Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Mar 30 18:19:24 2021
| Host         : elphel-desktop running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file vivado_build/x393_boson.timing_summary_impl
| Design       : x393
| Device       : 7z030-fbg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: DQSL (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: DQSU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ffclk1p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: memclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 78 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.057        0.000                      0               154323        0.015        0.000                      0               154323        0.001        0.000                       0                 62737  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
axi_aclk        {0.000 10.000}       20.000          50.000          
  axihp_clk     {0.000 3.333}        6.667           150.000         
  clk_fb        {0.000 10.000}       20.000          50.000          
  ddr3_clk      {0.000 1.250}        2.500           400.000         
  ddr3_clk_div  {0.000 2.500}        5.000           200.000         
  ddr3_clk_ref  {0.000 2.500}        5.000           200.000         
  ddr3_mclk     {1.250 3.750}        5.000           200.000         
  ddr3_sdclk    {0.000 1.250}        2.500           400.000         
  multi_clkfb   {0.000 10.000}       20.000          50.000          
  sclk          {0.000 5.000}        10.000          100.000         
  xclk          {0.000 2.083}        4.167           240.000         
clk_boson0      {0.000 18.518}       37.037          27.000          
  clk_fb_pre    {0.000 18.518}       37.037          27.000          
  iclk0         {2.315 20.833}       37.037          27.000          
  iclk1x0       {2.315 9.722}        14.815          67.500          
  iclk2x0       {2.315 6.019}        7.407           135.000         
clk_boson1      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_1  {0.000 18.518}       37.037          27.000          
  iclk1         {2.315 20.833}       37.037          27.000          
  iclk1x1       {2.315 9.722}        14.815          67.500          
  iclk2x1       {2.315 6.019}        7.407           135.000         
clk_boson2      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_2  {0.000 18.518}       37.037          27.000          
  iclk1x2       {2.315 9.722}        14.815          67.500          
  iclk2         {2.315 20.833}       37.037          27.000          
  iclk2x2       {2.315 6.019}        7.407           135.000         
clk_boson3      {0.000 18.518}       37.037          27.000          
  clk_fb_pre_3  {0.000 18.518}       37.037          27.000          
  iclk1x3       {2.315 9.722}        14.815          67.500          
  iclk2x3       {2.315 6.019}        7.407           135.000         
  iclk3         {2.315 20.833}       37.037          27.000          
ffclk0          {0.000 20.833}       41.667          24.000          
gtrefclk        {0.000 3.333}        6.666           150.015         
rx_clk          {0.000 3.333}        6.666           150.015         
txoutclk        {0.000 3.333}        6.666           150.015         
usrclk2         {0.000 6.666}        13.333          75.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_aclk             13.849        0.000                      0                 2685        0.057        0.000                      0                 2685        7.000        0.000                       0                   737  
  axihp_clk           0.487        0.000                      0                10276        0.044        0.000                      0                10276        0.267        0.000                       0                  3866  
  clk_fb                                                                                                                                                         18.751        0.000                       0                     2  
  ddr3_clk                                                                                                                                                        0.279        0.000                       0                    45  
  ddr3_clk_div        0.250        0.000                      0                 2158        0.135        0.000                      0                 2158        1.389        0.000                       0                   755  
  ddr3_clk_ref                                                                                                                                                    0.264        0.000                       0                     5  
  ddr3_mclk           0.218        0.000                      0                86792        0.015        0.000                      0                86792        0.001        0.000                       0                 34865  
  ddr3_sdclk                                                                                                                                                      1.092        0.000                       0                     3  
  multi_clkfb                                                                                                                                                    18.751        0.000                       0                     2  
  sclk                4.281        0.000                      0                 2920        0.051        0.000                      0                 2920        4.090        0.000                       0                  1451  
  xclk                0.121        0.000                      0                33131        0.042        0.000                      0                33131        0.875        0.000                       0                 13493  
clk_boson0                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre                                                                                                                                                     35.788        0.000                       0                     2  
  iclk0              30.318        0.000                      0                 2326        0.055        0.000                      0                 2326       17.608        0.000                       0                  1178  
  iclk1x0            12.363        0.000                      0                   82        0.140        0.000                      0                   82        7.007        0.000                       0                    60  
  iclk2x0                                                                                                                                                         6.000        0.000                       0                     8  
clk_boson1                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_1                                                                                                                                                   15.596        0.000                       0                     2  
  iclk1              29.869        0.000                      0                 2326        0.042        0.000                      0                 2326       17.608        0.000                       0                  1178  
  iclk1x1            12.646        0.000                      0                   82        0.138        0.000                      0                   82        7.007        0.000                       0                    60  
  iclk2x1                                                                                                                                                         5.807        0.000                       0                     8  
clk_boson2                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_2                                                                                                                                                   35.788        0.000                       0                     2  
  iclk1x2            12.219        0.000                      0                   82        0.120        0.000                      0                   82        7.007        0.000                       0                    60  
  iclk2              30.417        0.000                      0                 2326        0.061        0.000                      0                 2326       17.608        0.000                       0                  1178  
  iclk2x2                                                                                                                                                         6.000        0.000                       0                     8  
clk_boson3                                                                                                                                                       13.518        0.000                       0                     1  
  clk_fb_pre_3                                                                                                                                                   15.596        0.000                       0                     2  
  iclk1x3            12.029        0.000                      0                   82        0.138        0.000                      0                   82        7.007        0.000                       0                    60  
  iclk2x3                                                                                                                                                         5.807        0.000                       0                     8  
  iclk3              30.235        0.000                      0                 2326        0.085        0.000                      0                 2326       17.608        0.000                       0                  1178  
ffclk0               39.562        0.000                      0                    1        0.843        0.000                      0                    1       20.483        0.000                       0                     1  
gtrefclk              4.424        0.000                      0                   45        0.233        0.000                      0                   45        2.553        0.000                       0                    25  
rx_clk                0.851        0.000                      0                  917        0.058        0.000                      0                  917        2.423        0.000                       0                   329  
txoutclk              0.968        0.000                      0                  232        0.100        0.000                      0                  232        2.666        0.000                       0                   138  
usrclk2               3.884        0.000                      0                 4579        0.029        0.000                      0                 4579        5.756        0.000                       0                  2024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ddr3_clk_div  ddr3_clk            0.057        0.000                      0                   23        0.172        0.000                      0                   23  
ddr3_mclk     ddr3_clk_div        0.102        0.000                      0                  146        1.426        0.000                      0                  146  
ddr3_clk_div  ddr3_mclk           2.624        0.000                      0                   76        0.544        0.000                      0                   76  
iclk1x0       iclk0               5.541        0.000                      0                   28        0.145        0.000                      0                   28  
iclk0         iclk1x0             2.542        0.000                      0                    1        3.574        0.000                      0                    1  
iclk1x1       iclk1               5.055        0.000                      0                   28        0.115        0.000                      0                   28  
iclk1         iclk1x1             2.549        0.000                      0                    1        3.347        0.000                      0                    1  
iclk2         iclk1x2             2.822        0.000                      0                    1        3.458        0.000                      0                    1  
iclk1x2       iclk2               5.480        0.000                      0                   28        0.105        0.000                      0                   28  
iclk3         iclk1x3             2.720        0.000                      0                    1        3.318        0.000                      0                    1  
iclk1x3       iclk3               5.127        0.000                      0                   28        0.149        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axihp_clk          axihp_clk                2.567        0.000                      0                   23        0.489        0.000                      0                   23  
**async_default**  ddr3_mclk          ddr3_mclk                0.725        0.000                      0                  453        0.303        0.000                      0                  453  
**async_default**  iclk0              iclk0                   34.838        0.000                      0                    5        0.578        0.000                      0                    5  
**async_default**  iclk1x0            iclk0                    2.303        0.000                      0                    1        3.673        0.000                      0                    1  
**async_default**  iclk1              iclk1                   35.328        0.000                      0                    5        0.486        0.000                      0                    5  
**async_default**  iclk1x1            iclk1                    2.024        0.000                      0                    1        3.571        0.000                      0                    1  
**async_default**  iclk1x2            iclk2                    2.274        0.000                      0                    1        3.697        0.000                      0                    1  
**async_default**  iclk2              iclk2                   33.689        0.000                      0                    5        0.558        0.000                      0                    5  
**async_default**  iclk1x3            iclk3                    2.267        0.000                      0                    1        3.482        0.000                      0                    1  
**async_default**  iclk3              iclk3                   34.122        0.000                      0                    5        0.445        0.000                      0                    5  
**async_default**  sclk               sclk                     5.990        0.000                      0                   16        0.396        0.000                      0                   16  
**async_default**  usrclk2            usrclk2                  4.967        0.000                      0                    7        0.727        0.000                      0                    7  
**async_default**  xclk               xclk                     1.004        0.000                      0                   72        0.398        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk
  To Clock:  axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       13.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.849ns  (required time - arrival time)
  Source:                 mcntrl393_i/select_buf3rd_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps7_i/MAXIGP0RDATA[21]
                            (rising edge-triggered cell PS7 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (axi_aclk rise@20.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.510ns (9.552%)  route 4.829ns (90.448%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 21.336 - 20.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.572     1.572    mcntrl393_i/axi_clk
    SLICE_X37Y155        FDRE                                         r  mcntrl393_i/select_buf3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y155        FDRE (Prop_fdre_C_Q)         0.246     1.818 r  mcntrl393_i/select_buf3rd_reg/Q
                         net (fo=34, routed)          1.899     3.717    cmd_readback_i/lopt_3
    SLICE_X71Y158        LUT4 (Prop_lut4_I3_O)        0.158     3.875 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_40/O
                         net (fo=1, routed)           0.962     4.837    cmd_readback_i/xlnx_opt_MAXIGP0RDATA[21]_1
    SLICE_X55Y158        LUT5 (Prop_lut5_I4_O)        0.053     4.890 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_40_1/O
                         net (fo=1, routed)           0.785     5.675    cmd_readback_i/xlnx_opt_MAXIGP0RDATA[21]
    SLICE_X55Y161        LUT6 (Prop_lut6_I5_O)        0.053     5.728 r  cmd_readback_i/xlnx_opt_LUT_ps7_i_i_40_2/O
                         net (fo=1, routed)           1.184     6.911    axird_rdata[21]
    PS7_X0Y0             PS7                                          r  ps7_i/MAXIGP0RDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.336    21.336    axi_aclk
    PS7_X0Y0             PS7                                          r  ps7_i/MAXIGP0ACLK
                         clock pessimism              0.010    21.346    
                         clock uncertainty           -0.035    21.311    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[21])
                                                     -0.550    20.761    ps7_i
  -------------------------------------------------------------------
                         required time                         20.761    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                 13.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 axibram_write_i/waddr_i/inreg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axibram_write_i/waddr_i/ram_reg_0_15_18_21/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by axi_aclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk rise@0.000ns - axi_aclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.867%)  route 0.105ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.612     0.612    axibram_write_i/waddr_i/axi_clk
    SLICE_X33Y153        FDRE                                         r  axibram_write_i/waddr_i/inreg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y153        FDRE (Prop_fdre_C_Q)         0.100     0.712 r  axibram_write_i/waddr_i/inreg_reg[21]/Q
                         net (fo=1, routed)           0.105     0.817    axibram_write_i/waddr_i/ram_reg_0_15_18_21/DIB1
    SLICE_X34Y153        RAMD32                                       r  axibram_write_i/waddr_i/ram_reg_0_15_18_21/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.838     0.838    axibram_write_i/waddr_i/ram_reg_0_15_18_21/WCLK
    SLICE_X34Y153        RAMD32                                       r  axibram_write_i/waddr_i/ram_reg_0_15_18_21/RAMB_D1/CLK
                         clock pessimism             -0.193     0.645    
    SLICE_X34Y153        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.760    axibram_write_i/waddr_i/ram_reg_0_15_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_aclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/bufg_axi_aclk_i/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         20.000      17.817     RAMB36_X3Y33    cmd_readback_i/ram_reg_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register1_r_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 0.269ns (4.742%)  route 5.404ns (95.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 11.418 - 6.667 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.621     3.319    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.609     5.048    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X29Y154        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y154        FDRE (Prop_fdre_C_Q)         0.269     5.317 r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         5.404    10.721    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/regs_reg[4][0]
    SLICE_X107Y5         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register1_r_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     8.143    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.226 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.538     9.764    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.877 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.541    11.418    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/hclk
    SLICE_X107Y5         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register1_r_reg[15]/C
                         clock pessimism              0.229    11.647    
                         clock uncertainty           -0.071    11.575    
    SLICE_X107Y5         FDRE (Setup_fdre_C_R)       -0.367    11.208    sata_top/ahci_sata_layers_i/phy/gtx_wrap/drp_other_registers_i/drp_register1_r_reg[15]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  0.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             axihp_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.577     1.231    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.630     1.887    mult_saxi_wr_i/fifo_same_clock_i/hclk
    SLICE_X31Y186        FDRE                                         r  mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y186        FDRE (Prop_fdre_C_Q)         0.091     1.978 r  mult_saxi_wr_i/fifo_same_clock_i/inreg_reg[22]/Q
                         net (fo=1, routed)           0.055     2.033    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/DIC0
    SLICE_X30Y186        RAMD32                                       r  mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.643     1.512    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.854     2.396    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/WCLK
    SLICE_X30Y186        RAMD32                                       r  mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.498     1.898    
    SLICE_X30Y186        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     1.989    mult_saxi_wr_i/fifo_same_clock_i/ram_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axihp_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         6.667       0.267      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0     n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y1      clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X34Y143       sata_top/ahci_top_i/axi_ahci_regs_i/ahci_regs_set_i/ram_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.910         3.333       2.423      SLICE_X42Y134       sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/fifo_ram_reg_0_7_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk
  To Clock:  ddr3_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            2.221         2.500       0.279      BUFR_X1Y8        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_clk_div rise@5.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.269ns (6.937%)  route 3.609ns (93.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 8.639 - 5.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.791     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/CLK
    SLICE_X71Y100        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.269     4.206 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/rst_reg/Q
                         net (fo=786, routed)         3.609     7.815    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/tin
    OLOGIC_X1Y135        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.733     8.639    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/psincdec_reg_0
    OLOGIC_X1Y135        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i/CLKDIV
                         clock pessimism              0.256     8.895    
                         clock uncertainty           -0.085     8.810    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.745     8.065    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane1_i/dq_block[3].dq_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  0.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/ld_idly_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[7].dq_i/dq_in_dly_i/fdly_pre_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk_div rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.008%)  route 0.105ns (44.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.270     1.423    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/psincdec_reg_0
    SLICE_X119Y116       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/ld_idly_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y116       FDRE (Prop_fdre_C_Q)         0.100     1.523 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/ld_idly_reg[7]/Q
                         net (fo=5, routed)           0.105     1.628    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[7].dq_i/dq_in_dly_i/ld_idly_reg[7][0]
    SLICE_X118Y116       LUT3 (Prop_lut3_I1_O)        0.028     1.656 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[7].dq_i/dq_in_dly_i/fdly_pre[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.656    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[7].dq_i/dq_in_dly_i/fdly_pre[0]_i_1__6_n_0
    SLICE_X118Y116       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[7].dq_i/dq_in_dly_i/fdly_pre_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.306     1.738    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[7].dq_i/dq_in_dly_i/psincdec_reg
    SLICE_X118Y116       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[7].dq_i/dq_in_dly_i/fdly_pre_reg[0]/C
                         clock pessimism             -0.304     1.434    
    SLICE_X118Y116       FDRE (Hold_fdre_C_D)         0.087     1.521    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/byte_lane0_i/dq_block[7].dq_i/dq_in_dly_i/fdly_pre_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_div
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         5.000       2.779      BUFR_X1Y9        mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.111         2.500       1.389      MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_ref
  To Clock:  ddr3_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT5 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/idelay_ctrl_i/idelay_ctrl_i/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/wbuf_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/run_chn_w_d_negedge_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ddr3_mclk fall@3.750ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        2.135ns  (logic 0.414ns (19.394%)  route 1.721ns (80.606%))
  Logic Levels:           2  (LUT3=1 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 8.195 - 3.750 ) 
    Source Clock Delay      (SCD):    4.800ns = ( 6.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       1.389     6.050    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/dbg1_reg
    SLICE_X66Y109        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/wbuf_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y109        FDRE (Prop_fdre_C_Q)         0.308     6.358 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/wbuf_delay_reg[1]/Q
                         net (fo=5, routed)           0.581     6.939    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/buf_wchn_dly_i/bit_block[0].dly01_16_i/Q[1]
    SLICE_X66Y109        LUT3 (Prop_lut3_I0_O)        0.053     6.992 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/buf_wchn_dly_i/bit_block[0].dly01_16_i/sr_reg[0]_srl1_i_4/O
                         net (fo=6, routed)           0.668     7.660    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/buf_wchn_dly_i/bit_block[2].dly01_16_i/wbuf_delay_reg[1]
    SLICE_X62Y110        SRL16E (Prop_srl16e_A2_Q)    0.053     7.713 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/buf_wchn_dly_i/bit_block[2].dly01_16_i/sr_reg[0]_srl1/Q
                         net (fo=1, routed)           0.472     8.185    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/buf_wchn_dly_i_n_1
    SLICE_X63Y110        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/run_chn_w_d_negedge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     3.750 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     5.187    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.270 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     6.814    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     6.927 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       1.268     8.195    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/dbg1_reg
    SLICE_X63Y110        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/run_chn_w_d_negedge_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.323     8.518    
                         clock uncertainty           -0.085     8.433    
    SLICE_X63Y110        FDRE (Setup_fdre_C_D)       -0.030     8.403    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/run_chn_w_d_negedge_reg[2]
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  0.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/frame_start_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/page_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk rise@1.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.999%)  route 0.163ns (56.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 3.528 - 1.250 ) 
    Source Clock Delay      (SCD):    1.802ns = ( 3.052 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       0.587     3.052    mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/clk
    SLICE_X105Y99        FDRE                                         r  mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/frame_start_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.100     3.152 r  mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/frame_start_r_reg[0]/Q
                         net (fo=57, routed)          0.163     3.315    mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/Q[0]
    SLICE_X104Y100       LUT6 (Prop_lut6_I3_O)        0.028     3.343 r  mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/page_cntr[2]_i_1__7/O
                         net (fo=1, routed)           0.000     3.343    mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/page_cntr[2]_i_1__7_n_0
    SLICE_X104Y100       FDRE                                         r  mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/page_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     2.046    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.099 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     2.722    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.752 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       0.776     3.528    mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/clk
    SLICE_X104Y100       FDRE                                         r  mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/page_cntr_reg[2]/C
                         clock pessimism             -0.287     3.241    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.087     3.328    mcntrl393_i/sens_comp_block[1].mcntrl_linear_wr_sensor_i/page_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.328    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_mclk
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/DCLK      n/a            4.999         5.000       0.001      PLLE2_ADV_X0Y1   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
Low Pulse Width   Slow    PLLE2_ADV/DCLK      n/a            2.500         2.500       0.001      PLLE2_ADV_X0Y0   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK
High Pulse Width  Slow    PLLE2_ADV/DCLK      n/a            2.500         2.500       0.001      PLLE2_ADV_X0Y1   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_sdclk
  To Clock:  ddr3_sdclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr3_sdclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.408         2.500       1.092      BUFIO_X1Y9       mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/iclk_bufio_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  multi_clkfb
  To Clock:  multi_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         multi_clkfb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        4.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk fall@5.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.269ns (43.242%)  route 0.353ns (56.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 9.671 - 5.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.621     3.319    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1449, routed)        1.624     5.063    event_logger_i/i_imu_spi/camsync_clk
    SLICE_X99Y168        FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y168        FDRE (Prop_fdre_C_Q)         0.269     5.332 r  event_logger_i/i_imu_spi/sngl_wire_stb_reg[0]/Q
                         net (fo=2, routed)           0.353     5.685    event_logger_i/i_imu_spi/sngl_wire_stb_reg_n_0_[0]
    SLICE_X100Y167       FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk fall edge)       5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     6.476    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     6.559 f  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.538     8.097    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113     8.210 f  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1449, routed)        1.461     9.671    event_logger_i/i_imu_spi/camsync_clk
    SLICE_X100Y167       FDRE                                         r  event_logger_i/i_imu_spi/sngl_wire_r_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.375    10.046    
                         clock uncertainty           -0.075     9.971    
    SLICE_X100Y167       FDRE (Setup_fdre_C_D)       -0.004     9.967    event_logger_i/i_imu_spi/sngl_wire_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  4.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 timing393_i/camsync393_i/dly_cntr_chn3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/camsync393_i/dly_cntr_chn3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.291ns (65.948%)  route 0.150ns (34.052%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.231    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1449, routed)        0.601     1.858    timing393_i/camsync393_i/camsync_clk
    SLICE_X114Y148       FDRE                                         r  timing393_i/camsync393_i/dly_cntr_chn3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y148       FDRE (Prop_fdre_C_Q)         0.118     1.976 f  timing393_i/camsync393_i/dly_cntr_chn3_reg[19]/Q
                         net (fo=2, routed)           0.150     2.126    timing393_i/camsync393_i/dly_cntr_chn3_reg[19]
    SLICE_X114Y148       LUT3 (Prop_lut3_I1_O)        0.028     2.154 r  timing393_i/camsync393_i/dly_cntr_chn3[16]_i_2/O
                         net (fo=1, routed)           0.000     2.154    timing393_i/camsync393_i/dly_cntr_chn3[16]_i_2_n_0
    SLICE_X114Y148       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     2.231 r  timing393_i/camsync393_i/dly_cntr_chn3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.231    timing393_i/camsync393_i/dly_cntr_chn3_reg[16]_i_1_n_0
    SLICE_X114Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.258 r  timing393_i/camsync393_i/dly_cntr_chn3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.258    timing393_i/camsync393_i/dly_cntr_chn3_reg[20]_i_1_n_0
    SLICE_X114Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.299 r  timing393_i/camsync393_i/dly_cntr_chn3_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.299    timing393_i/camsync393_i/dly_cntr_chn3_reg[24]_i_1_n_7
    SLICE_X114Y150       FDRE                                         r  timing393_i/camsync393_i/dly_cntr_chn3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.643     1.512    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1449, routed)        0.907     2.449    timing393_i/camsync393_i/camsync_clk
    SLICE_X114Y150       FDRE                                         r  timing393_i/camsync393_i/dly_cntr_chn3_reg[24]/C
                         clock pessimism             -0.293     2.156    
    SLICE_X114Y150       FDRE (Hold_fdre_C_D)         0.092     2.248    timing393_i/camsync393_i/dly_cntr_chn3_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y10  clocks393_i/sync_clk_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X90Y176   event_logger_i/i_imu_timestamps/ts_ram_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.910         5.000       4.090      SLICE_X86Y174   event_logger_i/i_nmea_decoder/odbuf2_ram_reg_0_31_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/fifo_byte_pntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/d_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.534ns (15.129%)  route 2.996ns (84.871%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 8.719 - 4.167 ) 
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.621     3.319    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.506     4.945    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/xclk
    SLICE_X115Y80        FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/fifo_byte_pntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y80        FDRE (Prop_fdre_C_Q)         0.269     5.214 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/fifo_byte_pntr_reg[1]/Q
                         net (fo=57, routed)          0.764     5.978    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/fifo_byte_pntr[1]
    SLICE_X113Y80        LUT6 (Prop_lut6_I2_O)        0.053     6.031 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/outreg[8]_i_5__5/O
                         net (fo=5, routed)           0.558     6.589    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[0].fifo_same_clock_i/out_full_reg_8
    SLICE_X115Y82        LUT4 (Prop_lut4_I1_O)        0.053     6.642 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[0].fifo_same_clock_i/bytes_out[1]_i_3__4/O
                         net (fo=4, routed)           0.601     7.243    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/cry_ff_reg_4
    SLICE_X113Y80        LUT6 (Prop_lut6_I5_O)        0.053     7.296 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/outreg[8]_i_2__16/O
                         net (fo=9, routed)           0.319     7.615    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/bytes_out0
    SLICE_X110Y80        LUT6 (Prop_lut6_I0_O)        0.053     7.668 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/d_out[23]_i_1__1/O
                         net (fo=35, routed)          0.366     8.033    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/dv0
    SLICE_X111Y79        LUT4 (Prop_lut4_I0_O)        0.053     8.086 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i/d_out[15]_i_1__0/O
                         net (fo=4, routed)           0.388     8.475    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[3].fifo_same_clock_i_n_1
    SLICE_X111Y80        FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/d_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     5.643    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.726 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.538     7.264    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.377 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.342     8.719    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/xclk
    SLICE_X111Y80        FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/d_out_reg[11]/C
                         clock pessimism              0.311     9.030    
                         clock uncertainty           -0.067     8.962    
    SLICE_X111Y80        FDRE (Setup_fdre_C_R)       -0.367     8.595    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/d_out_reg[11]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  0.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[3].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[3].dly01_16_i/sr_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             xclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.577     1.231    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.591     1.848    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[3].dly01_16_i/xclk
    SLICE_X63Y14         FDRE                                         r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[3].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.100     1.948 r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[3].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.055     2.003    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[3].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X62Y14         SRL16E                                       r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[3].dly01_16_i/sr_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.643     1.512    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.811     2.353    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[3].dly01_16_i/xclk
    SLICE_X62Y14         SRL16E                                       r  compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[3].dly01_16_i/sr_reg[2]_srl2/CLK
                         clock pessimism             -0.494     1.859    
    SLICE_X62Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.961    compressor393_i/cmprs_channel_block[0].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/dly_16_val_literal_i/bit_block[3].dly01_16_i/sr_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xclk
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.292         4.167       0.875      DSP48_X3Y5      compressor393_i/cmprs_channel_block[0].jp_channel_i/focus_sharp393_i/mult_p_r_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y1  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X58Y51    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[0].fifo_same_clock_i/ram_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         2.083       1.173      SLICE_X58Y51    compressor393_i/cmprs_channel_block[3].jp_channel_i/huffman_stuffer_meta_i/bit_stuffer_escape_i/byte_fifo_block[0].fifo_same_clock_i/ram_reg_0_15_6_8/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson0
  To Clock:  clk_boson0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson0
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns1_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre
  To Clock:  clk_fb_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack       30.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.318ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk0 rise@39.352ns - iclk0 rise@2.315ns)
  Data Path Delay:        6.195ns  (logic 0.825ns (13.318%)  route 5.370ns (86.682%))
  Logic Levels:           4  (LUT4=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 43.270 - 39.352 ) 
    Source Clock Delay      (SCD):    4.284ns = ( 6.599 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)      2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910     3.225 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     4.310    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.398 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106     5.504    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377     5.881 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.718     6.599    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    SLICE_X19Y35         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.246     6.845 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/Q
                         net (fo=47, routed)          0.797     7.642    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/ADDRB0
    SLICE_X14Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.173     7.815 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/RAMB/O
                         net (fo=71, routed)          1.827     9.642    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/p_8_in[2]
    SLICE_X6Y30          LUT4 (Prop_lut4_I1_O)        0.185     9.827 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_91/O
                         net (fo=1, routed)           0.560    10.387    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_91_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I1_O)        0.168    10.555 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43/O
                         net (fo=13, routed)          1.620    12.175    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43_n_0
    SLICE_X13Y27         LUT4 (Prop_lut4_I1_O)        0.053    12.228 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_7/O
                         net (fo=1, routed)           0.566    12.794    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mult_first_scaled[11]
    DSP48_X0Y12          DSP48E1                                      r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     39.352    39.352 r  
    AA10                                              0.000    39.352 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    40.183 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    41.070    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.153 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    42.169    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    42.539 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.731    43.270    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X0Y12          DSP48E1                                      r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.379    43.650    
                         clock uncertainty           -0.156    43.493    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.381    43.112    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         43.112    
                         arrival time                         -12.794    
  -------------------------------------------------------------------
                         slack                                 30.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/pxd_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/gamma_table1_i/ram_i/RAMB36E1_i/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@2.315ns - iclk0 rise@2.315ns)
  Data Path Delay:        0.285ns  (logic 0.118ns (41.442%)  route 0.167ns (58.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 4.400 - 2.315 ) 
    Source Clock Delay      (SCD):    1.775ns = ( 4.090 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)      2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412     2.727 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     3.214    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.264 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433     3.697    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090     3.787 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.303     4.090    sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    SLICE_X22Y32         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/pxd_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.118     4.208 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/lens_flat393_i/pxd_out_reg[10]/Q
                         net (fo=4, routed)           0.167     4.375    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/gamma_table1_i/ram_i/ADDRARDADDR[2]
    RAMB36_X1Y6          RAMB36E1                                     r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/gamma_table1_i/ram_i/RAMB36E1_i/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)      2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481     2.796 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     3.389    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.442 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490     3.932    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093     4.025 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.375     4.400    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/gamma_table1_i/ram_i/rst_early_master_reg
    RAMB36_X1Y6          RAMB36E1                                     r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/gamma_table1_i/ram_i/RAMB36E1_i/CLKARDCLK
                         clock pessimism             -0.263     4.136    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     4.319    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/gamma_table1_i/ram_i/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                         -4.319    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk0
Waveform(ns):       { 2.315 20.833 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.124         37.037      33.913     DSP48_X2Y12      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.037      176.323    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X30Y46     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X30Y46     sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x0
  To Clock:  iclk1x0

Setup :            0  Failing Endpoints,  Worst Slack       12.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.363ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x0  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x0  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.815ns  (iclk1x0 rise@17.130ns - iclk1x0 rise@2.315ns)
  Data Path Delay:        2.065ns  (logic 0.333ns (16.122%)  route 1.732ns (83.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 20.933 - 17.130 ) 
    Source Clock Delay      (SCD):    4.288ns = ( 6.603 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 rise edge)    2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910     3.225 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     4.310    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.398 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     5.504    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377     5.881 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.722     6.603    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X13Y43         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.269     6.872 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/Q
                         net (fo=30, routed)          1.459     8.331    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_0_in
    SLICE_X3Y37          LUT2 (Prop_lut2_I0_O)        0.064     8.395 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[1]_i_1/O
                         net (fo=1, routed)           0.274     8.669    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[1]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 rise edge)   17.130    17.130 r  
    AA10                                              0.000    17.130 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    17.961 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    18.848    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.931 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016    19.947    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.370    20.317 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.616    20.933    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X5Y36          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[1]/C
                         clock pessimism              0.379    21.312    
                         clock uncertainty           -0.135    21.177    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)       -0.145    21.032    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[1]
  -------------------------------------------------------------------
                         required time                         21.032    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                 12.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x0  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x0  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x0 rise@2.315ns - iclk1x0 rise@2.315ns)
  Data Path Delay:        0.185ns  (logic 0.118ns (63.889%)  route 0.067ns (36.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 4.336 - 2.315 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 4.061 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 rise edge)    2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412     2.727 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     3.214    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.264 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     3.697    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090     3.787 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.274     4.061    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/CLK
    SLICE_X4Y39          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.118     4.179 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[2]/Q
                         net (fo=3, routed)           0.067     4.246    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/D[6]
    SLICE_X4Y39          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 rise edge)    2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481     2.796 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     3.389    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.442 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     3.932    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     4.025 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.311     4.336    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/CLK
    SLICE_X4Y39          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[6]/C
                         clock pessimism             -0.275     4.061    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.045     4.106    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.106    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x0
Waveform(ns):       { 2.315 9.722 }
Period(ns):         14.815
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         14.815      12.594     BUFR_X0Y0        sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       14.815      198.545    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.407       7.007      SLICE_X5Y36      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.407       7.057      SLICE_X4Y39      sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x0
  To Clock:  iclk2x0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x0
Waveform(ns):       { 2.315 6.019 }
Period(ns):         7.407
Sources:            { sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.408         7.407       6.000      BUFIO_X0Y1       sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.407       205.953    MMCME2_ADV_X0Y0  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson1
  To Clock:  clk_boson1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson1
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns2_clkp }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_1
  To Clock:  clk_fb_pre_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_1
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack       29.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.869ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk1 rise@39.352ns - iclk1 rise@2.315ns)
  Data Path Delay:        6.669ns  (logic 0.691ns (10.361%)  route 5.978ns (89.639%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 45.283 - 39.352 ) 
    Source Clock Delay      (SCD):    6.523ns = ( 8.838 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)      2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857     3.172 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173     5.345    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.433 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633     7.066    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120     7.186 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.652     8.838    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/den_r_reg
    SLICE_X24Y2          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.246     9.084 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/sub_frame_reg[0]/Q
                         net (fo=47, routed)          1.468    10.551    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/ADDRA0
    SLICE_X22Y8          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.171    10.722 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/post_scale_ram_reg_0_3_0_2/RAMA/O
                         net (fo=64, routed)          2.161    12.883    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/p_8_in[0]
    SLICE_X30Y13         LUT6 (Prop_lut6_I4_O)        0.168    13.051 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_92__0/O
                         net (fo=1, routed)           0.331    13.382    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_92__0_n_0
    SLICE_X30Y13         LUT5 (Prop_lut5_I4_O)        0.053    13.435 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__0/O
                         net (fo=13, routed)          1.348    14.783    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__0_n_0
    SLICE_X17Y11         LUT4 (Prop_lut4_I1_O)        0.053    14.836 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_17__0/O
                         net (fo=1, routed)           0.671    15.507    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mult_first_scaled[1]
    DSP48_X1Y3           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     39.352    39.352 r  
    Y16                                               0.000    39.352 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    40.130 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    41.931    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.014 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    43.564    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    43.677 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.606    45.283    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X1Y3           DSP48E1                                      r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.630    45.913    
                         clock uncertainty           -0.156    45.757    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    45.376    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         45.376    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                 29.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[1].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[1].dly01_16_i/sr_reg[12]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@2.315ns - iclk1 rise@2.315ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 5.493 - 2.315 ) 
    Source Clock Delay      (SCD):    2.619ns = ( 4.934 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)      2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360     2.674 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000     3.674    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.724 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584     4.308    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     4.334 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.600     4.934    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[1].dly01_16_i/den_r_reg
    SLICE_X39Y4          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[1].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.100     5.034 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[1].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.055     5.089    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[1].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X38Y4          SRL16E                                       r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[1].dly01_16_i/sr_reg[12]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)      2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428     2.743 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196     3.939    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.992 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651     4.643    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     4.673 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.820     5.493    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[1].dly01_16_i/den_r_reg
    SLICE_X38Y4          SRL16E                                       r  sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[1].dly01_16_i/sr_reg[12]_srl12/CLK
                         clock pessimism             -0.548     4.945    
    SLICE_X38Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     5.047    sensors393_i/sensor_channel_block[1].sensor_channel_i/lens_flat393_i/dly_16_sof_eof_i/bit_block[1].dly01_16_i/sr_reg[12]_srl12
  -------------------------------------------------------------------
                         required time                         -5.047    
                         arrival time                           5.089    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1
Waveform(ns):       { 2.315 20.833 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.124         37.037      33.913     DSP48_X1Y0      sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       37.037      122.963    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y17    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X30Y17    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x1
  To Clock:  iclk1x1

Setup :            0  Failing Endpoints,  Worst Slack       12.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.646ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x1  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x1  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.815ns  (iclk1x1 rise@17.130ns - iclk1x1 rise@2.315ns)
  Data Path Delay:        2.013ns  (logic 0.626ns (31.094%)  route 1.387ns (68.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 22.997 - 17.130 ) 
    Source Clock Delay      (SCD):    6.588ns = ( 8.903 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 rise edge)    2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857     3.172 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173     5.345    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.433 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633     7.066    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.186 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          1.717     8.903    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/CLK
    ILOGIC_X0Y4          ISERDESE2                                    r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y4          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     9.476 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=3, routed)           1.387    10.863    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/D[2]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.053    10.916 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pre_dout_r[1]_i_1__2/O
                         net (fo=1, routed)           0.000    10.916    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iclk_r_reg[2][0]
    SLICE_X8Y10          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 rise edge)   17.130    17.130 r  
    Y16                                               0.000    17.130 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    17.908 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    19.709    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    19.792 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.550    21.342    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    21.455 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          1.542    22.997    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/CLK
    SLICE_X8Y10          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[1]/C
                         clock pessimism              0.630    23.627    
                         clock uncertainty           -0.135    23.491    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)        0.071    23.562    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         23.562    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                 12.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x1  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x1  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x1 rise@2.315ns - iclk1x1 rise@2.315ns)
  Data Path Delay:        0.183ns  (logic 0.118ns (64.311%)  route 0.065ns (35.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 5.527 - 2.315 ) 
    Source Clock Delay      (SCD):    2.652ns = ( 4.967 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 rise edge)    2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360     2.674 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000     3.674    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.724 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584     4.308    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.334 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.633     4.967    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/CLK
    SLICE_X10Y12         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.118     5.085 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[3]/Q
                         net (fo=3, routed)           0.065     5.150    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/D[6]
    SLICE_X10Y12         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 rise edge)    2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428     2.743 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196     3.939    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.992 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.651     4.643    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.673 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.854     5.527    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/CLK
    SLICE_X10Y12         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[7]/C
                         clock pessimism             -0.560     4.967    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.045     5.012    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/deser_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.012    
                         arrival time                           5.150    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x1
Waveform(ns):       { 2.315 9.722 }
Period(ns):         14.815
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         14.815      13.215     BUFGCTRL_X0Y3   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       14.815      145.185    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
Low Pulse Width   Fast    FDRE/C             n/a            0.400         7.407       7.007      SLICE_X11Y13    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         7.407       7.057      SLICE_X8Y8      sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x1
  To Clock:  iclk2x1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x1
Waveform(ns):       { 2.315 6.019 }
Period(ns):         7.407
Sources:            { sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.600         7.407       5.807      BUFGCTRL_X0Y6   sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       7.407       152.593    PLLE2_ADV_X0Y1  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson2
  To Clock:  clk_boson2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson2
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns3_clkp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         18.518      13.518     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_2
  To Clock:  clk_fb_pre_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       35.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_2
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       37.037      62.963     MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x2
  To Clock:  iclk1x2

Setup :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.219ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x2  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x2  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.815ns  (iclk1x2 rise@17.130ns - iclk1x2 rise@2.315ns)
  Data Path Delay:        2.508ns  (logic 0.626ns (24.958%)  route 1.882ns (75.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 20.954 - 17.130 ) 
    Source Clock Delay      (SCD):    4.191ns = ( 6.506 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 rise edge)    2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880     3.195 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     4.280    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.368 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     5.474    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377     5.851 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.655     6.506    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/CLK
    ILOGIC_X0Y90         ISERDESE2                                    r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y90         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.573     7.079 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q1
                         net (fo=2, routed)           1.882     8.961    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/deser_r_reg[3]_0[0]
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.053     9.014 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pre_dout_r[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.014    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/iclk_r_reg[2][0]
    SLICE_X9Y66          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 rise edge)   17.130    17.130 r  
    T21                                               0.000    17.130 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    17.930 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    18.817    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.900 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016    19.916    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.370    20.286 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.668    20.954    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/CLK
    SLICE_X9Y66          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[0]/C
                         clock pessimism              0.379    21.333    
                         clock uncertainty           -0.135    21.198    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)        0.035    21.233    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         21.233    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 12.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x2  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x2  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x2 rise@2.315ns - iclk1x2 rise@2.315ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 4.303 - 2.315 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 4.029 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 rise edge)    2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382     2.697 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     3.184    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.234 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     3.667    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     3.757 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.272     4.029    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/CLK
    SLICE_X7Y63          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.100     4.129 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[2]/Q
                         net (fo=3, routed)           0.067     4.195    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/D[6]
    SLICE_X7Y63          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 rise edge)    2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451     2.766 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     3.359    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.412 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     3.902    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     3.995 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.308     4.303    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/CLK
    SLICE_X7Y63          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[6]/C
                         clock pessimism             -0.274     4.029    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.047     4.076    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.076    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x2
Waveform(ns):       { 2.315 9.722 }
Period(ns):         14.815
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            2.221         14.815      12.594     BUFR_X0Y4        sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       14.815      198.545    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         7.407       7.007      SLICE_X9Y66      sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         7.407       7.057      SLICE_X7Y66      sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  iclk2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack       30.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.417ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk2 rise@39.352ns - iclk2 rise@2.315ns)
  Data Path Delay:        6.063ns  (logic 2.036ns (33.579%)  route 4.027ns (66.421%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 43.253 - 39.352 ) 
    Source Clock Delay      (SCD):    4.322ns = ( 6.637 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)      2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880     3.195 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     4.280    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.368 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106     5.474    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377     5.851 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.786     6.637    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X1Y24          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      1.877     8.514 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg/P[31]
                         net (fo=6, routed)           1.207     9.721    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul1_p_reg_n_74
    SLICE_X24Y67         LUT5 (Prop_lut5_I4_O)        0.053     9.774 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_87__1/O
                         net (fo=2, routed)           0.992    10.766    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_87__1_n_0
    SLICE_X26Y69         LUT5 (Prop_lut5_I3_O)        0.053    10.819 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__1/O
                         net (fo=13, routed)          1.178    11.998    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__1_n_0
    SLICE_X23Y66         LUT4 (Prop_lut4_I1_O)        0.053    12.051 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_9__1/O
                         net (fo=1, routed)           0.650    12.700    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mult_first_scaled[9]
    DSP48_X1Y22          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     39.352    39.352 r  
    T21                                               0.000    39.352 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    40.153 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    41.040    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.123 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    42.139    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    42.509 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.744    43.253    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/rst_early_master_reg
    DSP48_X1Y22          DSP48E1                                      r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.402    43.655    
                         clock uncertainty           -0.156    43.499    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.381    43.118    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         43.118    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                 30.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[9]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@2.315ns - iclk2 rise@2.315ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.978%)  route 0.099ns (52.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 4.340 - 2.315 ) 
    Source Clock Delay      (SCD):    1.748ns = ( 4.063 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)      2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382     2.697 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     3.184    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.234 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433     3.667    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     3.757 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.306     4.063    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/rst_early_master_reg
    SLICE_X19Y59         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.091     4.154 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[0]/Q
                         net (fo=1, routed)           0.099     4.252    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg_n_0_[0]
    SLICE_X18Y59         SRL16E                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[9]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)      2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451     2.766 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     3.359    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.412 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490     3.902    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     3.995 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.345     4.340    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/rst_early_master_reg
    SLICE_X18Y59         SRL16E                                       r  sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[9]_srl9/CLK
                         clock pessimism             -0.266     4.074    
    SLICE_X18Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     4.192    sensors393_i/sensor_channel_block[2].sensor_channel_i/lens_flat393_i/dly_16_pxd_i/bit_block[7].dly01_16_i/sr_reg[9]_srl9
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2
Waveform(ns):       { 2.315 20.833 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.124         37.037      33.913     DSP48_X2Y22      sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       37.037      176.323    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X30Y50     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         18.518      17.608     SLICE_X30Y50     sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x2
  To Clock:  iclk2x2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x2
Waveform(ns):       { 2.315 6.019 }
Period(ns):         7.407
Sources:            { sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.408         7.407       6.000      BUFIO_X0Y5       sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.407       205.953    MMCME2_ADV_X0Y1  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_boson3
  To Clock:  clk_boson3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_boson3
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sns4_clkp }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         18.518      13.518     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_pre_3
  To Clock:  clk_fb_pre_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_pre_3
Waveform(ns):       { 0.000 18.518 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         37.037      35.788     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        37.037      15.596     PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  iclk1x3
  To Clock:  iclk1x3

Setup :            0  Failing Endpoints,  Worst Slack       12.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.029ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by iclk1x3  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x3  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.815ns  (iclk1x3 rise@17.130ns - iclk1x3 rise@2.315ns)
  Data Path Delay:        2.583ns  (logic 0.626ns (24.235%)  route 1.957ns (75.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 22.593 - 17.130 ) 
    Source Clock Delay      (SCD):    6.096ns = ( 8.411 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 rise edge)    2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856     3.170 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502     4.672    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.760 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009     6.769    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     6.889 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          1.522     8.411    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/CLK
    ILOGIC_X0Y52         ISERDESE2                                    r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y52         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     8.984 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iserdes_pxd_i/iserdes_i/Q4
                         net (fo=3, routed)           1.957    10.941    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/deser_r_reg[3][2]
    SLICE_X27Y65         LUT4 (Prop_lut4_I2_O)        0.053    10.994 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pre_dout_r[1]_i_1__9/O
                         net (fo=1, routed)           0.000    10.994    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/iclk_r_reg[2][0]
    SLICE_X27Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 rise edge)   17.130    17.130 r  
    R16                                               0.000    17.130 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    17.906 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    19.148    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    19.231 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.911    21.142    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    21.255 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          1.338    22.593    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/CLK
    SLICE_X27Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[1]/C
                         clock pessimism              0.531    23.124    
                         clock uncertainty           -0.135    22.988    
    SLICE_X27Y65         FDRE (Setup_fdre_C_D)        0.034    23.022    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         23.022    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                 12.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x3  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x3  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1x3 rise@2.315ns - iclk1x3 rise@2.315ns)
  Data Path Delay:        0.245ns  (logic 0.130ns (53.002%)  route 0.115ns (46.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 5.277 - 2.315 ) 
    Source Clock Delay      (SCD):    2.479ns = ( 4.794 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 rise edge)    2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358     2.673 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701     3.373    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.423 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771     4.194    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     4.220 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.574     4.794    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X27Y66         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.100     4.894 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[2]/Q
                         net (fo=56, routed)          0.115     5.009    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/for_pclk
    SLICE_X26Y66         LUT4 (Prop_lut4_I0_O)        0.030     5.039 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pre_dout_r[3]_i_1__8/O
                         net (fo=1, routed)           0.000     5.039    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/iclk_r_reg[2][2]
    SLICE_X26Y66         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 rise edge)    2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427     2.741 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840     3.581    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.634 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.840     4.474    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     4.504 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.773     5.277    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/CLK
    SLICE_X26Y66         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/C
                         clock pessimism             -0.472     4.805    
    SLICE_X26Y66         FDRE (Hold_fdre_C_D)         0.096     4.901    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.901    
                         arrival time                           5.039    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk1x3
Waveform(ns):       { 2.315 9.722 }
Period(ns):         14.815
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.600         14.815      13.215     BUFGCTRL_X0Y4   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/I
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       14.815      145.185    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.400         7.407       7.007      SLICE_X31Y66    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         7.407       7.057      SLICE_X26Y65    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/deser_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  iclk2x3
  To Clock:  iclk2x3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk2x3
Waveform(ns):       { 2.315 6.019 }
Period(ns):         7.407
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.600         7.407       5.807      BUFGCTRL_X0Y7   sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       7.407       152.593    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  iclk3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack       30.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.235ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk3 rise@39.352ns - iclk3 rise@2.315ns)
  Data Path Delay:        6.238ns  (logic 2.036ns (32.636%)  route 4.202ns (67.364%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.668ns = ( 45.019 - 39.352 ) 
    Source Clock Delay      (SCD):    6.226ns = ( 8.541 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)      2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856     3.170 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502     4.672    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.760 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     6.769    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120     6.889 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.652     8.541    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X3Y16          DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      1.877    10.418 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg/P[30]
                         net (fo=11, routed)          1.266    11.684    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul1_p_reg_n_75
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.053    11.737 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_92__2/O
                         net (fo=1, routed)           0.689    12.426    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_92__2_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I4_O)        0.053    12.479 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__2/O
                         net (fo=13, routed)          1.356    13.835    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_43__2_n_0
    SLICE_X56Y40         LUT4 (Prop_lut4_I1_O)        0.053    13.888 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg_i_12__2/O
                         net (fo=1, routed)           0.892    14.780    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mult_first_scaled[6]
    DSP48_X2Y16          DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     39.352    39.352 r  
    R16                                               0.000    39.352 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    40.129 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    41.370    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.453 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    43.364    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    43.477 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.542    45.019    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/den_r_reg
    DSP48_X2Y16          DSP48E1                                      r  sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg/CLK
                         clock pessimism              0.533    45.552    
                         clock uncertainty           -0.156    45.396    
    DSP48_X2Y16          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.381    45.015    sensors393_i/sensor_channel_block[3].sensor_channel_i/lens_flat393_i/mul2_p_reg
  -------------------------------------------------------------------
                         required time                         45.015    
                         arrival time                         -14.780    
  -------------------------------------------------------------------
                         slack                                 30.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/rwen_even_reg/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/sens_hist_ram_snglclk_32_i/ramt_var_w_var_r_even_i/RAMB36E1_i/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@2.315ns - iclk3 rise@2.315ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.856%)  route 0.128ns (56.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 5.346 - 2.315 ) 
    Source Clock Delay      (SCD):    2.494ns = ( 4.809 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)      2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358     2.673 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701     3.373    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.423 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     4.194    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     4.220 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.589     4.809    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/den_r_reg
    SLICE_X33Y27         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/rwen_even_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.100     4.909 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/rwen_even_reg/Q
                         net (fo=1, routed)           0.128     5.037    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/sens_hist_ram_snglclk_32_i/ramt_var_w_var_r_even_i/rwen_even
    RAMB36_X2Y5          RAMB36E1                                     r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/sens_hist_ram_snglclk_32_i/ramt_var_w_var_r_even_i/RAMB36E1_i/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)      2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427     2.741 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840     3.581    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.634 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     4.474    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     4.504 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.843     5.346    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/sens_hist_ram_snglclk_32_i/ramt_var_w_var_r_even_i/den_r_reg
    RAMB36_X2Y5          RAMB36E1                                     r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/sens_hist_ram_snglclk_32_i/ramt_var_w_var_r_even_i/RAMB36E1_i/CLKARDCLK
                         clock pessimism             -0.491     4.856    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     4.952    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/sens_hist_ram_snglclk_32_i/ramt_var_w_var_r_even_i/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                         -4.952    
                         arrival time                           5.037    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iclk3
Waveform(ns):       { 2.315 20.833 }
Period(ns):         37.037
Sources:            { sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.124         37.037      33.913     DSP48_X2Y13     sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_gamma_i/table_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       37.037      122.963    PLLE2_ADV_X0Y0  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X34Y30    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.910         18.518      17.608     SLICE_X34Y30    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/hist_frame_ram_reg_0_1_0_3/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ffclk0
  To Clock:  ffclk0

Setup :            0  Failing Endpoints,  Worst Slack       39.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.562ns  (required time - arrival time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (ffclk0 rise@41.667ns - ffclk0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.361ns (16.865%)  route 1.780ns (83.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 45.423 - 41.667 ) 
    Source Clock Delay      (SCD):    4.440ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           3.534     4.440    clocks393_i/ffclk0
    SLICE_X48Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.308     4.748 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           1.780     6.527    clocks393_i/test_clk_reg
    SLICE_X48Y135        LUT1 (Prop_lut1_I0_O)        0.053     6.580 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     6.580    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X48Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)    41.667    41.667 r  
    Y12                                               0.000    41.667 r  ffclk0p (IN)
                         net (fo=0)                   0.000    41.667    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.827    42.494 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.930    45.423    clocks393_i/ffclk0
    SLICE_X48Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism              0.683    46.107    
                         clock uncertainty           -0.035    46.071    
    SLICE_X48Y135        FDCE (Setup_fdce_C_D)        0.071    46.142    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         46.142    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 39.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 clocks393_i/test_clk_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clocks393_i/test_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ffclk0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             ffclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ffclk0 rise@0.000ns - ffclk0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.146ns (15.707%)  route 0.784ns (84.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.583     2.028    clocks393_i/ffclk0
    SLICE_X48Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.118     2.146 f  clocks393_i/test_clk_reg[1]/Q
                         net (fo=4, routed)           0.784     2.930    clocks393_i/test_clk_reg
    SLICE_X48Y135        LUT1 (Prop_lut1_I0_O)        0.028     2.958 r  clocks393_i/test_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     2.958    clocks393_i/test_clk[1]_i_1_n_0
    SLICE_X48Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ffclk0 rise edge)     0.000     0.000 r  
    Y12                                               0.000     0.000 r  ffclk0p (IN)
                         net (fo=0)                   0.000     0.000    clocks393_i/ibufds_ibufgds0_i/ffclk0p
    Y12                  IBUFDS (Prop_ibufds_I_O)     0.521     0.521 r  clocks393_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.903     2.424    clocks393_i/ffclk0
    SLICE_X48Y135        FDCE                                         r  clocks393_i/test_clk_reg[1]/C
                         clock pessimism             -0.395     2.028    
    SLICE_X48Y135        FDCE (Hold_fdce_C_D)         0.087     2.115    clocks393_i/test_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.843    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ffclk0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { ffclk0p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.700         41.667      40.967     SLICE_X48Y135  clocks393_i/test_clk_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         20.833      20.484     SLICE_X48Y135  clocks393_i/test_clk_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         20.833      20.483     SLICE_X48Y135  clocks393_i/test_clk_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :            0  Failing Endpoints,  Worst Slack        4.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (gtrefclk rise@6.666ns - gtrefclk rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.375ns (19.108%)  route 1.588ns (80.892%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 8.111 - 6.666 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.569     1.569    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X67Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.269     1.838 r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/Q
                         net (fo=5, routed)           0.942     2.781    sata_top/ahci_sata_layers_i/phy/rst_timer_reg__0[2]
    SLICE_X67Y49         LUT6 (Prop_lut6_I1_O)        0.053     2.834 f  sata_top/ahci_sata_layers_i/phy/sata_areset_i_2/O
                         net (fo=4, routed)           0.359     3.192    sata_top/ahci_sata_layers_i/phy/sata_areset_i_2_n_0
    SLICE_X66Y49         LUT3 (Prop_lut3_I2_O)        0.053     3.245 r  sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2/O
                         net (fo=8, routed)           0.287     3.532    sata_top/ahci_sata_layers_i/phy/rst_timer[7]_i_2_n_0
    SLICE_X67Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      6.666     6.666 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          1.445     8.111    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X67Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]/C
                         clock pessimism              0.124     8.235    
                         clock uncertainty           -0.035     8.200    
    SLICE_X67Y49         FDRE (Setup_fdre_C_CE)      -0.244     7.956    sata_top/ahci_sata_layers_i/phy/rst_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          7.956    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                  4.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/rst_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtrefclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             gtrefclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtrefclk rise@0.000ns - gtrefclk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.157ns (53.385%)  route 0.137ns (46.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.456     0.456    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X67Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.091     0.547 r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[4]/Q
                         net (fo=3, routed)           0.137     0.685    sata_top/ahci_sata_layers_i/phy/rst_timer_reg__0[4]
    SLICE_X67Y49         LUT6 (Prop_lut6_I5_O)        0.066     0.751 r  sata_top/ahci_sata_layers_i/phy/rst_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.751    sata_top/ahci_sata_layers_i/phy/rst_timer0[5]
    SLICE_X67Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtrefclk rise edge)
                                                      0.000     0.000 r  
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2                  0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O
                         net (fo=25, routed)          0.659     0.659    sata_top/ahci_sata_layers_i/phy/gtrefclk
    SLICE_X67Y49         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]/C
                         clock pessimism             -0.203     0.456    
    SLICE_X67Y49         FDRE (Hold_fdre_C_D)         0.061     0.517    sata_top/ahci_sata_layers_i/phy/rst_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/ext_clock_buf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.666       5.128      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/GTREFCLK0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X84Y48        sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         3.333       2.553      SLICE_X84Y48        sata_top/ahci_sata_layers_i/phy/rxreset_f_r_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/rxdata_comma_in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (rx_clk rise@6.666ns - rx_clk rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 0.896ns (15.715%)  route 4.806ns (84.285%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 9.548 - 6.666 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.594     3.063    sata_top/ahci_sata_layers_i/phy/gtx_wrap/busy_r_reg
    SLICE_X71Y8          FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/rxdata_comma_in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y8          FDRE (Prop_fdre_C_Q)         0.269     3.332 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/rxdata_comma_in_r_reg[3]/Q
                         net (fo=44, routed)          1.382     4.714    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/Q[3]
    SLICE_X50Y0          LUT5 (Prop_lut5_I3_O)        0.066     4.780 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/comma_match_prev[6]_i_9/O
                         net (fo=1, routed)           0.448     5.227    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/comma_match_prev[6]_i_9_n_0
    SLICE_X51Y0          LUT6 (Prop_lut6_I5_O)        0.168     5.395 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_LUT_comma_match_prev[6]_i_2_1/O
                         net (fo=1, routed)           0.236     5.631    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_comma_match_p_6__13
    SLICE_X51Y1          LUT6 (Prop_lut6_I5_O)        0.053     5.684 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_LUT_comma_match_prev[6]_i_2_2/O
                         net (fo=4, routed)           0.837     6.521    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/comma_match_p_6__13
    SLICE_X55Y1          LUT4 (Prop_lut4_I3_O)        0.064     6.585 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data[8]_i_13/O
                         net (fo=1, routed)           0.420     7.005    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data[8]_i_13_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I1_O)        0.170     7.175 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_LUT_aligned_data[8]_i_2/O
                         net (fo=1, routed)           0.759     7.934    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_ored_subwindow_comdet[19]__74[8]
    SLICE_X50Y2          LUT5 (Prop_lut5_I4_O)        0.053     7.987 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/xlnx_opt_LUT_aligned_data[8]_i_2_1/O
                         net (fo=6, routed)           0.725     8.712    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/ored_subwindow_comdet[19]__74[8]
    SLICE_X56Y5          LUT5 (Prop_lut5_I0_O)        0.053     8.765 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data[6]_i_1/O
                         net (fo=1, routed)           0.000     8.765    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/shifted_window[6]
    SLICE_X56Y5          FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         1.469     9.548    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/CLK
    SLICE_X56Y5          FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[6]/C
                         clock pessimism              0.068     9.616    
                         clock uncertainty           -0.035     9.581    
    SLICE_X56Y5          FDRE (Setup_fdre_C_D)        0.035     9.616    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_comma_align/aligned_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  0.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/disperror_in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by rx_clk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.541     1.093    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/CLK
    SLICE_X89Y148        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/disperror_in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y148        FDRE (Prop_fdre_C_Q)         0.100     1.193 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/disperror_in_r_reg[0]/Q
                         net (fo=4, routed)           0.101     1.294    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/DIC0
    SLICE_X88Y147        RAMD32                                       r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/xclk_gtx
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bug_xclk/clk1x_i/O
                         net (fo=327, routed)         0.747     1.340    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/WCLK
    SLICE_X88Y147        RAMD32                                       r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/RAMC/CLK
                         clock pessimism             -0.233     1.107    
    SLICE_X88Y147        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.236    sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/RXUSRCLK
Low Pulse Width   Fast    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X88Y145       sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK              n/a            0.910         3.333       2.423      SLICE_X88Y145       sata_top/ahci_sata_layers_i/phy/gtx_wrap/elastic1632_i/fifo_ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :            0  Failing Endpoints,  Worst Slack        0.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (txoutclk rise@6.666ns - txoutclk rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.269ns (5.029%)  route 5.080ns (94.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 9.640 - 6.666 ) 
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.349     1.349    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     1.469 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.395     2.864    sata_top/ahci_sata_layers_i/phy/gtx_wrap/CLK
    SLICE_X71Y144        FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y144        FDRE (Prop_fdre_C_Q)         0.269     3.133 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/txdata_enc_in_r_reg[14]/Q
                         net (fo=1, routed)           5.080     8.213    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/ADDRBWRADDR[6]
    RAMB36_X5Y3          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      6.666     6.666 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     6.666 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           1.300     7.966    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     8.079 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.561     9.640    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/CLK
    RAMB36_X5Y3          RAMB36E1                                     r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i/CLKBWRCLK
                         clock pessimism              0.056     9.696    
                         clock uncertainty           -0.035     9.660    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.479     9.181    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/encoding_table/RAMB36E1_i
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  0.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/outdata_l_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXDATA[7]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by txoutclk  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             txoutclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk rise@0.000ns - txoutclk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.100ns (24.591%)  route 0.307ns (75.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.552 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         0.635     1.187    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/CLK
    SLICE_X107Y6         FDRE                                         r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/outdata_l_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y6         FDRE (Prop_fdre_C_Q)         0.100     1.287 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtx_8x10enc/outdata_l_reg[7]/Q
                         net (fo=1, routed)           0.307     1.594    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/outdata_l_reg[19][7]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/txoutclk_gtx
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.593 r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/bufg_txoutclk/clk1x_i/O
                         net (fo=136, routed)         1.052     1.645    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/rxreset_f_rr_reg__0
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXUSRCLK2
                         clock pessimism             -0.229     1.416    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.078     1.494    sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         6.666       2.666      GTXE2_CHANNEL_X0Y0  sata_top/ahci_sata_layers_i/phy/gtx_wrap/gtxe2_channel_wrapper/gtx_unisims/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.333       2.933      SLICE_X69Y141       sata_top/ahci_sata_layers_i/phy/gtx_wrap/txcharisk_enc_in_r_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         3.333       2.983      SLICE_X65Y49        sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_fis_receive_i/prdbc_r_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 0.387ns (4.400%)  route 8.408ns (95.600%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 16.370 - 13.333 ) 
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X65Y49         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.941     1.941    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     2.061 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.404     3.465    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X77Y50         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y50         FDCE (Prop_fdce_C_Q)         0.269     3.734 f  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/Q
                         net (fo=8, routed)           0.467     4.201    sata_top/ahci_sata_layers_i/phy/sata_reset_done
    SLICE_X77Y50         LUT3 (Prop_lut3_I2_O)        0.053     4.254 r  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         6.901    11.155    sata_top/ahci_sata_layers_i/phy/txelecidle_r_reg
    SLICE_X45Y138        LUT2 (Prop_lut2_I0_O)        0.065    11.220 r  sata_top/ahci_sata_layers_i/phy/prdbc_r[31]_i_1/O
                         net (fo=30, routed)          1.040    12.260    sata_top/ahci_top_i/ahci_fis_receive_i/FETCH_CMD_reg[0]
    SLICE_X49Y144        FDRE                                         r  sata_top/ahci_top_i/ahci_fis_receive_i/prdbc_r_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X65Y49         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.654    14.987    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    15.100 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.270    16.370    sata_top/ahci_top_i/ahci_fis_receive_i/usrclk2_r_reg
    SLICE_X49Y144        FDRE                                         r  sata_top/ahci_top_i/ahci_fis_receive_i/prdbc_r_reg[18]/C
                         clock pessimism              0.294    16.664    
                         clock uncertainty           -0.035    16.629    
    SLICE_X49Y144        FDRE (Setup_fdre_C_R)       -0.484    16.145    sata_top/ahci_top_i/ahci_fis_receive_i/prdbc_r_reg[18]
  -------------------------------------------------------------------
                         required time                         16.145    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  3.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sata_top/ahci_sata_layers_i/link/phy_data_in_r0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_sata_layers_i/link/last_not_cont_di_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             usrclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.100ns (27.363%)  route 0.265ns (72.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X65Y49         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.897     0.897    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.923 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.540     1.463    sata_top/ahci_sata_layers_i/link/usrclk2_r_reg
    SLICE_X87Y148        FDRE                                         r  sata_top/ahci_sata_layers_i/link/phy_data_in_r0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y148        FDRE (Prop_fdre_C_Q)         0.100     1.563 r  sata_top/ahci_sata_layers_i/link/phy_data_in_r0_reg[6]/Q
                         net (fo=5, routed)           0.265     1.828    sata_top/ahci_sata_layers_i/link/phy_data_in_r0[6]
    SLICE_X70Y150        FDRE                                         r  sata_top/ahci_sata_layers_i/link/last_not_cont_di_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X65Y49         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.050     1.050    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.080 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.839     1.919    sata_top/ahci_sata_layers_i/link/usrclk2_r_reg
    SLICE_X70Y150        FDRE                                         r  sata_top/ahci_sata_layers_i/link/last_not_cont_di_reg[6]/C
                         clock pessimism             -0.165     1.754    
    SLICE_X70Y150        FDRE (Hold_fdre_C_D)         0.045     1.799    sata_top/ahci_sata_layers_i/link/last_not_cont_di_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrclk2
Waveform(ns):       { 0.000 6.666 }
Period(ns):         13.333
Sources:            { sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         13.333      11.150     RAMB36_X2Y26   sata_top/ahci_top_i/ahci_dma_i/ct_data_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         6.667       5.757      SLICE_X32Y134  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/fifo0_ram_reg_0_7_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         6.666       5.756      SLICE_X30Y136  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/fifo0_ram_reg_0_7_24_29/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ddr3_clk rise@2.500ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.269ns (17.404%)  route 1.277ns (82.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 6.145 - 2.500 ) 
    Source Clock Delay      (SCD):    3.801ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     1.575    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     1.663 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     2.769    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     3.146 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.655     3.801    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X115Y132       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDSE (Prop_fdse_C_Q)         0.269     4.070 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          1.277     5.347    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y101        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.020 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.370     5.406 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.739     6.145    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/clk
    OLOGIC_X1Y101        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/oserdes_i/CLK
                         clock pessimism              0.143     6.288    
                         clock uncertainty           -0.205     6.083    
    OLOGIC_X1Y101        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.679     5.404    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_ba0_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  0.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
                            (rising edge-triggered cell FDSE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/oserdes_i/T1
                            (rising edge-triggered cell OSERDESE2 clocked by ddr3_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ddr3_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_clk rise@0.000ns - ddr3_clk_div rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.409%)  route 0.327ns (76.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     0.580    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.630 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     1.063    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     1.153 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.270     1.423    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X115Y132       FDSE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y132       FDSE (Prop_fdse_C_Q)         0.100     1.523 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_tri_r_reg/Q
                         net (fo=23, routed)          0.327     1.850    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/in_tri_r_reg
    OLOGIC_X1Y138        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/oserdes_i/T1
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_pre
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_bufr_i/O
                         net (fo=75, routed)          0.364     1.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/clk
    OLOGIC_X1Y138        OSERDESE2                                    r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/oserdes_i/CLK
                         clock pessimism             -0.219     1.577    
                         clock uncertainty            0.205     1.782    
    OLOGIC_X1Y138        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.104     1.678    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/cmda_we_i/oserdes_i/oserdes_i
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_mclk
  To Clock:  ddr3_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/RAMB36E1_i/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_clk_div rise@5.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        2.293ns  (logic 0.854ns (37.242%)  route 1.439ns (62.758%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 8.564 - 5.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 6.142 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       1.481     6.142    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/CLK
    RAMB36_X7Y26         RAMB36E1                                     r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/RAMB36E1_i/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.748     6.890 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd1_buf_i/RAMB36E1_i/DOADO[13]
                         net (fo=1, routed)           0.730     7.619    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/RAMB36E1_i_0[12]
    SLICE_X109Y128       LUT4 (Prop_lut4_I3_O)        0.053     7.672 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/in_a_r[29]_i_4/O
                         net (fo=23, routed)          0.709     8.382    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/phy_cmd_word[13]
    SLICE_X109Y125       LUT6 (Prop_lut6_I4_O)        0.053     8.435 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd0_buf_i/in_a_r[15]_i_1/O
                         net (fo=1, routed)           0.000     8.435    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a[0]
    SLICE_X109Y125       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     6.437    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.520 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     7.536    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     7.906 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.658     8.564    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/psincdec_reg
    SLICE_X109Y125       FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[15]/C
                         clock pessimism              0.143     8.707    
                         clock uncertainty           -0.205     8.502    
    SLICE_X109Y125       FDRE (Setup_fdre_C_D)        0.035     8.537    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/cmd_addr_i/in_a_r_reg[15]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  0.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/deser_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_addr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ddr3_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (ddr3_clk_div rise@0.000ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.775ns = ( 3.025 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       0.560     3.025    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/CLK
    SLICE_X95Y115        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/deser_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y115        FDRE (Prop_fdre_C_Q)         0.100     3.125 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/cmd_deser_dly_i/i_cmd_deser_multi/deser_r_reg[4]/Q
                         net (fo=1, routed)           0.101     3.226    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/deser_r_reg[6][4]
    SLICE_X95Y116        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_addr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     0.796    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.849 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490     1.339    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     1.432 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.340     1.772    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X95Y116        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_addr_r_reg[4]/C
                         clock pessimism             -0.219     1.553    
                         clock uncertainty            0.205     1.758    
    SLICE_X95Y116        FDRE (Hold_fdre_C_D)         0.041     1.799    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/dly_addr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  1.426    





---------------------------------------------------------------------------------------------------
From Clock:  ddr3_clk_div
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        2.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.750ns  (ddr3_mclk rise@6.250ns - ddr3_clk_div fall@2.500ns)
  Data Path Delay:        1.458ns  (logic 0.249ns (17.074%)  route 1.209ns (82.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 10.695 - 6.250 ) 
    Source Clock Delay      (SCD):    3.931ns = ( 6.431 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     4.075    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.163 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106     5.269    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     5.646 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.785     6.431    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X85Y102        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.249     6.680 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1_reg[7]/Q
                         net (fo=1, routed)           1.209     7.889    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r1[7]
    SLICE_X53Y100        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       1.268    10.695    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X53Y100        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[7]/C
                         clock pessimism              0.143    10.838    
                         clock uncertainty           -0.205    10.633    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)       -0.119    10.514    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/ps_out_r2_reg[7]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  2.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r1_reg/C
                            (falling edge-triggered cell FDRE clocked by ddr3_clk_div  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             ddr3_mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (ddr3_mclk rise@1.250ns - ddr3_clk_div fall@2.500ns)
  Data Path Delay:        0.662ns  (logic 0.218ns (32.948%)  route 0.444ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 6.048 - 1.250 ) 
    Source Clock Delay      (SCD):    3.651ns = ( 6.151 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_clk_div fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     2.500 f  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     3.937    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     4.020 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016     5.036    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_pre
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     5.406 f  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/clk_div_bufr_i/O
                         net (fo=753, routed)         0.745     6.151    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/clk_div
    SLICE_X61Y104        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.218     6.369 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r1_reg/Q
                         net (fo=1, routed)           0.444     6.813    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r1
    SLICE_X53Y104        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       1.387     6.048    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/CLK
    SLICE_X53Y104        FDRE                                         r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r2_reg/C
                         clock pessimism             -0.143     5.905    
                         clock uncertainty            0.205     6.110    
    SLICE_X53Y104        FDRE (Hold_fdre_C_D)         0.158     6.268    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/locked_mmcm_r2_reg
  -------------------------------------------------------------------
                         required time                         -6.268    
                         arrival time                           6.813    
  -------------------------------------------------------------------
                         slack                                  0.544    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack        5.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x0  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (iclk0 rise@39.352ns - iclk1x0 rise@31.944ns)
  Data Path Delay:        1.317ns  (logic 0.282ns (21.419%)  route 1.035ns (78.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 43.155 - 39.352 ) 
    Source Clock Delay      (SCD):    4.225ns = ( 36.170 - 31.944 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 rise edge)   31.944    31.944 r  
    AA10                                              0.000    31.944 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    31.944    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    32.855 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    33.940    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    34.028 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    35.134    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    35.511 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.659    36.170    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/CLK
    SLICE_X6Y36          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.282    36.452 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[8]/Q
                         net (fo=1, routed)           1.035    37.486    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r[8]
    SLICE_X7Y36          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     39.352    39.352 r  
    AA10                                              0.000    39.352 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    40.183 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    41.070    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.153 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    42.169    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    42.539 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.616    43.155    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/rst_early_master_reg
    SLICE_X7Y36          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[8]/C
                         clock pessimism              0.282    43.437    
                         clock uncertainty           -0.276    43.161    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)       -0.134    43.027    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         43.027    
                         arrival time                         -37.486    
  -------------------------------------------------------------------
                         slack                                  5.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x0  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@2.315ns - iclk1x0 rise@2.315ns)
  Data Path Delay:        0.523ns  (logic 0.107ns (20.442%)  route 0.416ns (79.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 4.336 - 2.315 ) 
    Source Clock Delay      (SCD):    1.746ns = ( 4.061 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 rise edge)    2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412     2.727 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     3.214    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.264 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     3.697    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090     3.787 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.274     4.061    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/CLK
    SLICE_X6Y39          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.107     4.168 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[3]/Q
                         net (fo=1, routed)           0.416     4.584    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[3]
    SLICE_X5Y39          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)      2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481     2.796 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     3.389    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.442 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490     3.932    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093     4.025 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.311     4.336    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg
    SLICE_X5Y39          FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]/C
                         clock pessimism             -0.178     4.158    
                         clock uncertainty            0.276     4.434    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.005     4.439    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.439    
                         arrival time                           4.584    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  iclk0
  To Clock:  iclk1x0

Setup :            0  Failing Endpoints,  Worst Slack        2.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x0  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (iclk1x0 rise@61.574ns - iclk0 fall@57.870ns)
  Data Path Delay:        0.775ns  (logic 0.368ns (47.494%)  route 0.407ns (52.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 65.439 - 61.574 ) 
    Source Clock Delay      (SCD):    4.288ns = ( 62.159 - 57.870 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 fall edge)     57.870    57.870 f  
    AA10                                              0.000    57.870 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    57.870    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    58.781 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    59.866    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    59.954 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    61.060    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377    61.437 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.722    62.159    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X14Y43         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.315    62.474 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/Q
                         net (fo=1, routed)           0.407    62.881    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.053    62.934 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1/O
                         net (fo=1, routed)           0.000    62.934    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 rise edge)   61.574    61.574 r  
    AA10                                              0.000    61.574 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    61.574    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    62.405 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    63.292    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    63.375 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016    64.391    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.370    64.761 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.678    65.439    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X13Y43         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                         clock pessimism              0.277    65.716    
                         clock uncertainty           -0.276    65.440    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.035    65.475    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         65.475    
                         arrival time                         -62.934    
  -------------------------------------------------------------------
                         slack                                  2.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.574ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x0  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.704ns  (iclk1x0 rise@17.130ns - iclk0 fall@20.833ns)
  Data Path Delay:        0.310ns  (logic 0.151ns (48.735%)  route 0.159ns (51.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 19.185 - 17.130 ) 
    Source Clock Delay      (SCD):    1.777ns = ( 22.610 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 fall edge)     20.833    20.833 f  
    AA10                                              0.000    20.833 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    20.833    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    21.245 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    21.732    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.782 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    22.215    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090    22.305 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.305    22.610    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X14Y43         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDCE (Prop_fdce_C_Q)         0.123    22.733 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/Q
                         net (fo=1, routed)           0.159    22.892    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r
    SLICE_X13Y43         LUT2 (Prop_lut2_I0_O)        0.028    22.920 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1/O
                         net (fo=1, routed)           0.000    22.920    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x0 rise edge)   17.130    17.130 r  
    AA10                                              0.000    17.130 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    17.611 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    18.204    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    18.257 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490    18.747    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093    18.840 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.345    19.185    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X13Y43         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                         clock pessimism             -0.175    19.010    
                         clock uncertainty            0.276    19.286    
    SLICE_X13Y43         FDRE (Hold_fdre_C_D)         0.060    19.346    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.346    
                         arrival time                          22.920    
  -------------------------------------------------------------------
                         slack                                  3.574    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack        5.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x1  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (iclk1 rise@39.352ns - iclk1x1 rise@31.944ns)
  Data Path Delay:        1.756ns  (logic 0.282ns (16.058%)  route 1.474ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 45.219 - 39.352 ) 
    Source Clock Delay      (SCD):    6.525ns = ( 38.469 - 31.944 ) 
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 rise edge)   31.944    31.944 r  
    Y16                                               0.000    31.944 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    31.944    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    32.802 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    34.974    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    35.062 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    36.695    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    36.815 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          1.654    38.469    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/CLK
    SLICE_X8Y10          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.282    38.751 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/Q
                         net (fo=1, routed)           1.474    40.226    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r[3]
    SLICE_X9Y10          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     39.352    39.352 r  
    Y16                                               0.000    39.352 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    40.130 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    41.931    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.014 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    43.564    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    43.677 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.542    45.219    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/den_r_reg_0
    SLICE_X9Y10          FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]/C
                         clock pessimism              0.456    45.675    
                         clock uncertainty           -0.276    45.399    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)       -0.118    45.281    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         45.281    
                         arrival time                         -40.226    
  -------------------------------------------------------------------
                         slack                                  5.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x1  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@2.315ns - iclk1x1 rise@2.315ns)
  Data Path Delay:        0.723ns  (logic 0.118ns (16.312%)  route 0.605ns (83.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 5.528 - 2.315 ) 
    Source Clock Delay      (SCD):    2.653ns = ( 4.968 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 rise edge)    2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360     2.674 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000     3.674    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.724 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584     4.308    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.334 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.634     4.968    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/CLK
    SLICE_X10Y10         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.118     5.086 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[1]/Q
                         net (fo=1, routed)           0.605     5.691    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[1]
    SLICE_X13Y10         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)      2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428     2.743 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196     3.939    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.992 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651     4.643    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     4.673 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.855     5.528    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/den_r_reg_0
    SLICE_X13Y10         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[1]/C
                         clock pessimism             -0.268     5.260    
                         clock uncertainty            0.276     5.536    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.040     5.576    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.576    
                         arrival time                           5.691    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1
  To Clock:  iclk1x1

Setup :            0  Failing Endpoints,  Worst Slack        2.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x1  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (iclk1x1 rise@61.574ns - iclk1 fall@57.870ns)
  Data Path Delay:        0.748ns  (logic 0.325ns (43.459%)  route 0.423ns (56.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 67.438 - 61.574 ) 
    Source Clock Delay      (SCD):    6.522ns = ( 64.392 - 57.870 ) 
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 fall edge)     57.870    57.870 f  
    Y16                                               0.000    57.870 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    57.870    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    58.728 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    60.900    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    60.988 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633    62.621    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120    62.741 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.651    64.392    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X13Y14         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.272    64.664 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/Q
                         net (fo=1, routed)           0.423    65.087    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r
    SLICE_X14Y14         LUT2 (Prop_lut2_I0_O)        0.053    65.140 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000    65.140    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__0_n_0
    SLICE_X14Y14         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 rise edge)   61.574    61.574 r  
    Y16                                               0.000    61.574 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    61.574    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    62.353 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    64.153    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    64.236 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.550    65.786    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    65.899 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          1.539    67.438    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X14Y14         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                         clock pessimism              0.456    67.894    
                         clock uncertainty           -0.276    67.618    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.071    67.689    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         67.689    
                         arrival time                         -65.140    
  -------------------------------------------------------------------
                         slack                                  2.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.347ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x1  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.704ns  (iclk1x1 rise@17.130ns - iclk1 fall@20.833ns)
  Data Path Delay:        0.301ns  (logic 0.135ns (44.875%)  route 0.166ns (55.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 20.340 - 17.130 ) 
    Source Clock Delay      (SCD):    2.651ns = ( 23.485 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 fall edge)     20.833    20.833 f  
    Y16                                               0.000    20.833 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    20.833    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    21.193 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    22.193    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    22.243 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584    22.827    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    22.853 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.632    23.485    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X13Y14         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.107    23.592 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/Q
                         net (fo=1, routed)           0.166    23.757    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r
    SLICE_X14Y14         LUT2 (Prop_lut2_I0_O)        0.028    23.785 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000    23.785    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__0_n_0
    SLICE_X14Y14         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x1 rise edge)   17.130    17.130 r  
    Y16                                               0.000    17.130 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    17.558 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    18.754    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053    18.807 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.651    19.458    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    19.488 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.852    20.340    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X14Y14         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                         clock pessimism             -0.265    20.075    
                         clock uncertainty            0.276    20.351    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.087    20.438    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.438    
                         arrival time                          23.785    
  -------------------------------------------------------------------
                         slack                                  3.347    





---------------------------------------------------------------------------------------------------
From Clock:  iclk2
  To Clock:  iclk1x2

Setup :            0  Failing Endpoints,  Worst Slack        2.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x2  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (iclk1x2 rise@61.574ns - iclk2 fall@57.870ns)
  Data Path Delay:        0.531ns  (logic 0.325ns (61.173%)  route 0.206ns (38.827%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 65.347 - 61.574 ) 
    Source Clock Delay      (SCD):    4.195ns = ( 62.065 - 57.870 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 fall edge)     57.870    57.870 f  
    T21                                               0.000    57.870 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    57.870    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    58.750 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    59.835    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    59.923 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106    61.029    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377    61.406 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.659    62.065    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X7Y64          FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.272    62.337 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/Q
                         net (fo=1, routed)           0.206    62.543    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r
    SLICE_X6Y64          LUT2 (Prop_lut2_I0_O)        0.053    62.596 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__1/O
                         net (fo=1, routed)           0.000    62.596    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__1_n_0
    SLICE_X6Y64          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 rise edge)   61.574    61.574 r  
    T21                                               0.000    61.574 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    61.574    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    62.375 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    63.262    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    63.345 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.016    64.361    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.370    64.731 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.616    65.347    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X6Y64          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                         clock pessimism              0.277    65.624    
                         clock uncertainty           -0.276    65.348    
    SLICE_X6Y64          FDRE (Setup_fdre_C_D)        0.071    65.419    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         65.419    
                         arrival time                         -62.596    
  -------------------------------------------------------------------
                         slack                                  2.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.458ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x2  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.704ns  (iclk1x2 rise@17.130ns - iclk2 fall@20.833ns)
  Data Path Delay:        0.216ns  (logic 0.135ns (62.418%)  route 0.081ns (37.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 19.117 - 17.130 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 22.547 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 fall edge)     20.833    20.833 f  
    T21                                               0.000    20.833 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    20.833    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    21.215 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    21.702    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.752 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433    22.185    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090    22.275 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.272    22.547    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X7Y64          FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.107    22.654 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/Q
                         net (fo=1, routed)           0.081    22.735    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r
    SLICE_X6Y64          LUT2 (Prop_lut2_I0_O)        0.028    22.763 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__1/O
                         net (fo=1, routed)           0.000    22.763    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__1_n_0
    SLICE_X6Y64          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x2 rise edge)   17.130    17.130 r  
    T21                                               0.000    17.130 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    17.580 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    18.173    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    18.226 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.490    18.716    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093    18.809 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.308    19.117    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X6Y64          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                         clock pessimism             -0.175    18.942    
                         clock uncertainty            0.276    19.219    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.087    19.306    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.306    
                         arrival time                          22.763    
  -------------------------------------------------------------------
                         slack                                  3.458    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack        5.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x2  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (iclk2 rise@39.352ns - iclk1x2 rise@31.944ns)
  Data Path Delay:        1.376ns  (logic 0.246ns (17.875%)  route 1.130ns (82.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.769ns = ( 43.121 - 39.352 ) 
    Source Clock Delay      (SCD):    4.189ns = ( 36.133 - 31.944 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 rise edge)   31.944    31.944 r  
    T21                                               0.000    31.944 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    31.944    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    32.824 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    33.909    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    33.997 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    35.103    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    35.480 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.653    36.133    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/CLK
    SLICE_X5Y68          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.246    36.379 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[3]/Q
                         net (fo=1, routed)           1.130    37.509    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r[3]
    SLICE_X7Y68          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     39.352    39.352 r  
    T21                                               0.000    39.352 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    40.153 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    41.040    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.123 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    42.139    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    42.509 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.612    43.121    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/rst_early_master_reg
    SLICE_X7Y68          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]/C
                         clock pessimism              0.282    43.403    
                         clock uncertainty           -0.276    43.126    
    SLICE_X7Y68          FDRE (Setup_fdre_C_D)       -0.137    42.989    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         42.989    
                         arrival time                         -37.509    
  -------------------------------------------------------------------
                         slack                                  5.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x2  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@2.315ns - iclk1x2 rise@2.315ns)
  Data Path Delay:        0.480ns  (logic 0.091ns (18.945%)  route 0.389ns (81.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 4.330 - 2.315 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 4.054 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 rise edge)    2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382     2.697 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     3.184    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.234 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433     3.667    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     3.757 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.297     4.054    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/CLK
    SLICE_X9Y66          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.091     4.145 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r_reg[2]/Q
                         net (fo=1, routed)           0.389     4.534    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/pre_dout_r[2]
    SLICE_X11Y67         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)      2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451     2.766 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     3.359    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.412 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490     3.902    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     3.995 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.335     4.330    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/rst_early_master_reg
    SLICE_X11Y67         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[2]/C
                         clock pessimism             -0.178     4.152    
                         clock uncertainty            0.276     4.428    
    SLICE_X11Y67         FDRE (Hold_fdre_C_D)         0.001     4.429    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[0].sens_103993_lane_i/dout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.534    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  iclk3
  To Clock:  iclk1x3

Setup :            0  Failing Endpoints,  Worst Slack        2.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x3  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.704ns  (iclk1x3 rise@61.574ns - iclk3 fall@57.870ns)
  Data Path Delay:        0.525ns  (logic 0.325ns (61.848%)  route 0.200ns (38.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 67.026 - 61.574 ) 
    Source Clock Delay      (SCD):    6.008ns = ( 63.878 - 57.870 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 fall edge)     57.870    57.870 f  
    R16                                               0.000    57.870 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    57.870    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    58.726 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    60.227    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    60.315 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009    62.324    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120    62.444 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.434    63.878    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X29Y75         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.272    64.150 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/Q
                         net (fo=1, routed)           0.200    64.351    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.053    64.404 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__2/O
                         net (fo=1, routed)           0.000    64.404    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__2_n_0
    SLICE_X28Y75         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 rise edge)   61.574    61.574 r  
    R16                                               0.000    61.574 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    61.574    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    62.351 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    63.592    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    63.675 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.911    65.586    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    65.699 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          1.327    67.026    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X28Y75         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                         clock pessimism              0.339    67.365    
                         clock uncertainty           -0.276    67.089    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.035    67.124    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         67.124    
                         arrival time                         -64.404    
  -------------------------------------------------------------------
                         slack                                  2.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.318ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C
                            (falling edge-triggered cell FDCE clocked by iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iclk1x3  {rise@2.315ns fall@9.722ns period=14.815ns})
  Path Group:             iclk1x3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.704ns  (iclk1x3 rise@17.130ns - iclk3 fall@20.833ns)
  Data Path Delay:        0.220ns  (logic 0.135ns (61.228%)  route 0.085ns (38.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 20.081 - 17.130 ) 
    Source Clock Delay      (SCD):    2.470ns = ( 23.304 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 fall edge)     20.833    20.833 f  
    R16                                               0.000    20.833 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    20.833    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    21.191 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    21.892    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.942 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771    22.713    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    22.739 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.565    23.304    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X29Y75         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDCE (Prop_fdce_C_Q)         0.107    23.411 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/Q
                         net (fo=1, routed)           0.085    23.496    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.028    23.524 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__2/O
                         net (fo=1, routed)           0.000    23.524    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r[0]_i_1__2_n_0
    SLICE_X28Y75         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk1x3 rise edge)   17.130    17.130 r  
    R16                                               0.000    17.130 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    17.556 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    18.396    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053    18.449 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.840    19.289    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    19.319 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.762    20.081    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X28Y75         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                         clock pessimism             -0.211    19.870    
                         clock uncertainty            0.276    20.146    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.060    20.206    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.206    
                         arrival time                          23.524    
  -------------------------------------------------------------------
                         slack                                  3.318    





---------------------------------------------------------------------------------------------------
From Clock:  iclk1x3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack        5.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x3  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (iclk3 rise@39.352ns - iclk1x3 rise@31.944ns)
  Data Path Delay:        1.744ns  (logic 0.308ns (17.662%)  route 1.436ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 44.814 - 39.352 ) 
    Source Clock Delay      (SCD):    6.021ns = ( 37.965 - 31.944 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 rise edge)   31.944    31.944 r  
    R16                                               0.000    31.944 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    31.944    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    32.800 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    34.301    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    34.389 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    36.398    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    36.518 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          1.447    37.965    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/CLK
    SLICE_X30Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.308    38.273 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r_reg[2]/Q
                         net (fo=1, routed)           1.436    39.709    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/pre_dout_r[2]
    SLICE_X31Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     39.352    39.352 r  
    R16                                               0.000    39.352 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    40.129 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    41.370    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.453 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    43.364    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    43.477 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.337    44.814    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/den_r_reg_0
    SLICE_X31Y65         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[2]/C
                         clock pessimism              0.344    45.158    
                         clock uncertainty           -0.276    44.882    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)       -0.045    44.837    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[1].sens_103993_lane_i/dout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         44.837    
                         arrival time                         -39.709    
  -------------------------------------------------------------------
                         slack                                  5.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x3  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             iclk3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@2.315ns - iclk1x3 rise@2.315ns)
  Data Path Delay:        0.698ns  (logic 0.107ns (15.328%)  route 0.591ns (84.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 5.276 - 2.315 ) 
    Source Clock Delay      (SCD):    2.479ns = ( 4.794 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 rise edge)    2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358     2.673 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701     3.373    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.423 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771     4.194    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     4.220 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.574     4.794    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/CLK
    SLICE_X26Y66         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.107     4.901 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r_reg[4]/Q
                         net (fo=1, routed)           0.591     5.492    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/pre_dout_r[4]
    SLICE_X26Y67         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)      2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427     2.741 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840     3.581    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.634 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     4.474    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     4.504 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.772     5.276    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/den_r_reg_0
    SLICE_X26Y67         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[4]/C
                         clock pessimism             -0.211     5.065    
                         clock uncertainty            0.276     5.341    
    SLICE_X26Y67         FDRE (Hold_fdre_C_D)         0.002     5.343    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/lane_block[2].sens_103993_lane_i/dout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.343    
                         arrival time                           5.492    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axihp_clk
  To Clock:  axihp_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (axihp_clk rise@6.667ns - axihp_clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.269ns (7.829%)  route 3.167ns (92.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 11.149 - 6.667 ) 
    Source Clock Delay      (SCD):    5.048ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.621     3.319    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.609     5.048    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X29Y154        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y154        FDRE (Prop_fdre_C_Q)         0.269     5.317 f  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         3.167     8.484    compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/rst[0]
    SLICE_X37Y72         FDCE                                         f  compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.667 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     8.143    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.226 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.538     9.764    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.877 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        1.272    11.149    compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/hclk
    SLICE_X37Y72         FDCE                                         r  compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg/C
                         clock pessimism              0.229    11.378    
                         clock uncertainty           -0.071    11.306    
    SLICE_X37Y72         FDCE (Recov_fdce_C_CLR)     -0.255    11.051    compressor393_i/cmprs_channel_block[0].jp_channel_i/cmprs_out_fifo_i/eof_written_wclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  2.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            sata_top/nhrst_r_reg[0]/CLR
                            (removal check against rising-edge clock axihp_clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axihp_clk rise@0.000ns - axihp_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.100ns (19.328%)  route 0.417ns (80.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.577     1.231    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.634     1.891    sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/hclk
    SLICE_X29Y154        FDRE                                         r  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y154        FDRE (Prop_fdre_C_Q)         0.100     1.991 f  sync_resets_i/rst_block[9].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=335, routed)         0.417     2.408    sata_top/Q[0]
    SLICE_X33Y141        FDCE                                         f  sata_top/nhrst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axihp_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.643     1.512    clocks393_i/hclk_i/hclk_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/hclk_i/clk1x_i/O
                         net (fo=3871, routed)        0.739     2.281    sata_top/hclk
    SLICE_X33Y141        FDCE                                         r  sata_top/nhrst_r_reg[0]/C
                         clock pessimism             -0.293     1.988    
    SLICE_X33Y141        FDCE (Remov_fdce_C_CLR)     -0.069     1.919    sata_top/nhrst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.489    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ddr3_mclk
  To Clock:  ddr3_mclk

Setup :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_early_master_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            event_logger_i/i_we_config_debug_xclk/in_reg_reg/CLR
                            (recovery check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ddr3_mclk rise@6.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        3.858ns  (logic 0.282ns (7.309%)  route 3.576ns (92.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 10.886 - 6.250 ) 
    Source Clock Delay      (SCD):    4.856ns = ( 6.106 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.575     2.825    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.913 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.628     4.541    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     4.661 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       1.445     6.106    sync_resets_i/mclk
    SLICE_X96Y136        FDRE                                         r  sync_resets_i/rst_early_master_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y136        FDRE (Prop_fdre_C_Q)         0.282     6.388 f  sync_resets_i/rst_early_master_reg_replica/Q
                         net (fo=384, routed)         3.576     9.964    event_logger_i/i_we_config_debug_xclk/rst[0]_repN_alias
    SLICE_X98Y167        FDCE                                         f  event_logger_i/i_we_config_debug_xclk/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.437     7.687    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.770 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.544     9.314    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     9.427 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       1.459    10.886    event_logger_i/i_we_config_debug_xclk/mclk
    SLICE_X98Y167        FDCE                                         r  event_logger_i/i_we_config_debug_xclk/in_reg_reg/C
                         clock pessimism              0.244    11.130    
                         clock uncertainty           -0.085    11.045    
    SLICE_X98Y167        FDCE (Recov_fdce_C_CLR)     -0.355    10.690    event_logger_i/i_we_config_debug_xclk/in_reg_reg
  -------------------------------------------------------------------
                         required time                         10.690    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  0.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_early_master_reg_replica_11/C
                            (rising edge-triggered cell FDRE clocked by ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Destination:            compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/frame_start_xclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock ddr3_mclk  {rise@1.250ns fall@3.750ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ddr3_mclk rise@1.250ns - ddr3_mclk rise@1.250ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.850%)  route 0.163ns (64.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 3.525 - 1.250 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 3.012 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.580     1.830    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.880 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.559     2.439    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.465 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       0.547     3.012    sync_resets_i/mclk
    SLICE_X89Y79         FDRE                                         r  sync_resets_i/rst_early_master_reg_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.091     3.103 f  sync_resets_i/rst_early_master_reg_replica_11/Q
                         net (fo=478, routed)         0.163     3.266    compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/frame_start_xclk_i/rst[0]_repN_11_alias
    SLICE_X95Y79         FDCE                                         f  compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/frame_start_xclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ddr3_mclk rise edge)
                                                      1.250     1.250 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     1.250 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.796     2.046    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/axi_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.099 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mmcm_phase_cntr_i/MMCME2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.623     2.722    mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_pre
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.752 r  mcntrl393_i/memctrl16_i/mcontr_sequencer_i/phy_cmd_i/phy_top_i/mclk_i/O
                         net (fo=34863, routed)       0.773     3.525    compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/frame_start_xclk_i/mclk
    SLICE_X95Y79         FDCE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/frame_start_xclk_i/in_reg_reg/C
                         clock pessimism             -0.455     3.070    
    SLICE_X95Y79         FDCE (Remov_fdce_C_CLR)     -0.107     2.963    compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/frame_start_xclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack       34.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk0 rise@39.352ns - iclk0 rise@2.315ns)
  Data Path Delay:        1.805ns  (logic 0.269ns (14.901%)  route 1.536ns (85.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 43.279 - 39.352 ) 
    Source Clock Delay      (SCD):    4.289ns = ( 6.604 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)      2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910     3.225 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     4.310    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.398 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106     5.504    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.377     5.881 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.723     6.604    sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pclk[0]
    SLICE_X15Y49         FDRE                                         r  sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.269     6.873 f  sync_resets_i/rst_block[1].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=22, routed)          1.536     8.409    sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/rst[0]
    SLICE_X45Y47         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)     39.352    39.352 r  
    AA10                                              0.000    39.352 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    40.183 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    41.070    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.153 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    42.169    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    42.539 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.740    43.279    sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/CLK
    SLICE_X45Y47         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/in_reg_reg/C
                         clock pessimism              0.379    43.658    
                         clock uncertainty           -0.156    43.502    
    SLICE_X45Y47         FDCE (Recov_fdce_C_CLR)     -0.255    43.247    sensors393_i/sensor_channel_block[0].sensor_membuf_i/page_written_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         43.247    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                 34.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/en_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk0 rise@2.315ns - iclk0 rise@2.315ns)
  Data Path Delay:        0.552ns  (logic 0.171ns (30.956%)  route 0.381ns (69.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns = ( 4.407 - 2.315 ) 
    Source Clock Delay      (SCD):    1.811ns = ( 4.126 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk0 rise edge)      2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412     2.727 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     3.214    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.264 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433     3.697    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090     3.787 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.339     4.126    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/rst_early_master_reg
    SLICE_X34Y47         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/en_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.107     4.233 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/en_pclk_reg/Q
                         net (fo=1, routed)           0.239     4.472    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/en_pclk
    SLICE_X37Y47         LUT1 (Prop_lut1_I0_O)        0.064     4.536 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_i_2__0/O
                         net (fo=2, routed)           0.142     4.678    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst0
    SLICE_X39Y49         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 rise edge)      2.315     2.315 r  
    AA10                                              0.000     2.315 r  sns1_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481     2.796 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     3.389    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.442 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490     3.932    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093     4.025 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.382     4.407    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst_early_master_reg
    SLICE_X39Y49         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/C
                         clock pessimism             -0.238     4.169    
    SLICE_X39Y49         FDCE (Remov_fdce_C_CLR)     -0.069     4.100    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.100    
                         arrival time                           4.678    
  -------------------------------------------------------------------
                         slack                                  0.578    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x0
  To Clock:  iclk0

Setup :            0  Failing Endpoints,  Worst Slack        2.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x0  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
                            (recovery check against rising-edge clock iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (iclk0 fall@20.833ns - iclk1x0 rise@17.130ns)
  Data Path Delay:        0.791ns  (logic 0.269ns (34.000%)  route 0.522ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 24.698 - 20.833 ) 
    Source Clock Delay      (SCD):    4.288ns = ( 21.418 - 17.130 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 rise edge)   17.130    17.130 r  
    AA10                                              0.000    17.130 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.910    18.040 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    19.125    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.213 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    20.319    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.377    20.696 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.722    21.418    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X13Y43         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.269    21.687 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/Q
                         net (fo=30, routed)          0.522    22.209    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_0_in
    SLICE_X14Y43         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 fall edge)     20.833    20.833 f  
    AA10                                              0.000    20.833 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    20.833    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.831    21.664 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    22.551    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.634 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    23.650    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.370    24.020 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.678    24.698    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X14Y43         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    24.976    
                         clock uncertainty           -0.276    24.699    
    SLICE_X14Y43         FDCE (Recov_fdce_C_CLR)     -0.187    24.512    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg
  -------------------------------------------------------------------
                         required time                         24.512    
                         arrival time                         -22.209    
  -------------------------------------------------------------------
                         slack                                  2.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.673ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x0  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
                            (removal check against rising-edge clock iclk0  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.704ns  (iclk0 fall@57.870ns - iclk1x0 rise@61.574ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.875%)  route 0.204ns (67.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 59.926 - 57.870 ) 
    Source Clock Delay      (SCD):    1.777ns = ( 63.351 - 61.574 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x0 rise edge)   61.574    61.574 r  
    AA10                                              0.000    61.574 r  sns1_clkp (IN)
                         net (fo=0)                   0.000    61.574    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.412    61.986 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    62.473    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    62.523 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    62.956    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090    63.046 r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.305    63.351    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X13Y43         FDRE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.100    63.451 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/Q
                         net (fo=30, routed)          0.204    63.655    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_0_in
    SLICE_X14Y43         FDCE                                         f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk0 fall edge)     57.870    57.870 f  
    AA10                                              0.000    57.870 f  sns1_clkp (IN)
                         net (fo=0)                   0.000    57.870    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns1_clkp
    AA10                 IBUFDS (Prop_ibufds_I_O)     0.481    58.352 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    58.945    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    58.998 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    59.488    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.093    59.581 f  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.345    59.926    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X14Y43         FDCE                                         r  sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    59.750    
                         clock uncertainty            0.276    60.027    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.044    59.983    sensors393_i/sensor_channel_block[0].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg
  -------------------------------------------------------------------
                         required time                        -59.983    
                         arrival time                          63.655    
  -------------------------------------------------------------------
                         slack                                  3.673    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack       35.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk1 rise@39.352ns - iclk1 rise@2.315ns)
  Data Path Delay:        1.277ns  (logic 0.269ns (21.063%)  route 1.008ns (78.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.797ns = ( 45.149 - 39.352 ) 
    Source Clock Delay      (SCD):    6.511ns = ( 8.826 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)      2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857     3.172 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173     5.345    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.433 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.633     7.066    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.120     7.186 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.640     8.826    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/pclk_r_reg
    SLICE_X28Y17         FDPE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDPE (Prop_fdpe_C_Q)         0.269     9.095 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=111, routed)         1.008    10.103    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/Q[0]
    SLICE_X38Y16         FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)     39.352    39.352 r  
    Y16                                               0.000    39.352 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    40.130 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    41.931    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.014 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    43.564    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    43.677 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.472    45.149    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/den_r_reg
    SLICE_X38Y16         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg/C
                         clock pessimism              0.630    45.779    
                         clock uncertainty           -0.156    45.623    
    SLICE_X38Y16         FDCE (Recov_fdce_C_CLR)     -0.192    45.431    sensors393_i/sensor_channel_block[1].sensor_channel_i/pulse_cross_clock_eof_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         45.431    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                 35.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk1 rise@2.315ns - iclk1 rise@2.315ns)
  Data Path Delay:        0.441ns  (logic 0.100ns (22.677%)  route 0.341ns (77.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 5.490 - 2.315 ) 
    Source Clock Delay      (SCD):    2.643ns = ( 4.958 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1 rise edge)      2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360     2.674 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000     3.674    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.724 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.584     4.308    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     4.334 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.624     4.958    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/pclk_r_reg
    SLICE_X28Y17         FDPE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDPE (Prop_fdpe_C_Q)         0.100     5.058 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=111, routed)         0.341     5.399    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X32Y12         FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 rise edge)      2.315     2.315 r  
    Y16                                               0.000     2.315 r  sns2_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428     2.743 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196     3.939    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.992 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651     4.643    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030     4.673 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.817     5.490    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/den_r_reg
    SLICE_X32Y12         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism             -0.527     4.963    
    SLICE_X32Y12         FDCE (Remov_fdce_C_CLR)     -0.050     4.913    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.913    
                         arrival time                           5.399    
  -------------------------------------------------------------------
                         slack                                  0.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x1
  To Clock:  iclk1

Setup :            0  Failing Endpoints,  Worst Slack        2.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x1  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
                            (recovery check against rising-edge clock iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (iclk1 fall@20.833ns - iclk1x1 rise@17.130ns)
  Data Path Delay:        0.949ns  (logic 0.308ns (32.471%)  route 0.641ns (67.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 26.698 - 20.833 ) 
    Source Clock Delay      (SCD):    6.522ns = ( 23.652 - 17.130 ) 
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 rise edge)   17.130    17.130 r  
    Y16                                               0.000    17.130 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.857    17.987 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           2.173    20.160    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    20.248 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.633    21.881    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    22.001 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          1.651    23.652    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X14Y14         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.308    23.960 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/Q
                         net (fo=30, routed)          0.641    24.600    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_0_in
    SLICE_X13Y14         FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 fall edge)     20.833    20.833 f  
    Y16                                               0.000    20.833 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    20.833    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.779    21.612 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.801    23.413    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.496 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.550    25.046    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.113    25.159 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.539    26.698    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X13Y14         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
                         clock pessimism              0.456    27.153    
                         clock uncertainty           -0.276    26.877    
    SLICE_X13Y14         FDCE (Recov_fdce_C_CLR)     -0.253    26.624    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg
  -------------------------------------------------------------------
                         required time                         26.624    
                         arrival time                         -24.600    
  -------------------------------------------------------------------
                         slack                                  2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.571ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x1  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
                            (removal check against rising-edge clock iclk1  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.704ns  (iclk1 fall@57.870ns - iclk1x1 rise@61.574ns)
  Data Path Delay:        0.377ns  (logic 0.118ns (31.339%)  route 0.259ns (68.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 61.080 - 57.870 ) 
    Source Clock Delay      (SCD):    2.651ns = ( 64.225 - 61.574 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x1 rise edge)   61.574    61.574 r  
    Y16                                               0.000    61.574 r  sns2_clkp (IN)
                         net (fo=0)                   0.000    61.574    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.360    61.934 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.000    62.933    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    62.983 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.584    63.567    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    63.593 r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.632    64.225    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X14Y14         FDRE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.118    64.343 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/Q
                         net (fo=30, routed)          0.259    64.602    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_0_in
    SLICE_X13Y14         FDCE                                         f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk1 fall edge)     57.870    57.870 f  
    Y16                                               0.000    57.870 f  sns2_clkp (IN)
                         net (fo=0)                   0.000    57.870    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns2_clkp
    Y16                  IBUFDS (Prop_ibufds_I_O)     0.428    58.299 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.196    59.494    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    59.547 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.651    60.198    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.030    60.228 f  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.852    61.080    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X13Y14         FDCE                                         r  sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
                         clock pessimism             -0.265    60.816    
                         clock uncertainty            0.276    61.092    
    SLICE_X13Y14         FDCE (Remov_fdce_C_CLR)     -0.061    61.031    sensors393_i/sensor_channel_block[1].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg
  -------------------------------------------------------------------
                         required time                        -61.031    
                         arrival time                          64.602    
  -------------------------------------------------------------------
                         slack                                  3.571    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.697ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x2  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
                            (recovery check against rising-edge clock iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (iclk2 fall@20.833ns - iclk1x2 rise@17.130ns)
  Data Path Delay:        0.755ns  (logic 0.308ns (40.786%)  route 0.447ns (59.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 24.606 - 20.833 ) 
    Source Clock Delay      (SCD):    4.195ns = ( 21.324 - 17.130 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 rise edge)   17.130    17.130 r  
    T21                                               0.000    17.130 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880    18.009 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085    19.094    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.182 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           1.106    20.288    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.377    20.665 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.659    21.324    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X6Y64          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.308    21.632 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/Q
                         net (fo=30, routed)          0.447    22.080    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_0_in
    SLICE_X7Y64          FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 fall edge)     20.833    20.833 f  
    T21                                               0.000    20.833 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    20.833    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    21.634 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    22.521    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.604 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    23.620    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    23.990 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.616    24.606    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X7Y64          FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    24.883    
                         clock uncertainty           -0.276    24.607    
    SLICE_X7Y64          FDCE (Recov_fdce_C_CLR)     -0.253    24.354    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg
  -------------------------------------------------------------------
                         required time                         24.354    
                         arrival time                         -22.080    
  -------------------------------------------------------------------
                         slack                                  2.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.697ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x2  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
                            (removal check against rising-edge clock iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.704ns  (iclk2 fall@57.870ns - iclk1x2 rise@61.574ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.417%)  route 0.189ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 59.858 - 57.870 ) 
    Source Clock Delay      (SCD):    1.714ns = ( 63.288 - 61.574 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x2 rise edge)   61.574    61.574 r  
    T21                                               0.000    61.574 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    61.574    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382    61.956 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487    62.443    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    62.493 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.433    62.926    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090    63.016 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.272    63.288    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X6Y64          FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.118    63.406 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/Q
                         net (fo=30, routed)          0.189    63.595    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_0_in
    SLICE_X7Y64          FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 fall edge)     57.870    57.870 f  
    T21                                               0.000    57.870 f  sns3_clkp (IN)
                         net (fo=0)                   0.000    57.870    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451    58.321 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593    58.914    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    58.967 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490    59.457    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093    59.550 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.308    59.858    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X7Y64          FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
                         clock pessimism             -0.175    59.683    
                         clock uncertainty            0.276    59.959    
    SLICE_X7Y64          FDCE (Remov_fdce_C_CLR)     -0.061    59.898    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg
  -------------------------------------------------------------------
                         required time                        -59.898    
                         arrival time                          63.595    
  -------------------------------------------------------------------
                         slack                                  3.697    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk2
  To Clock:  iclk2

Setup :            0  Failing Endpoints,  Worst Slack       33.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.689ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk2 rise@39.352ns - iclk2 rise@2.315ns)
  Data Path Delay:        2.964ns  (logic 0.269ns (9.076%)  route 2.695ns (90.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 43.245 - 39.352 ) 
    Source Clock Delay      (SCD):    4.245ns = ( 6.560 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)      2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.880     3.195 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.085     4.280    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.368 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.106     5.474    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.377     5.851 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.709     6.560    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/pclk_r_reg
    SLICE_X15Y70         FDPE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDPE (Prop_fdpe_C_Q)         0.269     6.829 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=111, routed)         2.695     9.523    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X33Y50         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)     39.352    39.352 r  
    T21                                               0.000    39.352 r  sns3_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.801    40.153 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.887    41.040    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.123 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.016    42.139    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.370    42.509 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.736    43.245    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/rst_early_master_reg
    SLICE_X33Y50         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.379    43.624    
                         clock uncertainty           -0.156    43.467    
    SLICE_X33Y50         FDCE (Recov_fdce_C_CLR)     -0.255    43.212    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         43.212    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 33.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/en_pclk_reg/C
                            (rising edge-triggered cell FDRE clocked by iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk2  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk2 rise@2.315ns - iclk2 rise@2.315ns)
  Data Path Delay:        0.503ns  (logic 0.155ns (30.821%)  route 0.348ns (69.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 4.336 - 2.315 ) 
    Source Clock Delay      (SCD):    1.743ns = ( 4.058 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk2 rise edge)      2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.382     2.697 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.487     3.184    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.234 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.433     3.667    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     3.757 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.301     4.058    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/rst_early_master_reg
    SLICE_X28Y78         FDRE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/en_pclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.091     4.149 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/en_pclk_reg/Q
                         net (fo=1, routed)           0.185     4.334    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/en_pclk
    SLICE_X28Y78         LUT1 (Prop_lut1_I0_O)        0.064     4.398 f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_i_2__4/O
                         net (fo=2, routed)           0.162     4.560    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst0
    SLICE_X29Y80         FDCE                                         f  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk2 rise edge)      2.315     2.315 r  
    T21                                               0.000     2.315 r  sns3_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns3_clkp
    T21                  IBUFDS (Prop_ibufds_I_O)     0.451     2.766 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.593     3.359    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.412 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/MMCME2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.490     3.902    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     3.995 r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.341     4.336    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/rst_early_master_reg
    SLICE_X29Y80         FDCE                                         r  sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg/C
                         clock pessimism             -0.264     4.072    
    SLICE_X29Y80         FDCE (Remov_fdce_C_CLR)     -0.069     4.003    sensors393_i/sensor_channel_block[2].sensor_channel_i/sens_sync_i/pulse_cross_clock_sof_late_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.003    
                         arrival time                           4.560    
  -------------------------------------------------------------------
                         slack                                  0.558    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk1x3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack        2.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x3  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
                            (recovery check against rising-edge clock iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.704ns  (iclk3 fall@20.833ns - iclk1x3 rise@17.130ns)
  Data Path Delay:        0.690ns  (logic 0.269ns (38.975%)  route 0.421ns (61.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 26.286 - 20.833 ) 
    Source Clock Delay      (SCD):    6.008ns = ( 23.138 - 17.130 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 rise edge)   17.130    17.130 r  
    R16                                               0.000    17.130 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    17.130    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856    17.985 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502    19.487    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    19.575 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           2.009    21.584    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    21.704 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          1.434    23.138    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X28Y75         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.269    23.407 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/Q
                         net (fo=30, routed)          0.421    23.828    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_0_in
    SLICE_X29Y75         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 fall edge)     20.833    20.833 f  
    R16                                               0.000    20.833 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    20.833    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    21.610 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    22.852    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.935 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    24.846    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    24.959 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.327    26.286    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X29Y75         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
                         clock pessimism              0.339    26.624    
                         clock uncertainty           -0.276    26.348    
    SLICE_X29Y75         FDCE (Recov_fdce_C_CLR)     -0.253    26.095    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg
  -------------------------------------------------------------------
                         required time                         26.095    
                         arrival time                         -23.828    
  -------------------------------------------------------------------
                         slack                                  2.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.482ns  (arrival time - required time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iclk1x3  {rise@2.315ns fall@9.722ns period=14.815ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
                            (removal check against rising-edge clock iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -3.704ns  (iclk3 fall@57.870ns - iclk1x3 rise@61.574ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (37.996%)  route 0.163ns (62.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 60.821 - 57.870 ) 
    Source Clock Delay      (SCD):    2.470ns = ( 64.044 - 61.574 ) 
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk1x3 rise edge)   61.574    61.574 r  
    R16                                               0.000    61.574 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    61.574    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358    61.932 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701    62.632    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050    62.682 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT2
                         net (fo=1, routed)           0.771    63.453    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ipclk1x_pre
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    63.479 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk1x_i/O
                         net (fo=58, routed)          0.565    64.044    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/CLK
    SLICE_X28Y75         FDRE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.100    64.144 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/iclk_r_reg[0]/Q
                         net (fo=30, routed)          0.163    64.307    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/p_0_in
    SLICE_X29Y75         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 fall edge)     57.870    57.870 f  
    R16                                               0.000    57.870 f  sns4_clkp (IN)
                         net (fo=0)                   0.000    57.870    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427    58.297 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840    59.136    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    59.189 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840    60.029    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030    60.059 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.762    60.821    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg_0
    SLICE_X29Y75         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg/C  (IS_INVERTED)
                         clock pessimism             -0.211    60.611    
                         clock uncertainty            0.276    60.887    
    SLICE_X29Y75         FDCE (Remov_fdce_C_CLR)     -0.061    60.826    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_r_reg
  -------------------------------------------------------------------
                         required time                        -60.826    
                         arrival time                          64.308    
  -------------------------------------------------------------------
                         slack                                  3.482    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  iclk3
  To Clock:  iclk3

Setup :            0  Failing Endpoints,  Worst Slack       34.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.122ns  (required time - arrival time)
  Source:                 sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (iclk3 rise@39.352ns - iclk3 rise@2.315ns)
  Data Path Delay:        2.593ns  (logic 0.308ns (11.880%)  route 2.285ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 44.943 - 39.352 ) 
    Source Clock Delay      (SCD):    5.961ns = ( 8.276 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)      2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.856     3.170 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.502     4.672    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.760 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           2.009     6.769    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.120     6.889 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.387     8.276    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/pclk_r_reg
    SLICE_X36Y67         FDPE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDPE (Prop_fdpe_C_Q)         0.308     8.584 f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/prst_with_sens_mrst_reg[0]/Q
                         net (fo=111, routed)         2.285    10.868    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/Q[0]
    SLICE_X41Y28         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)     39.352    39.352 r  
    R16                                               0.000    39.352 r  sns4_clkp (IN)
                         net (fo=0)                   0.000    39.352    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.777    40.129 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           1.242    41.370    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.453 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           1.911    43.364    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.113    43.477 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        1.466    44.943    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/den_r_reg
    SLICE_X41Y28         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg/C
                         clock pessimism              0.459    45.402    
                         clock uncertainty           -0.156    45.246    
    SLICE_X41Y28         FDCE (Recov_fdce_C_CLR)     -0.255    44.991    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_histogram_0_i/pulse_cross_clock_hist_done_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         44.991    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                 34.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Destination:            sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg/CLR
                            (removal check against rising-edge clock iclk3  {rise@2.315ns fall@20.833ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (iclk3 rise@2.315ns - iclk3 rise@2.315ns)
  Data Path Delay:        0.412ns  (logic 0.100ns (24.296%)  route 0.312ns (75.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns = ( 5.249 - 2.315 ) 
    Source Clock Delay      (SCD):    2.446ns = ( 4.761 - 2.315 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iclk3 rise edge)      2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.358     2.673 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.701     3.373    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.423 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.771     4.194    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     4.220 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.541     4.761    sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/pclk[0]
    SLICE_X37Y68         FDRE                                         r  sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.100     4.861 f  sync_resets_i/rst_block[4].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=22, routed)          0.312     5.173    sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/rst[0]
    SLICE_X47Y60         FDCE                                         f  sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock iclk3 rise edge)      2.315     2.315 r  
    R16                                               0.000     2.315 r  sns4_clkp (IN)
                         net (fo=0)                   0.000     2.315    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/sns4_clkp
    R16                  IBUFDS (Prop_ibufds_I_O)     0.427     2.741 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/ibufds_ibufgds0_i/IBUFDS_i/O
                         net (fo=1, routed)           0.840     3.581    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.634 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/mmcm_or_pll_i/PLLE2_ADV_i/CLKOUT0
                         net (fo=1, routed)           0.840     4.474    sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/pclk_pre
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.030     4.504 r  sensors393_i/sensor_channel_block[3].sensor_channel_i/sens_103993_i/sens_103993_l3_i/sens_103993_clock_i/clk2x_i__0/O
                         net (fo=1176, routed)        0.745     5.249    sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/CLK
    SLICE_X47Y60         FDCE                                         r  sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg/C
                         clock pessimism             -0.452     4.797    
    SLICE_X47Y60         FDCE (Remov_fdce_C_CLR)     -0.069     4.728    sensors393_i/sensor_channel_block[3].sensor_membuf_i/page_written_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.728    
                         arrival time                           5.173    
  -------------------------------------------------------------------
                         slack                                  0.445    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        5.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/camsync393_i/i_ts_snap_mclk0/in_reg_reg/CLR
                            (recovery check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk rise@10.000ns - sclk rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.439ns (12.985%)  route 2.942ns (87.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.540ns = ( 14.540 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.621     3.319    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1449, routed)        1.639     5.078    timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/camsync_clk
    SLICE_X106Y153       FDRE                                         r  timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y153       FDRE (Prop_fdre_C_Q)         0.282     5.360 r  timing393_i/camsync393_i/level_cross_clocks_en_pclki/level_cross_clock_block[0].level_cross_clocks_sync_i/sync_zer_reg[1]/Q
                         net (fo=3, routed)           0.487     5.847    sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/sync_zer_reg[1]_0[0]
    SLICE_X106Y152       LUT2 (Prop_lut2_I1_O)        0.157     6.004 f  sync_resets_i/rst_block[6].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/in_reg_i_1__119/O
                         net (fo=33, routed)          2.455     8.459    timing393_i/camsync393_i/i_ts_snap_mclk0/regs_reg[4]
    SLICE_X101Y134       FDCE                                         f  timing393_i/camsync393_i/i_ts_snap_mclk0/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476    11.476    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.559 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           1.538    13.097    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.113    13.210 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1449, routed)        1.330    14.540    timing393_i/camsync393_i/i_ts_snap_mclk0/camsync_clk
    SLICE_X101Y134       FDCE                                         r  timing393_i/camsync393_i/i_ts_snap_mclk0/in_reg_reg/C
                         clock pessimism              0.239    14.779    
                         clock uncertainty           -0.075    14.704    
    SLICE_X101Y134       FDCE (Recov_fdce_C_CLR)     -0.255    14.449    timing393_i/camsync393_i/i_ts_snap_mclk0/in_reg_reg
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  5.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/CLR
                            (removal check against rising-edge clock sclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.091ns (28.526%)  route 0.228ns (71.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.231    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1449, routed)        0.637     1.894    sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/camsync_clk
    SLICE_X105Y175       FDRE                                         r  sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y175       FDRE (Prop_fdre_C_Q)         0.091     1.985 f  sync_resets_i/rst_block[7].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=3, routed)           0.228     2.213    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/rst[0]
    SLICE_X104Y175       FDCE                                         f  timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT3
                         net (fo=1, routed)           0.643     1.512    clocks393_i/sync_clk_i/sync_clk_pre
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/sync_clk_i/clk1x_i/O
                         net (fo=1449, routed)        0.861     2.403    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/camsync_clk
    SLICE_X104Y175       FDCE                                         r  timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg/C
                         clock pessimism             -0.498     1.905    
    SLICE_X104Y175       FDCE (Remov_fdce_C_CLR)     -0.088     1.817    timing393_i/timestamp_snapshot_logger_i/snap_tclk_i/busy_r_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usrclk2
  To Clock:  usrclk2

Setup :            0  Failing Endpoints,  Worst Slack        4.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (usrclk2 rise@13.333ns - usrclk2 rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 0.375ns (4.721%)  route 7.568ns (95.279%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 16.371 - 13.333 ) 
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X65Y49         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.941     1.941    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     2.061 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.404     3.465    sata_top/ahci_sata_layers_i/phy/rxdata_reg[0]__0
    SLICE_X77Y50         FDCE                                         r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y50         FDCE (Prop_fdce_C_Q)         0.269     3.734 r  sata_top/ahci_sata_layers_i/phy/sata_reset_done_r_reg[1]/Q
                         net (fo=8, routed)           0.467     4.201    sata_top/ahci_sata_layers_i/phy/sata_reset_done
    SLICE_X77Y50         LUT3 (Prop_lut3_I2_O)        0.053     4.254 f  sata_top/ahci_sata_layers_i/phy/was_rst_i_1/O
                         net (fo=278, routed)         6.261    10.515    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/sata_reset_done_r_reg[0]
    SLICE_X43Y136        LUT2 (Prop_lut2_I1_O)        0.053    10.568 f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/dout_vld_r[1]_i_1/O
                         net (fo=15, routed)          0.840    11.408    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/abort_busy_mclk_reg
    SLICE_X39Y138        FDCE                                         f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)   13.333    13.333 r  
    SLICE_X65Y49         FDRE                         0.000    13.333 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.654    14.987    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    15.100 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        1.271    16.371    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/usrclk2_r_reg
    SLICE_X39Y138        FDCE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg/C
                         clock pessimism              0.294    16.665    
                         clock uncertainty           -0.035    16.630    
    SLICE_X39Y138        FDCE (Recov_fdce_C_CLR)     -0.255    16.375    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/done_flush_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         16.375    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  4.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
                            (rising edge-triggered cell FDRE clocked by usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Destination:            sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg/CLR
                            (removal check against rising-edge clock usrclk2  {rise@0.000ns fall@6.666ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usrclk2 rise@0.000ns - usrclk2 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.128ns (18.619%)  route 0.559ns (81.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X65Y49         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           0.897     0.897    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.923 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.530     1.453    sata_top/ahci_top_i/ahci_dma_i/usrclk2_r_reg
    SLICE_X45Y138        FDRE                                         r  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y138        FDRE (Prop_fdre_C_Q)         0.100     1.553 f  sata_top/ahci_top_i/ahci_dma_i/abort_busy_mclk_reg/Q
                         net (fo=18, routed)          0.240     1.793    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/abort_busy_mclk_reg
    SLICE_X43Y136        LUT2 (Prop_lut2_I0_O)        0.028     1.821 f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_rd_fifo_i/ahci_dma_rd_stuff_i/dout_vld_r[1]_i_1/O
                         net (fo=15, routed)          0.320     2.140    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/SR[0]
    SLICE_X40Y133        FDCE                                         f  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock usrclk2 rise edge)    0.000     0.000 r  
    SLICE_X65Y49         FDRE                         0.000     0.000 r  sata_top/ahci_sata_layers_i/phy/usrclk2_r_reg/Q
                         net (fo=2, routed)           1.050     1.050    sata_top/ahci_sata_layers_i/phy/bufg_sclk/usrclk2_r
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.080 r  sata_top/ahci_sata_layers_i/phy/bufg_sclk/clk1x_i/O
                         net (fo=2023, routed)        0.732     1.812    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/usrclk2_r_reg
    SLICE_X40Y133        FDCE                                         r  sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg/C
                         clock pessimism             -0.330     1.482    
    SLICE_X40Y133        FDCE (Remov_fdce_C_CLR)     -0.069     1.413    sata_top/ahci_top_i/ahci_dma_i/ahci_dma_wr_fifo_i/init_confirm_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.727    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xclk
  To Clock:  xclk

Setup :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/cmprs_en_xclk_jp_reg/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/flush_clk_i/in_reg_reg/CLR
                            (recovery check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (xclk rise@4.167ns - xclk rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.322ns (12.395%)  route 2.276ns (87.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 8.714 - 4.167 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.610     1.610    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.698 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.621     3.319    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     3.439 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.653     5.092    compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/xclk
    SLICE_X103Y44        FDRE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/cmprs_en_xclk_jp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDRE (Prop_fdre_C_Q)         0.269     5.361 r  compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/cmprs_en_xclk_jp_reg/Q
                         net (fo=122, routed)         0.575     5.936    compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/frame_en_jp
    SLICE_X98Y40         LUT1 (Prop_lut1_I0_O)        0.053     5.989 f  compressor393_i/cmprs_channel_block[2].jp_channel_i/cmprs_cmd_decode_i/mb_first_in_row_i_1__1/O
                         net (fo=275, routed)         1.701     7.690    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/flush_clk_i/clear
    SLICE_X102Y72        FDCE                                         f  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/flush_clk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       4.167     4.167 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     4.167 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         1.476     5.643    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.726 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           1.538     7.264    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.377 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       1.337     8.714    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/flush_clk_i/xclk
    SLICE_X102Y72        FDCE                                         r  compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/flush_clk_i/in_reg_reg/C
                         clock pessimism              0.239     8.953    
                         clock uncertainty           -0.067     8.885    
    SLICE_X102Y72        FDCE (Recov_fdce_C_CLR)     -0.192     8.693    compressor393_i/cmprs_channel_block[2].jp_channel_i/huffman_stuffer_meta_i/huffman_snglclk_i/flush_clk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                          8.693    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  1.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            compressor393_i/cmprs_channel_block[0].jp_channel_i/stuffer_done_mclk_i/in_reg_reg/CLR
                            (removal check against rising-edge clock xclk  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xclk rise@0.000ns - xclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.100ns (27.659%)  route 0.262ns (72.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.604     0.604    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.654 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.577     1.231    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.257 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.550     1.807    sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/CLK
    SLICE_X79Y57         FDRE                                         r  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y57         FDRE (Prop_fdre_C_Q)         0.100     1.907 f  sync_resets_i/rst_block[5].level_cross_clocks_rst_i/level_cross_clock_block[0].level_cross_clocks_single_i/regs_reg[4]/Q
                         net (fo=116, routed)         0.262     2.169    compressor393_i/cmprs_channel_block[0].jp_channel_i/stuffer_done_mclk_i/Q[0]
    SLICE_X75Y53         FDCE                                         f  compressor393_i/cmprs_channel_block[0].jp_channel_i/stuffer_done_mclk_i/in_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clocks393_i/bufg_axi_aclk_i/O
                         net (fo=738, routed)         0.816     0.816    clocks393_i/pll_base_i/axi_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.869 r  clocks393_i/pll_base_i/PLLE2_ADV_i/CLKOUT1
                         net (fo=1, routed)           0.643     1.512    clocks393_i/xclk_i/xclk_pre
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.542 r  clocks393_i/xclk_i/clk1x_i/O
                         net (fo=13491, routed)       0.751     2.293    compressor393_i/cmprs_channel_block[0].jp_channel_i/stuffer_done_mclk_i/xclk
    SLICE_X75Y53         FDCE                                         r  compressor393_i/cmprs_channel_block[0].jp_channel_i/stuffer_done_mclk_i/in_reg_reg/C
                         clock pessimism             -0.453     1.840    
    SLICE_X75Y53         FDCE (Remov_fdce_C_CLR)     -0.069     1.771    compressor393_i/cmprs_channel_block[0].jp_channel_i/stuffer_done_mclk_i/in_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.398    





