# Clock Divider
A clock divider is a circuit that takes an input signal of a frequency fin and generates an output signal of a frequency fout, where 
fout = fin / n and ''n'' is an integer
## Block Interface:
![image](https://user-images.githubusercontent.com/82395215/183298022-76c4e6f2-a55a-413e-8ab2-5d1af8420b73.png)
## Expected Wave Forms:
![image](https://user-images.githubusercontent.com/82395215/183298041-34b350f1-ef75-4dd8-aff6-e82fa9eb2d83.png)
## Simulation Wave Forms:
### Divided by 4:
![image](https://user-images.githubusercontent.com/82395215/183298244-0c5f2547-d570-44f3-a6bb-73c53c85db9c.png)
### Divided by 5:
![image](https://user-images.githubusercontent.com/82395215/183298289-ecb0a609-a41e-4921-b06c-48676e8cf962.png)
