//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_relu_9 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_relu_9
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_relu_9
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_relu_9(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_7
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<78>;
	.reg .b32 	%r<381>;
	.reg .f32 	%f<109>;
	.reg .b64 	%rd<52>;
	.loc	1 19 0                          // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_0];
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_1];
$L__tmp0:
	.loc	1 22 28                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:22:33
	shl.b32 	%r95, %r1, 6;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_2];
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_3];
	.loc	1 23 44                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:44
	mov.u32 	%r96, %tid.x;
	shl.b32 	%r97, %r96, 2;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_4];
	and.b32  	%r98, %r97, 60;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training_relu_9_param_5];
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r99, %r95, %r98;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p5, %r99, 1280;
	.loc	1 25 28                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:25:33
	shl.b32 	%r100, %r2, 6;
	.loc	1 26 44                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:26:44
	shr.u32 	%r101, %r96, 4;
	bfe.u32 	%r102, %r96, 4, 4;
	.loc	1 26 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:26:23
	or.b32  	%r103, %r100, %r102;
	or.b32  	%r104, %r103, 16;
	or.b32  	%r105, %r103, 32;
	or.b32  	%r106, %r103, 48;
	.loc	1 27 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:27:21
	setp.lt.s32 	%p41, %r103, 961;
	setp.lt.s32 	%p42, %r104, 961;
	setp.lt.s32 	%p43, %r105, 961;
	setp.lt.s32 	%p44, %r106, 961;
	.loc	1 30 19                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:30:19
	mul.hi.s32 	%r108, %r99, 1717986919;
	shr.u32 	%r109, %r108, 31;
	shr.s32 	%r110, %r108, 7;
	add.s32 	%r111, %r110, %r109;
	.loc	1 29 19                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:29:19
	mul.lo.s32 	%r112, %r111, 320;
	sub.s32 	%r113, %r99, %r112;
	.loc	1 31 35                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:35
	mad.lo.s32 	%r114, %r111, 307520, %r113;
	.loc	1 31 44                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:44
	mad.lo.s32 	%r115, %r103, 320, %r114;
	add.s32 	%r116, %r115, 5120;
	add.s32 	%r117, %r115, 10240;
	add.s32 	%r118, %r115, 15360;
	.loc	1 31 30                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:30
	mul.wide.s32 	%rd31, %r115, 4;
	add.s64 	%rd1, %rd25, %rd31;
	mul.wide.s32 	%rd32, %r116, 4;
	add.s64 	%rd2, %rd25, %rd32;
	mul.wide.s32 	%rd33, %r117, 4;
	add.s64 	%rd3, %rd25, %rd33;
	mul.wide.s32 	%rd34, %r118, 4;
	add.s64 	%rd4, %rd25, %rd34;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p1, %p5, %p41;
	and.pred  	%p2, %p42, %p5;
	and.pred  	%p3, %p43, %p5;
	and.pred  	%p4, %p44, %p5;
	.loc	1 31 56                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:56
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p4 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 32 30                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:32:30
	mul.wide.s32 	%rd35, %r113, 4;
	add.s64 	%rd5, %rd26, %rd35;
	.loc	1 32 35                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:32:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:33:30
	add.s64 	%rd6, %rd27, %rd35;
	.loc	1 33 35                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:33:35
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r23;
	mov.b32 	%f2, %r24;
	mov.b32 	%f3, %r25;
	mov.b32 	%f4, %r26;
	.loc	1 34 31                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:34:31
	add.s64 	%rd7, %rd28, %rd35;
	.loc	1 34 36                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:34:36
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 35 31                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:35:31
	add.s64 	%rd8, %rd29, %rd35;
	.loc	1 35 36                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:35:36
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 38 18                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:38:18
	add.f32 	%f5, %f1, 0f3A83126F;
	add.f32 	%f6, %f2, 0f3A83126F;
	add.f32 	%f7, %f3, 0f3A83126F;
	add.f32 	%f8, %f4, 0f3A83126F;
	.loc	1 39 26                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:39:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 26 44                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:26:44
	and.b32  	%r119, %r96, 63;
	.loc	1 26 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:26:23
	or.b32  	%r120, %r100, %r119;
	.loc	1 27 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:27:21
	setp.lt.s32 	%p45, %r120, 961;
	.loc	1 23 44                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:44
	bfe.u32 	%r121, %r96, 6, 2;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r122, %r121, %r95;
	or.b32  	%r123, %r122, 60;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p46, %r123, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p40, %p46, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r124, %r122, 56;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p47, %r124, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p39, %p47, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r125, %r122, 52;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p48, %r125, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p38, %p48, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r126, %r122, 48;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p49, %r126, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p37, %p49, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r127, %r122, 44;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p50, %r127, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p36, %p50, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r128, %r122, 40;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p51, %r128, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p35, %p51, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r129, %r122, 36;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p52, %r129, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p34, %p52, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r130, %r122, 32;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p53, %r130, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p33, %p53, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r131, %r122, 28;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p54, %r131, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p32, %p54, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r132, %r122, 24;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p55, %r132, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p31, %p55, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r133, %r122, 20;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p56, %r133, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p30, %p56, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r134, %r122, 16;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p57, %r134, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p29, %p57, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r135, %r122, 12;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p58, %r135, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p28, %p58, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r136, %r122, 8;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p59, %r136, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p27, %p59, %p45;
	.loc	1 23 23                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:23:23
	or.b32  	%r137, %r122, 4;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p60, %r137, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p26, %p60, %p45;
	.loc	1 24 21                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:24:21
	setp.lt.s32 	%p61, %r122, 1280;
	.loc	1 31 64                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:64
	and.pred  	%p25, %p61, %p45;
	.loc	1 30 19                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:30:19
	mul.hi.s32 	%r139, %r123, 1717986919;
	shr.u32 	%r140, %r139, 31;
	shr.s32 	%r141, %r139, 7;
	add.s32 	%r142, %r141, %r140;
	mul.hi.s32 	%r144, %r124, 1717986919;
	shr.u32 	%r145, %r144, 31;
	shr.s32 	%r146, %r144, 7;
	add.s32 	%r147, %r146, %r145;
	mul.hi.s32 	%r149, %r125, 1717986919;
	shr.u32 	%r150, %r149, 31;
	shr.s32 	%r151, %r149, 7;
	add.s32 	%r152, %r151, %r150;
	mul.hi.s32 	%r154, %r126, 1717986919;
	shr.u32 	%r155, %r154, 31;
	shr.s32 	%r156, %r154, 7;
	add.s32 	%r157, %r156, %r155;
	mul.hi.s32 	%r159, %r127, 1717986919;
	shr.u32 	%r160, %r159, 31;
	shr.s32 	%r161, %r159, 7;
	add.s32 	%r162, %r161, %r160;
	mul.hi.s32 	%r164, %r128, 1717986919;
	shr.u32 	%r165, %r164, 31;
	shr.s32 	%r166, %r164, 7;
	add.s32 	%r167, %r166, %r165;
	mul.hi.s32 	%r169, %r129, 1717986919;
	shr.u32 	%r170, %r169, 31;
	shr.s32 	%r171, %r169, 7;
	add.s32 	%r172, %r171, %r170;
	mul.hi.s32 	%r174, %r130, 1717986919;
	shr.u32 	%r175, %r174, 31;
	shr.s32 	%r176, %r174, 7;
	add.s32 	%r177, %r176, %r175;
	mul.hi.s32 	%r179, %r131, 1717986919;
	shr.u32 	%r180, %r179, 31;
	shr.s32 	%r181, %r179, 7;
	add.s32 	%r182, %r181, %r180;
	mul.hi.s32 	%r184, %r132, 1717986919;
	shr.u32 	%r185, %r184, 31;
	shr.s32 	%r186, %r184, 7;
	add.s32 	%r187, %r186, %r185;
	mul.hi.s32 	%r189, %r133, 1717986919;
	shr.u32 	%r190, %r189, 31;
	shr.s32 	%r191, %r189, 7;
	add.s32 	%r192, %r191, %r190;
	mul.hi.s32 	%r194, %r134, 1717986919;
	shr.u32 	%r195, %r194, 31;
	shr.s32 	%r196, %r194, 7;
	add.s32 	%r197, %r196, %r195;
	mul.hi.s32 	%r199, %r135, 1717986919;
	shr.u32 	%r200, %r199, 31;
	shr.s32 	%r201, %r199, 7;
	add.s32 	%r202, %r201, %r200;
	mul.hi.s32 	%r204, %r136, 1717986919;
	shr.u32 	%r205, %r204, 31;
	shr.s32 	%r206, %r204, 7;
	add.s32 	%r207, %r206, %r205;
	mul.hi.s32 	%r209, %r137, 1717986919;
	shr.u32 	%r210, %r209, 31;
	shr.s32 	%r211, %r209, 7;
	add.s32 	%r212, %r211, %r210;
	mul.hi.s32 	%r214, %r122, 1717986919;
	shr.u32 	%r215, %r214, 31;
	shr.s32 	%r216, %r214, 7;
	add.s32 	%r217, %r216, %r215;
	.loc	1 29 19                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:29:19
	mul.lo.s32 	%r218, %r142, 320;
	sub.s32 	%r219, %r123, %r218;
	mul.lo.s32 	%r220, %r147, 320;
	sub.s32 	%r221, %r124, %r220;
	mul.lo.s32 	%r222, %r152, 320;
	sub.s32 	%r223, %r125, %r222;
	mul.lo.s32 	%r224, %r157, 320;
	sub.s32 	%r225, %r126, %r224;
	mul.lo.s32 	%r226, %r162, 320;
	sub.s32 	%r227, %r127, %r226;
	mul.lo.s32 	%r228, %r167, 320;
	sub.s32 	%r229, %r128, %r228;
	mul.lo.s32 	%r230, %r172, 320;
	sub.s32 	%r231, %r129, %r230;
	mul.lo.s32 	%r232, %r177, 320;
	sub.s32 	%r233, %r130, %r232;
	mul.lo.s32 	%r234, %r182, 320;
	sub.s32 	%r235, %r131, %r234;
	mul.lo.s32 	%r236, %r187, 320;
	sub.s32 	%r237, %r132, %r236;
	mul.lo.s32 	%r238, %r192, 320;
	sub.s32 	%r239, %r133, %r238;
	mul.lo.s32 	%r240, %r197, 320;
	sub.s32 	%r241, %r134, %r240;
	mul.lo.s32 	%r242, %r202, 320;
	sub.s32 	%r243, %r135, %r242;
	mul.lo.s32 	%r244, %r207, 320;
	sub.s32 	%r245, %r136, %r244;
	mul.lo.s32 	%r246, %r212, 320;
	sub.s32 	%r247, %r137, %r246;
	mul.lo.s32 	%r248, %r217, 320;
	sub.s32 	%r249, %r122, %r248;
	.loc	1 41 18                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:41:18
	mov.b32 	%r37, %f9;
	mov.b32 	%r36, 1065353216;
	// begin inline asm
	div.full.f32 %r35, %r36, %r37;
	// end inline asm
	mov.b32 	%f13, %r35;
	mov.b32 	%r40, %f10;
	// begin inline asm
	div.full.f32 %r38, %r36, %r40;
	// end inline asm
	mov.b32 	%f14, %r38;
	mov.b32 	%r43, %f11;
	// begin inline asm
	div.full.f32 %r41, %r36, %r43;
	// end inline asm
	mov.b32 	%f15, %r41;
	mov.b32 	%r46, %f12;
	// begin inline asm
	div.full.f32 %r44, %r36, %r46;
	// end inline asm
	mov.b32 	%f16, %r44;
	.loc	1 32 35                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:32:35
	mov.b32 	%f17, %r22;
	mov.b32 	%f18, %r21;
	mov.b32 	%f19, %r20;
	mov.b32 	%f20, %r19;
	.loc	1 31 56                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:31:56
	mov.b32 	%f21, %r18;
	mov.b32 	%f22, %r17;
	mov.b32 	%f23, %r16;
	mov.b32 	%f24, %r15;
	mov.b32 	%f25, %r14;
	mov.b32 	%f26, %r13;
	mov.b32 	%f27, %r12;
	mov.b32 	%f28, %r11;
	mov.b32 	%f29, %r10;
	mov.b32 	%f30, %r9;
	mov.b32 	%f31, %r8;
	mov.b32 	%f32, %r7;
	mov.b32 	%f33, %r6;
	mov.b32 	%f34, %r5;
	mov.b32 	%f35, %r4;
	mov.b32 	%f36, %r3;
	.loc	1 36 18                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:36:18
	sub.f32 	%f37, %f36, %f20;
	sub.f32 	%f38, %f35, %f19;
	sub.f32 	%f39, %f34, %f18;
	sub.f32 	%f40, %f33, %f17;
	sub.f32 	%f41, %f32, %f20;
	sub.f32 	%f42, %f31, %f19;
	sub.f32 	%f43, %f30, %f18;
	sub.f32 	%f44, %f29, %f17;
	sub.f32 	%f45, %f28, %f20;
	sub.f32 	%f46, %f27, %f19;
	sub.f32 	%f47, %f26, %f18;
	sub.f32 	%f48, %f25, %f17;
	sub.f32 	%f49, %f24, %f20;
	sub.f32 	%f50, %f23, %f19;
	sub.f32 	%f51, %f22, %f18;
	sub.f32 	%f52, %f21, %f17;
	.loc	1 35 36                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:35:36
	mov.b32 	%f53, %r34;
	mov.b32 	%f54, %r33;
	mov.b32 	%f55, %r32;
	mov.b32 	%f56, %r31;
	.loc	1 34 36                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:34:36
	mov.b32 	%f57, %r30;
	mov.b32 	%f58, %r29;
	mov.b32 	%f59, %r28;
	mov.b32 	%f60, %r27;
	.loc	1 44 19                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:44:19
	mul.f32 	%f61, %f52, %f16;
	mul.f32 	%f62, %f51, %f15;
	mul.f32 	%f63, %f50, %f14;
	mul.f32 	%f64, %f49, %f13;
	mul.f32 	%f65, %f48, %f16;
	mul.f32 	%f66, %f47, %f15;
	mul.f32 	%f67, %f46, %f14;
	mul.f32 	%f68, %f45, %f13;
	mul.f32 	%f69, %f44, %f16;
	mul.f32 	%f70, %f43, %f15;
	mul.f32 	%f71, %f42, %f14;
	mul.f32 	%f72, %f41, %f13;
	mul.f32 	%f73, %f40, %f16;
	mul.f32 	%f74, %f39, %f15;
	mul.f32 	%f75, %f38, %f14;
	mul.f32 	%f76, %f37, %f13;
	.loc	1 46 20                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:46:20
	fma.rn.f32 	%f77, %f76, %f60, %f56;
	fma.rn.f32 	%f78, %f75, %f59, %f55;
	fma.rn.f32 	%f79, %f74, %f58, %f54;
	fma.rn.f32 	%f80, %f73, %f57, %f53;
	fma.rn.f32 	%f81, %f72, %f60, %f56;
	fma.rn.f32 	%f82, %f71, %f59, %f55;
	fma.rn.f32 	%f83, %f70, %f58, %f54;
	fma.rn.f32 	%f84, %f69, %f57, %f53;
	fma.rn.f32 	%f85, %f68, %f60, %f56;
	fma.rn.f32 	%f86, %f67, %f59, %f55;
	fma.rn.f32 	%f87, %f66, %f58, %f54;
	fma.rn.f32 	%f88, %f65, %f57, %f53;
	fma.rn.f32 	%f89, %f64, %f60, %f56;
	fma.rn.f32 	%f90, %f63, %f59, %f55;
	fma.rn.f32 	%f91, %f62, %f58, %f54;
	fma.rn.f32 	%f92, %f61, %f57, %f53;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p62, %f92, 0f00000000;
	setp.lt.f32 	%p63, %f91, 0f00000000;
	setp.lt.f32 	%p64, %f90, 0f00000000;
	setp.lt.f32 	%p65, %f89, 0f00000000;
	setp.lt.f32 	%p66, %f88, 0f00000000;
	setp.lt.f32 	%p67, %f87, 0f00000000;
	setp.lt.f32 	%p68, %f86, 0f00000000;
	setp.lt.f32 	%p69, %f85, 0f00000000;
	setp.lt.f32 	%p70, %f84, 0f00000000;
	setp.lt.f32 	%p71, %f83, 0f00000000;
	setp.lt.f32 	%p72, %f82, 0f00000000;
	setp.lt.f32 	%p73, %f81, 0f00000000;
	setp.lt.f32 	%p74, %f80, 0f00000000;
	setp.lt.f32 	%p75, %f79, 0f00000000;
	setp.lt.f32 	%p76, %f78, 0f00000000;
	setp.lt.f32 	%p77, %f77, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f93, 0f00000000, %f77, %p77;
	selp.f32 	%f94, 0f00000000, %f78, %p76;
	selp.f32 	%f95, 0f00000000, %f79, %p75;
	selp.f32 	%f96, 0f00000000, %f80, %p74;
	selp.f32 	%f97, 0f00000000, %f81, %p73;
	selp.f32 	%f98, 0f00000000, %f82, %p72;
	selp.f32 	%f99, 0f00000000, %f83, %p71;
	selp.f32 	%f100, 0f00000000, %f84, %p70;
	selp.f32 	%f101, 0f00000000, %f85, %p69;
	selp.f32 	%f102, 0f00000000, %f86, %p68;
	selp.f32 	%f103, 0f00000000, %f87, %p67;
	selp.f32 	%f104, 0f00000000, %f88, %p66;
	selp.f32 	%f105, 0f00000000, %f89, %p65;
	selp.f32 	%f106, 0f00000000, %f90, %p64;
	selp.f32 	%f107, 0f00000000, %f91, %p63;
	selp.f32 	%f108, 0f00000000, %f92, %p62;
$L__tmp2:
	.loc	1 49 30                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:49:30
	mad.lo.s32 	%r250, %r249, 961, %r120;
	mad.lo.s32 	%r251, %r247, 961, %r120;
	mad.lo.s32 	%r252, %r245, 961, %r120;
	mad.lo.s32 	%r253, %r243, 961, %r120;
	mad.lo.s32 	%r254, %r241, 961, %r120;
	mad.lo.s32 	%r255, %r239, 961, %r120;
	mad.lo.s32 	%r256, %r237, 961, %r120;
	mad.lo.s32 	%r257, %r235, 961, %r120;
	mad.lo.s32 	%r258, %r233, 961, %r120;
	mad.lo.s32 	%r259, %r231, 961, %r120;
	mad.lo.s32 	%r260, %r229, 961, %r120;
	mad.lo.s32 	%r261, %r227, 961, %r120;
	mad.lo.s32 	%r262, %r225, 961, %r120;
	mad.lo.s32 	%r263, %r223, 961, %r120;
	mad.lo.s32 	%r264, %r221, 961, %r120;
	mad.lo.s32 	%r265, %r219, 961, %r120;
	.loc	1 49 39                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:49:39
	mad.lo.s32 	%r266, %r217, 1998880, %r250;
	mad.lo.s32 	%r267, %r212, 1998880, %r251;
	mad.lo.s32 	%r268, %r207, 1998880, %r252;
	mad.lo.s32 	%r269, %r202, 1998880, %r253;
	mad.lo.s32 	%r270, %r197, 1998880, %r254;
	mad.lo.s32 	%r271, %r192, 1998880, %r255;
	mad.lo.s32 	%r272, %r187, 1998880, %r256;
	mad.lo.s32 	%r273, %r182, 1998880, %r257;
	mad.lo.s32 	%r274, %r177, 1998880, %r258;
	mad.lo.s32 	%r275, %r172, 1998880, %r259;
	mad.lo.s32 	%r276, %r167, 1998880, %r260;
	mad.lo.s32 	%r277, %r162, 1998880, %r261;
	mad.lo.s32 	%r278, %r157, 1998880, %r262;
	mad.lo.s32 	%r279, %r152, 1998880, %r263;
	mad.lo.s32 	%r280, %r147, 1998880, %r264;
	mad.lo.s32 	%r281, %r142, 1998880, %r265;
	.loc	1 49 25                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:49:25
	mul.wide.s32 	%rd36, %r266, 4;
	add.s64 	%rd9, %rd30, %rd36;
	mul.wide.s32 	%rd37, %r267, 4;
	add.s64 	%rd10, %rd30, %rd37;
	mul.wide.s32 	%rd38, %r268, 4;
	add.s64 	%rd11, %rd30, %rd38;
	mul.wide.s32 	%rd39, %r269, 4;
	add.s64 	%rd12, %rd30, %rd39;
	mul.wide.s32 	%rd40, %r270, 4;
	add.s64 	%rd13, %rd30, %rd40;
	mul.wide.s32 	%rd41, %r271, 4;
	add.s64 	%rd14, %rd30, %rd41;
	mul.wide.s32 	%rd42, %r272, 4;
	add.s64 	%rd15, %rd30, %rd42;
	mul.wide.s32 	%rd43, %r273, 4;
	add.s64 	%rd16, %rd30, %rd43;
	mul.wide.s32 	%rd44, %r274, 4;
	add.s64 	%rd17, %rd30, %rd44;
	mul.wide.s32 	%rd45, %r275, 4;
	add.s64 	%rd18, %rd30, %rd45;
	mul.wide.s32 	%rd46, %r276, 4;
	add.s64 	%rd19, %rd30, %rd46;
	mul.wide.s32 	%rd47, %r277, 4;
	add.s64 	%rd20, %rd30, %rd47;
	mul.wide.s32 	%rd48, %r278, 4;
	add.s64 	%rd21, %rd30, %rd48;
	mul.wide.s32 	%rd49, %r279, 4;
	add.s64 	%rd22, %rd30, %rd49;
	mul.wide.s32 	%rd50, %r280, 4;
	add.s64 	%rd23, %rd30, %rd50;
	mul.wide.s32 	%rd51, %r281, 4;
	add.s64 	%rd24, %rd30, %rd51;
	.loc	1 49 59                         // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:49:59
	shl.b32 	%r282, %r96, 8;
	and.b32  	%r283, %r282, 3840;
	or.b32  	%r284, %r283, %r102;
	and.b32  	%r285, %r96, 255;
	shr.u32 	%r286, %r283, 4;
	mov.u32 	%r287, global_smem;
	add.s32 	%r288, %r287, %r286;
	shl.b32 	%r289, %r284, 2;
	add.s32 	%r47, %r288, %r289;
	mov.b32 	%r48, %f93;
	mov.pred 	%p9, -1;
	// begin inline asm
	@%p9 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	or.b32  	%r290, %r283, 64;
	shr.u32 	%r291, %r290, 4;
	add.s32 	%r292, %r287, %r291;
	add.s32 	%r293, %r292, %r289;
	add.s32 	%r49, %r293, 256;
	mov.b32 	%r50, %f94;
	// begin inline asm
	@%p9 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	or.b32  	%r294, %r283, 128;
	shr.u32 	%r295, %r294, 4;
	add.s32 	%r296, %r287, %r295;
	add.s32 	%r297, %r296, %r289;
	add.s32 	%r51, %r297, 512;
	mov.b32 	%r52, %f95;
	// begin inline asm
	@%p9 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	or.b32  	%r298, %r283, 192;
	shr.u32 	%r299, %r298, 4;
	add.s32 	%r300, %r287, %r299;
	add.s32 	%r301, %r300, %r289;
	add.s32 	%r53, %r301, 768;
	mov.b32 	%r54, %f96;
	// begin inline asm
	@%p9 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	add.s32 	%r55, %r47, 64;
	mov.b32 	%r56, %f97;
	// begin inline asm
	@%p9 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	add.s32 	%r57, %r293, 320;
	mov.b32 	%r58, %f98;
	// begin inline asm
	@%p9 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	add.s32 	%r59, %r297, 576;
	mov.b32 	%r60, %f99;
	// begin inline asm
	@%p9 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	add.s32 	%r61, %r301, 832;
	mov.b32 	%r62, %f100;
	// begin inline asm
	@%p9 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	add.s32 	%r63, %r47, 128;
	mov.b32 	%r64, %f101;
	// begin inline asm
	@%p9 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	add.s32 	%r65, %r293, 384;
	mov.b32 	%r66, %f102;
	// begin inline asm
	@%p9 st.shared.b32 [ %r65 + 0 ], %r66;
	// end inline asm
	add.s32 	%r67, %r297, 640;
	mov.b32 	%r68, %f103;
	// begin inline asm
	@%p9 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	add.s32 	%r69, %r301, 896;
	mov.b32 	%r70, %f104;
	// begin inline asm
	@%p9 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	add.s32 	%r71, %r47, 192;
	mov.b32 	%r72, %f105;
	// begin inline asm
	@%p9 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	add.s32 	%r73, %r293, 448;
	mov.b32 	%r74, %f106;
	// begin inline asm
	@%p9 st.shared.b32 [ %r73 + 0 ], %r74;
	// end inline asm
	add.s32 	%r75, %r297, 704;
	mov.b32 	%r76, %f107;
	// begin inline asm
	@%p9 st.shared.b32 [ %r75 + 0 ], %r76;
	// end inline asm
	add.s32 	%r77, %r301, 960;
	mov.b32 	%r78, %f108;
	// begin inline asm
	@%p9 st.shared.b32 [ %r77 + 0 ], %r78;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r302, %r101, 12;
	add.s32 	%r303, %r287, %r302;
	shl.b32 	%r304, %r285, 2;
	add.s32 	%r305, %r303, %r304;
	ld.shared.u32 	%r79, [%r305];
	or.b32  	%r306, %r285, 256;
	shr.u32 	%r307, %r306, 4;
	and.b32  	%r308, %r307, 28;
	add.s32 	%r309, %r287, %r308;
	add.s32 	%r310, %r309, %r304;
	ld.shared.u32 	%r80, [%r310+1024];
	or.b32  	%r311, %r285, 512;
	shr.u32 	%r312, %r311, 4;
	and.b32  	%r313, %r312, 44;
	add.s32 	%r314, %r287, %r313;
	add.s32 	%r315, %r314, %r304;
	ld.shared.u32 	%r81, [%r315+2048];
	or.b32  	%r316, %r285, 768;
	shr.u32 	%r317, %r316, 4;
	and.b32  	%r318, %r317, 60;
	add.s32 	%r319, %r287, %r318;
	add.s32 	%r320, %r319, %r304;
	ld.shared.u32 	%r82, [%r320+3072];
	or.b32  	%r321, %r285, 1024;
	shr.u32 	%r322, %r321, 4;
	and.b32  	%r323, %r322, 76;
	add.s32 	%r324, %r287, %r323;
	add.s32 	%r325, %r324, %r304;
	ld.shared.u32 	%r83, [%r325+4096];
	or.b32  	%r326, %r285, 1280;
	shr.u32 	%r327, %r326, 4;
	and.b32  	%r328, %r327, 92;
	add.s32 	%r329, %r287, %r328;
	add.s32 	%r330, %r329, %r304;
	ld.shared.u32 	%r84, [%r330+5120];
	or.b32  	%r331, %r285, 1536;
	shr.u32 	%r332, %r331, 4;
	and.b32  	%r333, %r332, 108;
	add.s32 	%r334, %r287, %r333;
	add.s32 	%r335, %r334, %r304;
	ld.shared.u32 	%r85, [%r335+6144];
	or.b32  	%r336, %r285, 1792;
	shr.u32 	%r337, %r336, 4;
	and.b32  	%r338, %r337, 124;
	add.s32 	%r339, %r287, %r338;
	add.s32 	%r340, %r339, %r304;
	ld.shared.u32 	%r86, [%r340+7168];
	or.b32  	%r341, %r285, 2048;
	shr.u32 	%r342, %r341, 4;
	and.b32  	%r343, %r342, 140;
	add.s32 	%r344, %r287, %r343;
	add.s32 	%r345, %r344, %r304;
	ld.shared.u32 	%r87, [%r345+8192];
	or.b32  	%r346, %r285, 2304;
	shr.u32 	%r347, %r346, 4;
	and.b32  	%r348, %r347, 156;
	add.s32 	%r349, %r287, %r348;
	add.s32 	%r350, %r349, %r304;
	ld.shared.u32 	%r88, [%r350+9216];
	or.b32  	%r351, %r285, 2560;
	shr.u32 	%r352, %r351, 4;
	and.b32  	%r353, %r352, 172;
	add.s32 	%r354, %r287, %r353;
	add.s32 	%r355, %r354, %r304;
	ld.shared.u32 	%r89, [%r355+10240];
	or.b32  	%r356, %r285, 2816;
	shr.u32 	%r357, %r356, 4;
	and.b32  	%r358, %r357, 188;
	add.s32 	%r359, %r287, %r358;
	add.s32 	%r360, %r359, %r304;
	ld.shared.u32 	%r90, [%r360+11264];
	or.b32  	%r361, %r285, 3072;
	shr.u32 	%r362, %r361, 4;
	and.b32  	%r363, %r362, 204;
	add.s32 	%r364, %r287, %r363;
	add.s32 	%r365, %r364, %r304;
	ld.shared.u32 	%r91, [%r365+12288];
	or.b32  	%r366, %r285, 3328;
	shr.u32 	%r367, %r366, 4;
	and.b32  	%r368, %r367, 220;
	add.s32 	%r369, %r287, %r368;
	add.s32 	%r370, %r369, %r304;
	ld.shared.u32 	%r92, [%r370+13312];
	or.b32  	%r371, %r285, 3584;
	shr.u32 	%r372, %r371, 4;
	and.b32  	%r373, %r372, 236;
	add.s32 	%r374, %r287, %r373;
	add.s32 	%r375, %r374, %r304;
	ld.shared.u32 	%r93, [%r375+14336];
	or.b32  	%r376, %r285, 3840;
	shr.u32 	%r377, %r376, 4;
	and.b32  	%r378, %r377, 252;
	add.s32 	%r379, %r287, %r378;
	add.s32 	%r380, %r379, %r304;
	ld.shared.u32 	%r94, [%r380+15360];
	// begin inline asm
	@%p25 st.global.b32 [ %rd9 + 0 ], { %r79 };
	// end inline asm
	// begin inline asm
	@%p26 st.global.b32 [ %rd10 + 0 ], { %r80 };
	// end inline asm
	// begin inline asm
	@%p27 st.global.b32 [ %rd11 + 0 ], { %r81 };
	// end inline asm
	// begin inline asm
	@%p28 st.global.b32 [ %rd12 + 0 ], { %r82 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd13 + 0 ], { %r83 };
	// end inline asm
	// begin inline asm
	@%p30 st.global.b32 [ %rd14 + 0 ], { %r84 };
	// end inline asm
	// begin inline asm
	@%p31 st.global.b32 [ %rd15 + 0 ], { %r85 };
	// end inline asm
	// begin inline asm
	@%p32 st.global.b32 [ %rd16 + 0 ], { %r86 };
	// end inline asm
	// begin inline asm
	@%p33 st.global.b32 [ %rd17 + 0 ], { %r87 };
	// end inline asm
	// begin inline asm
	@%p34 st.global.b32 [ %rd18 + 0 ], { %r88 };
	// end inline asm
	// begin inline asm
	@%p35 st.global.b32 [ %rd19 + 0 ], { %r89 };
	// end inline asm
	// begin inline asm
	@%p36 st.global.b32 [ %rd20 + 0 ], { %r90 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd21 + 0 ], { %r91 };
	// end inline asm
	// begin inline asm
	@%p38 st.global.b32 [ %rd22 + 0 ], { %r92 };
	// end inline asm
	// begin inline asm
	@%p39 st.global.b32 [ %rd23 + 0 ], { %r93 };
	// end inline asm
	// begin inline asm
	@%p40 st.global.b32 [ %rd24 + 0 ], { %r94 };
	// end inline asm
	.loc	1 49 4                          // cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py:49:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/fk/cfk473ktptjvloyj665x5dm5yjdf72mpssd2ub27s5ywednrfqbs.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 205                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xc6 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 102
.b8 107
.b8 52
.b8 55
.b8 51
.b8 107
.b8 116
.b8 112
.b8 116
.b8 106
.b8 118
.b8 108
.b8 111
.b8 121
.b8 106
.b8 54
.b8 54
.b8 53
.b8 120
.b8 53
.b8 100
.b8 109
.b8 53
.b8 121
.b8 106
.b8 100
.b8 102
.b8 55
.b8 50
.b8 109
.b8 112
.b8 115
.b8 115
.b8 100
.b8 50
.b8 117
.b8 98
.b8 50
.b8 55
.b8 115
.b8 53
.b8 121
.b8 119
.b8 101
.b8 100
.b8 110
.b8 114
.b8 102
.b8 113
.b8 98
.b8 115
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 102
.b8 107
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x3f DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 57
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xa2:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xb7:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 48                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
