

================================================================
== Vivado HLS Report for 'multiply_partB_2'
================================================================
* Date:           Sun Oct  9 17:51:43 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mp3b
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1300603|  3300603|  1300603|  3300603|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                   |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- loop_read        |    10200|    10200|            102|          -|          -|   100|    no    |
        | + loop_read.1     |      100|      100|              1|          -|          -|   100|    no    |
        |- loop_add         |  1270200|  3270200| 12702 ~ 32702 |          -|          -|   100|    no    |
        | + loop_add.1      |    12700|    32700|   127 ~ 327   |          -|          -|   100|    no    |
        |  ++ loop_add.1.1  |      125|      325|     5 ~ 13    |          -|          -|    25|    no    |
        |- loop_write       |    20200|    20200|            202|          -|          -|   100|    no    |
        | + loop_write.1    |      200|      200|              2|          -|          -|   100|    no    |
        +-------------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 19 
5 --> 6 4 
6 --> 7 9 5 
7 --> 8 
8 --> 9 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 13 15 
13 --> 14 
14 --> 15 
15 --> 16 18 
16 --> 17 
17 --> 18 
18 --> 6 
19 --> 20 
20 --> 21 19 
21 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !7"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !13"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %C) nounwind, !map !17"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @multiply_partB_2_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind"   --->   Operation 32 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind"   --->   Operation 33 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind"   --->   Operation 34 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%arrayA = alloca [10000 x i32], align 4" [mp3b/mp3b2.c:5]   --->   Operation 35 'alloca' 'arrayA' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%arrayB = alloca [10000 x i32], align 4" [mp3b/mp3b2.c:6]   --->   Operation 36 'alloca' 'arrayB' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%arrayC = alloca [10000 x i32], align 4" [mp3b/mp3b2.c:7]   --->   Operation 37 'alloca' 'arrayC' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mp3b/mp3b2.c:4]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mp3b/mp3b2.c:4]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [mp3b/mp3b2.c:4]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %1" [mp3b/mp3b2.c:11]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %loop_read_end ]"   --->   Operation 42 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln11, %loop_read_end ]" [mp3b/mp3b2.c:11]   --->   Operation 43 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.81ns)   --->   "%add_ln11 = add i14 %phi_mul, 100" [mp3b/mp3b2.c:11]   --->   Operation 44 'add' 'add_ln11' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %i_0 to i32" [mp3b/mp3b2.c:11]   --->   Operation 45 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.48ns)   --->   "%icmp_ln11 = icmp eq i7 %i_0, -28" [mp3b/mp3b2.c:11]   --->   Operation 46 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [mp3b/mp3b2.c:11]   --->   Operation 48 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %.preheader5.preheader, label %loop_read_begin" [mp3b/mp3b2.c:11]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [mp3b/mp3b2.c:12]   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [mp3b/mp3b2.c:12]   --->   Operation 51 'specregionbegin' 'tmp' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp slt i32 %zext_ln11, %mC_read" [mp3b/mp3b2.c:17]   --->   Operation 52 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln11)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [mp3b/mp3b2.c:13]   --->   Operation 53 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader5" [mp3b/mp3b2.c:27]   --->   Operation 54 'br' <Predicate = (icmp_ln11)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %loop_read_begin ], [ %j_3, %._crit_edge ]"   --->   Operation 55 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %j_0 to i32" [mp3b/mp3b2.c:13]   --->   Operation 56 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.48ns)   --->   "%icmp_ln13 = icmp eq i7 %j_0, -28" [mp3b/mp3b2.c:13]   --->   Operation 57 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 58 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.87ns)   --->   "%j_3 = add i7 %j_0, 1" [mp3b/mp3b2.c:13]   --->   Operation 59 'add' 'j_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %loop_read_end, label %3" [mp3b/mp3b2.c:13]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln17_1 = icmp slt i32 %zext_ln13, %nC_read" [mp3b/mp3b2.c:17]   --->   Operation 61 'icmp' 'icmp_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln17 = and i1 %icmp_ln17, %icmp_ln17_1" [mp3b/mp3b2.c:17]   --->   Operation 62 'and' 'and_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %and_ln17, label %4, label %._crit_edge" [mp3b/mp3b2.c:17]   --->   Operation 63 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %j_0 to i14" [mp3b/mp3b2.c:18]   --->   Operation 64 'zext' 'zext_ln18' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.81ns)   --->   "%add_ln18 = add i14 %phi_mul, %zext_ln18" [mp3b/mp3b2.c:18]   --->   Operation 65 'add' 'add_ln18' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i14 %add_ln18 to i64" [mp3b/mp3b2.c:18]   --->   Operation 66 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%arrayA_addr = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %zext_ln18_1" [mp3b/mp3b2.c:18]   --->   Operation 67 'getelementptr' 'arrayA_addr' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%arrayB_addr = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %zext_ln18_1" [mp3b/mp3b2.c:19]   --->   Operation 68 'getelementptr' 'arrayB_addr' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%arrayC_addr = getelementptr [10000 x i32]* %arrayC, i64 0, i64 %zext_ln18_1" [mp3b/mp3b2.c:20]   --->   Operation 69 'getelementptr' 'arrayC_addr' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (3.63ns)   --->   "%A_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A) nounwind" [mp3b/mp3b2.c:18]   --->   Operation 70 'read' 'A_read' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "store i32 %A_read, i32* %arrayA_addr, align 4" [mp3b/mp3b2.c:18]   --->   Operation 71 'store' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 72 [1/1] (3.63ns)   --->   "%B_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B) nounwind" [mp3b/mp3b2.c:19]   --->   Operation 72 'read' 'B_read' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 73 [1/1] (3.25ns)   --->   "store i32 %B_read, i32* %arrayB_addr, align 4" [mp3b/mp3b2.c:19]   --->   Operation 73 'store' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 74 [1/1] (3.25ns)   --->   "store i32 0, i32* %arrayC_addr, align 4" [mp3b/mp3b2.c:20]   --->   Operation 74 'store' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mp3b/mp3b2.c:21]   --->   Operation 75 'br' <Predicate = (!icmp_ln13 & and_ln17)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %2" [mp3b/mp3b2.c:13]   --->   Operation 76 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp) nounwind" [mp3b/mp3b2.c:23]   --->   Operation 77 'specregionend' 'empty_5' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %1" [mp3b/mp3b2.c:11]   --->   Operation 78 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.47>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i_3, %loop_add_end ], [ 0, %.preheader5.preheader ]"   --->   Operation 79 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i14 [ %add_ln27, %loop_add_end ], [ 0, %.preheader5.preheader ]" [mp3b/mp3b2.c:27]   --->   Operation 80 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.81ns)   --->   "%add_ln27 = add i14 %phi_mul1, 100" [mp3b/mp3b2.c:27]   --->   Operation 81 'add' 'add_ln27' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %i_1 to i32" [mp3b/mp3b2.c:27]   --->   Operation 82 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.48ns)   --->   "%icmp_ln27 = icmp eq i7 %i_1, -28" [mp3b/mp3b2.c:27]   --->   Operation 83 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_1, 1" [mp3b/mp3b2.c:27]   --->   Operation 85 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %.preheader.preheader, label %loop_add_begin" [mp3b/mp3b2.c:27]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [mp3b/mp3b2.c:28]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [mp3b/mp3b2.c:28]   --->   Operation 88 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp slt i32 %zext_ln27, %mC_read" [mp3b/mp3b2.c:35]   --->   Operation 89 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln27)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.76ns)   --->   "br label %.loopexit" [mp3b/mp3b2.c:29]   --->   Operation 90 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_4 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader" [mp3b/mp3b2.c:42]   --->   Operation 91 'br' <Predicate = (icmp_ln27)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 3.45>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%j_1 = phi i7 [ 0, %loop_add_begin ], [ %j, %.loopexit.loopexit ]"   --->   Operation 92 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %j_1 to i32" [mp3b/mp3b2.c:29]   --->   Operation 93 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.48ns)   --->   "%icmp_ln29 = icmp eq i7 %j_1, -28" [mp3b/mp3b2.c:29]   --->   Operation 94 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 95 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.87ns)   --->   "%j = add i7 %j_1, 1" [mp3b/mp3b2.c:29]   --->   Operation 96 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %loop_add_end, label %.preheader4.preheader" [mp3b/mp3b2.c:29]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (2.47ns)   --->   "%icmp_ln35_1 = icmp slt i32 %zext_ln29, %nC_read" [mp3b/mp3b2.c:35]   --->   Operation 98 'icmp' 'icmp_ln35_1' <Predicate = (!icmp_ln29)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln35 = and i1 %icmp_ln35, %icmp_ln35_1" [mp3b/mp3b2.c:35]   --->   Operation 99 'and' 'and_ln35' <Predicate = (!icmp_ln29)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %j_1 to i14" [mp3b/mp3b2.c:36]   --->   Operation 100 'zext' 'zext_ln36' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.81ns)   --->   "%add_ln36_4 = add i14 %phi_mul1, %zext_ln36" [mp3b/mp3b2.c:36]   --->   Operation 101 'add' 'add_ln36_4' <Predicate = (!icmp_ln29)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i14 %add_ln36_4 to i64" [mp3b/mp3b2.c:36]   --->   Operation 102 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%arrayC_addr_1 = getelementptr [10000 x i32]* %arrayC, i64 0, i64 %zext_ln36_1" [mp3b/mp3b2.c:36]   --->   Operation 103 'getelementptr' 'arrayC_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader4.0" [mp3b/mp3b2.c:31]   --->   Operation 104 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [mp3b/mp3b2.c:39]   --->   Operation 105 'specregionend' 'empty_9' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader5" [mp3b/mp3b2.c:27]   --->   Operation 106 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 9.63>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%k_0_0 = phi i7 [ %add_ln31, %._crit_edge6.3 ], [ 0, %.preheader4.preheader ]" [mp3b/mp3b2.c:31]   --->   Operation 107 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%k_0_0_cast = zext i7 %k_0_0 to i32" [mp3b/mp3b2.c:31]   --->   Operation 108 'zext' 'k_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 109 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.48ns)   --->   "%icmp_ln31 = icmp eq i7 %k_0_0, -28" [mp3b/mp3b2.c:31]   --->   Operation 110 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %5" [mp3b/mp3b2.c:31]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (2.47ns)   --->   "%icmp_ln35_2 = icmp slt i32 %k_0_0_cast, %nA_read" [mp3b/mp3b2.c:35]   --->   Operation 112 'icmp' 'icmp_ln35_2' <Predicate = (!icmp_ln31)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.97ns)   --->   "%and_ln35_1 = and i1 %and_ln35, %icmp_ln35_2" [mp3b/mp3b2.c:35]   --->   Operation 113 'and' 'and_ln35_1' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %and_ln35_1, label %6, label %._crit_edge6.0" [mp3b/mp3b2.c:35]   --->   Operation 114 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i7 %k_0_0 to i14" [mp3b/mp3b2.c:36]   --->   Operation 115 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i7 %k_0_0 to i14" [mp3b/mp3b2.c:36]   --->   Operation 116 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.81ns)   --->   "%add_ln36_5 = add i14 %phi_mul1, %zext_ln36_3" [mp3b/mp3b2.c:36]   --->   Operation 117 'add' 'add_ln36_5' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i14 %add_ln36_5 to i64" [mp3b/mp3b2.c:36]   --->   Operation 118 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%arrayA_addr_1 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %zext_ln36_4" [mp3b/mp3b2.c:36]   --->   Operation 119 'getelementptr' 'arrayA_addr_1' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (3.36ns) (grouped into DSP with root node add_ln36_6)   --->   "%mul_ln36_4 = mul i14 %zext_ln36_2, 100" [mp3b/mp3b2.c:36]   --->   Operation 120 'mul' 'mul_ln36_4' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36_6 = add i14 %mul_ln36_4, %zext_ln36" [mp3b/mp3b2.c:36]   --->   Operation 121 'add' 'add_ln36_6' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i14 %add_ln36_6 to i64" [mp3b/mp3b2.c:36]   --->   Operation 122 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%arrayB_addr_1 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %zext_ln36_5" [mp3b/mp3b2.c:36]   --->   Operation 123 'getelementptr' 'arrayB_addr_1' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (3.25ns)   --->   "%arrayA_load = load i32* %arrayA_addr_1, align 16" [mp3b/mp3b2.c:36]   --->   Operation 124 'load' 'arrayA_load' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 125 [2/2] (3.25ns)   --->   "%arrayB_load = load i32* %arrayB_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 125 'load' 'arrayB_load' <Predicate = (!icmp_ln31 & and_ln35_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 126 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 127 [1/2] (3.25ns)   --->   "%arrayA_load = load i32* %arrayA_addr_1, align 16" [mp3b/mp3b2.c:36]   --->   Operation 127 'load' 'arrayA_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 128 [1/2] (3.25ns)   --->   "%arrayB_load = load i32* %arrayB_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 128 'load' 'arrayB_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 129 [2/2] (3.25ns)   --->   "%arrayC_load_1 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 129 'load' 'arrayC_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 6> <Delay = 8.51>
ST_8 : Operation 130 [1/1] (8.51ns)   --->   "%mul_ln36 = mul nsw i32 %arrayB_load, %arrayA_load" [mp3b/mp3b2.c:36]   --->   Operation 130 'mul' 'mul_ln36' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/2] (3.25ns)   --->   "%arrayC_load_1 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 131 'load' 'arrayC_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 7> <Delay = 9.63>
ST_9 : Operation 132 [1/1] (2.55ns)   --->   "%add_ln36 = add nsw i32 %mul_ln36, %arrayC_load_1" [mp3b/mp3b2.c:36]   --->   Operation 132 'add' 'add_ln36' <Predicate = (and_ln35_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (3.25ns)   --->   "store i32 %add_ln36, i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 133 'store' <Predicate = (and_ln35_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "br label %._crit_edge6.0" [mp3b/mp3b2.c:36]   --->   Operation 134 'br' <Predicate = (and_ln35_1)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln31 = or i7 %k_0_0, 1" [mp3b/mp3b2.c:31]   --->   Operation 135 'or' 'or_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %or_ln31 to i32" [mp3b/mp3b2.c:31]   --->   Operation 136 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln35_3 = icmp slt i32 %zext_ln31, %nA_read" [mp3b/mp3b2.c:35]   --->   Operation 137 'icmp' 'icmp_ln35_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.97ns)   --->   "%and_ln35_2 = and i1 %and_ln35, %icmp_ln35_3" [mp3b/mp3b2.c:35]   --->   Operation 138 'and' 'and_ln35_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %and_ln35_2, label %7, label %._crit_edge6.1" [mp3b/mp3b2.c:35]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i7 %or_ln31 to i14" [mp3b/mp3b2.c:36]   --->   Operation 140 'zext' 'zext_ln36_6' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i7 %or_ln31 to i14" [mp3b/mp3b2.c:36]   --->   Operation 141 'zext' 'zext_ln36_7' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (1.81ns)   --->   "%add_ln36_7 = add i14 %phi_mul1, %zext_ln36_7" [mp3b/mp3b2.c:36]   --->   Operation 142 'add' 'add_ln36_7' <Predicate = (and_ln35_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i14 %add_ln36_7 to i64" [mp3b/mp3b2.c:36]   --->   Operation 143 'zext' 'zext_ln36_8' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%arrayA_addr_2 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %zext_ln36_8" [mp3b/mp3b2.c:36]   --->   Operation 144 'getelementptr' 'arrayA_addr_2' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (3.36ns) (grouped into DSP with root node add_ln36_8)   --->   "%mul_ln36_5 = mul i14 %zext_ln36_6, 100" [mp3b/mp3b2.c:36]   --->   Operation 145 'mul' 'mul_ln36_5' <Predicate = (and_ln35_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 146 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36_8 = add i14 %mul_ln36_5, %zext_ln36" [mp3b/mp3b2.c:36]   --->   Operation 146 'add' 'add_ln36_8' <Predicate = (and_ln35_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i14 %add_ln36_8 to i64" [mp3b/mp3b2.c:36]   --->   Operation 147 'zext' 'zext_ln36_9' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%arrayB_addr_2 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %zext_ln36_9" [mp3b/mp3b2.c:36]   --->   Operation 148 'getelementptr' 'arrayB_addr_2' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_9 : Operation 149 [2/2] (3.25ns)   --->   "%arrayA_load_1 = load i32* %arrayA_addr_2, align 4" [mp3b/mp3b2.c:36]   --->   Operation 149 'load' 'arrayA_load_1' <Predicate = (and_ln35_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 150 [2/2] (3.25ns)   --->   "%arrayB_load_1 = load i32* %arrayB_addr_2, align 4" [mp3b/mp3b2.c:36]   --->   Operation 150 'load' 'arrayB_load_1' <Predicate = (and_ln35_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 151 [1/2] (3.25ns)   --->   "%arrayA_load_1 = load i32* %arrayA_addr_2, align 4" [mp3b/mp3b2.c:36]   --->   Operation 151 'load' 'arrayA_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 152 [1/2] (3.25ns)   --->   "%arrayB_load_1 = load i32* %arrayB_addr_2, align 4" [mp3b/mp3b2.c:36]   --->   Operation 152 'load' 'arrayB_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 153 [2/2] (3.25ns)   --->   "%arrayC_load_2 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 153 'load' 'arrayC_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 9> <Delay = 8.51>
ST_11 : Operation 154 [1/1] (8.51ns)   --->   "%mul_ln36_1 = mul nsw i32 %arrayB_load_1, %arrayA_load_1" [mp3b/mp3b2.c:36]   --->   Operation 154 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/2] (3.25ns)   --->   "%arrayC_load_2 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 155 'load' 'arrayC_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 10> <Delay = 9.63>
ST_12 : Operation 156 [1/1] (2.55ns)   --->   "%add_ln36_1 = add nsw i32 %mul_ln36_1, %arrayC_load_2" [mp3b/mp3b2.c:36]   --->   Operation 156 'add' 'add_ln36_1' <Predicate = (and_ln35_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (3.25ns)   --->   "store i32 %add_ln36_1, i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 157 'store' <Predicate = (and_ln35_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge6.1" [mp3b/mp3b2.c:36]   --->   Operation 158 'br' <Predicate = (and_ln35_2)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln31_1 = or i7 %k_0_0, 2" [mp3b/mp3b2.c:31]   --->   Operation 159 'or' 'or_ln31_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %or_ln31_1 to i32" [mp3b/mp3b2.c:31]   --->   Operation 160 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln35_4 = icmp slt i32 %zext_ln31_1, %nA_read" [mp3b/mp3b2.c:35]   --->   Operation 161 'icmp' 'icmp_ln35_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.97ns)   --->   "%and_ln35_3 = and i1 %and_ln35, %icmp_ln35_4" [mp3b/mp3b2.c:35]   --->   Operation 162 'and' 'and_ln35_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %and_ln35_3, label %8, label %._crit_edge6.2" [mp3b/mp3b2.c:35]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i7 %or_ln31_1 to i14" [mp3b/mp3b2.c:36]   --->   Operation 164 'zext' 'zext_ln36_10' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln36_11 = zext i7 %or_ln31_1 to i14" [mp3b/mp3b2.c:36]   --->   Operation 165 'zext' 'zext_ln36_11' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.81ns)   --->   "%add_ln36_9 = add i14 %phi_mul1, %zext_ln36_11" [mp3b/mp3b2.c:36]   --->   Operation 166 'add' 'add_ln36_9' <Predicate = (and_ln35_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln36_12 = zext i14 %add_ln36_9 to i64" [mp3b/mp3b2.c:36]   --->   Operation 167 'zext' 'zext_ln36_12' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%arrayA_addr_3 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %zext_ln36_12" [mp3b/mp3b2.c:36]   --->   Operation 168 'getelementptr' 'arrayA_addr_3' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (3.36ns) (grouped into DSP with root node add_ln36_10)   --->   "%mul_ln36_6 = mul i14 %zext_ln36_10, 100" [mp3b/mp3b2.c:36]   --->   Operation 169 'mul' 'mul_ln36_6' <Predicate = (and_ln35_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 170 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36_10 = add i14 %mul_ln36_6, %zext_ln36" [mp3b/mp3b2.c:36]   --->   Operation 170 'add' 'add_ln36_10' <Predicate = (and_ln35_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln36_13 = zext i14 %add_ln36_10 to i64" [mp3b/mp3b2.c:36]   --->   Operation 171 'zext' 'zext_ln36_13' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%arrayB_addr_3 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %zext_ln36_13" [mp3b/mp3b2.c:36]   --->   Operation 172 'getelementptr' 'arrayB_addr_3' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_12 : Operation 173 [2/2] (3.25ns)   --->   "%arrayA_load_2 = load i32* %arrayA_addr_3, align 8" [mp3b/mp3b2.c:36]   --->   Operation 173 'load' 'arrayA_load_2' <Predicate = (and_ln35_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 174 [2/2] (3.25ns)   --->   "%arrayB_load_2 = load i32* %arrayB_addr_3, align 4" [mp3b/mp3b2.c:36]   --->   Operation 174 'load' 'arrayB_load_2' <Predicate = (and_ln35_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 13 <SV = 11> <Delay = 3.25>
ST_13 : Operation 175 [1/2] (3.25ns)   --->   "%arrayA_load_2 = load i32* %arrayA_addr_3, align 8" [mp3b/mp3b2.c:36]   --->   Operation 175 'load' 'arrayA_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 176 [1/2] (3.25ns)   --->   "%arrayB_load_2 = load i32* %arrayB_addr_3, align 4" [mp3b/mp3b2.c:36]   --->   Operation 176 'load' 'arrayB_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 177 [2/2] (3.25ns)   --->   "%arrayC_load_3 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 177 'load' 'arrayC_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 12> <Delay = 8.51>
ST_14 : Operation 178 [1/1] (8.51ns)   --->   "%mul_ln36_2 = mul nsw i32 %arrayB_load_2, %arrayA_load_2" [mp3b/mp3b2.c:36]   --->   Operation 178 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/2] (3.25ns)   --->   "%arrayC_load_3 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 179 'load' 'arrayC_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 15 <SV = 13> <Delay = 9.63>
ST_15 : Operation 180 [1/1] (2.55ns)   --->   "%add_ln36_2 = add nsw i32 %mul_ln36_2, %arrayC_load_3" [mp3b/mp3b2.c:36]   --->   Operation 180 'add' 'add_ln36_2' <Predicate = (and_ln35_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (3.25ns)   --->   "store i32 %add_ln36_2, i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 181 'store' <Predicate = (and_ln35_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge6.2" [mp3b/mp3b2.c:36]   --->   Operation 182 'br' <Predicate = (and_ln35_3)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln31_2 = or i7 %k_0_0, 3" [mp3b/mp3b2.c:31]   --->   Operation 183 'or' 'or_ln31_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i7 %or_ln31_2 to i32" [mp3b/mp3b2.c:31]   --->   Operation 184 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (2.47ns)   --->   "%icmp_ln35_5 = icmp slt i32 %zext_ln31_2, %nA_read" [mp3b/mp3b2.c:35]   --->   Operation 185 'icmp' 'icmp_ln35_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.97ns)   --->   "%and_ln35_4 = and i1 %and_ln35, %icmp_ln35_5" [mp3b/mp3b2.c:35]   --->   Operation 186 'and' 'and_ln35_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %and_ln35_4, label %9, label %._crit_edge6.3" [mp3b/mp3b2.c:35]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln36_14 = zext i7 %or_ln31_2 to i14" [mp3b/mp3b2.c:36]   --->   Operation 188 'zext' 'zext_ln36_14' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln36_15 = zext i7 %or_ln31_2 to i14" [mp3b/mp3b2.c:36]   --->   Operation 189 'zext' 'zext_ln36_15' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.81ns)   --->   "%add_ln36_11 = add i14 %phi_mul1, %zext_ln36_15" [mp3b/mp3b2.c:36]   --->   Operation 190 'add' 'add_ln36_11' <Predicate = (and_ln35_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln36_16 = zext i14 %add_ln36_11 to i64" [mp3b/mp3b2.c:36]   --->   Operation 191 'zext' 'zext_ln36_16' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%arrayA_addr_4 = getelementptr [10000 x i32]* %arrayA, i64 0, i64 %zext_ln36_16" [mp3b/mp3b2.c:36]   --->   Operation 192 'getelementptr' 'arrayA_addr_4' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (3.36ns) (grouped into DSP with root node add_ln36_12)   --->   "%mul_ln36_7 = mul i14 %zext_ln36_14, 100" [mp3b/mp3b2.c:36]   --->   Operation 193 'mul' 'mul_ln36_7' <Predicate = (and_ln35_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 194 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36_12 = add i14 %mul_ln36_7, %zext_ln36" [mp3b/mp3b2.c:36]   --->   Operation 194 'add' 'add_ln36_12' <Predicate = (and_ln35_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln36_17 = zext i14 %add_ln36_12 to i64" [mp3b/mp3b2.c:36]   --->   Operation 195 'zext' 'zext_ln36_17' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%arrayB_addr_4 = getelementptr [10000 x i32]* %arrayB, i64 0, i64 %zext_ln36_17" [mp3b/mp3b2.c:36]   --->   Operation 196 'getelementptr' 'arrayB_addr_4' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_15 : Operation 197 [2/2] (3.25ns)   --->   "%arrayA_load_3 = load i32* %arrayA_addr_4, align 4" [mp3b/mp3b2.c:36]   --->   Operation 197 'load' 'arrayA_load_3' <Predicate = (and_ln35_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 198 [2/2] (3.25ns)   --->   "%arrayB_load_3 = load i32* %arrayB_addr_4, align 4" [mp3b/mp3b2.c:36]   --->   Operation 198 'load' 'arrayB_load_3' <Predicate = (and_ln35_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 14> <Delay = 3.25>
ST_16 : Operation 199 [1/2] (3.25ns)   --->   "%arrayA_load_3 = load i32* %arrayA_addr_4, align 4" [mp3b/mp3b2.c:36]   --->   Operation 199 'load' 'arrayA_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 200 [1/2] (3.25ns)   --->   "%arrayB_load_3 = load i32* %arrayB_addr_4, align 4" [mp3b/mp3b2.c:36]   --->   Operation 200 'load' 'arrayB_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 201 [2/2] (3.25ns)   --->   "%arrayC_load_4 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 201 'load' 'arrayC_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 17 <SV = 15> <Delay = 8.51>
ST_17 : Operation 202 [1/1] (8.51ns)   --->   "%mul_ln36_3 = mul nsw i32 %arrayB_load_3, %arrayA_load_3" [mp3b/mp3b2.c:36]   --->   Operation 202 'mul' 'mul_ln36_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/2] (3.25ns)   --->   "%arrayC_load_4 = load i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 203 'load' 'arrayC_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 18 <SV = 16> <Delay = 5.80>
ST_18 : Operation 204 [1/1] (2.55ns)   --->   "%add_ln36_3 = add nsw i32 %mul_ln36_3, %arrayC_load_4" [mp3b/mp3b2.c:36]   --->   Operation 204 'add' 'add_ln36_3' <Predicate = (and_ln35_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (3.25ns)   --->   "store i32 %add_ln36_3, i32* %arrayC_addr_1, align 4" [mp3b/mp3b2.c:36]   --->   Operation 205 'store' <Predicate = (and_ln35_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "br label %._crit_edge6.3" [mp3b/mp3b2.c:36]   --->   Operation 206 'br' <Predicate = (and_ln35_4)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (1.87ns)   --->   "%add_ln31 = add i7 %k_0_0, 4" [mp3b/mp3b2.c:31]   --->   Operation 207 'add' 'add_ln31' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "br label %.preheader4.0" [mp3b/mp3b2.c:31]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 3> <Delay = 2.47>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%i_2 = phi i7 [ %i_4, %loop_write_end ], [ 0, %.preheader.preheader ]"   --->   Operation 209 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i14 [ %add_ln42, %loop_write_end ], [ 0, %.preheader.preheader ]" [mp3b/mp3b2.c:42]   --->   Operation 210 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (1.81ns)   --->   "%add_ln42 = add i14 %phi_mul3, 100" [mp3b/mp3b2.c:42]   --->   Operation 211 'add' 'add_ln42' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %i_2 to i32" [mp3b/mp3b2.c:42]   --->   Operation 212 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (1.48ns)   --->   "%icmp_ln42 = icmp eq i7 %i_2, -28" [mp3b/mp3b2.c:42]   --->   Operation 213 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 214 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (1.87ns)   --->   "%i_4 = add i7 %i_2, 1" [mp3b/mp3b2.c:42]   --->   Operation 215 'add' 'i_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %13, label %loop_write_begin" [mp3b/mp3b2.c:42]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [mp3b/mp3b2.c:43]   --->   Operation 217 'specloopname' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [mp3b/mp3b2.c:43]   --->   Operation 218 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp slt i32 %zext_ln42, %mC_read" [mp3b/mp3b2.c:47]   --->   Operation 219 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [1/1] (1.76ns)   --->   "br label %10" [mp3b/mp3b2.c:44]   --->   Operation 220 'br' <Predicate = (!icmp_ln42)> <Delay = 1.76>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "ret void" [mp3b/mp3b2.c:51]   --->   Operation 221 'ret' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 5.06>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%j_2 = phi i7 [ 0, %loop_write_begin ], [ %j_4, %._crit_edge7 ]"   --->   Operation 222 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %j_2 to i32" [mp3b/mp3b2.c:44]   --->   Operation 223 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (1.48ns)   --->   "%icmp_ln44 = icmp eq i7 %j_2, -28" [mp3b/mp3b2.c:44]   --->   Operation 224 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 225 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (1.87ns)   --->   "%j_4 = add i7 %j_2, 1" [mp3b/mp3b2.c:44]   --->   Operation 226 'add' 'j_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %loop_write_end, label %11" [mp3b/mp3b2.c:44]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (2.47ns)   --->   "%icmp_ln47_1 = icmp slt i32 %zext_ln44, %nC_read" [mp3b/mp3b2.c:47]   --->   Operation 228 'icmp' 'icmp_ln47_1' <Predicate = (!icmp_ln44)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 229 [1/1] (0.97ns)   --->   "%and_ln47 = and i1 %icmp_ln47, %icmp_ln47_1" [mp3b/mp3b2.c:47]   --->   Operation 229 'and' 'and_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %and_ln47, label %12, label %._crit_edge7" [mp3b/mp3b2.c:47]   --->   Operation 230 'br' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %j_2 to i14" [mp3b/mp3b2.c:48]   --->   Operation 231 'zext' 'zext_ln48' <Predicate = (!icmp_ln44 & and_ln47)> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (1.81ns)   --->   "%add_ln48 = add i14 %phi_mul3, %zext_ln48" [mp3b/mp3b2.c:48]   --->   Operation 232 'add' 'add_ln48' <Predicate = (!icmp_ln44 & and_ln47)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i14 %add_ln48 to i64" [mp3b/mp3b2.c:48]   --->   Operation 233 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln44 & and_ln47)> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%arrayC_addr_2 = getelementptr [10000 x i32]* %arrayC, i64 0, i64 %zext_ln48_1" [mp3b/mp3b2.c:48]   --->   Operation 234 'getelementptr' 'arrayC_addr_2' <Predicate = (!icmp_ln44 & and_ln47)> <Delay = 0.00>
ST_20 : Operation 235 [2/2] (3.25ns)   --->   "%arrayC_load = load i32* %arrayC_addr_2, align 4" [mp3b/mp3b2.c:48]   --->   Operation 235 'load' 'arrayC_load' <Predicate = (!icmp_ln44 & and_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_2) nounwind" [mp3b/mp3b2.c:50]   --->   Operation 236 'specregionend' 'empty_12' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "br label %.preheader" [mp3b/mp3b2.c:42]   --->   Operation 237 'br' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 21 <SV = 5> <Delay = 6.88>
ST_21 : Operation 238 [1/2] (3.25ns)   --->   "%arrayC_load = load i32* %arrayC_addr_2, align 4" [mp3b/mp3b2.c:48]   --->   Operation 238 'load' 'arrayC_load' <Predicate = (and_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 239 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %C, i32 %arrayC_load) nounwind" [mp3b/mp3b2.c:48]   --->   Operation 239 'write' <Predicate = (and_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [mp3b/mp3b2.c:48]   --->   Operation 240 'br' <Predicate = (and_ln47)> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "br label %10" [mp3b/mp3b2.c:44]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000]
nC_read           (read             ) [ 0011111111111111111111]
mC_read           (read             ) [ 0011111111111111111111]
nA_read           (read             ) [ 0011111111111111111000]
arrayA            (alloca           ) [ 0011111111111111111000]
arrayB            (alloca           ) [ 0011111111111111111000]
arrayC            (alloca           ) [ 0011111111111111111111]
specinterface_ln4 (specinterface    ) [ 0000000000000000000000]
specinterface_ln4 (specinterface    ) [ 0000000000000000000000]
specinterface_ln4 (specinterface    ) [ 0000000000000000000000]
br_ln11           (br               ) [ 0111000000000000000000]
i_0               (phi              ) [ 0010000000000000000000]
phi_mul           (phi              ) [ 0011000000000000000000]
add_ln11          (add              ) [ 0111000000000000000000]
zext_ln11         (zext             ) [ 0000000000000000000000]
icmp_ln11         (icmp             ) [ 0011000000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000]
i                 (add              ) [ 0111000000000000000000]
br_ln11           (br               ) [ 0000000000000000000000]
specloopname_ln12 (specloopname     ) [ 0000000000000000000000]
tmp               (specregionbegin  ) [ 0001000000000000000000]
icmp_ln17         (icmp             ) [ 0001000000000000000000]
br_ln13           (br               ) [ 0011000000000000000000]
br_ln27           (br               ) [ 0011111111111111111000]
j_0               (phi              ) [ 0001000000000000000000]
zext_ln13         (zext             ) [ 0000000000000000000000]
icmp_ln13         (icmp             ) [ 0011000000000000000000]
empty_4           (speclooptripcount) [ 0000000000000000000000]
j_3               (add              ) [ 0011000000000000000000]
br_ln13           (br               ) [ 0000000000000000000000]
icmp_ln17_1       (icmp             ) [ 0000000000000000000000]
and_ln17          (and              ) [ 0011000000000000000000]
br_ln17           (br               ) [ 0000000000000000000000]
zext_ln18         (zext             ) [ 0000000000000000000000]
add_ln18          (add              ) [ 0000000000000000000000]
zext_ln18_1       (zext             ) [ 0000000000000000000000]
arrayA_addr       (getelementptr    ) [ 0000000000000000000000]
arrayB_addr       (getelementptr    ) [ 0000000000000000000000]
arrayC_addr       (getelementptr    ) [ 0000000000000000000000]
A_read            (read             ) [ 0000000000000000000000]
store_ln18        (store            ) [ 0000000000000000000000]
B_read            (read             ) [ 0000000000000000000000]
store_ln19        (store            ) [ 0000000000000000000000]
store_ln20        (store            ) [ 0000000000000000000000]
br_ln21           (br               ) [ 0000000000000000000000]
br_ln13           (br               ) [ 0011000000000000000000]
empty_5           (specregionend    ) [ 0000000000000000000000]
br_ln11           (br               ) [ 0111000000000000000000]
i_1               (phi              ) [ 0000100000000000000000]
phi_mul1          (phi              ) [ 0000111111111111111000]
add_ln27          (add              ) [ 0010111111111111111000]
zext_ln27         (zext             ) [ 0000000000000000000000]
icmp_ln27         (icmp             ) [ 0000111111111111111000]
empty_6           (speclooptripcount) [ 0000000000000000000000]
i_3               (add              ) [ 0010111111111111111000]
br_ln27           (br               ) [ 0000000000000000000000]
specloopname_ln28 (specloopname     ) [ 0000000000000000000000]
tmp_1             (specregionbegin  ) [ 0000011111111111111000]
icmp_ln35         (icmp             ) [ 0000011111111111111000]
br_ln29           (br               ) [ 0000111111111111111000]
br_ln42           (br               ) [ 0000111111111111111111]
j_1               (phi              ) [ 0000010000000000000000]
zext_ln29         (zext             ) [ 0000000000000000000000]
icmp_ln29         (icmp             ) [ 0000111111111111111000]
empty_7           (speclooptripcount) [ 0000000000000000000000]
j                 (add              ) [ 0000111111111111111000]
br_ln29           (br               ) [ 0000000000000000000000]
icmp_ln35_1       (icmp             ) [ 0000000000000000000000]
and_ln35          (and              ) [ 0000001111111111111000]
zext_ln36         (zext             ) [ 0000001111111111111000]
add_ln36_4        (add              ) [ 0000000000000000000000]
zext_ln36_1       (zext             ) [ 0000000000000000000000]
arrayC_addr_1     (getelementptr    ) [ 0000001111111111111000]
br_ln31           (br               ) [ 0000111111111111111000]
empty_9           (specregionend    ) [ 0000000000000000000000]
br_ln27           (br               ) [ 0010111111111111111000]
k_0_0             (phi              ) [ 0000001111111111111000]
k_0_0_cast        (zext             ) [ 0000000000000000000000]
empty_8           (speclooptripcount) [ 0000000000000000000000]
icmp_ln31         (icmp             ) [ 0000111111111111111000]
br_ln31           (br               ) [ 0000000000000000000000]
icmp_ln35_2       (icmp             ) [ 0000000000000000000000]
and_ln35_1        (and              ) [ 0000111111111111111000]
br_ln35           (br               ) [ 0000000000000000000000]
zext_ln36_2       (zext             ) [ 0000000000000000000000]
zext_ln36_3       (zext             ) [ 0000000000000000000000]
add_ln36_5        (add              ) [ 0000000000000000000000]
zext_ln36_4       (zext             ) [ 0000000000000000000000]
arrayA_addr_1     (getelementptr    ) [ 0000000100000000000000]
mul_ln36_4        (mul              ) [ 0000000000000000000000]
add_ln36_6        (add              ) [ 0000000000000000000000]
zext_ln36_5       (zext             ) [ 0000000000000000000000]
arrayB_addr_1     (getelementptr    ) [ 0000000100000000000000]
br_ln0            (br               ) [ 0000111111111111111000]
arrayA_load       (load             ) [ 0000000010000000000000]
arrayB_load       (load             ) [ 0000000010000000000000]
mul_ln36          (mul              ) [ 0000111001111111111000]
arrayC_load_1     (load             ) [ 0000111001111111111000]
add_ln36          (add              ) [ 0000000000000000000000]
store_ln36        (store            ) [ 0000000000000000000000]
br_ln36           (br               ) [ 0000000000000000000000]
or_ln31           (or               ) [ 0000000000000000000000]
zext_ln31         (zext             ) [ 0000000000000000000000]
icmp_ln35_3       (icmp             ) [ 0000000000000000000000]
and_ln35_2        (and              ) [ 0000111111111111111000]
br_ln35           (br               ) [ 0000000000000000000000]
zext_ln36_6       (zext             ) [ 0000000000000000000000]
zext_ln36_7       (zext             ) [ 0000000000000000000000]
add_ln36_7        (add              ) [ 0000000000000000000000]
zext_ln36_8       (zext             ) [ 0000000000000000000000]
arrayA_addr_2     (getelementptr    ) [ 0000000000100000000000]
mul_ln36_5        (mul              ) [ 0000000000000000000000]
add_ln36_8        (add              ) [ 0000000000000000000000]
zext_ln36_9       (zext             ) [ 0000000000000000000000]
arrayB_addr_2     (getelementptr    ) [ 0000000000100000000000]
arrayA_load_1     (load             ) [ 0000000000010000000000]
arrayB_load_1     (load             ) [ 0000000000010000000000]
mul_ln36_1        (mul              ) [ 0000111111001111111000]
arrayC_load_2     (load             ) [ 0000111111001111111000]
add_ln36_1        (add              ) [ 0000000000000000000000]
store_ln36        (store            ) [ 0000000000000000000000]
br_ln36           (br               ) [ 0000000000000000000000]
or_ln31_1         (or               ) [ 0000000000000000000000]
zext_ln31_1       (zext             ) [ 0000000000000000000000]
icmp_ln35_4       (icmp             ) [ 0000000000000000000000]
and_ln35_3        (and              ) [ 0000111111111111111000]
br_ln35           (br               ) [ 0000000000000000000000]
zext_ln36_10      (zext             ) [ 0000000000000000000000]
zext_ln36_11      (zext             ) [ 0000000000000000000000]
add_ln36_9        (add              ) [ 0000000000000000000000]
zext_ln36_12      (zext             ) [ 0000000000000000000000]
arrayA_addr_3     (getelementptr    ) [ 0000000000000100000000]
mul_ln36_6        (mul              ) [ 0000000000000000000000]
add_ln36_10       (add              ) [ 0000000000000000000000]
zext_ln36_13      (zext             ) [ 0000000000000000000000]
arrayB_addr_3     (getelementptr    ) [ 0000000000000100000000]
arrayA_load_2     (load             ) [ 0000000000000010000000]
arrayB_load_2     (load             ) [ 0000000000000010000000]
mul_ln36_2        (mul              ) [ 0000111111111001111000]
arrayC_load_3     (load             ) [ 0000111111111001111000]
add_ln36_2        (add              ) [ 0000000000000000000000]
store_ln36        (store            ) [ 0000000000000000000000]
br_ln36           (br               ) [ 0000000000000000000000]
or_ln31_2         (or               ) [ 0000000000000000000000]
zext_ln31_2       (zext             ) [ 0000000000000000000000]
icmp_ln35_5       (icmp             ) [ 0000000000000000000000]
and_ln35_4        (and              ) [ 0000111111111111111000]
br_ln35           (br               ) [ 0000000000000000000000]
zext_ln36_14      (zext             ) [ 0000000000000000000000]
zext_ln36_15      (zext             ) [ 0000000000000000000000]
add_ln36_11       (add              ) [ 0000000000000000000000]
zext_ln36_16      (zext             ) [ 0000000000000000000000]
arrayA_addr_4     (getelementptr    ) [ 0000000000000000100000]
mul_ln36_7        (mul              ) [ 0000000000000000000000]
add_ln36_12       (add              ) [ 0000000000000000000000]
zext_ln36_17      (zext             ) [ 0000000000000000000000]
arrayB_addr_4     (getelementptr    ) [ 0000000000000000100000]
arrayA_load_3     (load             ) [ 0000000000000000010000]
arrayB_load_3     (load             ) [ 0000000000000000010000]
mul_ln36_3        (mul              ) [ 0000111111111111001000]
arrayC_load_4     (load             ) [ 0000111111111111001000]
add_ln36_3        (add              ) [ 0000000000000000000000]
store_ln36        (store            ) [ 0000000000000000000000]
br_ln36           (br               ) [ 0000000000000000000000]
add_ln31          (add              ) [ 0000111111111111111000]
br_ln31           (br               ) [ 0000111111111111111000]
i_2               (phi              ) [ 0000000000000000000100]
phi_mul3          (phi              ) [ 0000000000000000000111]
add_ln42          (add              ) [ 0000100000000000000111]
zext_ln42         (zext             ) [ 0000000000000000000000]
icmp_ln42         (icmp             ) [ 0000000000000000000111]
empty_10          (speclooptripcount) [ 0000000000000000000000]
i_4               (add              ) [ 0000100000000000000111]
br_ln42           (br               ) [ 0000000000000000000000]
specloopname_ln43 (specloopname     ) [ 0000000000000000000000]
tmp_2             (specregionbegin  ) [ 0000000000000000000011]
icmp_ln47         (icmp             ) [ 0000000000000000000011]
br_ln44           (br               ) [ 0000000000000000000111]
ret_ln51          (ret              ) [ 0000000000000000000000]
j_2               (phi              ) [ 0000000000000000000010]
zext_ln44         (zext             ) [ 0000000000000000000000]
icmp_ln44         (icmp             ) [ 0000000000000000000111]
empty_11          (speclooptripcount) [ 0000000000000000000000]
j_4               (add              ) [ 0000000000000000000111]
br_ln44           (br               ) [ 0000000000000000000000]
icmp_ln47_1       (icmp             ) [ 0000000000000000000000]
and_ln47          (and              ) [ 0000000000000000000111]
br_ln47           (br               ) [ 0000000000000000000000]
zext_ln48         (zext             ) [ 0000000000000000000000]
add_ln48          (add              ) [ 0000000000000000000000]
zext_ln48_1       (zext             ) [ 0000000000000000000000]
arrayC_addr_2     (getelementptr    ) [ 0000000000000000000001]
empty_12          (specregionend    ) [ 0000000000000000000000]
br_ln42           (br               ) [ 0000100000000000000111]
arrayC_load       (load             ) [ 0000000000000000000000]
write_ln48        (write            ) [ 0000000000000000000000]
br_ln48           (br               ) [ 0000000000000000000000]
br_ln44           (br               ) [ 0000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiply_partB_2_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="arrayA_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayA/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="arrayB_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayB/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arrayC_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayC/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="nC_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mC_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="nA_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="A_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="B_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln48_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/21 "/>
</bind>
</comp>

<comp id="125" class="1004" name="arrayA_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="14" slack="0"/>
<pin id="129" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="arrayB_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="14" slack="0"/>
<pin id="135" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="arrayC_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="14" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln18/3 arrayA_load/6 arrayA_load_1/9 arrayA_load_2/12 arrayA_load_3/15 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="14" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln19/3 arrayB_load/6 arrayB_load_1/9 arrayB_load_2/12 arrayB_load_3/15 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="14" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln20/3 arrayC_load_1/7 store_ln36/9 arrayC_load_2/10 store_ln36/12 arrayC_load_3/13 store_ln36/15 arrayC_load_4/16 store_ln36/18 arrayC_load/20 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arrayC_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_addr_1/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arrayA_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="14" slack="0"/>
<pin id="174" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_addr_1/6 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arrayB_addr_1_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="14" slack="0"/>
<pin id="180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_addr_1/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arrayA_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="14" slack="0"/>
<pin id="188" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_addr_2/9 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arrayB_addr_2_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="14" slack="0"/>
<pin id="194" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_addr_2/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="arrayA_addr_3_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="14" slack="0"/>
<pin id="202" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_addr_3/12 "/>
</bind>
</comp>

<comp id="204" class="1004" name="arrayB_addr_3_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="14" slack="0"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_addr_3/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="arrayA_addr_4_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="14" slack="0"/>
<pin id="216" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_addr_4/15 "/>
</bind>
</comp>

<comp id="218" class="1004" name="arrayB_addr_4_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="14" slack="0"/>
<pin id="222" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_addr_4/15 "/>
</bind>
</comp>

<comp id="226" class="1004" name="arrayC_addr_2_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="14" slack="0"/>
<pin id="230" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_addr_2/20 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_0_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="1"/>
<pin id="236" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_0_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="phi_mul_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="1"/>
<pin id="247" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="phi_mul_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="14" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="j_0_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="1"/>
<pin id="259" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="j_0_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="1"/>
<pin id="270" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_1_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="279" class="1005" name="phi_mul1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="14" slack="1"/>
<pin id="281" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="phi_mul1_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="14" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/4 "/>
</bind>
</comp>

<comp id="291" class="1005" name="j_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="1"/>
<pin id="293" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="j_1_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="302" class="1005" name="k_0_0_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="1"/>
<pin id="304" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="k_0_0_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/6 "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_2_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_2_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/19 "/>
</bind>
</comp>

<comp id="325" class="1005" name="phi_mul3_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="1"/>
<pin id="327" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="phi_mul3_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="0"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/19 "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="1"/>
<pin id="339" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_2_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="7" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/20 "/>
</bind>
</comp>

<comp id="348" class="1005" name="reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_load arrayA_load_1 arrayA_load_2 arrayA_load_3 "/>
</bind>
</comp>

<comp id="352" class="1005" name="reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_load arrayB_load_1 arrayB_load_2 arrayB_load_3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36/8 mul_ln36_1/11 mul_ln36_2/14 mul_ln36_3/17 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln11_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="14" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln11_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln11_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="6" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln17_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln13_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln13_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="j_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln17_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="2"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="and_ln17_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln18_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln18_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="14" slack="1"/>
<pin id="421" dir="0" index="1" bw="7" slack="0"/>
<pin id="422" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln18_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln27_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="14" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln27_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln27_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="i_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln35_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="2"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln29_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln29_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="0" index="1" bw="6" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="j_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln35_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="3"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln35_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln36_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln36_4_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="1"/>
<pin id="491" dir="0" index="1" bw="7" slack="0"/>
<pin id="492" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_4/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln36_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="k_0_0_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_0_0_cast/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln31_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="0" index="1" bw="6" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln35_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="7" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="4"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_2/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="and_ln35_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_1/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln36_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="0"/>
<pin id="522" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln36_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln36_5_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="14" slack="2"/>
<pin id="530" dir="0" index="1" bw="7" slack="0"/>
<pin id="531" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_5/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln36_4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln36_5_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="14" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln36_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="0" index="1" bw="32" slack="1"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="or_ln31_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="3"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln31_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln35_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="7"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_3/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="and_ln35_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="4"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_2/9 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln36_6_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_6/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln36_7_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="0"/>
<pin id="574" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_7/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln36_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="14" slack="5"/>
<pin id="578" dir="0" index="1" bw="7" slack="0"/>
<pin id="579" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_7/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln36_8_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_8/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln36_9_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="14" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_9/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln36_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="1"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln31_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="6"/>
<pin id="598" dir="0" index="1" bw="3" slack="0"/>
<pin id="599" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_1/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln31_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln35_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="10"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_4/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="and_ln35_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="7"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_3/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln36_10_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_10/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln36_11_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_11/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln36_9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="8"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_9/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln36_12_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="14" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_12/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln36_13_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="14" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_13/12 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln36_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="0" index="1" bw="32" slack="1"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/15 "/>
</bind>
</comp>

<comp id="644" class="1004" name="or_ln31_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="9"/>
<pin id="646" dir="0" index="1" bw="3" slack="0"/>
<pin id="647" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_2/15 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln31_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="0"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/15 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln35_5_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="13"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_5/15 "/>
</bind>
</comp>

<comp id="659" class="1004" name="and_ln35_4_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="10"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_4/15 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln36_14_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_14/15 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln36_15_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="7" slack="0"/>
<pin id="670" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_15/15 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln36_11_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="14" slack="11"/>
<pin id="674" dir="0" index="1" bw="7" slack="0"/>
<pin id="675" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_11/15 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln36_16_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="14" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_16/15 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln36_17_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="14" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_17/15 "/>
</bind>
</comp>

<comp id="687" class="1004" name="add_ln36_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="0" index="1" bw="32" slack="1"/>
<pin id="690" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/18 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln31_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="12"/>
<pin id="694" dir="0" index="1" bw="4" slack="0"/>
<pin id="695" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/18 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln42_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="14" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/19 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln42_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="7" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/19 "/>
</bind>
</comp>

<comp id="708" class="1004" name="icmp_ln42_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="0"/>
<pin id="710" dir="0" index="1" bw="6" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/19 "/>
</bind>
</comp>

<comp id="714" class="1004" name="i_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="7" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/19 "/>
</bind>
</comp>

<comp id="720" class="1004" name="icmp_ln47_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="3"/>
<pin id="723" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/19 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln44_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/20 "/>
</bind>
</comp>

<comp id="729" class="1004" name="icmp_ln44_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="7" slack="0"/>
<pin id="731" dir="0" index="1" bw="6" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/20 "/>
</bind>
</comp>

<comp id="735" class="1004" name="j_4_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/20 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln47_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="7" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="4"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47_1/20 "/>
</bind>
</comp>

<comp id="746" class="1004" name="and_ln47_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/20 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln48_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/20 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln48_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="14" slack="1"/>
<pin id="757" dir="0" index="1" bw="7" slack="0"/>
<pin id="758" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/20 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln48_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="14" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/20 "/>
</bind>
</comp>

<comp id="766" class="1007" name="grp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="7" slack="0"/>
<pin id="768" dir="0" index="1" bw="14" slack="0"/>
<pin id="769" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="770" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln36_4/6 add_ln36_6/6 "/>
</bind>
</comp>

<comp id="774" class="1007" name="grp_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="7" slack="0"/>
<pin id="776" dir="0" index="1" bw="14" slack="0"/>
<pin id="777" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="778" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln36_5/9 add_ln36_8/9 "/>
</bind>
</comp>

<comp id="782" class="1007" name="grp_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="0"/>
<pin id="784" dir="0" index="1" bw="14" slack="0"/>
<pin id="785" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="786" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln36_6/12 add_ln36_10/12 "/>
</bind>
</comp>

<comp id="790" class="1007" name="grp_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="7" slack="0"/>
<pin id="792" dir="0" index="1" bw="14" slack="0"/>
<pin id="793" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="794" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln36_7/15 add_ln36_12/15 "/>
</bind>
</comp>

<comp id="798" class="1005" name="nC_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="2"/>
<pin id="800" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="805" class="1005" name="mC_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="812" class="1005" name="nA_read_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="4"/>
<pin id="814" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_ln11_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="14" slack="0"/>
<pin id="822" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="828" class="1005" name="i_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="7" slack="0"/>
<pin id="830" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln17_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="841" class="1005" name="j_3_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="7" slack="0"/>
<pin id="843" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln27_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="14" slack="0"/>
<pin id="851" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="857" class="1005" name="i_3_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="7" slack="0"/>
<pin id="859" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="icmp_ln35_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="1"/>
<pin id="864" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="870" class="1005" name="j_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="7" slack="0"/>
<pin id="872" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="875" class="1005" name="and_ln35_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln35 "/>
</bind>
</comp>

<comp id="883" class="1005" name="zext_ln36_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="14" slack="1"/>
<pin id="885" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="891" class="1005" name="arrayC_addr_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="14" slack="2"/>
<pin id="893" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="arrayC_addr_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="and_ln35_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="3"/>
<pin id="901" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="arrayA_addr_1_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="14" slack="1"/>
<pin id="905" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_addr_1 "/>
</bind>
</comp>

<comp id="908" class="1005" name="arrayB_addr_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="14" slack="1"/>
<pin id="910" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_addr_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="mul_ln36_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln36 "/>
</bind>
</comp>

<comp id="918" class="1005" name="arrayC_load_1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_load_1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="and_ln35_2_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="3"/>
<pin id="925" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="arrayA_addr_2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="14" slack="1"/>
<pin id="929" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_addr_2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="arrayB_addr_2_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="14" slack="1"/>
<pin id="934" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_addr_2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="mul_ln36_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln36_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="arrayC_load_2_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_load_2 "/>
</bind>
</comp>

<comp id="947" class="1005" name="and_ln35_3_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="3"/>
<pin id="949" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_3 "/>
</bind>
</comp>

<comp id="951" class="1005" name="arrayA_addr_3_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="14" slack="1"/>
<pin id="953" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_addr_3 "/>
</bind>
</comp>

<comp id="956" class="1005" name="arrayB_addr_3_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="14" slack="1"/>
<pin id="958" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_addr_3 "/>
</bind>
</comp>

<comp id="961" class="1005" name="mul_ln36_2_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln36_2 "/>
</bind>
</comp>

<comp id="966" class="1005" name="arrayC_load_3_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_load_3 "/>
</bind>
</comp>

<comp id="971" class="1005" name="and_ln35_4_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="3"/>
<pin id="973" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln35_4 "/>
</bind>
</comp>

<comp id="975" class="1005" name="arrayA_addr_4_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="14" slack="1"/>
<pin id="977" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_addr_4 "/>
</bind>
</comp>

<comp id="980" class="1005" name="arrayB_addr_4_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="14" slack="1"/>
<pin id="982" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_addr_4 "/>
</bind>
</comp>

<comp id="985" class="1005" name="mul_ln36_3_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln36_3 "/>
</bind>
</comp>

<comp id="990" class="1005" name="arrayC_load_4_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_load_4 "/>
</bind>
</comp>

<comp id="995" class="1005" name="add_ln31_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="7" slack="1"/>
<pin id="997" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="add_ln42_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="14" slack="0"/>
<pin id="1002" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="i_4_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="7" slack="0"/>
<pin id="1010" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="icmp_ln47_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="j_4_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="7" slack="0"/>
<pin id="1023" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="and_ln47_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="1"/>
<pin id="1028" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln47 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="arrayC_addr_2_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="14" slack="1"/>
<pin id="1032" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="58" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="58" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="74" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="56" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="106" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="125" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="112" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="131" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="137" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="157" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="336"><net_src comp="329" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="143" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="150" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="348" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="249" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="238" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="238" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="238" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="48" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="368" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="261" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="261" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="261" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="48" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="389" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="261" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="245" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="436"><net_src comp="283" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="40" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="272" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="272" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="272" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="438" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="295" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="295" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="42" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="295" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="48" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="459" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="295" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="279" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="503"><net_src comp="306" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="306" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="42" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="500" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="306" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="306" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="279" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="542"><net_src comp="539" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="547"><net_src comp="543" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="552"><net_src comp="302" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="48" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="548" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="548" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="279" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="572" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="590"><net_src comp="587" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="595"><net_src comp="591" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="600"><net_src comp="302" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="66" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="606" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="596" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="596" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="279" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="620" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="638"><net_src comp="635" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="643"><net_src comp="639" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="648"><net_src comp="302" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="68" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="644" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="644" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="279" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="668" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="691"><net_src comp="687" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="696"><net_src comp="302" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="70" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="329" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="40" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="318" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="318" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="42" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="318" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="48" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="704" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="341" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="341" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="42" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="341" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="48" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="725" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="754"><net_src comp="341" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="325" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="771"><net_src comp="520" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="40" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="766" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="779"><net_src comp="568" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="40" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="774" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="787"><net_src comp="616" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="40" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="782" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="795"><net_src comp="664" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="40" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="790" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="801"><net_src comp="88" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="804"><net_src comp="798" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="808"><net_src comp="94" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="815"><net_src comp="100" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="818"><net_src comp="812" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="819"><net_src comp="812" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="823"><net_src comp="362" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="831"><net_src comp="378" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="836"><net_src comp="384" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="844"><net_src comp="399" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="852"><net_src comp="432" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="860"><net_src comp="448" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="865"><net_src comp="454" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="873"><net_src comp="469" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="878"><net_src comp="480" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="886"><net_src comp="485" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="889"><net_src comp="883" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="890"><net_src comp="883" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="894"><net_src comp="164" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="902"><net_src comp="515" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="170" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="911"><net_src comp="176" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="916"><net_src comp="356" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="921"><net_src comp="157" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="926"><net_src comp="563" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="184" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="935"><net_src comp="190" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="940"><net_src comp="356" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="945"><net_src comp="157" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="950"><net_src comp="611" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="198" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="959"><net_src comp="204" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="964"><net_src comp="356" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="969"><net_src comp="157" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="974"><net_src comp="659" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="212" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="983"><net_src comp="218" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="988"><net_src comp="356" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="993"><net_src comp="157" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="998"><net_src comp="692" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1003"><net_src comp="698" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1011"><net_src comp="714" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1016"><net_src comp="720" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1024"><net_src comp="735" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1029"><net_src comp="746" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="226" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {21 }
 - Input state : 
	Port: multiply_partB_2 : A | {3 }
	Port: multiply_partB_2 : B | {3 }
	Port: multiply_partB_2 : nA | {1 }
	Port: multiply_partB_2 : mC | {1 }
	Port: multiply_partB_2 : nC | {1 }
  - Chain level:
	State 1
	State 2
		add_ln11 : 1
		zext_ln11 : 1
		icmp_ln11 : 1
		i : 1
		br_ln11 : 2
		icmp_ln17 : 2
	State 3
		zext_ln13 : 1
		icmp_ln13 : 1
		j_3 : 1
		br_ln13 : 2
		icmp_ln17_1 : 2
		and_ln17 : 3
		br_ln17 : 3
		zext_ln18 : 1
		add_ln18 : 2
		zext_ln18_1 : 3
		arrayA_addr : 4
		arrayB_addr : 4
		arrayC_addr : 4
		store_ln18 : 5
		store_ln19 : 5
		store_ln20 : 5
	State 4
		add_ln27 : 1
		zext_ln27 : 1
		icmp_ln27 : 1
		i_3 : 1
		br_ln27 : 2
		icmp_ln35 : 2
	State 5
		zext_ln29 : 1
		icmp_ln29 : 1
		j : 1
		br_ln29 : 2
		icmp_ln35_1 : 2
		and_ln35 : 3
		zext_ln36 : 1
		add_ln36_4 : 2
		zext_ln36_1 : 3
		arrayC_addr_1 : 4
	State 6
		k_0_0_cast : 1
		icmp_ln31 : 1
		br_ln31 : 2
		icmp_ln35_2 : 2
		and_ln35_1 : 3
		br_ln35 : 3
		zext_ln36_2 : 1
		zext_ln36_3 : 1
		add_ln36_5 : 2
		zext_ln36_4 : 3
		arrayA_addr_1 : 4
		mul_ln36_4 : 2
		add_ln36_6 : 3
		zext_ln36_5 : 4
		arrayB_addr_1 : 5
		arrayA_load : 5
		arrayB_load : 6
	State 7
	State 8
	State 9
		store_ln36 : 1
		icmp_ln35_3 : 1
		and_ln35_2 : 2
		br_ln35 : 2
		add_ln36_7 : 1
		zext_ln36_8 : 2
		arrayA_addr_2 : 3
		mul_ln36_5 : 1
		add_ln36_8 : 2
		zext_ln36_9 : 3
		arrayB_addr_2 : 4
		arrayA_load_1 : 4
		arrayB_load_1 : 5
	State 10
	State 11
	State 12
		store_ln36 : 1
		icmp_ln35_4 : 1
		and_ln35_3 : 2
		br_ln35 : 2
		add_ln36_9 : 1
		zext_ln36_12 : 2
		arrayA_addr_3 : 3
		mul_ln36_6 : 1
		add_ln36_10 : 2
		zext_ln36_13 : 3
		arrayB_addr_3 : 4
		arrayA_load_2 : 4
		arrayB_load_2 : 5
	State 13
	State 14
	State 15
		store_ln36 : 1
		icmp_ln35_5 : 1
		and_ln35_4 : 2
		br_ln35 : 2
		add_ln36_11 : 1
		zext_ln36_16 : 2
		arrayA_addr_4 : 3
		mul_ln36_7 : 1
		add_ln36_12 : 2
		zext_ln36_17 : 3
		arrayB_addr_4 : 4
		arrayA_load_3 : 4
		arrayB_load_3 : 5
	State 16
	State 17
	State 18
		store_ln36 : 1
	State 19
		add_ln42 : 1
		zext_ln42 : 1
		icmp_ln42 : 1
		i_4 : 1
		br_ln42 : 2
		icmp_ln47 : 2
	State 20
		zext_ln44 : 1
		icmp_ln44 : 1
		j_4 : 1
		br_ln44 : 2
		icmp_ln47_1 : 2
		and_ln47 : 3
		br_ln47 : 3
		zext_ln48 : 1
		add_ln48 : 2
		zext_ln48_1 : 3
		arrayC_addr_2 : 4
		arrayC_load : 5
	State 21
		write_ln48 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln11_fu_362     |    0    |    0    |    19   |
|          |         i_fu_378        |    0    |    0    |    15   |
|          |        j_3_fu_399       |    0    |    0    |    15   |
|          |     add_ln18_fu_419     |    0    |    0    |    19   |
|          |     add_ln27_fu_432     |    0    |    0    |    19   |
|          |        i_3_fu_448       |    0    |    0    |    15   |
|          |         j_fu_469        |    0    |    0    |    15   |
|          |    add_ln36_4_fu_489    |    0    |    0    |    19   |
|          |    add_ln36_5_fu_528    |    0    |    0    |    19   |
|          |     add_ln36_fu_543     |    0    |    0    |    39   |
|    add   |    add_ln36_7_fu_576    |    0    |    0    |    19   |
|          |    add_ln36_1_fu_591    |    0    |    0    |    39   |
|          |    add_ln36_9_fu_624    |    0    |    0    |    19   |
|          |    add_ln36_2_fu_639    |    0    |    0    |    39   |
|          |    add_ln36_11_fu_672   |    0    |    0    |    19   |
|          |    add_ln36_3_fu_687    |    0    |    0    |    39   |
|          |     add_ln31_fu_692     |    0    |    0    |    15   |
|          |     add_ln42_fu_698     |    0    |    0    |    19   |
|          |        i_4_fu_714       |    0    |    0    |    15   |
|          |        j_4_fu_735       |    0    |    0    |    15   |
|          |     add_ln48_fu_755     |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln11_fu_372    |    0    |    0    |    11   |
|          |     icmp_ln17_fu_384    |    0    |    0    |    18   |
|          |     icmp_ln13_fu_393    |    0    |    0    |    11   |
|          |    icmp_ln17_1_fu_405   |    0    |    0    |    18   |
|          |     icmp_ln27_fu_442    |    0    |    0    |    11   |
|          |     icmp_ln35_fu_454    |    0    |    0    |    18   |
|          |     icmp_ln29_fu_463    |    0    |    0    |    11   |
|          |    icmp_ln35_1_fu_475   |    0    |    0    |    18   |
|   icmp   |     icmp_ln31_fu_504    |    0    |    0    |    11   |
|          |    icmp_ln35_2_fu_510   |    0    |    0    |    18   |
|          |    icmp_ln35_3_fu_558   |    0    |    0    |    18   |
|          |    icmp_ln35_4_fu_606   |    0    |    0    |    18   |
|          |    icmp_ln35_5_fu_654   |    0    |    0    |    18   |
|          |     icmp_ln42_fu_708    |    0    |    0    |    11   |
|          |     icmp_ln47_fu_720    |    0    |    0    |    18   |
|          |     icmp_ln44_fu_729    |    0    |    0    |    11   |
|          |    icmp_ln47_1_fu_741   |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_356       |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln17_fu_410     |    0    |    0    |    2    |
|          |     and_ln35_fu_480     |    0    |    0    |    2    |
|          |    and_ln35_1_fu_515    |    0    |    0    |    2    |
|    and   |    and_ln35_2_fu_563    |    0    |    0    |    2    |
|          |    and_ln35_3_fu_611    |    0    |    0    |    2    |
|          |    and_ln35_4_fu_659    |    0    |    0    |    2    |
|          |     and_ln47_fu_746     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_766       |    1    |    0    |    0    |
|  muladd  |        grp_fu_774       |    1    |    0    |    0    |
|          |        grp_fu_782       |    1    |    0    |    0    |
|          |        grp_fu_790       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    nC_read_read_fu_88   |    0    |    0    |    0    |
|          |    mC_read_read_fu_94   |    0    |    0    |    0    |
|   read   |   nA_read_read_fu_100   |    0    |    0    |    0    |
|          |    A_read_read_fu_106   |    0    |    0    |    0    |
|          |    B_read_read_fu_112   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln48_write_fu_118 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln11_fu_368    |    0    |    0    |    0    |
|          |     zext_ln13_fu_389    |    0    |    0    |    0    |
|          |     zext_ln18_fu_415    |    0    |    0    |    0    |
|          |    zext_ln18_1_fu_425   |    0    |    0    |    0    |
|          |     zext_ln27_fu_438    |    0    |    0    |    0    |
|          |     zext_ln29_fu_459    |    0    |    0    |    0    |
|          |     zext_ln36_fu_485    |    0    |    0    |    0    |
|          |    zext_ln36_1_fu_495   |    0    |    0    |    0    |
|          |    k_0_0_cast_fu_500    |    0    |    0    |    0    |
|          |    zext_ln36_2_fu_520   |    0    |    0    |    0    |
|          |    zext_ln36_3_fu_524   |    0    |    0    |    0    |
|          |    zext_ln36_4_fu_534   |    0    |    0    |    0    |
|          |    zext_ln36_5_fu_539   |    0    |    0    |    0    |
|          |     zext_ln31_fu_554    |    0    |    0    |    0    |
|          |    zext_ln36_6_fu_568   |    0    |    0    |    0    |
|   zext   |    zext_ln36_7_fu_572   |    0    |    0    |    0    |
|          |    zext_ln36_8_fu_582   |    0    |    0    |    0    |
|          |    zext_ln36_9_fu_587   |    0    |    0    |    0    |
|          |    zext_ln31_1_fu_602   |    0    |    0    |    0    |
|          |   zext_ln36_10_fu_616   |    0    |    0    |    0    |
|          |   zext_ln36_11_fu_620   |    0    |    0    |    0    |
|          |   zext_ln36_12_fu_630   |    0    |    0    |    0    |
|          |   zext_ln36_13_fu_635   |    0    |    0    |    0    |
|          |    zext_ln31_2_fu_650   |    0    |    0    |    0    |
|          |   zext_ln36_14_fu_664   |    0    |    0    |    0    |
|          |   zext_ln36_15_fu_668   |    0    |    0    |    0    |
|          |   zext_ln36_16_fu_678   |    0    |    0    |    0    |
|          |   zext_ln36_17_fu_683   |    0    |    0    |    0    |
|          |     zext_ln42_fu_704    |    0    |    0    |    0    |
|          |     zext_ln44_fu_725    |    0    |    0    |    0    |
|          |     zext_ln48_fu_751    |    0    |    0    |    0    |
|          |    zext_ln48_1_fu_761   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      or_ln31_fu_548     |    0    |    0    |    0    |
|    or    |     or_ln31_1_fu_596    |    0    |    0    |    0    |
|          |     or_ln31_2_fu_644    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    7    |    0    |   742   |
|----------|-------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|arrayA|   32   |    0   |    0   |    0   |
|arrayB|   32   |    0   |    0   |    0   |
|arrayC|   32   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   96   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln11_reg_820   |   14   |
|   add_ln27_reg_849   |   14   |
|   add_ln31_reg_995   |    7   |
|   add_ln42_reg_1000  |   14   |
|  and_ln35_1_reg_899  |    1   |
|  and_ln35_2_reg_923  |    1   |
|  and_ln35_3_reg_947  |    1   |
|  and_ln35_4_reg_971  |    1   |
|   and_ln35_reg_875   |    1   |
|   and_ln47_reg_1026  |    1   |
| arrayA_addr_1_reg_903|   14   |
| arrayA_addr_2_reg_927|   14   |
| arrayA_addr_3_reg_951|   14   |
| arrayA_addr_4_reg_975|   14   |
| arrayB_addr_1_reg_908|   14   |
| arrayB_addr_2_reg_932|   14   |
| arrayB_addr_3_reg_956|   14   |
| arrayB_addr_4_reg_980|   14   |
| arrayC_addr_1_reg_891|   14   |
|arrayC_addr_2_reg_1030|   14   |
| arrayC_load_1_reg_918|   32   |
| arrayC_load_2_reg_942|   32   |
| arrayC_load_3_reg_966|   32   |
| arrayC_load_4_reg_990|   32   |
|      i_0_reg_234     |    7   |
|      i_1_reg_268     |    7   |
|      i_2_reg_314     |    7   |
|      i_3_reg_857     |    7   |
|     i_4_reg_1008     |    7   |
|       i_reg_828      |    7   |
|   icmp_ln17_reg_833  |    1   |
|   icmp_ln35_reg_862  |    1   |
|  icmp_ln47_reg_1013  |    1   |
|      j_0_reg_257     |    7   |
|      j_1_reg_291     |    7   |
|      j_2_reg_337     |    7   |
|      j_3_reg_841     |    7   |
|     j_4_reg_1021     |    7   |
|       j_reg_870      |    7   |
|     k_0_0_reg_302    |    7   |
|    mC_read_reg_805   |   32   |
|  mul_ln36_1_reg_937  |   32   |
|  mul_ln36_2_reg_961  |   32   |
|  mul_ln36_3_reg_985  |   32   |
|   mul_ln36_reg_913   |   32   |
|    nA_read_reg_812   |   32   |
|    nC_read_reg_798   |   32   |
|   phi_mul1_reg_279   |   14   |
|   phi_mul3_reg_325   |   14   |
|    phi_mul_reg_245   |   14   |
|        reg_348       |   32   |
|        reg_352       |   32   |
|   zext_ln36_reg_883  |   14   |
+----------------------+--------+
|         Total        |   761  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   9  |  14  |   126  ||    44   |
| grp_access_fu_150 |  p0  |   9  |  14  |   126  ||    44   |
| grp_access_fu_157 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_157 |  p1  |   5  |  32  |   160  ||    27   |
|  phi_mul_reg_245  |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul1_reg_279 |  p0  |   2  |  14  |   28   ||    9    |
|   k_0_0_reg_302   |  p0  |   2  |   7  |   14   ||    9    |
|  phi_mul3_reg_325 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_766    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_774    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_782    |  p1  |   2  |  14  |   28   ||    9    |
|     grp_fu_790    |  p1  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   678  || 21.9709 ||   208   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |    0   |   742  |    -   |
|   Memory  |   96   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   208  |    -   |
|  Register |    -   |    -   |    -   |   761  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   96   |    7   |   21   |   761  |   950  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
