// Seed: 2971081484
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output wire id_2,
    output tri id_3,
    input uwire id_4,
    input tri1 id_5
    , id_12,
    output supply1 id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wire id_10
);
  wire id_13;
  wire id_14;
  assign id_12[1] = id_5;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply0 id_4
);
  wire id_6;
  assign id_0 = 1;
  tri1 id_7;
  id_8(
      .id_0(id_4++), .id_1(id_3)
  ); module_0(
      id_0, id_0, id_3, id_0, id_4, id_4, id_0, id_3, id_3, id_1, id_4
  );
  wire id_9;
  always if (1) id_7 = 1'd0;
  nand (id_0, id_4, id_2, id_7, id_8, id_1, id_6);
endmodule
