                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divulong
                                      6 	.optsdcc -mmcs51 --model-huge
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl __divulong_PARM_2
                                     12 	.globl __divulong
                                     13 ;--------------------------------------------------------
                                     14 ; special function registers
                                     15 ;--------------------------------------------------------
                                     16 	.area RSEG    (ABS,DATA)
      000000                         17 	.org 0x0000
                                     18 ;--------------------------------------------------------
                                     19 ; special function bits
                                     20 ;--------------------------------------------------------
                                     21 	.area RSEG    (ABS,DATA)
      000000                         22 	.org 0x0000
                                     23 ;--------------------------------------------------------
                                     24 ; overlayable register banks
                                     25 ;--------------------------------------------------------
                                     26 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         27 	.ds 8
                                     28 ;--------------------------------------------------------
                                     29 ; internal ram data
                                     30 ;--------------------------------------------------------
                                     31 	.area DSEG    (DATA)
                                     32 ;--------------------------------------------------------
                                     33 ; overlayable items in internal ram
                                     34 ;--------------------------------------------------------
                                     35 	.area	OSEG    (OVR,DATA)
      000000                         36 __divulong_sloc0_1_0:
      000000                         37 	.ds 4
                                     38 ;--------------------------------------------------------
                                     39 ; indirectly addressable internal ram data
                                     40 ;--------------------------------------------------------
                                     41 	.area ISEG    (DATA)
                                     42 ;--------------------------------------------------------
                                     43 ; absolute internal ram data
                                     44 ;--------------------------------------------------------
                                     45 	.area IABS    (ABS,DATA)
                                     46 	.area IABS    (ABS,DATA)
                                     47 ;--------------------------------------------------------
                                     48 ; bit data
                                     49 ;--------------------------------------------------------
                                     50 	.area BSEG    (BIT)
                                     51 ;--------------------------------------------------------
                                     52 ; paged external ram data
                                     53 ;--------------------------------------------------------
                                     54 	.area PSEG    (PAG,XDATA)
                                     55 ;--------------------------------------------------------
                                     56 ; uninitialized external ram data
                                     57 ;--------------------------------------------------------
                                     58 	.area XSEG    (XDATA)
      000000                         59 __divulong_PARM_2:
      000000                         60 	.ds 4
      000004                         61 __divulong_x_65536_1:
      000004                         62 	.ds 4
      000008                         63 __divulong_reste_65536_2:
      000008                         64 	.ds 4
      00000C                         65 __divulong_c_65536_2:
      00000C                         66 	.ds 1
                                     67 ;--------------------------------------------------------
                                     68 ; absolute external ram data
                                     69 ;--------------------------------------------------------
                                     70 	.area XABS    (ABS,XDATA)
                                     71 ;--------------------------------------------------------
                                     72 ; initialized external ram data
                                     73 ;--------------------------------------------------------
                                     74 	.area XISEG   (XDATA)
                                     75 	.area HOME    (CODE)
                                     76 	.area GSINIT0 (CODE)
                                     77 	.area GSINIT1 (CODE)
                                     78 	.area GSINIT2 (CODE)
                                     79 	.area GSINIT3 (CODE)
                                     80 	.area GSINIT4 (CODE)
                                     81 	.area GSINIT5 (CODE)
                                     82 	.area GSINIT  (CODE)
                                     83 	.area GSFINAL (CODE)
                                     84 	.area CSEG    (CODE)
                                     85 ;--------------------------------------------------------
                                     86 ; global & static initialisations
                                     87 ;--------------------------------------------------------
                                     88 	.area HOME    (CODE)
                                     89 	.area GSINIT  (CODE)
                                     90 	.area GSFINAL (CODE)
                                     91 	.area GSINIT  (CODE)
                                     92 ;--------------------------------------------------------
                                     93 ; Home
                                     94 ;--------------------------------------------------------
                                     95 	.area HOME    (CODE)
                                     96 	.area HOME    (CODE)
                                     97 ;--------------------------------------------------------
                                     98 ; code
                                     99 ;--------------------------------------------------------
                                    100 	.area CSEG    (CODE)
                                    101 ;------------------------------------------------------------
                                    102 ;Allocation info for local variables in function '_divulong'
                                    103 ;------------------------------------------------------------
                                    104 ;y                         Allocated with name '__divulong_PARM_2'
                                    105 ;x                         Allocated with name '__divulong_x_65536_1'
                                    106 ;reste                     Allocated with name '__divulong_reste_65536_2'
                                    107 ;count                     Allocated with name '__divulong_count_65536_2'
                                    108 ;c                         Allocated with name '__divulong_c_65536_2'
                                    109 ;sloc0                     Allocated with name '__divulong_sloc0_1_0'
                                    110 ;------------------------------------------------------------
                                    111 ;	_divulong.c:337: _divulong (unsigned long x, unsigned long y) __SDCC_NONBANKED
                                    112 ;	-----------------------------------------
                                    113 ;	 function _divulong
                                    114 ;	-----------------------------------------
      000000                        115 __divulong:
                           000007   116 	ar7 = 0x07
                           000006   117 	ar6 = 0x06
                           000005   118 	ar5 = 0x05
                           000004   119 	ar4 = 0x04
                           000003   120 	ar3 = 0x03
                           000002   121 	ar2 = 0x02
                           000001   122 	ar1 = 0x01
                           000000   123 	ar0 = 0x00
      000000 AF 82            [24]  124 	mov	r7,dpl
      000002 AE 83            [24]  125 	mov	r6,dph
      000004 AD F0            [24]  126 	mov	r5,b
      000006 FC               [12]  127 	mov	r4,a
      000007 90r00r04         [24]  128 	mov	dptr,#__divulong_x_65536_1
      00000A EF               [12]  129 	mov	a,r7
      00000B F0               [24]  130 	movx	@dptr,a
      00000C EE               [12]  131 	mov	a,r6
      00000D A3               [24]  132 	inc	dptr
      00000E F0               [24]  133 	movx	@dptr,a
      00000F ED               [12]  134 	mov	a,r5
      000010 A3               [24]  135 	inc	dptr
      000011 F0               [24]  136 	movx	@dptr,a
      000012 EC               [12]  137 	mov	a,r4
      000013 A3               [24]  138 	inc	dptr
      000014 F0               [24]  139 	movx	@dptr,a
                                    140 ;	_divulong.c:339: unsigned long reste = 0L;
      000015 90r00r08         [24]  141 	mov	dptr,#__divulong_reste_65536_2
      000018 E4               [12]  142 	clr	a
      000019 F0               [24]  143 	movx	@dptr,a
      00001A A3               [24]  144 	inc	dptr
      00001B F0               [24]  145 	movx	@dptr,a
      00001C A3               [24]  146 	inc	dptr
      00001D F0               [24]  147 	movx	@dptr,a
      00001E A3               [24]  148 	inc	dptr
      00001F F0               [24]  149 	movx	@dptr,a
                                    150 ;	_divulong.c:343: do
      000020 90r00r00         [24]  151 	mov	dptr,#__divulong_PARM_2
      000023 E0               [24]  152 	movx	a,@dptr
      000024 FC               [12]  153 	mov	r4,a
      000025 A3               [24]  154 	inc	dptr
      000026 E0               [24]  155 	movx	a,@dptr
      000027 FD               [12]  156 	mov	r5,a
      000028 A3               [24]  157 	inc	dptr
      000029 E0               [24]  158 	movx	a,@dptr
      00002A FE               [12]  159 	mov	r6,a
      00002B A3               [24]  160 	inc	dptr
      00002C E0               [24]  161 	movx	a,@dptr
      00002D FF               [12]  162 	mov	r7,a
      00002E 7B 20            [12]  163 	mov	r3,#0x20
      000030                        164 00105$:
                                    165 ;	_divulong.c:346: c = MSB_SET(x);
      000030 C0 03            [24]  166 	push	ar3
      000032 90r00r04         [24]  167 	mov	dptr,#__divulong_x_65536_1
      000035 E0               [24]  168 	movx	a,@dptr
      000036 F8               [12]  169 	mov	r0,a
      000037 A3               [24]  170 	inc	dptr
      000038 E0               [24]  171 	movx	a,@dptr
      000039 F9               [12]  172 	mov	r1,a
      00003A A3               [24]  173 	inc	dptr
      00003B E0               [24]  174 	movx	a,@dptr
      00003C FA               [12]  175 	mov	r2,a
      00003D A3               [24]  176 	inc	dptr
      00003E E0               [24]  177 	movx	a,@dptr
      00003F FB               [12]  178 	mov	r3,a
      000040 90r00r0C         [24]  179 	mov	dptr,#__divulong_c_65536_2
      000043 23               [12]  180 	rl	a
      000044 54 01            [12]  181 	anl	a,#0x01
      000046 F0               [24]  182 	movx	@dptr,a
                                    183 ;	_divulong.c:347: x <<= 1;
      000047 E8               [12]  184 	mov	a,r0
      000048 28               [12]  185 	add	a,r0
      000049 F8               [12]  186 	mov	r0,a
      00004A E9               [12]  187 	mov	a,r1
      00004B 33               [12]  188 	rlc	a
      00004C F9               [12]  189 	mov	r1,a
      00004D EA               [12]  190 	mov	a,r2
      00004E 33               [12]  191 	rlc	a
      00004F FA               [12]  192 	mov	r2,a
      000050 EB               [12]  193 	mov	a,r3
      000051 33               [12]  194 	rlc	a
      000052 FB               [12]  195 	mov	r3,a
      000053 90r00r04         [24]  196 	mov	dptr,#__divulong_x_65536_1
      000056 E8               [12]  197 	mov	a,r0
      000057 F0               [24]  198 	movx	@dptr,a
      000058 E9               [12]  199 	mov	a,r1
      000059 A3               [24]  200 	inc	dptr
      00005A F0               [24]  201 	movx	@dptr,a
      00005B EA               [12]  202 	mov	a,r2
      00005C A3               [24]  203 	inc	dptr
      00005D F0               [24]  204 	movx	@dptr,a
      00005E EB               [12]  205 	mov	a,r3
      00005F A3               [24]  206 	inc	dptr
      000060 F0               [24]  207 	movx	@dptr,a
                                    208 ;	_divulong.c:348: reste <<= 1;
      000061 90r00r08         [24]  209 	mov	dptr,#__divulong_reste_65536_2
      000064 E0               [24]  210 	movx	a,@dptr
      000065 F8               [12]  211 	mov	r0,a
      000066 A3               [24]  212 	inc	dptr
      000067 E0               [24]  213 	movx	a,@dptr
      000068 F9               [12]  214 	mov	r1,a
      000069 A3               [24]  215 	inc	dptr
      00006A E0               [24]  216 	movx	a,@dptr
      00006B FA               [12]  217 	mov	r2,a
      00006C A3               [24]  218 	inc	dptr
      00006D E0               [24]  219 	movx	a,@dptr
      00006E FB               [12]  220 	mov	r3,a
      00006F E8               [12]  221 	mov	a,r0
      000070 28               [12]  222 	add	a,r0
      000071 F8               [12]  223 	mov	r0,a
      000072 E9               [12]  224 	mov	a,r1
      000073 33               [12]  225 	rlc	a
      000074 F9               [12]  226 	mov	r1,a
      000075 EA               [12]  227 	mov	a,r2
      000076 33               [12]  228 	rlc	a
      000077 FA               [12]  229 	mov	r2,a
      000078 EB               [12]  230 	mov	a,r3
      000079 33               [12]  231 	rlc	a
      00007A FB               [12]  232 	mov	r3,a
      00007B 90r00r08         [24]  233 	mov	dptr,#__divulong_reste_65536_2
      00007E E8               [12]  234 	mov	a,r0
      00007F F0               [24]  235 	movx	@dptr,a
      000080 E9               [12]  236 	mov	a,r1
      000081 A3               [24]  237 	inc	dptr
      000082 F0               [24]  238 	movx	@dptr,a
      000083 EA               [12]  239 	mov	a,r2
      000084 A3               [24]  240 	inc	dptr
      000085 F0               [24]  241 	movx	@dptr,a
      000086 EB               [12]  242 	mov	a,r3
      000087 A3               [24]  243 	inc	dptr
      000088 F0               [24]  244 	movx	@dptr,a
                                    245 ;	_divulong.c:349: if (c)
      000089 D0 03            [24]  246 	pop	ar3
      00008B 90r00r0C         [24]  247 	mov	dptr,#__divulong_c_65536_2
      00008E E0               [24]  248 	movx	a,@dptr
      00008F 60 08            [24]  249 	jz	00102$
                                    250 ;	_divulong.c:350: reste |= 1L;
      000091 90r00r08         [24]  251 	mov	dptr,#__divulong_reste_65536_2
      000094 E0               [24]  252 	movx	a,@dptr
      000095 43 E0 01         [24]  253 	orl	acc,#0x01
      000098 F0               [24]  254 	movx	@dptr,a
      000099                        255 00102$:
                                    256 ;	_divulong.c:352: if (reste >= y)
      000099 90r00r08         [24]  257 	mov	dptr,#__divulong_reste_65536_2
      00009C E0               [24]  258 	movx	a,@dptr
      00009D F5*00            [12]  259 	mov	__divulong_sloc0_1_0,a
      00009F A3               [24]  260 	inc	dptr
      0000A0 E0               [24]  261 	movx	a,@dptr
      0000A1 F5*01            [12]  262 	mov	(__divulong_sloc0_1_0 + 1),a
      0000A3 A3               [24]  263 	inc	dptr
      0000A4 E0               [24]  264 	movx	a,@dptr
      0000A5 F5*02            [12]  265 	mov	(__divulong_sloc0_1_0 + 2),a
      0000A7 A3               [24]  266 	inc	dptr
      0000A8 E0               [24]  267 	movx	a,@dptr
      0000A9 F5*03            [12]  268 	mov	(__divulong_sloc0_1_0 + 3),a
      0000AB C3               [12]  269 	clr	c
      0000AC E5*00            [12]  270 	mov	a,__divulong_sloc0_1_0
      0000AE 9C               [12]  271 	subb	a,r4
      0000AF E5*01            [12]  272 	mov	a,(__divulong_sloc0_1_0 + 1)
      0000B1 9D               [12]  273 	subb	a,r5
      0000B2 E5*02            [12]  274 	mov	a,(__divulong_sloc0_1_0 + 2)
      0000B4 9E               [12]  275 	subb	a,r6
      0000B5 E5*03            [12]  276 	mov	a,(__divulong_sloc0_1_0 + 3)
      0000B7 9F               [12]  277 	subb	a,r7
      0000B8 40 1F            [24]  278 	jc	00106$
                                    279 ;	_divulong.c:354: reste -= y;
      0000BA 90r00r08         [24]  280 	mov	dptr,#__divulong_reste_65536_2
      0000BD E5*00            [12]  281 	mov	a,__divulong_sloc0_1_0
      0000BF C3               [12]  282 	clr	c
      0000C0 9C               [12]  283 	subb	a,r4
      0000C1 F0               [24]  284 	movx	@dptr,a
      0000C2 E5*01            [12]  285 	mov	a,(__divulong_sloc0_1_0 + 1)
      0000C4 9D               [12]  286 	subb	a,r5
      0000C5 A3               [24]  287 	inc	dptr
      0000C6 F0               [24]  288 	movx	@dptr,a
      0000C7 E5*02            [12]  289 	mov	a,(__divulong_sloc0_1_0 + 2)
      0000C9 9E               [12]  290 	subb	a,r6
      0000CA A3               [24]  291 	inc	dptr
      0000CB F0               [24]  292 	movx	@dptr,a
      0000CC E5*03            [12]  293 	mov	a,(__divulong_sloc0_1_0 + 3)
      0000CE 9F               [12]  294 	subb	a,r7
      0000CF A3               [24]  295 	inc	dptr
      0000D0 F0               [24]  296 	movx	@dptr,a
                                    297 ;	_divulong.c:356: x |= 1L;
      0000D1 90r00r04         [24]  298 	mov	dptr,#__divulong_x_65536_1
      0000D4 E0               [24]  299 	movx	a,@dptr
      0000D5 43 E0 01         [24]  300 	orl	acc,#0x01
      0000D8 F0               [24]  301 	movx	@dptr,a
      0000D9                        302 00106$:
                                    303 ;	_divulong.c:359: while (--count);
      0000D9 1B               [12]  304 	dec	r3
      0000DA EB               [12]  305 	mov	a,r3
      0000DB 60 03            [24]  306 	jz	00129$
      0000DD 02r00r30         [24]  307 	ljmp	00105$
      0000E0                        308 00129$:
                                    309 ;	_divulong.c:360: return x;
      0000E0 90r00r04         [24]  310 	mov	dptr,#__divulong_x_65536_1
      0000E3 E0               [24]  311 	movx	a,@dptr
      0000E4 FC               [12]  312 	mov	r4,a
      0000E5 A3               [24]  313 	inc	dptr
      0000E6 E0               [24]  314 	movx	a,@dptr
      0000E7 FD               [12]  315 	mov	r5,a
      0000E8 A3               [24]  316 	inc	dptr
      0000E9 E0               [24]  317 	movx	a,@dptr
      0000EA FE               [12]  318 	mov	r6,a
      0000EB A3               [24]  319 	inc	dptr
      0000EC E0               [24]  320 	movx	a,@dptr
      0000ED 8C 82            [24]  321 	mov	dpl,r4
      0000EF 8D 83            [24]  322 	mov	dph,r5
      0000F1 8E F0            [24]  323 	mov	b,r6
                                    324 ;	_divulong.c:361: }
      0000F3 22               [24]  325 	ret
                                    326 	.area CSEG    (CODE)
                                    327 	.area CONST   (CODE)
                                    328 	.area XINIT   (CODE)
                                    329 	.area CABS    (ABS,CODE)
