#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 13 11:05:50 2024
# Process ID: 18824
# Current directory: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25532 C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.xpr
# Log file: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/vivado.log
# Journal file: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final\vivado.jou
# Running On        :TheMob
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency     :2496 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16849 MB
# Swap memory       :9126 MB
# Total Virtual     :25976 MB
# Available Virtual :8896 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1532.137 ; gain = 454.352
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe} \
  CONFIG.Write_Depth_A {21} \
] [get_ips blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
generate_target all [get_files  C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_2'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
export_ip_user_files -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_2_synth_1
launch_runs blk_mem_gen_2_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
[Wed Nov 13 11:11:12 2024] Launched blk_mem_gen_2_synth_1...
Run output will be captured here: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files -ipstatic_source_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/modelsim} {questa=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/questa} {riviera=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/riviera} {activehdl=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'control_path_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Data_Mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_Mem1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/DataMem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/mult_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj control_path_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/And_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/CLK_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/DEC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_8bit
INFO: [VRFC 10-311] analyzing module Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_2bit
INFO: [VRFC 10-311] analyzing module Adder_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K_Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOR_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Or_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Register_body.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SGT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SGT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SLT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_left
INFO: [VRFC 10-311] analyzing module MUX_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_arith
INFO: [VRFC 10-311] analyzing module MUX32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_logical
INFO: [VRFC 10-311] analyzing module MUX__32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Sub_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sub_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Xor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'R' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'W' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadIR' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadLMD' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WritePort' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WriteData' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldA' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldB' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelComp' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:33]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'oper' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'A' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:42]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ena' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:45]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'func1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'opcode1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:40]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_div
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Instr_decoder
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Adder_1bit
Compiling module xil_defaultlib.Adder_8bit
Compiling module xil_defaultlib.Adder_32bit
Compiling module xil_defaultlib.Sub_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.NOR_32bit
Compiling module xil_defaultlib.MUX_32_1
Compiling module xil_defaultlib.Shift_left_default
Compiling module xil_defaultlib.MUX__32_1
Compiling module xil_defaultlib.Shift_right_logical_default
Compiling module xil_defaultlib.MUX32_1
Compiling module xil_defaultlib.Shift_right_arith_default
Compiling module xil_defaultlib.INC_32bit
Compiling module xil_defaultlib.DEC_32bit
Compiling module xil_defaultlib.SLT_32bit
Compiling module xil_defaultlib.SGT_32bit
Compiling module xil_defaultlib.Adder_2bit
Compiling module xil_defaultlib.Adder_3bit
Compiling module xil_defaultlib.HAM_8bit
Compiling module xil_defaultlib.HAM_32bit
Compiling module xil_defaultlib.MUX_16_1
Compiling module xil_defaultlib.K_Alu
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MUX_4_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Control_path
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.control_path_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_path_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_path_tb_behav -key {Behavioral:sim_1:Functional:control_path_tb} -tclbatch {control_path_tb.tcl} -view {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg
source control_path_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.i1.single_port_brom.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.d1.single_port_bram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
    8
  255
  510
65026
65027
64518
 1018
 1019
 2038
 2039
 4078
 4079
 8158
 8159
16318
16319
32638
32639
65278
65279
65022
65023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_path_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1673.703 ; gain = 54.445
run 5000ns
$finish called at time : 1002 ns : File "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" Line 40
run 5000ns
64510
 1026
 1027
 2054
63482
63483
61430
61431
57326
57327
49118
49119
32702
32703
65406
65407
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Data_Mem_final.coe' provided. It will be converted relative to IP Instance files '../../../../Data_Mem_final.coe'
set_property CONFIG.Coe_File {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Data_Mem_final.coe} [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Data_Mem_final.coe' provided. It will be converted relative to IP Instance files '../../../../Data_Mem_final.coe'
generate_target all [get_files  C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_1
export_ip_user_files -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_1_synth_1

launch_runs blk_mem_gen_1_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_1
[Wed Nov 13 11:16:16 2024] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files -ipstatic_source_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/modelsim} {questa=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/questa} {riviera=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/riviera} {activehdl=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
run 5000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
set_property CONFIG.Coe_File {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe} [get_ips blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
generate_target all [get_files  C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_2'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
export_ip_user_files -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1

launch_runs blk_mem_gen_2_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
[Wed Nov 13 11:21:15 2024] Launched blk_mem_gen_2_synth_1...
Run output will be captured here: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files -ipstatic_source_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/modelsim} {questa=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/questa} {riviera=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/riviera} {activehdl=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ERROR: [Common 17-180] Spawn failed: No error
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe} \
  CONFIG.Write_Depth_A {24} \
] [get_ips blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
generate_target all [get_files  C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_2'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
export_ip_user_files -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1

launch_runs blk_mem_gen_2_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
ERROR: [Common 17-180] Spawn failed: No error
[Wed Nov 13 11:26:23 2024] Launched blk_mem_gen_2_synth_1...
Run output will be captured here: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Data_Mem_final.coe' provided. It will be converted relative to IP Instance files '../../../../Data_Mem_final.coe'
set_property CONFIG.Coe_File {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Data_Mem_final.coe} [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Data_Mem_final.coe' provided. It will be converted relative to IP Instance files '../../../../Data_Mem_final.coe'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'control_path_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Data_Mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_Mem1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/DataMem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/mult_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj control_path_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/And_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/CLK_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/DEC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_8bit
INFO: [VRFC 10-311] analyzing module Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_2bit
INFO: [VRFC 10-311] analyzing module Adder_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K_Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOR_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Or_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Register_body.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SGT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SGT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SLT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_left
INFO: [VRFC 10-311] analyzing module MUX_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_arith
INFO: [VRFC 10-311] analyzing module MUX32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_logical
INFO: [VRFC 10-311] analyzing module MUX__32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Sub_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sub_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Xor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'R' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'W' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadIR' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadLMD' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WritePort' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WriteData' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldA' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldB' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelComp' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:33]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'oper' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'A' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:42]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ena' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:45]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'func1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'opcode1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:40]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_div
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Instr_decoder
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Adder_1bit
Compiling module xil_defaultlib.Adder_8bit
Compiling module xil_defaultlib.Adder_32bit
Compiling module xil_defaultlib.Sub_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.NOR_32bit
Compiling module xil_defaultlib.MUX_32_1
Compiling module xil_defaultlib.Shift_left_default
Compiling module xil_defaultlib.MUX__32_1
Compiling module xil_defaultlib.Shift_right_logical_default
Compiling module xil_defaultlib.MUX32_1
Compiling module xil_defaultlib.Shift_right_arith_default
Compiling module xil_defaultlib.INC_32bit
Compiling module xil_defaultlib.DEC_32bit
Compiling module xil_defaultlib.SLT_32bit
Compiling module xil_defaultlib.SGT_32bit
Compiling module xil_defaultlib.Adder_2bit
Compiling module xil_defaultlib.Adder_3bit
Compiling module xil_defaultlib.HAM_8bit
Compiling module xil_defaultlib.HAM_32bit
Compiling module xil_defaultlib.MUX_16_1
Compiling module xil_defaultlib.K_Alu
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MUX_4_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Control_path
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.control_path_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_path_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1708.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_path_tb_behav -key {Behavioral:sim_1:Functional:control_path_tb} -tclbatch {control_path_tb.tcl} -view {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg
source control_path_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.i1.single_port_brom.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.d1.single_port_bram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
    8
  255
  510
65026
65027
64518
 1018
 2036
 4072
 8144
16288
32576
65152
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_path_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1708.711 ; gain = 0.000
run 5000ns
$finish called at time : 1002 ns : File "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" Line 40
run 5000ns
64768
64000
62464
62465
59394
 6142
12284
12285
24570
40966
16396
16397
32794
32742
32743
run 5000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
set_property CONFIG.Coe_File {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe} [get_ips blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
generate_target all [get_files  C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_2'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
export_ip_user_files -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1

launch_runs blk_mem_gen_2_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
[Wed Nov 13 11:36:17 2024] Launched blk_mem_gen_2_synth_1...
Run output will be captured here: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files -ipstatic_source_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/modelsim} {questa=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/questa} {riviera=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/riviera} {activehdl=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/simulate.log"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'control_path_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Data_Mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_Mem1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/DataMem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/mult_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj control_path_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/And_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/CLK_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/DEC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_8bit
INFO: [VRFC 10-311] analyzing module Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_2bit
INFO: [VRFC 10-311] analyzing module Adder_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K_Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOR_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Or_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Register_body.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SGT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SGT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SLT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_left
INFO: [VRFC 10-311] analyzing module MUX_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_arith
INFO: [VRFC 10-311] analyzing module MUX32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_logical
INFO: [VRFC 10-311] analyzing module MUX__32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Sub_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sub_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Xor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'R' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'W' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadIR' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadLMD' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WritePort' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WriteData' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldA' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldB' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelComp' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:33]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'oper' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'A' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:42]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ena' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:45]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'func1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'opcode1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:40]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_div
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Instr_decoder
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Adder_1bit
Compiling module xil_defaultlib.Adder_8bit
Compiling module xil_defaultlib.Adder_32bit
Compiling module xil_defaultlib.Sub_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.NOR_32bit
Compiling module xil_defaultlib.MUX_32_1
Compiling module xil_defaultlib.Shift_left_default
Compiling module xil_defaultlib.MUX__32_1
Compiling module xil_defaultlib.Shift_right_logical_default
Compiling module xil_defaultlib.MUX32_1
Compiling module xil_defaultlib.Shift_right_arith_default
Compiling module xil_defaultlib.INC_32bit
Compiling module xil_defaultlib.DEC_32bit
Compiling module xil_defaultlib.SLT_32bit
Compiling module xil_defaultlib.SGT_32bit
Compiling module xil_defaultlib.Adder_2bit
Compiling module xil_defaultlib.Adder_3bit
Compiling module xil_defaultlib.HAM_8bit
Compiling module xil_defaultlib.HAM_32bit
Compiling module xil_defaultlib.MUX_16_1
Compiling module xil_defaultlib.K_Alu
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MUX_4_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Control_path
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.control_path_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_path_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2047.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_path_tb_behav -key {Behavioral:sim_1:Functional:control_path_tb} -tclbatch {control_path_tb.tcl} -view {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg
source control_path_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.i1.single_port_brom.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.d1.single_port_bram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
    8
  255
  510
65026
65027
64518
 1018
 2036
 4072
 8144
16288
32576
65152
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_path_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2047.527 ; gain = 0.000
run 5000ns
$finish called at time : 1002 ns : File "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" Line 40
run 5000ns
64768
64000
62464
59392
53248
40960
40961
16386
49150
49151
32766
32770
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
set_property CONFIG.Coe_File {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe} [get_ips blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
generate_target all [get_files  C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_2'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
export_ip_user_files -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1

launch_runs blk_mem_gen_2_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
[Wed Nov 13 11:42:02 2024] Launched blk_mem_gen_2_synth_1...
Run output will be captured here: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files -ipstatic_source_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/modelsim} {questa=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/questa} {riviera=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/riviera} {activehdl=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'control_path_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Data_Mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_Mem1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/DataMem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/mult_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj control_path_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/And_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/CLK_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/DEC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_8bit
INFO: [VRFC 10-311] analyzing module Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_2bit
INFO: [VRFC 10-311] analyzing module Adder_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K_Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOR_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Or_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Register_body.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SGT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SGT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SLT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_left
INFO: [VRFC 10-311] analyzing module MUX_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_arith
INFO: [VRFC 10-311] analyzing module MUX32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_logical
INFO: [VRFC 10-311] analyzing module MUX__32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Sub_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sub_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Xor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'R' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'W' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadIR' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadLMD' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WritePort' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WriteData' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldA' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldB' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelComp' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:33]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'oper' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'A' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:42]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ena' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:45]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'func1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'opcode1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:40]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_div
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Instr_decoder
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Adder_1bit
Compiling module xil_defaultlib.Adder_8bit
Compiling module xil_defaultlib.Adder_32bit
Compiling module xil_defaultlib.Sub_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.NOR_32bit
Compiling module xil_defaultlib.MUX_32_1
Compiling module xil_defaultlib.Shift_left_default
Compiling module xil_defaultlib.MUX__32_1
Compiling module xil_defaultlib.Shift_right_logical_default
Compiling module xil_defaultlib.MUX32_1
Compiling module xil_defaultlib.Shift_right_arith_default
Compiling module xil_defaultlib.INC_32bit
Compiling module xil_defaultlib.DEC_32bit
Compiling module xil_defaultlib.SLT_32bit
Compiling module xil_defaultlib.SGT_32bit
Compiling module xil_defaultlib.Adder_2bit
Compiling module xil_defaultlib.Adder_3bit
Compiling module xil_defaultlib.HAM_8bit
Compiling module xil_defaultlib.HAM_32bit
Compiling module xil_defaultlib.MUX_16_1
Compiling module xil_defaultlib.K_Alu
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MUX_4_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Control_path
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.control_path_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_path_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2047.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_path_tb_behav -key {Behavioral:sim_1:Functional:control_path_tb} -tclbatch {control_path_tb.tcl} -view {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg
source control_path_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.i1.single_port_brom.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.d1.single_port_bram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
    8
  255
  510
 1020
 2040
 4080
 8160
16320
32640
65280
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_path_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2047.527 ; gain = 0.000
run 5000ns
$finish called at time : 1002 ns : File "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" Line 40
run 5000ns
65024
64512
63488
61440
57344
49152
49153
32770
    4
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Data_Mem_final.coe' provided. It will be converted relative to IP Instance files '../../../../Data_Mem_final.coe'
set_property CONFIG.Coe_File {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Data_Mem_final.coe} [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Data_Mem_final.coe' provided. It will be converted relative to IP Instance files '../../../../Data_Mem_final.coe'
generate_target all [get_files  C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_1
export_ip_user_files -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_1_synth_1

launch_runs blk_mem_gen_1_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_1
[Wed Nov 13 11:45:39 2024] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files -ipstatic_source_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/modelsim} {questa=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/questa} {riviera=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/riviera} {activehdl=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'control_path_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Data_Mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_Mem1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/DataMem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/mult_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj control_path_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/And_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/CLK_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/DEC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_8bit
INFO: [VRFC 10-311] analyzing module Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_2bit
INFO: [VRFC 10-311] analyzing module Adder_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K_Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOR_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Or_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Register_body.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SGT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SGT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SLT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_left
INFO: [VRFC 10-311] analyzing module MUX_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_arith
INFO: [VRFC 10-311] analyzing module MUX32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_logical
INFO: [VRFC 10-311] analyzing module MUX__32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Sub_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sub_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Xor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'R' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'W' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadIR' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadLMD' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WritePort' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WriteData' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldA' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldB' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelComp' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:33]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'oper' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'A' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:42]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ena' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:45]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'func1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'opcode1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:40]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_div
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Instr_decoder
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Adder_1bit
Compiling module xil_defaultlib.Adder_8bit
Compiling module xil_defaultlib.Adder_32bit
Compiling module xil_defaultlib.Sub_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.NOR_32bit
Compiling module xil_defaultlib.MUX_32_1
Compiling module xil_defaultlib.Shift_left_default
Compiling module xil_defaultlib.MUX__32_1
Compiling module xil_defaultlib.Shift_right_logical_default
Compiling module xil_defaultlib.MUX32_1
Compiling module xil_defaultlib.Shift_right_arith_default
Compiling module xil_defaultlib.INC_32bit
Compiling module xil_defaultlib.DEC_32bit
Compiling module xil_defaultlib.SLT_32bit
Compiling module xil_defaultlib.SGT_32bit
Compiling module xil_defaultlib.Adder_2bit
Compiling module xil_defaultlib.Adder_3bit
Compiling module xil_defaultlib.HAM_8bit
Compiling module xil_defaultlib.HAM_32bit
Compiling module xil_defaultlib.MUX_16_1
Compiling module xil_defaultlib.K_Alu
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MUX_4_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Control_path
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.control_path_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_path_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2047.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_path_tb_behav -key {Behavioral:sim_1:Functional:control_path_tb} -tclbatch {control_path_tb.tcl} -view {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg
source control_path_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.i1.single_port_brom.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.d1.single_port_bram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
    8
    7
   14
   28
   56
  112
  224
  448
  896
 1792
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_path_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2047.527 ; gain = 0.000
run 5000ns
$finish called at time : 1002 ns : File "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" Line 40
run 5000ns
 3584
 7168
14336
28672
57344
49152
49153
32770
    4
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
set_property CONFIG.Coe_File {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe} [get_ips blk_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Mult_instr3.coe' provided. It will be converted relative to IP Instance files '../../../../Mult_instr3.coe'
generate_target all [get_files  C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_2'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
export_ip_user_files -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1

launch_runs blk_mem_gen_2_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_2
[Wed Nov 13 11:51:57 2024] Launched blk_mem_gen_2_synth_1...
Run output will be captured here: C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.runs/blk_mem_gen_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files -ipstatic_source_dir C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/modelsim} {questa=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/questa} {riviera=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/riviera} {activehdl=C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'control_path_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Data_Mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_Mem1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/DataMem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/mult_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj control_path_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/And_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/CLK_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/DEC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_8bit
INFO: [VRFC 10-311] analyzing module Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_2bit
INFO: [VRFC 10-311] analyzing module Adder_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K_Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOR_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Or_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Register_body.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SGT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SGT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SLT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_left
INFO: [VRFC 10-311] analyzing module MUX_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_arith
INFO: [VRFC 10-311] analyzing module MUX32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_logical
INFO: [VRFC 10-311] analyzing module MUX__32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Sub_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sub_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Xor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'R' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'W' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadIR' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadLMD' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WritePort' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WriteData' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldA' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldB' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelComp' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:33]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'oper' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'A' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:42]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ena' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:45]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'func1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'opcode1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:40]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_div
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Instr_decoder
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Adder_1bit
Compiling module xil_defaultlib.Adder_8bit
Compiling module xil_defaultlib.Adder_32bit
Compiling module xil_defaultlib.Sub_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.NOR_32bit
Compiling module xil_defaultlib.MUX_32_1
Compiling module xil_defaultlib.Shift_left_default
Compiling module xil_defaultlib.MUX__32_1
Compiling module xil_defaultlib.Shift_right_logical_default
Compiling module xil_defaultlib.MUX32_1
Compiling module xil_defaultlib.Shift_right_arith_default
Compiling module xil_defaultlib.INC_32bit
Compiling module xil_defaultlib.DEC_32bit
Compiling module xil_defaultlib.SLT_32bit
Compiling module xil_defaultlib.SGT_32bit
Compiling module xil_defaultlib.Adder_2bit
Compiling module xil_defaultlib.Adder_3bit
Compiling module xil_defaultlib.HAM_8bit
Compiling module xil_defaultlib.HAM_32bit
Compiling module xil_defaultlib.MUX_16_1
Compiling module xil_defaultlib.K_Alu
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MUX_4_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Control_path
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.control_path_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_path_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2047.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "control_path_tb_behav -key {Behavioral:sim_1:Functional:control_path_tb} -tclbatch {control_path_tb.tcl} -view {C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/control_path_tb_behav.wcfg
source control_path_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.i1.single_port_brom.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.d1.single_port_bram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
    8
    7
   14
   28
   56
  112
  224
  448
  896
 1792
INFO: [USF-XSim-96] XSim completed. Design snapshot 'control_path_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2047.527 ; gain = 0.000
run 5000ns
$finish called at time : 1002 ns : File "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" Line 40
run 5000ns
 3584
 7168
14336
28672
57344
49152
32768
    0
    1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'control_path_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Data_Mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_Mem1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/DataMem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Instr_mem_final.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/mult_instr1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Mult_instr2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim/Div_instr2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj control_path_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/And_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/CLK_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/DEC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_8bit
INFO: [VRFC 10-311] analyzing module Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_2bit
INFO: [VRFC 10-311] analyzing module Adder_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K_Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOR_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Or_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Register_body.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SGT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SGT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SLT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_left
INFO: [VRFC 10-311] analyzing module MUX_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_arith
INFO: [VRFC 10-311] analyzing module MUX32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_logical
INFO: [VRFC 10-311] analyzing module MUX__32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Sub_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sub_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Xor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2047.527 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'R' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'W' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadIR' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadLMD' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WritePort' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WriteData' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldA' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldB' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelComp' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:33]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'oper' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'A' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:42]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ena' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:45]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'func1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'opcode1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:40]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_div
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Instr_decoder
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Adder_1bit
Compiling module xil_defaultlib.Adder_8bit
Compiling module xil_defaultlib.Adder_32bit
Compiling module xil_defaultlib.Sub_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.NOR_32bit
Compiling module xil_defaultlib.MUX_32_1
Compiling module xil_defaultlib.Shift_left_default
Compiling module xil_defaultlib.MUX__32_1
Compiling module xil_defaultlib.Shift_right_logical_default
Compiling module xil_defaultlib.MUX32_1
Compiling module xil_defaultlib.Shift_right_arith_default
Compiling module xil_defaultlib.INC_32bit
Compiling module xil_defaultlib.DEC_32bit
Compiling module xil_defaultlib.SLT_32bit
Compiling module xil_defaultlib.SGT_32bit
Compiling module xil_defaultlib.Adder_2bit
Compiling module xil_defaultlib.Adder_3bit
Compiling module xil_defaultlib.HAM_8bit
Compiling module xil_defaultlib.HAM_32bit
Compiling module xil_defaultlib.MUX_16_1
Compiling module xil_defaultlib.K_Alu
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MUX_4_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Control_path
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.control_path_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_path_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2047.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2047.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.i1.single_port_brom.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.d1.single_port_bram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
    X
    X
    X
    X
    X
    X
    X
    X
    X
    X
    X
    X
    X
    X
    X
    X
    X
    X
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2047.527 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Control_path.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sim_1\new\control_path_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\SATHVIK\OneDrive\Desktop\Integrated_ALU_final\Integrated_ALU_final.srcs\sources_1\new\Top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj control_path_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/And_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/CLK_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/DEC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAM_8bit
INFO: [VRFC 10-311] analyzing module Adder_1bit
INFO: [VRFC 10-311] analyzing module Adder_2bit
INFO: [VRFC 10-311] analyzing module Adder_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INC_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K_Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOR_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/NOT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Or_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Register_body.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SGT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SGT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/SLT_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_left
INFO: [VRFC 10-311] analyzing module MUX_32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_arith
INFO: [VRFC 10-311] analyzing module MUX32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Shift_right_logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_right_logical
INFO: [VRFC 10-311] analyzing module MUX__32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Sub_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sub_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Xor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Xor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'control_path_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'en2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'R' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'W' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'RW2' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadIR' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LoadLMD' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WritePort' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WriteData' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldA' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ldB' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelComp' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SelPC' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:52]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'RW1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:33]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'oper' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/KAlu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/INC_32bit.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/HAM_32bit.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'A' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:42]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ena' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:45]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'func1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'opcode1' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/Top_module.v:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:40]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'sel' [C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sources_1/new/main.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_div
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.Instr_decoder
Compiling module xil_defaultlib.MUX_2_1
Compiling module xil_defaultlib.Register_bank
Compiling module xil_defaultlib.Adder_1bit
Compiling module xil_defaultlib.Adder_8bit
Compiling module xil_defaultlib.Adder_32bit
Compiling module xil_defaultlib.Sub_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.NOT_32bit
Compiling module xil_defaultlib.NOR_32bit
Compiling module xil_defaultlib.MUX_32_1
Compiling module xil_defaultlib.Shift_left_default
Compiling module xil_defaultlib.MUX__32_1
Compiling module xil_defaultlib.Shift_right_logical_default
Compiling module xil_defaultlib.MUX32_1
Compiling module xil_defaultlib.Shift_right_arith_default
Compiling module xil_defaultlib.INC_32bit
Compiling module xil_defaultlib.DEC_32bit
Compiling module xil_defaultlib.SLT_32bit
Compiling module xil_defaultlib.SGT_32bit
Compiling module xil_defaultlib.Adder_2bit
Compiling module xil_defaultlib.Adder_3bit
Compiling module xil_defaultlib.HAM_8bit
Compiling module xil_defaultlib.HAM_32bit
Compiling module xil_defaultlib.MUX_16_1
Compiling module xil_defaultlib.K_Alu
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MUX_4_1
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.Control_path
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.control_path_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot control_path_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2047.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2047.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.i1.single_port_brom.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module control_path_tb.t1.m.d1.single_port_bram.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
    0
65531
65526
65531
65526
65531
65526
65531
65526
65531
65526
65531
65526
65531
65526
65531
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2047.527 ; gain = 0.000
run 5000ns
$finish called at time : 1002 ns : File "C:/Users/SATHVIK/OneDrive/Desktop/Integrated_ALU_final/Integrated_ALU_final.srcs/sim_1/new/control_path_tb.v" Line 42
run 5000ns
65526
65531
65526
65531
65526
65531
65526
65531
65526
65531
65527
65532
65529
65534
65533
    2
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 12:03:18 2024...
