|Block1
pc_bus <= weimingling:inst3.PC_BUS
reset => weimingling:inst3.reset
reset => CX:inst2.reset
reset => CX:inst2.clk
reset => ACC:inst10.reset
reset => BX:inst8.reset
reset => MDR:inst5.reset
reset => mainStore:inst.reset
reset => MAR:inst6.reset
reset => kong:inst16.RESET
CP => weimingling:inst3.clk
CP => ACC:inst10.clk
CP => BX:inst8.clk
CP => ir:inst9.clk
CP => MDR:inst5.clk
CP => mainStore:inst.clk
CP => MAR:inst6.clk
CP => pc:inst7.clk
CP => kong:inst16.CLK
load_mar <= weimingling:inst3.LOAD_MAR
MenR <= weimingling:inst3.M_R
load_acc <= weimingling:inst3.LOAD_ACC
acc_bus <= <GND>
LOAD_CX <= weimingling:inst3.LOAD_CX
PWBZ <= alu:inst12.z
load_pc <= weimingling:inst3.LOAD_PC
load_ir <= weimingling:inst3.LOAD_IR
mdr_bus <= weimingling:inst3.MDR_BUS
a[0] <= Sel_Q:inst15.output[0]
a[1] <= Sel_Q:inst15.output[1]
a[2] <= Sel_Q:inst15.output[2]
a[3] <= Sel_Q:inst15.output[3]
a[4] <= Sel_Q:inst15.output[4]
a[5] <= Sel_Q:inst15.output[5]
a[6] <= Sel_Q:inst15.output[6]
a[7] <= Sel_Q:inst15.output[7]
ACC_INPUT1[0] <= Sel_ACC:inst11.output[0]
ACC_INPUT1[1] <= Sel_ACC:inst11.output[1]
ACC_INPUT1[2] <= Sel_ACC:inst11.output[2]
ACC_INPUT1[3] <= Sel_ACC:inst11.output[3]
ACC_INPUT1[4] <= Sel_ACC:inst11.output[4]
ACC_INPUT1[5] <= Sel_ACC:inst11.output[5]
ACC_INPUT1[6] <= Sel_ACC:inst11.output[6]
ACC_INPUT1[7] <= Sel_ACC:inst11.output[7]
ACC_OUTPUT[0] <= ACC:inst10.ACC_output[0]
ACC_OUTPUT[1] <= ACC:inst10.ACC_output[1]
ACC_OUTPUT[2] <= ACC:inst10.ACC_output[2]
ACC_OUTPUT[3] <= ACC:inst10.ACC_output[3]
ACC_OUTPUT[4] <= ACC:inst10.ACC_output[4]
ACC_OUTPUT[5] <= ACC:inst10.ACC_output[5]
ACC_OUTPUT[6] <= ACC:inst10.ACC_output[6]
ACC_OUTPUT[7] <= ACC:inst10.ACC_output[7]
addr[0] <= pc:inst7.addr[0]
addr[1] <= pc:inst7.addr[1]
addr[2] <= pc:inst7.addr[2]
addr[3] <= pc:inst7.addr[3]
addr[4] <= pc:inst7.addr[4]
addr[5] <= pc:inst7.addr[5]
addr[6] <= pc:inst7.addr[6]
addr[7] <= pc:inst7.addr[7]
b[0] <= ACC:inst10.ACC_output[0]
b[1] <= ACC:inst10.ACC_output[1]
b[2] <= ACC:inst10.ACC_output[2]
b[3] <= ACC:inst10.ACC_output[3]
b[4] <= ACC:inst10.ACC_output[4]
b[5] <= ACC:inst10.ACC_output[5]
b[6] <= ACC:inst10.ACC_output[6]
b[7] <= ACC:inst10.ACC_output[7]
BX_OUTPUT1[0] <= BX:inst8.Bx_output[0]
BX_OUTPUT1[1] <= BX:inst8.Bx_output[1]
BX_OUTPUT1[2] <= BX:inst8.Bx_output[2]
BX_OUTPUT1[3] <= BX:inst8.Bx_output[3]
BX_OUTPUT1[4] <= BX:inst8.Bx_output[4]
BX_OUTPUT1[5] <= BX:inst8.Bx_output[5]
BX_OUTPUT1[6] <= BX:inst8.Bx_output[6]
BX_OUTPUT1[7] <= BX:inst8.Bx_output[7]
command[0] <= ir:inst9.command[0]
command[1] <= ir:inst9.command[1]
command[2] <= ir:inst9.command[2]
con[0] <= weimingling:inst3.SEL_Q[0]
con[1] <= weimingling:inst3.SEL_Q[1]
cout[0] <= alu:inst12.cout[0]
cout[1] <= alu:inst12.cout[1]
cout[2] <= alu:inst12.cout[2]
cout[3] <= alu:inst12.cout[3]
cout[4] <= alu:inst12.cout[4]
cout[5] <= alu:inst12.cout[5]
cout[6] <= alu:inst12.cout[6]
cout[7] <= alu:inst12.cout[7]
CX_INPUT[0] <= Sel_C:inst14.output[0]
CX_INPUT[1] <= Sel_C:inst14.output[1]
CX_INPUT[2] <= Sel_C:inst14.output[2]
CX_INPUT[3] <= Sel_C:inst14.output[3]
CX_INPUT[4] <= Sel_C:inst14.output[4]
CX_INPUT[5] <= Sel_C:inst14.output[5]
CX_INPUT[6] <= Sel_C:inst14.output[6]
CX_INPUT[7] <= Sel_C:inst14.output[7]
CX_OUTPUT[0] <= CX:inst2.CX_output[0]
CX_OUTPUT[1] <= CX:inst2.CX_output[1]
CX_OUTPUT[2] <= CX:inst2.CX_output[2]
CX_OUTPUT[3] <= CX:inst2.CX_output[3]
CX_OUTPUT[4] <= CX:inst2.CX_output[4]
CX_OUTPUT[5] <= CX:inst2.CX_output[5]
CX_OUTPUT[6] <= CX:inst2.CX_output[6]
CX_OUTPUT[7] <= CX:inst2.CX_output[7]
data[0] <= zongxian:inst1.data[0]
data[1] <= zongxian:inst1.data[1]
data[2] <= zongxian:inst1.data[2]
data[3] <= zongxian:inst1.data[3]
data[4] <= zongxian:inst1.data[4]
data[5] <= zongxian:inst1.data[5]
data[6] <= zongxian:inst1.data[6]
data[7] <= zongxian:inst1.data[7]
DataOut[0] <= mainStore:inst.DataOut[0]
DataOut[1] <= mainStore:inst.DataOut[1]
DataOut[2] <= mainStore:inst.DataOut[2]
DataOut[3] <= mainStore:inst.DataOut[3]
DataOut[4] <= mainStore:inst.DataOut[4]
DataOut[5] <= mainStore:inst.DataOut[5]
DataOut[6] <= mainStore:inst.DataOut[6]
DataOut[7] <= mainStore:inst.DataOut[7]
ir[0] <= zongxian:inst1.data[0]
ir[1] <= zongxian:inst1.data[1]
ir[2] <= zongxian:inst1.data[2]
ir[3] <= zongxian:inst1.data[3]
ir[4] <= zongxian:inst1.data[4]
ir[5] <= zongxian:inst1.data[5]
ir[6] <= zongxian:inst1.data[6]
ir[7] <= zongxian:inst1.data[7]
MARout[0] <= MAR:inst6.MAR_output[0]
MARout[1] <= MAR:inst6.MAR_output[1]
MARout[2] <= MAR:inst6.MAR_output[2]
MARout[3] <= MAR:inst6.MAR_output[3]
MARout[4] <= MAR:inst6.MAR_output[4]
MARout[5] <= MAR:inst6.MAR_output[5]
MARout[6] <= MAR:inst6.MAR_output[6]
MARout[7] <= MAR:inst6.MAR_output[7]
MDR_OUTPUT[0] <= MDR:inst5.MDR_output[0]
MDR_OUTPUT[1] <= MDR:inst5.MDR_output[1]
MDR_OUTPUT[2] <= MDR:inst5.MDR_output[2]
MDR_OUTPUT[3] <= MDR:inst5.MDR_output[3]
MDR_OUTPUT[4] <= MDR:inst5.MDR_output[4]
MDR_OUTPUT[5] <= MDR:inst5.MDR_output[5]
MDR_OUTPUT[6] <= MDR:inst5.MDR_output[6]
MDR_OUTPUT[7] <= MDR:inst5.MDR_output[7]
sel_c[0] <= weimingling:inst3.SEL_C[0]
sel_c[1] <= weimingling:inst3.SEL_C[1]
Sel_c_a[0] <= alu:inst12.cout[0]
Sel_c_a[1] <= alu:inst12.cout[1]
Sel_c_a[2] <= alu:inst12.cout[2]
Sel_c_a[3] <= alu:inst12.cout[3]
Sel_c_a[4] <= alu:inst12.cout[4]
Sel_c_a[5] <= alu:inst12.cout[5]
Sel_c_a[6] <= alu:inst12.cout[6]
Sel_c_a[7] <= alu:inst12.cout[7]
Sel_data[0] <= weimingling:inst3.SEL_DATA[0]
Sel_data[1] <= weimingling:inst3.SEL_DATA[1]
sign[0] <= weimingling:inst3.sign[0]
sign[1] <= weimingling:inst3.sign[1]
STATE[0] <= kong:inst16.ADDRESS[0]
STATE[1] <= kong:inst16.ADDRESS[1]
STATE[2] <= kong:inst16.ADDRESS[2]
STATE[3] <= kong:inst16.ADDRESS[3]
STATE[4] <= kong:inst16.ADDRESS[4]


|Block1|weimingling:inst3
input[0] => Mux37.IN15
input[0] => Mux36.IN15
input[0] => Mux35.IN15
input[0] => Mux34.IN15
input[0] => Mux33.IN15
input[0] => Mux32.IN15
input[0] => Mux31.IN15
input[0] => Mux30.IN15
input[0] => Mux29.IN15
input[0] => Mux28.IN15
input[0] => Mux27.IN15
input[0] => Mux26.IN15
input[0] => Mux25.IN15
input[0] => Mux24.IN15
input[0] => Mux23.IN15
input[0] => Mux22.IN15
input[0] => Mux21.IN15
input[0] => Mux20.IN15
input[0] => Mux19.IN15
input[0] => Mux18.IN15
input[0] => Mux17.IN15
input[0] => Mux16.IN15
input[0] => Mux15.IN15
input[0] => Mux14.IN15
input[0] => Mux13.IN15
input[0] => Mux12.IN15
input[0] => Mux11.IN15
input[0] => Mux10.IN15
input[0] => Mux9.IN15
input[0] => Mux8.IN15
input[0] => Mux7.IN15
input[0] => Mux6.IN15
input[0] => Mux5.IN15
input[0] => Mux4.IN15
input[0] => Mux3.IN15
input[0] => Mux2.IN15
input[0] => Mux1.IN15
input[0] => Mux0.IN15
input[1] => Mux37.IN14
input[1] => Mux36.IN14
input[1] => Mux35.IN14
input[1] => Mux34.IN14
input[1] => Mux33.IN14
input[1] => Mux32.IN14
input[1] => Mux31.IN14
input[1] => Mux30.IN14
input[1] => Mux29.IN14
input[1] => Mux28.IN14
input[1] => Mux27.IN14
input[1] => Mux26.IN14
input[1] => Mux25.IN14
input[1] => Mux24.IN14
input[1] => Mux23.IN14
input[1] => Mux22.IN14
input[1] => Mux21.IN14
input[1] => Mux20.IN14
input[1] => Mux19.IN14
input[1] => Mux18.IN14
input[1] => Mux17.IN14
input[1] => Mux16.IN14
input[1] => Mux15.IN14
input[1] => Mux14.IN14
input[1] => Mux13.IN14
input[1] => Mux12.IN14
input[1] => Mux11.IN14
input[1] => Mux10.IN14
input[1] => Mux9.IN14
input[1] => Mux8.IN14
input[1] => Mux7.IN14
input[1] => Mux6.IN14
input[1] => Mux5.IN14
input[1] => Mux4.IN14
input[1] => Mux3.IN14
input[1] => Mux2.IN14
input[1] => Mux1.IN14
input[1] => Mux0.IN14
input[2] => Mux37.IN13
input[2] => Mux36.IN13
input[2] => Mux35.IN13
input[2] => Mux34.IN13
input[2] => Mux33.IN13
input[2] => Mux32.IN13
input[2] => Mux31.IN13
input[2] => Mux30.IN13
input[2] => Mux29.IN13
input[2] => Mux28.IN13
input[2] => Mux27.IN13
input[2] => Mux26.IN13
input[2] => Mux25.IN13
input[2] => Mux24.IN13
input[2] => Mux23.IN13
input[2] => Mux22.IN13
input[2] => Mux21.IN13
input[2] => Mux20.IN13
input[2] => Mux19.IN13
input[2] => Mux18.IN13
input[2] => Mux17.IN13
input[2] => Mux16.IN13
input[2] => Mux15.IN13
input[2] => Mux14.IN13
input[2] => Mux13.IN13
input[2] => Mux12.IN13
input[2] => Mux11.IN13
input[2] => Mux10.IN13
input[2] => Mux9.IN13
input[2] => Mux8.IN13
input[2] => Mux7.IN13
input[2] => Mux6.IN13
input[2] => Mux5.IN13
input[2] => Mux4.IN13
input[2] => Mux3.IN13
input[2] => Mux2.IN13
input[2] => Mux1.IN13
input[2] => Mux0.IN13
input[3] => Mux37.IN12
input[3] => Mux36.IN12
input[3] => Mux35.IN12
input[3] => Mux34.IN12
input[3] => Mux33.IN12
input[3] => Mux32.IN12
input[3] => Mux31.IN12
input[3] => Mux30.IN12
input[3] => Mux29.IN12
input[3] => Mux28.IN12
input[3] => Mux27.IN12
input[3] => Mux26.IN12
input[3] => Mux25.IN12
input[3] => Mux24.IN12
input[3] => Mux23.IN12
input[3] => Mux22.IN12
input[3] => Mux21.IN12
input[3] => Mux20.IN12
input[3] => Mux19.IN12
input[3] => Mux18.IN12
input[3] => Mux17.IN12
input[3] => Mux16.IN12
input[3] => Mux15.IN12
input[3] => Mux14.IN12
input[3] => Mux13.IN12
input[3] => Mux12.IN12
input[3] => Mux11.IN12
input[3] => Mux10.IN12
input[3] => Mux9.IN12
input[3] => Mux8.IN12
input[3] => Mux7.IN12
input[3] => Mux6.IN12
input[3] => Mux5.IN12
input[3] => Mux4.IN12
input[3] => Mux3.IN12
input[3] => Mux2.IN12
input[3] => Mux1.IN12
input[3] => Mux0.IN12
input[4] => Mux37.IN11
input[4] => Mux36.IN11
input[4] => Mux35.IN11
input[4] => Mux34.IN11
input[4] => Mux33.IN11
input[4] => Mux32.IN11
input[4] => Mux31.IN11
input[4] => Mux30.IN11
input[4] => Mux29.IN11
input[4] => Mux28.IN11
input[4] => Mux27.IN11
input[4] => Mux26.IN11
input[4] => Mux25.IN11
input[4] => Mux24.IN11
input[4] => Mux23.IN11
input[4] => Mux22.IN11
input[4] => Mux21.IN11
input[4] => Mux20.IN11
input[4] => Mux19.IN11
input[4] => Mux18.IN11
input[4] => Mux17.IN11
input[4] => Mux16.IN11
input[4] => Mux15.IN11
input[4] => Mux14.IN11
input[4] => Mux13.IN11
input[4] => Mux12.IN11
input[4] => Mux11.IN11
input[4] => Mux10.IN11
input[4] => Mux9.IN11
input[4] => Mux8.IN11
input[4] => Mux7.IN11
input[4] => Mux6.IN11
input[4] => Mux5.IN11
input[4] => Mux4.IN11
input[4] => Mux3.IN11
input[4] => Mux2.IN11
input[4] => Mux1.IN11
input[4] => Mux0.IN11
reset => ALUOP~4.OUTPUTSELECT
reset => ALUOP~3.OUTPUTSELECT
reset => ALUOP~2.OUTPUTSELECT
reset => ALUOP~1.OUTPUTSELECT
reset => ALUOP~0.OUTPUTSELECT
reset => SEL_Q~1.OUTPUTSELECT
reset => SEL_Q~0.OUTPUTSELECT
reset => SEL_F~1.OUTPUTSELECT
reset => SEL_F~0.OUTPUTSELECT
reset => SEL_DATA~1.OUTPUTSELECT
reset => SEL_DATA~0.OUTPUTSELECT
reset => SEL_C~1.OUTPUTSELECT
reset => SEL_C~0.OUTPUTSELECT
reset => SEL_ACC~1.OUTPUTSELECT
reset => SEL_ACC~0.OUTPUTSELECT
reset => ACC_BUS~0.OUTPUTSELECT
reset => ADDER_BUS~0.OUTPUTSELECT
reset => MDR_BUS~0.OUTPUTSELECT
reset => M_W~0.OUTPUTSELECT
reset => M_R~0.OUTPUTSELECT
reset => INC_PC~0.OUTPUTSELECT
reset => INC_BX~0.OUTPUTSELECT
reset => LOAD_PC~0.OUTPUTSELECT
reset => LOAD_MDR~0.OUTPUTSELECT
reset => LOAD_MAR~0.OUTPUTSELECT
reset => LOAD_IR~0.OUTPUTSELECT
reset => LOAD_CX~0.OUTPUTSELECT
reset => LOAD_BX~0.OUTPUTSELECT
reset => LOAD_ACC~0.OUTPUTSELECT
reset => PC_BUS~0.OUTPUTSELECT
reset => BX_BUS~0.OUTPUTSELECT
reset => sign~1.OUTPUTSELECT
reset => sign~0.OUTPUTSELECT
reset => output~4.OUTPUTSELECT
reset => output~3.OUTPUTSELECT
reset => output~2.OUTPUTSELECT
reset => output~1.OUTPUTSELECT
reset => output~0.OUTPUTSELECT
clk => ~NO_FANOUT~
BX_BUS <= BX_BUS~0.DB_MAX_OUTPUT_PORT_TYPE
PC_BUS <= PC_BUS~0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_ACC <= LOAD_ACC~0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_BX <= LOAD_BX~0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_CX <= LOAD_CX~0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_IR <= LOAD_IR~0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MAR <= LOAD_MAR~0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MDR <= LOAD_MDR~0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_PC <= LOAD_PC~0.DB_MAX_OUTPUT_PORT_TYPE
INC_BX <= INC_BX~0.DB_MAX_OUTPUT_PORT_TYPE
INC_PC <= INC_PC~0.DB_MAX_OUTPUT_PORT_TYPE
M_R <= M_R~0.DB_MAX_OUTPUT_PORT_TYPE
M_W <= M_W~0.DB_MAX_OUTPUT_PORT_TYPE
MDR_BUS <= MDR_BUS~0.DB_MAX_OUTPUT_PORT_TYPE
ADDER_BUS <= ADDER_BUS~0.DB_MAX_OUTPUT_PORT_TYPE
ACC_BUS <= ACC_BUS~0.DB_MAX_OUTPUT_PORT_TYPE
SEL_ACC[0] <= SEL_ACC~1.DB_MAX_OUTPUT_PORT_TYPE
SEL_ACC[1] <= SEL_ACC~0.DB_MAX_OUTPUT_PORT_TYPE
SEL_C[0] <= SEL_C~1.DB_MAX_OUTPUT_PORT_TYPE
SEL_C[1] <= SEL_C~0.DB_MAX_OUTPUT_PORT_TYPE
SEL_DATA[0] <= SEL_DATA~1.DB_MAX_OUTPUT_PORT_TYPE
SEL_DATA[1] <= SEL_DATA~0.DB_MAX_OUTPUT_PORT_TYPE
SEL_F[0] <= SEL_F~1.DB_MAX_OUTPUT_PORT_TYPE
SEL_F[1] <= SEL_F~0.DB_MAX_OUTPUT_PORT_TYPE
SEL_Q[0] <= SEL_Q~1.DB_MAX_OUTPUT_PORT_TYPE
SEL_Q[1] <= SEL_Q~0.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[0] <= ALUOP~4.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[1] <= ALUOP~3.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[2] <= ALUOP~2.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[3] <= ALUOP~1.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[4] <= ALUOP~0.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= output~4.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~3.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~2.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~1.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~0.DB_MAX_OUTPUT_PORT_TYPE
sign[0] <= sign~1.DB_MAX_OUTPUT_PORT_TYPE
sign[1] <= sign~0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|kong:inst16
IR[0] => Equal8.IN5
IR[0] => Equal7.IN5
IR[0] => Equal6.IN5
IR[0] => Equal5.IN5
IR[0] => Equal4.IN5
IR[0] => Equal3.IN5
IR[0] => Equal2.IN5
IR[1] => Equal8.IN4
IR[1] => Equal7.IN4
IR[1] => Equal6.IN4
IR[1] => Equal5.IN4
IR[1] => Equal4.IN4
IR[1] => Equal3.IN4
IR[1] => Equal2.IN4
IR[2] => Equal8.IN3
IR[2] => Equal7.IN3
IR[2] => Equal6.IN3
IR[2] => Equal5.IN3
IR[2] => Equal4.IN3
IR[2] => Equal3.IN3
IR[2] => Equal2.IN3
PSW => ADDRESS~38.DATAB
RESET => ADDRESS[4]~reg0.ACLR
RESET => ADDRESS[3]~reg0.ACLR
RESET => ADDRESS[2]~reg0.ACLR
RESET => ADDRESS[1]~reg0.ACLR
RESET => ADDRESS[0]~reg0.ACLR
CLK => ADDRESS[4]~reg0.CLK
CLK => ADDRESS[3]~reg0.CLK
CLK => ADDRESS[2]~reg0.CLK
CLK => ADDRESS[1]~reg0.CLK
CLK => ADDRESS[0]~reg0.CLK
output[0] => ADDRESS~49.DATAB
output[1] => ADDRESS~48.DATAB
output[2] => ADDRESS~47.DATAB
output[3] => ADDRESS~46.DATAB
output[4] => ADDRESS~45.DATAB
sign[0] => Equal9.IN3
sign[0] => Equal1.IN3
sign[0] => Equal0.IN3
sign[1] => Equal9.IN2
sign[1] => Equal1.IN2
sign[1] => Equal0.IN2
ADDRESS[0] <= ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[1] <= ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[2] <= ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[3] <= ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[4] <= ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|alu:inst12
selects[0] => Mux21.IN36
selects[0] => Mux20.IN36
selects[0] => Mux19.IN36
selects[0] => Mux18.IN36
selects[0] => Mux17.IN36
selects[0] => Mux16.IN36
selects[0] => Mux15.IN36
selects[0] => Mux14.IN36
selects[0] => Mux13.IN36
selects[0] => Mux12.IN36
selects[0] => Mux11.IN28
selects[0] => Mux10.IN28
selects[0] => Mux9.IN28
selects[0] => Mux8.IN28
selects[0] => Mux7.IN28
selects[0] => Mux6.IN28
selects[0] => Mux5.IN28
selects[0] => Mux0.IN28
selects[0] => Mux3.IN36
selects[0] => Mux4.IN36
selects[1] => Mux21.IN35
selects[1] => Mux20.IN35
selects[1] => Mux19.IN35
selects[1] => Mux18.IN35
selects[1] => Mux17.IN35
selects[1] => Mux16.IN35
selects[1] => Mux15.IN35
selects[1] => Mux14.IN35
selects[1] => Mux13.IN35
selects[1] => Mux12.IN35
selects[1] => Mux11.IN27
selects[1] => Mux10.IN27
selects[1] => Mux9.IN27
selects[1] => Mux8.IN27
selects[1] => Mux7.IN27
selects[1] => Mux6.IN27
selects[1] => Mux5.IN27
selects[1] => Mux0.IN27
selects[1] => Mux3.IN35
selects[1] => Mux4.IN35
selects[2] => Mux21.IN34
selects[2] => Mux20.IN34
selects[2] => Mux19.IN34
selects[2] => Mux18.IN34
selects[2] => Mux17.IN34
selects[2] => Mux16.IN34
selects[2] => Mux15.IN34
selects[2] => Mux14.IN34
selects[2] => Mux13.IN34
selects[2] => Mux12.IN34
selects[2] => Mux11.IN26
selects[2] => Mux10.IN26
selects[2] => Mux9.IN26
selects[2] => Mux8.IN26
selects[2] => Mux7.IN26
selects[2] => Mux6.IN26
selects[2] => Mux5.IN26
selects[2] => Mux0.IN26
selects[2] => Mux3.IN34
selects[2] => Mux4.IN34
selects[3] => Mux21.IN33
selects[3] => Mux20.IN33
selects[3] => Mux19.IN33
selects[3] => Mux18.IN33
selects[3] => Mux17.IN33
selects[3] => Mux16.IN33
selects[3] => Mux15.IN33
selects[3] => Mux14.IN33
selects[3] => Mux13.IN33
selects[3] => Mux12.IN33
selects[3] => Mux11.IN25
selects[3] => Mux10.IN25
selects[3] => Mux9.IN25
selects[3] => Mux8.IN25
selects[3] => Mux7.IN25
selects[3] => Mux6.IN25
selects[3] => Mux5.IN25
selects[3] => Mux0.IN25
selects[3] => Mux1.IN5
selects[3] => Mux2.IN4
selects[3] => Mux3.IN33
selects[3] => Mux4.IN33
selects[4] => Mux21.IN32
selects[4] => Mux20.IN32
selects[4] => Mux19.IN32
selects[4] => Mux18.IN32
selects[4] => Mux17.IN32
selects[4] => Mux16.IN32
selects[4] => Mux15.IN32
selects[4] => Mux14.IN32
selects[4] => Mux13.IN32
selects[4] => Mux12.IN32
selects[4] => Mux11.IN24
selects[4] => Mux10.IN24
selects[4] => Mux9.IN24
selects[4] => Mux8.IN24
selects[4] => Mux7.IN24
selects[4] => Mux6.IN24
selects[4] => Mux5.IN24
selects[4] => Mux0.IN24
selects[4] => Mux1.IN4
selects[4] => Mux2.IN3
selects[4] => Mux3.IN32
selects[4] => Mux4.IN32
a[0] => cout~41.IN0
a[0] => cout~33.IN0
a[0] => cout~25.IN0
a[0] => cout~17.IN0
a[0] => cout~9.IN0
a[0] => Add4.IN8
a[0] => Add2.IN16
a[0] => Add1.IN16
a[0] => Add0.IN16
a[0] => Mux0.IN1
a[1] => cout~42.IN0
a[1] => cout~34.IN0
a[1] => cout~26.IN0
a[1] => cout~18.IN0
a[1] => cout~10.IN0
a[1] => Add4.IN7
a[1] => Add2.IN15
a[1] => Add1.IN15
a[1] => Add0.IN15
a[1] => Mux5.IN1
a[2] => cout~43.IN0
a[2] => cout~35.IN0
a[2] => cout~27.IN0
a[2] => cout~19.IN0
a[2] => cout~11.IN0
a[2] => Add4.IN6
a[2] => Add2.IN14
a[2] => Add1.IN14
a[2] => Add0.IN14
a[2] => Mux6.IN1
a[3] => cout~44.IN0
a[3] => cout~36.IN0
a[3] => cout~28.IN0
a[3] => cout~20.IN0
a[3] => cout~12.IN0
a[3] => Add4.IN5
a[3] => Add2.IN13
a[3] => Add1.IN13
a[3] => Add0.IN13
a[3] => Mux7.IN1
a[4] => cout~45.IN0
a[4] => cout~37.IN0
a[4] => cout~29.IN0
a[4] => cout~21.IN0
a[4] => cout~13.IN0
a[4] => Add4.IN4
a[4] => Add2.IN12
a[4] => Add1.IN12
a[4] => Add0.IN12
a[4] => Mux8.IN1
a[5] => cout~46.IN0
a[5] => cout~38.IN0
a[5] => cout~30.IN0
a[5] => cout~22.IN0
a[5] => cout~14.IN0
a[5] => Add4.IN3
a[5] => Add2.IN11
a[5] => Add1.IN11
a[5] => Add0.IN11
a[5] => Mux9.IN1
a[6] => cout~47.IN0
a[6] => cout~39.IN0
a[6] => cout~31.IN0
a[6] => cout~23.IN0
a[6] => cout~15.IN0
a[6] => Add4.IN2
a[6] => Add2.IN10
a[6] => Add1.IN10
a[6] => Add0.IN10
a[6] => Mux10.IN1
a[7] => cout~48.IN0
a[7] => cout~40.IN0
a[7] => cout~32.IN0
a[7] => cout~24.IN0
a[7] => cout~16.IN0
a[7] => o~11.IN1
a[7] => Add4.IN1
a[7] => Add2.IN9
a[7] => Add1.IN9
a[7] => Add0.IN9
a[7] => o~5.IN0
a[7] => o~0.IN0
a[7] => o~2.IN0
a[7] => o~7.IN0
a[7] => o~10.IN1
a[7] => Mux11.IN1
b[0] => cout~41.IN1
b[0] => cout~33.IN1
b[0] => cout~25.IN1
b[0] => cout~17.IN1
b[0] => cout~9.IN1
b[0] => Add4.IN16
b[0] => Add2.IN8
b[1] => cout~42.IN1
b[1] => cout~34.IN1
b[1] => cout~26.IN1
b[1] => cout~18.IN1
b[1] => cout~10.IN1
b[1] => Add4.IN15
b[1] => Add2.IN7
b[2] => cout~43.IN1
b[2] => cout~35.IN1
b[2] => cout~27.IN1
b[2] => cout~19.IN1
b[2] => cout~11.IN1
b[2] => Add4.IN14
b[2] => Add2.IN6
b[3] => cout~44.IN1
b[3] => cout~36.IN1
b[3] => cout~28.IN1
b[3] => cout~20.IN1
b[3] => cout~12.IN1
b[3] => Add4.IN13
b[3] => Add2.IN5
b[4] => cout~45.IN1
b[4] => cout~37.IN1
b[4] => cout~29.IN1
b[4] => cout~21.IN1
b[4] => cout~13.IN1
b[4] => Add4.IN12
b[4] => Add2.IN4
b[5] => cout~46.IN1
b[5] => cout~38.IN1
b[5] => cout~30.IN1
b[5] => cout~22.IN1
b[5] => cout~14.IN1
b[5] => Add4.IN11
b[5] => Add2.IN3
b[6] => cout~47.IN1
b[6] => cout~39.IN1
b[6] => cout~31.IN1
b[6] => cout~23.IN1
b[6] => cout~15.IN1
b[6] => Add4.IN10
b[6] => Add2.IN2
b[7] => cout~48.IN1
b[7] => cout~40.IN1
b[7] => cout~32.IN1
b[7] => cout~24.IN1
b[7] => cout~16.IN1
b[7] => Add4.IN9
b[7] => o~7.IN1
b[7] => o~0.IN1
b[7] => Add2.IN1
b[7] => o~2.IN1
b[7] => o~5.IN1
cout[0] <= cout[0]~1.DB_MAX_OUTPUT_PORT_TYPE
cout[1] <= cout[1]~2.DB_MAX_OUTPUT_PORT_TYPE
cout[2] <= cout[2]~3.DB_MAX_OUTPUT_PORT_TYPE
cout[3] <= cout[3]~4.DB_MAX_OUTPUT_PORT_TYPE
cout[4] <= cout[4]~5.DB_MAX_OUTPUT_PORT_TYPE
cout[5] <= cout[5]~6.DB_MAX_OUTPUT_PORT_TYPE
cout[6] <= cout[6]~7.DB_MAX_OUTPUT_PORT_TYPE
cout[7] <= cout[7]~8.DB_MAX_OUTPUT_PORT_TYPE
c <= c$latch.DB_MAX_OUTPUT_PORT_TYPE
s <= result[8].DB_MAX_OUTPUT_PORT_TYPE
o <= o$latch.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|Sel_Q:inst15
ina[0] => output[0]~0.DATAB
ina[1] => output[1]~2.DATAB
ina[2] => output[2]~4.DATAB
ina[3] => output[3]~6.DATAB
ina[4] => output[4]~8.DATAB
ina[5] => output[5]~10.DATAB
ina[6] => output[6]~12.DATAB
ina[7] => output[7]~14.DATAB
inb[0] => output[0]~0.DATAA
inb[1] => output[1]~2.DATAA
inb[2] => output[2]~4.DATAA
inb[3] => output[3]~6.DATAA
inb[4] => output[4]~8.DATAA
inb[5] => output[5]~10.DATAA
inb[6] => output[6]~12.DATAA
inb[7] => output[7]~14.DATAA
con[0] => Equal0.IN1
con[0] => Equal1.IN0
con[1] => Equal0.IN0
con[1] => Equal1.IN1
output[0] <= output[0]~1.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~3.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~7.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~9.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~11.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~13.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~16.DB_MAX_OUTPUT_PORT_TYPE


|Block1|CX:inst2
reset => reg[7].ACLR
reset => reg[6].ACLR
reset => reg[5].ACLR
reset => reg[4].ACLR
reset => reg[3].ACLR
reset => reg[2].ACLR
reset => reg[1].ACLR
reset => reg[0].ACLR
clk => reg[7].CLK
clk => reg[6].CLK
clk => reg[5].CLK
clk => reg[4].CLK
clk => reg[3].CLK
clk => reg[2].CLK
clk => reg[1].CLK
clk => reg[0].CLK
Load_CX => reg[0].ENA
Load_CX => reg[1].ENA
Load_CX => reg[2].ENA
Load_CX => reg[3].ENA
Load_CX => reg[4].ENA
Load_CX => reg[5].ENA
Load_CX => reg[6].ENA
Load_CX => reg[7].ENA
CX_input[0] => reg[0].DATAIN
CX_input[1] => reg[1].DATAIN
CX_input[2] => reg[2].DATAIN
CX_input[3] => reg[3].DATAIN
CX_input[4] => reg[4].DATAIN
CX_input[5] => reg[5].DATAIN
CX_input[6] => reg[6].DATAIN
CX_input[7] => reg[7].DATAIN
CX_output[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
CX_output[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
CX_output[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
CX_output[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
CX_output[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
CX_output[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
CX_output[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
CX_output[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE


|Block1|Sel_C:inst14
ina[0] => output[0]~0.DATAB
ina[1] => output[1]~2.DATAB
ina[2] => output[2]~4.DATAB
ina[3] => output[3]~6.DATAB
ina[4] => output[4]~8.DATAB
ina[5] => output[5]~10.DATAB
ina[6] => output[6]~12.DATAB
ina[7] => output[7]~14.DATAB
inb[0] => output[0]~0.DATAA
inb[1] => output[1]~2.DATAA
inb[2] => output[2]~4.DATAA
inb[3] => output[3]~6.DATAA
inb[4] => output[4]~8.DATAA
inb[5] => output[5]~10.DATAA
inb[6] => output[6]~12.DATAA
inb[7] => output[7]~14.DATAA
con[0] => Equal0.IN1
con[0] => Equal1.IN0
con[1] => Equal0.IN0
con[1] => Equal1.IN1
output[0] <= output[0]~1.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~3.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~7.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~9.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~11.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~13.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~16.DB_MAX_OUTPUT_PORT_TYPE


|Block1|zongxian:inst1
adder_bus => data[7]$latch.ACLR
adder_bus => data[6]$latch.ACLR
adder_bus => data[5]$latch.ACLR
adder_bus => data[4]~27.IN0
adder_bus => data[4]~26.OUTPUTSELECT
adder_bus => data[3]~23.OUTPUTSELECT
adder_bus => data[2]~20.OUTPUTSELECT
adder_bus => data[1]~17.OUTPUTSELECT
adder_bus => data[0]~14.OUTPUTSELECT
MDR_bus => data[7]~32.IN0
MDR_bus => data[7]~31.OUTPUTSELECT
MDR_bus => data[6]~29.OUTPUTSELECT
MDR_bus => data[5]~28.OUTPUTSELECT
MDR_bus => data[4]~25.OUTPUTSELECT
MDR_bus => data[3]~22.OUTPUTSELECT
MDR_bus => data[2]~19.OUTPUTSELECT
MDR_bus => data[1]~16.OUTPUTSELECT
MDR_bus => data[0]~13.OUTPUTSELECT
BX_bus => data[7]~30.IN0
BX_bus => data[7]~4.OUTPUTSELECT
BX_bus => data[6]~5.OUTPUTSELECT
BX_bus => data[5]~6.OUTPUTSELECT
BX_bus => data[4]~24.OUTPUTSELECT
BX_bus => data[3]~21.OUTPUTSELECT
BX_bus => data[2]~18.OUTPUTSELECT
BX_bus => data[1]~15.OUTPUTSELECT
BX_bus => data[0]~12.OUTPUTSELECT
ACC_bus => data[7]~3.IN0
ACC_bus => data[7]~0.OUTPUTSELECT
ACC_bus => data[6]~1.OUTPUTSELECT
ACC_bus => data[5]~2.OUTPUTSELECT
ACC_bus => data[4]~7.OUTPUTSELECT
ACC_bus => data[3]~8.OUTPUTSELECT
ACC_bus => data[2]~9.OUTPUTSELECT
ACC_bus => data[1]~10.OUTPUTSELECT
ACC_bus => data[0]~11.OUTPUTSELECT
PC_bus => data[7]~3.IN1
IR[0] => data[0]~14.DATAB
IR[1] => data[1]~17.DATAB
IR[2] => data[2]~20.DATAB
IR[3] => data[3]~23.DATAB
IR[4] => data[4]~26.DATAB
MDR[0] => data[0]~13.DATAB
MDR[1] => data[1]~16.DATAB
MDR[2] => data[2]~19.DATAB
MDR[3] => data[3]~22.DATAB
MDR[4] => data[4]~25.DATAB
MDR[5] => data[5]~28.DATAB
MDR[6] => data[6]~29.DATAB
MDR[7] => data[7]~31.DATAB
BX[0] => data[0]~12.DATAB
BX[1] => data[1]~15.DATAB
BX[2] => data[2]~18.DATAB
BX[3] => data[3]~21.DATAB
BX[4] => data[4]~24.DATAB
BX[5] => data[5]~6.DATAB
BX[6] => data[6]~5.DATAB
BX[7] => data[7]~4.DATAB
ACC[0] => data[0]~11.DATAB
ACC[1] => data[1]~10.DATAB
ACC[2] => data[2]~9.DATAB
ACC[3] => data[3]~8.DATAB
ACC[4] => data[4]~7.DATAB
ACC[5] => data[5]~2.DATAB
ACC[6] => data[6]~1.DATAB
ACC[7] => data[7]~0.DATAB
PC[0] => data[0]~11.DATAA
PC[1] => data[1]~10.DATAA
PC[2] => data[2]~9.DATAA
PC[3] => data[3]~8.DATAA
PC[4] => data[4]~7.DATAA
PC[5] => data[5]~2.DATAA
PC[6] => data[6]~1.DATAA
PC[7] => data[7]~0.DATAA
data[0] <= data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Block1|ACC:inst10
reset => reg[7].ACLR
reset => reg[6].ACLR
reset => reg[5].ACLR
reset => reg[4].ACLR
reset => reg[3].ACLR
reset => reg[2].ACLR
reset => reg[1].ACLR
reset => reg[0].ACLR
clk => reg[7].CLK
clk => reg[6].CLK
clk => reg[5].CLK
clk => reg[4].CLK
clk => reg[3].CLK
clk => reg[2].CLK
clk => reg[1].CLK
clk => reg[0].CLK
Load_ACC => reg[0].ENA
Load_ACC => reg[1].ENA
Load_ACC => reg[2].ENA
Load_ACC => reg[3].ENA
Load_ACC => reg[4].ENA
Load_ACC => reg[5].ENA
Load_ACC => reg[6].ENA
Load_ACC => reg[7].ENA
ACC_input[0] => reg[0].DATAIN
ACC_input[1] => reg[1].DATAIN
ACC_input[2] => reg[2].DATAIN
ACC_input[3] => reg[3].DATAIN
ACC_input[4] => reg[4].DATAIN
ACC_input[5] => reg[5].DATAIN
ACC_input[6] => reg[6].DATAIN
ACC_input[7] => reg[7].DATAIN
ACC_output[0] <= reg[0].DB_MAX_OUTPUT_PORT_TYPE
ACC_output[1] <= reg[1].DB_MAX_OUTPUT_PORT_TYPE
ACC_output[2] <= reg[2].DB_MAX_OUTPUT_PORT_TYPE
ACC_output[3] <= reg[3].DB_MAX_OUTPUT_PORT_TYPE
ACC_output[4] <= reg[4].DB_MAX_OUTPUT_PORT_TYPE
ACC_output[5] <= reg[5].DB_MAX_OUTPUT_PORT_TYPE
ACC_output[6] <= reg[6].DB_MAX_OUTPUT_PORT_TYPE
ACC_output[7] <= reg[7].DB_MAX_OUTPUT_PORT_TYPE


|Block1|Sel_ACC:inst11
ina[0] => output[0]~0.DATAB
ina[1] => output[1]~2.DATAB
ina[2] => output[2]~4.DATAB
ina[3] => output[3]~6.DATAB
ina[4] => output[4]~8.DATAB
ina[5] => output[5]~10.DATAB
ina[6] => output[6]~12.DATAB
ina[7] => output[7]~14.DATAB
inb[0] => output[0]~0.DATAA
inb[1] => output[1]~2.DATAA
inb[2] => output[2]~4.DATAA
inb[3] => output[3]~6.DATAA
inb[4] => output[4]~8.DATAA
inb[5] => output[5]~10.DATAA
inb[6] => output[6]~12.DATAA
inb[7] => output[7]~14.DATAA
con[0] => Equal0.IN0
con[0] => Equal1.IN1
con[1] => Equal0.IN1
con[1] => Equal1.IN0
output[0] <= output[0]~1.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~3.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~7.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~9.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~11.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~13.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~16.DB_MAX_OUTPUT_PORT_TYPE


|Block1|BX:inst8
reset => Bx_output[7]~reg0.ACLR
reset => Bx_output[6]~reg0.ACLR
reset => Bx_output[5]~reg0.ACLR
reset => Bx_output[4]~reg0.ACLR
reset => Bx_output[3]~reg0.ACLR
reset => Bx_output[2]~reg0.ACLR
reset => Bx_output[1]~reg0.ACLR
reset => Bx_output[0]~reg0.ACLR
clk => Bx_output[7]~reg0.CLK
clk => Bx_output[6]~reg0.CLK
clk => Bx_output[5]~reg0.CLK
clk => Bx_output[4]~reg0.CLK
clk => Bx_output[3]~reg0.CLK
clk => Bx_output[2]~reg0.CLK
clk => Bx_output[1]~reg0.CLK
clk => Bx_output[0]~reg0.CLK
Load_bus => Bx_output[7]~1.OUTPUTSELECT
Load_bus => Bx_output[6]~2.OUTPUTSELECT
Load_bus => Bx_output[5]~3.OUTPUTSELECT
Load_bus => Bx_output[4]~4.OUTPUTSELECT
Load_bus => Bx_output[3]~5.OUTPUTSELECT
Load_bus => Bx_output[2]~6.OUTPUTSELECT
Load_bus => Bx_output[1]~7.OUTPUTSELECT
Load_bus => Bx_output[0]~0.OUTPUTSELECT
Inc_bus => Bx_output[7]~15.OUTPUTSELECT
Inc_bus => Bx_output[6]~14.OUTPUTSELECT
Inc_bus => Bx_output[5]~13.OUTPUTSELECT
Inc_bus => Bx_output[4]~12.OUTPUTSELECT
Inc_bus => Bx_output[3]~11.OUTPUTSELECT
Inc_bus => Bx_output[2]~10.OUTPUTSELECT
Inc_bus => Bx_output[1]~9.OUTPUTSELECT
Inc_bus => Bx_output[0]~8.OUTPUTSELECT
Bx_input[0] => Bx_output[0]~0.DATAB
Bx_input[1] => Bx_output[1]~7.DATAB
Bx_input[2] => Bx_output[2]~6.DATAB
Bx_input[3] => Bx_output[3]~5.DATAB
Bx_input[4] => Bx_output[4]~4.DATAB
Bx_input[5] => Bx_output[5]~3.DATAB
Bx_input[6] => Bx_output[6]~2.DATAB
Bx_input[7] => Bx_output[7]~1.DATAB
Bx_output[0] <= Bx_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bx_output[1] <= Bx_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bx_output[2] <= Bx_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bx_output[3] <= Bx_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bx_output[4] <= Bx_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bx_output[5] <= Bx_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bx_output[6] <= Bx_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Bx_output[7] <= Bx_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|ir:inst9
load_ir => adr[0]~reg0.ENA
load_ir => adr[1]~reg0.ENA
load_ir => adr[2]~reg0.ENA
load_ir => adr[3]~reg0.ENA
load_ir => adr[4]~reg0.ENA
load_ir => command[0]~reg0.ENA
load_ir => command[1]~reg0.ENA
load_ir => command[2]~reg0.ENA
clk => command[2]~reg0.CLK
clk => command[1]~reg0.CLK
clk => command[0]~reg0.CLK
clk => adr[4]~reg0.CLK
clk => adr[3]~reg0.CLK
clk => adr[2]~reg0.CLK
clk => adr[1]~reg0.CLK
clk => adr[0]~reg0.CLK
ir[0] => adr[0]~reg0.DATAIN
ir[1] => adr[1]~reg0.DATAIN
ir[2] => adr[2]~reg0.DATAIN
ir[3] => adr[3]~reg0.DATAIN
ir[4] => adr[4]~reg0.DATAIN
ir[5] => command[0]~reg0.DATAIN
ir[6] => command[1]~reg0.DATAIN
ir[7] => command[2]~reg0.DATAIN
command[0] <= command[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[1] <= command[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
command[2] <= command[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr[0] <= adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr[1] <= adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr[2] <= adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr[3] <= adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr[4] <= adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|MDR:inst5
reset => MDR_output[7]~reg0.ACLR
reset => MDR_output[6]~reg0.ACLR
reset => MDR_output[5]~reg0.ACLR
reset => MDR_output[4]~reg0.ACLR
reset => MDR_output[3]~reg0.ACLR
reset => MDR_output[2]~reg0.ACLR
reset => MDR_output[1]~reg0.ACLR
reset => MDR_output[0]~reg0.ACLR
clk => MDR_output[7]~reg0.CLK
clk => MDR_output[6]~reg0.CLK
clk => MDR_output[5]~reg0.CLK
clk => MDR_output[4]~reg0.CLK
clk => MDR_output[3]~reg0.CLK
clk => MDR_output[2]~reg0.CLK
clk => MDR_output[1]~reg0.CLK
clk => MDR_output[0]~reg0.CLK
Load_MDR => MDR_output[0]~reg0.ENA
Load_MDR => MDR_output[1]~reg0.ENA
Load_MDR => MDR_output[2]~reg0.ENA
Load_MDR => MDR_output[3]~reg0.ENA
Load_MDR => MDR_output[4]~reg0.ENA
Load_MDR => MDR_output[5]~reg0.ENA
Load_MDR => MDR_output[6]~reg0.ENA
Load_MDR => MDR_output[7]~reg0.ENA
MDR_input[0] => MDR_output[0]~reg0.DATAIN
MDR_input[1] => MDR_output[1]~reg0.DATAIN
MDR_input[2] => MDR_output[2]~reg0.DATAIN
MDR_input[3] => MDR_output[3]~reg0.DATAIN
MDR_input[4] => MDR_output[4]~reg0.DATAIN
MDR_input[5] => MDR_output[5]~reg0.DATAIN
MDR_input[6] => MDR_output[6]~reg0.DATAIN
MDR_input[7] => MDR_output[7]~reg0.DATAIN
MDR_output[0] <= MDR_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDR_output[1] <= MDR_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDR_output[2] <= MDR_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDR_output[3] <= MDR_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDR_output[4] <= MDR_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDR_output[5] <= MDR_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDR_output[6] <= MDR_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MDR_output[7] <= MDR_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|Sel_Data:inst4
ina[0] => output[0]~0.DATAB
ina[1] => output[1]~2.DATAB
ina[2] => output[2]~4.DATAB
ina[3] => output[3]~6.DATAB
ina[4] => output[4]~8.DATAB
ina[5] => output[5]~10.DATAB
ina[6] => output[6]~12.DATAB
ina[7] => output[7]~14.DATAB
inb[0] => output[0]~0.DATAA
inb[1] => output[1]~2.DATAA
inb[2] => output[2]~4.DATAA
inb[3] => output[3]~6.DATAA
inb[4] => output[4]~8.DATAA
inb[5] => output[5]~10.DATAA
inb[6] => output[6]~12.DATAA
inb[7] => output[7]~14.DATAA
con[0] => Equal0.IN0
con[0] => Equal1.IN1
con[1] => Equal0.IN1
con[1] => Equal1.IN0
output[0] <= output[0]~1.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~3.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~7.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~9.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~11.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~13.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~16.DB_MAX_OUTPUT_PORT_TYPE


|Block1|mainStore:inst
MemR => tempOutput~15.OUTPUTSELECT
MemR => tempOutput~14.OUTPUTSELECT
MemR => tempOutput~13.OUTPUTSELECT
MemR => tempOutput~12.OUTPUTSELECT
MemR => tempOutput~11.OUTPUTSELECT
MemR => tempOutput~10.OUTPUTSELECT
MemR => tempOutput~9.OUTPUTSELECT
MemR => tempOutput~8.OUTPUTSELECT
MemR => reg[7][4]~1.IN0
MemR => reg[7][5].ENA
MemR => reg[63][7].ENA
MemR => reg[63][6].ENA
MemR => reg[63][5].ENA
MemR => reg[63][4].ENA
MemR => reg[63][3].ENA
MemR => reg[63][2].ENA
MemR => reg[63][1].ENA
MemR => reg[63][0].ENA
MemR => reg[62][7].ENA
MemR => reg[62][6].ENA
MemR => reg[62][5].ENA
MemR => reg[62][4].ENA
MemR => reg[62][3].ENA
MemR => reg[62][2].ENA
MemR => reg[62][1].ENA
MemR => reg[62][0].ENA
MemR => reg[61][7].ENA
MemR => reg[61][6].ENA
MemR => reg[61][5].ENA
MemR => reg[61][4].ENA
MemR => reg[61][3].ENA
MemR => reg[61][2].ENA
MemR => reg[61][1].ENA
MemR => reg[61][0].ENA
MemR => reg[60][7].ENA
MemR => reg[60][6].ENA
MemR => reg[60][5].ENA
MemR => reg[60][4].ENA
MemR => reg[60][3].ENA
MemR => reg[60][2].ENA
MemR => reg[60][1].ENA
MemR => reg[60][0].ENA
MemR => reg[59][7].ENA
MemR => reg[59][6].ENA
MemR => reg[59][5].ENA
MemR => reg[59][4].ENA
MemR => reg[59][3].ENA
MemR => reg[59][2].ENA
MemR => reg[59][1].ENA
MemR => reg[59][0].ENA
MemR => reg[58][7].ENA
MemR => reg[58][6].ENA
MemR => reg[58][5].ENA
MemR => reg[58][4].ENA
MemR => reg[58][3].ENA
MemR => reg[58][2].ENA
MemR => reg[58][1].ENA
MemR => reg[58][0].ENA
MemR => reg[57][7].ENA
MemR => reg[57][6].ENA
MemR => reg[57][5].ENA
MemR => reg[57][4].ENA
MemR => reg[57][3].ENA
MemR => reg[57][2].ENA
MemR => reg[57][1].ENA
MemR => reg[57][0].ENA
MemR => reg[56][7].ENA
MemR => reg[56][6].ENA
MemR => reg[56][5].ENA
MemR => reg[56][4].ENA
MemR => reg[56][3].ENA
MemR => reg[56][2].ENA
MemR => reg[56][1].ENA
MemR => reg[56][0].ENA
MemR => reg[55][7].ENA
MemR => reg[55][6].ENA
MemR => reg[55][5].ENA
MemR => reg[55][4].ENA
MemR => reg[55][3].ENA
MemR => reg[55][2].ENA
MemR => reg[55][1].ENA
MemR => reg[55][0].ENA
MemR => reg[54][7].ENA
MemR => reg[54][6].ENA
MemR => reg[54][5].ENA
MemR => reg[54][4].ENA
MemR => reg[54][3].ENA
MemR => reg[54][2].ENA
MemR => reg[54][1].ENA
MemR => reg[54][0].ENA
MemR => reg[53][7].ENA
MemR => reg[53][6].ENA
MemR => reg[53][5].ENA
MemR => reg[53][4].ENA
MemR => reg[53][3].ENA
MemR => reg[53][2].ENA
MemR => reg[53][1].ENA
MemR => reg[53][0].ENA
MemR => reg[52][7].ENA
MemR => reg[52][6].ENA
MemR => reg[52][5].ENA
MemR => reg[52][4].ENA
MemR => reg[52][3].ENA
MemR => reg[52][2].ENA
MemR => reg[52][1].ENA
MemR => reg[52][0].ENA
MemR => reg[51][7].ENA
MemR => reg[51][6].ENA
MemR => reg[51][5].ENA
MemR => reg[51][4].ENA
MemR => reg[51][3].ENA
MemR => reg[51][2].ENA
MemR => reg[51][1].ENA
MemR => reg[51][0].ENA
MemR => reg[50][7].ENA
MemR => reg[50][6].ENA
MemR => reg[50][5].ENA
MemR => reg[50][4].ENA
MemR => reg[50][3].ENA
MemR => reg[50][2].ENA
MemR => reg[50][1].ENA
MemR => reg[50][0].ENA
MemR => reg[49][7].ENA
MemR => reg[49][6].ENA
MemR => reg[49][5].ENA
MemR => reg[49][4].ENA
MemR => reg[49][3].ENA
MemR => reg[49][2].ENA
MemR => reg[49][1].ENA
MemR => reg[49][0].ENA
MemR => reg[48][7].ENA
MemR => reg[48][6].ENA
MemR => reg[48][5].ENA
MemR => reg[48][4].ENA
MemR => reg[48][3].ENA
MemR => reg[48][2].ENA
MemR => reg[48][1].ENA
MemR => reg[48][0].ENA
MemR => reg[47][7].ENA
MemR => reg[47][6].ENA
MemR => reg[47][5].ENA
MemR => reg[47][4].ENA
MemR => reg[47][3].ENA
MemR => reg[47][2].ENA
MemR => reg[47][1].ENA
MemR => reg[47][0].ENA
MemR => reg[46][7].ENA
MemR => reg[46][6].ENA
MemR => reg[46][5].ENA
MemR => reg[46][4].ENA
MemR => reg[46][3].ENA
MemR => reg[46][2].ENA
MemR => reg[46][1].ENA
MemR => reg[46][0].ENA
MemR => reg[45][7].ENA
MemR => reg[45][6].ENA
MemR => reg[45][5].ENA
MemR => reg[45][4].ENA
MemR => reg[45][3].ENA
MemR => reg[45][2].ENA
MemR => reg[45][1].ENA
MemR => reg[45][0].ENA
MemR => reg[44][7].ENA
MemR => reg[44][6].ENA
MemR => reg[44][5].ENA
MemR => reg[44][4].ENA
MemR => reg[44][3].ENA
MemR => reg[44][2].ENA
MemR => reg[44][1].ENA
MemR => reg[44][0].ENA
MemR => reg[43][7].ENA
MemR => reg[43][6].ENA
MemR => reg[43][5].ENA
MemR => reg[43][4].ENA
MemR => reg[43][3].ENA
MemR => reg[43][2].ENA
MemR => reg[43][1].ENA
MemR => reg[43][0].ENA
MemR => reg[42][7].ENA
MemR => reg[42][6].ENA
MemR => reg[42][5].ENA
MemR => reg[42][4].ENA
MemR => reg[42][3].ENA
MemR => reg[42][2].ENA
MemR => reg[42][1].ENA
MemR => reg[42][0].ENA
MemR => reg[41][7].ENA
MemR => reg[41][6].ENA
MemR => reg[41][5].ENA
MemR => reg[41][4].ENA
MemR => reg[41][3].ENA
MemR => reg[41][2].ENA
MemR => reg[41][1].ENA
MemR => reg[41][0].ENA
MemR => reg[40][7].ENA
MemR => reg[40][6].ENA
MemR => reg[40][5].ENA
MemR => reg[40][4].ENA
MemR => reg[40][3].ENA
MemR => reg[40][2].ENA
MemR => reg[40][1].ENA
MemR => reg[40][0].ENA
MemR => reg[39][7].ENA
MemR => reg[39][6].ENA
MemR => reg[39][5].ENA
MemR => reg[39][4].ENA
MemR => reg[39][3].ENA
MemR => reg[39][2].ENA
MemR => reg[39][1].ENA
MemR => reg[39][0].ENA
MemR => reg[38][7].ENA
MemR => reg[38][6].ENA
MemR => reg[38][5].ENA
MemR => reg[38][4].ENA
MemR => reg[38][3].ENA
MemR => reg[38][2].ENA
MemR => reg[38][1].ENA
MemR => reg[38][0].ENA
MemR => reg[37][7].ENA
MemR => reg[37][6].ENA
MemR => reg[37][5].ENA
MemR => reg[37][4].ENA
MemR => reg[37][3].ENA
MemR => reg[37][2].ENA
MemR => reg[37][1].ENA
MemR => reg[37][0].ENA
MemR => reg[36][7].ENA
MemR => reg[36][6].ENA
MemR => reg[36][5].ENA
MemR => reg[36][4].ENA
MemR => reg[36][3].ENA
MemR => reg[36][2].ENA
MemR => reg[36][1].ENA
MemR => reg[36][0].ENA
MemR => reg[35][7].ENA
MemR => reg[35][6].ENA
MemR => reg[35][5].ENA
MemR => reg[35][4].ENA
MemR => reg[35][3].ENA
MemR => reg[35][2].ENA
MemR => reg[35][1].ENA
MemR => reg[35][0].ENA
MemR => reg[34][7].ENA
MemR => reg[34][6].ENA
MemR => reg[34][5].ENA
MemR => reg[34][4].ENA
MemR => reg[34][3].ENA
MemR => reg[34][2].ENA
MemR => reg[34][1].ENA
MemR => reg[34][0].ENA
MemR => reg[33][7].ENA
MemR => reg[33][6].ENA
MemR => reg[33][5].ENA
MemR => reg[33][4].ENA
MemR => reg[33][3].ENA
MemR => reg[33][2].ENA
MemR => reg[33][1].ENA
MemR => reg[33][0].ENA
MemR => reg[32][7].ENA
MemR => reg[32][6].ENA
MemR => reg[32][5].ENA
MemR => reg[32][4].ENA
MemR => reg[32][3].ENA
MemR => reg[32][2].ENA
MemR => reg[32][1].ENA
MemR => reg[32][0].ENA
MemR => reg[31][7].ENA
MemR => reg[31][6].ENA
MemR => reg[31][5].ENA
MemR => reg[31][4].ENA
MemR => reg[31][3].ENA
MemR => reg[31][2].ENA
MemR => reg[31][1].ENA
MemR => reg[31][0].ENA
MemR => reg[30][7].ENA
MemR => reg[30][6].ENA
MemR => reg[30][5].ENA
MemR => reg[30][4].ENA
MemR => reg[30][3].ENA
MemR => reg[30][2].ENA
MemR => reg[30][1].ENA
MemR => reg[30][0].ENA
MemR => reg[29][7].ENA
MemR => reg[29][6].ENA
MemR => reg[29][5].ENA
MemR => reg[29][4].ENA
MemR => reg[29][3].ENA
MemR => reg[29][2].ENA
MemR => reg[29][1].ENA
MemR => reg[29][0].ENA
MemR => reg[28][7].ENA
MemR => reg[28][6].ENA
MemR => reg[28][5].ENA
MemR => reg[28][4].ENA
MemR => reg[28][3].ENA
MemR => reg[28][2].ENA
MemR => reg[28][1].ENA
MemR => reg[28][0].ENA
MemR => reg[27][7].ENA
MemR => reg[27][6].ENA
MemR => reg[27][5].ENA
MemR => reg[27][4].ENA
MemR => reg[27][3].ENA
MemR => reg[27][2].ENA
MemR => reg[27][1].ENA
MemR => reg[27][0].ENA
MemR => reg[26][7].ENA
MemR => reg[26][6].ENA
MemR => reg[26][5].ENA
MemR => reg[26][4].ENA
MemR => reg[26][3].ENA
MemR => reg[26][2].ENA
MemR => reg[26][1].ENA
MemR => reg[26][0].ENA
MemR => reg[25][7].ENA
MemR => reg[25][6].ENA
MemR => reg[25][5].ENA
MemR => reg[25][4].ENA
MemR => reg[25][3].ENA
MemR => reg[25][2].ENA
MemR => reg[25][1].ENA
MemR => reg[25][0].ENA
MemR => reg[24][7].ENA
MemR => reg[24][6].ENA
MemR => reg[24][5].ENA
MemR => reg[24][4].ENA
MemR => reg[24][3].ENA
MemR => reg[24][2].ENA
MemR => reg[24][1].ENA
MemR => reg[24][0].ENA
MemR => reg[23][7].ENA
MemR => reg[23][6].ENA
MemR => reg[23][5].ENA
MemR => reg[23][4].ENA
MemR => reg[23][3].ENA
MemR => reg[23][2].ENA
MemR => reg[23][1].ENA
MemR => reg[23][0].ENA
MemR => reg[22][7].ENA
MemR => reg[22][6].ENA
MemR => reg[22][5].ENA
MemR => reg[22][4].ENA
MemR => reg[22][3].ENA
MemR => reg[22][2].ENA
MemR => reg[22][1].ENA
MemR => reg[22][0].ENA
MemR => reg[21][7].ENA
MemR => reg[21][6].ENA
MemR => reg[21][5].ENA
MemR => reg[21][4].ENA
MemR => reg[21][3].ENA
MemR => reg[21][2].ENA
MemR => reg[21][1].ENA
MemR => reg[21][0].ENA
MemR => reg[20][7].ENA
MemR => reg[20][6].ENA
MemR => reg[20][5].ENA
MemR => reg[20][4].ENA
MemR => reg[20][3].ENA
MemR => reg[20][2].ENA
MemR => reg[20][1].ENA
MemR => reg[20][0].ENA
MemR => reg[19][7].ENA
MemR => reg[19][6].ENA
MemR => reg[19][5].ENA
MemR => reg[19][4].ENA
MemR => reg[19][3].ENA
MemR => reg[19][2].ENA
MemR => reg[19][1].ENA
MemR => reg[19][0].ENA
MemR => reg[18][7].ENA
MemR => reg[18][6].ENA
MemR => reg[18][5].ENA
MemR => reg[18][4].ENA
MemR => reg[18][3].ENA
MemR => reg[18][2].ENA
MemR => reg[18][1].ENA
MemR => reg[18][0].ENA
MemR => reg[17][7].ENA
MemR => reg[17][6].ENA
MemR => reg[17][5].ENA
MemR => reg[17][4].ENA
MemR => reg[17][3].ENA
MemR => reg[17][2].ENA
MemR => reg[17][1].ENA
MemR => reg[17][0].ENA
MemR => reg[16][7].ENA
MemR => reg[16][6].ENA
MemR => reg[16][5].ENA
MemR => reg[16][4].ENA
MemR => reg[16][3].ENA
MemR => reg[16][2].ENA
MemR => reg[16][1].ENA
MemR => reg[16][0].ENA
MemR => reg[15][7].ENA
MemR => reg[15][6].ENA
MemR => reg[15][5].ENA
MemR => reg[15][4].ENA
MemR => reg[15][3].ENA
MemR => reg[15][2].ENA
MemR => reg[15][1].ENA
MemR => reg[15][0].ENA
MemR => reg[14][7].ENA
MemR => reg[14][6].ENA
MemR => reg[14][5].ENA
MemR => reg[14][4].ENA
MemR => reg[14][3].ENA
MemR => reg[14][2].ENA
MemR => reg[14][1].ENA
MemR => reg[14][0].ENA
MemR => reg[13][7].ENA
MemR => reg[13][6].ENA
MemR => reg[13][5].ENA
MemR => reg[13][4].ENA
MemR => reg[13][3].ENA
MemR => reg[13][2].ENA
MemR => reg[13][1].ENA
MemR => reg[13][0].ENA
MemR => reg[12][7].ENA
MemR => reg[12][6].ENA
MemR => reg[12][5].ENA
MemR => reg[12][4].ENA
MemR => reg[12][3].ENA
MemR => reg[12][2].ENA
MemR => reg[12][1].ENA
MemR => reg[12][0].ENA
MemR => reg[11][7].ENA
MemR => reg[11][6].ENA
MemR => reg[11][5].ENA
MemR => reg[11][4].ENA
MemR => reg[11][3].ENA
MemR => reg[11][2].ENA
MemR => reg[11][1].ENA
MemR => reg[11][0].ENA
MemR => reg[10][7].ENA
MemR => reg[10][6].ENA
MemR => reg[10][5].ENA
MemR => reg[10][4].ENA
MemR => reg[10][3].ENA
MemR => reg[10][2].ENA
MemR => reg[10][1].ENA
MemR => reg[10][0].ENA
MemR => reg[9][7].ENA
MemR => reg[9][6].ENA
MemR => reg[9][5].ENA
MemR => reg[9][4].ENA
MemR => reg[9][3].ENA
MemR => reg[9][2].ENA
MemR => reg[9][1].ENA
MemR => reg[9][0].ENA
MemR => reg[8][7].ENA
MemR => reg[8][6].ENA
MemR => reg[8][5].ENA
MemR => reg[8][4].ENA
MemR => reg[8][3].ENA
MemR => reg[8][2].ENA
MemR => reg[8][1].ENA
MemR => reg[8][0].ENA
MemR => reg[7][7].ENA
MemR => reg[7][6].ENA
MemR => reg[6][7].ENA
MemR => reg[6][6].ENA
MemR => reg[6][5].ENA
MemR => reg[6][4].ENA
MemR => reg[6][3].ENA
MemR => reg[6][2].ENA
MemR => reg[6][1].ENA
MemR => reg[6][0].ENA
MemR => reg[5][7].ENA
MemR => reg[5][6].ENA
MemR => reg[5][5].ENA
MemR => reg[5][4].ENA
MemR => reg[5][3].ENA
MemR => reg[5][2].ENA
MemR => reg[5][1].ENA
MemR => reg[5][0].ENA
MemR => reg[4][7].ENA
MemR => reg[4][6].ENA
MemR => reg[4][5].ENA
MemR => reg[4][4].ENA
MemR => reg[4][3].ENA
MemR => reg[4][2].ENA
MemR => reg[4][1].ENA
MemR => reg[4][0].ENA
MemR => reg[3][7].ENA
MemR => reg[3][6].ENA
MemR => reg[3][5].ENA
MemR => reg[3][4].ENA
MemR => reg[3][3].ENA
MemR => reg[3][2].ENA
MemR => reg[3][1].ENA
MemR => reg[3][0].ENA
MemR => reg[2][7].ENA
MemR => reg[2][6].ENA
MemR => reg[2][5].ENA
MemR => reg[2][4].ENA
MemR => reg[2][3].ENA
MemR => reg[2][2].ENA
MemR => reg[2][1].ENA
MemR => reg[2][0].ENA
MemR => reg[1][7].ENA
MemR => reg[1][6].ENA
MemR => reg[1][5].ENA
MemR => reg[1][4].ENA
MemR => reg[1][3].ENA
MemR => reg[1][2].ENA
MemR => reg[1][1].ENA
MemR => reg[1][0].ENA
MemR => reg[0][7].ENA
MemR => reg[0][6].ENA
MemR => reg[0][5].ENA
MemR => reg[0][4].ENA
MemR => reg[0][3].ENA
MemR => reg[0][2].ENA
MemR => reg[0][1].ENA
MemR => reg[0][0].ENA
MemW => reg[7][4]~0.IN0
MemW => reg~1015.OUTPUTSELECT
MemW => reg~1014.OUTPUTSELECT
MemW => reg~1013.OUTPUTSELECT
MemW => reg~1012.OUTPUTSELECT
MemW => reg~1011.OUTPUTSELECT
MemW => reg~1010.OUTPUTSELECT
MemW => reg~1009.OUTPUTSELECT
MemW => reg~1008.OUTPUTSELECT
MemW => reg~1007.OUTPUTSELECT
MemW => reg~1006.OUTPUTSELECT
MemW => reg~1005.OUTPUTSELECT
MemW => reg~1004.OUTPUTSELECT
MemW => reg~1003.OUTPUTSELECT
MemW => reg~1002.OUTPUTSELECT
MemW => reg~1001.OUTPUTSELECT
MemW => reg~1000.OUTPUTSELECT
MemW => reg~999.OUTPUTSELECT
MemW => reg~998.OUTPUTSELECT
MemW => reg~997.OUTPUTSELECT
MemW => reg~996.OUTPUTSELECT
MemW => reg~995.OUTPUTSELECT
MemW => reg~994.OUTPUTSELECT
MemW => reg~993.OUTPUTSELECT
MemW => reg~992.OUTPUTSELECT
MemW => reg~991.OUTPUTSELECT
MemW => reg~990.OUTPUTSELECT
MemW => reg~989.OUTPUTSELECT
MemW => reg~988.OUTPUTSELECT
MemW => reg~987.OUTPUTSELECT
MemW => reg~986.OUTPUTSELECT
MemW => reg~985.OUTPUTSELECT
MemW => reg~984.OUTPUTSELECT
MemW => reg~983.OUTPUTSELECT
MemW => reg~982.OUTPUTSELECT
MemW => reg~981.OUTPUTSELECT
MemW => reg~980.OUTPUTSELECT
MemW => reg~979.OUTPUTSELECT
MemW => reg~978.OUTPUTSELECT
MemW => reg~977.OUTPUTSELECT
MemW => reg~976.OUTPUTSELECT
MemW => reg~975.OUTPUTSELECT
MemW => reg~974.OUTPUTSELECT
MemW => reg~973.OUTPUTSELECT
MemW => reg~972.OUTPUTSELECT
MemW => reg~971.OUTPUTSELECT
MemW => reg~970.OUTPUTSELECT
MemW => reg~969.OUTPUTSELECT
MemW => reg~968.OUTPUTSELECT
MemW => reg~967.OUTPUTSELECT
MemW => reg~966.OUTPUTSELECT
MemW => reg~965.OUTPUTSELECT
MemW => reg~964.OUTPUTSELECT
MemW => reg~963.OUTPUTSELECT
MemW => reg~962.OUTPUTSELECT
MemW => reg~961.OUTPUTSELECT
MemW => reg~960.OUTPUTSELECT
MemW => reg~959.OUTPUTSELECT
MemW => reg~958.OUTPUTSELECT
MemW => reg~957.OUTPUTSELECT
MemW => reg~956.OUTPUTSELECT
MemW => reg~955.OUTPUTSELECT
MemW => reg~954.OUTPUTSELECT
MemW => reg~953.OUTPUTSELECT
MemW => reg~952.OUTPUTSELECT
MemW => reg~951.OUTPUTSELECT
MemW => reg~950.OUTPUTSELECT
MemW => reg~949.OUTPUTSELECT
MemW => reg~948.OUTPUTSELECT
MemW => reg~947.OUTPUTSELECT
MemW => reg~946.OUTPUTSELECT
MemW => reg~945.OUTPUTSELECT
MemW => reg~944.OUTPUTSELECT
MemW => reg~943.OUTPUTSELECT
MemW => reg~942.OUTPUTSELECT
MemW => reg~941.OUTPUTSELECT
MemW => reg~940.OUTPUTSELECT
MemW => reg~939.OUTPUTSELECT
MemW => reg~938.OUTPUTSELECT
MemW => reg~937.OUTPUTSELECT
MemW => reg~936.OUTPUTSELECT
MemW => reg~935.OUTPUTSELECT
MemW => reg~934.OUTPUTSELECT
MemW => reg~933.OUTPUTSELECT
MemW => reg~932.OUTPUTSELECT
MemW => reg~931.OUTPUTSELECT
MemW => reg~930.OUTPUTSELECT
MemW => reg~929.OUTPUTSELECT
MemW => reg~928.OUTPUTSELECT
MemW => reg~927.OUTPUTSELECT
MemW => reg~926.OUTPUTSELECT
MemW => reg~925.OUTPUTSELECT
MemW => reg~924.OUTPUTSELECT
MemW => reg~923.OUTPUTSELECT
MemW => reg~922.OUTPUTSELECT
MemW => reg~921.OUTPUTSELECT
MemW => reg~920.OUTPUTSELECT
MemW => reg~919.OUTPUTSELECT
MemW => reg~918.OUTPUTSELECT
MemW => reg~917.OUTPUTSELECT
MemW => reg~916.OUTPUTSELECT
MemW => reg~915.OUTPUTSELECT
MemW => reg~914.OUTPUTSELECT
MemW => reg~913.OUTPUTSELECT
MemW => reg~912.OUTPUTSELECT
MemW => reg~911.OUTPUTSELECT
MemW => reg~910.OUTPUTSELECT
MemW => reg~909.OUTPUTSELECT
MemW => reg~908.OUTPUTSELECT
MemW => reg~907.OUTPUTSELECT
MemW => reg~906.OUTPUTSELECT
MemW => reg~905.OUTPUTSELECT
MemW => reg~904.OUTPUTSELECT
MemW => reg~903.OUTPUTSELECT
MemW => reg~902.OUTPUTSELECT
MemW => reg~901.OUTPUTSELECT
MemW => reg~900.OUTPUTSELECT
MemW => reg~899.OUTPUTSELECT
MemW => reg~898.OUTPUTSELECT
MemW => reg~897.OUTPUTSELECT
MemW => reg~896.OUTPUTSELECT
MemW => reg~895.OUTPUTSELECT
MemW => reg~894.OUTPUTSELECT
MemW => reg~893.OUTPUTSELECT
MemW => reg~892.OUTPUTSELECT
MemW => reg~891.OUTPUTSELECT
MemW => reg~890.OUTPUTSELECT
MemW => reg~889.OUTPUTSELECT
MemW => reg~888.OUTPUTSELECT
MemW => reg~887.OUTPUTSELECT
MemW => reg~886.OUTPUTSELECT
MemW => reg~885.OUTPUTSELECT
MemW => reg~884.OUTPUTSELECT
MemW => reg~883.OUTPUTSELECT
MemW => reg~882.OUTPUTSELECT
MemW => reg~881.OUTPUTSELECT
MemW => reg~880.OUTPUTSELECT
MemW => reg~879.OUTPUTSELECT
MemW => reg~878.OUTPUTSELECT
MemW => reg~877.OUTPUTSELECT
MemW => reg~876.OUTPUTSELECT
MemW => reg~875.OUTPUTSELECT
MemW => reg~874.OUTPUTSELECT
MemW => reg~873.OUTPUTSELECT
MemW => reg~872.OUTPUTSELECT
MemW => reg~871.OUTPUTSELECT
MemW => reg~870.OUTPUTSELECT
MemW => reg~869.OUTPUTSELECT
MemW => reg~868.OUTPUTSELECT
MemW => reg~867.OUTPUTSELECT
MemW => reg~866.OUTPUTSELECT
MemW => reg~865.OUTPUTSELECT
MemW => reg~864.OUTPUTSELECT
MemW => reg~863.OUTPUTSELECT
MemW => reg~862.OUTPUTSELECT
MemW => reg~861.OUTPUTSELECT
MemW => reg~860.OUTPUTSELECT
MemW => reg~859.OUTPUTSELECT
MemW => reg~858.OUTPUTSELECT
MemW => reg~857.OUTPUTSELECT
MemW => reg~856.OUTPUTSELECT
MemW => reg~855.OUTPUTSELECT
MemW => reg~854.OUTPUTSELECT
MemW => reg~853.OUTPUTSELECT
MemW => reg~852.OUTPUTSELECT
MemW => reg~851.OUTPUTSELECT
MemW => reg~850.OUTPUTSELECT
MemW => reg~849.OUTPUTSELECT
MemW => reg~848.OUTPUTSELECT
MemW => reg~847.OUTPUTSELECT
MemW => reg~846.OUTPUTSELECT
MemW => reg~845.OUTPUTSELECT
MemW => reg~844.OUTPUTSELECT
MemW => reg~843.OUTPUTSELECT
MemW => reg~842.OUTPUTSELECT
MemW => reg~841.OUTPUTSELECT
MemW => reg~840.OUTPUTSELECT
MemW => reg~839.OUTPUTSELECT
MemW => reg~838.OUTPUTSELECT
MemW => reg~837.OUTPUTSELECT
MemW => reg~836.OUTPUTSELECT
MemW => reg~835.OUTPUTSELECT
MemW => reg~834.OUTPUTSELECT
MemW => reg~833.OUTPUTSELECT
MemW => reg~832.OUTPUTSELECT
MemW => reg~831.OUTPUTSELECT
MemW => reg~830.OUTPUTSELECT
MemW => reg~829.OUTPUTSELECT
MemW => reg~828.OUTPUTSELECT
MemW => reg~827.OUTPUTSELECT
MemW => reg~826.OUTPUTSELECT
MemW => reg~825.OUTPUTSELECT
MemW => reg~824.OUTPUTSELECT
MemW => reg~823.OUTPUTSELECT
MemW => reg~822.OUTPUTSELECT
MemW => reg~821.OUTPUTSELECT
MemW => reg~820.OUTPUTSELECT
MemW => reg~819.OUTPUTSELECT
MemW => reg~818.OUTPUTSELECT
MemW => reg~817.OUTPUTSELECT
MemW => reg~816.OUTPUTSELECT
MemW => reg~815.OUTPUTSELECT
MemW => reg~814.OUTPUTSELECT
MemW => reg~813.OUTPUTSELECT
MemW => reg~812.OUTPUTSELECT
MemW => reg~811.OUTPUTSELECT
MemW => reg~810.OUTPUTSELECT
MemW => reg~809.OUTPUTSELECT
MemW => reg~808.OUTPUTSELECT
MemW => reg~807.OUTPUTSELECT
MemW => reg~806.OUTPUTSELECT
MemW => reg~805.OUTPUTSELECT
MemW => reg~804.OUTPUTSELECT
MemW => reg~803.OUTPUTSELECT
MemW => reg~802.OUTPUTSELECT
MemW => reg~801.OUTPUTSELECT
MemW => reg~800.OUTPUTSELECT
MemW => reg~799.OUTPUTSELECT
MemW => reg~798.OUTPUTSELECT
MemW => reg~797.OUTPUTSELECT
MemW => reg~796.OUTPUTSELECT
MemW => reg~795.OUTPUTSELECT
MemW => reg~794.OUTPUTSELECT
MemW => reg~793.OUTPUTSELECT
MemW => reg~792.OUTPUTSELECT
MemW => reg~791.OUTPUTSELECT
MemW => reg~790.OUTPUTSELECT
MemW => reg~789.OUTPUTSELECT
MemW => reg~788.OUTPUTSELECT
MemW => reg~787.OUTPUTSELECT
MemW => reg~786.OUTPUTSELECT
MemW => reg~785.OUTPUTSELECT
MemW => reg~784.OUTPUTSELECT
MemW => reg~783.OUTPUTSELECT
MemW => reg~782.OUTPUTSELECT
MemW => reg~781.OUTPUTSELECT
MemW => reg~780.OUTPUTSELECT
MemW => reg~779.OUTPUTSELECT
MemW => reg~778.OUTPUTSELECT
MemW => reg~777.OUTPUTSELECT
MemW => reg~776.OUTPUTSELECT
MemW => reg~775.OUTPUTSELECT
MemW => reg~774.OUTPUTSELECT
MemW => reg~773.OUTPUTSELECT
MemW => reg~772.OUTPUTSELECT
MemW => reg~771.OUTPUTSELECT
MemW => reg~770.OUTPUTSELECT
MemW => reg~769.OUTPUTSELECT
MemW => reg~768.OUTPUTSELECT
MemW => reg~767.OUTPUTSELECT
MemW => reg~766.OUTPUTSELECT
MemW => reg~765.OUTPUTSELECT
MemW => reg~764.OUTPUTSELECT
MemW => reg~763.OUTPUTSELECT
MemW => reg~762.OUTPUTSELECT
MemW => reg~761.OUTPUTSELECT
MemW => reg~760.OUTPUTSELECT
MemW => reg~759.OUTPUTSELECT
MemW => reg~758.OUTPUTSELECT
MemW => reg~757.OUTPUTSELECT
MemW => reg~756.OUTPUTSELECT
MemW => reg~755.OUTPUTSELECT
MemW => reg~754.OUTPUTSELECT
MemW => reg~753.OUTPUTSELECT
MemW => reg~752.OUTPUTSELECT
MemW => reg~751.OUTPUTSELECT
MemW => reg~750.OUTPUTSELECT
MemW => reg~749.OUTPUTSELECT
MemW => reg~748.OUTPUTSELECT
MemW => reg~747.OUTPUTSELECT
MemW => reg~746.OUTPUTSELECT
MemW => reg~745.OUTPUTSELECT
MemW => reg~744.OUTPUTSELECT
MemW => reg~743.OUTPUTSELECT
MemW => reg~742.OUTPUTSELECT
MemW => reg~741.OUTPUTSELECT
MemW => reg~740.OUTPUTSELECT
MemW => reg~739.OUTPUTSELECT
MemW => reg~738.OUTPUTSELECT
MemW => reg~737.OUTPUTSELECT
MemW => reg~736.OUTPUTSELECT
MemW => reg~735.OUTPUTSELECT
MemW => reg~734.OUTPUTSELECT
MemW => reg~733.OUTPUTSELECT
MemW => reg~732.OUTPUTSELECT
MemW => reg~731.OUTPUTSELECT
MemW => reg~730.OUTPUTSELECT
MemW => reg~729.OUTPUTSELECT
MemW => reg~728.OUTPUTSELECT
MemW => reg~727.OUTPUTSELECT
MemW => reg~726.OUTPUTSELECT
MemW => reg~725.OUTPUTSELECT
MemW => reg~724.OUTPUTSELECT
MemW => reg~723.OUTPUTSELECT
MemW => reg~722.OUTPUTSELECT
MemW => reg~721.OUTPUTSELECT
MemW => reg~720.OUTPUTSELECT
MemW => reg~719.OUTPUTSELECT
MemW => reg~718.OUTPUTSELECT
MemW => reg~717.OUTPUTSELECT
MemW => reg~716.OUTPUTSELECT
MemW => reg~715.OUTPUTSELECT
MemW => reg~714.OUTPUTSELECT
MemW => reg~713.OUTPUTSELECT
MemW => reg~712.OUTPUTSELECT
MemW => reg~711.OUTPUTSELECT
MemW => reg~710.OUTPUTSELECT
MemW => reg~709.OUTPUTSELECT
MemW => reg~708.OUTPUTSELECT
MemW => reg~707.OUTPUTSELECT
MemW => reg~706.OUTPUTSELECT
MemW => reg~705.OUTPUTSELECT
MemW => reg~704.OUTPUTSELECT
MemW => reg~703.OUTPUTSELECT
MemW => reg~702.OUTPUTSELECT
MemW => reg~701.OUTPUTSELECT
MemW => reg~700.OUTPUTSELECT
MemW => reg~699.OUTPUTSELECT
MemW => reg~698.OUTPUTSELECT
MemW => reg~697.OUTPUTSELECT
MemW => reg~696.OUTPUTSELECT
MemW => reg~695.OUTPUTSELECT
MemW => reg~694.OUTPUTSELECT
MemW => reg~693.OUTPUTSELECT
MemW => reg~692.OUTPUTSELECT
MemW => reg~691.OUTPUTSELECT
MemW => reg~690.OUTPUTSELECT
MemW => reg~689.OUTPUTSELECT
MemW => reg~688.OUTPUTSELECT
MemW => reg~687.OUTPUTSELECT
MemW => reg~686.OUTPUTSELECT
MemW => reg~685.OUTPUTSELECT
MemW => reg~684.OUTPUTSELECT
MemW => reg~683.OUTPUTSELECT
MemW => reg~682.OUTPUTSELECT
MemW => reg~681.OUTPUTSELECT
MemW => reg~680.OUTPUTSELECT
MemW => reg~679.OUTPUTSELECT
MemW => reg~678.OUTPUTSELECT
MemW => reg~677.OUTPUTSELECT
MemW => reg~676.OUTPUTSELECT
MemW => reg~675.OUTPUTSELECT
MemW => reg~674.OUTPUTSELECT
MemW => reg~673.OUTPUTSELECT
MemW => reg~672.OUTPUTSELECT
MemW => reg~671.OUTPUTSELECT
MemW => reg~670.OUTPUTSELECT
MemW => reg~669.OUTPUTSELECT
MemW => reg~668.OUTPUTSELECT
MemW => reg~667.OUTPUTSELECT
MemW => reg~666.OUTPUTSELECT
MemW => reg~665.OUTPUTSELECT
MemW => reg~664.OUTPUTSELECT
MemW => reg~663.OUTPUTSELECT
MemW => reg~662.OUTPUTSELECT
MemW => reg~661.OUTPUTSELECT
MemW => reg~660.OUTPUTSELECT
MemW => reg~659.OUTPUTSELECT
MemW => reg~658.OUTPUTSELECT
MemW => reg~657.OUTPUTSELECT
MemW => reg~656.OUTPUTSELECT
MemW => reg~655.OUTPUTSELECT
MemW => reg~654.OUTPUTSELECT
MemW => reg~653.OUTPUTSELECT
MemW => reg~652.OUTPUTSELECT
MemW => reg~651.OUTPUTSELECT
MemW => reg~650.OUTPUTSELECT
MemW => reg~649.OUTPUTSELECT
MemW => reg~648.OUTPUTSELECT
MemW => reg~647.OUTPUTSELECT
MemW => reg~646.OUTPUTSELECT
MemW => reg~645.OUTPUTSELECT
MemW => reg~644.OUTPUTSELECT
MemW => reg~643.OUTPUTSELECT
MemW => reg~642.OUTPUTSELECT
MemW => reg~641.OUTPUTSELECT
MemW => reg~640.OUTPUTSELECT
MemW => reg~639.OUTPUTSELECT
MemW => reg~638.OUTPUTSELECT
MemW => reg~637.OUTPUTSELECT
MemW => reg~636.OUTPUTSELECT
MemW => reg~635.OUTPUTSELECT
MemW => reg~634.OUTPUTSELECT
MemW => reg~633.OUTPUTSELECT
MemW => reg~632.OUTPUTSELECT
MemW => reg~631.OUTPUTSELECT
MemW => reg~630.OUTPUTSELECT
MemW => reg~629.OUTPUTSELECT
MemW => reg~628.OUTPUTSELECT
MemW => reg~627.OUTPUTSELECT
MemW => reg~626.OUTPUTSELECT
MemW => reg~625.OUTPUTSELECT
MemW => reg~624.OUTPUTSELECT
MemW => reg~623.OUTPUTSELECT
MemW => reg~622.OUTPUTSELECT
MemW => reg~621.OUTPUTSELECT
MemW => reg~620.OUTPUTSELECT
MemW => reg~619.OUTPUTSELECT
MemW => reg~618.OUTPUTSELECT
MemW => reg~617.OUTPUTSELECT
MemW => reg~616.OUTPUTSELECT
MemW => reg~615.OUTPUTSELECT
MemW => reg~614.OUTPUTSELECT
MemW => reg~613.OUTPUTSELECT
MemW => reg~612.OUTPUTSELECT
MemW => reg~611.OUTPUTSELECT
MemW => reg~610.OUTPUTSELECT
MemW => reg~609.OUTPUTSELECT
MemW => reg~608.OUTPUTSELECT
MemW => reg~607.OUTPUTSELECT
MemW => reg~606.OUTPUTSELECT
MemW => reg~605.OUTPUTSELECT
MemW => reg~604.OUTPUTSELECT
MemW => reg~603.OUTPUTSELECT
MemW => reg~602.OUTPUTSELECT
MemW => reg~601.OUTPUTSELECT
MemW => reg~600.OUTPUTSELECT
MemW => reg~599.OUTPUTSELECT
MemW => reg~598.OUTPUTSELECT
MemW => reg~597.OUTPUTSELECT
MemW => reg~596.OUTPUTSELECT
MemW => reg~595.OUTPUTSELECT
MemW => reg~594.OUTPUTSELECT
MemW => reg~593.OUTPUTSELECT
MemW => reg~592.OUTPUTSELECT
MemW => reg~591.OUTPUTSELECT
MemW => reg~590.OUTPUTSELECT
MemW => reg~589.OUTPUTSELECT
MemW => reg~588.OUTPUTSELECT
MemW => reg~587.OUTPUTSELECT
MemW => reg~586.OUTPUTSELECT
MemW => reg~585.OUTPUTSELECT
MemW => reg~584.OUTPUTSELECT
MemW => reg~583.OUTPUTSELECT
MemW => reg~582.OUTPUTSELECT
MemW => reg~581.OUTPUTSELECT
MemW => reg~580.OUTPUTSELECT
MemW => reg~579.OUTPUTSELECT
MemW => reg~578.OUTPUTSELECT
MemW => reg~577.OUTPUTSELECT
MemW => reg~576.OUTPUTSELECT
MemW => reg~575.OUTPUTSELECT
MemW => reg~574.OUTPUTSELECT
MemW => reg~573.OUTPUTSELECT
MemW => reg~572.OUTPUTSELECT
MemW => reg~571.OUTPUTSELECT
MemW => reg~570.OUTPUTSELECT
MemW => reg~569.OUTPUTSELECT
MemW => reg~568.OUTPUTSELECT
MemW => reg~567.OUTPUTSELECT
MemW => reg~566.OUTPUTSELECT
MemW => reg~565.OUTPUTSELECT
MemW => reg~564.OUTPUTSELECT
MemW => reg~563.OUTPUTSELECT
MemW => reg~562.OUTPUTSELECT
MemW => reg~561.OUTPUTSELECT
MemW => reg~560.OUTPUTSELECT
MemW => reg~559.OUTPUTSELECT
MemW => reg~558.OUTPUTSELECT
MemW => reg~557.OUTPUTSELECT
MemW => reg~556.OUTPUTSELECT
MemW => reg~555.OUTPUTSELECT
MemW => reg~554.OUTPUTSELECT
MemW => reg~553.OUTPUTSELECT
MemW => reg~552.OUTPUTSELECT
MemW => reg~551.OUTPUTSELECT
MemW => reg~550.OUTPUTSELECT
MemW => reg~549.OUTPUTSELECT
MemW => reg~548.OUTPUTSELECT
MemW => reg~547.OUTPUTSELECT
MemW => reg~546.OUTPUTSELECT
MemW => reg~545.OUTPUTSELECT
MemW => reg~544.OUTPUTSELECT
MemW => reg~543.OUTPUTSELECT
MemW => reg~542.OUTPUTSELECT
MemW => reg~541.OUTPUTSELECT
MemW => reg~540.OUTPUTSELECT
MemW => reg~539.OUTPUTSELECT
MemW => reg~538.OUTPUTSELECT
MemW => reg~537.OUTPUTSELECT
MemW => reg~536.OUTPUTSELECT
MemW => reg~535.OUTPUTSELECT
MemW => reg~534.OUTPUTSELECT
MemW => reg~533.OUTPUTSELECT
MemW => reg~532.OUTPUTSELECT
MemW => reg~531.OUTPUTSELECT
MemW => reg~530.OUTPUTSELECT
MemW => reg~529.OUTPUTSELECT
MemW => reg~528.OUTPUTSELECT
MemW => reg~527.OUTPUTSELECT
MemW => reg~526.OUTPUTSELECT
MemW => reg~525.OUTPUTSELECT
MemW => reg~524.OUTPUTSELECT
MemW => reg~523.OUTPUTSELECT
MemW => reg~522.OUTPUTSELECT
MemW => reg~521.OUTPUTSELECT
MemW => reg~520.OUTPUTSELECT
MemW => reg~519.OUTPUTSELECT
MemW => reg~518.OUTPUTSELECT
MemW => reg~517.OUTPUTSELECT
MemW => reg~516.OUTPUTSELECT
MemW => reg~515.OUTPUTSELECT
MemW => reg~514.OUTPUTSELECT
MemW => reg~513.OUTPUTSELECT
MemW => reg~512.OUTPUTSELECT
MemW => reg~511.OUTPUTSELECT
MemW => reg~510.OUTPUTSELECT
MemW => reg~509.OUTPUTSELECT
MemW => tempOutput~7.OUTPUTSELECT
MemW => tempOutput~6.OUTPUTSELECT
MemW => tempOutput~5.OUTPUTSELECT
MemW => tempOutput~4.OUTPUTSELECT
MemW => tempOutput~3.OUTPUTSELECT
MemW => tempOutput~2.OUTPUTSELECT
MemW => tempOutput~1.OUTPUTSELECT
MemW => tempOutput~0.OUTPUTSELECT
reset => reg[63][7].ACLR
reset => reg[63][6].ACLR
reset => reg[63][5].ACLR
reset => reg[63][4].ACLR
reset => reg[63][3].ACLR
reset => reg[63][2].ACLR
reset => reg[63][1].ACLR
reset => reg[63][0].ACLR
reset => reg[62][7].ACLR
reset => reg[62][6].ACLR
reset => reg[62][5].ACLR
reset => reg[62][4].ACLR
reset => reg[62][3].ACLR
reset => reg[62][2].ACLR
reset => reg[62][1].ACLR
reset => reg[62][0].ACLR
reset => reg[61][7].ACLR
reset => reg[61][6].ACLR
reset => reg[61][5].ACLR
reset => reg[61][4].ACLR
reset => reg[61][3].ACLR
reset => reg[61][2].ACLR
reset => reg[61][1].ACLR
reset => reg[61][0].ACLR
reset => reg[60][7].ACLR
reset => reg[60][6].ACLR
reset => reg[60][5].ACLR
reset => reg[60][4].ACLR
reset => reg[60][3].ACLR
reset => reg[60][2].ACLR
reset => reg[60][1].ACLR
reset => reg[60][0].ACLR
reset => reg[59][7].ACLR
reset => reg[59][6].ACLR
reset => reg[59][5].ACLR
reset => reg[59][4].ACLR
reset => reg[59][3].ACLR
reset => reg[59][2].ACLR
reset => reg[59][1].ACLR
reset => reg[59][0].ACLR
reset => reg[58][7].ACLR
reset => reg[58][6].ACLR
reset => reg[58][5].ACLR
reset => reg[58][4].ACLR
reset => reg[58][3].ACLR
reset => reg[58][2].ACLR
reset => reg[58][1].ACLR
reset => reg[58][0].ACLR
reset => reg[57][7].ACLR
reset => reg[57][6].ACLR
reset => reg[57][5].ACLR
reset => reg[57][4].ACLR
reset => reg[57][3].ACLR
reset => reg[57][2].ACLR
reset => reg[57][1].ACLR
reset => reg[57][0].ACLR
reset => reg[56][7].ACLR
reset => reg[56][6].ACLR
reset => reg[56][5].ACLR
reset => reg[56][4].ACLR
reset => reg[56][3].ACLR
reset => reg[56][2].ACLR
reset => reg[56][1].ACLR
reset => reg[56][0].ACLR
reset => reg[55][7].ACLR
reset => reg[55][6].ACLR
reset => reg[55][5].ACLR
reset => reg[55][4].ACLR
reset => reg[55][3].ACLR
reset => reg[55][2].ACLR
reset => reg[55][1].ACLR
reset => reg[55][0].ACLR
reset => reg[54][7].ACLR
reset => reg[54][6].ACLR
reset => reg[54][5].ACLR
reset => reg[54][4].ACLR
reset => reg[54][3].ACLR
reset => reg[54][2].ACLR
reset => reg[54][1].ACLR
reset => reg[54][0].ACLR
reset => reg[53][7].ACLR
reset => reg[53][6].ACLR
reset => reg[53][5].ACLR
reset => reg[53][4].ACLR
reset => reg[53][3].ACLR
reset => reg[53][2].ACLR
reset => reg[53][1].ACLR
reset => reg[53][0].ACLR
reset => reg[52][7].ACLR
reset => reg[52][6].ACLR
reset => reg[52][5].ACLR
reset => reg[52][4].ACLR
reset => reg[52][3].ACLR
reset => reg[52][2].ACLR
reset => reg[52][1].ACLR
reset => reg[52][0].ACLR
reset => reg[51][7].ACLR
reset => reg[51][6].ACLR
reset => reg[51][5].ACLR
reset => reg[51][4].ACLR
reset => reg[51][3].ACLR
reset => reg[51][2].ACLR
reset => reg[51][1].ACLR
reset => reg[51][0].ACLR
reset => reg[50][7].ACLR
reset => reg[50][6].ACLR
reset => reg[50][5].ACLR
reset => reg[50][4].ACLR
reset => reg[50][3].ACLR
reset => reg[50][2].ACLR
reset => reg[50][1].ACLR
reset => reg[50][0].ACLR
reset => reg[49][7].ACLR
reset => reg[49][6].ACLR
reset => reg[49][5].ACLR
reset => reg[49][4].ACLR
reset => reg[49][3].ACLR
reset => reg[49][2].ACLR
reset => reg[49][1].ACLR
reset => reg[49][0].ACLR
reset => reg[48][7].ACLR
reset => reg[48][6].ACLR
reset => reg[48][5].ACLR
reset => reg[48][4].ACLR
reset => reg[48][3].ACLR
reset => reg[48][2].ACLR
reset => reg[48][1].ACLR
reset => reg[48][0].ACLR
reset => reg[47][7].ACLR
reset => reg[47][6].ACLR
reset => reg[47][5].ACLR
reset => reg[47][4].ACLR
reset => reg[47][3].ACLR
reset => reg[47][2].ACLR
reset => reg[47][1].ACLR
reset => reg[47][0].ACLR
reset => reg[46][7].ACLR
reset => reg[46][6].ACLR
reset => reg[46][5].ACLR
reset => reg[46][4].ACLR
reset => reg[46][3].ACLR
reset => reg[46][2].ACLR
reset => reg[46][1].ACLR
reset => reg[46][0].ACLR
reset => reg[45][7].ACLR
reset => reg[45][6].ACLR
reset => reg[45][5].ACLR
reset => reg[45][4].ACLR
reset => reg[45][3].ACLR
reset => reg[45][2].ACLR
reset => reg[45][1].ACLR
reset => reg[45][0].ACLR
reset => reg[44][7].ACLR
reset => reg[44][6].ACLR
reset => reg[44][5].ACLR
reset => reg[44][4].ACLR
reset => reg[44][3].ACLR
reset => reg[44][2].ACLR
reset => reg[44][1].ACLR
reset => reg[44][0].ACLR
reset => reg[43][7].ACLR
reset => reg[43][6].ACLR
reset => reg[43][5].ACLR
reset => reg[43][4].ACLR
reset => reg[43][3].ACLR
reset => reg[43][2].ACLR
reset => reg[43][1].ACLR
reset => reg[43][0].ACLR
reset => reg[42][7].ACLR
reset => reg[42][6].ACLR
reset => reg[42][5].ACLR
reset => reg[42][4].ACLR
reset => reg[42][3].ACLR
reset => reg[42][2].ACLR
reset => reg[42][1].ACLR
reset => reg[42][0].ACLR
reset => reg[41][7].ACLR
reset => reg[41][6].ACLR
reset => reg[41][5].ACLR
reset => reg[41][4].ACLR
reset => reg[41][3].ACLR
reset => reg[41][2].ACLR
reset => reg[41][1].ACLR
reset => reg[41][0].ACLR
reset => reg[40][7].ACLR
reset => reg[40][6].ACLR
reset => reg[40][5].ACLR
reset => reg[40][4].ACLR
reset => reg[40][3].ACLR
reset => reg[40][2].ACLR
reset => reg[40][1].ACLR
reset => reg[40][0].ACLR
reset => reg[39][7].ACLR
reset => reg[39][6].ACLR
reset => reg[39][5].ACLR
reset => reg[39][4].ACLR
reset => reg[39][3].ACLR
reset => reg[39][2].ACLR
reset => reg[39][1].ACLR
reset => reg[39][0].ACLR
reset => reg[38][7].ACLR
reset => reg[38][6].ACLR
reset => reg[38][5].ACLR
reset => reg[38][4].ACLR
reset => reg[38][3].ACLR
reset => reg[38][2].ACLR
reset => reg[38][1].ACLR
reset => reg[38][0].ACLR
reset => reg[37][7].ACLR
reset => reg[37][6].ACLR
reset => reg[37][5].ACLR
reset => reg[37][4].ACLR
reset => reg[37][3].ACLR
reset => reg[37][2].ACLR
reset => reg[37][1].ACLR
reset => reg[37][0].ACLR
reset => reg[36][7].ACLR
reset => reg[36][6].ACLR
reset => reg[36][5].ACLR
reset => reg[36][4].ACLR
reset => reg[36][3].ACLR
reset => reg[36][2].ACLR
reset => reg[36][1].ACLR
reset => reg[36][0].ACLR
reset => reg[35][7].ACLR
reset => reg[35][6].ACLR
reset => reg[35][5].ACLR
reset => reg[35][4].ACLR
reset => reg[35][3].ACLR
reset => reg[35][2].ACLR
reset => reg[35][1].ACLR
reset => reg[35][0].ACLR
reset => reg[34][7].ACLR
reset => reg[34][6].ACLR
reset => reg[34][5].ACLR
reset => reg[34][4].ACLR
reset => reg[34][3].ACLR
reset => reg[34][2].ACLR
reset => reg[34][1].ACLR
reset => reg[34][0].ACLR
reset => reg[33][7].ACLR
reset => reg[33][6].ACLR
reset => reg[33][5].ACLR
reset => reg[33][4].ACLR
reset => reg[33][3].ACLR
reset => reg[33][2].ACLR
reset => reg[33][1].ACLR
reset => reg[33][0].ACLR
reset => reg[32][7].ACLR
reset => reg[32][6].ACLR
reset => reg[32][5].ACLR
reset => reg[32][4].ACLR
reset => reg[32][3].ACLR
reset => reg[32][2].ACLR
reset => reg[32][1].ACLR
reset => reg[32][0].ACLR
reset => reg[31][7].ACLR
reset => reg[31][6].ACLR
reset => reg[31][5].ACLR
reset => reg[31][4].ACLR
reset => reg[31][3].ACLR
reset => reg[31][2].ACLR
reset => reg[31][1].ACLR
reset => reg[31][0].ACLR
reset => reg[30][7].ACLR
reset => reg[30][6].ACLR
reset => reg[30][5].ACLR
reset => reg[30][4].ACLR
reset => reg[30][3].ACLR
reset => reg[30][2].ACLR
reset => reg[30][1].ACLR
reset => reg[30][0].ACLR
reset => reg[29][7].ACLR
reset => reg[29][6].ACLR
reset => reg[29][5].ACLR
reset => reg[29][4].ACLR
reset => reg[29][3].ACLR
reset => reg[29][2].ACLR
reset => reg[29][1].ACLR
reset => reg[29][0].ACLR
reset => reg[28][7].ACLR
reset => reg[28][6].ACLR
reset => reg[28][5].ACLR
reset => reg[28][4].ACLR
reset => reg[28][3].ACLR
reset => reg[28][2].ACLR
reset => reg[28][1].ACLR
reset => reg[28][0].ACLR
reset => reg[27][7].ACLR
reset => reg[27][6].ACLR
reset => reg[27][5].ACLR
reset => reg[27][4].ACLR
reset => reg[27][3].ACLR
reset => reg[27][2].ACLR
reset => reg[27][1].ACLR
reset => reg[27][0].ACLR
reset => reg[26][7].ACLR
reset => reg[26][6].ACLR
reset => reg[26][5].ACLR
reset => reg[26][4].ACLR
reset => reg[26][3].ACLR
reset => reg[26][2].ACLR
reset => reg[26][1].ACLR
reset => reg[26][0].ACLR
reset => reg[25][7].ACLR
reset => reg[25][6].ACLR
reset => reg[25][5].ACLR
reset => reg[25][4].ACLR
reset => reg[25][3].ACLR
reset => reg[25][2].ACLR
reset => reg[25][1].ACLR
reset => reg[25][0].ACLR
reset => reg[24][7].ACLR
reset => reg[24][6].ACLR
reset => reg[24][5].ACLR
reset => reg[24][4].ACLR
reset => reg[24][3].ACLR
reset => reg[24][2].ACLR
reset => reg[24][1].ACLR
reset => reg[24][0].ACLR
reset => reg[23][7].ACLR
reset => reg[23][6].ACLR
reset => reg[23][5].ACLR
reset => reg[23][4].ACLR
reset => reg[23][3].ACLR
reset => reg[23][2].ACLR
reset => reg[23][1].ACLR
reset => reg[23][0].ACLR
reset => reg[22][7].ACLR
reset => reg[22][6].ACLR
reset => reg[22][5].ACLR
reset => reg[22][4].ACLR
reset => reg[22][3].ACLR
reset => reg[22][2].ACLR
reset => reg[22][1].ACLR
reset => reg[22][0].ACLR
reset => reg[21][7].ACLR
reset => reg[21][6].ACLR
reset => reg[21][5].ACLR
reset => reg[21][4].ACLR
reset => reg[21][3].ACLR
reset => reg[21][2].ACLR
reset => reg[21][1].ACLR
reset => reg[21][0].ACLR
reset => reg[20][7].ACLR
reset => reg[20][6].ACLR
reset => reg[20][5].ACLR
reset => reg[20][4].ACLR
reset => reg[20][3].ACLR
reset => reg[20][2].ACLR
reset => reg[20][1].ACLR
reset => reg[20][0].ACLR
reset => reg[19][7].ACLR
reset => reg[19][6].ACLR
reset => reg[19][5].ACLR
reset => reg[19][4].ACLR
reset => reg[19][3].ACLR
reset => reg[19][2].ACLR
reset => reg[19][1].ACLR
reset => reg[19][0].ACLR
reset => reg[18][7].ACLR
reset => reg[18][6].ACLR
reset => reg[18][5].ACLR
reset => reg[18][4].ACLR
reset => reg[18][3].ACLR
reset => reg[18][2].ACLR
reset => reg[18][1].ACLR
reset => reg[18][0].ACLR
reset => reg[17][7].ACLR
reset => reg[17][6].ACLR
reset => reg[17][5].ACLR
reset => reg[17][4].ACLR
reset => reg[17][3].ACLR
reset => reg[17][2].ACLR
reset => reg[17][1].ACLR
reset => reg[17][0].ACLR
reset => reg[16][7].ACLR
reset => reg[16][6].ACLR
reset => reg[16][5].ACLR
reset => reg[16][4].ACLR
reset => reg[16][3].ACLR
reset => reg[16][2].ACLR
reset => reg[16][1].ACLR
reset => reg[16][0].ACLR
reset => reg[15][7].ACLR
reset => reg[15][6].ACLR
reset => reg[15][5].ACLR
reset => reg[15][4].ACLR
reset => reg[15][3].ACLR
reset => reg[15][2].ACLR
reset => reg[15][1].ACLR
reset => reg[15][0].ACLR
reset => reg[14][7].ACLR
reset => reg[14][6].ACLR
reset => reg[14][5].ACLR
reset => reg[14][4].ACLR
reset => reg[14][3].ACLR
reset => reg[14][2].PRESET
reset => reg[14][1].ACLR
reset => reg[14][0].PRESET
reset => reg[13][7].ACLR
reset => reg[13][6].ACLR
reset => reg[13][5].ACLR
reset => reg[13][4].ACLR
reset => reg[13][3].ACLR
reset => reg[13][2].PRESET
reset => reg[13][1].ACLR
reset => reg[13][0].ACLR
reset => reg[12][7].ACLR
reset => reg[12][6].ACLR
reset => reg[12][5].ACLR
reset => reg[12][4].ACLR
reset => reg[12][3].ACLR
reset => reg[12][2].ACLR
reset => reg[12][1].PRESET
reset => reg[12][0].PRESET
reset => reg[11][7].ACLR
reset => reg[11][6].ACLR
reset => reg[11][5].ACLR
reset => reg[11][4].ACLR
reset => reg[11][3].ACLR
reset => reg[11][2].ACLR
reset => reg[11][1].PRESET
reset => reg[11][0].ACLR
reset => reg[10][7].ACLR
reset => reg[10][6].ACLR
reset => reg[10][5].ACLR
reset => reg[10][4].ACLR
reset => reg[10][3].ACLR
reset => reg[10][2].ACLR
reset => reg[10][1].ACLR
reset => reg[10][0].PRESET
reset => reg[9][7].ACLR
reset => reg[9][6].ACLR
reset => reg[9][5].ACLR
reset => reg[9][4].ACLR
reset => reg[9][3].PRESET
reset => reg[9][2].ACLR
reset => reg[9][1].PRESET
reset => reg[9][0].ACLR
reset => reg[8][7].ACLR
reset => reg[8][6].ACLR
reset => reg[8][5].ACLR
reset => reg[8][4].ACLR
reset => reg[8][3].ACLR
reset => reg[8][2].PRESET
reset => reg[8][1].ACLR
reset => reg[8][0].PRESET
reset => reg[7][7].PRESET
reset => reg[7][6].PRESET
reset => reg[7][5].PRESET
reset => reg[7][4]~en.ACLR
reset => reg[7][3]~en.ACLR
reset => reg[7][2]~en.ACLR
reset => reg[7][1]~en.ACLR
reset => reg[7][0]~en.ACLR
reset => reg[6][7].PRESET
reset => reg[6][6].ACLR
reset => reg[6][5].ACLR
reset => reg[6][4].ACLR
reset => reg[6][3].PRESET
reset => reg[6][2].PRESET
reset => reg[6][1].PRESET
reset => reg[6][0].PRESET
reset => reg[5][7].PRESET
reset => reg[5][6].ACLR
reset => reg[5][5].PRESET
reset => reg[5][4].ACLR
reset => reg[5][3].ACLR
reset => reg[5][2].PRESET
reset => reg[5][1].ACLR
reset => reg[5][0].ACLR
reset => reg[4][7].PRESET
reset => reg[4][6].PRESET
reset => reg[4][5].ACLR
reset => reg[4][4].ACLR
reset => reg[4][3].ACLR
reset => reg[4][2].ACLR
reset => reg[4][1].ACLR
reset => reg[4][0].ACLR
reset => reg[3][7].ACLR
reset => reg[3][6].PRESET
reset => reg[3][5].PRESET
reset => reg[3][4].ACLR
reset => reg[3][3].ACLR
reset => reg[3][2].ACLR
reset => reg[3][1].ACLR
reset => reg[3][0].ACLR
reset => reg[2][7].ACLR
reset => reg[2][6].PRESET
reset => reg[2][5].ACLR
reset => reg[2][4].ACLR
reset => reg[2][3].ACLR
reset => reg[2][2].ACLR
reset => reg[2][1].ACLR
reset => reg[2][0].ACLR
reset => reg[1][7].ACLR
reset => reg[1][6].ACLR
reset => reg[1][5].ACLR
reset => reg[1][4].ACLR
reset => reg[1][3].PRESET
reset => reg[1][2].ACLR
reset => reg[1][1].ACLR
reset => reg[1][0].PRESET
reset => reg[0][7].ACLR
reset => reg[0][6].ACLR
reset => reg[0][5].PRESET
reset => reg[0][4].ACLR
reset => reg[0][3].PRESET
reset => reg[0][2].ACLR
reset => reg[0][1].ACLR
reset => reg[0][0].ACLR
reset => tempOutput[0].ENA
reset => tempOutput[7].ENA
reset => tempOutput[6].ENA
reset => tempOutput[5].ENA
reset => tempOutput[4].ENA
reset => tempOutput[3].ENA
reset => tempOutput[2].ENA
reset => tempOutput[1].ENA
clk => reg[63][7].CLK
clk => reg[63][6].CLK
clk => reg[63][5].CLK
clk => reg[63][4].CLK
clk => reg[63][3].CLK
clk => reg[63][2].CLK
clk => reg[63][1].CLK
clk => reg[63][0].CLK
clk => reg[62][7].CLK
clk => reg[62][6].CLK
clk => reg[62][5].CLK
clk => reg[62][4].CLK
clk => reg[62][3].CLK
clk => reg[62][2].CLK
clk => reg[62][1].CLK
clk => reg[62][0].CLK
clk => reg[61][7].CLK
clk => reg[61][6].CLK
clk => reg[61][5].CLK
clk => reg[61][4].CLK
clk => reg[61][3].CLK
clk => reg[61][2].CLK
clk => reg[61][1].CLK
clk => reg[61][0].CLK
clk => reg[60][7].CLK
clk => reg[60][6].CLK
clk => reg[60][5].CLK
clk => reg[60][4].CLK
clk => reg[60][3].CLK
clk => reg[60][2].CLK
clk => reg[60][1].CLK
clk => reg[60][0].CLK
clk => reg[59][7].CLK
clk => reg[59][6].CLK
clk => reg[59][5].CLK
clk => reg[59][4].CLK
clk => reg[59][3].CLK
clk => reg[59][2].CLK
clk => reg[59][1].CLK
clk => reg[59][0].CLK
clk => reg[58][7].CLK
clk => reg[58][6].CLK
clk => reg[58][5].CLK
clk => reg[58][4].CLK
clk => reg[58][3].CLK
clk => reg[58][2].CLK
clk => reg[58][1].CLK
clk => reg[58][0].CLK
clk => reg[57][7].CLK
clk => reg[57][6].CLK
clk => reg[57][5].CLK
clk => reg[57][4].CLK
clk => reg[57][3].CLK
clk => reg[57][2].CLK
clk => reg[57][1].CLK
clk => reg[57][0].CLK
clk => reg[56][7].CLK
clk => reg[56][6].CLK
clk => reg[56][5].CLK
clk => reg[56][4].CLK
clk => reg[56][3].CLK
clk => reg[56][2].CLK
clk => reg[56][1].CLK
clk => reg[56][0].CLK
clk => reg[55][7].CLK
clk => reg[55][6].CLK
clk => reg[55][5].CLK
clk => reg[55][4].CLK
clk => reg[55][3].CLK
clk => reg[55][2].CLK
clk => reg[55][1].CLK
clk => reg[55][0].CLK
clk => reg[54][7].CLK
clk => reg[54][6].CLK
clk => reg[54][5].CLK
clk => reg[54][4].CLK
clk => reg[54][3].CLK
clk => reg[54][2].CLK
clk => reg[54][1].CLK
clk => reg[54][0].CLK
clk => reg[53][7].CLK
clk => reg[53][6].CLK
clk => reg[53][5].CLK
clk => reg[53][4].CLK
clk => reg[53][3].CLK
clk => reg[53][2].CLK
clk => reg[53][1].CLK
clk => reg[53][0].CLK
clk => reg[52][7].CLK
clk => reg[52][6].CLK
clk => reg[52][5].CLK
clk => reg[52][4].CLK
clk => reg[52][3].CLK
clk => reg[52][2].CLK
clk => reg[52][1].CLK
clk => reg[52][0].CLK
clk => reg[51][7].CLK
clk => reg[51][6].CLK
clk => reg[51][5].CLK
clk => reg[51][4].CLK
clk => reg[51][3].CLK
clk => reg[51][2].CLK
clk => reg[51][1].CLK
clk => reg[51][0].CLK
clk => reg[50][7].CLK
clk => reg[50][6].CLK
clk => reg[50][5].CLK
clk => reg[50][4].CLK
clk => reg[50][3].CLK
clk => reg[50][2].CLK
clk => reg[50][1].CLK
clk => reg[50][0].CLK
clk => reg[49][7].CLK
clk => reg[49][6].CLK
clk => reg[49][5].CLK
clk => reg[49][4].CLK
clk => reg[49][3].CLK
clk => reg[49][2].CLK
clk => reg[49][1].CLK
clk => reg[49][0].CLK
clk => reg[48][7].CLK
clk => reg[48][6].CLK
clk => reg[48][5].CLK
clk => reg[48][4].CLK
clk => reg[48][3].CLK
clk => reg[48][2].CLK
clk => reg[48][1].CLK
clk => reg[48][0].CLK
clk => reg[47][7].CLK
clk => reg[47][6].CLK
clk => reg[47][5].CLK
clk => reg[47][4].CLK
clk => reg[47][3].CLK
clk => reg[47][2].CLK
clk => reg[47][1].CLK
clk => reg[47][0].CLK
clk => reg[46][7].CLK
clk => reg[46][6].CLK
clk => reg[46][5].CLK
clk => reg[46][4].CLK
clk => reg[46][3].CLK
clk => reg[46][2].CLK
clk => reg[46][1].CLK
clk => reg[46][0].CLK
clk => reg[45][7].CLK
clk => reg[45][6].CLK
clk => reg[45][5].CLK
clk => reg[45][4].CLK
clk => reg[45][3].CLK
clk => reg[45][2].CLK
clk => reg[45][1].CLK
clk => reg[45][0].CLK
clk => reg[44][7].CLK
clk => reg[44][6].CLK
clk => reg[44][5].CLK
clk => reg[44][4].CLK
clk => reg[44][3].CLK
clk => reg[44][2].CLK
clk => reg[44][1].CLK
clk => reg[44][0].CLK
clk => reg[43][7].CLK
clk => reg[43][6].CLK
clk => reg[43][5].CLK
clk => reg[43][4].CLK
clk => reg[43][3].CLK
clk => reg[43][2].CLK
clk => reg[43][1].CLK
clk => reg[43][0].CLK
clk => reg[42][7].CLK
clk => reg[42][6].CLK
clk => reg[42][5].CLK
clk => reg[42][4].CLK
clk => reg[42][3].CLK
clk => reg[42][2].CLK
clk => reg[42][1].CLK
clk => reg[42][0].CLK
clk => reg[41][7].CLK
clk => reg[41][6].CLK
clk => reg[41][5].CLK
clk => reg[41][4].CLK
clk => reg[41][3].CLK
clk => reg[41][2].CLK
clk => reg[41][1].CLK
clk => reg[41][0].CLK
clk => reg[40][7].CLK
clk => reg[40][6].CLK
clk => reg[40][5].CLK
clk => reg[40][4].CLK
clk => reg[40][3].CLK
clk => reg[40][2].CLK
clk => reg[40][1].CLK
clk => reg[40][0].CLK
clk => reg[39][7].CLK
clk => reg[39][6].CLK
clk => reg[39][5].CLK
clk => reg[39][4].CLK
clk => reg[39][3].CLK
clk => reg[39][2].CLK
clk => reg[39][1].CLK
clk => reg[39][0].CLK
clk => reg[38][7].CLK
clk => reg[38][6].CLK
clk => reg[38][5].CLK
clk => reg[38][4].CLK
clk => reg[38][3].CLK
clk => reg[38][2].CLK
clk => reg[38][1].CLK
clk => reg[38][0].CLK
clk => reg[37][7].CLK
clk => reg[37][6].CLK
clk => reg[37][5].CLK
clk => reg[37][4].CLK
clk => reg[37][3].CLK
clk => reg[37][2].CLK
clk => reg[37][1].CLK
clk => reg[37][0].CLK
clk => reg[36][7].CLK
clk => reg[36][6].CLK
clk => reg[36][5].CLK
clk => reg[36][4].CLK
clk => reg[36][3].CLK
clk => reg[36][2].CLK
clk => reg[36][1].CLK
clk => reg[36][0].CLK
clk => reg[35][7].CLK
clk => reg[35][6].CLK
clk => reg[35][5].CLK
clk => reg[35][4].CLK
clk => reg[35][3].CLK
clk => reg[35][2].CLK
clk => reg[35][1].CLK
clk => reg[35][0].CLK
clk => reg[34][7].CLK
clk => reg[34][6].CLK
clk => reg[34][5].CLK
clk => reg[34][4].CLK
clk => reg[34][3].CLK
clk => reg[34][2].CLK
clk => reg[34][1].CLK
clk => reg[34][0].CLK
clk => reg[33][7].CLK
clk => reg[33][6].CLK
clk => reg[33][5].CLK
clk => reg[33][4].CLK
clk => reg[33][3].CLK
clk => reg[33][2].CLK
clk => reg[33][1].CLK
clk => reg[33][0].CLK
clk => reg[32][7].CLK
clk => reg[32][6].CLK
clk => reg[32][5].CLK
clk => reg[32][4].CLK
clk => reg[32][3].CLK
clk => reg[32][2].CLK
clk => reg[32][1].CLK
clk => reg[32][0].CLK
clk => reg[31][7].CLK
clk => reg[31][6].CLK
clk => reg[31][5].CLK
clk => reg[31][4].CLK
clk => reg[31][3].CLK
clk => reg[31][2].CLK
clk => reg[31][1].CLK
clk => reg[31][0].CLK
clk => reg[30][7].CLK
clk => reg[30][6].CLK
clk => reg[30][5].CLK
clk => reg[30][4].CLK
clk => reg[30][3].CLK
clk => reg[30][2].CLK
clk => reg[30][1].CLK
clk => reg[30][0].CLK
clk => reg[29][7].CLK
clk => reg[29][6].CLK
clk => reg[29][5].CLK
clk => reg[29][4].CLK
clk => reg[29][3].CLK
clk => reg[29][2].CLK
clk => reg[29][1].CLK
clk => reg[29][0].CLK
clk => reg[28][7].CLK
clk => reg[28][6].CLK
clk => reg[28][5].CLK
clk => reg[28][4].CLK
clk => reg[28][3].CLK
clk => reg[28][2].CLK
clk => reg[28][1].CLK
clk => reg[28][0].CLK
clk => reg[27][7].CLK
clk => reg[27][6].CLK
clk => reg[27][5].CLK
clk => reg[27][4].CLK
clk => reg[27][3].CLK
clk => reg[27][2].CLK
clk => reg[27][1].CLK
clk => reg[27][0].CLK
clk => reg[26][7].CLK
clk => reg[26][6].CLK
clk => reg[26][5].CLK
clk => reg[26][4].CLK
clk => reg[26][3].CLK
clk => reg[26][2].CLK
clk => reg[26][1].CLK
clk => reg[26][0].CLK
clk => reg[25][7].CLK
clk => reg[25][6].CLK
clk => reg[25][5].CLK
clk => reg[25][4].CLK
clk => reg[25][3].CLK
clk => reg[25][2].CLK
clk => reg[25][1].CLK
clk => reg[25][0].CLK
clk => reg[24][7].CLK
clk => reg[24][6].CLK
clk => reg[24][5].CLK
clk => reg[24][4].CLK
clk => reg[24][3].CLK
clk => reg[24][2].CLK
clk => reg[24][1].CLK
clk => reg[24][0].CLK
clk => reg[23][7].CLK
clk => reg[23][6].CLK
clk => reg[23][5].CLK
clk => reg[23][4].CLK
clk => reg[23][3].CLK
clk => reg[23][2].CLK
clk => reg[23][1].CLK
clk => reg[23][0].CLK
clk => reg[22][7].CLK
clk => reg[22][6].CLK
clk => reg[22][5].CLK
clk => reg[22][4].CLK
clk => reg[22][3].CLK
clk => reg[22][2].CLK
clk => reg[22][1].CLK
clk => reg[22][0].CLK
clk => reg[21][7].CLK
clk => reg[21][6].CLK
clk => reg[21][5].CLK
clk => reg[21][4].CLK
clk => reg[21][3].CLK
clk => reg[21][2].CLK
clk => reg[21][1].CLK
clk => reg[21][0].CLK
clk => reg[20][7].CLK
clk => reg[20][6].CLK
clk => reg[20][5].CLK
clk => reg[20][4].CLK
clk => reg[20][3].CLK
clk => reg[20][2].CLK
clk => reg[20][1].CLK
clk => reg[20][0].CLK
clk => reg[19][7].CLK
clk => reg[19][6].CLK
clk => reg[19][5].CLK
clk => reg[19][4].CLK
clk => reg[19][3].CLK
clk => reg[19][2].CLK
clk => reg[19][1].CLK
clk => reg[19][0].CLK
clk => reg[18][7].CLK
clk => reg[18][6].CLK
clk => reg[18][5].CLK
clk => reg[18][4].CLK
clk => reg[18][3].CLK
clk => reg[18][2].CLK
clk => reg[18][1].CLK
clk => reg[18][0].CLK
clk => reg[17][7].CLK
clk => reg[17][6].CLK
clk => reg[17][5].CLK
clk => reg[17][4].CLK
clk => reg[17][3].CLK
clk => reg[17][2].CLK
clk => reg[17][1].CLK
clk => reg[17][0].CLK
clk => reg[16][7].CLK
clk => reg[16][6].CLK
clk => reg[16][5].CLK
clk => reg[16][4].CLK
clk => reg[16][3].CLK
clk => reg[16][2].CLK
clk => reg[16][1].CLK
clk => reg[16][0].CLK
clk => reg[15][7].CLK
clk => reg[15][6].CLK
clk => reg[15][5].CLK
clk => reg[15][4].CLK
clk => reg[15][3].CLK
clk => reg[15][2].CLK
clk => reg[15][1].CLK
clk => reg[15][0].CLK
clk => reg[14][7].CLK
clk => reg[14][6].CLK
clk => reg[14][5].CLK
clk => reg[14][4].CLK
clk => reg[14][3].CLK
clk => reg[14][2].CLK
clk => reg[14][1].CLK
clk => reg[14][0].CLK
clk => reg[13][7].CLK
clk => reg[13][6].CLK
clk => reg[13][5].CLK
clk => reg[13][4].CLK
clk => reg[13][3].CLK
clk => reg[13][2].CLK
clk => reg[13][1].CLK
clk => reg[13][0].CLK
clk => reg[12][7].CLK
clk => reg[12][6].CLK
clk => reg[12][5].CLK
clk => reg[12][4].CLK
clk => reg[12][3].CLK
clk => reg[12][2].CLK
clk => reg[12][1].CLK
clk => reg[12][0].CLK
clk => reg[11][7].CLK
clk => reg[11][6].CLK
clk => reg[11][5].CLK
clk => reg[11][4].CLK
clk => reg[11][3].CLK
clk => reg[11][2].CLK
clk => reg[11][1].CLK
clk => reg[11][0].CLK
clk => reg[10][7].CLK
clk => reg[10][6].CLK
clk => reg[10][5].CLK
clk => reg[10][4].CLK
clk => reg[10][3].CLK
clk => reg[10][2].CLK
clk => reg[10][1].CLK
clk => reg[10][0].CLK
clk => reg[9][7].CLK
clk => reg[9][6].CLK
clk => reg[9][5].CLK
clk => reg[9][4].CLK
clk => reg[9][3].CLK
clk => reg[9][2].CLK
clk => reg[9][1].CLK
clk => reg[9][0].CLK
clk => reg[8][7].CLK
clk => reg[8][6].CLK
clk => reg[8][5].CLK
clk => reg[8][4].CLK
clk => reg[8][3].CLK
clk => reg[8][2].CLK
clk => reg[8][1].CLK
clk => reg[8][0].CLK
clk => reg[7][7].CLK
clk => reg[7][6].CLK
clk => reg[7][5].CLK
clk => reg[7][4]~en.CLK
clk => reg[7][4].CLK
clk => reg[7][3]~en.CLK
clk => reg[7][3].CLK
clk => reg[7][2]~en.CLK
clk => reg[7][2].CLK
clk => reg[7][1]~en.CLK
clk => reg[7][1].CLK
clk => reg[7][0]~en.CLK
clk => reg[7][0].CLK
clk => reg[6][7].CLK
clk => reg[6][6].CLK
clk => reg[6][5].CLK
clk => reg[6][4].CLK
clk => reg[6][3].CLK
clk => reg[6][2].CLK
clk => reg[6][1].CLK
clk => reg[6][0].CLK
clk => reg[5][7].CLK
clk => reg[5][6].CLK
clk => reg[5][5].CLK
clk => reg[5][4].CLK
clk => reg[5][3].CLK
clk => reg[5][2].CLK
clk => reg[5][1].CLK
clk => reg[5][0].CLK
clk => reg[4][7].CLK
clk => reg[4][6].CLK
clk => reg[4][5].CLK
clk => reg[4][4].CLK
clk => reg[4][3].CLK
clk => reg[4][2].CLK
clk => reg[4][1].CLK
clk => reg[4][0].CLK
clk => reg[3][7].CLK
clk => reg[3][6].CLK
clk => reg[3][5].CLK
clk => reg[3][4].CLK
clk => reg[3][3].CLK
clk => reg[3][2].CLK
clk => reg[3][1].CLK
clk => reg[3][0].CLK
clk => reg[2][7].CLK
clk => reg[2][6].CLK
clk => reg[2][5].CLK
clk => reg[2][4].CLK
clk => reg[2][3].CLK
clk => reg[2][2].CLK
clk => reg[2][1].CLK
clk => reg[2][0].CLK
clk => reg[1][7].CLK
clk => reg[1][6].CLK
clk => reg[1][5].CLK
clk => reg[1][4].CLK
clk => reg[1][3].CLK
clk => reg[1][2].CLK
clk => reg[1][1].CLK
clk => reg[1][0].CLK
clk => reg[0][7].CLK
clk => reg[0][6].CLK
clk => reg[0][5].CLK
clk => reg[0][4].CLK
clk => reg[0][3].CLK
clk => reg[0][2].CLK
clk => reg[0][1].CLK
clk => reg[0][0].CLK
clk => tempOutput[7].CLK
clk => tempOutput[6].CLK
clk => tempOutput[5].CLK
clk => tempOutput[4].CLK
clk => tempOutput[3].CLK
clk => tempOutput[2].CLK
clk => tempOutput[1].CLK
clk => tempOutput[0].CLK
MAR[0] => Decoder0.IN5
MAR[0] => Mux7.IN5
MAR[0] => Mux6.IN5
MAR[0] => Mux5.IN5
MAR[0] => Mux4.IN5
MAR[0] => Mux3.IN5
MAR[0] => Mux2.IN5
MAR[0] => Mux1.IN5
MAR[0] => Mux0.IN5
MAR[1] => Decoder0.IN4
MAR[1] => Mux7.IN4
MAR[1] => Mux6.IN4
MAR[1] => Mux5.IN4
MAR[1] => Mux4.IN4
MAR[1] => Mux3.IN4
MAR[1] => Mux2.IN4
MAR[1] => Mux1.IN4
MAR[1] => Mux0.IN4
MAR[2] => Decoder0.IN3
MAR[2] => Mux7.IN3
MAR[2] => Mux6.IN3
MAR[2] => Mux5.IN3
MAR[2] => Mux4.IN3
MAR[2] => Mux3.IN3
MAR[2] => Mux2.IN3
MAR[2] => Mux1.IN3
MAR[2] => Mux0.IN3
MAR[3] => Decoder0.IN2
MAR[3] => Mux7.IN2
MAR[3] => Mux6.IN2
MAR[3] => Mux5.IN2
MAR[3] => Mux4.IN2
MAR[3] => Mux3.IN2
MAR[3] => Mux2.IN2
MAR[3] => Mux1.IN2
MAR[3] => Mux0.IN2
MAR[4] => Decoder0.IN1
MAR[4] => Mux7.IN1
MAR[4] => Mux6.IN1
MAR[4] => Mux5.IN1
MAR[4] => Mux4.IN1
MAR[4] => Mux3.IN1
MAR[4] => Mux2.IN1
MAR[4] => Mux1.IN1
MAR[4] => Mux0.IN1
MAR[5] => Decoder0.IN0
MAR[5] => Mux7.IN0
MAR[5] => Mux6.IN0
MAR[5] => Mux5.IN0
MAR[5] => Mux4.IN0
MAR[5] => Mux3.IN0
MAR[5] => Mux2.IN0
MAR[5] => Mux1.IN0
MAR[5] => Mux0.IN0
MAR[6] => ~NO_FANOUT~
MAR[7] => ~NO_FANOUT~
DataIn[0] => tempOutput~7.DATAB
DataIn[0] => reg~508.DATAB
DataIn[0] => reg~500.DATAB
DataIn[0] => reg~492.DATAB
DataIn[0] => reg~484.DATAB
DataIn[0] => reg~476.DATAB
DataIn[0] => reg~468.DATAB
DataIn[0] => reg~460.DATAB
DataIn[0] => reg~449.DATAB
DataIn[0] => reg~441.DATAB
DataIn[0] => reg~433.DATAB
DataIn[0] => reg~425.DATAB
DataIn[0] => reg~417.DATAB
DataIn[0] => reg~409.DATAB
DataIn[0] => reg~401.DATAB
DataIn[0] => reg~393.DATAB
DataIn[0] => reg~385.DATAB
DataIn[0] => reg~377.DATAB
DataIn[0] => reg~369.DATAB
DataIn[0] => reg~361.DATAB
DataIn[0] => reg~353.DATAB
DataIn[0] => reg~345.DATAB
DataIn[0] => reg~337.DATAB
DataIn[0] => reg~329.DATAB
DataIn[0] => reg~321.DATAB
DataIn[0] => reg~313.DATAB
DataIn[0] => reg~305.DATAB
DataIn[0] => reg~297.DATAB
DataIn[0] => reg~289.DATAB
DataIn[0] => reg~281.DATAB
DataIn[0] => reg~273.DATAB
DataIn[0] => reg~265.DATAB
DataIn[0] => reg~257.DATAB
DataIn[0] => reg~249.DATAB
DataIn[0] => reg~241.DATAB
DataIn[0] => reg~233.DATAB
DataIn[0] => reg~225.DATAB
DataIn[0] => reg~217.DATAB
DataIn[0] => reg~209.DATAB
DataIn[0] => reg~201.DATAB
DataIn[0] => reg~193.DATAB
DataIn[0] => reg~185.DATAB
DataIn[0] => reg~177.DATAB
DataIn[0] => reg~169.DATAB
DataIn[0] => reg~161.DATAB
DataIn[0] => reg~153.DATAB
DataIn[0] => reg~145.DATAB
DataIn[0] => reg~137.DATAB
DataIn[0] => reg~129.DATAB
DataIn[0] => reg~121.DATAB
DataIn[0] => reg~113.DATAB
DataIn[0] => reg~105.DATAB
DataIn[0] => reg~97.DATAB
DataIn[0] => reg~89.DATAB
DataIn[0] => reg~81.DATAB
DataIn[0] => reg~73.DATAB
DataIn[0] => reg~65.DATAB
DataIn[0] => reg~57.DATAB
DataIn[0] => reg~49.DATAB
DataIn[0] => reg~41.DATAB
DataIn[0] => reg~33.DATAB
DataIn[0] => reg~25.DATAB
DataIn[0] => reg~17.DATAB
DataIn[0] => reg~9.DATAB
DataIn[0] => reg[7][0].DATAIN
DataIn[1] => tempOutput~6.DATAB
DataIn[1] => reg~507.DATAB
DataIn[1] => reg~499.DATAB
DataIn[1] => reg~491.DATAB
DataIn[1] => reg~483.DATAB
DataIn[1] => reg~475.DATAB
DataIn[1] => reg~467.DATAB
DataIn[1] => reg~459.DATAB
DataIn[1] => reg~448.DATAB
DataIn[1] => reg~440.DATAB
DataIn[1] => reg~432.DATAB
DataIn[1] => reg~424.DATAB
DataIn[1] => reg~416.DATAB
DataIn[1] => reg~408.DATAB
DataIn[1] => reg~400.DATAB
DataIn[1] => reg~392.DATAB
DataIn[1] => reg~384.DATAB
DataIn[1] => reg~376.DATAB
DataIn[1] => reg~368.DATAB
DataIn[1] => reg~360.DATAB
DataIn[1] => reg~352.DATAB
DataIn[1] => reg~344.DATAB
DataIn[1] => reg~336.DATAB
DataIn[1] => reg~328.DATAB
DataIn[1] => reg~320.DATAB
DataIn[1] => reg~312.DATAB
DataIn[1] => reg~304.DATAB
DataIn[1] => reg~296.DATAB
DataIn[1] => reg~288.DATAB
DataIn[1] => reg~280.DATAB
DataIn[1] => reg~272.DATAB
DataIn[1] => reg~264.DATAB
DataIn[1] => reg~256.DATAB
DataIn[1] => reg~248.DATAB
DataIn[1] => reg~240.DATAB
DataIn[1] => reg~232.DATAB
DataIn[1] => reg~224.DATAB
DataIn[1] => reg~216.DATAB
DataIn[1] => reg~208.DATAB
DataIn[1] => reg~200.DATAB
DataIn[1] => reg~192.DATAB
DataIn[1] => reg~184.DATAB
DataIn[1] => reg~176.DATAB
DataIn[1] => reg~168.DATAB
DataIn[1] => reg~160.DATAB
DataIn[1] => reg~152.DATAB
DataIn[1] => reg~144.DATAB
DataIn[1] => reg~136.DATAB
DataIn[1] => reg~128.DATAB
DataIn[1] => reg~120.DATAB
DataIn[1] => reg~112.DATAB
DataIn[1] => reg~104.DATAB
DataIn[1] => reg~96.DATAB
DataIn[1] => reg~88.DATAB
DataIn[1] => reg~80.DATAB
DataIn[1] => reg~72.DATAB
DataIn[1] => reg~64.DATAB
DataIn[1] => reg~56.DATAB
DataIn[1] => reg~48.DATAB
DataIn[1] => reg~40.DATAB
DataIn[1] => reg~32.DATAB
DataIn[1] => reg~24.DATAB
DataIn[1] => reg~16.DATAB
DataIn[1] => reg~8.DATAB
DataIn[1] => reg[7][1].DATAIN
DataIn[2] => tempOutput~5.DATAB
DataIn[2] => reg~506.DATAB
DataIn[2] => reg~498.DATAB
DataIn[2] => reg~490.DATAB
DataIn[2] => reg~482.DATAB
DataIn[2] => reg~474.DATAB
DataIn[2] => reg~466.DATAB
DataIn[2] => reg~458.DATAB
DataIn[2] => reg~447.DATAB
DataIn[2] => reg~439.DATAB
DataIn[2] => reg~431.DATAB
DataIn[2] => reg~423.DATAB
DataIn[2] => reg~415.DATAB
DataIn[2] => reg~407.DATAB
DataIn[2] => reg~399.DATAB
DataIn[2] => reg~391.DATAB
DataIn[2] => reg~383.DATAB
DataIn[2] => reg~375.DATAB
DataIn[2] => reg~367.DATAB
DataIn[2] => reg~359.DATAB
DataIn[2] => reg~351.DATAB
DataIn[2] => reg~343.DATAB
DataIn[2] => reg~335.DATAB
DataIn[2] => reg~327.DATAB
DataIn[2] => reg~319.DATAB
DataIn[2] => reg~311.DATAB
DataIn[2] => reg~303.DATAB
DataIn[2] => reg~295.DATAB
DataIn[2] => reg~287.DATAB
DataIn[2] => reg~279.DATAB
DataIn[2] => reg~271.DATAB
DataIn[2] => reg~263.DATAB
DataIn[2] => reg~255.DATAB
DataIn[2] => reg~247.DATAB
DataIn[2] => reg~239.DATAB
DataIn[2] => reg~231.DATAB
DataIn[2] => reg~223.DATAB
DataIn[2] => reg~215.DATAB
DataIn[2] => reg~207.DATAB
DataIn[2] => reg~199.DATAB
DataIn[2] => reg~191.DATAB
DataIn[2] => reg~183.DATAB
DataIn[2] => reg~175.DATAB
DataIn[2] => reg~167.DATAB
DataIn[2] => reg~159.DATAB
DataIn[2] => reg~151.DATAB
DataIn[2] => reg~143.DATAB
DataIn[2] => reg~135.DATAB
DataIn[2] => reg~127.DATAB
DataIn[2] => reg~119.DATAB
DataIn[2] => reg~111.DATAB
DataIn[2] => reg~103.DATAB
DataIn[2] => reg~95.DATAB
DataIn[2] => reg~87.DATAB
DataIn[2] => reg~79.DATAB
DataIn[2] => reg~71.DATAB
DataIn[2] => reg~63.DATAB
DataIn[2] => reg~55.DATAB
DataIn[2] => reg~47.DATAB
DataIn[2] => reg~39.DATAB
DataIn[2] => reg~31.DATAB
DataIn[2] => reg~23.DATAB
DataIn[2] => reg~15.DATAB
DataIn[2] => reg~7.DATAB
DataIn[2] => reg[7][2].DATAIN
DataIn[3] => tempOutput~4.DATAB
DataIn[3] => reg~505.DATAB
DataIn[3] => reg~497.DATAB
DataIn[3] => reg~489.DATAB
DataIn[3] => reg~481.DATAB
DataIn[3] => reg~473.DATAB
DataIn[3] => reg~465.DATAB
DataIn[3] => reg~457.DATAB
DataIn[3] => reg~446.DATAB
DataIn[3] => reg~438.DATAB
DataIn[3] => reg~430.DATAB
DataIn[3] => reg~422.DATAB
DataIn[3] => reg~414.DATAB
DataIn[3] => reg~406.DATAB
DataIn[3] => reg~398.DATAB
DataIn[3] => reg~390.DATAB
DataIn[3] => reg~382.DATAB
DataIn[3] => reg~374.DATAB
DataIn[3] => reg~366.DATAB
DataIn[3] => reg~358.DATAB
DataIn[3] => reg~350.DATAB
DataIn[3] => reg~342.DATAB
DataIn[3] => reg~334.DATAB
DataIn[3] => reg~326.DATAB
DataIn[3] => reg~318.DATAB
DataIn[3] => reg~310.DATAB
DataIn[3] => reg~302.DATAB
DataIn[3] => reg~294.DATAB
DataIn[3] => reg~286.DATAB
DataIn[3] => reg~278.DATAB
DataIn[3] => reg~270.DATAB
DataIn[3] => reg~262.DATAB
DataIn[3] => reg~254.DATAB
DataIn[3] => reg~246.DATAB
DataIn[3] => reg~238.DATAB
DataIn[3] => reg~230.DATAB
DataIn[3] => reg~222.DATAB
DataIn[3] => reg~214.DATAB
DataIn[3] => reg~206.DATAB
DataIn[3] => reg~198.DATAB
DataIn[3] => reg~190.DATAB
DataIn[3] => reg~182.DATAB
DataIn[3] => reg~174.DATAB
DataIn[3] => reg~166.DATAB
DataIn[3] => reg~158.DATAB
DataIn[3] => reg~150.DATAB
DataIn[3] => reg~142.DATAB
DataIn[3] => reg~134.DATAB
DataIn[3] => reg~126.DATAB
DataIn[3] => reg~118.DATAB
DataIn[3] => reg~110.DATAB
DataIn[3] => reg~102.DATAB
DataIn[3] => reg~94.DATAB
DataIn[3] => reg~86.DATAB
DataIn[3] => reg~78.DATAB
DataIn[3] => reg~70.DATAB
DataIn[3] => reg~62.DATAB
DataIn[3] => reg~54.DATAB
DataIn[3] => reg~46.DATAB
DataIn[3] => reg~38.DATAB
DataIn[3] => reg~30.DATAB
DataIn[3] => reg~22.DATAB
DataIn[3] => reg~14.DATAB
DataIn[3] => reg~6.DATAB
DataIn[3] => reg[7][3].DATAIN
DataIn[4] => tempOutput~3.DATAB
DataIn[4] => reg~504.DATAB
DataIn[4] => reg~496.DATAB
DataIn[4] => reg~488.DATAB
DataIn[4] => reg~480.DATAB
DataIn[4] => reg~472.DATAB
DataIn[4] => reg~464.DATAB
DataIn[4] => reg~456.DATAB
DataIn[4] => reg~445.DATAB
DataIn[4] => reg~437.DATAB
DataIn[4] => reg~429.DATAB
DataIn[4] => reg~421.DATAB
DataIn[4] => reg~413.DATAB
DataIn[4] => reg~405.DATAB
DataIn[4] => reg~397.DATAB
DataIn[4] => reg~389.DATAB
DataIn[4] => reg~381.DATAB
DataIn[4] => reg~373.DATAB
DataIn[4] => reg~365.DATAB
DataIn[4] => reg~357.DATAB
DataIn[4] => reg~349.DATAB
DataIn[4] => reg~341.DATAB
DataIn[4] => reg~333.DATAB
DataIn[4] => reg~325.DATAB
DataIn[4] => reg~317.DATAB
DataIn[4] => reg~309.DATAB
DataIn[4] => reg~301.DATAB
DataIn[4] => reg~293.DATAB
DataIn[4] => reg~285.DATAB
DataIn[4] => reg~277.DATAB
DataIn[4] => reg~269.DATAB
DataIn[4] => reg~261.DATAB
DataIn[4] => reg~253.DATAB
DataIn[4] => reg~245.DATAB
DataIn[4] => reg~237.DATAB
DataIn[4] => reg~229.DATAB
DataIn[4] => reg~221.DATAB
DataIn[4] => reg~213.DATAB
DataIn[4] => reg~205.DATAB
DataIn[4] => reg~197.DATAB
DataIn[4] => reg~189.DATAB
DataIn[4] => reg~181.DATAB
DataIn[4] => reg~173.DATAB
DataIn[4] => reg~165.DATAB
DataIn[4] => reg~157.DATAB
DataIn[4] => reg~149.DATAB
DataIn[4] => reg~141.DATAB
DataIn[4] => reg~133.DATAB
DataIn[4] => reg~125.DATAB
DataIn[4] => reg~117.DATAB
DataIn[4] => reg~109.DATAB
DataIn[4] => reg~101.DATAB
DataIn[4] => reg~93.DATAB
DataIn[4] => reg~85.DATAB
DataIn[4] => reg~77.DATAB
DataIn[4] => reg~69.DATAB
DataIn[4] => reg~61.DATAB
DataIn[4] => reg~53.DATAB
DataIn[4] => reg~45.DATAB
DataIn[4] => reg~37.DATAB
DataIn[4] => reg~29.DATAB
DataIn[4] => reg~21.DATAB
DataIn[4] => reg~13.DATAB
DataIn[4] => reg~5.DATAB
DataIn[4] => reg[7][4].DATAIN
DataIn[5] => tempOutput~2.DATAB
DataIn[5] => reg~503.DATAB
DataIn[5] => reg~495.DATAB
DataIn[5] => reg~487.DATAB
DataIn[5] => reg~479.DATAB
DataIn[5] => reg~471.DATAB
DataIn[5] => reg~463.DATAB
DataIn[5] => reg~455.DATAB
DataIn[5] => reg~452.DATAB
DataIn[5] => reg~444.DATAB
DataIn[5] => reg~436.DATAB
DataIn[5] => reg~428.DATAB
DataIn[5] => reg~420.DATAB
DataIn[5] => reg~412.DATAB
DataIn[5] => reg~404.DATAB
DataIn[5] => reg~396.DATAB
DataIn[5] => reg~388.DATAB
DataIn[5] => reg~380.DATAB
DataIn[5] => reg~372.DATAB
DataIn[5] => reg~364.DATAB
DataIn[5] => reg~356.DATAB
DataIn[5] => reg~348.DATAB
DataIn[5] => reg~340.DATAB
DataIn[5] => reg~332.DATAB
DataIn[5] => reg~324.DATAB
DataIn[5] => reg~316.DATAB
DataIn[5] => reg~308.DATAB
DataIn[5] => reg~300.DATAB
DataIn[5] => reg~292.DATAB
DataIn[5] => reg~284.DATAB
DataIn[5] => reg~276.DATAB
DataIn[5] => reg~268.DATAB
DataIn[5] => reg~260.DATAB
DataIn[5] => reg~252.DATAB
DataIn[5] => reg~244.DATAB
DataIn[5] => reg~236.DATAB
DataIn[5] => reg~228.DATAB
DataIn[5] => reg~220.DATAB
DataIn[5] => reg~212.DATAB
DataIn[5] => reg~204.DATAB
DataIn[5] => reg~196.DATAB
DataIn[5] => reg~188.DATAB
DataIn[5] => reg~180.DATAB
DataIn[5] => reg~172.DATAB
DataIn[5] => reg~164.DATAB
DataIn[5] => reg~156.DATAB
DataIn[5] => reg~148.DATAB
DataIn[5] => reg~140.DATAB
DataIn[5] => reg~132.DATAB
DataIn[5] => reg~124.DATAB
DataIn[5] => reg~116.DATAB
DataIn[5] => reg~108.DATAB
DataIn[5] => reg~100.DATAB
DataIn[5] => reg~92.DATAB
DataIn[5] => reg~84.DATAB
DataIn[5] => reg~76.DATAB
DataIn[5] => reg~68.DATAB
DataIn[5] => reg~60.DATAB
DataIn[5] => reg~52.DATAB
DataIn[5] => reg~44.DATAB
DataIn[5] => reg~36.DATAB
DataIn[5] => reg~28.DATAB
DataIn[5] => reg~20.DATAB
DataIn[5] => reg~12.DATAB
DataIn[5] => reg~4.DATAB
DataIn[6] => tempOutput~1.DATAB
DataIn[6] => reg~502.DATAB
DataIn[6] => reg~494.DATAB
DataIn[6] => reg~486.DATAB
DataIn[6] => reg~478.DATAB
DataIn[6] => reg~470.DATAB
DataIn[6] => reg~462.DATAB
DataIn[6] => reg~454.DATAB
DataIn[6] => reg~451.DATAB
DataIn[6] => reg~443.DATAB
DataIn[6] => reg~435.DATAB
DataIn[6] => reg~427.DATAB
DataIn[6] => reg~419.DATAB
DataIn[6] => reg~411.DATAB
DataIn[6] => reg~403.DATAB
DataIn[6] => reg~395.DATAB
DataIn[6] => reg~387.DATAB
DataIn[6] => reg~379.DATAB
DataIn[6] => reg~371.DATAB
DataIn[6] => reg~363.DATAB
DataIn[6] => reg~355.DATAB
DataIn[6] => reg~347.DATAB
DataIn[6] => reg~339.DATAB
DataIn[6] => reg~331.DATAB
DataIn[6] => reg~323.DATAB
DataIn[6] => reg~315.DATAB
DataIn[6] => reg~307.DATAB
DataIn[6] => reg~299.DATAB
DataIn[6] => reg~291.DATAB
DataIn[6] => reg~283.DATAB
DataIn[6] => reg~275.DATAB
DataIn[6] => reg~267.DATAB
DataIn[6] => reg~259.DATAB
DataIn[6] => reg~251.DATAB
DataIn[6] => reg~243.DATAB
DataIn[6] => reg~235.DATAB
DataIn[6] => reg~227.DATAB
DataIn[6] => reg~219.DATAB
DataIn[6] => reg~211.DATAB
DataIn[6] => reg~203.DATAB
DataIn[6] => reg~195.DATAB
DataIn[6] => reg~187.DATAB
DataIn[6] => reg~179.DATAB
DataIn[6] => reg~171.DATAB
DataIn[6] => reg~163.DATAB
DataIn[6] => reg~155.DATAB
DataIn[6] => reg~147.DATAB
DataIn[6] => reg~139.DATAB
DataIn[6] => reg~131.DATAB
DataIn[6] => reg~123.DATAB
DataIn[6] => reg~115.DATAB
DataIn[6] => reg~107.DATAB
DataIn[6] => reg~99.DATAB
DataIn[6] => reg~91.DATAB
DataIn[6] => reg~83.DATAB
DataIn[6] => reg~75.DATAB
DataIn[6] => reg~67.DATAB
DataIn[6] => reg~59.DATAB
DataIn[6] => reg~51.DATAB
DataIn[6] => reg~43.DATAB
DataIn[6] => reg~35.DATAB
DataIn[6] => reg~27.DATAB
DataIn[6] => reg~19.DATAB
DataIn[6] => reg~11.DATAB
DataIn[6] => reg~3.DATAB
DataIn[7] => tempOutput~0.DATAB
DataIn[7] => reg~501.DATAB
DataIn[7] => reg~493.DATAB
DataIn[7] => reg~485.DATAB
DataIn[7] => reg~477.DATAB
DataIn[7] => reg~469.DATAB
DataIn[7] => reg~461.DATAB
DataIn[7] => reg~453.DATAB
DataIn[7] => reg~450.DATAB
DataIn[7] => reg~442.DATAB
DataIn[7] => reg~434.DATAB
DataIn[7] => reg~426.DATAB
DataIn[7] => reg~418.DATAB
DataIn[7] => reg~410.DATAB
DataIn[7] => reg~402.DATAB
DataIn[7] => reg~394.DATAB
DataIn[7] => reg~386.DATAB
DataIn[7] => reg~378.DATAB
DataIn[7] => reg~370.DATAB
DataIn[7] => reg~362.DATAB
DataIn[7] => reg~354.DATAB
DataIn[7] => reg~346.DATAB
DataIn[7] => reg~338.DATAB
DataIn[7] => reg~330.DATAB
DataIn[7] => reg~322.DATAB
DataIn[7] => reg~314.DATAB
DataIn[7] => reg~306.DATAB
DataIn[7] => reg~298.DATAB
DataIn[7] => reg~290.DATAB
DataIn[7] => reg~282.DATAB
DataIn[7] => reg~274.DATAB
DataIn[7] => reg~266.DATAB
DataIn[7] => reg~258.DATAB
DataIn[7] => reg~250.DATAB
DataIn[7] => reg~242.DATAB
DataIn[7] => reg~234.DATAB
DataIn[7] => reg~226.DATAB
DataIn[7] => reg~218.DATAB
DataIn[7] => reg~210.DATAB
DataIn[7] => reg~202.DATAB
DataIn[7] => reg~194.DATAB
DataIn[7] => reg~186.DATAB
DataIn[7] => reg~178.DATAB
DataIn[7] => reg~170.DATAB
DataIn[7] => reg~162.DATAB
DataIn[7] => reg~154.DATAB
DataIn[7] => reg~146.DATAB
DataIn[7] => reg~138.DATAB
DataIn[7] => reg~130.DATAB
DataIn[7] => reg~122.DATAB
DataIn[7] => reg~114.DATAB
DataIn[7] => reg~106.DATAB
DataIn[7] => reg~98.DATAB
DataIn[7] => reg~90.DATAB
DataIn[7] => reg~82.DATAB
DataIn[7] => reg~74.DATAB
DataIn[7] => reg~66.DATAB
DataIn[7] => reg~58.DATAB
DataIn[7] => reg~50.DATAB
DataIn[7] => reg~42.DATAB
DataIn[7] => reg~34.DATAB
DataIn[7] => reg~26.DATAB
DataIn[7] => reg~18.DATAB
DataIn[7] => reg~10.DATAB
DataIn[7] => reg~2.DATAB
DataOut[0] <= tempOutput[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= tempOutput[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= tempOutput[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= tempOutput[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= tempOutput[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= tempOutput[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= tempOutput[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= tempOutput[7].DB_MAX_OUTPUT_PORT_TYPE


|Block1|MAR:inst6
reset => MAR_output[7]~reg0.ACLR
reset => MAR_output[6]~reg0.ACLR
reset => MAR_output[5]~reg0.ACLR
reset => MAR_output[4]~reg0.ACLR
reset => MAR_output[3]~reg0.ACLR
reset => MAR_output[2]~reg0.ACLR
reset => MAR_output[1]~reg0.ACLR
reset => MAR_output[0]~reg0.ACLR
clk => MAR_output[7]~reg0.CLK
clk => MAR_output[6]~reg0.CLK
clk => MAR_output[5]~reg0.CLK
clk => MAR_output[4]~reg0.CLK
clk => MAR_output[3]~reg0.CLK
clk => MAR_output[2]~reg0.CLK
clk => MAR_output[1]~reg0.CLK
clk => MAR_output[0]~reg0.CLK
Load_MAR => MAR_output[0]~reg0.ENA
Load_MAR => MAR_output[1]~reg0.ENA
Load_MAR => MAR_output[2]~reg0.ENA
Load_MAR => MAR_output[3]~reg0.ENA
Load_MAR => MAR_output[4]~reg0.ENA
Load_MAR => MAR_output[5]~reg0.ENA
Load_MAR => MAR_output[6]~reg0.ENA
Load_MAR => MAR_output[7]~reg0.ENA
MAR_input[0] => MAR_output[0]~reg0.DATAIN
MAR_input[1] => MAR_output[1]~reg0.DATAIN
MAR_input[2] => MAR_output[2]~reg0.DATAIN
MAR_input[3] => MAR_output[3]~reg0.DATAIN
MAR_input[4] => MAR_output[4]~reg0.DATAIN
MAR_input[5] => MAR_output[5]~reg0.DATAIN
MAR_input[6] => MAR_output[6]~reg0.DATAIN
MAR_input[7] => MAR_output[7]~reg0.DATAIN
MAR_output[0] <= MAR_output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAR_output[1] <= MAR_output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAR_output[2] <= MAR_output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAR_output[3] <= MAR_output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAR_output[4] <= MAR_output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAR_output[5] <= MAR_output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAR_output[6] <= MAR_output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAR_output[7] <= MAR_output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Block1|pc:inst7
inc_pc => pc[7]~23.OUTPUTSELECT
inc_pc => pc[6]~21.OUTPUTSELECT
inc_pc => pc[5]~19.OUTPUTSELECT
inc_pc => pc[4]~17.OUTPUTSELECT
inc_pc => pc[3]~15.OUTPUTSELECT
inc_pc => pc[2]~13.OUTPUTSELECT
inc_pc => pc[1]~11.OUTPUTSELECT
inc_pc => pc[0]~9.OUTPUTSELECT
inc_pc => addr[0]~reg0.ENA
inc_pc => addr[1]~reg0.ENA
inc_pc => addr[2]~reg0.ENA
inc_pc => addr[3]~reg0.ENA
inc_pc => addr[4]~reg0.ENA
inc_pc => addr[5]~reg0.ENA
inc_pc => addr[6]~reg0.ENA
inc_pc => addr[7]~reg0.ENA
clk => addr[0]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[7]~reg0.CLK
clk => pc[7]~reg0.CLK
clk => pc[6]~reg0.CLK
clk => pc[5]~reg0.CLK
clk => pc[4]~reg0.CLK
clk => pc[3]~reg0.CLK
clk => pc[2]~reg0.CLK
clk => pc[1]~reg0.CLK
clk => pc[0]~reg0.CLK
load_pc => pc[7]~22.OUTPUTSELECT
load_pc => pc[6]~20.OUTPUTSELECT
load_pc => pc[5]~18.OUTPUTSELECT
load_pc => pc[4]~16.OUTPUTSELECT
load_pc => pc[3]~14.OUTPUTSELECT
load_pc => pc[2]~12.OUTPUTSELECT
load_pc => pc[1]~10.OUTPUTSELECT
load_pc => pc[0]~8.OUTPUTSELECT
reset => pc[7]~0.OUTPUTSELECT
reset => pc[6]~1.OUTPUTSELECT
reset => pc[5]~2.OUTPUTSELECT
reset => pc[4]~3.OUTPUTSELECT
reset => pc[3]~4.OUTPUTSELECT
reset => pc[2]~5.OUTPUTSELECT
reset => pc[1]~6.OUTPUTSELECT
reset => pc[0]~7.OUTPUTSELECT
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


