# vsim -f hds_args.tmp -no_autoacc -foreign "hdsInit C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll" -pli ""C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll"" 
# Start time: 16:02:10 on May 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading riscvio_lib.riscvio_tb(struct)
# Loading riscvio_lib.clk_res_gen_var(behav)
# Loading riscvio_lib.isa(body)
# Loading ieee.numeric_std(body)
# Loading riscvio_lib.riscvio(struct)
# Loading riscvio_lib.alu(behav)
# Loading riscvio_lib.at_reg(behav)
# Loading riscvio_lib.dc_reg(behav)
# Loading riscvio_lib.decoder(behav)
# Loading riscvio_lib.dyn_branch_unit(behav)
# Loading riscvio_lib.ex_reg(behav)
# Loading riscvio_lib.if_reg(behav)
# Loading riscvio_lib.imm_mux(behav)
# Loading riscvio_lib.instruction_memory(mixed)
# Loading altera_mf.altera_mf_components
# Loading riscvio_lib.fpga_compatible_block_ram(cyclonevbehav)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading riscvio_lib.me_reg(behav)
# Loading riscvio_lib.next_pc_mux(behav)
# Loading riscvio_lib.pc_incrementer(behav)
# Loading riscvio_lib.pc_reg(behav)
# Loading riscvio_lib.register_file(behav)
# Loading C:/MentorGraphics/HDS_2021.1/resources/downstream/modelsim/ModelSim_32Bit.dll
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# SymGetModuleInfo64: Modul nicht gefunden.
# 
# 
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
add wave -position end  sim:/riscvio_tb/clk
add wave -position end  sim:/riscvio_tb/res_n
add wave -position end  sim:/riscvio_tb/U_1/register_file_i/registers
add wave -position end  sim:/riscvio_tb/U_1/pc_reg_i/current_pc_d
add wave -position end  sim:/riscvio_tb/U_1/instruction_memory_i/instr
add wave -position end  sim:/riscvio_tb/U_1/decoder_i/ctr_sig
add wave -position end  sim:/riscvio_tb/U_1/decoder_i/extended_imm
add wave -position end  sim:/riscvio_tb/U_1/alu_i/a
add wave -position end  sim:/riscvio_tb/U_1/alu_i/b
add wave -position end  sim:/riscvio_tb/U_1/alu_i/mode
add wave -position end  sim:/riscvio_tb/U_1/alu_i/alu_out
add wave -position end  sim:/riscvio_tb/U_1/alu_i/mode
add wave -position end  sim:/riscvio_tb/U_1/reg_rd_wb
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/dbu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# ** Error: (vsim-86) Argument value -4 is not in bounds of subtype NATURAL.
#    Time: 70 ns  Iteration: 2  Instance: /riscvio_tb/U_1/dbu_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850268 is not in bounds of subtype NATURAL.
#    Time: 430 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
