Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed May 19 12:49:34 2021
| Host             : DESKTOP-L6BLN1U running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.923        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.767        |
| Device Static (W)        | 0.156        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.8         |
| Junction Temperature (C) | 47.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.023 |        7 |       --- |             --- |
| Slice Logic              |     0.028 |    34847 |       --- |             --- |
|   LUT as Logic           |     0.023 |    13636 |     53200 |           25.63 |
|   CARRY4                 |     0.004 |     1802 |     13300 |           13.55 |
|   Register               |     0.001 |    14050 |    106400 |           13.20 |
|   LUT as Shift Register  |    <0.001 |      395 |     17400 |            2.27 |
|   F7/F8 Muxes            |    <0.001 |       57 |     53200 |            0.11 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       30 |     17400 |            0.17 |
|   Others                 |     0.000 |     1036 |       --- |             --- |
| Signals                  |     0.034 |    28019 |       --- |             --- |
| Block RAM                |     0.014 |     21.5 |       140 |           15.36 |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| DSPs                     |     0.021 |       27 |       220 |           12.27 |
| I/O                      |     0.002 |       32 |       200 |           16.00 |
| PS7                      |     1.539 |        1 |       --- |             --- |
| Static Power             |     0.156 |          |           |                 |
| Total                    |     1.923 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.138 |       0.120 |      0.018 |
| Vccaux    |       1.800 |     0.075 |       0.058 |      0.016 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.002 |       0.001 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.761 |       0.728 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                        | Constraint (ns) |
+-------------------------------+---------------------------------------------------------------+-----------------+
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK0                |            10.0 |
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]   |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_gen_25M_24M/inst/clk_out1_design_1_clk_wiz_0_0 |            39.7 |
| clk_out2_design_1_clk_wiz_0_0 | design_1_i/clk_gen_25M_24M/inst/clk_out2_design_1_clk_wiz_0_0 |            41.7 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_gen_25M_24M/inst/clkfbout_design_1_clk_wiz_0_0 |            70.0 |
+-------------------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| design_1_wrapper                        |     1.767 |
|   design_1_i                            |     1.765 |
|     Convolution_Filter                  |     0.041 |
|       convolution_filter_0              |     0.019 |
|       sep_convolution_filter_0          |     0.022 |
|     OV7670_GRAYSCALE_TO_AXIS            |     0.012 |
|       axi_interconnect_0                |     0.002 |
|       ddr_to_axis_reader_SD_0           |     0.010 |
|     VDMA                                |     0.057 |
|       axi_mem_intercon_reader           |     0.003 |
|       axi_mem_intercon_writer           |     0.002 |
|       axis_data_fifo_pipeline_to_writer |     0.002 |
|       axis_data_fifo_raw_CHROMA         |     0.001 |
|       axis_data_fifo_raw_LUMA           |     0.001 |
|       axis_data_fifo_reader_ref         |     0.002 |
|       axis_data_fifo_reader_to_vga      |     0.001 |
|       axis_to_ddr_writer_0              |     0.009 |
|       axis_to_ddr_writer_CHROMA         |     0.009 |
|       axis_to_ddr_writer_LUMA           |     0.008 |
|       ddr_to_axis_reader_0              |     0.009 |
|       ddr_to_axis_reader_ref            |     0.009 |
|     clk_gen_25M_24M                     |     0.105 |
|       inst                              |     0.105 |
|     processing_system7_0                |     1.542 |
|       inst                              |     1.542 |
|     processing_system7_0_axi_periph     |     0.005 |
|       s00_couplers                      |     0.003 |
|       xbar                              |     0.001 |
+-----------------------------------------+-----------+


