// Seed: 3039579925
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  wor   id_2,
    output wand  id_3,
    input  wor   id_4,
    input  wire  id_5,
    output tri0  id_6,
    input  wand  id_7
);
  assign id_3 = (id_0);
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    input uwire id_7,
    input supply1 id_8,
    input wire id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wire id_12,
    input wor id_13,
    output wire id_14,
    input tri id_15,
    input supply1 id_16
    , id_20,
    output wand id_17,
    output wire id_18
);
  wire id_21;
  module_0(
      id_0, id_5, id_7, id_5, id_2, id_8, id_14, id_12
  );
  wire id_22, id_23;
endmodule
