OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X32.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 313632.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 6336 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 313632.
[INFO CTS-0047]     Number of keys in characterization LUT: 1640.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "clk_i".
[INFO CTS-0010]  Clock net "clk_i" has 120 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1420" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1419" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1418" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1417" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1416" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1415" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1414" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1413" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1412" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1411" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1410" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1409" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1408" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1407" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1406" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1405" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1404" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1403" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1402" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1401" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1400" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1399" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1398" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1397" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1396" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1395" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1394" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1393" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1392" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1391" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1390" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1389" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1388" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1387" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1386" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1385" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1384" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1383" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1382" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1381" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1380" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1379" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1378" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1377" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1376" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1375" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1374" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1373" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1372" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1371" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1370" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1369" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1368" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1367" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1366" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1365" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1364" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1363" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1362" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1361" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1360" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1359" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1358" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1357" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1356" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1355" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1354" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1353" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1352" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1351" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1350" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1349" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1348" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1347" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1346" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1345" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1344" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1343" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1342" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1341" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1340" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1339" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1338" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1337" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1336" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1335" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1334" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1333" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1332" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1331" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1330" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1329" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1328" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1327" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1326" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1325" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1324" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1323" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1322" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1321" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1320" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1319" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1318" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1317" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1316" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1315" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1314" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1313" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1312" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1311" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1310" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1309" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1308" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1307" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1306" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1305" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1304" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1303" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1302" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1301" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1300" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1299" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1298" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1297" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1296" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1295" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1294" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1293" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1292" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1291" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1290" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1289" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1288" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1287" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1286" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1285" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1284" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1283" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1282" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1281" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1280" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1279" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1278" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1277" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1276" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1275" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1274" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1273" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1272" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1271" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1270" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1269" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1268" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1267" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1266" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1265" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1264" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1263" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1262" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1261" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1260" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1259" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1258" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1257" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1256" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1255" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1254" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1253" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1252" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1251" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1250" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1249" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1248" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1247" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1246" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1245" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1244" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1243" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1242" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1241" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1240" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1239" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1238" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1237" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1236" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1235" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1234" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1233" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1232" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1231" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1230" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1229" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1228" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1227" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1226" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1225" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1224" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1223" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1222" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1221" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1220" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1219" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1218" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1217" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1216" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1215" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1214" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1213" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1212" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1211" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1210" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1209" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1208" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1207" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1206" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1205" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1204" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1203" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1202" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1201" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1200" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1199" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1198" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1197" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1196" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1195" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1194" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1193" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1192" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1191" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1190" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1189" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1188" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1187" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1186" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1185" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1184" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1183" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1182" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1181" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1180" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1179" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1178" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1177" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1176" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1175" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1174" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1173" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1172" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1171" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1170" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1169" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1168" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1167" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1166" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1165" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1164" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1163" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1162" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1161" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1160" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1159" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1158" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1157" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1156" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1155" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1154" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1153" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1152" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1151" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1150" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1149" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1148" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1147" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1146" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1145" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1144" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1143" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1142" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1141" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1140" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1139" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1138" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1137" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1136" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1135" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1134" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1133" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1132" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1131" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1130" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1129" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1128" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1127" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1126" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1125" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1124" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1123" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1122" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1121" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1120" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1119" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1118" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1117" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1116" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1115" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1114" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1113" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1112" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1111" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1110" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1109" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1108" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1107" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1106" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1105" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1104" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1103" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1102" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1101" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1100" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1099" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1098" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1097" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1096" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1095" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1094" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1093" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1092" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1091" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1090" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1089" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1088" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1087" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1086" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1085" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1084" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1083" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1082" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1081" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1080" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1079" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1078" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1077" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1076" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1075" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1074" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1073" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1072" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1071" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1070" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1069" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1068" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1067" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1066" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1065" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1064" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1063" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1062" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1061" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1060" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1059" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1058" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1057" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1056" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1055" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1054" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1053" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1052" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1051" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1050" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1049" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1048" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1047" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1046" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1045" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1044" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1043" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1042" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1041" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1040" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1039" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1038" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1037" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net1036" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1035" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1034" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1033" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1032" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1031" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1030" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1029" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1028" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1027" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1026" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1025" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1024" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1023" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1022" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1021" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1020" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1019" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1018" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1017" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1016" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1015" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1014" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1013" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1012" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1011" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1010" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1009" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1008" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1007" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1006" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1005" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1004" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1003" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1002" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1001" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1000" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net999" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net998" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net997" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net996" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net995" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net994" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net993" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net992" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net991" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net990" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net989" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net988" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net987" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net986" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net985" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net984" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net983" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net982" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net981" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net980" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net979" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net978" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net977" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net976" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net975" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net974" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net973" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net972" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net971" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net970" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net969" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net968" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net967" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net966" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net965" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net964" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net963" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net962" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net961" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net960" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net959" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net958" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net957" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net956" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net955" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net954" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net953" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net952" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net951" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net950" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net949" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net948" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net947" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net946" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net945" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net944" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net943" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net942" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net941" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net940" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net939" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net938" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net937" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net936" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net935" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net934" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net933" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net932" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net931" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net930" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net929" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net928" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net927" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net926" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net925" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net924" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net923" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net922" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net921" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net920" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net919" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net918" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net917" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net916" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net915" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net914" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net913" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net912" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net911" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net910" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net909" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net908" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net907" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net906" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net905" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net904" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net903" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net902" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net901" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net900" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net899" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net898" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net897" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net896" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net895" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net894" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net893" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net892" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net891" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net890" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net889" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net888" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net887" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net886" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net885" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net884" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net883" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net882" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net881" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net880" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net879" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net878" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net877" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net876" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net875" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net874" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net873" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net872" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net871" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net870" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net869" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net868" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net867" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net866" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net865" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net864" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net863" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net862" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net861" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net860" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net859" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net858" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net857" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net856" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net855" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net854" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net853" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net852" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net851" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net850" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net849" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net848" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net847" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net846" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net845" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net844" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net843" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net842" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net841" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net840" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net839" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net838" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net837" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net836" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net835" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net834" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net833" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net832" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net831" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net830" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net829" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net828" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net827" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net826" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net825" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net824" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net823" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net822" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net821" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net820" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net819" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net818" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net817" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net816" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net815" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net814" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net813" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net812" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net811" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net810" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net809" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net808" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net807" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net806" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net805" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net804" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net803" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net802" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net801" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net800" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net799" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net798" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net797" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net796" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net795" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net794" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net793" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net792" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net791" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net790" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net789" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net788" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net787" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net786" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net785" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net784" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net783" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net782" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net781" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net780" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net779" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net778" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net777" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net776" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net775" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net774" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net773" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net772" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net771" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net770" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net769" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net768" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net767" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net766" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net765" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net764" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net763" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net762" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net761" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net760" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net759" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net758" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net757" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net756" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net755" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net754" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net753" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net752" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net751" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net750" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net749" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net748" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net747" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net746" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net745" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net744" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net743" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net742" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net741" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net740" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net739" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net738" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net737" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net736" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net735" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net734" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net733" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net732" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net731" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net730" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net729" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net728" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net727" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net726" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net725" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net724" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net723" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net722" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net721" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net720" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net719" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net718" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net717" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net716" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net715" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net714" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net713" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net712" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net711" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net710" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net709" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net708" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net707" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net706" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net705" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net704" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net703" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net702" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net701" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net700" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net699" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net698" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net697" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net696" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net695" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net694" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net693" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net692" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net691" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net690" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net689" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net688" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net687" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net686" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net685" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net684" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net683" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net682" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net681" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net680" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net679" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net678" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net677" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net676" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net675" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net674" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net673" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net672" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net671" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net670" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net669" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net668" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net667" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net666" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net665" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net664" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net663" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net662" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net661" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net660" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net659" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net658" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net657" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net656" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net655" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net654" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net653" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net652" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net651" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net650" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net649" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net648" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net647" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net646" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net645" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net644" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net643" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net642" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net641" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net640" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net639" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net638" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net637" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net636" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net635" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net634" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net633" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net632" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net631" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net630" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net629" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net628" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net627" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net626" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net625" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net624" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net623" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net622" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net621" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net620" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net619" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net618" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net617" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net616" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net615" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net614" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net613" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net612" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net611" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net610" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net609" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net608" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net607" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net606" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net605" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net604" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net603" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net602" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net601" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net600" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net599" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net598" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net597" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net596" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net595" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net594" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net593" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net592" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net591" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net590" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net589" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net588" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net587" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net586" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net585" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net584" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net583" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net582" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net581" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net580" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net579" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net578" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net577" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net576" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net575" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net574" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net573" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net572" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net571" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net570" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net569" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net568" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net567" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net566" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net565" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net564" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net563" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net562" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net561" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net560" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net559" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net558" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net557" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net556" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net555" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net554" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net553" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net552" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net551" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net550" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net549" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net548" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net547" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net546" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net545" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net544" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net543" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net542" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net541" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net540" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net539" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net538" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net537" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net536" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net535" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net534" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net533" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net532" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net531" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net530" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net529" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net528" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net527" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net526" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net525" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net524" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net523" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net522" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net521" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net520" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net519" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net518" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net517" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net516" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net515" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net514" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net513" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net512" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net511" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net510" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net509" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net508" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net507" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net506" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net505" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net504" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net503" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net502" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net501" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net500" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net499" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net498" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net497" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net496" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net495" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net494" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net493" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net492" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net491" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net490" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net489" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net488" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net487" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net486" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net485" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net484" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net483" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net482" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net481" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net480" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net479" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net478" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net477" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net476" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net475" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net474" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net473" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net472" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net471" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net470" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net469" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net468" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net467" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net466" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net465" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net464" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net463" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net462" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net461" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/_0830_" has 64 sinks.
[WARNING CTS-0041] Net "net460" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net459" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net458" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net457" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net456" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net455" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net454" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net453" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net452" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net451" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net450" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net449" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net448" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net447" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net446" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net445" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net444" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net443" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net442" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net441" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net440" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net439" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net438" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net437" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net436" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net435" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net434" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net433" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net432" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net431" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net430" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net429" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net428" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net427" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net426" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net425" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net424" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net423" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net422" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net421" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] message limit reached, this message will no longer print
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/_023_" has 16 sinks.
[INFO CTS-0008] TritonCTS found 530 clock nets.
[INFO CTS-0097] Characterization used 4 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 120.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223305, 113225), (502605, 687820)].
[INFO CTS-0024]  Normalized sink region: [(15.9504, 8.0875), (35.9004, 49.13)].
[INFO CTS-0025]     Width:  19.9500.
[INFO CTS-0026]     Height: 41.0425.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 60
    Sub-region size: 19.9500 X 20.5213
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 4320 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 120 sinks, 7 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 30
    Sub-region size: 9.9750 X 20.5213
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 388 outSlew: 3 load: 1 length: 4 isBuffered: false
 Out of 48 sinks, 3 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 15
    Sub-region size: 9.9750 X 10.2606
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 434 outSlew: 1 load: 1 length: 6 isBuffered: true
 Out of 43 sinks, 10 sinks closer to other cluster.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 4.9875 X 10.2606
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 4 sinks closer to other cluster.
 Out of 14 sinks, 5 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 120.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(493980, 316050), (545010, 380800)].
[INFO CTS-0024]  Normalized sink region: [(35.2843, 22.575), (38.9293, 27.2)].
[INFO CTS-0025]     Width:  3.6450.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 3.6450 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.8225 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 34 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8225 X 1.1562
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 14 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(543540, 326025), (589240, 337225)].
[INFO CTS-0024]  Normalized sink region: [(38.8243, 23.2875), (42.0886, 24.0875)].
[INFO CTS-0025]     Width:  3.2643.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6321 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(473340, 370825), (494900, 396375)].
[INFO CTS-0024]  Normalized sink region: [(33.81, 26.4875), (35.35, 28.3125)].
[INFO CTS-0025]     Width:  1.5400.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5400 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(510100, 273175), (531000, 329175)].
[INFO CTS-0024]  Normalized sink region: [(36.4357, 19.5125), (37.9286, 23.5125)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(531760, 289975), (569380, 323575)].
[INFO CTS-0024]  Normalized sink region: [(37.9829, 20.7125), (40.67, 23.1125)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3436 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(535180, 286825), (567860, 323575)].
[INFO CTS-0024]  Normalized sink region: [(38.2271, 20.4875), (40.5614, 23.1125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(527200, 351575), (589520, 376425)].
[INFO CTS-0024]  Normalized sink region: [(37.6571, 25.1125), (42.1086, 26.8875)].
[INFO CTS-0025]     Width:  4.4514.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(530620, 351575), (586860, 376425)].
[INFO CTS-0024]  Normalized sink region: [(37.9014, 25.1125), (41.9186, 26.8875)].
[INFO CTS-0025]     Width:  4.0171.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(502120, 281225), (520460, 320425)].
[INFO CTS-0024]  Normalized sink region: [(35.8657, 20.0875), (37.1757, 22.8875)].
[INFO CTS-0025]     Width:  1.3100.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3100 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(499940, 286825), (522740, 320425)].
[INFO CTS-0024]  Normalized sink region: [(35.71, 20.4875), (37.3386, 22.8875)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(545060, 340375), (596360, 370825)].
[INFO CTS-0024]  Normalized sink region: [(38.9329, 24.3125), (42.5971, 26.4875)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(544680, 337225), (600540, 368375)].
[INFO CTS-0024]  Normalized sink region: [(38.9057, 24.0875), (42.8957, 26.3125)].
[INFO CTS-0025]     Width:  3.9900.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9950 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(546580, 326025), (597500, 340375)].
[INFO CTS-0024]  Normalized sink region: [(39.0414, 23.2875), (42.6786, 24.3125)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538980, 379575), (585720, 401975)].
[INFO CTS-0024]  Normalized sink region: [(38.4986, 27.1125), (41.8371, 28.7125)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6693 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(536320, 382025), (584580, 404425)].
[INFO CTS-0024]  Normalized sink region: [(38.3086, 27.2875), (41.7557, 28.8875)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538600, 379575), (569380, 413175)].
[INFO CTS-0024]  Normalized sink region: [(38.4714, 27.1125), (40.67, 29.5125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541640, 379575), (574700, 410025)].
[INFO CTS-0024]  Normalized sink region: [(38.6886, 27.1125), (41.05, 29.2875)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1807 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(454340, 317975), (493760, 331625)].
[INFO CTS-0024]  Normalized sink region: [(32.4529, 22.7125), (35.2686, 23.6875)].
[INFO CTS-0025]     Width:  2.8157.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4079 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(461080, 320425), (496800, 334775)].
[INFO CTS-0024]  Normalized sink region: [(32.9343, 22.8875), (35.4857, 23.9125)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(521120, 345975), (578980, 359625)].
[INFO CTS-0024]  Normalized sink region: [(37.2229, 24.7125), (41.3557, 25.6875)].
[INFO CTS-0025]     Width:  4.1329.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0664 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(519320, 345975), (575460, 362775)].
[INFO CTS-0024]  Normalized sink region: [(37.0943, 24.7125), (41.1043, 25.9125)].
[INFO CTS-0025]     Width:  4.0100.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0050 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(534040, 284375), (560260, 320425)].
[INFO CTS-0024]  Normalized sink region: [(38.1457, 20.3125), (40.0186, 22.8875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(533280, 278775), (561400, 323575)].
[INFO CTS-0024]  Normalized sink region: [(38.0914, 19.9125), (40.1, 23.1125)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(507820, 270025), (528060, 326025)].
[INFO CTS-0024]  Normalized sink region: [(36.2729, 19.2875), (37.7186, 23.2875)].
[INFO CTS-0025]     Width:  1.4457.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4457 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(483600, 379575), (507160, 404425)].
[INFO CTS-0024]  Normalized sink region: [(34.5429, 27.1125), (36.2257, 28.8875)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(452820, 340375), (494140, 362775)].
[INFO CTS-0024]  Normalized sink region: [(32.3443, 24.3125), (35.2957, 25.9125)].
[INFO CTS-0025]     Width:  2.9514.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4757 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(489960, 379575), (506300, 410025)].
[INFO CTS-0024]  Normalized sink region: [(34.9971, 27.1125), (36.1643, 29.2875)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462980, 337225), (497940, 359625)].
[INFO CTS-0024]  Normalized sink region: [(33.07, 24.0875), (35.5671, 25.6875)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(459940, 337225), (499840, 365225)].
[INFO CTS-0024]  Normalized sink region: [(32.8529, 24.0875), (35.7029, 26.0875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(509440, 379575), (529480, 413175)].
[INFO CTS-0024]  Normalized sink region: [(36.3886, 27.1125), (37.82, 29.5125)].
[INFO CTS-0025]     Width:  1.4314.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4314 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(514280, 376425), (534800, 415625)].
[INFO CTS-0024]  Normalized sink region: [(36.7343, 26.8875), (38.2, 29.6875)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458140, 295575), (497940, 312375)].
[INFO CTS-0024]  Normalized sink region: [(32.7243, 21.1125), (35.5671, 22.3125)].
[INFO CTS-0025]     Width:  2.8429.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4214 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462600, 295575), (495000, 314825)].
[INFO CTS-0024]  Normalized sink region: [(33.0429, 21.1125), (35.3571, 22.4875)].
[INFO CTS-0025]     Width:  2.3143.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1571 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(365160, 358400), (424170, 411250)].
[INFO CTS-0024]  Normalized sink region: [(26.0829, 25.6), (30.2979, 29.375)].
[INFO CTS-0025]     Width:  4.2150.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.1075 X 3.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 1 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.1075 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0537 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 18 sinks, 3 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423080, 382025), (458800, 396375)].
[INFO CTS-0024]  Normalized sink region: [(30.22, 27.2875), (32.7714, 28.3125)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(386600, 370825), (404080, 396375)].
[INFO CTS-0024]  Normalized sink region: [(27.6143, 26.4875), (28.8629, 28.3125)].
[INFO CTS-0025]     Width:  1.2486.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(416620, 320425), (437900, 359625)].
[INFO CTS-0024]  Normalized sink region: [(29.7586, 22.8875), (31.2786, 25.6875)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(375300, 320425), (406080, 351575)].
[INFO CTS-0024]  Normalized sink region: [(26.8071, 22.8875), (29.0057, 25.1125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(371780, 323575), (403420, 354025)].
[INFO CTS-0024]  Normalized sink region: [(26.5557, 23.1125), (28.8157, 25.2875)].
[INFO CTS-0025]     Width:  2.2600.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1300 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423840, 398825), (466880, 415625)].
[INFO CTS-0024]  Normalized sink region: [(30.2743, 28.4875), (33.3486, 29.6875)].
[INFO CTS-0025]     Width:  3.0743.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5371 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(425740, 398825), (473620, 415625)].
[INFO CTS-0024]  Normalized sink region: [(30.41, 28.4875), (33.83, 29.6875)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(412060, 326025), (447400, 354025)].
[INFO CTS-0024]  Normalized sink region: [(29.4329, 23.2875), (31.9571, 25.2875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2621 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(407880, 320425), (445120, 357175)].
[INFO CTS-0024]  Normalized sink region: [(29.1343, 22.8875), (31.7943, 25.5125)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(422700, 362775), (456900, 376425)].
[INFO CTS-0024]  Normalized sink region: [(30.1929, 25.9125), (32.6357, 26.8875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(424980, 362775), (464500, 379575)].
[INFO CTS-0024]  Normalized sink region: [(30.3557, 25.9125), (33.1786, 27.1125)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(426980, 379575), (466400, 396375)].
[INFO CTS-0024]  Normalized sink region: [(30.4986, 27.1125), (33.3143, 28.3125)].
[INFO CTS-0025]     Width:  2.8157.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4079 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(322760, 337225), (370740, 362775)].
[INFO CTS-0024]  Normalized sink region: [(23.0543, 24.0875), (26.4814, 25.9125)].
[INFO CTS-0025]     Width:  3.4271.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7136 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(323520, 337225), (367320, 365225)].
[INFO CTS-0024]  Normalized sink region: [(23.1086, 24.0875), (26.2371, 26.0875)].
[INFO CTS-0025]     Width:  3.1286.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5643 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(314500, 345975), (369120, 365225)].
[INFO CTS-0024]  Normalized sink region: [(22.4643, 24.7125), (26.3657, 26.0875)].
[INFO CTS-0025]     Width:  3.9014.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9507 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(316780, 342825), (374060, 362775)].
[INFO CTS-0024]  Normalized sink region: [(22.6271, 24.4875), (26.7186, 25.9125)].
[INFO CTS-0025]     Width:  4.0914.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0457 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(411680, 404425), (431060, 446775)].
[INFO CTS-0024]  Normalized sink region: [(29.4057, 28.8875), (30.79, 31.9125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(408640, 407575), (427260, 449225)].
[INFO CTS-0024]  Normalized sink region: [(29.1886, 29.1125), (30.5186, 32.0875)].
[INFO CTS-0025]     Width:  1.3300.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423460, 413175), (459280, 438025)].
[INFO CTS-0024]  Normalized sink region: [(30.2471, 29.5125), (32.8057, 31.2875)].
[INFO CTS-0025]     Width:  2.5586.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2793 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(420040, 410025), (453580, 438025)].
[INFO CTS-0024]  Normalized sink region: [(30.0029, 29.2875), (32.3986, 31.2875)].
[INFO CTS-0025]     Width:  2.3957.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1979 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(379760, 309225), (400660, 359625)].
[INFO CTS-0024]  Normalized sink region: [(27.1257, 22.0875), (28.6186, 25.6875)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(379100, 312375), (406740, 362775)].
[INFO CTS-0024]  Normalized sink region: [(27.0786, 22.3125), (29.0529, 25.9125)].
[INFO CTS-0025]     Width:  1.9743.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9743 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(413300, 314825), (432580, 359625)].
[INFO CTS-0024]  Normalized sink region: [(29.5214, 22.4875), (30.8986, 25.6875)].
[INFO CTS-0025]     Width:  1.3771.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3771 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(315540, 368375), (364940, 390775)].
[INFO CTS-0024]  Normalized sink region: [(22.5386, 26.3125), (26.0671, 27.9125)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(366840, 410025), (384040, 443625)].
[INFO CTS-0024]  Normalized sink region: [(26.2029, 29.2875), (27.4314, 31.6875)].
[INFO CTS-0025]     Width:  1.2286.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2286 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(308040, 365225), (365040, 385175)].
[INFO CTS-0024]  Normalized sink region: [(22.0029, 26.0875), (26.0743, 27.5125)].
[INFO CTS-0025]     Width:  4.0714.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(362380, 410025), (384700, 452375)].
[INFO CTS-0024]  Normalized sink region: [(25.8843, 29.2875), (27.4786, 32.3125)].
[INFO CTS-0025]     Width:  1.5943.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5943 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(358580, 410025), (383940, 452375)].
[INFO CTS-0024]  Normalized sink region: [(25.6129, 29.2875), (27.4243, 32.3125)].
[INFO CTS-0025]     Width:  1.8114.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8114 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(320200, 373975), (366460, 396375)].
[INFO CTS-0024]  Normalized sink region: [(22.8714, 26.7125), (26.1757, 28.3125)].
[INFO CTS-0025]     Width:  3.3043.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6521 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(327320, 379575), (368740, 396375)].
[INFO CTS-0024]  Normalized sink region: [(23.38, 27.1125), (26.3386, 28.3125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(389640, 410025), (407880, 457975)].
[INFO CTS-0024]  Normalized sink region: [(27.8314, 29.2875), (29.1343, 32.7125)].
[INFO CTS-0025]     Width:  1.3029.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(391540, 407575), (405700, 452375)].
[INFO CTS-0024]  Normalized sink region: [(27.9671, 29.1125), (28.9786, 32.3125)].
[INFO CTS-0025]     Width:  1.0114.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0114 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(410380, 184800), (457990, 260050)].
[INFO CTS-0024]  Normalized sink region: [(29.3129, 13.2), (32.7136, 18.575)].
[INFO CTS-0025]     Width:  3.4007.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 3.4007 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.7004 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 26 sinks, 3 sinks closer to other cluster.
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7004 X 1.3438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 15 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(421180, 161175), (444360, 186025)].
[INFO CTS-0024]  Normalized sink region: [(30.0843, 11.5125), (31.74, 13.2875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(387740, 258825), (408260, 278775)].
[INFO CTS-0024]  Normalized sink region: [(27.6957, 18.4875), (29.1614, 19.9125)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.7329 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(379760, 197225), (413200, 214025)].
[INFO CTS-0024]  Normalized sink region: [(27.1257, 14.0875), (29.5143, 15.2875)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(372160, 217175), (405980, 250775)].
[INFO CTS-0024]  Normalized sink region: [(26.5829, 15.5125), (28.9986, 17.9125)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2079 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(367320, 217175), (403040, 253225)].
[INFO CTS-0024]  Normalized sink region: [(26.2371, 15.5125), (28.7886, 18.0875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(450060, 191625), (471720, 219625)].
[INFO CTS-0024]  Normalized sink region: [(32.1471, 13.6875), (33.6943, 15.6875)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(453100, 189175), (475140, 217175)].
[INFO CTS-0024]  Normalized sink region: [(32.3643, 13.5125), (33.9386, 15.5125)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(381280, 177975), (413580, 194775)].
[INFO CTS-0024]  Normalized sink region: [(27.2343, 12.7125), (29.5414, 13.9125)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1536 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(376060, 177975), (409780, 194775)].
[INFO CTS-0024]  Normalized sink region: [(26.8614, 12.7125), (29.27, 13.9125)].
[INFO CTS-0025]     Width:  2.4086.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2043 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(447400, 155575), (466780, 183575)].
[INFO CTS-0024]  Normalized sink region: [(31.9571, 11.1125), (33.3414, 13.1125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(451960, 161175), (467920, 186025)].
[INFO CTS-0024]  Normalized sink region: [(32.2829, 11.5125), (33.4229, 13.2875)].
[INFO CTS-0025]     Width:  1.1400.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 0.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(422420, 152425), (444460, 180425)].
[INFO CTS-0024]  Normalized sink region: [(30.1729, 10.8875), (31.7471, 12.8875)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(459280, 219625), (498800, 236425)].
[INFO CTS-0024]  Normalized sink region: [(32.8057, 15.6875), (35.6286, 16.8875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(460320, 222775), (502500, 236425)].
[INFO CTS-0024]  Normalized sink region: [(32.88, 15.9125), (35.8929, 16.8875)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457660, 239575), (499180, 253225)].
[INFO CTS-0024]  Normalized sink region: [(32.69, 17.1125), (35.6557, 18.0875)].
[INFO CTS-0025]     Width:  2.9657.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4829 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(460320, 239575), (505920, 253225)].
[INFO CTS-0024]  Normalized sink region: [(32.88, 17.1125), (36.1371, 18.0875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(439800, 256375), (453480, 301175)].
[INFO CTS-0024]  Normalized sink region: [(31.4143, 18.3125), (32.3914, 21.5125)].
[INFO CTS-0025]     Width:  0.9771.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9771 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(441040, 258825), (452340, 312375)].
[INFO CTS-0024]  Normalized sink region: [(31.5029, 18.4875), (32.31, 22.3125)].
[INFO CTS-0025]     Width:  0.8071.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8071 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(424980, 189175), (441800, 222775)].
[INFO CTS-0024]  Normalized sink region: [(30.3557, 13.5125), (31.5571, 15.9125)].
[INFO CTS-0025]     Width:  1.2014.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2014 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(420800, 189175), (445500, 222775)].
[INFO CTS-0024]  Normalized sink region: [(30.0571, 13.5125), (31.8214, 15.9125)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(379760, 225225), (412440, 256375)].
[INFO CTS-0024]  Normalized sink region: [(27.1257, 16.0875), (29.46, 18.3125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(385080, 219625), (412440, 253225)].
[INFO CTS-0024]  Normalized sink region: [(27.5057, 15.6875), (29.46, 18.0875)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(373780, 197225), (412540, 214025)].
[INFO CTS-0024]  Normalized sink region: [(26.6986, 14.0875), (29.4671, 15.2875)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(453480, 256375), (485020, 278775)].
[INFO CTS-0024]  Normalized sink region: [(32.3914, 18.3125), (34.6443, 19.9125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1264 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(399520, 261975), (420900, 298025)].
[INFO CTS-0024]  Normalized sink region: [(28.5371, 18.7125), (30.0643, 21.2875)].
[INFO CTS-0025]     Width:  1.5271.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5271 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(454620, 253225), (492620, 278775)].
[INFO CTS-0024]  Normalized sink region: [(32.4729, 18.0875), (35.1871, 19.9125)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(387840, 250775), (423460, 309225)].
[INFO CTS-0024]  Normalized sink region: [(27.7029, 17.9125), (30.2471, 22.0875)].
[INFO CTS-0025]     Width:  2.5443.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5443 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(390880, 256375), (420900, 303625)].
[INFO CTS-0024]  Normalized sink region: [(27.92, 18.3125), (30.0643, 21.6875)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(456140, 256375), (502500, 289975)].
[INFO CTS-0024]  Normalized sink region: [(32.5814, 18.3125), (35.8929, 20.7125)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455760, 258825), (504780, 289975)].
[INFO CTS-0024]  Normalized sink region: [(32.5543, 18.4875), (36.0557, 20.7125)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(425080, 250775), (438280, 312375)].
[INFO CTS-0024]  Normalized sink region: [(30.3629, 17.9125), (31.3057, 22.3125)].
[INFO CTS-0025]     Width:  0.9429.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9429 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423840, 258825), (436380, 303625)].
[INFO CTS-0024]  Normalized sink region: [(30.2743, 18.4875), (31.17, 21.6875)].
[INFO CTS-0025]     Width:  0.8957.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8957 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(141830, 313600), (226570, 341600)].
[INFO CTS-0024]  Normalized sink region: [(10.1307, 22.4), (16.1836, 24.4)].
[INFO CTS-0025]     Width:  6.0529.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 3.0264 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 3.0264 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 30 sinks, 1 sinks closer to other cluster.
 Out of 34 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5132 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 12 sinks, 2 sinks closer to other cluster.
 Out of 18 sinks, 3 sinks closer to other cluster.
 Out of 20 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(226720, 331625), (244580, 382025)].
[INFO CTS-0024]  Normalized sink region: [(16.1943, 23.6875), (17.47, 27.2875)].
[INFO CTS-0025]     Width:  1.2757.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(205340, 281225), (221300, 320425)].
[INFO CTS-0024]  Normalized sink region: [(14.6671, 20.0875), (15.8071, 22.8875)].
[INFO CTS-0025]     Width:  1.1400.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(129440, 264425), (148340, 317975)].
[INFO CTS-0024]  Normalized sink region: [(9.24571, 18.8875), (10.5957, 22.7125)].
[INFO CTS-0025]     Width:  1.3500.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3500 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(152900, 278775), (179600, 312375)].
[INFO CTS-0024]  Normalized sink region: [(10.9214, 19.9125), (12.8286, 22.3125)].
[INFO CTS-0025]     Width:  1.9071.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9071 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(150720, 281225), (182540, 314825)].
[INFO CTS-0024]  Normalized sink region: [(10.7657, 20.0875), (13.0386, 22.4875)].
[INFO CTS-0025]     Width:  2.2729.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2729 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(201260, 340375), (224340, 398825)].
[INFO CTS-0024]  Normalized sink region: [(14.3757, 24.3125), (16.0243, 28.4875)].
[INFO CTS-0025]     Width:  1.6486.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6486 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(197080, 342825), (229280, 396375)].
[INFO CTS-0024]  Normalized sink region: [(14.0771, 24.4875), (16.3771, 28.3125)].
[INFO CTS-0025]     Width:  2.3000.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3000 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(122880, 278775), (146920, 323575)].
[INFO CTS-0024]  Normalized sink region: [(8.77714, 19.9125), (10.4943, 23.1125)].
[INFO CTS-0025]     Width:  1.7171.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7171 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(123260, 284375), (143400, 323575)].
[INFO CTS-0024]  Normalized sink region: [(8.80429, 20.3125), (10.2429, 23.1125)].
[INFO CTS-0025]     Width:  1.4386.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(228900, 337225), (255500, 370825)].
[INFO CTS-0024]  Normalized sink region: [(16.35, 24.0875), (18.25, 26.4875)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233840, 331625), (258160, 379575)].
[INFO CTS-0024]  Normalized sink region: [(16.7029, 23.6875), (18.44, 27.1125)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(228900, 334775), (248280, 387625)].
[INFO CTS-0024]  Normalized sink region: [(16.35, 23.9125), (17.7343, 27.6875)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(198120, 261975), (223580, 317975)].
[INFO CTS-0024]  Normalized sink region: [(14.1514, 18.7125), (15.97, 22.7125)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(202300, 261975), (220920, 320425)].
[INFO CTS-0024]  Normalized sink region: [(14.45, 18.7125), (15.78, 22.8875)].
[INFO CTS-0025]     Width:  1.3300.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(187200, 270025), (197080, 317975)].
[INFO CTS-0024]  Normalized sink region: [(13.3714, 19.2875), (14.0771, 22.7125)].
[INFO CTS-0025]     Width:  0.7057.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7057 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(185580, 261975), (197840, 312375)].
[INFO CTS-0024]  Normalized sink region: [(13.2557, 18.7125), (14.1314, 22.3125)].
[INFO CTS-0025]     Width:  0.8757.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8757 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(146440, 340375), (162120, 385175)].
[INFO CTS-0024]  Normalized sink region: [(10.46, 24.3125), (11.58, 27.5125)].
[INFO CTS-0025]     Width:  1.1200.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1200 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(149100, 337225), (163260, 376425)].
[INFO CTS-0024]  Normalized sink region: [(10.65, 24.0875), (11.6614, 26.8875)].
[INFO CTS-0025]     Width:  1.0114.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0114 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(199640, 342825), (221020, 382025)].
[INFO CTS-0024]  Normalized sink region: [(14.26, 24.4875), (15.7871, 27.2875)].
[INFO CTS-0025]     Width:  1.5271.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5271 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(198120, 342825), (223200, 385175)].
[INFO CTS-0024]  Normalized sink region: [(14.1514, 24.4875), (15.9429, 27.5125)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(153660, 264425), (176940, 323575)].
[INFO CTS-0024]  Normalized sink region: [(10.9757, 18.8875), (12.6386, 23.1125)].
[INFO CTS-0025]     Width:  1.6629.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6629 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(154800, 267575), (180640, 317975)].
[INFO CTS-0024]  Normalized sink region: [(11.0571, 19.1125), (12.9029, 22.7125)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(127920, 270025), (151380, 320425)].
[INFO CTS-0024]  Normalized sink region: [(9.13714, 19.2875), (10.8129, 22.8875)].
[INFO CTS-0025]     Width:  1.6757.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6757 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(225860, 270025), (241160, 326025)].
[INFO CTS-0024]  Normalized sink region: [(16.1329, 19.2875), (17.2257, 23.2875)].
[INFO CTS-0025]     Width:  1.0929.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0929 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(166200, 340375), (183680, 373975)].
[INFO CTS-0024]  Normalized sink region: [(11.8714, 24.3125), (13.12, 26.7125)].
[INFO CTS-0025]     Width:  1.2486.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(227760, 264425), (242300, 317975)].
[INFO CTS-0024]  Normalized sink region: [(16.2686, 18.8875), (17.3071, 22.7125)].
[INFO CTS-0025]     Width:  1.0386.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0386 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(168860, 342825), (193560, 387625)].
[INFO CTS-0024]  Normalized sink region: [(12.0614, 24.4875), (13.8257, 27.6875)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(166200, 342825), (189760, 382025)].
[INFO CTS-0024]  Normalized sink region: [(11.8714, 24.4875), (13.5543, 27.2875)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224340, 278775), (251700, 329175)].
[INFO CTS-0024]  Normalized sink region: [(16.0243, 19.9125), (17.9786, 23.5125)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223960, 284375), (252460, 326025)].
[INFO CTS-0024]  Normalized sink region: [(15.9971, 20.3125), (18.0329, 23.2875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(130100, 340375), (145400, 382025)].
[INFO CTS-0024]  Normalized sink region: [(9.29286, 24.3125), (10.3857, 27.2875)].
[INFO CTS-0025]     Width:  1.0929.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0929 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(130480, 337225), (141980, 379575)].
[INFO CTS-0024]  Normalized sink region: [(9.32, 24.0875), (10.1414, 27.1125)].
[INFO CTS-0025]     Width:  0.8214.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8214 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(277760, 80850), (338290, 145600)].
[INFO CTS-0024]  Normalized sink region: [(19.84, 5.775), (24.1636, 10.4)].
[INFO CTS-0025]     Width:  4.3236.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 4.3236 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 3 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 2.1618 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1618 X 1.1562
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 13 sinks, 4 sinks closer to other cluster.
 Out of 20 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(339580, 135625), (355160, 197225)].
[INFO CTS-0024]  Normalized sink region: [(24.2557, 9.6875), (25.3686, 14.0875)].
[INFO CTS-0025]     Width:  1.1129.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1129 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(298540, 138775), (328840, 200375)].
[INFO CTS-0024]  Normalized sink region: [(21.3243, 9.9125), (23.4886, 14.3125)].
[INFO CTS-0025]     Width:  2.1643.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1643 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269560, 46025), (302620, 82775)].
[INFO CTS-0024]  Normalized sink region: [(19.2543, 3.2875), (21.6157, 5.9125)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(251420, 107625), (290180, 127575)].
[INFO CTS-0024]  Normalized sink region: [(17.9586, 7.6875), (20.7271, 9.1125)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(255980, 110775), (286380, 130025)].
[INFO CTS-0024]  Normalized sink region: [(18.2843, 7.9125), (20.4557, 9.2875)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(304900, 144375), (337200, 174825)].
[INFO CTS-0024]  Normalized sink region: [(21.7786, 10.3125), (24.0857, 12.4875)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1536 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(307940, 141225), (340620, 177975)].
[INFO CTS-0024]  Normalized sink region: [(21.9957, 10.0875), (24.33, 12.7125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(260920, 54775), (293600, 82775)].
[INFO CTS-0024]  Normalized sink region: [(18.6371, 3.9125), (20.9714, 5.9125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(257500, 57225), (291320, 82775)].
[INFO CTS-0024]  Normalized sink region: [(18.3929, 4.0875), (20.8086, 5.9125)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2079 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(339960, 127575), (364560, 186025)].
[INFO CTS-0024]  Normalized sink region: [(24.2829, 9.1125), (26.04, 13.2875)].
[INFO CTS-0025]     Width:  1.7571.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7571 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(339100, 130025), (364180, 177975)].
[INFO CTS-0024]  Normalized sink region: [(24.2214, 9.2875), (26.0129, 12.7125)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(340620, 138775), (356960, 191625)].
[INFO CTS-0024]  Normalized sink region: [(24.33, 9.9125), (25.4971, 13.6875)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(311360, 110775), (354780, 124425)].
[INFO CTS-0024]  Normalized sink region: [(22.24, 7.9125), (25.3414, 8.8875)].
[INFO CTS-0025]     Width:  3.1014.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5507 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(312880, 107625), (351260, 124425)].
[INFO CTS-0024]  Normalized sink region: [(22.3486, 7.6875), (25.09, 8.8875)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3707 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(309080, 88375), (348600, 105175)].
[INFO CTS-0024]  Normalized sink region: [(22.0771, 6.3125), (24.9, 7.5125)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(315160, 88375), (355820, 102025)].
[INFO CTS-0024]  Normalized sink region: [(22.5114, 6.3125), (25.4157, 7.2875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(265000, 144375), (294260, 202825)].
[INFO CTS-0024]  Normalized sink region: [(18.9286, 10.3125), (21.0186, 14.4875)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(268420, 141225), (295020, 208425)].
[INFO CTS-0024]  Normalized sink region: [(19.1729, 10.0875), (21.0729, 14.8875)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(299960, 144375), (325800, 186025)].
[INFO CTS-0024]  Normalized sink region: [(21.4257, 10.3125), (23.2714, 13.2875)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(299200, 141225), (332260, 189175)].
[INFO CTS-0024]  Normalized sink region: [(21.3714, 10.0875), (23.7329, 13.5125)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(255600, 85225), (290560, 105175)].
[INFO CTS-0024]  Normalized sink region: [(18.2571, 6.0875), (20.7543, 7.5125)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2486 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(259680, 82775), (297300, 105175)].
[INFO CTS-0024]  Normalized sink region: [(18.5486, 5.9125), (21.2357, 7.5125)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3436 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(266520, 46025), (301100, 79625)].
[INFO CTS-0024]  Normalized sink region: [(19.0371, 3.2875), (21.5071, 5.6875)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2350 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(304520, 51625), (324000, 82775)].
[INFO CTS-0024]  Normalized sink region: [(21.7514, 3.6875), (23.1429, 5.9125)].
[INFO CTS-0025]     Width:  1.3914.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3914 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(259300, 135625), (285520, 189175)].
[INFO CTS-0024]  Normalized sink region: [(18.5214, 9.6875), (20.3943, 13.5125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(306420, 46025), (324380, 79625)].
[INFO CTS-0024]  Normalized sink region: [(21.8871, 3.2875), (23.17, 5.6875)].
[INFO CTS-0025]     Width:  1.2829.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2829 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(252940, 133175), (279440, 183575)].
[INFO CTS-0024]  Normalized sink region: [(18.0671, 9.5125), (19.96, 13.1125)].
[INFO CTS-0025]     Width:  1.8929.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8929 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(250660, 138775), (279920, 180425)].
[INFO CTS-0024]  Normalized sink region: [(17.9043, 9.9125), (19.9943, 12.8875)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(327320, 51625), (344420, 82775)].
[INFO CTS-0024]  Normalized sink region: [(23.38, 3.6875), (24.6014, 5.9125)].
[INFO CTS-0025]     Width:  1.2214.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(328840, 49175), (348220, 82775)].
[INFO CTS-0024]  Normalized sink region: [(23.4886, 3.5125), (24.8729, 5.9125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(259780, 141225), (295020, 194775)].
[INFO CTS-0024]  Normalized sink region: [(18.5557, 10.0875), (21.0729, 13.9125)].
[INFO CTS-0025]     Width:  2.5171.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5171 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(255220, 141225), (290460, 200375)].
[INFO CTS-0024]  Normalized sink region: [(18.23, 10.0875), (20.7471, 14.3125)].
[INFO CTS-0025]     Width:  2.5171.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5171 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(137270, 168000), (224290, 215250)].
[INFO CTS-0024]  Normalized sink region: [(9.805, 12), (16.0207, 15.375)].
[INFO CTS-0025]     Width:  6.2157.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 3.1079 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 3.1079 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 38 sinks, 5 sinks closer to other cluster.
 Out of 26 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5539 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 11 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222160, 208425), (239920, 256375)].
[INFO CTS-0024]  Normalized sink region: [(15.8686, 14.8875), (17.1371, 18.3125)].
[INFO CTS-0025]     Width:  1.2686.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2686 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(188620, 191625), (208000, 208425)].
[INFO CTS-0024]  Normalized sink region: [(13.4729, 13.6875), (14.8571, 14.8875)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.6921 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(119080, 138775), (162780, 166775)].
[INFO CTS-0024]  Normalized sink region: [(8.50571, 9.9125), (11.6271, 11.9125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(113860, 189175), (155280, 205975)].
[INFO CTS-0024]  Normalized sink region: [(8.13286, 13.5125), (11.0914, 14.7125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(110060, 191625), (153000, 205975)].
[INFO CTS-0024]  Normalized sink region: [(7.86143, 13.6875), (10.9286, 14.7125)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5336 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(183680, 214025), (211040, 245175)].
[INFO CTS-0024]  Normalized sink region: [(13.12, 15.2875), (15.0743, 17.5125)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(187100, 211575), (214840, 250775)].
[INFO CTS-0024]  Normalized sink region: [(13.3643, 15.1125), (15.3457, 17.9125)].
[INFO CTS-0025]     Width:  1.9814.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(110440, 149975), (157560, 166775)].
[INFO CTS-0024]  Normalized sink region: [(7.88857, 10.7125), (11.2543, 11.9125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(107780, 149975), (162780, 163625)].
[INFO CTS-0024]  Normalized sink region: [(7.69857, 10.7125), (11.6271, 11.6875)].
[INFO CTS-0025]     Width:  3.9286.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9643 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(219880, 208425), (247900, 242025)].
[INFO CTS-0024]  Normalized sink region: [(15.7057, 14.8875), (17.7071, 17.2875)].
[INFO CTS-0025]     Width:  2.0014.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0014 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(217120, 211575), (251320, 245175)].
[INFO CTS-0024]  Normalized sink region: [(15.5086, 15.1125), (17.9514, 17.5125)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221400, 202825), (244100, 253225)].
[INFO CTS-0024]  Normalized sink region: [(15.8143, 14.4875), (17.4357, 18.0875)].
[INFO CTS-0025]     Width:  1.6214.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6214 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(219780, 174825), (247520, 200375)].
[INFO CTS-0024]  Normalized sink region: [(15.6986, 12.4875), (17.68, 14.3125)].
[INFO CTS-0025]     Width:  1.9814.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9907 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(212940, 177975), (245240, 197225)].
[INFO CTS-0024]  Normalized sink region: [(15.21, 12.7125), (17.5171, 14.0875)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1536 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(214840, 146825), (241540, 172375)].
[INFO CTS-0024]  Normalized sink region: [(15.3457, 10.4875), (17.2529, 12.3125)].
[INFO CTS-0025]     Width:  1.9071.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9536 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(218260, 146825), (246760, 169225)].
[INFO CTS-0024]  Normalized sink region: [(15.59, 10.4875), (17.6257, 12.0875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0179 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(146160, 214025), (170380, 258825)].
[INFO CTS-0024]  Normalized sink region: [(10.44, 15.2875), (12.17, 18.4875)].
[INFO CTS-0025]     Width:  1.7300.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7300 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(146820, 211575), (168100, 261975)].
[INFO CTS-0024]  Normalized sink region: [(10.4871, 15.1125), (12.0071, 18.7125)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(180260, 217175), (201160, 256375)].
[INFO CTS-0024]  Normalized sink region: [(12.8757, 15.5125), (14.3686, 18.3125)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(174660, 214025), (196600, 256375)].
[INFO CTS-0024]  Normalized sink region: [(12.4757, 15.2875), (14.0429, 18.3125)].
[INFO CTS-0025]     Width:  1.5671.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5671 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(106920, 172375), (155280, 186025)].
[INFO CTS-0024]  Normalized sink region: [(7.63714, 12.3125), (11.0914, 13.2875)].
[INFO CTS-0025]     Width:  3.4543.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7271 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114900, 169225), (155940, 183575)].
[INFO CTS-0024]  Normalized sink region: [(8.20714, 12.0875), (11.1386, 13.1125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(116040, 138775), (158320, 166775)].
[INFO CTS-0024]  Normalized sink region: [(8.28857, 9.9125), (11.3086, 11.9125)].
[INFO CTS-0025]     Width:  3.0200.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5100 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(170100, 152425), (186820, 183575)].
[INFO CTS-0024]  Normalized sink region: [(12.15, 10.8875), (13.3443, 13.1125)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(112720, 211575), (139600, 258825)].
[INFO CTS-0024]  Normalized sink region: [(8.05143, 15.1125), (9.97143, 18.4875)].
[INFO CTS-0025]     Width:  1.9200.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9200 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(170100, 144375), (187860, 186025)].
[INFO CTS-0024]  Normalized sink region: [(12.15, 10.3125), (13.4186, 13.2875)].
[INFO CTS-0025]     Width:  1.2686.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2686 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(111100, 211575), (138080, 250775)].
[INFO CTS-0024]  Normalized sink region: [(7.93571, 15.1125), (9.86286, 17.9125)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(110820, 214025), (137320, 245175)].
[INFO CTS-0024]  Normalized sink region: [(7.91571, 15.2875), (9.80857, 17.5125)].
[INFO CTS-0025]     Width:  1.8929.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8929 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(190900, 144375), (208480, 186025)].
[INFO CTS-0024]  Normalized sink region: [(13.6357, 10.3125), (14.8914, 13.2875)].
[INFO CTS-0025]     Width:  1.2557.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2557 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(192420, 149975), (213320, 186025)].
[INFO CTS-0024]  Normalized sink region: [(13.7443, 10.7125), (15.2371, 13.2875)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(135040, 214025), (167720, 245175)].
[INFO CTS-0024]  Normalized sink region: [(9.64571, 15.2875), (11.98, 17.5125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(131240, 211575), (173420, 242025)].
[INFO CTS-0024]  Normalized sink region: [(9.37429, 15.1125), (12.3871, 17.2875)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(273960, 560000), (346650, 635250)].
[INFO CTS-0024]  Normalized sink region: [(19.5686, 40), (24.7607, 45.375)].
[INFO CTS-0025]     Width:  5.1921.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 5.1921 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 1 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 2.5961 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 30 sinks, 5 sinks closer to other cluster.
 Out of 34 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5961 X 1.3438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 18 sinks, 1 sinks closer to other cluster.
 Out of 14 sinks, 1 sinks closer to other cluster.
 Out of 20 sinks, 5 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(257880, 544425), (297680, 558775)].
[INFO CTS-0024]  Normalized sink region: [(18.42, 38.8875), (21.2629, 39.9125)].
[INFO CTS-0025]     Width:  2.8429.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4214 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(304140, 558775), (314880, 597975)].
[INFO CTS-0024]  Normalized sink region: [(21.7243, 39.9125), (22.4914, 42.7125)].
[INFO CTS-0025]     Width:  0.7671.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7671 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(351260, 628425), (376720, 684425)].
[INFO CTS-0024]  Normalized sink region: [(25.09, 44.8875), (26.9086, 48.8875)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(314880, 634025), (345560, 673225)].
[INFO CTS-0024]  Normalized sink region: [(22.4914, 45.2875), (24.6829, 48.0875)].
[INFO CTS-0025]     Width:  2.1914.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1914 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(318680, 628425), (347080, 670775)].
[INFO CTS-0024]  Normalized sink region: [(22.7629, 44.8875), (24.7914, 47.9125)].
[INFO CTS-0025]     Width:  2.0286.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0286 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(254840, 600425), (294740, 617225)].
[INFO CTS-0024]  Normalized sink region: [(18.2029, 42.8875), (21.0529, 44.0875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(261580, 603575), (298060, 620375)].
[INFO CTS-0024]  Normalized sink region: [(18.6843, 43.1125), (21.29, 44.3125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(349360, 625975), (364280, 678825)].
[INFO CTS-0024]  Normalized sink region: [(24.9543, 44.7125), (26.02, 48.4875)].
[INFO CTS-0025]     Width:  1.0657.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0657 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(351640, 631575), (366840, 673225)].
[INFO CTS-0024]  Normalized sink region: [(25.1171, 45.1125), (26.2029, 48.0875)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(261960, 564375), (295880, 578025)].
[INFO CTS-0024]  Normalized sink region: [(18.7114, 40.3125), (21.1343, 41.2875)].
[INFO CTS-0025]     Width:  2.4229.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2114 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(258260, 564375), (299580, 581175)].
[INFO CTS-0024]  Normalized sink region: [(18.4471, 40.3125), (21.3986, 41.5125)].
[INFO CTS-0025]     Width:  2.9514.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4757 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(263860, 541975), (301860, 558775)].
[INFO CTS-0024]  Normalized sink region: [(18.8471, 38.7125), (21.5614, 39.9125)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(250660, 625975), (279440, 665175)].
[INFO CTS-0024]  Normalized sink region: [(17.9043, 44.7125), (19.96, 47.5125)].
[INFO CTS-0025]     Width:  2.0557.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0557 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(254080, 622825), (277260, 667625)].
[INFO CTS-0024]  Normalized sink region: [(18.1486, 44.4875), (19.8043, 47.6875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(255120, 634025), (277920, 678825)].
[INFO CTS-0024]  Normalized sink region: [(18.2229, 45.2875), (19.8514, 48.4875)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(258540, 634025), (276880, 678825)].
[INFO CTS-0024]  Normalized sink region: [(18.4671, 45.2875), (19.7771, 48.4875)].
[INFO CTS-0025]     Width:  1.3100.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3100 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(331500, 581175), (354780, 609175)].
[INFO CTS-0024]  Normalized sink region: [(23.6786, 41.5125), (25.3414, 43.5125)].
[INFO CTS-0025]     Width:  1.6629.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6629 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(332640, 581175), (361900, 609175)].
[INFO CTS-0024]  Normalized sink region: [(23.76, 41.5125), (25.85, 43.5125)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0450 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(262720, 583625), (302240, 597975)].
[INFO CTS-0024]  Normalized sink region: [(18.7657, 41.6875), (21.5886, 42.7125)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(254080, 586775), (300440, 600425)].
[INFO CTS-0024]  Normalized sink region: [(18.1486, 41.9125), (21.46, 42.8875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(319340, 631575), (336160, 684425)].
[INFO CTS-0024]  Normalized sink region: [(22.81, 45.1125), (24.0114, 48.8875)].
[INFO CTS-0025]     Width:  1.2014.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2014 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(315540, 634025), (339100, 684425)].
[INFO CTS-0024]  Normalized sink region: [(22.5386, 45.2875), (24.2214, 48.8875)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352400, 625975), (371780, 687575)].
[INFO CTS-0024]  Normalized sink region: [(25.1714, 44.7125), (26.5557, 49.1125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(296540, 631575), (310600, 673225)].
[INFO CTS-0024]  Normalized sink region: [(21.1814, 45.1125), (22.1857, 48.0875)].
[INFO CTS-0025]     Width:  1.0043.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0043 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(318960, 550025), (336540, 594825)].
[INFO CTS-0024]  Normalized sink region: [(22.7829, 39.2875), (24.0386, 42.4875)].
[INFO CTS-0025]     Width:  1.2557.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2557 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(299580, 634025), (311360, 684425)].
[INFO CTS-0024]  Normalized sink region: [(21.3986, 45.2875), (22.24, 48.8875)].
[INFO CTS-0025]     Width:  0.8414.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8414 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(318960, 541975), (344800, 583625)].
[INFO CTS-0024]  Normalized sink region: [(22.7829, 38.7125), (24.6286, 41.6875)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(316300, 538825), (340620, 583625)].
[INFO CTS-0024]  Normalized sink region: [(22.5929, 38.4875), (24.33, 41.6875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(280200, 631575), (293220, 687575)].
[INFO CTS-0024]  Normalized sink region: [(20.0143, 45.1125), (20.9443, 49.1125)].
[INFO CTS-0025]     Width:  0.9300.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9300 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(281340, 634025), (297400, 684425)].
[INFO CTS-0024]  Normalized sink region: [(20.0957, 45.2875), (21.2429, 48.8875)].
[INFO CTS-0025]     Width:  1.1471.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1471 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(337580, 566825), (367600, 620375)].
[INFO CTS-0024]  Normalized sink region: [(24.1129, 40.4875), (26.2571, 44.3125)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(338340, 575575), (366460, 617225)].
[INFO CTS-0024]  Normalized sink region: [(24.1671, 41.1125), (26.1757, 44.0875)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(142480, 456050), (216690, 504000)].
[INFO CTS-0024]  Normalized sink region: [(10.1771, 32.575), (15.4779, 36)].
[INFO CTS-0025]     Width:  5.3007.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.6504 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.6504 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3252 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 15 sinks, 1 sinks closer to other cluster.
 Out of 18 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(218260, 485975), (239260, 527625)].
[INFO CTS-0024]  Normalized sink region: [(15.59, 34.7125), (17.09, 37.6875)].
[INFO CTS-0025]     Width:  1.5000.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5000 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(188620, 491575), (202780, 533225)].
[INFO CTS-0024]  Normalized sink region: [(13.4729, 35.1125), (14.4843, 38.0875)].
[INFO CTS-0025]     Width:  1.0114.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0114 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(205720, 446775), (234980, 477225)].
[INFO CTS-0024]  Normalized sink region: [(14.6943, 31.9125), (16.7843, 34.0875)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 1.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(134280, 429975), (165820, 471625)].
[INFO CTS-0024]  Normalized sink region: [(9.59143, 30.7125), (11.8443, 33.6875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(137320, 432425), (163260, 469175)].
[INFO CTS-0024]  Normalized sink region: [(9.80857, 30.8875), (11.6614, 33.5125)].
[INFO CTS-0025]     Width:  1.8529.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8529 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179220, 499625), (212660, 547575)].
[INFO CTS-0024]  Normalized sink region: [(12.8014, 35.6875), (15.19, 39.1125)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179880, 497175), (216080, 547575)].
[INFO CTS-0024]  Normalized sink region: [(12.8486, 35.5125), (15.4343, 39.1125)].
[INFO CTS-0025]     Width:  2.5857.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5857 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(206100, 438025), (229280, 469175)].
[INFO CTS-0024]  Normalized sink region: [(14.7214, 31.2875), (16.3771, 33.5125)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(200880, 432425), (225580, 471625)].
[INFO CTS-0024]  Normalized sink region: [(14.3486, 30.8875), (16.1129, 33.6875)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(218260, 497175), (244860, 541975)].
[INFO CTS-0024]  Normalized sink region: [(15.59, 35.5125), (17.49, 38.7125)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(220540, 494025), (246760, 544425)].
[INFO CTS-0024]  Normalized sink region: [(15.7529, 35.2875), (17.6257, 38.8875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(219400, 485975), (244860, 533225)].
[INFO CTS-0024]  Normalized sink region: [(15.6714, 34.7125), (17.49, 38.0875)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(150620, 494025), (174560, 533225)].
[INFO CTS-0024]  Normalized sink region: [(10.7586, 35.2875), (12.4686, 38.0875)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(146440, 494025), (168200, 530775)].
[INFO CTS-0024]  Normalized sink region: [(10.46, 35.2875), (12.0143, 37.9125)].
[INFO CTS-0025]     Width:  1.5543.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5543 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(140840, 482825), (176080, 544425)].
[INFO CTS-0024]  Normalized sink region: [(10.06, 34.4875), (12.5771, 38.8875)].
[INFO CTS-0025]     Width:  2.5171.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5171 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(144540, 485975), (174180, 544425)].
[INFO CTS-0024]  Normalized sink region: [(10.3243, 34.7125), (12.4414, 38.8875)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(194700, 407575), (228140, 460425)].
[INFO CTS-0024]  Normalized sink region: [(13.9071, 29.1125), (16.2957, 32.8875)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(195080, 404425), (227000, 457975)].
[INFO CTS-0024]  Normalized sink region: [(13.9343, 28.8875), (16.2143, 32.7125)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(181020, 494025), (219780, 519575)].
[INFO CTS-0024]  Normalized sink region: [(12.93, 35.2875), (15.6986, 37.1125)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179880, 488425), (214940, 527625)].
[INFO CTS-0024]  Normalized sink region: [(12.8486, 34.8875), (15.3529, 37.6875)].
[INFO CTS-0025]     Width:  2.5043.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5043 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(127820, 443625), (164680, 469175)].
[INFO CTS-0024]  Normalized sink region: [(9.13, 31.6875), (11.7629, 33.5125)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3164 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(130100, 441175), (164680, 474775)].
[INFO CTS-0024]  Normalized sink region: [(9.29286, 31.5125), (11.7629, 33.9125)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2350 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(202780, 446775), (232800, 480375)].
[INFO CTS-0024]  Normalized sink region: [(14.4843, 31.9125), (16.6286, 34.3125)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(117940, 480375), (141880, 499625)].
[INFO CTS-0024]  Normalized sink region: [(8.42429, 34.3125), (10.1343, 35.6875)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8550 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(176840, 393225), (182260, 452375)].
[INFO CTS-0024]  Normalized sink region: [(12.6314, 28.0875), (13.0186, 32.3125)].
[INFO CTS-0025]     Width:  0.3871.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.3871 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114140, 480375), (146060, 502775)].
[INFO CTS-0024]  Normalized sink region: [(8.15286, 34.3125), (10.4329, 35.9125)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(161640, 398825), (177320, 452375)].
[INFO CTS-0024]  Normalized sink region: [(11.5457, 28.4875), (12.6657, 32.3125)].
[INFO CTS-0025]     Width:  1.1200.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1200 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(159360, 404425), (175800, 454825)].
[INFO CTS-0024]  Normalized sink region: [(11.3829, 28.8875), (12.5571, 32.4875)].
[INFO CTS-0025]     Width:  1.1743.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1743 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(118800, 505225), (140840, 530775)].
[INFO CTS-0024]  Normalized sink region: [(8.48571, 36.0875), (10.06, 37.9125)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(119460, 505225), (142740, 536375)].
[INFO CTS-0024]  Normalized sink region: [(8.53286, 36.0875), (10.1957, 38.3125)].
[INFO CTS-0025]     Width:  1.6629.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6629 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(187100, 398825), (211420, 454825)].
[INFO CTS-0024]  Normalized sink region: [(13.3643, 28.4875), (15.1014, 32.4875)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(186720, 401975), (206480, 457975)].
[INFO CTS-0024]  Normalized sink region: [(13.3371, 28.7125), (14.7486, 32.7125)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(498920, 439250), (548810, 517650)].
[INFO CTS-0024]  Normalized sink region: [(35.6371, 31.375), (39.2007, 36.975)].
[INFO CTS-0025]     Width:  3.5636.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 3.5636 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.7818 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 38 sinks, 3 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7818 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537560, 516425), (576320, 547575)].
[INFO CTS-0024]  Normalized sink region: [(38.3971, 36.8875), (41.1657, 39.1125)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(481700, 463575), (521120, 471625)].
[INFO CTS-0024]  Normalized sink region: [(34.4071, 33.1125), (37.2229, 33.6875)].
[INFO CTS-0025]     Width:  2.8157.
[INFO CTS-0026]     Height: 0.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4079 X 0.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(457760, 443625), (527200, 460425)].
[INFO CTS-0024]  Normalized sink region: [(32.6971, 31.6875), (37.6571, 32.8875)].
[INFO CTS-0025]     Width:  4.9600.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4800 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(469160, 421225), (521880, 441175)].
[INFO CTS-0024]  Normalized sink region: [(33.5114, 30.0875), (37.2771, 31.5125)].
[INFO CTS-0025]     Width:  3.7657.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8829 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(467640, 421225), (516280, 438025)].
[INFO CTS-0024]  Normalized sink region: [(33.4029, 30.0875), (36.8771, 31.2875)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542500, 488425), (591800, 513975)].
[INFO CTS-0024]  Normalized sink region: [(38.75, 34.8875), (42.2714, 36.7125)].
[INFO CTS-0025]     Width:  3.5214.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7607 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541640, 488425), (591420, 508375)].
[INFO CTS-0024]  Normalized sink region: [(38.6886, 34.8875), (42.2443, 36.3125)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(463360, 443625), (516280, 471625)].
[INFO CTS-0024]  Normalized sink region: [(33.0971, 31.6875), (36.8771, 33.6875)].
[INFO CTS-0025]     Width:  3.7800.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8900 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(459560, 452375), (515140, 474775)].
[INFO CTS-0024]  Normalized sink region: [(32.8257, 32.3125), (36.7957, 33.9125)].
[INFO CTS-0025]     Width:  3.9700.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9850 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541260, 516425), (592180, 538825)].
[INFO CTS-0024]  Normalized sink region: [(38.6614, 36.8875), (42.2986, 38.4875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537080, 516425), (592560, 541975)].
[INFO CTS-0024]  Normalized sink region: [(38.3629, 36.8875), (42.3257, 38.7125)].
[INFO CTS-0025]     Width:  3.9629.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542780, 519575), (580020, 550025)].
[INFO CTS-0024]  Normalized sink region: [(38.77, 37.1125), (41.43, 39.2875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538600, 415625), (590660, 441175)].
[INFO CTS-0024]  Normalized sink region: [(38.4714, 29.6875), (42.19, 31.5125)].
[INFO CTS-0025]     Width:  3.7186.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8593 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(540880, 415625), (593700, 438025)].
[INFO CTS-0024]  Normalized sink region: [(38.6343, 29.6875), (42.4071, 31.2875)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(546200, 415625), (580500, 441175)].
[INFO CTS-0024]  Normalized sink region: [(39.0143, 29.6875), (41.4643, 31.5125)].
[INFO CTS-0025]     Width:  2.4500.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2250 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(548480, 413175), (584200, 443625)].
[INFO CTS-0024]  Normalized sink region: [(39.1771, 29.5125), (41.7286, 31.6875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(521880, 491575), (532520, 533225)].
[INFO CTS-0024]  Normalized sink region: [(37.2771, 35.1125), (38.0371, 38.0875)].
[INFO CTS-0025]     Width:  0.7600.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7600 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(518560, 488425), (533660, 538825)].
[INFO CTS-0024]  Normalized sink region: [(37.04, 34.8875), (38.1186, 38.4875)].
[INFO CTS-0025]     Width:  1.0786.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0786 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(548100, 482825), (581540, 519575)].
[INFO CTS-0024]  Normalized sink region: [(39.15, 34.4875), (41.5386, 37.1125)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(547340, 485975), (580500, 516425)].
[INFO CTS-0024]  Normalized sink region: [(39.0957, 34.7125), (41.4643, 36.8875)].
[INFO CTS-0025]     Width:  2.3686.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1843 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(476280, 418775), (527960, 438025)].
[INFO CTS-0024]  Normalized sink region: [(34.02, 29.9125), (37.7114, 31.2875)].
[INFO CTS-0025]     Width:  3.6914.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(478560, 413175), (531000, 438025)].
[INFO CTS-0024]  Normalized sink region: [(34.1829, 29.5125), (37.9286, 31.2875)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(451300, 441175), (522260, 457975)].
[INFO CTS-0024]  Normalized sink region: [(32.2357, 31.5125), (37.3043, 32.7125)].
[INFO CTS-0025]     Width:  5.0686.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5343 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(551240, 446775), (587340, 463575)].
[INFO CTS-0024]  Normalized sink region: [(39.3743, 31.9125), (41.9529, 33.1125)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2893 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477800, 480375), (496040, 516425)].
[INFO CTS-0024]  Normalized sink region: [(34.1286, 34.3125), (35.4314, 36.8875)].
[INFO CTS-0025]     Width:  1.3029.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(546200, 446775), (593320, 457975)].
[INFO CTS-0024]  Normalized sink region: [(39.0143, 31.9125), (42.38, 32.7125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(470300, 485975), (498320, 522025)].
[INFO CTS-0024]  Normalized sink region: [(33.5929, 34.7125), (35.5943, 37.2875)].
[INFO CTS-0025]     Width:  2.0014.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0014 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(472860, 480375), (498320, 525175)].
[INFO CTS-0024]  Normalized sink region: [(33.7757, 34.3125), (35.5943, 37.5125)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(549240, 466025), (587240, 480375)].
[INFO CTS-0024]  Normalized sink region: [(39.2314, 33.2875), (41.9457, 34.3125)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(549240, 463575), (593320, 480375)].
[INFO CTS-0024]  Normalized sink region: [(39.2314, 33.1125), (42.38, 34.3125)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(496900, 491575), (518180, 533225)].
[INFO CTS-0024]  Normalized sink region: [(35.4929, 35.1125), (37.0129, 38.0875)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(499460, 485975), (513900, 527625)].
[INFO CTS-0024]  Normalized sink region: [(35.6757, 34.7125), (36.7071, 37.6875)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(508800, 148050), (555650, 209650)].
[INFO CTS-0024]  Normalized sink region: [(36.3429, 10.575), (39.6893, 14.975)].
[INFO CTS-0025]     Width:  3.3464.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 3.3464 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.6732 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6732 X 1.1000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 18 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(554180, 149975), (598260, 166775)].
[INFO CTS-0024]  Normalized sink region: [(39.5843, 10.7125), (42.7329, 11.9125)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480840, 208425), (514660, 219625)].
[INFO CTS-0024]  Normalized sink region: [(34.3457, 14.8875), (36.7614, 15.6875)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2079 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523400, 107625), (548480, 146825)].
[INFO CTS-0024]  Normalized sink region: [(37.3857, 7.6875), (39.1771, 10.4875)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(553520, 124425), (595600, 146825)].
[INFO CTS-0024]  Normalized sink region: [(39.5371, 8.8875), (42.5429, 10.4875)].
[INFO CTS-0025]     Width:  3.0057.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5029 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(553900, 121975), (594460, 149975)].
[INFO CTS-0024]  Normalized sink region: [(39.5643, 8.7125), (42.4614, 10.7125)].
[INFO CTS-0025]     Width:  2.8971.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4486 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(559500, 191625), (600540, 222775)].
[INFO CTS-0024]  Normalized sink region: [(39.9643, 13.6875), (42.8957, 15.9125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(559880, 189175), (603960, 222775)].
[INFO CTS-0024]  Normalized sink region: [(39.9914, 13.5125), (43.14, 15.9125)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(518080, 113225), (550380, 146825)].
[INFO CTS-0024]  Normalized sink region: [(37.0057, 8.0875), (39.3129, 10.4875)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3071 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(514760, 113225), (547440, 149975)].
[INFO CTS-0024]  Normalized sink region: [(36.7686, 8.0875), (39.1029, 10.7125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(553800, 166775), (603200, 183575)].
[INFO CTS-0024]  Normalized sink region: [(39.5571, 11.9125), (43.0857, 13.1125)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(552280, 169225), (598640, 180425)].
[INFO CTS-0024]  Normalized sink region: [(39.4486, 12.0875), (42.76, 12.8875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(553420, 152425), (604820, 166775)].
[INFO CTS-0024]  Normalized sink region: [(39.53, 10.8875), (43.2014, 11.9125)].
[INFO CTS-0025]     Width:  3.6714.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8357 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(545440, 211575), (577360, 245175)].
[INFO CTS-0024]  Normalized sink region: [(38.96, 15.1125), (41.24, 17.5125)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542400, 214025), (574320, 242025)].
[INFO CTS-0024]  Normalized sink region: [(38.7429, 15.2875), (41.0229, 17.2875)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(545060, 200375), (567100, 258825)].
[INFO CTS-0024]  Normalized sink region: [(38.9329, 14.3125), (40.5071, 18.4875)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(548100, 197225), (573180, 256375)].
[INFO CTS-0024]  Normalized sink region: [(39.15, 14.0875), (40.9414, 18.3125)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477140, 155575), (519600, 169225)].
[INFO CTS-0024]  Normalized sink region: [(34.0814, 11.1125), (37.1143, 12.0875)].
[INFO CTS-0025]     Width:  3.0329.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5164 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485020, 152425), (515900, 169225)].
[INFO CTS-0024]  Normalized sink region: [(34.6443, 10.8875), (36.85, 12.0875)].
[INFO CTS-0025]     Width:  2.2057.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1029 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(559120, 186025), (593800, 214025)].
[INFO CTS-0024]  Normalized sink region: [(39.9371, 13.2875), (42.4143, 15.2875)].
[INFO CTS-0025]     Width:  2.4771.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2386 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(556460, 189175), (595220, 217175)].
[INFO CTS-0024]  Normalized sink region: [(39.7471, 13.5125), (42.5157, 15.5125)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(553040, 113225), (587240, 152425)].
[INFO CTS-0024]  Normalized sink region: [(39.5029, 8.0875), (41.9457, 10.8875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(558360, 113225), (591040, 149975)].
[INFO CTS-0024]  Normalized sink region: [(39.8829, 8.0875), (42.2171, 10.7125)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523400, 105175), (542880, 149975)].
[INFO CTS-0024]  Normalized sink region: [(37.3857, 7.5125), (38.7771, 10.7125)].
[INFO CTS-0025]     Width:  1.3914.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3914 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(511620, 200375), (537840, 245175)].
[INFO CTS-0024]  Normalized sink region: [(36.5443, 14.3125), (38.4171, 17.5125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(484640, 174825), (513240, 205975)].
[INFO CTS-0024]  Normalized sink region: [(34.6171, 12.4875), (36.66, 14.7125)].
[INFO CTS-0025]     Width:  2.0429.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0429 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(513140, 200375), (534140, 253225)].
[INFO CTS-0024]  Normalized sink region: [(36.6529, 14.3125), (38.1529, 18.0875)].
[INFO CTS-0025]     Width:  1.5000.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5000 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(474860, 174825), (516560, 197225)].
[INFO CTS-0024]  Normalized sink region: [(33.9186, 12.4875), (36.8971, 14.0875)].
[INFO CTS-0025]     Width:  2.9786.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4893 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(479700, 177975), (520740, 200375)].
[INFO CTS-0024]  Normalized sink region: [(34.2643, 12.7125), (37.1957, 14.3125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(515520, 211575), (535940, 261975)].
[INFO CTS-0024]  Normalized sink region: [(36.8229, 15.1125), (38.2814, 18.7125)].
[INFO CTS-0025]     Width:  1.4586.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4586 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(519980, 208425), (538600, 264425)].
[INFO CTS-0024]  Normalized sink region: [(37.1414, 14.8875), (38.4714, 18.8875)].
[INFO CTS-0025]     Width:  1.3300.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(475240, 133175), (514660, 149975)].
[INFO CTS-0024]  Normalized sink region: [(33.9457, 9.5125), (36.7614, 10.7125)].
[INFO CTS-0025]     Width:  2.8157.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4079 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480840, 135625), (510960, 149975)].
[INFO CTS-0024]  Normalized sink region: [(34.3457, 9.6875), (36.4971, 10.7125)].
[INFO CTS-0025]     Width:  2.1514.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0757 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(280420, 226450), (312450, 313600)].
[INFO CTS-0024]  Normalized sink region: [(20.03, 16.175), (22.3179, 22.4)].
[INFO CTS-0025]     Width:  2.2879.
[INFO CTS-0026]     Height: 6.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.2879 X 3.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.1439 X 3.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1439 X 1.5563
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 17 sinks, 2 sinks closer to other cluster.
 Out of 21 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(310980, 289975), (373680, 309225)].
[INFO CTS-0024]  Normalized sink region: [(22.2129, 20.7125), (26.6914, 22.0875)].
[INFO CTS-0025]     Width:  4.4786.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2393 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(314400, 258825), (349460, 273175)].
[INFO CTS-0024]  Normalized sink region: [(22.4571, 18.4875), (24.9614, 19.5125)].
[INFO CTS-0025]     Width:  2.5043.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2521 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(262720, 230825), (296160, 247625)].
[INFO CTS-0024]  Normalized sink region: [(18.7657, 16.4875), (21.1543, 17.6875)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(255500, 250775), (293120, 267575)].
[INFO CTS-0024]  Normalized sink region: [(18.25, 17.9125), (20.9371, 19.1125)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3436 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(251420, 247625), (287040, 267575)].
[INFO CTS-0024]  Normalized sink region: [(17.9586, 17.6875), (20.5029, 19.1125)].
[INFO CTS-0025]     Width:  2.5443.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2721 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(314020, 284375), (344520, 323575)].
[INFO CTS-0024]  Normalized sink region: [(22.43, 20.3125), (24.6086, 23.1125)].
[INFO CTS-0025]     Width:  2.1786.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1786 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(315540, 286825), (347080, 323575)].
[INFO CTS-0024]  Normalized sink region: [(22.5386, 20.4875), (24.7914, 23.1125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(256640, 208425), (296920, 225225)].
[INFO CTS-0024]  Normalized sink region: [(18.3314, 14.8875), (21.2086, 16.0875)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(262720, 211575), (292740, 225225)].
[INFO CTS-0024]  Normalized sink region: [(18.7657, 15.1125), (20.91, 16.0875)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0721 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(310980, 309225), (360480, 334775)].
[INFO CTS-0024]  Normalized sink region: [(22.2129, 22.0875), (25.7486, 23.9125)].
[INFO CTS-0025]     Width:  3.5357.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7679 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(310980, 312375), (364180, 334775)].
[INFO CTS-0024]  Normalized sink region: [(22.2129, 22.3125), (26.0129, 23.9125)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(314020, 286825), (375200, 314825)].
[INFO CTS-0024]  Normalized sink region: [(22.43, 20.4875), (26.8, 22.4875)].
[INFO CTS-0025]     Width:  4.3700.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1850 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(290840, 312375), (307560, 373975)].
[INFO CTS-0024]  Normalized sink region: [(20.7743, 22.3125), (21.9686, 26.7125)].
[INFO CTS-0025]     Width:  1.1943.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(296260, 314825), (308320, 376425)].
[INFO CTS-0024]  Normalized sink region: [(21.1614, 22.4875), (22.0229, 26.8875)].
[INFO CTS-0025]     Width:  0.8614.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8614 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(283240, 309225), (296160, 365225)].
[INFO CTS-0024]  Normalized sink region: [(20.2314, 22.0875), (21.1543, 26.0875)].
[INFO CTS-0025]     Width:  0.9229.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9229 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(281340, 312375), (299200, 357175)].
[INFO CTS-0024]  Normalized sink region: [(20.0957, 22.3125), (21.3714, 25.5125)].
[INFO CTS-0025]     Width:  1.2757.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(311360, 214025), (356580, 230825)].
[INFO CTS-0024]  Normalized sink region: [(22.24, 15.2875), (25.47, 16.4875)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6150 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(311360, 208425), (360380, 230825)].
[INFO CTS-0024]  Normalized sink region: [(22.24, 14.8875), (25.7414, 16.4875)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(316680, 275625), (353160, 306775)].
[INFO CTS-0024]  Normalized sink region: [(22.62, 19.6875), (25.2257, 21.9125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(316300, 273175), (351740, 309225)].
[INFO CTS-0024]  Normalized sink region: [(22.5929, 19.5125), (25.1243, 22.0875)].
[INFO CTS-0025]     Width:  2.5314.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5314 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(254080, 270025), (290840, 289975)].
[INFO CTS-0024]  Normalized sink region: [(18.1486, 19.2875), (20.7743, 20.7125)].
[INFO CTS-0025]     Width:  2.6257.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3129 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(257020, 275625), (287040, 292425)].
[INFO CTS-0024]  Normalized sink region: [(18.3586, 19.6875), (20.5029, 20.8875)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0721 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(253320, 230825), (291320, 245175)].
[INFO CTS-0024]  Normalized sink region: [(18.0943, 16.4875), (20.8086, 17.5125)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(260160, 298025), (283340, 348425)].
[INFO CTS-0024]  Normalized sink region: [(18.5829, 21.2875), (20.2386, 24.8875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(304520, 236425), (359620, 261975)].
[INFO CTS-0024]  Normalized sink region: [(21.7514, 16.8875), (25.6871, 18.7125)].
[INFO CTS-0025]     Width:  3.9357.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9679 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(256740, 298025), (283340, 351575)].
[INFO CTS-0024]  Normalized sink region: [(18.3386, 21.2875), (20.2386, 25.1125)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(305000, 233975), (351260, 256375)].
[INFO CTS-0024]  Normalized sink region: [(21.7857, 16.7125), (25.09, 18.3125)].
[INFO CTS-0025]     Width:  3.3043.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6521 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(307180, 236425), (346040, 256375)].
[INFO CTS-0024]  Normalized sink region: [(21.9414, 16.8875), (24.7171, 18.3125)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3879 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(260920, 306775), (282480, 365225)].
[INFO CTS-0024]  Normalized sink region: [(18.6371, 21.9125), (20.1771, 26.0875)].
[INFO CTS-0025]     Width:  1.5400.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5400 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(265380, 306775), (284760, 370825)].
[INFO CTS-0024]  Normalized sink region: [(18.9557, 21.9125), (20.34, 26.4875)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(307560, 202825), (347560, 230825)].
[INFO CTS-0024]  Normalized sink region: [(21.9686, 14.4875), (24.8257, 16.4875)].
[INFO CTS-0025]     Width:  2.8571.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4286 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(304240, 205975), (339580, 228375)].
[INFO CTS-0024]  Normalized sink region: [(21.7314, 14.7125), (24.2557, 16.3125)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2621 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(406960, 75250), (466730, 125650)].
[INFO CTS-0024]  Normalized sink region: [(29.0686, 5.375), (33.3379, 8.975)].
[INFO CTS-0025]     Width:  4.2693.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.1346 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 3 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.1346 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 38 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0673 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(386220, 107625), (421560, 146825)].
[INFO CTS-0024]  Normalized sink region: [(27.5871, 7.6875), (30.1114, 10.4875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5243 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(371780, 99575), (405980, 113225)].
[INFO CTS-0024]  Normalized sink region: [(26.5557, 7.1125), (28.9986, 8.0875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 0.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 0.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(456140, 46025), (489960, 79625)].
[INFO CTS-0024]  Normalized sink region: [(32.5814, 3.2875), (34.9971, 5.6875)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2079 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(420520, 34825), (435720, 74025)].
[INFO CTS-0024]  Normalized sink region: [(30.0371, 2.4875), (31.1229, 5.2875)].
[INFO CTS-0025]     Width:  1.0857.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0857 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(417000, 43575), (432680, 77175)].
[INFO CTS-0024]  Normalized sink region: [(29.7857, 3.1125), (30.9057, 5.5125)].
[INFO CTS-0025]     Width:  1.1200.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1200 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(373300, 124425), (415860, 172375)].
[INFO CTS-0024]  Normalized sink region: [(26.6643, 8.8875), (29.7043, 12.3125)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0400 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(377960, 121975), (408740, 172375)].
[INFO CTS-0024]  Normalized sink region: [(26.9971, 8.7125), (29.1957, 12.3125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458800, 34825), (478660, 79625)].
[INFO CTS-0024]  Normalized sink region: [(32.7714, 2.4875), (34.19, 5.6875)].
[INFO CTS-0025]     Width:  1.4186.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4186 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458040, 34825), (479320, 82775)].
[INFO CTS-0024]  Normalized sink region: [(32.7171, 2.4875), (34.2371, 5.9125)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(398760, 107625), (432580, 152425)].
[INFO CTS-0024]  Normalized sink region: [(28.4829, 7.6875), (30.8986, 10.8875)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(394960, 113225), (431820, 149975)].
[INFO CTS-0024]  Normalized sink region: [(28.2114, 8.0875), (30.8443, 10.7125)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3164 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(388500, 113225), (420420, 141225)].
[INFO CTS-0024]  Normalized sink region: [(27.75, 8.0875), (30.03, 10.0875)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471720, 96425), (495380, 127575)].
[INFO CTS-0024]  Normalized sink region: [(33.6943, 6.8875), (35.3843, 9.1125)].
[INFO CTS-0025]     Width:  1.6900.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6900 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(470200, 93975), (493480, 130025)].
[INFO CTS-0024]  Normalized sink region: [(33.5857, 6.7125), (35.2486, 9.2875)].
[INFO CTS-0025]     Width:  1.6629.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6629 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(468680, 88375), (508580, 118825)].
[INFO CTS-0024]  Normalized sink region: [(33.4771, 6.3125), (36.3271, 8.4875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471720, 85225), (505160, 121975)].
[INFO CTS-0024]  Normalized sink region: [(33.6943, 6.0875), (36.0829, 8.7125)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3886 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(371400, 49175), (415100, 74025)].
[INFO CTS-0024]  Normalized sink region: [(26.5286, 3.5125), (29.65, 5.2875)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(375200, 49175), (412440, 77175)].
[INFO CTS-0024]  Normalized sink region: [(26.8, 3.5125), (29.46, 5.5125)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(368740, 121975), (409400, 163625)].
[INFO CTS-0024]  Normalized sink region: [(26.3386, 8.7125), (29.2429, 11.6875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9043 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(367220, 118825), (420420, 161175)].
[INFO CTS-0024]  Normalized sink region: [(26.23, 8.4875), (30.03, 11.5125)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(437520, 34825), (453480, 77175)].
[INFO CTS-0024]  Normalized sink region: [(31.2514, 2.4875), (32.3914, 5.5125)].
[INFO CTS-0025]     Width:  1.1400.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1400 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(437520, 29225), (457000, 77175)].
[INFO CTS-0024]  Normalized sink region: [(31.2514, 2.0875), (32.6429, 5.5125)].
[INFO CTS-0025]     Width:  1.3914.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3914 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(453960, 43575), (485400, 79625)].
[INFO CTS-0024]  Normalized sink region: [(32.4257, 3.1125), (34.6714, 5.6875)].
[INFO CTS-0025]     Width:  2.2457.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2457 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(435720, 93975), (460320, 121975)].
[INFO CTS-0024]  Normalized sink region: [(31.1229, 6.7125), (32.88, 8.7125)].
[INFO CTS-0025]     Width:  1.7571.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7571 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(355920, 54775), (406740, 88375)].
[INFO CTS-0024]  Normalized sink region: [(25.4229, 3.9125), (29.0529, 6.3125)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(438380, 90825), (464220, 121975)].
[INFO CTS-0024]  Normalized sink region: [(31.3129, 6.4875), (33.1586, 8.7125)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(362280, 43575), (404180, 93975)].
[INFO CTS-0024]  Normalized sink region: [(25.8771, 3.1125), (28.87, 6.7125)].
[INFO CTS-0025]     Width:  2.9929.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9929 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(360000, 49175), (403800, 93975)].
[INFO CTS-0024]  Normalized sink region: [(25.7143, 3.5125), (28.8429, 6.7125)].
[INFO CTS-0025]     Width:  3.1286.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1286 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(436480, 127575), (463740, 146825)].
[INFO CTS-0024]  Normalized sink region: [(31.1771, 9.1125), (33.1243, 10.4875)].
[INFO CTS-0025]     Width:  1.9471.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9736 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(439800, 127575), (470580, 144375)].
[INFO CTS-0024]  Normalized sink region: [(31.4143, 9.1125), (33.6129, 10.3125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0993 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(367980, 37975), (410920, 82775)].
[INFO CTS-0024]  Normalized sink region: [(26.2843, 2.7125), (29.3514, 5.9125)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0671 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(369880, 37975), (406460, 85225)].
[INFO CTS-0024]  Normalized sink region: [(26.42, 2.7125), (29.0329, 6.0875)].
[INFO CTS-0025]     Width:  2.6129.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6129 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(141720, 69650), (225810, 108850)].
[INFO CTS-0024]  Normalized sink region: [(10.1229, 4.975), (16.1293, 7.775)].
[INFO CTS-0025]     Width:  6.0064.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 3.0032 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 3.0032 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 36 sinks, 3 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5016 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 21 sinks, 2 sinks closer to other cluster.
 Out of 12 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(219880, 93975), (240680, 138775)].
[INFO CTS-0024]  Normalized sink region: [(15.7057, 6.7125), (17.1914, 9.9125)].
[INFO CTS-0025]     Width:  1.4857.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4857 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(188620, 93975), (220920, 118825)].
[INFO CTS-0024]  Normalized sink region: [(13.4729, 6.7125), (15.78, 8.4875)].
[INFO CTS-0025]     Width:  2.3071.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1536 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(172280, 26775), (181400, 71575)].
[INFO CTS-0024]  Normalized sink region: [(12.3057, 1.9125), (12.9571, 5.1125)].
[INFO CTS-0025]     Width:  0.6514.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.6514 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114240, 37975), (146440, 68425)].
[INFO CTS-0024]  Normalized sink region: [(8.16, 2.7125), (10.46, 4.8875)].
[INFO CTS-0025]     Width:  2.3000.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1500 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(115280, 34825), (144920, 68425)].
[INFO CTS-0024]  Normalized sink region: [(8.23429, 2.4875), (10.3514, 4.8875)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179880, 99575), (212940, 141225)].
[INFO CTS-0024]  Normalized sink region: [(12.8486, 7.1125), (15.21, 10.0875)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(181120, 96425), (212280, 141225)].
[INFO CTS-0024]  Normalized sink region: [(12.9371, 6.8875), (15.1629, 10.0875)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(154900, 23625), (166680, 74025)].
[INFO CTS-0024]  Normalized sink region: [(11.0643, 1.6875), (11.9057, 5.2875)].
[INFO CTS-0025]     Width:  0.8414.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8414 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(152520, 32375), (163540, 71575)].
[INFO CTS-0024]  Normalized sink region: [(10.8943, 2.3125), (11.6814, 5.1125)].
[INFO CTS-0025]     Width:  0.7871.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7871 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223580, 82775), (250560, 130025)].
[INFO CTS-0024]  Normalized sink region: [(15.97, 5.9125), (17.8971, 9.2875)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(226340, 85225), (248660, 127575)].
[INFO CTS-0024]  Normalized sink region: [(16.1671, 6.0875), (17.7614, 9.1125)].
[INFO CTS-0025]     Width:  1.5943.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5943 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222440, 90825), (243440, 141225)].
[INFO CTS-0024]  Normalized sink region: [(15.8886, 6.4875), (17.3886, 10.0875)].
[INFO CTS-0025]     Width:  1.5000.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5000 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224820, 32375), (250940, 71575)].
[INFO CTS-0024]  Normalized sink region: [(16.0586, 2.3125), (17.9243, 5.1125)].
[INFO CTS-0025]     Width:  1.8657.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8657 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222060, 34825), (248660, 74025)].
[INFO CTS-0024]  Normalized sink region: [(15.8614, 2.4875), (17.7614, 5.2875)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221680, 23625), (239920, 77175)].
[INFO CTS-0024]  Normalized sink region: [(15.8343, 1.6875), (17.1371, 5.5125)].
[INFO CTS-0025]     Width:  1.3029.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(225100, 23625), (241920, 77175)].
[INFO CTS-0024]  Normalized sink region: [(16.0786, 1.6875), (17.28, 5.5125)].
[INFO CTS-0025]     Width:  1.2014.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2014 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(120980, 110775), (162020, 138775)].
[INFO CTS-0024]  Normalized sink region: [(8.64143, 7.9125), (11.5729, 9.9125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(119840, 107625), (165920, 135625)].
[INFO CTS-0024]  Normalized sink region: [(8.56, 7.6875), (11.8514, 9.6875)].
[INFO CTS-0025]     Width:  3.2914.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6457 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(175040, 105175), (207240, 130025)].
[INFO CTS-0024]  Normalized sink region: [(12.5029, 7.5125), (14.8029, 9.2875)].
[INFO CTS-0025]     Width:  2.3000.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1500 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(171620, 99575), (206100, 135625)].
[INFO CTS-0024]  Normalized sink region: [(12.2586, 7.1125), (14.7214, 9.6875)].
[INFO CTS-0025]     Width:  2.4629.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4629 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(121360, 26775), (148340, 77175)].
[INFO CTS-0024]  Normalized sink region: [(8.66857, 1.9125), (10.5957, 5.5125)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(126300, 26775), (150240, 74025)].
[INFO CTS-0024]  Normalized sink region: [(9.02143, 1.9125), (10.7314, 5.2875)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(168860, 21175), (183020, 71575)].
[INFO CTS-0024]  Normalized sink region: [(12.0614, 1.5125), (13.0729, 5.1125)].
[INFO CTS-0025]     Width:  1.0114.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0114 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(185200, 34825), (209620, 68425)].
[INFO CTS-0024]  Normalized sink region: [(13.2286, 2.4875), (14.9729, 4.8875)].
[INFO CTS-0025]     Width:  1.7443.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7443 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(116800, 88375), (157080, 105175)].
[INFO CTS-0024]  Normalized sink region: [(8.34286, 6.3125), (11.22, 7.5125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(184820, 29225), (210760, 71575)].
[INFO CTS-0024]  Normalized sink region: [(13.2014, 2.0875), (15.0543, 5.1125)].
[INFO CTS-0025]     Width:  1.8529.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8529 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(112720, 79625), (147960, 102025)].
[INFO CTS-0024]  Normalized sink region: [(8.05143, 5.6875), (10.5686, 7.2875)].
[INFO CTS-0025]     Width:  2.5171.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2586 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(111580, 82775), (147200, 105175)].
[INFO CTS-0024]  Normalized sink region: [(7.97, 5.9125), (10.5143, 7.5125)].
[INFO CTS-0025]     Width:  2.5443.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2721 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(189380, 21175), (215700, 74025)].
[INFO CTS-0024]  Normalized sink region: [(13.5271, 1.5125), (15.4071, 5.2875)].
[INFO CTS-0025]     Width:  1.8800.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8800 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(190140, 21175), (219400, 74025)].
[INFO CTS-0024]  Normalized sink region: [(13.5814, 1.5125), (15.6714, 5.2875)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(112720, 107625), (166300, 133175)].
[INFO CTS-0024]  Normalized sink region: [(8.05143, 7.6875), (11.8786, 9.5125)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(110060, 110775), (164020, 127575)].
[INFO CTS-0024]  Normalized sink region: [(7.86143, 7.9125), (11.7157, 9.1125)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(389100, 498400), (419990, 596050)].
[INFO CTS-0024]  Normalized sink region: [(27.7929, 35.6), (29.9993, 42.575)].
[INFO CTS-0025]     Width:  2.2064.
[INFO CTS-0026]     Height: 6.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.2064 X 3.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 8 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.1032 X 3.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 38 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1032 X 1.7438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 17 sinks, 1 sinks closer to other cluster.
 Out of 21 sinks, 2 sinks closer to other cluster.
 Out of 12 sinks, 2 sinks closer to other cluster.
 Out of 14 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415860, 536375), (454720, 553175)].
[INFO CTS-0024]  Normalized sink region: [(29.7043, 38.3125), (32.48, 39.5125)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3879 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(367220, 553175), (394300, 564375)].
[INFO CTS-0024]  Normalized sink region: [(26.23, 39.5125), (28.1643, 40.3125)].
[INFO CTS-0025]     Width:  1.9343.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9671 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(348320, 510825), (391160, 544425)].
[INFO CTS-0024]  Normalized sink region: [(24.88, 36.4875), (27.94, 38.8875)].
[INFO CTS-0025]     Width:  3.0600.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5300 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(371400, 474775), (404840, 497175)].
[INFO CTS-0024]  Normalized sink region: [(26.5286, 33.9125), (28.9171, 35.5125)].
[INFO CTS-0025]     Width:  2.3886.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1943 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(363800, 477225), (398860, 497175)].
[INFO CTS-0024]  Normalized sink region: [(25.9857, 34.0875), (28.49, 35.5125)].
[INFO CTS-0025]     Width:  2.5043.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2521 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(409400, 553175), (462980, 575575)].
[INFO CTS-0024]  Normalized sink region: [(29.2429, 39.5125), (33.07, 41.1125)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(412060, 550025), (466780, 578025)].
[INFO CTS-0024]  Normalized sink region: [(29.4329, 39.2875), (33.3414, 41.2875)].
[INFO CTS-0025]     Width:  3.9086.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(364180, 502775), (391260, 544425)].
[INFO CTS-0024]  Normalized sink region: [(26.0129, 35.9125), (27.9471, 38.8875)].
[INFO CTS-0025]     Width:  1.9343.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9343 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(361140, 502775), (396860, 547575)].
[INFO CTS-0024]  Normalized sink region: [(25.7957, 35.9125), (28.3471, 39.1125)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(420040, 519575), (461460, 536375)].
[INFO CTS-0024]  Normalized sink region: [(30.0029, 37.1125), (32.9614, 38.3125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(417000, 519575), (455860, 536375)].
[INFO CTS-0024]  Normalized sink region: [(29.7857, 37.1125), (32.5614, 38.3125)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3879 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415860, 538825), (462220, 553175)].
[INFO CTS-0024]  Normalized sink region: [(29.7043, 38.4875), (33.0157, 39.5125)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 1.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(407500, 446775), (450440, 494025)].
[INFO CTS-0024]  Normalized sink region: [(29.1071, 31.9125), (32.1743, 35.2875)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0671 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(408640, 449225), (446640, 494025)].
[INFO CTS-0024]  Normalized sink region: [(29.1886, 32.0875), (31.9029, 35.2875)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7143 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(410920, 457975), (437140, 499625)].
[INFO CTS-0024]  Normalized sink region: [(29.3514, 32.7125), (31.2243, 35.6875)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(413580, 457975), (440940, 497175)].
[INFO CTS-0024]  Normalized sink region: [(29.5414, 32.7125), (31.4957, 35.5125)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(386980, 594825), (401800, 645225)].
[INFO CTS-0024]  Normalized sink region: [(27.6414, 42.4875), (28.7, 46.0875)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(391160, 594825), (401520, 659575)].
[INFO CTS-0024]  Normalized sink region: [(27.94, 42.4875), (28.68, 47.1125)].
[INFO CTS-0025]     Width:  0.7400.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7400 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(399520, 558775), (441320, 586775)].
[INFO CTS-0024]  Normalized sink region: [(28.5371, 39.9125), (31.5229, 41.9125)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(398760, 561225), (450440, 583625)].
[INFO CTS-0024]  Normalized sink region: [(28.4829, 40.0875), (32.1743, 41.6875)].
[INFO CTS-0025]     Width:  3.6914.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(354400, 466025), (400280, 499625)].
[INFO CTS-0024]  Normalized sink region: [(25.3143, 33.2875), (28.5914, 35.6875)].
[INFO CTS-0025]     Width:  3.2771.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6386 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(356300, 466025), (402940, 497175)].
[INFO CTS-0024]  Normalized sink region: [(25.45, 33.2875), (28.7814, 35.5125)].
[INFO CTS-0025]     Width:  3.3314.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6657 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(347460, 505225), (393060, 544425)].
[INFO CTS-0024]  Normalized sink region: [(24.8186, 36.0875), (28.0757, 38.8875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(420800, 477225), (456520, 510825)].
[INFO CTS-0024]  Normalized sink region: [(30.0571, 34.0875), (32.6086, 36.4875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(400660, 594825), (423460, 667625)].
[INFO CTS-0024]  Normalized sink region: [(28.6186, 42.4875), (30.2471, 47.6875)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(419660, 471625), (459180, 516425)].
[INFO CTS-0024]  Normalized sink region: [(29.9757, 33.6875), (32.7986, 36.8875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8229 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(405220, 597975), (425360, 648375)].
[INFO CTS-0024]  Normalized sink region: [(28.9443, 42.7125), (30.3829, 46.3125)].
[INFO CTS-0025]     Width:  1.4386.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(404460, 589225), (426880, 653975)].
[INFO CTS-0024]  Normalized sink region: [(28.89, 42.0875), (30.4914, 46.7125)].
[INFO CTS-0025]     Width:  1.6014.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(421660, 480375), (467160, 513975)].
[INFO CTS-0024]  Normalized sink region: [(30.1186, 34.3125), (33.3686, 36.7125)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423840, 485975), (466400, 516425)].
[INFO CTS-0024]  Normalized sink region: [(30.2743, 34.7125), (33.3143, 36.8875)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(377200, 600425), (389640, 662025)].
[INFO CTS-0024]  Normalized sink region: [(26.9429, 42.8875), (27.8314, 47.2875)].
[INFO CTS-0025]     Width:  0.8886.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8886 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(379100, 594825), (385840, 653975)].
[INFO CTS-0024]  Normalized sink region: [(27.0786, 42.4875), (27.56, 46.7125)].
[INFO CTS-0025]     Width:  0.4814.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.4814 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(139440, 593600), (224670, 646450)].
[INFO CTS-0024]  Normalized sink region: [(9.96, 42.4), (16.0479, 46.175)].
[INFO CTS-0025]     Width:  6.0879.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 3.0439 X 3.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 3.0439 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 36 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5220 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 21 sinks, 1 sinks closer to other cluster.
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(225860, 566825), (245240, 609175)].
[INFO CTS-0024]  Normalized sink region: [(16.1329, 40.4875), (17.5171, 43.5125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(204200, 564375), (222820, 609175)].
[INFO CTS-0024]  Normalized sink region: [(14.5857, 40.3125), (15.9157, 43.5125)].
[INFO CTS-0025]     Width:  1.3300.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3300 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(118800, 611625), (138180, 639625)].
[INFO CTS-0024]  Normalized sink region: [(8.48571, 43.6875), (9.87, 45.6875)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(165060, 637175), (184440, 676375)].
[INFO CTS-0024]  Normalized sink region: [(11.79, 45.5125), (13.1743, 48.3125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(166580, 639625), (181020, 670775)].
[INFO CTS-0024]  Normalized sink region: [(11.8986, 45.6875), (12.93, 47.9125)].
[INFO CTS-0025]     Width:  1.0314.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0314 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(182260, 561225), (197080, 594825)].
[INFO CTS-0024]  Normalized sink region: [(13.0186, 40.0875), (14.0771, 42.4875)].
[INFO CTS-0025]     Width:  1.0586.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(181020, 553175), (197840, 600425)].
[INFO CTS-0024]  Normalized sink region: [(12.93, 39.5125), (14.1314, 42.8875)].
[INFO CTS-0025]     Width:  1.2014.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2014 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(141120, 614775), (170760, 642775)].
[INFO CTS-0024]  Normalized sink region: [(10.08, 43.9125), (12.1971, 45.9125)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(138940, 617225), (165540, 639625)].
[INFO CTS-0024]  Normalized sink region: [(9.92429, 44.0875), (11.8243, 45.6875)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9500 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(227000, 547575), (251700, 600425)].
[INFO CTS-0024]  Normalized sink region: [(16.2143, 39.1125), (17.9786, 42.8875)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(222540, 550025), (247900, 597975)].
[INFO CTS-0024]  Normalized sink region: [(15.8957, 39.2875), (17.7071, 42.7125)].
[INFO CTS-0025]     Width:  1.8114.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8114 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224060, 566825), (251700, 609175)].
[INFO CTS-0024]  Normalized sink region: [(16.0043, 40.4875), (17.9786, 43.5125)].
[INFO CTS-0025]     Width:  1.9743.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9743 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(144160, 547575), (175700, 594825)].
[INFO CTS-0024]  Normalized sink region: [(10.2971, 39.1125), (12.55, 42.4875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(141500, 550025), (173420, 594825)].
[INFO CTS-0024]  Normalized sink region: [(10.1071, 39.2875), (12.3871, 42.4875)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(147200, 561225), (174560, 600425)].
[INFO CTS-0024]  Normalized sink region: [(10.5143, 40.0875), (12.4686, 42.8875)].
[INFO CTS-0025]     Width:  1.9543.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(148340, 564375), (170000, 600425)].
[INFO CTS-0024]  Normalized sink region: [(10.5957, 40.3125), (12.1429, 42.8875)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(229280, 614775), (246380, 648375)].
[INFO CTS-0024]  Normalized sink region: [(16.3771, 43.9125), (17.5986, 46.3125)].
[INFO CTS-0025]     Width:  1.2214.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(227000, 617225), (250940, 648375)].
[INFO CTS-0024]  Normalized sink region: [(16.2143, 44.0875), (17.9243, 46.3125)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(197740, 553175), (221680, 606025)].
[INFO CTS-0024]  Normalized sink region: [(14.1243, 39.5125), (15.8343, 43.2875)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(192900, 555625), (217980, 600425)].
[INFO CTS-0024]  Normalized sink region: [(13.7786, 39.6875), (15.57, 42.8875)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(136940, 648375), (158980, 676375)].
[INFO CTS-0024]  Normalized sink region: [(9.78143, 46.3125), (11.3557, 48.3125)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(139600, 645225), (161260, 670775)].
[INFO CTS-0024]  Normalized sink region: [(9.97143, 46.0875), (11.5186, 47.9125)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(118040, 611625), (138180, 645225)].
[INFO CTS-0024]  Normalized sink region: [(8.43143, 43.6875), (9.87, 46.0875)].
[INFO CTS-0025]     Width:  1.4386.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(114900, 564375), (141120, 609175)].
[INFO CTS-0024]  Normalized sink region: [(8.20714, 40.3125), (10.08, 43.5125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(189100, 648375), (231560, 665175)].
[INFO CTS-0024]  Normalized sink region: [(13.5071, 46.3125), (16.54, 47.5125)].
[INFO CTS-0025]     Width:  3.0329.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5164 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(116140, 561225), (138080, 606025)].
[INFO CTS-0024]  Normalized sink region: [(8.29571, 40.0875), (9.86286, 43.2875)].
[INFO CTS-0025]     Width:  1.5671.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5671 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(193280, 645225), (221020, 673225)].
[INFO CTS-0024]  Normalized sink region: [(13.8057, 46.0875), (15.7871, 48.0875)].
[INFO CTS-0025]     Width:  1.9814.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(189380, 645225), (226240, 673225)].
[INFO CTS-0024]  Normalized sink region: [(13.5271, 46.0875), (16.16, 48.0875)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3164 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(113760, 547575), (139220, 597975)].
[INFO CTS-0024]  Normalized sink region: [(8.12571, 39.1125), (9.94429, 42.7125)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(116900, 550025), (137420, 600425)].
[INFO CTS-0024]  Normalized sink region: [(8.35, 39.2875), (9.81571, 42.8875)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(194800, 617225), (221020, 642775)].
[INFO CTS-0024]  Normalized sink region: [(13.9143, 44.0875), (15.7871, 45.9125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9364 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(191660, 617225), (224340, 639625)].
[INFO CTS-0024]  Normalized sink region: [(13.69, 44.0875), (16.0243, 45.6875)].
[INFO CTS-0025]     Width:  2.3343.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/_0830_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(263700, 433650), (318910, 509600)].
[INFO CTS-0024]  Normalized sink region: [(18.8357, 30.975), (22.7793, 36.4)].
[INFO CTS-0025]     Width:  3.9436.
[INFO CTS-0026]     Height: 5.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 3.9436 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 64 sinks, 4 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.9718 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9718 X 1.3563
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313924 outSlew: 3 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 14 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(293880, 404425), (310220, 446775)].
[INFO CTS-0024]  Normalized sink region: [(20.9914, 28.8875), (22.1586, 31.9125)].
[INFO CTS-0025]     Width:  1.1671.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1671 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(306800, 454825), (348220, 460425)].
[INFO CTS-0024]  Normalized sink region: [(21.9143, 32.4875), (24.8729, 32.8875)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 0.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 0.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(242680, 463575), (284860, 480375)].
[INFO CTS-0024]  Normalized sink region: [(17.3343, 33.1125), (20.3471, 34.3125)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(261960, 499625), (293500, 536375)].
[INFO CTS-0024]  Normalized sink region: [(18.7114, 35.6875), (20.9643, 38.3125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(258160, 505225), (289420, 530775)].
[INFO CTS-0024]  Normalized sink region: [(18.44, 36.0875), (20.6729, 37.9125)].
[INFO CTS-0025]     Width:  2.2329.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1164 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(319720, 398825), (350500, 452375)].
[INFO CTS-0024]  Normalized sink region: [(22.8371, 28.4875), (25.0357, 32.3125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(320480, 401975), (354300, 446775)].
[INFO CTS-0024]  Normalized sink region: [(22.8914, 28.7125), (25.3071, 31.9125)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(253220, 474775), (292740, 494025)].
[INFO CTS-0024]  Normalized sink region: [(18.0871, 33.9125), (20.91, 35.2875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(248280, 477225), (287800, 494025)].
[INFO CTS-0024]  Normalized sink region: [(17.7343, 34.0875), (20.5571, 35.2875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(292460, 382025), (319720, 435575)].
[INFO CTS-0024]  Normalized sink region: [(20.89, 27.2875), (22.8371, 31.1125)].
[INFO CTS-0025]     Width:  1.9471.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9471 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(290180, 387625), (319340, 441175)].
[INFO CTS-0024]  Normalized sink region: [(20.7271, 27.6875), (22.81, 31.5125)].
[INFO CTS-0025]     Width:  2.0829.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0829 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(294360, 398825), (315160, 438025)].
[INFO CTS-0024]  Normalized sink region: [(21.0257, 28.4875), (22.5114, 31.2875)].
[INFO CTS-0025]     Width:  1.4857.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4857 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(257880, 379575), (283620, 441175)].
[INFO CTS-0024]  Normalized sink region: [(18.42, 27.1125), (20.2586, 31.5125)].
[INFO CTS-0025]     Width:  1.8386.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8386 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(263200, 376425), (285520, 438025)].
[INFO CTS-0024]  Normalized sink region: [(18.8, 26.8875), (20.3943, 31.2875)].
[INFO CTS-0025]     Width:  1.5943.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5943 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(265000, 387625), (287420, 432425)].
[INFO CTS-0024]  Normalized sink region: [(18.9286, 27.6875), (20.53, 30.8875)].
[INFO CTS-0025]     Width:  1.6014.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(265000, 393225), (284760, 435575)].
[INFO CTS-0024]  Normalized sink region: [(18.9286, 28.0875), (20.34, 31.1125)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303380, 469175), (345940, 491575)].
[INFO CTS-0024]  Normalized sink region: [(21.67, 33.5125), (24.71, 35.1125)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(308320, 466025), (349740, 497175)].
[INFO CTS-0024]  Normalized sink region: [(22.0229, 33.2875), (24.9814, 35.5125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(320480, 415625), (341000, 446775)].
[INFO CTS-0024]  Normalized sink region: [(22.8914, 29.6875), (24.3571, 31.9125)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(318960, 410025), (342240, 449225)].
[INFO CTS-0024]  Normalized sink region: [(22.7829, 29.2875), (24.4457, 32.0875)].
[INFO CTS-0025]     Width:  1.6629.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6629 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(250560, 508375), (289700, 538825)].
[INFO CTS-0024]  Normalized sink region: [(17.8971, 36.3125), (20.6929, 38.4875)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3979 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(252080, 499625), (290080, 541975)].
[INFO CTS-0024]  Normalized sink region: [(18.0057, 35.6875), (20.72, 38.7125)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7143 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(241160, 460425), (281820, 477225)].
[INFO CTS-0024]  Normalized sink region: [(17.2257, 32.8875), (20.13, 34.0875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233460, 404425), (256260, 454825)].
[INFO CTS-0024]  Normalized sink region: [(16.6757, 28.8875), (18.3043, 32.4875)].
[INFO CTS-0025]     Width:  1.6286.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(300060, 502775), (343280, 519575)].
[INFO CTS-0024]  Normalized sink region: [(21.4329, 35.9125), (24.52, 37.1125)].
[INFO CTS-0025]     Width:  3.0871.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5436 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(230900, 398825), (263100, 454825)].
[INFO CTS-0024]  Normalized sink region: [(16.4929, 28.4875), (18.7929, 32.4875)].
[INFO CTS-0025]     Width:  2.3000.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3000 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(301580, 508375), (337580, 530775)].
[INFO CTS-0024]  Normalized sink region: [(21.5414, 36.3125), (24.1129, 37.9125)].
[INFO CTS-0025]     Width:  2.5714.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2857 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(301580, 505225), (335780, 527625)].
[INFO CTS-0024]  Normalized sink region: [(21.5414, 36.0875), (23.9843, 37.6875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2214 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(238500, 390775), (257880, 446775)].
[INFO CTS-0024]  Normalized sink region: [(17.0357, 27.9125), (18.42, 31.9125)].
[INFO CTS-0025]     Width:  1.3843.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(243440, 390775), (258540, 446775)].
[INFO CTS-0024]  Normalized sink region: [(17.3886, 27.9125), (18.4671, 31.9125)].
[INFO CTS-0025]     Width:  1.0786.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0786 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(299580, 466025), (338720, 502775)].
[INFO CTS-0024]  Normalized sink region: [(21.3986, 33.2875), (24.1943, 35.9125)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3979 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(300720, 466025), (336920, 497175)].
[INFO CTS-0024]  Normalized sink region: [(21.48, 33.2875), (24.0657, 35.5125)].
[INFO CTS-0025]     Width:  2.5857.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2929 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 313920 outSlew: 2 load: 1 length: 1 isBuffered: false
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/_023_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(391000, 431445), (595820, 685405)].
[INFO CTS-0024]  Normalized sink region: [(27.9286, 30.8175), (42.5586, 48.9575)].
[INFO CTS-0025]     Width:  14.6300.
[INFO CTS-0026]     Height: 18.1400.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 14.6300 X 9.0700
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 180 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0036]  Average source sink dist: 99330.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17332.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19782.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14500.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15793.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16586.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16139.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27675.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24010.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13403.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17483.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23410.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25216.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23921.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17541.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19653.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21040.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19063.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16145.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10013.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15607.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15748.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16244.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13338.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15521.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15098.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23566.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13102.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16498.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13273.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12705.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13604.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14178.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15798.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16732.81 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20421.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12474.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15276.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16356.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23601.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16646.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12196.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18949.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20222.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14761.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17909.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24991.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19923.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19457.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13638.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15763.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16505.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19495.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18333.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16762.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22109.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14750.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17277.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15641.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15667.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20320.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18918.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18117.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15776.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19483.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18708.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17343.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21716.72 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18635.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22880.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14300.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21798.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20178.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22862.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16452.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12317.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10567.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16731.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19461.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15539.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12273.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13683.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14905.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18500.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24367.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22758.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18993.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18978.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18351.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14158.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14674.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16761.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19950.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15653.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27476.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24050.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21078.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22160.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22183.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17789.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18695.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23418.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11907.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19772.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19910.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18137.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19527.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20609.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14512.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16271.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17660.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18938.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18560.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19349.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14357.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17318.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18443.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16157.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13900.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15551.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20058.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25016.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21671.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21174.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19615.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17899.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22350.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21547.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24593.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19056.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22940.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24178.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20469.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16473.44 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30487.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21379.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17313.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16439.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13770.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20184.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22030.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15505.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19224.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20753.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24100.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21344.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14796.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14575.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20748.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26815.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21753.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21975.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19321.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25021.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17610.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19813.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18881.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20426.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18014.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16311.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17611.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16275.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18612.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20403.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 30229.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24463.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22721.09 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20775.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18739.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18538.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15283.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16050.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19035.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19950.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12960.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15860.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19611.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17893.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20476.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18583.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17871.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14311.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24165.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19132.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17263.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22188.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22221.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17433.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18897.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18433.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17189.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21699.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17168.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20081.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16934.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16875.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14208.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23030.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22900.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20851.09 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20478.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 9728.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20903.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23653.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21872.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15913.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16585.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20042.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18033.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25150.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24696.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11871.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17216.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24548.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27091.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20516.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19233.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20406.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11525.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14082.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19640.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17256.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18767.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19193.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20432.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19540.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17653.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17662.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16357.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16648.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18480.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18450.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17158.28 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15330.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18312.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16635.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19880.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14305.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26133.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 33177.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15992.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12478.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17543.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18557.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19850.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16649.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17533.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26234.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26396.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18613.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19456.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15333.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22011.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14798.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16800.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19346.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20211.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21124.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16688.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12948.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16502.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14733.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15433.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21845.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17279.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16751.41 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22836.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17698.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17957.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20398.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19606.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22448.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20745.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21548.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17011.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24136.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24106.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24064.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20577.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20186.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14078.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16436.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17590.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19863.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23249.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18747.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16970.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17191.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18934.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16329.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20920.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18349.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18944.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18203.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20203.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21395.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16761.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12668.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20674.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12424.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13227.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15837.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18082.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16796.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20937.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23170.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19231.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17212.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14814.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14481.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13509.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18246.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17310.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24933.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21459.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15281.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16627.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22888.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17615.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19369.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16260.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16571.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23110.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20460.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18945.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15646.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17672.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25430.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26255.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15371.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12466.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18041.56 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24516.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20465.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15241.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15182.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 11253.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22326.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25856.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16440.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20265.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22901.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15719.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27531.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18247.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20010.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16932.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22476.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24567.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24395.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 28095.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 26960.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13260.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13701.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19761.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19845.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23208.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19808.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19088.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16443.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21871.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20159.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16460.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19070.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17290.94 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19108.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18253.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20671.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17694.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15033.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22204.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22193.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18698.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14935.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18363.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21875.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15261.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15256.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15645.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22868.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17888.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15446.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14915.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24752.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 27741.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21869.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22039.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22098.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18261.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23588.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19074.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25557.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 25590.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17361.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20575.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22135.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18835.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16904.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15795.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18840.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15155.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16726.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18268.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22173.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19921.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15622.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13916.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20964.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20696.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18435.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19593.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22663.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16885.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19646.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20590.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22176.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19368.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23154.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19293.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18043.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14110.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18568.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24435.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17517.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15592.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15453.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17704.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18241.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23900.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18034.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18585.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19191.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19466.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16263.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18533.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18032.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17378.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17023.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17741.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18978.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17435.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16840.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18066.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22951.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22996.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17428.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22633.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14644.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17421.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23305.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21320.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20950.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20422.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15420.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20341.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15359.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19660.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21084.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22713.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22363.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22595.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15329.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16274.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17584.06 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16752.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16086.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16020.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21908.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16390.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 13378.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14765.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18430.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21225.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20053.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22317.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15608.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16571.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21995.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14628.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14451.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18561.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15121.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18662.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18203.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16013.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17634.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21250.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18602.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20425.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15935.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19353.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23606.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22691.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 12955.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16001.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24876.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 10860.16 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15254.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17244.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18527.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18580.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16606.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22499.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23569.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17115.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16057.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18493.75 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16321.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17660.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19966.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20889.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14751.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15522.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 15428.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20635.62 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 21431.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 18010.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20134.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 20439.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17781.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 14951.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19141.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 16501.25 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 19696.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 17195.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22072.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 23776.88 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 24619.38 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 22533.12 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0036]  Average source sink dist: 172387.50 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 25 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 25 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2, 5:2, 6:1, 7:4, 8:3, 9:1, 10:2, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:3, 8:1, 9:2, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:2, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 8:2, 9:1, 11:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:3, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:3, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:2, 8:1, 9:1, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:3, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:1, 8:2, 9:1, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:2, 8:2, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:3, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 7:3, 8:1, 9:1, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:2, 6:1, 7:1, 9:1, 10:2, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 7:2, 8:4, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 7:1, 8:1, 9:1, 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:3, 7:1, 9:3, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:3, 7:1, 8:1, 9:1, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 120
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 391.53 um
[INFO CTS-0102]  Path depth 3 - 3
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 24.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 20.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 20.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 20.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 23.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 25.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 24.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 24.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.03 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 60.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 26.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/_0830_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/_023_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 206.37 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[15].sub_unit_i/_2491_/G ^
   0.47
_604_/CK ^
   0.11      0.00       0.36


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_218_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.46                           net11 (net)
                  0.04    0.03    0.65 ^ lut/_218_/RN (DFFR_X2)
                                  0.65   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.43                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   11.78                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   32.87                           lut/_023_ (net)
                  0.06    0.00    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   54.01                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   25.24                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.26 v net299_3/A (INV_X1)
                  0.00    0.01    0.27 ^ net299_3/ZN (INV_X1)
     1    1.07                           net383 (net)
                  0.00    0.00    0.27 ^ lut/_218_/CK (DFFR_X2)
                          0.00    0.27   clock reconvergence pessimism
                          0.21    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2717_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2400_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.85                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.81                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.65                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   26.78                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.82                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.32                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_6__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_6__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8   16.53                           clknet_3_6__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net1150_778/A (INV_X1)
                  0.00    0.01    3.25 v net1150_778/ZN (INV_X1)
     1    1.00                           net1158 (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[5].sub_unit_i/_2717_/GN (DLL_X1)
                  0.01    0.05    3.30 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2717_/Q (DLL_X1)
     1    1.07                           lut/gen_sub_units_scm[5].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00    3.30 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2400_/A2 (AND2_X1)
                                  3.30   data arrival time

                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.85                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.81                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.65                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   26.78                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.82                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.32                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_7__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_7__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
    12   23.39                           clknet_3_7__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net1150_784/A (INV_X1)
                  0.00    0.01    3.25 v net1150_784/ZN (INV_X1)
     1    0.98                           net1164 (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[5].sub_unit_i/_2400_/A1 (AND2_X1)
                          0.00    3.25   clock reconvergence pessimism
                          0.00    3.25   clock gating hold time
                                  3.25   data required time
-----------------------------------------------------------------------------
                                  3.25   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.43                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     8   15.12                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _647_/CK (DFFR_X1)
                  0.01    0.09    0.20 v _647_/Q (DFFR_X1)
     2    2.56                           net65 (net)
                  0.01    0.00    0.20 v _499_/A2 (NAND2_X1)
                  0.01    0.02    0.22 ^ _499_/ZN (NAND2_X1)
     1    1.64                           _189_ (net)
                  0.01    0.00    0.22 ^ _501_/A1 (NAND2_X1)
                  0.01    0.01    0.23 v _501_/ZN (NAND2_X1)
     1    1.41                           _059_ (net)
                  0.01    0.00    0.23 v _647_/D (DFFR_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.43                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     8   15.12                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _647_/CK (DFFR_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.00    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.46                           net11 (net)
                  0.04    0.03    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   57.61                           clknet_3_2_0_clk_i (net)
                  0.03    0.00    6.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   13.50                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ _604_/CK (DFFR_X1)
                          0.00    6.11   clock reconvergence pessimism
                          0.05    6.16   library recovery time
                                  6.16   data required time
-----------------------------------------------------------------------------
                                  6.16   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  5.51   slack (MET)


Startpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2715_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.85                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.81                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.65                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   26.78                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.82                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.32                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.02    0.01    3.23 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
    10   19.69                           clknet_3_5__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net1150_776/A (INV_X1)
                  0.00    0.01    3.26 v net1150_776/ZN (INV_X1)
     1    1.00                           net1156 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[5].sub_unit_i/_2715_/GN (DLL_X1)
                  0.01    0.07    3.33 v lut/gen_sub_units_scm[5].sub_unit_i/_2715_/Q (DLL_X1)
     1    2.78                           lut/gen_sub_units_scm[5].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    3.33 v lut/gen_sub_units_scm[5].sub_unit_i/_2398_/A2 (AND2_X1)
                                  3.33   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   58.91                           clknet_3_0_0_clk_i (net)
                  0.03    0.00    6.08 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    6.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   27.20                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.69                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  196.27                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_2__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8   15.22                           clknet_3_2__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[5].sub_unit_i/_2367__729/A (INV_X1)
                  0.00    0.01    6.26 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2367__729/ZN (INV_X1)
     1    1.02                           net1109 (net)
                  0.00    0.00    6.26 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2398_/A1 (AND2_X1)
                          0.00    6.26   clock reconvergence pessimism
                          0.00    6.26   clock gating setup time
                                  6.26   data required time
-----------------------------------------------------------------------------
                                  6.26   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2505_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.43                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   11.78                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   32.87                           lut/_023_ (net)
                  0.06    0.00    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   54.01                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   25.24                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.26 v net299_8/A (INV_X1)
                  0.00    0.01    0.27 ^ net299_8/ZN (INV_X1)
     1    1.07                           net388 (net)
                  0.00    0.00    0.27 ^ lut/_213_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ lut/_213_/Q (DFFR_X2)
    57  134.07                           lut/wdata_a_q[8] (net)
                  0.15    0.02    0.55 ^ max_cap133/A (BUF_X16)
                  0.02    0.04    0.59 ^ max_cap133/Z (BUF_X16)
    58   97.00                           net133 (net)
                  0.02    0.01    0.60 ^ max_length132/A (BUF_X16)
                  0.01    0.02    0.62 ^ max_length132/Z (BUF_X16)
    55  107.77                           net132 (net)
                  0.04    0.03    0.65 ^ wire129/A (BUF_X16)
                  0.01    0.03    0.68 ^ wire129/Z (BUF_X16)
    75  124.13                           net129 (net)
                  0.04    0.03    0.71 ^ max_cap128/A (BUF_X16)
                  0.01    0.03    0.75 ^ max_cap128/Z (BUF_X16)
    57   86.55                           net128 (net)
                  0.02    0.01    0.76 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2505_/D (DLH_X1)
                                  0.76   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   58.91                           clknet_3_0_0_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   33.82                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.42                           lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
     8  197.73                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
    10   17.68                           clknet_3_2__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2367__684/A (INV_X1)
                  0.00    0.01    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2367__684/ZN (INV_X1)
     1    1.02                           net1064 (net)
                  0.00    0.00    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2376_/A1 (AND2_X1)
                  0.06    0.09    0.36 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2376_/ZN (AND2_X1)
     1   27.70                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.06    0.00    0.36 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X32)
     2   56.02                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X32)
     7   10.12                           clknet_1_1__leaf_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2505_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.36    0.76   time borrowed from endpoint
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.95
actual time borrow                      0.36
--------------------------------------------



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.46                           net11 (net)
                  0.04    0.03    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   57.61                           clknet_3_2_0_clk_i (net)
                  0.03    0.00    6.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   13.50                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ _604_/CK (DFFR_X1)
                          0.00    6.11   clock reconvergence pessimism
                          0.05    6.16   library recovery time
                                  6.16   data required time
-----------------------------------------------------------------------------
                                  6.16   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  5.51   slack (MET)


Startpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2715_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.85                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.81                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.65                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   26.78                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.82                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.32                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.02    0.01    3.23 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
    10   19.69                           clknet_3_5__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net1150_776/A (INV_X1)
                  0.00    0.01    3.26 v net1150_776/ZN (INV_X1)
     1    1.00                           net1156 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[5].sub_unit_i/_2715_/GN (DLL_X1)
                  0.01    0.07    3.33 v lut/gen_sub_units_scm[5].sub_unit_i/_2715_/Q (DLL_X1)
     1    2.78                           lut/gen_sub_units_scm[5].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    3.33 v lut/gen_sub_units_scm[5].sub_unit_i/_2398_/A2 (AND2_X1)
                                  3.33   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   58.91                           clknet_3_0_0_clk_i (net)
                  0.03    0.00    6.08 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    6.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   27.20                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.69                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  196.27                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_2__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8   15.22                           clknet_3_2__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[5].sub_unit_i/_2367__729/A (INV_X1)
                  0.00    0.01    6.26 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2367__729/ZN (INV_X1)
     1    1.02                           net1109 (net)
                  0.00    0.00    6.26 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2398_/A1 (AND2_X1)
                          0.00    6.26   clock reconvergence pessimism
                          0.00    6.26   clock gating setup time
                                  6.26   data required time
-----------------------------------------------------------------------------
                                  6.26   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2505_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.43                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   11.78                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   32.87                           lut/_023_ (net)
                  0.06    0.00    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   54.01                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   25.24                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.26 v net299_8/A (INV_X1)
                  0.00    0.01    0.27 ^ net299_8/ZN (INV_X1)
     1    1.07                           net388 (net)
                  0.00    0.00    0.27 ^ lut/_213_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ lut/_213_/Q (DFFR_X2)
    57  134.07                           lut/wdata_a_q[8] (net)
                  0.15    0.02    0.55 ^ max_cap133/A (BUF_X16)
                  0.02    0.04    0.59 ^ max_cap133/Z (BUF_X16)
    58   97.00                           net133 (net)
                  0.02    0.01    0.60 ^ max_length132/A (BUF_X16)
                  0.01    0.02    0.62 ^ max_length132/Z (BUF_X16)
    55  107.77                           net132 (net)
                  0.04    0.03    0.65 ^ wire129/A (BUF_X16)
                  0.01    0.03    0.68 ^ wire129/Z (BUF_X16)
    75  124.13                           net129 (net)
                  0.04    0.03    0.71 ^ max_cap128/A (BUF_X16)
                  0.01    0.03    0.75 ^ max_cap128/Z (BUF_X16)
    57   86.55                           net128 (net)
                  0.02    0.01    0.76 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2505_/D (DLH_X1)
                                  0.76   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   58.91                           clknet_3_0_0_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   33.82                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.42                           lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
     8  197.73                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
    10   17.68                           clknet_3_2__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2367__684/A (INV_X1)
                  0.00    0.01    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2367__684/ZN (INV_X1)
     1    1.02                           net1064 (net)
                  0.00    0.00    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2376_/A1 (AND2_X1)
                  0.06    0.09    0.36 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2376_/ZN (AND2_X1)
     1   27.70                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.06    0.00    0.36 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X32)
     2   56.02                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X32)
     7   10.12                           clknet_1_1__leaf_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2505_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.36    0.76   time borrowed from endpoint
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.95
actual time borrow                      0.36
--------------------------------------------



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_213_/Q                           120.85  134.07  -13.22 (VIOLATED)
lut/_212_/Q                           120.85  130.44   -9.59 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.055090293288230896

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2775

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-13.215421676635742

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1094

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
0.7615

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.74e-03   1.79e-04   2.75e-04   5.19e-03   8.6%
Combinational          3.95e-02   1.41e-02   1.73e-03   5.54e-02  91.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.43e-02   1.43e-02   2.00e-03   6.06e-02 100.0%
                          73.1%      23.6%       3.3%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 69264 u^2 59% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[15].sub_unit_i/_2491_/G ^
   0.47
_604_/CK ^
   0.11      0.00       0.36


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_218_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.46                           net11 (net)
                  0.04    0.03    0.65 ^ lut/_218_/RN (DFFR_X2)
                                  0.65   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.43                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   11.78                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   32.87                           lut/_023_ (net)
                  0.06    0.00    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   54.01                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   25.24                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.26 v net299_3/A (INV_X1)
                  0.00    0.01    0.27 ^ net299_3/ZN (INV_X1)
     1    1.07                           net383 (net)
                  0.00    0.00    0.27 ^ lut/_218_/CK (DFFR_X2)
                          0.00    0.27   clock reconvergence pessimism
                          0.21    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2717_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2400_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.85                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.81                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.65                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   26.78                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.82                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.32                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_6__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_6__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8   16.53                           clknet_3_6__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net1150_778/A (INV_X1)
                  0.00    0.01    3.25 v net1150_778/ZN (INV_X1)
     1    1.00                           net1158 (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[5].sub_unit_i/_2717_/GN (DLL_X1)
                  0.01    0.05    3.30 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2717_/Q (DLL_X1)
     1    1.07                           lut/gen_sub_units_scm[5].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00    3.30 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2400_/A2 (AND2_X1)
                                  3.30   data arrival time

                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.85                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.81                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.65                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   26.78                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.82                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.32                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_7__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_7__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
    12   23.39                           clknet_3_7__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net1150_784/A (INV_X1)
                  0.00    0.01    3.25 v net1150_784/ZN (INV_X1)
     1    0.98                           net1164 (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[5].sub_unit_i/_2400_/A1 (AND2_X1)
                          0.00    3.25   clock reconvergence pessimism
                          0.00    3.25   clock gating hold time
                                  3.25   data required time
-----------------------------------------------------------------------------
                                  3.25   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.43                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     8   15.12                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _647_/CK (DFFR_X1)
                  0.01    0.09    0.20 v _647_/Q (DFFR_X1)
     2    2.56                           net65 (net)
                  0.01    0.00    0.20 v _499_/A2 (NAND2_X1)
                  0.01    0.02    0.22 ^ _499_/ZN (NAND2_X1)
     1    1.64                           _189_ (net)
                  0.01    0.00    0.22 ^ _501_/A1 (NAND2_X1)
                  0.01    0.01    0.23 v _501_/ZN (NAND2_X1)
     1    1.41                           _059_ (net)
                  0.01    0.00    0.23 v _647_/D (DFFR_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.43                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     8   15.12                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _647_/CK (DFFR_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.00    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.46                           net11 (net)
                  0.04    0.03    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   57.61                           clknet_3_2_0_clk_i (net)
                  0.03    0.00    6.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   13.50                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ _604_/CK (DFFR_X1)
                          0.00    6.11   clock reconvergence pessimism
                          0.05    6.16   library recovery time
                                  6.16   data required time
-----------------------------------------------------------------------------
                                  6.16   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  5.51   slack (MET)


Startpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2715_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.85                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.81                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.65                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   26.78                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.82                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.32                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.02    0.01    3.23 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
    10   19.69                           clknet_3_5__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net1150_776/A (INV_X1)
                  0.00    0.01    3.26 v net1150_776/ZN (INV_X1)
     1    1.00                           net1156 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[5].sub_unit_i/_2715_/GN (DLL_X1)
                  0.01    0.07    3.33 v lut/gen_sub_units_scm[5].sub_unit_i/_2715_/Q (DLL_X1)
     1    2.78                           lut/gen_sub_units_scm[5].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    3.33 v lut/gen_sub_units_scm[5].sub_unit_i/_2398_/A2 (AND2_X1)
                                  3.33   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   58.91                           clknet_3_0_0_clk_i (net)
                  0.03    0.00    6.08 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    6.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   27.20                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.69                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  196.27                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_2__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8   15.22                           clknet_3_2__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[5].sub_unit_i/_2367__729/A (INV_X1)
                  0.00    0.01    6.26 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2367__729/ZN (INV_X1)
     1    1.02                           net1109 (net)
                  0.00    0.00    6.26 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2398_/A1 (AND2_X1)
                          0.00    6.26   clock reconvergence pessimism
                          0.00    6.26   clock gating setup time
                                  6.26   data required time
-----------------------------------------------------------------------------
                                  6.26   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2505_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.43                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   11.78                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   32.87                           lut/_023_ (net)
                  0.06    0.00    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   54.01                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   25.24                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.26 v net299_8/A (INV_X1)
                  0.00    0.01    0.27 ^ net299_8/ZN (INV_X1)
     1    1.07                           net388 (net)
                  0.00    0.00    0.27 ^ lut/_213_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ lut/_213_/Q (DFFR_X2)
    57  134.07                           lut/wdata_a_q[8] (net)
                  0.15    0.02    0.55 ^ max_cap133/A (BUF_X16)
                  0.02    0.04    0.59 ^ max_cap133/Z (BUF_X16)
    58   97.00                           net133 (net)
                  0.02    0.01    0.60 ^ max_length132/A (BUF_X16)
                  0.01    0.02    0.62 ^ max_length132/Z (BUF_X16)
    55  107.77                           net132 (net)
                  0.04    0.03    0.65 ^ wire129/A (BUF_X16)
                  0.01    0.03    0.68 ^ wire129/Z (BUF_X16)
    75  124.13                           net129 (net)
                  0.04    0.03    0.71 ^ max_cap128/A (BUF_X16)
                  0.01    0.03    0.75 ^ max_cap128/Z (BUF_X16)
    57   86.55                           net128 (net)
                  0.02    0.01    0.76 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2505_/D (DLH_X1)
                                  0.76   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   58.91                           clknet_3_0_0_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   33.82                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.42                           lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
     8  197.73                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
    10   17.68                           clknet_3_2__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2367__684/A (INV_X1)
                  0.00    0.01    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2367__684/ZN (INV_X1)
     1    1.02                           net1064 (net)
                  0.00    0.00    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2376_/A1 (AND2_X1)
                  0.06    0.09    0.36 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2376_/ZN (AND2_X1)
     1   27.70                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.06    0.00    0.36 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X32)
     2   56.02                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X32)
     7   10.12                           clknet_1_1__leaf_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2505_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.36    0.76   time borrowed from endpoint
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.95
actual time borrow                      0.36
--------------------------------------------



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.46                           net11 (net)
                  0.04    0.03    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   57.61                           clknet_3_2_0_clk_i (net)
                  0.03    0.00    6.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   13.50                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ _604_/CK (DFFR_X1)
                          0.00    6.11   clock reconvergence pessimism
                          0.05    6.16   library recovery time
                                  6.16   data required time
-----------------------------------------------------------------------------
                                  6.16   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  5.51   slack (MET)


Startpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2715_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[5].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.85                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.81                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.65                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   26.78                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.82                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.32                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.02    0.01    3.23 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_5__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
    10   19.69                           clknet_3_5__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net1150_776/A (INV_X1)
                  0.00    0.01    3.26 v net1150_776/ZN (INV_X1)
     1    1.00                           net1156 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[5].sub_unit_i/_2715_/GN (DLL_X1)
                  0.01    0.07    3.33 v lut/gen_sub_units_scm[5].sub_unit_i/_2715_/Q (DLL_X1)
     1    2.78                           lut/gen_sub_units_scm[5].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    3.33 v lut/gen_sub_units_scm[5].sub_unit_i/_2398_/A2 (AND2_X1)
                                  3.33   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   58.91                           clknet_3_0_0_clk_i (net)
                  0.03    0.00    6.08 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.03    6.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     5   27.20                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[5].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.69                           lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8  196.27                           clknet_0_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_2__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[5].sub_unit_i/_0830_/Z (BUF_X32)
     8   15.22                           clknet_3_2__leaf_lut/gen_sub_units_scm[5].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[5].sub_unit_i/_2367__729/A (INV_X1)
                  0.00    0.01    6.26 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2367__729/ZN (INV_X1)
     1    1.02                           net1109 (net)
                  0.00    0.00    6.26 ^ lut/gen_sub_units_scm[5].sub_unit_i/_2398_/A1 (AND2_X1)
                          0.00    6.26   clock reconvergence pessimism
                          0.00    6.26   clock gating setup time
                                  6.26   data required time
-----------------------------------------------------------------------------
                                  6.26   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2505_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.43                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   11.78                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   32.87                           lut/_023_ (net)
                  0.06    0.00    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   54.01                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   25.24                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.26 v net299_8/A (INV_X1)
                  0.00    0.01    0.27 ^ net299_8/ZN (INV_X1)
     1    1.07                           net388 (net)
                  0.00    0.00    0.27 ^ lut/_213_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ lut/_213_/Q (DFFR_X2)
    57  134.07                           lut/wdata_a_q[8] (net)
                  0.15    0.02    0.55 ^ max_cap133/A (BUF_X16)
                  0.02    0.04    0.59 ^ max_cap133/Z (BUF_X16)
    58   97.00                           net133 (net)
                  0.02    0.01    0.60 ^ max_length132/A (BUF_X16)
                  0.01    0.02    0.62 ^ max_length132/Z (BUF_X16)
    55  107.77                           net132 (net)
                  0.04    0.03    0.65 ^ wire129/A (BUF_X16)
                  0.01    0.03    0.68 ^ wire129/Z (BUF_X16)
    75  124.13                           net129 (net)
                  0.04    0.03    0.71 ^ max_cap128/A (BUF_X16)
                  0.01    0.03    0.75 ^ max_cap128/Z (BUF_X16)
    57   86.55                           net128 (net)
                  0.02    0.01    0.76 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2505_/D (DLH_X1)
                                  0.76   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   49.99                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   53.99                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   58.91                           clknet_3_0_0_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   33.82                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   26.42                           lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
     8  197.73                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0830_/Z (BUF_X32)
    10   17.68                           clknet_3_2__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2367__684/A (INV_X1)
                  0.00    0.01    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2367__684/ZN (INV_X1)
     1    1.02                           net1064 (net)
                  0.00    0.00    0.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2376_/A1 (AND2_X1)
                  0.06    0.09    0.36 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2376_/ZN (AND2_X1)
     1   27.70                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.06    0.00    0.36 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X32)
     2   56.02                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X32)
     7   10.12                           clknet_1_1__leaf_lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2505_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.36    0.76   time borrowed from endpoint
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.95
actual time borrow                      0.36
--------------------------------------------



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_213_/Q                           120.85  134.07  -13.22 (VIOLATED)
lut/_212_/Q                           120.85  130.44   -9.59 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.055090293288230896

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2775

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-13.215421676635742

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1094

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
0.7615

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.74e-03   1.79e-04   2.75e-04   5.19e-03   8.6%
Combinational          3.95e-02   1.41e-02   1.73e-03   5.54e-02  91.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.43e-02   1.43e-02   2.00e-03   6.06e-02 100.0%
                          73.1%      23.6%       3.3%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 69264 u^2 59% utilization.

Placement Analysis
---------------------------------
total displacement      92261.9 u
average displacement        2.7 u
max displacement           24.8 u
original HPWL          241590.2 u
legalized HPWL         336498.4 u
delta HPWL                   39 %

Repair setup and hold violations...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          336498.4 u
legalized HPWL         336498.4 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[15].sub_unit_i/_2491_/G ^
   0.47
_604_/CK ^
   0.11      0.00       0.36


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_208_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.58                           net11 (net)
                  0.04    0.03    0.65 ^ lut/_208_/RN (DFFR_X2)
                                  0.65   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.88                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   11.63                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   32.95                           lut/_023_ (net)
                  0.06    0.00    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   53.85                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   25.06                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.26 v net390_13/A (INV_X1)
                  0.01    0.01    0.27 ^ net390_13/ZN (INV_X1)
     1    1.84                           net393 (net)
                  0.01    0.00    0.27 ^ lut/_208_/CK (DFFR_X2)
                          0.00    0.27   clock reconvergence pessimism
                          0.21    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: lut/gen_sub_units_scm[14].sub_unit_i/_2721_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[14].sub_unit_i/_2402_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.89                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.82                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.83                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   33.04                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[14].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.93                           lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.19 ^ clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.23 ^ clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.34                           clknet_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_1__f_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    3.25 ^ clkbuf_3_1__f_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/Z (BUF_X32)
     4    9.22                           clknet_3_1__leaf_lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.00    0.00    3.25 ^ net766_397/A (INV_X1)
                  0.00    0.01    3.26 v net766_397/ZN (INV_X1)
     1    1.09                           net777 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[14].sub_unit_i/_2721_/GN (DLL_X1)
                  0.01    0.05    3.30 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2721_/Q (DLL_X1)
     1    1.13                           lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[1].cg_i.en_latch (net)
                  0.01    0.00    3.30 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2402_/A2 (AND2_X1)
                                  3.30   data arrival time

                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.89                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.82                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   52.83                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   33.04                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    3.10 v lut/gen_sub_units_scm[14].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   29.93                           lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.19 ^ clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.23 ^ clkbuf_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/Z (BUF_X32)
     8  221.34                           clknet_0_lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.02    0.00    3.23 ^ clkbuf_3_0__f_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_0__f_lut/gen_sub_units_scm[14].sub_unit_i/_0830_/Z (BUF_X32)
     7   17.99                           clknet_3_0__leaf_lut/gen_sub_units_scm[14].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net766_398/A (INV_X1)
                  0.00    0.01    3.26 v net766_398/ZN (INV_X1)
     1    2.01                           net778 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[14].sub_unit_i/_2402_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating hold time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.88                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     8   15.08                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _647_/CK (DFFR_X1)
                  0.01    0.09    0.20 v _647_/Q (DFFR_X1)
     2    2.58                           net65 (net)
                  0.01    0.00    0.20 v _499_/A2 (NAND2_X1)
                  0.01    0.02    0.22 ^ _499_/ZN (NAND2_X1)
     1    1.65                           _189_ (net)
                  0.01    0.00    0.22 ^ _501_/A1 (NAND2_X1)
                  0.01    0.01    0.23 v _501_/ZN (NAND2_X1)
     1    1.41                           _059_ (net)
                  0.01    0.00    0.23 v _647_/D (DFFR_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.88                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     8   15.08                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _647_/CK (DFFR_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.00    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.58                           net11 (net)
                  0.04    0.03    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   57.81                           clknet_3_2_0_clk_i (net)
                  0.03    0.00    6.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   13.44                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ _604_/CK (DFFR_X1)
                          0.00    6.11   clock reconvergence pessimism
                          0.05    6.16   library recovery time
                                  6.16   data required time
-----------------------------------------------------------------------------
                                  6.16   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  5.50   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2712_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2395_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.89                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.82                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   52.12                           clknet_3_1_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_3__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_3__f_clk_i/Z (BUF_X32)
     4   21.37                           clknet_4_3__leaf_clk_i (net)
                  0.00    0.00    3.10 v lut/gen_sub_units_scm[11].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.63                           lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     8  220.72                           clknet_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.02    0.01    3.23 ^ clkbuf_3_1__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_1__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     6   15.33                           clknet_3_1__leaf_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net574_197/A (INV_X1)
                  0.00    0.01    3.26 v net574_197/ZN (INV_X1)
     1    3.09                           net577 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/GN (DLL_X1)
                  0.01    0.08    3.33 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/Q (DLL_X1)
     1    4.01                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[28].cg_i.en_latch (net)
                  0.01    0.00    3.33 v lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A2 (AND2_X1)
                                  3.33   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   58.38                           clknet_3_1_0_clk_i (net)
                  0.03    0.00    6.08 ^ clkbuf_4_3__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_3__f_clk_i/Z (BUF_X32)
     4   21.70                           clknet_4_3__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[11].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.50                           lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     8  195.67                           clknet_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_5__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_5__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     7   13.88                           clknet_3_5__leaf_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[11].sub_unit_i/_2367__150/A (INV_X1)
                  0.00    0.01    6.26 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2367__150/ZN (INV_X1)
     1    1.13                           net530 (net)
                  0.00    0.00    6.26 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A1 (AND2_X1)
                          0.00    6.26   clock reconvergence pessimism
                          0.00    6.26   clock gating setup time
                                  6.26   data required time
-----------------------------------------------------------------------------
                                  6.26   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2409_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.88                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   11.63                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   32.95                           lut/_023_ (net)
                  0.06    0.00    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   53.85                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   25.06                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.26 v net299_8/A (INV_X1)
                  0.01    0.01    0.27 ^ net299_8/ZN (INV_X1)
     1    1.32                           net388 (net)
                  0.01    0.00    0.27 ^ lut/_213_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ lut/_213_/Q (DFFR_X2)
    57  132.66                           lut/wdata_a_q[8] (net)
                  0.14    0.02    0.55 ^ max_cap133/A (BUF_X16)
                  0.02    0.04    0.59 ^ max_cap133/Z (BUF_X16)
    58   96.90                           net133 (net)
                  0.02    0.01    0.60 ^ max_length132/A (BUF_X16)
                  0.01    0.02    0.62 ^ max_length132/Z (BUF_X16)
    55  107.58                           net132 (net)
                  0.04    0.03    0.65 ^ wire129/A (BUF_X16)
                  0.01    0.03    0.68 ^ wire129/Z (BUF_X16)
    75  125.65                           net129 (net)
                  0.05    0.03    0.72 ^ max_cap128/A (BUF_X16)
                  0.01    0.03    0.75 ^ max_cap128/Z (BUF_X16)
    57   85.27                           net128 (net)
                  0.02    0.01    0.76 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2409_/D (DLH_X1)
                                  0.76   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   59.09                           clknet_3_0_0_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   33.60                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[12].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.52                           lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     8  197.12                           clknet_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_2__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     8   15.55                           clknet_3_2__leaf_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[12].sub_unit_i/_2367__223/A (INV_X1)
                  0.01    0.01    0.26 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2367__223/ZN (INV_X1)
     1    1.15                           net603 (net)
                  0.01    0.00    0.26 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2383_/A1 (AND2_X1)
                  0.07    0.09    0.36 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2383_/ZN (AND2_X1)
     1   28.37                           lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o (net)
                  0.07    0.00    0.36 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o/Z (BUF_X32)
     2   55.57                           clknet_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.41 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o/Z (BUF_X32)
     8   11.95                           clknet_1_1__leaf_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o (net)
                  0.00    0.00    0.41 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2409_/G (DLH_X1)
                          0.00    0.41   clock reconvergence pessimism
                          0.36    0.76   time borrowed from endpoint
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.95
actual time borrow                      0.36
--------------------------------------------



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _604_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
     1   27.17                           rst_ni (net)
                  0.00    0.00    0.60 ^ input11/A (BUF_X32)
                  0.01    0.02    0.62 ^ input11/Z (BUF_X32)
   102  262.58                           net11 (net)
                  0.04    0.03    0.66 ^ _604_/RN (DFFR_X1)
                                  0.66   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   57.81                           clknet_3_2_0_clk_i (net)
                  0.03    0.00    6.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   13.44                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ _604_/CK (DFFR_X1)
                          0.00    6.11   clock reconvergence pessimism
                          0.05    6.16   library recovery time
                                  6.16   data required time
-----------------------------------------------------------------------------
                                  6.16   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  5.50   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2712_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2395_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 v clk_i (in)
     1   46.89                           clk_i (net)
                  0.01    0.01    3.01 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 v clkbuf_0_clk_i/Z (BUF_X32)
     8   50.82                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 v clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.02    0.04    3.07 v clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   52.12                           clknet_3_1_0_clk_i (net)
                  0.02    0.00    3.07 v clkbuf_4_3__f_clk_i/A (BUF_X32)
                  0.00    0.03    3.10 v clkbuf_4_3__f_clk_i/Z (BUF_X32)
     4   21.37                           clknet_4_3__leaf_clk_i (net)
                  0.00    0.00    3.10 v lut/gen_sub_units_scm[11].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.07    0.08    3.18 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   28.63                           lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.07    0.00    3.18 ^ clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.02    0.04    3.22 ^ clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     8  220.72                           clknet_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.02    0.01    3.23 ^ clkbuf_3_1__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.02    3.25 ^ clkbuf_3_1__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     6   15.33                           clknet_3_1__leaf_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.01    0.00    3.25 ^ net574_197/A (INV_X1)
                  0.00    0.01    3.26 v net574_197/ZN (INV_X1)
     1    3.09                           net577 (net)
                  0.00    0.00    3.26 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/GN (DLL_X1)
                  0.01    0.08    3.33 v lut/gen_sub_units_scm[11].sub_unit_i/_2712_/Q (DLL_X1)
     1    4.01                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[28].cg_i.en_latch (net)
                  0.01    0.00    3.33 v lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A2 (AND2_X1)
                                  3.33   data arrival time

                          6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock source latency
                  0.00    0.00    6.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    6.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    6.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    6.03 ^ clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.03    0.05    6.08 ^ clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   58.38                           clknet_3_1_0_clk_i (net)
                  0.03    0.00    6.08 ^ clkbuf_4_3__f_clk_i/A (BUF_X32)
                  0.01    0.02    6.11 ^ clkbuf_4_3__f_clk_i/Z (BUF_X32)
     4   21.70                           clknet_4_3__leaf_clk_i (net)
                  0.01    0.00    6.11 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    6.17 v lut/gen_sub_units_scm[11].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.50                           lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.05    0.00    6.17 v clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    6.22 v clkbuf_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     8  195.67                           clknet_0_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.01    0.00    6.22 v clkbuf_3_5__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    6.25 v clkbuf_3_5__f_lut/gen_sub_units_scm[11].sub_unit_i/_0830_/Z (BUF_X32)
     7   13.88                           clknet_3_5__leaf_lut/gen_sub_units_scm[11].sub_unit_i/_0830_ (net)
                  0.00    0.00    6.25 v lut/gen_sub_units_scm[11].sub_unit_i/_2367__150/A (INV_X1)
                  0.00    0.01    6.26 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2367__150/ZN (INV_X1)
     1    1.13                           net530 (net)
                  0.00    0.00    6.26 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2395_/A1 (AND2_X1)
                          0.00    6.26   clock reconvergence pessimism
                          0.00    6.26   clock gating setup time
                                  6.26   data required time
-----------------------------------------------------------------------------
                                  6.26   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  2.92   slack (MET)


Startpoint: lut/_213_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[12].sub_unit_i/_2409_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   58.88                           clknet_3_4_0_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_4_8__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_8__f_clk_i/Z (BUF_X32)
     7   11.63                           clknet_4_8__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_122_/A1 (NAND2_X1)
                  0.06    0.07    0.19 v lut/_122_/ZN (NAND2_X1)
     1   32.95                           lut/_023_ (net)
                  0.06    0.00    0.19 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.05    0.23 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   53.85                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.24 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.26 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   25.06                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.26 v net299_8/A (INV_X1)
                  0.01    0.01    0.27 ^ net299_8/ZN (INV_X1)
     1    1.32                           net388 (net)
                  0.01    0.00    0.27 ^ lut/_213_/CK (DFFR_X2)
                  0.14    0.26    0.53 ^ lut/_213_/Q (DFFR_X2)
    57  132.66                           lut/wdata_a_q[8] (net)
                  0.14    0.02    0.55 ^ max_cap133/A (BUF_X16)
                  0.02    0.04    0.59 ^ max_cap133/Z (BUF_X16)
    58   96.90                           net133 (net)
                  0.02    0.01    0.60 ^ max_length132/A (BUF_X16)
                  0.01    0.02    0.62 ^ max_length132/Z (BUF_X16)
    55  107.58                           net132 (net)
                  0.04    0.03    0.65 ^ wire129/A (BUF_X16)
                  0.01    0.03    0.68 ^ wire129/Z (BUF_X16)
    75  125.65                           net129 (net)
                  0.05    0.03    0.72 ^ max_cap128/A (BUF_X16)
                  0.01    0.03    0.75 ^ max_cap128/Z (BUF_X16)
    57   85.27                           net128 (net)
                  0.02    0.01    0.76 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2409_/D (DLH_X1)
                                  0.76   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   50.02                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   54.00                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.08 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   59.09                           clknet_3_0_0_clk_i (net)
                  0.03    0.00    0.08 ^ clkbuf_4_0__f_clk_i/A (BUF_X32)
                  0.01    0.03    0.11 ^ clkbuf_4_0__f_clk_i/Z (BUF_X32)
     7   33.60                           clknet_4_0__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2366_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/gen_sub_units_scm[12].sub_unit_i/_2366_/ZN (NAND2_X1)
     1   25.52                           lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     8  197.12                           clknet_0_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.01    0.00    0.23 v clkbuf_3_2__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[12].sub_unit_i/_0830_/Z (BUF_X32)
     8   15.55                           clknet_3_2__leaf_lut/gen_sub_units_scm[12].sub_unit_i/_0830_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[12].sub_unit_i/_2367__223/A (INV_X1)
                  0.01    0.01    0.26 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2367__223/ZN (INV_X1)
     1    1.15                           net603 (net)
                  0.01    0.00    0.26 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2383_/A1 (AND2_X1)
                  0.07    0.09    0.36 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2383_/ZN (AND2_X1)
     1   28.37                           lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o (net)
                  0.07    0.00    0.36 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.39 ^ clkbuf_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o/Z (BUF_X32)
     2   55.57                           clknet_0_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o (net)
                  0.01    0.00    0.39 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.41 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o/Z (BUF_X32)
     8   11.95                           clknet_1_1__leaf_lut/gen_sub_units_scm[12].sub_unit_i/gen_cg_word_iter[17].cg_i.clk_o (net)
                  0.00    0.00    0.41 ^ lut/gen_sub_units_scm[12].sub_unit_i/_2409_/G (DLH_X1)
                          0.00    0.41   clock reconvergence pessimism
                          0.36    0.76   time borrowed from endpoint
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               3.00
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         2.95
actual time borrow                      0.36
--------------------------------------------



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
lut/_213_/Q                           120.85  132.66  -11.81 (VIOLATED)
lut/_212_/Q                           120.85  129.34   -8.49 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.05630020052194595

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2836

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-11.81037712097168

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0977

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7632

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.74e-03   1.98e-04   2.75e-04   5.21e-03   8.6%
Combinational          3.96e-02   1.44e-02   1.73e-03   5.57e-02  91.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.43e-02   1.46e-02   2.00e-03   6.09e-02 100.0%
                          72.7%      24.0%       3.3%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 69264 u^2 59% utilization.

Elapsed time: 2:34.51[h:]min:sec. CPU time: user 153.67 sys 0.72 (99%). Peak memory: 1399508KB.
