{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447736720902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447736720903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 21:05:20 2015 " "Processing started: Mon Nov 16 21:05:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447736720903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447736720903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InstructionCycleOperations -c InstructionCycleOperations " "Command: quartus_map --read_settings_files=on --write_settings_files=off InstructionCycleOperations -c InstructionCycleOperations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447736720903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1447736721793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncycleoperations.v 1 1 " "Found 1 design units, including 1 entities, in source file instructioncycleoperations.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionCycleOperations " "Found entity 1: InstructionCycleOperations" {  } { { "InstructionCycleOperations.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447736721928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447736721928 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "clk InstructionCycleOperations_tb.v(26) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(26): identifier \"clk\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721933 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "clear InstructionCycleOperations_tb.v(26) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(26): identifier \"clear\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721933 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "IRload InstructionCycleOperations_tb.v(26) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(26): identifier \"IRload\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721933 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "PCload InstructionCycleOperations_tb.v(26) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(26): identifier \"PCload\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721933 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "IMPsel InstructionCycleOperations_tb.v(26) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(26): identifier \"IMPsel\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721933 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "MeminstSel InstructionCycleOperations_tb.v(26) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(26): identifier \"MeminstSel\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721933 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "IRin InstructionCycleOperations_tb.v(27) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(27): identifier \"IRin\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 27 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721934 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "MeminstOut InstructionCycleOperations_tb.v(29) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(29): identifier \"MeminstOut\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 29 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721934 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "IR75 InstructionCycleOperations_tb.v(30) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(30): identifier \"IR75\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 30 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721934 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "IR40 InstructionCycleOperations_tb.v(31) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(31): identifier \"IR40\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 31 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721934 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "IROut InstructionCycleOperations_tb.v(32) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(32): identifier \"IROut\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 32 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721934 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "PCOut InstructionCycleOperations_tb.v(33) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(33): identifier \"PCOut\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721934 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "IMPmuxOut InstructionCycleOperations_tb.v(34) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(34): identifier \"IMPmuxOut\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 34 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721934 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "IncOut InstructionCycleOperations_tb.v(35) " "Verilog HDL Declaration error at InstructionCycleOperations_tb.v(35): identifier \"IncOut\" is already declared in the present scope" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 35 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1447736721934 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "InstructionCycleOperations_tb InstructionCycleOperations_tb.v(1) " "Ignored design unit \"InstructionCycleOperations_tb\" at InstructionCycleOperations_tb.v(1) due to previous errors" {  } { { "InstructionCycleOperations_tb.v" "" { Text "C:/Users/twinkle/Desktop/ASIC and FPGA design BAME2044/LAB 2/InstructionCycleOperations/InstructionCycleOperations_tb.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1447736721935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncycleoperations_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file instructioncycleoperations_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447736721935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 15 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447736722121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 16 21:05:22 2015 " "Processing ended: Mon Nov 16 21:05:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447736722121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447736722121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447736722121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447736722121 ""}
