Model Technology ModelSim SE-64 vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 07:10:25 on Nov 19,2020
vlog -l crack.rtl-vlog.rpt -sv "+acc=rnp" crack_ag.sv arc4.sv crack.sv init.sv ksa.sv prga.sv seg7.sv task4.sv memories/s_mem.v memories/pt_mem.v memories/ct_mem.v 
-- Compiling module crack_ag
-- Compiling module arc4
-- Compiling module crack
-- Compiling module init
-- Compiling module ksa
-- Compiling module prga
-- Compiling module seg7
-- Compiling module task4
-- Compiling module s_mem
-- Compiling module pt_mem
-- Compiling module ct_mem

Top level modules:
	crack_ag
	task4
End time: 07:10:26 on Nov 19,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -l crack.rtl-vsim.rpt -L /ubc/ece/home/gl/grads/carolinew/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf -c -do "vcd file crack.rtl.vcd;vcd add -r /crack_ag/dut/*;run -all;quit" crack_ag 
# Start time: 07:10:28 on Nov 19,2020
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.7c Aug 17 2018Linux 3.10.0-957.27.2.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.crack_ag(fast)
# Loading work.crack(fast)
# Loading work.pt_mem(fast)
# Loading /ubc/ece/home/gl/grads/carolinew/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast)
# Loading /ubc/ece/home/gl/grads/carolinew/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf.altsyncram_body(fast)
# Loading work.arc4(fast)
# Loading work.s_mem(fast)
# Loading /ubc/ece/home/gl/grads/carolinew/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf.altsyncram(fast__1)
# Loading work.init(fast)
# Loading work.ksa(fast)
# Loading work.prga(fast)
# vcd file crack.rtl.vcd
# vcd add -r /crack_ag/dut/*
# run -all
# msg: DUT: task4.sv. Expectation: key_valid asserted.
# PASSED at t=12831
# msg: DUT: task4.sv. Expectation: expected key found. (Found in 5159 cycles)
# PASSED at t=12831
# ** Note: $stop    : crack_ag.sv(176)
#    Time: 12831 ps  Iteration: 1  Instance: /crack_ag
# Break at crack_ag.sv line 176
# Stopped at crack_ag.sv line 176
# quit
# End time: 07:10:35 on Nov 19,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
