{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637317174655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637317174655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 13:19:34 2021 " "Processing started: Fri Nov 19 13:19:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637317174655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317174655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_3 -c lab7_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_3 -c lab7_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317174656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637317174951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637317174952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_3.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_3 " "Found entity 1: lab7_3" {  } { { "lab7_3.sv" "" { Text "E:/verilogLAB/lab7/lab7_3/lab7_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317182919 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom " "Found entity 2: rom" {  } { { "lab7_3.sv" "" { Text "E:/verilogLAB/lab7/lab7_3/lab7_3.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637317182919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317182919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_3 " "Elaborating entity \"lab7_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637317182966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:mem " "Elaborating entity \"rom\" for hierarchy \"rom:mem\"" {  } { { "lab7_3.sv" "mem" { Text "E:/verilogLAB/lab7/lab7_3/lab7_3.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637317182972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(1) " "Verilog HDL assignment warning at table_2_10.txt(1): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182973 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(2) " "Verilog HDL assignment warning at table_2_10.txt(2): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182973 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(3) " "Verilog HDL assignment warning at table_2_10.txt(3): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182973 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(4) " "Verilog HDL assignment warning at table_2_10.txt(4): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182973 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(5) " "Verilog HDL assignment warning at table_2_10.txt(5): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182973 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(6) " "Verilog HDL assignment warning at table_2_10.txt(6): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(7) " "Verilog HDL assignment warning at table_2_10.txt(7): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(8) " "Verilog HDL assignment warning at table_2_10.txt(8): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(9) " "Verilog HDL assignment warning at table_2_10.txt(9): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(10) " "Verilog HDL assignment warning at table_2_10.txt(10): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(11) " "Verilog HDL assignment warning at table_2_10.txt(11): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(12) " "Verilog HDL assignment warning at table_2_10.txt(12): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(13) " "Verilog HDL assignment warning at table_2_10.txt(13): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(14) " "Verilog HDL assignment warning at table_2_10.txt(14): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(15) " "Verilog HDL assignment warning at table_2_10.txt(15): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(16) " "Verilog HDL assignment warning at table_2_10.txt(16): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(17) " "Verilog HDL assignment warning at table_2_10.txt(17): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(18) " "Verilog HDL assignment warning at table_2_10.txt(18): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(19) " "Verilog HDL assignment warning at table_2_10.txt(19): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(20) " "Verilog HDL assignment warning at table_2_10.txt(20): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(21) " "Verilog HDL assignment warning at table_2_10.txt(21): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(22) " "Verilog HDL assignment warning at table_2_10.txt(22): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(23) " "Verilog HDL assignment warning at table_2_10.txt(23): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(24) " "Verilog HDL assignment warning at table_2_10.txt(24): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182974 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(25) " "Verilog HDL assignment warning at table_2_10.txt(25): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182975 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(26) " "Verilog HDL assignment warning at table_2_10.txt(26): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182975 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(27) " "Verilog HDL assignment warning at table_2_10.txt(27): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182975 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(28) " "Verilog HDL assignment warning at table_2_10.txt(28): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182975 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(29) " "Verilog HDL assignment warning at table_2_10.txt(29): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182975 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(30) " "Verilog HDL assignment warning at table_2_10.txt(30): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182975 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(31) " "Verilog HDL assignment warning at table_2_10.txt(31): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182975 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 table_2_10.txt(32) " "Verilog HDL assignment warning at table_2_10.txt(32): truncated value with size 8 to match size of target (5)" {  } { { "table_2_10.txt" "" { Text "E:/verilogLAB/lab7/lab7_3/table_2_10.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637317182975 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 lab7_3.sv(16) " "Net \"mem.data_a\" at lab7_3.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "lab7_3.sv" "" { Text "E:/verilogLAB/lab7/lab7_3/lab7_3.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637317182976 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 lab7_3.sv(16) " "Net \"mem.waddr_a\" at lab7_3.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "lab7_3.sv" "" { Text "E:/verilogLAB/lab7/lab7_3/lab7_3.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637317182976 "|lab7_3|rom:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 lab7_3.sv(16) " "Net \"mem.we_a\" at lab7_3.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "lab7_3.sv" "" { Text "E:/verilogLAB/lab7/lab7_3/lab7_3.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1637317182976 "|lab7_3|rom:mem"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Ignored 6 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1637317183121 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1637317183121 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rom:mem\|mem " "RAM logic \"rom:mem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab7_3.sv" "mem" { Text "E:/verilogLAB/lab7/lab7_3/lab7_3.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1637317183147 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1637317183147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "lab7_3.sv" "" { Text "E:/verilogLAB/lab7/lab7_3/lab7_3.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637317183256 "|lab7_3|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "lab7_3.sv" "" { Text "E:/verilogLAB/lab7/lab7_3/lab7_3.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637317183256 "|lab7_3|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "lab7_3.sv" "" { Text "E:/verilogLAB/lab7/lab7_3/lab7_3.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637317183256 "|lab7_3|q[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637317183256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637317183317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637317183653 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637317183653 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637317183678 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637317183678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637317183678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637317183678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637317183691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 13:19:43 2021 " "Processing ended: Fri Nov 19 13:19:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637317183691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637317183691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637317183691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637317183691 ""}
