INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkudrn03/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkudrn03/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sources_1/new/t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkudrn03/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ff_rst'
ERROR: [VRFC 10-719] formal port/generic <d> is not declared in <t_ff_rst> [D:/Documents/xkudrn03/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd:66]
ERROR: [VRFC 10-3353] formal port 't' has no actual or default value [D:/Documents/xkudrn03/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd:62]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [D:/Documents/xkudrn03/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/xkudrn03/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_ff_rst.vhd' ignored due to errors
