Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Nov 18 13:13:53 2022
| Host         : DESKTOP-Q2KAG2M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             112 |           30 |
| Yes          | No                    | No                     |             133 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+---------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                     | u2/FSM_onehot_cstate_reg_n_0_[8] |                1 |              1 |
|  clk_IBUF_BUFG |                     | u2/in_floor                      |                1 |              1 |
|  clk_IBUF_BUFG | u2/led_up_i_1_n_0   |                                  |                1 |              3 |
|  clk_IBUF_BUFG | u2/counter          | u2/counter[9]_i_1_n_0            |                2 |              9 |
|  clk_IBUF_BUFG | u2/nstate           |                                  |                4 |             10 |
|  clk_IBUF_BUFG |                     | u2/count1[0]_i_1_n_0             |                5 |             20 |
|  clk_IBUF_BUFG |                     | u2/clear                         |                5 |             20 |
|  clk_IBUF_BUFG |                     | u2/count2[0]_i_1_n_0             |                5 |             20 |
|  clk_IBUF_BUFG |                     | u2/count[0]_i_1_n_0              |                5 |             20 |
|  clk_IBUF_BUFG | button_up_IBUF[2]   |                                  |                5 |             20 |
|  clk_IBUF_BUFG | button_down_IBUF[3] |                                  |                5 |             20 |
|  clk_IBUF_BUFG | button_down_IBUF[2] |                                  |                5 |             20 |
|  clk_IBUF_BUFG | button_down_IBUF[4] |                                  |                5 |             20 |
|  clk_IBUF_BUFG | button_up_IBUF[1]   |                                  |                5 |             20 |
|  clk_IBUF_BUFG | button_up_IBUF[3]   |                                  |                5 |             20 |
|  clk_IBUF_BUFG |                     |                                  |               12 |             26 |
|  clk_IBUF_BUFG |                     | u1/counter[30]_i_1_n_0           |                8 |             30 |
+----------------+---------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                    12 |
+--------+-----------------------+


