# FIR FILTER IMPLEMENTATION

In this project, I have implemented FIR (Finite Impulse Response) low-pass filter on fpga by using VHDL language. 

# FILTER SPECIFICATIONS 

Tap number         : 50 
Fpass              : 2 kHz
Fsto               : 5 kHz
Sampling Frequency : 20 kHz


