#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Oct 25 02:25:10 2019
# Process ID: 136658
# Current directory: /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
135 Beta devices matching pattern found, 135 enabled.
enable_beta_device: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.715 ; gain = 83.023 ; free physical = 268660 ; free virtual = 513045
Sourcing tcl script '/tmp/tmp.VNWRnXoNXm/dummy.tcl'
0 Beta devices matching pattern found, 0 enabled.
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.VNWRnXoNXm/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.VNWRnXoNXm/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xilinx/usp_rf_data_converter_v2_2/interfaces/hsams_data_sink_ctrl.xml'
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.402 ; gain = 35.695 ; free physical = 268380 ; free virtual = 512765
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.602 ; gain = 194.199 ; free physical = 268745 ; free virtual = 513130
Command: link_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2658.660 ; gain = 0.000 ; free physical = 267920 ; free virtual = 512376
INFO: [Netlist 29-17] Analyzing 2094 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/design_1_axi_gpio_0_board.xdc] for cell 'design_1_i/axi_gpio/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/design_1_axi_gpio_0_board.xdc] for cell 'design_1_i/axi_gpio/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/design_1_axi_gpio_0.xdc] for cell 'design_1_i/axi_gpio/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0/design_1_axi_gpio_0.xdc] for cell 'design_1_i/axi_gpio/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/design_1_axi_intc_0.xdc] for cell 'design_1_i/axi_intc/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/design_1_axi_intc_0.xdc] for cell 'design_1_i/axi_intc/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3381.828 ; gain = 526.141 ; free physical = 267599 ; free virtual = 511735
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/design_1_gpio_reset_0_board.xdc] for cell 'design_1_i/gpio_reset/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/design_1_gpio_reset_0_board.xdc] for cell 'design_1_i/gpio_reset/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/design_1_gpio_reset_0.xdc] for cell 'design_1_i/gpio_reset/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_gpio_reset_0/design_1_gpio_reset_0.xdc] for cell 'design_1_i/gpio_reset/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/design_1_rst_clk_wiz_300M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_300M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/design_1_rst_clk_wiz_300M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_300M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/design_1_rst_clk_wiz_300M_0.xdc] for cell 'design_1_i/rst_clk_wiz_300M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_300M_0/design_1_rst_clk_wiz_300M_0.xdc] for cell 'design_1_i/rst_clk_wiz_300M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/design_1_rst_zynq_ultra_ps_e_0_99M_0_board.xdc] for cell 'design_1_i/rst_zynq_ultra_ps_e_0_99M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/design_1_rst_zynq_ultra_ps_e_0_99M_0_board.xdc] for cell 'design_1_i/rst_zynq_ultra_ps_e_0_99M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/design_1_rst_zynq_ultra_ps_e_0_99M_0.xdc] for cell 'design_1_i/rst_zynq_ultra_ps_e_0_99M/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_zynq_ultra_ps_e_0_99M_0/design_1_rst_zynq_ultra_ps_e_0_99M_0.xdc] for cell 'design_1_i/rst_zynq_ultra_ps_e_0_99M/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_clocks.xdc] for cell 'design_1_i/usp_rf_data_converter_0_i/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0_clocks.xdc] for cell 'design_1_i/usp_rf_data_converter_0_i/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]
WARNING: [Vivado 12-584] No ports matched 's_axi_aclk'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:60]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_axi_aclk]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:60]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'adc0_clk_p'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:62]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports adc0_clk_p]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:62]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dac0_clk_p'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:65]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports dac0_clk_p]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:65]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'adc0_axis_aclk'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:69]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports adc0_axis_aclk]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:69]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dac0_axis_aclk'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:72]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports dac0_axis_aclk]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:72]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-to [get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:75]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:75]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-to [get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/design_1_axi_intc_0_clocks.xdc] for cell 'design_1_i/axi_intc/U0'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0/design_1_axi_intc_0_clocks.xdc] for cell 'design_1_i/axi_intc/U0'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_chan_ctrl_reg_0/design_1_chan_ctrl_reg_0_clocks.xdc] for cell 'design_1_i/chan_ctrl_reg/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_chan_ctrl_reg_0/design_1_chan_ctrl_reg_0_clocks.xdc] for cell 'design_1_i/chan_ctrl_reg/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_dec_ctrl_reg_0/design_1_dec_ctrl_reg_0_clocks.xdc] for cell 'design_1_i/dec_ctrl_reg/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_dec_ctrl_reg_0/design_1_dec_ctrl_reg_0_clocks.xdc] for cell 'design_1_i/dec_ctrl_reg/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_hard_data_reg_0/design_1_hard_data_reg_0_clocks.xdc] for cell 'design_1_i/hard_data_reg/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_hard_data_reg_0/design_1_hard_data_reg_0_clocks.xdc] for cell 'design_1_i/hard_data_reg/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0.xdc] for cell 'design_1_i/usp_rf_data_converter_0_i/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_i_0/synth/design_1_usp_rf_data_converter_0_i_0.xdc] for cell 'design_1_i/usp_rf_data_converter_0_i/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m01_regslice_0/design_1_m01_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m02_regslice_0/design_1_m02_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m04_regslice_0/design_1_m04_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m04_regslice_0/design_1_m04_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m04_regslice_0/design_1_m04_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m04_regslice_0/design_1_m04_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m04_regslice_0/design_1_m04_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m04_couplers/m04_regslice/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m05_regslice_0/design_1_m05_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m05_regslice_0/design_1_m05_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m05_regslice_0/design_1_m05_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m05_regslice_0/design_1_m05_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m05_regslice_0/design_1_m05_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m05_couplers/m05_regslice/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m06_regslice_0/design_1_m06_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m06_regslice_0/design_1_m06_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m06_regslice_0/design_1_m06_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m06_regslice_0/design_1_m06_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m06_regslice_0/design_1_m06_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m06_couplers/m06_regslice/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m07_regslice_0/design_1_m07_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m07_regslice_0/design_1_m07_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m07_regslice_0/design_1_m07_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m07_regslice_0/design_1_m07_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m07_regslice_0/design_1_m07_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m08_regslice_0/design_1_m08_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m08_regslice_0/design_1_m08_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m08_regslice_0/design_1_m08_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m08_regslice_0/design_1_m08_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m08_regslice_0/design_1_m08_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m08_couplers/m08_regslice/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m09_regslice_0/design_1_m09_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m09_regslice_0/design_1_m09_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m09_regslice_0/design_1_m09_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m09_regslice_0/design_1_m09_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m09_regslice_0/design_1_m09_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m09_couplers/m09_regslice/inst'
Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m10_regslice_0/design_1_m10_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m10_regslice_0/design_1_m10_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m10_regslice_0/design_1_m10_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m10_regslice_0/design_1_m10_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.VNWRnXoNXm/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_m10_regslice_0/design_1_m10_regslice_0_clocks.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/m10_couplers/m10_regslice/inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/cdc_arstn_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/cdc_arstn_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_error_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_error_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_done_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_done_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/i_design_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/cdc_dac0_clk_valid_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/cdc_dac0_clk_valid_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_done_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_done_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/design_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_arstn_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/adc_sink_i/inst/cdc_arstn_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267700 ; free virtual = 511837
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 151 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 94 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 54 instances

12 Infos, 49 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 3564.121 ; gain = 1704.520 ; free physical = 267699 ; free virtual = 511836
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267695 ; free virtual = 511833

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 70 inverter(s) to 5331 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20c0ffb20

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267541 ; free virtual = 511679
INFO: [Opt 31-389] Phase Retarget created 123 cells and removed 597 cells
INFO: [Opt 31-1021] In phase Retarget, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1672754a3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267540 ; free virtual = 511679
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 78 cells
INFO: [Opt 31-1021] In phase Constant propagation, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ed15b60f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267538 ; free virtual = 511676
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 2351 cells
INFO: [Opt 31-1021] In phase Sweep, 343 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1ed15b60f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267540 ; free virtual = 511678
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ed15b60f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267542 ; free virtual = 511681
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f6b49783

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267542 ; free virtual = 511681
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             123  |             597  |                                             82  |
|  Constant propagation         |               6  |              78  |                                             79  |
|  Sweep                        |               6  |            2351  |                                            343  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            112  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267544 ; free virtual = 511682
Ending Logic Optimization Task | Checksum: 1443c066e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267544 ; free virtual = 511682

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1443c066e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267542 ; free virtual = 511680

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267542 ; free virtual = 511680
Ending Netlist Obfuscation Task | Checksum: 1443c066e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267542 ; free virtual = 511680
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 49 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267542 ; free virtual = 511680
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3564.121 ; gain = 0.000 ; free physical = 267423 ; free virtual = 511561
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3580.668 ; gain = 16.547 ; free physical = 267398 ; free virtual = 511542
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.VNWRnXoNXm/temp/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 3590.672 ; gain = 26.551 ; free physical = 267395 ; free virtual = 511553
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.844 ; gain = 126.172 ; free physical = 267366 ; free virtual = 511525
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3722.785 ; gain = 0.000 ; free physical = 267361 ; free virtual = 511520
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 100593543

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3722.785 ; gain = 0.000 ; free physical = 267362 ; free virtual = 511520
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3722.785 ; gain = 0.000 ; free physical = 267361 ; free virtual = 511520

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1629c1a07

Time (s): cpu = 00:00:42 ; elapsed = 00:01:08 . Memory (MB): peak = 4768.684 ; gain = 1045.898 ; free physical = 266239 ; free virtual = 510535

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23f9c0c63

Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 4959.348 ; gain = 1236.562 ; free physical = 266091 ; free virtual = 510387

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23f9c0c63

Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 4959.348 ; gain = 1236.562 ; free physical = 266090 ; free virtual = 510386
Phase 1 Placer Initialization | Checksum: 23f9c0c63

Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 4959.348 ; gain = 1236.562 ; free physical = 266085 ; free virtual = 510381

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 203503d96

Time (s): cpu = 00:02:39 ; elapsed = 00:01:56 . Memory (MB): peak = 4959.348 ; gain = 1236.562 ; free physical = 265958 ; free virtual = 510254

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 1104 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 461 nets or cells. Created 39 new cells, deleted 422 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4993.926 ; gain = 0.000 ; free physical = 265924 ; free virtual = 510220
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/stats/inst/grp_num_diff_fu_325_ap_ready could not be optimized because driver design_1_i/stats/inst/q0_reg_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/stats/inst/grp_num_diff_fu_333_ap_ready could not be optimized because driver design_1_i/stats/inst/q0_reg__0_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4993.926 ; gain = 0.000 ; free physical = 265925 ; free virtual = 510222

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           39  |            422  |                   461  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           20  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           59  |            422  |                   463  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2733c944c

Time (s): cpu = 00:04:32 ; elapsed = 00:02:51 . Memory (MB): peak = 4993.926 ; gain = 1271.141 ; free physical = 265922 ; free virtual = 510218
Phase 2.2 Global Placement Core | Checksum: 1d6b75548

Time (s): cpu = 00:04:41 ; elapsed = 00:02:56 . Memory (MB): peak = 4993.926 ; gain = 1271.141 ; free physical = 265909 ; free virtual = 510205
Phase 2 Global Placement | Checksum: 1d6b75548

Time (s): cpu = 00:04:42 ; elapsed = 00:02:56 . Memory (MB): peak = 4993.926 ; gain = 1271.141 ; free physical = 265948 ; free virtual = 510244

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 218457756

Time (s): cpu = 00:04:48 ; elapsed = 00:02:59 . Memory (MB): peak = 4993.926 ; gain = 1271.141 ; free physical = 265938 ; free virtual = 510235

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1467f917e

Time (s): cpu = 00:04:58 ; elapsed = 00:03:03 . Memory (MB): peak = 4993.926 ; gain = 1271.141 ; free physical = 265937 ; free virtual = 510233

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d41cffcf

Time (s): cpu = 00:04:59 ; elapsed = 00:03:04 . Memory (MB): peak = 4993.926 ; gain = 1271.141 ; free physical = 265935 ; free virtual = 510232

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1f120156f

Time (s): cpu = 00:05:00 ; elapsed = 00:03:04 . Memory (MB): peak = 4993.926 ; gain = 1271.141 ; free physical = 265935 ; free virtual = 510232

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1237183cc

Time (s): cpu = 00:05:11 ; elapsed = 00:03:08 . Memory (MB): peak = 4993.926 ; gain = 1271.141 ; free physical = 265941 ; free virtual = 510238

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 1e6fa5c16

Time (s): cpu = 00:05:18 ; elapsed = 00:03:14 . Memory (MB): peak = 4993.926 ; gain = 1271.141 ; free physical = 265893 ; free virtual = 510190

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 18258490f

Time (s): cpu = 00:05:19 ; elapsed = 00:03:14 . Memory (MB): peak = 4993.926 ; gain = 1271.141 ; free physical = 265896 ; free virtual = 510192

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 1c3c345c0

Time (s): cpu = 00:05:25 ; elapsed = 00:03:19 . Memory (MB): peak = 5020.293 ; gain = 1297.508 ; free physical = 265850 ; free virtual = 510146

Phase 3.6.4 Commit Slice Clusters
Phase 3.6.4 Commit Slice Clusters | Checksum: 1ed7348be

Time (s): cpu = 00:05:42 ; elapsed = 00:03:24 . Memory (MB): peak = 5020.293 ; gain = 1297.508 ; free physical = 265863 ; free virtual = 510160
Phase 3.6 Small Shape DP | Checksum: 1ed7348be

Time (s): cpu = 00:05:43 ; elapsed = 00:03:25 . Memory (MB): peak = 5020.293 ; gain = 1297.508 ; free physical = 265879 ; free virtual = 510175

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23204bfe1

Time (s): cpu = 00:05:46 ; elapsed = 00:03:28 . Memory (MB): peak = 5020.293 ; gain = 1297.508 ; free physical = 265878 ; free virtual = 510175

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 200529313

Time (s): cpu = 00:05:47 ; elapsed = 00:03:29 . Memory (MB): peak = 5020.293 ; gain = 1297.508 ; free physical = 265878 ; free virtual = 510175

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 191ec0aa6

Time (s): cpu = 00:06:32 ; elapsed = 00:03:39 . Memory (MB): peak = 5020.293 ; gain = 1297.508 ; free physical = 265861 ; free virtual = 510158
Phase 3 Detail Placement | Checksum: 191ec0aa6

Time (s): cpu = 00:06:33 ; elapsed = 00:03:40 . Memory (MB): peak = 5020.293 ; gain = 1297.508 ; free physical = 265861 ; free virtual = 510158

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10b68a386

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-34] Processed net design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mjbC_U11/mod_and_chan_4x_mjbC_MulnS_0_U/ap_CS_fsm_reg[3], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/SR[0], inserted BUFG to drive 3564 loads.
INFO: [Place 46-32] Processed net design_1_i/demod/inst/grp_demod_func4_fu_530/demod4_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_CS_fsm_reg[2], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 1640 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_zynq_ultra_ps_e_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net design_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4], inserted BUFG to drive 1177 loads.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to Illegal Netlist: 1.
Phase 4.1.1.1 BUFG Insertion | Checksum: 140169e91

Time (s): cpu = 00:07:33 ; elapsed = 00:04:00 . Memory (MB): peak = 5139.004 ; gain = 1416.219 ; free physical = 265881 ; free virtual = 510178
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.506. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1187ac795

Time (s): cpu = 00:07:46 ; elapsed = 00:04:12 . Memory (MB): peak = 5139.004 ; gain = 1416.219 ; free physical = 265897 ; free virtual = 510194
Phase 4.1 Post Commit Optimization | Checksum: 1187ac795

Time (s): cpu = 00:07:46 ; elapsed = 00:04:12 . Memory (MB): peak = 5139.004 ; gain = 1416.219 ; free physical = 265898 ; free virtual = 510194

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1187ac795

Time (s): cpu = 00:07:47 ; elapsed = 00:04:13 . Memory (MB): peak = 5139.004 ; gain = 1416.219 ; free physical = 265917 ; free virtual = 510213
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5187.711 ; gain = 0.000 ; free physical = 265883 ; free virtual = 510179

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20cda71ad

Time (s): cpu = 00:08:00 ; elapsed = 00:04:25 . Memory (MB): peak = 5187.715 ; gain = 1464.930 ; free physical = 265885 ; free virtual = 510182

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5187.715 ; gain = 0.000 ; free physical = 265886 ; free virtual = 510183
Phase 4.4 Final Placement Cleanup | Checksum: 214472c20

Time (s): cpu = 00:08:00 ; elapsed = 00:04:26 . Memory (MB): peak = 5187.715 ; gain = 1464.930 ; free physical = 265885 ; free virtual = 510182
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 214472c20

Time (s): cpu = 00:08:01 ; elapsed = 00:04:26 . Memory (MB): peak = 5187.715 ; gain = 1464.930 ; free physical = 265885 ; free virtual = 510182
Ending Placer Task | Checksum: 1f9e5f256

Time (s): cpu = 00:08:01 ; elapsed = 00:04:26 . Memory (MB): peak = 5187.715 ; gain = 1464.930 ; free physical = 265885 ; free virtual = 510181
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 49 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:11 ; elapsed = 00:04:37 . Memory (MB): peak = 5187.715 ; gain = 1470.871 ; free physical = 266044 ; free virtual = 510340
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5187.715 ; gain = 0.000 ; free physical = 266044 ; free virtual = 510340
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5187.715 ; gain = 0.000 ; free physical = 265911 ; free virtual = 510312
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.VNWRnXoNXm/temp/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 5187.719 ; gain = 0.004 ; free physical = 265997 ; free virtual = 510322
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.51 . Memory (MB): peak = 5187.719 ; gain = 0.000 ; free physical = 265964 ; free virtual = 510289
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5187.719 ; gain = 0.000 ; free physical = 265996 ; free virtual = 510322
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 49 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 5187.719 ; gain = 0.000 ; free physical = 265951 ; free virtual = 510277
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5187.719 ; gain = 0.000 ; free physical = 265951 ; free virtual = 510277
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 5187.719 ; gain = 0.000 ; free physical = 265802 ; free virtual = 510232
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.VNWRnXoNXm/temp/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 5187.719 ; gain = 0.000 ; free physical = 265896 ; free virtual = 510250
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 91ee6ec5 ConstDB: 0 ShapeSum: 7397d979 RouteDB: f45faa18

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ec062856

Time (s): cpu = 00:03:02 ; elapsed = 00:02:39 . Memory (MB): peak = 5559.309 ; gain = 371.590 ; free physical = 265564 ; free virtual = 509926
Post Restoration Checksum: NetGraph: ab4f93f6 NumContArr: cff61941 Constraints: 8ff083ef Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 20b363126

Time (s): cpu = 00:03:03 ; elapsed = 00:02:40 . Memory (MB): peak = 5559.309 ; gain = 371.590 ; free physical = 265573 ; free virtual = 509935

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 20b363126

Time (s): cpu = 00:03:04 ; elapsed = 00:02:41 . Memory (MB): peak = 5601.105 ; gain = 413.387 ; free physical = 265486 ; free virtual = 509848

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 20b363126

Time (s): cpu = 00:03:04 ; elapsed = 00:02:41 . Memory (MB): peak = 5601.105 ; gain = 413.387 ; free physical = 265486 ; free virtual = 509848

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1c7290e6e

Time (s): cpu = 00:03:12 ; elapsed = 00:02:49 . Memory (MB): peak = 5818.348 ; gain = 630.629 ; free physical = 265469 ; free virtual = 509832

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 238ed0e9e

Time (s): cpu = 00:03:53 ; elapsed = 00:02:59 . Memory (MB): peak = 5818.348 ; gain = 630.629 ; free physical = 265451 ; free virtual = 509813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=-0.497 | THS=-750.282|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 20722b8ef

Time (s): cpu = 00:04:56 ; elapsed = 00:03:15 . Memory (MB): peak = 5818.348 ; gain = 630.629 ; free physical = 265423 ; free virtual = 509785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 264fe54bd

Time (s): cpu = 00:04:56 ; elapsed = 00:03:15 . Memory (MB): peak = 5818.348 ; gain = 630.629 ; free physical = 265413 ; free virtual = 509776
Phase 2 Router Initialization | Checksum: 2a41dcb4c

Time (s): cpu = 00:04:56 ; elapsed = 00:03:15 . Memory (MB): peak = 5818.348 ; gain = 630.629 ; free physical = 265407 ; free virtual = 509771

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 62161
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 53550
  Number of Partially Routed Nets     = 8611
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cc805ac5

Time (s): cpu = 00:05:47 ; elapsed = 00:03:34 . Memory (MB): peak = 5824.348 ; gain = 636.629 ; free physical = 265348 ; free virtual = 509711
INFO: [Route 35-580] Design has 14 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out3_design_1_clk_wiz_0 |clk_out2_design_1_clk_wiz_0 |                                         design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_isr_reg[1]/D|
| clk_out3_design_1_clk_wiz_0 |clk_out2_design_1_clk_wiz_0 |                                         design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_isr_reg[0]/D|
| clk_out3_design_1_clk_wiz_0 |clk_out2_design_1_clk_wiz_0 |                                      design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_reg/D|
| clk_out3_design_1_clk_wiz_0 |clk_out2_design_1_clk_wiz_0 |                                            design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_reg/D|
| clk_out3_design_1_clk_wiz_0 |clk_out2_design_1_clk_wiz_0 |                                           design_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/isr_mask_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14939
 Number of Nodes with overlaps = 1756
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.022  | TNS=0.000  | WHS=-0.026 | THS=-0.040 |

Phase 4.1 Global Iteration 0 | Checksum: 1f31a3837

Time (s): cpu = 00:09:00 ; elapsed = 00:04:59 . Memory (MB): peak = 5824.348 ; gain = 636.629 ; free physical = 265348 ; free virtual = 509711

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.578 | TNS=-14.977| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20846958b

Time (s): cpu = 00:10:16 ; elapsed = 00:05:48 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265295 ; free virtual = 509659

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.354 | TNS=-8.435 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 14b9d03b4

Time (s): cpu = 00:10:44 ; elapsed = 00:06:14 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265254 ; free virtual = 509617

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.425 | TNS=-12.654| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 219c72439

Time (s): cpu = 00:10:57 ; elapsed = 00:06:26 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265270 ; free virtual = 509633
Phase 4 Rip-up And Reroute | Checksum: 219c72439

Time (s): cpu = 00:10:58 ; elapsed = 00:06:27 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265270 ; free virtual = 509634

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 250866fea

Time (s): cpu = 00:11:18 ; elapsed = 00:06:32 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265267 ; free virtual = 509631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.354 | TNS=-8.435 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 288b8177e

Time (s): cpu = 00:11:20 ; elapsed = 00:06:34 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265253 ; free virtual = 509617

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 288b8177e

Time (s): cpu = 00:11:21 ; elapsed = 00:06:34 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265253 ; free virtual = 509616
Phase 5 Delay and Skew Optimization | Checksum: 288b8177e

Time (s): cpu = 00:11:21 ; elapsed = 00:06:34 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265252 ; free virtual = 509616

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 296d0d3b5

Time (s): cpu = 00:11:37 ; elapsed = 00:06:39 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265247 ; free virtual = 509610
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.016 | TNS=-0.016 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2ec446740

Time (s): cpu = 00:11:37 ; elapsed = 00:06:39 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265246 ; free virtual = 509609
Phase 6 Post Hold Fix | Checksum: 2ec446740

Time (s): cpu = 00:11:37 ; elapsed = 00:06:39 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265246 ; free virtual = 509609

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.2145 %
  Global Horizontal Routing Utilization  = 2.73185 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 67.6056%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 75.3555%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 78.8462%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 91.3462%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X38Y420 -> INT_X38Y420

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 2d5e6fafd

Time (s): cpu = 00:11:39 ; elapsed = 00:06:40 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265239 ; free virtual = 509603

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2d5e6fafd

Time (s): cpu = 00:11:40 ; elapsed = 00:06:40 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265237 ; free virtual = 509600

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2d5e6fafd

Time (s): cpu = 00:11:44 ; elapsed = 00:06:45 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265237 ; free virtual = 509600

Phase 10 Leaf Clock Prog Delay Opt

Phase 10.1 Delay CleanUp

Phase 10.1.1 Update Timing
Phase 10.1.1 Update Timing | Checksum: 1a4c08883

Time (s): cpu = 00:12:41 ; elapsed = 00:07:01 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265109 ; free virtual = 509473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.014  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 10.1 Delay CleanUp | Checksum: 26b7c6f5f

Time (s): cpu = 00:12:42 ; elapsed = 00:07:02 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265117 ; free virtual = 509481

Phase 10.2 Hold Fix Iter

Phase 10.2.1 Update Timing
Phase 10.2.1 Update Timing | Checksum: 19d817051

Time (s): cpu = 00:13:13 ; elapsed = 00:07:12 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265119 ; free virtual = 509482
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.014  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 10.2 Hold Fix Iter | Checksum: 211ebafae

Time (s): cpu = 00:13:14 ; elapsed = 00:07:13 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265119 ; free virtual = 509482
Phase 10 Leaf Clock Prog Delay Opt | Checksum: 1a1f7a3a3

Time (s): cpu = 00:13:44 ; elapsed = 00:07:23 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265218 ; free virtual = 509581

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1a1f7a3a3

Time (s): cpu = 00:13:48 ; elapsed = 00:07:28 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265222 ; free virtual = 509586

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.014  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 12 Post Router Timing | Checksum: 19da3741f

Time (s): cpu = 00:14:30 ; elapsed = 00:07:36 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265208 ; free virtual = 509572
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1.4015e-11 .

Phase 13 Route finalize
Phase 13 Route finalize | Checksum: 19da3741f

Time (s): cpu = 00:14:30 ; elapsed = 00:07:36 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265208 ; free virtual = 509572
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:30 ; elapsed = 00:07:36 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265742 ; free virtual = 510106

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 49 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:44 ; elapsed = 00:07:46 . Memory (MB): peak = 5880.348 ; gain = 692.629 ; free physical = 265743 ; free virtual = 510106
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5880.348 ; gain = 0.000 ; free physical = 265744 ; free virtual = 510107
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 5880.348 ; gain = 0.000 ; free physical = 265593 ; free virtual = 510088
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.VNWRnXoNXm/temp/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 5880.352 ; gain = 0.004 ; free physical = 265698 ; free virtual = 510096
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 5888.367 ; gain = 8.016 ; free physical = 265679 ; free virtual = 510077
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.VNWRnXoNXm/temp/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 5888.367 ; gain = 0.000 ; free physical = 265681 ; free virtual = 510080
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
132 Infos, 50 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 5935.520 ; gain = 47.152 ; free physical = 265625 ; free virtual = 510034
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5935.520 ; gain = 0.000 ; free physical = 265589 ; free virtual = 510001
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/src_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hard_chan_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/enc_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/dec_ctrl_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/chan_ctrl_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: FECPL-1, FECPL-2, FECPL-3
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product output design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg multiplier stage design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product multiplier stage design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg multiplier stage design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg multiplier stage design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg multiplier stage design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg multiplier stage design_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U70/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U70/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage design_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U23/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U23/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U24/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U24/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U25/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U25/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U26/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U26/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U35/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U35/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U36/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U36/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U37/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U37/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U38/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U38/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U47/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U47/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U48/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U48/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U49/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U49/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U50/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U50/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U59/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U59/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U60/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U60/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U61/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U61/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U62/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U62/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U12/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U12/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U13/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U13/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U14/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U14/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U15/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U15/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U29/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U29/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U30/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U30/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U31/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U31/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U32/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U32/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U41/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U41/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U42/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U42/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U43/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U43/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U44/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U44/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U53/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U53/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U54/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U54/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U55/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U55/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U56/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage design_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U56/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC NSTD-1] Unspecified I/O Standard: 5 out of 25 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: done_flag, irq, error_flag, clk_dac0, and clk_adc0.
WARNING: [DRC RTSTAT-10] No routable loads: 111 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 67 listed).
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 5 out of 25 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: done_flag, irq, error_flag, clk_dac0, and clk_adc0.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 259 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 242 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:19 ; elapsed = 00:00:53 . Memory (MB): peak = 5935.523 ; gain = 0.004 ; free physical = 265595 ; free virtual = 510042
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 02:42:58 2019...
