
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /data/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'kdlin' on host 'correlator2.fnal.gov' (Linux_x86_64 version 3.10.0-957.21.3.el7.x86_64) on Tue Apr 13 14:16:05 CDT 2021
INFO: [HLS 200-10] On os "Scientific Linux release 7.9 (Nitrogen)"
INFO: [HLS 200-10] In directory '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening project '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening solution '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
***** EXPORT IP *****
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 14:16:29 2021...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1630.695 ; gain = 29.750 ; free physical = 75431 ; free virtual = 107468
Wrote  : </data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Wrote  : </data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Tue Apr 13 14:17:03 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Apr 13 14:17:04 2021] Launched synth_1...
Run output will be captured here: /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Tue Apr 13 14:17:04 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1628.730 ; gain = 28.754 ; free physical = 72955 ; free virtual = 106659
Command: synth_design -top bd_0_wrapper -part xcvu9p-flgb2104-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1686] The version limit for your license is '2021.04' and will not allow you to run Xilinx software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.910 ; gain = 172.715 ; free physical = 70788 ; free virtual = 104525
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-549-correlator2.fnal.gov/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-549-correlator2.fnal.gov/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2772.633 ; gain = 237.438 ; free physical = 70843 ; free virtual = 104581
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2775.598 ; gain = 240.402 ; free physical = 70889 ; free virtual = 104627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2775.598 ; gain = 240.402 ; free physical = 70889 ; free virtual = 104627
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2775.598 ; gain = 0.000 ; free physical = 70882 ; free virtual = 104619
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/myproject.xdc]
Finished Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/myproject.xdc]
Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.285 ; gain = 0.000 ; free physical = 70780 ; free virtual = 104517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2879.285 ; gain = 0.000 ; free physical = 70779 ; free virtual = 104517
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2879.285 ; gain = 344.090 ; free physical = 70867 ; free virtual = 104605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2879.285 ; gain = 344.090 ; free physical = 70867 ; free virtual = 104604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2879.285 ; gain = 344.090 ; free physical = 70867 ; free virtual = 104604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2879.285 ; gain = 344.090 ; free physical = 70866 ; free virtual = 104604
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2879.285 ; gain = 344.090 ; free physical = 70854 ; free virtual = 104594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:02:00 . Memory (MB): peak = 3234.676 ; gain = 699.480 ; free physical = 70232 ; free virtual = 104077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:02:00 . Memory (MB): peak = 3234.676 ; gain = 699.480 ; free physical = 70232 ; free virtual = 104077
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:02:00 . Memory (MB): peak = 3243.688 ; gain = 708.492 ; free physical = 70231 ; free virtual = 104075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 3258.566 ; gain = 723.371 ; free physical = 70227 ; free virtual = 104075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 3258.566 ; gain = 723.371 ; free physical = 70227 ; free virtual = 104075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 3258.566 ; gain = 723.371 ; free physical = 70227 ; free virtual = 104075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 3258.566 ; gain = 723.371 ; free physical = 70227 ; free virtual = 104075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 3258.566 ; gain = 723.371 ; free physical = 70227 ; free virtual = 104075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 3258.566 ; gain = 723.371 ; free physical = 70227 ; free virtual = 104075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   176|
|2     |  bd_0_i |bd_0   |   176|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:02:03 . Memory (MB): peak = 3258.566 ; gain = 723.371 ; free physical = 70227 ; free virtual = 104075
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:01:50 . Memory (MB): peak = 3258.566 ; gain = 619.684 ; free physical = 70254 ; free virtual = 104101
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:02:03 . Memory (MB): peak = 3258.570 ; gain = 723.371 ; free physical = 70254 ; free virtual = 104101
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.570 ; gain = 0.000 ; free physical = 70247 ; free virtual = 104095
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3326.949 ; gain = 0.000 ; free physical = 70234 ; free virtual = 104082
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:02:47 . Memory (MB): peak = 3326.949 ; gain = 1688.254 ; free physical = 70357 ; free virtual = 104205
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3326.949 ; gain = 0.000 ; free physical = 70357 ; free virtual = 104205
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 14:46:08 2021...
[Tue Apr 13 14:46:11 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:24:06 ; elapsed = 00:29:08 . Memory (MB): peak = 2397.371 ; gain = 0.000 ; free physical = 72206 ; free virtual = 106052
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-flgb2104-2-i
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-454] Reading design checkpoint '/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3010.602 ; gain = 0.000 ; free physical = 71112 ; free virtual = 105000
INFO: [Netlist 29-17] Analyzing 12104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/myproject.xdc]
Finished Parsing XDC File [/data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/verilog/myproject.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3466.777 ; gain = 0.000 ; free physical = 70643 ; free virtual = 104531
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 649 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 649 instances

open_run: Time (s): cpu = 00:01:00 ; elapsed = 00:01:31 . Memory (MB): peak = 3466.777 ; gain = 1069.406 ; free physical = 70643 ; free virtual = 104531
Running report: report_utilization -file ./report/myproject_utilization_synth.rpt
Contents of report file './report/myproject_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Tue Apr 13 14:47:44 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_utilization -file ./report/myproject_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pflgb2104-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs*                  | 110625 |     0 |   1182240 |  9.36 |
|   LUT as Logic             |  80417 |     0 |   1182240 |  6.80 |
|   LUT as Memory            |  30208 |     0 |    591840 |  5.10 |
|     LUT as Distributed RAM |      0 |     0 |           |       |
|     LUT as Shift Register  |  30208 |     0 |           |       |
| CLB Registers              | 101200 |     0 |   2364480 |  4.28 |
|   Register as Flip Flop    | 101200 |     0 |   2364480 |  4.28 |
|   Register as Latch        |      0 |     0 |   2364480 |  0.00 |
| CARRY8                     |   1671 |     0 |    147780 |  1.13 |
| F7 Muxes                   |   8320 |     0 |    591120 |  1.41 |
| F8 Muxes                   |   1464 |     0 |    295560 |  0.50 |
| F9 Muxes                   |      0 |     0 |    147780 |  0.00 |
+----------------------------+--------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 9242  |          Yes |         Set |            - |
| 91958 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 181.5 |     0 |      2160 |  8.40 |
|   RAMB36/FIFO*    |     2 |     0 |      2160 |  0.09 |
|     RAMB36E2 only |     2 |       |           |       |
|   RAMB18          |   359 |     0 |      4320 |  8.31 |
|     RAMB18E2 only |   359 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  649 |     0 |      6840 |  9.49 |
|   DSP48E2 only |  649 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       702 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 91958 |            Register |
| LUT5     | 26724 |                 CLB |
| SRLC32E  | 23040 |                 CLB |
| LUT6     | 20960 |                 CLB |
| LUT2     | 20046 |                 CLB |
| LUT3     | 17862 |                 CLB |
| LUT4     | 12661 |                 CLB |
| FDSE     |  9242 |            Register |
| MUXF7    |  8320 |                 CLB |
| SRL16E   |  7168 |                 CLB |
| LUT1     |  2494 |                 CLB |
| CARRY8   |  1671 |                 CLB |
| MUXF8    |  1464 |                 CLB |
| DSP48E2  |   649 |          Arithmetic |
| RAMB18E2 |   359 |           Block Ram |
| RAMB36E2 |     2 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



Running report: report_timing_summary -file ./report/myproject_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:02:35 ; elapsed = 00:02:23 . Memory (MB): peak = 5845.430 ; gain = 2378.652 ; free physical = 69142 ; free virtual = 103183
Contents of report file './report/myproject_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date              : Tue Apr 13 14:50:07 2021
| Host              : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -file ./report/myproject_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : I
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 61 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 144 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.302        0.000                      0               279781        0.066        0.000                      0               279781        1.958        0.000                       0                132158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.302        0.000                      0               279781        0.066        0.000                      0               279781        1.958        0.000                       0                132158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U680/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.548ns (12.539%)  route 3.822ns (87.461%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134861, unset)       0.000     0.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/ap_CS_fsm_reg[3]/Q
                         net (fo=136, unplaced)       0.194     0.271    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/w7_V_U/conv_2d_cl_array_array_ap_fixed_64u_config7_s_w7_V_rom_U/tmp_data_0_V_22132_reg_11576_reg[0]_0[0]
                         LUT3 (Prop_LUT3_I1_O)        0.053     0.324 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/w7_V_U/conv_2d_cl_array_array_ap_fixed_64u_config7_s_w7_V_rom_U/w_index134_reg_11565[7]_i_2/O
                         net (fo=1067, unplaced)      0.336     0.660    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U679/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/ap_phi_mux_w_index134_phi_fu_11569_p41
                         LUT3 (Prop_LUT3_I1_O)        0.038     0.698 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U679/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/q0_reg_0_i_9/O
                         net (fo=772, unplaced)       0.329     1.027    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_476__0[0]
                         LUT4 (Prop_LUT4_I3_O)        0.038     1.065 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_727__1/O
                         net (fo=4, unplaced)         0.210     1.275    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_727__1_n_3
                         LUT5 (Prop_LUT5_I0_O)        0.038     1.313 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_1655/O
                         net (fo=33, unplaced)        0.258     1.571    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/w_index134_reg_11565_reg[2]_30
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.609 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_1225__0/O
                         net (fo=33, unplaced)        0.258     1.867    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/w_index_reg_25060_reg[3]_26
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.905 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_719__0/O
                         net (fo=33, unplaced)        0.258     2.163    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/w_index_reg_25060_reg[3]_23
                         LUT4 (Prop_LUT4_I0_O)        0.038     2.201 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_305__1/O
                         net (fo=33, unplaced)        0.258     2.459    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_722__0_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.497 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_94__2/O
                         net (fo=33, unplaced)        0.258     2.755    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_305__1_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     2.793 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_87__2/O
                         net (fo=33, unplaced)        0.258     3.051    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_278__0_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     3.089 f  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_18__1/O
                         net (fo=33, unplaced)        0.258     3.347    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_92__3_0
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.385 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U681/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_23__0/O
                         net (fo=23, unplaced)        0.249     3.634    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U680/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/DSP_A_B_DATA_INST_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     3.672 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U680/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p_i_1/O
                         net (fo=960, unplaced)       0.698     4.370    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U680/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/A[28]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U680/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134861, unset)       0.000     5.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U680/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U680/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[28])
                                                     -0.292     4.673    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/myproject_mul_mul_16s_16s_26_1_1_U680/myproject_mul_mul_16s_16s_26_1_1_DSP48_0_U/p/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.673    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config11_U0/acc_0_V_reg_45762_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.037ns (33.333%)  route 0.074ns (66.667%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134861, unset)       0.000     0.000    bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config11_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config11_U0/acc_0_V_reg_45762_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.037     0.037 r  bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config11_U0/acc_0_V_reg_45762_reg[13]/Q
                         net (fo=1, unplaced)         0.074     0.111    bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/in[13]
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134861, unset)       0.000     0.000    bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32/CLK
                         clock pessimism              0.000     0.000    
                         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.045     0.045    bd_0_i/hls_inst/inst/layer11_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/SRL_SIG_reg[63][13]_srl32
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431                bd_0_i/hls_inst/inst/layer20_out_V_data_15_V_U/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/w7_V_U/conv_2d_cl_array_array_ap_fixed_64u_config7_s_w7_V_rom_U/q0_reg_14/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958                bd_0_i/hls_inst/inst/conv_2d_cl_array_array_ap_fixed_64u_config7_U0/w7_V_U/conv_2d_cl_array_array_ap_fixed_64u_config7_s_w7_V_rom_U/q0_reg_14/CLKARDCLK




HLS EXTRACTION: calculating BRAM count: (359 bram18) + 2 * (2 bram36)
HLS EXTRACTION: synth area_totals:  0 1182240 2364480 6840 4320 {0 } 960
HLS EXTRACTION: synth area_current: 0 110625 101200 649 363 0 30208 0 0 960
HLS EXTRACTION: generated /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/report/verilog/myproject_export.xml


Implementation tool: Xilinx Vivado v.2019.2.1
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Tue Apr 13 14:50:07 CDT 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         110625
FF:          101200
DSP:            649
BRAM:           363
SRL:          30208
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    4.698
Timing met

HLS EXTRACTION: generated /data/kdlin/latency_models/hls4ml-streaming/kernel_window/model32_tclk_10k_rsrc/myproject_prj/solution1/impl/report/verilog/myproject_export.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 14:50:07 2021...
***** EXPORT IP COMPLETED IN 0h34m3s *****
INFO: [Common 17-206] Exiting vivado_hls at Tue Apr 13 14:50:11 2021...
