Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\ise\ipcore_dir\clk_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <xilinx> of entity <clk_gen>.
Parsing VHDL file "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\ise\ipcore_dir\clk_gen\example_design\clk_gen_exdes.vhd" into library work
Parsing entity <clk_gen_exdes>.
Parsing architecture <xilinx> of entity <clk_gen_exdes>.
Parsing VHDL file "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\wb_shim.vhd" into library work
Parsing entity <wb_shim>.
Parsing architecture <Behavioral> of entity <wb_shim>.
Parsing VHDL file "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi_slave.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <rtl> of entity <spi_slave>.
WARNING:HDLCompiler:957 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi_slave.vhd" Line 361: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi_slave.vhd" Line 369: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi_slave.vhd" Line 378: Case choice must be a locally static expression
Parsing VHDL file "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi2wishbone.vhd" into library work
Parsing entity <spi2wishbone>.
Parsing architecture <Behavioral> of entity <spi2wishbone>.
Parsing VHDL file "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\ise\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <clk_gen> (architecture <xilinx>) from library <work>.

Elaborating entity <spi2wishbone> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <spi_slave> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_shim> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\wb_shim.vhd" Line 110. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\ise\top.vhd".
        N = 32
        CPOL = '0'
        CPHA = '0'
        ADDR_WIDTH = 32
        ADDR = "00000000000000000000000000000000"
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\ise\ipcore_dir\clk_gen.vhd".
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <spi2wishbone>.
    Related source file is "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi2wishbone.vhd".
        N = 32
        CPOL = '0'
        CPHA = '0'
        ADDR_WIDTH = 32
        ADDR = "00000000000000000000000000000000"
INFO:Xst:3210 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi2wishbone.vhd" line 78: Output port <do_o> of the instance <spi_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi2wishbone.vhd" line 78: Output port <state_dbg_o> of the instance <spi_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi2wishbone.vhd" line 78: Output port <sh_reg_dbg_o> of the instance <spi_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi2wishbone.vhd" line 78: Output port <wr_ack_o> of the instance <spi_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi2wishbone.vhd" line 78: Output port <do_valid_o> of the instance <spi_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi2wishbone.vhd" line 78: Output port <do_transfer_o> of the instance <spi_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi2wishbone.vhd" line 78: Output port <wren_o> of the instance <spi_slave_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi2wishbone.vhd" line 78: Output port <rx_bit_next_o> of the instance <spi_slave_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <spi2wishbone> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\spi_slave.vhd".
        N = 32
        CPOL = '0'
        CPHA = '0'
        PREFETCH = 3
    Found 1-bit register for signal <preload_miso>.
    Found 6-bit register for signal <state_reg>.
    Found 1-bit register for signal <do_valid_B>.
    Found 1-bit register for signal <do_valid_C>.
    Found 1-bit register for signal <do_valid_D>.
    Found 1-bit register for signal <do_valid_o_reg>.
    Found 1-bit register for signal <di_req_o_A>.
    Found 1-bit register for signal <di_req_o_B>.
    Found 1-bit register for signal <di_req_o_C>.
    Found 1-bit register for signal <di_req_o_D>.
    Found 1-bit register for signal <di_req_o_reg>.
    Found 32-bit register for signal <di_reg>.
    Found 1-bit register for signal <wren>.
    Found 32-bit register for signal <sh_reg>.
    Found 32-bit register for signal <do_buffer_reg>.
    Found 1-bit register for signal <do_transfer_reg>.
    Found 1-bit register for signal <di_req_reg>.
    Found 1-bit register for signal <wr_ack_reg>.
    Found 1-bit register for signal <tx_bit_reg>.
    Found 1-bit register for signal <do_valid_A>.
    Found 6-bit subtractor for signal <GND_15_o_GND_15_o_sub_6_OUT<5:0>> created at line 376.
    Found 6-bit comparator greater for signal <state_reg[5]_GND_15_o_LessThan_9_o> created at line 369
    Found 6-bit comparator greater for signal <GND_15_o_state_reg[5]_LessThan_10_o> created at line 369
    Found 6-bit comparator greater for signal <state_reg[5]_GND_15_o_LessThan_11_o> created at line 378
    Found 6-bit comparator greater for signal <GND_15_o_state_reg[5]_LessThan_12_o> created at line 378
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 118 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <wb_shim>.
    Related source file is "C:\Users\bwiec\Documents\cert_projects\rpi\spi2wishbone\src\wb_shim.vhd".
        N = 32
        ADDR_WIDTH = 32
        ADDR = "00000000000000000000000000000000"
WARNING:Xst:647 - Input <spi_do_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_wr_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_do_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_cyc_o>.
    Found 1-bit register for signal <wb_stb_o>.
    Found 1-bit register for signal <spi_wren_o>.
    Found 32-bit register for signal <spi_di_o>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wb_shim> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit subtractor                                      : 1
# Registers                                            : 25
 1-bit register                                        : 20
 32-bit register                                       : 4
 6-bit register                                        : 1
# Comparators                                          : 4
 6-bit comparator greater                              : 4
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 34
 32-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <wb_cyc_o> in Unit <wb_shim_inst> is equivalent to the following FF/Latch, which will be removed : <wb_stb_o> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit subtractor                                      : 1
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 4
 6-bit comparator greater                              : 4
# Multiplexers                                         : 71
 1-bit 2-to-1 multiplexer                              : 65
 32-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <wb_cyc_o> in Unit <wb_shim> is equivalent to the following FF/Latch, which will be removed : <wb_stb_o> 

Optimizing unit <top> ...

Optimizing unit <wb_shim> ...

Optimizing unit <spi_slave> ...
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_buffer_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_valid_D> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_valid_C> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_valid_B> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_valid_A> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_transfer_reg> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <spi2wishbone_inst/spi_slave_inst/do_valid_o_reg> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 3.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <spi2wishbone_inst/spi_slave_inst/di_req_o_D>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 113
 Flip-Flops                                            : 113
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 87
#      GND                         : 1
#      LUT3                        : 39
#      LUT4                        : 4
#      LUT5                        : 2
#      LUT6                        : 40
#      VCC                         : 1
# FlipFlops/Latches                : 114
#      FD                          : 41
#      FD_1                        : 1
#      FDC                         : 6
#      FDE                         : 65
#      FDP_1                       : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 75
#      IBUF                        : 36
#      IBUFG                       : 1
#      OBUF                        : 38
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             114  out of  11440     0%  
 Number of Slice LUTs:                   86  out of   5720     1%  
    Number used as Logic:                85  out of   5720     1%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    120
   Number with an unused Flip Flop:       6  out of    120     5%  
   Number with an unused LUT:            34  out of    120    28%  
   Number of fully used LUT-FF pairs:    80  out of    120    66%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          76
 Number of bonded IOBs:                  76  out of    102    74%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | DCM_SP:CLKFX           | 73    |
spi_sck                            | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.489ns (Maximum Frequency: 182.183MHz)
   Minimum input arrival time before clock: 3.092ns
   Maximum output required time after clock: 4.610ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 5.442ns (frequency: 183.772MHz)
  Total number of paths / destination ports: 142 / 136
-------------------------------------------------------------------------
Delay:               2.177ns (Levels of Logic = 1)
  Source:            spi2wishbone_inst/wb_shim_inst/spi_wren_o (FF)
  Destination:       spi2wishbone_inst/wb_shim_inst/spi_wren_o (FF)
  Source Clock:      clk50 rising 2.5X
  Destination Clock: clk50 rising 2.5X

  Data Path: spi2wishbone_inst/wb_shim_inst/spi_wren_o to spi2wishbone_inst/wb_shim_inst/spi_wren_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              34   0.447   1.425  spi2wishbone_inst/wb_shim_inst/spi_wren_o (spi2wishbone_inst/wb_shim_inst/spi_wren_o)
     LUT4:I2->O            1   0.203   0.000  spi2wishbone_inst/wb_shim_inst/spi_wren_o_rstpot1 (spi2wishbone_inst/wb_shim_inst/spi_wren_o_rstpot1)
     FD:D                      0.102          spi2wishbone_inst/wb_shim_inst/spi_wren_o
    ----------------------------------------
    Total                      2.177ns (0.752ns logic, 1.425ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'spi_sck'
  Clock period: 5.489ns (frequency: 182.183MHz)
  Total number of paths / destination ports: 689 / 41
-------------------------------------------------------------------------
Delay:               2.744ns (Levels of Logic = 2)
  Source:            spi2wishbone_inst/spi_slave_inst/state_reg_4 (FF)
  Destination:       spi2wishbone_inst/spi_slave_inst/tx_bit_reg (FF)
  Source Clock:      spi_sck rising
  Destination Clock: spi_sck falling

  Data Path: spi2wishbone_inst/spi_slave_inst/state_reg_4 to spi2wishbone_inst/spi_slave_inst/tx_bit_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.104  spi2wishbone_inst/spi_slave_inst/state_reg_4 (spi2wishbone_inst/spi_slave_inst/state_reg_4)
     LUT4:I0->O            4   0.203   0.684  spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>21 (spi2wishbone_inst/spi_slave_inst/tx_bit_next<31>2)
     LUT6:I5->O            1   0.205   0.000  spi2wishbone_inst/spi_slave_inst/tx_bit_next<31> (spi2wishbone_inst/spi_slave_inst/tx_bit_next)
     FD_1:D                    0.102          spi2wishbone_inst/spi_slave_inst/tx_bit_reg
    ----------------------------------------
    Total                      2.744ns (0.957ns logic, 1.788ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 69 / 35
-------------------------------------------------------------------------
Offset:              3.092ns (Levels of Logic = 2)
  Source:            wb_rst (PAD)
  Destination:       spi2wishbone_inst/wb_shim_inst/spi_di_o_31 (FF)
  Destination Clock: clk50 rising 2.5X

  Data Path: wb_rst to spi2wishbone_inst/wb_shim_inst/spi_di_o_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.563  wb_rst_IBUF (wb_rst_IBUF)
     LUT4:I1->O            1   0.205   0.000  spi2wishbone_inst/wb_shim_inst/spi_wren_o_rstpot1 (spi2wishbone_inst/wb_shim_inst/spi_wren_o_rstpot1)
     FD:D                      0.102          spi2wishbone_inst/wb_shim_inst/spi_wren_o
    ----------------------------------------
    Total                      3.092ns (1.529ns logic, 1.563ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'spi_sck'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.454ns (Levels of Logic = 1)
  Source:            spi_ss (PAD)
  Destination:       spi2wishbone_inst/spi_slave_inst/state_reg_5 (FF)
  Destination Clock: spi_sck rising

  Data Path: spi_ss to spi2wishbone_inst/spi_slave_inst/state_reg_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  spi_ss_IBUF (spi_ss_IBUF)
     FDC:CLR                   0.430          spi2wishbone_inst/spi_slave_inst/state_reg_0
    ----------------------------------------
    Total                      2.454ns (1.652ns logic, 0.802ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'spi_sck'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.610ns (Levels of Logic = 2)
  Source:            spi2wishbone_inst/spi_slave_inst/preload_miso (FF)
  Destination:       spi_miso (PAD)
  Source Clock:      spi_sck falling

  Data Path: spi2wishbone_inst/spi_slave_inst/preload_miso to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            1   0.447   0.808  spi2wishbone_inst/spi_slave_inst/preload_miso (spi2wishbone_inst/spi_slave_inst/preload_miso)
     LUT3:I0->O            1   0.205   0.579  spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11 (spi_miso_OBUF)
     OBUF:I->O                 2.571          spi_miso_OBUF (spi_miso)
    ----------------------------------------
    Total                      4.610ns (3.223ns logic, 1.387ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            spi2wishbone_inst/spi_slave_inst/di_reg_31 (FF)
  Destination:       spi_miso (PAD)
  Source Clock:      clk50 rising 2.5X

  Data Path: spi2wishbone_inst/spi_slave_inst/di_reg_31 to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.617  spi2wishbone_inst/spi_slave_inst/di_reg_31 (spi2wishbone_inst/spi_slave_inst/di_reg_31)
     LUT3:I2->O            1   0.205   0.579  spi2wishbone_inst/spi_slave_inst/Mmux_spi_miso_o11 (spi_miso_OBUF)
     OBUF:I->O                 2.571          spi_miso_OBUF (spi_miso)
    ----------------------------------------
    Total                      4.419ns (3.223ns logic, 1.196ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    2.177|         |         |         |
spi_sck        |    1.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spi_sck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    3.166|         |    2.552|         |
spi_sck        |    4.227|         |    2.744|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.24 secs
 
--> 

Total memory usage is 259344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :   10 (   0 filtered)

