

================================================================
== Vivado HLS Report for 'my_ip_hls'
================================================================
* Date:           Fri Feb 15 17:22:32 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        my_ip_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     112|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     120|
|Register         |        -|      -|     130|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     130|     232|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |MasterOut_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |MasterOut_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |MasterOut_V_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |MasterOut_V_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |MasterOut_V_strb_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |MasterOut_V_strb_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state1_pp0_stage0_iter0     |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io                   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                   |    and   |      0|  0|   8|           1|           1|
    |tmp_nbreadreq_fu_42_p5               |    and   |      0|  0|   8|           1|           0|
    |MasterOut_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |MasterOut_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |MasterOut_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state3_pp0_stage0_iter2     |    or    |      0|  0|   8|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 112|          17|          13|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |MasterOut_TDATA_blk_n          |   9|          2|    1|          2|
    |MasterOut_V_data_V_1_data_out  |   9|          2|   32|         64|
    |MasterOut_V_data_V_1_state     |  15|          3|    2|          6|
    |MasterOut_V_last_V_1_data_out  |   9|          2|    1|          2|
    |MasterOut_V_last_V_1_state     |  15|          3|    2|          6|
    |MasterOut_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |MasterOut_V_strb_V_1_state     |  15|          3|    2|          6|
    |ap_NS_iter1_fsm                |  15|          3|    2|          6|
    |ap_NS_iter2_fsm                |  15|          3|    2|          6|
    |slaveIn_TDATA_blk_n            |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 120|         25|   49|        108|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |MasterOut_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |MasterOut_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |MasterOut_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |MasterOut_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |MasterOut_V_data_V_1_state      |   2|   0|    2|          0|
    |MasterOut_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |MasterOut_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |MasterOut_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |MasterOut_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |MasterOut_V_last_V_1_state      |   2|   0|    2|          0|
    |MasterOut_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |MasterOut_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |MasterOut_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |MasterOut_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |MasterOut_V_strb_V_1_state      |   2|   0|    2|          0|
    |ap_CS_iter0_fsm                 |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                 |   2|   0|    2|          0|
    |ap_CS_iter2_fsm                 |   2|   0|    2|          0|
    |ap_reg_pp0_iter1_tmp_reg_89     |   1|   0|    1|          0|
    |tmp_data_V_reg_93               |  32|   0|   32|          0|
    |tmp_last_V_reg_103              |   1|   0|    1|          0|
    |tmp_reg_89                      |   1|   0|    1|          0|
    |tmp_strb_V_reg_98               |   4|   0|    4|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 130|   0|  130|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+------------------+-----+-----+--------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none |      my_ip_hls     | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |      my_ip_hls     | return value |
|slaveIn_TDATA     |  in |   32|     axis     |  slaveIn_V_data_V  |    pointer   |
|slaveIn_TVALID    |  in |    1|     axis     |  slaveIn_V_last_V  |    pointer   |
|slaveIn_TREADY    | out |    1|     axis     |  slaveIn_V_last_V  |    pointer   |
|slaveIn_TLAST     |  in |    1|     axis     |  slaveIn_V_last_V  |    pointer   |
|slaveIn_TSTRB     |  in |    4|     axis     |  slaveIn_V_strb_V  |    pointer   |
|MasterOut_TDATA   | out |   32|     axis     | MasterOut_V_data_V |    pointer   |
|MasterOut_TVALID  | out |    1|     axis     | MasterOut_V_last_V |    pointer   |
|MasterOut_TREADY  |  in |    1|     axis     | MasterOut_V_last_V |    pointer   |
|MasterOut_TLAST   | out |    1|     axis     | MasterOut_V_last_V |    pointer   |
|MasterOut_TSTRB   | out |    4|     axis     | MasterOut_V_strb_V |    pointer   |
+------------------+-----+-----+--------------+--------------------+--------------+

