{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1568080210348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1568080210349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 22:50:10 2019 " "Processing started: Mon Sep 09 22:50:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1568080210349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1568080210349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema1 -c problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1568080210349 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1568080210735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/problema1.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/problema1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1 " "Found entity 1: Problema1" {  } { { "Problema1/synthesis/Problema1.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/Problema1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_irq_mapper " "Found entity 1: Problema1_irq_mapper" {  } { { "Problema1/synthesis/submodules/Problema1_irq_mapper.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210820 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_rsp_xbar_mux " "Found entity 1: Problema1_rsp_xbar_mux" {  } { { "Problema1/synthesis/submodules/Problema1_rsp_xbar_mux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_rsp_xbar_demux " "Found entity 1: Problema1_rsp_xbar_demux" {  } { { "Problema1/synthesis/submodules/Problema1_rsp_xbar_demux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_cmd_xbar_mux " "Found entity 1: Problema1_cmd_xbar_mux" {  } { { "Problema1/synthesis/submodules/Problema1_cmd_xbar_mux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_cmd_xbar_demux " "Found entity 1: Problema1_cmd_xbar_demux" {  } { { "Problema1/synthesis/submodules/Problema1_cmd_xbar_demux.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Problema1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Problema1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Problema1_id_router.sv(48) " "Verilog HDL Declaration information at Problema1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568080210850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Problema1_id_router.sv(49) " "Verilog HDL Declaration information at Problema1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568080210850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/problema1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_id_router_default_decode " "Found entity 1: Problema1_id_router_default_decode" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210851 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_id_router " "Found entity 2: Problema1_id_router" {  } { { "Problema1/synthesis/submodules/Problema1_id_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Problema1_addr_router.sv(48) " "Verilog HDL Declaration information at Problema1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568080210854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Problema1_addr_router.sv(49) " "Verilog HDL Declaration information at Problema1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1568080210854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file problema1/synthesis/submodules/problema1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_addr_router_default_decode " "Found entity 1: Problema1_addr_router_default_decode" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210855 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_addr_router " "Found entity 2: Problema1_addr_router" {  } { { "Problema1/synthesis/submodules/Problema1_addr_router.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Problema1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Problema1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Problema1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Problema1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Problema1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Problema1/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect " "Found entity 1: Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Problema1/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/top.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Problema1/synthesis/submodules/top.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/object.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/object.v" { { "Info" "ISGN_ENTITY_NAME" "1 object " "Found entity 1: object" {  } { { "Problema1/synthesis/submodules/object.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/object.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/ball.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "Problema1/synthesis/submodules/ball.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file problema1/synthesis/submodules/problema1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_jtag_uart_0_sim_scfifo_w " "Found entity 1: Problema1_jtag_uart_0_sim_scfifo_w" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210913 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_jtag_uart_0_scfifo_w " "Found entity 2: Problema1_jtag_uart_0_scfifo_w" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210913 ""} { "Info" "ISGN_ENTITY_NAME" "3 Problema1_jtag_uart_0_sim_scfifo_r " "Found entity 3: Problema1_jtag_uart_0_sim_scfifo_r" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210913 ""} { "Info" "ISGN_ENTITY_NAME" "4 Problema1_jtag_uart_0_scfifo_r " "Found entity 4: Problema1_jtag_uart_0_scfifo_r" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210913 ""} { "Info" "ISGN_ENTITY_NAME" "5 Problema1_jtag_uart_0 " "Found entity 5: Problema1_jtag_uart_0" {  } { { "Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/lcd_controll.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/lcd_controll.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controll " "Found entity 1: LCD_Controll" {  } { { "Problema1/synthesis/submodules/LCD_Controll.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/LCD_Controll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_onchip_memory2_0 " "Found entity 1: Problema1_onchip_memory2_0" {  } { { "Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_botoes.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_botoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_Botoes " "Found entity 1: Problema1_Botoes" {  } { { "Problema1/synthesis/submodules/Problema1_Botoes.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_Botoes.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_register_bank_a_module " "Found entity 1: Problema1_nios2_qsys_0_register_bank_a_module" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "2 Problema1_nios2_qsys_0_register_bank_b_module " "Found entity 2: Problema1_nios2_qsys_0_register_bank_b_module" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "3 Problema1_nios2_qsys_0_nios2_oci_debug " "Found entity 3: Problema1_nios2_qsys_0_nios2_oci_debug" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "4 Problema1_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: Problema1_nios2_qsys_0_ociram_sp_ram_module" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "5 Problema1_nios2_qsys_0_nios2_ocimem " "Found entity 5: Problema1_nios2_qsys_0_nios2_ocimem" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "6 Problema1_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: Problema1_nios2_qsys_0_nios2_avalon_reg" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "7 Problema1_nios2_qsys_0_nios2_oci_break " "Found entity 7: Problema1_nios2_qsys_0_nios2_oci_break" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "8 Problema1_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: Problema1_nios2_qsys_0_nios2_oci_xbrk" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "9 Problema1_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: Problema1_nios2_qsys_0_nios2_oci_dbrk" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "10 Problema1_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: Problema1_nios2_qsys_0_nios2_oci_itrace" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "11 Problema1_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: Problema1_nios2_qsys_0_nios2_oci_td_mode" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "12 Problema1_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: Problema1_nios2_qsys_0_nios2_oci_dtrace" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "13 Problema1_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: Problema1_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "14 Problema1_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: Problema1_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "15 Problema1_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: Problema1_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "16 Problema1_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: Problema1_nios2_qsys_0_nios2_oci_fifo" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "17 Problema1_nios2_qsys_0_nios2_oci_pib " "Found entity 17: Problema1_nios2_qsys_0_nios2_oci_pib" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "18 Problema1_nios2_qsys_0_nios2_oci_im " "Found entity 18: Problema1_nios2_qsys_0_nios2_oci_im" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "19 Problema1_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: Problema1_nios2_qsys_0_nios2_performance_monitors" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "20 Problema1_nios2_qsys_0_nios2_oci " "Found entity 20: Problema1_nios2_qsys_0_nios2_oci" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""} { "Info" "ISGN_ENTITY_NAME" "21 Problema1_nios2_qsys_0 " "Found entity 21: Problema1_nios2_qsys_0" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_tck" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: Problema1_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_oci_test_bench " "Found entity 1: Problema1_nios2_qsys_0_oci_test_bench" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1/synthesis/submodules/problema1_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file problema1/synthesis/submodules/problema1_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1_nios2_qsys_0_test_bench " "Found entity 1: Problema1_nios2_qsys_0_test_bench" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1568080210963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1568080210963 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_ative vga640x480.v(38) " "Verilog HDL Implicit Net warning at vga640x480.v(38): created implicit net for \"out_ative\"" {  } { { "Problema1/synthesis/submodules/vga640x480.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/vga640x480.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1568080210964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568080210973 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568080210974 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568080210974 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Problema1_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at Problema1_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/Problema1_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1568080210977 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out_left_score ball.v(55) " "Verilog HDL Procedural Assignment error at ball.v(55): object \"out_left_score\" on left-hand side of assignment must have a variable data type" {  } { { "Problema1/synthesis/submodules/ball.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/ball.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1568080210982 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out_right_score ball.v(56) " "Verilog HDL Procedural Assignment error at ball.v(56): object \"out_right_score\" on left-hand side of assignment must have a variable data type" {  } { { "Problema1/synthesis/submodules/ball.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/ball.v" 56 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1568080210982 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out_right_score ball.v(63) " "Verilog HDL Procedural Assignment error at ball.v(63): object \"out_right_score\" on left-hand side of assignment must have a variable data type" {  } { { "Problema1/synthesis/submodules/ball.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/ball.v" 63 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1568080210982 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out_left_score ball.v(81) " "Verilog HDL Procedural Assignment error at ball.v(81): object \"out_left_score\" on left-hand side of assignment must have a variable data type" {  } { { "Problema1/synthesis/submodules/ball.v" "" { Text "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/Problema1/synthesis/submodules/ball.v" 81 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1568080210982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/output_files/problema1.map.smsg " "Generated suppressed messages file C:/Users/iagom/Documents/Repositorios/TEC499-2019.1/Problema3/Microarquitetura/output_files/problema1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1568080211036 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1568080211116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 09 22:50:11 2019 " "Processing ended: Mon Sep 09 22:50:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1568080211116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1568080211116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1568080211116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568080211116 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1568080211712 ""}
