--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DDS.twx DDS.ncd -o DDS.twr DDS.pcf -ucf DDS.ucf

Design file:              DDS.ncd
Physical constraint file: DDS.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1345 paths analyzed, 304 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.981ns.
--------------------------------------------------------------------------------

Paths for end point SS_Driver1/SegmentDrivers_0 (SLICE_X81Y78.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SS_Driver1/Count_16 (FF)
  Destination:          SS_Driver1/SegmentDrivers_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.629 - 0.613)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SS_Driver1/Count_16 to SS_Driver1/SegmentDrivers_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y97.AQ      Tcko                  0.393   SS_Driver1/Count<16>
                                                       SS_Driver1/Count_16
    SLICE_X67Y96.A2      net (fanout=2)        0.596   SS_Driver1/Count<16>
    SLICE_X67Y96.A       Tilo                  0.097   SS_Driver1/out
                                                       SS_Driver1/out1
    SLICE_X68Y95.A1      net (fanout=1)        0.604   SS_Driver1/out
    SLICE_X68Y95.A       Tilo                  0.097   PWM<7>
                                                       SS_Driver1/out4
    SLICE_X81Y78.CE      net (fanout=1)        1.025   SS_Driver1/Count[16]_reduce_and_4_o
    SLICE_X81Y78.CLK     Tceck                 0.150   SS_Driver1/SegmentDrivers<3>
                                                       SS_Driver1/SegmentDrivers_0
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.737ns logic, 2.225ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SS_Driver1/Count_15 (FF)
  Destination:          SS_Driver1/SegmentDrivers_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.629 - 0.613)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SS_Driver1/Count_15 to SS_Driver1/SegmentDrivers_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y96.DQ      Tcko                  0.393   SS_Driver1/Count<15>
                                                       SS_Driver1/Count_15
    SLICE_X67Y96.A1      net (fanout=2)        0.500   SS_Driver1/Count<15>
    SLICE_X67Y96.A       Tilo                  0.097   SS_Driver1/out
                                                       SS_Driver1/out1
    SLICE_X68Y95.A1      net (fanout=1)        0.604   SS_Driver1/out
    SLICE_X68Y95.A       Tilo                  0.097   PWM<7>
                                                       SS_Driver1/out4
    SLICE_X81Y78.CE      net (fanout=1)        1.025   SS_Driver1/Count[16]_reduce_and_4_o
    SLICE_X81Y78.CLK     Tceck                 0.150   SS_Driver1/SegmentDrivers<3>
                                                       SS_Driver1/SegmentDrivers_0
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.737ns logic, 2.129ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AUD1/PWMcount_3 (FF)
  Destination:          SS_Driver1/SegmentDrivers_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.629 - 0.613)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AUD1/PWMcount_3 to SS_Driver1/SegmentDrivers_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y94.DQ      Tcko                  0.341   AUD1/PWMcount<3>
                                                       AUD1/PWMcount_3
    SLICE_X62Y94.A1      net (fanout=8)        0.676   AUD1/PWMcount<3>
    SLICE_X62Y94.A       Tilo                  0.097   SS_Driver1/out1
                                                       SS_Driver1/out2
    SLICE_X68Y95.A5      net (fanout=1)        0.414   SS_Driver1/out1
    SLICE_X68Y95.A       Tilo                  0.097   PWM<7>
                                                       SS_Driver1/out4
    SLICE_X81Y78.CE      net (fanout=1)        1.025   SS_Driver1/Count[16]_reduce_and_4_o
    SLICE_X81Y78.CLK     Tceck                 0.150   SS_Driver1/SegmentDrivers<3>
                                                       SS_Driver1/SegmentDrivers_0
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.685ns logic, 2.115ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point SS_Driver1/SegmentDrivers_1 (SLICE_X81Y78.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SS_Driver1/Count_16 (FF)
  Destination:          SS_Driver1/SegmentDrivers_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.629 - 0.613)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SS_Driver1/Count_16 to SS_Driver1/SegmentDrivers_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y97.AQ      Tcko                  0.393   SS_Driver1/Count<16>
                                                       SS_Driver1/Count_16
    SLICE_X67Y96.A2      net (fanout=2)        0.596   SS_Driver1/Count<16>
    SLICE_X67Y96.A       Tilo                  0.097   SS_Driver1/out
                                                       SS_Driver1/out1
    SLICE_X68Y95.A1      net (fanout=1)        0.604   SS_Driver1/out
    SLICE_X68Y95.A       Tilo                  0.097   PWM<7>
                                                       SS_Driver1/out4
    SLICE_X81Y78.CE      net (fanout=1)        1.025   SS_Driver1/Count[16]_reduce_and_4_o
    SLICE_X81Y78.CLK     Tceck                 0.150   SS_Driver1/SegmentDrivers<3>
                                                       SS_Driver1/SegmentDrivers_1
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.737ns logic, 2.225ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SS_Driver1/Count_15 (FF)
  Destination:          SS_Driver1/SegmentDrivers_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.629 - 0.613)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SS_Driver1/Count_15 to SS_Driver1/SegmentDrivers_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y96.DQ      Tcko                  0.393   SS_Driver1/Count<15>
                                                       SS_Driver1/Count_15
    SLICE_X67Y96.A1      net (fanout=2)        0.500   SS_Driver1/Count<15>
    SLICE_X67Y96.A       Tilo                  0.097   SS_Driver1/out
                                                       SS_Driver1/out1
    SLICE_X68Y95.A1      net (fanout=1)        0.604   SS_Driver1/out
    SLICE_X68Y95.A       Tilo                  0.097   PWM<7>
                                                       SS_Driver1/out4
    SLICE_X81Y78.CE      net (fanout=1)        1.025   SS_Driver1/Count[16]_reduce_and_4_o
    SLICE_X81Y78.CLK     Tceck                 0.150   SS_Driver1/SegmentDrivers<3>
                                                       SS_Driver1/SegmentDrivers_1
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.737ns logic, 2.129ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AUD1/PWMcount_3 (FF)
  Destination:          SS_Driver1/SegmentDrivers_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.629 - 0.613)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AUD1/PWMcount_3 to SS_Driver1/SegmentDrivers_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y94.DQ      Tcko                  0.341   AUD1/PWMcount<3>
                                                       AUD1/PWMcount_3
    SLICE_X62Y94.A1      net (fanout=8)        0.676   AUD1/PWMcount<3>
    SLICE_X62Y94.A       Tilo                  0.097   SS_Driver1/out1
                                                       SS_Driver1/out2
    SLICE_X68Y95.A5      net (fanout=1)        0.414   SS_Driver1/out1
    SLICE_X68Y95.A       Tilo                  0.097   PWM<7>
                                                       SS_Driver1/out4
    SLICE_X81Y78.CE      net (fanout=1)        1.025   SS_Driver1/Count[16]_reduce_and_4_o
    SLICE_X81Y78.CLK     Tceck                 0.150   SS_Driver1/SegmentDrivers<3>
                                                       SS_Driver1/SegmentDrivers_1
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.685ns logic, 2.115ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point SS_Driver1/SegmentDrivers_2 (SLICE_X81Y78.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SS_Driver1/Count_16 (FF)
  Destination:          SS_Driver1/SegmentDrivers_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.629 - 0.613)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SS_Driver1/Count_16 to SS_Driver1/SegmentDrivers_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y97.AQ      Tcko                  0.393   SS_Driver1/Count<16>
                                                       SS_Driver1/Count_16
    SLICE_X67Y96.A2      net (fanout=2)        0.596   SS_Driver1/Count<16>
    SLICE_X67Y96.A       Tilo                  0.097   SS_Driver1/out
                                                       SS_Driver1/out1
    SLICE_X68Y95.A1      net (fanout=1)        0.604   SS_Driver1/out
    SLICE_X68Y95.A       Tilo                  0.097   PWM<7>
                                                       SS_Driver1/out4
    SLICE_X81Y78.CE      net (fanout=1)        1.025   SS_Driver1/Count[16]_reduce_and_4_o
    SLICE_X81Y78.CLK     Tceck                 0.150   SS_Driver1/SegmentDrivers<3>
                                                       SS_Driver1/SegmentDrivers_2
    -------------------------------------------------  ---------------------------
    Total                                      2.962ns (0.737ns logic, 2.225ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SS_Driver1/Count_15 (FF)
  Destination:          SS_Driver1/SegmentDrivers_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.629 - 0.613)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SS_Driver1/Count_15 to SS_Driver1/SegmentDrivers_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y96.DQ      Tcko                  0.393   SS_Driver1/Count<15>
                                                       SS_Driver1/Count_15
    SLICE_X67Y96.A1      net (fanout=2)        0.500   SS_Driver1/Count<15>
    SLICE_X67Y96.A       Tilo                  0.097   SS_Driver1/out
                                                       SS_Driver1/out1
    SLICE_X68Y95.A1      net (fanout=1)        0.604   SS_Driver1/out
    SLICE_X68Y95.A       Tilo                  0.097   PWM<7>
                                                       SS_Driver1/out4
    SLICE_X81Y78.CE      net (fanout=1)        1.025   SS_Driver1/Count[16]_reduce_and_4_o
    SLICE_X81Y78.CLK     Tceck                 0.150   SS_Driver1/SegmentDrivers<3>
                                                       SS_Driver1/SegmentDrivers_2
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.737ns logic, 2.129ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AUD1/PWMcount_3 (FF)
  Destination:          SS_Driver1/SegmentDrivers_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.629 - 0.613)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AUD1/PWMcount_3 to SS_Driver1/SegmentDrivers_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y94.DQ      Tcko                  0.341   AUD1/PWMcount<3>
                                                       AUD1/PWMcount_3
    SLICE_X62Y94.A1      net (fanout=8)        0.676   AUD1/PWMcount<3>
    SLICE_X62Y94.A       Tilo                  0.097   SS_Driver1/out1
                                                       SS_Driver1/out2
    SLICE_X68Y95.A5      net (fanout=1)        0.414   SS_Driver1/out1
    SLICE_X68Y95.A       Tilo                  0.097   PWM<7>
                                                       SS_Driver1/out4
    SLICE_X81Y78.CE      net (fanout=1)        1.025   SS_Driver1/Count[16]_reduce_and_4_o
    SLICE_X81Y78.CLK     Tceck                 0.150   SS_Driver1/SegmentDrivers<3>
                                                       SS_Driver1/SegmentDrivers_2
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.685ns logic, 2.115ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y19.ADDRARDADDRL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addra_8 (FF)
  Destination:          BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.377 - 0.275)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: addra_8 to BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X65Y95.DQ             Tcko                  0.141   addra<8>
                                                              addra_8
    RAMB36_X2Y19.ADDRARDADDRL11 net (fanout=4)        0.321   addra<8>
    RAMB36_X2Y19.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.279ns (-0.042ns logic, 0.321ns route)
                                                              (-15.1% logic, 115.1% route)

--------------------------------------------------------------------------------

Paths for end point BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y19.ADDRARDADDRU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addra_8 (FF)
  Destination:          BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.377 - 0.275)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: addra_8 to BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X65Y95.DQ             Tcko                  0.141   addra<8>
                                                              addra_8
    RAMB36_X2Y19.ADDRARDADDRU11 net (fanout=4)        0.321   addra<8>
    RAMB36_X2Y19.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.279ns (-0.042ns logic, 0.321ns route)
                                                              (-15.1% logic, 115.1% route)

--------------------------------------------------------------------------------

Paths for end point BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y19.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addra_7 (FF)
  Destination:          BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.377 - 0.275)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: addra_7 to BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X65Y95.CQ             Tcko                  0.141   addra<8>
                                                              addra_7
    RAMB36_X2Y19.ADDRARDADDRL10 net (fanout=4)        0.324   addra<7>
    RAMB36_X2Y19.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.282ns (-0.042ns logic, 0.324ns route)
                                                              (-14.9% logic, 114.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y19.CLKARDCLKU
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 8.038ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: BROM_Sin1/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y19.CLKBWRCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    2.981|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1345 paths, 0 nets, and 301 connections

Design statistics:
   Minimum period:   2.981ns{1}   (Maximum frequency: 335.458MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 19 17:53:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



