FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GT_TTL";
2"LE";
3"CLK";
4"DDGT_BITS";
5"VCC\G";
6"VCC\G";
7"DATA";
8"GND\G";
9"DGT2";
10"DDGT_N";
11"DGT_P";
12"VCC\G";
13"GND\G";
14"DGT_TTL";
15"DDGT_TTL";
16"VCC\G";
17"DDGT_P";
18"DGT_N";
19"VCC\G";
20"GND\G";
21"GND\G";
22"UN$1$HCT123$I9$Q2";
23"UN$1$HCT123$I9$Q1";
24"VEE\G";
25"GND\G";
26"VCC\G";
27"GND\G";
28"GND\G";
29"UN$1$CSMD0805$I14$B";
30"UN$1$CSMD0805$I15$B";
31"VCC\G";
32"GND\G";
33"VCC\G";
34"GND\G";
35"GND\G";
36"UN$1$LEDL$I19$A";
37"UN$1$LEDL$I18$A";
38"GND\G";
39"GND\G";
40"VCC\G";
41"VCC\G";
%"DS1023200"
"1","(-450,3300)","0","ttl","I1";
;
$LOCATION"U1"
CDS_LOCATION"U1"
$SEC"1"
CDS_SEC"1"
ROOM"GT_DELAY"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,300,200,-300";
"VCC"
$PN"16"19;
"GND"
$PN"8"8;
"IN"
$PN"1"1;
"PWM"
$PN"9"0;
"OUT"
$PN"15"14;
"P3"
$PN"6"0;
"P4"
$PN"7"0;
"D/P2"
$PN"5"7;
"PS"
$PN"14"6;
"CLK/P1"
$PN"4"3;
"LE* \B"
$PN"2"2;
"Q/P0"
$PN"3"4;
"MS"
$PN"11"20;
"P5"
$PN"10"0;
"P6"
$PN"12"0;
"P7"
$PN"13"0;
%"MC10H124"
"1","(1150,2500)","0","ecl","I10";
;
$LOCATION"U8"
CDS_LOCATION"U8"
$SEC"1"
CDS_SEC"1"
ROOM"GT_DELAY"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200";
"COMMON"
$PN"8"0;
"GND"
$PN"20"13;
"VCC"
$PN"12"26;
"VEE"
$PN"10"24;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"10;
"A_OUT* \B"
$PN"5"18;
"D_OUT"
$PN"18"0;
"C_OUT"
$PN"19"9;
"B_OUT"
$PN"2"17;
"A_OUT"
$PN"3"11;
"D_IN"
$PN"14"0;
"C_IN"
$PN"13"14;
"B_IN"
$PN"9"15;
"A_IN"
$PN"7"14;
%"CSMD0603"
"1","(1550,3250)","1","capacitors","I11";
;
$LOCATION"C9"
CDS_LOCATION"C9"
$SEC"1"
CDS_SEC"1"
VOLTAGE"25V"
PACKTYPE"0603"
ROOM"GT_DELAY"
VALUE"1.0UF"
PART_NAME"CSMD0603"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%";
"B<0>"
$PN"2"21;
"A<0>"
$PN"1"12;
%"CSMD0603"
"1","(1000,2050)","4","capacitors","I12";
;
$LOCATION"C6"
CDS_LOCATION"C6"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VOLTAGE"25V"
VALUE"1.0UF"
ROOM"GT_DELAY"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%";
"B<0>"
$PN"2"26;
"A<0>"
$PN"1"13;
%"CSMD0603"
"1","(1250,2050)","4","capacitors","I13";
;
$LOCATION"C7"
CDS_LOCATION"C7"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0603"
VOLTAGE"25V"
PACKTYPE"0603"
ROOM"GT_DELAY"
VALUE"1.0UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%";
"B<0>"
$PN"2"13;
"A<0>"
$PN"1"24;
%"CSMD0805"
"1","(1600,4350)","1","capacitors","I14";
;
$LOCATION"C10"
CDS_LOCATION"C10"
$SEC"1"
CDS_SEC"1"
ROOM"GT_DELAY"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
IC"UNDEF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
POSTOL"10%";
"B<0>"
$PN"2"29;
"A<0>"
$PN"1"28;
%"CSMD0805"
"1","(1300,4300)","1","capacitors","I15";
;
$LOCATION"C8"
CDS_LOCATION"C8"
$SEC"1"
CDS_SEC"1"
ROOM"GT_DELAY"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
PART_NAME"CSMD0805"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
POSTOL"10%";
"B<0>"
$PN"2"30;
"A<0>"
$PN"1"27;
%"RSMD0805"
"1","(950,4550)","0","resistors","I16";
;
$LOCATION"R2"
CDS_LOCATION"R2"
$SEC"1"
CDS_SEC"1"
VALUE"10K"
ROOM"GT_DELAY"
IC"UNDEF"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
TOL"1%"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"
$PN"1"40;
"B<0>"
$PN"2"30;
%"RSMD0805"
"1","(950,4750)","0","resistors","I17";
;
$LOCATION"R1"
CDS_LOCATION"R1"
$SEC"1"
CDS_SEC"1"
ROOM"GT_DELAY"
VALUE"10K"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"
$PN"1"41;
"B<0>"
$PN"2"29;
%"LED_L"
"1","(2300,3950)","5","misc","I18";
;
$LOCATION"D1"
CDS_LOCATION"D1"
$SEC"1"
CDS_SEC"1"
ROOM"GT_DELAY"
ABBREV"LED"
TITLE"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc";
"A\NAC"
$PN"2"37;
"B\NAC"
$PN"1"38;
%"LED_L"
"1","(2300,3750)","5","misc","I19";
;
$LOCATION"D2"
CDS_LOCATION"D2"
$SEC"1"
CDS_SEC"1"
ROOM"GT_DELAY"
ABBREV"LED"
TITLE"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc";
"A\NAC"
$PN"2"36;
"B\NAC"
$PN"1"39;
%"RSMD0805"
"1","(2000,3950)","0","resistors","I20";
;
$LOCATION"R4"
CDS_LOCATION"R4"
$SEC"1"
CDS_SEC"1"
ROOM"GT_DELAY"
VALUE"100"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"
$PN"1"23;
"B<0>"
$PN"2"37;
%"RSMD0805"
"1","(1950,3750)","0","resistors","I21";
;
$LOCATION"R3"
CDS_LOCATION"R3"
$SEC"1"
CDS_SEC"1"
VALUE"100"
ROOM"GT_DELAY"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
TOL"1%"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"
$PN"1"22;
"B<0>"
$PN"2"36;
%"OUTPORT"
"1","(2200,2800)","0","standard","I22";
;
ROOM"GT_DELAY"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"11;
%"OUTPORT"
"1","(2200,2750)","0","standard","I23";
;
ROOM"GT_DELAY"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"OUTPORT"
"1","(2200,2675)","0","standard","I24";
;
ROOM"GT_DELAY"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"17;
%"OUTPORT"
"1","(2225,2625)","0","standard","I25";
;
ROOM"GT_DELAY"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
%"DS1023500"
"1","(-350,2000)","0","ttl","I26";
;
$LOCATION"U7"
CDS_LOCATION"U7"
$SEC"1"
CDS_SEC"1"
ROOM"GT_DELAY"
CDS_LMAN_SYM_OUTLINE"-175,250,175,-250"
CDS_LIB"ttl";
"GND"
$PN"8"25;
"VCC"
$PN"16"5;
"IN"
$PN"1"1;
"Q/P0"
$PN"3"0;
"P4"
$PN"7"0;
"P3"
$PN"6"0;
"CLK/P1"
$PN"4"3;
"D/P2"
$PN"5"4;
"P7"
$PN"13"0;
"P6"
$PN"12"0;
"P5"
$PN"10"0;
"MS"
$PN"11"32;
"PS"
$PN"14"33;
"PWM"
$PN"9"15;
"OUT"
$PN"15"0;
"LE* \B"
$PN"2"2;
%"OUTPORT"
"1","(2225,2550)","0","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"9;
%"INPORT"
"1","(-2100,3350)","0","standard","I3";
;
ROOM"GT_DELAY"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"CSMD0603"
"1","(-250,3900)","0","capacitors","I4";
;
$LOCATION"C5"
CDS_LOCATION"C5"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"25V"
ROOM"GT_DELAY"
PART_NAME"CSMD0603"
VALUE"1.0UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
POSTOL"10%";
"B<0>"
$PN"2"19;
"A<0>"
$PN"1"8;
%"CSMD0603"
"1","(-300,2500)","0","capacitors","I5";
;
$LOCATION"C4"
CDS_LOCATION"C4"
$SEC"1"
CDS_SEC"1"
VOLTAGE"25V"
PACKTYPE"0603"
ROOM"GT_DELAY"
VALUE"1.0UF"
PART_NAME"CSMD0603"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"25;
"A<0>"
$PN"1"5;
%"INPORT"
"1","(-2100,3100)","0","standard","I6";
;
ROOM"GT_DELAY"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"INPORT"
"1","(-2100,2900)","0","standard","I7";
;
ROOM"GT_DELAY"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-2100,2750)","0","standard","I8";
;
ROOM"GT_DELAY"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"HCT123"
"1","(1450,3750)","0","misc","I9";
;
$LOCATION"U9"
CDS_LOCATION"U9"
$SEC"1"
CDS_SEC"1"
ROOM"GT_DELAY"
CDS_LIB"misc"
PULSE_WIDTH"10000"
VLOG_PARAM1"pulse_width:integer"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"GND"
$PN"8"21;
"VCC"
$PN"16"12;
"IN_B2"
$PN"10"15;
"IN_B1"
$PN"2"14;
"IN_A2* \B"
$PN"9"34;
"IN_A1* \B"
$PN"1"35;
"REXT/CEXT2"
$PN"7"29;
"REXT/CEXT1"
$PN"15"30;
"CEXT2"
$PN"6"28;
"CEXT1"
$PN"14"27;
"Q2* \B"
$PN"12"0;
"Q1* \B"
$PN"4"0;
"Q2"
$PN"5"22;
"Q1"
$PN"13"23;
"RD2* \B"
$PN"11"16;
"RD1* \B"
$PN"3"31;
END.
