#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-o' 'sim' '+v2k' '+vc' '-sverilog' '-timescale=1ns/1ps' '+vcs+lic+wait' '+multisource_int_delays' '+neg_tchk' '+incdir+' '+plusarg_save' '+overlap' '+warn=noSDFCOM_UHICD,noSDFCOM_IWSBA,noSDFCOM_IANE,noSDFCOM_PONF' '-full64' '-cc' 'gcc' '+libext+.v+.vlib+.vh' '../sys_defs.svh' 'verilog/PE_POOL_top.v' '../CNN/verilog/PE_top.v' '../CNN/verilog/buff_mult_arr.v' '../CNN/verilog/buffer_mult.v' '../CNN/verilog/buffer.v' '../CNN/verilog/MULT_single.v' '../CNN/verilog/adder.v' '../CNN/verilog/accumulation.v' '../POOLING_ReLU/verilog/pool_ReLU.v' '../POOLING_ReLU/verilog/pool_max.v' '../POOLING_ReLU/verilog/CMP.v' '../POOLING_ReLU/verilog/ReLU.v' 'testbench/PE_POOL_testbench.sv' 2>&1
