## list of settings for present release
set rel "1.00a_pre2_v1.2.2dk"
set vcrel "0.20a"
set layout_tag "Prelim LVS-clean release"
set p4_release_root {products/ddr54/project/d803-ddr54-ss10lpp18 products/ddr43_lpddr4_v2/project/d523-ddr43-ss10lpp18}
set process "ss10lpp-18"
set metal_stack "13M_3Mx_6Dx_2Hx_2Iz_LB"
set metal_stack_ip "8M_3Mx_5Dx"
## legal pin layers
set layers "M1 M2 M3 D1 D2 D3 D4 D5 OVERLAP"
## legal supply pin layers
set supply_pins "D5 M8"
set supply_pins_override(dwc_ddrphy_lcdl) "D1 M4"
#set supply_pins_override(dwc_ddrphy_bdl) "D1 M4"
set supply_pins_override(dwc_ddrphy_techrevision) "D3 M6"
## reference GDS files for DI
#set reference_gds(dwc_ddrphy_txrxac_ew) {dwc_ddrphy_txrxac_ew_IntLoadFill.gds.gz dwc_ddrphy_txrxac_ew_InternalLoad.gds.gz dwc_ddrphy_txrxac_ew_LUPblock.gds.gz}
#set reference_gds(dwc_ddrphy_txrxdqs_ew) {dwc_ddrphydbyte_lcdlroutes_ew.gds.gz}
#set reference_gds(dwc_ddrphy_memreset_ew) {dwc_ddrphy_memreset_ew_analogTestVflag.gds.gz}
## days since release files were created, for pin check/timing collateral validation
set reference_date_time "24 days ago"
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "icv"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
#set lef_diff_rel "1.00a"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag*"
## macros that are PHYV only and can have autogen Verilog/LIB files
set releasePhyvMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_vddqclamp_ns dwc_ddrphy_vaaclamp dwc_ddrphy_decapvaa_tile}
## macros that are only shims, only LEF/GDS
set releaseShimMacro {dwc_ddrphy_gradient dwc_ddrphy_gradient_wide dwc_ddrphy_pllshim}
## macros to ignore for CKT release to DI
set releaseIgnoreMacro {dwc_ddrphy_rxac_ns dwc_ddrphy_rxdq_ns dwc_ddrphy_rxdqs_ns dwc_ddrphy_txfe_ns dwc_ddrphy_txfedqs_ns dwc_ddrphy_txbe_ns dwc_ddrphy_bdl dwc_ddrphy_dqsenreplica_ns}
## name of UTILITY library macro for CKT release to customer, defaults to dwc_ddrphy_utility_cells
#set utility_name "dwc_ddrphy_utility_cells"
## contents of UTILITY library macro for CKT release to customer
set releaseUtilityMacro {dwc_ddrphy_decapvddq_ew dwc_ddrphy_decapvddq_ns dwc_ddrphy_vddqclamp_ns}
## layers to tag in UTILITY library macro for CKT release to customer
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
#set utility_tag_layers "63:63 60:63"
## email list for CKT release to DI
set releaseMailDist "jfisher,ujjal,sg-d54-s10-ckt@synopsys.com,d803-ddr54-ss10lpp18@synopsys.com,sg-ddr-ckt-release@synopsys.com"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "jfisher,samy,domenic,thomasr,sg-d54-s10-ckt@synopsys.com"
set calibre_verifs "true"