{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-306,-250",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_ABM -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD -left
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_select_hsi -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_force_cache_update -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_async_enable -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port port-id_hsi_clk_in -pg 1 -lvl 4 -x 1060 -y 280 -defaultsOSRD -right
preplace port port-id_hsi_cmd -pg 1 -lvl 4 -x 1060 -y 240 -defaultsOSRD
preplace port port-id_hsi_valid -pg 1 -lvl 4 -x 1060 -y 260 -defaultsOSRD
preplace port port-id_hsi_clk -pg 1 -lvl 4 -x 1060 -y 300 -defaultsOSRD
preplace portBus hsi_data -pg 1 -lvl 4 -x 1060 -y 220 -defaultsOSRD
preplace inst sim_writer -pg 1 -lvl 1 -x 140 -y 380 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir start_spi right -pinY start_spi 0R -pinDir spi_complete right -pinY spi_complete 20R
preplace inst fetch_abm -pg 1 -lvl 2 -x 480 -y 90 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 80 76 77 78 79 92 82 91 84 89 86 88 81 83 87 90 85} -defaultsOSRD -pinDir M_ABM left -pinY M_ABM 0L -pinDir M_SMC right -pinY M_SMC 0R -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 20L -pinDir start left -pinY start 40L -pinDir select_hsi left -pinY select_hsi 60L -pinDir force_cache_update left -pinY force_cache_update 80L -pinDir write_smem_via_hsi right -pinY write_smem_via_hsi 330R -pinDir write_smem_via_spi left -pinY write_smem_via_spi 290L -pinDir smem_hsi_ready right -pinY smem_hsi_ready 310R -pinDir smem_spi_ready left -pinY smem_spi_ready 310L -pinDir smem_hsi_idle right -pinY smem_hsi_idle 270R -pinDir smem_spi_idle left -pinY smem_spi_idle 330L -pinBusDir smem_row_index right -pinBusY smem_row_index 250R -pinBusDir smem_data3 right -pinBusY smem_data3 170R -pinBusDir smem_data2 right -pinBusY smem_data2 190R -pinBusDir smem_data1 right -pinBusY smem_data1 230R -pinBusDir smem_data0 right -pinBusY smem_data0 290R -pinBusDir smem_mismatch right -pinBusY smem_mismatch 210R
preplace inst cache -pg 1 -lvl 3 -x 870 -y 90 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 36} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst smem_writer_hsi -pg 1 -lvl 3 -x 870 -y 220 -swap {1 0 2 3 4 7 5 9 8 6 13 10 11 12 14} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 0L -pinBusDir smem_data3 left -pinBusY smem_data3 40L -pinBusDir smem_data2 left -pinBusY smem_data2 60L -pinBusDir smem_data1 left -pinBusY smem_data1 100L -pinBusDir smem_data0 left -pinBusY smem_data0 160L -pinBusDir row_index left -pinBusY row_index 120L -pinDir start left -pinY start 200L -pinDir ready left -pinY ready 180L -pinDir done left -pinY done 140L -pinDir hsi_clk right -pinY hsi_clk 60R -pinBusDir hsi_data right -pinBusY hsi_data 0R -pinDir hsi_cmd right -pinY hsi_cmd 20R -pinDir hsi_valid right -pinY hsi_valid 40R -pinDir async_enable left -pinY async_enable 260L
preplace netloc async_enable_1 1 0 3 N 320 260 480 N
preplace netloc example_slave_start 1 0 2 NJ 130 NJ
preplace netloc fetch_abm_smem_data4 1 2 1 N 260
preplace netloc fetch_abm_smem_data5 1 2 1 N 280
preplace netloc fetch_abm_smem_data6 1 2 1 N 320
preplace netloc fetch_abm_smem_data7 1 2 1 N 380
preplace netloc fetch_abm_smem_row_index 1 2 1 N 340
preplace netloc fetch_abm_write_smem_via_hsi 1 2 1 N 420
preplace netloc fetch_abm_write_smem_via_spi 1 1 1 N 380
preplace netloc force_cache_update_1 1 0 2 NJ 170 NJ
preplace netloc hsi_clk_1 1 3 1 1040 280n
preplace netloc select_hsi_1 1 0 2 NJ 150 NJ
preplace netloc sim_writer_spi_complete 1 1 1 280 400n
preplace netloc smem_writer_hsi_done 1 2 1 N 360
preplace netloc smem_writer_hsi_ready 1 2 1 N 400
preplace netloc source_100mhz_sys_clk 1 0 3 20 190 280 30 680
preplace netloc source_100mhz_sys_resetn 1 0 3 NJ 110 260 10 700
preplace netloc smem_writer_hsi_hsi_data 1 3 1 N 220
preplace netloc smem_writer_hsi_hsi_cmd 1 3 1 N 240
preplace netloc smem_writer_hsi_hsi_valid 1 3 1 N 260
preplace netloc fetch_abm_M_ABM 1 0 2 NJ 90 NJ
preplace netloc fetch_abm_M_SHA 1 2 1 N 90
levelinfo -pg 1 0 140 480 870 1060
pagesize -pg 1 -db -bbox -sgen -200 0 1220 540
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-215,-80",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M_ABM -pg 1 -lvl 2 -x 260 -y 60 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace inst fetch_abm_0 -pg 1 -lvl 1 -x 130 -y 70 -defaultsOSRD
preplace netloc source_100mhz_sys_clk 1 0 1 NJ 50
preplace netloc source_100mhz_sys_resetn 1 0 1 NJ 70
preplace netloc example_slave_start 1 0 1 NJ 90
preplace netloc fill_smem_s1_0_M_AXI 1 1 1 N 60
levelinfo -pg 1 0 130 260
pagesize -pg 1 -db -bbox -sgen -100 0 350 140
"
}
0
