
l2_v3_5_home.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08003800  08003800  00000800  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d24  08003910  08003910  00000910  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800c634  0800c634  00009634  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6a4  0800c6a4  0000a078  2**0
                  CONTENTS
  4 .ARM          00000008  0800c6a4  0800c6a4  000096a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c6ac  0800c6ac  0000a078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6ac  0800c6ac  000096ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c6b0  0800c6b0  000096b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800c6b4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000185c  20000078  0800c72c  0000a078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200018d4  0800c72c  0000a8d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028147  00000000  00000000  0000a0a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006b61  00000000  00000000  000321e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000c27f  00000000  00000000  00038d49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a00  00000000  00000000  00044fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000018e8  00000000  00000000  000469c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020195  00000000  00000000  000482b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002d659  00000000  00000000  00068445  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b3fc  00000000  00000000  00095a9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00130e9a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000052e8  00000000  00000000  00130ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  001361c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08003910 <__do_global_dtors_aux>:
 8003910:	b510      	push	{r4, lr}
 8003912:	4c05      	ldr	r4, [pc, #20]	@ (8003928 <__do_global_dtors_aux+0x18>)
 8003914:	7823      	ldrb	r3, [r4, #0]
 8003916:	b933      	cbnz	r3, 8003926 <__do_global_dtors_aux+0x16>
 8003918:	4b04      	ldr	r3, [pc, #16]	@ (800392c <__do_global_dtors_aux+0x1c>)
 800391a:	b113      	cbz	r3, 8003922 <__do_global_dtors_aux+0x12>
 800391c:	4804      	ldr	r0, [pc, #16]	@ (8003930 <__do_global_dtors_aux+0x20>)
 800391e:	f3af 8000 	nop.w
 8003922:	2301      	movs	r3, #1
 8003924:	7023      	strb	r3, [r4, #0]
 8003926:	bd10      	pop	{r4, pc}
 8003928:	20000078 	.word	0x20000078
 800392c:	00000000 	.word	0x00000000
 8003930:	0800c61c 	.word	0x0800c61c

08003934 <frame_dummy>:
 8003934:	b508      	push	{r3, lr}
 8003936:	4b03      	ldr	r3, [pc, #12]	@ (8003944 <frame_dummy+0x10>)
 8003938:	b11b      	cbz	r3, 8003942 <frame_dummy+0xe>
 800393a:	4903      	ldr	r1, [pc, #12]	@ (8003948 <frame_dummy+0x14>)
 800393c:	4803      	ldr	r0, [pc, #12]	@ (800394c <frame_dummy+0x18>)
 800393e:	f3af 8000 	nop.w
 8003942:	bd08      	pop	{r3, pc}
 8003944:	00000000 	.word	0x00000000
 8003948:	2000007c 	.word	0x2000007c
 800394c:	0800c61c 	.word	0x0800c61c

08003950 <__aeabi_drsub>:
 8003950:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8003954:	e002      	b.n	800395c <__adddf3>
 8003956:	bf00      	nop

08003958 <__aeabi_dsub>:
 8003958:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800395c <__adddf3>:
 800395c:	b530      	push	{r4, r5, lr}
 800395e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8003962:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8003966:	ea94 0f05 	teq	r4, r5
 800396a:	bf08      	it	eq
 800396c:	ea90 0f02 	teqeq	r0, r2
 8003970:	bf1f      	itttt	ne
 8003972:	ea54 0c00 	orrsne.w	ip, r4, r0
 8003976:	ea55 0c02 	orrsne.w	ip, r5, r2
 800397a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800397e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003982:	f000 80e2 	beq.w	8003b4a <__adddf3+0x1ee>
 8003986:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800398a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800398e:	bfb8      	it	lt
 8003990:	426d      	neglt	r5, r5
 8003992:	dd0c      	ble.n	80039ae <__adddf3+0x52>
 8003994:	442c      	add	r4, r5
 8003996:	ea80 0202 	eor.w	r2, r0, r2
 800399a:	ea81 0303 	eor.w	r3, r1, r3
 800399e:	ea82 0000 	eor.w	r0, r2, r0
 80039a2:	ea83 0101 	eor.w	r1, r3, r1
 80039a6:	ea80 0202 	eor.w	r2, r0, r2
 80039aa:	ea81 0303 	eor.w	r3, r1, r3
 80039ae:	2d36      	cmp	r5, #54	@ 0x36
 80039b0:	bf88      	it	hi
 80039b2:	bd30      	pophi	{r4, r5, pc}
 80039b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80039b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80039bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80039c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80039c4:	d002      	beq.n	80039cc <__adddf3+0x70>
 80039c6:	4240      	negs	r0, r0
 80039c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80039cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80039d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80039d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80039d8:	d002      	beq.n	80039e0 <__adddf3+0x84>
 80039da:	4252      	negs	r2, r2
 80039dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80039e0:	ea94 0f05 	teq	r4, r5
 80039e4:	f000 80a7 	beq.w	8003b36 <__adddf3+0x1da>
 80039e8:	f1a4 0401 	sub.w	r4, r4, #1
 80039ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80039f0:	db0d      	blt.n	8003a0e <__adddf3+0xb2>
 80039f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80039f6:	fa22 f205 	lsr.w	r2, r2, r5
 80039fa:	1880      	adds	r0, r0, r2
 80039fc:	f141 0100 	adc.w	r1, r1, #0
 8003a00:	fa03 f20e 	lsl.w	r2, r3, lr
 8003a04:	1880      	adds	r0, r0, r2
 8003a06:	fa43 f305 	asr.w	r3, r3, r5
 8003a0a:	4159      	adcs	r1, r3
 8003a0c:	e00e      	b.n	8003a2c <__adddf3+0xd0>
 8003a0e:	f1a5 0520 	sub.w	r5, r5, #32
 8003a12:	f10e 0e20 	add.w	lr, lr, #32
 8003a16:	2a01      	cmp	r2, #1
 8003a18:	fa03 fc0e 	lsl.w	ip, r3, lr
 8003a1c:	bf28      	it	cs
 8003a1e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8003a22:	fa43 f305 	asr.w	r3, r3, r5
 8003a26:	18c0      	adds	r0, r0, r3
 8003a28:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8003a2c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003a30:	d507      	bpl.n	8003a42 <__adddf3+0xe6>
 8003a32:	f04f 0e00 	mov.w	lr, #0
 8003a36:	f1dc 0c00 	rsbs	ip, ip, #0
 8003a3a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8003a3e:	eb6e 0101 	sbc.w	r1, lr, r1
 8003a42:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8003a46:	d31b      	bcc.n	8003a80 <__adddf3+0x124>
 8003a48:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8003a4c:	d30c      	bcc.n	8003a68 <__adddf3+0x10c>
 8003a4e:	0849      	lsrs	r1, r1, #1
 8003a50:	ea5f 0030 	movs.w	r0, r0, rrx
 8003a54:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8003a58:	f104 0401 	add.w	r4, r4, #1
 8003a5c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8003a60:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8003a64:	f080 809a 	bcs.w	8003b9c <__adddf3+0x240>
 8003a68:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8003a6c:	bf08      	it	eq
 8003a6e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003a72:	f150 0000 	adcs.w	r0, r0, #0
 8003a76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003a7a:	ea41 0105 	orr.w	r1, r1, r5
 8003a7e:	bd30      	pop	{r4, r5, pc}
 8003a80:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8003a84:	4140      	adcs	r0, r0
 8003a86:	eb41 0101 	adc.w	r1, r1, r1
 8003a8a:	3c01      	subs	r4, #1
 8003a8c:	bf28      	it	cs
 8003a8e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8003a92:	d2e9      	bcs.n	8003a68 <__adddf3+0x10c>
 8003a94:	f091 0f00 	teq	r1, #0
 8003a98:	bf04      	itt	eq
 8003a9a:	4601      	moveq	r1, r0
 8003a9c:	2000      	moveq	r0, #0
 8003a9e:	fab1 f381 	clz	r3, r1
 8003aa2:	bf08      	it	eq
 8003aa4:	3320      	addeq	r3, #32
 8003aa6:	f1a3 030b 	sub.w	r3, r3, #11
 8003aaa:	f1b3 0220 	subs.w	r2, r3, #32
 8003aae:	da0c      	bge.n	8003aca <__adddf3+0x16e>
 8003ab0:	320c      	adds	r2, #12
 8003ab2:	dd08      	ble.n	8003ac6 <__adddf3+0x16a>
 8003ab4:	f102 0c14 	add.w	ip, r2, #20
 8003ab8:	f1c2 020c 	rsb	r2, r2, #12
 8003abc:	fa01 f00c 	lsl.w	r0, r1, ip
 8003ac0:	fa21 f102 	lsr.w	r1, r1, r2
 8003ac4:	e00c      	b.n	8003ae0 <__adddf3+0x184>
 8003ac6:	f102 0214 	add.w	r2, r2, #20
 8003aca:	bfd8      	it	le
 8003acc:	f1c2 0c20 	rsble	ip, r2, #32
 8003ad0:	fa01 f102 	lsl.w	r1, r1, r2
 8003ad4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8003ad8:	bfdc      	itt	le
 8003ada:	ea41 010c 	orrle.w	r1, r1, ip
 8003ade:	4090      	lslle	r0, r2
 8003ae0:	1ae4      	subs	r4, r4, r3
 8003ae2:	bfa2      	ittt	ge
 8003ae4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8003ae8:	4329      	orrge	r1, r5
 8003aea:	bd30      	popge	{r4, r5, pc}
 8003aec:	ea6f 0404 	mvn.w	r4, r4
 8003af0:	3c1f      	subs	r4, #31
 8003af2:	da1c      	bge.n	8003b2e <__adddf3+0x1d2>
 8003af4:	340c      	adds	r4, #12
 8003af6:	dc0e      	bgt.n	8003b16 <__adddf3+0x1ba>
 8003af8:	f104 0414 	add.w	r4, r4, #20
 8003afc:	f1c4 0220 	rsb	r2, r4, #32
 8003b00:	fa20 f004 	lsr.w	r0, r0, r4
 8003b04:	fa01 f302 	lsl.w	r3, r1, r2
 8003b08:	ea40 0003 	orr.w	r0, r0, r3
 8003b0c:	fa21 f304 	lsr.w	r3, r1, r4
 8003b10:	ea45 0103 	orr.w	r1, r5, r3
 8003b14:	bd30      	pop	{r4, r5, pc}
 8003b16:	f1c4 040c 	rsb	r4, r4, #12
 8003b1a:	f1c4 0220 	rsb	r2, r4, #32
 8003b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8003b22:	fa01 f304 	lsl.w	r3, r1, r4
 8003b26:	ea40 0003 	orr.w	r0, r0, r3
 8003b2a:	4629      	mov	r1, r5
 8003b2c:	bd30      	pop	{r4, r5, pc}
 8003b2e:	fa21 f004 	lsr.w	r0, r1, r4
 8003b32:	4629      	mov	r1, r5
 8003b34:	bd30      	pop	{r4, r5, pc}
 8003b36:	f094 0f00 	teq	r4, #0
 8003b3a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8003b3e:	bf06      	itte	eq
 8003b40:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8003b44:	3401      	addeq	r4, #1
 8003b46:	3d01      	subne	r5, #1
 8003b48:	e74e      	b.n	80039e8 <__adddf3+0x8c>
 8003b4a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003b4e:	bf18      	it	ne
 8003b50:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003b54:	d029      	beq.n	8003baa <__adddf3+0x24e>
 8003b56:	ea94 0f05 	teq	r4, r5
 8003b5a:	bf08      	it	eq
 8003b5c:	ea90 0f02 	teqeq	r0, r2
 8003b60:	d005      	beq.n	8003b6e <__adddf3+0x212>
 8003b62:	ea54 0c00 	orrs.w	ip, r4, r0
 8003b66:	bf04      	itt	eq
 8003b68:	4619      	moveq	r1, r3
 8003b6a:	4610      	moveq	r0, r2
 8003b6c:	bd30      	pop	{r4, r5, pc}
 8003b6e:	ea91 0f03 	teq	r1, r3
 8003b72:	bf1e      	ittt	ne
 8003b74:	2100      	movne	r1, #0
 8003b76:	2000      	movne	r0, #0
 8003b78:	bd30      	popne	{r4, r5, pc}
 8003b7a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8003b7e:	d105      	bne.n	8003b8c <__adddf3+0x230>
 8003b80:	0040      	lsls	r0, r0, #1
 8003b82:	4149      	adcs	r1, r1
 8003b84:	bf28      	it	cs
 8003b86:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8003b8a:	bd30      	pop	{r4, r5, pc}
 8003b8c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8003b90:	bf3c      	itt	cc
 8003b92:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8003b96:	bd30      	popcc	{r4, r5, pc}
 8003b98:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003b9c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8003ba0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003ba4:	f04f 0000 	mov.w	r0, #0
 8003ba8:	bd30      	pop	{r4, r5, pc}
 8003baa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8003bae:	bf1a      	itte	ne
 8003bb0:	4619      	movne	r1, r3
 8003bb2:	4610      	movne	r0, r2
 8003bb4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8003bb8:	bf1c      	itt	ne
 8003bba:	460b      	movne	r3, r1
 8003bbc:	4602      	movne	r2, r0
 8003bbe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003bc2:	bf06      	itte	eq
 8003bc4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003bc8:	ea91 0f03 	teqeq	r1, r3
 8003bcc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8003bd0:	bd30      	pop	{r4, r5, pc}
 8003bd2:	bf00      	nop

08003bd4 <__aeabi_ui2d>:
 8003bd4:	f090 0f00 	teq	r0, #0
 8003bd8:	bf04      	itt	eq
 8003bda:	2100      	moveq	r1, #0
 8003bdc:	4770      	bxeq	lr
 8003bde:	b530      	push	{r4, r5, lr}
 8003be0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003be4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003be8:	f04f 0500 	mov.w	r5, #0
 8003bec:	f04f 0100 	mov.w	r1, #0
 8003bf0:	e750      	b.n	8003a94 <__adddf3+0x138>
 8003bf2:	bf00      	nop

08003bf4 <__aeabi_i2d>:
 8003bf4:	f090 0f00 	teq	r0, #0
 8003bf8:	bf04      	itt	eq
 8003bfa:	2100      	moveq	r1, #0
 8003bfc:	4770      	bxeq	lr
 8003bfe:	b530      	push	{r4, r5, lr}
 8003c00:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003c04:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003c08:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8003c0c:	bf48      	it	mi
 8003c0e:	4240      	negmi	r0, r0
 8003c10:	f04f 0100 	mov.w	r1, #0
 8003c14:	e73e      	b.n	8003a94 <__adddf3+0x138>
 8003c16:	bf00      	nop

08003c18 <__aeabi_f2d>:
 8003c18:	0042      	lsls	r2, r0, #1
 8003c1a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8003c1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8003c22:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8003c26:	bf1f      	itttt	ne
 8003c28:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8003c2c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8003c30:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8003c34:	4770      	bxne	lr
 8003c36:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8003c3a:	bf08      	it	eq
 8003c3c:	4770      	bxeq	lr
 8003c3e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8003c42:	bf04      	itt	eq
 8003c44:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8003c48:	4770      	bxeq	lr
 8003c4a:	b530      	push	{r4, r5, lr}
 8003c4c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8003c50:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8003c54:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8003c58:	e71c      	b.n	8003a94 <__adddf3+0x138>
 8003c5a:	bf00      	nop

08003c5c <__aeabi_ul2d>:
 8003c5c:	ea50 0201 	orrs.w	r2, r0, r1
 8003c60:	bf08      	it	eq
 8003c62:	4770      	bxeq	lr
 8003c64:	b530      	push	{r4, r5, lr}
 8003c66:	f04f 0500 	mov.w	r5, #0
 8003c6a:	e00a      	b.n	8003c82 <__aeabi_l2d+0x16>

08003c6c <__aeabi_l2d>:
 8003c6c:	ea50 0201 	orrs.w	r2, r0, r1
 8003c70:	bf08      	it	eq
 8003c72:	4770      	bxeq	lr
 8003c74:	b530      	push	{r4, r5, lr}
 8003c76:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8003c7a:	d502      	bpl.n	8003c82 <__aeabi_l2d+0x16>
 8003c7c:	4240      	negs	r0, r0
 8003c7e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003c82:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8003c86:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8003c8a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8003c8e:	f43f aed8 	beq.w	8003a42 <__adddf3+0xe6>
 8003c92:	f04f 0203 	mov.w	r2, #3
 8003c96:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003c9a:	bf18      	it	ne
 8003c9c:	3203      	addne	r2, #3
 8003c9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003ca2:	bf18      	it	ne
 8003ca4:	3203      	addne	r2, #3
 8003ca6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8003caa:	f1c2 0320 	rsb	r3, r2, #32
 8003cae:	fa00 fc03 	lsl.w	ip, r0, r3
 8003cb2:	fa20 f002 	lsr.w	r0, r0, r2
 8003cb6:	fa01 fe03 	lsl.w	lr, r1, r3
 8003cba:	ea40 000e 	orr.w	r0, r0, lr
 8003cbe:	fa21 f102 	lsr.w	r1, r1, r2
 8003cc2:	4414      	add	r4, r2
 8003cc4:	e6bd      	b.n	8003a42 <__adddf3+0xe6>
 8003cc6:	bf00      	nop

08003cc8 <__aeabi_dmul>:
 8003cc8:	b570      	push	{r4, r5, r6, lr}
 8003cca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8003cce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8003cd2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003cd6:	bf1d      	ittte	ne
 8003cd8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003cdc:	ea94 0f0c 	teqne	r4, ip
 8003ce0:	ea95 0f0c 	teqne	r5, ip
 8003ce4:	f000 f8de 	bleq	8003ea4 <__aeabi_dmul+0x1dc>
 8003ce8:	442c      	add	r4, r5
 8003cea:	ea81 0603 	eor.w	r6, r1, r3
 8003cee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8003cf2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8003cf6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8003cfa:	bf18      	it	ne
 8003cfc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8003d00:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8003d04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d08:	d038      	beq.n	8003d7c <__aeabi_dmul+0xb4>
 8003d0a:	fba0 ce02 	umull	ip, lr, r0, r2
 8003d0e:	f04f 0500 	mov.w	r5, #0
 8003d12:	fbe1 e502 	umlal	lr, r5, r1, r2
 8003d16:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8003d1a:	fbe0 e503 	umlal	lr, r5, r0, r3
 8003d1e:	f04f 0600 	mov.w	r6, #0
 8003d22:	fbe1 5603 	umlal	r5, r6, r1, r3
 8003d26:	f09c 0f00 	teq	ip, #0
 8003d2a:	bf18      	it	ne
 8003d2c:	f04e 0e01 	orrne.w	lr, lr, #1
 8003d30:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8003d34:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8003d38:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8003d3c:	d204      	bcs.n	8003d48 <__aeabi_dmul+0x80>
 8003d3e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003d42:	416d      	adcs	r5, r5
 8003d44:	eb46 0606 	adc.w	r6, r6, r6
 8003d48:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8003d4c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003d50:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003d54:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003d58:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8003d5c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8003d60:	bf88      	it	hi
 8003d62:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8003d66:	d81e      	bhi.n	8003da6 <__aeabi_dmul+0xde>
 8003d68:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8003d6c:	bf08      	it	eq
 8003d6e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003d72:	f150 0000 	adcs.w	r0, r0, #0
 8003d76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003d7a:	bd70      	pop	{r4, r5, r6, pc}
 8003d7c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8003d80:	ea46 0101 	orr.w	r1, r6, r1
 8003d84:	ea40 0002 	orr.w	r0, r0, r2
 8003d88:	ea81 0103 	eor.w	r1, r1, r3
 8003d8c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003d90:	bfc2      	ittt	gt
 8003d92:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003d96:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003d9a:	bd70      	popgt	{r4, r5, r6, pc}
 8003d9c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8003da0:	f04f 0e00 	mov.w	lr, #0
 8003da4:	3c01      	subs	r4, #1
 8003da6:	f300 80ab 	bgt.w	8003f00 <__aeabi_dmul+0x238>
 8003daa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8003dae:	bfde      	ittt	le
 8003db0:	2000      	movle	r0, #0
 8003db2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8003db6:	bd70      	pople	{r4, r5, r6, pc}
 8003db8:	f1c4 0400 	rsb	r4, r4, #0
 8003dbc:	3c20      	subs	r4, #32
 8003dbe:	da35      	bge.n	8003e2c <__aeabi_dmul+0x164>
 8003dc0:	340c      	adds	r4, #12
 8003dc2:	dc1b      	bgt.n	8003dfc <__aeabi_dmul+0x134>
 8003dc4:	f104 0414 	add.w	r4, r4, #20
 8003dc8:	f1c4 0520 	rsb	r5, r4, #32
 8003dcc:	fa00 f305 	lsl.w	r3, r0, r5
 8003dd0:	fa20 f004 	lsr.w	r0, r0, r4
 8003dd4:	fa01 f205 	lsl.w	r2, r1, r5
 8003dd8:	ea40 0002 	orr.w	r0, r0, r2
 8003ddc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8003de0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8003de4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003de8:	fa21 f604 	lsr.w	r6, r1, r4
 8003dec:	eb42 0106 	adc.w	r1, r2, r6
 8003df0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003df4:	bf08      	it	eq
 8003df6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003dfa:	bd70      	pop	{r4, r5, r6, pc}
 8003dfc:	f1c4 040c 	rsb	r4, r4, #12
 8003e00:	f1c4 0520 	rsb	r5, r4, #32
 8003e04:	fa00 f304 	lsl.w	r3, r0, r4
 8003e08:	fa20 f005 	lsr.w	r0, r0, r5
 8003e0c:	fa01 f204 	lsl.w	r2, r1, r4
 8003e10:	ea40 0002 	orr.w	r0, r0, r2
 8003e14:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003e18:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003e1c:	f141 0100 	adc.w	r1, r1, #0
 8003e20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003e24:	bf08      	it	eq
 8003e26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003e2a:	bd70      	pop	{r4, r5, r6, pc}
 8003e2c:	f1c4 0520 	rsb	r5, r4, #32
 8003e30:	fa00 f205 	lsl.w	r2, r0, r5
 8003e34:	ea4e 0e02 	orr.w	lr, lr, r2
 8003e38:	fa20 f304 	lsr.w	r3, r0, r4
 8003e3c:	fa01 f205 	lsl.w	r2, r1, r5
 8003e40:	ea43 0302 	orr.w	r3, r3, r2
 8003e44:	fa21 f004 	lsr.w	r0, r1, r4
 8003e48:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003e4c:	fa21 f204 	lsr.w	r2, r1, r4
 8003e50:	ea20 0002 	bic.w	r0, r0, r2
 8003e54:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003e58:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003e5c:	bf08      	it	eq
 8003e5e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003e62:	bd70      	pop	{r4, r5, r6, pc}
 8003e64:	f094 0f00 	teq	r4, #0
 8003e68:	d10f      	bne.n	8003e8a <__aeabi_dmul+0x1c2>
 8003e6a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8003e6e:	0040      	lsls	r0, r0, #1
 8003e70:	eb41 0101 	adc.w	r1, r1, r1
 8003e74:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8003e78:	bf08      	it	eq
 8003e7a:	3c01      	subeq	r4, #1
 8003e7c:	d0f7      	beq.n	8003e6e <__aeabi_dmul+0x1a6>
 8003e7e:	ea41 0106 	orr.w	r1, r1, r6
 8003e82:	f095 0f00 	teq	r5, #0
 8003e86:	bf18      	it	ne
 8003e88:	4770      	bxne	lr
 8003e8a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8003e8e:	0052      	lsls	r2, r2, #1
 8003e90:	eb43 0303 	adc.w	r3, r3, r3
 8003e94:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8003e98:	bf08      	it	eq
 8003e9a:	3d01      	subeq	r5, #1
 8003e9c:	d0f7      	beq.n	8003e8e <__aeabi_dmul+0x1c6>
 8003e9e:	ea43 0306 	orr.w	r3, r3, r6
 8003ea2:	4770      	bx	lr
 8003ea4:	ea94 0f0c 	teq	r4, ip
 8003ea8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003eac:	bf18      	it	ne
 8003eae:	ea95 0f0c 	teqne	r5, ip
 8003eb2:	d00c      	beq.n	8003ece <__aeabi_dmul+0x206>
 8003eb4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003eb8:	bf18      	it	ne
 8003eba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003ebe:	d1d1      	bne.n	8003e64 <__aeabi_dmul+0x19c>
 8003ec0:	ea81 0103 	eor.w	r1, r1, r3
 8003ec4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003ec8:	f04f 0000 	mov.w	r0, #0
 8003ecc:	bd70      	pop	{r4, r5, r6, pc}
 8003ece:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003ed2:	bf06      	itte	eq
 8003ed4:	4610      	moveq	r0, r2
 8003ed6:	4619      	moveq	r1, r3
 8003ed8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003edc:	d019      	beq.n	8003f12 <__aeabi_dmul+0x24a>
 8003ede:	ea94 0f0c 	teq	r4, ip
 8003ee2:	d102      	bne.n	8003eea <__aeabi_dmul+0x222>
 8003ee4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8003ee8:	d113      	bne.n	8003f12 <__aeabi_dmul+0x24a>
 8003eea:	ea95 0f0c 	teq	r5, ip
 8003eee:	d105      	bne.n	8003efc <__aeabi_dmul+0x234>
 8003ef0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8003ef4:	bf1c      	itt	ne
 8003ef6:	4610      	movne	r0, r2
 8003ef8:	4619      	movne	r1, r3
 8003efa:	d10a      	bne.n	8003f12 <__aeabi_dmul+0x24a>
 8003efc:	ea81 0103 	eor.w	r1, r1, r3
 8003f00:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8003f04:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8003f08:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003f0c:	f04f 0000 	mov.w	r0, #0
 8003f10:	bd70      	pop	{r4, r5, r6, pc}
 8003f12:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8003f16:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8003f1a:	bd70      	pop	{r4, r5, r6, pc}

08003f1c <__aeabi_ddiv>:
 8003f1c:	b570      	push	{r4, r5, r6, lr}
 8003f1e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8003f22:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8003f26:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003f2a:	bf1d      	ittte	ne
 8003f2c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003f30:	ea94 0f0c 	teqne	r4, ip
 8003f34:	ea95 0f0c 	teqne	r5, ip
 8003f38:	f000 f8a7 	bleq	800408a <__aeabi_ddiv+0x16e>
 8003f3c:	eba4 0405 	sub.w	r4, r4, r5
 8003f40:	ea81 0e03 	eor.w	lr, r1, r3
 8003f44:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003f48:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003f4c:	f000 8088 	beq.w	8004060 <__aeabi_ddiv+0x144>
 8003f50:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003f54:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8003f58:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8003f5c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003f60:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003f64:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003f68:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8003f6c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003f70:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8003f74:	429d      	cmp	r5, r3
 8003f76:	bf08      	it	eq
 8003f78:	4296      	cmpeq	r6, r2
 8003f7a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8003f7e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8003f82:	d202      	bcs.n	8003f8a <__aeabi_ddiv+0x6e>
 8003f84:	085b      	lsrs	r3, r3, #1
 8003f86:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f8a:	1ab6      	subs	r6, r6, r2
 8003f8c:	eb65 0503 	sbc.w	r5, r5, r3
 8003f90:	085b      	lsrs	r3, r3, #1
 8003f92:	ea4f 0232 	mov.w	r2, r2, rrx
 8003f96:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003f9a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8003f9e:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fa2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fa6:	bf22      	ittt	cs
 8003fa8:	1ab6      	subcs	r6, r6, r2
 8003faa:	4675      	movcs	r5, lr
 8003fac:	ea40 000c 	orrcs.w	r0, r0, ip
 8003fb0:	085b      	lsrs	r3, r3, #1
 8003fb2:	ea4f 0232 	mov.w	r2, r2, rrx
 8003fb6:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fba:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fbe:	bf22      	ittt	cs
 8003fc0:	1ab6      	subcs	r6, r6, r2
 8003fc2:	4675      	movcs	r5, lr
 8003fc4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8003fc8:	085b      	lsrs	r3, r3, #1
 8003fca:	ea4f 0232 	mov.w	r2, r2, rrx
 8003fce:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fd2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fd6:	bf22      	ittt	cs
 8003fd8:	1ab6      	subcs	r6, r6, r2
 8003fda:	4675      	movcs	r5, lr
 8003fdc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8003fe0:	085b      	lsrs	r3, r3, #1
 8003fe2:	ea4f 0232 	mov.w	r2, r2, rrx
 8003fe6:	ebb6 0e02 	subs.w	lr, r6, r2
 8003fea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003fee:	bf22      	ittt	cs
 8003ff0:	1ab6      	subcs	r6, r6, r2
 8003ff2:	4675      	movcs	r5, lr
 8003ff4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8003ff8:	ea55 0e06 	orrs.w	lr, r5, r6
 8003ffc:	d018      	beq.n	8004030 <__aeabi_ddiv+0x114>
 8003ffe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8004002:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8004006:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800400a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800400e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004012:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004016:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800401a:	d1c0      	bne.n	8003f9e <__aeabi_ddiv+0x82>
 800401c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004020:	d10b      	bne.n	800403a <__aeabi_ddiv+0x11e>
 8004022:	ea41 0100 	orr.w	r1, r1, r0
 8004026:	f04f 0000 	mov.w	r0, #0
 800402a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800402e:	e7b6      	b.n	8003f9e <__aeabi_ddiv+0x82>
 8004030:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8004034:	bf04      	itt	eq
 8004036:	4301      	orreq	r1, r0
 8004038:	2000      	moveq	r0, #0
 800403a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800403e:	bf88      	it	hi
 8004040:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8004044:	f63f aeaf 	bhi.w	8003da6 <__aeabi_dmul+0xde>
 8004048:	ebb5 0c03 	subs.w	ip, r5, r3
 800404c:	bf04      	itt	eq
 800404e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004052:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004056:	f150 0000 	adcs.w	r0, r0, #0
 800405a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800405e:	bd70      	pop	{r4, r5, r6, pc}
 8004060:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8004064:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004068:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800406c:	bfc2      	ittt	gt
 800406e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004072:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004076:	bd70      	popgt	{r4, r5, r6, pc}
 8004078:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800407c:	f04f 0e00 	mov.w	lr, #0
 8004080:	3c01      	subs	r4, #1
 8004082:	e690      	b.n	8003da6 <__aeabi_dmul+0xde>
 8004084:	ea45 0e06 	orr.w	lr, r5, r6
 8004088:	e68d      	b.n	8003da6 <__aeabi_dmul+0xde>
 800408a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800408e:	ea94 0f0c 	teq	r4, ip
 8004092:	bf08      	it	eq
 8004094:	ea95 0f0c 	teqeq	r5, ip
 8004098:	f43f af3b 	beq.w	8003f12 <__aeabi_dmul+0x24a>
 800409c:	ea94 0f0c 	teq	r4, ip
 80040a0:	d10a      	bne.n	80040b8 <__aeabi_ddiv+0x19c>
 80040a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80040a6:	f47f af34 	bne.w	8003f12 <__aeabi_dmul+0x24a>
 80040aa:	ea95 0f0c 	teq	r5, ip
 80040ae:	f47f af25 	bne.w	8003efc <__aeabi_dmul+0x234>
 80040b2:	4610      	mov	r0, r2
 80040b4:	4619      	mov	r1, r3
 80040b6:	e72c      	b.n	8003f12 <__aeabi_dmul+0x24a>
 80040b8:	ea95 0f0c 	teq	r5, ip
 80040bc:	d106      	bne.n	80040cc <__aeabi_ddiv+0x1b0>
 80040be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80040c2:	f43f aefd 	beq.w	8003ec0 <__aeabi_dmul+0x1f8>
 80040c6:	4610      	mov	r0, r2
 80040c8:	4619      	mov	r1, r3
 80040ca:	e722      	b.n	8003f12 <__aeabi_dmul+0x24a>
 80040cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80040d0:	bf18      	it	ne
 80040d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80040d6:	f47f aec5 	bne.w	8003e64 <__aeabi_dmul+0x19c>
 80040da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80040de:	f47f af0d 	bne.w	8003efc <__aeabi_dmul+0x234>
 80040e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80040e6:	f47f aeeb 	bne.w	8003ec0 <__aeabi_dmul+0x1f8>
 80040ea:	e712      	b.n	8003f12 <__aeabi_dmul+0x24a>

080040ec <__gedf2>:
 80040ec:	f04f 3cff 	mov.w	ip, #4294967295
 80040f0:	e006      	b.n	8004100 <__cmpdf2+0x4>
 80040f2:	bf00      	nop

080040f4 <__ledf2>:
 80040f4:	f04f 0c01 	mov.w	ip, #1
 80040f8:	e002      	b.n	8004100 <__cmpdf2+0x4>
 80040fa:	bf00      	nop

080040fc <__cmpdf2>:
 80040fc:	f04f 0c01 	mov.w	ip, #1
 8004100:	f84d cd04 	str.w	ip, [sp, #-4]!
 8004104:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004108:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800410c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004110:	bf18      	it	ne
 8004112:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8004116:	d01b      	beq.n	8004150 <__cmpdf2+0x54>
 8004118:	b001      	add	sp, #4
 800411a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800411e:	bf0c      	ite	eq
 8004120:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8004124:	ea91 0f03 	teqne	r1, r3
 8004128:	bf02      	ittt	eq
 800412a:	ea90 0f02 	teqeq	r0, r2
 800412e:	2000      	moveq	r0, #0
 8004130:	4770      	bxeq	lr
 8004132:	f110 0f00 	cmn.w	r0, #0
 8004136:	ea91 0f03 	teq	r1, r3
 800413a:	bf58      	it	pl
 800413c:	4299      	cmppl	r1, r3
 800413e:	bf08      	it	eq
 8004140:	4290      	cmpeq	r0, r2
 8004142:	bf2c      	ite	cs
 8004144:	17d8      	asrcs	r0, r3, #31
 8004146:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800414a:	f040 0001 	orr.w	r0, r0, #1
 800414e:	4770      	bx	lr
 8004150:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004154:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004158:	d102      	bne.n	8004160 <__cmpdf2+0x64>
 800415a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800415e:	d107      	bne.n	8004170 <__cmpdf2+0x74>
 8004160:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004164:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004168:	d1d6      	bne.n	8004118 <__cmpdf2+0x1c>
 800416a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800416e:	d0d3      	beq.n	8004118 <__cmpdf2+0x1c>
 8004170:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop

08004178 <__aeabi_cdrcmple>:
 8004178:	4684      	mov	ip, r0
 800417a:	4610      	mov	r0, r2
 800417c:	4662      	mov	r2, ip
 800417e:	468c      	mov	ip, r1
 8004180:	4619      	mov	r1, r3
 8004182:	4663      	mov	r3, ip
 8004184:	e000      	b.n	8004188 <__aeabi_cdcmpeq>
 8004186:	bf00      	nop

08004188 <__aeabi_cdcmpeq>:
 8004188:	b501      	push	{r0, lr}
 800418a:	f7ff ffb7 	bl	80040fc <__cmpdf2>
 800418e:	2800      	cmp	r0, #0
 8004190:	bf48      	it	mi
 8004192:	f110 0f00 	cmnmi.w	r0, #0
 8004196:	bd01      	pop	{r0, pc}

08004198 <__aeabi_dcmpeq>:
 8004198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800419c:	f7ff fff4 	bl	8004188 <__aeabi_cdcmpeq>
 80041a0:	bf0c      	ite	eq
 80041a2:	2001      	moveq	r0, #1
 80041a4:	2000      	movne	r0, #0
 80041a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80041aa:	bf00      	nop

080041ac <__aeabi_dcmplt>:
 80041ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041b0:	f7ff ffea 	bl	8004188 <__aeabi_cdcmpeq>
 80041b4:	bf34      	ite	cc
 80041b6:	2001      	movcc	r0, #1
 80041b8:	2000      	movcs	r0, #0
 80041ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80041be:	bf00      	nop

080041c0 <__aeabi_dcmple>:
 80041c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041c4:	f7ff ffe0 	bl	8004188 <__aeabi_cdcmpeq>
 80041c8:	bf94      	ite	ls
 80041ca:	2001      	movls	r0, #1
 80041cc:	2000      	movhi	r0, #0
 80041ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80041d2:	bf00      	nop

080041d4 <__aeabi_dcmpge>:
 80041d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041d8:	f7ff ffce 	bl	8004178 <__aeabi_cdrcmple>
 80041dc:	bf94      	ite	ls
 80041de:	2001      	movls	r0, #1
 80041e0:	2000      	movhi	r0, #0
 80041e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80041e6:	bf00      	nop

080041e8 <__aeabi_dcmpgt>:
 80041e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80041ec:	f7ff ffc4 	bl	8004178 <__aeabi_cdrcmple>
 80041f0:	bf34      	ite	cc
 80041f2:	2001      	movcc	r0, #1
 80041f4:	2000      	movcs	r0, #0
 80041f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80041fa:	bf00      	nop

080041fc <__aeabi_dcmpun>:
 80041fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8004200:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004204:	d102      	bne.n	800420c <__aeabi_dcmpun+0x10>
 8004206:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800420a:	d10a      	bne.n	8004222 <__aeabi_dcmpun+0x26>
 800420c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8004210:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8004214:	d102      	bne.n	800421c <__aeabi_dcmpun+0x20>
 8004216:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800421a:	d102      	bne.n	8004222 <__aeabi_dcmpun+0x26>
 800421c:	f04f 0000 	mov.w	r0, #0
 8004220:	4770      	bx	lr
 8004222:	f04f 0001 	mov.w	r0, #1
 8004226:	4770      	bx	lr

08004228 <__aeabi_d2iz>:
 8004228:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800422c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8004230:	d215      	bcs.n	800425e <__aeabi_d2iz+0x36>
 8004232:	d511      	bpl.n	8004258 <__aeabi_d2iz+0x30>
 8004234:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8004238:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800423c:	d912      	bls.n	8004264 <__aeabi_d2iz+0x3c>
 800423e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004242:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004246:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800424a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800424e:	fa23 f002 	lsr.w	r0, r3, r2
 8004252:	bf18      	it	ne
 8004254:	4240      	negne	r0, r0
 8004256:	4770      	bx	lr
 8004258:	f04f 0000 	mov.w	r0, #0
 800425c:	4770      	bx	lr
 800425e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8004262:	d105      	bne.n	8004270 <__aeabi_d2iz+0x48>
 8004264:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8004268:	bf08      	it	eq
 800426a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800426e:	4770      	bx	lr
 8004270:	f04f 0000 	mov.w	r0, #0
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop

08004278 <__aeabi_d2uiz>:
 8004278:	004a      	lsls	r2, r1, #1
 800427a:	d211      	bcs.n	80042a0 <__aeabi_d2uiz+0x28>
 800427c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8004280:	d211      	bcs.n	80042a6 <__aeabi_d2uiz+0x2e>
 8004282:	d50d      	bpl.n	80042a0 <__aeabi_d2uiz+0x28>
 8004284:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8004288:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800428c:	d40e      	bmi.n	80042ac <__aeabi_d2uiz+0x34>
 800428e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8004292:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004296:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800429a:	fa23 f002 	lsr.w	r0, r3, r2
 800429e:	4770      	bx	lr
 80042a0:	f04f 0000 	mov.w	r0, #0
 80042a4:	4770      	bx	lr
 80042a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80042aa:	d102      	bne.n	80042b2 <__aeabi_d2uiz+0x3a>
 80042ac:	f04f 30ff 	mov.w	r0, #4294967295
 80042b0:	4770      	bx	lr
 80042b2:	f04f 0000 	mov.w	r0, #0
 80042b6:	4770      	bx	lr

080042b8 <__aeabi_d2f>:
 80042b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80042bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80042c0:	bf24      	itt	cs
 80042c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80042c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80042ca:	d90d      	bls.n	80042e8 <__aeabi_d2f+0x30>
 80042cc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80042d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80042d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80042d8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80042dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80042e0:	bf08      	it	eq
 80042e2:	f020 0001 	biceq.w	r0, r0, #1
 80042e6:	4770      	bx	lr
 80042e8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80042ec:	d121      	bne.n	8004332 <__aeabi_d2f+0x7a>
 80042ee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80042f2:	bfbc      	itt	lt
 80042f4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80042f8:	4770      	bxlt	lr
 80042fa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80042fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8004302:	f1c2 0218 	rsb	r2, r2, #24
 8004306:	f1c2 0c20 	rsb	ip, r2, #32
 800430a:	fa10 f30c 	lsls.w	r3, r0, ip
 800430e:	fa20 f002 	lsr.w	r0, r0, r2
 8004312:	bf18      	it	ne
 8004314:	f040 0001 	orrne.w	r0, r0, #1
 8004318:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800431c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004320:	fa03 fc0c 	lsl.w	ip, r3, ip
 8004324:	ea40 000c 	orr.w	r0, r0, ip
 8004328:	fa23 f302 	lsr.w	r3, r3, r2
 800432c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004330:	e7cc      	b.n	80042cc <__aeabi_d2f+0x14>
 8004332:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8004336:	d107      	bne.n	8004348 <__aeabi_d2f+0x90>
 8004338:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800433c:	bf1e      	ittt	ne
 800433e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8004342:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8004346:	4770      	bxne	lr
 8004348:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 800434c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8004350:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop

08004358 <__aeabi_frsub>:
 8004358:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800435c:	e002      	b.n	8004364 <__addsf3>
 800435e:	bf00      	nop

08004360 <__aeabi_fsub>:
 8004360:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08004364 <__addsf3>:
 8004364:	0042      	lsls	r2, r0, #1
 8004366:	bf1f      	itttt	ne
 8004368:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800436c:	ea92 0f03 	teqne	r2, r3
 8004370:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8004374:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8004378:	d06a      	beq.n	8004450 <__addsf3+0xec>
 800437a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800437e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8004382:	bfc1      	itttt	gt
 8004384:	18d2      	addgt	r2, r2, r3
 8004386:	4041      	eorgt	r1, r0
 8004388:	4048      	eorgt	r0, r1
 800438a:	4041      	eorgt	r1, r0
 800438c:	bfb8      	it	lt
 800438e:	425b      	neglt	r3, r3
 8004390:	2b19      	cmp	r3, #25
 8004392:	bf88      	it	hi
 8004394:	4770      	bxhi	lr
 8004396:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800439a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800439e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80043a2:	bf18      	it	ne
 80043a4:	4240      	negne	r0, r0
 80043a6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80043aa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80043ae:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80043b2:	bf18      	it	ne
 80043b4:	4249      	negne	r1, r1
 80043b6:	ea92 0f03 	teq	r2, r3
 80043ba:	d03f      	beq.n	800443c <__addsf3+0xd8>
 80043bc:	f1a2 0201 	sub.w	r2, r2, #1
 80043c0:	fa41 fc03 	asr.w	ip, r1, r3
 80043c4:	eb10 000c 	adds.w	r0, r0, ip
 80043c8:	f1c3 0320 	rsb	r3, r3, #32
 80043cc:	fa01 f103 	lsl.w	r1, r1, r3
 80043d0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80043d4:	d502      	bpl.n	80043dc <__addsf3+0x78>
 80043d6:	4249      	negs	r1, r1
 80043d8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80043dc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80043e0:	d313      	bcc.n	800440a <__addsf3+0xa6>
 80043e2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80043e6:	d306      	bcc.n	80043f6 <__addsf3+0x92>
 80043e8:	0840      	lsrs	r0, r0, #1
 80043ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80043ee:	f102 0201 	add.w	r2, r2, #1
 80043f2:	2afe      	cmp	r2, #254	@ 0xfe
 80043f4:	d251      	bcs.n	800449a <__addsf3+0x136>
 80043f6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80043fa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80043fe:	bf08      	it	eq
 8004400:	f020 0001 	biceq.w	r0, r0, #1
 8004404:	ea40 0003 	orr.w	r0, r0, r3
 8004408:	4770      	bx	lr
 800440a:	0049      	lsls	r1, r1, #1
 800440c:	eb40 0000 	adc.w	r0, r0, r0
 8004410:	3a01      	subs	r2, #1
 8004412:	bf28      	it	cs
 8004414:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8004418:	d2ed      	bcs.n	80043f6 <__addsf3+0x92>
 800441a:	fab0 fc80 	clz	ip, r0
 800441e:	f1ac 0c08 	sub.w	ip, ip, #8
 8004422:	ebb2 020c 	subs.w	r2, r2, ip
 8004426:	fa00 f00c 	lsl.w	r0, r0, ip
 800442a:	bfaa      	itet	ge
 800442c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8004430:	4252      	neglt	r2, r2
 8004432:	4318      	orrge	r0, r3
 8004434:	bfbc      	itt	lt
 8004436:	40d0      	lsrlt	r0, r2
 8004438:	4318      	orrlt	r0, r3
 800443a:	4770      	bx	lr
 800443c:	f092 0f00 	teq	r2, #0
 8004440:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8004444:	bf06      	itte	eq
 8004446:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800444a:	3201      	addeq	r2, #1
 800444c:	3b01      	subne	r3, #1
 800444e:	e7b5      	b.n	80043bc <__addsf3+0x58>
 8004450:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8004454:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8004458:	bf18      	it	ne
 800445a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800445e:	d021      	beq.n	80044a4 <__addsf3+0x140>
 8004460:	ea92 0f03 	teq	r2, r3
 8004464:	d004      	beq.n	8004470 <__addsf3+0x10c>
 8004466:	f092 0f00 	teq	r2, #0
 800446a:	bf08      	it	eq
 800446c:	4608      	moveq	r0, r1
 800446e:	4770      	bx	lr
 8004470:	ea90 0f01 	teq	r0, r1
 8004474:	bf1c      	itt	ne
 8004476:	2000      	movne	r0, #0
 8004478:	4770      	bxne	lr
 800447a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800447e:	d104      	bne.n	800448a <__addsf3+0x126>
 8004480:	0040      	lsls	r0, r0, #1
 8004482:	bf28      	it	cs
 8004484:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8004488:	4770      	bx	lr
 800448a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800448e:	bf3c      	itt	cc
 8004490:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8004494:	4770      	bxcc	lr
 8004496:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800449a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800449e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80044a2:	4770      	bx	lr
 80044a4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80044a8:	bf16      	itet	ne
 80044aa:	4608      	movne	r0, r1
 80044ac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80044b0:	4601      	movne	r1, r0
 80044b2:	0242      	lsls	r2, r0, #9
 80044b4:	bf06      	itte	eq
 80044b6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80044ba:	ea90 0f01 	teqeq	r0, r1
 80044be:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80044c2:	4770      	bx	lr

080044c4 <__aeabi_ui2f>:
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	e004      	b.n	80044d4 <__aeabi_i2f+0x8>
 80044ca:	bf00      	nop

080044cc <__aeabi_i2f>:
 80044cc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80044d0:	bf48      	it	mi
 80044d2:	4240      	negmi	r0, r0
 80044d4:	ea5f 0c00 	movs.w	ip, r0
 80044d8:	bf08      	it	eq
 80044da:	4770      	bxeq	lr
 80044dc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80044e0:	4601      	mov	r1, r0
 80044e2:	f04f 0000 	mov.w	r0, #0
 80044e6:	e01c      	b.n	8004522 <__aeabi_l2f+0x2a>

080044e8 <__aeabi_ul2f>:
 80044e8:	ea50 0201 	orrs.w	r2, r0, r1
 80044ec:	bf08      	it	eq
 80044ee:	4770      	bxeq	lr
 80044f0:	f04f 0300 	mov.w	r3, #0
 80044f4:	e00a      	b.n	800450c <__aeabi_l2f+0x14>
 80044f6:	bf00      	nop

080044f8 <__aeabi_l2f>:
 80044f8:	ea50 0201 	orrs.w	r2, r0, r1
 80044fc:	bf08      	it	eq
 80044fe:	4770      	bxeq	lr
 8004500:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8004504:	d502      	bpl.n	800450c <__aeabi_l2f+0x14>
 8004506:	4240      	negs	r0, r0
 8004508:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800450c:	ea5f 0c01 	movs.w	ip, r1
 8004510:	bf02      	ittt	eq
 8004512:	4684      	moveq	ip, r0
 8004514:	4601      	moveq	r1, r0
 8004516:	2000      	moveq	r0, #0
 8004518:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800451c:	bf08      	it	eq
 800451e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8004522:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8004526:	fabc f28c 	clz	r2, ip
 800452a:	3a08      	subs	r2, #8
 800452c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8004530:	db10      	blt.n	8004554 <__aeabi_l2f+0x5c>
 8004532:	fa01 fc02 	lsl.w	ip, r1, r2
 8004536:	4463      	add	r3, ip
 8004538:	fa00 fc02 	lsl.w	ip, r0, r2
 800453c:	f1c2 0220 	rsb	r2, r2, #32
 8004540:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8004544:	fa20 f202 	lsr.w	r2, r0, r2
 8004548:	eb43 0002 	adc.w	r0, r3, r2
 800454c:	bf08      	it	eq
 800454e:	f020 0001 	biceq.w	r0, r0, #1
 8004552:	4770      	bx	lr
 8004554:	f102 0220 	add.w	r2, r2, #32
 8004558:	fa01 fc02 	lsl.w	ip, r1, r2
 800455c:	f1c2 0220 	rsb	r2, r2, #32
 8004560:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8004564:	fa21 f202 	lsr.w	r2, r1, r2
 8004568:	eb43 0002 	adc.w	r0, r3, r2
 800456c:	bf08      	it	eq
 800456e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8004572:	4770      	bx	lr

08004574 <__aeabi_fmul>:
 8004574:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8004578:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800457c:	bf1e      	ittt	ne
 800457e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8004582:	ea92 0f0c 	teqne	r2, ip
 8004586:	ea93 0f0c 	teqne	r3, ip
 800458a:	d06f      	beq.n	800466c <__aeabi_fmul+0xf8>
 800458c:	441a      	add	r2, r3
 800458e:	ea80 0c01 	eor.w	ip, r0, r1
 8004592:	0240      	lsls	r0, r0, #9
 8004594:	bf18      	it	ne
 8004596:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800459a:	d01e      	beq.n	80045da <__aeabi_fmul+0x66>
 800459c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80045a0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80045a4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80045a8:	fba0 3101 	umull	r3, r1, r0, r1
 80045ac:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80045b0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80045b4:	bf3e      	ittt	cc
 80045b6:	0049      	lslcc	r1, r1, #1
 80045b8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80045bc:	005b      	lslcc	r3, r3, #1
 80045be:	ea40 0001 	orr.w	r0, r0, r1
 80045c2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80045c6:	2afd      	cmp	r2, #253	@ 0xfd
 80045c8:	d81d      	bhi.n	8004606 <__aeabi_fmul+0x92>
 80045ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80045d2:	bf08      	it	eq
 80045d4:	f020 0001 	biceq.w	r0, r0, #1
 80045d8:	4770      	bx	lr
 80045da:	f090 0f00 	teq	r0, #0
 80045de:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80045e2:	bf08      	it	eq
 80045e4:	0249      	lsleq	r1, r1, #9
 80045e6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80045ea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80045ee:	3a7f      	subs	r2, #127	@ 0x7f
 80045f0:	bfc2      	ittt	gt
 80045f2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80045f6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80045fa:	4770      	bxgt	lr
 80045fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8004600:	f04f 0300 	mov.w	r3, #0
 8004604:	3a01      	subs	r2, #1
 8004606:	dc5d      	bgt.n	80046c4 <__aeabi_fmul+0x150>
 8004608:	f112 0f19 	cmn.w	r2, #25
 800460c:	bfdc      	itt	le
 800460e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8004612:	4770      	bxle	lr
 8004614:	f1c2 0200 	rsb	r2, r2, #0
 8004618:	0041      	lsls	r1, r0, #1
 800461a:	fa21 f102 	lsr.w	r1, r1, r2
 800461e:	f1c2 0220 	rsb	r2, r2, #32
 8004622:	fa00 fc02 	lsl.w	ip, r0, r2
 8004626:	ea5f 0031 	movs.w	r0, r1, rrx
 800462a:	f140 0000 	adc.w	r0, r0, #0
 800462e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8004632:	bf08      	it	eq
 8004634:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8004638:	4770      	bx	lr
 800463a:	f092 0f00 	teq	r2, #0
 800463e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8004642:	bf02      	ittt	eq
 8004644:	0040      	lsleq	r0, r0, #1
 8004646:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800464a:	3a01      	subeq	r2, #1
 800464c:	d0f9      	beq.n	8004642 <__aeabi_fmul+0xce>
 800464e:	ea40 000c 	orr.w	r0, r0, ip
 8004652:	f093 0f00 	teq	r3, #0
 8004656:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800465a:	bf02      	ittt	eq
 800465c:	0049      	lsleq	r1, r1, #1
 800465e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8004662:	3b01      	subeq	r3, #1
 8004664:	d0f9      	beq.n	800465a <__aeabi_fmul+0xe6>
 8004666:	ea41 010c 	orr.w	r1, r1, ip
 800466a:	e78f      	b.n	800458c <__aeabi_fmul+0x18>
 800466c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8004670:	ea92 0f0c 	teq	r2, ip
 8004674:	bf18      	it	ne
 8004676:	ea93 0f0c 	teqne	r3, ip
 800467a:	d00a      	beq.n	8004692 <__aeabi_fmul+0x11e>
 800467c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8004680:	bf18      	it	ne
 8004682:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8004686:	d1d8      	bne.n	800463a <__aeabi_fmul+0xc6>
 8004688:	ea80 0001 	eor.w	r0, r0, r1
 800468c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8004690:	4770      	bx	lr
 8004692:	f090 0f00 	teq	r0, #0
 8004696:	bf17      	itett	ne
 8004698:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 800469c:	4608      	moveq	r0, r1
 800469e:	f091 0f00 	teqne	r1, #0
 80046a2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80046a6:	d014      	beq.n	80046d2 <__aeabi_fmul+0x15e>
 80046a8:	ea92 0f0c 	teq	r2, ip
 80046ac:	d101      	bne.n	80046b2 <__aeabi_fmul+0x13e>
 80046ae:	0242      	lsls	r2, r0, #9
 80046b0:	d10f      	bne.n	80046d2 <__aeabi_fmul+0x15e>
 80046b2:	ea93 0f0c 	teq	r3, ip
 80046b6:	d103      	bne.n	80046c0 <__aeabi_fmul+0x14c>
 80046b8:	024b      	lsls	r3, r1, #9
 80046ba:	bf18      	it	ne
 80046bc:	4608      	movne	r0, r1
 80046be:	d108      	bne.n	80046d2 <__aeabi_fmul+0x15e>
 80046c0:	ea80 0001 	eor.w	r0, r0, r1
 80046c4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80046c8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80046cc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80046d0:	4770      	bx	lr
 80046d2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80046d6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80046da:	4770      	bx	lr

080046dc <__aeabi_fdiv>:
 80046dc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80046e0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80046e4:	bf1e      	ittt	ne
 80046e6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80046ea:	ea92 0f0c 	teqne	r2, ip
 80046ee:	ea93 0f0c 	teqne	r3, ip
 80046f2:	d069      	beq.n	80047c8 <__aeabi_fdiv+0xec>
 80046f4:	eba2 0203 	sub.w	r2, r2, r3
 80046f8:	ea80 0c01 	eor.w	ip, r0, r1
 80046fc:	0249      	lsls	r1, r1, #9
 80046fe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8004702:	d037      	beq.n	8004774 <__aeabi_fdiv+0x98>
 8004704:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004708:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800470c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8004710:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8004714:	428b      	cmp	r3, r1
 8004716:	bf38      	it	cc
 8004718:	005b      	lslcc	r3, r3, #1
 800471a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 800471e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8004722:	428b      	cmp	r3, r1
 8004724:	bf24      	itt	cs
 8004726:	1a5b      	subcs	r3, r3, r1
 8004728:	ea40 000c 	orrcs.w	r0, r0, ip
 800472c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8004730:	bf24      	itt	cs
 8004732:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8004736:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800473a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800473e:	bf24      	itt	cs
 8004740:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8004744:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004748:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800474c:	bf24      	itt	cs
 800474e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8004752:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8004756:	011b      	lsls	r3, r3, #4
 8004758:	bf18      	it	ne
 800475a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800475e:	d1e0      	bne.n	8004722 <__aeabi_fdiv+0x46>
 8004760:	2afd      	cmp	r2, #253	@ 0xfd
 8004762:	f63f af50 	bhi.w	8004606 <__aeabi_fmul+0x92>
 8004766:	428b      	cmp	r3, r1
 8004768:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800476c:	bf08      	it	eq
 800476e:	f020 0001 	biceq.w	r0, r0, #1
 8004772:	4770      	bx	lr
 8004774:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8004778:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800477c:	327f      	adds	r2, #127	@ 0x7f
 800477e:	bfc2      	ittt	gt
 8004780:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8004784:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8004788:	4770      	bxgt	lr
 800478a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800478e:	f04f 0300 	mov.w	r3, #0
 8004792:	3a01      	subs	r2, #1
 8004794:	e737      	b.n	8004606 <__aeabi_fmul+0x92>
 8004796:	f092 0f00 	teq	r2, #0
 800479a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800479e:	bf02      	ittt	eq
 80047a0:	0040      	lsleq	r0, r0, #1
 80047a2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80047a6:	3a01      	subeq	r2, #1
 80047a8:	d0f9      	beq.n	800479e <__aeabi_fdiv+0xc2>
 80047aa:	ea40 000c 	orr.w	r0, r0, ip
 80047ae:	f093 0f00 	teq	r3, #0
 80047b2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80047b6:	bf02      	ittt	eq
 80047b8:	0049      	lsleq	r1, r1, #1
 80047ba:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80047be:	3b01      	subeq	r3, #1
 80047c0:	d0f9      	beq.n	80047b6 <__aeabi_fdiv+0xda>
 80047c2:	ea41 010c 	orr.w	r1, r1, ip
 80047c6:	e795      	b.n	80046f4 <__aeabi_fdiv+0x18>
 80047c8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80047cc:	ea92 0f0c 	teq	r2, ip
 80047d0:	d108      	bne.n	80047e4 <__aeabi_fdiv+0x108>
 80047d2:	0242      	lsls	r2, r0, #9
 80047d4:	f47f af7d 	bne.w	80046d2 <__aeabi_fmul+0x15e>
 80047d8:	ea93 0f0c 	teq	r3, ip
 80047dc:	f47f af70 	bne.w	80046c0 <__aeabi_fmul+0x14c>
 80047e0:	4608      	mov	r0, r1
 80047e2:	e776      	b.n	80046d2 <__aeabi_fmul+0x15e>
 80047e4:	ea93 0f0c 	teq	r3, ip
 80047e8:	d104      	bne.n	80047f4 <__aeabi_fdiv+0x118>
 80047ea:	024b      	lsls	r3, r1, #9
 80047ec:	f43f af4c 	beq.w	8004688 <__aeabi_fmul+0x114>
 80047f0:	4608      	mov	r0, r1
 80047f2:	e76e      	b.n	80046d2 <__aeabi_fmul+0x15e>
 80047f4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80047f8:	bf18      	it	ne
 80047fa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80047fe:	d1ca      	bne.n	8004796 <__aeabi_fdiv+0xba>
 8004800:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8004804:	f47f af5c 	bne.w	80046c0 <__aeabi_fmul+0x14c>
 8004808:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800480c:	f47f af3c 	bne.w	8004688 <__aeabi_fmul+0x114>
 8004810:	e75f      	b.n	80046d2 <__aeabi_fmul+0x15e>
 8004812:	bf00      	nop

08004814 <__gesf2>:
 8004814:	f04f 3cff 	mov.w	ip, #4294967295
 8004818:	e006      	b.n	8004828 <__cmpsf2+0x4>
 800481a:	bf00      	nop

0800481c <__lesf2>:
 800481c:	f04f 0c01 	mov.w	ip, #1
 8004820:	e002      	b.n	8004828 <__cmpsf2+0x4>
 8004822:	bf00      	nop

08004824 <__cmpsf2>:
 8004824:	f04f 0c01 	mov.w	ip, #1
 8004828:	f84d cd04 	str.w	ip, [sp, #-4]!
 800482c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8004830:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8004834:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8004838:	bf18      	it	ne
 800483a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800483e:	d011      	beq.n	8004864 <__cmpsf2+0x40>
 8004840:	b001      	add	sp, #4
 8004842:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8004846:	bf18      	it	ne
 8004848:	ea90 0f01 	teqne	r0, r1
 800484c:	bf58      	it	pl
 800484e:	ebb2 0003 	subspl.w	r0, r2, r3
 8004852:	bf88      	it	hi
 8004854:	17c8      	asrhi	r0, r1, #31
 8004856:	bf38      	it	cc
 8004858:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800485c:	bf18      	it	ne
 800485e:	f040 0001 	orrne.w	r0, r0, #1
 8004862:	4770      	bx	lr
 8004864:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8004868:	d102      	bne.n	8004870 <__cmpsf2+0x4c>
 800486a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800486e:	d105      	bne.n	800487c <__cmpsf2+0x58>
 8004870:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8004874:	d1e4      	bne.n	8004840 <__cmpsf2+0x1c>
 8004876:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800487a:	d0e1      	beq.n	8004840 <__cmpsf2+0x1c>
 800487c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop

08004884 <__aeabi_cfrcmple>:
 8004884:	4684      	mov	ip, r0
 8004886:	4608      	mov	r0, r1
 8004888:	4661      	mov	r1, ip
 800488a:	e7ff      	b.n	800488c <__aeabi_cfcmpeq>

0800488c <__aeabi_cfcmpeq>:
 800488c:	b50f      	push	{r0, r1, r2, r3, lr}
 800488e:	f7ff ffc9 	bl	8004824 <__cmpsf2>
 8004892:	2800      	cmp	r0, #0
 8004894:	bf48      	it	mi
 8004896:	f110 0f00 	cmnmi.w	r0, #0
 800489a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800489c <__aeabi_fcmpeq>:
 800489c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80048a0:	f7ff fff4 	bl	800488c <__aeabi_cfcmpeq>
 80048a4:	bf0c      	ite	eq
 80048a6:	2001      	moveq	r0, #1
 80048a8:	2000      	movne	r0, #0
 80048aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80048ae:	bf00      	nop

080048b0 <__aeabi_fcmplt>:
 80048b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80048b4:	f7ff ffea 	bl	800488c <__aeabi_cfcmpeq>
 80048b8:	bf34      	ite	cc
 80048ba:	2001      	movcc	r0, #1
 80048bc:	2000      	movcs	r0, #0
 80048be:	f85d fb08 	ldr.w	pc, [sp], #8
 80048c2:	bf00      	nop

080048c4 <__aeabi_fcmple>:
 80048c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80048c8:	f7ff ffe0 	bl	800488c <__aeabi_cfcmpeq>
 80048cc:	bf94      	ite	ls
 80048ce:	2001      	movls	r0, #1
 80048d0:	2000      	movhi	r0, #0
 80048d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80048d6:	bf00      	nop

080048d8 <__aeabi_fcmpge>:
 80048d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80048dc:	f7ff ffd2 	bl	8004884 <__aeabi_cfrcmple>
 80048e0:	bf94      	ite	ls
 80048e2:	2001      	movls	r0, #1
 80048e4:	2000      	movhi	r0, #0
 80048e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80048ea:	bf00      	nop

080048ec <__aeabi_fcmpgt>:
 80048ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80048f0:	f7ff ffc8 	bl	8004884 <__aeabi_cfrcmple>
 80048f4:	bf34      	ite	cc
 80048f6:	2001      	movcc	r0, #1
 80048f8:	2000      	movcs	r0, #0
 80048fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80048fe:	bf00      	nop

08004900 <__aeabi_f2iz>:
 8004900:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8004904:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8004908:	d30f      	bcc.n	800492a <__aeabi_f2iz+0x2a>
 800490a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800490e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8004912:	d90d      	bls.n	8004930 <__aeabi_f2iz+0x30>
 8004914:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8004918:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800491c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8004920:	fa23 f002 	lsr.w	r0, r3, r2
 8004924:	bf18      	it	ne
 8004926:	4240      	negne	r0, r0
 8004928:	4770      	bx	lr
 800492a:	f04f 0000 	mov.w	r0, #0
 800492e:	4770      	bx	lr
 8004930:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8004934:	d101      	bne.n	800493a <__aeabi_f2iz+0x3a>
 8004936:	0242      	lsls	r2, r0, #9
 8004938:	d105      	bne.n	8004946 <__aeabi_f2iz+0x46>
 800493a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800493e:	bf08      	it	eq
 8004940:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8004944:	4770      	bx	lr
 8004946:	f04f 0000 	mov.w	r0, #0
 800494a:	4770      	bx	lr

0800494c <__aeabi_f2uiz>:
 800494c:	0042      	lsls	r2, r0, #1
 800494e:	d20e      	bcs.n	800496e <__aeabi_f2uiz+0x22>
 8004950:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8004954:	d30b      	bcc.n	800496e <__aeabi_f2uiz+0x22>
 8004956:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800495a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800495e:	d409      	bmi.n	8004974 <__aeabi_f2uiz+0x28>
 8004960:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8004964:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004968:	fa23 f002 	lsr.w	r0, r3, r2
 800496c:	4770      	bx	lr
 800496e:	f04f 0000 	mov.w	r0, #0
 8004972:	4770      	bx	lr
 8004974:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8004978:	d101      	bne.n	800497e <__aeabi_f2uiz+0x32>
 800497a:	0242      	lsls	r2, r0, #9
 800497c:	d102      	bne.n	8004984 <__aeabi_f2uiz+0x38>
 800497e:	f04f 30ff 	mov.w	r0, #4294967295
 8004982:	4770      	bx	lr
 8004984:	f04f 0000 	mov.w	r0, #0
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop

0800498c <__aeabi_uldivmod>:
 800498c:	b953      	cbnz	r3, 80049a4 <__aeabi_uldivmod+0x18>
 800498e:	b94a      	cbnz	r2, 80049a4 <__aeabi_uldivmod+0x18>
 8004990:	2900      	cmp	r1, #0
 8004992:	bf08      	it	eq
 8004994:	2800      	cmpeq	r0, #0
 8004996:	bf1c      	itt	ne
 8004998:	f04f 31ff 	movne.w	r1, #4294967295
 800499c:	f04f 30ff 	movne.w	r0, #4294967295
 80049a0:	f000 b98c 	b.w	8004cbc <__aeabi_idiv0>
 80049a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80049a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80049ac:	f000 f806 	bl	80049bc <__udivmoddi4>
 80049b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80049b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80049b8:	b004      	add	sp, #16
 80049ba:	4770      	bx	lr

080049bc <__udivmoddi4>:
 80049bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049c0:	9d08      	ldr	r5, [sp, #32]
 80049c2:	468e      	mov	lr, r1
 80049c4:	4604      	mov	r4, r0
 80049c6:	4688      	mov	r8, r1
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d14a      	bne.n	8004a62 <__udivmoddi4+0xa6>
 80049cc:	428a      	cmp	r2, r1
 80049ce:	4617      	mov	r7, r2
 80049d0:	d962      	bls.n	8004a98 <__udivmoddi4+0xdc>
 80049d2:	fab2 f682 	clz	r6, r2
 80049d6:	b14e      	cbz	r6, 80049ec <__udivmoddi4+0x30>
 80049d8:	f1c6 0320 	rsb	r3, r6, #32
 80049dc:	fa01 f806 	lsl.w	r8, r1, r6
 80049e0:	fa20 f303 	lsr.w	r3, r0, r3
 80049e4:	40b7      	lsls	r7, r6
 80049e6:	ea43 0808 	orr.w	r8, r3, r8
 80049ea:	40b4      	lsls	r4, r6
 80049ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80049f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80049f4:	fa1f fc87 	uxth.w	ip, r7
 80049f8:	fb0e 8811 	mls	r8, lr, r1, r8
 80049fc:	fb01 f20c 	mul.w	r2, r1, ip
 8004a00:	0c23      	lsrs	r3, r4, #16
 8004a02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d909      	bls.n	8004a1e <__udivmoddi4+0x62>
 8004a0a:	18fb      	adds	r3, r7, r3
 8004a0c:	f101 30ff 	add.w	r0, r1, #4294967295
 8004a10:	f080 80eb 	bcs.w	8004bea <__udivmoddi4+0x22e>
 8004a14:	429a      	cmp	r2, r3
 8004a16:	f240 80e8 	bls.w	8004bea <__udivmoddi4+0x22e>
 8004a1a:	3902      	subs	r1, #2
 8004a1c:	443b      	add	r3, r7
 8004a1e:	1a9a      	subs	r2, r3, r2
 8004a20:	fbb2 f0fe 	udiv	r0, r2, lr
 8004a24:	fb0e 2210 	mls	r2, lr, r0, r2
 8004a28:	fb00 fc0c 	mul.w	ip, r0, ip
 8004a2c:	b2a3      	uxth	r3, r4
 8004a2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a32:	459c      	cmp	ip, r3
 8004a34:	d909      	bls.n	8004a4a <__udivmoddi4+0x8e>
 8004a36:	18fb      	adds	r3, r7, r3
 8004a38:	f100 32ff 	add.w	r2, r0, #4294967295
 8004a3c:	f080 80d7 	bcs.w	8004bee <__udivmoddi4+0x232>
 8004a40:	459c      	cmp	ip, r3
 8004a42:	f240 80d4 	bls.w	8004bee <__udivmoddi4+0x232>
 8004a46:	443b      	add	r3, r7
 8004a48:	3802      	subs	r0, #2
 8004a4a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8004a4e:	2100      	movs	r1, #0
 8004a50:	eba3 030c 	sub.w	r3, r3, ip
 8004a54:	b11d      	cbz	r5, 8004a5e <__udivmoddi4+0xa2>
 8004a56:	2200      	movs	r2, #0
 8004a58:	40f3      	lsrs	r3, r6
 8004a5a:	e9c5 3200 	strd	r3, r2, [r5]
 8004a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a62:	428b      	cmp	r3, r1
 8004a64:	d905      	bls.n	8004a72 <__udivmoddi4+0xb6>
 8004a66:	b10d      	cbz	r5, 8004a6c <__udivmoddi4+0xb0>
 8004a68:	e9c5 0100 	strd	r0, r1, [r5]
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	4608      	mov	r0, r1
 8004a70:	e7f5      	b.n	8004a5e <__udivmoddi4+0xa2>
 8004a72:	fab3 f183 	clz	r1, r3
 8004a76:	2900      	cmp	r1, #0
 8004a78:	d146      	bne.n	8004b08 <__udivmoddi4+0x14c>
 8004a7a:	4573      	cmp	r3, lr
 8004a7c:	d302      	bcc.n	8004a84 <__udivmoddi4+0xc8>
 8004a7e:	4282      	cmp	r2, r0
 8004a80:	f200 8108 	bhi.w	8004c94 <__udivmoddi4+0x2d8>
 8004a84:	1a84      	subs	r4, r0, r2
 8004a86:	eb6e 0203 	sbc.w	r2, lr, r3
 8004a8a:	2001      	movs	r0, #1
 8004a8c:	4690      	mov	r8, r2
 8004a8e:	2d00      	cmp	r5, #0
 8004a90:	d0e5      	beq.n	8004a5e <__udivmoddi4+0xa2>
 8004a92:	e9c5 4800 	strd	r4, r8, [r5]
 8004a96:	e7e2      	b.n	8004a5e <__udivmoddi4+0xa2>
 8004a98:	2a00      	cmp	r2, #0
 8004a9a:	f000 8091 	beq.w	8004bc0 <__udivmoddi4+0x204>
 8004a9e:	fab2 f682 	clz	r6, r2
 8004aa2:	2e00      	cmp	r6, #0
 8004aa4:	f040 80a5 	bne.w	8004bf2 <__udivmoddi4+0x236>
 8004aa8:	1a8a      	subs	r2, r1, r2
 8004aaa:	2101      	movs	r1, #1
 8004aac:	0c03      	lsrs	r3, r0, #16
 8004aae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004ab2:	b280      	uxth	r0, r0
 8004ab4:	b2bc      	uxth	r4, r7
 8004ab6:	fbb2 fcfe 	udiv	ip, r2, lr
 8004aba:	fb0e 221c 	mls	r2, lr, ip, r2
 8004abe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ac2:	fb04 f20c 	mul.w	r2, r4, ip
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d907      	bls.n	8004ada <__udivmoddi4+0x11e>
 8004aca:	18fb      	adds	r3, r7, r3
 8004acc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8004ad0:	d202      	bcs.n	8004ad8 <__udivmoddi4+0x11c>
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	f200 80e3 	bhi.w	8004c9e <__udivmoddi4+0x2e2>
 8004ad8:	46c4      	mov	ip, r8
 8004ada:	1a9b      	subs	r3, r3, r2
 8004adc:	fbb3 f2fe 	udiv	r2, r3, lr
 8004ae0:	fb0e 3312 	mls	r3, lr, r2, r3
 8004ae4:	fb02 f404 	mul.w	r4, r2, r4
 8004ae8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8004aec:	429c      	cmp	r4, r3
 8004aee:	d907      	bls.n	8004b00 <__udivmoddi4+0x144>
 8004af0:	18fb      	adds	r3, r7, r3
 8004af2:	f102 30ff 	add.w	r0, r2, #4294967295
 8004af6:	d202      	bcs.n	8004afe <__udivmoddi4+0x142>
 8004af8:	429c      	cmp	r4, r3
 8004afa:	f200 80cd 	bhi.w	8004c98 <__udivmoddi4+0x2dc>
 8004afe:	4602      	mov	r2, r0
 8004b00:	1b1b      	subs	r3, r3, r4
 8004b02:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8004b06:	e7a5      	b.n	8004a54 <__udivmoddi4+0x98>
 8004b08:	f1c1 0620 	rsb	r6, r1, #32
 8004b0c:	408b      	lsls	r3, r1
 8004b0e:	fa22 f706 	lsr.w	r7, r2, r6
 8004b12:	431f      	orrs	r7, r3
 8004b14:	fa2e fa06 	lsr.w	sl, lr, r6
 8004b18:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8004b1c:	fbba f8f9 	udiv	r8, sl, r9
 8004b20:	fa0e fe01 	lsl.w	lr, lr, r1
 8004b24:	fa20 f306 	lsr.w	r3, r0, r6
 8004b28:	fb09 aa18 	mls	sl, r9, r8, sl
 8004b2c:	fa1f fc87 	uxth.w	ip, r7
 8004b30:	ea43 030e 	orr.w	r3, r3, lr
 8004b34:	fa00 fe01 	lsl.w	lr, r0, r1
 8004b38:	fb08 f00c 	mul.w	r0, r8, ip
 8004b3c:	0c1c      	lsrs	r4, r3, #16
 8004b3e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004b42:	42a0      	cmp	r0, r4
 8004b44:	fa02 f201 	lsl.w	r2, r2, r1
 8004b48:	d90a      	bls.n	8004b60 <__udivmoddi4+0x1a4>
 8004b4a:	193c      	adds	r4, r7, r4
 8004b4c:	f108 3aff 	add.w	sl, r8, #4294967295
 8004b50:	f080 809e 	bcs.w	8004c90 <__udivmoddi4+0x2d4>
 8004b54:	42a0      	cmp	r0, r4
 8004b56:	f240 809b 	bls.w	8004c90 <__udivmoddi4+0x2d4>
 8004b5a:	f1a8 0802 	sub.w	r8, r8, #2
 8004b5e:	443c      	add	r4, r7
 8004b60:	1a24      	subs	r4, r4, r0
 8004b62:	b298      	uxth	r0, r3
 8004b64:	fbb4 f3f9 	udiv	r3, r4, r9
 8004b68:	fb09 4413 	mls	r4, r9, r3, r4
 8004b6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8004b70:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8004b74:	45a4      	cmp	ip, r4
 8004b76:	d909      	bls.n	8004b8c <__udivmoddi4+0x1d0>
 8004b78:	193c      	adds	r4, r7, r4
 8004b7a:	f103 30ff 	add.w	r0, r3, #4294967295
 8004b7e:	f080 8085 	bcs.w	8004c8c <__udivmoddi4+0x2d0>
 8004b82:	45a4      	cmp	ip, r4
 8004b84:	f240 8082 	bls.w	8004c8c <__udivmoddi4+0x2d0>
 8004b88:	3b02      	subs	r3, #2
 8004b8a:	443c      	add	r4, r7
 8004b8c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8004b90:	eba4 040c 	sub.w	r4, r4, ip
 8004b94:	fba0 8c02 	umull	r8, ip, r0, r2
 8004b98:	4564      	cmp	r4, ip
 8004b9a:	4643      	mov	r3, r8
 8004b9c:	46e1      	mov	r9, ip
 8004b9e:	d364      	bcc.n	8004c6a <__udivmoddi4+0x2ae>
 8004ba0:	d061      	beq.n	8004c66 <__udivmoddi4+0x2aa>
 8004ba2:	b15d      	cbz	r5, 8004bbc <__udivmoddi4+0x200>
 8004ba4:	ebbe 0203 	subs.w	r2, lr, r3
 8004ba8:	eb64 0409 	sbc.w	r4, r4, r9
 8004bac:	fa04 f606 	lsl.w	r6, r4, r6
 8004bb0:	fa22 f301 	lsr.w	r3, r2, r1
 8004bb4:	431e      	orrs	r6, r3
 8004bb6:	40cc      	lsrs	r4, r1
 8004bb8:	e9c5 6400 	strd	r6, r4, [r5]
 8004bbc:	2100      	movs	r1, #0
 8004bbe:	e74e      	b.n	8004a5e <__udivmoddi4+0xa2>
 8004bc0:	fbb1 fcf2 	udiv	ip, r1, r2
 8004bc4:	0c01      	lsrs	r1, r0, #16
 8004bc6:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8004bca:	b280      	uxth	r0, r0
 8004bcc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8004bd0:	463b      	mov	r3, r7
 8004bd2:	fbb1 f1f7 	udiv	r1, r1, r7
 8004bd6:	4638      	mov	r0, r7
 8004bd8:	463c      	mov	r4, r7
 8004bda:	46b8      	mov	r8, r7
 8004bdc:	46be      	mov	lr, r7
 8004bde:	2620      	movs	r6, #32
 8004be0:	eba2 0208 	sub.w	r2, r2, r8
 8004be4:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8004be8:	e765      	b.n	8004ab6 <__udivmoddi4+0xfa>
 8004bea:	4601      	mov	r1, r0
 8004bec:	e717      	b.n	8004a1e <__udivmoddi4+0x62>
 8004bee:	4610      	mov	r0, r2
 8004bf0:	e72b      	b.n	8004a4a <__udivmoddi4+0x8e>
 8004bf2:	f1c6 0120 	rsb	r1, r6, #32
 8004bf6:	fa2e fc01 	lsr.w	ip, lr, r1
 8004bfa:	40b7      	lsls	r7, r6
 8004bfc:	fa0e fe06 	lsl.w	lr, lr, r6
 8004c00:	fa20 f101 	lsr.w	r1, r0, r1
 8004c04:	ea41 010e 	orr.w	r1, r1, lr
 8004c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8004c0c:	fbbc f8fe 	udiv	r8, ip, lr
 8004c10:	b2bc      	uxth	r4, r7
 8004c12:	fb0e cc18 	mls	ip, lr, r8, ip
 8004c16:	fb08 f904 	mul.w	r9, r8, r4
 8004c1a:	0c0a      	lsrs	r2, r1, #16
 8004c1c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8004c20:	40b0      	lsls	r0, r6
 8004c22:	4591      	cmp	r9, r2
 8004c24:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8004c28:	b280      	uxth	r0, r0
 8004c2a:	d93e      	bls.n	8004caa <__udivmoddi4+0x2ee>
 8004c2c:	18ba      	adds	r2, r7, r2
 8004c2e:	f108 3cff 	add.w	ip, r8, #4294967295
 8004c32:	d201      	bcs.n	8004c38 <__udivmoddi4+0x27c>
 8004c34:	4591      	cmp	r9, r2
 8004c36:	d81f      	bhi.n	8004c78 <__udivmoddi4+0x2bc>
 8004c38:	eba2 0209 	sub.w	r2, r2, r9
 8004c3c:	fbb2 f9fe 	udiv	r9, r2, lr
 8004c40:	fb09 f804 	mul.w	r8, r9, r4
 8004c44:	fb0e 2a19 	mls	sl, lr, r9, r2
 8004c48:	b28a      	uxth	r2, r1
 8004c4a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8004c4e:	4542      	cmp	r2, r8
 8004c50:	d229      	bcs.n	8004ca6 <__udivmoddi4+0x2ea>
 8004c52:	18ba      	adds	r2, r7, r2
 8004c54:	f109 31ff 	add.w	r1, r9, #4294967295
 8004c58:	d2c2      	bcs.n	8004be0 <__udivmoddi4+0x224>
 8004c5a:	4542      	cmp	r2, r8
 8004c5c:	d2c0      	bcs.n	8004be0 <__udivmoddi4+0x224>
 8004c5e:	f1a9 0102 	sub.w	r1, r9, #2
 8004c62:	443a      	add	r2, r7
 8004c64:	e7bc      	b.n	8004be0 <__udivmoddi4+0x224>
 8004c66:	45c6      	cmp	lr, r8
 8004c68:	d29b      	bcs.n	8004ba2 <__udivmoddi4+0x1e6>
 8004c6a:	ebb8 0302 	subs.w	r3, r8, r2
 8004c6e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8004c72:	3801      	subs	r0, #1
 8004c74:	46e1      	mov	r9, ip
 8004c76:	e794      	b.n	8004ba2 <__udivmoddi4+0x1e6>
 8004c78:	eba7 0909 	sub.w	r9, r7, r9
 8004c7c:	444a      	add	r2, r9
 8004c7e:	fbb2 f9fe 	udiv	r9, r2, lr
 8004c82:	f1a8 0c02 	sub.w	ip, r8, #2
 8004c86:	fb09 f804 	mul.w	r8, r9, r4
 8004c8a:	e7db      	b.n	8004c44 <__udivmoddi4+0x288>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	e77d      	b.n	8004b8c <__udivmoddi4+0x1d0>
 8004c90:	46d0      	mov	r8, sl
 8004c92:	e765      	b.n	8004b60 <__udivmoddi4+0x1a4>
 8004c94:	4608      	mov	r0, r1
 8004c96:	e6fa      	b.n	8004a8e <__udivmoddi4+0xd2>
 8004c98:	443b      	add	r3, r7
 8004c9a:	3a02      	subs	r2, #2
 8004c9c:	e730      	b.n	8004b00 <__udivmoddi4+0x144>
 8004c9e:	f1ac 0c02 	sub.w	ip, ip, #2
 8004ca2:	443b      	add	r3, r7
 8004ca4:	e719      	b.n	8004ada <__udivmoddi4+0x11e>
 8004ca6:	4649      	mov	r1, r9
 8004ca8:	e79a      	b.n	8004be0 <__udivmoddi4+0x224>
 8004caa:	eba2 0209 	sub.w	r2, r2, r9
 8004cae:	fbb2 f9fe 	udiv	r9, r2, lr
 8004cb2:	46c4      	mov	ip, r8
 8004cb4:	fb09 f804 	mul.w	r8, r9, r4
 8004cb8:	e7c4      	b.n	8004c44 <__udivmoddi4+0x288>
 8004cba:	bf00      	nop

08004cbc <__aeabi_idiv0>:
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop

08004cc0 <adl_getData>:
 * Get / Set Handles
 *----------------------------------------------------------------------------*/

void adl_getData(uint8_t *slaveAddress, uint16_t *startAddress,
		uint16_t *result16, uint32_t *result32)
{
 8004cc0:	b530      	push	{r4, r5, lr}
	ADL_t *obj;

	switch (*slaveAddress)
 8004cc2:	7800      	ldrb	r0, [r0, #0]
 8004cc4:	2801      	cmp	r0, #1
 8004cc6:	d127      	bne.n	8004d18 <adl_getData+0x58>

	default:
		return;
	}

	if (*startAddress == ADL_MODEL_NUMBER)
 8004cc8:	f24f 0409 	movw	r4, #61449	@ 0xf009
 8004ccc:	8808      	ldrh	r0, [r1, #0]
 8004cce:	42a0      	cmp	r0, r4
 8004cd0:	d105      	bne.n	8004cde <adl_getData+0x1e>
	{
		if ((*(((uint8_t*) result32) + 3) == 'A') && (result32 != NULL))
 8004cd2:	78dc      	ldrb	r4, [r3, #3]
 8004cd4:	2c41      	cmp	r4, #65	@ 0x41
		{
			obj->modelNumber = (*((uint8_t*) result32));
 8004cd6:	bf02      	ittt	eq
 8004cd8:	781d      	ldrbeq	r5, [r3, #0]
 8004cda:	4c2e      	ldreq	r4, [pc, #184]	@ (8004d94 <adl_getData+0xd4>)
 8004cdc:	7065      	strbeq	r5, [r4, #1]
		}
	}

	if(singlePhaseMeter){
 8004cde:	4c2e      	ldr	r4, [pc, #184]	@ (8004d98 <adl_getData+0xd8>)
 8004ce0:	7824      	ldrb	r4, [r4, #0]
 8004ce2:	b17c      	cbz	r4, 8004d04 <adl_getData+0x44>
		switch (*startAddress)
 8004ce4:	b308      	cbz	r0, 8004d2a <adl_getData+0x6a>
 8004ce6:	380b      	subs	r0, #11
 8004ce8:	b284      	uxth	r4, r0
 8004cea:	2c06      	cmp	r4, #6
 8004cec:	d80a      	bhi.n	8004d04 <adl_getData+0x44>
 8004cee:	2806      	cmp	r0, #6
 8004cf0:	d808      	bhi.n	8004d04 <adl_getData+0x44>
 8004cf2:	e8df f000 	tbb	[pc, r0]
 8004cf6:	1204      	.short	0x1204
 8004cf8:	0707071e 	.word	0x0707071e
 8004cfc:	16          	.byte	0x16
 8004cfd:	00          	.byte	0x00
		{
		case VOLTAGE_OF_A1_PHASE:
			obj->data.voltage_PhaseA = (*result16);
 8004cfe:	8814      	ldrh	r4, [r2, #0]
 8004d00:	4824      	ldr	r0, [pc, #144]	@ (8004d94 <adl_getData+0xd4>)
 8004d02:	8184      	strh	r4, [r0, #12]
		default:
			break;
		}
	}

	if (threePhaseMeter)
 8004d04:	4825      	ldr	r0, [pc, #148]	@ (8004d9c <adl_getData+0xdc>)
 8004d06:	7800      	ldrb	r0, [r0, #0]
 8004d08:	b130      	cbz	r0, 8004d18 <adl_getData+0x58>
	{
		switch (*startAddress)
 8004d0a:	8809      	ldrh	r1, [r1, #0]
 8004d0c:	2966      	cmp	r1, #102	@ 0x66
 8004d0e:	d821      	bhi.n	8004d54 <adl_getData+0x94>
 8004d10:	2960      	cmp	r1, #96	@ 0x60
 8004d12:	d815      	bhi.n	8004d40 <adl_getData+0x80>
 8004d14:	2900      	cmp	r1, #0
 8004d16:	d039      	beq.n	8004d8c <adl_getData+0xcc>
			break;
		}
	}


}
 8004d18:	bd30      	pop	{r4, r5, pc}
			obj->data.current_PhaseA = (*result16);
 8004d1a:	8814      	ldrh	r4, [r2, #0]
 8004d1c:	481d      	ldr	r0, [pc, #116]	@ (8004d94 <adl_getData+0xd4>)
 8004d1e:	8244      	strh	r4, [r0, #18]
			break;
 8004d20:	e7f0      	b.n	8004d04 <adl_getData+0x44>
			obj->data.freqeuncy = (*result16);
 8004d22:	8814      	ldrh	r4, [r2, #0]
 8004d24:	481b      	ldr	r0, [pc, #108]	@ (8004d94 <adl_getData+0xd4>)
 8004d26:	8304      	strh	r4, [r0, #24]
			break;
 8004d28:	e7ec      	b.n	8004d04 <adl_getData+0x44>
			obj->data.activeEnergy = (*result32);
 8004d2a:	681c      	ldr	r4, [r3, #0]
 8004d2c:	4819      	ldr	r0, [pc, #100]	@ (8004d94 <adl_getData+0xd4>)
 8004d2e:	6204      	str	r4, [r0, #32]
			break;
 8004d30:	e7e8      	b.n	8004d04 <adl_getData+0x44>
			obj->data.activePower = *result16;
 8004d32:	8814      	ldrh	r4, [r2, #0]
 8004d34:	4817      	ldr	r0, [pc, #92]	@ (8004d94 <adl_getData+0xd4>)
 8004d36:	61c4      	str	r4, [r0, #28]
			emeter_bootup = true;
 8004d38:	2401      	movs	r4, #1
 8004d3a:	4819      	ldr	r0, [pc, #100]	@ (8004da0 <adl_getData+0xe0>)
 8004d3c:	7004      	strb	r4, [r0, #0]
			break;
 8004d3e:	e7e1      	b.n	8004d04 <adl_getData+0x44>
		switch (*startAddress)
 8004d40:	3962      	subs	r1, #98	@ 0x62
 8004d42:	4b14      	ldr	r3, [pc, #80]	@ (8004d94 <adl_getData+0xd4>)
 8004d44:	8812      	ldrh	r2, [r2, #0]
 8004d46:	2904      	cmp	r1, #4
 8004d48:	d810      	bhi.n	8004d6c <adl_getData+0xac>
 8004d4a:	e8df f001 	tbb	[pc, r1]
 8004d4e:	1311      	.short	0x1311
 8004d50:	1715      	.short	0x1715
 8004d52:	19          	.byte	0x19
 8004d53:	00          	.byte	0x00
 8004d54:	2977      	cmp	r1, #119	@ 0x77
 8004d56:	d015      	beq.n	8004d84 <adl_getData+0xc4>
 8004d58:	f5b1 7fb5 	cmp.w	r1, #362	@ 0x16a
 8004d5c:	d1dc      	bne.n	8004d18 <adl_getData+0x58>
			obj->data.activePower = (*result32);
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	4b0c      	ldr	r3, [pc, #48]	@ (8004d94 <adl_getData+0xd4>)
 8004d62:	61da      	str	r2, [r3, #28]
			emeter_bootup = true;
 8004d64:	2201      	movs	r2, #1
 8004d66:	4b0e      	ldr	r3, [pc, #56]	@ (8004da0 <adl_getData+0xe0>)
 8004d68:	701a      	strb	r2, [r3, #0]
			break;
 8004d6a:	e7d5      	b.n	8004d18 <adl_getData+0x58>
			obj->data.voltage_PhaseA = (*result16);
 8004d6c:	819a      	strh	r2, [r3, #12]
			break;
 8004d6e:	e7d3      	b.n	8004d18 <adl_getData+0x58>
			obj->data.voltage_PhaseB = (*result16);
 8004d70:	81da      	strh	r2, [r3, #14]
			break;
 8004d72:	e7d1      	b.n	8004d18 <adl_getData+0x58>
			obj->data.voltage_PhaseC = (*result16);
 8004d74:	821a      	strh	r2, [r3, #16]
			break;
 8004d76:	e7cf      	b.n	8004d18 <adl_getData+0x58>
			obj->data.current_PhaseA = (*result16);
 8004d78:	825a      	strh	r2, [r3, #18]
			break;
 8004d7a:	e7cd      	b.n	8004d18 <adl_getData+0x58>
			obj->data.current_PhaseB = (*result16);
 8004d7c:	829a      	strh	r2, [r3, #20]
			break;
 8004d7e:	e7cb      	b.n	8004d18 <adl_getData+0x58>
			obj->data.current_PhaseC = (*result16);
 8004d80:	82da      	strh	r2, [r3, #22]
			break;
 8004d82:	e7c9      	b.n	8004d18 <adl_getData+0x58>
			obj->data.freqeuncy = (*result16);
 8004d84:	8812      	ldrh	r2, [r2, #0]
 8004d86:	4b03      	ldr	r3, [pc, #12]	@ (8004d94 <adl_getData+0xd4>)
 8004d88:	831a      	strh	r2, [r3, #24]
			break;
 8004d8a:	e7c5      	b.n	8004d18 <adl_getData+0x58>
			obj->data.activeEnergy = (*result32);
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	4b01      	ldr	r3, [pc, #4]	@ (8004d94 <adl_getData+0xd4>)
 8004d90:	621a      	str	r2, [r3, #32]
			break;
 8004d92:	e7c1      	b.n	8004d18 <adl_getData+0x58>
 8004d94:	20000098 	.word	0x20000098
 8004d98:	20000095 	.word	0x20000095
 8004d9c:	20000094 	.word	0x20000094
 8004da0:	20000097 	.word	0x20000097

08004da4 <adl_TotalActiveEnergy>:
/*----------------------------------------------------------------------------
 * Functions
 *----------------------------------------------------------------------------*/

void adl_TotalActiveEnergy(const ADL_t* restrict adl)
{
 8004da4:	b510      	push	{r4, lr}
 8004da6:	4604      	mov	r4, r0
 8004da8:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004daa:	227e      	movs	r2, #126	@ 0x7e
 8004dac:	2100      	movs	r1, #0
 8004dae:	f10d 0002 	add.w	r0, sp, #2
 8004db2:	f006 ff99 	bl	800bce8 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004db6:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = CURRENT_TOTAL_ACTIVE_ENERGY;
	obj.adu.pdu.numberOfRegisters = HWORD_2;
	ModbusRTU_queueSerial(&obj);
 8004db8:	4668      	mov	r0, sp
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004dba:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.numberOfRegisters = HWORD_2;
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004dca:	f000 f99f 	bl	800510c <ModbusRTU_queueSerial>
}
 8004dce:	b020      	add	sp, #128	@ 0x80
 8004dd0:	bd10      	pop	{r4, pc}
	...

08004dd4 <adl_VoltagePhaseA>:
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
}

void adl_VoltagePhaseA(const ADL_t* restrict adl)
{
 8004dd4:	b510      	push	{r4, lr}
 8004dd6:	4604      	mov	r4, r0
 8004dd8:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004dda:	227e      	movs	r2, #126	@ 0x7e
 8004ddc:	2100      	movs	r1, #0
 8004dde:	f10d 0002 	add.w	r0, sp, #2
 8004de2:	f006 ff81 	bl	800bce8 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004de6:	7823      	ldrb	r3, [r4, #0]
 8004de8:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004dec:	2303      	movs	r3, #3
 8004dee:	f88d 3001 	strb.w	r3, [sp, #1]

	if (singlePhaseMeter)
 8004df2:	4b0a      	ldr	r3, [pc, #40]	@ (8004e1c <adl_VoltagePhaseA+0x48>)
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	b113      	cbz	r3, 8004dfe <adl_VoltagePhaseA+0x2a>
	{
		obj.adu.pdu.startAddress = VOLTAGE_OF_A1_PHASE;
 8004df8:	230b      	movs	r3, #11
 8004dfa:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	if (threePhaseMeter)
 8004dfe:	4b08      	ldr	r3, [pc, #32]	@ (8004e20 <adl_VoltagePhaseA+0x4c>)
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	b113      	cbz	r3, 8004e0a <adl_VoltagePhaseA+0x36>
	{
		obj.adu.pdu.startAddress = VOLTAGE_OF_A_PHASE;
 8004e04:	2361      	movs	r3, #97	@ 0x61
 8004e06:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004e0a:	2301      	movs	r3, #1
	ModbusRTU_queueSerial(&obj);
 8004e0c:	4668      	mov	r0, sp
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004e0e:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004e12:	f000 f97b 	bl	800510c <ModbusRTU_queueSerial>
}
 8004e16:	b020      	add	sp, #128	@ 0x80
 8004e18:	bd10      	pop	{r4, pc}
 8004e1a:	bf00      	nop
 8004e1c:	20000095 	.word	0x20000095
 8004e20:	20000094 	.word	0x20000094

08004e24 <adl_VoltagePhaseB>:

void adl_VoltagePhaseB(const ADL_t* restrict adl)
{
 8004e24:	b510      	push	{r4, lr}
 8004e26:	4604      	mov	r4, r0
 8004e28:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004e2a:	227a      	movs	r2, #122	@ 0x7a
 8004e2c:	2100      	movs	r1, #0
 8004e2e:	f10d 0006 	add.w	r0, sp, #6
 8004e32:	f006 ff59 	bl	800bce8 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004e36:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = VOLTAGE_OF_B_PHASE;
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
 8004e38:	4668      	mov	r0, sp
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004e3a:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = VOLTAGE_OF_B_PHASE;
 8004e44:	2362      	movs	r3, #98	@ 0x62
 8004e46:	f8ad 3002 	strh.w	r3, [sp, #2]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004e50:	f000 f95c 	bl	800510c <ModbusRTU_queueSerial>
}
 8004e54:	b020      	add	sp, #128	@ 0x80
 8004e56:	bd10      	pop	{r4, pc}

08004e58 <adl_VoltagePhaseC>:

void adl_VoltagePhaseC(const ADL_t* restrict adl)
{
 8004e58:	b510      	push	{r4, lr}
 8004e5a:	4604      	mov	r4, r0
 8004e5c:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004e5e:	227a      	movs	r2, #122	@ 0x7a
 8004e60:	2100      	movs	r1, #0
 8004e62:	f10d 0006 	add.w	r0, sp, #6
 8004e66:	f006 ff3f 	bl	800bce8 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004e6a:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = VOLTAGE_OF_C_PHASE;
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
 8004e6c:	4668      	mov	r0, sp
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004e6e:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004e72:	2303      	movs	r3, #3
 8004e74:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = VOLTAGE_OF_C_PHASE;
 8004e78:	2363      	movs	r3, #99	@ 0x63
 8004e7a:	f8ad 3002 	strh.w	r3, [sp, #2]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004e84:	f000 f942 	bl	800510c <ModbusRTU_queueSerial>
}
 8004e88:	b020      	add	sp, #128	@ 0x80
 8004e8a:	bd10      	pop	{r4, pc}

08004e8c <adl_CurrentPhaseA>:

void adl_CurrentPhaseA(const ADL_t* restrict adl)
{
 8004e8c:	b510      	push	{r4, lr}
 8004e8e:	4604      	mov	r4, r0
 8004e90:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004e92:	227e      	movs	r2, #126	@ 0x7e
 8004e94:	2100      	movs	r1, #0
 8004e96:	f10d 0002 	add.w	r0, sp, #2
 8004e9a:	f006 ff25 	bl	800bce8 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004e9e:	7823      	ldrb	r3, [r4, #0]
 8004ea0:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	f88d 3001 	strb.w	r3, [sp, #1]

	if (singlePhaseMeter)
 8004eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8004ed4 <adl_CurrentPhaseA+0x48>)
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	b113      	cbz	r3, 8004eb6 <adl_CurrentPhaseA+0x2a>
	{
		obj.adu.pdu.startAddress = CURRENT_OF_A1_PHASE;
 8004eb0:	230c      	movs	r3, #12
 8004eb2:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	if (threePhaseMeter)
 8004eb6:	4b08      	ldr	r3, [pc, #32]	@ (8004ed8 <adl_CurrentPhaseA+0x4c>)
 8004eb8:	781b      	ldrb	r3, [r3, #0]
 8004eba:	b113      	cbz	r3, 8004ec2 <adl_CurrentPhaseA+0x36>
	{
		obj.adu.pdu.startAddress = CURRENT_OF_A_PHASE;
 8004ebc:	2364      	movs	r3, #100	@ 0x64
 8004ebe:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004ec2:	2301      	movs	r3, #1
	ModbusRTU_queueSerial(&obj);
 8004ec4:	4668      	mov	r0, sp
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004ec6:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004eca:	f000 f91f 	bl	800510c <ModbusRTU_queueSerial>
}
 8004ece:	b020      	add	sp, #128	@ 0x80
 8004ed0:	bd10      	pop	{r4, pc}
 8004ed2:	bf00      	nop
 8004ed4:	20000095 	.word	0x20000095
 8004ed8:	20000094 	.word	0x20000094

08004edc <adl_CurrentPhaseB>:

void adl_CurrentPhaseB(const ADL_t* restrict adl)
{
 8004edc:	b510      	push	{r4, lr}
 8004ede:	4604      	mov	r4, r0
 8004ee0:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004ee2:	227a      	movs	r2, #122	@ 0x7a
 8004ee4:	2100      	movs	r1, #0
 8004ee6:	f10d 0006 	add.w	r0, sp, #6
 8004eea:	f006 fefd 	bl	800bce8 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004eee:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = CURRENT_OF_B_PHASE;
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
 8004ef0:	4668      	mov	r0, sp
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004ef2:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = CURRENT_OF_B_PHASE;
 8004efc:	2365      	movs	r3, #101	@ 0x65
 8004efe:	f8ad 3002 	strh.w	r3, [sp, #2]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004f02:	2301      	movs	r3, #1
 8004f04:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004f08:	f000 f900 	bl	800510c <ModbusRTU_queueSerial>
}
 8004f0c:	b020      	add	sp, #128	@ 0x80
 8004f0e:	bd10      	pop	{r4, pc}

08004f10 <adl_CurrentPhaseC>:

void adl_CurrentPhaseC(const ADL_t* restrict adl)
{
 8004f10:	b510      	push	{r4, lr}
 8004f12:	4604      	mov	r4, r0
 8004f14:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004f16:	227a      	movs	r2, #122	@ 0x7a
 8004f18:	2100      	movs	r1, #0
 8004f1a:	f10d 0006 	add.w	r0, sp, #6
 8004f1e:	f006 fee3 	bl	800bce8 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004f22:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = CURRENT_OF_C_PHASE;
	obj.adu.pdu.numberOfRegisters = HWORD_1;
	ModbusRTU_queueSerial(&obj);
 8004f24:	4668      	mov	r0, sp
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004f26:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = CURRENT_OF_C_PHASE;
 8004f30:	2366      	movs	r3, #102	@ 0x66
 8004f32:	f8ad 3002 	strh.w	r3, [sp, #2]
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004f36:	2301      	movs	r3, #1
 8004f38:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004f3c:	f000 f8e6 	bl	800510c <ModbusRTU_queueSerial>
}
 8004f40:	b020      	add	sp, #128	@ 0x80
 8004f42:	bd10      	pop	{r4, pc}

08004f44 <adl_Frequency>:

void adl_Frequency(const ADL_t* restrict adl)
{
 8004f44:	b510      	push	{r4, lr}
 8004f46:	4604      	mov	r4, r0
 8004f48:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004f4a:	227e      	movs	r2, #126	@ 0x7e
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	f10d 0002 	add.w	r0, sp, #2
 8004f52:	f006 fec9 	bl	800bce8 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004f56:	7823      	ldrb	r3, [r4, #0]
 8004f58:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004f5c:	2303      	movs	r3, #3
 8004f5e:	f88d 3001 	strb.w	r3, [sp, #1]

	if (singlePhaseMeter)
 8004f62:	4b0a      	ldr	r3, [pc, #40]	@ (8004f8c <adl_Frequency+0x48>)
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	b113      	cbz	r3, 8004f6e <adl_Frequency+0x2a>
	{
		obj.adu.pdu.startAddress = FREQUENCY1;
 8004f68:	2311      	movs	r3, #17
 8004f6a:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	if (threePhaseMeter)
 8004f6e:	4b08      	ldr	r3, [pc, #32]	@ (8004f90 <adl_Frequency+0x4c>)
 8004f70:	781b      	ldrb	r3, [r3, #0]
 8004f72:	b113      	cbz	r3, 8004f7a <adl_Frequency+0x36>
	{
		obj.adu.pdu.startAddress = FREQUENCY;
 8004f74:	2377      	movs	r3, #119	@ 0x77
 8004f76:	f8ad 3002 	strh.w	r3, [sp, #2]
	}

	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004f7a:	2301      	movs	r3, #1
	ModbusRTU_queueSerial(&obj);
 8004f7c:	4668      	mov	r0, sp
	obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004f7e:	f8ad 3004 	strh.w	r3, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 8004f82:	f000 f8c3 	bl	800510c <ModbusRTU_queueSerial>
}
 8004f86:	b020      	add	sp, #128	@ 0x80
 8004f88:	bd10      	pop	{r4, pc}
 8004f8a:	bf00      	nop
 8004f8c:	20000095 	.word	0x20000095
 8004f90:	20000094 	.word	0x20000094

08004f94 <adl_TotalActivePower>:
	obj.adu.pdu.numberOfRegisters = HWORD_2;
	ModbusRTU_queueSerial(&obj);
}

void adl_TotalActivePower(const ADL_t* restrict adl)
{
 8004f94:	b510      	push	{r4, lr}
 8004f96:	4604      	mov	r4, r0
 8004f98:	b0a0      	sub	sp, #128	@ 0x80
	Modbus_t obj = {0};
 8004f9a:	227c      	movs	r2, #124	@ 0x7c
 8004f9c:	2100      	movs	r1, #0
 8004f9e:	a801      	add	r0, sp, #4
 8004fa0:	f006 fea2 	bl	800bce8 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8004fa4:	7823      	ldrb	r3, [r4, #0]
 8004fa6:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 8004faa:	2303      	movs	r3, #3
 8004fac:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = TOTAL_ACTIVE_POWER;
 8004fb0:	f44f 73b5 	mov.w	r3, #362	@ 0x16a
 8004fb4:	f8ad 3002 	strh.w	r3, [sp, #2]

	if (singlePhaseMeter)
 8004fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe8 <adl_TotalActivePower+0x54>)
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	b12b      	cbz	r3, 8004fca <adl_TotalActivePower+0x36>
	{
		obj.adu.pdu.startAddress = TOTAL_ACTIVE1_POWER;
 8004fbe:	230d      	movs	r3, #13
 8004fc0:	f8ad 3002 	strh.w	r3, [sp, #2]
		obj.adu.pdu.numberOfRegisters = HWORD_1;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	f8ad 3004 	strh.w	r3, [sp, #4]
	}

	if (threePhaseMeter)
 8004fca:	4b08      	ldr	r3, [pc, #32]	@ (8004fec <adl_TotalActivePower+0x58>)
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	b133      	cbz	r3, 8004fde <adl_TotalActivePower+0x4a>
	{
		obj.adu.pdu.startAddress = TOTAL_ACTIVE_POWER;
 8004fd0:	f44f 73b5 	mov.w	r3, #362	@ 0x16a
 8004fd4:	f8ad 3002 	strh.w	r3, [sp, #2]
		obj.adu.pdu.numberOfRegisters = HWORD_2;
 8004fd8:	2302      	movs	r3, #2
 8004fda:	f8ad 3004 	strh.w	r3, [sp, #4]
	}

	ModbusRTU_queueSerial(&obj);
 8004fde:	4668      	mov	r0, sp
 8004fe0:	f000 f894 	bl	800510c <ModbusRTU_queueSerial>
}
 8004fe4:	b020      	add	sp, #128	@ 0x80
 8004fe6:	bd10      	pop	{r4, pc}
 8004fe8:	20000095 	.word	0x20000095
 8004fec:	20000094 	.word	0x20000094

08004ff0 <adl_IdentifyEnergyMeter>:

/*----------------------------------------------------------------------------
 * Support Functions
 *----------------------------------------------------------------------------*/
void adl_IdentifyEnergyMeter(const ADL_t* restrict adl)
{
 8004ff0:	b530      	push	{r4, r5, lr}
 8004ff2:	4604      	mov	r4, r0
 8004ff4:	b0a1      	sub	sp, #132	@ 0x84
	Modbus_t obj = {0};
 8004ff6:	227a      	movs	r2, #122	@ 0x7a
 8004ff8:	2100      	movs	r1, #0
 8004ffa:	f10d 0006 	add.w	r0, sp, #6
 8004ffe:	f006 fe73 	bl	800bce8 <memset>
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8005002:	7823      	ldrb	r3, [r4, #0]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
	obj.adu.pdu.startAddress = ADL_MODEL_NUMBER;
	obj.adu.pdu.numberOfRegisters = HWORD_2;
 8005004:	2502      	movs	r5, #2
	obj.adu.pdu.slaveAddress = adl->slaveAddress;
 8005006:	f88d 3000 	strb.w	r3, [sp]
	obj.adu.pdu.functionCode = READ_HOLDING_REGISTERS;
 800500a:	2303      	movs	r3, #3
 800500c:	f88d 3001 	strb.w	r3, [sp, #1]
	obj.adu.pdu.startAddress = ADL_MODEL_NUMBER;
 8005010:	f24f 0309 	movw	r3, #61449	@ 0xf009
	ModbusRTU_queueSerial(&obj);
 8005014:	4668      	mov	r0, sp
	obj.adu.pdu.startAddress = ADL_MODEL_NUMBER;
 8005016:	f8ad 3002 	strh.w	r3, [sp, #2]
	obj.adu.pdu.numberOfRegisters = HWORD_2;
 800501a:	f8ad 5004 	strh.w	r5, [sp, #4]
	ModbusRTU_queueSerial(&obj);
 800501e:	f000 f875 	bl	800510c <ModbusRTU_queueSerial>

	switch (adl->modelNumber)
 8005022:	7863      	ldrb	r3, [r4, #1]
 8005024:	480d      	ldr	r0, [pc, #52]	@ (800505c <adl_IdentifyEnergyMeter+0x6c>)
 8005026:	2b32      	cmp	r3, #50	@ 0x32
 8005028:	4c0d      	ldr	r4, [pc, #52]	@ (8005060 <adl_IdentifyEnergyMeter+0x70>)
 800502a:	490e      	ldr	r1, [pc, #56]	@ (8005064 <adl_IdentifyEnergyMeter+0x74>)
 800502c:	4a0e      	ldr	r2, [pc, #56]	@ (8005068 <adl_IdentifyEnergyMeter+0x78>)
 800502e:	d006      	beq.n	800503e <adl_IdentifyEnergyMeter+0x4e>
 8005030:	2b34      	cmp	r3, #52	@ 0x34
 8005032:	d00b      	beq.n	800504c <adl_IdentifyEnergyMeter+0x5c>
		singlePhaseMeter = false;
		threePhaseMeter = true;
		charger_configGet.energyMeterModel = 2;
		break;
	default:
		identifyMeter = false;
 8005034:	2300      	movs	r3, #0
 8005036:	7023      	strb	r3, [r4, #0]
		singlePhaseMeter = false;
 8005038:	7003      	strb	r3, [r0, #0]
		threePhaseMeter = false;
 800503a:	700b      	strb	r3, [r1, #0]
 800503c:	e004      	b.n	8005048 <adl_IdentifyEnergyMeter+0x58>
		identifyMeter = true;
 800503e:	2301      	movs	r3, #1
 8005040:	7023      	strb	r3, [r4, #0]
		singlePhaseMeter = true;
 8005042:	7003      	strb	r3, [r0, #0]
		threePhaseMeter = false;
 8005044:	2000      	movs	r0, #0
 8005046:	7008      	strb	r0, [r1, #0]
		charger_configGet.energyMeterModel = 0;
 8005048:	7513      	strb	r3, [r2, #20]
		break;
	}
}
 800504a:	e005      	b.n	8005058 <adl_IdentifyEnergyMeter+0x68>
		identifyMeter = true;
 800504c:	2301      	movs	r3, #1
 800504e:	7023      	strb	r3, [r4, #0]
		singlePhaseMeter = false;
 8005050:	2400      	movs	r4, #0
 8005052:	7004      	strb	r4, [r0, #0]
		threePhaseMeter = true;
 8005054:	700b      	strb	r3, [r1, #0]
		charger_configGet.energyMeterModel = 2;
 8005056:	7515      	strb	r5, [r2, #20]
}
 8005058:	b021      	add	sp, #132	@ 0x84
 800505a:	bd30      	pop	{r4, r5, pc}
 800505c:	20000095 	.word	0x20000095
 8005060:	20000096 	.word	0x20000096
 8005064:	20000094 	.word	0x20000094
 8005068:	200011b4 	.word	0x200011b4

0800506c <ModbusRTU_CRC>:
 *----------------------------------------------------------------------------*/

#ifndef INC_TABLES_H_

static uint16_t ModbusRTU_CRC(const uint8_t *data, size_t length)
{
 800506c:	4602      	mov	r2, r0
    uint16_t crc = 0xFFFF;

    while (length--)
 800506e:	4401      	add	r1, r0
    uint16_t crc = 0xFFFF;
 8005070:	f64f 70ff 	movw	r0, #65535	@ 0xffff
{
 8005074:	b530      	push	{r4, r5, lr}
    {
        crc ^= *data++;

        for (int i = 0; i < 8; ++i)
        {
            if (crc & 0x0001)
 8005076:	4d08      	ldr	r5, [pc, #32]	@ (8005098 <ModbusRTU_CRC+0x2c>)
    while (length--)
 8005078:	4291      	cmp	r1, r2
 800507a:	d100      	bne.n	800507e <ModbusRTU_CRC+0x12>
            else
                crc >>= 1;
        }
    }
    return crc;
}
 800507c:	bd30      	pop	{r4, r5, pc}
        crc ^= *data++;
 800507e:	2408      	movs	r4, #8
 8005080:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005084:	4058      	eors	r0, r3
            if (crc & 0x0001)
 8005086:	f340 0300 	sbfx	r3, r0, #0, #1
 800508a:	402b      	ands	r3, r5
 800508c:	ea83 0350 	eor.w	r3, r3, r0, lsr #1
        for (int i = 0; i < 8; ++i)
 8005090:	3c01      	subs	r4, #1
            if (crc & 0x0001)
 8005092:	b298      	uxth	r0, r3
        for (int i = 0; i < 8; ++i)
 8005094:	d1f7      	bne.n	8005086 <ModbusRTU_CRC+0x1a>
 8005096:	e7ef      	b.n	8005078 <ModbusRTU_CRC+0xc>
 8005098:	ffffa001 	.word	0xffffa001

0800509c <ModbusRTU_checksum>:

#endif


static bool ModbusRTU_checksum(const uint8_t* restrict data, uint8_t length)
{
 800509c:	b538      	push	{r3, r4, r5, lr}
 800509e:	4604      	mov	r4, r0
 80050a0:	460d      	mov	r5, r1
	uint16_t crc_calc = ModbusRTU_CRC(data, (length - 2));
 80050a2:	3902      	subs	r1, #2
 80050a4:	f7ff ffe2 	bl	800506c <ModbusRTU_CRC>
	uint16_t crc_rx = (data[length - 1] << 8) | (data[length - 2]);
 80050a8:	1961      	adds	r1, r4, r5
 80050aa:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 80050ae:	f811 3c02 	ldrb.w	r3, [r1, #-2]
	if (crc_calc == crc_rx && crc_calc != 0 && crc_rx != 0)
 80050b2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80050b6:	4298      	cmp	r0, r3
 80050b8:	d103      	bne.n	80050c2 <ModbusRTU_checksum+0x26>
 80050ba:	3800      	subs	r0, #0
 80050bc:	bf18      	it	ne
 80050be:	2001      	movne	r0, #1
	}
	else
	{
		return false;
	}
}
 80050c0:	bd38      	pop	{r3, r4, r5, pc}
		return false;
 80050c2:	2000      	movs	r0, #0
 80050c4:	e7fc      	b.n	80050c0 <ModbusRTU_checksum+0x24>
	...

080050c8 <ModbusRTU_Intick>:
			RxBusTimeout++;
 80050c8:	4a0b      	ldr	r2, [pc, #44]	@ (80050f8 <ModbusRTU_Intick+0x30>)
 80050ca:	6813      	ldr	r3, [r2, #0]
 80050cc:	3301      	adds	r3, #1
 80050ce:	6013      	str	r3, [r2, #0]
			sniffTxInterval++;
 80050d0:	4a0a      	ldr	r2, [pc, #40]	@ (80050fc <ModbusRTU_Intick+0x34>)
 80050d2:	6813      	ldr	r3, [r2, #0]
 80050d4:	3301      	adds	r3, #1
 80050d6:	6013      	str	r3, [r2, #0]
			TxCycleInterval++;
 80050d8:	4a09      	ldr	r2, [pc, #36]	@ (8005100 <ModbusRTU_Intick+0x38>)
 80050da:	8813      	ldrh	r3, [r2, #0]
 80050dc:	3301      	adds	r3, #1
 80050de:	b29b      	uxth	r3, r3
 80050e0:	8013      	strh	r3, [r2, #0]
			TxInterval++;
 80050e2:	4a08      	ldr	r2, [pc, #32]	@ (8005104 <ModbusRTU_Intick+0x3c>)
 80050e4:	8813      	ldrh	r3, [r2, #0]
 80050e6:	3301      	adds	r3, #1
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	8013      	strh	r3, [r2, #0]
			RxTimeoutInterval++;
 80050ec:	4a06      	ldr	r2, [pc, #24]	@ (8005108 <ModbusRTU_Intick+0x40>)
 80050ee:	8813      	ldrh	r3, [r2, #0]
 80050f0:	3301      	adds	r3, #1
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	8013      	strh	r3, [r2, #0]
}
 80050f6:	4770      	bx	lr
 80050f8:	20000134 	.word	0x20000134
 80050fc:	20000138 	.word	0x20000138
 8005100:	2000013e 	.word	0x2000013e
 8005104:	20000140 	.word	0x20000140
 8005108:	2000013c 	.word	0x2000013c

0800510c <ModbusRTU_queueSerial>:
		if((Modbus_Queue.ID[i] == modbusDevice.ID.all) && (((Modbus_Queue.ActiveMask >> i) & 0x0001) == 1))
 800510c:	2200      	movs	r2, #0
{
 800510e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	modbusDevice.ID.bits.slaveAddress = obj->adu.pdu.slaveAddress;
 8005112:	2400      	movs	r4, #0
		if((Modbus_Queue.ID[i] == modbusDevice.ID.all) && (((Modbus_Queue.ActiveMask >> i) & 0x0001) == 1))
 8005114:	4616      	mov	r6, r2
	modbusDevice.ID.bits.slaveAddress = obj->adu.pdu.slaveAddress;
 8005116:	f890 c000 	ldrb.w	ip, [r0]
	modbusDevice.ID.bits.functionCode = obj->adu.pdu.functionCode;
 800511a:	7843      	ldrb	r3, [r0, #1]
	modbusDevice.ID.bits.startAddress = obj->adu.pdu.startAddress;
 800511c:	8841      	ldrh	r1, [r0, #2]
	modbusDevice.ID.bits.slaveAddress = obj->adu.pdu.slaveAddress;
 800511e:	f36c 0407 	bfi	r4, ip, #0, #8
	modbusDevice.ID.bits.functionCode = obj->adu.pdu.functionCode;
 8005122:	f363 240f 	bfi	r4, r3, #8, #8
		if((Modbus_Queue.ID[i] == modbusDevice.ID.all) && (((Modbus_Queue.ActiveMask >> i) & 0x0001) == 1))
 8005126:	4d46      	ldr	r5, [pc, #280]	@ (8005240 <ModbusRTU_queueSerial+0x134>)
	modbusDevice.ID.bits.startAddress = obj->adu.pdu.startAddress;
 8005128:	f361 441f 	bfi	r4, r1, #16, #16
		if((Modbus_Queue.ID[i] == modbusDevice.ID.all) && (((Modbus_Queue.ActiveMask >> i) & 0x0001) == 1))
 800512c:	f102 0708 	add.w	r7, r2, #8
 8005130:	eb05 0787 	add.w	r7, r5, r7, lsl #2
 8005134:	687f      	ldr	r7, [r7, #4]
 8005136:	42a7      	cmp	r7, r4
 8005138:	d109      	bne.n	800514e <ModbusRTU_queueSerial+0x42>
 800513a:	682f      	ldr	r7, [r5, #0]
 800513c:	40d7      	lsrs	r7, r2
 800513e:	07ff      	lsls	r7, r7, #31
 8005140:	d505      	bpl.n	800514e <ModbusRTU_queueSerial+0x42>
 8005142:	b116      	cbz	r6, 800514a <ModbusRTU_queueSerial+0x3e>
 8005144:	2200      	movs	r2, #0
 8005146:	4b3f      	ldr	r3, [pc, #252]	@ (8005244 <ModbusRTU_queueSerial+0x138>)
 8005148:	701a      	strb	r2, [r3, #0]
}
 800514a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if(Modbus_Queue.ActiveMask == 0)
 800514e:	682f      	ldr	r7, [r5, #0]
	for(uint8_t i = 0; i < MODBUS_QUEUE_SIZE; i++) // fills vacant slots in queue
 8005150:	3201      	adds	r2, #1
 8005152:	2f00      	cmp	r7, #0
 8005154:	bf08      	it	eq
 8005156:	2601      	moveq	r6, #1
 8005158:	2a20      	cmp	r2, #32
 800515a:	d1e7      	bne.n	800512c <ModbusRTU_queueSerial+0x20>
 800515c:	f8df 80e4 	ldr.w	r8, [pc, #228]	@ 8005244 <ModbusRTU_queueSerial+0x138>
 8005160:	b116      	cbz	r6, 8005168 <ModbusRTU_queueSerial+0x5c>
 8005162:	2200      	movs	r2, #0
 8005164:	f888 2000 	strb.w	r2, [r8]
	Modbus_Queue.ActiveMask |= (1 << index);
 8005168:	2201      	movs	r2, #1
 800516a:	f898 6000 	ldrb.w	r6, [r8]
 800516e:	682f      	ldr	r7, [r5, #0]
 8005170:	40b2      	lsls	r2, r6
 8005172:	433a      	orrs	r2, r7
 8005174:	602a      	str	r2, [r5, #0]
	Modbus_Queue.ID[index] = modbusDevice.ID.all;
 8005176:	f106 0208 	add.w	r2, r6, #8
 800517a:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800517e:	6054      	str	r4, [r2, #4]
	Modbus_Queue.TxData[index][i++] = modbusDevice.ID.bits.slaveAddress;
 8005180:	eb05 1286 	add.w	r2, r5, r6, lsl #6
	Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.startAddress >> 8) & 0xFF);
 8005184:	0a0c      	lsrs	r4, r1, #8
	Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.startAddress & 0xFF);
 8005186:	b2c9      	uxtb	r1, r1
	Modbus_Queue.TxData[index][i++] = modbusDevice.ID.bits.slaveAddress;
 8005188:	f882 c0a4 	strb.w	ip, [r2, #164]	@ 0xa4
	Modbus_Queue.TxData[index][i++] = obj->adu.pdu.functionCode;
 800518c:	f882 30a5 	strb.w	r3, [r2, #165]	@ 0xa5
	Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.startAddress >> 8) & 0xFF);
 8005190:	f882 40a6 	strb.w	r4, [r2, #166]	@ 0xa6
	Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.startAddress & 0xFF);
 8005194:	f882 10a7 	strb.w	r1, [r2, #167]	@ 0xa7
	if(obj->adu.pdu.functionCode == READ_HOLDING_REGISTERS || obj->adu.pdu.functionCode == READ_INPUT_REGISTERS
 8005198:	1eda      	subs	r2, r3, #3
 800519a:	2a01      	cmp	r2, #1
	Modbus_Queue.TxData[index][i++] = modbusDevice.ID.bits.slaveAddress;
 800519c:	ea4f 1786 	mov.w	r7, r6, lsl #6
	if(obj->adu.pdu.functionCode == READ_HOLDING_REGISTERS || obj->adu.pdu.functionCode == READ_INPUT_REGISTERS
 80051a0:	d903      	bls.n	80051aa <ModbusRTU_queueSerial+0x9e>
			|| obj->adu.pdu.functionCode == MULTIPLE_COIL_WRITE || obj->adu.pdu.functionCode == MULTIPLE_REGISTER_WRITE)
 80051a2:	f1a3 020f 	sub.w	r2, r3, #15
 80051a6:	2a01      	cmp	r2, #1
 80051a8:	d846      	bhi.n	8005238 <ModbusRTU_queueSerial+0x12c>
		Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.numberOfRegisters >> 8) & 0xFF);
 80051aa:	8882      	ldrh	r2, [r0, #4]
 80051ac:	19e9      	adds	r1, r5, r7
 80051ae:	0a14      	lsrs	r4, r2, #8
 80051b0:	f881 40a8 	strb.w	r4, [r1, #168]	@ 0xa8
		Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.numberOfRegisters & 0xFF);
 80051b4:	2406      	movs	r4, #6
 80051b6:	b2d2      	uxtb	r2, r2
 80051b8:	f881 20a9 	strb.w	r2, [r1, #169]	@ 0xa9
	if(obj->adu.pdu.functionCode == MULTIPLE_COIL_WRITE || obj->adu.pdu.functionCode == MULTIPLE_REGISTER_WRITE ||
 80051bc:	2b06      	cmp	r3, #6
 80051be:	d90b      	bls.n	80051d8 <ModbusRTU_queueSerial+0xcc>
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 80051c0:	2300      	movs	r3, #0
 80051c2:	f8b0 e004 	ldrh.w	lr, [r0, #4]
			Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.writeData[j] >> 8) & 0xFF);
 80051c6:	eb05 0c07 	add.w	ip, r5, r7
 80051ca:	1c62      	adds	r2, r4, #1
			Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.writeData[j] & 0xFF);
 80051cc:	1ca1      	adds	r1, r4, #2
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 80051ce:	4573      	cmp	r3, lr
			Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.writeData[j] & 0xFF);
 80051d0:	b2d2      	uxtb	r2, r2
 80051d2:	fa5f f981 	uxtb.w	r9, r1
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 80051d6:	d31f      	bcc.n	8005218 <ModbusRTU_queueSerial+0x10c>
	uint16_t crc = ModbusRTU_CRC((uint8_t*)Modbus_Queue.TxData[index], i);
 80051d8:	f107 00a4 	add.w	r0, r7, #164	@ 0xa4
 80051dc:	4621      	mov	r1, r4
 80051de:	4428      	add	r0, r5
 80051e0:	f7ff ff44 	bl	800506c <ModbusRTU_CRC>
	Modbus_Queue.TxData[index][i++] = (crc & 0xFF);
 80051e4:	442f      	add	r7, r5
 80051e6:	193b      	adds	r3, r7, r4
 80051e8:	b2c2      	uxtb	r2, r0
 80051ea:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	Modbus_Queue.Length[index] = i;
 80051ee:	4435      	add	r5, r6
	Modbus_Queue.TxData[index][i++] = ((crc >> 8) & 0xFF);
 80051f0:	1ca3      	adds	r3, r4, #2
	index++;
 80051f2:	3601      	adds	r6, #1
	Modbus_Queue.TxData[index][i++] = (crc & 0xFF);
 80051f4:	3401      	adds	r4, #1
	index++;
 80051f6:	b2f6      	uxtb	r6, r6
	Modbus_Queue.TxData[index][i++] = ((crc >> 8) & 0xFF);
 80051f8:	b2e4      	uxtb	r4, r4
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8005200:	4427      	add	r7, r4
	if((index >= MODBUS_QUEUE_SIZE))
 8005202:	2e1f      	cmp	r6, #31
	Modbus_Queue.TxData[index][i++] = ((crc >> 8) & 0xFF);
 8005204:	f887 00a4 	strb.w	r0, [r7, #164]	@ 0xa4
	index++;
 8005208:	f888 6000 	strb.w	r6, [r8]
	Modbus_Queue.Length[index] = i;
 800520c:	712b      	strb	r3, [r5, #4]
	if((index >= MODBUS_QUEUE_SIZE))
 800520e:	d899      	bhi.n	8005144 <ModbusRTU_queueSerial+0x38>
 8005210:	e79b      	b.n	800514a <ModbusRTU_queueSerial+0x3e>
	Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.startAddress & 0xFF);
 8005212:	2404      	movs	r4, #4
 8005214:	2b04      	cmp	r3, #4
 8005216:	e7d2      	b.n	80051be <ModbusRTU_queueSerial+0xb2>
			Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.writeData[j] >> 8) & 0xFF);
 8005218:	eb00 0143 	add.w	r1, r0, r3, lsl #1
 800521c:	88c9      	ldrh	r1, [r1, #6]
 800521e:	4464      	add	r4, ip
 8005220:	ea4f 2a11 	mov.w	sl, r1, lsr #8
			Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.writeData[j] & 0xFF);
 8005224:	4462      	add	r2, ip
 8005226:	b2c9      	uxtb	r1, r1
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 8005228:	3301      	adds	r3, #1
			Modbus_Queue.TxData[index][i++] = ((obj->adu.pdu.writeData[j] >> 8) & 0xFF);
 800522a:	f884 a0a4 	strb.w	sl, [r4, #164]	@ 0xa4
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 800522e:	b2db      	uxtb	r3, r3
			Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.writeData[j] & 0xFF);
 8005230:	464c      	mov	r4, r9
 8005232:	f882 10a4 	strb.w	r1, [r2, #164]	@ 0xa4
		for (uint8_t j = 0; j < obj->adu.pdu.numberOfRegisters; j++)
 8005236:	e7c8      	b.n	80051ca <ModbusRTU_queueSerial+0xbe>
	if(obj->adu.pdu.functionCode == MULTIPLE_COIL_WRITE || obj->adu.pdu.functionCode == MULTIPLE_REGISTER_WRITE ||
 8005238:	2b06      	cmp	r3, #6
 800523a:	d9ea      	bls.n	8005212 <ModbusRTU_queueSerial+0x106>
	Modbus_Queue.TxData[index][i++] = (obj->adu.pdu.startAddress & 0xFF);
 800523c:	2404      	movs	r4, #4
 800523e:	e7cb      	b.n	80051d8 <ModbusRTU_queueSerial+0xcc>
 8005240:	20000148 	.word	0x20000148
 8005244:	200000cb 	.word	0x200000cb

08005248 <ModbusRTU_transmitSerial>:
	if(TxInterval >= MODBUS_TRANSMIT_INTERVAL)
 8005248:	4a28      	ldr	r2, [pc, #160]	@ (80052ec <ModbusRTU_transmitSerial+0xa4>)
{
 800524a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if(TxInterval >= MODBUS_TRANSMIT_INTERVAL)
 800524e:	8813      	ldrh	r3, [r2, #0]
{
 8005250:	4680      	mov	r8, r0
	if(TxInterval >= MODBUS_TRANSMIT_INTERVAL)
 8005252:	b29b      	uxth	r3, r3
 8005254:	2b09      	cmp	r3, #9
 8005256:	d940      	bls.n	80052da <ModbusRTU_transmitSerial+0x92>
		TxInterval = 0;
 8005258:	2300      	movs	r3, #0
 800525a:	8013      	strh	r3, [r2, #0]
		if ((Modbus_Queue.ActiveMask & (1 << instruction)) != 0x0) // check whether activation mask not zero
 800525c:	2201      	movs	r2, #1
 800525e:	4d24      	ldr	r5, [pc, #144]	@ (80052f0 <ModbusRTU_transmitSerial+0xa8>)
 8005260:	4c24      	ldr	r4, [pc, #144]	@ (80052f4 <ModbusRTU_transmitSerial+0xac>)
 8005262:	782b      	ldrb	r3, [r5, #0]
 8005264:	6821      	ldr	r1, [r4, #0]
 8005266:	409a      	lsls	r2, r3
 8005268:	420a      	tst	r2, r1
 800526a:	d036      	beq.n	80052da <ModbusRTU_transmitSerial+0x92>
	if((rxFlag) || (RxTimeoutInterval >= MODBUS_RX_TIMEOUT_INTERVAL))
 800526c:	4e22      	ldr	r6, [pc, #136]	@ (80052f8 <ModbusRTU_transmitSerial+0xb0>)
 800526e:	4f23      	ldr	r7, [pc, #140]	@ (80052fc <ModbusRTU_transmitSerial+0xb4>)
 8005270:	7832      	ldrb	r2, [r6, #0]
 8005272:	b922      	cbnz	r2, 800527e <ModbusRTU_transmitSerial+0x36>
 8005274:	883a      	ldrh	r2, [r7, #0]
 8005276:	b292      	uxth	r2, r2
 8005278:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 800527c:	d32d      	bcc.n	80052da <ModbusRTU_transmitSerial+0x92>
		if(RxTimeoutInterval >= MODBUS_RX_TIMEOUT_INTERVAL)
 800527e:	883a      	ldrh	r2, [r7, #0]
 8005280:	b292      	uxth	r2, r2
 8005282:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 8005286:	d32a      	bcc.n	80052de <ModbusRTU_transmitSerial+0x96>
			RxRetryCount++;
 8005288:	491d      	ldr	r1, [pc, #116]	@ (8005300 <ModbusRTU_transmitSerial+0xb8>)
 800528a:	780a      	ldrb	r2, [r1, #0]
 800528c:	3201      	adds	r2, #1
 800528e:	b2d2      	uxtb	r2, r2
 8005290:	700a      	strb	r2, [r1, #0]
				TransmitFunction((uint8_t*)Modbus_Queue.TxData[instruction], Modbus_Queue.Length[instruction]);
 8005292:	18e2      	adds	r2, r4, r3
 8005294:	eb04 1383 	add.w	r3, r4, r3, lsl #6
 8005298:	7911      	ldrb	r1, [r2, #4]
 800529a:	f103 00a4 	add.w	r0, r3, #164	@ 0xa4
 800529e:	47c0      	blx	r8
				Modbus_Queue.ActiveMask &= ~(1 << instruction); // reset activation for instruction
 80052a0:	2101      	movs	r1, #1
 80052a2:	782b      	ldrb	r3, [r5, #0]
 80052a4:	6822      	ldr	r2, [r4, #0]
 80052a6:	fa01 f003 	lsl.w	r0, r1, r3
 80052aa:	ea22 0200 	bic.w	r2, r2, r0
 80052ae:	6022      	str	r2, [r4, #0]
	txID = Modbus_Queue.ID[*index];
 80052b0:	f103 0208 	add.w	r2, r3, #8
 80052b4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80052b8:	6850      	ldr	r0, [r2, #4]
 80052ba:	4a12      	ldr	r2, [pc, #72]	@ (8005304 <ModbusRTU_transmitSerial+0xbc>)
				instruction++; // update instruction starting point
 80052bc:	440b      	add	r3, r1
	txID = Modbus_Queue.ID[*index];
 80052be:	6010      	str	r0, [r2, #0]
	RxTimeoutInterval = 0;
 80052c0:	2200      	movs	r2, #0
				instruction++; // update instruction starting point
 80052c2:	b2db      	uxtb	r3, r3
	txFlag = true;
 80052c4:	4810      	ldr	r0, [pc, #64]	@ (8005308 <ModbusRTU_transmitSerial+0xc0>)
				if((instruction == MODBUS_QUEUE_SIZE) || (Modbus_Queue.ActiveMask == 0))
 80052c6:	2b20      	cmp	r3, #32
	RxTimeoutInterval = 0;
 80052c8:	803a      	strh	r2, [r7, #0]
				instruction++; // update instruction starting point
 80052ca:	702b      	strb	r3, [r5, #0]
	txFlag = true;
 80052cc:	7001      	strb	r1, [r0, #0]
	rxFlag = false;
 80052ce:	7032      	strb	r2, [r6, #0]
				if((instruction == MODBUS_QUEUE_SIZE) || (Modbus_Queue.ActiveMask == 0))
 80052d0:	d001      	beq.n	80052d6 <ModbusRTU_transmitSerial+0x8e>
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	b90b      	cbnz	r3, 80052da <ModbusRTU_transmitSerial+0x92>
					instruction = 0;
 80052d6:	2300      	movs	r3, #0
 80052d8:	702b      	strb	r3, [r5, #0]
}
 80052da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		else if(rxFlag)
 80052de:	7832      	ldrb	r2, [r6, #0]
 80052e0:	2a00      	cmp	r2, #0
 80052e2:	d0d6      	beq.n	8005292 <ModbusRTU_transmitSerial+0x4a>
			RxRetryCount = 0;
 80052e4:	2100      	movs	r1, #0
 80052e6:	4a06      	ldr	r2, [pc, #24]	@ (8005300 <ModbusRTU_transmitSerial+0xb8>)
 80052e8:	7011      	strb	r1, [r2, #0]
 80052ea:	e7d2      	b.n	8005292 <ModbusRTU_transmitSerial+0x4a>
 80052ec:	20000140 	.word	0x20000140
 80052f0:	200000ca 	.word	0x200000ca
 80052f4:	20000148 	.word	0x20000148
 80052f8:	20000142 	.word	0x20000142
 80052fc:	2000013c 	.word	0x2000013c
 8005300:	200000cd 	.word	0x200000cd
 8005304:	20000144 	.word	0x20000144
 8005308:	20000143 	.word	0x20000143

0800530c <ModbusRTU_receiveSerial>:
{
 800530c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	obj.ID.all = txID;
 8005310:	4b46      	ldr	r3, [pc, #280]	@ (800542c <ModbusRTU_receiveSerial+0x120>)
    if(RxBusTimeout >= MODBUS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 8005312:	f8df 811c 	ldr.w	r8, [pc, #284]	@ 8005430 <ModbusRTU_receiveSerial+0x124>
	obj.ID.all = txID;
 8005316:	681f      	ldr	r7, [r3, #0]
    if(RxBusTimeout >= MODBUS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 8005318:	f8d8 3000 	ldr.w	r3, [r8]
{
 800531c:	4606      	mov	r6, r0
    if(RxBusTimeout >= MODBUS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 800531e:	2b04      	cmp	r3, #4
 8005320:	4d44      	ldr	r5, [pc, #272]	@ (8005434 <ModbusRTU_receiveSerial+0x128>)
 8005322:	4c45      	ldr	r4, [pc, #276]	@ (8005438 <ModbusRTU_receiveSerial+0x12c>)
 8005324:	d90f      	bls.n	8005346 <ModbusRTU_receiveSerial+0x3a>
        if(Modbus_RxSerialState != M_RxIdle)
 8005326:	782b      	ldrb	r3, [r5, #0]
 8005328:	2b01      	cmp	r3, #1
 800532a:	d00c      	beq.n	8005346 <ModbusRTU_receiveSerial+0x3a>
			memset((uint8_t*) RxBuffer, 0,
 800532c:	2264      	movs	r2, #100	@ 0x64
 800532e:	2100      	movs	r1, #0
 8005330:	4842      	ldr	r0, [pc, #264]	@ (800543c <ModbusRTU_receiveSerial+0x130>)
 8005332:	f006 fcd9 	bl	800bce8 <memset>
			RxBufferPos = 0;
 8005336:	2300      	movs	r3, #0
 8005338:	4a41      	ldr	r2, [pc, #260]	@ (8005440 <ModbusRTU_receiveSerial+0x134>)
			RxCount = 0;
 800533a:	7023      	strb	r3, [r4, #0]
			RxBufferPos = 0;
 800533c:	7013      	strb	r3, [r2, #0]
			length = 0;
 800533e:	4a41      	ldr	r2, [pc, #260]	@ (8005444 <ModbusRTU_receiveSerial+0x138>)
 8005340:	7013      	strb	r3, [r2, #0]
			Modbus_RxSerialState = M_RxSoF;
 8005342:	2202      	movs	r2, #2
 8005344:	702a      	strb	r2, [r5, #0]
    RxBusTimeout = 0;
 8005346:	2200      	movs	r2, #0
 8005348:	f8c8 2000 	str.w	r2, [r8]
	switch(Modbus_RxSerialState)
 800534c:	782b      	ldrb	r3, [r5, #0]
 800534e:	3b01      	subs	r3, #1
 8005350:	2b03      	cmp	r3, #3
 8005352:	d804      	bhi.n	800535e <ModbusRTU_receiveSerial+0x52>
 8005354:	e8df f003 	tbb	[pc, r3]
 8005358:	513f1702 	.word	0x513f1702
			RxCount = 0;
 800535c:	7022      	strb	r2, [r4, #0]
{
 800535e:	2300      	movs	r3, #0
	RxCount++;
 8005360:	7822      	ldrb	r2, [r4, #0]
 8005362:	3201      	adds	r2, #1
 8005364:	7022      	strb	r2, [r4, #0]
	if(RxBufferFlush)
 8005366:	b163      	cbz	r3, 8005382 <ModbusRTU_receiveSerial+0x76>
		memset((uint8_t*)RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 8005368:	2264      	movs	r2, #100	@ 0x64
 800536a:	2100      	movs	r1, #0
 800536c:	4833      	ldr	r0, [pc, #204]	@ (800543c <ModbusRTU_receiveSerial+0x130>)
 800536e:	f006 fcbb 	bl	800bce8 <memset>
		RxBufferPos = 0;
 8005372:	2300      	movs	r3, #0
 8005374:	4a32      	ldr	r2, [pc, #200]	@ (8005440 <ModbusRTU_receiveSerial+0x134>)
		RxCount = 0;
 8005376:	7023      	strb	r3, [r4, #0]
		RxBufferPos = 0;
 8005378:	7013      	strb	r3, [r2, #0]
		Modbus_RxSerialState = M_RxSoF;
 800537a:	2202      	movs	r2, #2
 800537c:	702a      	strb	r2, [r5, #0]
		length = 0;
 800537e:	4a31      	ldr	r2, [pc, #196]	@ (8005444 <ModbusRTU_receiveSerial+0x138>)
 8005380:	7013      	strb	r3, [r2, #0]
}
 8005382:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if((*data == obj.ID.bits.slaveAddress) && (RxCount == 0))
 8005386:	7833      	ldrb	r3, [r6, #0]
 8005388:	b2f9      	uxtb	r1, r7
 800538a:	428b      	cmp	r3, r1
 800538c:	7822      	ldrb	r2, [r4, #0]
 800538e:	d109      	bne.n	80053a4 <ModbusRTU_receiveSerial+0x98>
 8005390:	b942      	cbnz	r2, 80053a4 <ModbusRTU_receiveSerial+0x98>
				RxBuffer[RxBufferPos++] = *data;
 8005392:	492b      	ldr	r1, [pc, #172]	@ (8005440 <ModbusRTU_receiveSerial+0x134>)
 8005394:	780a      	ldrb	r2, [r1, #0]
 8005396:	b2d0      	uxtb	r0, r2
 8005398:	3201      	adds	r2, #1
 800539a:	b2d2      	uxtb	r2, r2
 800539c:	700a      	strb	r2, [r1, #0]
 800539e:	4a27      	ldr	r2, [pc, #156]	@ (800543c <ModbusRTU_receiveSerial+0x130>)
 80053a0:	5413      	strb	r3, [r2, r0]
 80053a2:	e7dc      	b.n	800535e <ModbusRTU_receiveSerial+0x52>
			else if((*data == obj.ID.bits.functionCode) && (RxCount == 1))
 80053a4:	f3c7 2707 	ubfx	r7, r7, #8, #8
 80053a8:	429f      	cmp	r7, r3
 80053aa:	d101      	bne.n	80053b0 <ModbusRTU_receiveSerial+0xa4>
 80053ac:	2a01      	cmp	r2, #1
 80053ae:	d0f0      	beq.n	8005392 <ModbusRTU_receiveSerial+0x86>
			else if((*data < 100) && (RxCount == 2)) // 100 = (sizeof(RxBuffer)/sizeof(uint8_t))
 80053b0:	2b63      	cmp	r3, #99	@ 0x63
 80053b2:	d838      	bhi.n	8005426 <ModbusRTU_receiveSerial+0x11a>
 80053b4:	2a02      	cmp	r2, #2
 80053b6:	d136      	bne.n	8005426 <ModbusRTU_receiveSerial+0x11a>
				RxBuffer[RxBufferPos++] = *data;
 80053b8:	4921      	ldr	r1, [pc, #132]	@ (8005440 <ModbusRTU_receiveSerial+0x134>)
 80053ba:	780a      	ldrb	r2, [r1, #0]
 80053bc:	b2d0      	uxtb	r0, r2
 80053be:	3201      	adds	r2, #1
 80053c0:	b2d2      	uxtb	r2, r2
 80053c2:	700a      	strb	r2, [r1, #0]
 80053c4:	4a1d      	ldr	r2, [pc, #116]	@ (800543c <ModbusRTU_receiveSerial+0x130>)
 80053c6:	5413      	strb	r3, [r2, r0]
				length = (2 + RxBuffer[2]); // slave address + function code + number of registers + data
 80053c8:	7893      	ldrb	r3, [r2, #2]
 80053ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005444 <ModbusRTU_receiveSerial+0x138>)
 80053cc:	3302      	adds	r3, #2
 80053ce:	7013      	strb	r3, [r2, #0]
				Modbus_RxSerialState = M_RxData;
 80053d0:	2303      	movs	r3, #3
				Modbus_RxSerialState = M_RxIdle;
 80053d2:	702b      	strb	r3, [r5, #0]
 80053d4:	e7c3      	b.n	800535e <ModbusRTU_receiveSerial+0x52>
			RxBuffer[RxBufferPos++] = *data;
 80053d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005440 <ModbusRTU_receiveSerial+0x134>)
 80053d8:	7813      	ldrb	r3, [r2, #0]
 80053da:	b2d9      	uxtb	r1, r3
 80053dc:	3301      	adds	r3, #1
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	7013      	strb	r3, [r2, #0]
 80053e2:	7832      	ldrb	r2, [r6, #0]
 80053e4:	4b15      	ldr	r3, [pc, #84]	@ (800543c <ModbusRTU_receiveSerial+0x130>)
 80053e6:	545a      	strb	r2, [r3, r1]
			if(RxCount >= length)
 80053e8:	4a16      	ldr	r2, [pc, #88]	@ (8005444 <ModbusRTU_receiveSerial+0x138>)
 80053ea:	7821      	ldrb	r1, [r4, #0]
 80053ec:	7813      	ldrb	r3, [r2, #0]
 80053ee:	4299      	cmp	r1, r3
 80053f0:	d3b5      	bcc.n	800535e <ModbusRTU_receiveSerial+0x52>
				length += 2; // add CRC bytes
 80053f2:	3302      	adds	r3, #2
 80053f4:	7013      	strb	r3, [r2, #0]
				Modbus_RxSerialState = M_RxEoF;
 80053f6:	2304      	movs	r3, #4
 80053f8:	e7eb      	b.n	80053d2 <ModbusRTU_receiveSerial+0xc6>
			RxBuffer[RxBufferPos++] = *data;
 80053fa:	4a11      	ldr	r2, [pc, #68]	@ (8005440 <ModbusRTU_receiveSerial+0x134>)
 80053fc:	7813      	ldrb	r3, [r2, #0]
 80053fe:	b2d9      	uxtb	r1, r3
 8005400:	3301      	adds	r3, #1
 8005402:	b2db      	uxtb	r3, r3
 8005404:	7013      	strb	r3, [r2, #0]
 8005406:	7832      	ldrb	r2, [r6, #0]
 8005408:	4b0c      	ldr	r3, [pc, #48]	@ (800543c <ModbusRTU_receiveSerial+0x130>)
 800540a:	545a      	strb	r2, [r3, r1]
			if(RxCount == length)
 800540c:	4b0d      	ldr	r3, [pc, #52]	@ (8005444 <ModbusRTU_receiveSerial+0x138>)
 800540e:	7822      	ldrb	r2, [r4, #0]
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	429a      	cmp	r2, r3
 8005414:	d103      	bne.n	800541e <ModbusRTU_receiveSerial+0x112>
				RxPcktCpltFlag = true;
 8005416:	2301      	movs	r3, #1
 8005418:	4a0b      	ldr	r2, [pc, #44]	@ (8005448 <ModbusRTU_receiveSerial+0x13c>)
 800541a:	7013      	strb	r3, [r2, #0]
 800541c:	e7d9      	b.n	80053d2 <ModbusRTU_receiveSerial+0xc6>
			else if(RxCount > length)
 800541e:	bf8c      	ite	hi
 8005420:	2301      	movhi	r3, #1
 8005422:	2300      	movls	r3, #0
 8005424:	e79c      	b.n	8005360 <ModbusRTU_receiveSerial+0x54>
				RxBufferFlush = true;
 8005426:	2301      	movs	r3, #1
 8005428:	e79a      	b.n	8005360 <ModbusRTU_receiveSerial+0x54>
 800542a:	bf00      	nop
 800542c:	20000144 	.word	0x20000144
 8005430:	20000134 	.word	0x20000134
 8005434:	20000000 	.word	0x20000000
 8005438:	200000c8 	.word	0x200000c8
 800543c:	200000d0 	.word	0x200000d0
 8005440:	200000cf 	.word	0x200000cf
 8005444:	200000c9 	.word	0x200000c9
 8005448:	200000ce 	.word	0x200000ce

0800544c <ModbusRTU_Init>:
}


void ModbusRTU_Init(void)
{
	ADL.slaveAddress = ADL_SLAVE_ADDRESS;
 800544c:	2201      	movs	r2, #1
 800544e:	4b01      	ldr	r3, [pc, #4]	@ (8005454 <ModbusRTU_Init+0x8>)
 8005450:	701a      	strb	r2, [r3, #0]
//	IMD1.slaveAddress = IMD1_SLAVE_ADDRESS;
//	IMD1.insulationMonitoringControl = IMD_ENABLE_DC1;
//	IMD2.slaveAddress = IMD2_SLAVE_ADDRESS;
//	IMD2.insulationMonitoringControl = IMD_ENABLE_DC2;
}
 8005452:	4770      	bx	lr
 8005454:	20000098 	.word	0x20000098

08005458 <ModbusRTU_functions>:
	uint16_t result16 = 0;
 8005458:	2300      	movs	r3, #0

void ModbusRTU_functions(void)
{
 800545a:	b5f0      	push	{r4, r5, r6, r7, lr}
	if(RxPcktCpltFlag)
 800545c:	4a54      	ldr	r2, [pc, #336]	@ (80055b0 <ModbusRTU_functions+0x158>)
{
 800545e:	b085      	sub	sp, #20
	if(RxPcktCpltFlag)
 8005460:	7811      	ldrb	r1, [r2, #0]
	ModbusID_t objID = {0};
 8005462:	e9cd 3302 	strd	r3, r3, [sp, #8]
	uint16_t result16 = 0;
 8005466:	f8ad 3006 	strh.w	r3, [sp, #6]
	if(RxPcktCpltFlag)
 800546a:	2900      	cmp	r1, #0
 800546c:	d02f      	beq.n	80054ce <ModbusRTU_functions+0x76>
		if(ModbusRTU_checksum((uint8_t*)RxBuffer, RxBufferPos))
 800546e:	4d51      	ldr	r5, [pc, #324]	@ (80055b4 <ModbusRTU_functions+0x15c>)
 8005470:	4c51      	ldr	r4, [pc, #324]	@ (80055b8 <ModbusRTU_functions+0x160>)
		RxPcktCpltFlag = false;
 8005472:	7013      	strb	r3, [r2, #0]
		if(ModbusRTU_checksum((uint8_t*)RxBuffer, RxBufferPos))
 8005474:	4620      	mov	r0, r4
 8005476:	7829      	ldrb	r1, [r5, #0]
 8005478:	f7ff fe10 	bl	800509c <ModbusRTU_checksum>
 800547c:	4e4f      	ldr	r6, [pc, #316]	@ (80055bc <ModbusRTU_functions+0x164>)
 800547e:	4607      	mov	r7, r0
 8005480:	2800      	cmp	r0, #0
 8005482:	f000 8089 	beq.w	8005598 <ModbusRTU_functions+0x140>
			if(RxBuffer[2] == 2)
 8005486:	78a3      	ldrb	r3, [r4, #2]
 8005488:	2b02      	cmp	r3, #2
 800548a:	d176      	bne.n	800557a <ModbusRTU_functions+0x122>
				result16 = ((uint16_t)(RxBuffer[3] << 8) | ((uint16_t)RxBuffer[4]));
 800548c:	78e2      	ldrb	r2, [r4, #3]
 800548e:	7923      	ldrb	r3, [r4, #4]
 8005490:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005494:	f8ad 3006 	strh.w	r3, [sp, #6]
			objID.ID.all = txID;
 8005498:	4b49      	ldr	r3, [pc, #292]	@ (80055c0 <ModbusRTU_functions+0x168>)
 800549a:	681b      	ldr	r3, [r3, #0]
			if((objID.ID.bits.slaveAddress == RxBuffer[0]))
 800549c:	7822      	ldrb	r2, [r4, #0]
			objID.ID.all = txID;
 800549e:	9303      	str	r3, [sp, #12]
			if((objID.ID.bits.slaveAddress == RxBuffer[0]))
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d107      	bne.n	80054b6 <ModbusRTU_functions+0x5e>
				adl_getData(&objID.ID.bits.slaveAddress, &objID.ID.bits.startAddress, &result16, &result32);
 80054a6:	ab02      	add	r3, sp, #8
 80054a8:	f10d 0206 	add.w	r2, sp, #6
 80054ac:	f10d 010e 	add.w	r1, sp, #14
 80054b0:	a803      	add	r0, sp, #12
 80054b2:	f7ff fc05 	bl	8004cc0 <adl_getData>
			memset((uint8_t*)RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 80054b6:	2264      	movs	r2, #100	@ 0x64
 80054b8:	2100      	movs	r1, #0
 80054ba:	483f      	ldr	r0, [pc, #252]	@ (80055b8 <ModbusRTU_functions+0x160>)
 80054bc:	f006 fc14 	bl	800bce8 <memset>
			RxBufferPos = 0;
 80054c0:	2300      	movs	r3, #0
 80054c2:	702b      	strb	r3, [r5, #0]
			Modbus_RxSerialState = M_RxSoF;
 80054c4:	2302      	movs	r3, #2
			rxFlag = true;
 80054c6:	2201      	movs	r2, #1
			Modbus_RxSerialState = M_RxSoF;
 80054c8:	7033      	strb	r3, [r6, #0]
			rxFlag = true;
 80054ca:	4b3e      	ldr	r3, [pc, #248]	@ (80055c4 <ModbusRTU_functions+0x16c>)
 80054cc:	701a      	strb	r2, [r3, #0]
	if(RxRetryCount >= 5)
 80054ce:	4b3e      	ldr	r3, [pc, #248]	@ (80055c8 <ModbusRTU_functions+0x170>)
 80054d0:	4a3e      	ldr	r2, [pc, #248]	@ (80055cc <ModbusRTU_functions+0x174>)
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	2b04      	cmp	r3, #4
		ModbusRxError = true;
 80054d6:	bf8c      	ite	hi
 80054d8:	2101      	movhi	r1, #1
		ModbusRxError = false;
 80054da:	2100      	movls	r1, #0
 80054dc:	4b3c      	ldr	r3, [pc, #240]	@ (80055d0 <ModbusRTU_functions+0x178>)
		ModbusRxError = true;
 80054de:	bf8b      	itete	hi
 80054e0:	7011      	strbhi	r1, [r2, #0]
		ModbusRxError = false;
 80054e2:	7011      	strbls	r1, [r2, #0]
		controlSide_data.errorStatus.bit.serialAError = 1;
 80054e4:	785a      	ldrbhi	r2, [r3, #1]
		controlSide_data.errorStatus.bit.serialAError = 0;
 80054e6:	785a      	ldrbls	r2, [r3, #1]
		controlSide_data.errorStatus.bit.serialAError = 1;
 80054e8:	bf8c      	ite	hi
 80054ea:	430a      	orrhi	r2, r1
		controlSide_data.errorStatus.bit.serialAError = 0;
 80054ec:	f361 0200 	bfils	r2, r1, #0, #1
 80054f0:	705a      	strb	r2, [r3, #1]
#endif

#if !MODBUS_SNIFFER

#if ADL_ENABLE
	if(!Modbus_Queue.ActiveMask && TxCycleInterval >= MODBUS_TRANSMIT_CYCLE)
 80054f2:	4b38      	ldr	r3, [pc, #224]	@ (80055d4 <ModbusRTU_functions+0x17c>)
 80054f4:	6819      	ldr	r1, [r3, #0]
 80054f6:	2900      	cmp	r1, #0
 80054f8:	d157      	bne.n	80055aa <ModbusRTU_functions+0x152>
 80054fa:	4a37      	ldr	r2, [pc, #220]	@ (80055d8 <ModbusRTU_functions+0x180>)
 80054fc:	8813      	ldrh	r3, [r2, #0]
 80054fe:	b29b      	uxth	r3, r3
 8005500:	2b63      	cmp	r3, #99	@ 0x63
 8005502:	d952      	bls.n	80055aa <ModbusRTU_functions+0x152>
	{
		TxCycleInterval = 0;

		if (identifyMeter == false)
 8005504:	4b35      	ldr	r3, [pc, #212]	@ (80055dc <ModbusRTU_functions+0x184>)
		TxCycleInterval = 0;
 8005506:	8011      	strh	r1, [r2, #0]
		if (identifyMeter == false)
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	b913      	cbnz	r3, 8005512 <ModbusRTU_functions+0xba>
		{
			adl_IdentifyEnergyMeter((ADL_t*) &ADL);
 800550c:	4834      	ldr	r0, [pc, #208]	@ (80055e0 <ModbusRTU_functions+0x188>)
 800550e:	f7ff fd6f 	bl	8004ff0 <adl_IdentifyEnergyMeter>
		}

		if (singlePhaseMeter)
 8005512:	4b34      	ldr	r3, [pc, #208]	@ (80055e4 <ModbusRTU_functions+0x18c>)
 8005514:	781b      	ldrb	r3, [r3, #0]
 8005516:	b173      	cbz	r3, 8005536 <ModbusRTU_functions+0xde>
		{
			adl_VoltagePhaseA((ADL_t*) &ADL);
 8005518:	4831      	ldr	r0, [pc, #196]	@ (80055e0 <ModbusRTU_functions+0x188>)
 800551a:	f7ff fc5b 	bl	8004dd4 <adl_VoltagePhaseA>
			adl_CurrentPhaseA((ADL_t*) &ADL);
 800551e:	4830      	ldr	r0, [pc, #192]	@ (80055e0 <ModbusRTU_functions+0x188>)
 8005520:	f7ff fcb4 	bl	8004e8c <adl_CurrentPhaseA>
			adl_Frequency((ADL_t*) &ADL);
 8005524:	482e      	ldr	r0, [pc, #184]	@ (80055e0 <ModbusRTU_functions+0x188>)
 8005526:	f7ff fd0d 	bl	8004f44 <adl_Frequency>
			adl_TotalActiveEnergy((ADL_t*) &ADL);
 800552a:	482d      	ldr	r0, [pc, #180]	@ (80055e0 <ModbusRTU_functions+0x188>)
 800552c:	f7ff fc3a 	bl	8004da4 <adl_TotalActiveEnergy>
			adl_TotalActivePower((ADL_t*) &ADL);
 8005530:	482b      	ldr	r0, [pc, #172]	@ (80055e0 <ModbusRTU_functions+0x188>)
 8005532:	f7ff fd2f 	bl	8004f94 <adl_TotalActivePower>
		}

		if (threePhaseMeter)
 8005536:	4b2c      	ldr	r3, [pc, #176]	@ (80055e8 <ModbusRTU_functions+0x190>)
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d035      	beq.n	80055aa <ModbusRTU_functions+0x152>
		{
			adl_VoltagePhaseA((ADL_t*) &ADL);
 800553e:	4828      	ldr	r0, [pc, #160]	@ (80055e0 <ModbusRTU_functions+0x188>)
 8005540:	f7ff fc48 	bl	8004dd4 <adl_VoltagePhaseA>
			adl_VoltagePhaseB((ADL_t*) &ADL);
 8005544:	4826      	ldr	r0, [pc, #152]	@ (80055e0 <ModbusRTU_functions+0x188>)
 8005546:	f7ff fc6d 	bl	8004e24 <adl_VoltagePhaseB>
			adl_VoltagePhaseC((ADL_t*) &ADL);
 800554a:	4825      	ldr	r0, [pc, #148]	@ (80055e0 <ModbusRTU_functions+0x188>)
 800554c:	f7ff fc84 	bl	8004e58 <adl_VoltagePhaseC>
			adl_CurrentPhaseA((ADL_t*) &ADL);
 8005550:	4823      	ldr	r0, [pc, #140]	@ (80055e0 <ModbusRTU_functions+0x188>)
 8005552:	f7ff fc9b 	bl	8004e8c <adl_CurrentPhaseA>
			adl_CurrentPhaseB((ADL_t*) &ADL);
 8005556:	4822      	ldr	r0, [pc, #136]	@ (80055e0 <ModbusRTU_functions+0x188>)
 8005558:	f7ff fcc0 	bl	8004edc <adl_CurrentPhaseB>
			adl_CurrentPhaseC((ADL_t*) &ADL);
 800555c:	4820      	ldr	r0, [pc, #128]	@ (80055e0 <ModbusRTU_functions+0x188>)
 800555e:	f7ff fcd7 	bl	8004f10 <adl_CurrentPhaseC>
			adl_Frequency((ADL_t*) &ADL);
 8005562:	481f      	ldr	r0, [pc, #124]	@ (80055e0 <ModbusRTU_functions+0x188>)
 8005564:	f7ff fcee 	bl	8004f44 <adl_Frequency>
			adl_TotalActiveEnergy((ADL_t*) &ADL);
 8005568:	481d      	ldr	r0, [pc, #116]	@ (80055e0 <ModbusRTU_functions+0x188>)
 800556a:	f7ff fc1b 	bl	8004da4 <adl_TotalActiveEnergy>
			adl_TotalActivePower((ADL_t*) &ADL);
 800556e:	481c      	ldr	r0, [pc, #112]	@ (80055e0 <ModbusRTU_functions+0x188>)
	imd_negativeResistance((IMD_t*)&IMD2);

#endif

#endif
}
 8005570:	b005      	add	sp, #20
 8005572:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			adl_TotalActivePower((ADL_t*) &ADL);
 8005576:	f7ff bd0d 	b.w	8004f94 <adl_TotalActivePower>
			else if(RxBuffer[2] == 4)
 800557a:	78a3      	ldrb	r3, [r4, #2]
 800557c:	2b04      	cmp	r3, #4
 800557e:	d18b      	bne.n	8005498 <ModbusRTU_functions+0x40>
				result32 = ((uint32_t)(RxBuffer[3] << 24) | ((uint32_t)RxBuffer[4] << 16) | ((uint32_t)RxBuffer[5] << 8) | ((uint32_t)RxBuffer[6]));
 8005580:	78e0      	ldrb	r0, [r4, #3]
 8005582:	7923      	ldrb	r3, [r4, #4]
 8005584:	7962      	ldrb	r2, [r4, #5]
 8005586:	041b      	lsls	r3, r3, #16
 8005588:	79a1      	ldrb	r1, [r4, #6]
 800558a:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800558e:	430b      	orrs	r3, r1
 8005590:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005594:	9302      	str	r3, [sp, #8]
 8005596:	e77f      	b.n	8005498 <ModbusRTU_functions+0x40>
			memset((uint8_t*)RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 8005598:	4601      	mov	r1, r0
 800559a:	2264      	movs	r2, #100	@ 0x64
 800559c:	4620      	mov	r0, r4
 800559e:	f006 fba3 	bl	800bce8 <memset>
			Modbus_RxSerialState = M_RxSoF;
 80055a2:	2302      	movs	r3, #2
			RxBufferPos = 0;
 80055a4:	702f      	strb	r7, [r5, #0]
			Modbus_RxSerialState = M_RxSoF;
 80055a6:	7033      	strb	r3, [r6, #0]
 80055a8:	e791      	b.n	80054ce <ModbusRTU_functions+0x76>
}
 80055aa:	b005      	add	sp, #20
 80055ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055ae:	bf00      	nop
 80055b0:	200000ce 	.word	0x200000ce
 80055b4:	200000cf 	.word	0x200000cf
 80055b8:	200000d0 	.word	0x200000d0
 80055bc:	20000000 	.word	0x20000000
 80055c0:	20000144 	.word	0x20000144
 80055c4:	20000142 	.word	0x20000142
 80055c8:	200000cd 	.word	0x200000cd
 80055cc:	200000cc 	.word	0x200000cc
 80055d0:	20001474 	.word	0x20001474
 80055d4:	20000148 	.word	0x20000148
 80055d8:	2000013e 	.word	0x2000013e
 80055dc:	20000096 	.word	0x20000096
 80055e0:	20000098 	.word	0x20000098
 80055e4:	20000095 	.word	0x20000095
 80055e8:	20000094 	.word	0x20000094

080055ec <CSMS_modbusCRC>:
/*----------------------------------------------------------------------------
 * Functions
 *----------------------------------------------------------------------------*/

static uint16_t CSMS_modbusCRC(const char* restrict data, uint8_t length)
{
 80055ec:	4602      	mov	r2, r0
    uint16_t crc = 0xFFFF;

    while (length--)
 80055ee:	4401      	add	r1, r0
    uint16_t crc = 0xFFFF;
 80055f0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
{
 80055f4:	b530      	push	{r4, r5, lr}
    {
        crc ^= *data++;

        for (int i = 0; i < 8; ++i)
        {
            if (crc & 0x0001)
 80055f6:	4d08      	ldr	r5, [pc, #32]	@ (8005618 <CSMS_modbusCRC+0x2c>)
    while (length--)
 80055f8:	428a      	cmp	r2, r1
 80055fa:	d100      	bne.n	80055fe <CSMS_modbusCRC+0x12>
            else
                crc >>= 1;
        }
    }
    return crc;
}
 80055fc:	bd30      	pop	{r4, r5, pc}
        crc ^= *data++;
 80055fe:	2408      	movs	r4, #8
 8005600:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005604:	4058      	eors	r0, r3
            if (crc & 0x0001)
 8005606:	f340 0300 	sbfx	r3, r0, #0, #1
 800560a:	402b      	ands	r3, r5
 800560c:	ea83 0350 	eor.w	r3, r3, r0, lsr #1
        for (int i = 0; i < 8; ++i)
 8005610:	3c01      	subs	r4, #1
            if (crc & 0x0001)
 8005612:	b298      	uxth	r0, r3
        for (int i = 0; i < 8; ++i)
 8005614:	d1f7      	bne.n	8005606 <CSMS_modbusCRC+0x1a>
 8005616:	e7ef      	b.n	80055f8 <CSMS_modbusCRC+0xc>
 8005618:	ffffa001 	.word	0xffffa001

0800561c <CSMS_Intick>:
            RxBusTimeout++;
 800561c:	4a04      	ldr	r2, [pc, #16]	@ (8005630 <CSMS_Intick+0x14>)
 800561e:	6813      	ldr	r3, [r2, #0]
 8005620:	3301      	adds	r3, #1
 8005622:	6013      	str	r3, [r2, #0]
            RxSerialFaultTimeout++;
 8005624:	4a03      	ldr	r2, [pc, #12]	@ (8005634 <CSMS_Intick+0x18>)
 8005626:	6813      	ldr	r3, [r2, #0]
 8005628:	3301      	adds	r3, #1
 800562a:	6013      	str	r3, [r2, #0]
}
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	200009f4 	.word	0x200009f4
 8005634:	200009f0 	.word	0x200009f0

08005638 <CSMS_transmitSerial>:
{
 8005638:	b570      	push	{r4, r5, r6, lr}
		if ((CSMS_Queue.ActiveMask & (1 << instruction)) != 0x0)        // check whether activation mask not zero
 800563a:	4c12      	ldr	r4, [pc, #72]	@ (8005684 <CSMS_transmitSerial+0x4c>)
 800563c:	4d12      	ldr	r5, [pc, #72]	@ (8005688 <CSMS_transmitSerial+0x50>)
 800563e:	8822      	ldrh	r2, [r4, #0]
 8005640:	782b      	ldrb	r3, [r5, #0]
 8005642:	b292      	uxth	r2, r2
 8005644:	411a      	asrs	r2, r3
 8005646:	07d2      	lsls	r2, r2, #31
{
 8005648:	4606      	mov	r6, r0
		if ((CSMS_Queue.ActiveMask & (1 << instruction)) != 0x0)        // check whether activation mask not zero
 800564a:	d519      	bpl.n	8005680 <CSMS_transmitSerial+0x48>
			TransmitFunction((uint8_t*)CSMS_Queue.TxData[instruction], CSMS_Queue.Length[instruction]);
 800564c:	18e2      	adds	r2, r4, r3
 800564e:	7891      	ldrb	r1, [r2, #2]
 8005650:	2264      	movs	r2, #100	@ 0x64
 8005652:	fb02 4303 	mla	r3, r2, r3, r4
 8005656:	f103 0022 	add.w	r0, r3, #34	@ 0x22
 800565a:	47b0      	blx	r6
			CSMS_Queue.ActiveMask &= ~(1 << instruction);               // reset activation for instruction
 800565c:	2101      	movs	r1, #1
 800565e:	782b      	ldrb	r3, [r5, #0]
 8005660:	8822      	ldrh	r2, [r4, #0]
 8005662:	4099      	lsls	r1, r3
			instruction++;                                              // update instruction starting point
 8005664:	3301      	adds	r3, #1
 8005666:	b2db      	uxtb	r3, r3
			CSMS_Queue.ActiveMask &= ~(1 << instruction);               // reset activation for instruction
 8005668:	b292      	uxth	r2, r2
 800566a:	ea22 0201 	bic.w	r2, r2, r1
			if((instruction == CSMS_QUEUE_SIZE) || (CSMS_Queue.ActiveMask == 0))
 800566e:	2b10      	cmp	r3, #16
			CSMS_Queue.ActiveMask &= ~(1 << instruction);               // reset activation for instruction
 8005670:	8022      	strh	r2, [r4, #0]
			instruction++;                                              // update instruction starting point
 8005672:	702b      	strb	r3, [r5, #0]
			if((instruction == CSMS_QUEUE_SIZE) || (CSMS_Queue.ActiveMask == 0))
 8005674:	d002      	beq.n	800567c <CSMS_transmitSerial+0x44>
 8005676:	8823      	ldrh	r3, [r4, #0]
 8005678:	b29b      	uxth	r3, r3
 800567a:	b90b      	cbnz	r3, 8005680 <CSMS_transmitSerial+0x48>
				instruction = 0;
 800567c:	2300      	movs	r3, #0
 800567e:	702b      	strb	r3, [r5, #0]
}
 8005680:	bd70      	pop	{r4, r5, r6, pc}
 8005682:	bf00      	nop
 8005684:	20000a66 	.word	0x20000a66
 8005688:	200009ef 	.word	0x200009ef

0800568c <CSMS_receiveSerial>:
{
 800568c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if(RxBusTimeout >= CSMS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 8005690:	f8df 80e4 	ldr.w	r8, [pc, #228]	@ 8005778 <CSMS_receiveSerial+0xec>
{
 8005694:	4606      	mov	r6, r0
    if(RxBusTimeout >= CSMS_RX_DEAD_TIME_INTERVAL) // dead time monitor
 8005696:	f8d8 3000 	ldr.w	r3, [r8]
 800569a:	4d38      	ldr	r5, [pc, #224]	@ (800577c <CSMS_receiveSerial+0xf0>)
 800569c:	2b31      	cmp	r3, #49	@ 0x31
 800569e:	4f38      	ldr	r7, [pc, #224]	@ (8005780 <CSMS_receiveSerial+0xf4>)
 80056a0:	4c38      	ldr	r4, [pc, #224]	@ (8005784 <CSMS_receiveSerial+0xf8>)
 80056a2:	d90e      	bls.n	80056c2 <CSMS_receiveSerial+0x36>
        if(RxSerialState != RxIdle)
 80056a4:	782b      	ldrb	r3, [r5, #0]
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d00b      	beq.n	80056c2 <CSMS_receiveSerial+0x36>
            memset(RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 80056aa:	2264      	movs	r2, #100	@ 0x64
 80056ac:	2100      	movs	r1, #0
 80056ae:	4836      	ldr	r0, [pc, #216]	@ (8005788 <CSMS_receiveSerial+0xfc>)
 80056b0:	f006 fb1a 	bl	800bce8 <memset>
            RxBufferPos = 0;
 80056b4:	2300      	movs	r3, #0
 80056b6:	4a35      	ldr	r2, [pc, #212]	@ (800578c <CSMS_receiveSerial+0x100>)
            RxBufferFlush = false;
 80056b8:	703b      	strb	r3, [r7, #0]
            RxBufferPos = 0;
 80056ba:	7013      	strb	r3, [r2, #0]
            RxSerialState = RxSoF;
 80056bc:	2202      	movs	r2, #2
            RxCount = 0;
 80056be:	7023      	strb	r3, [r4, #0]
            RxSerialState = RxSoF;
 80056c0:	702a      	strb	r2, [r5, #0]
    RxBusTimeout = 0;
 80056c2:	2200      	movs	r2, #0
 80056c4:	f8c8 2000 	str.w	r2, [r8]
	switch(RxSerialState)
 80056c8:	782b      	ldrb	r3, [r5, #0]
 80056ca:	3b01      	subs	r3, #1
 80056cc:	2b03      	cmp	r3, #3
 80056ce:	d804      	bhi.n	80056da <CSMS_receiveSerial+0x4e>
 80056d0:	e8df f003 	tbb	[pc, r3]
 80056d4:	3b2f1602 	.word	0x3b2f1602
			RxCount = 0;
 80056d8:	7022      	strb	r2, [r4, #0]
	RxCount++;
 80056da:	7823      	ldrb	r3, [r4, #0]
 80056dc:	3301      	adds	r3, #1
 80056de:	7023      	strb	r3, [r4, #0]
	if(RxBufferFlush)
 80056e0:	783b      	ldrb	r3, [r7, #0]
 80056e2:	b15b      	cbz	r3, 80056fc <CSMS_receiveSerial+0x70>
		memset(RxBuffer,0,(sizeof(RxBuffer)/sizeof(RxBuffer[0])));
 80056e4:	2264      	movs	r2, #100	@ 0x64
 80056e6:	2100      	movs	r1, #0
 80056e8:	4827      	ldr	r0, [pc, #156]	@ (8005788 <CSMS_receiveSerial+0xfc>)
 80056ea:	f006 fafd 	bl	800bce8 <memset>
		RxBufferPos = 0;
 80056ee:	2300      	movs	r3, #0
 80056f0:	4a26      	ldr	r2, [pc, #152]	@ (800578c <CSMS_receiveSerial+0x100>)
		RxBufferFlush = false;
 80056f2:	703b      	strb	r3, [r7, #0]
		RxBufferPos = 0;
 80056f4:	7013      	strb	r3, [r2, #0]
		RxSerialState = RxSoF;
 80056f6:	2202      	movs	r2, #2
		RxCount = 0;
 80056f8:	7023      	strb	r3, [r4, #0]
		RxSerialState = RxSoF;
 80056fa:	702a      	strb	r2, [r5, #0]
}
 80056fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if((*data == '#') && (RxCount == 0))
 8005700:	7833      	ldrb	r3, [r6, #0]
 8005702:	7822      	ldrb	r2, [r4, #0]
 8005704:	2b23      	cmp	r3, #35	@ 0x23
 8005706:	d107      	bne.n	8005718 <CSMS_receiveSerial+0x8c>
 8005708:	bb2a      	cbnz	r2, 8005756 <CSMS_receiveSerial+0xca>
				RxBuffer[RxBufferPos++] = *data;
 800570a:	4920      	ldr	r1, [pc, #128]	@ (800578c <CSMS_receiveSerial+0x100>)
 800570c:	780a      	ldrb	r2, [r1, #0]
 800570e:	1c50      	adds	r0, r2, #1
 8005710:	7008      	strb	r0, [r1, #0]
 8005712:	491d      	ldr	r1, [pc, #116]	@ (8005788 <CSMS_receiveSerial+0xfc>)
 8005714:	548b      	strb	r3, [r1, r2]
 8005716:	e7e0      	b.n	80056da <CSMS_receiveSerial+0x4e>
			else if((*data == 'M') && (RxCount == 1))
 8005718:	2b4d      	cmp	r3, #77	@ 0x4d
 800571a:	d11c      	bne.n	8005756 <CSMS_receiveSerial+0xca>
 800571c:	2a01      	cmp	r2, #1
 800571e:	d11a      	bne.n	8005756 <CSMS_receiveSerial+0xca>
				RxBuffer[RxBufferPos++] = *data;
 8005720:	491a      	ldr	r1, [pc, #104]	@ (800578c <CSMS_receiveSerial+0x100>)
 8005722:	780a      	ldrb	r2, [r1, #0]
 8005724:	1c50      	adds	r0, r2, #1
 8005726:	7008      	strb	r0, [r1, #0]
 8005728:	4917      	ldr	r1, [pc, #92]	@ (8005788 <CSMS_receiveSerial+0xfc>)
 800572a:	548b      	strb	r3, [r1, r2]
				RxSerialState = RxData;
 800572c:	2303      	movs	r3, #3
				RxSerialState = RxIdle;
 800572e:	702b      	strb	r3, [r5, #0]
 8005730:	e7d3      	b.n	80056da <CSMS_receiveSerial+0x4e>
			RxBuffer[RxBufferPos++] = *data;
 8005732:	4a16      	ldr	r2, [pc, #88]	@ (800578c <CSMS_receiveSerial+0x100>)
 8005734:	7813      	ldrb	r3, [r2, #0]
 8005736:	1c59      	adds	r1, r3, #1
 8005738:	7011      	strb	r1, [r2, #0]
 800573a:	7831      	ldrb	r1, [r6, #0]
 800573c:	4a12      	ldr	r2, [pc, #72]	@ (8005788 <CSMS_receiveSerial+0xfc>)
 800573e:	54d1      	strb	r1, [r2, r3]
			if(RxCount == 17)
 8005740:	7823      	ldrb	r3, [r4, #0]
 8005742:	2b11      	cmp	r3, #17
 8005744:	d1c9      	bne.n	80056da <CSMS_receiveSerial+0x4e>
				RxSerialState = RxEoF;
 8005746:	2304      	movs	r3, #4
 8005748:	e7f1      	b.n	800572e <CSMS_receiveSerial+0xa2>
			if((*data == '*') && (RxCount == 18))
 800574a:	7833      	ldrb	r3, [r6, #0]
			if((*data == '#') && (RxCount == 0))
 800574c:	7822      	ldrb	r2, [r4, #0]
			if((*data == '*') && (RxCount == 18))
 800574e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005750:	d104      	bne.n	800575c <CSMS_receiveSerial+0xd0>
 8005752:	2a12      	cmp	r2, #18
 8005754:	d0d9      	beq.n	800570a <CSMS_receiveSerial+0x7e>
				RxBufferFlush = true;
 8005756:	2301      	movs	r3, #1
 8005758:	703b      	strb	r3, [r7, #0]
 800575a:	e7be      	b.n	80056da <CSMS_receiveSerial+0x4e>
			else if((*data == '\n') && (RxCount == 19))
 800575c:	2b0a      	cmp	r3, #10
 800575e:	d1fa      	bne.n	8005756 <CSMS_receiveSerial+0xca>
 8005760:	2a13      	cmp	r2, #19
 8005762:	d1f8      	bne.n	8005756 <CSMS_receiveSerial+0xca>
				RxBuffer[RxBufferPos++] = *data;
 8005764:	4909      	ldr	r1, [pc, #36]	@ (800578c <CSMS_receiveSerial+0x100>)
 8005766:	780a      	ldrb	r2, [r1, #0]
 8005768:	1c50      	adds	r0, r2, #1
 800576a:	7008      	strb	r0, [r1, #0]
 800576c:	4906      	ldr	r1, [pc, #24]	@ (8005788 <CSMS_receiveSerial+0xfc>)
 800576e:	548b      	strb	r3, [r1, r2]
				RxPcktCpltFlag = true;
 8005770:	2301      	movs	r3, #1
 8005772:	4a07      	ldr	r2, [pc, #28]	@ (8005790 <CSMS_receiveSerial+0x104>)
 8005774:	7013      	strb	r3, [r2, #0]
 8005776:	e7da      	b.n	800572e <CSMS_receiveSerial+0xa2>
 8005778:	200009f4 	.word	0x200009f4
 800577c:	20000001 	.word	0x20000001
 8005780:	200009ee 	.word	0x200009ee
 8005784:	200009ed 	.word	0x200009ed
 8005788:	20000a02 	.word	0x20000a02
 800578c:	20000a01 	.word	0x20000a01
 8005790:	20000a00 	.word	0x20000a00

08005794 <CSMS_Init>:
}

void CSMS_Init(void)
{
//	RxSerialState = RxSoF;
}
 8005794:	4770      	bx	lr
	...

08005798 <CSMS_functions>:

void CSMS_functions(void)
{
 8005798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(RxPcktCpltFlag)
 800579c:	4bb7      	ldr	r3, [pc, #732]	@ (8005a7c <CSMS_functions+0x2e4>)
 800579e:	4db8      	ldr	r5, [pc, #736]	@ (8005a80 <CSMS_functions+0x2e8>)
 80057a0:	781b      	ldrb	r3, [r3, #0]
{
 80057a2:	b089      	sub	sp, #36	@ 0x24
	if(RxPcktCpltFlag)
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f000 808e 	beq.w	80058c6 <CSMS_functions+0x12e>
	{
		CSMS_getmSerial(&RxBuffer[1], (RxBufferPos - 3));
 80057aa:	4eb6      	ldr	r6, [pc, #728]	@ (8005a84 <CSMS_functions+0x2ec>)
	uint16_t crc_calc = CSMS_modbusCRC(data, (length - 2));
 80057ac:	48b6      	ldr	r0, [pc, #728]	@ (8005a88 <CSMS_functions+0x2f0>)
		CSMS_getmSerial(&RxBuffer[1], (RxBufferPos - 3));
 80057ae:	7834      	ldrb	r4, [r6, #0]
	uint16_t crc_rx = (data[length - 1] << 8) | (data[length - 2]);
 80057b0:	f8df 82d8 	ldr.w	r8, [pc, #728]	@ 8005a8c <CSMS_functions+0x2f4>
	uint16_t crc_calc = CSMS_modbusCRC(data, (length - 2));
 80057b4:	1f61      	subs	r1, r4, #5
 80057b6:	b2c9      	uxtb	r1, r1
 80057b8:	f7ff ff18 	bl	80055ec <CSMS_modbusCRC>
		CSMS_getmSerial(&RxBuffer[1], (RxBufferPos - 3));
 80057bc:	3c03      	subs	r4, #3
	uint16_t crc_rx = (data[length - 1] << 8) | (data[length - 2]);
 80057be:	b2e4      	uxtb	r4, r4
 80057c0:	f108 33ff 	add.w	r3, r8, #4294967295
 80057c4:	f818 2004 	ldrb.w	r2, [r8, r4]
 80057c8:	5d1b      	ldrb	r3, [r3, r4]
	if ((crc_calc == crc_rx) && (crc_calc != 0) && (crc_rx != 0))
 80057ca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80057ce:	4298      	cmp	r0, r3
 80057d0:	d16c      	bne.n	80058ac <CSMS_functions+0x114>
 80057d2:	2800      	cmp	r0, #0
 80057d4:	d06a      	beq.n	80058ac <CSMS_functions+0x114>
		networkSide_data.status = (uint8_t) data[1];
 80057d6:	4bae      	ldr	r3, [pc, #696]	@ (8005a90 <CSMS_functions+0x2f8>)
 80057d8:	f898 2002 	ldrb.w	r2, [r8, #2]
		CSMS.request.msgID = (uint8_t) data[8];
 80057dc:	f898 1009 	ldrb.w	r1, [r8, #9]
		networkSide_data.status = (uint8_t) data[1];
 80057e0:	801a      	strh	r2, [r3, #0]
		networkSide_data.stopCharge = (uint8_t) data[2];
 80057e2:	f898 2003 	ldrb.w	r2, [r8, #3]
 80057e6:	f8b8 e00a 	ldrh.w	lr, [r8, #10]
 80057ea:	715a      	strb	r2, [r3, #5]
		networkSide_data.scheduleCharge = (uint8_t) data[3];
 80057ec:	f898 2004 	ldrb.w	r2, [r8, #4]
		uint8_t data2 = (uint8_t) data[10];
 80057f0:	f898 400b 	ldrb.w	r4, [r8, #11]
		networkSide_data.scheduleCharge = (uint8_t) data[3];
 80057f4:	729a      	strb	r2, [r3, #10]
		networkSide_data.isInternet_available = (uint8_t) data[4];
 80057f6:	f898 2005 	ldrb.w	r2, [r8, #5]
		uint8_t data3 = (uint8_t) data[11];
 80057fa:	f898 000c 	ldrb.w	r0, [r8, #12]
		networkSide_data.isInternet_available = (uint8_t) data[4];
 80057fe:	735a      	strb	r2, [r3, #13]
		networkSide_data.ledOnOff_command = (uint8_t) data[5];
 8005800:	f898 2006 	ldrb.w	r2, [r8, #6]
 8005804:	f8b8 c00c 	ldrh.w	ip, [r8, #12]
 8005808:	739a      	strb	r2, [r3, #14]
		networkSide_data.chargerLock = (uint8_t) data[6];
 800580a:	f898 2007 	ldrb.w	r2, [r8, #7]
		uint8_t data4 = (uint8_t) data[12];
 800580e:	f898 900d 	ldrb.w	r9, [r8, #13]
		networkSide_data.chargerLock = (uint8_t) data[6];
 8005812:	71da      	strb	r2, [r3, #7]
		networkSide_data.scheduelCharge_active = (uint8_t) data[7];
 8005814:	f898 2008 	ldrb.w	r2, [r8, #8]
		uint8_t data5 = (uint8_t) data[13];
 8005818:	f898 700e 	ldrb.w	r7, [r8, #14]
		networkSide_data.scheduelCharge_active = (uint8_t) data[7];
 800581c:	721a      	strb	r2, [r3, #8]
		CSMS.request.msgID = (uint8_t) data[8];
 800581e:	4a9d      	ldr	r2, [pc, #628]	@ (8005a94 <CSMS_functions+0x2fc>)
 8005820:	f8b8 a00e 	ldrh.w	sl, [r8, #14]
 8005824:	70d1      	strb	r1, [r2, #3]
		switch (CSMS.request.msgID)
 8005826:	f892 b003 	ldrb.w	fp, [r2, #3]
		uint8_t data1 = (uint8_t) data[9];
 800582a:	f898 100a 	ldrb.w	r1, [r8, #10]
		switch (CSMS.request.msgID)
 800582e:	f1bb 0f30 	cmp.w	fp, #48	@ 0x30
		uint8_t data6 = (uint8_t) data[14];
 8005832:	f898 800f 	ldrb.w	r8, [r8, #15]
		switch (CSMS.request.msgID)
 8005836:	fa5f f28b 	uxtb.w	r2, fp
 800583a:	d831      	bhi.n	80058a0 <CSMS_functions+0x108>
 800583c:	2a27      	cmp	r2, #39	@ 0x27
 800583e:	d817      	bhi.n	8005870 <CSMS_functions+0xd8>
 8005840:	2a01      	cmp	r2, #1
 8005842:	f000 80a8 	beq.w	8005996 <CSMS_functions+0x1fe>
 8005846:	2a02      	cmp	r2, #2
 8005848:	f000 80ae 	beq.w	80059a8 <CSMS_functions+0x210>
 800584c:	2a00      	cmp	r2, #0
 800584e:	f000 8099 	beq.w	8005984 <CSMS_functions+0x1ec>
		rxFlag = true;
 8005852:	2301      	movs	r3, #1
		memset(RxBuffer, 0, (sizeof(RxBuffer) / sizeof(RxBuffer[0])));
 8005854:	2264      	movs	r2, #100	@ 0x64
 8005856:	2100      	movs	r1, #0
 8005858:	488c      	ldr	r0, [pc, #560]	@ (8005a8c <CSMS_functions+0x2f4>)
		rxFlag = true;
 800585a:	702b      	strb	r3, [r5, #0]
		memset(RxBuffer, 0, (sizeof(RxBuffer) / sizeof(RxBuffer[0])));
 800585c:	f006 fa44 	bl	800bce8 <memset>
		RxSerialState = RxSoF;
 8005860:	2102      	movs	r1, #2
		RxBufferPos = 0;
 8005862:	2300      	movs	r3, #0
		RxSerialState = RxSoF;
 8005864:	4a8c      	ldr	r2, [pc, #560]	@ (8005a98 <CSMS_functions+0x300>)
		RxBufferPos = 0;
 8005866:	7033      	strb	r3, [r6, #0]
		RxSerialState = RxSoF;
 8005868:	7011      	strb	r1, [r2, #0]
		RxSerialFaultTimeout = 0;       // reset packet fault timeout
 800586a:	4a8c      	ldr	r2, [pc, #560]	@ (8005a9c <CSMS_functions+0x304>)
 800586c:	6013      	str	r3, [r2, #0]
 800586e:	e027      	b.n	80058c0 <CSMS_functions+0x128>
		switch (CSMS.request.msgID)
 8005870:	3a28      	subs	r2, #40	@ 0x28
 8005872:	2a08      	cmp	r2, #8
 8005874:	d8ed      	bhi.n	8005852 <CSMS_functions+0xba>
 8005876:	a301      	add	r3, pc, #4	@ (adr r3, 800587c <CSMS_functions+0xe4>)
 8005878:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800587c:	080059b9 	.word	0x080059b9
 8005880:	08005853 	.word	0x08005853
 8005884:	08005853 	.word	0x08005853
 8005888:	08005853 	.word	0x08005853
 800588c:	08005853 	.word	0x08005853
 8005890:	080059d1 	.word	0x080059d1
 8005894:	080059df 	.word	0x080059df
 8005898:	080059f9 	.word	0x080059f9
 800589c:	08005a13 	.word	0x08005a13
 80058a0:	2a64      	cmp	r2, #100	@ 0x64
 80058a2:	d1d6      	bne.n	8005852 <CSMS_functions+0xba>
			OTA_flag = true;
 80058a4:	2201      	movs	r2, #1
 80058a6:	4b7e      	ldr	r3, [pc, #504]	@ (8005aa0 <CSMS_functions+0x308>)
 80058a8:	701a      	strb	r2, [r3, #0]
			break;
 80058aa:	e7d2      	b.n	8005852 <CSMS_functions+0xba>
		memset(RxBuffer, 0, (sizeof(RxBuffer) / sizeof(RxBuffer[0])));
 80058ac:	2264      	movs	r2, #100	@ 0x64
 80058ae:	2100      	movs	r1, #0
 80058b0:	4876      	ldr	r0, [pc, #472]	@ (8005a8c <CSMS_functions+0x2f4>)
 80058b2:	f006 fa19 	bl	800bce8 <memset>
		RxBufferPos = 0;
 80058b6:	2300      	movs	r3, #0
		RxSerialState = RxSoF;
 80058b8:	2202      	movs	r2, #2
		RxBufferPos = 0;
 80058ba:	7033      	strb	r3, [r6, #0]
		RxSerialState = RxSoF;
 80058bc:	4b76      	ldr	r3, [pc, #472]	@ (8005a98 <CSMS_functions+0x300>)
 80058be:	701a      	strb	r2, [r3, #0]
		RxPcktCpltFlag = false;
 80058c0:	2300      	movs	r3, #0
 80058c2:	4a6e      	ldr	r2, [pc, #440]	@ (8005a7c <CSMS_functions+0x2e4>)
 80058c4:	7013      	strb	r3, [r2, #0]
	}

	if(rxFlag)
 80058c6:	782b      	ldrb	r3, [r5, #0]
 80058c8:	f003 06ff 	and.w	r6, r3, #255	@ 0xff
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d056      	beq.n	800597e <CSMS_functions+0x1e6>
	char data[30] =
 80058d0:	221e      	movs	r2, #30
 80058d2:	2100      	movs	r1, #0
 80058d4:	4668      	mov	r0, sp
 80058d6:	f006 fa07 	bl	800bce8 <memset>
	data[0] = '#';
 80058da:	f244 3323 	movw	r3, #17187	@ 0x4323
	data[2] = controlSide_data.status.all;
 80058de:	4a71      	ldr	r2, [pc, #452]	@ (8005aa4 <CSMS_functions+0x30c>)
	data[3] = powerSide_data.status.all;
 80058e0:	4c71      	ldr	r4, [pc, #452]	@ (8005aa8 <CSMS_functions+0x310>)
	data[0] = '#';
 80058e2:	f8ad 3000 	strh.w	r3, [sp]
	data[2] = controlSide_data.status.all;
 80058e6:	7813      	ldrb	r3, [r2, #0]
	data[9] = CSMS.request.msgID;
 80058e8:	4f6a      	ldr	r7, [pc, #424]	@ (8005a94 <CSMS_functions+0x2fc>)
	data[2] = controlSide_data.status.all;
 80058ea:	f88d 3002 	strb.w	r3, [sp, #2]
	data[3] = powerSide_data.status.all;
 80058ee:	7823      	ldrb	r3, [r4, #0]
 80058f0:	f88d 3003 	strb.w	r3, [sp, #3]
	data[4] = controlSide_data.networkSide_request.all;
 80058f4:	7f53      	ldrb	r3, [r2, #29]
 80058f6:	f88d 3004 	strb.w	r3, [sp, #4]
	data[5] = (controlSide_data.errorStatus.all & 0xFF);
 80058fa:	7853      	ldrb	r3, [r2, #1]
 80058fc:	f88d 3005 	strb.w	r3, [sp, #5]
	data[6] = controlSide_data.errorReport;
 8005900:	7fd3      	ldrb	r3, [r2, #31]
 8005902:	f88d 3006 	strb.w	r3, [sp, #6]
	data[7] = powerSide_data.tripStatus.all;
 8005906:	78a3      	ldrb	r3, [r4, #2]
 8005908:	f88d 3007 	strb.w	r3, [sp, #7]
	data[8] = powerSide_data.errorStatus.all;
 800590c:	7863      	ldrb	r3, [r4, #1]
 800590e:	f88d 3008 	strb.w	r3, [sp, #8]
	data[9] = CSMS.request.msgID;
 8005912:	78fb      	ldrb	r3, [r7, #3]
	switch (CSMS.request.msgID)
 8005914:	78f9      	ldrb	r1, [r7, #3]
	data[9] = CSMS.request.msgID;
 8005916:	f88d 3009 	strb.w	r3, [sp, #9]
	switch (CSMS.request.msgID)
 800591a:	2905      	cmp	r1, #5
 800591c:	b2cb      	uxtb	r3, r1
 800591e:	f240 8093 	bls.w	8005a48 <CSMS_functions+0x2b0>
 8005922:	f1a3 022d 	sub.w	r2, r3, #45	@ 0x2d
 8005926:	2a03      	cmp	r2, #3
 8005928:	f240 8087 	bls.w	8005a3a <CSMS_functions+0x2a2>
	if (CSMS.request.msgID != 100)
 800592c:	78fb      	ldrb	r3, [r7, #3]
 800592e:	2b64      	cmp	r3, #100	@ 0x64
 8005930:	d020      	beq.n	8005974 <CSMS_functions+0x1dc>
		uint16_t crc = CSMS_modbusCRC(&data[1], (16 - 1));
 8005932:	210f      	movs	r1, #15
 8005934:	f10d 0001 	add.w	r0, sp, #1
 8005938:	f7ff fe58 	bl	80055ec <CSMS_modbusCRC>
		data[18] = '*';
 800593c:	f640 232a 	movw	r3, #2602	@ 0xa2a
 8005940:	f8ad 3012 	strh.w	r3, [sp, #18]
 8005944:	2300      	movs	r3, #0
		data[16] = (crc & 0xFF);
 8005946:	f8ad 0010 	strh.w	r0, [sp, #16]
		data[18] = '*';
 800594a:	4618      	mov	r0, r3
		if((CSMS_Queue.ID[i] == id) && (((CSMS_Queue.ActiveMask >> i) & 0x0001) == 1))
 800594c:	4a57      	ldr	r2, [pc, #348]	@ (8005aac <CSMS_functions+0x314>)
 800594e:	18d1      	adds	r1, r2, r3
 8005950:	7c89      	ldrb	r1, [r1, #18]
 8005952:	2901      	cmp	r1, #1
 8005954:	f040 814a 	bne.w	8005bec <CSMS_functions+0x454>
 8005958:	8811      	ldrh	r1, [r2, #0]
 800595a:	b289      	uxth	r1, r1
 800595c:	4119      	asrs	r1, r3
 800595e:	07c9      	lsls	r1, r1, #31
 8005960:	f140 8144 	bpl.w	8005bec <CSMS_functions+0x454>
 8005964:	b110      	cbz	r0, 800596c <CSMS_functions+0x1d4>
 8005966:	2200      	movs	r2, #0
 8005968:	4b51      	ldr	r3, [pc, #324]	@ (8005ab0 <CSMS_functions+0x318>)
 800596a:	701a      	strb	r2, [r3, #0]
		pingPongCount++;
 800596c:	4a51      	ldr	r2, [pc, #324]	@ (8005ab4 <CSMS_functions+0x31c>)
 800596e:	6813      	ldr	r3, [r2, #0]
 8005970:	3301      	adds	r3, #1
 8005972:	6013      	str	r3, [r2, #0]
	{
		CSMS_setmSerial();
		rxFlag = false;
 8005974:	2300      	movs	r3, #0
		networkSide_bootup = true;
 8005976:	2201      	movs	r2, #1
		rxFlag = false;
 8005978:	702b      	strb	r3, [r5, #0]
		networkSide_bootup = true;
 800597a:	4b4f      	ldr	r3, [pc, #316]	@ (8005ab8 <CSMS_functions+0x320>)
 800597c:	701a      	strb	r2, [r3, #0]
	}
}
 800597e:	b009      	add	sp, #36	@ 0x24
 8005980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			networkSide_data.maxCurrent_req = data1;
 8005984:	7119      	strb	r1, [r3, #4]
			networkSide_data.timeReady = data2;
 8005986:	725c      	strb	r4, [r3, #9]
			networkSide_data.alarmUpdate = data3;
 8005988:	72d8      	strb	r0, [r3, #11]
			networkSide_data.setTime.Hours = data4;
 800598a:	f883 900f 	strb.w	r9, [r3, #15]
			networkSide_data.setTime.Minutes = data5;
 800598e:	741f      	strb	r7, [r3, #16]
			networkSide_data.loadBalancing_en = data6;
 8005990:	f883 800c 	strb.w	r8, [r3, #12]
			break;
 8005994:	e75d      	b.n	8005852 <CSMS_functions+0xba>
			networkSide_data.weekdayOn.Hours = data1;
 8005996:	7499      	strb	r1, [r3, #18]
			networkSide_data.weekdayOn.Minutes = data2;
 8005998:	74dc      	strb	r4, [r3, #19]
			networkSide_data.weekdayOff.Hours = data3;
 800599a:	7558      	strb	r0, [r3, #21]
			networkSide_data.weekdayOff.Minutes = data4;
 800599c:	f883 9016 	strb.w	r9, [r3, #22]
			networkSide_data.setDate.Month = data5;
 80059a0:	77df      	strb	r7, [r3, #31]
			networkSide_data.setDate.Date = data6;
 80059a2:	f883 8020 	strb.w	r8, [r3, #32]
			break;
 80059a6:	e754      	b.n	8005852 <CSMS_functions+0xba>
			networkSide_data.weekendOn.Hours = data1;
 80059a8:	7619      	strb	r1, [r3, #24]
			networkSide_data.weekendOn.Minutes = data2;
 80059aa:	765c      	strb	r4, [r3, #25]
			networkSide_data.weekendOff.Hours = data3;
 80059ac:	76d8      	strb	r0, [r3, #27]
			networkSide_data.weekendOff.Minutes = data4;
 80059ae:	f883 901c 	strb.w	r9, [r3, #28]
			networkSide_data.setDate.Year = data6;
 80059b2:	f883 8021 	strb.w	r8, [r3, #33]	@ 0x21
			break;
 80059b6:	e74c      	b.n	8005852 <CSMS_functions+0xba>
			if ((data1 == 11) && (data2 == 22) && (data3 == 33))
 80059b8:	290b      	cmp	r1, #11
 80059ba:	f47f af4a 	bne.w	8005852 <CSMS_functions+0xba>
 80059be:	2c16      	cmp	r4, #22
 80059c0:	f47f af47 	bne.w	8005852 <CSMS_functions+0xba>
 80059c4:	2821      	cmp	r0, #33	@ 0x21
 80059c6:	f47f af44 	bne.w	8005852 <CSMS_functions+0xba>
				HAL_NVIC_SystemReset();
 80059ca:	f003 ffc1 	bl	8009950 <HAL_NVIC_SystemReset>
 80059ce:	e740      	b.n	8005852 <CSMS_functions+0xba>
			if (data1 == 45)
 80059d0:	292d      	cmp	r1, #45	@ 0x2d
 80059d2:	f47f af3e 	bne.w	8005852 <CSMS_functions+0xba>
				charger_configSet.config_counter = 10;
 80059d6:	220a      	movs	r2, #10
 80059d8:	4b38      	ldr	r3, [pc, #224]	@ (8005abc <CSMS_functions+0x324>)
				charger_configSet.config_counter = 0;
 80059da:	749a      	strb	r2, [r3, #18]
 80059dc:	e739      	b.n	8005852 <CSMS_functions+0xba>
			if (charger_configSet.config_counter == 10)
 80059de:	4b37      	ldr	r3, [pc, #220]	@ (8005abc <CSMS_functions+0x324>)
 80059e0:	7c9a      	ldrb	r2, [r3, #18]
 80059e2:	2a0a      	cmp	r2, #10
 80059e4:	f47f af35 	bne.w	8005852 <CSMS_functions+0xba>
				charger_configSet.en_1.all = ((data2 << 8) | data1);
 80059e8:	f8a3 e000 	strh.w	lr, [r3]
				charger_configSet.config_counter = 20;
 80059ec:	2214      	movs	r2, #20
				charger_configSet.en_2.all = ((data4 << 8) | data3);
 80059ee:	f8a3 c002 	strh.w	ip, [r3, #2]
				charger_configSet.uv_upper = ((data6 << 8) | data5);
 80059f2:	f8a3 a006 	strh.w	sl, [r3, #6]
				charger_configSet.config_counter = 20;
 80059f6:	e7f0      	b.n	80059da <CSMS_functions+0x242>
			if (charger_configSet.config_counter == 20)
 80059f8:	4b30      	ldr	r3, [pc, #192]	@ (8005abc <CSMS_functions+0x324>)
 80059fa:	7c9a      	ldrb	r2, [r3, #18]
 80059fc:	2a14      	cmp	r2, #20
 80059fe:	f47f af28 	bne.w	8005852 <CSMS_functions+0xba>
				charger_configSet.uv_lower = ((data2 << 8) | data1);
 8005a02:	f8a3 e008 	strh.w	lr, [r3, #8]
				charger_configSet.config_counter = 30;
 8005a06:	221e      	movs	r2, #30
				charger_configSet.ov_upper = ((data4 << 8) | data3);
 8005a08:	f8a3 c00a 	strh.w	ip, [r3, #10]
				charger_configSet.ov_lower = ((data6 << 8) | data5);
 8005a0c:	f8a3 a00c 	strh.w	sl, [r3, #12]
				charger_configSet.config_counter = 30;
 8005a10:	e7e3      	b.n	80059da <CSMS_functions+0x242>
			if (charger_configSet.config_counter == 30)
 8005a12:	4b2a      	ldr	r3, [pc, #168]	@ (8005abc <CSMS_functions+0x324>)
 8005a14:	7c9a      	ldrb	r2, [r3, #18]
 8005a16:	2a1e      	cmp	r2, #30
 8005a18:	d106      	bne.n	8005a28 <CSMS_functions+0x290>
				charger_configSet.config_counter = 89;
 8005a1a:	2259      	movs	r2, #89	@ 0x59
				charger_configSet.freq_upper = ((data2 << 8) | data1);
 8005a1c:	f8a3 e00e 	strh.w	lr, [r3, #14]
				charger_configSet.freq_lower = ((data4 << 8) | data3);
 8005a20:	f8a3 c010 	strh.w	ip, [r3, #16]
				charger_configSet.max_current = data5;
 8005a24:	711f      	strb	r7, [r3, #4]
				charger_configSet.config_counter = 89;
 8005a26:	749a      	strb	r2, [r3, #18]
			if (charger_configSet.config_counter == 89)
 8005a28:	7c9a      	ldrb	r2, [r3, #18]
 8005a2a:	2a59      	cmp	r2, #89	@ 0x59
 8005a2c:	d102      	bne.n	8005a34 <CSMS_functions+0x29c>
				charger_configSet.config_enable = true;
 8005a2e:	2201      	movs	r2, #1
 8005a30:	74da      	strb	r2, [r3, #19]
 8005a32:	e70e      	b.n	8005852 <CSMS_functions+0xba>
				charger_configSet.config_enable = false;
 8005a34:	2200      	movs	r2, #0
 8005a36:	74da      	strb	r2, [r3, #19]
 8005a38:	e7cf      	b.n	80059da <CSMS_functions+0x242>
	switch (CSMS.request.msgID)
 8005a3a:	3b2e      	subs	r3, #46	@ 0x2e
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d87e      	bhi.n	8005b3e <CSMS_functions+0x3a6>
 8005a40:	e8df f003 	tbb	[pc, r3]
 8005a44:	a084      	.short	0xa084
 8005a46:	ba          	.byte	0xba
 8005a47:	00          	.byte	0x00
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	2b04      	cmp	r3, #4
 8005a4c:	d804      	bhi.n	8005a58 <CSMS_functions+0x2c0>
 8005a4e:	e8df f003 	tbb	[pc, r3]
 8005a52:	370d      	.short	0x370d
 8005a54:	5f4d      	.short	0x5f4d
 8005a56:	66          	.byte	0x66
 8005a57:	00          	.byte	0x00
		temp = powerSide_data.voltage.VA;
 8005a58:	8aa3      	ldrh	r3, [r4, #20]
		data[10] = (temp & 0xFF); 			// LB
 8005a5a:	f8ad 300a 	strh.w	r3, [sp, #10]
		temp = powerSide_data.voltage.VB;
 8005a5e:	8ae3      	ldrh	r3, [r4, #22]
		data[12] = (temp & 0xFF); 			// LB
 8005a60:	f8ad 300c 	strh.w	r3, [sp, #12]
		temp = powerSide_data.voltage.VC;
 8005a64:	8b23      	ldrh	r3, [r4, #24]
		data[14] = (temp & 0xFF); 			// LB
 8005a66:	f8ad 300e 	strh.w	r3, [sp, #14]
		break;
 8005a6a:	e75f      	b.n	800592c <CSMS_functions+0x194>
		temp = powerSide_data.current.IA;
 8005a6c:	8b63      	ldrh	r3, [r4, #26]
		data[10] = (temp & 0xFF); 			// LB
 8005a6e:	f8ad 300a 	strh.w	r3, [sp, #10]
		temp = powerSide_data.current.IB;
 8005a72:	8ba3      	ldrh	r3, [r4, #28]
		data[12] = (temp & 0xFF); 			// LB
 8005a74:	f8ad 300c 	strh.w	r3, [sp, #12]
		temp = powerSide_data.current.IC;
 8005a78:	8be3      	ldrh	r3, [r4, #30]
 8005a7a:	e7f4      	b.n	8005a66 <CSMS_functions+0x2ce>
 8005a7c:	20000a00 	.word	0x20000a00
 8005a80:	200009f8 	.word	0x200009f8
 8005a84:	20000a01 	.word	0x20000a01
 8005a88:	20000a03 	.word	0x20000a03
 8005a8c:	20000a02 	.word	0x20000a02
 8005a90:	20001420 	.word	0x20001420
 8005a94:	200010c8 	.word	0x200010c8
 8005a98:	20000001 	.word	0x20000001
 8005a9c:	200009f0 	.word	0x200009f0
 8005aa0:	200010f8 	.word	0x200010f8
 8005aa4:	20001474 	.word	0x20001474
 8005aa8:	20001444 	.word	0x20001444
 8005aac:	20000a66 	.word	0x20000a66
 8005ab0:	200009ec 	.word	0x200009ec
 8005ab4:	200009fc 	.word	0x200009fc
 8005ab8:	2000000c 	.word	0x2000000c
 8005abc:	20001198 	.word	0x20001198
		data[10] = powerSide_data.powerEnergy.power;
 8005ac0:	f894 3020 	ldrb.w	r3, [r4, #32]
 8005ac4:	f88d 300a 	strb.w	r3, [sp, #10]
		temp2 = (uint32_t) powerSide_data.powerEnergy.kWh;
 8005ac8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
		data[14] = (int8_t) powerSide_data.tempSensors.T1;
 8005aca:	6860      	ldr	r0, [r4, #4]
		data[12] = (uint8_t) (temp2 >> 8); 		// LB
 8005acc:	0a1a      	lsrs	r2, r3, #8
		data[11] = (uint8_t) (temp2 & 0xFF);
 8005ace:	f88d 300b 	strb.w	r3, [sp, #11]
		data[13] = (uint8_t) ((temp2 >> 16));	// HB
 8005ad2:	0c1b      	lsrs	r3, r3, #16
 8005ad4:	f88d 300d 	strb.w	r3, [sp, #13]
		data[12] = (uint8_t) (temp2 >> 8); 		// LB
 8005ad8:	f88d 200c 	strb.w	r2, [sp, #12]
		data[14] = (int8_t) powerSide_data.tempSensors.T1;
 8005adc:	f7fe ff10 	bl	8004900 <__aeabi_f2iz>
		data[15] = (uint8_t) powerSide_data.frequency;
 8005ae0:	8da3      	ldrh	r3, [r4, #44]	@ 0x2c
		data[14] = (int8_t) powerSide_data.tempSensors.T1;
 8005ae2:	f88d 000e 	strb.w	r0, [sp, #14]
			data[15] = 0xFF;
 8005ae6:	f88d 300f 	strb.w	r3, [sp, #15]
 8005aea:	e71f      	b.n	800592c <CSMS_functions+0x194>
		temp = (uint16_t) (controlSide_data.controlPilot.cp_max);
 8005aec:	8a13      	ldrh	r3, [r2, #16]
		data[10] = (temp & 0xFF); 			// LB
 8005aee:	f8ad 300a 	strh.w	r3, [sp, #10]
		data[12] = (ADL.data.activeEnergy & 0xFF);
 8005af2:	4b5a      	ldr	r3, [pc, #360]	@ (8005c5c <CSMS_functions+0x4c4>)
 8005af4:	6a1a      	ldr	r2, [r3, #32]
 8005af6:	f88d 200c 	strb.w	r2, [sp, #12]
		data[13] = ((ADL.data.activeEnergy >> 8) & 0xFF);
 8005afa:	6a1a      	ldr	r2, [r3, #32]
 8005afc:	0a12      	lsrs	r2, r2, #8
 8005afe:	f88d 200d 	strb.w	r2, [sp, #13]
		data[14] = ((ADL.data.activeEnergy >> 16) & 0xFF);
 8005b02:	6a1a      	ldr	r2, [r3, #32]
		data[15] = ((ADL.data.activeEnergy >> 24) & 0xFF);
 8005b04:	6a1b      	ldr	r3, [r3, #32]
		data[14] = ((ADL.data.activeEnergy >> 16) & 0xFF);
 8005b06:	0c12      	lsrs	r2, r2, #16
 8005b08:	f88d 200e 	strb.w	r2, [sp, #14]
		data[15] = ((ADL.data.activeEnergy >> 24) & 0xFF);
 8005b0c:	0e1b      	lsrs	r3, r3, #24
 8005b0e:	e7ea      	b.n	8005ae6 <CSMS_functions+0x34e>
		data[10] = 3;//3;
 8005b10:	2303      	movs	r3, #3
 8005b12:	f88d 300a 	strb.w	r3, [sp, #10]
		data[12] = 4;//2;
 8005b16:	f06f 03fb 	mvn.w	r3, #251	@ 0xfb
		data[12] = 0xFF;
 8005b1a:	9303      	str	r3, [sp, #12]
		break;
 8005b1c:	e706      	b.n	800592c <CSMS_functions+0x194>
		data[10] = hw_version.v1;
 8005b1e:	4b50      	ldr	r3, [pc, #320]	@ (8005c60 <CSMS_functions+0x4c8>)
 8005b20:	781a      	ldrb	r2, [r3, #0]
 8005b22:	f88d 200a 	strb.w	r2, [sp, #10]
		data[11] = hw_version.v2;
 8005b26:	785a      	ldrb	r2, [r3, #1]
		data[12] = hw_version.v3;
 8005b28:	789b      	ldrb	r3, [r3, #2]
		data[11] = hw_version.v2;
 8005b2a:	f88d 200b 	strb.w	r2, [sp, #11]
		data[12] = hw_version.v3;
 8005b2e:	f88d 300c 	strb.w	r3, [sp, #12]
		data[13] = 0xFF;
 8005b32:	23ff      	movs	r3, #255	@ 0xff
 8005b34:	f88d 300d 	strb.w	r3, [sp, #13]
		data[14] = 0xFF;
 8005b38:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005b3c:	e793      	b.n	8005a66 <CSMS_functions+0x2ce>
		data[10] = 0xFF;
 8005b3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005b42:	f8ad 300a 	strh.w	r3, [sp, #10]
		data[12] = 0xFF;
 8005b46:	f04f 33ff 	mov.w	r3, #4294967295
 8005b4a:	e7e6      	b.n	8005b1a <CSMS_functions+0x382>
		if (charger_configSet.config_counter >= 10)
 8005b4c:	4b45      	ldr	r3, [pc, #276]	@ (8005c64 <CSMS_functions+0x4cc>)
 8005b4e:	7c9a      	ldrb	r2, [r3, #18]
 8005b50:	2a09      	cmp	r2, #9
			data[10] = (charger_configGet.en_1.all & 0xFF);
 8005b52:	bf98      	it	ls
 8005b54:	4b44      	ldrls	r3, [pc, #272]	@ (8005c68 <CSMS_functions+0x4d0>)
 8005b56:	881a      	ldrh	r2, [r3, #0]
 8005b58:	f88d 200a 	strb.w	r2, [sp, #10]
			data[11] = ((charger_configGet.en_1.all >> 8) & 0xFF);
 8005b5c:	881a      	ldrh	r2, [r3, #0]
 8005b5e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005b62:	f88d 200b 	strb.w	r2, [sp, #11]
			data[12] = (charger_configGet.en_2.all & 0xFF);
 8005b66:	885a      	ldrh	r2, [r3, #2]
 8005b68:	f88d 200c 	strb.w	r2, [sp, #12]
			data[13] = ((charger_configGet.en_2.all >> 8) & 0xFF);
 8005b6c:	885a      	ldrh	r2, [r3, #2]
 8005b6e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005b72:	f88d 200d 	strb.w	r2, [sp, #13]
			data[14] = (charger_configGet.uv_upper & 0xFF);
 8005b76:	88da      	ldrh	r2, [r3, #6]
 8005b78:	f88d 200e 	strb.w	r2, [sp, #14]
			data[15] = ((charger_configGet.uv_upper >> 8) & 0xFF);
 8005b7c:	88db      	ldrh	r3, [r3, #6]
			data[15] = ((charger_configGet.ov_lower >> 8) & 0xFF);
 8005b7e:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8005b82:	e7b0      	b.n	8005ae6 <CSMS_functions+0x34e>
		if (charger_configSet.config_counter >= 10)
 8005b84:	4b37      	ldr	r3, [pc, #220]	@ (8005c64 <CSMS_functions+0x4cc>)
 8005b86:	7c9a      	ldrb	r2, [r3, #18]
 8005b88:	2a09      	cmp	r2, #9
			data[10] = (charger_configGet.uv_lower & 0xFF);
 8005b8a:	bf98      	it	ls
 8005b8c:	4b36      	ldrls	r3, [pc, #216]	@ (8005c68 <CSMS_functions+0x4d0>)
 8005b8e:	891a      	ldrh	r2, [r3, #8]
 8005b90:	f88d 200a 	strb.w	r2, [sp, #10]
			data[11] = ((charger_configGet.uv_lower >> 8) & 0xFF);
 8005b94:	891a      	ldrh	r2, [r3, #8]
 8005b96:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005b9a:	f88d 200b 	strb.w	r2, [sp, #11]
			data[12] = (charger_configGet.ov_upper & 0xFF);
 8005b9e:	895a      	ldrh	r2, [r3, #10]
 8005ba0:	f88d 200c 	strb.w	r2, [sp, #12]
			data[13] = ((charger_configGet.ov_upper >> 8) & 0xFF);
 8005ba4:	895a      	ldrh	r2, [r3, #10]
 8005ba6:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005baa:	f88d 200d 	strb.w	r2, [sp, #13]
			data[14] = (charger_configGet.ov_lower & 0xFF);
 8005bae:	899a      	ldrh	r2, [r3, #12]
 8005bb0:	f88d 200e 	strb.w	r2, [sp, #14]
			data[15] = ((charger_configGet.ov_lower >> 8) & 0xFF);
 8005bb4:	899b      	ldrh	r3, [r3, #12]
 8005bb6:	e7e2      	b.n	8005b7e <CSMS_functions+0x3e6>
		if (charger_configSet.config_counter >= 10)
 8005bb8:	4b2a      	ldr	r3, [pc, #168]	@ (8005c64 <CSMS_functions+0x4cc>)
 8005bba:	7c9a      	ldrb	r2, [r3, #18]
 8005bbc:	2a09      	cmp	r2, #9
			data[10] = (charger_configGet.freq_upper & 0xFF);
 8005bbe:	bf98      	it	ls
 8005bc0:	4b29      	ldrls	r3, [pc, #164]	@ (8005c68 <CSMS_functions+0x4d0>)
 8005bc2:	89da      	ldrh	r2, [r3, #14]
 8005bc4:	f88d 200a 	strb.w	r2, [sp, #10]
			data[11] = ((charger_configGet.freq_upper >> 8) & 0xFF);
 8005bc8:	89da      	ldrh	r2, [r3, #14]
 8005bca:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005bce:	f88d 200b 	strb.w	r2, [sp, #11]
			data[12] = (charger_configGet.freq_lower & 0xFF);
 8005bd2:	8a1a      	ldrh	r2, [r3, #16]
 8005bd4:	f88d 200c 	strb.w	r2, [sp, #12]
			data[13] = ((charger_configGet.freq_lower >> 8) & 0xFF);
 8005bd8:	8a1a      	ldrh	r2, [r3, #16]
 8005bda:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8005bde:	f88d 200d 	strb.w	r2, [sp, #13]
			data[14] = charger_configGet.max_current;
 8005be2:	791b      	ldrb	r3, [r3, #4]
 8005be4:	f88d 300e 	strb.w	r3, [sp, #14]
			data[15] = 0xFF;
 8005be8:	23ff      	movs	r3, #255	@ 0xff
 8005bea:	e77c      	b.n	8005ae6 <CSMS_functions+0x34e>
		if(CSMS_Queue.ActiveMask == 0)
 8005bec:	8811      	ldrh	r1, [r2, #0]
	for(uint8_t i = 0; i < CSMS_QUEUE_SIZE; i++)
 8005bee:	3301      	adds	r3, #1
		if(CSMS_Queue.ActiveMask == 0)
 8005bf0:	b289      	uxth	r1, r1
 8005bf2:	2900      	cmp	r1, #0
 8005bf4:	bf08      	it	eq
 8005bf6:	4630      	moveq	r0, r6
	for(uint8_t i = 0; i < CSMS_QUEUE_SIZE; i++)
 8005bf8:	2b10      	cmp	r3, #16
 8005bfa:	f47f aea8 	bne.w	800594e <CSMS_functions+0x1b6>
 8005bfe:	4c1b      	ldr	r4, [pc, #108]	@ (8005c6c <CSMS_functions+0x4d4>)
 8005c00:	b108      	cbz	r0, 8005c06 <CSMS_functions+0x46e>
 8005c02:	2300      	movs	r3, #0
 8005c04:	7023      	strb	r3, [r4, #0]
	CSMS_Queue.ActiveMask |= (1 << index);
 8005c06:	2001      	movs	r0, #1
 8005c08:	7823      	ldrb	r3, [r4, #0]
 8005c0a:	8816      	ldrh	r6, [r2, #0]
 8005c0c:	fa00 f103 	lsl.w	r1, r0, r3
 8005c10:	4331      	orrs	r1, r6
		CSMS_Queue.TxData[index][i] = data[i];
 8005c12:	2664      	movs	r6, #100	@ 0x64
	CSMS_Queue.ActiveMask |= (1 << index);
 8005c14:	b289      	uxth	r1, r1
 8005c16:	8011      	strh	r1, [r2, #0]
	CSMS_Queue.ID[index] = id;
 8005c18:	18d1      	adds	r1, r2, r3
 8005c1a:	7488      	strb	r0, [r1, #18]
	for(uint8_t i = 0; i < *length; i++) // fill data
 8005c1c:	4668      	mov	r0, sp
	CSMS_Queue.ID[index] = id;
 8005c1e:	2100      	movs	r1, #0
		CSMS_Queue.TxData[index][i] = data[i];
 8005c20:	fb06 2603 	mla	r6, r6, r3, r2
 8005c24:	f810 7b01 	ldrb.w	r7, [r0], #1
 8005c28:	eb06 0c01 	add.w	ip, r6, r1
 8005c2c:	f88c 7022 	strb.w	r7, [ip, #34]	@ 0x22
		if((data[i-1] == '*') && (data[i] == '\n'))
 8005c30:	f810 cc02 	ldrb.w	ip, [r0, #-2]
 8005c34:	3101      	adds	r1, #1
 8005c36:	f1bc 0f2a 	cmp.w	ip, #42	@ 0x2a
 8005c3a:	d10b      	bne.n	8005c54 <CSMS_functions+0x4bc>
 8005c3c:	2f0a      	cmp	r7, #10
 8005c3e:	d109      	bne.n	8005c54 <CSMS_functions+0x4bc>
			CSMS_Queue.Length[index] = (i + 1);
 8005c40:	b2c9      	uxtb	r1, r1
 8005c42:	441a      	add	r2, r3
 8005c44:	7091      	strb	r1, [r2, #2]
	index++;
 8005c46:	3301      	adds	r3, #1
 8005c48:	b2db      	uxtb	r3, r3
	if((index >= CSMS_QUEUE_SIZE))
 8005c4a:	2b0f      	cmp	r3, #15
	index++;
 8005c4c:	7023      	strb	r3, [r4, #0]
	if((index >= CSMS_QUEUE_SIZE))
 8005c4e:	f63f ae8a 	bhi.w	8005966 <CSMS_functions+0x1ce>
 8005c52:	e68b      	b.n	800596c <CSMS_functions+0x1d4>
	for(uint8_t i = 0; i < *length; i++) // fill data
 8005c54:	291e      	cmp	r1, #30
 8005c56:	d1e5      	bne.n	8005c24 <CSMS_functions+0x48c>
 8005c58:	e7f5      	b.n	8005c46 <CSMS_functions+0x4ae>
 8005c5a:	bf00      	nop
 8005c5c:	20000098 	.word	0x20000098
 8005c60:	20001170 	.word	0x20001170
 8005c64:	20001198 	.word	0x20001198
 8005c68:	200011b4 	.word	0x200011b4
 8005c6c:	200009ec 	.word	0x200009ec

08005c70 <GetPage>:
 *
 * @param Address The memory address to calculate the page.
 * @return The start address of the Flash page containing the given address.
 */
static uint32_t GetPage(uint32_t Address)
{
 8005c70:	4602      	mov	r2, r0
 8005c72:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
    for (int indx = 0; indx < 128; indx++)
 8005c76:	4906      	ldr	r1, [pc, #24]	@ (8005c90 <GetPage+0x20>)
    {
        if ((Address < (0x08000000 + (FLASH_PAGE_SIZE * (indx + 1)))) &&
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d201      	bcs.n	8005c86 <GetPage+0x16>
 8005c82:	4282      	cmp	r2, r0
 8005c84:	d202      	bcs.n	8005c8c <GetPage+0x1c>
    for (int indx = 0; indx < 128; indx++)
 8005c86:	428b      	cmp	r3, r1
 8005c88:	d1f6      	bne.n	8005c78 <GetPage+0x8>
            (Address >= (0x08000000 + FLASH_PAGE_SIZE * indx)))
        {
            return (0x08000000 + FLASH_PAGE_SIZE * indx);
        }
    }
    return 0;
 8005c8a:	2000      	movs	r0, #0
}
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	08020000 	.word	0x08020000

08005c94 <Write_Data>:
 * @param Data Pointer to the data buffer to be written.
 * @param WordSize The size of the data buffer in words.
 * @return 0 on success, or an error code from `HAL_FLASH_GetError()` on failure.
 */
uint32_t Write_Data(uint32_t StartAddress, uint32_t *Data, uint16_t WordSize)
{
 8005c94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c96:	4605      	mov	r5, r0
 8005c98:	4616      	mov	r6, r2
 8005c9a:	460f      	mov	r7, r1
    static FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PAGEError;
    int sofar = 0;

    /* Unlock the Flash memory for write access. */
    HAL_FLASH_Unlock();
 8005c9c:	f004 f80c 	bl	8009cb8 <HAL_FLASH_Unlock>

    /* Calculate the start and end Flash pages. */
    uint32_t StartPage = GetPage(StartAddress);
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	f7ff ffe5 	bl	8005c70 <GetPage>
 8005ca6:	4604      	mov	r4, r0
    uint32_t EndPageAddress = StartAddress + WordSize * 4;
    uint32_t EndPage = GetPage(EndPageAddress);
 8005ca8:	eb05 0086 	add.w	r0, r5, r6, lsl #2
 8005cac:	f7ff ffe0 	bl	8005c70 <GetPage>
 8005cb0:	4603      	mov	r3, r0

    /* Configure Flash page erase settings. */
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8005cb2:	2200      	movs	r2, #0
    EraseInitStruct.PageAddress = StartPage;
    EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 8005cb4:	1b1b      	subs	r3, r3, r4
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8005cb6:	4810      	ldr	r0, [pc, #64]	@ (8005cf8 <Write_Data+0x64>)
    EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 8005cb8:	0a9b      	lsrs	r3, r3, #10
 8005cba:	3301      	adds	r3, #1

    /* Erase the specified Flash pages. */
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8005cbc:	a901      	add	r1, sp, #4
    EraseInitStruct.PageAddress = StartPage;
 8005cbe:	6084      	str	r4, [r0, #8]
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8005cc0:	6002      	str	r2, [r0, #0]
    EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 8005cc2:	60c3      	str	r3, [r0, #12]
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 8005cc4:	f004 f8a8 	bl	8009e18 <HAL_FLASHEx_Erase>
 8005cc8:	4604      	mov	r4, r0
 8005cca:	b160      	cbz	r0, 8005ce6 <Write_Data+0x52>
            sofar++;
        }
        else
        {
            /* Error occurred during Flash programming. */
            return HAL_FLASH_GetError();
 8005ccc:	f004 f810 	bl	8009cf0 <HAL_FLASH_GetError>

    /* Lock the Flash memory to prevent further modification. */
    HAL_FLASH_Lock();

    return 0;
}
 8005cd0:	b003      	add	sp, #12
 8005cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartAddress, Data[sofar]) == HAL_OK)
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	2002      	movs	r0, #2
 8005cd8:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
 8005cdc:	f004 f838 	bl	8009d50 <HAL_FLASH_Program>
 8005ce0:	2800      	cmp	r0, #0
 8005ce2:	d1f3      	bne.n	8005ccc <Write_Data+0x38>
            sofar++;
 8005ce4:	3401      	adds	r4, #1
    while (sofar < WordSize)
 8005ce6:	42a6      	cmp	r6, r4
 8005ce8:	eb05 0184 	add.w	r1, r5, r4, lsl #2
 8005cec:	dcf2      	bgt.n	8005cd4 <Write_Data+0x40>
    HAL_FLASH_Lock();
 8005cee:	f003 fff5 	bl	8009cdc <HAL_FLASH_Lock>
    return 0;
 8005cf2:	2000      	movs	r0, #0
 8005cf4:	e7ec      	b.n	8005cd0 <Write_Data+0x3c>
 8005cf6:	bf00      	nop
 8005cf8:	200010e8 	.word	0x200010e8

08005cfc <Flag_up>:
 * @details Writes the OTA update flag to Flash memory and triggers a system reset.
 */
void Flag_up()
{
    uint32_t Data[1];
    Data[0] = 0x10;
 8005cfc:	2310      	movs	r3, #16
{
 8005cfe:	b507      	push	{r0, r1, r2, lr}
    Write_Data(CONFIGURATION_LOCATION, Data, 1);
 8005d00:	2201      	movs	r2, #1
 8005d02:	a901      	add	r1, sp, #4
 8005d04:	4804      	ldr	r0, [pc, #16]	@ (8005d18 <Flag_up+0x1c>)
    Data[0] = 0x10;
 8005d06:	9301      	str	r3, [sp, #4]
    Write_Data(CONFIGURATION_LOCATION, Data, 1);
 8005d08:	f7ff ffc4 	bl	8005c94 <Write_Data>
    HAL_NVIC_SystemReset();
}
 8005d0c:	b003      	add	sp, #12
 8005d0e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_SystemReset();
 8005d12:	f003 be1d 	b.w	8009950 <HAL_NVIC_SystemReset>
 8005d16:	bf00      	nop
 8005d18:	08002c00 	.word	0x08002c00

08005d1c <EEPROM_Erase>:
 *
 * @param address The starting address of the Flash memory page to erase.
 * @param size The number of pages to erase (currently set to 1 in the implementation).
 */
void EEPROM_Erase(uint32_t address, uint32_t size)
{
 8005d1c:	b510      	push	{r4, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	4604      	mov	r4, r0
    HAL_FLASH_Unlock();
 8005d22:	f003 ffc9 	bl	8009cb8 <HAL_FLASH_Unlock>
    Flash_Init();

    FLASH_EraseInitTypeDef eraseInitStruct;
    eraseInitStruct.TypeErase = TYPEERASE_PAGES;
 8005d26:	2300      	movs	r3, #0
 8005d28:	9302      	str	r3, [sp, #8]
    eraseInitStruct.PageAddress = address; /**< Specify the start address of the page. */
    eraseInitStruct.NbPages = 1; /**< Specify the number of pages to erase. */
 8005d2a:	2301      	movs	r3, #1

    uint32_t error;

    HAL_FLASHEx_Erase(&eraseInitStruct, &error);
 8005d2c:	a901      	add	r1, sp, #4
 8005d2e:	a802      	add	r0, sp, #8
    eraseInitStruct.NbPages = 1; /**< Specify the number of pages to erase. */
 8005d30:	9305      	str	r3, [sp, #20]
    eraseInitStruct.PageAddress = address; /**< Specify the start address of the page. */
 8005d32:	9404      	str	r4, [sp, #16]
    HAL_FLASHEx_Erase(&eraseInitStruct, &error);
 8005d34:	f004 f870 	bl	8009e18 <HAL_FLASHEx_Erase>

    HAL_FLASH_Lock();
 8005d38:	f003 ffd0 	bl	8009cdc <HAL_FLASH_Lock>
}
 8005d3c:	b006      	add	sp, #24
 8005d3e:	bd10      	pop	{r4, pc}

08005d40 <EEPROM_WriteData>:
 * @param address The starting address to write the data.
 * @param data Pointer to the data buffer containing the data to be written.
 * @param size The number of 16-bit words to write.
 */
void EEPROM_WriteData(uint32_t address, uint16_t *data, uint16_t size)
{
 8005d40:	b570      	push	{r4, r5, r6, lr}
 8005d42:	460c      	mov	r4, r1
 8005d44:	4606      	mov	r6, r0
 8005d46:	4615      	mov	r5, r2
    HAL_FLASH_Unlock();
 8005d48:	f003 ffb6 	bl	8009cb8 <HAL_FLASH_Unlock>
    Flash_Init();

    for (uint16_t i = 0; i < size; i++)
 8005d4c:	eb04 0545 	add.w	r5, r4, r5, lsl #1
 8005d50:	1b36      	subs	r6, r6, r4
 8005d52:	42ac      	cmp	r4, r5
 8005d54:	eb04 0106 	add.w	r1, r4, r6
 8005d58:	d103      	bne.n	8005d62 <EEPROM_WriteData+0x22>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, data[i]);
        address += 2; // Increment by the word size (16 bits).
    }

    HAL_FLASH_Lock();
}
 8005d5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_FLASH_Lock();
 8005d5e:	f003 bfbd 	b.w	8009cdc <HAL_FLASH_Lock>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, data[i]);
 8005d62:	2300      	movs	r3, #0
 8005d64:	f834 2b02 	ldrh.w	r2, [r4], #2
 8005d68:	2001      	movs	r0, #1
 8005d6a:	f003 fff1 	bl	8009d50 <HAL_FLASH_Program>
    for (uint16_t i = 0; i < size; i++)
 8005d6e:	e7f0      	b.n	8005d52 <EEPROM_WriteData+0x12>

08005d70 <EEPROM_ReadData>:
 * @param data Pointer to the buffer where the read data will be stored.
 * @param size The number of 16-bit words to read.
 */
void EEPROM_ReadData(uint32_t address, uint16_t *data, uint32_t size)
{
    for (uint32_t i = 0; i < size; i++)
 8005d70:	eb01 0242 	add.w	r2, r1, r2, lsl #1
    {
        data[i] = *(__IO uint16_t*) address;
 8005d74:	1a40      	subs	r0, r0, r1
    for (uint32_t i = 0; i < size; i++)
 8005d76:	4291      	cmp	r1, r2
 8005d78:	d100      	bne.n	8005d7c <EEPROM_ReadData+0xc>
        address += 2; // Increment by the word size (16 bits).
    }
}
 8005d7a:	4770      	bx	lr
        data[i] = *(__IO uint16_t*) address;
 8005d7c:	5a43      	ldrh	r3, [r0, r1]
 8005d7e:	f821 3b02 	strh.w	r3, [r1], #2
    for (uint32_t i = 0; i < size; i++)
 8005d82:	e7f8      	b.n	8005d76 <EEPROM_ReadData+0x6>

08005d84 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005d84:	b530      	push	{r4, r5, lr}

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8005d86:	4849      	ldr	r0, [pc, #292]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005d88:	4b49      	ldr	r3, [pc, #292]	@ (8005eb0 <MX_ADC1_Init+0x12c>)
{
 8005d8a:	b085      	sub	sp, #20
  hadc1.Instance = ADC1;
 8005d8c:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005d8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005d92:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005d94:	f44f 2360 	mov.w	r3, #917504	@ 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 8005d98:	2400      	movs	r4, #0
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005d9a:	2501      	movs	r5, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005d9c:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 11;
 8005d9e:	230b      	movs	r3, #11
  ADC_ChannelConfTypeDef sConfig = {0};
 8005da0:	e9cd 4401 	strd	r4, r4, [sp, #4]
 8005da4:	9403      	str	r4, [sp, #12]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005da6:	7305      	strb	r5, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005da8:	7504      	strb	r4, [r0, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005daa:	6044      	str	r4, [r0, #4]
  hadc1.Init.NbrOfConversion = 11;
 8005dac:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005dae:	f003 fc8f 	bl	80096d0 <HAL_ADC_Init>
 8005db2:	b108      	cbz	r0, 8005db8 <MX_ADC1_Init+0x34>
  {
    Error_Handler();
 8005db4:	f001 f992 	bl	80070dc <Error_Handler>
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005db8:	483c      	ldr	r0, [pc, #240]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005dba:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005dbc:	e9cd 4501 	strd	r4, r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8005dc0:	9503      	str	r5, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005dc2:	f003 fb17 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005dc6:	b108      	cbz	r0, 8005dcc <MX_ADC1_Init+0x48>
  {
    Error_Handler();
 8005dc8:	f001 f988 	bl	80070dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	2402      	movs	r4, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005dd0:	4836      	ldr	r0, [pc, #216]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005dd2:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005dd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005dd8:	f003 fb0c 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005ddc:	b108      	cbz	r0, 8005de2 <MX_ADC1_Init+0x5e>
  {
    Error_Handler();
 8005dde:	f001 f97d 	bl	80070dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005de2:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005de4:	2403      	movs	r4, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005de6:	4831      	ldr	r0, [pc, #196]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005de8:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005dea:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005dec:	f003 fb02 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005df0:	b108      	cbz	r0, 8005df6 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8005df2:	f001 f973 	bl	80070dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8005df6:	2504      	movs	r5, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005df8:	482c      	ldr	r0, [pc, #176]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005dfa:	eb0d 0105 	add.w	r1, sp, r5
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8005dfe:	e9cd 5402 	strd	r5, r4, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_3;
 8005e02:	9401      	str	r4, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e04:	f003 faf6 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005e08:	b108      	cbz	r0, 8005e0e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8005e0a:	f001 f967 	bl	80070dc <Error_Handler>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
  sConfig.Rank = ADC_REGULAR_RANK_5;
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8005e0e:	2405      	movs	r4, #5
 8005e10:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e12:	4826      	ldr	r0, [pc, #152]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005e14:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8005e16:	e9cd 4302 	strd	r4, r3, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_4;
 8005e1a:	9501      	str	r5, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e1c:	f003 faea 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005e20:	b108      	cbz	r0, 8005e26 <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 8005e22:	f001 f95b 	bl	80070dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8005e26:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8005e28:	2406      	movs	r4, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e2a:	4820      	ldr	r0, [pc, #128]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005e2c:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8005e2e:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e30:	f003 fae0 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005e34:	b108      	cbz	r0, 8005e3a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8005e36:	f001 f951 	bl	80070dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8005e3a:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e3c:	481b      	ldr	r0, [pc, #108]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005e3e:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_6;
 8005e40:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8005e42:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e44:	f003 fad6 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005e48:	b108      	cbz	r0, 8005e4e <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8005e4a:	f001 f947 	bl	80070dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8005e4e:	2308      	movs	r3, #8
  sConfig.Rank = ADC_REGULAR_RANK_8;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e50:	4816      	ldr	r0, [pc, #88]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005e52:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8005e54:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e58:	f003 facc 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005e5c:	b108      	cbz	r0, 8005e62 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8005e5e:	f001 f93d 	bl	80070dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8005e62:	2309      	movs	r3, #9
  sConfig.Rank = ADC_REGULAR_RANK_9;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e64:	4811      	ldr	r0, [pc, #68]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005e66:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8005e68:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e6c:	f003 fac2 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005e70:	b108      	cbz	r0, 8005e76 <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 8005e72:	f001 f933 	bl	80070dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8005e76:	2110      	movs	r1, #16
 8005e78:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e7a:	480c      	ldr	r0, [pc, #48]	@ (8005eac <MX_ADC1_Init+0x128>)
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8005e7c:	e9cd 1301 	strd	r1, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e80:	a901      	add	r1, sp, #4
 8005e82:	f003 fab7 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005e86:	b108      	cbz	r0, 8005e8c <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8005e88:	f001 f928 	bl	80070dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8005e8c:	230b      	movs	r3, #11
 8005e8e:	2211      	movs	r2, #17
 8005e90:	e9cd 2301 	strd	r2, r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8005e94:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e96:	4805      	ldr	r0, [pc, #20]	@ (8005eac <MX_ADC1_Init+0x128>)
 8005e98:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8005e9a:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005e9c:	f003 faaa 	bl	80093f4 <HAL_ADC_ConfigChannel>
 8005ea0:	b108      	cbz	r0, 8005ea6 <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 8005ea2:	f001 f91b 	bl	80070dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005ea6:	b005      	add	sp, #20
 8005ea8:	bd30      	pop	{r4, r5, pc}
 8005eaa:	bf00      	nop
 8005eac:	20001140 	.word	0x20001140
 8005eb0:	40012400 	.word	0x40012400

08005eb4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005eb4:	2210      	movs	r2, #16
{
 8005eb6:	b530      	push	{r4, r5, lr}
 8005eb8:	4605      	mov	r5, r0
 8005eba:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ebc:	eb0d 0002 	add.w	r0, sp, r2
 8005ec0:	2100      	movs	r1, #0
 8005ec2:	f005 ff11 	bl	800bce8 <memset>
  if(adcHandle->Instance==ADC1)
 8005ec6:	682a      	ldr	r2, [r5, #0]
 8005ec8:	4b29      	ldr	r3, [pc, #164]	@ (8005f70 <HAL_ADC_MspInit+0xbc>)
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d14d      	bne.n	8005f6a <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005ece:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
 8005ed2:	699a      	ldr	r2, [r3, #24]
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|C_SENSE_Pin|EARTH_V_SENSE_Pin|CP_READ_Pin
                          |IN_T_SENSE_Pin|RELAY_T_SENSE1_Pin|OUT_T_SENSE_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005ed4:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005ed6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005eda:	619a      	str	r2, [r3, #24]
 8005edc:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ede:	4825      	ldr	r0, [pc, #148]	@ (8005f74 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005ee0:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8005ee4:	9201      	str	r2, [sp, #4]
 8005ee6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ee8:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005eea:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005eec:	f042 0204 	orr.w	r2, r2, #4
 8005ef0:	619a      	str	r2, [r3, #24]
 8005ef2:	699a      	ldr	r2, [r3, #24]
 8005ef4:	f002 0204 	and.w	r2, r2, #4
 8005ef8:	9202      	str	r2, [sp, #8]
 8005efa:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005efc:	699a      	ldr	r2, [r3, #24]
 8005efe:	f042 0208 	orr.w	r2, r2, #8
 8005f02:	619a      	str	r2, [r3, #24]
 8005f04:	699b      	ldr	r3, [r3, #24]
 8005f06:	f003 0308 	and.w	r3, r3, #8
 8005f0a:	9303      	str	r3, [sp, #12]
 8005f0c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f0e:	237f      	movs	r3, #127	@ 0x7f
 8005f10:	e9cd 3404 	strd	r3, r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f14:	f003 ffd4 	bl	8009ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_SENSE_Pin|SRD_SENSE_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f18:	4817      	ldr	r0, [pc, #92]	@ (8005f78 <HAL_ADC_MspInit+0xc4>)
 8005f1a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f1c:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f20:	f003 ffce 	bl	8009ec0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f24:	2300      	movs	r3, #0
    hdma_adc1.Instance = DMA1_Channel1;
 8005f26:	4c15      	ldr	r4, [pc, #84]	@ (8005f7c <HAL_ADC_MspInit+0xc8>)
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f28:	4a15      	ldr	r2, [pc, #84]	@ (8005f80 <HAL_ADC_MspInit+0xcc>)
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005f2a:	2180      	movs	r1, #128	@ 0x80
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f2c:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f30:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005f32:	f44f 7380 	mov.w	r3, #256	@ 0x100
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005f36:	f44f 6080 	mov.w	r0, #1024	@ 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005f3a:	e9c4 1303 	strd	r1, r3, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005f3e:	2320      	movs	r3, #32
 8005f40:	e9c4 0305 	strd	r0, r3, [r4, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005f44:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005f48:	4620      	mov	r0, r4
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005f4a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005f4c:	f003 fd26 	bl	800999c <HAL_DMA_Init>
 8005f50:	b108      	cbz	r0, 8005f56 <HAL_ADC_MspInit+0xa2>
    {
      Error_Handler();
 8005f52:	f001 f8c3 	bl	80070dc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005f56:	2200      	movs	r2, #0
 8005f58:	2012      	movs	r0, #18
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005f5a:	622c      	str	r4, [r5, #32]
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005f5c:	4611      	mov	r1, r2
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005f5e:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005f60:	f003 fcb8 	bl	80098d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8005f64:	2012      	movs	r0, #18
 8005f66:	f003 fce5 	bl	8009934 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005f6a:	b009      	add	sp, #36	@ 0x24
 8005f6c:	bd30      	pop	{r4, r5, pc}
 8005f6e:	bf00      	nop
 8005f70:	40012400 	.word	0x40012400
 8005f74:	40010800 	.word	0x40010800
 8005f78:	40010c00 	.word	0x40010c00
 8005f7c:	200010fc 	.word	0x200010fc
 8005f80:	40020008 	.word	0x40020008
 8005f84:	00000000 	.word	0x00000000

08005f88 <HAL_ADC_ConvCpltCallback>:
//--------------------------------------------------------------------------------
//			ADC interrupt handler - used to run CP voltage function
//--------------------------------------------------------------------------------

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005f88:	b570      	push	{r4, r5, r6, lr}
	getCP_voltage();
 8005f8a:	f000 f8d9 	bl	8006140 <getCP_voltage>

	VREF = ((1.2 / adc_store[10]) * 4095.0);
 8005f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8005ff8 <HAL_ADC_ConvCpltCallback+0x70>)
	VREF_SUM = VREF_SUM + VREF;
 8005f90:	4d1a      	ldr	r5, [pc, #104]	@ (8005ffc <HAL_ADC_ConvCpltCallback+0x74>)
	VREF = ((1.2 / adc_store[10]) * 4095.0);
 8005f92:	8a98      	ldrh	r0, [r3, #20]
	vref_count++;
 8005f94:	4c1a      	ldr	r4, [pc, #104]	@ (8006000 <HAL_ADC_ConvCpltCallback+0x78>)
	VREF = ((1.2 / adc_store[10]) * 4095.0);
 8005f96:	b280      	uxth	r0, r0
 8005f98:	f7fd fe2c 	bl	8003bf4 <__aeabi_i2d>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	f04f 3033 	mov.w	r0, #858993459	@ 0x33333333
 8005fa4:	4917      	ldr	r1, [pc, #92]	@ (8006004 <HAL_ADC_ConvCpltCallback+0x7c>)
 8005fa6:	f7fd ffb9 	bl	8003f1c <__aeabi_ddiv>
 8005faa:	a311      	add	r3, pc, #68	@ (adr r3, 8005ff0 <HAL_ADC_ConvCpltCallback+0x68>)
 8005fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb0:	f7fd fe8a 	bl	8003cc8 <__aeabi_dmul>
 8005fb4:	f7fe f980 	bl	80042b8 <__aeabi_d2f>
 8005fb8:	4b13      	ldr	r3, [pc, #76]	@ (8006008 <HAL_ADC_ConvCpltCallback+0x80>)
 8005fba:	6018      	str	r0, [r3, #0]
	VREF_SUM = VREF_SUM + VREF;
 8005fbc:	6828      	ldr	r0, [r5, #0]
 8005fbe:	6819      	ldr	r1, [r3, #0]
 8005fc0:	f7fe f9d0 	bl	8004364 <__addsf3>
 8005fc4:	6028      	str	r0, [r5, #0]
	vref_count++;
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	3301      	adds	r3, #1
 8005fca:	6023      	str	r3, [r4, #0]

	if (vref_count >= 20)
 8005fcc:	6823      	ldr	r3, [r4, #0]
 8005fce:	2b13      	cmp	r3, #19
 8005fd0:	d90d      	bls.n	8005fee <HAL_ADC_ConvCpltCallback+0x66>
	{
		VREF_AVG = (VREF_SUM / vref_count);
 8005fd2:	682e      	ldr	r6, [r5, #0]
 8005fd4:	6820      	ldr	r0, [r4, #0]
 8005fd6:	f7fe fa75 	bl	80044c4 <__aeabi_ui2f>
 8005fda:	4601      	mov	r1, r0
 8005fdc:	4630      	mov	r0, r6
 8005fde:	f7fe fb7d 	bl	80046dc <__aeabi_fdiv>
 8005fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800600c <HAL_ADC_ConvCpltCallback+0x84>)
 8005fe4:	6018      	str	r0, [r3, #0]
		VREF_SUM = 0.0;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	602b      	str	r3, [r5, #0]
		vref_count = 0;
 8005fea:	2300      	movs	r3, #0
 8005fec:	6023      	str	r3, [r4, #0]
	}


}
 8005fee:	bd70      	pop	{r4, r5, r6, pc}
 8005ff0:	00000000 	.word	0x00000000
 8005ff4:	40affe00 	.word	0x40affe00
 8005ff8:	2000140a 	.word	0x2000140a
 8005ffc:	200013f4 	.word	0x200013f4
 8006000:	200013ec 	.word	0x200013ec
 8006004:	3ff33333 	.word	0x3ff33333
 8006008:	200013f8 	.word	0x200013f8
 800600c:	200013f0 	.word	0x200013f0

08006010 <get_chargerConfig>:
 *
 * @details This function reads the charger configuration data from the EEPROM at a
 *          predefined location and populates the `charger_configGet` structure.
 */
void get_chargerConfig(void)
{
 8006010:	b510      	push	{r4, lr}
    EEPROM_ReadData(CONFIG_LOCATION, (uint16_t *)config_get, sizeof(config_get) / sizeof(config_get[0]));
 8006012:	4c13      	ldr	r4, [pc, #76]	@ (8006060 <get_chargerConfig+0x50>)
 8006014:	2209      	movs	r2, #9
 8006016:	4621      	mov	r1, r4
 8006018:	4812      	ldr	r0, [pc, #72]	@ (8006064 <get_chargerConfig+0x54>)
 800601a:	f7ff fea9 	bl	8005d70 <EEPROM_ReadData>
    HAL_Delay(100);
 800601e:	2064      	movs	r0, #100	@ 0x64
 8006020:	f003 f928 	bl	8009274 <HAL_Delay>

    charger_configGet.en_1.all = config_get[0];
 8006024:	8822      	ldrh	r2, [r4, #0]
 8006026:	4b10      	ldr	r3, [pc, #64]	@ (8006068 <get_chargerConfig+0x58>)
 8006028:	b292      	uxth	r2, r2
 800602a:	801a      	strh	r2, [r3, #0]
    charger_configGet.en_2.all = config_get[1];
 800602c:	8862      	ldrh	r2, [r4, #2]
 800602e:	b292      	uxth	r2, r2
 8006030:	805a      	strh	r2, [r3, #2]
    charger_configGet.uv_upper = config_get[2];
 8006032:	88a2      	ldrh	r2, [r4, #4]
 8006034:	b292      	uxth	r2, r2
 8006036:	80da      	strh	r2, [r3, #6]
    charger_configGet.uv_lower = config_get[3];
 8006038:	88e2      	ldrh	r2, [r4, #6]
 800603a:	b292      	uxth	r2, r2
 800603c:	811a      	strh	r2, [r3, #8]
    charger_configGet.ov_upper = config_get[4];
 800603e:	8922      	ldrh	r2, [r4, #8]
 8006040:	b292      	uxth	r2, r2
 8006042:	815a      	strh	r2, [r3, #10]
    charger_configGet.ov_lower = config_get[5];
 8006044:	8962      	ldrh	r2, [r4, #10]
 8006046:	b292      	uxth	r2, r2
 8006048:	819a      	strh	r2, [r3, #12]
    charger_configGet.freq_upper = config_get[6];
 800604a:	89a2      	ldrh	r2, [r4, #12]
 800604c:	b292      	uxth	r2, r2
 800604e:	81da      	strh	r2, [r3, #14]
    charger_configGet.freq_lower = config_get[7];
 8006050:	89e2      	ldrh	r2, [r4, #14]
 8006052:	b292      	uxth	r2, r2
 8006054:	821a      	strh	r2, [r3, #16]
    charger_configGet.max_current = (config_get[8] & 0xFF);
 8006056:	8a22      	ldrh	r2, [r4, #16]
 8006058:	b2d2      	uxtb	r2, r2
 800605a:	711a      	strb	r2, [r3, #4]
}
 800605c:	bd10      	pop	{r4, pc}
 800605e:	bf00      	nop
 8006060:	20001186 	.word	0x20001186
 8006064:	08003000 	.word	0x08003000
 8006068:	200011b4 	.word	0x200011b4

0800606c <set_chargerConfig>:
 *
 * @details This function updates the charger configuration data in the EEPROM at a
 *          predefined location with values from the `charger_configSet` structure.
 */
void set_chargerConfig(void)
{
 800606c:	b538      	push	{r3, r4, r5, lr}
    config_set[0] = charger_configSet.en_1.all;
 800606e:	4b17      	ldr	r3, [pc, #92]	@ (80060cc <set_chargerConfig+0x60>)
 8006070:	4c17      	ldr	r4, [pc, #92]	@ (80060d0 <set_chargerConfig+0x64>)
 8006072:	881a      	ldrh	r2, [r3, #0]
    config_set[5] = charger_configSet.ov_lower;
    config_set[6] = charger_configSet.freq_upper;
    config_set[7] = charger_configSet.freq_lower;
    config_set[8] = (uint16_t)charger_configSet.max_current;

    EEPROM_Erase(CONFIG_LOCATION, EEPROM_SIZE);
 8006074:	4d17      	ldr	r5, [pc, #92]	@ (80060d4 <set_chargerConfig+0x68>)
    config_set[0] = charger_configSet.en_1.all;
 8006076:	b292      	uxth	r2, r2
 8006078:	8022      	strh	r2, [r4, #0]
    config_set[1] = charger_configSet.en_2.all;
 800607a:	885a      	ldrh	r2, [r3, #2]
    EEPROM_Erase(CONFIG_LOCATION, EEPROM_SIZE);
 800607c:	4628      	mov	r0, r5
    config_set[1] = charger_configSet.en_2.all;
 800607e:	b292      	uxth	r2, r2
 8006080:	8062      	strh	r2, [r4, #2]
    config_set[2] = charger_configSet.uv_upper;
 8006082:	88da      	ldrh	r2, [r3, #6]
    EEPROM_Erase(CONFIG_LOCATION, EEPROM_SIZE);
 8006084:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    config_set[2] = charger_configSet.uv_upper;
 8006088:	b292      	uxth	r2, r2
 800608a:	80a2      	strh	r2, [r4, #4]
    config_set[3] = charger_configSet.uv_lower;
 800608c:	891a      	ldrh	r2, [r3, #8]
 800608e:	b292      	uxth	r2, r2
 8006090:	80e2      	strh	r2, [r4, #6]
    config_set[4] = charger_configSet.ov_upper;
 8006092:	895a      	ldrh	r2, [r3, #10]
 8006094:	b292      	uxth	r2, r2
 8006096:	8122      	strh	r2, [r4, #8]
    config_set[5] = charger_configSet.ov_lower;
 8006098:	899a      	ldrh	r2, [r3, #12]
 800609a:	b292      	uxth	r2, r2
 800609c:	8162      	strh	r2, [r4, #10]
    config_set[6] = charger_configSet.freq_upper;
 800609e:	89da      	ldrh	r2, [r3, #14]
 80060a0:	b292      	uxth	r2, r2
 80060a2:	81a2      	strh	r2, [r4, #12]
    config_set[7] = charger_configSet.freq_lower;
 80060a4:	8a1a      	ldrh	r2, [r3, #16]
 80060a6:	b292      	uxth	r2, r2
 80060a8:	81e2      	strh	r2, [r4, #14]
    config_set[8] = (uint16_t)charger_configSet.max_current;
 80060aa:	791b      	ldrb	r3, [r3, #4]
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	8223      	strh	r3, [r4, #16]
    EEPROM_Erase(CONFIG_LOCATION, EEPROM_SIZE);
 80060b0:	f7ff fe34 	bl	8005d1c <EEPROM_Erase>
    EEPROM_WriteData(CONFIG_LOCATION, (uint16_t *)config_set, sizeof(config_get) / sizeof(config_get[0]));
 80060b4:	4621      	mov	r1, r4
 80060b6:	4628      	mov	r0, r5
 80060b8:	2209      	movs	r2, #9
 80060ba:	f7ff fe41 	bl	8005d40 <EEPROM_WriteData>
	HAL_Delay(100);
 80060be:	2064      	movs	r0, #100	@ 0x64
 80060c0:	f003 f8d8 	bl	8009274 <HAL_Delay>
	HAL_NVIC_SystemReset();
}
 80060c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_NVIC_SystemReset();
 80060c8:	f003 bc42 	b.w	8009950 <HAL_NVIC_SystemReset>
 80060cc:	20001198 	.word	0x20001198
 80060d0:	20001174 	.word	0x20001174
 80060d4:	08003000 	.word	0x08003000

080060d8 <readCP_stored>:
float   SetCurrent = 0;



void readCP_stored(void)
{
 80060d8:	b510      	push	{r4, lr}
	EEPROM_ReadData(CP_LOCATION, readCP, sizeof(readCP)/sizeof(readCP[0]));
 80060da:	4c07      	ldr	r4, [pc, #28]	@ (80060f8 <readCP_stored+0x20>)
 80060dc:	2203      	movs	r2, #3
 80060de:	4621      	mov	r1, r4
 80060e0:	4806      	ldr	r0, [pc, #24]	@ (80060fc <readCP_stored+0x24>)
 80060e2:	f7ff fe45 	bl	8005d70 <EEPROM_ReadData>

	cpdata.cpmax = (uint16_t)readCP[0];
 80060e6:	4b06      	ldr	r3, [pc, #24]	@ (8006100 <readCP_stored+0x28>)
 80060e8:	8822      	ldrh	r2, [r4, #0]
 80060ea:	801a      	strh	r2, [r3, #0]
	cpdata.cpzero = (uint16_t)readCP[1];
 80060ec:	8862      	ldrh	r2, [r4, #2]
 80060ee:	809a      	strh	r2, [r3, #4]
	cpdata.cpmin = (uint16_t)readCP[2];
 80060f0:	88a2      	ldrh	r2, [r4, #4]
 80060f2:	805a      	strh	r2, [r3, #2]
}
 80060f4:	bd10      	pop	{r4, pc}
 80060f6:	bf00      	nop
 80060f8:	200011dc 	.word	0x200011dc
 80060fc:	08003430 	.word	0x08003430
 8006100:	200013fc 	.word	0x200013fc

08006104 <saveCP_store>:

void saveCP_store(void)
{
 8006104:	b538      	push	{r3, r4, r5, lr}
	saveCP[0] = cpdata.cpmax;
 8006106:	4b0a      	ldr	r3, [pc, #40]	@ (8006130 <saveCP_store+0x2c>)
 8006108:	4c0a      	ldr	r4, [pc, #40]	@ (8006134 <saveCP_store+0x30>)
 800610a:	881a      	ldrh	r2, [r3, #0]
	saveCP[1] = cpdata.cpzero;
	saveCP[2] = cpdata.cpmin;

	EEPROM_Erase(CP_LOCATION, EEPROM_SIZE);
 800610c:	4d0a      	ldr	r5, [pc, #40]	@ (8006138 <saveCP_store+0x34>)
	saveCP[0] = cpdata.cpmax;
 800610e:	8022      	strh	r2, [r4, #0]
	saveCP[1] = cpdata.cpzero;
 8006110:	889a      	ldrh	r2, [r3, #4]
	saveCP[2] = cpdata.cpmin;
 8006112:	885b      	ldrh	r3, [r3, #2]
	EEPROM_Erase(CP_LOCATION, EEPROM_SIZE);
 8006114:	4628      	mov	r0, r5
 8006116:	f44f 6180 	mov.w	r1, #1024	@ 0x400
	saveCP[1] = cpdata.cpzero;
 800611a:	8062      	strh	r2, [r4, #2]
	saveCP[2] = cpdata.cpmin;
 800611c:	80a3      	strh	r3, [r4, #4]
	EEPROM_Erase(CP_LOCATION, EEPROM_SIZE);
 800611e:	f7ff fdfd 	bl	8005d1c <EEPROM_Erase>
	EEPROM_WriteData(CP_LOCATION, saveCP, (sizeof(saveCP)/sizeof(saveCP[0])));
 8006122:	4621      	mov	r1, r4
 8006124:	4628      	mov	r0, r5
}
 8006126:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	EEPROM_WriteData(CP_LOCATION, saveCP, (sizeof(saveCP)/sizeof(saveCP[0])));
 800612a:	2203      	movs	r2, #3
 800612c:	f7ff be08 	b.w	8005d40 <EEPROM_WriteData>
 8006130:	200013fc 	.word	0x200013fc
 8006134:	200011e2 	.word	0x200011e2
 8006138:	08003430 	.word	0x08003430
 800613c:	00000000 	.word	0x00000000

08006140 <getCP_voltage>:
		//EEPROM_ReadData(EEROM_START_ADDRESS, readdata, EEPROM_SIZE);
	}
}

void getCP_voltage(void)
{
 8006140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	temp_adc = adc_store[MCU_CP_READ_INDEX];
 8006144:	4b82      	ldr	r3, [pc, #520]	@ (8006350 <getCP_voltage+0x210>)

	//V3
	if (dataCollected1 == false)
 8006146:	4f83      	ldr	r7, [pc, #524]	@ (8006354 <getCP_voltage+0x214>)
	temp_adc = adc_store[MCU_CP_READ_INDEX];
 8006148:	88d9      	ldrh	r1, [r3, #6]
	if (dataCollected1 == false)
 800614a:	783a      	ldrb	r2, [r7, #0]
	temp_adc = adc_store[MCU_CP_READ_INDEX];
 800614c:	4b82      	ldr	r3, [pc, #520]	@ (8006358 <getCP_voltage+0x218>)
 800614e:	b289      	uxth	r1, r1
{
 8006150:	b085      	sub	sp, #20
	temp_adc = adc_store[MCU_CP_READ_INDEX];
 8006152:	8019      	strh	r1, [r3, #0]
	if (dataCollected1 == false)
 8006154:	b9aa      	cbnz	r2, 8006182 <getCP_voltage+0x42>
	{
		adcSample_buf1[adcSample_buf1_count] = temp_adc;
 8006156:	4881      	ldr	r0, [pc, #516]	@ (800635c <getCP_voltage+0x21c>)
 8006158:	4c81      	ldr	r4, [pc, #516]	@ (8006360 <getCP_voltage+0x220>)
 800615a:	8803      	ldrh	r3, [r0, #0]
 800615c:	f824 1013 	strh.w	r1, [r4, r3, lsl #1]
		adc_high[adcSample_buf1_count] = 0;
 8006160:	4980      	ldr	r1, [pc, #512]	@ (8006364 <getCP_voltage+0x224>)
 8006162:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		adc_low[adcSample_buf1_count] = 0;
 8006166:	4980      	ldr	r1, [pc, #512]	@ (8006368 <getCP_voltage+0x228>)
 8006168:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

		adcSample_buf1_count++;
 800616c:	3301      	adds	r3, #1
 800616e:	b29b      	uxth	r3, r3

		if (adcSample_buf1_count >= samples)
 8006170:	2b4a      	cmp	r3, #74	@ 0x4a
		{
			adcSample_buf1_count = 0;
			dataCollected1 = true;
 8006172:	bf89      	itett	hi
 8006174:	2301      	movhi	r3, #1
		adcSample_buf1_count++;
 8006176:	8003      	strhls	r3, [r0, #0]
			adcSample_buf1_count = 0;
 8006178:	8002      	strhhi	r2, [r0, #0]
			dataCollected1 = true;
 800617a:	703b      	strbhi	r3, [r7, #0]
		}
	}



}
 800617c:	b005      	add	sp, #20
 800617e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (dataCollected2 == false)
 8006182:	4e7a      	ldr	r6, [pc, #488]	@ (800636c <getCP_voltage+0x22c>)
 8006184:	7833      	ldrb	r3, [r6, #0]
 8006186:	bb0b      	cbnz	r3, 80061cc <getCP_voltage+0x8c>
			if (adcSample_buf1[adcSample_buf1_count] >= 1800)
 8006188:	4974      	ldr	r1, [pc, #464]	@ (800635c <getCP_voltage+0x21c>)
 800618a:	4a75      	ldr	r2, [pc, #468]	@ (8006360 <getCP_voltage+0x220>)
 800618c:	880b      	ldrh	r3, [r1, #0]
 800618e:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 8006192:	f5b0 6fe1 	cmp.w	r0, #1800	@ 0x708
 8006196:	d30e      	bcc.n	80061b6 <getCP_voltage+0x76>
				if (cp_max_count < samples)
 8006198:	4c75      	ldr	r4, [pc, #468]	@ (8006370 <getCP_voltage+0x230>)
 800619a:	6822      	ldr	r2, [r4, #0]
 800619c:	2a4a      	cmp	r2, #74	@ 0x4a
 800619e:	d804      	bhi.n	80061aa <getCP_voltage+0x6a>
					adc_high[cp_max_count] =
 80061a0:	4d70      	ldr	r5, [pc, #448]	@ (8006364 <getCP_voltage+0x224>)
					adc_low[cp_min_count] =
 80061a2:	f825 0012 	strh.w	r0, [r5, r2, lsl #1]
					cp_min_count++;
 80061a6:	3201      	adds	r2, #1
 80061a8:	6022      	str	r2, [r4, #0]
			adcSample_buf1_count++;
 80061aa:	3301      	adds	r3, #1
 80061ac:	b29b      	uxth	r3, r3
			if (adcSample_buf1_count >= samples)
 80061ae:	2b4a      	cmp	r3, #74	@ 0x4a
 80061b0:	d807      	bhi.n	80061c2 <getCP_voltage+0x82>
			adcSample_buf1_count++;
 80061b2:	800b      	strh	r3, [r1, #0]
 80061b4:	e7e2      	b.n	800617c <getCP_voltage+0x3c>
				if (cp_min_count < samples)
 80061b6:	4c6f      	ldr	r4, [pc, #444]	@ (8006374 <getCP_voltage+0x234>)
 80061b8:	6822      	ldr	r2, [r4, #0]
 80061ba:	2a4a      	cmp	r2, #74	@ 0x4a
 80061bc:	d8f5      	bhi.n	80061aa <getCP_voltage+0x6a>
					adc_low[cp_min_count] =
 80061be:	4d6a      	ldr	r5, [pc, #424]	@ (8006368 <getCP_voltage+0x228>)
 80061c0:	e7ef      	b.n	80061a2 <getCP_voltage+0x62>
				adcSample_buf1_count = 0;
 80061c2:	2300      	movs	r3, #0
 80061c4:	800b      	strh	r3, [r1, #0]
				dataCollected2 = true;
 80061c6:	2301      	movs	r3, #1
				dataCollected2 = false;
 80061c8:	7033      	strb	r3, [r6, #0]
}
 80061ca:	e7d7      	b.n	800617c <getCP_voltage+0x3c>
			if (cp_max_count > 0)
 80061cc:	f8df a1a0 	ldr.w	sl, [pc, #416]	@ 8006370 <getCP_voltage+0x230>
 80061d0:	4c69      	ldr	r4, [pc, #420]	@ (8006378 <getCP_voltage+0x238>)
 80061d2:	f8da 2000 	ldr.w	r2, [sl]
 80061d6:	2a00      	cmp	r2, #0
 80061d8:	f000 80a5 	beq.w	8006326 <getCP_voltage+0x1e6>
				if (cp_max_count2 < cp_max_count)
 80061dc:	4967      	ldr	r1, [pc, #412]	@ (800637c <getCP_voltage+0x23c>)
					cp_max_sum = cp_max_sum + adc_high[cp_max_count2];
 80061de:	4d68      	ldr	r5, [pc, #416]	@ (8006380 <getCP_voltage+0x240>)
				if (cp_max_count2 < cp_max_count)
 80061e0:	680b      	ldr	r3, [r1, #0]
					cp_max_sum = cp_max_sum + adc_high[cp_max_count2];
 80061e2:	6828      	ldr	r0, [r5, #0]
				if (cp_max_count2 < cp_max_count)
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d93f      	bls.n	8006268 <getCP_voltage+0x128>
					cp_max_sum = cp_max_sum + adc_high[cp_max_count2];
 80061e8:	4a5e      	ldr	r2, [pc, #376]	@ (8006364 <getCP_voltage+0x224>)
 80061ea:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
					cp_max_count2++;
 80061ee:	3301      	adds	r3, #1
					cp_max_sum = cp_max_sum + adc_high[cp_max_count2];
 80061f0:	4402      	add	r2, r0
 80061f2:	602a      	str	r2, [r5, #0]
					cp_max_count2++;
 80061f4:	600b      	str	r3, [r1, #0]
			if (cp_min_count > 0)
 80061f6:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 8006374 <getCP_voltage+0x234>
 80061fa:	f8d9 2000 	ldr.w	r2, [r9]
 80061fe:	2a00      	cmp	r2, #0
 8006200:	f000 8134 	beq.w	800646c <getCP_voltage+0x32c>
				if (cp_min_count2 < cp_min_count)
 8006204:	495f      	ldr	r1, [pc, #380]	@ (8006384 <getCP_voltage+0x244>)
					cp_min_sum = cp_min_sum + adc_low[cp_min_count2];
 8006206:	4d60      	ldr	r5, [pc, #384]	@ (8006388 <getCP_voltage+0x248>)
				if (cp_min_count2 < cp_min_count)
 8006208:	680b      	ldr	r3, [r1, #0]
					cp_min_sum = cp_min_sum + adc_low[cp_min_count2];
 800620a:	6828      	ldr	r0, [r5, #0]
				if (cp_min_count2 < cp_min_count)
 800620c:	429a      	cmp	r2, r3
 800620e:	f240 80cd 	bls.w	80063ac <getCP_voltage+0x26c>
					cp_min_sum = cp_min_sum + adc_low[cp_min_count2];
 8006212:	4a55      	ldr	r2, [pc, #340]	@ (8006368 <getCP_voltage+0x228>)
 8006214:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
					cp_min_count2++;
 8006218:	3301      	adds	r3, #1
					cp_min_sum = cp_min_sum + adc_low[cp_min_count2];
 800621a:	4402      	add	r2, r0
 800621c:	602a      	str	r2, [r5, #0]
					cp_min_count2++;
 800621e:	600b      	str	r3, [r1, #0]
			if ((max_done == true) && (min_done == true))
 8006220:	7823      	ldrb	r3, [r4, #0]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d0aa      	beq.n	800617c <getCP_voltage+0x3c>
 8006226:	4a59      	ldr	r2, [pc, #356]	@ (800638c <getCP_voltage+0x24c>)
 8006228:	7813      	ldrb	r3, [r2, #0]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d0a6      	beq.n	800617c <getCP_voltage+0x3c>
				adcSample_buf1_count = 0;
 800622e:	2300      	movs	r3, #0
 8006230:	494a      	ldr	r1, [pc, #296]	@ (800635c <getCP_voltage+0x21c>)
				min_done = false;
 8006232:	7013      	strb	r3, [r2, #0]
				adcSample_buf1_count = 0;
 8006234:	800b      	strh	r3, [r1, #0]
				cp_max_count2 = 0;
 8006236:	4951      	ldr	r1, [pc, #324]	@ (800637c <getCP_voltage+0x23c>)
				cp_min_sum = 0;
 8006238:	4a53      	ldr	r2, [pc, #332]	@ (8006388 <getCP_voltage+0x248>)
				cp_max_count2 = 0;
 800623a:	600b      	str	r3, [r1, #0]
				cp_min_count2 = 0;
 800623c:	4951      	ldr	r1, [pc, #324]	@ (8006384 <getCP_voltage+0x244>)
				cp_min_sum = 0;
 800623e:	6013      	str	r3, [r2, #0]
				cp_min_count2 = 0;
 8006240:	600b      	str	r3, [r1, #0]
				adc_min = 4000;
 8006242:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
				cp_min_avg = 0;
 8006246:	4a52      	ldr	r2, [pc, #328]	@ (8006390 <getCP_voltage+0x250>)
				cp_max_count = 0;
 8006248:	f8ca 3000 	str.w	r3, [sl]
				cp_min_avg = 0;
 800624c:	8013      	strh	r3, [r2, #0]
				cp_max_sum = 0;
 800624e:	4a4c      	ldr	r2, [pc, #304]	@ (8006380 <getCP_voltage+0x240>)
				cp_min_count = 0;
 8006250:	f8c9 3000 	str.w	r3, [r9]
				cp_max_sum = 0;
 8006254:	6013      	str	r3, [r2, #0]
				cp_max_avg = 0;
 8006256:	4a4f      	ldr	r2, [pc, #316]	@ (8006394 <getCP_voltage+0x254>)
				max_done = false;
 8006258:	7023      	strb	r3, [r4, #0]
				cp_max_avg = 0;
 800625a:	8013      	strh	r3, [r2, #0]
				adc_min = 4000;
 800625c:	4a4e      	ldr	r2, [pc, #312]	@ (8006398 <getCP_voltage+0x258>)
				dataCollected1 = false;
 800625e:	703b      	strb	r3, [r7, #0]
				adc_min = 4000;
 8006260:	6011      	str	r1, [r2, #0]
				adc_max = 0;
 8006262:	4a4e      	ldr	r2, [pc, #312]	@ (800639c <getCP_voltage+0x25c>)
 8006264:	8013      	strh	r3, [r2, #0]
				dataCollected1 = false;
 8006266:	e7af      	b.n	80061c8 <getCP_voltage+0x88>
					cp_max_avg = (uint16_t) (cp_max_sum / cp_max_count);
 8006268:	fbb0 f0f2 	udiv	r0, r0, r2
 800626c:	4b49      	ldr	r3, [pc, #292]	@ (8006394 <getCP_voltage+0x254>)
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_max);
 800626e:	4d4c      	ldr	r5, [pc, #304]	@ (80063a0 <getCP_voltage+0x260>)
					cp_max_avg = (uint16_t) (cp_max_sum / cp_max_count);
 8006270:	8018      	strh	r0, [r3, #0]
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 8006272:	b280      	uxth	r0, r0
 8006274:	f7fd fcbe 	bl	8003bf4 <__aeabi_i2d>
 8006278:	a32d      	add	r3, pc, #180	@ (adr r3, 8006330 <getCP_voltage+0x1f0>)
 800627a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800627e:	f7fd fd23 	bl	8003cc8 <__aeabi_dmul>
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_max);
 8006282:	f8b5 b010 	ldrh.w	fp, [r5, #16]
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 8006286:	4680      	mov	r8, r0
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_max);
 8006288:	fa1f fb8b 	uxth.w	fp, fp
 800628c:	4658      	mov	r0, fp
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 800628e:	4689      	mov	r9, r1
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_max);
 8006290:	f7fd fcb0 	bl	8003bf4 <__aeabi_i2d>
 8006294:	a328      	add	r3, pc, #160	@ (adr r3, 8006338 <getCP_voltage+0x1f8>)
 8006296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800629a:	f7fd fd15 	bl	8003cc8 <__aeabi_dmul>
 800629e:	4602      	mov	r2, r0
 80062a0:	460b      	mov	r3, r1
 80062a2:	4640      	mov	r0, r8
 80062a4:	4649      	mov	r1, r9
 80062a6:	f7fd fb59 	bl	800395c <__adddf3>
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 80062aa:	f7fd ffe5 	bl	8004278 <__aeabi_d2uiz>
									* ((float) (VREF / 4096.0)
 80062ae:	4b3d      	ldr	r3, [pc, #244]	@ (80063a4 <getCP_voltage+0x264>)
					controlSide_data.controlPilot.cp_max = (0.2 * cp_max_avg)
 80062b0:	b280      	uxth	r0, r0
 80062b2:	8228      	strh	r0, [r5, #16]
									* ((float) (VREF / 4096.0)
 80062b4:	6818      	ldr	r0, [r3, #0]
											* (float) controlSide_data.controlPilot.cp_max))
 80062b6:	f04f 5166 	mov.w	r1, #964689920	@ 0x39800000
 80062ba:	f8b5 9010 	ldrh.w	r9, [r5, #16]
									+ 0 - (3.6707 * VREF));
 80062be:	f8d3 b000 	ldr.w	fp, [r3]
											* (float) controlSide_data.controlPilot.cp_max))
 80062c2:	f7fe f957 	bl	8004574 <__aeabi_fmul>
 80062c6:	fa1f f989 	uxth.w	r9, r9
 80062ca:	4680      	mov	r8, r0
 80062cc:	4648      	mov	r0, r9
 80062ce:	f7fe f8f9 	bl	80044c4 <__aeabi_ui2f>
 80062d2:	4601      	mov	r1, r0
 80062d4:	4640      	mov	r0, r8
 80062d6:	f7fe f94d 	bl	8004574 <__aeabi_fmul>
 80062da:	f7fd fc9d 	bl	8003c18 <__aeabi_f2d>
									* ((float) (VREF / 4096.0)
 80062de:	a318      	add	r3, pc, #96	@ (adr r3, 8006340 <getCP_voltage+0x200>)
 80062e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e4:	f7fd fcf0 	bl	8003cc8 <__aeabi_dmul>
									+ 0 - (3.6707 * VREF));
 80062e8:	2200      	movs	r2, #0
 80062ea:	2300      	movs	r3, #0
 80062ec:	f7fd fb36 	bl	800395c <__adddf3>
 80062f0:	4680      	mov	r8, r0
 80062f2:	4658      	mov	r0, fp
 80062f4:	4689      	mov	r9, r1
 80062f6:	f7fd fc8f 	bl	8003c18 <__aeabi_f2d>
 80062fa:	a313      	add	r3, pc, #76	@ (adr r3, 8006348 <getCP_voltage+0x208>)
 80062fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006300:	f7fd fce2 	bl	8003cc8 <__aeabi_dmul>
 8006304:	4602      	mov	r2, r0
 8006306:	460b      	mov	r3, r1
 8006308:	4640      	mov	r0, r8
 800630a:	4649      	mov	r1, r9
 800630c:	f7fd fb24 	bl	8003958 <__aeabi_dsub>
					float temp2 =
 8006310:	f7fd ffd2 	bl	80042b8 <__aeabi_d2f>
							(int) (temp2 * 10.0);
 8006314:	f7fd fc80 	bl	8003c18 <__aeabi_f2d>
 8006318:	2200      	movs	r2, #0
 800631a:	4b23      	ldr	r3, [pc, #140]	@ (80063a8 <getCP_voltage+0x268>)
 800631c:	f7fd fcd4 	bl	8003cc8 <__aeabi_dmul>
 8006320:	f7fd ff82 	bl	8004228 <__aeabi_d2iz>
					controlSide_data.controlPilot.cp_Vmax =
 8006324:	61a8      	str	r0, [r5, #24]
				max_done = true;
 8006326:	2301      	movs	r3, #1
 8006328:	7023      	strb	r3, [r4, #0]
 800632a:	e764      	b.n	80061f6 <getCP_voltage+0xb6>
 800632c:	f3af 8000 	nop.w
 8006330:	9999999a 	.word	0x9999999a
 8006334:	3fc99999 	.word	0x3fc99999
 8006338:	9999999a 	.word	0x9999999a
 800633c:	3fe99999 	.word	0x3fe99999
 8006340:	6bb98c7e 	.word	0x6bb98c7e
 8006344:	401eb909 	.word	0x401eb909
 8006348:	f62b6ae8 	.word	0xf62b6ae8
 800634c:	400d5d97 	.word	0x400d5d97
 8006350:	2000140a 	.word	0x2000140a
 8006354:	200011fd 	.word	0x200011fd
 8006358:	200011f8 	.word	0x200011f8
 800635c:	2000132a 	.word	0x2000132a
 8006360:	2000132c 	.word	0x2000132c
 8006364:	20001294 	.word	0x20001294
 8006368:	200011fe 	.word	0x200011fe
 800636c:	200011fc 	.word	0x200011fc
 8006370:	200013cc 	.word	0x200013cc
 8006374:	200013d0 	.word	0x200013d0
 8006378:	200011fb 	.word	0x200011fb
 800637c:	200013c4 	.word	0x200013c4
 8006380:	200013d8 	.word	0x200013d8
 8006384:	200013c8 	.word	0x200013c8
 8006388:	200013e0 	.word	0x200013e0
 800638c:	200011fa 	.word	0x200011fa
 8006390:	200013dc 	.word	0x200013dc
 8006394:	200013d4 	.word	0x200013d4
 8006398:	20000008 	.word	0x20000008
 800639c:	200013e4 	.word	0x200013e4
 80063a0:	20001474 	.word	0x20001474
 80063a4:	200013f8 	.word	0x200013f8
 80063a8:	40240000 	.word	0x40240000
					cp_min_avg = (uint16_t) (cp_min_sum / cp_min_count);
 80063ac:	fbb0 f0f2 	udiv	r0, r0, r2
 80063b0:	4b3b      	ldr	r3, [pc, #236]	@ (80064a0 <getCP_voltage+0x360>)
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_min);
 80063b2:	4d3c      	ldr	r5, [pc, #240]	@ (80064a4 <getCP_voltage+0x364>)
					cp_min_avg = (uint16_t) (cp_min_sum / cp_min_count);
 80063b4:	8018      	strh	r0, [r3, #0]
					controlSide_data.controlPilot.cp_min = (0.2 * cp_min_avg)
 80063b6:	b280      	uxth	r0, r0
 80063b8:	f7fd fc1c 	bl	8003bf4 <__aeabi_i2d>
 80063bc:	a32e      	add	r3, pc, #184	@ (adr r3, 8006478 <getCP_voltage+0x338>)
 80063be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c2:	f7fd fc81 	bl	8003cc8 <__aeabi_dmul>
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_min);
 80063c6:	f8b5 800e 	ldrh.w	r8, [r5, #14]
					controlSide_data.controlPilot.cp_min = (0.2 * cp_min_avg)
 80063ca:	e9cd 0100 	strd	r0, r1, [sp]
							+ ((1 - 0.2) * controlSide_data.controlPilot.cp_min);
 80063ce:	fa1f f888 	uxth.w	r8, r8
 80063d2:	4640      	mov	r0, r8
 80063d4:	f7fd fc0e 	bl	8003bf4 <__aeabi_i2d>
 80063d8:	a329      	add	r3, pc, #164	@ (adr r3, 8006480 <getCP_voltage+0x340>)
 80063da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063de:	f7fd fc73 	bl	8003cc8 <__aeabi_dmul>
 80063e2:	4602      	mov	r2, r0
 80063e4:	460b      	mov	r3, r1
 80063e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063ea:	f7fd fab7 	bl	800395c <__adddf3>
					controlSide_data.controlPilot.cp_min = (0.2 * cp_min_avg)
 80063ee:	f7fd ff43 	bl	8004278 <__aeabi_d2uiz>
									* ((float) (VREF / 4096.0)
 80063f2:	4b2d      	ldr	r3, [pc, #180]	@ (80064a8 <getCP_voltage+0x368>)
					controlSide_data.controlPilot.cp_min = (0.2 * cp_min_avg)
 80063f4:	b280      	uxth	r0, r0
 80063f6:	81e8      	strh	r0, [r5, #14]
									* ((float) (VREF / 4096.0)
 80063f8:	6818      	ldr	r0, [r3, #0]
											* (float) controlSide_data.controlPilot.cp_min))
 80063fa:	f8b5 b00e 	ldrh.w	fp, [r5, #14]
									- 1.005 - (3.6707 * VREF));
 80063fe:	681b      	ldr	r3, [r3, #0]
											* (float) controlSide_data.controlPilot.cp_min))
 8006400:	f04f 5166 	mov.w	r1, #964689920	@ 0x39800000
									- 1.005 - (3.6707 * VREF));
 8006404:	9300      	str	r3, [sp, #0]
											* (float) controlSide_data.controlPilot.cp_min))
 8006406:	f7fe f8b5 	bl	8004574 <__aeabi_fmul>
 800640a:	fa1f fb8b 	uxth.w	fp, fp
 800640e:	4680      	mov	r8, r0
 8006410:	4658      	mov	r0, fp
 8006412:	f7fe f857 	bl	80044c4 <__aeabi_ui2f>
 8006416:	4601      	mov	r1, r0
 8006418:	4640      	mov	r0, r8
 800641a:	f7fe f8ab 	bl	8004574 <__aeabi_fmul>
 800641e:	f7fd fbfb 	bl	8003c18 <__aeabi_f2d>
									* ((float) (VREF / 4096.0)
 8006422:	a319      	add	r3, pc, #100	@ (adr r3, 8006488 <getCP_voltage+0x348>)
 8006424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006428:	f7fd fc4e 	bl	8003cc8 <__aeabi_dmul>
									- 1.005 - (3.6707 * VREF));
 800642c:	a318      	add	r3, pc, #96	@ (adr r3, 8006490 <getCP_voltage+0x350>)
 800642e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006432:	f7fd fa91 	bl	8003958 <__aeabi_dsub>
 8006436:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800643a:	9800      	ldr	r0, [sp, #0]
 800643c:	f7fd fbec 	bl	8003c18 <__aeabi_f2d>
 8006440:	a315      	add	r3, pc, #84	@ (adr r3, 8006498 <getCP_voltage+0x358>)
 8006442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006446:	f7fd fc3f 	bl	8003cc8 <__aeabi_dmul>
 800644a:	4602      	mov	r2, r0
 800644c:	460b      	mov	r3, r1
 800644e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006452:	f7fd fa81 	bl	8003958 <__aeabi_dsub>
					float temp1 =
 8006456:	f7fd ff2f 	bl	80042b8 <__aeabi_d2f>
							(int) (temp1 * 10.0);
 800645a:	f7fd fbdd 	bl	8003c18 <__aeabi_f2d>
 800645e:	2200      	movs	r2, #0
 8006460:	4b12      	ldr	r3, [pc, #72]	@ (80064ac <getCP_voltage+0x36c>)
 8006462:	f7fd fc31 	bl	8003cc8 <__aeabi_dmul>
 8006466:	f7fd fedf 	bl	8004228 <__aeabi_d2iz>
					controlSide_data.controlPilot.cp_Vmin =
 800646a:	6168      	str	r0, [r5, #20]
				min_done = true;
 800646c:	2201      	movs	r2, #1
 800646e:	4b10      	ldr	r3, [pc, #64]	@ (80064b0 <getCP_voltage+0x370>)
 8006470:	701a      	strb	r2, [r3, #0]
 8006472:	e6d5      	b.n	8006220 <getCP_voltage+0xe0>
 8006474:	f3af 8000 	nop.w
 8006478:	9999999a 	.word	0x9999999a
 800647c:	3fc99999 	.word	0x3fc99999
 8006480:	9999999a 	.word	0x9999999a
 8006484:	3fe99999 	.word	0x3fe99999
 8006488:	6bb98c7e 	.word	0x6bb98c7e
 800648c:	401eb909 	.word	0x401eb909
 8006490:	e147ae14 	.word	0xe147ae14
 8006494:	3ff0147a 	.word	0x3ff0147a
 8006498:	f62b6ae8 	.word	0xf62b6ae8
 800649c:	400d5d97 	.word	0x400d5d97
 80064a0:	200013dc 	.word	0x200013dc
 80064a4:	20001474 	.word	0x20001474
 80064a8:	200013f8 	.word	0x200013f8
 80064ac:	40240000 	.word	0x40240000
 80064b0:	200011fa 	.word	0x200011fa

080064b4 <calibrateCP>:

void calibrateCP(int action)
{
 80064b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	readCP_stored();

	//-------------------------------------------+12V genaration
	TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 80064b8:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
	TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);

	cp_readings_done = false;
 80064bc:	2700      	movs	r7, #0
	TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 80064be:	4d17      	ldr	r5, [pc, #92]	@ (800651c <calibrateCP+0x68>)
	readCP_stored();
 80064c0:	f7ff fe0a 	bl	80060d8 <readCP_stored>

	HAL_Delay(1000);

	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN)
 80064c4:	4e16      	ldr	r6, [pc, #88]	@ (8006520 <calibrateCP+0x6c>)
	cp_readings_done = false;
 80064c6:	4b17      	ldr	r3, [pc, #92]	@ (8006524 <calibrateCP+0x70>)
	TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 80064c8:	636c      	str	r4, [r5, #52]	@ 0x34
	HAL_Delay(1000);
 80064ca:	4620      	mov	r0, r4
	TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
 80064cc:	642c      	str	r4, [r5, #64]	@ 0x40
	cp_readings_done = false;
 80064ce:	701f      	strb	r7, [r3, #0]
	HAL_Delay(1000);
 80064d0:	f002 fed0 	bl	8009274 <HAL_Delay>
	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN)
 80064d4:	69b3      	ldr	r3, [r6, #24]
 80064d6:	2b6a      	cmp	r3, #106	@ 0x6a
 80064d8:	dd1a      	ble.n	8006510 <calibrateCP+0x5c>
//		uint16_t CP_val2 = 0;

		//-------------------------------------------(+12V) Generation
		TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
		HAL_Delay(1000); //Give some time to settle
 80064da:	4620      	mov	r0, r4
		TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 80064dc:	636c      	str	r4, [r5, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
 80064de:	642c      	str	r4, [r5, #64]	@ 0x40
		HAL_Delay(1000); //Give some time to settle
 80064e0:	f002 fec8 	bl	8009274 <HAL_Delay>

		cpdata.cpmax = controlSide_data.controlPilot.cp_max;
 80064e4:	8a33      	ldrh	r3, [r6, #16]
 80064e6:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 8006528 <calibrateCP+0x74>
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	f8a8 3000 	strh.w	r3, [r8]

		//-------------------------------------------(-12V) Generation
		TIM1->CCR1 = (uint32_t) (PWMFULLOFF * 10);
		TIM1->CCR4 = (uint32_t) (PWMFULLOFF * 10);
		HAL_Delay(1000);
 80064f0:	4620      	mov	r0, r4
		TIM1->CCR1 = (uint32_t) (PWMFULLOFF * 10);
 80064f2:	636f      	str	r7, [r5, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (PWMFULLOFF * 10);
 80064f4:	642f      	str	r7, [r5, #64]	@ 0x40
		HAL_Delay(1000);
 80064f6:	f002 febd 	bl	8009274 <HAL_Delay>

		cpdata.cpmin = controlSide_data.controlPilot.cp_min;
 80064fa:	89f3      	ldrh	r3, [r6, #14]
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	f8a8 3002 	strh.w	r3, [r8, #2]

		saveCP_store();
 8006502:	f7ff fdff 	bl	8006104 <saveCP_store>

		//-------------------------------------------(+12V) Generation
		TIM1->CCR1 = (uint32_t) (PWMFULLON * 10);
 8006506:	636c      	str	r4, [r5, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
		HAL_Delay(1000); //Give some time to settle
 8006508:	4620      	mov	r0, r4
		TIM1->CCR4 = (uint32_t) (PWMFULLON * 10);
 800650a:	642c      	str	r4, [r5, #64]	@ 0x40
		HAL_Delay(1000); //Give some time to settle
 800650c:	f002 feb2 	bl	8009274 <HAL_Delay>
#endif
	}

	cp_calibrate = true;
 8006510:	2201      	movs	r2, #1
 8006512:	4b06      	ldr	r3, [pc, #24]	@ (800652c <calibrateCP+0x78>)
 8006514:	701a      	strb	r2, [r3, #0]
	 buzzer_cp_error();
	 HAL_Delay(1000);
	 HAL_NVIC_SystemReset(); //If charger is not calibrated then the system will not work.
	 }
	 */
}
 8006516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800651a:	bf00      	nop
 800651c:	40012c00 	.word	0x40012c00
 8006520:	20001474 	.word	0x20001474
 8006524:	200011e8 	.word	0x200011e8
 8006528:	200013fc 	.word	0x200013fc
 800652c:	200011d8 	.word	0x200011d8

08006530 <PI_Controller>:
float Ich_f  = 0.0;



float PI_Controller(StateType StateNow)
{
 8006530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	float Iuti_raw =  networkSide_data.maxCurrent_req;
	float Imax     = (float)charger_configGet.max_current;
 8006534:	4b2f      	ldr	r3, [pc, #188]	@ (80065f4 <PI_Controller+0xc4>)
	float Iuti_raw =  networkSide_data.maxCurrent_req;
 8006536:	4f30      	ldr	r7, [pc, #192]	@ (80065f8 <PI_Controller+0xc8>)
{
 8006538:	4606      	mov	r6, r0
	float Iuti_raw =  networkSide_data.maxCurrent_req;
 800653a:	793d      	ldrb	r5, [r7, #4]
	float Imax     = (float)charger_configGet.max_current;
 800653c:	7918      	ldrb	r0, [r3, #4]
 800653e:	f7fd ffc1 	bl	80044c4 <__aeabi_ui2f>
 8006542:	4604      	mov	r4, r0

	if(networkSide_data.maxCurrent_req > Imax)
 8006544:	7938      	ldrb	r0, [r7, #4]
 8006546:	f7fd ffc1 	bl	80044cc <__aeabi_i2f>
 800654a:	4621      	mov	r1, r4
 800654c:	f7fe f9ce 	bl	80048ec <__aeabi_fcmpgt>
 8006550:	4b2a      	ldr	r3, [pc, #168]	@ (80065fc <PI_Controller+0xcc>)
	float Iuti_raw =  networkSide_data.maxCurrent_req;
 8006552:	b2ed      	uxtb	r5, r5
	{
		controlSide_data.warnings.bits.UC_warn =1;  // up the flag of under current warning
 8006554:	7f9a      	ldrb	r2, [r3, #30]
	if(networkSide_data.maxCurrent_req > Imax)
 8006556:	b150      	cbz	r0, 800656e <PI_Controller+0x3e>
		controlSide_data.warnings.bits.UC_warn =1;  // up the flag of under current warning
 8006558:	f042 0202 	orr.w	r2, r2, #2
	else
	{
		controlSide_data.warnings.bits.UC_warn = 0;  // down the flag of under current warning
	}

	if(StateNow != STATE_C2)
 800655c:	2e06      	cmp	r6, #6
 800655e:	4f28      	ldr	r7, [pc, #160]	@ (8006600 <PI_Controller+0xd0>)
 8006560:	4e28      	ldr	r6, [pc, #160]	@ (8006604 <PI_Controller+0xd4>)
		controlSide_data.warnings.bits.UC_warn = 0;  // down the flag of under current warning
 8006562:	779a      	strb	r2, [r3, #30]
	if(StateNow != STATE_C2)
 8006564:	d006      	beq.n	8006574 <PI_Controller+0x44>
	{
		Iuti_f = 0.0;
 8006566:	2300      	movs	r3, #0
 8006568:	6033      	str	r3, [r6, #0]
	if (update > u_prev + RATE_LIMIT) update = u_prev + RATE_LIMIT;


	//clamp to bound
	if(update > Imax){ update = Imax ;}
	if(update < MIN_ISET) { update = MIN_ISET; }
 800656a:	4c27      	ldr	r4, [pc, #156]	@ (8006608 <PI_Controller+0xd8>)

	u_prev = update ;

	return update;
 800656c:	e03e      	b.n	80065ec <PI_Controller+0xbc>
		controlSide_data.warnings.bits.UC_warn = 0;  // down the flag of under current warning
 800656e:	f360 0241 	bfi	r2, r0, #1, #1
 8006572:	e7f3      	b.n	800655c <PI_Controller+0x2c>
	Iuti_f      =  ALPHA*Iuti_raw + (1-ALPHA)*Iuti_f;
 8006574:	2100      	movs	r1, #0
 8006576:	6830      	ldr	r0, [r6, #0]
 8006578:	f7fd fffc 	bl	8004574 <__aeabi_fmul>
 800657c:	4680      	mov	r8, r0
	float Iuti_raw =  networkSide_data.maxCurrent_req;
 800657e:	4628      	mov	r0, r5
 8006580:	f7fd ffa0 	bl	80044c4 <__aeabi_ui2f>
 8006584:	4601      	mov	r1, r0
	Iuti_f      =  ALPHA*Iuti_raw + (1-ALPHA)*Iuti_f;
 8006586:	4640      	mov	r0, r8
 8006588:	f7fd feec 	bl	8004364 <__addsf3>
 800658c:	4601      	mov	r1, r0
 800658e:	6030      	str	r0, [r6, #0]
	float error = (Imax - Iuti_f);
 8006590:	4620      	mov	r0, r4
 8006592:	f7fd fee5 	bl	8004360 <__aeabi_fsub>
	float delta = Kp*error + Ki*Ts*error ;
 8006596:	491d      	ldr	r1, [pc, #116]	@ (800660c <PI_Controller+0xdc>)
	float error = (Imax - Iuti_f);
 8006598:	4606      	mov	r6, r0
	float delta = Kp*error + Ki*Ts*error ;
 800659a:	f7fd ffeb 	bl	8004574 <__aeabi_fmul>
 800659e:	f04f 517d 	mov.w	r1, #1061158912	@ 0x3f400000
 80065a2:	4605      	mov	r5, r0
 80065a4:	4630      	mov	r0, r6
 80065a6:	f7fd ffe5 	bl	8004574 <__aeabi_fmul>
	float update     = u_prev   + delta ;
 80065aa:	f8d7 8000 	ldr.w	r8, [r7]
	float delta = Kp*error + Ki*Ts*error ;
 80065ae:	4601      	mov	r1, r0
 80065b0:	4628      	mov	r0, r5
 80065b2:	f7fd fed7 	bl	8004364 <__addsf3>
	float update     = u_prev   + delta ;
 80065b6:	4641      	mov	r1, r8
 80065b8:	f7fd fed4 	bl	8004364 <__addsf3>
	if (update > u_prev + RATE_LIMIT) update = u_prev + RATE_LIMIT;
 80065bc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
	float update     = u_prev   + delta ;
 80065c0:	4606      	mov	r6, r0
	if (update > u_prev + RATE_LIMIT) update = u_prev + RATE_LIMIT;
 80065c2:	4640      	mov	r0, r8
 80065c4:	f7fd fece 	bl	8004364 <__addsf3>
 80065c8:	4631      	mov	r1, r6
 80065ca:	4605      	mov	r5, r0
 80065cc:	f7fe f970 	bl	80048b0 <__aeabi_fcmplt>
 80065d0:	b900      	cbnz	r0, 80065d4 <PI_Controller+0xa4>
	float update     = u_prev   + delta ;
 80065d2:	4635      	mov	r5, r6
	if(update > Imax){ update = Imax ;}
 80065d4:	4621      	mov	r1, r4
 80065d6:	4628      	mov	r0, r5
 80065d8:	f7fe f988 	bl	80048ec <__aeabi_fcmpgt>
 80065dc:	b900      	cbnz	r0, 80065e0 <PI_Controller+0xb0>
 80065de:	462c      	mov	r4, r5
	if(update < MIN_ISET) { update = MIN_ISET; }
 80065e0:	4620      	mov	r0, r4
 80065e2:	4909      	ldr	r1, [pc, #36]	@ (8006608 <PI_Controller+0xd8>)
 80065e4:	f7fe f964 	bl	80048b0 <__aeabi_fcmplt>
 80065e8:	2800      	cmp	r0, #0
 80065ea:	d1be      	bne.n	800656a <PI_Controller+0x3a>

}
 80065ec:	4620      	mov	r0, r4
		u_prev = MIN_ISET;
 80065ee:	603c      	str	r4, [r7, #0]
}
 80065f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065f4:	200011b4 	.word	0x200011b4
 80065f8:	20001420 	.word	0x20001420
 80065fc:	20001474 	.word	0x20001474
 8006600:	20000004 	.word	0x20000004
 8006604:	200011d0 	.word	0x200011d0
 8006608:	40e00000 	.word	0x40e00000
 800660c:	3e4ccccd 	.word	0x3e4ccccd

08006610 <load_balance>:
 *  Iu = Ilb -Ich
 *  if load balancing disable sending app_current or another defined current from network side
 */
void load_balance(bool uv_en)
{
	MyCurrent = (powerSide_data.current.IA/100);
 8006610:	2264      	movs	r2, #100	@ 0x64
 8006612:	4b1b      	ldr	r3, [pc, #108]	@ (8006680 <load_balance+0x70>)

	if (load_balance5s.timeout_5s == false)
 8006614:	481b      	ldr	r0, [pc, #108]	@ (8006684 <load_balance+0x74>)
	MyCurrent = (powerSide_data.current.IA/100);
 8006616:	8b5b      	ldrh	r3, [r3, #26]
{
 8006618:	b510      	push	{r4, lr}
	MyCurrent = (powerSide_data.current.IA/100);
 800661a:	b29b      	uxth	r3, r3
 800661c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006620:	4a19      	ldr	r2, [pc, #100]	@ (8006688 <load_balance+0x78>)
 8006622:	8013      	strh	r3, [r2, #0]
	if (load_balance5s.timeout_5s == false)
 8006624:	7ac3      	ldrb	r3, [r0, #11]
 8006626:	b1d3      	cbz	r3, 800665e <load_balance+0x4e>
		}
		return;
	}
#endif

		if (controlSide_data.errorStatus.bit.serialAError == 1 )
 8006628:	4c18      	ldr	r4, [pc, #96]	@ (800668c <load_balance+0x7c>)
	tick_clear(&load_balance5s);
 800662a:	f002 fbfb 	bl	8008e24 <tick_clear>
		if (controlSide_data.errorStatus.bit.serialAError == 1 )
 800662e:	7863      	ldrb	r3, [r4, #1]
 8006630:	07db      	lsls	r3, r3, #31
 8006632:	d414      	bmi.n	800665e <load_balance+0x4e>
		}


		/* Algorithm with PI controller when load balancing Enable */

		if(networkSide_data.loadBalancing_en == 1)
 8006634:	4b16      	ldr	r3, [pc, #88]	@ (8006690 <load_balance+0x80>)
 8006636:	7b1a      	ldrb	r2, [r3, #12]
 8006638:	2a01      	cmp	r2, #1
 800663a:	d111      	bne.n	8006660 <load_balance+0x50>
		{

			SetCurrent =  PI_Controller(sm.currentState);
 800663c:	4b15      	ldr	r3, [pc, #84]	@ (8006694 <load_balance+0x84>)
 800663e:	7818      	ldrb	r0, [r3, #0]
 8006640:	f7ff ff76 	bl	8006530 <PI_Controller>
			controlSide_data.controlPilot.PWMSET = (uint16_t)(SetCurrent / POINT6);

		}
		else if(networkSide_data.loadBalancing_en == 0 || networkSide_data.loadBalancing_en == 2)
		{
			SetCurrent = networkSide_data.maxCurrent_req;
 8006644:	4b14      	ldr	r3, [pc, #80]	@ (8006698 <load_balance+0x88>)
 8006646:	6018      	str	r0, [r3, #0]
			controlSide_data.controlPilot.PWMSET = (uint16_t)(SetCurrent / POINT6);
 8006648:	f7fd fae6 	bl	8003c18 <__aeabi_f2d>
 800664c:	a30a      	add	r3, pc, #40	@ (adr r3, 8006678 <load_balance+0x68>)
 800664e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006652:	f7fd fc63 	bl	8003f1c <__aeabi_ddiv>
 8006656:	f7fd fe0f 	bl	8004278 <__aeabi_d2uiz>
 800665a:	b280      	uxth	r0, r0
 800665c:	8120      	strh	r0, [r4, #8]

		}



}
 800665e:	bd10      	pop	{r4, pc}
		else if(networkSide_data.loadBalancing_en == 0 || networkSide_data.loadBalancing_en == 2)
 8006660:	7b1a      	ldrb	r2, [r3, #12]
 8006662:	b112      	cbz	r2, 800666a <load_balance+0x5a>
 8006664:	7b1a      	ldrb	r2, [r3, #12]
 8006666:	2a02      	cmp	r2, #2
 8006668:	d1f9      	bne.n	800665e <load_balance+0x4e>
			SetCurrent = networkSide_data.maxCurrent_req;
 800666a:	7918      	ldrb	r0, [r3, #4]
 800666c:	f7fd ff2a 	bl	80044c4 <__aeabi_ui2f>
 8006670:	e7e8      	b.n	8006644 <load_balance+0x34>
 8006672:	bf00      	nop
 8006674:	f3af 8000 	nop.w
 8006678:	33333333 	.word	0x33333333
 800667c:	3fe33333 	.word	0x3fe33333
 8006680:	20001444 	.word	0x20001444
 8006684:	20001644 	.word	0x20001644
 8006688:	200013e6 	.word	0x200013e6
 800668c:	20001474 	.word	0x20001474
 8006690:	20001420 	.word	0x20001420
 8006694:	20001534 	.word	0x20001534
 8006698:	200011d4 	.word	0x200011d4
 800669c:	00000000 	.word	0x00000000

080066a0 <monitor_cp>:
	}
}

void monitor_cp(void)
{
	if (charger_configGet.en_1.bit.cpf_en == 1)
 80066a0:	4825      	ldr	r0, [pc, #148]	@ (8006738 <monitor_cp+0x98>)
{
 80066a2:	b510      	push	{r4, lr}
	if (charger_configGet.en_1.bit.cpf_en == 1)
 80066a4:	7803      	ldrb	r3, [r0, #0]
 80066a6:	4c25      	ldr	r4, [pc, #148]	@ (800673c <monitor_cp+0x9c>)
 80066a8:	099b      	lsrs	r3, r3, #6
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d114      	bne.n	80066d8 <monitor_cp+0x38>
	if ((controlSide_data.controlPilot.cp_Vmax > STATEF_MIN)
 80066ae:	69a3      	ldr	r3, [r4, #24]
 80066b0:	3368      	adds	r3, #104	@ 0x68
 80066b2:	db22      	blt.n	80066fa <monitor_cp+0x5a>
			&& (controlSide_data.controlPilot.cp_Vmax < STATEC_MIN))
 80066b4:	69a3      	ldr	r3, [r4, #24]
 80066b6:	2b2d      	cmp	r3, #45	@ 0x2d
 80066b8:	dc1f      	bgt.n	80066fa <monitor_cp+0x5a>
		CPFault_errorOutCounter = 0;
 80066ba:	2200      	movs	r2, #0
 80066bc:	4b20      	ldr	r3, [pc, #128]	@ (8006740 <monitor_cp+0xa0>)
 80066be:	801a      	strh	r2, [r3, #0]
		CPFault_errorInCounter++;
 80066c0:	4a20      	ldr	r2, [pc, #128]	@ (8006744 <monitor_cp+0xa4>)
 80066c2:	8813      	ldrh	r3, [r2, #0]
 80066c4:	3301      	adds	r3, #1
 80066c6:	b29b      	uxth	r3, r3
		if (CPFault_errorInCounter >= CPFault_errorCount)
 80066c8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
		CPFault_errorInCounter++;
 80066cc:	8013      	strh	r3, [r2, #0]
		if (CPFault_errorInCounter >= CPFault_errorCount)
 80066ce:	d303      	bcc.n	80066d8 <monitor_cp+0x38>
			controlSide_data.errorStatus.bit.CPFault = 1;
 80066d0:	7863      	ldrb	r3, [r4, #1]
 80066d2:	f043 0310 	orr.w	r3, r3, #16
 80066d6:	7063      	strb	r3, [r4, #1]
	{
		check_CPF();
	}

    uint16_t MaxCpDuty = (uint16_t)(charger_configGet.max_current / POINT6 );
 80066d8:	7900      	ldrb	r0, [r0, #4]
 80066da:	f7fd fa8b 	bl	8003bf4 <__aeabi_i2d>
 80066de:	a314      	add	r3, pc, #80	@ (adr r3, 8006730 <monitor_cp+0x90>)
 80066e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e4:	f7fd fc1a 	bl	8003f1c <__aeabi_ddiv>
 80066e8:	f7fd fdc6 	bl	8004278 <__aeabi_d2uiz>

	if(controlSide_data.controlPilot.PWMSET >= MaxCpDuty)
 80066ec:	8923      	ldrh	r3, [r4, #8]
    uint16_t MaxCpDuty = (uint16_t)(charger_configGet.max_current / POINT6 );
 80066ee:	b280      	uxth	r0, r0
	if(controlSide_data.controlPilot.PWMSET >= MaxCpDuty)
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	4283      	cmp	r3, r0
 80066f4:	d315      	bcc.n	8006722 <monitor_cp+0x82>
	{
		controlSide_data.controlPilot.PWMSET = MaxCpDuty;
 80066f6:	8120      	strh	r0, [r4, #8]
		controlSide_data.controlPilot.PWMSET = CPMIN;

	}


}
 80066f8:	bd10      	pop	{r4, pc}
		if (controlSide_data.status.bit.connector_state == 0)
 80066fa:	7823      	ldrb	r3, [r4, #0]
 80066fc:	09db      	lsrs	r3, r3, #7
 80066fe:	d1eb      	bne.n	80066d8 <monitor_cp+0x38>
			CPFault_errorOutCounter++;
 8006700:	490f      	ldr	r1, [pc, #60]	@ (8006740 <monitor_cp+0xa0>)
			CPFault_errorInCounter = 0;
 8006702:	4a10      	ldr	r2, [pc, #64]	@ (8006744 <monitor_cp+0xa4>)
 8006704:	8013      	strh	r3, [r2, #0]
			CPFault_errorOutCounter++;
 8006706:	880a      	ldrh	r2, [r1, #0]
 8006708:	3201      	adds	r2, #1
 800670a:	b292      	uxth	r2, r2
			if (CPFault_errorOutCounter >= CPFault_errorCount)
 800670c:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
				controlSide_data.errorStatus.bit.CPFault = 0;
 8006710:	bf29      	itett	cs
 8006712:	7862      	ldrbcs	r2, [r4, #1]
			CPFault_errorOutCounter++;
 8006714:	800a      	strhcc	r2, [r1, #0]
				controlSide_data.errorStatus.bit.CPFault = 0;
 8006716:	f363 1204 	bfics	r2, r3, #4, #1
				CPFault_errorOutCounter = 0;
 800671a:	800b      	strhcs	r3, [r1, #0]
				controlSide_data.errorStatus.bit.CPFault = 0;
 800671c:	bf28      	it	cs
 800671e:	7062      	strbcs	r2, [r4, #1]
 8006720:	e7da      	b.n	80066d8 <monitor_cp+0x38>
	else if (controlSide_data.controlPilot.PWMSET < CPMIN)
 8006722:	8923      	ldrh	r3, [r4, #8]
 8006724:	b29b      	uxth	r3, r3
 8006726:	2b09      	cmp	r3, #9
		controlSide_data.controlPilot.PWMSET = CPMIN;
 8006728:	bf9c      	itt	ls
 800672a:	230a      	movls	r3, #10
 800672c:	8123      	strhls	r3, [r4, #8]
}
 800672e:	e7e3      	b.n	80066f8 <monitor_cp+0x58>
 8006730:	33333333 	.word	0x33333333
 8006734:	3fe33333 	.word	0x3fe33333
 8006738:	200011b4 	.word	0x200011b4
 800673c:	20001474 	.word	0x20001474
 8006740:	200011ee 	.word	0x200011ee
 8006744:	200011f0 	.word	0x200011f0

08006748 <setCP_duty>:

void setCP_duty(void)
{
	if (sm.currentState == STATE_F)
 8006748:	4b10      	ldr	r3, [pc, #64]	@ (800678c <setCP_duty+0x44>)
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	2b08      	cmp	r3, #8
 800674e:	4b10      	ldr	r3, [pc, #64]	@ (8006790 <setCP_duty+0x48>)
	{
		if (controlSide_data.controlPilot.cp_enable == 1)
 8006750:	7ada      	ldrb	r2, [r3, #11]
	if (sm.currentState == STATE_F)
 8006752:	d103      	bne.n	800675c <setCP_duty+0x14>
		if (controlSide_data.controlPilot.cp_enable == 1)
 8006754:	2a01      	cmp	r2, #1
 8006756:	d117      	bne.n	8006788 <setCP_duty+0x40>
				controlSide_data.controlPilot.cpDuty =
						controlSide_data.controlPilot.PWMSET;
			}
			else
			{
				controlSide_data.controlPilot.cpDuty = PWMFULLON;
 8006758:	2264      	movs	r2, #100	@ 0x64
 800675a:	e006      	b.n	800676a <setCP_duty+0x22>
		if (controlSide_data.controlPilot.cp_enable == 1)
 800675c:	2a01      	cmp	r2, #1
 800675e:	d113      	bne.n	8006788 <setCP_duty+0x40>
			if (controlSide_data.controlPilot.cp_duty_enable == 1)
 8006760:	7a9a      	ldrb	r2, [r3, #10]
 8006762:	2a01      	cmp	r2, #1
 8006764:	d1f8      	bne.n	8006758 <setCP_duty+0x10>
						controlSide_data.controlPilot.PWMSET;
 8006766:	891a      	ldrh	r2, [r3, #8]
 8006768:	b292      	uxth	r2, r2
			}

		}
		else
		{
			controlSide_data.controlPilot.cpDuty = PWMFULLOFF;
 800676a:	819a      	strh	r2, [r3, #12]
		}
	}


	if (cp_calibrate)
 800676c:	4a09      	ldr	r2, [pc, #36]	@ (8006794 <setCP_duty+0x4c>)
 800676e:	7812      	ldrb	r2, [r2, #0]
 8006770:	b14a      	cbz	r2, 8006786 <setCP_duty+0x3e>
	{
		TIM1->CCR1 = (uint32_t) (controlSide_data.controlPilot.cpDuty * 10);
 8006772:	200a      	movs	r0, #10
 8006774:	899a      	ldrh	r2, [r3, #12]
 8006776:	4908      	ldr	r1, [pc, #32]	@ (8006798 <setCP_duty+0x50>)
 8006778:	b292      	uxth	r2, r2
 800677a:	4342      	muls	r2, r0
 800677c:	634a      	str	r2, [r1, #52]	@ 0x34
		TIM1->CCR4 = (uint32_t) (controlSide_data.controlPilot.cpDuty * 10);
 800677e:	899b      	ldrh	r3, [r3, #12]
 8006780:	b29b      	uxth	r3, r3
 8006782:	4343      	muls	r3, r0
 8006784:	640b      	str	r3, [r1, #64]	@ 0x40
	}
}
 8006786:	4770      	bx	lr
			controlSide_data.controlPilot.cpDuty = PWMFULLOFF;
 8006788:	2200      	movs	r2, #0
 800678a:	e7ee      	b.n	800676a <setCP_duty+0x22>
 800678c:	20001534 	.word	0x20001534
 8006790:	20001474 	.word	0x20001474
 8006794:	200011d8 	.word	0x200011d8
 8006798:	40012c00 	.word	0x40012c00

0800679c <check_diode>:

void check_diode(void)
{
	if ((controlSide_data.controlPilot.cp_Vmin > STATEF_MIN)
 800679c:	4b19      	ldr	r3, [pc, #100]	@ (8006804 <check_diode+0x68>)
{
 800679e:	b510      	push	{r4, lr}
	if ((controlSide_data.controlPilot.cp_Vmin > STATEF_MIN)
 80067a0:	695a      	ldr	r2, [r3, #20]
 80067a2:	4919      	ldr	r1, [pc, #100]	@ (8006808 <check_diode+0x6c>)
 80067a4:	3268      	adds	r2, #104	@ 0x68
 80067a6:	4819      	ldr	r0, [pc, #100]	@ (800680c <check_diode+0x70>)
 80067a8:	db18      	blt.n	80067dc <check_diode+0x40>
			&& (sm.currentState == STATE_B2)
 80067aa:	4a19      	ldr	r2, [pc, #100]	@ (8006810 <check_diode+0x74>)
 80067ac:	7812      	ldrb	r2, [r2, #0]
 80067ae:	2a04      	cmp	r2, #4
 80067b0:	d114      	bne.n	80067dc <check_diode+0x40>
			&& (controlSide_data.status.bit.cpPWM_active == 1))
 80067b2:	781a      	ldrb	r2, [r3, #0]
 80067b4:	0652      	lsls	r2, r2, #25
 80067b6:	d511      	bpl.n	80067dc <check_diode+0x40>
	{
		DC_errorOutCounter = 0;
 80067b8:	2400      	movs	r4, #0
		DC_errorInCounter++;
 80067ba:	8802      	ldrh	r2, [r0, #0]
		DC_errorOutCounter = 0;
 80067bc:	800c      	strh	r4, [r1, #0]
		DC_errorInCounter++;
 80067be:	3201      	adds	r2, #1
 80067c0:	b292      	uxth	r2, r2
		if (DC_errorInCounter >= DC_errorCount)
 80067c2:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
		{
			DC_errorInCounter = 0;
			controlSide_data.errorStatus.bit.diodeCheck_failed = 1;
 80067c6:	bf29      	itett	cs
 80067c8:	785a      	ldrbcs	r2, [r3, #1]
		DC_errorInCounter++;
 80067ca:	8002      	strhcc	r2, [r0, #0]
			controlSide_data.errorStatus.bit.diodeCheck_failed = 1;
 80067cc:	f042 0202 	orrcs.w	r2, r2, #2
 80067d0:	705a      	strbcs	r2, [r3, #1]
			diodeCheck_passed = false;
 80067d2:	bf22      	ittt	cs
 80067d4:	4b0f      	ldrcs	r3, [pc, #60]	@ (8006814 <check_diode+0x78>)
			DC_errorInCounter = 0;
 80067d6:	8004      	strhcs	r4, [r0, #0]
			diodeCheck_passed = false;
 80067d8:	701c      	strbcs	r4, [r3, #0]
			DC_errorOutCounter = 0;
			controlSide_data.errorStatus.bit.diodeCheck_failed = 0;
			diodeCheck_passed = true;
		}
	}
}
 80067da:	bd10      	pop	{r4, pc}
		DC_errorInCounter = 0;
 80067dc:	2400      	movs	r4, #0
		DC_errorOutCounter++;
 80067de:	880a      	ldrh	r2, [r1, #0]
		DC_errorInCounter = 0;
 80067e0:	8004      	strh	r4, [r0, #0]
		DC_errorOutCounter++;
 80067e2:	3201      	adds	r2, #1
 80067e4:	b292      	uxth	r2, r2
		if (DC_errorOutCounter >= DC_errorCount)
 80067e6:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
			controlSide_data.errorStatus.bit.diodeCheck_failed = 0;
 80067ea:	bf29      	itett	cs
 80067ec:	785a      	ldrbcs	r2, [r3, #1]
		DC_errorOutCounter++;
 80067ee:	800a      	strhcc	r2, [r1, #0]
			controlSide_data.errorStatus.bit.diodeCheck_failed = 0;
 80067f0:	f364 0241 	bfics	r2, r4, #1, #1
 80067f4:	705a      	strbcs	r2, [r3, #1]
			diodeCheck_passed = true;
 80067f6:	bf21      	itttt	cs
 80067f8:	2201      	movcs	r2, #1
 80067fa:	4b06      	ldrcs	r3, [pc, #24]	@ (8006814 <check_diode+0x78>)
			DC_errorOutCounter = 0;
 80067fc:	800c      	strhcs	r4, [r1, #0]
			diodeCheck_passed = true;
 80067fe:	701a      	strbcs	r2, [r3, #0]
}
 8006800:	e7eb      	b.n	80067da <check_diode+0x3e>
 8006802:	bf00      	nop
 8006804:	20001474 	.word	0x20001474
 8006808:	200011ea 	.word	0x200011ea
 800680c:	200011ec 	.word	0x200011ec
 8006810:	20001534 	.word	0x20001534
 8006814:	200011f6 	.word	0x200011f6

08006818 <bootup_vehicleCheck>:

void bootup_vehicleCheck(void)
{
 8006818:	b510      	push	{r4, lr}

	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN)
 800681a:	4c15      	ldr	r4, [pc, #84]	@ (8006870 <bootup_vehicleCheck+0x58>)
 800681c:	69a3      	ldr	r3, [r4, #24]
 800681e:	2b6a      	cmp	r3, #106	@ 0x6a
	{
		controlSide_data.networkSide_request.bit.vehicle_Check = 0;
 8006820:	7f63      	ldrb	r3, [r4, #29]
	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN)
 8006822:	dd08      	ble.n	8006836 <bootup_vehicleCheck+0x1e>
		changeState((StateMachine *)&sm, STATE_A1);
 8006824:	2101      	movs	r1, #1
		controlSide_data.networkSide_request.bit.vehicle_Check = 0;
 8006826:	f023 0308 	bic.w	r3, r3, #8
 800682a:	7763      	strb	r3, [r4, #29]

		if ((controlSide_data.controlPilot.cp_Vmax > STATEC_MIN) //Jump to STATE C1
		&& (controlSide_data.controlPilot.cp_Vmax < STATEC_MAX))
		{
			stateEntry_flag = true;
			changeState((StateMachine *)&sm, STATE_C1);
 800682c:	4811      	ldr	r0, [pc, #68]	@ (8006874 <bootup_vehicleCheck+0x5c>)
		}
	}
}
 800682e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			changeState((StateMachine *)&sm, STATE_C1);
 8006832:	f001 bc49 	b.w	80080c8 <changeState>
		controlSide_data.networkSide_request.bit.vehicle_Check = 1;
 8006836:	f043 0308 	orr.w	r3, r3, #8
 800683a:	7763      	strb	r3, [r4, #29]
		if ((controlSide_data.controlPilot.cp_Vmax > STATEB_MIN) //Jump to STATE B1
 800683c:	69a3      	ldr	r3, [r4, #24]
 800683e:	2b4c      	cmp	r3, #76	@ 0x4c
 8006840:	dd09      	ble.n	8006856 <bootup_vehicleCheck+0x3e>
		&& (controlSide_data.controlPilot.cp_Vmax < STATEB_MAX))
 8006842:	69a3      	ldr	r3, [r4, #24]
 8006844:	2b67      	cmp	r3, #103	@ 0x67
 8006846:	dc06      	bgt.n	8006856 <bootup_vehicleCheck+0x3e>
			stateEntry_flag = true;
 8006848:	2201      	movs	r2, #1
 800684a:	4b0b      	ldr	r3, [pc, #44]	@ (8006878 <bootup_vehicleCheck+0x60>)
			changeState((StateMachine *)&sm, STATE_B1);
 800684c:	2103      	movs	r1, #3
 800684e:	4809      	ldr	r0, [pc, #36]	@ (8006874 <bootup_vehicleCheck+0x5c>)
			stateEntry_flag = true;
 8006850:	701a      	strb	r2, [r3, #0]
			changeState((StateMachine *)&sm, STATE_B1);
 8006852:	f001 fc39 	bl	80080c8 <changeState>
		if ((controlSide_data.controlPilot.cp_Vmax > STATEC_MIN) //Jump to STATE C1
 8006856:	69a3      	ldr	r3, [r4, #24]
 8006858:	2b2e      	cmp	r3, #46	@ 0x2e
 800685a:	dd07      	ble.n	800686c <bootup_vehicleCheck+0x54>
		&& (controlSide_data.controlPilot.cp_Vmax < STATEC_MAX))
 800685c:	69a3      	ldr	r3, [r4, #24]
 800685e:	2b49      	cmp	r3, #73	@ 0x49
 8006860:	dc04      	bgt.n	800686c <bootup_vehicleCheck+0x54>
			stateEntry_flag = true;
 8006862:	2201      	movs	r2, #1
 8006864:	4b04      	ldr	r3, [pc, #16]	@ (8006878 <bootup_vehicleCheck+0x60>)
			changeState((StateMachine *)&sm, STATE_C1);
 8006866:	2105      	movs	r1, #5
			stateEntry_flag = true;
 8006868:	701a      	strb	r2, [r3, #0]
			changeState((StateMachine *)&sm, STATE_C1);
 800686a:	e7df      	b.n	800682c <bootup_vehicleCheck+0x14>
}
 800686c:	bd10      	pop	{r4, pc}
 800686e:	bf00      	nop
 8006870:	20001474 	.word	0x20001474
 8006874:	20001534 	.word	0x20001534
 8006878:	2000000d 	.word	0x2000000d

0800687c <check_vehicleConnector>:

void check_vehicleConnector(void)
{
 800687c:	b510      	push	{r4, lr}
	if (controlSide_data.controlPilot.cp_enable)
 800687e:	4b12      	ldr	r3, [pc, #72]	@ (80068c8 <check_vehicleConnector+0x4c>)
 8006880:	7ada      	ldrb	r2, [r3, #11]
 8006882:	b19a      	cbz	r2, 80068ac <check_vehicleConnector+0x30>
	{
		if ((controlSide_data.controlPilot.cp_Vmax > 0)
 8006884:	699a      	ldr	r2, [r3, #24]
 8006886:	4911      	ldr	r1, [pc, #68]	@ (80068cc <check_vehicleConnector+0x50>)
 8006888:	2a00      	cmp	r2, #0
 800688a:	4811      	ldr	r0, [pc, #68]	@ (80068d0 <check_vehicleConnector+0x54>)
 800688c:	dd0f      	ble.n	80068ae <check_vehicleConnector+0x32>
				&& (controlSide_data.controlPilot.cp_Vmax < STATEA_MIN))
 800688e:	699a      	ldr	r2, [r3, #24]
 8006890:	2a69      	cmp	r2, #105	@ 0x69
 8006892:	dc0c      	bgt.n	80068ae <check_vehicleConnector+0x32>
		{
			vehicle_checkOutCounter = 0;
 8006894:	2200      	movs	r2, #0
 8006896:	700a      	strb	r2, [r1, #0]
			vehicle_checkInCounter++;
 8006898:	7802      	ldrb	r2, [r0, #0]
 800689a:	3201      	adds	r2, #1
 800689c:	b2d2      	uxtb	r2, r2
			if (vehicle_checkInCounter >= vehicle_checkCount)
 800689e:	2a18      	cmp	r2, #24
			vehicle_checkInCounter++;
 80068a0:	7002      	strb	r2, [r0, #0]
			if (vehicle_checkInCounter >= vehicle_checkCount)
 80068a2:	d903      	bls.n	80068ac <check_vehicleConnector+0x30>
			{
				controlSide_data.status.bit.connector_state = 1;
 80068a4:	781a      	ldrb	r2, [r3, #0]
 80068a6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
		{
			vehicle_checkInCounter = 0;
			vehicle_checkOutCounter++;
			if (vehicle_checkOutCounter >= vehicle_checkCount)
			{
				controlSide_data.status.bit.connector_state = 0;
 80068aa:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 80068ac:	bd10      	pop	{r4, pc}
			vehicle_checkInCounter = 0;
 80068ae:	2400      	movs	r4, #0
			vehicle_checkOutCounter++;
 80068b0:	780a      	ldrb	r2, [r1, #0]
			vehicle_checkInCounter = 0;
 80068b2:	7004      	strb	r4, [r0, #0]
			vehicle_checkOutCounter++;
 80068b4:	3201      	adds	r2, #1
 80068b6:	b2d2      	uxtb	r2, r2
			if (vehicle_checkOutCounter >= vehicle_checkCount)
 80068b8:	2a18      	cmp	r2, #24
			vehicle_checkOutCounter++;
 80068ba:	700a      	strb	r2, [r1, #0]
			if (vehicle_checkOutCounter >= vehicle_checkCount)
 80068bc:	d9f6      	bls.n	80068ac <check_vehicleConnector+0x30>
				controlSide_data.status.bit.connector_state = 0;
 80068be:	781a      	ldrb	r2, [r3, #0]
 80068c0:	f364 12c7 	bfi	r2, r4, #7, #1
 80068c4:	e7f1      	b.n	80068aa <check_vehicleConnector+0x2e>
 80068c6:	bf00      	nop
 80068c8:	20001474 	.word	0x20001474
 80068cc:	200011d9 	.word	0x200011d9
 80068d0:	200011da 	.word	0x200011da

080068d4 <check_PWMActive>:

void check_PWMActive(void)
{
	if (charger_init_flag == true)
 80068d4:	4b18      	ldr	r3, [pc, #96]	@ (8006938 <check_PWMActive+0x64>)
{
 80068d6:	b510      	push	{r4, lr}
	if (charger_init_flag == true)
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	b1ab      	cbz	r3, 8006908 <check_PWMActive+0x34>
	{
		static uint16_t diff;

		if (controlSide_data.controlPilot.cp_duty_enable == 1)
 80068dc:	4b17      	ldr	r3, [pc, #92]	@ (800693c <check_PWMActive+0x68>)
 80068de:	7a9a      	ldrb	r2, [r3, #10]
 80068e0:	2a01      	cmp	r2, #1
 80068e2:	d125      	bne.n	8006930 <check_PWMActive+0x5c>
		{
			diff = (controlSide_data.controlPilot.cp_max
 80068e4:	8a1a      	ldrh	r2, [r3, #16]
					- controlSide_data.controlPilot.cp_min);
 80068e6:	89d9      	ldrh	r1, [r3, #14]
 80068e8:	4815      	ldr	r0, [pc, #84]	@ (8006940 <check_PWMActive+0x6c>)
 80068ea:	1a52      	subs	r2, r2, r1

			if (diff > 1000)
 80068ec:	b292      	uxth	r2, r2
 80068ee:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 80068f2:	f04f 0100 	mov.w	r1, #0
 80068f6:	4c13      	ldr	r4, [pc, #76]	@ (8006944 <check_PWMActive+0x70>)
 80068f8:	d90d      	bls.n	8006916 <check_PWMActive+0x42>
			{
				PWMActive_OutCounter = 0;
				PWMActive_InCounter++;
 80068fa:	8822      	ldrh	r2, [r4, #0]
				PWMActive_OutCounter = 0;
 80068fc:	8001      	strh	r1, [r0, #0]
				PWMActive_InCounter++;
 80068fe:	3201      	adds	r2, #1
 8006900:	b292      	uxth	r2, r2
				if (PWMActive_InCounter >= PWMActive_count)
 8006902:	2ac7      	cmp	r2, #199	@ 0xc7
 8006904:	d801      	bhi.n	800690a <check_PWMActive+0x36>
				PWMActive_InCounter++;
 8006906:	8022      	strh	r2, [r4, #0]
		else
		{
			controlSide_data.status.bit.cpPWM_active = 0;
		}
	}
}
 8006908:	bd10      	pop	{r4, pc}
					controlSide_data.status.bit.cpPWM_active = 1;
 800690a:	781a      	ldrb	r2, [r3, #0]
					PWMActive_InCounter = 0;
 800690c:	8021      	strh	r1, [r4, #0]
					controlSide_data.status.bit.cpPWM_active = 1;
 800690e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
			controlSide_data.status.bit.cpPWM_active = 0;
 8006912:	701a      	strb	r2, [r3, #0]
}
 8006914:	e7f8      	b.n	8006908 <check_PWMActive+0x34>
				PWMActive_OutCounter++;
 8006916:	8802      	ldrh	r2, [r0, #0]
				PWMActive_InCounter = 0;
 8006918:	8021      	strh	r1, [r4, #0]
				PWMActive_OutCounter++;
 800691a:	3201      	adds	r2, #1
 800691c:	b292      	uxth	r2, r2
				if (PWMActive_OutCounter >= PWMActive_count)
 800691e:	2ac7      	cmp	r2, #199	@ 0xc7
 8006920:	d801      	bhi.n	8006926 <check_PWMActive+0x52>
				PWMActive_OutCounter++;
 8006922:	8002      	strh	r2, [r0, #0]
 8006924:	e7f0      	b.n	8006908 <check_PWMActive+0x34>
					controlSide_data.status.bit.cpPWM_active = 0;
 8006926:	781a      	ldrb	r2, [r3, #0]
					PWMActive_OutCounter = 0;
 8006928:	8001      	strh	r1, [r0, #0]
					controlSide_data.status.bit.cpPWM_active = 0;
 800692a:	f361 1286 	bfi	r2, r1, #6, #1
 800692e:	e7f0      	b.n	8006912 <check_PWMActive+0x3e>
			controlSide_data.status.bit.cpPWM_active = 0;
 8006930:	781a      	ldrb	r2, [r3, #0]
 8006932:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006936:	e7ec      	b.n	8006912 <check_PWMActive+0x3e>
 8006938:	20001409 	.word	0x20001409
 800693c:	20001474 	.word	0x20001474
 8006940:	200011f2 	.word	0x200011f2
 8006944:	200011f4 	.word	0x200011f4

08006948 <init_dataStructures>:
volatile uint32_t vref_count = 0;
volatile float Temperature = 0.0;

void init_dataStructures(void)
{
	controlSide_data.controlPilot.cpDuty = PWMFULLON;
 8006948:	2364      	movs	r3, #100	@ 0x64
 800694a:	4a2c      	ldr	r2, [pc, #176]	@ (80069fc <init_dataStructures+0xb4>)
	controlSide_data.controlPilot.cp_Vmax = 0;
	controlSide_data.controlPilot.cp_Vmin = 3800;
 800694c:	f640 61d8 	movw	r1, #3800	@ 0xed8
	controlSide_data.controlPilot.cpDuty = PWMFULLON;
 8006950:	8193      	strh	r3, [r2, #12]
	controlSide_data.controlPilot.cp_Vmax = 0;
 8006952:	2300      	movs	r3, #0
 8006954:	6193      	str	r3, [r2, #24]
	controlSide_data.controlPilot.cp_Vmin = 3800;
 8006956:	6151      	str	r1, [r2, #20]
	controlSide_data.controlPilot.cp_max = 0;
	controlSide_data.controlPilot.cp_min = 0;
	controlSide_data.controlPilot.cp_enable = 1;
 8006958:	2101      	movs	r1, #1
	controlSide_data.controlPilot.cp_max = 0;
 800695a:	8213      	strh	r3, [r2, #16]
	controlSide_data.controlPilot.cp_min = 0;
 800695c:	81d3      	strh	r3, [r2, #14]
	controlSide_data.controlPilot.cp_enable = 1;
 800695e:	72d1      	strb	r1, [r2, #11]
	controlSide_data.networkSide_request.all = 0;
	controlSide_data.outputs.all = 0;
	controlSide_data.powerSide_request.all = 0;
	controlSide_data.status.all = 0;
	controlSide_data.warnings.all = 0;
	controlSide_data.mcuTemp = 0.0;
 8006960:	2100      	movs	r1, #0
	controlSide_data.controlPilot.cp_duty_enable = 0;
 8006962:	7293      	strb	r3, [r2, #10]
	controlSide_data.errorStatus.all = 0;
 8006964:	7053      	strb	r3, [r2, #1]
	controlSide_data.errorStatus.all = 0;
 8006966:	7053      	strb	r3, [r2, #1]
	controlSide_data.errorStatus.all = 0;
 8006968:	7053      	strb	r3, [r2, #1]
	controlSide_data.inputs.all = 0;
 800696a:	8093      	strh	r3, [r2, #4]
	controlSide_data.networkSide_request.all = 0;
 800696c:	7753      	strb	r3, [r2, #29]
	controlSide_data.outputs.all = 0;
 800696e:	8053      	strh	r3, [r2, #2]
	controlSide_data.powerSide_request.all = 0;
 8006970:	7713      	strb	r3, [r2, #28]
	controlSide_data.status.all = 0;
 8006972:	7013      	strb	r3, [r2, #0]
	controlSide_data.warnings.all = 0;
 8006974:	7793      	strb	r3, [r2, #30]
	controlSide_data.mcuTemp = 0.0;
 8006976:	6211      	str	r1, [r2, #32]

	powerSide_data.voltage.VA = 0;
 8006978:	4a21      	ldr	r2, [pc, #132]	@ (8006a00 <init_dataStructures+0xb8>)
 800697a:	8293      	strh	r3, [r2, #20]
	powerSide_data.voltage.VB = 0;
 800697c:	82d3      	strh	r3, [r2, #22]
	powerSide_data.voltage.VC = 0;
 800697e:	8313      	strh	r3, [r2, #24]
	powerSide_data.current.IA = 0;
 8006980:	8353      	strh	r3, [r2, #26]
	powerSide_data.current.IB = 0;
 8006982:	8393      	strh	r3, [r2, #28]
	powerSide_data.current.IC = 0;
 8006984:	83d3      	strh	r3, [r2, #30]
	powerSide_data.powerEnergy.power = 0;
 8006986:	f882 3020 	strb.w	r3, [r2, #32]
	powerSide_data.powerEnergy.kWh = 0;
 800698a:	6253      	str	r3, [r2, #36]	@ 0x24
	powerSide_data.frequency = 0;
 800698c:	8593      	strh	r3, [r2, #44]	@ 0x2c
	powerSide_data.errorStatus.all = 0;
 800698e:	7053      	strb	r3, [r2, #1]
	powerSide_data.status.all = 0;
 8006990:	7013      	strb	r3, [r2, #0]
	powerSide_data.tripStatus.all = 0;
 8006992:	7093      	strb	r3, [r2, #2]
	powerSide_data.tempSensors.T1 = 0.0;
 8006994:	6051      	str	r1, [r2, #4]
	powerSide_data.tempSensors.T2 = 0.0;
 8006996:	6091      	str	r1, [r2, #8]
	powerSide_data.tempSensors.T3 = 0.0;
 8006998:	60d1      	str	r1, [r2, #12]
	powerSide_data.tempSensors.T4 = 0.0;
 800699a:	6111      	str	r1, [r2, #16]

	networkSide_data.status = 0;
	networkSide_data.maxCurrent_req = 53;
 800699c:	2135      	movs	r1, #53	@ 0x35
	networkSide_data.status = 0;
 800699e:	4a19      	ldr	r2, [pc, #100]	@ (8006a04 <init_dataStructures+0xbc>)
 80069a0:	8013      	strh	r3, [r2, #0]
	networkSide_data.maxCurrent_req = 53;
 80069a2:	7111      	strb	r1, [r2, #4]
	networkSide_data.errors = 0;
 80069a4:	8053      	strh	r3, [r2, #2]
	networkSide_data.ledCommnad = 0;
 80069a6:	7193      	strb	r3, [r2, #6]
	networkSide_data.scheduleCharge = 0;
 80069a8:	7293      	strb	r3, [r2, #10]
	networkSide_data.timeReady = 0;
 80069aa:	7253      	strb	r3, [r2, #9]
	networkSide_data.chargerLock = 0;
 80069ac:	71d3      	strb	r3, [r2, #7]
	networkSide_data.isInternet_available = 0;
 80069ae:	7353      	strb	r3, [r2, #13]
	networkSide_data.loadBalancing_en = 0;
 80069b0:	7313      	strb	r3, [r2, #12]
	networkSide_data.ledOnOff_command = 0;
 80069b2:	7393      	strb	r3, [r2, #14]
	networkSide_data.setTime.Hours = 0;
 80069b4:	73d3      	strb	r3, [r2, #15]
	networkSide_data.setTime.Minutes = 0;
 80069b6:	7413      	strb	r3, [r2, #16]
	networkSide_data.weekdayOn.Hours = 0;
 80069b8:	7493      	strb	r3, [r2, #18]
	networkSide_data.weekdayOff.Minutes = 0;
 80069ba:	7593      	strb	r3, [r2, #22]
	networkSide_data.weekendOn.Hours = 0;
 80069bc:	7613      	strb	r3, [r2, #24]
	networkSide_data.weekendOff.Minutes = 0;
 80069be:	7713      	strb	r3, [r2, #28]

	charger_configGet.en_1.all = 0;
 80069c0:	4a11      	ldr	r2, [pc, #68]	@ (8006a08 <init_dataStructures+0xc0>)
 80069c2:	8013      	strh	r3, [r2, #0]
	charger_configGet.en_2.all = 0;
 80069c4:	8053      	strh	r3, [r2, #2]
	charger_configGet.uv_upper = 0;
 80069c6:	80d3      	strh	r3, [r2, #6]
	charger_configGet.uv_upper = 0;
 80069c8:	80d3      	strh	r3, [r2, #6]
	charger_configGet.ov_upper = 0;
 80069ca:	8153      	strh	r3, [r2, #10]
	charger_configGet.ov_lower = 0;
 80069cc:	8193      	strh	r3, [r2, #12]
	charger_configGet.freq_upper = 0;
 80069ce:	81d3      	strh	r3, [r2, #14]
	charger_configGet.freq_lower = 0;
 80069d0:	8213      	strh	r3, [r2, #16]
	charger_configGet.max_current = 0;
 80069d2:	7113      	strb	r3, [r2, #4]
	charger_configGet.config_counter = 0;
 80069d4:	7493      	strb	r3, [r2, #18]
	charger_configGet.config_enable = false;
 80069d6:	74d3      	strb	r3, [r2, #19]

	charger_configSet.en_1.all = 0;
 80069d8:	4a0c      	ldr	r2, [pc, #48]	@ (8006a0c <init_dataStructures+0xc4>)
 80069da:	8013      	strh	r3, [r2, #0]
	charger_configSet.en_2.all = 0;
 80069dc:	8053      	strh	r3, [r2, #2]
	charger_configSet.uv_upper = 0;
 80069de:	80d3      	strh	r3, [r2, #6]
	charger_configSet.uv_upper = 0;
 80069e0:	80d3      	strh	r3, [r2, #6]
	charger_configSet.ov_upper = 0;
 80069e2:	8153      	strh	r3, [r2, #10]
	charger_configSet.ov_lower = 0;
 80069e4:	8193      	strh	r3, [r2, #12]
	charger_configSet.freq_upper = 0;
 80069e6:	81d3      	strh	r3, [r2, #14]
	charger_configSet.freq_lower = 0;
 80069e8:	8213      	strh	r3, [r2, #16]
	charger_configSet.max_current = 0;
 80069ea:	7113      	strb	r3, [r2, #4]
	charger_configSet.config_counter = 0;
 80069ec:	7493      	strb	r3, [r2, #18]
	charger_configSet.config_enable = false;
 80069ee:	74d3      	strb	r3, [r2, #19]

	hw_version.v1 = 0;
 80069f0:	4a07      	ldr	r2, [pc, #28]	@ (8006a10 <init_dataStructures+0xc8>)
 80069f2:	7013      	strb	r3, [r2, #0]
	hw_version.v2 = 0;
 80069f4:	7053      	strb	r3, [r2, #1]
	hw_version.v3 = 0;
 80069f6:	7093      	strb	r3, [r2, #2]
}
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	20001474 	.word	0x20001474
 8006a00:	20001444 	.word	0x20001444
 8006a04:	20001420 	.word	0x20001420
 8006a08:	200011b4 	.word	0x200011b4
 8006a0c:	20001198 	.word	0x20001198
 8006a10:	20001170 	.word	0x20001170

08006a14 <buzzer_on>:

volatile bool buzzer_en = false;

void buzzer_on(void)
{
 8006a14:	b510      	push	{r4, lr}
	BUZZER_ON();
 8006a16:	4c11      	ldr	r4, [pc, #68]	@ (8006a5c <buzzer_on+0x48>)
 8006a18:	2201      	movs	r2, #1
 8006a1a:	2140      	movs	r1, #64	@ 0x40
 8006a1c:	4620      	mov	r0, r4
 8006a1e:	f003 fb29 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a22:	203c      	movs	r0, #60	@ 0x3c
 8006a24:	f002 fc26 	bl	8009274 <HAL_Delay>
	BUZZER_OFF();
 8006a28:	2200      	movs	r2, #0
 8006a2a:	2140      	movs	r1, #64	@ 0x40
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	f003 fb21 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a32:	203c      	movs	r0, #60	@ 0x3c
 8006a34:	f002 fc1e 	bl	8009274 <HAL_Delay>
	BUZZER_ON();
 8006a38:	2201      	movs	r2, #1
 8006a3a:	2140      	movs	r1, #64	@ 0x40
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	f003 fb19 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a42:	203c      	movs	r0, #60	@ 0x3c
 8006a44:	f002 fc16 	bl	8009274 <HAL_Delay>
	BUZZER_OFF();
 8006a48:	4620      	mov	r0, r4
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	2140      	movs	r1, #64	@ 0x40
 8006a4e:	f003 fb11 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
}
 8006a52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(60);
 8006a56:	203c      	movs	r0, #60	@ 0x3c
 8006a58:	f002 bc0c 	b.w	8009274 <HAL_Delay>
 8006a5c:	40010c00 	.word	0x40010c00

08006a60 <buzzer_poweron>:

void buzzer_poweron(void)
{
 8006a60:	b510      	push	{r4, lr}
	BUZZER_ON();
 8006a62:	4c29      	ldr	r4, [pc, #164]	@ (8006b08 <buzzer_poweron+0xa8>)
 8006a64:	2201      	movs	r2, #1
 8006a66:	2140      	movs	r1, #64	@ 0x40
 8006a68:	4620      	mov	r0, r4
 8006a6a:	f003 fb03 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a6e:	203c      	movs	r0, #60	@ 0x3c
 8006a70:	f002 fc00 	bl	8009274 <HAL_Delay>
	BUZZER_OFF();
 8006a74:	2200      	movs	r2, #0
 8006a76:	2140      	movs	r1, #64	@ 0x40
 8006a78:	4620      	mov	r0, r4
 8006a7a:	f003 fafb 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a7e:	203c      	movs	r0, #60	@ 0x3c
 8006a80:	f002 fbf8 	bl	8009274 <HAL_Delay>
	BUZZER_ON();
 8006a84:	2201      	movs	r2, #1
 8006a86:	2140      	movs	r1, #64	@ 0x40
 8006a88:	4620      	mov	r0, r4
 8006a8a:	f003 faf3 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a8e:	203c      	movs	r0, #60	@ 0x3c
 8006a90:	f002 fbf0 	bl	8009274 <HAL_Delay>
	BUZZER_OFF();
 8006a94:	2200      	movs	r2, #0
 8006a96:	2140      	movs	r1, #64	@ 0x40
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f003 faeb 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006a9e:	203c      	movs	r0, #60	@ 0x3c
 8006aa0:	f002 fbe8 	bl	8009274 <HAL_Delay>
	BUZZER_ON();
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	2140      	movs	r1, #64	@ 0x40
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	f003 fae3 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006aae:	203c      	movs	r0, #60	@ 0x3c
 8006ab0:	f002 fbe0 	bl	8009274 <HAL_Delay>
	BUZZER_OFF();
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	2140      	movs	r1, #64	@ 0x40
 8006ab8:	4620      	mov	r0, r4
 8006aba:	f003 fadb 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006abe:	203c      	movs	r0, #60	@ 0x3c
 8006ac0:	f002 fbd8 	bl	8009274 <HAL_Delay>
	BUZZER_ON();
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	2140      	movs	r1, #64	@ 0x40
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f003 fad3 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006ace:	203c      	movs	r0, #60	@ 0x3c
 8006ad0:	f002 fbd0 	bl	8009274 <HAL_Delay>
	BUZZER_OFF();
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	2140      	movs	r1, #64	@ 0x40
 8006ad8:	4620      	mov	r0, r4
 8006ada:	f003 facb 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006ade:	203c      	movs	r0, #60	@ 0x3c
 8006ae0:	f002 fbc8 	bl	8009274 <HAL_Delay>
	BUZZER_ON();
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	2140      	movs	r1, #64	@ 0x40
 8006ae8:	4620      	mov	r0, r4
 8006aea:	f003 fac3 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
 8006aee:	203c      	movs	r0, #60	@ 0x3c
 8006af0:	f002 fbc0 	bl	8009274 <HAL_Delay>
	BUZZER_OFF();
 8006af4:	4620      	mov	r0, r4
 8006af6:	2200      	movs	r2, #0
 8006af8:	2140      	movs	r1, #64	@ 0x40
 8006afa:	f003 fabb 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(60);
}
 8006afe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(60);
 8006b02:	203c      	movs	r0, #60	@ 0x3c
 8006b04:	f002 bbb6 	b.w	8009274 <HAL_Delay>
 8006b08:	40010c00 	.word	0x40010c00

08006b0c <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b38 <MX_DMA_Init+0x2c>)
{
 8006b0e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006b10:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006b12:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006b14:	f042 0201 	orr.w	r2, r2, #1
 8006b18:	615a      	str	r2, [r3, #20]
 8006b1a:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006b1c:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006b1e:	f003 0301 	and.w	r3, r3, #1
 8006b22:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006b24:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006b26:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006b28:	f002 fed4 	bl	80098d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006b2c:	200b      	movs	r0, #11

}
 8006b2e:	b003      	add	sp, #12
 8006b30:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006b34:	f002 befe 	b.w	8009934 <HAL_NVIC_EnableIRQ>
 8006b38:	40021000 	.word	0x40021000

08006b3c <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b3c:	2210      	movs	r2, #16
{
 8006b3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b42:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b44:	eb0d 0002 	add.w	r0, sp, r2
 8006b48:	2100      	movs	r1, #0
 8006b4a:	f005 f8cd 	bl	800bce8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b4e:	4b27      	ldr	r3, [pc, #156]	@ (8006bec <MX_GPIO_Init+0xb0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EC_TEST_Pin|N_RELAY_Pin, GPIO_PIN_RESET);
 8006b50:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 8006bf0 <MX_GPIO_Init+0xb4>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b54:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OCP_RESET_Pin|GFIC_TEST_Pin|GFIC_RESET_Pin|BOARD_LED_Pin
 8006b56:	4d27      	ldr	r5, [pc, #156]	@ (8006bf4 <MX_GPIO_Init+0xb8>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b58:	f042 0220 	orr.w	r2, r2, #32
 8006b5c:	619a      	str	r2, [r3, #24]
 8006b5e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, EC_TEST_Pin|N_RELAY_Pin, GPIO_PIN_RESET);
 8006b60:	4640      	mov	r0, r8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b62:	f002 0220 	and.w	r2, r2, #32
 8006b66:	9201      	str	r2, [sp, #4]
 8006b68:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b6a:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, EC_TEST_Pin|N_RELAY_Pin, GPIO_PIN_RESET);
 8006b6c:	f248 0180 	movw	r1, #32896	@ 0x8080
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b70:	f042 0204 	orr.w	r2, r2, #4
 8006b74:	619a      	str	r2, [r3, #24]
 8006b76:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : EC_TEST_Pin N_RELAY_Pin */
  GPIO_InitStruct.Pin = EC_TEST_Pin|N_RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b78:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b7a:	f002 0204 	and.w	r2, r2, #4
 8006b7e:	9202      	str	r2, [sp, #8]
 8006b80:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b82:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006b84:	2701      	movs	r7, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b86:	f042 0208 	orr.w	r2, r2, #8
 8006b8a:	619a      	str	r2, [r3, #24]
 8006b8c:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, EC_TEST_Pin|N_RELAY_Pin, GPIO_PIN_RESET);
 8006b8e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b90:	f003 0308 	and.w	r3, r3, #8
 8006b94:	9303      	str	r3, [sp, #12]
 8006b96:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, EC_TEST_Pin|N_RELAY_Pin, GPIO_PIN_RESET);
 8006b98:	f003 fa6c 	bl	800a074 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, OCP_RESET_Pin|GFIC_TEST_Pin|GFIC_RESET_Pin|BOARD_LED_Pin
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	4628      	mov	r0, r5
 8006ba0:	f24a 1158 	movw	r1, #41304	@ 0xa158
 8006ba4:	f003 fa66 	bl	800a074 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ba8:	2602      	movs	r6, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006baa:	f248 0380 	movw	r3, #32896	@ 0x8080
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bae:	4640      	mov	r0, r8
 8006bb0:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006bb2:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006bb6:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bba:	f003 f981 	bl	8009ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : GFIC_TEST_SENSE_Pin GFIC_SENSE_Pin C_FB_Pin */
  GPIO_InitStruct.Pin = GFIC_TEST_SENSE_Pin|GFIC_SENSE_Pin|C_FB_Pin;
 8006bbe:	f245 0320 	movw	r3, #20512	@ 0x5020
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006bc6:	e9cd 3404 	strd	r3, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bca:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bcc:	f003 f978 	bl	8009ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCP_RESET_Pin GFIC_TEST_Pin GFIC_RESET_Pin BOARD_LED_Pin
                           BUZZER_Pin L_RELAY_Pin */
  GPIO_InitStruct.Pin = OCP_RESET_Pin|GFIC_TEST_Pin|GFIC_RESET_Pin|BOARD_LED_Pin
 8006bd0:	f24a 1358 	movw	r3, #41304	@ 0xa158
                          |BUZZER_Pin|L_RELAY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006bd8:	e9cd 3704 	strd	r3, r7, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006bdc:	e9cd 4606 	strd	r4, r6, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006be0:	f003 f96e 	bl	8009ec0 <HAL_GPIO_Init>

}
 8006be4:	b008      	add	sp, #32
 8006be6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bea:	bf00      	nop
 8006bec:	40021000 	.word	0x40021000
 8006bf0:	40010800 	.word	0x40010800
 8006bf4:	40010c00 	.word	0x40010c00

08006bf8 <get_GPIOFeedback>:
 *          counter reaches `checkCounter`, the contactor state is updated in
 *          the `powerSide_data` structure.
 */
static void get_ContactorFB(void)
{
    if (C_FB() == 1)
 8006bf8:	2120      	movs	r1, #32
 *
 * @details This function is the main entry point for updating the contactor
 *          state based on GPIO feedback. It internally calls `get_ContactorFB()`.
 */
void get_GPIOFeedback(void)
{
 8006bfa:	b508      	push	{r3, lr}
    if (C_FB() == 1)
 8006bfc:	4811      	ldr	r0, [pc, #68]	@ (8006c44 <get_GPIOFeedback+0x4c>)
 8006bfe:	f003 fa33 	bl	800a068 <HAL_GPIO_ReadPin>
 8006c02:	4a11      	ldr	r2, [pc, #68]	@ (8006c48 <get_GPIOFeedback+0x50>)
 8006c04:	4911      	ldr	r1, [pc, #68]	@ (8006c4c <get_GPIOFeedback+0x54>)
 8006c06:	b978      	cbnz	r0, 8006c28 <get_GPIOFeedback+0x30>
        CFB_inCounter++;
 8006c08:	780b      	ldrb	r3, [r1, #0]
        CFB_outCounter = 0;
 8006c0a:	7010      	strb	r0, [r2, #0]
        CFB_inCounter++;
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	b2db      	uxtb	r3, r3
        if (CFB_inCounter >= checkCounter)
 8006c10:	2b04      	cmp	r3, #4
 8006c12:	d801      	bhi.n	8006c18 <get_GPIOFeedback+0x20>
        CFB_inCounter++;
 8006c14:	700b      	strb	r3, [r1, #0]
    get_ContactorFB();
}
 8006c16:	bd08      	pop	{r3, pc}
            CFB_inCounter = 0;
 8006c18:	7008      	strb	r0, [r1, #0]
            powerSide_data.status.bit.contactor_state = ON;
 8006c1a:	2101      	movs	r1, #1
 8006c1c:	4a0c      	ldr	r2, [pc, #48]	@ (8006c50 <get_GPIOFeedback+0x58>)
 8006c1e:	7813      	ldrb	r3, [r2, #0]
 8006c20:	f361 1387 	bfi	r3, r1, #6, #2
            powerSide_data.status.bit.contactor_state = OFF;
 8006c24:	7013      	strb	r3, [r2, #0]
}
 8006c26:	e7f6      	b.n	8006c16 <get_GPIOFeedback+0x1e>
        CFB_inCounter = 0;
 8006c28:	2000      	movs	r0, #0
        CFB_outCounter++;
 8006c2a:	7813      	ldrb	r3, [r2, #0]
        CFB_inCounter = 0;
 8006c2c:	7008      	strb	r0, [r1, #0]
        CFB_outCounter++;
 8006c2e:	3301      	adds	r3, #1
 8006c30:	b2db      	uxtb	r3, r3
        if (CFB_outCounter >= checkCounter)
 8006c32:	2b04      	cmp	r3, #4
            CFB_outCounter = 0;
 8006c34:	bf81      	itttt	hi
 8006c36:	7010      	strbhi	r0, [r2, #0]
            powerSide_data.status.bit.contactor_state = OFF;
 8006c38:	4a05      	ldrhi	r2, [pc, #20]	@ (8006c50 <get_GPIOFeedback+0x58>)
 8006c3a:	7813      	ldrbhi	r3, [r2, #0]
 8006c3c:	f360 1387 	bfihi	r3, r0, #6, #2
 8006c40:	e7f0      	b.n	8006c24 <get_GPIOFeedback+0x2c>
 8006c42:	bf00      	nop
 8006c44:	40010c00 	.word	0x40010c00
 8006c48:	20001498 	.word	0x20001498
 8006c4c:	20001499 	.word	0x20001499
 8006c50:	20001444 	.word	0x20001444

08006c54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006c54:	b510      	push	{r4, lr}
 8006c56:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006c58:	2210      	movs	r2, #16
 8006c5a:	2100      	movs	r1, #0
 8006c5c:	a80c      	add	r0, sp, #48	@ 0x30
 8006c5e:	f005 f843 	bl	800bce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006c62:	2214      	movs	r2, #20
 8006c64:	2100      	movs	r1, #0
 8006c66:	eb0d 0002 	add.w	r0, sp, r2
 8006c6a:	f005 f83d 	bl	800bce8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006c6e:	2210      	movs	r2, #16
 8006c70:	2100      	movs	r1, #0
 8006c72:	a801      	add	r0, sp, #4
 8006c74:	f005 f838 	bl	800bce8 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006c78:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006c7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006c7e:	2109      	movs	r1, #9
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006c80:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006c82:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006c86:	e9cd 4311 	strd	r4, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006c8a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006c8e:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006c90:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8006c92:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006c94:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006c96:	f003 fa01 	bl	800a09c <HAL_RCC_OscConfig>
 8006c9a:	b108      	cbz	r0, 8006ca0 <SystemClock_Config+0x4c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006c9c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8006c9e:	e7fe      	b.n	8006c9e <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006ca0:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006ca2:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006ca6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006caa:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006cac:	e9cd 3008 	strd	r3, r0, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006cb0:	4621      	mov	r1, r4
 8006cb2:	a805      	add	r0, sp, #20
 8006cb4:	f003 fbb8 	bl	800a428 <HAL_RCC_ClockConfig>
 8006cb8:	b108      	cbz	r0, 8006cbe <SystemClock_Config+0x6a>
 8006cba:	b672      	cpsid	i
	while (1)
 8006cbc:	e7fe      	b.n	8006cbc <SystemClock_Config+0x68>
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8006cbe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006cc2:	2203      	movs	r2, #3
 8006cc4:	e9cd 2301 	strd	r2, r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8006cc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006ccc:	a801      	add	r0, sp, #4
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8006cce:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006cd0:	f003 fc66 	bl	800a5a0 <HAL_RCCEx_PeriphCLKConfig>
 8006cd4:	b108      	cbz	r0, 8006cda <SystemClock_Config+0x86>
 8006cd6:	b672      	cpsid	i
	while (1)
 8006cd8:	e7fe      	b.n	8006cd8 <SystemClock_Config+0x84>
}
 8006cda:	b014      	add	sp, #80	@ 0x50
 8006cdc:	bd10      	pop	{r4, pc}
	...

08006ce0 <main>:
{
 8006ce0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			controlSide_data.mcuTemp = (((1.43 - ((adc_store[9] / 4095.0) * VREF)) / 0.0043) + 25.0);
 8006ce4:	a7ae      	add	r7, pc, #696	@ (adr r7, 8006fa0 <main+0x2c0>)
 8006ce6:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006cea:	f20f 29bc 	addw	r9, pc, #700	@ 0x2bc
 8006cee:	e9d9 8900 	ldrd	r8, r9, [r9]
  HAL_Init();
 8006cf2:	f002 fa9b 	bl	800922c <HAL_Init>
  SystemClock_Config();
 8006cf6:	f7ff ffad 	bl	8006c54 <SystemClock_Config>
  MX_GPIO_Init();
 8006cfa:	f7ff ff1f 	bl	8006b3c <MX_GPIO_Init>
  MX_DMA_Init();
 8006cfe:	f7ff ff05 	bl	8006b0c <MX_DMA_Init>
  MX_ADC1_Init();
 8006d02:	f7ff f83f 	bl	8005d84 <MX_ADC1_Init>
  MX_TIM1_Init();
 8006d06:	f002 f82f 	bl	8008d68 <MX_TIM1_Init>
  MX_TIM3_Init();
 8006d0a:	f001 ff9b 	bl	8008c44 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8006d0e:	f002 f939 	bl	8008f84 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8006d12:	f002 f95d 	bl	8008fd0 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8006d16:	f000 fe87 	bl	8007a28 <MX_RTC_Init>
HAL_TIM_Base_Start_IT(&htim3);
 8006d1a:	48a7      	ldr	r0, [pc, #668]	@ (8006fb8 <main+0x2d8>)
 8006d1c:	f004 f83a 	bl	800ad94 <HAL_TIM_Base_Start_IT>
HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8006d20:	2100      	movs	r1, #0
 8006d22:	48a6      	ldr	r0, [pc, #664]	@ (8006fbc <main+0x2dc>)
 8006d24:	f004 fb06 	bl	800b334 <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8006d28:	210c      	movs	r1, #12
 8006d2a:	48a4      	ldr	r0, [pc, #656]	@ (8006fbc <main+0x2dc>)
 8006d2c:	f004 fb02 	bl	800b334 <HAL_TIM_PWM_Start>
HAL_ADCEx_Calibration_Start(&hadc1);
 8006d30:	48a3      	ldr	r0, [pc, #652]	@ (8006fc0 <main+0x2e0>)
 8006d32:	f002 fd4b 	bl	80097cc <HAL_ADCEx_Calibration_Start>
HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_store, 11);
 8006d36:	220b      	movs	r2, #11
 8006d38:	49a2      	ldr	r1, [pc, #648]	@ (8006fc4 <main+0x2e4>)
 8006d3a:	48a1      	ldr	r0, [pc, #644]	@ (8006fc0 <main+0x2e0>)
 8006d3c:	f002 fc14 	bl	8009568 <HAL_ADC_Start_DMA>
	MX_RTC_Init();
 8006d40:	f000 fe72 	bl	8007a28 <MX_RTC_Init>
	initRTC();
 8006d44:	f000 fec2 	bl	8007acc <initRTC>
	init_dataStructures();
 8006d48:	f7ff fdfe 	bl	8006948 <init_dataStructures>
	initializeStateMachine((StateMachine *)&sm);
 8006d4c:	489e      	ldr	r0, [pc, #632]	@ (8006fc8 <main+0x2e8>)
 8006d4e:	f001 f97d 	bl	800804c <initializeStateMachine>
	calibrateCP(0);
 8006d52:	2000      	movs	r0, #0
 8006d54:	f7ff fbae 	bl	80064b4 <calibrateCP>
	GFIC_RESET_ON();
 8006d58:	2201      	movs	r2, #1
 8006d5a:	2108      	movs	r1, #8
 8006d5c:	489b      	ldr	r0, [pc, #620]	@ (8006fcc <main+0x2ec>)
 8006d5e:	f003 f989 	bl	800a074 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8006d62:	2064      	movs	r0, #100	@ 0x64
 8006d64:	f002 fa86 	bl	8009274 <HAL_Delay>
	GFIC_RESET_OFF();
 8006d68:	2108      	movs	r1, #8
 8006d6a:	4898      	ldr	r0, [pc, #608]	@ (8006fcc <main+0x2ec>)
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	f003 f981 	bl	800a074 <HAL_GPIO_WritePin>
	run_GFITest = true;
 8006d72:	2201      	movs	r2, #1
 8006d74:	4b96      	ldr	r3, [pc, #600]	@ (8006fd0 <main+0x2f0>)
 8006d76:	701a      	strb	r2, [r3, #0]
	buzzer_poweron();
 8006d78:	f7ff fe72 	bl	8006a60 <buzzer_poweron>
	CSMS_Init();
 8006d7c:	f7fe fd0a 	bl	8005794 <CSMS_Init>
	ModbusRTU_Init();
 8006d80:	f7fe fb64 	bl	800544c <ModbusRTU_Init>
	tick_clear(&timeout);
 8006d84:	4893      	ldr	r0, [pc, #588]	@ (8006fd4 <main+0x2f4>)
 8006d86:	f002 f84d 	bl	8008e24 <tick_clear>
	tick_clear(&gfi_test);
 8006d8a:	4893      	ldr	r0, [pc, #588]	@ (8006fd8 <main+0x2f8>)
 8006d8c:	f002 f84a 	bl	8008e24 <tick_clear>
	tick_clear(&rtc_checkCounter);
 8006d90:	4892      	ldr	r0, [pc, #584]	@ (8006fdc <main+0x2fc>)
 8006d92:	f002 f847 	bl	8008e24 <tick_clear>
	tick_clear(&rtc_updateCounter);
 8006d96:	4892      	ldr	r0, [pc, #584]	@ (8006fe0 <main+0x300>)
 8006d98:	f002 f844 	bl	8008e24 <tick_clear>
	tick_clear(&serial_error);
 8006d9c:	4891      	ldr	r0, [pc, #580]	@ (8006fe4 <main+0x304>)
 8006d9e:	f002 f841 	bl	8008e24 <tick_clear>
	tick_clear(&load_balance5s);
 8006da2:	4891      	ldr	r0, [pc, #580]	@ (8006fe8 <main+0x308>)
 8006da4:	f002 f83e 	bl	8008e24 <tick_clear>
	tick_clear(&error_handler);
 8006da8:	4890      	ldr	r0, [pc, #576]	@ (8006fec <main+0x30c>)
 8006daa:	f002 f83b 	bl	8008e24 <tick_clear>
		if (charger_init_flag == false)
 8006dae:	4d90      	ldr	r5, [pc, #576]	@ (8006ff0 <main+0x310>)
 8006db0:	4c90      	ldr	r4, [pc, #576]	@ (8006ff4 <main+0x314>)
 8006db2:	782b      	ldrb	r3, [r5, #0]
 8006db4:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8006fd4 <main+0x2f4>
 8006db8:	b963      	cbnz	r3, 8006dd4 <main+0xf4>
			if ((networkSide_bootup == true)			//Serial check
 8006dba:	4b8f      	ldr	r3, [pc, #572]	@ (8006ff8 <main+0x318>)
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	b14b      	cbz	r3, 8006dd4 <main+0xf4>
					&& (bootup_timeUpdate == true)		//RTC check
 8006dc0:	7823      	ldrb	r3, [r4, #0]
 8006dc2:	b13b      	cbz	r3, 8006dd4 <main+0xf4>
					&& ((timeout.timeout_30s == true) || (emeter_bootup == true)))		//Modbus check or 30sec Timeout
 8006dc4:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8006dc8:	b913      	cbnz	r3, 8006dd0 <main+0xf0>
 8006dca:	4b8c      	ldr	r3, [pc, #560]	@ (8006ffc <main+0x31c>)
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	b10b      	cbz	r3, 8006dd4 <main+0xf4>
				charger_init_flag = true;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	702b      	strb	r3, [r5, #0]
		if (charger_setup_flag == false)
 8006dd4:	f8df b228 	ldr.w	fp, [pc, #552]	@ 8007000 <main+0x320>
 8006dd8:	f89b 3000 	ldrb.w	r3, [fp]
 8006ddc:	b923      	cbnz	r3, 8006de8 <main+0x108>
			get_chargerConfig();
 8006dde:	f7ff f917 	bl	8006010 <get_chargerConfig>
			charger_setup_flag = true;
 8006de2:	2301      	movs	r3, #1
 8006de4:	f88b 3000 	strb.w	r3, [fp]
		if (charger_configSet.config_enable == true)
 8006de8:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8007004 <main+0x324>
 8006dec:	f89b 3013 	ldrb.w	r3, [fp, #19]
 8006df0:	b14b      	cbz	r3, 8006e06 <main+0x126>
			set_chargerConfig();
 8006df2:	f7ff f93b 	bl	800606c <set_chargerConfig>
			charger_configSet.config_enable = false;
 8006df6:	2300      	movs	r3, #0
			HAL_Delay(100);
 8006df8:	2064      	movs	r0, #100	@ 0x64
			charger_configSet.config_enable = false;
 8006dfa:	f88b 3013 	strb.w	r3, [fp, #19]
			HAL_Delay(100);
 8006dfe:	f002 fa39 	bl	8009274 <HAL_Delay>
			HAL_NVIC_SystemReset();
 8006e02:	f002 fda5 	bl	8009950 <HAL_NVIC_SystemReset>
		check_vehicleConnector();
 8006e06:	f7ff fd39 	bl	800687c <check_vehicleConnector>
		check_PWMActive();
 8006e0a:	f7ff fd63 	bl	80068d4 <check_PWMActive>
		if (timeout.timeout_0_5s == true)
 8006e0e:	f89a 3006 	ldrb.w	r3, [sl, #6]
 8006e12:	b10b      	cbz	r3, 8006e18 <main+0x138>
			check_diode();
 8006e14:	f7ff fcc2 	bl	800679c <check_diode>
		ModbusRTU_functions();
 8006e18:	f7fe fb1e 	bl	8005458 <ModbusRTU_functions>
		get_EnergyMeterData();
 8006e1c:	f000 f99c 	bl	8007158 <get_EnergyMeterData>
		if (charger_init_flag == true)
 8006e20:	782b      	ldrb	r3, [r5, #0]
 8006e22:	b10b      	cbz	r3, 8006e28 <main+0x148>
			CSMS_functions();
 8006e24:	f7fe fcb8 	bl	8005798 <CSMS_functions>
		transmitSerial();
 8006e28:	f002 f970 	bl	800910c <transmitSerial>
				if ((bootup_timeUpdate == false)
 8006e2c:	7823      	ldrb	r3, [r4, #0]
 8006e2e:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8006e32:	b9f3      	cbnz	r3, 8006e72 <main+0x192>
					bootup_timeUpdate = true;
 8006e34:	f04f 0a01 	mov.w	sl, #1
 8006e38:	f884 a000 	strb.w	sl, [r4]
					get_date();
 8006e3c:	f000 ff58 	bl	8007cf0 <get_date>
					HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8006e40:	462a      	mov	r2, r5
 8006e42:	4971      	ldr	r1, [pc, #452]	@ (8007008 <main+0x328>)
 8006e44:	4871      	ldr	r0, [pc, #452]	@ (800700c <main+0x32c>)
 8006e46:	f003 fd89 	bl	800a95c <HAL_RTC_GetTime>
					HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8006e4a:	462a      	mov	r2, r5
 8006e4c:	4970      	ldr	r1, [pc, #448]	@ (8007010 <main+0x330>)
 8006e4e:	486f      	ldr	r0, [pc, #444]	@ (800700c <main+0x32c>)
 8006e50:	f003 fe8e 	bl	800ab70 <HAL_RTC_GetDate>
					uint32_t unix_time_set = RTC_ToEpoch(&RtcTime, &RtcDate);
 8006e54:	496e      	ldr	r1, [pc, #440]	@ (8007010 <main+0x330>)
 8006e56:	486c      	ldr	r0, [pc, #432]	@ (8007008 <main+0x328>)
 8006e58:	f000 fe8c 	bl	8007b74 <RTC_ToEpoch>
 8006e5c:	4604      	mov	r4, r0
					HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, (unix_time_set & 0xFFFF));
 8006e5e:	b282      	uxth	r2, r0
 8006e60:	4651      	mov	r1, sl
 8006e62:	486a      	ldr	r0, [pc, #424]	@ (800700c <main+0x32c>)
 8006e64:	f003 ff12 	bl	800ac8c <HAL_RTCEx_BKUPWrite>
					HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, (unix_time_set >> 16));
 8006e68:	2102      	movs	r1, #2
 8006e6a:	4868      	ldr	r0, [pc, #416]	@ (800700c <main+0x32c>)
 8006e6c:	0c22      	lsrs	r2, r4, #16
 8006e6e:	f003 ff0d 	bl	800ac8c <HAL_RTCEx_BKUPWrite>
				if (networkSide_data.alarmUpdate == 1)
 8006e72:	4c68      	ldr	r4, [pc, #416]	@ (8007014 <main+0x334>)
 8006e74:	7ae3      	ldrb	r3, [r4, #11]
 8006e76:	2b01      	cmp	r3, #1
 8006e78:	d101      	bne.n	8006e7e <main+0x19e>
					updateAlarm();
 8006e7a:	f000 ffe9 	bl	8007e50 <updateAlarm>
				if (rtc_checkCounter.timeout_10s == true)
 8006e7e:	4857      	ldr	r0, [pc, #348]	@ (8006fdc <main+0x2fc>)
 8006e80:	7b83      	ldrb	r3, [r0, #14]
 8006e82:	b1e3      	cbz	r3, 8006ebe <main+0x1de>
					tick_clear(&rtc_checkCounter);
 8006e84:	f001 ffce 	bl	8008e24 <tick_clear>
					if ((networkSide_data.isInternet_available == 1)
 8006e88:	7b63      	ldrb	r3, [r4, #13]
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d139      	bne.n	8006f02 <main+0x222>
							&& (networkSide_data.timeReady == 1))
 8006e8e:	7a63      	ldrb	r3, [r4, #9]
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d136      	bne.n	8006f02 <main+0x222>
						updateRTC();
 8006e94:	f000 ff86 	bl	8007da4 <updateRTC>
						updateAlarm();
 8006e98:	f000 ffda 	bl	8007e50 <updateAlarm>
					checkWeekday_Time();
 8006e9c:	f001 f84a 	bl	8007f34 <checkWeekday_Time>
					if (controlSide_data.networkSide_request.bit.rtcUpdateComplete
 8006ea0:	4b5d      	ldr	r3, [pc, #372]	@ (8007018 <main+0x338>)
 8006ea2:	7f5a      	ldrb	r2, [r3, #29]
 8006ea4:	0691      	lsls	r1, r2, #26
						controlSide_data.networkSide_request.bit.rtcUpdateComplete =
 8006ea6:	bf42      	ittt	mi
 8006ea8:	7f5a      	ldrbmi	r2, [r3, #29]
 8006eaa:	f022 0220 	bicmi.w	r2, r2, #32
 8006eae:	775a      	strbmi	r2, [r3, #29]
					if (controlSide_data.networkSide_request.bit.rtcUpdateAlarmComplete
 8006eb0:	7f5a      	ldrb	r2, [r3, #29]
 8006eb2:	0652      	lsls	r2, r2, #25
						controlSide_data.networkSide_request.bit.rtcUpdateAlarmComplete =
 8006eb4:	bf42      	ittt	mi
 8006eb6:	7f5a      	ldrbmi	r2, [r3, #29]
 8006eb8:	f022 0240 	bicmi.w	r2, r2, #64	@ 0x40
 8006ebc:	775a      	strbmi	r2, [r3, #29]
		if (debug_count >= 6000)
 8006ebe:	f241 716f 	movw	r1, #5999	@ 0x176f
		debug_count++;
 8006ec2:	4a56      	ldr	r2, [pc, #344]	@ (800701c <main+0x33c>)
 8006ec4:	8813      	ldrh	r3, [r2, #0]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	b29b      	uxth	r3, r3
		if (debug_count >= 6000)
 8006eca:	428b      	cmp	r3, r1
 8006ecc:	d833      	bhi.n	8006f36 <main+0x256>
		debug_count++;
 8006ece:	8013      	strh	r3, [r2, #0]
		get_EnergyMeterData();
 8006ed0:	f000 f942 	bl	8007158 <get_EnergyMeterData>
		calculate_Energy();
 8006ed4:	f000 f904 	bl	80070e0 <calculate_Energy>
		if (buzzer_en == true)
 8006ed8:	4b51      	ldr	r3, [pc, #324]	@ (8007020 <main+0x340>)
 8006eda:	781a      	ldrb	r2, [r3, #0]
 8006edc:	b11a      	cbz	r2, 8006ee6 <main+0x206>
			buzzer_en = false;
 8006ede:	2200      	movs	r2, #0
 8006ee0:	701a      	strb	r2, [r3, #0]
			buzzer_on();
 8006ee2:	f7ff fd97 	bl	8006a14 <buzzer_on>
		errorBuffer_log();
 8006ee6:	f000 fd4d 	bl	8007984 <errorBuffer_log>
		errorBuffer_report();
 8006eea:	f000 fd67 	bl	80079bc <errorBuffer_report>
		if (OTA_flag == true)
 8006eee:	4b4d      	ldr	r3, [pc, #308]	@ (8007024 <main+0x344>)
 8006ef0:	781a      	ldrb	r2, [r3, #0]
 8006ef2:	2a00      	cmp	r2, #0
 8006ef4:	f43f af5b 	beq.w	8006dae <main+0xce>
			OTA_flag = false;
 8006ef8:	2200      	movs	r2, #0
 8006efa:	701a      	strb	r2, [r3, #0]
			Flag_up();
 8006efc:	f7fe fefe 	bl	8005cfc <Flag_up>
 8006f00:	e755      	b.n	8006dae <main+0xce>
						HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8006f02:	2200      	movs	r2, #0
 8006f04:	4940      	ldr	r1, [pc, #256]	@ (8007008 <main+0x328>)
 8006f06:	4841      	ldr	r0, [pc, #260]	@ (800700c <main+0x32c>)
 8006f08:	f003 fd28 	bl	800a95c <HAL_RTC_GetTime>
						HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	4940      	ldr	r1, [pc, #256]	@ (8007010 <main+0x330>)
 8006f10:	483e      	ldr	r0, [pc, #248]	@ (800700c <main+0x32c>)
 8006f12:	f003 fe2d 	bl	800ab70 <HAL_RTC_GetDate>
						uint32_t unix_time_set = RTC_ToEpoch(&RtcTime, &RtcDate);
 8006f16:	493e      	ldr	r1, [pc, #248]	@ (8007010 <main+0x330>)
 8006f18:	483b      	ldr	r0, [pc, #236]	@ (8007008 <main+0x328>)
 8006f1a:	f000 fe2b 	bl	8007b74 <RTC_ToEpoch>
 8006f1e:	4604      	mov	r4, r0
						HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1,
 8006f20:	b282      	uxth	r2, r0
 8006f22:	2101      	movs	r1, #1
 8006f24:	4839      	ldr	r0, [pc, #228]	@ (800700c <main+0x32c>)
 8006f26:	f003 feb1 	bl	800ac8c <HAL_RTCEx_BKUPWrite>
						HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, (unix_time_set >> 16));
 8006f2a:	2102      	movs	r1, #2
 8006f2c:	4837      	ldr	r0, [pc, #220]	@ (800700c <main+0x32c>)
 8006f2e:	0c22      	lsrs	r2, r4, #16
 8006f30:	f003 feac 	bl	800ac8c <HAL_RTCEx_BKUPWrite>
 8006f34:	e7b0      	b.n	8006e98 <main+0x1b8>
			debug_count = 0;
 8006f36:	2300      	movs	r3, #0
			HAL_GPIO_TogglePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin);
 8006f38:	2110      	movs	r1, #16
 8006f3a:	4824      	ldr	r0, [pc, #144]	@ (8006fcc <main+0x2ec>)
			debug_count = 0;
 8006f3c:	8013      	strh	r3, [r2, #0]
			HAL_GPIO_TogglePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin);
 8006f3e:	f003 f89e 	bl	800a07e <HAL_GPIO_TogglePin>
			temperature_NTC();
 8006f42:	f001 fded 	bl	8008b20 <temperature_NTC>
			controlSide_data.mcuTemp = (((1.43 - ((adc_store[9] / 4095.0) * VREF)) / 0.0043) + 25.0);
 8006f46:	4b1f      	ldr	r3, [pc, #124]	@ (8006fc4 <main+0x2e4>)
 8006f48:	8a58      	ldrh	r0, [r3, #18]
 8006f4a:	4b37      	ldr	r3, [pc, #220]	@ (8007028 <main+0x348>)
 8006f4c:	b280      	uxth	r0, r0
 8006f4e:	f8d3 a000 	ldr.w	sl, [r3]
 8006f52:	f7fc fe4f 	bl	8003bf4 <__aeabi_i2d>
 8006f56:	a316      	add	r3, pc, #88	@ (adr r3, 8006fb0 <main+0x2d0>)
 8006f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5c:	f7fc ffde 	bl	8003f1c <__aeabi_ddiv>
 8006f60:	4604      	mov	r4, r0
 8006f62:	4650      	mov	r0, sl
 8006f64:	460d      	mov	r5, r1
 8006f66:	f7fc fe57 	bl	8003c18 <__aeabi_f2d>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	4620      	mov	r0, r4
 8006f70:	4629      	mov	r1, r5
 8006f72:	f7fc fea9 	bl	8003cc8 <__aeabi_dmul>
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	4630      	mov	r0, r6
 8006f7c:	4639      	mov	r1, r7
 8006f7e:	f7fc fceb 	bl	8003958 <__aeabi_dsub>
 8006f82:	4642      	mov	r2, r8
 8006f84:	464b      	mov	r3, r9
 8006f86:	f7fc ffc9 	bl	8003f1c <__aeabi_ddiv>
 8006f8a:	4b28      	ldr	r3, [pc, #160]	@ (800702c <main+0x34c>)
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f7fc fce5 	bl	800395c <__adddf3>
 8006f92:	f7fd f991 	bl	80042b8 <__aeabi_d2f>
 8006f96:	4b20      	ldr	r3, [pc, #128]	@ (8007018 <main+0x338>)
 8006f98:	6218      	str	r0, [r3, #32]
 8006f9a:	e799      	b.n	8006ed0 <main+0x1f0>
 8006f9c:	f3af 8000 	nop.w
 8006fa0:	ae147ae1 	.word	0xae147ae1
 8006fa4:	3ff6e147 	.word	0x3ff6e147
 8006fa8:	75f6fd22 	.word	0x75f6fd22
 8006fac:	3f719ce0 	.word	0x3f719ce0
 8006fb0:	00000000 	.word	0x00000000
 8006fb4:	40affe00 	.word	0x40affe00
 8006fb8:	200015a0 	.word	0x200015a0
 8006fbc:	200015e8 	.word	0x200015e8
 8006fc0:	20001140 	.word	0x20001140
 8006fc4:	2000140a 	.word	0x2000140a
 8006fc8:	20001534 	.word	0x20001534
 8006fcc:	40010c00 	.word	0x40010c00
 8006fd0:	200014d0 	.word	0x200014d0
 8006fd4:	200016a8 	.word	0x200016a8
 8006fd8:	20001694 	.word	0x20001694
 8006fdc:	20001680 	.word	0x20001680
 8006fe0:	2000166c 	.word	0x2000166c
 8006fe4:	20001658 	.word	0x20001658
 8006fe8:	20001644 	.word	0x20001644
 8006fec:	20001630 	.word	0x20001630
 8006ff0:	20001409 	.word	0x20001409
 8006ff4:	200014f5 	.word	0x200014f5
 8006ff8:	2000000c 	.word	0x2000000c
 8006ffc:	20000097 	.word	0x20000097
 8007000:	20001408 	.word	0x20001408
 8007004:	20001198 	.word	0x20001198
 8007008:	20001513 	.word	0x20001513
 800700c:	20001518 	.word	0x20001518
 8007010:	2000150f 	.word	0x2000150f
 8007014:	20001420 	.word	0x20001420
 8007018:	20001474 	.word	0x20001474
 800701c:	2000149c 	.word	0x2000149c
 8007020:	200013e8 	.word	0x200013e8
 8007024:	200010f8 	.word	0x200010f8
 8007028:	200013f8 	.word	0x200013f8
 800702c:	40390000 	.word	0x40390000

08007030 <HAL_TIM_PeriodElapsedCallback>:
{
 8007030:	b508      	push	{r3, lr}
	if (htim->Instance == TIM3)
 8007032:	6802      	ldr	r2, [r0, #0]
 8007034:	4b1e      	ldr	r3, [pc, #120]	@ (80070b0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8007036:	429a      	cmp	r2, r3
 8007038:	d130      	bne.n	800709c <HAL_TIM_PeriodElapsedCallback+0x6c>
		tick_count(&timeout);
 800703a:	481e      	ldr	r0, [pc, #120]	@ (80070b4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800703c:	f001 ff06 	bl	8008e4c <tick_count>
		tick_count(&gfi_test);
 8007040:	481d      	ldr	r0, [pc, #116]	@ (80070b8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8007042:	f001 ff03 	bl	8008e4c <tick_count>
		tick_count(&serial_error);
 8007046:	481d      	ldr	r0, [pc, #116]	@ (80070bc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8007048:	f001 ff00 	bl	8008e4c <tick_count>
		tick_count(&load_balance5s);
 800704c:	481c      	ldr	r0, [pc, #112]	@ (80070c0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800704e:	f001 fefd 	bl	8008e4c <tick_count>
		tick_count(&error_handler);
 8007052:	481c      	ldr	r0, [pc, #112]	@ (80070c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8007054:	f001 fefa 	bl	8008e4c <tick_count>
		tick_count(&rtc_checkCounter);
 8007058:	481b      	ldr	r0, [pc, #108]	@ (80070c8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800705a:	f001 fef7 	bl	8008e4c <tick_count>
		check_vehicleConnector();
 800705e:	f7ff fc0d 	bl	800687c <check_vehicleConnector>
		get_GPIOFeedback();
 8007062:	f7ff fdc9 	bl	8006bf8 <get_GPIOFeedback>
		if ((charger_init_flag == true) && (charger_setup_flag == true))
 8007066:	4b19      	ldr	r3, [pc, #100]	@ (80070cc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8007068:	781b      	ldrb	r3, [r3, #0]
 800706a:	b173      	cbz	r3, 800708a <HAL_TIM_PeriodElapsedCallback+0x5a>
 800706c:	4b18      	ldr	r3, [pc, #96]	@ (80070d0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800706e:	781b      	ldrb	r3, [r3, #0]
 8007070:	b15b      	cbz	r3, 800708a <HAL_TIM_PeriodElapsedCallback+0x5a>
			load_balance(0);
 8007072:	2000      	movs	r0, #0
 8007074:	f7ff facc 	bl	8006610 <load_balance>
			monitor_cp();
 8007078:	f7ff fb12 	bl	80066a0 <monitor_cp>
			errorDetector();
 800707c:	f000 f892 	bl	80071a4 <errorDetector>
			errorHandler();
 8007080:	f000 fb96 	bl	80077b0 <errorHandler>
			runStateMachine((StateMachine *)&sm);
 8007084:	4813      	ldr	r0, [pc, #76]	@ (80070d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8007086:	f001 f87f 	bl	8008188 <runStateMachine>
		setCP_duty();
 800708a:	f7ff fb5d 	bl	8006748 <setCP_duty>
		CSMS_trigCount++;
 800708e:	4a12      	ldr	r2, [pc, #72]	@ (80070d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8007090:	7813      	ldrb	r3, [r2, #0]
 8007092:	3301      	adds	r3, #1
 8007094:	b2db      	uxtb	r3, r3
		if (CSMS_trigCount > 1) // 500 us adapter
 8007096:	2b01      	cmp	r3, #1
 8007098:	d801      	bhi.n	800709e <HAL_TIM_PeriodElapsedCallback+0x6e>
		CSMS_trigCount++;
 800709a:	7013      	strb	r3, [r2, #0]
}
 800709c:	bd08      	pop	{r3, pc}
			CSMS_trigCount = 0;
 800709e:	2300      	movs	r3, #0
 80070a0:	7013      	strb	r3, [r2, #0]
			CSMS_Intick(); // 1ms timer
 80070a2:	f7fe fabb 	bl	800561c <CSMS_Intick>
}
 80070a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			ModbusRTU_Intick();
 80070aa:	f7fe b80d 	b.w	80050c8 <ModbusRTU_Intick>
 80070ae:	bf00      	nop
 80070b0:	40000400 	.word	0x40000400
 80070b4:	200016a8 	.word	0x200016a8
 80070b8:	20001694 	.word	0x20001694
 80070bc:	20001658 	.word	0x20001658
 80070c0:	20001644 	.word	0x20001644
 80070c4:	20001630 	.word	0x20001630
 80070c8:	20001680 	.word	0x20001680
 80070cc:	20001409 	.word	0x20001409
 80070d0:	20001408 	.word	0x20001408
 80070d4:	20001534 	.word	0x20001534
 80070d8:	2000149a 	.word	0x2000149a

080070dc <Error_Handler>:
 80070dc:	b672      	cpsid	i
	while (1)
 80070de:	e7fe      	b.n	80070de <Error_Handler+0x2>

080070e0 <calculate_Energy>:
 * @details This function calculates the energy consumed during the charging
 *          process by comparing the current energy reading with the starting
 *          value. Updates the `powerSide_data.powerEnergy.kWh` with the result.
 */
void calculate_Energy(void)
{
 80070e0:	b510      	push	{r4, lr}
    static uint32_t temp;

    if ((sm.currentState == STATE_C2) &&
 80070e2:	4b16      	ldr	r3, [pc, #88]	@ (800713c <calculate_Energy+0x5c>)
 80070e4:	781b      	ldrb	r3, [r3, #0]
 80070e6:	2b06      	cmp	r3, #6
 80070e8:	d114      	bne.n	8007114 <calculate_Energy+0x34>
        (controlSide_data.status.bit.charging_active == 1))
 80070ea:	4b15      	ldr	r3, [pc, #84]	@ (8007140 <calculate_Energy+0x60>)
 80070ec:	781b      	ldrb	r3, [r3, #0]
    if ((sm.currentState == STATE_C2) &&
 80070ee:	069b      	lsls	r3, r3, #26
 80070f0:	d510      	bpl.n	8007114 <calculate_Energy+0x34>
    {
        if (measure_energy == true)
 80070f2:	4a14      	ldr	r2, [pc, #80]	@ (8007144 <calculate_Energy+0x64>)
 80070f4:	4b14      	ldr	r3, [pc, #80]	@ (8007148 <calculate_Energy+0x68>)
 80070f6:	7811      	ldrb	r1, [r2, #0]
 80070f8:	b169      	cbz	r1, 8007116 <calculate_Energy+0x36>
        {
            powerSide_data.powerEnergy.kWh = 0;
 80070fa:	2100      	movs	r1, #0
 80070fc:	4813      	ldr	r0, [pc, #76]	@ (800714c <calculate_Energy+0x6c>)
 80070fe:	6241      	str	r1, [r0, #36]	@ 0x24
            start_energy = (uint32_t)ADL.data.activeEnergy;
 8007100:	4813      	ldr	r0, [pc, #76]	@ (8007150 <calculate_Energy+0x70>)
 8007102:	6a04      	ldr	r4, [r0, #32]
 8007104:	601c      	str	r4, [r3, #0]

            if ((start_energy == ADL.data.activeEnergy) && (start_energy != 0))
 8007106:	6a04      	ldr	r4, [r0, #32]
 8007108:	6818      	ldr	r0, [r3, #0]
 800710a:	4284      	cmp	r4, r0
 800710c:	d10f      	bne.n	800712e <calculate_Energy+0x4e>
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	b16b      	cbz	r3, 800712e <calculate_Energy+0x4e>
            {
                measure_energy = false;
 8007112:	7011      	strb	r1, [r2, #0]
            {
                energy_error_count++;
            }
        }
    }
}
 8007114:	bd10      	pop	{r4, pc}
            if (start_energy != 0)
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	b14a      	cbz	r2, 800712e <calculate_Energy+0x4e>
                temp = (uint32_t)(ADL.data.activeEnergy - start_energy);
 800711a:	490d      	ldr	r1, [pc, #52]	@ (8007150 <calculate_Energy+0x70>)
 800711c:	6a0a      	ldr	r2, [r1, #32]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	1ad3      	subs	r3, r2, r3
                if (temp >= (uint32_t)ADL.data.activeEnergy)
 8007122:	6a0a      	ldr	r2, [r1, #32]
 8007124:	4293      	cmp	r3, r2
 8007126:	d2f5      	bcs.n	8007114 <calculate_Energy+0x34>
                    powerSide_data.powerEnergy.kWh = temp;
 8007128:	4a08      	ldr	r2, [pc, #32]	@ (800714c <calculate_Energy+0x6c>)
 800712a:	6253      	str	r3, [r2, #36]	@ 0x24
 800712c:	e7f2      	b.n	8007114 <calculate_Energy+0x34>
                energy_error_count++;
 800712e:	4a09      	ldr	r2, [pc, #36]	@ (8007154 <calculate_Energy+0x74>)
 8007130:	8813      	ldrh	r3, [r2, #0]
 8007132:	3301      	adds	r3, #1
 8007134:	b29b      	uxth	r3, r3
 8007136:	8013      	strh	r3, [r2, #0]
}
 8007138:	e7ec      	b.n	8007114 <calculate_Energy+0x34>
 800713a:	bf00      	nop
 800713c:	20001534 	.word	0x20001534
 8007140:	20001474 	.word	0x20001474
 8007144:	200014a4 	.word	0x200014a4
 8007148:	200014a0 	.word	0x200014a0
 800714c:	20001444 	.word	0x20001444
 8007150:	20000098 	.word	0x20000098
 8007154:	2000149e 	.word	0x2000149e

08007158 <get_EnergyMeterData>:
    powerSide_data.voltage.VB = (uint16_t)ADL.data.voltage_PhaseB;
    powerSide_data.voltage.VC = (uint16_t)ADL.data.voltage_PhaseC;
    powerSide_data.current.IA = (uint16_t)ADL.data.current_PhaseA;
    powerSide_data.current.IB = (uint16_t)ADL.data.current_PhaseB;
    powerSide_data.current.IC = (uint16_t)ADL.data.current_PhaseC;
    powerSide_data.powerEnergy.power = (uint8_t)((ADL.data.activePower) / 100);
 8007158:	2064      	movs	r0, #100	@ 0x64
    powerSide_data.voltage.VA = (uint16_t)ADL.data.voltage_PhaseA;
 800715a:	4a10      	ldr	r2, [pc, #64]	@ (800719c <get_EnergyMeterData+0x44>)
 800715c:	4b10      	ldr	r3, [pc, #64]	@ (80071a0 <get_EnergyMeterData+0x48>)
 800715e:	8991      	ldrh	r1, [r2, #12]
 8007160:	b289      	uxth	r1, r1
 8007162:	8299      	strh	r1, [r3, #20]
    powerSide_data.voltage.VB = (uint16_t)ADL.data.voltage_PhaseB;
 8007164:	89d1      	ldrh	r1, [r2, #14]
 8007166:	b289      	uxth	r1, r1
 8007168:	82d9      	strh	r1, [r3, #22]
    powerSide_data.voltage.VC = (uint16_t)ADL.data.voltage_PhaseC;
 800716a:	8a11      	ldrh	r1, [r2, #16]
 800716c:	b289      	uxth	r1, r1
 800716e:	8319      	strh	r1, [r3, #24]
    powerSide_data.current.IA = (uint16_t)ADL.data.current_PhaseA;
 8007170:	8a51      	ldrh	r1, [r2, #18]
 8007172:	b289      	uxth	r1, r1
 8007174:	8359      	strh	r1, [r3, #26]
    powerSide_data.current.IB = (uint16_t)ADL.data.current_PhaseB;
 8007176:	8a91      	ldrh	r1, [r2, #20]
 8007178:	b289      	uxth	r1, r1
 800717a:	8399      	strh	r1, [r3, #28]
    powerSide_data.current.IC = (uint16_t)ADL.data.current_PhaseC;
 800717c:	8ad1      	ldrh	r1, [r2, #22]
 800717e:	b289      	uxth	r1, r1
 8007180:	83d9      	strh	r1, [r3, #30]
    powerSide_data.powerEnergy.power = (uint8_t)((ADL.data.activePower) / 100);
 8007182:	69d1      	ldr	r1, [r2, #28]
 8007184:	fbb1 f1f0 	udiv	r1, r1, r0
 8007188:	b2c9      	uxtb	r1, r1
 800718a:	f883 1020 	strb.w	r1, [r3, #32]
    powerSide_data.frequency = (uint16_t)(ADL.data.freqeuncy / 100);
 800718e:	8b12      	ldrh	r2, [r2, #24]
 8007190:	b292      	uxth	r2, r2
 8007192:	fbb2 f2f0 	udiv	r2, r2, r0
 8007196:	859a      	strh	r2, [r3, #44]	@ 0x2c
}
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	20000098 	.word	0x20000098
 80071a0:	20001444 	.word	0x20001444

080071a4 <errorDetector>:
 * Aggregates all individual checks for protection mechanisms including
 * overcurrent, undervoltage, overvoltage, and more. Triggers appropriate
 * error handling routines as required.
 */
void errorDetector(void)
{
 80071a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (charger_configGet.en_1.bit.sc_en == 1)
 80071a8:	4c9f      	ldr	r4, [pc, #636]	@ (8007428 <errorDetector+0x284>)
 80071aa:	7823      	ldrb	r3, [r4, #0]
 80071ac:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d113      	bne.n	80071dc <errorDetector+0x38>
	if ((sm.currentState != STATE_C2)
 80071b4:	4b9d      	ldr	r3, [pc, #628]	@ (800742c <errorDetector+0x288>)
 80071b6:	4a9e      	ldr	r2, [pc, #632]	@ (8007430 <errorDetector+0x28c>)
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	499e      	ldr	r1, [pc, #632]	@ (8007434 <errorDetector+0x290>)
 80071bc:	2b06      	cmp	r3, #6
 80071be:	f000 80c7 	beq.w	8007350 <errorDetector+0x1ac>
			&& (powerSide_data.status.bit.contactor_state == ON))
 80071c2:	7813      	ldrb	r3, [r2, #0]
 80071c4:	099b      	lsrs	r3, r3, #6
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	f040 80c2 	bne.w	8007350 <errorDetector+0x1ac>
		SC_errorInCounter++;
 80071cc:	880b      	ldrh	r3, [r1, #0]
 80071ce:	3301      	adds	r3, #1
 80071d0:	b29b      	uxth	r3, r3
		if (SC_errorInCounter >= SC_errorCount)
 80071d2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80071d6:	f080 80b4 	bcs.w	8007342 <errorDetector+0x19e>
		SC_errorInCounter++;
 80071da:	800b      	strh	r3, [r1, #0]
	{
		check_SC();
	}

	if ((charger_configGet.en_1.bit.gfi_en == 1) && (GFI_bypasss_flag == false))
 80071dc:	7863      	ldrb	r3, [r4, #1]
 80071de:	f003 0303 	and.w	r3, r3, #3
 80071e2:	2b01      	cmp	r3, #1
 80071e4:	f040 80f9 	bne.w	80073da <errorDetector+0x236>
 80071e8:	4b93      	ldr	r3, [pc, #588]	@ (8007438 <errorDetector+0x294>)
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	f040 80f2 	bne.w	80073da <errorDetector+0x236>
	{
		GFIC_RESET_OFF();
 80071f6:	462a      	mov	r2, r5
 80071f8:	2108      	movs	r1, #8
 80071fa:	4890      	ldr	r0, [pc, #576]	@ (800743c <errorDetector+0x298>)
 80071fc:	f002 ff3a 	bl	800a074 <HAL_GPIO_WritePin>
	if (GFIC_SENSE() == 1)
 8007200:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8007204:	488d      	ldr	r0, [pc, #564]	@ (800743c <errorDetector+0x298>)
 8007206:	f002 ff2f 	bl	800a068 <HAL_GPIO_ReadPin>
 800720a:	2801      	cmp	r0, #1
 800720c:	4a8c      	ldr	r2, [pc, #560]	@ (8007440 <errorDetector+0x29c>)
 800720e:	498d      	ldr	r1, [pc, #564]	@ (8007444 <errorDetector+0x2a0>)
 8007210:	f040 80ab 	bne.w	800736a <errorDetector+0x1c6>
		GFI_errorInCounter++;
 8007214:	880b      	ldrh	r3, [r1, #0]
		GFI_errorOutCounter = 0;
 8007216:	8015      	strh	r5, [r2, #0]
		GFI_errorInCounter++;
 8007218:	3301      	adds	r3, #1
 800721a:	b29b      	uxth	r3, r3
		if (GFI_errorInCounter >= GFI_errorCount)
 800721c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8007220:	f080 809c 	bcs.w	800735c <errorDetector+0x1b8>
		GFI_errorInCounter++;
 8007224:	800b      	strh	r3, [r1, #0]
		check_GFI();

		if (charger_configGet.en_1.bit.gfit_en == 1)
 8007226:	7865      	ldrb	r5, [r4, #1]
 8007228:	f3c5 0881 	ubfx	r8, r5, #2, #2
 800722c:	4645      	mov	r5, r8
 800722e:	2d01      	cmp	r5, #1
 8007230:	d10a      	bne.n	8007248 <errorDetector+0xa4>
	if (run_GFITest == true)
 8007232:	4f85      	ldr	r7, [pc, #532]	@ (8007448 <errorDetector+0x2a4>)
 8007234:	783b      	ldrb	r3, [r7, #0]
 8007236:	b13b      	cbz	r3, 8007248 <errorDetector+0xa4>
		switch (state)
 8007238:	4e84      	ldr	r6, [pc, #528]	@ (800744c <errorDetector+0x2a8>)
 800723a:	7833      	ldrb	r3, [r6, #0]
 800723c:	2b00      	cmp	r3, #0
 800723e:	f000 80a3 	beq.w	8007388 <errorDetector+0x1e4>
 8007242:	2b01      	cmp	r3, #1
 8007244:	f000 80ac 	beq.w	80073a0 <errorDetector+0x1fc>
	if (threePhaseMeter)
 8007248:	4e81      	ldr	r6, [pc, #516]	@ (8007450 <errorDetector+0x2ac>)
 800724a:	7833      	ldrb	r3, [r6, #0]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d032      	beq.n	80072b6 <errorDetector+0x112>
		if (((powerSide_data.current.IA >= OC_THRESHOLD)
 8007250:	f640 51ab 	movw	r1, #3499	@ 0xdab
 8007254:	4b76      	ldr	r3, [pc, #472]	@ (8007430 <errorDetector+0x28c>)
 8007256:	8b5a      	ldrh	r2, [r3, #26]
 8007258:	b292      	uxth	r2, r2
 800725a:	428a      	cmp	r2, r1
 800725c:	497d      	ldr	r1, [pc, #500]	@ (8007454 <errorDetector+0x2b0>)
 800725e:	d905      	bls.n	800726c <errorDetector+0xc8>
				&& (powerSide_data.current.IA < 10000))
 8007260:	f242 700f 	movw	r0, #9999	@ 0x270f
 8007264:	8b5a      	ldrh	r2, [r3, #26]
 8007266:	b292      	uxth	r2, r2
 8007268:	4282      	cmp	r2, r0
 800726a:	d919      	bls.n	80072a0 <errorDetector+0xfc>
				|| ((powerSide_data.current.IB >= OC_THRESHOLD)
 800726c:	f640 50ab 	movw	r0, #3499	@ 0xdab
 8007270:	8b9a      	ldrh	r2, [r3, #28]
 8007272:	b292      	uxth	r2, r2
 8007274:	4282      	cmp	r2, r0
 8007276:	d905      	bls.n	8007284 <errorDetector+0xe0>
						&& (powerSide_data.current.IA < 10000))
 8007278:	f242 700f 	movw	r0, #9999	@ 0x270f
 800727c:	8b5a      	ldrh	r2, [r3, #26]
 800727e:	b292      	uxth	r2, r2
 8007280:	4282      	cmp	r2, r0
 8007282:	d90d      	bls.n	80072a0 <errorDetector+0xfc>
				|| ((powerSide_data.current.IC >= OC_THRESHOLD)
 8007284:	f640 50ab 	movw	r0, #3499	@ 0xdab
 8007288:	8bda      	ldrh	r2, [r3, #30]
 800728a:	b292      	uxth	r2, r2
 800728c:	4282      	cmp	r2, r0
 800728e:	f240 80b2 	bls.w	80073f6 <errorDetector+0x252>
						&& (powerSide_data.current.IA < 10000)))
 8007292:	f242 700f 	movw	r0, #9999	@ 0x270f
 8007296:	8b5a      	ldrh	r2, [r3, #26]
 8007298:	b292      	uxth	r2, r2
 800729a:	4282      	cmp	r2, r0
 800729c:	f200 80ab 	bhi.w	80073f6 <errorDetector+0x252>
			OC_errorInCounter++;
 80072a0:	880a      	ldrh	r2, [r1, #0]
 80072a2:	3201      	adds	r2, #1
 80072a4:	b292      	uxth	r2, r2
			if (OC_errorInCounter >= OC_errorCount)
 80072a6:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
			OC_errorInCounter++;
 80072aa:	800a      	strh	r2, [r1, #0]
			if (OC_errorInCounter >= OC_errorCount)
 80072ac:	d303      	bcc.n	80072b6 <errorDetector+0x112>
				powerSide_data.tripStatus.bit.trip_OC = 1;
 80072ae:	789a      	ldrb	r2, [r3, #2]
 80072b0:	f042 0201 	orr.w	r2, r2, #1
 80072b4:	709a      	strb	r2, [r3, #2]
	if (singlePhaseMeter)
 80072b6:	4d68      	ldr	r5, [pc, #416]	@ (8007458 <errorDetector+0x2b4>)
 80072b8:	782b      	ldrb	r3, [r5, #0]
 80072ba:	b1d3      	cbz	r3, 80072f2 <errorDetector+0x14e>
		if ((powerSide_data.current.IA >= OC_THRESHOLD)
 80072bc:	f640 51ab 	movw	r1, #3499	@ 0xdab
 80072c0:	4b5b      	ldr	r3, [pc, #364]	@ (8007430 <errorDetector+0x28c>)
 80072c2:	4864      	ldr	r0, [pc, #400]	@ (8007454 <errorDetector+0x2b0>)
 80072c4:	8b5a      	ldrh	r2, [r3, #26]
 80072c6:	b292      	uxth	r2, r2
 80072c8:	428a      	cmp	r2, r1
 80072ca:	4964      	ldr	r1, [pc, #400]	@ (800745c <errorDetector+0x2b8>)
 80072cc:	f240 809c 	bls.w	8007408 <errorDetector+0x264>
				&& (powerSide_data.current.IA < 10000))
 80072d0:	f242 770f 	movw	r7, #9999	@ 0x270f
 80072d4:	8b5a      	ldrh	r2, [r3, #26]
 80072d6:	b292      	uxth	r2, r2
 80072d8:	42ba      	cmp	r2, r7
 80072da:	f200 8095 	bhi.w	8007408 <errorDetector+0x264>
			OC_errorOutCounter = 0;
 80072de:	2700      	movs	r7, #0
			OC_errorInCounter++;
 80072e0:	8802      	ldrh	r2, [r0, #0]
			OC_errorOutCounter = 0;
 80072e2:	800f      	strh	r7, [r1, #0]
			OC_errorInCounter++;
 80072e4:	3201      	adds	r2, #1
 80072e6:	b292      	uxth	r2, r2
			if (OC_errorInCounter >= OC_errorCount)
 80072e8:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 80072ec:	f080 8086 	bcs.w	80073fc <errorDetector+0x258>
			OC_errorInCounter++;
 80072f0:	8002      	strh	r2, [r0, #0]
		}
	}

	check_OC();

	if (charger_configGet.en_1.bit.pl_en == 1)
 80072f2:	7863      	ldrb	r3, [r4, #1]
 80072f4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	f040 80d6 	bne.w	80074aa <errorDetector+0x306>
	if ((powerSide_data.voltage.VA < 1000)
 80072fe:	4b4c      	ldr	r3, [pc, #304]	@ (8007430 <errorDetector+0x28c>)
 8007300:	4957      	ldr	r1, [pc, #348]	@ (8007460 <errorDetector+0x2bc>)
 8007302:	8a9a      	ldrh	r2, [r3, #20]
 8007304:	b292      	uxth	r2, r2
 8007306:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 800730a:	d30a      	bcc.n	8007322 <errorDetector+0x17e>
			|| (powerSide_data.voltage.VB < 1000)
 800730c:	8ada      	ldrh	r2, [r3, #22]
 800730e:	b292      	uxth	r2, r2
 8007310:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 8007314:	d305      	bcc.n	8007322 <errorDetector+0x17e>
			|| (powerSide_data.voltage.VB < 1000))
 8007316:	8ada      	ldrh	r2, [r3, #22]
 8007318:	b292      	uxth	r2, r2
 800731a:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 800731e:	f080 80a7 	bcs.w	8007470 <errorDetector+0x2cc>
		PL_errorOutCounter = 0;
 8007322:	2000      	movs	r0, #0
		PL_errorInCounter++;
 8007324:	880a      	ldrh	r2, [r1, #0]
 8007326:	3201      	adds	r2, #1
 8007328:	b292      	uxth	r2, r2
 800732a:	800a      	strh	r2, [r1, #0]
		PL_errorOutCounter = 0;
 800732c:	494d      	ldr	r1, [pc, #308]	@ (8007464 <errorDetector+0x2c0>)
		if (PL_errorInCounter >= PL_errorCount)
 800732e:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
		PL_errorOutCounter = 0;
 8007332:	8008      	strh	r0, [r1, #0]
		if (PL_errorInCounter >= PL_errorCount)
 8007334:	f0c0 80b9 	bcc.w	80074aa <errorDetector+0x306>
			powerSide_data.errorStatus.bit.error_PL = 1;
 8007338:	785a      	ldrb	r2, [r3, #1]
 800733a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
					powerSide_data.errorStatus.bit.error_PL = 0;
 800733e:	705a      	strb	r2, [r3, #1]
 8007340:	e0b3      	b.n	80074aa <errorDetector+0x306>
			SC_errorInCounter = 0;
 8007342:	2300      	movs	r3, #0
 8007344:	800b      	strh	r3, [r1, #0]
			powerSide_data.errorStatus.bit.error_SR_C = 1;
 8007346:	7853      	ldrb	r3, [r2, #1]
 8007348:	f043 0304 	orr.w	r3, r3, #4
		powerSide_data.errorStatus.bit.error_SR_C = 0;
 800734c:	7053      	strb	r3, [r2, #1]
 800734e:	e745      	b.n	80071dc <errorDetector+0x38>
		SC_errorInCounter = 0;
 8007350:	2000      	movs	r0, #0
		powerSide_data.errorStatus.bit.error_SR_C = 0;
 8007352:	7853      	ldrb	r3, [r2, #1]
		SC_errorInCounter = 0;
 8007354:	8008      	strh	r0, [r1, #0]
		powerSide_data.errorStatus.bit.error_SR_C = 0;
 8007356:	f360 0382 	bfi	r3, r0, #2, #1
 800735a:	e7f7      	b.n	800734c <errorDetector+0x1a8>
			powerSide_data.tripStatus.bit.trip_GFI = 1;
 800735c:	4a34      	ldr	r2, [pc, #208]	@ (8007430 <errorDetector+0x28c>)
			GFI_errorInCounter = 0;
 800735e:	800d      	strh	r5, [r1, #0]
			powerSide_data.tripStatus.bit.trip_GFI = 1;
 8007360:	7893      	ldrb	r3, [r2, #2]
 8007362:	f043 0302 	orr.w	r3, r3, #2
			powerSide_data.tripStatus.bit.trip_GFI = 0;
 8007366:	7093      	strb	r3, [r2, #2]
 8007368:	e75d      	b.n	8007226 <errorDetector+0x82>
		GFI_errorOutCounter++;
 800736a:	8813      	ldrh	r3, [r2, #0]
		GFI_errorInCounter = 0;
 800736c:	800d      	strh	r5, [r1, #0]
		GFI_errorOutCounter++;
 800736e:	3301      	adds	r3, #1
 8007370:	b29b      	uxth	r3, r3
		if (GFI_errorOutCounter >= GFI_errorCount)
 8007372:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8007376:	d201      	bcs.n	800737c <errorDetector+0x1d8>
		GFI_errorOutCounter++;
 8007378:	8013      	strh	r3, [r2, #0]
 800737a:	e754      	b.n	8007226 <errorDetector+0x82>
			GFI_errorOutCounter = 0;
 800737c:	8015      	strh	r5, [r2, #0]
			powerSide_data.tripStatus.bit.trip_GFI = 0;
 800737e:	4a2c      	ldr	r2, [pc, #176]	@ (8007430 <errorDetector+0x28c>)
 8007380:	7893      	ldrb	r3, [r2, #2]
 8007382:	f365 0341 	bfi	r3, r5, #1, #1
 8007386:	e7ee      	b.n	8007366 <errorDetector+0x1c2>
			tick_clear(&gfi_test);
 8007388:	4837      	ldr	r0, [pc, #220]	@ (8007468 <errorDetector+0x2c4>)
 800738a:	f001 fd4b 	bl	8008e24 <tick_clear>
			GFIC_TEST_ON();
 800738e:	4642      	mov	r2, r8
 8007390:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007394:	4829      	ldr	r0, [pc, #164]	@ (800743c <errorDetector+0x298>)
 8007396:	f002 fe6d 	bl	800a074 <HAL_GPIO_WritePin>
			state = 1;
 800739a:	f886 8000 	strb.w	r8, [r6]
			break;
 800739e:	e753      	b.n	8007248 <errorDetector+0xa4>
			if (gfi_test.timeout_0_5s == true)
 80073a0:	4b31      	ldr	r3, [pc, #196]	@ (8007468 <errorDetector+0x2c4>)
 80073a2:	799b      	ldrb	r3, [r3, #6]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	f43f af4f 	beq.w	8007248 <errorDetector+0xa4>
				if (GFIC_TEST_SENSE() == 1)
 80073aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80073ae:	4823      	ldr	r0, [pc, #140]	@ (800743c <errorDetector+0x298>)
 80073b0:	f002 fe5a 	bl	800a068 <HAL_GPIO_ReadPin>
 80073b4:	4a1e      	ldr	r2, [pc, #120]	@ (8007430 <errorDetector+0x28c>)
 80073b6:	2801      	cmp	r0, #1
					powerSide_data.errorStatus.bit.error_GFI_test = 0;
 80073b8:	7853      	ldrb	r3, [r2, #1]
				GFIC_TEST_OFF();
 80073ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
					powerSide_data.errorStatus.bit.error_GFI_test = 0;
 80073be:	bf0c      	ite	eq
 80073c0:	f023 0308 	biceq.w	r3, r3, #8
					powerSide_data.errorStatus.bit.error_GFI_test = 1;
 80073c4:	f043 0308 	orrne.w	r3, r3, #8
 80073c8:	7053      	strb	r3, [r2, #1]
				GFIC_TEST_OFF();
 80073ca:	481c      	ldr	r0, [pc, #112]	@ (800743c <errorDetector+0x298>)
 80073cc:	2200      	movs	r2, #0
 80073ce:	f002 fe51 	bl	800a074 <HAL_GPIO_WritePin>
				run_GFITest = false;
 80073d2:	2300      	movs	r3, #0
 80073d4:	703b      	strb	r3, [r7, #0]
				state = 0;
 80073d6:	7033      	strb	r3, [r6, #0]
 80073d8:	e736      	b.n	8007248 <errorDetector+0xa4>
		GFIC_RESET_ON();
 80073da:	2201      	movs	r2, #1
 80073dc:	2108      	movs	r1, #8
 80073de:	4817      	ldr	r0, [pc, #92]	@ (800743c <errorDetector+0x298>)
 80073e0:	f002 fe48 	bl	800a074 <HAL_GPIO_WritePin>
		if (timeout.timeout_3s == true)
 80073e4:	4b21      	ldr	r3, [pc, #132]	@ (800746c <errorDetector+0x2c8>)
 80073e6:	7a5b      	ldrb	r3, [r3, #9]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	f43f af2d 	beq.w	8007248 <errorDetector+0xa4>
			GFI_bypasss_flag = false;
 80073ee:	2200      	movs	r2, #0
 80073f0:	4b11      	ldr	r3, [pc, #68]	@ (8007438 <errorDetector+0x294>)
 80073f2:	701a      	strb	r2, [r3, #0]
 80073f4:	e728      	b.n	8007248 <errorDetector+0xa4>
			OC_errorInCounter = 0;
 80073f6:	2300      	movs	r3, #0
 80073f8:	800b      	strh	r3, [r1, #0]
 80073fa:	e75c      	b.n	80072b6 <errorDetector+0x112>
				powerSide_data.tripStatus.bit.trip_OC = 1;
 80073fc:	789a      	ldrb	r2, [r3, #2]
				OC_errorInCounter = 0;
 80073fe:	8007      	strh	r7, [r0, #0]
				powerSide_data.tripStatus.bit.trip_OC = 1;
 8007400:	f042 0201 	orr.w	r2, r2, #1
				powerSide_data.tripStatus.bit.trip_OC = 0;
 8007404:	709a      	strb	r2, [r3, #2]
 8007406:	e774      	b.n	80072f2 <errorDetector+0x14e>
			OC_errorInCounter = 0;
 8007408:	2700      	movs	r7, #0
			OC_errorOutCounter++;
 800740a:	880a      	ldrh	r2, [r1, #0]
			OC_errorInCounter = 0;
 800740c:	8007      	strh	r7, [r0, #0]
			OC_errorOutCounter++;
 800740e:	3201      	adds	r2, #1
 8007410:	b292      	uxth	r2, r2
			if (OC_errorOutCounter >= OC_errorCount)
 8007412:	f5b2 6ffa 	cmp.w	r2, #2000	@ 0x7d0
 8007416:	d201      	bcs.n	800741c <errorDetector+0x278>
			OC_errorOutCounter++;
 8007418:	800a      	strh	r2, [r1, #0]
 800741a:	e76a      	b.n	80072f2 <errorDetector+0x14e>
				powerSide_data.tripStatus.bit.trip_OC = 0;
 800741c:	789a      	ldrb	r2, [r3, #2]
				OC_errorOutCounter = 0;
 800741e:	800f      	strh	r7, [r1, #0]
				powerSide_data.tripStatus.bit.trip_OC = 0;
 8007420:	f367 0200 	bfi	r2, r7, #0, #1
 8007424:	e7ee      	b.n	8007404 <errorDetector+0x260>
 8007426:	bf00      	nop
 8007428:	200011b4 	.word	0x200011b4
 800742c:	20001534 	.word	0x20001534
 8007430:	20001444 	.word	0x20001444
 8007434:	200014b4 	.word	0x200014b4
 8007438:	200014a7 	.word	0x200014a7
 800743c:	40010c00 	.word	0x40010c00
 8007440:	200014ca 	.word	0x200014ca
 8007444:	200014cc 	.word	0x200014cc
 8007448:	200014d0 	.word	0x200014d0
 800744c:	200014a6 	.word	0x200014a6
 8007450:	20000094 	.word	0x20000094
 8007454:	200014c8 	.word	0x200014c8
 8007458:	20000095 	.word	0x20000095
 800745c:	200014c6 	.word	0x200014c6
 8007460:	200014bc 	.word	0x200014bc
 8007464:	200014ba 	.word	0x200014ba
 8007468:	20001694 	.word	0x20001694
 800746c:	200016a8 	.word	0x200016a8
		PL_errorInCounter = 0;
 8007470:	2200      	movs	r2, #0
 8007472:	800a      	strh	r2, [r1, #0]
		if (controlSide_data.status.bit.connector_state == 0)
 8007474:	4a8c      	ldr	r2, [pc, #560]	@ (80076a8 <errorDetector+0x504>)
 8007476:	7811      	ldrb	r1, [r2, #0]
 8007478:	09c9      	lsrs	r1, r1, #7
 800747a:	d116      	bne.n	80074aa <errorDetector+0x306>
			if ((powerSide_data.voltage.VA >= 1500)
 800747c:	f240 52db 	movw	r2, #1499	@ 0x5db
 8007480:	8a98      	ldrh	r0, [r3, #20]
 8007482:	b280      	uxth	r0, r0
 8007484:	4290      	cmp	r0, r2
 8007486:	d910      	bls.n	80074aa <errorDetector+0x306>
					&& (powerSide_data.voltage.VB >= 1500)
 8007488:	8ad8      	ldrh	r0, [r3, #22]
 800748a:	b280      	uxth	r0, r0
 800748c:	4290      	cmp	r0, r2
 800748e:	d90c      	bls.n	80074aa <errorDetector+0x306>
					&& (powerSide_data.voltage.VC >= 1500))
 8007490:	8b18      	ldrh	r0, [r3, #24]
 8007492:	b280      	uxth	r0, r0
 8007494:	4290      	cmp	r0, r2
 8007496:	d908      	bls.n	80074aa <errorDetector+0x306>
				if (PL_errorOutCounter >= UV_errorCount)
 8007498:	f242 770f 	movw	r7, #9999	@ 0x270f
				PL_errorOutCounter++;
 800749c:	4883      	ldr	r0, [pc, #524]	@ (80076ac <errorDetector+0x508>)
 800749e:	8802      	ldrh	r2, [r0, #0]
 80074a0:	3201      	adds	r2, #1
 80074a2:	b292      	uxth	r2, r2
				if (PL_errorOutCounter >= UV_errorCount)
 80074a4:	42ba      	cmp	r2, r7
 80074a6:	d846      	bhi.n	8007536 <errorDetector+0x392>
				PL_errorOutCounter++;
 80074a8:	8002      	strh	r2, [r0, #0]
	{
		check_PL();
	}

	if (charger_configGet.en_2.bit.ot_en == 1)
 80074aa:	78a3      	ldrb	r3, [r4, #2]
 80074ac:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d114      	bne.n	80074de <errorDetector+0x33a>
	if (((uint8_t)powerSide_data.tempSensors.T1) >= OT_UPPER_THRESHOLD)
 80074b4:	4f7e      	ldr	r7, [pc, #504]	@ (80076b0 <errorDetector+0x50c>)
 80074b6:	f04f 0800 	mov.w	r8, #0
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f7fd fa46 	bl	800494c <__aeabi_f2uiz>
 80074c0:	b2c0      	uxtb	r0, r0
 80074c2:	283b      	cmp	r0, #59	@ 0x3b
 80074c4:	4a7b      	ldr	r2, [pc, #492]	@ (80076b4 <errorDetector+0x510>)
 80074c6:	d942      	bls.n	800754e <errorDetector+0x3aa>
		if (OT_errorInCounter >= OT_errorCount)
 80074c8:	f649 413f 	movw	r1, #39999	@ 0x9c3f
		OT_errorOutCounter = 0;
 80074cc:	4b7a      	ldr	r3, [pc, #488]	@ (80076b8 <errorDetector+0x514>)
 80074ce:	f8a3 8000 	strh.w	r8, [r3]
		OT_errorInCounter++;
 80074d2:	8813      	ldrh	r3, [r2, #0]
 80074d4:	3301      	adds	r3, #1
 80074d6:	b29b      	uxth	r3, r3
		if (OT_errorInCounter >= OT_errorCount)
 80074d8:	428b      	cmp	r3, r1
 80074da:	d831      	bhi.n	8007540 <errorDetector+0x39c>
			OT_errorOutCounter++;
 80074dc:	8013      	strh	r3, [r2, #0]
	{
		check_OT();
	}

	if (charger_configGet.en_1.bit.ov_en == 1)
 80074de:	7823      	ldrb	r3, [r4, #0]
 80074e0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	f040 808f 	bne.w	8007608 <errorDetector+0x464>
	if (threePhaseMeter)
 80074ea:	7833      	ldrb	r3, [r6, #0]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d060      	beq.n	80075b2 <errorDetector+0x40e>
		if ((powerSide_data.voltage.VA >= charger_configGet.ov_upper)
 80074f0:	4b6f      	ldr	r3, [pc, #444]	@ (80076b0 <errorDetector+0x50c>)
 80074f2:	4872      	ldr	r0, [pc, #456]	@ (80076bc <errorDetector+0x518>)
 80074f4:	8a99      	ldrh	r1, [r3, #20]
 80074f6:	8962      	ldrh	r2, [r4, #10]
 80074f8:	b289      	uxth	r1, r1
 80074fa:	b292      	uxth	r2, r2
 80074fc:	4291      	cmp	r1, r2
 80074fe:	d20b      	bcs.n	8007518 <errorDetector+0x374>
				|| (powerSide_data.voltage.VB >= charger_configGet.ov_upper)
 8007500:	8ad9      	ldrh	r1, [r3, #22]
 8007502:	8962      	ldrh	r2, [r4, #10]
 8007504:	b289      	uxth	r1, r1
 8007506:	b292      	uxth	r2, r2
 8007508:	4291      	cmp	r1, r2
 800750a:	d205      	bcs.n	8007518 <errorDetector+0x374>
				|| (powerSide_data.voltage.VC >= charger_configGet.ov_upper))
 800750c:	8b19      	ldrh	r1, [r3, #24]
 800750e:	8962      	ldrh	r2, [r4, #10]
 8007510:	b289      	uxth	r1, r1
 8007512:	b292      	uxth	r2, r2
 8007514:	4291      	cmp	r1, r2
 8007516:	d330      	bcc.n	800757a <errorDetector+0x3d6>
			OV_errorOutCounter = 0;
 8007518:	2100      	movs	r1, #0
 800751a:	4a69      	ldr	r2, [pc, #420]	@ (80076c0 <errorDetector+0x51c>)
 800751c:	8011      	strh	r1, [r2, #0]
			OV_errorInCounter++;
 800751e:	8802      	ldrh	r2, [r0, #0]
 8007520:	3201      	adds	r2, #1
 8007522:	b292      	uxth	r2, r2
			if (OV_errorInCounter >= OV_errorCount)
 8007524:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
			OV_errorInCounter++;
 8007528:	8002      	strh	r2, [r0, #0]
			if (OV_errorInCounter >= OV_errorCount)
 800752a:	d342      	bcc.n	80075b2 <errorDetector+0x40e>
				powerSide_data.errorStatus.bit.error_OV = 1;
 800752c:	785a      	ldrb	r2, [r3, #1]
 800752e:	f042 0201 	orr.w	r2, r2, #1
					powerSide_data.errorStatus.bit.error_OV = 0;
 8007532:	705a      	strb	r2, [r3, #1]
 8007534:	e03d      	b.n	80075b2 <errorDetector+0x40e>
					powerSide_data.errorStatus.bit.error_PL = 0;
 8007536:	785a      	ldrb	r2, [r3, #1]
					PL_errorOutCounter = 0;
 8007538:	8001      	strh	r1, [r0, #0]
					powerSide_data.errorStatus.bit.error_PL = 0;
 800753a:	f361 1286 	bfi	r2, r1, #6, #1
 800753e:	e6fe      	b.n	800733e <errorDetector+0x19a>
			powerSide_data.errorStatus.bit.error_OT = 1;
 8007540:	787b      	ldrb	r3, [r7, #1]
			OT_errorInCounter = 0;
 8007542:	f8a2 8000 	strh.w	r8, [r2]
			powerSide_data.errorStatus.bit.error_OT = 1;
 8007546:	f043 0320 	orr.w	r3, r3, #32
				powerSide_data.errorStatus.bit.error_OT = 0;
 800754a:	707b      	strb	r3, [r7, #1]
 800754c:	e7c7      	b.n	80074de <errorDetector+0x33a>
		if (((uint8_t)powerSide_data.tempSensors.T1) < OT_LOWER_THRESHOLD)
 800754e:	6878      	ldr	r0, [r7, #4]
		OT_errorInCounter = 0;
 8007550:	f8a2 8000 	strh.w	r8, [r2]
		if (((uint8_t)powerSide_data.tempSensors.T1) < OT_LOWER_THRESHOLD)
 8007554:	f7fd f9fa 	bl	800494c <__aeabi_f2uiz>
 8007558:	b2c0      	uxtb	r0, r0
 800755a:	2836      	cmp	r0, #54	@ 0x36
 800755c:	d8bf      	bhi.n	80074de <errorDetector+0x33a>
			if (OT_errorOutCounter >= OT_errorCount)
 800755e:	f649 413f 	movw	r1, #39999	@ 0x9c3f
			OT_errorOutCounter++;
 8007562:	4a55      	ldr	r2, [pc, #340]	@ (80076b8 <errorDetector+0x514>)
 8007564:	8813      	ldrh	r3, [r2, #0]
 8007566:	3301      	adds	r3, #1
 8007568:	b29b      	uxth	r3, r3
			if (OT_errorOutCounter >= OT_errorCount)
 800756a:	428b      	cmp	r3, r1
 800756c:	d9b6      	bls.n	80074dc <errorDetector+0x338>
				powerSide_data.errorStatus.bit.error_OT = 0;
 800756e:	787b      	ldrb	r3, [r7, #1]
				OT_errorOutCounter = 0;
 8007570:	f8a2 8000 	strh.w	r8, [r2]
				powerSide_data.errorStatus.bit.error_OT = 0;
 8007574:	f368 1345 	bfi	r3, r8, #5, #1
 8007578:	e7e7      	b.n	800754a <errorDetector+0x3a6>
			OV_errorInCounter = 0;
 800757a:	2100      	movs	r1, #0
 800757c:	8001      	strh	r1, [r0, #0]
			if ((powerSide_data.voltage.VA < charger_configGet.ov_lower)
 800757e:	8a98      	ldrh	r0, [r3, #20]
 8007580:	89a2      	ldrh	r2, [r4, #12]
 8007582:	b280      	uxth	r0, r0
 8007584:	b292      	uxth	r2, r2
 8007586:	4290      	cmp	r0, r2
 8007588:	d213      	bcs.n	80075b2 <errorDetector+0x40e>
					&& (powerSide_data.voltage.VB < charger_configGet.ov_lower)
 800758a:	8ad8      	ldrh	r0, [r3, #22]
 800758c:	89a2      	ldrh	r2, [r4, #12]
 800758e:	b280      	uxth	r0, r0
 8007590:	b292      	uxth	r2, r2
 8007592:	4290      	cmp	r0, r2
 8007594:	d20d      	bcs.n	80075b2 <errorDetector+0x40e>
					&& (powerSide_data.voltage.VC < charger_configGet.ov_lower))
 8007596:	8b18      	ldrh	r0, [r3, #24]
 8007598:	89a2      	ldrh	r2, [r4, #12]
 800759a:	b280      	uxth	r0, r0
 800759c:	b292      	uxth	r2, r2
 800759e:	4290      	cmp	r0, r2
 80075a0:	d207      	bcs.n	80075b2 <errorDetector+0x40e>
				OV_errorOutCounter++;
 80075a2:	4847      	ldr	r0, [pc, #284]	@ (80076c0 <errorDetector+0x51c>)
 80075a4:	8802      	ldrh	r2, [r0, #0]
 80075a6:	3201      	adds	r2, #1
 80075a8:	b292      	uxth	r2, r2
				if (OV_errorOutCounter >= OV_errorCount)
 80075aa:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
 80075ae:	d216      	bcs.n	80075de <errorDetector+0x43a>
				OV_errorOutCounter++;
 80075b0:	8002      	strh	r2, [r0, #0]
	if (singlePhaseMeter)
 80075b2:	782b      	ldrb	r3, [r5, #0]
 80075b4:	b343      	cbz	r3, 8007608 <errorDetector+0x464>
		if (powerSide_data.voltage.VA >= charger_configGet.ov_upper)
 80075b6:	4b3e      	ldr	r3, [pc, #248]	@ (80076b0 <errorDetector+0x50c>)
 80075b8:	8a99      	ldrh	r1, [r3, #20]
 80075ba:	8962      	ldrh	r2, [r4, #10]
 80075bc:	b289      	uxth	r1, r1
 80075be:	b292      	uxth	r2, r2
 80075c0:	4291      	cmp	r1, r2
 80075c2:	493e      	ldr	r1, [pc, #248]	@ (80076bc <errorDetector+0x518>)
 80075c4:	d310      	bcc.n	80075e8 <errorDetector+0x444>
			OV_errorInCounter++;
 80075c6:	880a      	ldrh	r2, [r1, #0]
 80075c8:	3201      	adds	r2, #1
 80075ca:	b292      	uxth	r2, r2
			if (OV_errorInCounter >= OV_errorCount)
 80075cc:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
			OV_errorInCounter++;
 80075d0:	800a      	strh	r2, [r1, #0]
			if (OV_errorInCounter >= OV_errorCount)
 80075d2:	d319      	bcc.n	8007608 <errorDetector+0x464>
				powerSide_data.errorStatus.bit.error_OV = 1;
 80075d4:	785a      	ldrb	r2, [r3, #1]
 80075d6:	f042 0201 	orr.w	r2, r2, #1
					powerSide_data.errorStatus.bit.error_OV = 0;
 80075da:	705a      	strb	r2, [r3, #1]
 80075dc:	e014      	b.n	8007608 <errorDetector+0x464>
					powerSide_data.errorStatus.bit.error_OV = 0;
 80075de:	785a      	ldrb	r2, [r3, #1]
					OV_errorOutCounter = 0;
 80075e0:	8001      	strh	r1, [r0, #0]
					powerSide_data.errorStatus.bit.error_OV = 0;
 80075e2:	f361 0200 	bfi	r2, r1, #0, #1
 80075e6:	e7a4      	b.n	8007532 <errorDetector+0x38e>
			OV_errorInCounter = 0;
 80075e8:	2000      	movs	r0, #0
 80075ea:	8008      	strh	r0, [r1, #0]
			if (powerSide_data.voltage.VA < charger_configGet.ov_lower)
 80075ec:	8a99      	ldrh	r1, [r3, #20]
 80075ee:	89a2      	ldrh	r2, [r4, #12]
 80075f0:	b289      	uxth	r1, r1
 80075f2:	b292      	uxth	r2, r2
 80075f4:	4291      	cmp	r1, r2
 80075f6:	4932      	ldr	r1, [pc, #200]	@ (80076c0 <errorDetector+0x51c>)
 80075f8:	d24d      	bcs.n	8007696 <errorDetector+0x4f2>
				OV_errorOutCounter++;
 80075fa:	880a      	ldrh	r2, [r1, #0]
 80075fc:	3201      	adds	r2, #1
 80075fe:	b292      	uxth	r2, r2
				if (OV_errorOutCounter >= OV_errorCount)
 8007600:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
 8007604:	d242      	bcs.n	800768c <errorDetector+0x4e8>
				OV_errorOutCounter++;
 8007606:	800a      	strh	r2, [r1, #0]
	{
		check_OV();
	}

	if (charger_configGet.en_1.bit.uv_en == 1)
 8007608:	7823      	ldrb	r3, [r4, #0]
 800760a:	f003 0303 	and.w	r3, r3, #3
 800760e:	2b01      	cmp	r3, #1
 8007610:	f040 808c 	bne.w	800772c <errorDetector+0x588>
	if (threePhaseMeter)
 8007614:	7833      	ldrb	r3, [r6, #0]
 8007616:	b1f3      	cbz	r3, 8007656 <errorDetector+0x4b2>
		if ((powerSide_data.voltage.VA < charger_configGet.uv_lower)
 8007618:	4b25      	ldr	r3, [pc, #148]	@ (80076b0 <errorDetector+0x50c>)
 800761a:	8a99      	ldrh	r1, [r3, #20]
 800761c:	8922      	ldrh	r2, [r4, #8]
 800761e:	b289      	uxth	r1, r1
 8007620:	b292      	uxth	r2, r2
 8007622:	4291      	cmp	r1, r2
 8007624:	4927      	ldr	r1, [pc, #156]	@ (80076c4 <errorDetector+0x520>)
 8007626:	d30b      	bcc.n	8007640 <errorDetector+0x49c>
				|| (powerSide_data.voltage.VB < charger_configGet.uv_lower)
 8007628:	8ad8      	ldrh	r0, [r3, #22]
 800762a:	8922      	ldrh	r2, [r4, #8]
 800762c:	b280      	uxth	r0, r0
 800762e:	b292      	uxth	r2, r2
 8007630:	4290      	cmp	r0, r2
 8007632:	d305      	bcc.n	8007640 <errorDetector+0x49c>
				|| (powerSide_data.voltage.VC < charger_configGet.uv_lower))
 8007634:	8b18      	ldrh	r0, [r3, #24]
 8007636:	8922      	ldrh	r2, [r4, #8]
 8007638:	b280      	uxth	r0, r0
 800763a:	b292      	uxth	r2, r2
 800763c:	4290      	cmp	r0, r2
 800763e:	d245      	bcs.n	80076cc <errorDetector+0x528>
			UV_errorOutCounter = 0;
 8007640:	2000      	movs	r0, #0
			if (UV_errorInCounter >= UV_errorCount)
 8007642:	f242 760f 	movw	r6, #9999	@ 0x270f
			UV_errorOutCounter = 0;
 8007646:	4a20      	ldr	r2, [pc, #128]	@ (80076c8 <errorDetector+0x524>)
 8007648:	8010      	strh	r0, [r2, #0]
			UV_errorInCounter++;
 800764a:	880a      	ldrh	r2, [r1, #0]
 800764c:	3201      	adds	r2, #1
 800764e:	b292      	uxth	r2, r2
			if (UV_errorInCounter >= UV_errorCount)
 8007650:	42b2      	cmp	r2, r6
 8007652:	d822      	bhi.n	800769a <errorDetector+0x4f6>
				UV_errorOutCounter++;
 8007654:	800a      	strh	r2, [r1, #0]
	if (singlePhaseMeter)
 8007656:	782b      	ldrb	r3, [r5, #0]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d067      	beq.n	800772c <errorDetector+0x588>
		if (powerSide_data.voltage.VA < charger_configGet.uv_lower)
 800765c:	4b14      	ldr	r3, [pc, #80]	@ (80076b0 <errorDetector+0x50c>)
 800765e:	2000      	movs	r0, #0
 8007660:	8a99      	ldrh	r1, [r3, #20]
 8007662:	8922      	ldrh	r2, [r4, #8]
 8007664:	b289      	uxth	r1, r1
 8007666:	b292      	uxth	r2, r2
 8007668:	4291      	cmp	r1, r2
 800766a:	4d16      	ldr	r5, [pc, #88]	@ (80076c4 <errorDetector+0x520>)
 800766c:	4916      	ldr	r1, [pc, #88]	@ (80076c8 <errorDetector+0x524>)
 800766e:	d24e      	bcs.n	800770e <errorDetector+0x56a>
			UV_errorOutCounter = 0;
 8007670:	8008      	strh	r0, [r1, #0]
			if (UV_errorInCounter >= UV_errorCount)
 8007672:	f242 710f 	movw	r1, #9999	@ 0x270f
			UV_errorInCounter++;
 8007676:	882a      	ldrh	r2, [r5, #0]
 8007678:	3201      	adds	r2, #1
 800767a:	b292      	uxth	r2, r2
			if (UV_errorInCounter >= UV_errorCount)
 800767c:	428a      	cmp	r2, r1
			UV_errorInCounter++;
 800767e:	802a      	strh	r2, [r5, #0]
			if (UV_errorInCounter >= UV_errorCount)
 8007680:	d954      	bls.n	800772c <errorDetector+0x588>
				powerSide_data.errorStatus.bit.error_UV = 1;
 8007682:	785a      	ldrb	r2, [r3, #1]
 8007684:	f042 0202 	orr.w	r2, r2, #2
					powerSide_data.errorStatus.bit.error_UV = 0;
 8007688:	705a      	strb	r2, [r3, #1]
 800768a:	e04f      	b.n	800772c <errorDetector+0x588>
					powerSide_data.errorStatus.bit.error_OV = 0;
 800768c:	785a      	ldrb	r2, [r3, #1]
					OV_errorOutCounter = 0;
 800768e:	8008      	strh	r0, [r1, #0]
					powerSide_data.errorStatus.bit.error_OV = 0;
 8007690:	f360 0200 	bfi	r2, r0, #0, #1
 8007694:	e7a1      	b.n	80075da <errorDetector+0x436>
				OV_errorOutCounter = 0;
 8007696:	8008      	strh	r0, [r1, #0]
 8007698:	e7b6      	b.n	8007608 <errorDetector+0x464>
				powerSide_data.errorStatus.bit.error_UV = 1;
 800769a:	785a      	ldrb	r2, [r3, #1]
				UV_errorInCounter = 0;
 800769c:	8008      	strh	r0, [r1, #0]
				powerSide_data.errorStatus.bit.error_UV = 1;
 800769e:	f042 0202 	orr.w	r2, r2, #2
					powerSide_data.errorStatus.bit.error_UV = 0;
 80076a2:	705a      	strb	r2, [r3, #1]
 80076a4:	e7d7      	b.n	8007656 <errorDetector+0x4b2>
 80076a6:	bf00      	nop
 80076a8:	20001474 	.word	0x20001474
 80076ac:	200014ba 	.word	0x200014ba
 80076b0:	20001444 	.word	0x20001444
 80076b4:	200014b2 	.word	0x200014b2
 80076b8:	200014b0 	.word	0x200014b0
 80076bc:	200014c0 	.word	0x200014c0
 80076c0:	200014be 	.word	0x200014be
 80076c4:	200014c4 	.word	0x200014c4
 80076c8:	200014c2 	.word	0x200014c2
			UV_errorInCounter = 0;
 80076cc:	2000      	movs	r0, #0
 80076ce:	8008      	strh	r0, [r1, #0]
			if ((powerSide_data.voltage.VA >= charger_configGet.uv_upper)
 80076d0:	8a99      	ldrh	r1, [r3, #20]
 80076d2:	88e2      	ldrh	r2, [r4, #6]
 80076d4:	b289      	uxth	r1, r1
 80076d6:	b292      	uxth	r2, r2
 80076d8:	4291      	cmp	r1, r2
 80076da:	d3bc      	bcc.n	8007656 <errorDetector+0x4b2>
					&& (powerSide_data.voltage.VB >= charger_configGet.uv_upper)
 80076dc:	8ad9      	ldrh	r1, [r3, #22]
 80076de:	88e2      	ldrh	r2, [r4, #6]
 80076e0:	b289      	uxth	r1, r1
 80076e2:	b292      	uxth	r2, r2
 80076e4:	4291      	cmp	r1, r2
 80076e6:	d3b6      	bcc.n	8007656 <errorDetector+0x4b2>
					&& (powerSide_data.voltage.VC >= charger_configGet.uv_upper))
 80076e8:	8b19      	ldrh	r1, [r3, #24]
 80076ea:	88e2      	ldrh	r2, [r4, #6]
 80076ec:	b289      	uxth	r1, r1
 80076ee:	b292      	uxth	r2, r2
 80076f0:	4291      	cmp	r1, r2
 80076f2:	d3b0      	bcc.n	8007656 <errorDetector+0x4b2>
				if (UV_errorOutCounter >= UV_errorCount)
 80076f4:	f242 760f 	movw	r6, #9999	@ 0x270f
				UV_errorOutCounter++;
 80076f8:	4929      	ldr	r1, [pc, #164]	@ (80077a0 <errorDetector+0x5fc>)
 80076fa:	880a      	ldrh	r2, [r1, #0]
 80076fc:	3201      	adds	r2, #1
 80076fe:	b292      	uxth	r2, r2
				if (UV_errorOutCounter >= UV_errorCount)
 8007700:	42b2      	cmp	r2, r6
 8007702:	d9a7      	bls.n	8007654 <errorDetector+0x4b0>
					powerSide_data.errorStatus.bit.error_UV = 0;
 8007704:	785a      	ldrb	r2, [r3, #1]
					UV_errorOutCounter = 0;
 8007706:	8008      	strh	r0, [r1, #0]
					powerSide_data.errorStatus.bit.error_UV = 0;
 8007708:	f360 0241 	bfi	r2, r0, #1, #1
 800770c:	e7c9      	b.n	80076a2 <errorDetector+0x4fe>
			UV_errorInCounter = 0;
 800770e:	8028      	strh	r0, [r5, #0]
			if (powerSide_data.voltage.VA >= charger_configGet.uv_upper)
 8007710:	8a9d      	ldrh	r5, [r3, #20]
 8007712:	88e2      	ldrh	r2, [r4, #6]
 8007714:	b2ad      	uxth	r5, r5
 8007716:	b292      	uxth	r2, r2
 8007718:	4295      	cmp	r5, r2
 800771a:	d32a      	bcc.n	8007772 <errorDetector+0x5ce>
				if (UV_errorOutCounter >= UV_errorCount)
 800771c:	f242 750f 	movw	r5, #9999	@ 0x270f
				UV_errorOutCounter++;
 8007720:	880a      	ldrh	r2, [r1, #0]
 8007722:	3201      	adds	r2, #1
 8007724:	b292      	uxth	r2, r2
				if (UV_errorOutCounter >= UV_errorCount)
 8007726:	42aa      	cmp	r2, r5
 8007728:	d81e      	bhi.n	8007768 <errorDetector+0x5c4>
				UV_errorOutCounter++;
 800772a:	800a      	strh	r2, [r1, #0]
	{
		check_UV();
	}

	if (charger_configGet.en_1.bit.freq_en == 1)
 800772c:	7863      	ldrb	r3, [r4, #1]
 800772e:	099b      	lsrs	r3, r3, #6
 8007730:	2b01      	cmp	r3, #1
 8007732:	d117      	bne.n	8007764 <errorDetector+0x5c0>
	if ((powerSide_data.frequency >= charger_configGet.freq_lower)
 8007734:	4b1b      	ldr	r3, [pc, #108]	@ (80077a4 <errorDetector+0x600>)
 8007736:	481c      	ldr	r0, [pc, #112]	@ (80077a8 <errorDetector+0x604>)
 8007738:	8d99      	ldrh	r1, [r3, #44]	@ 0x2c
 800773a:	8a22      	ldrh	r2, [r4, #16]
 800773c:	b289      	uxth	r1, r1
 800773e:	b292      	uxth	r2, r2
 8007740:	4291      	cmp	r1, r2
 8007742:	491a      	ldr	r1, [pc, #104]	@ (80077ac <errorDetector+0x608>)
 8007744:	d31d      	bcc.n	8007782 <errorDetector+0x5de>
			&& (powerSide_data.frequency <= charger_configGet.freq_upper))
 8007746:	8d9d      	ldrh	r5, [r3, #44]	@ 0x2c
 8007748:	89e2      	ldrh	r2, [r4, #14]
 800774a:	b2ad      	uxth	r5, r5
 800774c:	b292      	uxth	r2, r2
 800774e:	4295      	cmp	r5, r2
 8007750:	d817      	bhi.n	8007782 <errorDetector+0x5de>
		Freq_errorInCounter = 0;
 8007752:	2400      	movs	r4, #0
		Freq_errorOutCounter++;
 8007754:	8802      	ldrh	r2, [r0, #0]
		Freq_errorInCounter = 0;
 8007756:	800c      	strh	r4, [r1, #0]
		Freq_errorOutCounter++;
 8007758:	3201      	adds	r2, #1
 800775a:	b292      	uxth	r2, r2
		if (Freq_errorOutCounter >= Freq_errorCount)
 800775c:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
 8007760:	d209      	bcs.n	8007776 <errorDetector+0x5d2>
		Freq_errorOutCounter++;
 8007762:	8002      	strh	r2, [r0, #0]
	{
		check_Freq();
	}

//	check_CFB();
}
 8007764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					powerSide_data.errorStatus.bit.error_UV = 0;
 8007768:	785a      	ldrb	r2, [r3, #1]
					UV_errorOutCounter = 0;
 800776a:	8008      	strh	r0, [r1, #0]
					powerSide_data.errorStatus.bit.error_UV = 0;
 800776c:	f360 0241 	bfi	r2, r0, #1, #1
 8007770:	e78a      	b.n	8007688 <errorDetector+0x4e4>
				UV_errorOutCounter = 0;
 8007772:	8008      	strh	r0, [r1, #0]
 8007774:	e7da      	b.n	800772c <errorDetector+0x588>
			powerSide_data.errorStatus.bit.error_Freq = 0;
 8007776:	785a      	ldrb	r2, [r3, #1]
			Freq_errorOutCounter = 0;
 8007778:	8004      	strh	r4, [r0, #0]
			powerSide_data.errorStatus.bit.error_Freq = 0;
 800777a:	f364 1204 	bfi	r2, r4, #4, #1
			powerSide_data.errorStatus.bit.error_Freq = 1;
 800777e:	705a      	strb	r2, [r3, #1]
}
 8007780:	e7f0      	b.n	8007764 <errorDetector+0x5c0>
		Freq_errorOutCounter = 0;
 8007782:	2400      	movs	r4, #0
		Freq_errorInCounter++;
 8007784:	880a      	ldrh	r2, [r1, #0]
		Freq_errorOutCounter = 0;
 8007786:	8004      	strh	r4, [r0, #0]
		Freq_errorInCounter++;
 8007788:	3201      	adds	r2, #1
 800778a:	b292      	uxth	r2, r2
		if (Freq_errorInCounter >= Freq_errorCount)
 800778c:	f5b2 6f7a 	cmp.w	r2, #4000	@ 0xfa0
 8007790:	d201      	bcs.n	8007796 <errorDetector+0x5f2>
		Freq_errorInCounter++;
 8007792:	800a      	strh	r2, [r1, #0]
 8007794:	e7e6      	b.n	8007764 <errorDetector+0x5c0>
			powerSide_data.errorStatus.bit.error_Freq = 1;
 8007796:	785a      	ldrb	r2, [r3, #1]
			Freq_errorInCounter = 0;
 8007798:	800c      	strh	r4, [r1, #0]
			powerSide_data.errorStatus.bit.error_Freq = 1;
 800779a:	f042 0210 	orr.w	r2, r2, #16
 800779e:	e7ee      	b.n	800777e <errorDetector+0x5da>
 80077a0:	200014c2 	.word	0x200014c2
 80077a4:	20001444 	.word	0x20001444
 80077a8:	200014b6 	.word	0x200014b6
 80077ac:	200014b8 	.word	0x200014b8

080077b0 <errorHandler>:
 * Processes all detected errors, sets fault levels, and updates error logs.
 * Handles specific faults such as GFI trips, overcurrent, undervoltage,
 * overvoltage, and stuck contactors.
 */
void errorHandler(void)
{
 80077b0:	b570      	push	{r4, r5, r6, lr}
	/*Stuck contactor handler*/
	if (powerSide_data.errorStatus.bit.error_SR_C == 1)
 80077b2:	4d6d      	ldr	r5, [pc, #436]	@ (8007968 <errorHandler+0x1b8>)
 80077b4:	4c6d      	ldr	r4, [pc, #436]	@ (800796c <errorHandler+0x1bc>)
 80077b6:	786b      	ldrb	r3, [r5, #1]
 80077b8:	f013 0f04 	tst.w	r3, #4
 80077bc:	f3c3 0280 	ubfx	r2, r3, #2, #1
 80077c0:	d006      	beq.n	80077d0 <errorHandler+0x20>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80077c2:	2102      	movs	r1, #2
 80077c4:	7863      	ldrb	r3, [r4, #1]
 80077c6:	f361 0383 	bfi	r3, r1, #2, #2
 80077ca:	7063      	strb	r3, [r4, #1]
		currentError = SC;
 80077cc:	4b68      	ldr	r3, [pc, #416]	@ (8007970 <errorHandler+0x1c0>)
 80077ce:	701a      	strb	r2, [r3, #0]
	}
	/*GFI Test failure handler*/
	if (powerSide_data.errorStatus.bit.error_GFI_test == 1)
 80077d0:	786b      	ldrb	r3, [r5, #1]
 80077d2:	0718      	lsls	r0, r3, #28
 80077d4:	d506      	bpl.n	80077e4 <errorHandler+0x34>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80077d6:	2202      	movs	r2, #2
 80077d8:	7863      	ldrb	r3, [r4, #1]
 80077da:	f362 0383 	bfi	r3, r2, #2, #2
 80077de:	7063      	strb	r3, [r4, #1]
		currentError = GFI_Test;
 80077e0:	4b63      	ldr	r3, [pc, #396]	@ (8007970 <errorHandler+0x1c0>)
 80077e2:	701a      	strb	r2, [r3, #0]
	}
	/*GFI handler*/
	if (powerSide_data.tripStatus.bit.trip_GFI == 1)
 80077e4:	78ab      	ldrb	r3, [r5, #2]
 80077e6:	4e63      	ldr	r6, [pc, #396]	@ (8007974 <errorHandler+0x1c4>)
 80077e8:	f013 0f02 	tst.w	r3, #2
 80077ec:	f3c3 0140 	ubfx	r1, r3, #1, #1
 80077f0:	d014      	beq.n	800781c <errorHandler+0x6c>
	{
		if (GFI_triggered == false)
 80077f2:	4861      	ldr	r0, [pc, #388]	@ (8007978 <errorHandler+0x1c8>)
 80077f4:	4b61      	ldr	r3, [pc, #388]	@ (800797c <errorHandler+0x1cc>)
 80077f6:	7802      	ldrb	r2, [r0, #0]
 80077f8:	b922      	cbnz	r2, 8007804 <errorHandler+0x54>
		{
			GFI_triggered = true;
			GFCI_errorCounter++;
 80077fa:	781a      	ldrb	r2, [r3, #0]
			GFI_triggered = true;
 80077fc:	7001      	strb	r1, [r0, #0]
			GFCI_errorCounter++;
 80077fe:	3201      	adds	r2, #1
 8007800:	701a      	strb	r2, [r3, #0]
			gfic_reset = true;
 8007802:	7031      	strb	r1, [r6, #0]
		}

		if (GFCI_errorCounter >= GFCI_errorCount)
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	2b02      	cmp	r3, #2
		{
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007808:	7863      	ldrb	r3, [r4, #1]
		if (GFCI_errorCounter >= GFCI_errorCount)
 800780a:	f240 80a7 	bls.w	800795c <errorHandler+0x1ac>
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 800780e:	2202      	movs	r2, #2
 8007810:	f362 0383 	bfi	r3, r2, #2, #2
			currentError = GFI;
 8007814:	2203      	movs	r2, #3
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007816:	7063      	strb	r3, [r4, #1]
			currentError = GFI;
 8007818:	4b55      	ldr	r3, [pc, #340]	@ (8007970 <errorHandler+0x1c0>)
 800781a:	701a      	strb	r2, [r3, #0]
		{
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
		}
	}
	/*Modbus error handler*/
	if (controlSide_data.errorStatus.bit.serialAError == 1)
 800781c:	7863      	ldrb	r3, [r4, #1]
 800781e:	07d9      	lsls	r1, r3, #31
 8007820:	d507      	bpl.n	8007832 <errorHandler+0x82>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007822:	2202      	movs	r2, #2
 8007824:	7863      	ldrb	r3, [r4, #1]
 8007826:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = modbus_error;
 800782a:	2204      	movs	r2, #4
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 800782c:	7063      	strb	r3, [r4, #1]
		currentError = modbus_error;
 800782e:	4b50      	ldr	r3, [pc, #320]	@ (8007970 <errorHandler+0x1c0>)
 8007830:	701a      	strb	r2, [r3, #0]
	}
	/*Over current handler*/
	if (powerSide_data.tripStatus.bit.trip_OC == 1)
 8007832:	78ab      	ldrb	r3, [r5, #2]
 8007834:	07da      	lsls	r2, r3, #31
 8007836:	d507      	bpl.n	8007848 <errorHandler+0x98>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007838:	2202      	movs	r2, #2
 800783a:	7863      	ldrb	r3, [r4, #1]
 800783c:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = OC;
 8007840:	2205      	movs	r2, #5
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007842:	7063      	strb	r3, [r4, #1]
		currentError = OC;
 8007844:	4b4a      	ldr	r3, [pc, #296]	@ (8007970 <errorHandler+0x1c0>)
 8007846:	701a      	strb	r2, [r3, #0]
	}
	/*Phase loss handler*/
	if (powerSide_data.errorStatus.bit.error_PL == 1)
 8007848:	786b      	ldrb	r3, [r5, #1]
 800784a:	065b      	lsls	r3, r3, #25
 800784c:	d507      	bpl.n	800785e <errorHandler+0xae>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 800784e:	2202      	movs	r2, #2
 8007850:	7863      	ldrb	r3, [r4, #1]
 8007852:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = PL;
 8007856:	2206      	movs	r2, #6
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007858:	7063      	strb	r3, [r4, #1]
		currentError = PL;
 800785a:	4b45      	ldr	r3, [pc, #276]	@ (8007970 <errorHandler+0x1c0>)
 800785c:	701a      	strb	r2, [r3, #0]
	}
	/*Over temperature handler*/
	if (powerSide_data.errorStatus.bit.error_OT == 1)
 800785e:	786b      	ldrb	r3, [r5, #1]
 8007860:	0698      	lsls	r0, r3, #26
 8007862:	f3c3 1240 	ubfx	r2, r3, #5, #1
 8007866:	d506      	bpl.n	8007876 <errorHandler+0xc6>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 8007868:	7863      	ldrb	r3, [r4, #1]
 800786a:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = OT;
 800786e:	2207      	movs	r2, #7
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 8007870:	7063      	strb	r3, [r4, #1]
		currentError = OT;
 8007872:	4b3f      	ldr	r3, [pc, #252]	@ (8007970 <errorHandler+0x1c0>)
 8007874:	701a      	strb	r2, [r3, #0]
	}
	/*Control pilot fault handler*/
	if (controlSide_data.errorStatus.bit.CPFault == 1)
 8007876:	7863      	ldrb	r3, [r4, #1]
 8007878:	06d9      	lsls	r1, r3, #27
 800787a:	d507      	bpl.n	800788c <errorHandler+0xdc>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 800787c:	2202      	movs	r2, #2
 800787e:	7863      	ldrb	r3, [r4, #1]
 8007880:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = CP_Fault;
 8007884:	2208      	movs	r2, #8
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007886:	7063      	strb	r3, [r4, #1]
		currentError = CP_Fault;
 8007888:	4b39      	ldr	r3, [pc, #228]	@ (8007970 <errorHandler+0x1c0>)
 800788a:	701a      	strb	r2, [r3, #0]
	}
	/*Diode check failure handler*/
	if (controlSide_data.errorStatus.bit.diodeCheck_failed == 1)
 800788c:	7863      	ldrb	r3, [r4, #1]
 800788e:	079a      	lsls	r2, r3, #30
 8007890:	d507      	bpl.n	80078a2 <errorHandler+0xf2>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 8007892:	2202      	movs	r2, #2
 8007894:	7863      	ldrb	r3, [r4, #1]
 8007896:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = Diode_Failure;
 800789a:	2209      	movs	r2, #9
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 800789c:	7063      	strb	r3, [r4, #1]
		currentError = Diode_Failure;
 800789e:	4b34      	ldr	r3, [pc, #208]	@ (8007970 <errorHandler+0x1c0>)
 80078a0:	701a      	strb	r2, [r3, #0]
	}
	/*Over voltage handler*/
	if (powerSide_data.errorStatus.bit.error_OV == 1)
 80078a2:	786b      	ldrb	r3, [r5, #1]
 80078a4:	f013 0201 	ands.w	r2, r3, #1
 80078a8:	d006      	beq.n	80078b8 <errorHandler+0x108>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078aa:	7863      	ldrb	r3, [r4, #1]
 80078ac:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = OV;
 80078b0:	220a      	movs	r2, #10
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078b2:	7063      	strb	r3, [r4, #1]
		currentError = OV;
 80078b4:	4b2e      	ldr	r3, [pc, #184]	@ (8007970 <errorHandler+0x1c0>)
 80078b6:	701a      	strb	r2, [r3, #0]
	}
	/*Under voltage handler*/
	if (powerSide_data.errorStatus.bit.error_UV == 1)
 80078b8:	786b      	ldrb	r3, [r5, #1]
 80078ba:	f3c3 0240 	ubfx	r2, r3, #1, #1
 80078be:	079b      	lsls	r3, r3, #30
 80078c0:	d506      	bpl.n	80078d0 <errorHandler+0x120>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078c2:	7863      	ldrb	r3, [r4, #1]
 80078c4:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = UV;
 80078c8:	220b      	movs	r2, #11
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078ca:	7063      	strb	r3, [r4, #1]
		currentError = UV;
 80078cc:	4b28      	ldr	r3, [pc, #160]	@ (8007970 <errorHandler+0x1c0>)
 80078ce:	701a      	strb	r2, [r3, #0]
	}

	/*Frequency error handler*/
	if (powerSide_data.errorStatus.bit.error_Freq == 1)
 80078d0:	786b      	ldrb	r3, [r5, #1]
 80078d2:	06d8      	lsls	r0, r3, #27
 80078d4:	f3c3 1200 	ubfx	r2, r3, #4, #1
 80078d8:	d506      	bpl.n	80078e8 <errorHandler+0x138>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078da:	7863      	ldrb	r3, [r4, #1]
 80078dc:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = Freq;
 80078e0:	220c      	movs	r2, #12
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 80078e2:	7063      	strb	r3, [r4, #1]
		currentError = Freq;
 80078e4:	4b22      	ldr	r3, [pc, #136]	@ (8007970 <errorHandler+0x1c0>)
 80078e6:	701a      	strb	r2, [r3, #0]
	}
	/*Contactor feedback error handler*/
	if (powerSide_data.errorStatus.bit.error_CFB == 1)
 80078e8:	786b      	ldrb	r3, [r5, #1]
 80078ea:	09db      	lsrs	r3, r3, #7
 80078ec:	d007      	beq.n	80078fe <errorHandler+0x14e>
	{
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80078ee:	2202      	movs	r2, #2
 80078f0:	7863      	ldrb	r3, [r4, #1]
 80078f2:	f362 0383 	bfi	r3, r2, #2, #2
		currentError = CFB;
 80078f6:	220d      	movs	r2, #13
		controlSide_data.errorStatus.bit.fault_level = PRIORITY_2;
 80078f8:	7063      	strb	r3, [r4, #1]
		currentError = CFB;
 80078fa:	4b1d      	ldr	r3, [pc, #116]	@ (8007970 <errorHandler+0x1c0>)
 80078fc:	701a      	strb	r2, [r3, #0]
	}

	/*GFI trip reset handler*/
	if (gfic_reset == true)
 80078fe:	7833      	ldrb	r3, [r6, #0]
 8007900:	b1cb      	cbz	r3, 8007936 <errorHandler+0x186>
	{
		if (GFCI_errorCounter >= GFCI_errorCount)
 8007902:	4a1e      	ldr	r2, [pc, #120]	@ (800797c <errorHandler+0x1cc>)
 8007904:	7813      	ldrb	r3, [r2, #0]
 8007906:	2b02      	cmp	r3, #2
 8007908:	d905      	bls.n	8007916 <errorHandler+0x166>
		{
			if (controlSide_data.status.bit.connector_state == 0)
 800790a:	7823      	ldrb	r3, [r4, #0]
 800790c:	f3c3 11c0 	ubfx	r1, r3, #7, #1
 8007910:	09db      	lsrs	r3, r3, #7
 8007912:	d110      	bne.n	8007936 <errorHandler+0x186>
			{
				GFCI_errorCounter = 0;
 8007914:	7011      	strb	r1, [r2, #0]
				GFIC_RESET_ON();
 8007916:	2108      	movs	r1, #8
 8007918:	2201      	movs	r2, #1
 800791a:	4819      	ldr	r0, [pc, #100]	@ (8007980 <errorHandler+0x1d0>)
 800791c:	f002 fbaa 	bl	800a074 <HAL_GPIO_WritePin>

				if (powerSide_data.tripStatus.bit.trip_GFI == 0)
 8007920:	78ab      	ldrb	r3, [r5, #2]
 8007922:	0799      	lsls	r1, r3, #30
 8007924:	d407      	bmi.n	8007936 <errorHandler+0x186>
				{
					GFI_triggered = false;
 8007926:	2200      	movs	r2, #0
 8007928:	4b13      	ldr	r3, [pc, #76]	@ (8007978 <errorHandler+0x1c8>)
					gfic_reset = false;
					GFIC_RESET_OFF();
 800792a:	2108      	movs	r1, #8
 800792c:	4814      	ldr	r0, [pc, #80]	@ (8007980 <errorHandler+0x1d0>)
					GFI_triggered = false;
 800792e:	701a      	strb	r2, [r3, #0]
					gfic_reset = false;
 8007930:	7032      	strb	r2, [r6, #0]
					GFIC_RESET_OFF();
 8007932:	f002 fb9f 	bl	800a074 <HAL_GPIO_WritePin>
			}
		}
	}

	/*Handle error flags clearing*/
	if ((powerSide_data.tripStatus.all == 0)
 8007936:	78ab      	ldrb	r3, [r5, #2]
 8007938:	b97b      	cbnz	r3, 800795a <errorHandler+0x1aa>
			&& (powerSide_data.errorStatus.all == 0)
 800793a:	786b      	ldrb	r3, [r5, #1]
 800793c:	b96b      	cbnz	r3, 800795a <errorHandler+0x1aa>
			&& (controlSide_data.errorStatus.bit.diodeCheck_failed == 0)
 800793e:	7863      	ldrb	r3, [r4, #1]
 8007940:	079a      	lsls	r2, r3, #30
 8007942:	d40a      	bmi.n	800795a <errorHandler+0x1aa>
			&& (controlSide_data.errorStatus.bit.CPFault == 0)
 8007944:	7863      	ldrb	r3, [r4, #1]
 8007946:	06db      	lsls	r3, r3, #27
 8007948:	d407      	bmi.n	800795a <errorHandler+0x1aa>
			&& (controlSide_data.errorStatus.bit.serialAError == 0))
 800794a:	7863      	ldrb	r3, [r4, #1]
 800794c:	f013 0201 	ands.w	r2, r3, #1
	{
		controlSide_data.errorStatus.bit.fault_level = 0;
 8007950:	bf02      	ittt	eq
 8007952:	7863      	ldrbeq	r3, [r4, #1]
 8007954:	f362 0383 	bfieq	r3, r2, #2, #2
 8007958:	7063      	strbeq	r3, [r4, #1]
	}
}
 800795a:	bd70      	pop	{r4, r5, r6, pc}
			controlSide_data.errorStatus.bit.fault_level = PRIORITY_1;
 800795c:	2201      	movs	r2, #1
 800795e:	f362 0383 	bfi	r3, r2, #2, #2
 8007962:	7063      	strb	r3, [r4, #1]
 8007964:	e75a      	b.n	800781c <errorHandler+0x6c>
 8007966:	bf00      	nop
 8007968:	20001444 	.word	0x20001444
 800796c:	20001474 	.word	0x20001474
 8007970:	200014aa 	.word	0x200014aa
 8007974:	200014d1 	.word	0x200014d1
 8007978:	200014ce 	.word	0x200014ce
 800797c:	200014cf 	.word	0x200014cf
 8007980:	40010c00 	.word	0x40010c00

08007984 <errorBuffer_log>:
 * @details
 * Maintains a log of detected errors for analysis or reporting. Ensures the
 * error buffer is updated only when a new error occurs.
 */
void errorBuffer_log(void)
{
 8007984:	b510      	push	{r4, lr}
	if (currentError != previousError)
 8007986:	4b09      	ldr	r3, [pc, #36]	@ (80079ac <errorBuffer_log+0x28>)
 8007988:	4909      	ldr	r1, [pc, #36]	@ (80079b0 <errorBuffer_log+0x2c>)
 800798a:	781a      	ldrb	r2, [r3, #0]
 800798c:	780b      	ldrb	r3, [r1, #0]
 800798e:	4293      	cmp	r3, r2
 8007990:	d00a      	beq.n	80079a8 <errorBuffer_log+0x24>
	{
		error_buffer[errorLog_count] = currentError;
 8007992:	4808      	ldr	r0, [pc, #32]	@ (80079b4 <errorBuffer_log+0x30>)
 8007994:	4c08      	ldr	r4, [pc, #32]	@ (80079b8 <errorBuffer_log+0x34>)
 8007996:	7803      	ldrb	r3, [r0, #0]
		if (errorLog_count >= ERROR_BUFFER_SIZE)
		{
			errorLog_count = 0;
		}

		previousError = currentError;
 8007998:	700a      	strb	r2, [r1, #0]
		error_buffer[errorLog_count] = currentError;
 800799a:	54e2      	strb	r2, [r4, r3]
		errorLog_count++;
 800799c:	3301      	adds	r3, #1
 800799e:	b2db      	uxtb	r3, r3
		if (errorLog_count >= ERROR_BUFFER_SIZE)
 80079a0:	2b05      	cmp	r3, #5
 80079a2:	bf28      	it	cs
 80079a4:	2300      	movcs	r3, #0
		errorLog_count++;
 80079a6:	7003      	strb	r3, [r0, #0]
	}
}
 80079a8:	bd10      	pop	{r4, pc}
 80079aa:	bf00      	nop
 80079ac:	200014aa 	.word	0x200014aa
 80079b0:	200014a9 	.word	0x200014a9
 80079b4:	200014a8 	.word	0x200014a8
 80079b8:	200014ab 	.word	0x200014ab

080079bc <errorBuffer_report>:
 */
void errorBuffer_report(void)
{
	static uint8_t id = 0;

	if (error_handler.timeout_8s == true)
 80079bc:	480b      	ldr	r0, [pc, #44]	@ (80079ec <errorBuffer_report+0x30>)
{
 80079be:	b508      	push	{r3, lr}
	if (error_handler.timeout_8s == true)
 80079c0:	7b43      	ldrb	r3, [r0, #13]
 80079c2:	b18b      	cbz	r3, 80079e8 <errorBuffer_report+0x2c>
	{
		tick_clear(&error_handler);
 80079c4:	f001 fa2e 	bl	8008e24 <tick_clear>

		controlSide_data.errorReport = error_buffer[id];
 80079c8:	4a09      	ldr	r2, [pc, #36]	@ (80079f0 <errorBuffer_report+0x34>)
 80079ca:	490a      	ldr	r1, [pc, #40]	@ (80079f4 <errorBuffer_report+0x38>)
 80079cc:	7813      	ldrb	r3, [r2, #0]
 80079ce:	480a      	ldr	r0, [pc, #40]	@ (80079f8 <errorBuffer_report+0x3c>)
 80079d0:	5cc9      	ldrb	r1, [r1, r3]
		id++;
 80079d2:	3301      	adds	r3, #1
		controlSide_data.errorReport = error_buffer[id];
 80079d4:	b2c9      	uxtb	r1, r1
 80079d6:	77c1      	strb	r1, [r0, #31]

		if (id >= errorLog_count)
 80079d8:	4908      	ldr	r1, [pc, #32]	@ (80079fc <errorBuffer_report+0x40>)
		id++;
 80079da:	b2db      	uxtb	r3, r3
		if (id >= errorLog_count)
 80079dc:	7809      	ldrb	r1, [r1, #0]
		id++;
 80079de:	7013      	strb	r3, [r2, #0]
		if (id >= errorLog_count)
 80079e0:	4299      	cmp	r1, r3
		{
			id = 0;
 80079e2:	bf9c      	itt	ls
 80079e4:	2300      	movls	r3, #0
 80079e6:	7013      	strbls	r3, [r2, #0]
		}
	}
}
 80079e8:	bd08      	pop	{r3, pc}
 80079ea:	bf00      	nop
 80079ec:	20001630 	.word	0x20001630
 80079f0:	200014a5 	.word	0x200014a5
 80079f4:	200014ab 	.word	0x200014ab
 80079f8:	20001474 	.word	0x20001474
 80079fc:	200014a8 	.word	0x200014a8

08007a00 <errorBuffer_clear>:
 * @details
 * Resets the error buffer and clears any stored error information.
 */
void errorBuffer_clear(void)
{
	currentError = 0;
 8007a00:	2300      	movs	r3, #0
 8007a02:	4a05      	ldr	r2, [pc, #20]	@ (8007a18 <errorBuffer_clear+0x18>)
 8007a04:	7013      	strb	r3, [r2, #0]
	previousError = 0;
 8007a06:	4a05      	ldr	r2, [pc, #20]	@ (8007a1c <errorBuffer_clear+0x1c>)
 8007a08:	7013      	strb	r3, [r2, #0]
	errorLog_count = 0;
 8007a0a:	4a05      	ldr	r2, [pc, #20]	@ (8007a20 <errorBuffer_clear+0x20>)
 8007a0c:	7013      	strb	r3, [r2, #0]
	memset((uint8_t*) error_buffer, 0, (sizeof(error_buffer)/sizeof(error_buffer[0])));
 8007a0e:	4a05      	ldr	r2, [pc, #20]	@ (8007a24 <errorBuffer_clear+0x24>)
 8007a10:	6013      	str	r3, [r2, #0]
 8007a12:	7113      	strb	r3, [r2, #4]
}
 8007a14:	4770      	bx	lr
 8007a16:	bf00      	nop
 8007a18:	200014aa 	.word	0x200014aa
 8007a1c:	200014a9 	.word	0x200014a9
 8007a20:	200014a8 	.word	0x200014a8
 8007a24:	200014ab 	.word	0x200014ab

08007a28 <MX_RTC_Init>:
  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8007a28:	f04f 33ff 	mov.w	r3, #4294967295
{
 8007a2c:	b513      	push	{r0, r1, r4, lr}
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8007a2e:	4a15      	ldr	r2, [pc, #84]	@ (8007a84 <MX_RTC_Init+0x5c>)
  hrtc.Instance = RTC;
 8007a30:	4815      	ldr	r0, [pc, #84]	@ (8007a88 <MX_RTC_Init+0x60>)
  RTC_TimeTypeDef sTime = {0};
 8007a32:	2400      	movs	r4, #0
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8007a34:	e9c0 2300 	strd	r2, r3, [r0]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8007a38:	f44f 7380 	mov.w	r3, #256	@ 0x100
  RTC_TimeTypeDef sTime = {0};
 8007a3c:	f8ad 4000 	strh.w	r4, [sp]
 8007a40:	f88d 4002 	strb.w	r4, [sp, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8007a44:	9401      	str	r4, [sp, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8007a46:	6083      	str	r3, [r0, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8007a48:	f003 f8da 	bl	800ac00 <HAL_RTC_Init>
 8007a4c:	b108      	cbz	r0, 8007a52 <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 8007a4e:	f7ff fb45 	bl	80070dc <Error_Handler>
  */
  sTime.Hours = 0x0;
  sTime.Minutes = 0x0;
  sTime.Seconds = 0x0;

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007a52:	2201      	movs	r2, #1
 8007a54:	4669      	mov	r1, sp
 8007a56:	480c      	ldr	r0, [pc, #48]	@ (8007a88 <MX_RTC_Init+0x60>)
  sTime.Hours = 0x0;
 8007a58:	f8ad 4000 	strh.w	r4, [sp]
  sTime.Seconds = 0x0;
 8007a5c:	f88d 4002 	strb.w	r4, [sp, #2]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007a60:	f002 ff2a 	bl	800a8b8 <HAL_RTC_SetTime>
 8007a64:	b108      	cbz	r0, 8007a6a <MX_RTC_Init+0x42>
  {
    Error_Handler();
 8007a66:	f7ff fb39 	bl	80070dc <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007a6a:	4b08      	ldr	r3, [pc, #32]	@ (8007a8c <MX_RTC_Init+0x64>)
  DateToUpdate.Month = RTC_MONTH_JANUARY;
  DateToUpdate.Date = 0x1;
  DateToUpdate.Year = 0x0;

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	4806      	ldr	r0, [pc, #24]	@ (8007a88 <MX_RTC_Init+0x60>)
 8007a70:	a901      	add	r1, sp, #4
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007a72:	9301      	str	r3, [sp, #4]
  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8007a74:	f003 f826 	bl	800aac4 <HAL_RTC_SetDate>
 8007a78:	b108      	cbz	r0, 8007a7e <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8007a7a:	f7ff fb2f 	bl	80070dc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8007a7e:	b002      	add	sp, #8
 8007a80:	bd10      	pop	{r4, pc}
 8007a82:	bf00      	nop
 8007a84:	40002800 	.word	0x40002800
 8007a88:	20001518 	.word	0x20001518
 8007a8c:	00010101 	.word	0x00010101

08007a90 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8007a90:	b507      	push	{r0, r1, r2, lr}

  if(rtcHandle->Instance==RTC)
 8007a92:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac0 <HAL_RTC_MspInit+0x30>)
 8007a94:	6802      	ldr	r2, [r0, #0]
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d10f      	bne.n	8007aba <HAL_RTC_MspInit+0x2a>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8007a9a:	f002 faf9 	bl	800a090 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8007a9e:	4b09      	ldr	r3, [pc, #36]	@ (8007ac4 <HAL_RTC_MspInit+0x34>)
 8007aa0:	69da      	ldr	r2, [r3, #28]
 8007aa2:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8007aa6:	61da      	str	r2, [r3, #28]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007aa8:	2201      	movs	r2, #1
    __HAL_RCC_BKP_CLK_ENABLE();
 8007aaa:	69db      	ldr	r3, [r3, #28]
 8007aac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ab0:	9301      	str	r3, [sp, #4]
 8007ab2:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_RTC_ENABLE();
 8007ab4:	4b04      	ldr	r3, [pc, #16]	@ (8007ac8 <HAL_RTC_MspInit+0x38>)
 8007ab6:	f8c3 243c 	str.w	r2, [r3, #1084]	@ 0x43c
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8007aba:	b003      	add	sp, #12
 8007abc:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ac0:	40002800 	.word	0x40002800
 8007ac4:	40021000 	.word	0x40021000
 8007ac8:	42420000 	.word	0x42420000

08007acc <initRTC>:
//--------------------------------------------------------------------------------
//			RTC initialization Function
//--------------------------------------------------------------------------------
void initRTC(void)
{
	RtcTime.Hours = 0;
 8007acc:	2300      	movs	r3, #0
 8007ace:	4a19      	ldr	r2, [pc, #100]	@ (8007b34 <initRTC+0x68>)
 8007ad0:	7013      	strb	r3, [r2, #0]
	RtcTime.Minutes = 0;
 8007ad2:	7053      	strb	r3, [r2, #1]
	RtcTime.Seconds = 0;
 8007ad4:	7093      	strb	r3, [r2, #2]

	RtcDate.Date = 0;
 8007ad6:	4a18      	ldr	r2, [pc, #96]	@ (8007b38 <initRTC+0x6c>)
	RtcDate.Month = 0;
	RtcDate.Year = 0;
	RtcDate.WeekDay = 0;
 8007ad8:	7013      	strb	r3, [r2, #0]
	RtcDate.Date = 0;
 8007ada:	7093      	strb	r3, [r2, #2]
	RtcDate.Month = 0;
 8007adc:	7053      	strb	r3, [r2, #1]
	RtcDate.Year = 0;
 8007ade:	70d3      	strb	r3, [r2, #3]

	rtcUpdate_time.Hours = 0;
 8007ae0:	4a16      	ldr	r2, [pc, #88]	@ (8007b3c <initRTC+0x70>)
 8007ae2:	7013      	strb	r3, [r2, #0]
	rtcUpdate_time.Minutes = 0;
 8007ae4:	7053      	strb	r3, [r2, #1]
	rtcUpdate_time.Seconds = 0;
 8007ae6:	7093      	strb	r3, [r2, #2]

	rtcUpdate_date.Date = 0;
 8007ae8:	4a15      	ldr	r2, [pc, #84]	@ (8007b40 <initRTC+0x74>)
	rtcUpdate_date.Month = 0;
	rtcUpdate_date.Year = 0;
	rtcUpdate_date.WeekDay = 0;
 8007aea:	7013      	strb	r3, [r2, #0]
	rtcUpdate_date.Date = 0;
 8007aec:	7093      	strb	r3, [r2, #2]
	rtcUpdate_date.Month = 0;
 8007aee:	7053      	strb	r3, [r2, #1]
	rtcUpdate_date.Year = 0;
 8007af0:	70d3      	strb	r3, [r2, #3]

	weekdayOn.Hours = 0;
 8007af2:	4a14      	ldr	r2, [pc, #80]	@ (8007b44 <initRTC+0x78>)
 8007af4:	7013      	strb	r3, [r2, #0]
	weekdayOn.Minutes = 0;
 8007af6:	7053      	strb	r3, [r2, #1]
	weekdayOn.Seconds = 0;
 8007af8:	7093      	strb	r3, [r2, #2]

	weekdayOff.Hours = 0;
 8007afa:	4a13      	ldr	r2, [pc, #76]	@ (8007b48 <initRTC+0x7c>)
 8007afc:	7013      	strb	r3, [r2, #0]
	weekdayOff.Minutes = 0;
 8007afe:	7053      	strb	r3, [r2, #1]
	weekdayOff.Seconds = 0;
 8007b00:	7093      	strb	r3, [r2, #2]

	weekendOn.Hours = 0;
 8007b02:	4a12      	ldr	r2, [pc, #72]	@ (8007b4c <initRTC+0x80>)
 8007b04:	7013      	strb	r3, [r2, #0]
	weekendOn.Minutes = 0;
 8007b06:	7053      	strb	r3, [r2, #1]
	weekendOn.Seconds = 0;
 8007b08:	7093      	strb	r3, [r2, #2]

	weekendOff.Hours = 0;
 8007b0a:	4a11      	ldr	r2, [pc, #68]	@ (8007b50 <initRTC+0x84>)
 8007b0c:	7013      	strb	r3, [r2, #0]
	weekendOff.Minutes = 0;
 8007b0e:	7053      	strb	r3, [r2, #1]
	weekendOff.Seconds = 0;
 8007b10:	7093      	strb	r3, [r2, #2]

	rtcUpdate = false;
 8007b12:	4a10      	ldr	r2, [pc, #64]	@ (8007b54 <initRTC+0x88>)
 8007b14:	7013      	strb	r3, [r2, #0]
	rtcUpdateComplete = false;
 8007b16:	4a10      	ldr	r2, [pc, #64]	@ (8007b58 <initRTC+0x8c>)
 8007b18:	7013      	strb	r3, [r2, #0]
	rtcUpdateAlarm = false;
 8007b1a:	4a10      	ldr	r2, [pc, #64]	@ (8007b5c <initRTC+0x90>)
 8007b1c:	7013      	strb	r3, [r2, #0]
	rtcUpdateAlarmComplete = false;
 8007b1e:	4a10      	ldr	r2, [pc, #64]	@ (8007b60 <initRTC+0x94>)
 8007b20:	7013      	strb	r3, [r2, #0]
	alarmWeekday_active = false;
 8007b22:	4a10      	ldr	r2, [pc, #64]	@ (8007b64 <initRTC+0x98>)
 8007b24:	7013      	strb	r3, [r2, #0]
	alarmWeekend_active = false;
 8007b26:	4a10      	ldr	r2, [pc, #64]	@ (8007b68 <initRTC+0x9c>)
 8007b28:	7013      	strb	r3, [r2, #0]

	alarmCount = 0;
 8007b2a:	4a10      	ldr	r2, [pc, #64]	@ (8007b6c <initRTC+0xa0>)
 8007b2c:	7013      	strb	r3, [r2, #0]
	scheduleOnOff = 0;
 8007b2e:	4a10      	ldr	r2, [pc, #64]	@ (8007b70 <initRTC+0xa4>)
 8007b30:	7013      	strb	r3, [r2, #0]
}
 8007b32:	4770      	bx	lr
 8007b34:	20001513 	.word	0x20001513
 8007b38:	2000150f 	.word	0x2000150f
 8007b3c:	2000150c 	.word	0x2000150c
 8007b40:	20001508 	.word	0x20001508
 8007b44:	20001505 	.word	0x20001505
 8007b48:	20001502 	.word	0x20001502
 8007b4c:	200014ff 	.word	0x200014ff
 8007b50:	200014fc 	.word	0x200014fc
 8007b54:	200014fb 	.word	0x200014fb
 8007b58:	200014fa 	.word	0x200014fa
 8007b5c:	200014f9 	.word	0x200014f9
 8007b60:	200014f8 	.word	0x200014f8
 8007b64:	200014f7 	.word	0x200014f7
 8007b68:	200014f6 	.word	0x200014f6
 8007b6c:	200014f2 	.word	0x200014f2
 8007b70:	200014f3 	.word	0x200014f3

08007b74 <RTC_ToEpoch>:
	uint8_t m;
	uint32_t JDN;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_da
	// Calculate some coefficients
	a = (14 - date->Month) / 12;
 8007b74:	220c      	movs	r2, #12
{
 8007b76:	b570      	push	{r4, r5, r6, lr}
	a = (14 - date->Month) / 12;
 8007b78:	784b      	ldrb	r3, [r1, #1]
 8007b7a:	f1c3 050e 	rsb	r5, r3, #14
 8007b7e:	fb95 f5f2 	sdiv	r5, r5, r2
	y = (date->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 8007b82:	78ca      	ldrb	r2, [r1, #3]
	a = (14 - date->Month) / 12;
 8007b84:	b2ed      	uxtb	r5, r5
	y = (date->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 8007b86:	f502 52d4 	add.w	r2, r2, #6784	@ 0x1a80
 8007b8a:	3210      	adds	r2, #16
 8007b8c:	1b54      	subs	r4, r2, r5
	m = date->Month + (12 * a) - 3; // since 1 March, 4801 BC

	// Gregorian calendar date compute
	JDN = date->Date;
 8007b8e:	7889      	ldrb	r1, [r1, #2]
 8007b90:	4a17      	ldr	r2, [pc, #92]	@ (8007bf0 <RTC_ToEpoch+0x7c>)
	y = (date->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 8007b92:	b2a6      	uxth	r6, r4
	JDN += (153 * m + 2) / 5;
	JDN += 365 * y;
	JDN += y / 4;
	JDN += -y / 100;
	JDN += y / 400;
 8007b94:	440a      	add	r2, r1
 8007b96:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8007b9a:	fbb6 f1f1 	udiv	r1, r6, r1
	JDN += y / 4;
 8007b9e:	f3c4 048d 	ubfx	r4, r4, #2, #14
 8007ba2:	4422      	add	r2, r4
 8007ba4:	440a      	add	r2, r1
 8007ba6:	f240 116d 	movw	r1, #365	@ 0x16d
 8007baa:	fb01 2206 	mla	r2, r1, r6, r2
	JDN += -y / 100;
 8007bae:	f06f 0163 	mvn.w	r1, #99	@ 0x63
 8007bb2:	fb96 f6f1 	sdiv	r6, r6, r1
	JDN += (153 * m + 2) / 5;
 8007bb6:	2199      	movs	r1, #153	@ 0x99
	m = date->Month + (12 * a) - 3; // since 1 March, 4801 BC
 8007bb8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bbc:	3b03      	subs	r3, #3
 8007bbe:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	JDN += (153 * m + 2) / 5;
 8007bc2:	b2db      	uxtb	r3, r3
 8007bc4:	434b      	muls	r3, r1
 8007bc6:	2105      	movs	r1, #5
 8007bc8:	3302      	adds	r3, #2
 8007bca:	fbb3 f3f1 	udiv	r3, r3, r1
	JDN = JDN - 32045;
	JDN = JDN - JULIAN_DATE_BASE;    // Calculate from base date
	JDN *= 86400;                     // Days to seconds
	JDN += time->Hours * 3600;    // ... and today seconds
	JDN += time->Minutes * 60;
 8007bce:	243c      	movs	r4, #60	@ 0x3c
 8007bd0:	4432      	add	r2, r6
	JDN = JDN - JULIAN_DATE_BASE;    // Calculate from base date
 8007bd2:	4413      	add	r3, r2
	JDN += time->Minutes * 60;
 8007bd4:	7842      	ldrb	r2, [r0, #1]
	JDN += time->Hours * 3600;    // ... and today seconds
 8007bd6:	7801      	ldrb	r1, [r0, #0]
	JDN += time->Minutes * 60;
 8007bd8:	4362      	muls	r2, r4
	JDN += time->Seconds;
 8007bda:	f44f 6461 	mov.w	r4, #3600	@ 0xe10
 8007bde:	fb04 2201 	mla	r2, r4, r1, r2
 8007be2:	7881      	ldrb	r1, [r0, #2]

	return JDN;
}
 8007be4:	4803      	ldr	r0, [pc, #12]	@ (8007bf4 <RTC_ToEpoch+0x80>)
	JDN += time->Seconds;
 8007be6:	440a      	add	r2, r1
}
 8007be8:	fb00 2003 	mla	r0, r0, r3, r2
 8007bec:	bd70      	pop	{r4, r5, r6, pc}
 8007bee:	bf00      	nop
 8007bf0:	ffda4547 	.word	0xffda4547
 8007bf4:	00015180 	.word	0x00015180

08007bf8 <RTC_FromEpoch>:

// Convert epoch time to Date/Time structures
void RTC_FromEpoch(uint32_t epoch, RTC_TimeTypeDef *time, RTC_DateTypeDef *date)
{
 8007bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bfc:	4690      	mov	r8, r2
	uint64_t JD = 0;
	uint64_t JDN = 0;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	JD = ((epoch + 43200) / (86400 >> 1)) + (2440587 << 1) + 1;
 8007bfe:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8007c02:	1883      	adds	r3, r0, r2
 8007c04:	fbb3 f3f2 	udiv	r3, r3, r2
{
 8007c08:	4606      	mov	r6, r0
	JD = ((epoch + 43200) / (86400 >> 1)) + (2440587 << 1) + 1;
 8007c0a:	4836      	ldr	r0, [pc, #216]	@ (8007ce4 <RTC_FromEpoch+0xec>)
	t1 = tm / 24;
	hour = tm - (t1 * 24);

	dow = JDN % 7;
	a = JDN + 32044;
	b = ((4 * a) + 3) / 146097;
 8007c0c:	4a36      	ldr	r2, [pc, #216]	@ (8007ce8 <RTC_FromEpoch+0xf0>)
	JD = ((epoch + 43200) / (86400 >> 1)) + (2440587 << 1) + 1;
 8007c0e:	4418      	add	r0, r3
	a = JDN + 32044;
 8007c10:	f647 532c 	movw	r3, #32044	@ 0x7d2c
 8007c14:	eb03 0350 	add.w	r3, r3, r0, lsr #1
	b = ((4 * a) + 3) / 146097;
 8007c18:	009c      	lsls	r4, r3, #2
 8007c1a:	3403      	adds	r4, #3
 8007c1c:	fbb4 f4f2 	udiv	r4, r4, r2
{
 8007c20:	4689      	mov	r9, r1
	c = a - ((146097 * b) / 4);
	d = ((4 * c) + 3) / 1461;
 8007c22:	f240 51b5 	movw	r1, #1461	@ 0x5b5
	c = a - ((146097 * b) / 4);
 8007c26:	4362      	muls	r2, r4
 8007c28:	eba3 0392 	sub.w	r3, r3, r2, lsr #2
	d = ((4 * c) + 3) / 1461;
 8007c2c:	009a      	lsls	r2, r3, #2
 8007c2e:	3203      	adds	r2, #3
 8007c30:	fbb2 f2f1 	udiv	r2, r2, r1
	e = c - ((1461 * d) / 4);
	m = ((5 * e) + 2) / 153;
 8007c34:	f04f 0e99 	mov.w	lr, #153	@ 0x99
	mday = e - (((153 * m) + 2) / 5) + 1;
	month = m + 3 - (12 * (m / 10));
 8007c38:	f240 5afa 	movw	sl, #1530	@ 0x5fa
	e = c - ((1461 * d) / 4);
 8007c3c:	4351      	muls	r1, r2
 8007c3e:	eba3 0391 	sub.w	r3, r3, r1, lsr #2
	m = ((5 * e) + 2) / 153;
 8007c42:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8007c46:	3102      	adds	r1, #2
 8007c48:	fbb1 fcfe 	udiv	ip, r1, lr
	month = m + 3 - (12 * (m / 10));
 8007c4c:	fbb1 f1fa 	udiv	r1, r1, sl
	year = (100 * b) + d - 4800 + (m / 10);
 8007c50:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8007c54:	eb04 0484 	add.w	r4, r4, r4, lsl #2
	month = m + 3 - (12 * (m / 10));
 8007c58:	b289      	uxth	r1, r1
	year = (100 * b) + d - 4800 + (m / 10);
 8007c5a:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8007c5e:	440c      	add	r4, r1
	month = m + 3 - (12 * (m / 10));
 8007c60:	f10c 0203 	add.w	r2, ip, #3
 8007c64:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8007c68:	eba2 0281 	sub.w	r2, r2, r1, lsl #2

	date->Year = year - 2000;
	date->Month = month;
 8007c6c:	f888 2001 	strb.w	r2, [r8, #1]
	mday = e - (((153 * m) + 2) / 5) + 1;
 8007c70:	2205      	movs	r2, #5
 8007c72:	fb0e fc0c 	mul.w	ip, lr, ip
 8007c76:	f10c 0c02 	add.w	ip, ip, #2
 8007c7a:	fbbc fcf2 	udiv	ip, ip, r2
	t1 = tm / 60;
 8007c7e:	f44f 6561 	mov.w	r5, #3600	@ 0xe10
	t1 = tm / 60;
 8007c82:	273c      	movs	r7, #60	@ 0x3c
	date->Year = year - 2000;
 8007c84:	f5a4 5494 	sub.w	r4, r4, #4736	@ 0x1280
	mday = e - (((153 * m) + 2) / 5) + 1;
 8007c88:	3301      	adds	r3, #1
 8007c8a:	eba3 030c 	sub.w	r3, r3, ip
	date->Year = year - 2000;
 8007c8e:	3c10      	subs	r4, #16
	date->Date = mday;
 8007c90:	f888 3002 	strb.w	r3, [r8, #2]
	dow = JDN % 7;
 8007c94:	2207      	movs	r2, #7
 8007c96:	2300      	movs	r3, #0
 8007c98:	2100      	movs	r1, #0
	date->Year = year - 2000;
 8007c9a:	f888 4003 	strb.w	r4, [r8, #3]
	dow = JDN % 7;
 8007c9e:	0840      	lsrs	r0, r0, #1
 8007ca0:	f7fc fe74 	bl	800498c <__aeabi_uldivmod>
	t1 = tm / 24;
 8007ca4:	4b11      	ldr	r3, [pc, #68]	@ (8007cec <RTC_FromEpoch+0xf4>)
	t1 = tm / 60;
 8007ca6:	fbb6 f5f5 	udiv	r5, r6, r5
	t1 = tm / 24;
 8007caa:	fbb6 f3f3 	udiv	r3, r6, r3
	t1 = tm / 60;
 8007cae:	fbb6 f7f7 	udiv	r7, r6, r7
	min = tm - (t1 * 60);
 8007cb2:	b2ad      	uxth	r5, r5
	hour = tm - (t1 * 24);
 8007cb4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	sec = tm - (t1 * 60);
 8007cb8:	b2bf      	uxth	r7, r7
	hour = tm - (t1 * 24);
 8007cba:	eba5 03c3 	sub.w	r3, r5, r3, lsl #3
	min = tm - (t1 * 60);
 8007cbe:	ebc5 1505 	rsb	r5, r5, r5, lsl #4
 8007cc2:	eba7 0585 	sub.w	r5, r7, r5, lsl #2
	sec = tm - (t1 * 60);
 8007cc6:	ebc7 1707 	rsb	r7, r7, r7, lsl #4
 8007cca:	eba6 0687 	sub.w	r6, r6, r7, lsl #2
	date->WeekDay = dow;
 8007cce:	f888 2000 	strb.w	r2, [r8]
	time->Hours = hour;
 8007cd2:	f889 3000 	strb.w	r3, [r9]
	time->Minutes = min;
 8007cd6:	f889 5001 	strb.w	r5, [r9, #1]
	time->Seconds = sec;
 8007cda:	f889 6002 	strb.w	r6, [r9, #2]
}
 8007cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ce2:	bf00      	nop
 8007ce4:	004a7b17 	.word	0x004a7b17
 8007ce8:	00023ab1 	.word	0x00023ab1
 8007cec:	00015180 	.word	0x00015180

08007cf0 <get_date>:

void get_date(void)
{
 8007cf0:	b570      	push	{r4, r5, r6, lr}
	unix1 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 8007cf2:	4c26      	ldr	r4, [pc, #152]	@ (8007d8c <get_date+0x9c>)
 8007cf4:	2101      	movs	r1, #1
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	f002 ffd0 	bl	800ac9c <HAL_RTCEx_BKUPRead>
 8007cfc:	4d24      	ldr	r5, [pc, #144]	@ (8007d90 <get_date+0xa0>)
	unix2 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8007cfe:	2102      	movs	r1, #2
	unix1 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 8007d00:	8028      	strh	r0, [r5, #0]
	unix2 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8007d02:	4620      	mov	r0, r4
 8007d04:	f002 ffca 	bl	800ac9c <HAL_RTCEx_BKUPRead>
 8007d08:	4b22      	ldr	r3, [pc, #136]	@ (8007d94 <get_date+0xa4>)
	unix_time_get = ((unix2 << 16) | unix1);
 8007d0a:	4a23      	ldr	r2, [pc, #140]	@ (8007d98 <get_date+0xa8>)
	unix2 = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8007d0c:	8018      	strh	r0, [r3, #0]
	unix_time_get = ((unix2 << 16) | unix1);
 8007d0e:	882b      	ldrh	r3, [r5, #0]
	RTC_FromEpoch(unix_time_get, &unix_time, &unix_date);
 8007d10:	4d22      	ldr	r5, [pc, #136]	@ (8007d9c <get_date+0xac>)
	unix_time_get = ((unix2 << 16) | unix1);
 8007d12:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d16:	6013      	str	r3, [r2, #0]
	RTC_FromEpoch(unix_time_get, &unix_time, &unix_date);
 8007d18:	6810      	ldr	r0, [r2, #0]
 8007d1a:	4921      	ldr	r1, [pc, #132]	@ (8007da0 <get_date+0xb0>)
 8007d1c:	462a      	mov	r2, r5
 8007d1e:	f7ff ff6b 	bl	8007bf8 <RTC_FromEpoch>

	hrtc.DateToUpdate.Date = unix_date.Date;
	hrtc.DateToUpdate.Month = unix_date.Month;
 8007d22:	786b      	ldrb	r3, [r5, #1]
	hrtc.DateToUpdate.Year = unix_date.Year;
 8007d24:	78ea      	ldrb	r2, [r5, #3]
	hrtc.DateToUpdate.Date = unix_date.Date;
 8007d26:	78a9      	ldrb	r1, [r5, #2]

	uint32_t year = 0U, weekday = 0U;

	year = 2000U + unix_date.Year;

	if (unix_date.Month < 3U) {
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	f04f 0617 	mov.w	r6, #23
 8007d2e:	f04f 0509 	mov.w	r5, #9
	hrtc.DateToUpdate.Date = unix_date.Date;
 8007d32:	73a1      	strb	r1, [r4, #14]
	hrtc.DateToUpdate.Month = unix_date.Month;
 8007d34:	7363      	strb	r3, [r4, #13]
	hrtc.DateToUpdate.Year = unix_date.Year;
 8007d36:	73e2      	strb	r2, [r4, #15]
	year = 2000U + unix_date.Year;
 8007d38:	f502 60fa 	add.w	r0, r2, #2000	@ 0x7d0
	if (unix_date.Month < 3U) {
 8007d3c:	d81a      	bhi.n	8007d74 <get_date+0x84>
		/*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + ((year - 1U) / 4U)
 8007d3e:	4373      	muls	r3, r6
 8007d40:	fbb3 f3f5 	udiv	r3, r3, r5
				- ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8007d44:	3104      	adds	r1, #4
 8007d46:	4401      	add	r1, r0
 8007d48:	440b      	add	r3, r1
 8007d4a:	f44f 71c8 	mov.w	r1, #400	@ 0x190
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + ((year - 1U) / 4U)
 8007d4e:	f202 72cf 	addw	r2, r2, #1999	@ 0x7cf
				- ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8007d52:	fbb2 f1f1 	udiv	r1, r2, r1
 8007d56:	eb03 0392 	add.w	r3, r3, r2, lsr #2
 8007d5a:	440b      	add	r3, r1
 8007d5c:	2164      	movs	r1, #100	@ 0x64
 8007d5e:	fbb2 f2f1 	udiv	r2, r2, r1
	} else {
		/*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + (year / 4U)
				- (year / 100U) + (year / 400U) - 2U) % 7U;
 8007d62:	1a9b      	subs	r3, r3, r2
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + (year / 4U)
 8007d64:	2207      	movs	r2, #7
 8007d66:	fbb3 f2f2 	udiv	r2, r3, r2
 8007d6a:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8007d6e:	1a9b      	subs	r3, r3, r2
	}

	hrtc.DateToUpdate.WeekDay = weekday;
 8007d70:	7323      	strb	r3, [r4, #12]
}
 8007d72:	bd70      	pop	{r4, r5, r6, pc}
		weekday = (((23U * unix_date.Month) / 9U) + unix_date.Date + 4U + year + (year / 4U)
 8007d74:	4373      	muls	r3, r6
 8007d76:	fbb3 f3f5 	udiv	r3, r3, r5
				- (year / 100U) + (year / 400U) - 2U) % 7U;
 8007d7a:	2264      	movs	r2, #100	@ 0x64
 8007d7c:	3107      	adds	r1, #7
 8007d7e:	4401      	add	r1, r0
 8007d80:	440b      	add	r3, r1
 8007d82:	fbb0 f2f2 	udiv	r2, r0, r2
 8007d86:	eb03 0390 	add.w	r3, r3, r0, lsr #2
 8007d8a:	e7ea      	b.n	8007d62 <get_date+0x72>
 8007d8c:	20001518 	.word	0x20001518
 8007d90:	200014e6 	.word	0x200014e6
 8007d94:	200014e4 	.word	0x200014e4
 8007d98:	200014dc 	.word	0x200014dc
 8007d9c:	200014d2 	.word	0x200014d2
 8007da0:	200014d6 	.word	0x200014d6

08007da4 <updateRTC>:
//--------------------------------------------------------------------------------
//			RTC update time Function
//--------------------------------------------------------------------------------
void updateRTC()
{
	RTC_TimeTypeDef sTime =
 8007da4:	2200      	movs	r2, #0
{
 8007da6:	b513      	push	{r0, r1, r4, lr}
	{ 0 };
	RTC_DateTypeDef sDate =
	{ 0 };

	sTime.Hours = networkSide_data.setTime.Hours;
 8007da8:	4c23      	ldr	r4, [pc, #140]	@ (8007e38 <updateRTC+0x94>)
	sTime.Minutes = networkSide_data.setTime.Minutes;
	sTime.Seconds = 0;

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8007daa:	4669      	mov	r1, sp
	sTime.Hours = networkSide_data.setTime.Hours;
 8007dac:	7be3      	ldrb	r3, [r4, #15]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8007dae:	4823      	ldr	r0, [pc, #140]	@ (8007e3c <updateRTC+0x98>)
	sTime.Hours = networkSide_data.setTime.Hours;
 8007db0:	f88d 3000 	strb.w	r3, [sp]
	sTime.Minutes = networkSide_data.setTime.Minutes;
 8007db4:	7c23      	ldrb	r3, [r4, #16]
	RTC_TimeTypeDef sTime =
 8007db6:	f88d 2002 	strb.w	r2, [sp, #2]
	RTC_DateTypeDef sDate =
 8007dba:	9201      	str	r2, [sp, #4]
	sTime.Minutes = networkSide_data.setTime.Minutes;
 8007dbc:	f88d 3001 	strb.w	r3, [sp, #1]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8007dc0:	f002 fd7a 	bl	800a8b8 <HAL_RTC_SetTime>
 8007dc4:	b108      	cbz	r0, 8007dca <updateRTC+0x26>
	{
		Error_Handler();
 8007dc6:	f7ff f989 	bl	80070dc <Error_Handler>
	}

	HAL_RTC_GetTime(&hrtc, &RtcTime, RTC_FORMAT_BIN);
 8007dca:	2200      	movs	r2, #0
 8007dcc:	491c      	ldr	r1, [pc, #112]	@ (8007e40 <updateRTC+0x9c>)
 8007dce:	481b      	ldr	r0, [pc, #108]	@ (8007e3c <updateRTC+0x98>)
 8007dd0:	f002 fdc4 	bl	800a95c <HAL_RTC_GetTime>

	sDate.Date = networkSide_data.setDate.Date;
 8007dd4:	f894 3020 	ldrb.w	r3, [r4, #32]
	sDate.Month = networkSide_data.setDate.Month;
	sDate.Year = networkSide_data.setDate.Year;

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007dd8:	2200      	movs	r2, #0
	sDate.Date = networkSide_data.setDate.Date;
 8007dda:	f88d 3006 	strb.w	r3, [sp, #6]
	sDate.Month = networkSide_data.setDate.Month;
 8007dde:	7fe3      	ldrb	r3, [r4, #31]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007de0:	4816      	ldr	r0, [pc, #88]	@ (8007e3c <updateRTC+0x98>)
	sDate.Month = networkSide_data.setDate.Month;
 8007de2:	f88d 3005 	strb.w	r3, [sp, #5]
	sDate.Year = networkSide_data.setDate.Year;
 8007de6:	f894 3021 	ldrb.w	r3, [r4, #33]	@ 0x21
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007dea:	a901      	add	r1, sp, #4
	sDate.Year = networkSide_data.setDate.Year;
 8007dec:	f88d 3007 	strb.w	r3, [sp, #7]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007df0:	f002 fe68 	bl	800aac4 <HAL_RTC_SetDate>
 8007df4:	b108      	cbz	r0, 8007dfa <updateRTC+0x56>
	{
		Error_Handler();
 8007df6:	f7ff f971 	bl	80070dc <Error_Handler>
	}

	HAL_RTC_GetDate(&hrtc, &RtcDate, RTC_FORMAT_BIN);
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	4911      	ldr	r1, [pc, #68]	@ (8007e44 <updateRTC+0xa0>)
 8007dfe:	480f      	ldr	r0, [pc, #60]	@ (8007e3c <updateRTC+0x98>)
 8007e00:	f002 feb6 	bl	800ab70 <HAL_RTC_GetDate>

	unix_time_set = RTC_ToEpoch(&sTime, &sDate);
 8007e04:	a901      	add	r1, sp, #4
 8007e06:	4668      	mov	r0, sp
 8007e08:	f7ff feb4 	bl	8007b74 <RTC_ToEpoch>
 8007e0c:	4c0e      	ldr	r4, [pc, #56]	@ (8007e48 <updateRTC+0xa4>)

	//HAL_PWR_EnableBkUpAccess();
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, (unix_time_set & 0xFFFF));
 8007e0e:	2101      	movs	r1, #1
	unix_time_set = RTC_ToEpoch(&sTime, &sDate);
 8007e10:	6020      	str	r0, [r4, #0]
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, (unix_time_set & 0xFFFF));
 8007e12:	6822      	ldr	r2, [r4, #0]
 8007e14:	4809      	ldr	r0, [pc, #36]	@ (8007e3c <updateRTC+0x98>)
 8007e16:	b292      	uxth	r2, r2
 8007e18:	f002 ff38 	bl	800ac8c <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, (unix_time_set >> 16));
 8007e1c:	6822      	ldr	r2, [r4, #0]
 8007e1e:	2102      	movs	r1, #2
 8007e20:	4806      	ldr	r0, [pc, #24]	@ (8007e3c <updateRTC+0x98>)
 8007e22:	0c12      	lsrs	r2, r2, #16
 8007e24:	f002 ff32 	bl	800ac8c <HAL_RTCEx_BKUPWrite>
	//HAL_PWR_DisableBkUpAccess();

	controlSide_data.networkSide_request.bit.rtcUpdateComplete = true;
 8007e28:	4a08      	ldr	r2, [pc, #32]	@ (8007e4c <updateRTC+0xa8>)
 8007e2a:	7f53      	ldrb	r3, [r2, #29]
 8007e2c:	f043 0320 	orr.w	r3, r3, #32
 8007e30:	7753      	strb	r3, [r2, #29]
}
 8007e32:	b002      	add	sp, #8
 8007e34:	bd10      	pop	{r4, pc}
 8007e36:	bf00      	nop
 8007e38:	20001420 	.word	0x20001420
 8007e3c:	20001518 	.word	0x20001518
 8007e40:	20001513 	.word	0x20001513
 8007e44:	2000150f 	.word	0x2000150f
 8007e48:	200014e0 	.word	0x200014e0
 8007e4c:	20001474 	.word	0x20001474

08007e50 <updateAlarm>:
//################################################################################
//--------------------------------------------------------------------------------
//			RTC update alarm Function
//--------------------------------------------------------------------------------
void updateAlarm()
{
 8007e50:	b5f0      	push	{r4, r5, r6, r7, lr}
	weekdayOn.Hours = networkSide_data.weekdayOn.Hours;
 8007e52:	4f2e      	ldr	r7, [pc, #184]	@ (8007f0c <updateAlarm+0xbc>)
 8007e54:	4b2e      	ldr	r3, [pc, #184]	@ (8007f10 <updateAlarm+0xc0>)
 8007e56:	7cba      	ldrb	r2, [r7, #18]
	weekdayOn.Minutes = networkSide_data.weekdayOn.Minutes;
 8007e58:	7cfd      	ldrb	r5, [r7, #19]
	weekdayOn.Hours = networkSide_data.weekdayOn.Hours;
 8007e5a:	b2d2      	uxtb	r2, r2
	weekdayOn.Minutes = networkSide_data.weekdayOn.Minutes;
 8007e5c:	b2ed      	uxtb	r5, r5
	weekdayOn.Hours = networkSide_data.weekdayOn.Hours;
 8007e5e:	701a      	strb	r2, [r3, #0]
	weekdayOn.Minutes = networkSide_data.weekdayOn.Minutes;
 8007e60:	705d      	strb	r5, [r3, #1]
	weekdayOff.Hours = networkSide_data.weekdayOff.Hours;
 8007e62:	7d7b      	ldrb	r3, [r7, #21]
	weekdayOff.Minutes = networkSide_data.weekdayOff.Minutes;
 8007e64:	7dbc      	ldrb	r4, [r7, #22]
	weekdayOff.Hours = networkSide_data.weekdayOff.Hours;
 8007e66:	492b      	ldr	r1, [pc, #172]	@ (8007f14 <updateAlarm+0xc4>)
 8007e68:	b2db      	uxtb	r3, r3
	weekdayOff.Minutes = networkSide_data.weekdayOff.Minutes;
 8007e6a:	b2e4      	uxtb	r4, r4
	weekdayOff.Hours = networkSide_data.weekdayOff.Hours;
 8007e6c:	700b      	strb	r3, [r1, #0]
	weekdayOff.Minutes = networkSide_data.weekdayOff.Minutes;
 8007e6e:	704c      	strb	r4, [r1, #1]

	weekendOn.Hours = networkSide_data.weekendOn.Hours;
 8007e70:	7e39      	ldrb	r1, [r7, #24]
	weekendOn.Minutes = networkSide_data.weekendOn.Minutes;
 8007e72:	7e7e      	ldrb	r6, [r7, #25]
	weekendOn.Hours = networkSide_data.weekendOn.Hours;
 8007e74:	4828      	ldr	r0, [pc, #160]	@ (8007f18 <updateAlarm+0xc8>)
 8007e76:	b2c9      	uxtb	r1, r1
	weekendOn.Minutes = networkSide_data.weekendOn.Minutes;
 8007e78:	b2f6      	uxtb	r6, r6
	weekendOn.Hours = networkSide_data.weekendOn.Hours;
 8007e7a:	7001      	strb	r1, [r0, #0]
	weekendOn.Minutes = networkSide_data.weekendOn.Minutes;
 8007e7c:	7046      	strb	r6, [r0, #1]
	weekendOff.Hours = networkSide_data.weekendOff.Hours;
 8007e7e:	7ef8      	ldrb	r0, [r7, #27]
	weekendOff.Minutes = networkSide_data.weekendOff.Minutes;
 8007e80:	7f3f      	ldrb	r7, [r7, #28]
	weekendOff.Hours = networkSide_data.weekendOff.Hours;
 8007e82:	f8df c098 	ldr.w	ip, [pc, #152]	@ 8007f1c <updateAlarm+0xcc>
 8007e86:	b2c0      	uxtb	r0, r0
	weekendOff.Minutes = networkSide_data.weekendOff.Minutes;
 8007e88:	b2ff      	uxtb	r7, r7
	weekendOff.Hours = networkSide_data.weekendOff.Hours;
 8007e8a:	f88c 0000 	strb.w	r0, [ip]
	weekendOff.Minutes = networkSide_data.weekendOff.Minutes;
 8007e8e:	f88c 7001 	strb.w	r7, [ip, #1]

	if (scheduleCharge_active == true)
 8007e92:	f8df c08c 	ldr.w	ip, [pc, #140]	@ 8007f20 <updateAlarm+0xd0>
 8007e96:	f89c c000 	ldrb.w	ip, [ip]
 8007e9a:	f1bc 0f00 	cmp.w	ip, #0
 8007e9e:	d018      	beq.n	8007ed2 <updateAlarm+0x82>
	{
		if (weekend_on == 1)
 8007ea0:	f8df c080 	ldr.w	ip, [pc, #128]	@ 8007f24 <updateAlarm+0xd4>
 8007ea4:	f8bc c000 	ldrh.w	ip, [ip]
 8007ea8:	f1bc 0f01 	cmp.w	ip, #1
 8007eac:	d117      	bne.n	8007ede <updateAlarm+0x8e>
		{
			onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007eae:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007eb2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8007f28 <updateAlarm+0xd8>)
 8007eb8:	eb06 0681 	add.w	r6, r6, r1, lsl #2
			offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007ebc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
			onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007ec0:	b2b6      	uxth	r6, r6
			offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007ec2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
			onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007ec6:	801e      	strh	r6, [r3, #0]
			offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007ec8:	eb07 0780 	add.w	r7, r7, r0, lsl #2
 8007ecc:	4b17      	ldr	r3, [pc, #92]	@ (8007f2c <updateAlarm+0xdc>)
 8007ece:	b2bf      	uxth	r7, r7
 8007ed0:	801f      	strh	r7, [r3, #0]
//		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, offTime);
//		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, weekend_on);
//		HAL_PWR_DisableBkUpAccess();
	}

	controlSide_data.networkSide_request.bit.rtcUpdateAlarmComplete = true;
 8007ed2:	4a17      	ldr	r2, [pc, #92]	@ (8007f30 <updateAlarm+0xe0>)
 8007ed4:	7f53      	ldrb	r3, [r2, #29]
 8007ed6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007eda:	7753      	strb	r3, [r2, #29]
}
 8007edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (weekend_on == 2)
 8007ede:	f1bc 0f02 	cmp.w	ip, #2
 8007ee2:	d1f6      	bne.n	8007ed2 <updateAlarm+0x82>
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007ee4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007ee8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007eec:	eb02 0282 	add.w	r2, r2, r2, lsl #2
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007ef0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007ef4:	eb05 0582 	add.w	r5, r5, r2, lsl #2
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007ef8:	eb04 0483 	add.w	r4, r4, r3, lsl #2
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007efc:	4a0a      	ldr	r2, [pc, #40]	@ (8007f28 <updateAlarm+0xd8>)
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007efe:	4b0b      	ldr	r3, [pc, #44]	@ (8007f2c <updateAlarm+0xdc>)
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007f00:	b2ad      	uxth	r5, r5
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007f02:	b2a4      	uxth	r4, r4
			onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007f04:	8015      	strh	r5, [r2, #0]
			offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007f06:	801c      	strh	r4, [r3, #0]
 8007f08:	e7e3      	b.n	8007ed2 <updateAlarm+0x82>
 8007f0a:	bf00      	nop
 8007f0c:	20001420 	.word	0x20001420
 8007f10:	20001505 	.word	0x20001505
 8007f14:	20001502 	.word	0x20001502
 8007f18:	200014ff 	.word	0x200014ff
 8007f1c:	200014fc 	.word	0x200014fc
 8007f20:	200014ea 	.word	0x200014ea
 8007f24:	200014e8 	.word	0x200014e8
 8007f28:	200014ec 	.word	0x200014ec
 8007f2c:	200014ee 	.word	0x200014ee
 8007f30:	20001474 	.word	0x20001474

08007f34 <checkWeekday_Time>:
//################################################################################
//--------------------------------------------------------------------------------
//			RTC check schedule charge Function
//--------------------------------------------------------------------------------
void checkWeekday_Time(void)
{
 8007f34:	b5f0      	push	{r4, r5, r6, r7, lr}
	currentTime = ((RtcTime.Hours * 100) + RtcTime.Minutes);
 8007f36:	4a37      	ldr	r2, [pc, #220]	@ (8008014 <checkWeekday_Time+0xe0>)
 8007f38:	4c37      	ldr	r4, [pc, #220]	@ (8008018 <checkWeekday_Time+0xe4>)
 8007f3a:	7813      	ldrb	r3, [r2, #0]
 8007f3c:	7852      	ldrb	r2, [r2, #1]
 8007f3e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007f42:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007f46:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	8023      	strh	r3, [r4, #0]

	if (networkSide_data.scheduleCharge == 1)
 8007f4e:	4b33      	ldr	r3, [pc, #204]	@ (800801c <checkWeekday_Time+0xe8>)
 8007f50:	4933      	ldr	r1, [pc, #204]	@ (8008020 <checkWeekday_Time+0xec>)
 8007f52:	7a9b      	ldrb	r3, [r3, #10]
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	b2de      	uxtb	r6, r3
 8007f58:	4b32      	ldr	r3, [pc, #200]	@ (8008024 <checkWeekday_Time+0xf0>)
 8007f5a:	d158      	bne.n	800800e <checkWeekday_Time+0xda>
	{
		if (scheduleCharge_active == false)
 8007f5c:	781a      	ldrb	r2, [r3, #0]
 8007f5e:	4d32      	ldr	r5, [pc, #200]	@ (8008028 <checkWeekday_Time+0xf4>)
 8007f60:	4832      	ldr	r0, [pc, #200]	@ (800802c <checkWeekday_Time+0xf8>)
 8007f62:	b9fa      	cbnz	r2, 8007fa4 <checkWeekday_Time+0x70>
		{
			   schedule_timeUpdate = true;
 8007f64:	4a32      	ldr	r2, [pc, #200]	@ (8008030 <checkWeekday_Time+0xfc>)
 8007f66:	7016      	strb	r6, [r2, #0]
			//Check if weekday is Saturday or Sunday
			if ((RtcDate.WeekDay == RTC_WEEKDAY_SATURDAY) || (RtcDate.WeekDay == RTC_WEEKDAY_SUNDAY))
 8007f68:	4a32      	ldr	r2, [pc, #200]	@ (8008034 <checkWeekday_Time+0x100>)
 8007f6a:	4e33      	ldr	r6, [pc, #204]	@ (8008038 <checkWeekday_Time+0x104>)
 8007f6c:	7812      	ldrb	r2, [r2, #0]
 8007f6e:	2a06      	cmp	r2, #6
 8007f70:	d000      	beq.n	8007f74 <checkWeekday_Time+0x40>
 8007f72:	bb42      	cbnz	r2, 8007fc6 <checkWeekday_Time+0x92>
			{
				onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007f74:	4f31      	ldr	r7, [pc, #196]	@ (800803c <checkWeekday_Time+0x108>)
 8007f76:	783a      	ldrb	r2, [r7, #0]
 8007f78:	787f      	ldrb	r7, [r7, #1]
 8007f7a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007f7e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007f82:	eb07 0282 	add.w	r2, r7, r2, lsl #2
				offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007f86:	4f2e      	ldr	r7, [pc, #184]	@ (8008040 <checkWeekday_Time+0x10c>)
				onTime = ((weekendOn.Hours * 100) + weekendOn.Minutes);
 8007f88:	b292      	uxth	r2, r2
 8007f8a:	802a      	strh	r2, [r5, #0]
				offTime = ((weekendOff.Hours * 100) + weekendOff.Minutes);
 8007f8c:	783a      	ldrb	r2, [r7, #0]
 8007f8e:	787f      	ldrb	r7, [r7, #1]
 8007f90:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007f94:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007f98:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8007f9c:	b292      	uxth	r2, r2
 8007f9e:	8002      	strh	r2, [r0, #0]
				weekend_on = 1;
 8007fa0:	2201      	movs	r2, #1
			}
			else
			{
				onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
				offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
				weekend_on = 2;
 8007fa2:	8032      	strh	r2, [r6, #0]
			}
		}

		if (offTime < onTime)
 8007fa4:	8806      	ldrh	r6, [r0, #0]
 8007fa6:	882a      	ldrh	r2, [r5, #0]
 8007fa8:	b2b6      	uxth	r6, r6
 8007faa:	b292      	uxth	r2, r2
 8007fac:	4296      	cmp	r6, r2
		{
			if (currentTime >= onTime)
 8007fae:	8826      	ldrh	r6, [r4, #0]
 8007fb0:	882a      	ldrh	r2, [r5, #0]
 8007fb2:	b2b6      	uxth	r6, r6
 8007fb4:	b292      	uxth	r2, r2
		if (offTime < onTime)
 8007fb6:	d21e      	bcs.n	8007ff6 <checkWeekday_Time+0xc2>
			if (currentTime >= onTime)
 8007fb8:	4296      	cmp	r6, r2
 8007fba:	d31e      	bcc.n	8007ffa <checkWeekday_Time+0xc6>
		}
		else
		{
			if ((currentTime >= onTime) && (currentTime < offTime))
			{
				scheduleOnOff = 5;
 8007fbc:	2205      	movs	r2, #5
 8007fbe:	700a      	strb	r2, [r1, #0]
				scheduleCharge_active = true;
 8007fc0:	2201      	movs	r2, #1
		}
	}
	else
	{
		scheduleOnOff = 0;
		scheduleCharge_active = false;
 8007fc2:	701a      	strb	r2, [r3, #0]
	}
}
 8007fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
				onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007fc6:	4f1f      	ldr	r7, [pc, #124]	@ (8008044 <checkWeekday_Time+0x110>)
 8007fc8:	783a      	ldrb	r2, [r7, #0]
 8007fca:	787f      	ldrb	r7, [r7, #1]
 8007fcc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007fd0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007fd4:	eb07 0282 	add.w	r2, r7, r2, lsl #2
				offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007fd8:	4f1b      	ldr	r7, [pc, #108]	@ (8008048 <checkWeekday_Time+0x114>)
				onTime = ((weekdayOn.Hours * 100) + weekdayOn.Minutes);
 8007fda:	b292      	uxth	r2, r2
 8007fdc:	802a      	strh	r2, [r5, #0]
				offTime = ((weekdayOff.Hours * 100) + weekdayOff.Minutes);
 8007fde:	783a      	ldrb	r2, [r7, #0]
 8007fe0:	787f      	ldrb	r7, [r7, #1]
 8007fe2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007fe6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007fea:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8007fee:	b292      	uxth	r2, r2
 8007ff0:	8002      	strh	r2, [r0, #0]
				weekend_on = 2;
 8007ff2:	2202      	movs	r2, #2
 8007ff4:	e7d5      	b.n	8007fa2 <checkWeekday_Time+0x6e>
			if ((currentTime >= onTime) && (currentTime < offTime))
 8007ff6:	4296      	cmp	r6, r2
 8007ff8:	d305      	bcc.n	8008006 <checkWeekday_Time+0xd2>
 8007ffa:	8824      	ldrh	r4, [r4, #0]
 8007ffc:	8802      	ldrh	r2, [r0, #0]
 8007ffe:	b2a4      	uxth	r4, r4
 8008000:	b292      	uxth	r2, r2
 8008002:	4294      	cmp	r4, r2
 8008004:	d3da      	bcc.n	8007fbc <checkWeekday_Time+0x88>
				scheduleOnOff = 3;
 8008006:	2203      	movs	r2, #3
 8008008:	700a      	strb	r2, [r1, #0]
				scheduleCharge_active = false;
 800800a:	2200      	movs	r2, #0
 800800c:	e7d9      	b.n	8007fc2 <checkWeekday_Time+0x8e>
		scheduleOnOff = 0;
 800800e:	2200      	movs	r2, #0
 8008010:	700a      	strb	r2, [r1, #0]
 8008012:	e7d6      	b.n	8007fc2 <checkWeekday_Time+0x8e>
 8008014:	20001513 	.word	0x20001513
 8008018:	200014f0 	.word	0x200014f0
 800801c:	20001420 	.word	0x20001420
 8008020:	200014f3 	.word	0x200014f3
 8008024:	200014ea 	.word	0x200014ea
 8008028:	200014ec 	.word	0x200014ec
 800802c:	200014ee 	.word	0x200014ee
 8008030:	200014f4 	.word	0x200014f4
 8008034:	2000150f 	.word	0x2000150f
 8008038:	200014e8 	.word	0x200014e8
 800803c:	200014ff 	.word	0x200014ff
 8008040:	200014fc 	.word	0x200014fc
 8008044:	20001505 	.word	0x20001505
 8008048:	20001502 	.word	0x20001502

0800804c <initializeStateMachine>:
//                  State engine
//--------------------------------------------------------------------------------

void initializeStateMachine(StateMachine *sm)
{
	sm->currentState = STATE_POWER_ON;
 800804c:	2300      	movs	r3, #0
	sm->previousState = STATE_POWER_ON;
	sm->stateFunctions[STATE_POWER_ON] = power_on;
 800804e:	4a0a      	ldr	r2, [pc, #40]	@ (8008078 <initializeStateMachine+0x2c>)
	sm->currentState = STATE_POWER_ON;
 8008050:	8003      	strh	r3, [r0, #0]
	sm->stateFunctions[STATE_POWER_ON] = power_on;
 8008052:	6042      	str	r2, [r0, #4]
	sm->stateFunctions[STATE_A1] = stateA1;
 8008054:	4a09      	ldr	r2, [pc, #36]	@ (800807c <initializeStateMachine+0x30>)
	sm->stateFunctions[STATE_B2] = stateB2;
	sm->stateFunctions[STATE_C1] = stateC1;
	sm->stateFunctions[STATE_C2] = stateC2;
	sm->stateFunctions[STATE_F] = stateF;
	sm->stateFunctions[TEMP_STATE_F] = temp_stateF;
	sm->transitionCount = 0;
 8008056:	6603      	str	r3, [r0, #96]	@ 0x60
	sm->stateFunctions[STATE_A1] = stateA1;
 8008058:	6082      	str	r2, [r0, #8]
	sm->stateFunctions[STATE_A2] = stateA2;
 800805a:	4a09      	ldr	r2, [pc, #36]	@ (8008080 <initializeStateMachine+0x34>)
 800805c:	60c2      	str	r2, [r0, #12]
	sm->stateFunctions[STATE_B1] = stateB1;
 800805e:	4a09      	ldr	r2, [pc, #36]	@ (8008084 <initializeStateMachine+0x38>)
 8008060:	6102      	str	r2, [r0, #16]
	sm->stateFunctions[STATE_B2] = stateB2;
 8008062:	4a09      	ldr	r2, [pc, #36]	@ (8008088 <initializeStateMachine+0x3c>)
 8008064:	6142      	str	r2, [r0, #20]
	sm->stateFunctions[STATE_C1] = stateC1;
 8008066:	4a09      	ldr	r2, [pc, #36]	@ (800808c <initializeStateMachine+0x40>)
 8008068:	6182      	str	r2, [r0, #24]
	sm->stateFunctions[STATE_C2] = stateC2;
 800806a:	4a09      	ldr	r2, [pc, #36]	@ (8008090 <initializeStateMachine+0x44>)
 800806c:	61c2      	str	r2, [r0, #28]
	sm->stateFunctions[STATE_F] = stateF;
 800806e:	4a09      	ldr	r2, [pc, #36]	@ (8008094 <initializeStateMachine+0x48>)
 8008070:	6242      	str	r2, [r0, #36]	@ 0x24
	sm->stateFunctions[TEMP_STATE_F] = temp_stateF;
 8008072:	4a09      	ldr	r2, [pc, #36]	@ (8008098 <initializeStateMachine+0x4c>)
 8008074:	6282      	str	r2, [r0, #40]	@ 0x28
}
 8008076:	4770      	bx	lr
 8008078:	08008701 	.word	0x08008701
 800807c:	08008949 	.word	0x08008949
 8008080:	080080e9 	.word	0x080080e9
 8008084:	080081d9 	.word	0x080081d9
 8008088:	080087d5 	.word	0x080087d5
 800808c:	080083ed 	.word	0x080083ed
 8008090:	08008549 	.word	0x08008549
 8008094:	08008301 	.word	0x08008301
 8008098:	0800873d 	.word	0x0800873d

0800809c <trackStateTransition>:

void trackStateTransition(StateMachine *sm, StateType previousState,
		StateType currentState)
{
	if (sm->transitionCount < MAX_TRANSITIONS)
 800809c:	6e03      	ldr	r3, [r0, #96]	@ 0x60
{
 800809e:	b410      	push	{r4}
	if (sm->transitionCount < MAX_TRANSITIONS)
 80080a0:	2b18      	cmp	r3, #24
 80080a2:	dc09      	bgt.n	80080b8 <trackStateTransition+0x1c>
	{
		sm->transitions[sm->transitionCount].fromState = previousState;
 80080a4:	eb00 0443 	add.w	r4, r0, r3, lsl #1
		sm->transitions[sm->transitionCount].toState = currentState;
		sm->transitionCount++;
 80080a8:	3301      	adds	r3, #1
		sm->transitions[sm->transitionCount].fromState = previousState;
 80080aa:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
		sm->transitions[sm->transitionCount].toState = currentState;
 80080ae:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
	else
	{
		sm->transitionCount = 0;
		printf("Transition log is full!\n");
	}
}
 80080b2:	bc10      	pop	{r4}
		sm->transitionCount++;
 80080b4:	6603      	str	r3, [r0, #96]	@ 0x60
}
 80080b6:	4770      	bx	lr
		sm->transitionCount = 0;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	bc10      	pop	{r4}
		sm->transitionCount = 0;
 80080bc:	6603      	str	r3, [r0, #96]	@ 0x60
		printf("Transition log is full!\n");
 80080be:	4801      	ldr	r0, [pc, #4]	@ (80080c4 <trackStateTransition+0x28>)
 80080c0:	f003 bd32 	b.w	800bb28 <puts>
 80080c4:	0800c634 	.word	0x0800c634

080080c8 <changeState>:

void changeState(StateMachine *sm, StateType newState)
{
	if (newState >= 0 && newState < STATE_COUNT)
 80080c8:	2909      	cmp	r1, #9
{
 80080ca:	460a      	mov	r2, r1
	if (newState >= 0 && newState < STATE_COUNT)
 80080cc:	d806      	bhi.n	80080dc <changeState+0x14>
	{
		if (sm->currentState != newState)
 80080ce:	7801      	ldrb	r1, [r0, #0]
 80080d0:	4291      	cmp	r1, r2
 80080d2:	d006      	beq.n	80080e2 <changeState+0x1a>
		{ // Only log if state actually change
			sm->previousState = sm->currentState;
 80080d4:	7041      	strb	r1, [r0, #1]
			sm->currentState = newState;
 80080d6:	7002      	strb	r2, [r0, #0]
			trackStateTransition(sm, sm->previousState,
 80080d8:	f7ff bfe0 	b.w	800809c <trackStateTransition>
					sm->currentState);
		}
	}
	else
	{
		printf("Invalid state transition\n");
 80080dc:	4801      	ldr	r0, [pc, #4]	@ (80080e4 <changeState+0x1c>)
 80080de:	f003 bd23 	b.w	800bb28 <puts>
	}
}
 80080e2:	4770      	bx	lr
 80080e4:	0800c64c 	.word	0x0800c64c

080080e8 <stateA2>:
		changeState((StateMachine *)&sm, STATE_F);
	}
}

void stateA2(void)
{
 80080e8:	b538      	push	{r3, r4, r5, lr}
	/*---------------------------------------------------
	 	One time code
	 ---------------------------------------------------*/
	if (stateEntry_flag == true)
 80080ea:	4d20      	ldr	r5, [pc, #128]	@ (800816c <stateA2+0x84>)
 80080ec:	4c20      	ldr	r4, [pc, #128]	@ (8008170 <stateA2+0x88>)
 80080ee:	782b      	ldrb	r3, [r5, #0]
 80080f0:	b313      	cbz	r3, 8008138 <stateA2+0x50>
	{
		stateEntry_flag = false;
 80080f2:	2200      	movs	r2, #0

		controlSide_data.status.bit.curretState = STATE_A2;	//Current state update
 80080f4:	2102      	movs	r1, #2
		stateEntry_flag = false;
 80080f6:	702a      	strb	r2, [r5, #0]
		controlSide_data.status.bit.curretState = STATE_A2;	//Current state update
 80080f8:	7823      	ldrb	r3, [r4, #0]
 80080fa:	f361 0304 	bfi	r3, r1, #0, #5
 80080fe:	7023      	strb	r3, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 8008100:	2301      	movs	r3, #1
 8008102:	72e3      	strb	r3, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 1;
 8008104:	72a3      	strb	r3, [r4, #10]
		diodeCheck_passed = false;
 8008106:	4b1b      	ldr	r3, [pc, #108]	@ (8008174 <stateA2+0x8c>)
 8008108:	701a      	strb	r2, [r3, #0]

		if (controlSide_data.status.bit.charging_active == 1)
 800810a:	7823      	ldrb	r3, [r4, #0]
 800810c:	069b      	lsls	r3, r3, #26
 800810e:	d50a      	bpl.n	8008126 <stateA2+0x3e>
		{
			controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008110:	7f63      	ldrb	r3, [r4, #29]
 8008112:	f362 0300 	bfi	r3, r2, #0, #1
 8008116:	7763      	strb	r3, [r4, #29]
			controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008118:	7f63      	ldrb	r3, [r4, #29]
 800811a:	430b      	orrs	r3, r1
 800811c:	7763      	strb	r3, [r4, #29]
			controlSide_data.networkSide_request.bit.schedule_charge = 0;
 800811e:	7f63      	ldrb	r3, [r4, #29]
 8008120:	f362 0382 	bfi	r3, r2, #2, #1
 8008124:	7763      	strb	r3, [r4, #29]
		}

		tick_clear(&timeout);								//Clear timer
 8008126:	4814      	ldr	r0, [pc, #80]	@ (8008178 <stateA2+0x90>)
 8008128:	f000 fe7c 	bl	8008e24 <tick_clear>

		L_RELAY_OFF();										//Turn off contactor
 800812c:	2200      	movs	r2, #0
 800812e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008132:	4812      	ldr	r0, [pc, #72]	@ (800817c <stateA2+0x94>)
 8008134:	f001 ff9e 	bl	800a074 <HAL_GPIO_WritePin>

	/*---------------------------------------------------
		State transition
	 ---------------------------------------------------*/
	//if idle command not received within 4s second, forcefully jump to STATE A1
	if ((VARIABLE_INIT_STATEA2_TIMEOUT == true)
 8008138:	4b0f      	ldr	r3, [pc, #60]	@ (8008178 <stateA2+0x90>)
 800813a:	7a9b      	ldrb	r3, [r3, #10]
 800813c:	b923      	cbnz	r3, 8008148 <stateA2+0x60>
			|| networkSide_data.status == IDLE_STATE)
 800813e:	4b10      	ldr	r3, [pc, #64]	@ (8008180 <stateA2+0x98>)
 8008140:	881b      	ldrh	r3, [r3, #0]
 8008142:	b29b      	uxth	r3, r3
 8008144:	2b02      	cmp	r3, #2
 8008146:	d104      	bne.n	8008152 <stateA2+0x6a>
	{
		stateEntry_flag = true;
 8008148:	2101      	movs	r1, #1
		changeState((StateMachine *)&sm, STATE_A1);
 800814a:	480e      	ldr	r0, [pc, #56]	@ (8008184 <stateA2+0x9c>)
		stateEntry_flag = true;
 800814c:	7029      	strb	r1, [r5, #0]
		changeState((StateMachine *)&sm, STATE_A1);
 800814e:	f7ff ffbb 	bl	80080c8 <changeState>
	}

	/*---------------------------------------------------
		Fault handler
	 ---------------------------------------------------*/
	if (controlSide_data.errorStatus.bit.fault_level != 0)
 8008152:	7863      	ldrb	r3, [r4, #1]
 8008154:	f013 0f0c 	tst.w	r3, #12
 8008158:	d007      	beq.n	800816a <stateA2+0x82>
	{
		stateEntry_flag = true;
 800815a:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 800815c:	2108      	movs	r1, #8
		stateEntry_flag = true;
 800815e:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, STATE_F);
 8008160:	4808      	ldr	r0, [pc, #32]	@ (8008184 <stateA2+0x9c>)
	}
}
 8008162:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		changeState((StateMachine *)&sm, STATE_F);
 8008166:	f7ff bfaf 	b.w	80080c8 <changeState>
}
 800816a:	bd38      	pop	{r3, r4, r5, pc}
 800816c:	2000000d 	.word	0x2000000d
 8008170:	20001474 	.word	0x20001474
 8008174:	200011f6 	.word	0x200011f6
 8008178:	200016a8 	.word	0x200016a8
 800817c:	40010c00 	.word	0x40010c00
 8008180:	20001420 	.word	0x20001420
 8008184:	20001534 	.word	0x20001534

08008188 <runStateMachine>:
	sm->stateFunctions[sm->currentState](sm);
 8008188:	7803      	ldrb	r3, [r0, #0]
 800818a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	4718      	bx	r3
	...

08008194 <stateA_transition>:
	if (controlSide_data.controlPilot.cp_Vmax > STATEA_MIN
 8008194:	4b0c      	ldr	r3, [pc, #48]	@ (80081c8 <stateA_transition+0x34>)
 8008196:	699a      	ldr	r2, [r3, #24]
 8008198:	2a6a      	cmp	r2, #106	@ 0x6a
 800819a:	4a0c      	ldr	r2, [pc, #48]	@ (80081cc <stateA_transition+0x38>)
 800819c:	dd11      	ble.n	80081c2 <stateA_transition+0x2e>
			&& controlSide_data.controlPilot.cp_Vmax < STATEA_MAX)
 800819e:	699b      	ldr	r3, [r3, #24]
 80081a0:	2b81      	cmp	r3, #129	@ 0x81
 80081a2:	dc0e      	bgt.n	80081c2 <stateA_transition+0x2e>
		stateA_counter++;
 80081a4:	8813      	ldrh	r3, [r2, #0]
 80081a6:	3301      	adds	r3, #1
 80081a8:	b29b      	uxth	r3, r3
		if (stateA_counter >= STATE_A_COUNT)
 80081aa:	2b4f      	cmp	r3, #79	@ 0x4f
 80081ac:	d801      	bhi.n	80081b2 <stateA_transition+0x1e>
		stateA_counter = 0;
 80081ae:	8013      	strh	r3, [r2, #0]
}
 80081b0:	4770      	bx	lr
			stateA_counter = 0;
 80081b2:	2300      	movs	r3, #0
			stateEntry_flag = true;
 80081b4:	2101      	movs	r1, #1
			stateA_counter = 0;
 80081b6:	8013      	strh	r3, [r2, #0]
			stateEntry_flag = true;
 80081b8:	4b05      	ldr	r3, [pc, #20]	@ (80081d0 <stateA_transition+0x3c>)
				changeState((StateMachine *)&sm, STATE_A1);
 80081ba:	4806      	ldr	r0, [pc, #24]	@ (80081d4 <stateA_transition+0x40>)
			stateEntry_flag = true;
 80081bc:	7019      	strb	r1, [r3, #0]
				changeState((StateMachine *)&sm, STATE_A1);
 80081be:	f7ff bf83 	b.w	80080c8 <changeState>
		stateA_counter = 0;
 80081c2:	2300      	movs	r3, #0
 80081c4:	e7f3      	b.n	80081ae <stateA_transition+0x1a>
 80081c6:	bf00      	nop
 80081c8:	20001474 	.word	0x20001474
 80081cc:	20001532 	.word	0x20001532
 80081d0:	2000000d 	.word	0x2000000d
 80081d4:	20001534 	.word	0x20001534

080081d8 <stateB1>:

void stateB1(void)
{
 80081d8:	b570      	push	{r4, r5, r6, lr}
	/*---------------------------------------------------
	 	One time code
	 ---------------------------------------------------*/
	if (stateEntry_flag == true)
 80081da:	4d3e      	ldr	r5, [pc, #248]	@ (80082d4 <stateB1+0xfc>)
 80081dc:	4c3e      	ldr	r4, [pc, #248]	@ (80082d8 <stateB1+0x100>)
 80081de:	782b      	ldrb	r3, [r5, #0]
 80081e0:	b37b      	cbz	r3, 8008242 <stateB1+0x6a>
	{
		stateEntry_flag = false;
 80081e2:	2300      	movs	r3, #0

		controlSide_data.status.bit.curretState = STATE_B1;	//Current state update
 80081e4:	2103      	movs	r1, #3
		stateEntry_flag = false;
 80081e6:	702b      	strb	r3, [r5, #0]
		controlSide_data.status.bit.curretState = STATE_B1;	//Current state update
 80081e8:	7822      	ldrb	r2, [r4, #0]
 80081ea:	f361 0204 	bfi	r2, r1, #0, #5
 80081ee:	7022      	strb	r2, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 80081f0:	2201      	movs	r2, #1
 80081f2:	72e2      	strb	r2, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 0;
		diodeCheck_passed = false;
 80081f4:	4a39      	ldr	r2, [pc, #228]	@ (80082dc <stateB1+0x104>)
		controlSide_data.controlPilot.cp_duty_enable = 0;
 80081f6:	72a3      	strb	r3, [r4, #10]
		diodeCheck_passed = false;
 80081f8:	7013      	strb	r3, [r2, #0]

		if (controlSide_data.status.bit.charging_active == 1)
 80081fa:	7822      	ldrb	r2, [r4, #0]
 80081fc:	0692      	lsls	r2, r2, #26
 80081fe:	d517      	bpl.n	8008230 <stateB1+0x58>
		{
			controlSide_data.status.bit.charging_active = 0;
 8008200:	7822      	ldrb	r2, [r4, #0]
			powerSide_data.powerEnergy.kWh = 0;
 8008202:	4937      	ldr	r1, [pc, #220]	@ (80082e0 <stateB1+0x108>)
			controlSide_data.status.bit.charging_active = 0;
 8008204:	f363 1245 	bfi	r2, r3, #5, #1
 8008208:	7022      	strb	r2, [r4, #0]
			start_energy = 0;
 800820a:	4a36      	ldr	r2, [pc, #216]	@ (80082e4 <stateB1+0x10c>)
			powerSide_data.powerEnergy.kWh = 0;
 800820c:	624b      	str	r3, [r1, #36]	@ 0x24
			start_energy = 0;
 800820e:	6013      	str	r3, [r2, #0]
			controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008210:	7f62      	ldrb	r2, [r4, #29]
 8008212:	f363 0200 	bfi	r2, r3, #0, #1
 8008216:	7762      	strb	r2, [r4, #29]
			controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008218:	7f62      	ldrb	r2, [r4, #29]
 800821a:	f042 0202 	orr.w	r2, r2, #2
 800821e:	7762      	strb	r2, [r4, #29]
			controlSide_data.networkSide_request.bit.schedule_charge = 0;
 8008220:	7f62      	ldrb	r2, [r4, #29]
 8008222:	f363 0282 	bfi	r2, r3, #2, #1
 8008226:	7762      	strb	r2, [r4, #29]
			powerSide_data.status.bit.powerSide_ready = 0;
 8008228:	780a      	ldrb	r2, [r1, #0]
 800822a:	f363 1245 	bfi	r2, r3, #5, #1
 800822e:	700a      	strb	r2, [r1, #0]
		}

		tick_clear(&timeout);								//Clear timer
 8008230:	482d      	ldr	r0, [pc, #180]	@ (80082e8 <stateB1+0x110>)
 8008232:	f000 fdf7 	bl	8008e24 <tick_clear>

		L_RELAY_OFF();										//Turn off contactor
 8008236:	2200      	movs	r2, #0
 8008238:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800823c:	482b      	ldr	r0, [pc, #172]	@ (80082ec <stateB1+0x114>)
 800823e:	f001 ff19 	bl	800a074 <HAL_GPIO_WritePin>
	}

	/*---------------------------------------------------
		Looping code
	 ---------------------------------------------------*/
	if ((timeout.timeout_2s == true)
 8008242:	4b29      	ldr	r3, [pc, #164]	@ (80082e8 <stateB1+0x110>)
 8008244:	4e2a      	ldr	r6, [pc, #168]	@ (80082f0 <stateB1+0x118>)
 8008246:	7a1b      	ldrb	r3, [r3, #8]
 8008248:	b1f3      	cbz	r3, 8008288 <stateB1+0xb0>
			&& (controlSide_data.errorStatus.bit.fault_level == 0))
 800824a:	7863      	ldrb	r3, [r4, #1]
 800824c:	f013 0f0c 	tst.w	r3, #12
 8008250:	d11a      	bne.n	8008288 <stateB1+0xb0>
	{


		if (networkSide_data.status == PRE_START_STATE)
 8008252:	8831      	ldrh	r1, [r6, #0]
 8008254:	b289      	uxth	r1, r1
 8008256:	2904      	cmp	r1, #4
 8008258:	d104      	bne.n	8008264 <stateB1+0x8c>
		{
			stateEntry_flag = true;
 800825a:	2301      	movs	r3, #1
			changeState((StateMachine *)&sm, STATE_B2);
 800825c:	4825      	ldr	r0, [pc, #148]	@ (80082f4 <stateB1+0x11c>)
			stateEntry_flag = true;
 800825e:	702b      	strb	r3, [r5, #0]
			changeState((StateMachine *)&sm, STATE_B2);
 8008260:	f7ff ff32 	bl	80080c8 <changeState>
		}
#if RTC_ACTIVE
		if ((networkSide_data.scheduleCharge == 1)
 8008264:	7ab3      	ldrb	r3, [r6, #10]
 8008266:	2b01      	cmp	r3, #1
 8008268:	d10e      	bne.n	8008288 <stateB1+0xb0>
				&& (networkSide_data.chargerLock == 1))
 800826a:	79f3      	ldrb	r3, [r6, #7]
 800826c:	2b01      	cmp	r3, #1
 800826e:	b2da      	uxtb	r2, r3
 8008270:	d10a      	bne.n	8008288 <stateB1+0xb0>
		{
			if (scheduleOnOff == 5)
 8008272:	4b21      	ldr	r3, [pc, #132]	@ (80082f8 <stateB1+0x120>)
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	2b05      	cmp	r3, #5
 8008278:	d106      	bne.n	8008288 <stateB1+0xb0>
			{
				stateEntry_flag = true;
				currentState = STATE_B2;
 800827a:	2104      	movs	r1, #4
 800827c:	4b1f      	ldr	r3, [pc, #124]	@ (80082fc <stateB1+0x124>)
				//added by me
				changeState((StateMachine *)&sm, STATE_B2);
 800827e:	481d      	ldr	r0, [pc, #116]	@ (80082f4 <stateB1+0x11c>)
				stateEntry_flag = true;
 8008280:	702a      	strb	r2, [r5, #0]
				currentState = STATE_B2;
 8008282:	7019      	strb	r1, [r3, #0]
				changeState((StateMachine *)&sm, STATE_B2);
 8008284:	f7ff ff20 	bl	80080c8 <changeState>
			}
		}
#endif
	}

	if (networkSide_data.status == STOP_STATE)
 8008288:	8833      	ldrh	r3, [r6, #0]
 800828a:	b29b      	uxth	r3, r3
 800828c:	2b06      	cmp	r3, #6
 800828e:	d107      	bne.n	80082a0 <stateB1+0xc8>
	{
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008290:	7f63      	ldrb	r3, [r4, #29]
 8008292:	f023 0301 	bic.w	r3, r3, #1
 8008296:	7763      	strb	r3, [r4, #29]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008298:	7f63      	ldrb	r3, [r4, #29]
 800829a:	f023 0302 	bic.w	r3, r3, #2
 800829e:	7763      	strb	r3, [r4, #29]
	}

	/*---------------------------------------------------
		State transition
	 ---------------------------------------------------*/
	stateA_transition(0);
 80082a0:	2000      	movs	r0, #0
 80082a2:	f7ff ff77 	bl	8008194 <stateA_transition>

	/*---------------------------------------------------
		Fault handler
	 ---------------------------------------------------*/
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 80082a6:	7863      	ldrb	r3, [r4, #1]
 80082a8:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80082ac:	2b02      	cmp	r3, #2
 80082ae:	d107      	bne.n	80082c0 <stateB1+0xe8>
	{
		stateEntry_flag = true;
 80082b0:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 80082b2:	2108      	movs	r1, #8
		stateEntry_flag = true;
 80082b4:	702b      	strb	r3, [r5, #0]
	}
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
	{
		stateEntry_flag = true;
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80082b6:	480f      	ldr	r0, [pc, #60]	@ (80082f4 <stateB1+0x11c>)
	}
}
 80082b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80082bc:	f7ff bf04 	b.w	80080c8 <changeState>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 80082c0:	7863      	ldrb	r3, [r4, #1]
 80082c2:	f3c3 0281 	ubfx	r2, r3, #2, #2
 80082c6:	2a01      	cmp	r2, #1
 80082c8:	d102      	bne.n	80082d0 <stateB1+0xf8>
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80082ca:	2109      	movs	r1, #9
		stateEntry_flag = true;
 80082cc:	702a      	strb	r2, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80082ce:	e7f2      	b.n	80082b6 <stateB1+0xde>
}
 80082d0:	bd70      	pop	{r4, r5, r6, pc}
 80082d2:	bf00      	nop
 80082d4:	2000000d 	.word	0x2000000d
 80082d8:	20001474 	.word	0x20001474
 80082dc:	200011f6 	.word	0x200011f6
 80082e0:	20001444 	.word	0x20001444
 80082e4:	200014a0 	.word	0x200014a0
 80082e8:	200016a8 	.word	0x200016a8
 80082ec:	40010c00 	.word	0x40010c00
 80082f0:	20001420 	.word	0x20001420
 80082f4:	20001534 	.word	0x20001534
 80082f8:	200014f3 	.word	0x200014f3
 80082fc:	20001598 	.word	0x20001598

08008300 <stateF>:
	}
}

void stateF(void)
{
	if (stateEntry_flag == true)
 8008300:	4b22      	ldr	r3, [pc, #136]	@ (800838c <stateF+0x8c>)
{
 8008302:	b510      	push	{r4, lr}
	if (stateEntry_flag == true)
 8008304:	781a      	ldrb	r2, [r3, #0]
 8008306:	b312      	cbz	r2, 800834e <stateF+0x4e>
	{
		stateEntry_flag = false;
 8008308:	2400      	movs	r4, #0
		controlSide_data.status.bit.curretState = STATE_F;
 800830a:	2108      	movs	r1, #8
		stateEntry_flag = false;
 800830c:	701c      	strb	r4, [r3, #0]
		controlSide_data.status.bit.curretState = STATE_F;
 800830e:	4b20      	ldr	r3, [pc, #128]	@ (8008390 <stateF+0x90>)
		controlSide_data.controlPilot.cp_duty_enable = 0;
		controlSide_data.status.bit.charging_active = 0;
		controlSide_data.networkSide_request.bit.stop_Charge = 1;
		controlSide_data.networkSide_request.bit.start_Charge = 0;
		controlSide_data.networkSide_request.bit.schedule_charge = 0;
		tick_clear(&timeout);
 8008310:	4820      	ldr	r0, [pc, #128]	@ (8008394 <stateF+0x94>)
		controlSide_data.status.bit.curretState = STATE_F;
 8008312:	781a      	ldrb	r2, [r3, #0]
 8008314:	f361 0204 	bfi	r2, r1, #0, #5
 8008318:	701a      	strb	r2, [r3, #0]
		controlSide_data.controlPilot.cp_enable = 0;
 800831a:	72dc      	strb	r4, [r3, #11]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 800831c:	729c      	strb	r4, [r3, #10]
		controlSide_data.status.bit.charging_active = 0;
 800831e:	781a      	ldrb	r2, [r3, #0]
 8008320:	f364 1245 	bfi	r2, r4, #5, #1
 8008324:	701a      	strb	r2, [r3, #0]
		controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008326:	7f5a      	ldrb	r2, [r3, #29]
 8008328:	f042 0202 	orr.w	r2, r2, #2
 800832c:	775a      	strb	r2, [r3, #29]
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 800832e:	7f5a      	ldrb	r2, [r3, #29]
 8008330:	f364 0200 	bfi	r2, r4, #0, #1
 8008334:	775a      	strb	r2, [r3, #29]
		controlSide_data.networkSide_request.bit.schedule_charge = 0;
 8008336:	7f5a      	ldrb	r2, [r3, #29]
 8008338:	f364 0282 	bfi	r2, r4, #2, #1
 800833c:	775a      	strb	r2, [r3, #29]
		tick_clear(&timeout);
 800833e:	f000 fd71 	bl	8008e24 <tick_clear>

		L_RELAY_OFF();
 8008342:	4622      	mov	r2, r4
 8008344:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008348:	4813      	ldr	r0, [pc, #76]	@ (8008398 <stateF+0x98>)
 800834a:	f001 fe93 	bl	800a074 <HAL_GPIO_WritePin>
	}

	if (networkSide_data.status == STOP_STATE)
 800834e:	4b13      	ldr	r3, [pc, #76]	@ (800839c <stateF+0x9c>)
 8008350:	881b      	ldrh	r3, [r3, #0]
 8008352:	b29b      	uxth	r3, r3
 8008354:	2b06      	cmp	r3, #6
 8008356:	d108      	bne.n	800836a <stateF+0x6a>
	{
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008358:	4a0d      	ldr	r2, [pc, #52]	@ (8008390 <stateF+0x90>)
 800835a:	7f53      	ldrb	r3, [r2, #29]
 800835c:	f023 0301 	bic.w	r3, r3, #1
 8008360:	7753      	strb	r3, [r2, #29]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008362:	7f53      	ldrb	r3, [r2, #29]
 8008364:	f023 0302 	bic.w	r3, r3, #2
 8008368:	7753      	strb	r3, [r2, #29]
	}

	if ((STATEF_TIMEOUT == true))
 800836a:	4b0a      	ldr	r3, [pc, #40]	@ (8008394 <stateF+0x94>)
 800836c:	7b9b      	ldrb	r3, [r3, #14]
 800836e:	b163      	cbz	r3, 800838a <stateF+0x8a>
	{
		controlSide_data.controlPilot.cp_enable = 1;
 8008370:	2201      	movs	r2, #1
 8008372:	4b07      	ldr	r3, [pc, #28]	@ (8008390 <stateF+0x90>)
 8008374:	72da      	strb	r2, [r3, #11]

		if ((controlSide_data.errorStatus.bit.fault_level == 0))
 8008376:	785b      	ldrb	r3, [r3, #1]
 8008378:	f013 0f0c 	tst.w	r3, #12
 800837c:	f3c3 0081 	ubfx	r0, r3, #2, #2
 8008380:	d103      	bne.n	800838a <stateF+0x8a>
		{
			stateA_transition(0);
		}
	}
}
 8008382:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			stateA_transition(0);
 8008386:	f7ff bf05 	b.w	8008194 <stateA_transition>
}
 800838a:	bd10      	pop	{r4, pc}
 800838c:	2000000d 	.word	0x2000000d
 8008390:	20001474 	.word	0x20001474
 8008394:	200016a8 	.word	0x200016a8
 8008398:	40010c00 	.word	0x40010c00
 800839c:	20001420 	.word	0x20001420

080083a0 <stateB_transition>:
	if (controlSide_data.controlPilot.cp_Vmax > STATEB_MIN
 80083a0:	4b0e      	ldr	r3, [pc, #56]	@ (80083dc <stateB_transition+0x3c>)
 80083a2:	699a      	ldr	r2, [r3, #24]
 80083a4:	2a4c      	cmp	r2, #76	@ 0x4c
 80083a6:	4a0e      	ldr	r2, [pc, #56]	@ (80083e0 <stateB_transition+0x40>)
 80083a8:	dd15      	ble.n	80083d6 <stateB_transition+0x36>
			&& controlSide_data.controlPilot.cp_Vmax < STATEB_MAX)
 80083aa:	699b      	ldr	r3, [r3, #24]
 80083ac:	2b67      	cmp	r3, #103	@ 0x67
 80083ae:	dc12      	bgt.n	80083d6 <stateB_transition+0x36>
		stateB_counter++;
 80083b0:	8813      	ldrh	r3, [r2, #0]
 80083b2:	3301      	adds	r3, #1
 80083b4:	b29b      	uxth	r3, r3
		if (stateB_counter == STATE_B_COUNT)
 80083b6:	2b50      	cmp	r3, #80	@ 0x50
 80083b8:	d001      	beq.n	80083be <stateB_transition+0x1e>
		stateB_counter = 0;
 80083ba:	8013      	strh	r3, [r2, #0]
}
 80083bc:	4770      	bx	lr
			stateB_counter = 0;
 80083be:	2300      	movs	r3, #0
 80083c0:	8013      	strh	r3, [r2, #0]
			stateEntry_flag = true;
 80083c2:	2201      	movs	r2, #1
 80083c4:	4b07      	ldr	r3, [pc, #28]	@ (80083e4 <stateB_transition+0x44>)
 80083c6:	701a      	strb	r2, [r3, #0]
			if (b1b2 == 0)
 80083c8:	b918      	cbnz	r0, 80083d2 <stateB_transition+0x32>
				changeState((StateMachine *)&sm, STATE_B1);
 80083ca:	2103      	movs	r1, #3
				changeState((StateMachine *)&sm, STATE_B2);
 80083cc:	4806      	ldr	r0, [pc, #24]	@ (80083e8 <stateB_transition+0x48>)
 80083ce:	f7ff be7b 	b.w	80080c8 <changeState>
 80083d2:	2104      	movs	r1, #4
 80083d4:	e7fa      	b.n	80083cc <stateB_transition+0x2c>
		stateB_counter = 0;
 80083d6:	2300      	movs	r3, #0
 80083d8:	e7ef      	b.n	80083ba <stateB_transition+0x1a>
 80083da:	bf00      	nop
 80083dc:	20001474 	.word	0x20001474
 80083e0:	20001530 	.word	0x20001530
 80083e4:	2000000d 	.word	0x2000000d
 80083e8:	20001534 	.word	0x20001534

080083ec <stateC1>:
{
 80083ec:	b570      	push	{r4, r5, r6, lr}
	if (stateEntry_flag == true)
 80083ee:	4d4c      	ldr	r5, [pc, #304]	@ (8008520 <stateC1+0x134>)
 80083f0:	4c4c      	ldr	r4, [pc, #304]	@ (8008524 <stateC1+0x138>)
 80083f2:	782b      	ldrb	r3, [r5, #0]
 80083f4:	b34b      	cbz	r3, 800844a <stateC1+0x5e>
		stateEntry_flag = false;
 80083f6:	2300      	movs	r3, #0
		controlSide_data.status.bit.curretState = STATE_C1;	//Current state update
 80083f8:	2105      	movs	r1, #5
		stateEntry_flag = false;
 80083fa:	702b      	strb	r3, [r5, #0]
		controlSide_data.status.bit.curretState = STATE_C1;	//Current state update
 80083fc:	7822      	ldrb	r2, [r4, #0]
 80083fe:	f361 0204 	bfi	r2, r1, #0, #5
 8008402:	7022      	strb	r2, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 8008404:	2201      	movs	r2, #1
 8008406:	72e2      	strb	r2, [r4, #11]
		diodeCheck_passed = false;
 8008408:	4a47      	ldr	r2, [pc, #284]	@ (8008528 <stateC1+0x13c>)
		controlSide_data.controlPilot.cp_duty_enable = 0;
 800840a:	72a3      	strb	r3, [r4, #10]
		diodeCheck_passed = false;
 800840c:	7013      	strb	r3, [r2, #0]
		if (controlSide_data.status.bit.charging_active == 1)
 800840e:	7822      	ldrb	r2, [r4, #0]
 8008410:	0692      	lsls	r2, r2, #26
 8008412:	d511      	bpl.n	8008438 <stateC1+0x4c>
			controlSide_data.status.bit.charging_active = 0;
 8008414:	7822      	ldrb	r2, [r4, #0]
 8008416:	f363 1245 	bfi	r2, r3, #5, #1
 800841a:	7022      	strb	r2, [r4, #0]
			start_energy = 0;
 800841c:	4a43      	ldr	r2, [pc, #268]	@ (800852c <stateC1+0x140>)
 800841e:	6013      	str	r3, [r2, #0]
			controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008420:	7f62      	ldrb	r2, [r4, #29]
 8008422:	f363 0200 	bfi	r2, r3, #0, #1
 8008426:	7762      	strb	r2, [r4, #29]
			controlSide_data.networkSide_request.bit.stop_Charge = 1;
 8008428:	7f62      	ldrb	r2, [r4, #29]
 800842a:	f042 0202 	orr.w	r2, r2, #2
 800842e:	7762      	strb	r2, [r4, #29]
			controlSide_data.networkSide_request.bit.schedule_charge = 0;
 8008430:	7f62      	ldrb	r2, [r4, #29]
 8008432:	f363 0282 	bfi	r2, r3, #2, #1
 8008436:	7762      	strb	r2, [r4, #29]
		tick_clear(&timeout);								//Clear timer
 8008438:	483d      	ldr	r0, [pc, #244]	@ (8008530 <stateC1+0x144>)
 800843a:	f000 fcf3 	bl	8008e24 <tick_clear>
		L_RELAY_OFF();										//Turn off contactor
 800843e:	2200      	movs	r2, #0
 8008440:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008444:	483b      	ldr	r0, [pc, #236]	@ (8008534 <stateC1+0x148>)
 8008446:	f001 fe15 	bl	800a074 <HAL_GPIO_WritePin>
	if (networkSide_data.status == STOP_STATE)
 800844a:	4e3b      	ldr	r6, [pc, #236]	@ (8008538 <stateC1+0x14c>)
 800844c:	8833      	ldrh	r3, [r6, #0]
 800844e:	b29b      	uxth	r3, r3
 8008450:	2b06      	cmp	r3, #6
 8008452:	d107      	bne.n	8008464 <stateC1+0x78>
		controlSide_data.networkSide_request.bit.start_Charge = 0;
 8008454:	7f63      	ldrb	r3, [r4, #29]
 8008456:	f023 0301 	bic.w	r3, r3, #1
 800845a:	7763      	strb	r3, [r4, #29]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 800845c:	7f63      	ldrb	r3, [r4, #29]
 800845e:	f023 0302 	bic.w	r3, r3, #2
 8008462:	7763      	strb	r3, [r4, #29]
	if ((timeout.timeout_6s == true)
 8008464:	4b32      	ldr	r3, [pc, #200]	@ (8008530 <stateC1+0x144>)
 8008466:	7b1b      	ldrb	r3, [r3, #12]
 8008468:	b1bb      	cbz	r3, 800849a <stateC1+0xae>
			&& (controlSide_data.errorStatus.bit.fault_level == 0))
 800846a:	7863      	ldrb	r3, [r4, #1]
 800846c:	f013 0f0c 	tst.w	r3, #12
 8008470:	d113      	bne.n	800849a <stateC1+0xae>
		if (networkSide_data.status == PRE_START_STATE)
 8008472:	8833      	ldrh	r3, [r6, #0]
 8008474:	b29b      	uxth	r3, r3
 8008476:	2b04      	cmp	r3, #4
 8008478:	d105      	bne.n	8008486 <stateC1+0x9a>
			stateEntry_flag = true;
 800847a:	2301      	movs	r3, #1
			changeState((StateMachine *)&sm, STATE_C2);
 800847c:	2106      	movs	r1, #6
 800847e:	482f      	ldr	r0, [pc, #188]	@ (800853c <stateC1+0x150>)
			stateEntry_flag = true;
 8008480:	702b      	strb	r3, [r5, #0]
			changeState((StateMachine *)&sm, STATE_C2);
 8008482:	f7ff fe21 	bl	80080c8 <changeState>
		if (networkSide_data.status == START_STATE)
 8008486:	8833      	ldrh	r3, [r6, #0]
 8008488:	b29b      	uxth	r3, r3
 800848a:	2b05      	cmp	r3, #5
 800848c:	d105      	bne.n	800849a <stateC1+0xae>
			stateEntry_flag = true;
 800848e:	2301      	movs	r3, #1
			changeState((StateMachine *)&sm, STATE_C2);
 8008490:	2106      	movs	r1, #6
 8008492:	482a      	ldr	r0, [pc, #168]	@ (800853c <stateC1+0x150>)
			stateEntry_flag = true;
 8008494:	702b      	strb	r3, [r5, #0]
			changeState((StateMachine *)&sm, STATE_C2);
 8008496:	f7ff fe17 	bl	80080c8 <changeState>
	if ((networkSide_data.scheduleCharge == 1)
 800849a:	7ab3      	ldrb	r3, [r6, #10]
 800849c:	2b01      	cmp	r3, #1
 800849e:	d113      	bne.n	80084c8 <stateC1+0xdc>
			&& (networkSide_data.chargerLock == 1)
 80084a0:	79f3      	ldrb	r3, [r6, #7]
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	b2da      	uxtb	r2, r3
 80084a6:	d10f      	bne.n	80084c8 <stateC1+0xdc>
		if (scheduleOnOff == 5)
 80084a8:	4b25      	ldr	r3, [pc, #148]	@ (8008540 <stateC1+0x154>)
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	2b05      	cmp	r3, #5
 80084ae:	d11e      	bne.n	80084ee <stateC1+0x102>
			currentState = STATE_C2;
 80084b0:	2606      	movs	r6, #6
 80084b2:	4b24      	ldr	r3, [pc, #144]	@ (8008544 <stateC1+0x158>)
			BOARD_LED_ON();
 80084b4:	2110      	movs	r1, #16
 80084b6:	481f      	ldr	r0, [pc, #124]	@ (8008534 <stateC1+0x148>)
			stateEntry_flag = true;
 80084b8:	702a      	strb	r2, [r5, #0]
			currentState = STATE_C2;
 80084ba:	701e      	strb	r6, [r3, #0]
			BOARD_LED_ON();
 80084bc:	f001 fdda 	bl	800a074 <HAL_GPIO_WritePin>
			changeState((StateMachine *)&sm, STATE_C2);
 80084c0:	4631      	mov	r1, r6
 80084c2:	481e      	ldr	r0, [pc, #120]	@ (800853c <stateC1+0x150>)
 80084c4:	f7ff fe00 	bl	80080c8 <changeState>
	stateA_transition(0);
 80084c8:	2000      	movs	r0, #0
 80084ca:	f7ff fe63 	bl	8008194 <stateA_transition>
	stateB_transition(0);
 80084ce:	2000      	movs	r0, #0
 80084d0:	f7ff ff66 	bl	80083a0 <stateB_transition>
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 80084d4:	7863      	ldrb	r3, [r4, #1]
 80084d6:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80084da:	2b02      	cmp	r3, #2
 80084dc:	d117      	bne.n	800850e <stateC1+0x122>
		stateEntry_flag = true;
 80084de:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 80084e0:	2108      	movs	r1, #8
		stateEntry_flag = true;
 80084e2:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80084e4:	4815      	ldr	r0, [pc, #84]	@ (800853c <stateC1+0x150>)
}
 80084e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 80084ea:	f7ff bded 	b.w	80080c8 <changeState>
			if (networkSide_data.scheduelCharge_active == 1)
 80084ee:	7a33      	ldrb	r3, [r6, #8]
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d1e9      	bne.n	80084c8 <stateC1+0xdc>
				controlSide_data.networkSide_request.bit.start_Charge = 0;
 80084f4:	7f63      	ldrb	r3, [r4, #29]
 80084f6:	f023 0301 	bic.w	r3, r3, #1
 80084fa:	7763      	strb	r3, [r4, #29]
				controlSide_data.networkSide_request.bit.stop_Charge = 1;
 80084fc:	7f63      	ldrb	r3, [r4, #29]
 80084fe:	f043 0302 	orr.w	r3, r3, #2
 8008502:	7763      	strb	r3, [r4, #29]
				controlSide_data.networkSide_request.bit.schedule_charge = 0;
 8008504:	7f63      	ldrb	r3, [r4, #29]
 8008506:	f023 0304 	bic.w	r3, r3, #4
 800850a:	7763      	strb	r3, [r4, #29]
 800850c:	e7dc      	b.n	80084c8 <stateC1+0xdc>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 800850e:	7863      	ldrb	r3, [r4, #1]
 8008510:	f3c3 0281 	ubfx	r2, r3, #2, #2
 8008514:	2a01      	cmp	r2, #1
 8008516:	d102      	bne.n	800851e <stateC1+0x132>
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008518:	2109      	movs	r1, #9
		stateEntry_flag = true;
 800851a:	702a      	strb	r2, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 800851c:	e7e2      	b.n	80084e4 <stateC1+0xf8>
}
 800851e:	bd70      	pop	{r4, r5, r6, pc}
 8008520:	2000000d 	.word	0x2000000d
 8008524:	20001474 	.word	0x20001474
 8008528:	200011f6 	.word	0x200011f6
 800852c:	200014a0 	.word	0x200014a0
 8008530:	200016a8 	.word	0x200016a8
 8008534:	40010c00 	.word	0x40010c00
 8008538:	20001420 	.word	0x20001420
 800853c:	20001534 	.word	0x20001534
 8008540:	200014f3 	.word	0x200014f3
 8008544:	20001598 	.word	0x20001598

08008548 <stateC2>:
{
 8008548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (stateEntry_flag == true)
 800854a:	4d4b      	ldr	r5, [pc, #300]	@ (8008678 <stateC2+0x130>)
 800854c:	4c4b      	ldr	r4, [pc, #300]	@ (800867c <stateC2+0x134>)
 800854e:	782b      	ldrb	r3, [r5, #0]
 8008550:	4e4b      	ldr	r6, [pc, #300]	@ (8008680 <stateC2+0x138>)
 8008552:	2b00      	cmp	r3, #0
 8008554:	d038      	beq.n	80085c8 <stateC2+0x80>
		stateEntry_flag = false;
 8008556:	2100      	movs	r1, #0
		controlSide_data.status.bit.curretState = STATE_C2;
 8008558:	2206      	movs	r2, #6
		stateEntry_flag = false;
 800855a:	7029      	strb	r1, [r5, #0]
		controlSide_data.status.bit.curretState = STATE_C2;
 800855c:	7823      	ldrb	r3, [r4, #0]
 800855e:	f362 0304 	bfi	r3, r2, #0, #5
 8008562:	7023      	strb	r3, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 8008564:	2301      	movs	r3, #1
 8008566:	72e3      	strb	r3, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 1;
 8008568:	72a3      	strb	r3, [r4, #10]
		controlSide_data.networkSide_request.bit.start_Charge = 1;
 800856a:	7f62      	ldrb	r2, [r4, #29]
 800856c:	431a      	orrs	r2, r3
 800856e:	7762      	strb	r2, [r4, #29]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008570:	7f62      	ldrb	r2, [r4, #29]
 8008572:	f361 0241 	bfi	r2, r1, #1, #1
 8008576:	7762      	strb	r2, [r4, #29]
		buzzer_en = true;
 8008578:	4a42      	ldr	r2, [pc, #264]	@ (8008684 <stateC2+0x13c>)
 800857a:	7013      	strb	r3, [r2, #0]
		if (controlSide_data.status.bit.charging_active == 0)
 800857c:	7821      	ldrb	r1, [r4, #0]
 800857e:	f3c1 1240 	ubfx	r2, r1, #5, #1
 8008582:	0689      	lsls	r1, r1, #26
 8008584:	d405      	bmi.n	8008592 <stateC2+0x4a>
			powerSide_data.powerEnergy.kWh = 0;
 8008586:	4940      	ldr	r1, [pc, #256]	@ (8008688 <stateC2+0x140>)
 8008588:	624a      	str	r2, [r1, #36]	@ 0x24
			start_energy = 0;
 800858a:	4940      	ldr	r1, [pc, #256]	@ (800868c <stateC2+0x144>)
 800858c:	600a      	str	r2, [r1, #0]
			measure_energy = true;
 800858e:	4a40      	ldr	r2, [pc, #256]	@ (8008690 <stateC2+0x148>)
 8008590:	7013      	strb	r3, [r2, #0]
		controlSide_data.status.bit.charging_active = 1;
 8008592:	7823      	ldrb	r3, [r4, #0]
 8008594:	f043 0320 	orr.w	r3, r3, #32
 8008598:	7023      	strb	r3, [r4, #0]
		if ((networkSide_data.scheduleCharge == 1)
 800859a:	7ab3      	ldrb	r3, [r6, #10]
 800859c:	2b01      	cmp	r3, #1
 800859e:	d10d      	bne.n	80085bc <stateC2+0x74>
				&& (networkSide_data.chargerLock == 1)
 80085a0:	79f3      	ldrb	r3, [r6, #7]
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d10a      	bne.n	80085bc <stateC2+0x74>
				&& (manual_on == false))
 80085a6:	4b3b      	ldr	r3, [pc, #236]	@ (8008694 <stateC2+0x14c>)
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	b93b      	cbnz	r3, 80085bc <stateC2+0x74>
			if (scheduleOnOff == 5)
 80085ac:	4b3a      	ldr	r3, [pc, #232]	@ (8008698 <stateC2+0x150>)
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	2b05      	cmp	r3, #5
				controlSide_data.networkSide_request.bit.schedule_charge = 1;
 80085b2:	bf02      	ittt	eq
 80085b4:	7f63      	ldrbeq	r3, [r4, #29]
 80085b6:	f043 0304 	orreq.w	r3, r3, #4
 80085ba:	7763      	strbeq	r3, [r4, #29]
		tick_clear(&timeout);
 80085bc:	4837      	ldr	r0, [pc, #220]	@ (800869c <stateC2+0x154>)
 80085be:	f000 fc31 	bl	8008e24 <tick_clear>
		GFI_bypasss_flag = true;
 80085c2:	2201      	movs	r2, #1
 80085c4:	4b36      	ldr	r3, [pc, #216]	@ (80086a0 <stateC2+0x158>)
 80085c6:	701a      	strb	r2, [r3, #0]
	if (timeout.timeout_1s == true)
 80085c8:	4f34      	ldr	r7, [pc, #208]	@ (800869c <stateC2+0x154>)
 80085ca:	79fb      	ldrb	r3, [r7, #7]
 80085cc:	b12b      	cbz	r3, 80085da <stateC2+0x92>
		L_RELAY_ON();
 80085ce:	2201      	movs	r2, #1
 80085d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80085d4:	4833      	ldr	r0, [pc, #204]	@ (80086a4 <stateC2+0x15c>)
 80085d6:	f001 fd4d 	bl	800a074 <HAL_GPIO_WritePin>
	if ((networkSide_data.scheduleCharge == 1)
 80085da:	7ab3      	ldrb	r3, [r6, #10]
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d10e      	bne.n	80085fe <stateC2+0xb6>
			&& (networkSide_data.chargerLock == 1))
 80085e0:	79f3      	ldrb	r3, [r6, #7]
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	b2da      	uxtb	r2, r3
 80085e6:	d10a      	bne.n	80085fe <stateC2+0xb6>
		if (scheduleOnOff != 5)
 80085e8:	4b2b      	ldr	r3, [pc, #172]	@ (8008698 <stateC2+0x150>)
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	2b05      	cmp	r3, #5
 80085ee:	d006      	beq.n	80085fe <stateC2+0xb6>
			currentState = STATE_C1;
 80085f0:	2105      	movs	r1, #5
 80085f2:	4b2d      	ldr	r3, [pc, #180]	@ (80086a8 <stateC2+0x160>)
			changeState((StateMachine *)&sm, STATE_C1);
 80085f4:	482d      	ldr	r0, [pc, #180]	@ (80086ac <stateC2+0x164>)
			stateEntry_flag = true;
 80085f6:	702a      	strb	r2, [r5, #0]
			currentState = STATE_C1;
 80085f8:	7019      	strb	r1, [r3, #0]
			changeState((StateMachine *)&sm, STATE_C1);
 80085fa:	f7ff fd65 	bl	80080c8 <changeState>
	if ((networkSide_data.status == STOP_STATE)
 80085fe:	8833      	ldrh	r3, [r6, #0]
 8008600:	b29b      	uxth	r3, r3
 8008602:	2b06      	cmp	r3, #6
 8008604:	d002      	beq.n	800860c <stateC2+0xc4>
			|| (networkSide_data.stopCharge == 1)) //Nisal 19JAN2024
 8008606:	7973      	ldrb	r3, [r6, #5]
 8008608:	2b01      	cmp	r3, #1
 800860a:	d10a      	bne.n	8008622 <stateC2+0xda>
		stateEntry_flag = true;
 800860c:	2301      	movs	r3, #1
		manual_off = true;
 800860e:	4a28      	ldr	r2, [pc, #160]	@ (80086b0 <stateC2+0x168>)
		stateEntry_flag = true;
 8008610:	702b      	strb	r3, [r5, #0]
		manual_off = true;
 8008612:	7013      	strb	r3, [r2, #0]
		manual_on = false;
 8008614:	2200      	movs	r2, #0
 8008616:	4b1f      	ldr	r3, [pc, #124]	@ (8008694 <stateC2+0x14c>)
		changeState((StateMachine *)&sm, STATE_C1);
 8008618:	2105      	movs	r1, #5
 800861a:	4824      	ldr	r0, [pc, #144]	@ (80086ac <stateC2+0x164>)
		manual_on = false;
 800861c:	701a      	strb	r2, [r3, #0]
		changeState((StateMachine *)&sm, STATE_C1);
 800861e:	f7ff fd53 	bl	80080c8 <changeState>
	if (timeout.timeout_30s == true)
 8008622:	7c3b      	ldrb	r3, [r7, #16]
 8008624:	b163      	cbz	r3, 8008640 <stateC2+0xf8>
		tick_clear(&timeout);
 8008626:	481d      	ldr	r0, [pc, #116]	@ (800869c <stateC2+0x154>)
 8008628:	f000 fbfc 	bl	8008e24 <tick_clear>
		if (networkSide_data.status != START_STATE)
 800862c:	8833      	ldrh	r3, [r6, #0]
 800862e:	b29b      	uxth	r3, r3
 8008630:	2b05      	cmp	r3, #5
 8008632:	d005      	beq.n	8008640 <stateC2+0xf8>
			stateEntry_flag = true;
 8008634:	2301      	movs	r3, #1
			changeState((StateMachine *)&sm, STATE_C1);
 8008636:	2105      	movs	r1, #5
 8008638:	481c      	ldr	r0, [pc, #112]	@ (80086ac <stateC2+0x164>)
			stateEntry_flag = true;
 800863a:	702b      	strb	r3, [r5, #0]
			changeState((StateMachine *)&sm, STATE_C1);
 800863c:	f7ff fd44 	bl	80080c8 <changeState>
	stateA_transition(1);
 8008640:	2001      	movs	r0, #1
 8008642:	f7ff fda7 	bl	8008194 <stateA_transition>
	stateB_transition(1);
 8008646:	2001      	movs	r0, #1
 8008648:	f7ff feaa 	bl	80083a0 <stateB_transition>
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 800864c:	7863      	ldrb	r3, [r4, #1]
 800864e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008652:	2b02      	cmp	r3, #2
 8008654:	d107      	bne.n	8008666 <stateC2+0x11e>
		stateEntry_flag = true;
 8008656:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 8008658:	2108      	movs	r1, #8
		stateEntry_flag = true;
 800865a:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 800865c:	4813      	ldr	r0, [pc, #76]	@ (80086ac <stateC2+0x164>)
}
 800865e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008662:	f7ff bd31 	b.w	80080c8 <changeState>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 8008666:	7863      	ldrb	r3, [r4, #1]
 8008668:	f3c3 0281 	ubfx	r2, r3, #2, #2
 800866c:	2a01      	cmp	r2, #1
 800866e:	d102      	bne.n	8008676 <stateC2+0x12e>
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008670:	2109      	movs	r1, #9
		stateEntry_flag = true;
 8008672:	702a      	strb	r2, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008674:	e7f2      	b.n	800865c <stateC2+0x114>
}
 8008676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008678:	2000000d 	.word	0x2000000d
 800867c:	20001474 	.word	0x20001474
 8008680:	20001420 	.word	0x20001420
 8008684:	200013e8 	.word	0x200013e8
 8008688:	20001444 	.word	0x20001444
 800868c:	200014a0 	.word	0x200014a0
 8008690:	200014a4 	.word	0x200014a4
 8008694:	2000152c 	.word	0x2000152c
 8008698:	200014f3 	.word	0x200014f3
 800869c:	200016a8 	.word	0x200016a8
 80086a0:	200014a7 	.word	0x200014a7
 80086a4:	40010c00 	.word	0x40010c00
 80086a8:	20001598 	.word	0x20001598
 80086ac:	20001534 	.word	0x20001534
 80086b0:	2000152d 	.word	0x2000152d

080086b4 <stateC_transition>:
	if (controlSide_data.controlPilot.cp_Vmax > STATEC_MIN
 80086b4:	4b0e      	ldr	r3, [pc, #56]	@ (80086f0 <stateC_transition+0x3c>)
 80086b6:	699a      	ldr	r2, [r3, #24]
 80086b8:	2a2e      	cmp	r2, #46	@ 0x2e
 80086ba:	4a0e      	ldr	r2, [pc, #56]	@ (80086f4 <stateC_transition+0x40>)
 80086bc:	dd15      	ble.n	80086ea <stateC_transition+0x36>
			&& controlSide_data.controlPilot.cp_Vmax < STATEC_MAX)
 80086be:	699b      	ldr	r3, [r3, #24]
 80086c0:	2b49      	cmp	r3, #73	@ 0x49
 80086c2:	dc12      	bgt.n	80086ea <stateC_transition+0x36>
		stateC_counter++;
 80086c4:	8813      	ldrh	r3, [r2, #0]
 80086c6:	3301      	adds	r3, #1
 80086c8:	b29b      	uxth	r3, r3
		if (stateC_counter == STATE_C_COUNT)
 80086ca:	2b50      	cmp	r3, #80	@ 0x50
 80086cc:	d001      	beq.n	80086d2 <stateC_transition+0x1e>
		stateC_counter = 0;
 80086ce:	8013      	strh	r3, [r2, #0]
}
 80086d0:	4770      	bx	lr
			stateC_counter = 0;
 80086d2:	2300      	movs	r3, #0
 80086d4:	8013      	strh	r3, [r2, #0]
			stateEntry_flag = true;
 80086d6:	2201      	movs	r2, #1
 80086d8:	4b07      	ldr	r3, [pc, #28]	@ (80086f8 <stateC_transition+0x44>)
 80086da:	701a      	strb	r2, [r3, #0]
			if (c1c2 == 0)
 80086dc:	b918      	cbnz	r0, 80086e6 <stateC_transition+0x32>
				changeState((StateMachine *)&sm, STATE_C1);
 80086de:	2105      	movs	r1, #5
				changeState((StateMachine *)&sm, STATE_C2);
 80086e0:	4806      	ldr	r0, [pc, #24]	@ (80086fc <stateC_transition+0x48>)
 80086e2:	f7ff bcf1 	b.w	80080c8 <changeState>
 80086e6:	2106      	movs	r1, #6
 80086e8:	e7fa      	b.n	80086e0 <stateC_transition+0x2c>
		stateC_counter = 0;
 80086ea:	2300      	movs	r3, #0
 80086ec:	e7ef      	b.n	80086ce <stateC_transition+0x1a>
 80086ee:	bf00      	nop
 80086f0:	20001474 	.word	0x20001474
 80086f4:	2000152e 	.word	0x2000152e
 80086f8:	2000000d 	.word	0x2000000d
 80086fc:	20001534 	.word	0x20001534

08008700 <power_on>:
{
 8008700:	b508      	push	{r3, lr}
	if (stateEntry_flag == true)
 8008702:	4b0c      	ldr	r3, [pc, #48]	@ (8008734 <power_on+0x34>)
 8008704:	781a      	ldrb	r2, [r3, #0]
 8008706:	b14a      	cbz	r2, 800871c <power_on+0x1c>
		stateEntry_flag = false;
 8008708:	2200      	movs	r2, #0
		controlSide_data.status.bit.curretState = POWERON_STATE;
 800870a:	2101      	movs	r1, #1
		stateEntry_flag = false;
 800870c:	701a      	strb	r2, [r3, #0]
		controlSide_data.status.bit.curretState = POWERON_STATE;
 800870e:	4a0a      	ldr	r2, [pc, #40]	@ (8008738 <power_on+0x38>)
 8008710:	7813      	ldrb	r3, [r2, #0]
 8008712:	f361 0304 	bfi	r3, r1, #0, #5
 8008716:	7013      	strb	r3, [r2, #0]
		bootup_vehicleCheck();
 8008718:	f7fe f87e 	bl	8006818 <bootup_vehicleCheck>
	stateA_transition(0);
 800871c:	2000      	movs	r0, #0
 800871e:	f7ff fd39 	bl	8008194 <stateA_transition>
	stateB_transition(0);
 8008722:	2000      	movs	r0, #0
 8008724:	f7ff fe3c 	bl	80083a0 <stateB_transition>
}
 8008728:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	stateC_transition(0);
 800872c:	2000      	movs	r0, #0
 800872e:	f7ff bfc1 	b.w	80086b4 <stateC_transition>
 8008732:	bf00      	nop
 8008734:	2000000d 	.word	0x2000000d
 8008738:	20001474 	.word	0x20001474

0800873c <temp_stateF>:

void temp_stateF(void)
{
 800873c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (stateEntry_flag == true)
 800873e:	4d20      	ldr	r5, [pc, #128]	@ (80087c0 <temp_stateF+0x84>)
 8008740:	4c20      	ldr	r4, [pc, #128]	@ (80087c4 <temp_stateF+0x88>)
 8008742:	782b      	ldrb	r3, [r5, #0]
 8008744:	b18b      	cbz	r3, 800876a <temp_stateF+0x2e>
    {
        stateEntry_flag = false;
 8008746:	2200      	movs	r2, #0
        controlSide_data.status.bit.curretState = TEMP_STATE_F;
 8008748:	2109      	movs	r1, #9
        stateEntry_flag = false;
 800874a:	702a      	strb	r2, [r5, #0]
        controlSide_data.status.bit.curretState = TEMP_STATE_F;
 800874c:	7823      	ldrb	r3, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
		controlSide_data.controlPilot.cp_duty_enable = 0;

		L_RELAY_OFF();
 800874e:	481e      	ldr	r0, [pc, #120]	@ (80087c8 <temp_stateF+0x8c>)
        controlSide_data.status.bit.curretState = TEMP_STATE_F;
 8008750:	f361 0304 	bfi	r3, r1, #0, #5
 8008754:	7023      	strb	r3, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 8008756:	2301      	movs	r3, #1
		L_RELAY_OFF();
 8008758:	f44f 7180 	mov.w	r1, #256	@ 0x100
		controlSide_data.controlPilot.cp_enable = 1;
 800875c:	72e3      	strb	r3, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 800875e:	72a2      	strb	r2, [r4, #10]
		L_RELAY_OFF();
 8008760:	f001 fc88 	bl	800a074 <HAL_GPIO_WritePin>

		tick_clear(&timeout);
 8008764:	4819      	ldr	r0, [pc, #100]	@ (80087cc <temp_stateF+0x90>)
 8008766:	f000 fb5d 	bl	8008e24 <tick_clear>
    }

    if (timeout.timeout_4s == true)
 800876a:	4b18      	ldr	r3, [pc, #96]	@ (80087cc <temp_stateF+0x90>)
 800876c:	7a9b      	ldrb	r3, [r3, #10]
 800876e:	b19b      	cbz	r3, 8008798 <temp_stateF+0x5c>
	{
		if (controlSide_data.errorStatus.bit.fault_level == 0)
 8008770:	7863      	ldrb	r3, [r4, #1]
 8008772:	f013 0f0c 	tst.w	r3, #12
 8008776:	f3c3 0681 	ubfx	r6, r3, #2, #2
 800877a:	d10d      	bne.n	8008798 <temp_stateF+0x5c>
		{
			stateA_transition(0);
 800877c:	4630      	mov	r0, r6
 800877e:	f7ff fd09 	bl	8008194 <stateA_transition>
			if (controlSide_data.status.bit.charging_active == 1)
 8008782:	7823      	ldrb	r3, [r4, #0]
 8008784:	f3c3 1740 	ubfx	r7, r3, #5, #1
 8008788:	069b      	lsls	r3, r3, #26
 800878a:	d512      	bpl.n	80087b2 <temp_stateF+0x76>
			{
				stateB_transition(1);
 800878c:	4638      	mov	r0, r7
 800878e:	f7ff fe07 	bl	80083a0 <stateB_transition>
				stateC_transition(1);
 8008792:	4638      	mov	r0, r7
			}
			else
			{
				stateB_transition(0);
				stateC_transition(0);
 8008794:	f7ff ff8e 	bl	80086b4 <stateC_transition>
			}
		}
	}

	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 8008798:	7863      	ldrb	r3, [r4, #1]
 800879a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800879e:	2b02      	cmp	r3, #2
 80087a0:	d10c      	bne.n	80087bc <temp_stateF+0x80>
	{
		stateEntry_flag = true;
 80087a2:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 80087a4:	2108      	movs	r1, #8
		stateEntry_flag = true;
 80087a6:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, STATE_F);
 80087a8:	4809      	ldr	r0, [pc, #36]	@ (80087d0 <temp_stateF+0x94>)
	}
}
 80087aa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		changeState((StateMachine *)&sm, STATE_F);
 80087ae:	f7ff bc8b 	b.w	80080c8 <changeState>
				stateB_transition(0);
 80087b2:	4630      	mov	r0, r6
 80087b4:	f7ff fdf4 	bl	80083a0 <stateB_transition>
				stateC_transition(0);
 80087b8:	4630      	mov	r0, r6
 80087ba:	e7eb      	b.n	8008794 <temp_stateF+0x58>
}
 80087bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087be:	bf00      	nop
 80087c0:	2000000d 	.word	0x2000000d
 80087c4:	20001474 	.word	0x20001474
 80087c8:	40010c00 	.word	0x40010c00
 80087cc:	200016a8 	.word	0x200016a8
 80087d0:	20001534 	.word	0x20001534

080087d4 <stateB2>:
{
 80087d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (stateEntry_flag == true)
 80087d6:	4d32      	ldr	r5, [pc, #200]	@ (80088a0 <stateB2+0xcc>)
 80087d8:	4c32      	ldr	r4, [pc, #200]	@ (80088a4 <stateB2+0xd0>)
 80087da:	782b      	ldrb	r3, [r5, #0]
 80087dc:	4f32      	ldr	r7, [pc, #200]	@ (80088a8 <stateB2+0xd4>)
 80087de:	b1c3      	cbz	r3, 8008812 <stateB2+0x3e>
		stateEntry_flag = false;
 80087e0:	2200      	movs	r2, #0
		controlSide_data.status.bit.curretState = STATE_B2;	//Current state update
 80087e2:	2104      	movs	r1, #4
		stateEntry_flag = false;
 80087e4:	702a      	strb	r2, [r5, #0]
		controlSide_data.status.bit.curretState = STATE_B2;	//Current state update
 80087e6:	7823      	ldrb	r3, [r4, #0]
		tick_clear(&timeout);								//Clear timer
 80087e8:	4830      	ldr	r0, [pc, #192]	@ (80088ac <stateB2+0xd8>)
		controlSide_data.status.bit.curretState = STATE_B2;	//Current state update
 80087ea:	f361 0304 	bfi	r3, r1, #0, #5
 80087ee:	7023      	strb	r3, [r4, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 80087f0:	2301      	movs	r3, #1
 80087f2:	72e3      	strb	r3, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 1;
 80087f4:	72a3      	strb	r3, [r4, #10]
		diodeCheck_passed = false;
 80087f6:	703a      	strb	r2, [r7, #0]
		if (controlSide_data.status.bit.charging_active == 0)
 80087f8:	7822      	ldrb	r2, [r4, #0]
 80087fa:	0692      	lsls	r2, r2, #26
			diodeCheck_flag = true;
 80087fc:	bf5c      	itt	pl
 80087fe:	4a2c      	ldrpl	r2, [pc, #176]	@ (80088b0 <stateB2+0xdc>)
 8008800:	7013      	strbpl	r3, [r2, #0]
		tick_clear(&timeout);								//Clear timer
 8008802:	f000 fb0f 	bl	8008e24 <tick_clear>
		L_RELAY_OFF();										//Turn off contactor
 8008806:	2200      	movs	r2, #0
 8008808:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800880c:	4829      	ldr	r0, [pc, #164]	@ (80088b4 <stateB2+0xe0>)
 800880e:	f001 fc31 	bl	800a074 <HAL_GPIO_WritePin>
	if (networkSide_data.status == STOP_STATE)
 8008812:	4e29      	ldr	r6, [pc, #164]	@ (80088b8 <stateB2+0xe4>)
 8008814:	8833      	ldrh	r3, [r6, #0]
 8008816:	b29b      	uxth	r3, r3
 8008818:	2b06      	cmp	r3, #6
 800881a:	d10d      	bne.n	8008838 <stateB2+0x64>
		controlSide_data.networkSide_request.bit.start_Charge = 0; //30/09/2020
 800881c:	7f63      	ldrb	r3, [r4, #29]
		changeState((StateMachine *)&sm, STATE_B1);
 800881e:	2103      	movs	r1, #3
		controlSide_data.networkSide_request.bit.start_Charge = 0; //30/09/2020
 8008820:	f023 0301 	bic.w	r3, r3, #1
 8008824:	7763      	strb	r3, [r4, #29]
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 8008826:	7f63      	ldrb	r3, [r4, #29]
		changeState((StateMachine *)&sm, STATE_B1);
 8008828:	4824      	ldr	r0, [pc, #144]	@ (80088bc <stateB2+0xe8>)
		controlSide_data.networkSide_request.bit.stop_Charge = 0;
 800882a:	f023 0302 	bic.w	r3, r3, #2
 800882e:	7763      	strb	r3, [r4, #29]
		stateEntry_flag = true;
 8008830:	2301      	movs	r3, #1
 8008832:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, STATE_B1);
 8008834:	f7ff fc48 	bl	80080c8 <changeState>
	if ((networkSide_data.scheduleCharge == 1)
 8008838:	7ab3      	ldrb	r3, [r6, #10]
 800883a:	2b01      	cmp	r3, #1
 800883c:	d120      	bne.n	8008880 <stateB2+0xac>
			&& (networkSide_data.chargerLock == 1))
 800883e:	79f3      	ldrb	r3, [r6, #7]
 8008840:	2b01      	cmp	r3, #1
 8008842:	b2da      	uxtb	r2, r3
 8008844:	d11c      	bne.n	8008880 <stateB2+0xac>
		if (scheduleOnOff != 5)
 8008846:	4b1e      	ldr	r3, [pc, #120]	@ (80088c0 <stateB2+0xec>)
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	2b05      	cmp	r3, #5
 800884c:	d003      	beq.n	8008856 <stateB2+0x82>
			stateEntry_flag = true;
 800884e:	702a      	strb	r2, [r5, #0]
			currentState = STATE_B1;
 8008850:	2203      	movs	r2, #3
 8008852:	4b1c      	ldr	r3, [pc, #112]	@ (80088c4 <stateB2+0xf0>)
 8008854:	701a      	strb	r2, [r3, #0]
	stateA_transition(1);
 8008856:	2001      	movs	r0, #1
 8008858:	f7ff fc9c 	bl	8008194 <stateA_transition>
	if (diodeCheck_passed == true)
 800885c:	783b      	ldrb	r3, [r7, #0]
 800885e:	b113      	cbz	r3, 8008866 <stateB2+0x92>
		stateC_transition(1);
 8008860:	2001      	movs	r0, #1
 8008862:	f7ff ff27 	bl	80086b4 <stateC_transition>
	if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_2)
 8008866:	7863      	ldrb	r3, [r4, #1]
 8008868:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800886c:	2b02      	cmp	r3, #2
 800886e:	d10e      	bne.n	800888e <stateB2+0xba>
		stateEntry_flag = true;
 8008870:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 8008872:	2108      	movs	r1, #8
		stateEntry_flag = true;
 8008874:	702b      	strb	r3, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008876:	4811      	ldr	r0, [pc, #68]	@ (80088bc <stateB2+0xe8>)
}
 8008878:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 800887c:	f7ff bc24 	b.w	80080c8 <changeState>
		if (networkSide_data.status == IDLE_STATE) {
 8008880:	8833      	ldrh	r3, [r6, #0]
 8008882:	b29b      	uxth	r3, r3
 8008884:	2b02      	cmp	r3, #2
 8008886:	d1e6      	bne.n	8008856 <stateB2+0x82>
			stateEntry_flag = true;
 8008888:	2301      	movs	r3, #1
 800888a:	702b      	strb	r3, [r5, #0]
 800888c:	e7e0      	b.n	8008850 <stateB2+0x7c>
	else if (controlSide_data.errorStatus.bit.fault_level == PRIORITY_1)
 800888e:	7863      	ldrb	r3, [r4, #1]
 8008890:	f3c3 0281 	ubfx	r2, r3, #2, #2
 8008894:	2a01      	cmp	r2, #1
 8008896:	d102      	bne.n	800889e <stateB2+0xca>
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 8008898:	2109      	movs	r1, #9
		stateEntry_flag = true;
 800889a:	702a      	strb	r2, [r5, #0]
		changeState((StateMachine *)&sm, TEMP_STATE_F);
 800889c:	e7eb      	b.n	8008876 <stateB2+0xa2>
}
 800889e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088a0:	2000000d 	.word	0x2000000d
 80088a4:	20001474 	.word	0x20001474
 80088a8:	200011f6 	.word	0x200011f6
 80088ac:	200016a8 	.word	0x200016a8
 80088b0:	200011f7 	.word	0x200011f7
 80088b4:	40010c00 	.word	0x40010c00
 80088b8:	20001420 	.word	0x20001420
 80088bc:	20001534 	.word	0x20001534
 80088c0:	200014f3 	.word	0x200014f3
 80088c4:	20001598 	.word	0x20001598

080088c8 <charger_variable_init>:

void charger_variable_init(void)
{
	controlSide_data.status.bit.charging_active = 0;
 80088c8:	4a17      	ldr	r2, [pc, #92]	@ (8008928 <charger_variable_init+0x60>)
	controlSide_data.networkSide_request.bit.start_Charge = 0;
	controlSide_data.networkSide_request.bit.stop_Charge = 0;
	controlSide_data.networkSide_request.bit.vehicle_Check = 0;
	controlSide_data.networkSide_request.bit.charge_pause = 0;

	powerSide_data.status.bit.powerSide_ready = 0;
 80088ca:	4818      	ldr	r0, [pc, #96]	@ (800892c <charger_variable_init+0x64>)
	controlSide_data.status.bit.charging_active = 0;
 80088cc:	7813      	ldrb	r3, [r2, #0]
 80088ce:	f023 0320 	bic.w	r3, r3, #32
 80088d2:	7013      	strb	r3, [r2, #0]
	controlSide_data.controlPilot.cp_enable = 1;
 80088d4:	2301      	movs	r3, #1
 80088d6:	72d3      	strb	r3, [r2, #11]
	controlSide_data.controlPilot.cp_duty_enable = 0;
 80088d8:	2300      	movs	r3, #0
 80088da:	7293      	strb	r3, [r2, #10]
	controlSide_data.errorStatus.all = 0;
 80088dc:	7053      	strb	r3, [r2, #1]
	controlSide_data.powerSide_request.all = 0;
 80088de:	7713      	strb	r3, [r2, #28]
	controlSide_data.networkSide_request.bit.start_Charge = 0;
 80088e0:	7f51      	ldrb	r1, [r2, #29]
 80088e2:	f363 0100 	bfi	r1, r3, #0, #1
 80088e6:	7751      	strb	r1, [r2, #29]
	controlSide_data.networkSide_request.bit.stop_Charge = 0;
 80088e8:	7f51      	ldrb	r1, [r2, #29]
 80088ea:	f363 0141 	bfi	r1, r3, #1, #1
 80088ee:	7751      	strb	r1, [r2, #29]
	controlSide_data.networkSide_request.bit.vehicle_Check = 0;
 80088f0:	7f51      	ldrb	r1, [r2, #29]
 80088f2:	f363 01c3 	bfi	r1, r3, #3, #1
 80088f6:	7751      	strb	r1, [r2, #29]
	controlSide_data.networkSide_request.bit.charge_pause = 0;
 80088f8:	7f51      	ldrb	r1, [r2, #29]
 80088fa:	f363 1104 	bfi	r1, r3, #4, #1
 80088fe:	7751      	strb	r1, [r2, #29]
	powerSide_data.status.bit.powerSide_ready = 0;
 8008900:	7801      	ldrb	r1, [r0, #0]
 8008902:	f363 1145 	bfi	r1, r3, #5, #1
 8008906:	7001      	strb	r1, [r0, #0]


    powerSide_data.powerEnergy.kWh = 0;
 8008908:	6243      	str	r3, [r0, #36]	@ 0x24

	controlSide_data.warnings.all = 0;
 800890a:	7793      	strb	r3, [r2, #30]

	networkSide_data.errors = 0;
 800890c:	4a08      	ldr	r2, [pc, #32]	@ (8008930 <charger_variable_init+0x68>)
 800890e:	8053      	strh	r3, [r2, #2]
	networkSide_data.status = 0;
 8008910:	8013      	strh	r3, [r2, #0]

	diodeCheck_passed = false;
 8008912:	4a08      	ldr	r2, [pc, #32]	@ (8008934 <charger_variable_init+0x6c>)
 8008914:	7013      	strb	r3, [r2, #0]
	manual_on = false;
 8008916:	4a08      	ldr	r2, [pc, #32]	@ (8008938 <charger_variable_init+0x70>)
 8008918:	7013      	strb	r3, [r2, #0]
	manual_off = false;
 800891a:	4a08      	ldr	r2, [pc, #32]	@ (800893c <charger_variable_init+0x74>)
 800891c:	7013      	strb	r3, [r2, #0]

	measure_energy = false;
 800891e:	4a08      	ldr	r2, [pc, #32]	@ (8008940 <charger_variable_init+0x78>)
 8008920:	7013      	strb	r3, [r2, #0]
	start_energy = 0;
 8008922:	4a08      	ldr	r2, [pc, #32]	@ (8008944 <charger_variable_init+0x7c>)
 8008924:	6013      	str	r3, [r2, #0]
}
 8008926:	4770      	bx	lr
 8008928:	20001474 	.word	0x20001474
 800892c:	20001444 	.word	0x20001444
 8008930:	20001420 	.word	0x20001420
 8008934:	200011f6 	.word	0x200011f6
 8008938:	2000152c 	.word	0x2000152c
 800893c:	2000152d 	.word	0x2000152d
 8008940:	200014a4 	.word	0x200014a4
 8008944:	200014a0 	.word	0x200014a0

08008948 <stateA1>:
{
 8008948:	b570      	push	{r4, r5, r6, lr}
	if (stateEntry_flag == true)
 800894a:	4e1f      	ldr	r6, [pc, #124]	@ (80089c8 <stateA1+0x80>)
 800894c:	4c1f      	ldr	r4, [pc, #124]	@ (80089cc <stateA1+0x84>)
 800894e:	7833      	ldrb	r3, [r6, #0]
 8008950:	b303      	cbz	r3, 8008994 <stateA1+0x4c>
		controlSide_data.status.bit.curretState = STATE_A1;	//Current state update
 8008952:	2201      	movs	r2, #1
		diodeCheck_flag = false;							//Diode check
 8008954:	2500      	movs	r5, #0
		controlSide_data.status.bit.curretState = STATE_A1;	//Current state update
 8008956:	7823      	ldrb	r3, [r4, #0]
		tick_clear(&timeout);								//Clear timer
 8008958:	481d      	ldr	r0, [pc, #116]	@ (80089d0 <stateA1+0x88>)
		controlSide_data.status.bit.curretState = STATE_A1;	//Current state update
 800895a:	f362 0304 	bfi	r3, r2, #0, #5
 800895e:	7023      	strb	r3, [r4, #0]
		diodeCheck_flag = false;							//Diode check
 8008960:	4b1c      	ldr	r3, [pc, #112]	@ (80089d4 <stateA1+0x8c>)
 8008962:	701d      	strb	r5, [r3, #0]
		run_GFITest = true;									//GFI test flag
 8008964:	4b1c      	ldr	r3, [pc, #112]	@ (80089d8 <stateA1+0x90>)
 8008966:	701a      	strb	r2, [r3, #0]
		diodeCheck_passed = false;
 8008968:	4b1c      	ldr	r3, [pc, #112]	@ (80089dc <stateA1+0x94>)
 800896a:	701d      	strb	r5, [r3, #0]
		controlSide_data.controlPilot.cp_enable = 1;
 800896c:	72e2      	strb	r2, [r4, #11]
		controlSide_data.controlPilot.cp_duty_enable = 0;
 800896e:	72a5      	strb	r5, [r4, #10]
		tick_clear(&timeout);								//Clear timer
 8008970:	f000 fa58 	bl	8008e24 <tick_clear>
		L_RELAY_OFF();									//Turn off contactor
 8008974:	462a      	mov	r2, r5
 8008976:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800897a:	4819      	ldr	r0, [pc, #100]	@ (80089e0 <stateA1+0x98>)
 800897c:	f001 fb7a 	bl	800a074 <HAL_GPIO_WritePin>
		if(networkSide_data.status==IDLE_STATE)
 8008980:	4b18      	ldr	r3, [pc, #96]	@ (80089e4 <stateA1+0x9c>)
 8008982:	881b      	ldrh	r3, [r3, #0]
 8008984:	b29b      	uxth	r3, r3
 8008986:	2b02      	cmp	r3, #2
 8008988:	d102      	bne.n	8008990 <stateA1+0x48>
			stateEntry_flag = false;
 800898a:	7035      	strb	r5, [r6, #0]
			charger_variable_init();
 800898c:	f7ff ff9c 	bl	80088c8 <charger_variable_init>
		errorBuffer_clear();
 8008990:	f7ff f836 	bl	8007a00 <errorBuffer_clear>
	if (timeout.timeout_1m == true)
 8008994:	4b0e      	ldr	r3, [pc, #56]	@ (80089d0 <stateA1+0x88>)
 8008996:	7c5b      	ldrb	r3, [r3, #17]
 8008998:	b113      	cbz	r3, 80089a0 <stateA1+0x58>
		sm.transitionCount = 0;
 800899a:	2200      	movs	r2, #0
 800899c:	4b12      	ldr	r3, [pc, #72]	@ (80089e8 <stateA1+0xa0>)
 800899e:	661a      	str	r2, [r3, #96]	@ 0x60
	stateB_transition(0);
 80089a0:	2000      	movs	r0, #0
 80089a2:	f7ff fcfd 	bl	80083a0 <stateB_transition>
	stateC_transition(0);
 80089a6:	2000      	movs	r0, #0
 80089a8:	f7ff fe84 	bl	80086b4 <stateC_transition>
	if (controlSide_data.errorStatus.bit.fault_level != 0)
 80089ac:	7863      	ldrb	r3, [r4, #1]
 80089ae:	f013 0f0c 	tst.w	r3, #12
 80089b2:	d007      	beq.n	80089c4 <stateA1+0x7c>
		stateEntry_flag = true;
 80089b4:	2301      	movs	r3, #1
		changeState((StateMachine *)&sm, STATE_F);
 80089b6:	2108      	movs	r1, #8
		stateEntry_flag = true;
 80089b8:	7033      	strb	r3, [r6, #0]
		changeState((StateMachine *)&sm, STATE_F);
 80089ba:	480b      	ldr	r0, [pc, #44]	@ (80089e8 <stateA1+0xa0>)
}
 80089bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		changeState((StateMachine *)&sm, STATE_F);
 80089c0:	f7ff bb82 	b.w	80080c8 <changeState>
}
 80089c4:	bd70      	pop	{r4, r5, r6, pc}
 80089c6:	bf00      	nop
 80089c8:	2000000d 	.word	0x2000000d
 80089cc:	20001474 	.word	0x20001474
 80089d0:	200016a8 	.word	0x200016a8
 80089d4:	200011f7 	.word	0x200011f7
 80089d8:	200014d0 	.word	0x200014d0
 80089dc:	200011f6 	.word	0x200011f6
 80089e0:	40010c00 	.word	0x40010c00
 80089e4:	20001420 	.word	0x20001420
 80089e8:	20001534 	.word	0x20001534

080089ec <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80089ec:	4b0e      	ldr	r3, [pc, #56]	@ (8008a28 <HAL_MspInit+0x3c>)
{
 80089ee:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80089f0:	699a      	ldr	r2, [r3, #24]
 80089f2:	f042 0201 	orr.w	r2, r2, #1
 80089f6:	619a      	str	r2, [r3, #24]
 80089f8:	699a      	ldr	r2, [r3, #24]
 80089fa:	f002 0201 	and.w	r2, r2, #1
 80089fe:	9200      	str	r2, [sp, #0]
 8008a00:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008a02:	69da      	ldr	r2, [r3, #28]
 8008a04:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8008a08:	61da      	str	r2, [r3, #28]
 8008a0a:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8008a0c:	4a07      	ldr	r2, [pc, #28]	@ (8008a2c <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8008a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a12:	9301      	str	r3, [sp, #4]
 8008a14:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8008a16:	6853      	ldr	r3, [r2, #4]
 8008a18:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8008a1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008a20:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008a22:	b002      	add	sp, #8
 8008a24:	4770      	bx	lr
 8008a26:	bf00      	nop
 8008a28:	40021000 	.word	0x40021000
 8008a2c:	40010000 	.word	0x40010000

08008a30 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008a30:	e7fe      	b.n	8008a30 <NMI_Handler>

08008a32 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008a32:	e7fe      	b.n	8008a32 <HardFault_Handler>

08008a34 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008a34:	e7fe      	b.n	8008a34 <MemManage_Handler>

08008a36 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008a36:	e7fe      	b.n	8008a36 <BusFault_Handler>

08008a38 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008a38:	e7fe      	b.n	8008a38 <UsageFault_Handler>

08008a3a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008a3a:	4770      	bx	lr

08008a3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8008a3c:	4770      	bx	lr

08008a3e <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8008a3e:	4770      	bx	lr

08008a40 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008a40:	f000 bc06 	b.w	8009250 <HAL_IncTick>

08008a44 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008a44:	4801      	ldr	r0, [pc, #4]	@ (8008a4c <DMA1_Channel1_IRQHandler+0x8>)
 8008a46:	f001 b87b 	b.w	8009b40 <HAL_DMA_IRQHandler>
 8008a4a:	bf00      	nop
 8008a4c:	200010fc 	.word	0x200010fc

08008a50 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8008a50:	4801      	ldr	r0, [pc, #4]	@ (8008a58 <ADC1_2_IRQHandler+0x8>)
 8008a52:	f000 bc4f 	b.w	80092f4 <HAL_ADC_IRQHandler>
 8008a56:	bf00      	nop
 8008a58:	20001140 	.word	0x20001140

08008a5c <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8008a5c:	4801      	ldr	r0, [pc, #4]	@ (8008a64 <TIM3_IRQHandler+0x8>)
 8008a5e:	f002 b9c7 	b.w	800adf0 <HAL_TIM_IRQHandler>
 8008a62:	bf00      	nop
 8008a64:	200015a0 	.word	0x200015a0

08008a68 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8008a68:	4801      	ldr	r0, [pc, #4]	@ (8008a70 <USART1_IRQHandler+0x8>)
 8008a6a:	f002 bdd1 	b.w	800b610 <HAL_UART_IRQHandler>
 8008a6e:	bf00      	nop
 8008a70:	20001704 	.word	0x20001704

08008a74 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008a74:	4801      	ldr	r0, [pc, #4]	@ (8008a7c <USART3_IRQHandler+0x8>)
 8008a76:	f002 bdcb 	b.w	800b610 <HAL_UART_IRQHandler>
 8008a7a:	bf00      	nop
 8008a7c:	200016bc 	.word	0x200016bc

08008a80 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008a80:	b570      	push	{r4, r5, r6, lr}
 8008a82:	460d      	mov	r5, r1
 8008a84:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008a86:	460e      	mov	r6, r1
 8008a88:	1b73      	subs	r3, r6, r5
 8008a8a:	429c      	cmp	r4, r3
 8008a8c:	dc01      	bgt.n	8008a92 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8008a8e:	4620      	mov	r0, r4
 8008a90:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8008a92:	f3af 8000 	nop.w
 8008a96:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008a9a:	e7f5      	b.n	8008a88 <_read+0x8>

08008a9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008a9c:	b570      	push	{r4, r5, r6, lr}
 8008a9e:	460d      	mov	r5, r1
 8008aa0:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008aa2:	460e      	mov	r6, r1
 8008aa4:	1b73      	subs	r3, r6, r5
 8008aa6:	429c      	cmp	r4, r3
 8008aa8:	dc01      	bgt.n	8008aae <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8008aaa:	4620      	mov	r0, r4
 8008aac:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8008aae:	f816 0b01 	ldrb.w	r0, [r6], #1
 8008ab2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ab6:	e7f5      	b.n	8008aa4 <_write+0x8>

08008ab8 <_close>:

int _close(int file)
{
	return -1;
}
 8008ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8008abc:	4770      	bx	lr

08008abe <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8008abe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
	return 0;
}
 8008ac2:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8008ac4:	604b      	str	r3, [r1, #4]
}
 8008ac6:	4770      	bx	lr

08008ac8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8008ac8:	2001      	movs	r0, #1
 8008aca:	4770      	bx	lr

08008acc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8008acc:	2000      	movs	r0, #0
 8008ace:	4770      	bx	lr

08008ad0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8008b00 <_sbrk+0x30>)
{
 8008ad2:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8008ad4:	6811      	ldr	r1, [r2, #0]
{
 8008ad6:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8008ad8:	b909      	cbnz	r1, 8008ade <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8008ada:	490a      	ldr	r1, [pc, #40]	@ (8008b04 <_sbrk+0x34>)
 8008adc:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008ade:	6810      	ldr	r0, [r2, #0]
 8008ae0:	4909      	ldr	r1, [pc, #36]	@ (8008b08 <_sbrk+0x38>)
 8008ae2:	4c0a      	ldr	r4, [pc, #40]	@ (8008b0c <_sbrk+0x3c>)
 8008ae4:	4403      	add	r3, r0
 8008ae6:	1b09      	subs	r1, r1, r4
 8008ae8:	428b      	cmp	r3, r1
 8008aea:	d906      	bls.n	8008afa <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8008aec:	f003 f94a 	bl	800bd84 <__errno>
 8008af0:	230c      	movs	r3, #12
 8008af2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8008af4:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8008af8:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8008afa:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8008afc:	e7fc      	b.n	8008af8 <_sbrk+0x28>
 8008afe:	bf00      	nop
 8008b00:	2000159c 	.word	0x2000159c
 8008b04:	200018d8 	.word	0x200018d8
 8008b08:	20005000 	.word	0x20005000
 8008b0c:	00000400 	.word	0x00000400

08008b10 <SystemInit>:
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 8008b10:	4b01      	ldr	r3, [pc, #4]	@ (8008b18 <SystemInit+0x8>)
 8008b12:	4a02      	ldr	r2, [pc, #8]	@ (8008b1c <SystemInit+0xc>)
 8008b14:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008b16:	4770      	bx	lr
 8008b18:	e000ed00 	.word	0xe000ed00
 8008b1c:	08003800 	.word	0x08003800

08008b20 <temperature_NTC>:
 *          the temperature using the Steinhart-Hart equation. The calculated
 *          temperature is smoothed using a low-pass filter before updating the
 *          system data.
 */
void temperature_NTC(void)
{
 8008b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // Calculate the voltage from the ADC value (12-bit ADC, 3.4V reference).
    float voltage = (adc_store[NTC_INSIDE_INDEX] / 4096.0) * 3.4;
 8008b22:	4b41      	ldr	r3, [pc, #260]	@ (8008c28 <temperature_NTC+0x108>)
 8008b24:	8818      	ldrh	r0, [r3, #0]
 8008b26:	b280      	uxth	r0, r0
 8008b28:	f7fb f864 	bl	8003bf4 <__aeabi_i2d>
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	4b3f      	ldr	r3, [pc, #252]	@ (8008c2c <temperature_NTC+0x10c>)
 8008b30:	f7fb f8ca 	bl	8003cc8 <__aeabi_dmul>
 8008b34:	a330      	add	r3, pc, #192	@ (adr r3, 8008bf8 <temperature_NTC+0xd8>)
 8008b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b3a:	f7fb f8c5 	bl	8003cc8 <__aeabi_dmul>
 8008b3e:	f7fb fbbb 	bl	80042b8 <__aeabi_d2f>

    // Calculate the resistance of the NTC thermistor using the voltage divider formula.
    float resistance = ((R1 * voltage) / (3.4 - voltage));
 8008b42:	493b      	ldr	r1, [pc, #236]	@ (8008c30 <temperature_NTC+0x110>)
    float voltage = (adc_store[NTC_INSIDE_INDEX] / 4096.0) * 3.4;
 8008b44:	4606      	mov	r6, r0
    float resistance = ((R1 * voltage) / (3.4 - voltage));
 8008b46:	f7fb fd15 	bl	8004574 <__aeabi_fmul>
 8008b4a:	f7fb f865 	bl	8003c18 <__aeabi_f2d>
 8008b4e:	4604      	mov	r4, r0
 8008b50:	4630      	mov	r0, r6
 8008b52:	460d      	mov	r5, r1
 8008b54:	f7fb f860 	bl	8003c18 <__aeabi_f2d>
 8008b58:	4602      	mov	r2, r0
 8008b5a:	460b      	mov	r3, r1
 8008b5c:	a126      	add	r1, pc, #152	@ (adr r1, 8008bf8 <temperature_NTC+0xd8>)
 8008b5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b62:	f7fa fef9 	bl	8003958 <__aeabi_dsub>
 8008b66:	4602      	mov	r2, r0
 8008b68:	460b      	mov	r3, r1
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	4629      	mov	r1, r5
 8008b6e:	f7fb f9d5 	bl	8003f1c <__aeabi_ddiv>
 8008b72:	f7fb fba1 	bl	80042b8 <__aeabi_d2f>

    // Calculate the temperature using the Steinhart-Hart equation.
    float steinhart = (1.0 / (1.0 / (T0 + 273.15) + (1.0 / B) * log(resistance / R0)));
 8008b76:	492f      	ldr	r1, [pc, #188]	@ (8008c34 <temperature_NTC+0x114>)
 8008b78:	f7fb fdb0 	bl	80046dc <__aeabi_fdiv>
 8008b7c:	f7fb f84c 	bl	8003c18 <__aeabi_f2d>
 8008b80:	f003 fb60 	bl	800c244 <log>
 8008b84:	a31e      	add	r3, pc, #120	@ (adr r3, 8008c00 <temperature_NTC+0xe0>)
 8008b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b8a:	f7fb f89d 	bl	8003cc8 <__aeabi_dmul>
 8008b8e:	a31e      	add	r3, pc, #120	@ (adr r3, 8008c08 <temperature_NTC+0xe8>)
 8008b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b94:	f7fa fee2 	bl	800395c <__adddf3>
 8008b98:	4602      	mov	r2, r0
 8008b9a:	460b      	mov	r3, r1
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	4926      	ldr	r1, [pc, #152]	@ (8008c38 <temperature_NTC+0x118>)
 8008ba0:	f7fb f9bc 	bl	8003f1c <__aeabi_ddiv>
 8008ba4:	f7fb fb88 	bl	80042b8 <__aeabi_d2f>

    // Apply a low-pass filter to smooth the temperature reading.
    powerSide_data.tempSensors.T1 = (ALPHA * (steinhart - 273.15 - 4)) +
 8008ba8:	f7fb f836 	bl	8003c18 <__aeabi_f2d>
 8008bac:	a318      	add	r3, pc, #96	@ (adr r3, 8008c10 <temperature_NTC+0xf0>)
 8008bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb2:	f7fa fed1 	bl	8003958 <__aeabi_dsub>
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	4b20      	ldr	r3, [pc, #128]	@ (8008c3c <temperature_NTC+0x11c>)
 8008bba:	f7fa fecd 	bl	8003958 <__aeabi_dsub>
 8008bbe:	a316      	add	r3, pc, #88	@ (adr r3, 8008c18 <temperature_NTC+0xf8>)
 8008bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc4:	f7fb f880 	bl	8003cc8 <__aeabi_dmul>
                                    ((1 - ALPHA) * powerSide_data.tempSensors.T1);
 8008bc8:	4e1d      	ldr	r6, [pc, #116]	@ (8008c40 <temperature_NTC+0x120>)
    powerSide_data.tempSensors.T1 = (ALPHA * (steinhart - 273.15 - 4)) +
 8008bca:	4604      	mov	r4, r0
                                    ((1 - ALPHA) * powerSide_data.tempSensors.T1);
 8008bcc:	6877      	ldr	r7, [r6, #4]
    powerSide_data.tempSensors.T1 = (ALPHA * (steinhart - 273.15 - 4)) +
 8008bce:	460d      	mov	r5, r1
                                    ((1 - ALPHA) * powerSide_data.tempSensors.T1);
 8008bd0:	4638      	mov	r0, r7
 8008bd2:	f7fb f821 	bl	8003c18 <__aeabi_f2d>
 8008bd6:	a312      	add	r3, pc, #72	@ (adr r3, 8008c20 <temperature_NTC+0x100>)
 8008bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bdc:	f7fb f874 	bl	8003cc8 <__aeabi_dmul>
 8008be0:	4602      	mov	r2, r0
 8008be2:	460b      	mov	r3, r1
    powerSide_data.tempSensors.T1 = (ALPHA * (steinhart - 273.15 - 4)) +
 8008be4:	4620      	mov	r0, r4
 8008be6:	4629      	mov	r1, r5
 8008be8:	f7fa feb8 	bl	800395c <__adddf3>
 8008bec:	f7fb fb64 	bl	80042b8 <__aeabi_d2f>
 8008bf0:	6070      	str	r0, [r6, #4]
}
 8008bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bf4:	f3af 8000 	nop.w
 8008bf8:	33333333 	.word	0x33333333
 8008bfc:	400b3333 	.word	0x400b3333
 8008c00:	125b8012 	.word	0x125b8012
 8008c04:	3f325b80 	.word	0x3f325b80
 8008c08:	dcb5db83 	.word	0xdcb5db83
 8008c0c:	3f6b79e1 	.word	0x3f6b79e1
 8008c10:	66666666 	.word	0x66666666
 8008c14:	40711266 	.word	0x40711266
 8008c18:	9999999a 	.word	0x9999999a
 8008c1c:	3fa99999 	.word	0x3fa99999
 8008c20:	66666666 	.word	0x66666666
 8008c24:	3fee6666 	.word	0x3fee6666
 8008c28:	2000140a 	.word	0x2000140a
 8008c2c:	3f300000 	.word	0x3f300000
 8008c30:	44fa0000 	.word	0x44fa0000
 8008c34:	461c4000 	.word	0x461c4000
 8008c38:	3ff00000 	.word	0x3ff00000
 8008c3c:	40100000 	.word	0x40100000
 8008c40:	20001444 	.word	0x20001444

08008c44 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008c44:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008c46:	2210      	movs	r2, #16
 8008c48:	2100      	movs	r1, #0
 8008c4a:	a802      	add	r0, sp, #8
 8008c4c:	f003 f84c 	bl	800bce8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 499;
 8008c50:	f240 12f3 	movw	r2, #499	@ 0x1f3
  htim3.Instance = TIM3;
 8008c54:	4814      	ldr	r0, [pc, #80]	@ (8008ca8 <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = 499;
 8008c56:	4915      	ldr	r1, [pc, #84]	@ (8008cac <MX_TIM3_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008c58:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 499;
 8008c5a:	e9c0 1200 	strd	r1, r2, [r0]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 71;
 8008c5e:	2247      	movs	r2, #71	@ 0x47
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008c60:	e9cd 3300 	strd	r3, r3, [sp]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008c64:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008c68:	6083      	str	r3, [r0, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008c6a:	2380      	movs	r3, #128	@ 0x80
 8008c6c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008c6e:	f002 f985 	bl	800af7c <HAL_TIM_Base_Init>
 8008c72:	b108      	cbz	r0, 8008c78 <MX_TIM3_Init+0x34>
  {
    Error_Handler();
 8008c74:	f7fe fa32 	bl	80070dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008c78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008c7c:	480a      	ldr	r0, [pc, #40]	@ (8008ca8 <MX_TIM3_Init+0x64>)
 8008c7e:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008c80:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008c82:	f002 fa61 	bl	800b148 <HAL_TIM_ConfigClockSource>
 8008c86:	b108      	cbz	r0, 8008c8c <MX_TIM3_Init+0x48>
  {
    Error_Handler();
 8008c88:	f7fe fa28 	bl	80070dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008c8c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008c8e:	4669      	mov	r1, sp
 8008c90:	4805      	ldr	r0, [pc, #20]	@ (8008ca8 <MX_TIM3_Init+0x64>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008c92:	e9cd 3300 	strd	r3, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008c96:	f002 fb4f 	bl	800b338 <HAL_TIMEx_MasterConfigSynchronization>
 8008c9a:	b108      	cbz	r0, 8008ca0 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8008c9c:	f7fe fa1e 	bl	80070dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8008ca0:	b007      	add	sp, #28
 8008ca2:	f85d fb04 	ldr.w	pc, [sp], #4
 8008ca6:	bf00      	nop
 8008ca8:	200015a0 	.word	0x200015a0
 8008cac:	40000400 	.word	0x40000400

08008cb0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 8008cb0:	6802      	ldr	r2, [r0, #0]
 8008cb2:	4b08      	ldr	r3, [pc, #32]	@ (8008cd4 <HAL_TIM_PWM_MspInit+0x24>)
{
 8008cb4:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM1)
 8008cb6:	429a      	cmp	r2, r3
 8008cb8:	d10a      	bne.n	8008cd0 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008cba:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8008cbe:	699a      	ldr	r2, [r3, #24]
 8008cc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008cc4:	619a      	str	r2, [r3, #24]
 8008cc6:	699b      	ldr	r3, [r3, #24]
 8008cc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008ccc:	9301      	str	r3, [sp, #4]
 8008cce:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8008cd0:	b002      	add	sp, #8
 8008cd2:	4770      	bx	lr
 8008cd4:	40012c00 	.word	0x40012c00

08008cd8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8008cd8:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM3)
 8008cda:	4b0e      	ldr	r3, [pc, #56]	@ (8008d14 <HAL_TIM_Base_MspInit+0x3c>)
 8008cdc:	6802      	ldr	r2, [r0, #0]
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	d115      	bne.n	8008d0e <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008ce2:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 8008ce6:	69da      	ldr	r2, [r3, #28]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8008ce8:	2101      	movs	r1, #1
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008cea:	f042 0202 	orr.w	r2, r2, #2
 8008cee:	61da      	str	r2, [r3, #28]
 8008cf0:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8008cf2:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008cf4:	f003 0302 	and.w	r3, r3, #2
 8008cf8:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8008cfa:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008cfc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8008cfe:	f000 fde9 	bl	80098d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008d02:	201d      	movs	r0, #29
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8008d04:	b003      	add	sp, #12
 8008d06:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008d0a:	f000 be13 	b.w	8009934 <HAL_NVIC_EnableIRQ>
}
 8008d0e:	b003      	add	sp, #12
 8008d10:	f85d fb04 	ldr.w	pc, [sp], #4
 8008d14:	40000400 	.word	0x40000400

08008d18 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8008d18:	b510      	push	{r4, lr}
 8008d1a:	4604      	mov	r4, r0
 8008d1c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d1e:	2210      	movs	r2, #16
 8008d20:	2100      	movs	r1, #0
 8008d22:	a802      	add	r0, sp, #8
 8008d24:	f002 ffe0 	bl	800bce8 <memset>
  if(timHandle->Instance==TIM1)
 8008d28:	6822      	ldr	r2, [r4, #0]
 8008d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d60 <HAL_TIM_MspPostInit+0x48>)
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d114      	bne.n	8008d5a <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008d30:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8008d34:	699a      	ldr	r2, [r3, #24]
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d36:	480b      	ldr	r0, [pc, #44]	@ (8008d64 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008d38:	f042 0204 	orr.w	r2, r2, #4
 8008d3c:	619a      	str	r2, [r3, #24]
 8008d3e:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d40:	f44f 6210 	mov.w	r2, #2304	@ 0x900
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008d44:	f003 0304 	and.w	r3, r3, #4
 8008d48:	9301      	str	r3, [sp, #4]
 8008d4a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d4c:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d4e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d50:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d54:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008d56:	f001 f8b3 	bl	8009ec0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8008d5a:	b006      	add	sp, #24
 8008d5c:	bd10      	pop	{r4, pc}
 8008d5e:	bf00      	nop
 8008d60:	40012c00 	.word	0x40012c00
 8008d64:	40010800 	.word	0x40010800

08008d68 <MX_TIM1_Init>:
{
 8008d68:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008d6a:	2400      	movs	r4, #0
{
 8008d6c:	b092      	sub	sp, #72	@ 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008d6e:	221c      	movs	r2, #28
 8008d70:	4621      	mov	r1, r4
 8008d72:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008d74:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008d78:	f002 ffb6 	bl	800bce8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008d7c:	2220      	movs	r2, #32
 8008d7e:	4621      	mov	r1, r4
 8008d80:	a80a      	add	r0, sp, #40	@ 0x28
 8008d82:	f002 ffb1 	bl	800bce8 <memset>
  htim1.Init.Prescaler = 71;
 8008d86:	2347      	movs	r3, #71	@ 0x47
  htim1.Instance = TIM1;
 8008d88:	4824      	ldr	r0, [pc, #144]	@ (8008e1c <MX_TIM1_Init+0xb4>)
  htim1.Init.Prescaler = 71;
 8008d8a:	4a25      	ldr	r2, [pc, #148]	@ (8008e20 <MX_TIM1_Init+0xb8>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008d8c:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 71;
 8008d8e:	e9c0 2300 	strd	r2, r3, [r0]
  htim1.Init.Period = 999;
 8008d92:	f240 33e7 	movw	r3, #999	@ 0x3e7
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008d96:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008d9a:	2380      	movs	r3, #128	@ 0x80
  htim1.Init.RepetitionCounter = 0;
 8008d9c:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008d9e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8008da0:	f002 f918 	bl	800afd4 <HAL_TIM_PWM_Init>
 8008da4:	b108      	cbz	r0, 8008daa <MX_TIM1_Init+0x42>
    Error_Handler();
 8008da6:	f7fe f999 	bl	80070dc <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008daa:	481c      	ldr	r0, [pc, #112]	@ (8008e1c <MX_TIM1_Init+0xb4>)
 8008dac:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008dae:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008db2:	f002 fac1 	bl	800b338 <HAL_TIMEx_MasterConfigSynchronization>
 8008db6:	b108      	cbz	r0, 8008dbc <MX_TIM1_Init+0x54>
    Error_Handler();
 8008db8:	f7fe f990 	bl	80070dc <Error_Handler>
  sConfigOC.Pulse = 0;
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008dc0:	4816      	ldr	r0, [pc, #88]	@ (8008e1c <MX_TIM1_Init+0xb4>)
 8008dc2:	a903      	add	r1, sp, #12
  sConfigOC.Pulse = 0;
 8008dc4:	e9cd 3203 	strd	r3, r2, [sp, #12]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008dc8:	e9cd 2205 	strd	r2, r2, [sp, #20]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008dcc:	e9cd 2207 	strd	r2, r2, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008dd0:	9209      	str	r2, [sp, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008dd2:	f002 f957 	bl	800b084 <HAL_TIM_PWM_ConfigChannel>
 8008dd6:	b108      	cbz	r0, 8008ddc <MX_TIM1_Init+0x74>
    Error_Handler();
 8008dd8:	f7fe f980 	bl	80070dc <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8008ddc:	220c      	movs	r2, #12
 8008dde:	480f      	ldr	r0, [pc, #60]	@ (8008e1c <MX_TIM1_Init+0xb4>)
 8008de0:	eb0d 0102 	add.w	r1, sp, r2
 8008de4:	f002 f94e 	bl	800b084 <HAL_TIM_PWM_ConfigChannel>
 8008de8:	b108      	cbz	r0, 8008dee <MX_TIM1_Init+0x86>
    Error_Handler();
 8008dea:	f7fe f977 	bl	80070dc <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008dee:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008df0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008df4:	4809      	ldr	r0, [pc, #36]	@ (8008e1c <MX_TIM1_Init+0xb4>)
 8008df6:	a90a      	add	r1, sp, #40	@ 0x28
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008df8:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.DeadTime = 0;
 8008dfc:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008e00:	930e      	str	r3, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008e02:	920f      	str	r2, [sp, #60]	@ 0x3c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008e04:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8008e06:	f002 fac5 	bl	800b394 <HAL_TIMEx_ConfigBreakDeadTime>
 8008e0a:	b108      	cbz	r0, 8008e10 <MX_TIM1_Init+0xa8>
    Error_Handler();
 8008e0c:	f7fe f966 	bl	80070dc <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8008e10:	4802      	ldr	r0, [pc, #8]	@ (8008e1c <MX_TIM1_Init+0xb4>)
 8008e12:	f7ff ff81 	bl	8008d18 <HAL_TIM_MspPostInit>
}
 8008e16:	b012      	add	sp, #72	@ 0x48
 8008e18:	bd10      	pop	{r4, pc}
 8008e1a:	bf00      	nop
 8008e1c:	200015e8 	.word	0x200015e8
 8008e20:	40012c00 	.word	0x40012c00

08008e24 <tick_clear>:
 *
 * @param timer_ptr Pointer to the `tick_tock` structure to be cleared.
 */
void tick_clear(volatile tick_tock *timer_ptr)
{
    timer_ptr->counter = 0;
 8008e24:	2300      	movs	r3, #0
 8008e26:	6003      	str	r3, [r0, #0]
    timer_ptr->timeout_0_1s = 0;
 8008e28:	7103      	strb	r3, [r0, #4]
    timer_ptr->timeout_0_2s = 0;
 8008e2a:	7143      	strb	r3, [r0, #5]
    timer_ptr->timeout_0_5s = 0;
 8008e2c:	7183      	strb	r3, [r0, #6]
    timer_ptr->timeout_1s = 0;
 8008e2e:	71c3      	strb	r3, [r0, #7]
    timer_ptr->timeout_2s = 0;
 8008e30:	7203      	strb	r3, [r0, #8]
    timer_ptr->timeout_3s = 0;
 8008e32:	7243      	strb	r3, [r0, #9]
    timer_ptr->timeout_4s = 0;
 8008e34:	7283      	strb	r3, [r0, #10]
    timer_ptr->timeout_5s = 0;
 8008e36:	72c3      	strb	r3, [r0, #11]
    timer_ptr->timeout_6s = 0;
 8008e38:	7303      	strb	r3, [r0, #12]
    timer_ptr->timeout_8s = 0;
 8008e3a:	7343      	strb	r3, [r0, #13]
    timer_ptr->timeout_10s = 0;
 8008e3c:	7383      	strb	r3, [r0, #14]
    timer_ptr->timeout_15s = 0;
 8008e3e:	73c3      	strb	r3, [r0, #15]
    timer_ptr->timeout_30s = 0;
 8008e40:	7403      	strb	r3, [r0, #16]
    timer_ptr->timeout_1m = 0;
 8008e42:	7443      	strb	r3, [r0, #17]
    timer_ptr->timeout_5m = 0;
 8008e44:	7483      	strb	r3, [r0, #18]
    timer_ptr->timeout_10m = 0;
 8008e46:	74c3      	strb	r3, [r0, #19]
}
 8008e48:	4770      	bx	lr
	...

08008e4c <tick_count>:
 */
void tick_count(volatile tick_tock *timer_ptr)
{
    timer_ptr->counter++;

    switch (timer_ptr->counter)
 8008e4c:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
    timer_ptr->counter++;
 8008e50:	6803      	ldr	r3, [r0, #0]
 8008e52:	3301      	adds	r3, #1
 8008e54:	6003      	str	r3, [r0, #0]
    switch (timer_ptr->counter)
 8008e56:	6803      	ldr	r3, [r0, #0]
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d051      	beq.n	8008f00 <tick_count+0xb4>
 8008e5c:	d81d      	bhi.n	8008e9a <tick_count+0x4e>
 8008e5e:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8008e62:	d041      	beq.n	8008ee8 <tick_count+0x9c>
 8008e64:	d80d      	bhi.n	8008e82 <tick_count+0x36>
 8008e66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008e6a:	d037      	beq.n	8008edc <tick_count+0x90>
 8008e6c:	d805      	bhi.n	8008e7a <tick_count+0x2e>
 8008e6e:	2bc8      	cmp	r3, #200	@ 0xc8
 8008e70:	d02e      	beq.n	8008ed0 <tick_count+0x84>
 8008e72:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8008e76:	d02e      	beq.n	8008ed6 <tick_count+0x8a>
 8008e78:	4770      	bx	lr
 8008e7a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8008e7e:	d030      	beq.n	8008ee2 <tick_count+0x96>
 8008e80:	4770      	bx	lr
 8008e82:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8008e86:	d035      	beq.n	8008ef4 <tick_count+0xa8>
 8008e88:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d034      	beq.n	8008efa <tick_count+0xae>
 8008e90:	f241 7270 	movw	r2, #6000	@ 0x1770
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d02a      	beq.n	8008eee <tick_count+0xa2>
 8008e98:	4770      	bx	lr
 8008e9a:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d03a      	beq.n	8008f18 <tick_count+0xcc>
 8008ea2:	d80b      	bhi.n	8008ebc <tick_count+0x70>
 8008ea4:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d02f      	beq.n	8008f0c <tick_count+0xc0>
 8008eac:	f247 5230 	movw	r2, #30000	@ 0x7530
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d02e      	beq.n	8008f12 <tick_count+0xc6>
 8008eb4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8008eb8:	d025      	beq.n	8008f06 <tick_count+0xba>
 8008eba:	4770      	bx	lr
 8008ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8008f30 <tick_count+0xe4>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d030      	beq.n	8008f24 <tick_count+0xd8>
 8008ec2:	4a1c      	ldr	r2, [pc, #112]	@ (8008f34 <tick_count+0xe8>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d030      	beq.n	8008f2a <tick_count+0xde>
 8008ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8008f38 <tick_count+0xec>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d027      	beq.n	8008f1e <tick_count+0xd2>
 8008ece:	4770      	bx	lr
    {
        case 200:
            timer_ptr->timeout_0_1s = true;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	7103      	strb	r3, [r0, #4]
            break;
 8008ed4:	4770      	bx	lr
        case 400:
            timer_ptr->timeout_0_2s = true;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	7143      	strb	r3, [r0, #5]
            break;
 8008eda:	4770      	bx	lr
        case 1000:
            timer_ptr->timeout_0_5s = true;
 8008edc:	2301      	movs	r3, #1
 8008ede:	7183      	strb	r3, [r0, #6]
            break;
 8008ee0:	4770      	bx	lr
        case 2000:
            timer_ptr->timeout_1s = true;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	71c3      	strb	r3, [r0, #7]
            break;
 8008ee6:	4770      	bx	lr
        case 4000:
            timer_ptr->timeout_2s = true;
 8008ee8:	2301      	movs	r3, #1
 8008eea:	7203      	strb	r3, [r0, #8]
            break;
 8008eec:	4770      	bx	lr
        case 6000:
            timer_ptr->timeout_3s = true;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	7243      	strb	r3, [r0, #9]
            break;
 8008ef2:	4770      	bx	lr
        case 8000:
            timer_ptr->timeout_4s = true;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	7283      	strb	r3, [r0, #10]
            break;
 8008ef8:	4770      	bx	lr
        case 10000:
        	timer_ptr->timeout_5s = true;
 8008efa:	2301      	movs	r3, #1
 8008efc:	72c3      	strb	r3, [r0, #11]
        	break;
 8008efe:	4770      	bx	lr
        case 12000:
            timer_ptr->timeout_6s = true;
 8008f00:	2301      	movs	r3, #1
 8008f02:	7303      	strb	r3, [r0, #12]
            break;
 8008f04:	4770      	bx	lr
        case 16000:
            timer_ptr->timeout_8s = true;
 8008f06:	2301      	movs	r3, #1
 8008f08:	7343      	strb	r3, [r0, #13]
            break;
 8008f0a:	4770      	bx	lr
        case 20000:
            timer_ptr->timeout_10s = true;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	7383      	strb	r3, [r0, #14]
            break;
 8008f10:	4770      	bx	lr
        case 30000:
            timer_ptr->timeout_15s = true;
 8008f12:	2301      	movs	r3, #1
 8008f14:	73c3      	strb	r3, [r0, #15]
            break;
 8008f16:	4770      	bx	lr
        case 60000:
            timer_ptr->timeout_30s = true;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	7403      	strb	r3, [r0, #16]
            break;
 8008f1c:	4770      	bx	lr
        case 120000:
            timer_ptr->timeout_1m = true;
 8008f1e:	2301      	movs	r3, #1
 8008f20:	7443      	strb	r3, [r0, #17]
            break;
 8008f22:	4770      	bx	lr
        case 600000:
            timer_ptr->timeout_5m = true;
 8008f24:	2301      	movs	r3, #1
 8008f26:	7483      	strb	r3, [r0, #18]
            break;
 8008f28:	4770      	bx	lr
        case 1200000:
            timer_ptr->timeout_10m = true;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	74c3      	strb	r3, [r0, #19]
            break;
        default:
            break;
    }
}
 8008f2e:	4770      	bx	lr
 8008f30:	000927c0 	.word	0x000927c0
 8008f34:	00124f80 	.word	0x00124f80
 8008f38:	0001d4c0 	.word	0x0001d4c0

08008f3c <huart3TransmitIT>:
		serialPort1TxCount--;
	}
}

static void huart3TransmitIT(uint8_t *pData, uint16_t Length)
{
 8008f3c:	460a      	mov	r2, r1
 8008f3e:	b508      	push	{r3, lr}
	UART_HandleTypeDef *huart = &huart3;
	if (HAL_UART_Transmit_IT(huart, pData, Length) == HAL_OK)
 8008f40:	4601      	mov	r1, r0
 8008f42:	4805      	ldr	r0, [pc, #20]	@ (8008f58 <huart3TransmitIT+0x1c>)
 8008f44:	f002 fae5 	bl	800b512 <HAL_UART_Transmit_IT>
 8008f48:	4b04      	ldr	r3, [pc, #16]	@ (8008f5c <huart3TransmitIT+0x20>)
	{
		serialPort2TxCount++;
 8008f4a:	681a      	ldr	r2, [r3, #0]
	if (HAL_UART_Transmit_IT(huart, pData, Length) == HAL_OK)
 8008f4c:	b910      	cbnz	r0, 8008f54 <huart3TransmitIT+0x18>
		serialPort2TxCount++;
 8008f4e:	3201      	adds	r2, #1
	}
	else
	{
		serialPort2TxCount--;
 8008f50:	601a      	str	r2, [r3, #0]
	}
}
 8008f52:	bd08      	pop	{r3, pc}
		serialPort2TxCount--;
 8008f54:	3a01      	subs	r2, #1
 8008f56:	e7fb      	b.n	8008f50 <huart3TransmitIT+0x14>
 8008f58:	200016bc 	.word	0x200016bc
 8008f5c:	20001750 	.word	0x20001750

08008f60 <huart1TransmitIT>:
{
 8008f60:	460a      	mov	r2, r1
 8008f62:	b508      	push	{r3, lr}
	if (HAL_UART_Transmit_IT(huart, pData, Length) == HAL_OK)
 8008f64:	4601      	mov	r1, r0
 8008f66:	4805      	ldr	r0, [pc, #20]	@ (8008f7c <huart1TransmitIT+0x1c>)
 8008f68:	f002 fad3 	bl	800b512 <HAL_UART_Transmit_IT>
 8008f6c:	4b04      	ldr	r3, [pc, #16]	@ (8008f80 <huart1TransmitIT+0x20>)
		serialPort1TxCount++;
 8008f6e:	681a      	ldr	r2, [r3, #0]
	if (HAL_UART_Transmit_IT(huart, pData, Length) == HAL_OK)
 8008f70:	b910      	cbnz	r0, 8008f78 <huart1TransmitIT+0x18>
		serialPort1TxCount++;
 8008f72:	3201      	adds	r2, #1
		serialPort1TxCount--;
 8008f74:	601a      	str	r2, [r3, #0]
}
 8008f76:	bd08      	pop	{r3, pc}
		serialPort1TxCount--;
 8008f78:	3a01      	subs	r2, #1
 8008f7a:	e7fb      	b.n	8008f74 <huart1TransmitIT+0x14>
 8008f7c:	20001704 	.word	0x20001704
 8008f80:	2000175c 	.word	0x2000175c

08008f84 <MX_USART1_UART_Init>:
{
 8008f84:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 9600;
 8008f86:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
  huart1.Instance = USART1;
 8008f8a:	480e      	ldr	r0, [pc, #56]	@ (8008fc4 <MX_USART1_UART_Init+0x40>)
  huart1.Init.BaudRate = 9600;
 8008f8c:	4a0e      	ldr	r2, [pc, #56]	@ (8008fc8 <MX_USART1_UART_Init+0x44>)
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008f8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
  huart1.Init.BaudRate = 9600;
 8008f92:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008f96:	f44f 6c80 	mov.w	ip, #1024	@ 0x400
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008f9a:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008f9c:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008f9e:	e9c0 1302 	strd	r1, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008fa2:	e9c0 c204 	strd	ip, r2, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008fa6:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008faa:	f002 fa83 	bl	800b4b4 <HAL_UART_Init>
 8008fae:	b108      	cbz	r0, 8008fb4 <MX_USART1_UART_Init+0x30>
    Error_Handler();
 8008fb0:	f7fe f894 	bl	80070dc <Error_Handler>
}
 8008fb4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_UART_Receive_IT(&huart1, (uint8_t*) &serialRxPort1, 1); // start uart rx process
 8008fb8:	2201      	movs	r2, #1
 8008fba:	4904      	ldr	r1, [pc, #16]	@ (8008fcc <MX_USART1_UART_Init+0x48>)
 8008fbc:	4801      	ldr	r0, [pc, #4]	@ (8008fc4 <MX_USART1_UART_Init+0x40>)
 8008fbe:	f002 bc8a 	b.w	800b8d6 <HAL_UART_Receive_IT>
 8008fc2:	bf00      	nop
 8008fc4:	20001704 	.word	0x20001704
 8008fc8:	40013800 	.word	0x40013800
 8008fcc:	20001760 	.word	0x20001760

08008fd0 <MX_USART3_UART_Init>:
{
 8008fd0:	b508      	push	{r3, lr}
  huart3.Init.BaudRate = 9600;
 8008fd2:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
  huart3.Instance = USART3;
 8008fd6:	480c      	ldr	r0, [pc, #48]	@ (8009008 <MX_USART3_UART_Init+0x38>)
  huart3.Init.BaudRate = 9600;
 8008fd8:	4a0c      	ldr	r2, [pc, #48]	@ (800900c <MX_USART3_UART_Init+0x3c>)
 8008fda:	e9c0 2300 	strd	r2, r3, [r0]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8008fde:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008fe0:	220c      	movs	r2, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008fe2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008fe6:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 8008fea:	6103      	str	r3, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008fec:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8008fee:	f002 fa61 	bl	800b4b4 <HAL_UART_Init>
 8008ff2:	b108      	cbz	r0, 8008ff8 <MX_USART3_UART_Init+0x28>
    Error_Handler();
 8008ff4:	f7fe f872 	bl	80070dc <Error_Handler>
}
 8008ff8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_UART_Receive_IT(&huart3, (uint8_t*) &serialRxPort2, 1); // start uart rx process
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	4904      	ldr	r1, [pc, #16]	@ (8009010 <MX_USART3_UART_Init+0x40>)
 8009000:	4801      	ldr	r0, [pc, #4]	@ (8009008 <MX_USART3_UART_Init+0x38>)
 8009002:	f002 bc68 	b.w	800b8d6 <HAL_UART_Receive_IT>
 8009006:	bf00      	nop
 8009008:	200016bc 	.word	0x200016bc
 800900c:	40004800 	.word	0x40004800
 8009010:	20001754 	.word	0x20001754

08009014 <HAL_UART_MspInit>:
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009014:	2210      	movs	r2, #16
{
 8009016:	b510      	push	{r4, lr}
 8009018:	4604      	mov	r4, r0
 800901a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800901c:	eb0d 0002 	add.w	r0, sp, r2
 8009020:	2100      	movs	r1, #0
 8009022:	f002 fe61 	bl	800bce8 <memset>
  if(uartHandle->Instance==USART1)
 8009026:	6823      	ldr	r3, [r4, #0]
 8009028:	4a33      	ldr	r2, [pc, #204]	@ (80090f8 <HAL_UART_MspInit+0xe4>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d131      	bne.n	8009092 <HAL_UART_MspInit+0x7e>
    __HAL_RCC_USART1_CLK_ENABLE();
 800902e:	4b33      	ldr	r3, [pc, #204]	@ (80090fc <HAL_UART_MspInit+0xe8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009030:	f44f 7100 	mov.w	r1, #512	@ 0x200
    __HAL_RCC_USART1_CLK_ENABLE();
 8009034:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009036:	4832      	ldr	r0, [pc, #200]	@ (8009100 <HAL_UART_MspInit+0xec>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8009038:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800903c:	619a      	str	r2, [r3, #24]
 800903e:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009040:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8009042:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8009046:	9200      	str	r2, [sp, #0]
 8009048:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800904a:	699a      	ldr	r2, [r3, #24]
 800904c:	f042 0204 	orr.w	r2, r2, #4
 8009050:	619a      	str	r2, [r3, #24]
 8009052:	699b      	ldr	r3, [r3, #24]
 8009054:	f003 0304 	and.w	r3, r3, #4
 8009058:	9301      	str	r3, [sp, #4]
 800905a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800905c:	2302      	movs	r3, #2
 800905e:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009062:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009064:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009066:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009068:	f000 ff2a 	bl	8009ec0 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800906c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009070:	4823      	ldr	r0, [pc, #140]	@ (8009100 <HAL_UART_MspInit+0xec>)
 8009072:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009074:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009078:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800907a:	f000 ff21 	bl	8009ec0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800907e:	2025      	movs	r0, #37	@ 0x25
 8009080:	4622      	mov	r2, r4
 8009082:	4621      	mov	r1, r4
 8009084:	f000 fc26 	bl	80098d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8009088:	2025      	movs	r0, #37	@ 0x25
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800908a:	f000 fc53 	bl	8009934 <HAL_NVIC_EnableIRQ>
}
 800908e:	b008      	add	sp, #32
 8009090:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART3)
 8009092:	4a1c      	ldr	r2, [pc, #112]	@ (8009104 <HAL_UART_MspInit+0xf0>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d1fa      	bne.n	800908e <HAL_UART_MspInit+0x7a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8009098:	4b18      	ldr	r3, [pc, #96]	@ (80090fc <HAL_UART_MspInit+0xe8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800909a:	481b      	ldr	r0, [pc, #108]	@ (8009108 <HAL_UART_MspInit+0xf4>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800909c:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800909e:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 80090a0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80090a4:	61da      	str	r2, [r3, #28]
 80090a6:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80090a8:	2400      	movs	r4, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 80090aa:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 80090ae:	9202      	str	r2, [sp, #8]
 80090b0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80090b2:	699a      	ldr	r2, [r3, #24]
 80090b4:	f042 0208 	orr.w	r2, r2, #8
 80090b8:	619a      	str	r2, [r3, #24]
 80090ba:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80090c0:	f003 0308 	and.w	r3, r3, #8
 80090c4:	9303      	str	r3, [sp, #12]
 80090c6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090c8:	2302      	movs	r3, #2
 80090ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80090ce:	2303      	movs	r3, #3
 80090d0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090d2:	f000 fef5 	bl	8009ec0 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80090d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090da:	480b      	ldr	r0, [pc, #44]	@ (8009108 <HAL_UART_MspInit+0xf4>)
 80090dc:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80090de:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090e2:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090e4:	f000 feec 	bl	8009ec0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80090e8:	2027      	movs	r0, #39	@ 0x27
 80090ea:	4622      	mov	r2, r4
 80090ec:	4621      	mov	r1, r4
 80090ee:	f000 fbf1 	bl	80098d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80090f2:	2027      	movs	r0, #39	@ 0x27
 80090f4:	e7c9      	b.n	800908a <HAL_UART_MspInit+0x76>
 80090f6:	bf00      	nop
 80090f8:	40013800 	.word	0x40013800
 80090fc:	40021000 	.word	0x40021000
 8009100:	40010800 	.word	0x40010800
 8009104:	40004800 	.word	0x40004800
 8009108:	40010c00 	.word	0x40010c00

0800910c <transmitSerial>:

void transmitSerial(void)
{
 800910c:	b508      	push	{r3, lr}
	CSMS_transmitSerial(huart1TransmitIT);
 800910e:	4804      	ldr	r0, [pc, #16]	@ (8009120 <transmitSerial+0x14>)
 8009110:	f7fc fa92 	bl	8005638 <CSMS_transmitSerial>
	ModbusRTU_transmitSerial(huart3TransmitIT);
}
 8009114:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ModbusRTU_transmitSerial(huart3TransmitIT);
 8009118:	4802      	ldr	r0, [pc, #8]	@ (8009124 <transmitSerial+0x18>)
 800911a:	f7fc b895 	b.w	8005248 <ModbusRTU_transmitSerial>
 800911e:	bf00      	nop
 8009120:	08008f61 	.word	0x08008f61
 8009124:	08008f3d 	.word	0x08008f3d

08009128 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009128:	b538      	push	{r3, r4, r5, lr}
#if SERIAL_ACTIVE
	if (huart == &huart1)
 800912a:	4b14      	ldr	r3, [pc, #80]	@ (800917c <HAL_UART_RxCpltCallback+0x54>)
{
 800912c:	4604      	mov	r4, r0
	if (huart == &huart1)
 800912e:	4298      	cmp	r0, r3
 8009130:	d111      	bne.n	8009156 <HAL_UART_RxCpltCallback+0x2e>
	{
		serialRxPort1 = huart->Instance->DR;
 8009132:	6803      	ldr	r3, [r0, #0]
 8009134:	4d12      	ldr	r5, [pc, #72]	@ (8009180 <HAL_UART_RxCpltCallback+0x58>)
 8009136:	685b      	ldr	r3, [r3, #4]

		CSMS_receiveSerial((char*) &serialRxPort1);
 8009138:	4628      	mov	r0, r5
		serialRxPort1 = huart->Instance->DR;
 800913a:	b2db      	uxtb	r3, r3
 800913c:	702b      	strb	r3, [r5, #0]
		CSMS_receiveSerial((char*) &serialRxPort1);
 800913e:	f7fc faa5 	bl	800568c <CSMS_receiveSerial>
		HAL_UART_Receive_IT(&huart1, (uint8_t*) &serialRxPort1, 1);
 8009142:	2201      	movs	r2, #1
 8009144:	4629      	mov	r1, r5
 8009146:	4620      	mov	r0, r4
 8009148:	f002 fbc5 	bl	800b8d6 <HAL_UART_Receive_IT>
		serialPort1RxCount++;
 800914c:	4a0d      	ldr	r2, [pc, #52]	@ (8009184 <HAL_UART_RxCpltCallback+0x5c>)
	{
		serialRxPort2 = huart->Instance->DR;

		ModbusRTU_receiveSerial((char*) &serialRxPort2);
		HAL_UART_Receive_IT(&huart3, (uint8_t*) &serialRxPort2, 1);
		serialPort2RxCount++;
 800914e:	6813      	ldr	r3, [r2, #0]
 8009150:	3301      	adds	r3, #1
 8009152:	6013      	str	r3, [r2, #0]
	}
}
 8009154:	bd38      	pop	{r3, r4, r5, pc}
	if (huart == &huart3)
 8009156:	4b0c      	ldr	r3, [pc, #48]	@ (8009188 <HAL_UART_RxCpltCallback+0x60>)
 8009158:	4298      	cmp	r0, r3
 800915a:	d1fb      	bne.n	8009154 <HAL_UART_RxCpltCallback+0x2c>
		serialRxPort2 = huart->Instance->DR;
 800915c:	6803      	ldr	r3, [r0, #0]
 800915e:	4d0b      	ldr	r5, [pc, #44]	@ (800918c <HAL_UART_RxCpltCallback+0x64>)
 8009160:	685b      	ldr	r3, [r3, #4]
		ModbusRTU_receiveSerial((char*) &serialRxPort2);
 8009162:	4628      	mov	r0, r5
		serialRxPort2 = huart->Instance->DR;
 8009164:	b2db      	uxtb	r3, r3
 8009166:	702b      	strb	r3, [r5, #0]
		ModbusRTU_receiveSerial((char*) &serialRxPort2);
 8009168:	f7fc f8d0 	bl	800530c <ModbusRTU_receiveSerial>
		HAL_UART_Receive_IT(&huart3, (uint8_t*) &serialRxPort2, 1);
 800916c:	2201      	movs	r2, #1
 800916e:	4629      	mov	r1, r5
 8009170:	4620      	mov	r0, r4
 8009172:	f002 fbb0 	bl	800b8d6 <HAL_UART_Receive_IT>
		serialPort2RxCount++;
 8009176:	4a06      	ldr	r2, [pc, #24]	@ (8009190 <HAL_UART_RxCpltCallback+0x68>)
 8009178:	e7e9      	b.n	800914e <HAL_UART_RxCpltCallback+0x26>
 800917a:	bf00      	nop
 800917c:	20001704 	.word	0x20001704
 8009180:	20001760 	.word	0x20001760
 8009184:	20001758 	.word	0x20001758
 8009188:	200016bc 	.word	0x200016bc
 800918c:	20001754 	.word	0x20001754
 8009190:	2000174c 	.word	0x2000174c

08009194 <HAL_UART_TxCpltCallback>:
{
	if (huart == &huart3)
	{

	}
}
 8009194:	4770      	bx	lr
	...

08009198 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8009198:	f7ff fcba 	bl	8008b10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800919c:	480b      	ldr	r0, [pc, #44]	@ (80091cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800919e:	490c      	ldr	r1, [pc, #48]	@ (80091d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80091a0:	4a0c      	ldr	r2, [pc, #48]	@ (80091d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80091a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80091a4:	e002      	b.n	80091ac <LoopCopyDataInit>

080091a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80091a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80091a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80091aa:	3304      	adds	r3, #4

080091ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80091ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80091ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80091b0:	d3f9      	bcc.n	80091a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80091b2:	4a09      	ldr	r2, [pc, #36]	@ (80091d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80091b4:	4c09      	ldr	r4, [pc, #36]	@ (80091dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80091b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80091b8:	e001      	b.n	80091be <LoopFillZerobss>

080091ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80091ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80091bc:	3204      	adds	r2, #4

080091be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80091be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80091c0:	d3fb      	bcc.n	80091ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80091c2:	f002 fde5 	bl	800bd90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80091c6:	f7fd fd8b 	bl	8006ce0 <main>
  bx lr
 80091ca:	4770      	bx	lr
  ldr r0, =_sdata
 80091cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80091d0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80091d4:	0800c6b4 	.word	0x0800c6b4
  ldr r2, =_sbss
 80091d8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80091dc:	200018d4 	.word	0x200018d4

080091e0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80091e0:	e7fe      	b.n	80091e0 <CAN1_RX1_IRQHandler>
	...

080091e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80091e4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80091e6:	4b0e      	ldr	r3, [pc, #56]	@ (8009220 <HAL_InitTick+0x3c>)
{
 80091e8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80091ea:	781a      	ldrb	r2, [r3, #0]
 80091ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80091f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80091f4:	4a0b      	ldr	r2, [pc, #44]	@ (8009224 <HAL_InitTick+0x40>)
 80091f6:	6810      	ldr	r0, [r2, #0]
 80091f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80091fc:	f000 fbba 	bl	8009974 <HAL_SYSTICK_Config>
 8009200:	4604      	mov	r4, r0
 8009202:	b958      	cbnz	r0, 800921c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009204:	2d0f      	cmp	r5, #15
 8009206:	d809      	bhi.n	800921c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009208:	4602      	mov	r2, r0
 800920a:	4629      	mov	r1, r5
 800920c:	f04f 30ff 	mov.w	r0, #4294967295
 8009210:	f000 fb60 	bl	80098d4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009214:	4620      	mov	r0, r4
 8009216:	4b04      	ldr	r3, [pc, #16]	@ (8009228 <HAL_InitTick+0x44>)
 8009218:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800921a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800921c:	2001      	movs	r0, #1
 800921e:	e7fc      	b.n	800921a <HAL_InitTick+0x36>
 8009220:	20000014 	.word	0x20000014
 8009224:	20000010 	.word	0x20000010
 8009228:	20000018 	.word	0x20000018

0800922c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800922c:	4a07      	ldr	r2, [pc, #28]	@ (800924c <HAL_Init+0x20>)
{
 800922e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009230:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009232:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009234:	f043 0310 	orr.w	r3, r3, #16
 8009238:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800923a:	f000 fb39 	bl	80098b0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800923e:	200f      	movs	r0, #15
 8009240:	f7ff ffd0 	bl	80091e4 <HAL_InitTick>
  HAL_MspInit();
 8009244:	f7ff fbd2 	bl	80089ec <HAL_MspInit>
}
 8009248:	2000      	movs	r0, #0
 800924a:	bd08      	pop	{r3, pc}
 800924c:	40022000 	.word	0x40022000

08009250 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8009250:	4a03      	ldr	r2, [pc, #12]	@ (8009260 <HAL_IncTick+0x10>)
 8009252:	4b04      	ldr	r3, [pc, #16]	@ (8009264 <HAL_IncTick+0x14>)
 8009254:	6811      	ldr	r1, [r2, #0]
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	440b      	add	r3, r1
 800925a:	6013      	str	r3, [r2, #0]
}
 800925c:	4770      	bx	lr
 800925e:	bf00      	nop
 8009260:	20001764 	.word	0x20001764
 8009264:	20000014 	.word	0x20000014

08009268 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8009268:	4b01      	ldr	r3, [pc, #4]	@ (8009270 <HAL_GetTick+0x8>)
 800926a:	6818      	ldr	r0, [r3, #0]
}
 800926c:	4770      	bx	lr
 800926e:	bf00      	nop
 8009270:	20001764 	.word	0x20001764

08009274 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009274:	b538      	push	{r3, r4, r5, lr}
 8009276:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8009278:	f7ff fff6 	bl	8009268 <HAL_GetTick>
 800927c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800927e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8009280:	bf1e      	ittt	ne
 8009282:	4b04      	ldrne	r3, [pc, #16]	@ (8009294 <HAL_Delay+0x20>)
 8009284:	781b      	ldrbne	r3, [r3, #0]
 8009286:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8009288:	f7ff ffee 	bl	8009268 <HAL_GetTick>
 800928c:	1b43      	subs	r3, r0, r5
 800928e:	42a3      	cmp	r3, r4
 8009290:	d3fa      	bcc.n	8009288 <HAL_Delay+0x14>
  {
  }
}
 8009292:	bd38      	pop	{r3, r4, r5, pc}
 8009294:	20000014 	.word	0x20000014

08009298 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009298:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 800929a:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800929c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800929e:	f012 0f50 	tst.w	r2, #80	@ 0x50
 80092a2:	d11b      	bne.n	80092dc <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80092a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80092aa:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	6892      	ldr	r2, [r2, #8]
 80092b0:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 80092b4:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 80092b8:	d10c      	bne.n	80092d4 <ADC_DMAConvCplt+0x3c>
 80092ba:	7b1a      	ldrb	r2, [r3, #12]
 80092bc:	b952      	cbnz	r2, 80092d4 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80092be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80092c4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80092c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80092c8:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80092ca:	bf5e      	ittt	pl
 80092cc:	6a9a      	ldrpl	r2, [r3, #40]	@ 0x28
 80092ce:	f042 0201 	orrpl.w	r2, r2, #1
 80092d2:	629a      	strpl	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7fc fe57 	bl	8005f88 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80092da:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80092dc:	6a1b      	ldr	r3, [r3, #32]
}
 80092de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80092e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092e4:	4718      	bx	r3

080092e6 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 80092e6:	4770      	bx	lr

080092e8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80092e8:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80092ea:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80092ec:	f7ff fffb 	bl	80092e6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80092f0:	bd08      	pop	{r3, pc}

080092f2 <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
 80092f2:	4770      	bx	lr

080092f4 <HAL_ADC_IRQHandler>:
  uint32_t tmp_sr = hadc->Instance->SR;
 80092f4:	6803      	ldr	r3, [r0, #0]
{
 80092f6:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 80092f8:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80092fa:	685e      	ldr	r6, [r3, #4]
{
 80092fc:	4604      	mov	r4, r0
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80092fe:	06b0      	lsls	r0, r6, #26
 8009300:	d526      	bpl.n	8009350 <HAL_ADC_IRQHandler+0x5c>
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8009302:	07a9      	lsls	r1, r5, #30
 8009304:	d524      	bpl.n	8009350 <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009306:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009308:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800930a:	bf5e      	ittt	pl
 800930c:	6aa2      	ldrpl	r2, [r4, #40]	@ 0x28
 800930e:	f442 7200 	orrpl.w	r2, r2, #512	@ 0x200
 8009312:	62a2      	strpl	r2, [r4, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8009314:	689a      	ldr	r2, [r3, #8]
 8009316:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 800931a:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 800931e:	d110      	bne.n	8009342 <HAL_ADC_IRQHandler+0x4e>
 8009320:	7b22      	ldrb	r2, [r4, #12]
 8009322:	b972      	cbnz	r2, 8009342 <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8009324:	685a      	ldr	r2, [r3, #4]
 8009326:	f022 0220 	bic.w	r2, r2, #32
 800932a:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800932c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800932e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009332:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009334:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009336:	04d8      	lsls	r0, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009338:	bf5e      	ittt	pl
 800933a:	6aa3      	ldrpl	r3, [r4, #40]	@ 0x28
 800933c:	f043 0301 	orrpl.w	r3, r3, #1
 8009340:	62a3      	strpl	r3, [r4, #40]	@ 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 8009342:	4620      	mov	r0, r4
 8009344:	f7fc fe20 	bl	8005f88 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8009348:	f06f 0212 	mvn.w	r2, #18
 800934c:	6823      	ldr	r3, [r4, #0]
 800934e:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8009350:	0631      	lsls	r1, r6, #24
 8009352:	d530      	bpl.n	80093b6 <HAL_ADC_IRQHandler+0xc2>
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8009354:	076a      	lsls	r2, r5, #29
 8009356:	d52e      	bpl.n	80093b6 <HAL_ADC_IRQHandler+0xc2>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009358:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800935a:	06db      	lsls	r3, r3, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800935c:	bf5e      	ittt	pl
 800935e:	6aa3      	ldrpl	r3, [r4, #40]	@ 0x28
 8009360:	f443 5300 	orrpl.w	r3, r3, #8192	@ 0x2000
 8009364:	62a3      	strpl	r3, [r4, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8009366:	6823      	ldr	r3, [r4, #0]
 8009368:	689a      	ldr	r2, [r3, #8]
 800936a:	f402 42e0 	and.w	r2, r2, #28672	@ 0x7000
 800936e:	f5b2 4fe0 	cmp.w	r2, #28672	@ 0x7000
 8009372:	d00a      	beq.n	800938a <HAL_ADC_IRQHandler+0x96>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8009374:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8009376:	0550      	lsls	r0, r2, #21
 8009378:	d416      	bmi.n	80093a8 <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800937a:	689a      	ldr	r2, [r3, #8]
 800937c:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8009380:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8009384:	d110      	bne.n	80093a8 <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8009386:	7b22      	ldrb	r2, [r4, #12]
 8009388:	b972      	cbnz	r2, 80093a8 <HAL_ADC_IRQHandler+0xb4>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800938a:	685a      	ldr	r2, [r3, #4]
 800938c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009390:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8009392:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009394:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009398:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800939a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800939c:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800939e:	bf5e      	ittt	pl
 80093a0:	6aa3      	ldrpl	r3, [r4, #40]	@ 0x28
 80093a2:	f043 0301 	orrpl.w	r3, r3, #1
 80093a6:	62a3      	strpl	r3, [r4, #40]	@ 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80093a8:	4620      	mov	r0, r4
 80093aa:	f000 fa7f 	bl	80098ac <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80093ae:	f06f 020c 	mvn.w	r2, #12
 80093b2:	6823      	ldr	r3, [r4, #0]
 80093b4:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80093b6:	0672      	lsls	r2, r6, #25
 80093b8:	d50c      	bpl.n	80093d4 <HAL_ADC_IRQHandler+0xe0>
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80093ba:	07eb      	lsls	r3, r5, #31
 80093bc:	d50a      	bpl.n	80093d4 <HAL_ADC_IRQHandler+0xe0>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80093be:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80093c0:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80093c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093c6:	62a3      	str	r3, [r4, #40]	@ 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80093c8:	f7ff ff93 	bl	80092f2 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80093cc:	f06f 0201 	mvn.w	r2, #1
 80093d0:	6823      	ldr	r3, [r4, #0]
 80093d2:	601a      	str	r2, [r3, #0]
}
 80093d4:	bd70      	pop	{r4, r5, r6, pc}

080093d6 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80093d6:	4770      	bx	lr

080093d8 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80093d8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 80093da:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80093dc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80093de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093e2:	6283      	str	r3, [r0, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80093e4:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80093e6:	f043 0304 	orr.w	r3, r3, #4
 80093ea:	62c3      	str	r3, [r0, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80093ec:	f7ff fff3 	bl	80093d6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80093f0:	bd08      	pop	{r3, pc}
	...

080093f4 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 80093f4:	2300      	movs	r3, #0
{ 
 80093f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80093f8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80093fa:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
{ 
 80093fe:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8009400:	2b01      	cmp	r3, #1
 8009402:	d06c      	beq.n	80094de <HAL_ADC_ConfigChannel+0xea>
 8009404:	2301      	movs	r3, #1
 8009406:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  if (sConfig->Rank < 7U)
 800940a:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800940c:	6802      	ldr	r2, [r0, #0]
  if (sConfig->Rank < 7U)
 800940e:	2d06      	cmp	r5, #6
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8009410:	6808      	ldr	r0, [r1, #0]
 8009412:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  if (sConfig->Rank < 7U)
 8009416:	d822      	bhi.n	800945e <HAL_ADC_ConfigChannel+0x6a>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8009418:	261f      	movs	r6, #31
 800941a:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 800941c:	3b05      	subs	r3, #5
 800941e:	409e      	lsls	r6, r3
 8009420:	ea25 0506 	bic.w	r5, r5, r6
 8009424:	fa00 f303 	lsl.w	r3, r0, r3
 8009428:	432b      	orrs	r3, r5
 800942a:	6353      	str	r3, [r2, #52]	@ 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800942c:	2809      	cmp	r0, #9
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800942e:	688b      	ldr	r3, [r1, #8]
 8009430:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8009434:	f04f 0107 	mov.w	r1, #7
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8009438:	d929      	bls.n	800948e <HAL_ADC_ConfigChannel+0x9a>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800943a:	68d6      	ldr	r6, [r2, #12]
 800943c:	3d1e      	subs	r5, #30
 800943e:	40a9      	lsls	r1, r5
 8009440:	ea26 0101 	bic.w	r1, r6, r1
 8009444:	40ab      	lsls	r3, r5
 8009446:	430b      	orrs	r3, r1
 8009448:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800944a:	f1a0 0310 	sub.w	r3, r0, #16
 800944e:	2b01      	cmp	r3, #1
 8009450:	d925      	bls.n	800949e <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009452:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8009454:	2300      	movs	r3, #0
 8009456:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 800945a:	b002      	add	sp, #8
 800945c:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800945e:	2d0c      	cmp	r5, #12
 8009460:	f04f 051f 	mov.w	r5, #31
 8009464:	d809      	bhi.n	800947a <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8009466:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 8009468:	3b23      	subs	r3, #35	@ 0x23
 800946a:	409d      	lsls	r5, r3
 800946c:	ea26 0505 	bic.w	r5, r6, r5
 8009470:	fa00 f303 	lsl.w	r3, r0, r3
 8009474:	432b      	orrs	r3, r5
 8009476:	6313      	str	r3, [r2, #48]	@ 0x30
 8009478:	e7d8      	b.n	800942c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800947a:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
 800947c:	3b41      	subs	r3, #65	@ 0x41
 800947e:	409d      	lsls	r5, r3
 8009480:	ea26 0505 	bic.w	r5, r6, r5
 8009484:	fa00 f303 	lsl.w	r3, r0, r3
 8009488:	432b      	orrs	r3, r5
 800948a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800948c:	e7ce      	b.n	800942c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800948e:	6910      	ldr	r0, [r2, #16]
 8009490:	40a9      	lsls	r1, r5
 8009492:	ea20 0101 	bic.w	r1, r0, r1
 8009496:	40ab      	lsls	r3, r5
 8009498:	430b      	orrs	r3, r1
 800949a:	6113      	str	r3, [r2, #16]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800949c:	e7d9      	b.n	8009452 <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 800949e:	4b11      	ldr	r3, [pc, #68]	@ (80094e4 <HAL_ADC_ConfigChannel+0xf0>)
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d116      	bne.n	80094d2 <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80094a4:	6893      	ldr	r3, [r2, #8]
 80094a6:	021b      	lsls	r3, r3, #8
 80094a8:	d4d3      	bmi.n	8009452 <HAL_ADC_ConfigChannel+0x5e>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80094aa:	6893      	ldr	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80094ac:	2810      	cmp	r0, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80094ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80094b2:	6093      	str	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80094b4:	d1cd      	bne.n	8009452 <HAL_ADC_ConfigChannel+0x5e>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80094b6:	4b0c      	ldr	r3, [pc, #48]	@ (80094e8 <HAL_ADC_ConfigChannel+0xf4>)
 80094b8:	4a0c      	ldr	r2, [pc, #48]	@ (80094ec <HAL_ADC_ConfigChannel+0xf8>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80094c0:	220a      	movs	r2, #10
 80094c2:	4353      	muls	r3, r2
            wait_loop_index--;
 80094c4:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80094c6:	9b01      	ldr	r3, [sp, #4]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d0c2      	beq.n	8009452 <HAL_ADC_ConfigChannel+0x5e>
            wait_loop_index--;
 80094cc:	9b01      	ldr	r3, [sp, #4]
 80094ce:	3b01      	subs	r3, #1
 80094d0:	e7f8      	b.n	80094c4 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80094d2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 80094d4:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80094d6:	f043 0320 	orr.w	r3, r3, #32
 80094da:	62a3      	str	r3, [r4, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 80094dc:	e7ba      	b.n	8009454 <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 80094de:	2002      	movs	r0, #2
 80094e0:	e7bb      	b.n	800945a <HAL_ADC_ConfigChannel+0x66>
 80094e2:	bf00      	nop
 80094e4:	40012400 	.word	0x40012400
 80094e8:	20000010 	.word	0x20000010
 80094ec:	000f4240 	.word	0x000f4240

080094f0 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 80094f0:	2300      	movs	r3, #0
{
 80094f2:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 80094f4:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80094f6:	6803      	ldr	r3, [r0, #0]
{
 80094f8:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80094fa:	689a      	ldr	r2, [r3, #8]
 80094fc:	07d2      	lsls	r2, r2, #31
 80094fe:	d502      	bpl.n	8009506 <ADC_Enable+0x16>
  return HAL_OK;
 8009500:	2000      	movs	r0, #0
}
 8009502:	b003      	add	sp, #12
 8009504:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8009506:	689a      	ldr	r2, [r3, #8]
 8009508:	f042 0201 	orr.w	r2, r2, #1
 800950c:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800950e:	4b14      	ldr	r3, [pc, #80]	@ (8009560 <ADC_Enable+0x70>)
 8009510:	4a14      	ldr	r2, [pc, #80]	@ (8009564 <ADC_Enable+0x74>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8009518:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800951a:	9b01      	ldr	r3, [sp, #4]
 800951c:	b9e3      	cbnz	r3, 8009558 <ADC_Enable+0x68>
    tickstart = HAL_GetTick();
 800951e:	f7ff fea3 	bl	8009268 <HAL_GetTick>
 8009522:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8009524:	6823      	ldr	r3, [r4, #0]
 8009526:	689b      	ldr	r3, [r3, #8]
 8009528:	07db      	lsls	r3, r3, #31
 800952a:	d4e9      	bmi.n	8009500 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800952c:	f7ff fe9c 	bl	8009268 <HAL_GetTick>
 8009530:	1b40      	subs	r0, r0, r5
 8009532:	2802      	cmp	r0, #2
 8009534:	d9f6      	bls.n	8009524 <ADC_Enable+0x34>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8009536:	6823      	ldr	r3, [r4, #0]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	f013 0301 	ands.w	r3, r3, #1
 800953e:	d1f1      	bne.n	8009524 <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009540:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
          return HAL_ERROR;
 8009542:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009544:	f042 0210 	orr.w	r2, r2, #16
 8009548:	62a2      	str	r2, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800954a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
          __HAL_UNLOCK(hadc);
 800954c:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009550:	f042 0201 	orr.w	r2, r2, #1
 8009554:	62e2      	str	r2, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 8009556:	e7d4      	b.n	8009502 <ADC_Enable+0x12>
      wait_loop_index--;
 8009558:	9b01      	ldr	r3, [sp, #4]
 800955a:	3b01      	subs	r3, #1
 800955c:	e7dc      	b.n	8009518 <ADC_Enable+0x28>
 800955e:	bf00      	nop
 8009560:	20000010 	.word	0x20000010
 8009564:	000f4240 	.word	0x000f4240

08009568 <HAL_ADC_Start_DMA>:
{
 8009568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800956c:	4b40      	ldr	r3, [pc, #256]	@ (8009670 <HAL_ADC_Start_DMA+0x108>)
{
 800956e:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8009570:	6802      	ldr	r2, [r0, #0]
{
 8009572:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8009574:	429a      	cmp	r2, r3
{
 8009576:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8009578:	d002      	beq.n	8009580 <HAL_ADC_Start_DMA+0x18>
 800957a:	493e      	ldr	r1, [pc, #248]	@ (8009674 <HAL_ADC_Start_DMA+0x10c>)
 800957c:	428a      	cmp	r2, r1
 800957e:	d103      	bne.n	8009588 <HAL_ADC_Start_DMA+0x20>
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8009586:	d16e      	bne.n	8009666 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8009588:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 800958c:	2b01      	cmp	r3, #1
 800958e:	d06c      	beq.n	800966a <HAL_ADC_Start_DMA+0x102>
 8009590:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8009592:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8009594:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8009598:	f7ff ffaa 	bl	80094f0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800959c:	4606      	mov	r6, r0
 800959e:	2800      	cmp	r0, #0
 80095a0:	d15d      	bne.n	800965e <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 80095a2:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80095a4:	6821      	ldr	r1, [r4, #0]
 80095a6:	4b33      	ldr	r3, [pc, #204]	@ (8009674 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 80095a8:	f425 6570 	bic.w	r5, r5, #3840	@ 0xf00
 80095ac:	f025 0501 	bic.w	r5, r5, #1
 80095b0:	f445 7580 	orr.w	r5, r5, #256	@ 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80095b4:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 80095b6:	62a5      	str	r5, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80095b8:	d104      	bne.n	80095c4 <HAL_ADC_Start_DMA+0x5c>
 80095ba:	4a2d      	ldr	r2, [pc, #180]	@ (8009670 <HAL_ADC_Start_DMA+0x108>)
 80095bc:	6853      	ldr	r3, [r2, #4]
 80095be:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 80095c2:	d13e      	bne.n	8009642 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80095c4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80095c6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80095ca:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80095cc:	684b      	ldr	r3, [r1, #4]
 80095ce:	055a      	lsls	r2, r3, #21
 80095d0:	d505      	bpl.n	80095de <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80095d2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80095d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80095d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80095dc:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80095de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80095e0:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80095e2:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80095e6:	bf18      	it	ne
 80095e8:	6ae3      	ldrne	r3, [r4, #44]	@ 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80095ea:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80095ec:	bf18      	it	ne
 80095ee:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80095f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
      __HAL_UNLOCK(hadc);
 80095f4:	2300      	movs	r3, #0
 80095f6:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80095fa:	4b1f      	ldr	r3, [pc, #124]	@ (8009678 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80095fc:	314c      	adds	r1, #76	@ 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80095fe:	6283      	str	r3, [r0, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009600:	4b1e      	ldr	r3, [pc, #120]	@ (800967c <HAL_ADC_Start_DMA+0x114>)
 8009602:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009604:	4b1e      	ldr	r3, [pc, #120]	@ (8009680 <HAL_ADC_Start_DMA+0x118>)
 8009606:	6303      	str	r3, [r0, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8009608:	f06f 0302 	mvn.w	r3, #2
 800960c:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8009610:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8009614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009618:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800961c:	4643      	mov	r3, r8
 800961e:	f000 f9ed 	bl	80099fc <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8009622:	6823      	ldr	r3, [r4, #0]
 8009624:	689a      	ldr	r2, [r3, #8]
 8009626:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 800962a:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800962e:	689a      	ldr	r2, [r3, #8]
 8009630:	bf0c      	ite	eq
 8009632:	f442 02a0 	orreq.w	r2, r2, #5242880	@ 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8009636:	f442 1280 	orrne.w	r2, r2, #1048576	@ 0x100000
 800963a:	609a      	str	r2, [r3, #8]
}
 800963c:	4630      	mov	r0, r6
 800963e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009642:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009648:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800964a:	6853      	ldr	r3, [r2, #4]
 800964c:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800964e:	bf41      	itttt	mi
 8009650:	6aa0      	ldrmi	r0, [r4, #40]	@ 0x28
 8009652:	f420 5040 	bicmi.w	r0, r0, #12288	@ 0x3000
 8009656:	f440 5080 	orrmi.w	r0, r0, #4096	@ 0x1000
 800965a:	62a0      	strmi	r0, [r4, #40]	@ 0x28
 800965c:	e7bf      	b.n	80095de <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 800965e:	2300      	movs	r3, #0
 8009660:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
 8009664:	e7ea      	b.n	800963c <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8009666:	2601      	movs	r6, #1
 8009668:	e7e8      	b.n	800963c <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 800966a:	2602      	movs	r6, #2
 800966c:	e7e6      	b.n	800963c <HAL_ADC_Start_DMA+0xd4>
 800966e:	bf00      	nop
 8009670:	40012400 	.word	0x40012400
 8009674:	40012800 	.word	0x40012800
 8009678:	08009299 	.word	0x08009299
 800967c:	080092e9 	.word	0x080092e9
 8009680:	080093d9 	.word	0x080093d9

08009684 <ADC_ConversionStop_Disable>:
{
 8009684:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8009686:	6803      	ldr	r3, [r0, #0]
{
 8009688:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800968a:	689a      	ldr	r2, [r3, #8]
 800968c:	07d1      	lsls	r1, r2, #31
 800968e:	d401      	bmi.n	8009694 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8009690:	2000      	movs	r0, #0
}
 8009692:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8009694:	689a      	ldr	r2, [r3, #8]
 8009696:	f022 0201 	bic.w	r2, r2, #1
 800969a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800969c:	f7ff fde4 	bl	8009268 <HAL_GetTick>
 80096a0:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80096a2:	6823      	ldr	r3, [r4, #0]
 80096a4:	689b      	ldr	r3, [r3, #8]
 80096a6:	07db      	lsls	r3, r3, #31
 80096a8:	d5f2      	bpl.n	8009690 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80096aa:	f7ff fddd 	bl	8009268 <HAL_GetTick>
 80096ae:	1b40      	subs	r0, r0, r5
 80096b0:	2802      	cmp	r0, #2
 80096b2:	d9f6      	bls.n	80096a2 <ADC_ConversionStop_Disable+0x1e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 80096b4:	6823      	ldr	r3, [r4, #0]
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	07da      	lsls	r2, r3, #31
 80096ba:	d5f2      	bpl.n	80096a2 <ADC_ConversionStop_Disable+0x1e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80096bc:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
          return HAL_ERROR;
 80096be:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80096c0:	f043 0310 	orr.w	r3, r3, #16
 80096c4:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80096c6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80096c8:	f043 0301 	orr.w	r3, r3, #1
 80096cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 80096ce:	e7e0      	b.n	8009692 <ADC_ConversionStop_Disable+0xe>

080096d0 <HAL_ADC_Init>:
{
 80096d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 80096d2:	4604      	mov	r4, r0
 80096d4:	2800      	cmp	r0, #0
 80096d6:	d06d      	beq.n	80097b4 <HAL_ADC_Init+0xe4>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80096d8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80096da:	b923      	cbnz	r3, 80096e6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80096dc:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80096de:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    HAL_ADC_MspInit(hadc);
 80096e2:	f7fc fbe7 	bl	8005eb4 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80096e6:	4620      	mov	r0, r4
 80096e8:	f7ff ffcc 	bl	8009684 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80096ec:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80096ee:	f013 0310 	ands.w	r3, r3, #16
 80096f2:	d161      	bne.n	80097b8 <HAL_ADC_Init+0xe8>
 80096f4:	2800      	cmp	r0, #0
 80096f6:	d15f      	bne.n	80097b8 <HAL_ADC_Init+0xe8>
    ADC_STATE_CLR_SET(hadc->State,
 80096f8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80096fa:	6861      	ldr	r1, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80096fc:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 8009700:	f022 0202 	bic.w	r2, r2, #2
 8009704:	f042 0202 	orr.w	r2, r2, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8009708:	69e5      	ldr	r5, [r4, #28]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800970a:	68a6      	ldr	r6, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800970c:	62a2      	str	r2, [r4, #40]	@ 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800970e:	7b22      	ldrb	r2, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8009710:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8009712:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8009716:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800971a:	d036      	beq.n	800978a <HAL_ADC_Init+0xba>
 800971c:	1e77      	subs	r7, r6, #1
 800971e:	427d      	negs	r5, r7
 8009720:	417d      	adcs	r5, r7
 8009722:	022d      	lsls	r5, r5, #8
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009724:	7d27      	ldrb	r7, [r4, #20]
 8009726:	2f01      	cmp	r7, #1
 8009728:	d106      	bne.n	8009738 <HAL_ADC_Init+0x68>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800972a:	bb82      	cbnz	r2, 800978e <HAL_ADC_Init+0xbe>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800972c:	69a2      	ldr	r2, [r4, #24]
 800972e:	3a01      	subs	r2, #1
 8009730:	ea45 3242 	orr.w	r2, r5, r2, lsl #13
 8009734:	f442 6500 	orr.w	r5, r2, #2048	@ 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8009738:	6822      	ldr	r2, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800973a:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
      MODIFY_REG(hadc->Instance->CR1,
 800973e:	6857      	ldr	r7, [r2, #4]
 8009740:	f427 4769 	bic.w	r7, r7, #59648	@ 0xe900
 8009744:	ea45 0507 	orr.w	r5, r5, r7
 8009748:	6055      	str	r5, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800974a:	6897      	ldr	r7, [r2, #8]
 800974c:	4d1d      	ldr	r5, [pc, #116]	@ (80097c4 <HAL_ADC_Init+0xf4>)
 800974e:	ea05 0507 	and.w	r5, r5, r7
 8009752:	ea45 0501 	orr.w	r5, r5, r1
 8009756:	6095      	str	r5, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8009758:	d001      	beq.n	800975e <HAL_ADC_Init+0x8e>
 800975a:	2e01      	cmp	r6, #1
 800975c:	d102      	bne.n	8009764 <HAL_ADC_Init+0x94>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800975e:	6923      	ldr	r3, [r4, #16]
 8009760:	3b01      	subs	r3, #1
 8009762:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8009764:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
 8009766:	f425 0570 	bic.w	r5, r5, #15728640	@ 0xf00000
 800976a:	432b      	orrs	r3, r5
 800976c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800976e:	6892      	ldr	r2, [r2, #8]
 8009770:	4b15      	ldr	r3, [pc, #84]	@ (80097c8 <HAL_ADC_Init+0xf8>)
 8009772:	4013      	ands	r3, r2
 8009774:	4299      	cmp	r1, r3
 8009776:	d113      	bne.n	80097a0 <HAL_ADC_Init+0xd0>
      ADC_CLEAR_ERRORCODE(hadc);
 8009778:	2300      	movs	r3, #0
 800977a:	62e3      	str	r3, [r4, #44]	@ 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 800977c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800977e:	f023 0303 	bic.w	r3, r3, #3
 8009782:	f043 0301 	orr.w	r3, r3, #1
 8009786:	62a3      	str	r3, [r4, #40]	@ 0x28
}
 8009788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800978a:	4635      	mov	r5, r6
 800978c:	e7ca      	b.n	8009724 <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800978e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8009790:	f042 0220 	orr.w	r2, r2, #32
 8009794:	62a2      	str	r2, [r4, #40]	@ 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009796:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009798:	f042 0201 	orr.w	r2, r2, #1
 800979c:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800979e:	e7cb      	b.n	8009738 <HAL_ADC_Init+0x68>
      ADC_STATE_CLR_SET(hadc->State,
 80097a0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80097a2:	f023 0312 	bic.w	r3, r3, #18
 80097a6:	f043 0310 	orr.w	r3, r3, #16
 80097aa:	62a3      	str	r3, [r4, #40]	@ 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80097ac:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80097ae:	f043 0301 	orr.w	r3, r3, #1
 80097b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
    return HAL_ERROR;
 80097b4:	2001      	movs	r0, #1
 80097b6:	e7e7      	b.n	8009788 <HAL_ADC_Init+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80097b8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80097ba:	f043 0310 	orr.w	r3, r3, #16
 80097be:	62a3      	str	r3, [r4, #40]	@ 0x28
    tmp_hal_status = HAL_ERROR;
 80097c0:	e7f8      	b.n	80097b4 <HAL_ADC_Init+0xe4>
 80097c2:	bf00      	nop
 80097c4:	ffe1f7fd 	.word	0xffe1f7fd
 80097c8:	ff1f0efe 	.word	0xff1f0efe

080097cc <HAL_ADCEx_Calibration_Start>:
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80097cc:	2300      	movs	r3, #0
{
 80097ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80097d0:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80097d2:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
{
 80097d6:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80097d8:	2b01      	cmp	r3, #1
 80097da:	d062      	beq.n	80098a2 <HAL_ADCEx_Calibration_Start+0xd6>
 80097dc:	2301      	movs	r3, #1
 80097de:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80097e2:	f7ff ff4f 	bl	8009684 <ADC_ConversionStop_Disable>
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80097e6:	4620      	mov	r0, r4
 80097e8:	f7ff fe82 	bl	80094f0 <ADC_Enable>

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80097ec:	4605      	mov	r5, r0
 80097ee:	2800      	cmp	r0, #0
 80097f0:	d12f      	bne.n	8009852 <HAL_ADCEx_Calibration_Start+0x86>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80097f2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80097f4:	2002      	movs	r0, #2
     ADC_STATE_CLR_SET(hadc->State,
 80097f6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80097fa:	f023 0302 	bic.w	r3, r3, #2
 80097fe:	f043 0302 	orr.w	r3, r3, #2
 8009802:	62a3      	str	r3, [r4, #40]	@ 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8009804:	4b28      	ldr	r3, [pc, #160]	@ (80098a8 <HAL_ADCEx_Calibration_Start+0xdc>)
 8009806:	681e      	ldr	r6, [r3, #0]
 8009808:	f000 ff44 	bl	800a694 <HAL_RCCEx_GetPeriphCLKFreq>
 800980c:	fbb6 f6f0 	udiv	r6, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8009810:	0076      	lsls	r6, r6, #1
    wait_loop_index = ((SystemCoreClock
 8009812:	9601      	str	r6, [sp, #4]

    while(wait_loop_index != 0U)
 8009814:	9b01      	ldr	r3, [sp, #4]
 8009816:	bb03      	cbnz	r3, 800985a <HAL_ADCEx_Calibration_Start+0x8e>
    {
      wait_loop_index--;
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8009818:	6822      	ldr	r2, [r4, #0]
 800981a:	6893      	ldr	r3, [r2, #8]
 800981c:	f043 0308 	orr.w	r3, r3, #8
 8009820:	6093      	str	r3, [r2, #8]
    
    tickstart = HAL_GetTick();  
 8009822:	f7ff fd21 	bl	8009268 <HAL_GetTick>
 8009826:	4606      	mov	r6, r0

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8009828:	6823      	ldr	r3, [r4, #0]
 800982a:	689a      	ldr	r2, [r3, #8]
 800982c:	0711      	lsls	r1, r2, #28
 800982e:	d418      	bmi.n	8009862 <HAL_ADCEx_Calibration_Start+0x96>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8009830:	689a      	ldr	r2, [r3, #8]
 8009832:	f042 0204 	orr.w	r2, r2, #4
 8009836:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8009838:	f7ff fd16 	bl	8009268 <HAL_GetTick>
 800983c:	4606      	mov	r6, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800983e:	6823      	ldr	r3, [r4, #0]
 8009840:	689b      	ldr	r3, [r3, #8]
 8009842:	075b      	lsls	r3, r3, #29
 8009844:	d423      	bmi.n	800988e <HAL_ADCEx_Calibration_Start+0xc2>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009846:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8009848:	f023 0303 	bic.w	r3, r3, #3
 800984c:	f043 0301 	orr.w	r3, r3, #1
 8009850:	62a3      	str	r3, [r4, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009852:	2300      	movs	r3, #0
 8009854:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8009858:	e016      	b.n	8009888 <HAL_ADCEx_Calibration_Start+0xbc>
      wait_loop_index--;
 800985a:	9b01      	ldr	r3, [sp, #4]
 800985c:	3b01      	subs	r3, #1
 800985e:	9301      	str	r3, [sp, #4]
 8009860:	e7d8      	b.n	8009814 <HAL_ADCEx_Calibration_Start+0x48>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8009862:	f7ff fd01 	bl	8009268 <HAL_GetTick>
 8009866:	1b80      	subs	r0, r0, r6
 8009868:	280a      	cmp	r0, #10
 800986a:	d9dd      	bls.n	8009828 <HAL_ADCEx_Calibration_Start+0x5c>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800986c:	6823      	ldr	r3, [r4, #0]
 800986e:	689b      	ldr	r3, [r3, #8]
 8009870:	0718      	lsls	r0, r3, #28
 8009872:	d5d9      	bpl.n	8009828 <HAL_ADCEx_Calibration_Start+0x5c>
          ADC_STATE_CLR_SET(hadc->State,
 8009874:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
          return HAL_ERROR;
 8009876:	2501      	movs	r5, #1
          ADC_STATE_CLR_SET(hadc->State,
 8009878:	f023 0312 	bic.w	r3, r3, #18
 800987c:	f043 0310 	orr.w	r3, r3, #16
 8009880:	62a3      	str	r3, [r4, #40]	@ 0x28
          __HAL_UNLOCK(hadc);
 8009882:	2300      	movs	r3, #0
 8009884:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8009888:	4628      	mov	r0, r5
 800988a:	b002      	add	sp, #8
 800988c:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800988e:	f7ff fceb 	bl	8009268 <HAL_GetTick>
 8009892:	1b80      	subs	r0, r0, r6
 8009894:	280a      	cmp	r0, #10
 8009896:	d9d2      	bls.n	800983e <HAL_ADCEx_Calibration_Start+0x72>
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8009898:	6823      	ldr	r3, [r4, #0]
 800989a:	689b      	ldr	r3, [r3, #8]
 800989c:	075a      	lsls	r2, r3, #29
 800989e:	d5ce      	bpl.n	800983e <HAL_ADCEx_Calibration_Start+0x72>
 80098a0:	e7e8      	b.n	8009874 <HAL_ADCEx_Calibration_Start+0xa8>
  __HAL_LOCK(hadc);
 80098a2:	2502      	movs	r5, #2
 80098a4:	e7f0      	b.n	8009888 <HAL_ADCEx_Calibration_Start+0xbc>
 80098a6:	bf00      	nop
 80098a8:	20000010 	.word	0x20000010

080098ac <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80098ac:	4770      	bx	lr
	...

080098b0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80098b0:	4907      	ldr	r1, [pc, #28]	@ (80098d0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80098b2:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80098b4:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80098b6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80098ba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80098be:	0412      	lsls	r2, r2, #16
 80098c0:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80098c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80098c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80098c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80098cc:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80098ce:	4770      	bx	lr
 80098d0:	e000ed00 	.word	0xe000ed00

080098d4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80098d4:	4b15      	ldr	r3, [pc, #84]	@ (800992c <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80098d6:	b530      	push	{r4, r5, lr}
 80098d8:	68dc      	ldr	r4, [r3, #12]
 80098da:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80098de:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80098e2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80098e4:	2b04      	cmp	r3, #4
 80098e6:	bf28      	it	cs
 80098e8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80098ea:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80098ec:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80098f0:	bf94      	ite	ls
 80098f2:	2400      	movls	r4, #0
 80098f4:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80098f6:	fa05 f303 	lsl.w	r3, r5, r3
 80098fa:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80098fe:	40a5      	lsls	r5, r4
 8009900:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009904:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8009906:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009908:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800990c:	bfac      	ite	ge
 800990e:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009912:	4a07      	ldrlt	r2, [pc, #28]	@ (8009930 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009914:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8009918:	b2db      	uxtb	r3, r3
 800991a:	bfab      	itete	ge
 800991c:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009920:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009924:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009928:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800992a:	bd30      	pop	{r4, r5, pc}
 800992c:	e000ed00 	.word	0xe000ed00
 8009930:	e000ed14 	.word	0xe000ed14

08009934 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8009934:	2800      	cmp	r0, #0
 8009936:	db07      	blt.n	8009948 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009938:	2301      	movs	r3, #1
 800993a:	0941      	lsrs	r1, r0, #5
 800993c:	4a03      	ldr	r2, [pc, #12]	@ (800994c <HAL_NVIC_EnableIRQ+0x18>)
 800993e:	f000 001f 	and.w	r0, r0, #31
 8009942:	4083      	lsls	r3, r0
 8009944:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8009948:	4770      	bx	lr
 800994a:	bf00      	nop
 800994c:	e000e100 	.word	0xe000e100

08009950 <HAL_NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8009950:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009954:	4905      	ldr	r1, [pc, #20]	@ (800996c <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009956:	4b06      	ldr	r3, [pc, #24]	@ (8009970 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009958:	68ca      	ldr	r2, [r1, #12]
 800995a:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800995e:	4313      	orrs	r3, r2
 8009960:	60cb      	str	r3, [r1, #12]
 8009962:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8009966:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8009968:	e7fd      	b.n	8009966 <HAL_NVIC_SystemReset+0x16>
 800996a:	bf00      	nop
 800996c:	e000ed00 	.word	0xe000ed00
 8009970:	05fa0004 	.word	0x05fa0004

08009974 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009974:	3801      	subs	r0, #1
 8009976:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800997a:	d20b      	bcs.n	8009994 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800997c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009980:	21f0      	movs	r1, #240	@ 0xf0
 8009982:	4a05      	ldr	r2, [pc, #20]	@ (8009998 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009984:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009986:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800998a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800998c:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800998e:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009990:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009992:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8009994:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8009996:	4770      	bx	lr
 8009998:	e000ed00 	.word	0xe000ed00

0800999c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800999c:	4603      	mov	r3, r0
{
 800999e:	b510      	push	{r4, lr}
  if(hdma == NULL)
 80099a0:	b330      	cbz	r0, 80099f0 <HAL_DMA_Init+0x54>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80099a2:	6801      	ldr	r1, [r0, #0]
 80099a4:	2014      	movs	r0, #20
 80099a6:	4a13      	ldr	r2, [pc, #76]	@ (80099f4 <HAL_DMA_Init+0x58>)
 80099a8:	440a      	add	r2, r1
 80099aa:	fbb2 f2f0 	udiv	r2, r2, r0
 80099ae:	0092      	lsls	r2, r2, #2
 80099b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80099b2:	4a11      	ldr	r2, [pc, #68]	@ (80099f8 <HAL_DMA_Init+0x5c>)
 80099b4:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80099b6:	2202      	movs	r2, #2
 80099b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80099bc:	e9d3 2401 	ldrd	r2, r4, [r3, #4]
 80099c0:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099c2:	68dc      	ldr	r4, [r3, #12]
  tmp = hdma->Instance->CCR;
 80099c4:	6808      	ldr	r0, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099c6:	4322      	orrs	r2, r4
 80099c8:	691c      	ldr	r4, [r3, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80099ca:	f36f 100d 	bfc	r0, #4, #10
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80099ce:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80099d0:	695c      	ldr	r4, [r3, #20]
 80099d2:	4322      	orrs	r2, r4
 80099d4:	699c      	ldr	r4, [r3, #24]
 80099d6:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80099d8:	69dc      	ldr	r4, [r3, #28]
 80099da:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 80099dc:	4302      	orrs	r2, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80099de:	600a      	str	r2, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80099e0:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80099e2:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80099e4:	6398      	str	r0, [r3, #56]	@ 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80099e6:	f883 0020 	strb.w	r0, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 80099ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  return HAL_OK;
}
 80099ee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80099f0:	2001      	movs	r0, #1
 80099f2:	e7fc      	b.n	80099ee <HAL_DMA_Init+0x52>
 80099f4:	bffdfff8 	.word	0xbffdfff8
 80099f8:	40020000 	.word	0x40020000

080099fc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80099fc:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80099fe:	f890 4020 	ldrb.w	r4, [r0, #32]
 8009a02:	2c01      	cmp	r4, #1
 8009a04:	d034      	beq.n	8009a70 <HAL_DMA_Start_IT+0x74>
 8009a06:	2401      	movs	r4, #1
 8009a08:	f880 4020 	strb.w	r4, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8009a0c:	f890 4021 	ldrb.w	r4, [r0, #33]	@ 0x21
 8009a10:	2c01      	cmp	r4, #1
 8009a12:	b2e5      	uxtb	r5, r4
 8009a14:	f04f 0400 	mov.w	r4, #0
 8009a18:	d128      	bne.n	8009a6c <HAL_DMA_Start_IT+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009a1a:	2602      	movs	r6, #2
 8009a1c:	f880 6021 	strb.w	r6, [r0, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a20:	6384      	str	r4, [r0, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009a22:	6804      	ldr	r4, [r0, #0]
 8009a24:	6826      	ldr	r6, [r4, #0]
 8009a26:	f026 0601 	bic.w	r6, r6, #1
 8009a2a:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8009a2c:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	@ 0x3c
 8009a30:	40bd      	lsls	r5, r7
 8009a32:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8009a34:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009a36:	6843      	ldr	r3, [r0, #4]
 8009a38:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8009a3a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8009a3c:	bf0b      	itete	eq
 8009a3e:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8009a40:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8009a42:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8009a44:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8009a46:	b14b      	cbz	r3, 8009a5c <HAL_DMA_Start_IT+0x60>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009a48:	6823      	ldr	r3, [r4, #0]
 8009a4a:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 8009a4e:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009a50:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8009a52:	6823      	ldr	r3, [r4, #0]
 8009a54:	f043 0301 	orr.w	r3, r3, #1
 8009a58:	6023      	str	r3, [r4, #0]
}
 8009a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009a5c:	6823      	ldr	r3, [r4, #0]
 8009a5e:	f023 0304 	bic.w	r3, r3, #4
 8009a62:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009a64:	6823      	ldr	r3, [r4, #0]
 8009a66:	f043 030a 	orr.w	r3, r3, #10
 8009a6a:	e7f0      	b.n	8009a4e <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma); 
 8009a6c:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_LOCK(hdma);
 8009a70:	2002      	movs	r0, #2
 8009a72:	e7f2      	b.n	8009a5a <HAL_DMA_Start_IT+0x5e>

08009a74 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009a74:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
{
 8009a78:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009a7a:	2a02      	cmp	r2, #2
 8009a7c:	d006      	beq.n	8009a8c <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009a7e:	2204      	movs	r2, #4
 8009a80:	6382      	str	r2, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8009a82:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8009a84:	2200      	movs	r2, #0
 8009a86:	f883 2020 	strb.w	r2, [r3, #32]
}
 8009a8a:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009a8c:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8009a8e:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009a90:	6811      	ldr	r1, [r2, #0]
 8009a92:	f021 010e 	bic.w	r1, r1, #14
 8009a96:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8009a98:	6811      	ldr	r1, [r2, #0]
 8009a9a:	f021 0101 	bic.w	r1, r1, #1
 8009a9e:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8009aa0:	2101      	movs	r1, #1
 8009aa2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009aa4:	fa01 f202 	lsl.w	r2, r1, r2
 8009aa8:	6042      	str	r2, [r0, #4]
  return status; 
 8009aaa:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8009aac:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  return status; 
 8009ab0:	e7e8      	b.n	8009a84 <HAL_DMA_Abort+0x10>
	...

08009ab4 <HAL_DMA_Abort_IT>:
{  
 8009ab4:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8009ab6:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8009aba:	2b02      	cmp	r3, #2
 8009abc:	d003      	beq.n	8009ac6 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009abe:	2304      	movs	r3, #4
 8009ac0:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8009ac2:	2001      	movs	r0, #1
}
 8009ac4:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009ac6:	6803      	ldr	r3, [r0, #0]
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	f022 020e 	bic.w	r2, r2, #14
 8009ace:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8009ad0:	681a      	ldr	r2, [r3, #0]
 8009ad2:	f022 0201 	bic.w	r2, r2, #1
 8009ad6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8009ad8:	4a17      	ldr	r2, [pc, #92]	@ (8009b38 <HAL_DMA_Abort_IT+0x84>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d01f      	beq.n	8009b1e <HAL_DMA_Abort_IT+0x6a>
 8009ade:	3214      	adds	r2, #20
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d01e      	beq.n	8009b22 <HAL_DMA_Abort_IT+0x6e>
 8009ae4:	3214      	adds	r2, #20
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d01d      	beq.n	8009b26 <HAL_DMA_Abort_IT+0x72>
 8009aea:	3214      	adds	r2, #20
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d01d      	beq.n	8009b2c <HAL_DMA_Abort_IT+0x78>
 8009af0:	3214      	adds	r2, #20
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d01d      	beq.n	8009b32 <HAL_DMA_Abort_IT+0x7e>
 8009af6:	3214      	adds	r2, #20
 8009af8:	4293      	cmp	r3, r2
 8009afa:	bf14      	ite	ne
 8009afc:	f04f 7380 	movne.w	r3, #16777216	@ 0x1000000
 8009b00:	f44f 1380 	moveq.w	r3, #1048576	@ 0x100000
 8009b04:	4a0d      	ldr	r2, [pc, #52]	@ (8009b3c <HAL_DMA_Abort_IT+0x88>)
 8009b06:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8009b0e:	2300      	movs	r3, #0
 8009b10:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8009b14:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009b16:	b103      	cbz	r3, 8009b1a <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 8009b18:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8009b1a:	2000      	movs	r0, #0
 8009b1c:	e7d2      	b.n	8009ac4 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8009b1e:	2301      	movs	r3, #1
 8009b20:	e7f0      	b.n	8009b04 <HAL_DMA_Abort_IT+0x50>
 8009b22:	2310      	movs	r3, #16
 8009b24:	e7ee      	b.n	8009b04 <HAL_DMA_Abort_IT+0x50>
 8009b26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009b2a:	e7eb      	b.n	8009b04 <HAL_DMA_Abort_IT+0x50>
 8009b2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009b30:	e7e8      	b.n	8009b04 <HAL_DMA_Abort_IT+0x50>
 8009b32:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009b36:	e7e5      	b.n	8009b04 <HAL_DMA_Abort_IT+0x50>
 8009b38:	40020008 	.word	0x40020008
 8009b3c:	40020000 	.word	0x40020000

08009b40 <HAL_DMA_IRQHandler>:
{
 8009b40:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8009b42:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009b44:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8009b46:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009b48:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8009b4a:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8009b4c:	4095      	lsls	r5, r2
 8009b4e:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8009b50:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8009b52:	d032      	beq.n	8009bba <HAL_DMA_IRQHandler+0x7a>
 8009b54:	074d      	lsls	r5, r1, #29
 8009b56:	d530      	bpl.n	8009bba <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009b58:	681a      	ldr	r2, [r3, #0]
 8009b5a:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009b5c:	bf5e      	ittt	pl
 8009b5e:	681a      	ldrpl	r2, [r3, #0]
 8009b60:	f022 0204 	bicpl.w	r2, r2, #4
 8009b64:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009b66:	4a3e      	ldr	r2, [pc, #248]	@ (8009c60 <HAL_DMA_IRQHandler+0x120>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d019      	beq.n	8009ba0 <HAL_DMA_IRQHandler+0x60>
 8009b6c:	3214      	adds	r2, #20
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d018      	beq.n	8009ba4 <HAL_DMA_IRQHandler+0x64>
 8009b72:	3214      	adds	r2, #20
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d017      	beq.n	8009ba8 <HAL_DMA_IRQHandler+0x68>
 8009b78:	3214      	adds	r2, #20
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d017      	beq.n	8009bae <HAL_DMA_IRQHandler+0x6e>
 8009b7e:	3214      	adds	r2, #20
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d017      	beq.n	8009bb4 <HAL_DMA_IRQHandler+0x74>
 8009b84:	3214      	adds	r2, #20
 8009b86:	4293      	cmp	r3, r2
 8009b88:	bf14      	ite	ne
 8009b8a:	f04f 6380 	movne.w	r3, #67108864	@ 0x4000000
 8009b8e:	f44f 0380 	moveq.w	r3, #4194304	@ 0x400000
 8009b92:	4a34      	ldr	r2, [pc, #208]	@ (8009c64 <HAL_DMA_IRQHandler+0x124>)
 8009b94:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8009b96:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d05e      	beq.n	8009c5a <HAL_DMA_IRQHandler+0x11a>
}
 8009b9c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8009b9e:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8009ba0:	2304      	movs	r3, #4
 8009ba2:	e7f6      	b.n	8009b92 <HAL_DMA_IRQHandler+0x52>
 8009ba4:	2340      	movs	r3, #64	@ 0x40
 8009ba6:	e7f4      	b.n	8009b92 <HAL_DMA_IRQHandler+0x52>
 8009ba8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009bac:	e7f1      	b.n	8009b92 <HAL_DMA_IRQHandler+0x52>
 8009bae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009bb2:	e7ee      	b.n	8009b92 <HAL_DMA_IRQHandler+0x52>
 8009bb4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8009bb8:	e7eb      	b.n	8009b92 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8009bba:	2502      	movs	r5, #2
 8009bbc:	4095      	lsls	r5, r2
 8009bbe:	4225      	tst	r5, r4
 8009bc0:	d035      	beq.n	8009c2e <HAL_DMA_IRQHandler+0xee>
 8009bc2:	078d      	lsls	r5, r1, #30
 8009bc4:	d533      	bpl.n	8009c2e <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	0694      	lsls	r4, r2, #26
 8009bca:	d406      	bmi.n	8009bda <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8009bcc:	681a      	ldr	r2, [r3, #0]
 8009bce:	f022 020a 	bic.w	r2, r2, #10
 8009bd2:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	f880 2021 	strb.w	r2, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009bda:	4a21      	ldr	r2, [pc, #132]	@ (8009c60 <HAL_DMA_IRQHandler+0x120>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d019      	beq.n	8009c14 <HAL_DMA_IRQHandler+0xd4>
 8009be0:	3214      	adds	r2, #20
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d018      	beq.n	8009c18 <HAL_DMA_IRQHandler+0xd8>
 8009be6:	3214      	adds	r2, #20
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d017      	beq.n	8009c1c <HAL_DMA_IRQHandler+0xdc>
 8009bec:	3214      	adds	r2, #20
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d017      	beq.n	8009c22 <HAL_DMA_IRQHandler+0xe2>
 8009bf2:	3214      	adds	r2, #20
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d017      	beq.n	8009c28 <HAL_DMA_IRQHandler+0xe8>
 8009bf8:	3214      	adds	r2, #20
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	bf14      	ite	ne
 8009bfe:	f04f 7300 	movne.w	r3, #33554432	@ 0x2000000
 8009c02:	f44f 1300 	moveq.w	r3, #2097152	@ 0x200000
 8009c06:	4a17      	ldr	r2, [pc, #92]	@ (8009c64 <HAL_DMA_IRQHandler+0x124>)
 8009c08:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8009c10:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8009c12:	e7c1      	b.n	8009b98 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8009c14:	2302      	movs	r3, #2
 8009c16:	e7f6      	b.n	8009c06 <HAL_DMA_IRQHandler+0xc6>
 8009c18:	2320      	movs	r3, #32
 8009c1a:	e7f4      	b.n	8009c06 <HAL_DMA_IRQHandler+0xc6>
 8009c1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c20:	e7f1      	b.n	8009c06 <HAL_DMA_IRQHandler+0xc6>
 8009c22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009c26:	e7ee      	b.n	8009c06 <HAL_DMA_IRQHandler+0xc6>
 8009c28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009c2c:	e7eb      	b.n	8009c06 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8009c2e:	2508      	movs	r5, #8
 8009c30:	4095      	lsls	r5, r2
 8009c32:	4225      	tst	r5, r4
 8009c34:	d011      	beq.n	8009c5a <HAL_DMA_IRQHandler+0x11a>
 8009c36:	0709      	lsls	r1, r1, #28
 8009c38:	d50f      	bpl.n	8009c5a <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009c3a:	6819      	ldr	r1, [r3, #0]
 8009c3c:	f021 010e 	bic.w	r1, r1, #14
 8009c40:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8009c42:	2301      	movs	r3, #1
 8009c44:	fa03 f202 	lsl.w	r2, r3, r2
 8009c48:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009c4a:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8009c4c:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8009c50:	2300      	movs	r3, #0
 8009c52:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8009c56:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8009c58:	e79e      	b.n	8009b98 <HAL_DMA_IRQHandler+0x58>
}
 8009c5a:	bc70      	pop	{r4, r5, r6}
 8009c5c:	4770      	bx	lr
 8009c5e:	bf00      	nop
 8009c60:	40020008 	.word	0x40020008
 8009c64:	40020000 	.word	0x40020000

08009c68 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8009c68:	4a11      	ldr	r2, [pc, #68]	@ (8009cb0 <FLASH_SetErrorCode+0x48>)
 8009c6a:	68d3      	ldr	r3, [r2, #12]
 8009c6c:	f013 0310 	ands.w	r3, r3, #16
 8009c70:	d005      	beq.n	8009c7e <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8009c72:	4910      	ldr	r1, [pc, #64]	@ (8009cb4 <FLASH_SetErrorCode+0x4c>)
 8009c74:	69cb      	ldr	r3, [r1, #28]
 8009c76:	f043 0302 	orr.w	r3, r3, #2
 8009c7a:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8009c7c:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8009c7e:	68d2      	ldr	r2, [r2, #12]
 8009c80:	0750      	lsls	r0, r2, #29
 8009c82:	d506      	bpl.n	8009c92 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8009c84:	490b      	ldr	r1, [pc, #44]	@ (8009cb4 <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8009c86:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8009c8a:	69ca      	ldr	r2, [r1, #28]
 8009c8c:	f042 0201 	orr.w	r2, r2, #1
 8009c90:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8009c92:	4a07      	ldr	r2, [pc, #28]	@ (8009cb0 <FLASH_SetErrorCode+0x48>)
 8009c94:	69d1      	ldr	r1, [r2, #28]
 8009c96:	07c9      	lsls	r1, r1, #31
 8009c98:	d508      	bpl.n	8009cac <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8009c9a:	4806      	ldr	r0, [pc, #24]	@ (8009cb4 <FLASH_SetErrorCode+0x4c>)
 8009c9c:	69c1      	ldr	r1, [r0, #28]
 8009c9e:	f041 0104 	orr.w	r1, r1, #4
 8009ca2:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8009ca4:	69d1      	ldr	r1, [r2, #28]
 8009ca6:	f021 0101 	bic.w	r1, r1, #1
 8009caa:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8009cac:	60d3      	str	r3, [r2, #12]
}  
 8009cae:	4770      	bx	lr
 8009cb0:	40022000 	.word	0x40022000
 8009cb4:	20001768 	.word	0x20001768

08009cb8 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8009cb8:	4b06      	ldr	r3, [pc, #24]	@ (8009cd4 <HAL_FLASH_Unlock+0x1c>)
 8009cba:	6918      	ldr	r0, [r3, #16]
 8009cbc:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 8009cc0:	d007      	beq.n	8009cd2 <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8009cc2:	4a05      	ldr	r2, [pc, #20]	@ (8009cd8 <HAL_FLASH_Unlock+0x20>)
 8009cc4:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8009cc6:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8009cca:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8009ccc:	6918      	ldr	r0, [r3, #16]
 8009cce:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8009cd2:	4770      	bx	lr
 8009cd4:	40022000 	.word	0x40022000
 8009cd8:	45670123 	.word	0x45670123

08009cdc <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8009cdc:	4a03      	ldr	r2, [pc, #12]	@ (8009cec <HAL_FLASH_Lock+0x10>)
}
 8009cde:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8009ce0:	6913      	ldr	r3, [r2, #16]
 8009ce2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ce6:	6113      	str	r3, [r2, #16]
}
 8009ce8:	4770      	bx	lr
 8009cea:	bf00      	nop
 8009cec:	40022000 	.word	0x40022000

08009cf0 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8009cf0:	4b01      	ldr	r3, [pc, #4]	@ (8009cf8 <HAL_FLASH_GetError+0x8>)
 8009cf2:	69d8      	ldr	r0, [r3, #28]
}
 8009cf4:	4770      	bx	lr
 8009cf6:	bf00      	nop
 8009cf8:	20001768 	.word	0x20001768

08009cfc <FLASH_WaitForLastOperation>:
{
 8009cfc:	b570      	push	{r4, r5, r6, lr}
 8009cfe:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8009d00:	f7ff fab2 	bl	8009268 <HAL_GetTick>
 8009d04:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8009d06:	4c11      	ldr	r4, [pc, #68]	@ (8009d4c <FLASH_WaitForLastOperation+0x50>)
 8009d08:	68e3      	ldr	r3, [r4, #12]
 8009d0a:	07d8      	lsls	r0, r3, #31
 8009d0c:	d412      	bmi.n	8009d34 <FLASH_WaitForLastOperation+0x38>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8009d0e:	68e3      	ldr	r3, [r4, #12]
 8009d10:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009d12:	bf44      	itt	mi
 8009d14:	2320      	movmi	r3, #32
 8009d16:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8009d18:	68e3      	ldr	r3, [r4, #12]
 8009d1a:	06da      	lsls	r2, r3, #27
 8009d1c:	d406      	bmi.n	8009d2c <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8009d1e:	69e3      	ldr	r3, [r4, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8009d20:	07db      	lsls	r3, r3, #31
 8009d22:	d403      	bmi.n	8009d2c <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8009d24:	68e0      	ldr	r0, [r4, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8009d26:	f010 0004 	ands.w	r0, r0, #4
 8009d2a:	d007      	beq.n	8009d3c <FLASH_WaitForLastOperation+0x40>
    FLASH_SetErrorCode();
 8009d2c:	f7ff ff9c 	bl	8009c68 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8009d30:	2001      	movs	r0, #1
 8009d32:	e003      	b.n	8009d3c <FLASH_WaitForLastOperation+0x40>
    if (Timeout != HAL_MAX_DELAY)
 8009d34:	1c6b      	adds	r3, r5, #1
 8009d36:	d0e7      	beq.n	8009d08 <FLASH_WaitForLastOperation+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8009d38:	b90d      	cbnz	r5, 8009d3e <FLASH_WaitForLastOperation+0x42>
        return HAL_TIMEOUT;
 8009d3a:	2003      	movs	r0, #3
}
 8009d3c:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8009d3e:	f7ff fa93 	bl	8009268 <HAL_GetTick>
 8009d42:	1b80      	subs	r0, r0, r6
 8009d44:	42a8      	cmp	r0, r5
 8009d46:	d9df      	bls.n	8009d08 <FLASH_WaitForLastOperation+0xc>
 8009d48:	e7f7      	b.n	8009d3a <FLASH_WaitForLastOperation+0x3e>
 8009d4a:	bf00      	nop
 8009d4c:	40022000 	.word	0x40022000

08009d50 <HAL_FLASH_Program>:
{
 8009d50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 8009d54:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8009dec <HAL_FLASH_Program+0x9c>
{
 8009d58:	461f      	mov	r7, r3
  __HAL_LOCK(&pFlash);
 8009d5a:	f89a 3018 	ldrb.w	r3, [sl, #24]
{
 8009d5e:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 8009d60:	2b01      	cmp	r3, #1
{
 8009d62:	4688      	mov	r8, r1
 8009d64:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 8009d66:	d03f      	beq.n	8009de8 <HAL_FLASH_Program+0x98>
 8009d68:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009d6a:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 8009d6e:	f88a 3018 	strb.w	r3, [sl, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009d72:	f7ff ffc3 	bl	8009cfc <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8009d76:	bb90      	cbnz	r0, 8009dde <HAL_FLASH_Program+0x8e>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8009d78:	2d01      	cmp	r5, #1
 8009d7a:	d003      	beq.n	8009d84 <HAL_FLASH_Program+0x34>
      nbiterations = 2U;
 8009d7c:	2d02      	cmp	r5, #2
 8009d7e:	bf14      	ite	ne
 8009d80:	2504      	movne	r5, #4
 8009d82:	2502      	moveq	r5, #2
      nbiterations = 4U;
 8009d84:	2600      	movs	r6, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009d86:	4633      	mov	r3, r6
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009d88:	f8df b064 	ldr.w	fp, [pc, #100]	@ 8009df0 <HAL_FLASH_Program+0xa0>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8009d8c:	0134      	lsls	r4, r6, #4
 8009d8e:	f1c4 0120 	rsb	r1, r4, #32
 8009d92:	f1a4 0220 	sub.w	r2, r4, #32
 8009d96:	fa07 f101 	lsl.w	r1, r7, r1
 8009d9a:	fa29 f404 	lsr.w	r4, r9, r4
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009d9e:	f8ca 301c 	str.w	r3, [sl, #28]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8009da2:	430c      	orrs	r4, r1
 8009da4:	fa27 f202 	lsr.w	r2, r7, r2
 8009da8:	4314      	orrs	r4, r2
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009daa:	f8db 2010 	ldr.w	r2, [fp, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8009dae:	b2a4      	uxth	r4, r4
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8009db0:	f042 0201 	orr.w	r2, r2, #1
 8009db4:	f8cb 2010 	str.w	r2, [fp, #16]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009db8:	f24c 3050 	movw	r0, #50000	@ 0xc350
  *(__IO uint16_t*)Address = Data;
 8009dbc:	f828 4016 	strh.w	r4, [r8, r6, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009dc0:	f7ff ff9c 	bl	8009cfc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8009dc4:	f8db 2010 	ldr.w	r2, [fp, #16]
 8009dc8:	f022 0201 	bic.w	r2, r2, #1
 8009dcc:	f8cb 2010 	str.w	r2, [fp, #16]
      if (status != HAL_OK)
 8009dd0:	b928      	cbnz	r0, 8009dde <HAL_FLASH_Program+0x8e>
    for (index = 0U; index < nbiterations; index++)
 8009dd2:	3601      	adds	r6, #1
 8009dd4:	b2f2      	uxtb	r2, r6
 8009dd6:	4295      	cmp	r5, r2
 8009dd8:	f04f 0300 	mov.w	r3, #0
 8009ddc:	d8d6      	bhi.n	8009d8c <HAL_FLASH_Program+0x3c>
  __HAL_UNLOCK(&pFlash);
 8009dde:	2300      	movs	r3, #0
 8009de0:	f88a 3018 	strb.w	r3, [sl, #24]
}
 8009de4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8009de8:	2002      	movs	r0, #2
 8009dea:	e7fb      	b.n	8009de4 <HAL_FLASH_Program+0x94>
 8009dec:	20001768 	.word	0x20001768
 8009df0:	40022000 	.word	0x40022000

08009df4 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009df4:	2200      	movs	r2, #0
 8009df6:	4b06      	ldr	r3, [pc, #24]	@ (8009e10 <FLASH_PageErase+0x1c>)
 8009df8:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8009dfa:	4b06      	ldr	r3, [pc, #24]	@ (8009e14 <FLASH_PageErase+0x20>)
 8009dfc:	691a      	ldr	r2, [r3, #16]
 8009dfe:	f042 0202 	orr.w	r2, r2, #2
 8009e02:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8009e04:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8009e06:	691a      	ldr	r2, [r3, #16]
 8009e08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009e0c:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8009e0e:	4770      	bx	lr
 8009e10:	20001768 	.word	0x20001768
 8009e14:	40022000 	.word	0x40022000

08009e18 <HAL_FLASHEx_Erase>:
{
 8009e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8009e1c:	4f26      	ldr	r7, [pc, #152]	@ (8009eb8 <HAL_FLASHEx_Erase+0xa0>)
{
 8009e1e:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 8009e20:	7e3b      	ldrb	r3, [r7, #24]
{
 8009e22:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8009e24:	2b01      	cmp	r3, #1
 8009e26:	d044      	beq.n	8009eb2 <HAL_FLASHEx_Erase+0x9a>
 8009e28:	2401      	movs	r4, #1
 8009e2a:	763c      	strb	r4, [r7, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8009e2c:	6803      	ldr	r3, [r0, #0]
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8009e2e:	f24c 3050 	movw	r0, #50000	@ 0xc350
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8009e32:	2b02      	cmp	r3, #2
 8009e34:	d11a      	bne.n	8009e6c <HAL_FLASHEx_Erase+0x54>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8009e36:	f7ff ff61 	bl	8009cfc <FLASH_WaitForLastOperation>
 8009e3a:	b120      	cbz	r0, 8009e46 <HAL_FLASHEx_Erase+0x2e>
  HAL_StatusTypeDef status = HAL_ERROR;
 8009e3c:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8009e3e:	2300      	movs	r3, #0
 8009e40:	763b      	strb	r3, [r7, #24]
}
 8009e42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8009e46:	4c1d      	ldr	r4, [pc, #116]	@ (8009ebc <HAL_FLASHEx_Erase+0xa4>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009e48:	61f8      	str	r0, [r7, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8009e4a:	6923      	ldr	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009e4c:	f24c 3050 	movw	r0, #50000	@ 0xc350
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8009e50:	f043 0304 	orr.w	r3, r3, #4
 8009e54:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8009e56:	6923      	ldr	r3, [r4, #16]
 8009e58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e5c:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009e5e:	f7ff ff4d 	bl	8009cfc <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8009e62:	6923      	ldr	r3, [r4, #16]
 8009e64:	f023 0304 	bic.w	r3, r3, #4
 8009e68:	6123      	str	r3, [r4, #16]
 8009e6a:	e7e8      	b.n	8009e3e <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8009e6c:	f7ff ff46 	bl	8009cfc <FLASH_WaitForLastOperation>
 8009e70:	2800      	cmp	r0, #0
 8009e72:	d1e3      	bne.n	8009e3c <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 8009e74:	f04f 33ff 	mov.w	r3, #4294967295
 8009e78:	f8c8 3000 	str.w	r3, [r8]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009e7c:	4620      	mov	r0, r4
        for(address = pEraseInit->PageAddress;
 8009e7e:	68ae      	ldr	r6, [r5, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8009e80:	4c0e      	ldr	r4, [pc, #56]	@ (8009ebc <HAL_FLASHEx_Erase+0xa4>)
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8009e82:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8009e86:	eb03 2382 	add.w	r3, r3, r2, lsl #10
 8009e8a:	42b3      	cmp	r3, r6
 8009e8c:	d9d7      	bls.n	8009e3e <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8009e8e:	4630      	mov	r0, r6
 8009e90:	f7ff ffb0 	bl	8009df4 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009e94:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8009e98:	f7ff ff30 	bl	8009cfc <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8009e9c:	6923      	ldr	r3, [r4, #16]
 8009e9e:	f023 0302 	bic.w	r3, r3, #2
 8009ea2:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 8009ea4:	b110      	cbz	r0, 8009eac <HAL_FLASHEx_Erase+0x94>
            *PageError = address;
 8009ea6:	f8c8 6000 	str.w	r6, [r8]
            break;
 8009eaa:	e7c8      	b.n	8009e3e <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8009eac:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8009eb0:	e7e7      	b.n	8009e82 <HAL_FLASHEx_Erase+0x6a>
  __HAL_LOCK(&pFlash);
 8009eb2:	2002      	movs	r0, #2
 8009eb4:	e7c5      	b.n	8009e42 <HAL_FLASHEx_Erase+0x2a>
 8009eb6:	bf00      	nop
 8009eb8:	20001768 	.word	0x20001768
 8009ebc:	40022000 	.word	0x40022000

08009ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009ec0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8009ec4:	2400      	movs	r4, #0
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8009ec6:	f04f 0e0f 	mov.w	lr, #15
  uint32_t position = 0x00u;
 8009eca:	4626      	mov	r6, r4
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8009ecc:	f8df c184 	ldr.w	ip, [pc, #388]	@ 800a054 <HAL_GPIO_Init+0x194>
 8009ed0:	4b61      	ldr	r3, [pc, #388]	@ (800a058 <HAL_GPIO_Init+0x198>)
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8009ed2:	f100 0804 	add.w	r8, r0, #4
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009ed6:	680a      	ldr	r2, [r1, #0]
 8009ed8:	fa32 f506 	lsrs.w	r5, r2, r6
 8009edc:	d102      	bne.n	8009ee4 <HAL_GPIO_Init+0x24>
      }
    }

	position++;
  }
}
 8009ede:	b003      	add	sp, #12
 8009ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8009ee4:	2501      	movs	r5, #1
 8009ee6:	fa05 f706 	lsl.w	r7, r5, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009eea:	ea02 0507 	and.w	r5, r2, r7
    if (iocurrent == ioposition)
 8009eee:	ea37 0202 	bics.w	r2, r7, r2
 8009ef2:	d176      	bne.n	8009fe2 <HAL_GPIO_Init+0x122>
      switch (GPIO_Init->Mode)
 8009ef4:	684a      	ldr	r2, [r1, #4]
 8009ef6:	2a03      	cmp	r2, #3
 8009ef8:	d807      	bhi.n	8009f0a <HAL_GPIO_Init+0x4a>
 8009efa:	3a01      	subs	r2, #1
 8009efc:	2a02      	cmp	r2, #2
 8009efe:	f200 8083 	bhi.w	800a008 <HAL_GPIO_Init+0x148>
 8009f02:	e8df f002 	tbb	[pc, r2]
 8009f06:	9691      	.short	0x9691
 8009f08:	9c          	.byte	0x9c
 8009f09:	00          	.byte	0x00
 8009f0a:	2a12      	cmp	r2, #18
 8009f0c:	f000 8094 	beq.w	800a038 <HAL_GPIO_Init+0x178>
 8009f10:	d869      	bhi.n	8009fe6 <HAL_GPIO_Init+0x126>
 8009f12:	2a11      	cmp	r2, #17
 8009f14:	f000 808a 	beq.w	800a02c <HAL_GPIO_Init+0x16c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8009f18:	2dff      	cmp	r5, #255	@ 0xff
 8009f1a:	bf94      	ite	ls
 8009f1c:	4681      	movls	r9, r0
 8009f1e:	46c1      	movhi	r9, r8
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8009f20:	ea4f 0286 	mov.w	r2, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8009f24:	f8d9 7000 	ldr.w	r7, [r9]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8009f28:	bf88      	it	hi
 8009f2a:	3a20      	subhi	r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8009f2c:	fa0e fa02 	lsl.w	sl, lr, r2
 8009f30:	ea27 070a 	bic.w	r7, r7, sl
 8009f34:	fa04 f202 	lsl.w	r2, r4, r2
 8009f38:	4317      	orrs	r7, r2
 8009f3a:	f8c9 7000 	str.w	r7, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8009f3e:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8009f42:	f019 5f80 	tst.w	r9, #268435456	@ 0x10000000
 8009f46:	d04c      	beq.n	8009fe2 <HAL_GPIO_Init+0x122>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8009f48:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8009f4c:	f026 0703 	bic.w	r7, r6, #3
 8009f50:	f042 0201 	orr.w	r2, r2, #1
 8009f54:	f8cc 2018 	str.w	r2, [ip, #24]
 8009f58:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8009f5c:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8009f60:	f002 0201 	and.w	r2, r2, #1
 8009f64:	9201      	str	r2, [sp, #4]
 8009f66:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8009f6a:	f006 0a03 	and.w	sl, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8009f6e:	9a01      	ldr	r2, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8009f70:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8009f74:	68ba      	ldr	r2, [r7, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8009f76:	fa0e fb0a 	lsl.w	fp, lr, sl
 8009f7a:	ea22 0b0b 	bic.w	fp, r2, fp
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8009f7e:	4a37      	ldr	r2, [pc, #220]	@ (800a05c <HAL_GPIO_Init+0x19c>)
 8009f80:	4290      	cmp	r0, r2
 8009f82:	d060      	beq.n	800a046 <HAL_GPIO_Init+0x186>
 8009f84:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009f88:	4290      	cmp	r0, r2
 8009f8a:	d05e      	beq.n	800a04a <HAL_GPIO_Init+0x18a>
 8009f8c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009f90:	4290      	cmp	r0, r2
 8009f92:	d05c      	beq.n	800a04e <HAL_GPIO_Init+0x18e>
 8009f94:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009f98:	4290      	cmp	r0, r2
 8009f9a:	bf14      	ite	ne
 8009f9c:	2204      	movne	r2, #4
 8009f9e:	2203      	moveq	r2, #3
 8009fa0:	fa02 f20a 	lsl.w	r2, r2, sl
 8009fa4:	ea42 020b 	orr.w	r2, r2, fp
        AFIO->EXTICR[position >> 2u] = temp;
 8009fa8:	60ba      	str	r2, [r7, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8009faa:	689a      	ldr	r2, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8009fac:	f419 1f80 	tst.w	r9, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8009fb0:	bf14      	ite	ne
 8009fb2:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8009fb4:	43aa      	biceq	r2, r5
 8009fb6:	609a      	str	r2, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8009fb8:	68da      	ldr	r2, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8009fba:	f419 1f00 	tst.w	r9, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8009fbe:	bf14      	ite	ne
 8009fc0:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8009fc2:	43aa      	biceq	r2, r5
 8009fc4:	60da      	str	r2, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 8009fc6:	685a      	ldr	r2, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8009fc8:	f419 3f00 	tst.w	r9, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8009fcc:	bf14      	ite	ne
 8009fce:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8009fd0:	43aa      	biceq	r2, r5
 8009fd2:	605a      	str	r2, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 8009fd4:	681a      	ldr	r2, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8009fd6:	f419 3f80 	tst.w	r9, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8009fda:	bf14      	ite	ne
 8009fdc:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8009fde:	43aa      	biceq	r2, r5
 8009fe0:	601a      	str	r2, [r3, #0]
	position++;
 8009fe2:	3601      	adds	r6, #1
 8009fe4:	e777      	b.n	8009ed6 <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 8009fe6:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 800a060 <HAL_GPIO_Init+0x1a0>
 8009fea:	454a      	cmp	r2, r9
 8009fec:	d00c      	beq.n	800a008 <HAL_GPIO_Init+0x148>
 8009fee:	d814      	bhi.n	800a01a <HAL_GPIO_Init+0x15a>
 8009ff0:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 8009ff4:	454a      	cmp	r2, r9
 8009ff6:	d007      	beq.n	800a008 <HAL_GPIO_Init+0x148>
 8009ff8:	f509 2970 	add.w	r9, r9, #983040	@ 0xf0000
 8009ffc:	454a      	cmp	r2, r9
 8009ffe:	d003      	beq.n	800a008 <HAL_GPIO_Init+0x148>
 800a000:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 800a004:	454a      	cmp	r2, r9
 800a006:	d187      	bne.n	8009f18 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800a008:	688a      	ldr	r2, [r1, #8]
 800a00a:	b1d2      	cbz	r2, 800a042 <HAL_GPIO_Init+0x182>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800a00c:	2a01      	cmp	r2, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800a00e:	f04f 0408 	mov.w	r4, #8
            GPIOx->BSRR = ioposition;
 800a012:	bf0c      	ite	eq
 800a014:	6107      	streq	r7, [r0, #16]
            GPIOx->BRR = ioposition;
 800a016:	6147      	strne	r7, [r0, #20]
 800a018:	e77e      	b.n	8009f18 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 800a01a:	f8df 9048 	ldr.w	r9, [pc, #72]	@ 800a064 <HAL_GPIO_Init+0x1a4>
 800a01e:	454a      	cmp	r2, r9
 800a020:	d0f2      	beq.n	800a008 <HAL_GPIO_Init+0x148>
 800a022:	f509 3980 	add.w	r9, r9, #65536	@ 0x10000
 800a026:	e7ed      	b.n	800a004 <HAL_GPIO_Init+0x144>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800a028:	68cc      	ldr	r4, [r1, #12]
          break;
 800a02a:	e775      	b.n	8009f18 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800a02c:	68cc      	ldr	r4, [r1, #12]
 800a02e:	3404      	adds	r4, #4
          break;
 800a030:	e772      	b.n	8009f18 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800a032:	68cc      	ldr	r4, [r1, #12]
 800a034:	3408      	adds	r4, #8
          break;
 800a036:	e76f      	b.n	8009f18 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800a038:	68cc      	ldr	r4, [r1, #12]
 800a03a:	340c      	adds	r4, #12
          break;
 800a03c:	e76c      	b.n	8009f18 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 800a03e:	2400      	movs	r4, #0
 800a040:	e76a      	b.n	8009f18 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800a042:	2404      	movs	r4, #4
 800a044:	e768      	b.n	8009f18 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800a046:	2200      	movs	r2, #0
 800a048:	e7aa      	b.n	8009fa0 <HAL_GPIO_Init+0xe0>
 800a04a:	2201      	movs	r2, #1
 800a04c:	e7a8      	b.n	8009fa0 <HAL_GPIO_Init+0xe0>
 800a04e:	2202      	movs	r2, #2
 800a050:	e7a6      	b.n	8009fa0 <HAL_GPIO_Init+0xe0>
 800a052:	bf00      	nop
 800a054:	40021000 	.word	0x40021000
 800a058:	40010400 	.word	0x40010400
 800a05c:	40010800 	.word	0x40010800
 800a060:	10220000 	.word	0x10220000
 800a064:	10310000 	.word	0x10310000

0800a068 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a068:	6883      	ldr	r3, [r0, #8]
 800a06a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800a06c:	bf14      	ite	ne
 800a06e:	2001      	movne	r0, #1
 800a070:	2000      	moveq	r0, #0
 800a072:	4770      	bx	lr

0800a074 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a074:	b10a      	cbz	r2, 800a07a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800a076:	6101      	str	r1, [r0, #16]
  }
}
 800a078:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800a07a:	0409      	lsls	r1, r1, #16
 800a07c:	e7fb      	b.n	800a076 <HAL_GPIO_WritePin+0x2>

0800a07e <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a07e:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a080:	ea01 0203 	and.w	r2, r1, r3
 800a084:	ea21 0103 	bic.w	r1, r1, r3
 800a088:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a08c:	6101      	str	r1, [r0, #16]
}
 800a08e:	4770      	bx	lr

0800a090 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800a090:	2201      	movs	r2, #1
 800a092:	4b01      	ldr	r3, [pc, #4]	@ (800a098 <HAL_PWR_EnableBkUpAccess+0x8>)
 800a094:	621a      	str	r2, [r3, #32]
}
 800a096:	4770      	bx	lr
 800a098:	420e0000 	.word	0x420e0000

0800a09c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a09c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a0a0:	4605      	mov	r5, r0
 800a0a2:	b338      	cbz	r0, 800a0f4 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a0a4:	6803      	ldr	r3, [r0, #0]
 800a0a6:	07db      	lsls	r3, r3, #31
 800a0a8:	d410      	bmi.n	800a0cc <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a0aa:	682b      	ldr	r3, [r5, #0]
 800a0ac:	079f      	lsls	r7, r3, #30
 800a0ae:	d462      	bmi.n	800a176 <HAL_RCC_OscConfig+0xda>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a0b0:	682b      	ldr	r3, [r5, #0]
 800a0b2:	0719      	lsls	r1, r3, #28
 800a0b4:	f100 8099 	bmi.w	800a1ea <HAL_RCC_OscConfig+0x14e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a0b8:	682b      	ldr	r3, [r5, #0]
 800a0ba:	075a      	lsls	r2, r3, #29
 800a0bc:	f100 80c5 	bmi.w	800a24a <HAL_RCC_OscConfig+0x1ae>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a0c0:	69eb      	ldr	r3, [r5, #28]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	f040 8130 	bne.w	800a328 <HAL_RCC_OscConfig+0x28c>
        }
      }
    }
  }

  return HAL_OK;
 800a0c8:	2000      	movs	r0, #0
 800a0ca:	e02b      	b.n	800a124 <HAL_RCC_OscConfig+0x88>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a0cc:	4c92      	ldr	r4, [pc, #584]	@ (800a318 <HAL_RCC_OscConfig+0x27c>)
 800a0ce:	6863      	ldr	r3, [r4, #4]
 800a0d0:	f003 030c 	and.w	r3, r3, #12
 800a0d4:	2b04      	cmp	r3, #4
 800a0d6:	d007      	beq.n	800a0e8 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800a0d8:	6863      	ldr	r3, [r4, #4]
 800a0da:	f003 030c 	and.w	r3, r3, #12
 800a0de:	2b08      	cmp	r3, #8
 800a0e0:	d10a      	bne.n	800a0f8 <HAL_RCC_OscConfig+0x5c>
 800a0e2:	6863      	ldr	r3, [r4, #4]
 800a0e4:	03de      	lsls	r6, r3, #15
 800a0e6:	d507      	bpl.n	800a0f8 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a0e8:	6823      	ldr	r3, [r4, #0]
 800a0ea:	039c      	lsls	r4, r3, #14
 800a0ec:	d5dd      	bpl.n	800a0aa <HAL_RCC_OscConfig+0xe>
 800a0ee:	686b      	ldr	r3, [r5, #4]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1da      	bne.n	800a0aa <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 800a0f4:	2001      	movs	r0, #1
 800a0f6:	e015      	b.n	800a124 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a0f8:	686b      	ldr	r3, [r5, #4]
 800a0fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0fe:	d114      	bne.n	800a12a <HAL_RCC_OscConfig+0x8e>
 800a100:	6823      	ldr	r3, [r4, #0]
 800a102:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a106:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800a108:	f7ff f8ae 	bl	8009268 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a10c:	f241 3788 	movw	r7, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800a110:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a112:	6823      	ldr	r3, [r4, #0]
 800a114:	0398      	lsls	r0, r3, #14
 800a116:	d4c8      	bmi.n	800a0aa <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a118:	f7ff f8a6 	bl	8009268 <HAL_GetTick>
 800a11c:	1b80      	subs	r0, r0, r6
 800a11e:	42b8      	cmp	r0, r7
 800a120:	d9f7      	bls.n	800a112 <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
 800a122:	2003      	movs	r0, #3
}
 800a124:	b002      	add	sp, #8
 800a126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a12a:	b9ab      	cbnz	r3, 800a158 <HAL_RCC_OscConfig+0xbc>
 800a12c:	6823      	ldr	r3, [r4, #0]
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a12e:	f241 3788 	movw	r7, #5000	@ 0x1388
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a132:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a136:	6023      	str	r3, [r4, #0]
 800a138:	6823      	ldr	r3, [r4, #0]
 800a13a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a13e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800a140:	f7ff f892 	bl	8009268 <HAL_GetTick>
 800a144:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a146:	6823      	ldr	r3, [r4, #0]
 800a148:	0399      	lsls	r1, r3, #14
 800a14a:	d5ae      	bpl.n	800a0aa <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a14c:	f7ff f88c 	bl	8009268 <HAL_GetTick>
 800a150:	1b80      	subs	r0, r0, r6
 800a152:	42b8      	cmp	r0, r7
 800a154:	d9f7      	bls.n	800a146 <HAL_RCC_OscConfig+0xaa>
 800a156:	e7e4      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a158:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a15c:	6823      	ldr	r3, [r4, #0]
 800a15e:	d103      	bne.n	800a168 <HAL_RCC_OscConfig+0xcc>
 800a160:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a164:	6023      	str	r3, [r4, #0]
 800a166:	e7cb      	b.n	800a100 <HAL_RCC_OscConfig+0x64>
 800a168:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a16c:	6023      	str	r3, [r4, #0]
 800a16e:	6823      	ldr	r3, [r4, #0]
 800a170:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a174:	e7c7      	b.n	800a106 <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a176:	4c68      	ldr	r4, [pc, #416]	@ (800a318 <HAL_RCC_OscConfig+0x27c>)
 800a178:	6863      	ldr	r3, [r4, #4]
 800a17a:	f013 0f0c 	tst.w	r3, #12
 800a17e:	d007      	beq.n	800a190 <HAL_RCC_OscConfig+0xf4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800a180:	6863      	ldr	r3, [r4, #4]
 800a182:	f003 030c 	and.w	r3, r3, #12
 800a186:	2b08      	cmp	r3, #8
 800a188:	d110      	bne.n	800a1ac <HAL_RCC_OscConfig+0x110>
 800a18a:	6863      	ldr	r3, [r4, #4]
 800a18c:	03da      	lsls	r2, r3, #15
 800a18e:	d40d      	bmi.n	800a1ac <HAL_RCC_OscConfig+0x110>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a190:	6823      	ldr	r3, [r4, #0]
 800a192:	079b      	lsls	r3, r3, #30
 800a194:	d502      	bpl.n	800a19c <HAL_RCC_OscConfig+0x100>
 800a196:	692b      	ldr	r3, [r5, #16]
 800a198:	2b01      	cmp	r3, #1
 800a19a:	d1ab      	bne.n	800a0f4 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a19c:	6823      	ldr	r3, [r4, #0]
 800a19e:	696a      	ldr	r2, [r5, #20]
 800a1a0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800a1a4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800a1a8:	6023      	str	r3, [r4, #0]
 800a1aa:	e781      	b.n	800a0b0 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a1ac:	692a      	ldr	r2, [r5, #16]
 800a1ae:	4b5b      	ldr	r3, [pc, #364]	@ (800a31c <HAL_RCC_OscConfig+0x280>)
 800a1b0:	b16a      	cbz	r2, 800a1ce <HAL_RCC_OscConfig+0x132>
        __HAL_RCC_HSI_ENABLE();
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a1b6:	f7ff f857 	bl	8009268 <HAL_GetTick>
 800a1ba:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a1bc:	6823      	ldr	r3, [r4, #0]
 800a1be:	079f      	lsls	r7, r3, #30
 800a1c0:	d4ec      	bmi.n	800a19c <HAL_RCC_OscConfig+0x100>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a1c2:	f7ff f851 	bl	8009268 <HAL_GetTick>
 800a1c6:	1b80      	subs	r0, r0, r6
 800a1c8:	2802      	cmp	r0, #2
 800a1ca:	d9f7      	bls.n	800a1bc <HAL_RCC_OscConfig+0x120>
 800a1cc:	e7a9      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
        __HAL_RCC_HSI_DISABLE();
 800a1ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a1d0:	f7ff f84a 	bl	8009268 <HAL_GetTick>
 800a1d4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a1d6:	6823      	ldr	r3, [r4, #0]
 800a1d8:	0798      	lsls	r0, r3, #30
 800a1da:	f57f af69 	bpl.w	800a0b0 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a1de:	f7ff f843 	bl	8009268 <HAL_GetTick>
 800a1e2:	1b80      	subs	r0, r0, r6
 800a1e4:	2802      	cmp	r0, #2
 800a1e6:	d9f6      	bls.n	800a1d6 <HAL_RCC_OscConfig+0x13a>
 800a1e8:	e79b      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a1ea:	69aa      	ldr	r2, [r5, #24]
 800a1ec:	4e4a      	ldr	r6, [pc, #296]	@ (800a318 <HAL_RCC_OscConfig+0x27c>)
 800a1ee:	4b4b      	ldr	r3, [pc, #300]	@ (800a31c <HAL_RCC_OscConfig+0x280>)
 800a1f0:	b1e2      	cbz	r2, 800a22c <HAL_RCC_OscConfig+0x190>
      __HAL_RCC_LSI_ENABLE();
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 800a1f8:	f7ff f836 	bl	8009268 <HAL_GetTick>
 800a1fc:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a1fe:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 800a200:	079b      	lsls	r3, r3, #30
 800a202:	d50d      	bpl.n	800a220 <HAL_RCC_OscConfig+0x184>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800a204:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 800a208:	4b45      	ldr	r3, [pc, #276]	@ (800a320 <HAL_RCC_OscConfig+0x284>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a210:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800a212:	bf00      	nop
  }
  while (Delay --);
 800a214:	9b01      	ldr	r3, [sp, #4]
 800a216:	1e5a      	subs	r2, r3, #1
 800a218:	9201      	str	r2, [sp, #4]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d1f9      	bne.n	800a212 <HAL_RCC_OscConfig+0x176>
 800a21e:	e74b      	b.n	800a0b8 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a220:	f7ff f822 	bl	8009268 <HAL_GetTick>
 800a224:	1b00      	subs	r0, r0, r4
 800a226:	2802      	cmp	r0, #2
 800a228:	d9e9      	bls.n	800a1fe <HAL_RCC_OscConfig+0x162>
 800a22a:	e77a      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_LSI_DISABLE();
 800a22c:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 800a230:	f7ff f81a 	bl	8009268 <HAL_GetTick>
 800a234:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a236:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 800a238:	079f      	lsls	r7, r3, #30
 800a23a:	f57f af3d 	bpl.w	800a0b8 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a23e:	f7ff f813 	bl	8009268 <HAL_GetTick>
 800a242:	1b00      	subs	r0, r0, r4
 800a244:	2802      	cmp	r0, #2
 800a246:	d9f6      	bls.n	800a236 <HAL_RCC_OscConfig+0x19a>
 800a248:	e76b      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a24a:	4c33      	ldr	r4, [pc, #204]	@ (800a318 <HAL_RCC_OscConfig+0x27c>)
 800a24c:	69e3      	ldr	r3, [r4, #28]
 800a24e:	00d8      	lsls	r0, r3, #3
 800a250:	d424      	bmi.n	800a29c <HAL_RCC_OscConfig+0x200>
      pwrclkchanged = SET;
 800a252:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800a254:	69e3      	ldr	r3, [r4, #28]
 800a256:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a25a:	61e3      	str	r3, [r4, #28]
 800a25c:	69e3      	ldr	r3, [r4, #28]
 800a25e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a262:	9300      	str	r3, [sp, #0]
 800a264:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a266:	4e2f      	ldr	r6, [pc, #188]	@ (800a324 <HAL_RCC_OscConfig+0x288>)
 800a268:	6833      	ldr	r3, [r6, #0]
 800a26a:	05d9      	lsls	r1, r3, #23
 800a26c:	d518      	bpl.n	800a2a0 <HAL_RCC_OscConfig+0x204>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a26e:	68eb      	ldr	r3, [r5, #12]
 800a270:	2b01      	cmp	r3, #1
 800a272:	d126      	bne.n	800a2c2 <HAL_RCC_OscConfig+0x226>
 800a274:	6a23      	ldr	r3, [r4, #32]
 800a276:	f043 0301 	orr.w	r3, r3, #1
 800a27a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800a27c:	f7fe fff4 	bl	8009268 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a280:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800a284:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a286:	6a23      	ldr	r3, [r4, #32]
 800a288:	079b      	lsls	r3, r3, #30
 800a28a:	d53f      	bpl.n	800a30c <HAL_RCC_OscConfig+0x270>
    if (pwrclkchanged == SET)
 800a28c:	2f00      	cmp	r7, #0
 800a28e:	f43f af17 	beq.w	800a0c0 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800a292:	69e3      	ldr	r3, [r4, #28]
 800a294:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a298:	61e3      	str	r3, [r4, #28]
 800a29a:	e711      	b.n	800a0c0 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 800a29c:	2700      	movs	r7, #0
 800a29e:	e7e2      	b.n	800a266 <HAL_RCC_OscConfig+0x1ca>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a2a0:	6833      	ldr	r3, [r6, #0]
 800a2a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a2a6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800a2a8:	f7fe ffde 	bl	8009268 <HAL_GetTick>
 800a2ac:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a2ae:	6833      	ldr	r3, [r6, #0]
 800a2b0:	05da      	lsls	r2, r3, #23
 800a2b2:	d4dc      	bmi.n	800a26e <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a2b4:	f7fe ffd8 	bl	8009268 <HAL_GetTick>
 800a2b8:	eba0 0008 	sub.w	r0, r0, r8
 800a2bc:	2864      	cmp	r0, #100	@ 0x64
 800a2be:	d9f6      	bls.n	800a2ae <HAL_RCC_OscConfig+0x212>
 800a2c0:	e72f      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2c2:	b9ab      	cbnz	r3, 800a2f0 <HAL_RCC_OscConfig+0x254>
 800a2c4:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2c6:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2ca:	f023 0301 	bic.w	r3, r3, #1
 800a2ce:	6223      	str	r3, [r4, #32]
 800a2d0:	6a23      	ldr	r3, [r4, #32]
 800a2d2:	f023 0304 	bic.w	r3, r3, #4
 800a2d6:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800a2d8:	f7fe ffc6 	bl	8009268 <HAL_GetTick>
 800a2dc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a2de:	6a23      	ldr	r3, [r4, #32]
 800a2e0:	0798      	lsls	r0, r3, #30
 800a2e2:	d5d3      	bpl.n	800a28c <HAL_RCC_OscConfig+0x1f0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a2e4:	f7fe ffc0 	bl	8009268 <HAL_GetTick>
 800a2e8:	1b80      	subs	r0, r0, r6
 800a2ea:	4540      	cmp	r0, r8
 800a2ec:	d9f7      	bls.n	800a2de <HAL_RCC_OscConfig+0x242>
 800a2ee:	e718      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a2f0:	2b05      	cmp	r3, #5
 800a2f2:	6a23      	ldr	r3, [r4, #32]
 800a2f4:	d103      	bne.n	800a2fe <HAL_RCC_OscConfig+0x262>
 800a2f6:	f043 0304 	orr.w	r3, r3, #4
 800a2fa:	6223      	str	r3, [r4, #32]
 800a2fc:	e7ba      	b.n	800a274 <HAL_RCC_OscConfig+0x1d8>
 800a2fe:	f023 0301 	bic.w	r3, r3, #1
 800a302:	6223      	str	r3, [r4, #32]
 800a304:	6a23      	ldr	r3, [r4, #32]
 800a306:	f023 0304 	bic.w	r3, r3, #4
 800a30a:	e7b6      	b.n	800a27a <HAL_RCC_OscConfig+0x1de>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a30c:	f7fe ffac 	bl	8009268 <HAL_GetTick>
 800a310:	1b80      	subs	r0, r0, r6
 800a312:	4540      	cmp	r0, r8
 800a314:	d9b7      	bls.n	800a286 <HAL_RCC_OscConfig+0x1ea>
 800a316:	e704      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
 800a318:	40021000 	.word	0x40021000
 800a31c:	42420000 	.word	0x42420000
 800a320:	20000010 	.word	0x20000010
 800a324:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a328:	4c2a      	ldr	r4, [pc, #168]	@ (800a3d4 <HAL_RCC_OscConfig+0x338>)
 800a32a:	6862      	ldr	r2, [r4, #4]
 800a32c:	f002 020c 	and.w	r2, r2, #12
 800a330:	2a08      	cmp	r2, #8
 800a332:	d03e      	beq.n	800a3b2 <HAL_RCC_OscConfig+0x316>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a334:	2200      	movs	r2, #0
 800a336:	2b02      	cmp	r3, #2
 800a338:	4b27      	ldr	r3, [pc, #156]	@ (800a3d8 <HAL_RCC_OscConfig+0x33c>)
        __HAL_RCC_PLL_DISABLE();
 800a33a:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a33c:	d12c      	bne.n	800a398 <HAL_RCC_OscConfig+0x2fc>
        tickstart = HAL_GetTick();
 800a33e:	f7fe ff93 	bl	8009268 <HAL_GetTick>
 800a342:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a344:	6823      	ldr	r3, [r4, #0]
 800a346:	0199      	lsls	r1, r3, #6
 800a348:	d420      	bmi.n	800a38c <HAL_RCC_OscConfig+0x2f0>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800a34a:	6a2b      	ldr	r3, [r5, #32]
 800a34c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a350:	d105      	bne.n	800a35e <HAL_RCC_OscConfig+0x2c2>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800a352:	6862      	ldr	r2, [r4, #4]
 800a354:	68a9      	ldr	r1, [r5, #8]
 800a356:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a35a:	430a      	orrs	r2, r1
 800a35c:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a35e:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 800a360:	6862      	ldr	r2, [r4, #4]
 800a362:	430b      	orrs	r3, r1
 800a364:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 800a368:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 800a36a:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a36c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800a36e:	4b1a      	ldr	r3, [pc, #104]	@ (800a3d8 <HAL_RCC_OscConfig+0x33c>)
 800a370:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800a372:	f7fe ff79 	bl	8009268 <HAL_GetTick>
 800a376:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800a378:	6823      	ldr	r3, [r4, #0]
 800a37a:	019a      	lsls	r2, r3, #6
 800a37c:	f53f aea4 	bmi.w	800a0c8 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a380:	f7fe ff72 	bl	8009268 <HAL_GetTick>
 800a384:	1b40      	subs	r0, r0, r5
 800a386:	2802      	cmp	r0, #2
 800a388:	d9f6      	bls.n	800a378 <HAL_RCC_OscConfig+0x2dc>
 800a38a:	e6ca      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a38c:	f7fe ff6c 	bl	8009268 <HAL_GetTick>
 800a390:	1b80      	subs	r0, r0, r6
 800a392:	2802      	cmp	r0, #2
 800a394:	d9d6      	bls.n	800a344 <HAL_RCC_OscConfig+0x2a8>
 800a396:	e6c4      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 800a398:	f7fe ff66 	bl	8009268 <HAL_GetTick>
 800a39c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800a39e:	6823      	ldr	r3, [r4, #0]
 800a3a0:	019b      	lsls	r3, r3, #6
 800a3a2:	f57f ae91 	bpl.w	800a0c8 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3a6:	f7fe ff5f 	bl	8009268 <HAL_GetTick>
 800a3aa:	1b40      	subs	r0, r0, r5
 800a3ac:	2802      	cmp	r0, #2
 800a3ae:	d9f6      	bls.n	800a39e <HAL_RCC_OscConfig+0x302>
 800a3b0:	e6b7      	b.n	800a122 <HAL_RCC_OscConfig+0x86>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a3b2:	2b01      	cmp	r3, #1
 800a3b4:	f43f ae9e 	beq.w	800a0f4 <HAL_RCC_OscConfig+0x58>
        pll_config = RCC->CFGR;
 800a3b8:	6860      	ldr	r0, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a3ba:	6a2b      	ldr	r3, [r5, #32]
 800a3bc:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	f47f ae97 	bne.w	800a0f4 <HAL_RCC_OscConfig+0x58>
 800a3c6:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800a3c8:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a3cc:	1ac0      	subs	r0, r0, r3
 800a3ce:	bf18      	it	ne
 800a3d0:	2001      	movne	r0, #1
 800a3d2:	e6a7      	b.n	800a124 <HAL_RCC_OscConfig+0x88>
 800a3d4:	40021000 	.word	0x40021000
 800a3d8:	42420000 	.word	0x42420000

0800a3dc <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 800a3dc:	4a0d      	ldr	r2, [pc, #52]	@ (800a414 <HAL_RCC_GetSysClockFreq+0x38>)
 800a3de:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800a3e0:	f003 010c 	and.w	r1, r3, #12
 800a3e4:	2908      	cmp	r1, #8
 800a3e6:	d112      	bne.n	800a40e <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a3e8:	480b      	ldr	r0, [pc, #44]	@ (800a418 <HAL_RCC_GetSysClockFreq+0x3c>)
 800a3ea:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a3ee:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a3f0:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a3f2:	d509      	bpl.n	800a408 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a3f4:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800a3f6:	4a09      	ldr	r2, [pc, #36]	@ (800a41c <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a3f8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800a3fc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a3fe:	4a08      	ldr	r2, [pc, #32]	@ (800a420 <HAL_RCC_GetSysClockFreq+0x44>)
 800a400:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800a402:	fbb0 f0f3 	udiv	r0, r0, r3
 800a406:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800a408:	4b06      	ldr	r3, [pc, #24]	@ (800a424 <HAL_RCC_GetSysClockFreq+0x48>)
 800a40a:	4358      	muls	r0, r3
 800a40c:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800a40e:	4803      	ldr	r0, [pc, #12]	@ (800a41c <HAL_RCC_GetSysClockFreq+0x40>)
}
 800a410:	4770      	bx	lr
 800a412:	bf00      	nop
 800a414:	40021000 	.word	0x40021000
 800a418:	0800c67f 	.word	0x0800c67f
 800a41c:	007a1200 	.word	0x007a1200
 800a420:	0800c67d 	.word	0x0800c67d
 800a424:	003d0900 	.word	0x003d0900

0800a428 <HAL_RCC_ClockConfig>:
{
 800a428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a42c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800a42e:	4604      	mov	r4, r0
 800a430:	b910      	cbnz	r0, 800a438 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800a432:	2001      	movs	r0, #1
}
 800a434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a438:	4a44      	ldr	r2, [pc, #272]	@ (800a54c <HAL_RCC_ClockConfig+0x124>)
 800a43a:	6813      	ldr	r3, [r2, #0]
 800a43c:	f003 0307 	and.w	r3, r3, #7
 800a440:	428b      	cmp	r3, r1
 800a442:	d328      	bcc.n	800a496 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a444:	6821      	ldr	r1, [r4, #0]
 800a446:	078e      	lsls	r6, r1, #30
 800a448:	d430      	bmi.n	800a4ac <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a44a:	07ca      	lsls	r2, r1, #31
 800a44c:	d443      	bmi.n	800a4d6 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a44e:	4a3f      	ldr	r2, [pc, #252]	@ (800a54c <HAL_RCC_ClockConfig+0x124>)
 800a450:	6813      	ldr	r3, [r2, #0]
 800a452:	f003 0307 	and.w	r3, r3, #7
 800a456:	42ab      	cmp	r3, r5
 800a458:	d865      	bhi.n	800a526 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a45a:	6822      	ldr	r2, [r4, #0]
 800a45c:	4d3c      	ldr	r5, [pc, #240]	@ (800a550 <HAL_RCC_ClockConfig+0x128>)
 800a45e:	f012 0f04 	tst.w	r2, #4
 800a462:	d16c      	bne.n	800a53e <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a464:	0713      	lsls	r3, r2, #28
 800a466:	d506      	bpl.n	800a476 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a468:	686b      	ldr	r3, [r5, #4]
 800a46a:	6922      	ldr	r2, [r4, #16]
 800a46c:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800a470:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800a474:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a476:	f7ff ffb1 	bl	800a3dc <HAL_RCC_GetSysClockFreq>
 800a47a:	686b      	ldr	r3, [r5, #4]
 800a47c:	4a35      	ldr	r2, [pc, #212]	@ (800a554 <HAL_RCC_ClockConfig+0x12c>)
 800a47e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800a482:	5cd3      	ldrb	r3, [r2, r3]
 800a484:	40d8      	lsrs	r0, r3
 800a486:	4b34      	ldr	r3, [pc, #208]	@ (800a558 <HAL_RCC_ClockConfig+0x130>)
 800a488:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800a48a:	4b34      	ldr	r3, [pc, #208]	@ (800a55c <HAL_RCC_ClockConfig+0x134>)
 800a48c:	6818      	ldr	r0, [r3, #0]
 800a48e:	f7fe fea9 	bl	80091e4 <HAL_InitTick>
  return HAL_OK;
 800a492:	2000      	movs	r0, #0
 800a494:	e7ce      	b.n	800a434 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a496:	6813      	ldr	r3, [r2, #0]
 800a498:	f023 0307 	bic.w	r3, r3, #7
 800a49c:	430b      	orrs	r3, r1
 800a49e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a4a0:	6813      	ldr	r3, [r2, #0]
 800a4a2:	f003 0307 	and.w	r3, r3, #7
 800a4a6:	428b      	cmp	r3, r1
 800a4a8:	d1c3      	bne.n	800a432 <HAL_RCC_ClockConfig+0xa>
 800a4aa:	e7cb      	b.n	800a444 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a4ac:	4b28      	ldr	r3, [pc, #160]	@ (800a550 <HAL_RCC_ClockConfig+0x128>)
 800a4ae:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a4b2:	bf1e      	ittt	ne
 800a4b4:	685a      	ldrne	r2, [r3, #4]
 800a4b6:	f442 62e0 	orrne.w	r2, r2, #1792	@ 0x700
 800a4ba:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a4bc:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a4be:	bf42      	ittt	mi
 800a4c0:	685a      	ldrmi	r2, [r3, #4]
 800a4c2:	f442 5260 	orrmi.w	r2, r2, #14336	@ 0x3800
 800a4c6:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a4c8:	685a      	ldr	r2, [r3, #4]
 800a4ca:	68a0      	ldr	r0, [r4, #8]
 800a4cc:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800a4d0:	4302      	orrs	r2, r0
 800a4d2:	605a      	str	r2, [r3, #4]
 800a4d4:	e7b9      	b.n	800a44a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a4d6:	6862      	ldr	r2, [r4, #4]
 800a4d8:	4e1d      	ldr	r6, [pc, #116]	@ (800a550 <HAL_RCC_ClockConfig+0x128>)
 800a4da:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a4dc:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a4de:	d11a      	bne.n	800a516 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a4e0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a4e4:	d0a5      	beq.n	800a432 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a4e6:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a4e8:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a4ec:	f023 0303 	bic.w	r3, r3, #3
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800a4f4:	f7fe feb8 	bl	8009268 <HAL_GetTick>
 800a4f8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a4fa:	6873      	ldr	r3, [r6, #4]
 800a4fc:	6862      	ldr	r2, [r4, #4]
 800a4fe:	f003 030c 	and.w	r3, r3, #12
 800a502:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800a506:	d0a2      	beq.n	800a44e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a508:	f7fe feae 	bl	8009268 <HAL_GetTick>
 800a50c:	1bc0      	subs	r0, r0, r7
 800a50e:	4540      	cmp	r0, r8
 800a510:	d9f3      	bls.n	800a4fa <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 800a512:	2003      	movs	r0, #3
 800a514:	e78e      	b.n	800a434 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a516:	2a02      	cmp	r2, #2
 800a518:	d102      	bne.n	800a520 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a51a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800a51e:	e7e1      	b.n	800a4e4 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a520:	f013 0f02 	tst.w	r3, #2
 800a524:	e7de      	b.n	800a4e4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a526:	6813      	ldr	r3, [r2, #0]
 800a528:	f023 0307 	bic.w	r3, r3, #7
 800a52c:	432b      	orrs	r3, r5
 800a52e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a530:	6813      	ldr	r3, [r2, #0]
 800a532:	f003 0307 	and.w	r3, r3, #7
 800a536:	42ab      	cmp	r3, r5
 800a538:	f47f af7b 	bne.w	800a432 <HAL_RCC_ClockConfig+0xa>
 800a53c:	e78d      	b.n	800a45a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a53e:	686b      	ldr	r3, [r5, #4]
 800a540:	68e1      	ldr	r1, [r4, #12]
 800a542:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800a546:	430b      	orrs	r3, r1
 800a548:	606b      	str	r3, [r5, #4]
 800a54a:	e78b      	b.n	800a464 <HAL_RCC_ClockConfig+0x3c>
 800a54c:	40022000 	.word	0x40022000
 800a550:	40021000 	.word	0x40021000
 800a554:	0800c66d 	.word	0x0800c66d
 800a558:	20000010 	.word	0x20000010
 800a55c:	20000018 	.word	0x20000018

0800a560 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a560:	4b04      	ldr	r3, [pc, #16]	@ (800a574 <HAL_RCC_GetPCLK1Freq+0x14>)
 800a562:	4a05      	ldr	r2, [pc, #20]	@ (800a578 <HAL_RCC_GetPCLK1Freq+0x18>)
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800a56a:	5cd3      	ldrb	r3, [r2, r3]
 800a56c:	4a03      	ldr	r2, [pc, #12]	@ (800a57c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800a56e:	6810      	ldr	r0, [r2, #0]
}
 800a570:	40d8      	lsrs	r0, r3
 800a572:	4770      	bx	lr
 800a574:	40021000 	.word	0x40021000
 800a578:	0800c665 	.word	0x0800c665
 800a57c:	20000010 	.word	0x20000010

0800a580 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a580:	4b04      	ldr	r3, [pc, #16]	@ (800a594 <HAL_RCC_GetPCLK2Freq+0x14>)
 800a582:	4a05      	ldr	r2, [pc, #20]	@ (800a598 <HAL_RCC_GetPCLK2Freq+0x18>)
 800a584:	685b      	ldr	r3, [r3, #4]
 800a586:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800a58a:	5cd3      	ldrb	r3, [r2, r3]
 800a58c:	4a03      	ldr	r2, [pc, #12]	@ (800a59c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800a58e:	6810      	ldr	r0, [r2, #0]
}
 800a590:	40d8      	lsrs	r0, r3
 800a592:	4770      	bx	lr
 800a594:	40021000 	.word	0x40021000
 800a598:	0800c665 	.word	0x0800c665
 800a59c:	20000010 	.word	0x20000010

0800a5a0 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800a5a0:	6803      	ldr	r3, [r0, #0]
{
 800a5a2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a5a6:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800a5a8:	07d8      	lsls	r0, r3, #31
 800a5aa:	d521      	bpl.n	800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x50>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a5ac:	4c36      	ldr	r4, [pc, #216]	@ (800a688 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a5ae:	69e3      	ldr	r3, [r4, #28]
 800a5b0:	00d9      	lsls	r1, r3, #3
 800a5b2:	d42b      	bmi.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 800a5b4:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800a5b6:	69e3      	ldr	r3, [r4, #28]
 800a5b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5bc:	61e3      	str	r3, [r4, #28]
 800a5be:	69e3      	ldr	r3, [r4, #28]
 800a5c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5c4:	9301      	str	r3, [sp, #4]
 800a5c6:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a5c8:	4f30      	ldr	r7, [pc, #192]	@ (800a68c <HAL_RCCEx_PeriphCLKConfig+0xec>)
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	05da      	lsls	r2, r3, #23
 800a5ce:	d51f      	bpl.n	800a610 <HAL_RCCEx_PeriphCLKConfig+0x70>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a5d0:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a5d2:	686a      	ldr	r2, [r5, #4]
 800a5d4:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800a5d8:	d12e      	bne.n	800a638 <HAL_RCCEx_PeriphCLKConfig+0x98>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a5da:	6a23      	ldr	r3, [r4, #32]
 800a5dc:	686a      	ldr	r2, [r5, #4]
 800a5de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a5e2:	4313      	orrs	r3, r2
 800a5e4:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800a5e6:	b11e      	cbz	r6, 800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x50>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a5e8:	69e3      	ldr	r3, [r4, #28]
 800a5ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a5ee:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a5f0:	682a      	ldr	r2, [r5, #0]
 800a5f2:	0791      	lsls	r1, r2, #30
 800a5f4:	d506      	bpl.n	800a604 <HAL_RCCEx_PeriphCLKConfig+0x64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a5f6:	4924      	ldr	r1, [pc, #144]	@ (800a688 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a5f8:	68a8      	ldr	r0, [r5, #8]
 800a5fa:	684b      	ldr	r3, [r1, #4]
 800a5fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a600:	4303      	orrs	r3, r0
 800a602:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a604:	06d3      	lsls	r3, r2, #27
 800a606:	d436      	bmi.n	800a676 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800a608:	2000      	movs	r0, #0
 800a60a:	e012      	b.n	800a632 <HAL_RCCEx_PeriphCLKConfig+0x92>
    FlagStatus pwrclkchanged = RESET;
 800a60c:	2600      	movs	r6, #0
 800a60e:	e7db      	b.n	800a5c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a616:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800a618:	f7fe fe26 	bl	8009268 <HAL_GetTick>
 800a61c:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	05db      	lsls	r3, r3, #23
 800a622:	d4d5      	bmi.n	800a5d0 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a624:	f7fe fe20 	bl	8009268 <HAL_GetTick>
 800a628:	eba0 0008 	sub.w	r0, r0, r8
 800a62c:	2864      	cmp	r0, #100	@ 0x64
 800a62e:	d9f6      	bls.n	800a61e <HAL_RCCEx_PeriphCLKConfig+0x7e>
          return HAL_TIMEOUT;
 800a630:	2003      	movs	r0, #3
}
 800a632:	b002      	add	sp, #8
 800a634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a638:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d0cc      	beq.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_BACKUPRESET_FORCE();
 800a640:	2001      	movs	r0, #1
 800a642:	4a13      	ldr	r2, [pc, #76]	@ (800a690 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a644:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800a646:	f8c2 0440 	str.w	r0, [r2, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a64a:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a64c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a650:	07df      	lsls	r7, r3, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a652:	f8c2 0440 	str.w	r0, [r2, #1088]	@ 0x440
      RCC->BDCR = temp_reg;
 800a656:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a658:	d5bf      	bpl.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0x3a>
        tickstart = HAL_GetTick();
 800a65a:	f7fe fe05 	bl	8009268 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a65e:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800a662:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a664:	6a23      	ldr	r3, [r4, #32]
 800a666:	0798      	lsls	r0, r3, #30
 800a668:	d4b7      	bmi.n	800a5da <HAL_RCCEx_PeriphCLKConfig+0x3a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a66a:	f7fe fdfd 	bl	8009268 <HAL_GetTick>
 800a66e:	1bc0      	subs	r0, r0, r7
 800a670:	4540      	cmp	r0, r8
 800a672:	d9f7      	bls.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 800a674:	e7dc      	b.n	800a630 <HAL_RCCEx_PeriphCLKConfig+0x90>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a676:	4a04      	ldr	r2, [pc, #16]	@ (800a688 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a678:	68e9      	ldr	r1, [r5, #12]
 800a67a:	6853      	ldr	r3, [r2, #4]
 800a67c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800a680:	430b      	orrs	r3, r1
 800a682:	6053      	str	r3, [r2, #4]
 800a684:	e7c0      	b.n	800a608 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800a686:	bf00      	nop
 800a688:	40021000 	.word	0x40021000
 800a68c:	40007000 	.word	0x40007000
 800a690:	42420000 	.word	0x42420000

0800a694 <HAL_RCCEx_GetPeriphCLKFreq>:
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800a694:	2802      	cmp	r0, #2
{
 800a696:	b508      	push	{r3, lr}
  switch (PeriphClk)
 800a698:	d044      	beq.n	800a724 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
 800a69a:	2810      	cmp	r0, #16
 800a69c:	d003      	beq.n	800a6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x12>
 800a69e:	2801      	cmp	r0, #1
 800a6a0:	d022      	beq.n	800a6e8 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
  uint32_t temp_reg = 0U, frequency = 0U;
 800a6a2:	2000      	movs	r0, #0
 800a6a4:	e034      	b.n	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800a6a6:	4b25      	ldr	r3, [pc, #148]	@ (800a73c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a6a8:	685a      	ldr	r2, [r3, #4]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800a6aa:	6818      	ldr	r0, [r3, #0]
 800a6ac:	f010 7080 	ands.w	r0, r0, #16777216	@ 0x1000000
 800a6b0:	d02e      	beq.n	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a6b2:	f3c2 4183 	ubfx	r1, r2, #18, #4
 800a6b6:	4822      	ldr	r0, [pc, #136]	@ (800a740 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a6b8:	03d2      	lsls	r2, r2, #15
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a6ba:	bf48      	it	mi
 800a6bc:	685a      	ldrmi	r2, [r3, #4]
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a6be:	5c40      	ldrb	r0, [r0, r1]
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a6c0:	bf41      	itttt	mi
 800a6c2:	4920      	ldrmi	r1, [pc, #128]	@ (800a744 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800a6c4:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 800a6c8:	5c89      	ldrbmi	r1, [r1, r2]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800a6ca:	4a1f      	ldrmi	r2, [pc, #124]	@ (800a748 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800a6cc:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800a6ce:	bf4c      	ite	mi
 800a6d0:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800a6d4:	4a1d      	ldrpl	r2, [pc, #116]	@ (800a74c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800a6d6:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800a6d8:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800a6dc:	d418      	bmi.n	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
 800a6de:	2303      	movs	r3, #3
 800a6e0:	0040      	lsls	r0, r0, #1
      }
      break;
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800a6e2:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800a6e6:	e013      	b.n	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800a6e8:	f240 3102 	movw	r1, #770	@ 0x302
      temp_reg = RCC->BDCR;
 800a6ec:	4a13      	ldr	r2, [pc, #76]	@ (800a73c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a6ee:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800a6f0:	4019      	ands	r1, r3
 800a6f2:	f5b1 7f81 	cmp.w	r1, #258	@ 0x102
 800a6f6:	d01e      	beq.n	800a736 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800a6f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a6fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a700:	d107      	bne.n	800a712 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
  uint32_t temp_reg = 0U, frequency = 0U;
 800a702:	f649 4040 	movw	r0, #40000	@ 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800a706:	6a53      	ldr	r3, [r2, #36]	@ 0x24
  uint32_t temp_reg = 0U, frequency = 0U;
 800a708:	f013 0f02 	tst.w	r3, #2
 800a70c:	bf08      	it	eq
 800a70e:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return (frequency);
}
 800a710:	bd08      	pop	{r3, pc}
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800a712:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a716:	d1c4      	bne.n	800a6a2 <HAL_RCCEx_GetPeriphCLKFreq+0xe>
 800a718:	6813      	ldr	r3, [r2, #0]
  uint32_t temp_reg = 0U, frequency = 0U;
 800a71a:	f24f 4024 	movw	r0, #62500	@ 0xf424
 800a71e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800a722:	e7f3      	b.n	800a70c <HAL_RCCEx_GetPeriphCLKFreq+0x78>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800a724:	f7ff ff2c 	bl	800a580 <HAL_RCC_GetPCLK2Freq>
 800a728:	4b04      	ldr	r3, [pc, #16]	@ (800a73c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	f3c3 3381 	ubfx	r3, r3, #14, #2
 800a730:	3301      	adds	r3, #1
 800a732:	005b      	lsls	r3, r3, #1
 800a734:	e7d5      	b.n	800a6e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4e>
        frequency = LSE_VALUE;
 800a736:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800a73a:	e7e9      	b.n	800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800a73c:	40021000 	.word	0x40021000
 800a740:	0800c691 	.word	0x0800c691
 800a744:	0800c68f 	.word	0x0800c68f
 800a748:	007a1200 	.word	0x007a1200
 800a74c:	003d0900 	.word	0x003d0900

0800a750 <RTC_ReadTimeCounter>:
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
  uint32_t timecounter = 0U;

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a750:	6803      	ldr	r3, [r0, #0]
{
 800a752:	b530      	push	{r4, r5, lr}
  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a754:	699a      	ldr	r2, [r3, #24]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800a756:	69d8      	ldr	r0, [r3, #28]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a758:	6999      	ldr	r1, [r3, #24]

  if (high1 != high2)
 800a75a:	b295      	uxth	r5, r2
 800a75c:	b28c      	uxth	r4, r1
 800a75e:	42a5      	cmp	r5, r4
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800a760:	bf17      	itett	ne
 800a762:	69d8      	ldrne	r0, [r3, #28]
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800a764:	b280      	uxtheq	r0, r0
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800a766:	b280      	uxthne	r0, r0
 800a768:	ea40 4001 	orrne.w	r0, r0, r1, lsl #16
    timecounter = (((uint32_t) high1 << 16U) | low);
 800a76c:	bf08      	it	eq
 800a76e:	ea40 4002 	orreq.w	r0, r0, r2, lsl #16
  }

  return timecounter;
}
 800a772:	bd30      	pop	{r4, r5, pc}

0800a774 <RTC_ReadAlarmCounter>:
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
  uint16_t high1 = 0U, low = 0U;

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800a774:	6803      	ldr	r3, [r0, #0]
 800a776:	6a18      	ldr	r0, [r3, #32]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800a778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24

  return (((uint32_t) high1 << 16U) | low);
 800a77a:	b29b      	uxth	r3, r3
}
 800a77c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800a780:	4770      	bx	lr

0800a782 <RTC_ByteToBcd2>:
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 800a782:	2300      	movs	r3, #0

  while (Value >= 10U)
 800a784:	2809      	cmp	r0, #9
 800a786:	d803      	bhi.n	800a790 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800a788:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 800a78c:	b2c0      	uxtb	r0, r0
 800a78e:	4770      	bx	lr
    Value -= 10U;
 800a790:	380a      	subs	r0, #10
    bcdhigh++;
 800a792:	3301      	adds	r3, #1
    Value -= 10U;
 800a794:	b2c0      	uxtb	r0, r0
 800a796:	e7f5      	b.n	800a784 <RTC_ByteToBcd2+0x2>

0800a798 <RTC_Bcd2ToByte>:
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
  return (tmp + (Value & (uint8_t)0x0F));
 800a798:	220a      	movs	r2, #10
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800a79a:	0903      	lsrs	r3, r0, #4
  return (tmp + (Value & (uint8_t)0x0F));
 800a79c:	f000 000f 	and.w	r0, r0, #15
 800a7a0:	fb02 0003 	mla	r0, r2, r3, r0
}
 800a7a4:	b2c0      	uxtb	r0, r0
 800a7a6:	4770      	bx	lr

0800a7a8 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800a7a8:	b530      	push	{r4, r5, lr}
  year = 2000U + nYear;

  if (nMonth < 3U)
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800a7aa:	2517      	movs	r5, #23
 800a7ac:	2309      	movs	r3, #9
 800a7ae:	434d      	muls	r5, r1
  if (nMonth < 3U)
 800a7b0:	2902      	cmp	r1, #2
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800a7b2:	fbb5 f5f3 	udiv	r5, r5, r3
  year = 2000U + nYear;
 800a7b6:	f500 64fa 	add.w	r4, r0, #2000	@ 0x7d0
  if (nMonth < 3U)
 800a7ba:	d817      	bhi.n	800a7ec <RTC_WeekDayNum+0x44>
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800a7bc:	f200 73cf 	addw	r3, r0, #1999	@ 0x7cf
 800a7c0:	1d10      	adds	r0, r2, #4
 800a7c2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a7c6:	fbb3 f2f2 	udiv	r2, r3, r2
 800a7ca:	4420      	add	r0, r4
 800a7cc:	4428      	add	r0, r5
 800a7ce:	eb00 0093 	add.w	r0, r0, r3, lsr #2
 800a7d2:	4410      	add	r0, r2
 800a7d4:	2264      	movs	r2, #100	@ 0x64
 800a7d6:	fbb3 f3f2 	udiv	r3, r3, r2
 800a7da:	1ac0      	subs	r0, r0, r3
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800a7dc:	2307      	movs	r3, #7
 800a7de:	fbb0 f3f3 	udiv	r3, r0, r3
 800a7e2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800a7e6:	1ac0      	subs	r0, r0, r3
  }

  return (uint8_t)weekday;
}
 800a7e8:	b2c0      	uxtb	r0, r0
 800a7ea:	bd30      	pop	{r4, r5, pc}
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800a7ec:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800a7f0:	fbb4 f3f3 	udiv	r3, r4, r3
 800a7f4:	1c90      	adds	r0, r2, #2
 800a7f6:	4420      	add	r0, r4
 800a7f8:	4428      	add	r0, r5
 800a7fa:	eb00 0094 	add.w	r0, r0, r4, lsr #2
 800a7fe:	4418      	add	r0, r3
 800a800:	2364      	movs	r3, #100	@ 0x64
 800a802:	fbb4 f4f3 	udiv	r4, r4, r3
 800a806:	1b00      	subs	r0, r0, r4
 800a808:	e7e8      	b.n	800a7dc <RTC_WeekDayNum+0x34>

0800a80a <RTC_EnterInitMode>:
{
 800a80a:	b538      	push	{r3, r4, r5, lr}
 800a80c:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 800a80e:	f7fe fd2b 	bl	8009268 <HAL_GetTick>
 800a812:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a814:	6823      	ldr	r3, [r4, #0]
 800a816:	685a      	ldr	r2, [r3, #4]
 800a818:	0692      	lsls	r2, r2, #26
 800a81a:	d505      	bpl.n	800a828 <RTC_EnterInitMode+0x1e>
  return HAL_OK;
 800a81c:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a81e:	685a      	ldr	r2, [r3, #4]
 800a820:	f042 0210 	orr.w	r2, r2, #16
 800a824:	605a      	str	r2, [r3, #4]
}
 800a826:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a828:	f7fe fd1e 	bl	8009268 <HAL_GetTick>
 800a82c:	1b40      	subs	r0, r0, r5
 800a82e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800a832:	d9ef      	bls.n	800a814 <RTC_EnterInitMode+0xa>
      return HAL_TIMEOUT;
 800a834:	2003      	movs	r0, #3
 800a836:	e7f6      	b.n	800a826 <RTC_EnterInitMode+0x1c>

0800a838 <RTC_ExitInitMode>:
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a838:	6802      	ldr	r2, [r0, #0]
{
 800a83a:	b538      	push	{r3, r4, r5, lr}
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a83c:	6853      	ldr	r3, [r2, #4]
{
 800a83e:	4604      	mov	r4, r0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a840:	f023 0310 	bic.w	r3, r3, #16
 800a844:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 800a846:	f7fe fd0f 	bl	8009268 <HAL_GetTick>
 800a84a:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a84c:	6823      	ldr	r3, [r4, #0]
 800a84e:	685b      	ldr	r3, [r3, #4]
 800a850:	069b      	lsls	r3, r3, #26
 800a852:	d501      	bpl.n	800a858 <RTC_ExitInitMode+0x20>
  return HAL_OK;
 800a854:	2000      	movs	r0, #0
}
 800a856:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a858:	f7fe fd06 	bl	8009268 <HAL_GetTick>
 800a85c:	1b40      	subs	r0, r0, r5
 800a85e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800a862:	d9f3      	bls.n	800a84c <RTC_ExitInitMode+0x14>
      return HAL_TIMEOUT;
 800a864:	2003      	movs	r0, #3
 800a866:	e7f6      	b.n	800a856 <RTC_ExitInitMode+0x1e>

0800a868 <RTC_WriteTimeCounter>:
{
 800a868:	b538      	push	{r3, r4, r5, lr}
 800a86a:	4605      	mov	r5, r0
 800a86c:	460c      	mov	r4, r1
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a86e:	f7ff ffcc 	bl	800a80a <RTC_EnterInitMode>
 800a872:	b958      	cbnz	r0, 800a88c <RTC_WriteTimeCounter+0x24>
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800a874:	682b      	ldr	r3, [r5, #0]
 800a876:	0c22      	lsrs	r2, r4, #16
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800a878:	b2a4      	uxth	r4, r4
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800a87a:	619a      	str	r2, [r3, #24]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a87c:	4628      	mov	r0, r5
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800a87e:	61dc      	str	r4, [r3, #28]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a880:	f7ff ffda 	bl	800a838 <RTC_ExitInitMode>
 800a884:	3800      	subs	r0, #0
 800a886:	bf18      	it	ne
 800a888:	2001      	movne	r0, #1
}
 800a88a:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 800a88c:	2001      	movs	r0, #1
 800a88e:	e7fc      	b.n	800a88a <RTC_WriteTimeCounter+0x22>

0800a890 <RTC_WriteAlarmCounter>:
{
 800a890:	b538      	push	{r3, r4, r5, lr}
 800a892:	4605      	mov	r5, r0
 800a894:	460c      	mov	r4, r1
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a896:	f7ff ffb8 	bl	800a80a <RTC_EnterInitMode>
 800a89a:	b958      	cbnz	r0, 800a8b4 <RTC_WriteAlarmCounter+0x24>
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800a89c:	682b      	ldr	r3, [r5, #0]
 800a89e:	0c22      	lsrs	r2, r4, #16
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800a8a0:	b2a4      	uxth	r4, r4
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800a8a2:	621a      	str	r2, [r3, #32]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a8a4:	4628      	mov	r0, r5
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800a8a6:	625c      	str	r4, [r3, #36]	@ 0x24
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a8a8:	f7ff ffc6 	bl	800a838 <RTC_ExitInitMode>
 800a8ac:	3800      	subs	r0, #0
 800a8ae:	bf18      	it	ne
 800a8b0:	2001      	movne	r0, #1
}
 800a8b2:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 800a8b4:	2001      	movs	r0, #1
 800a8b6:	e7fc      	b.n	800a8b2 <RTC_WriteAlarmCounter+0x22>

0800a8b8 <HAL_RTC_SetTime>:
{
 800a8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hrtc == NULL) || (sTime == NULL))
 800a8ba:	4604      	mov	r4, r0
 800a8bc:	b1e8      	cbz	r0, 800a8fa <HAL_RTC_SetTime+0x42>
 800a8be:	b1e1      	cbz	r1, 800a8fa <HAL_RTC_SetTime+0x42>
  __HAL_LOCK(hrtc);
 800a8c0:	7c03      	ldrb	r3, [r0, #16]
 800a8c2:	2602      	movs	r6, #2
 800a8c4:	2b01      	cmp	r3, #1
 800a8c6:	d019      	beq.n	800a8fc <HAL_RTC_SetTime+0x44>
 800a8c8:	2301      	movs	r3, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a8ca:	7446      	strb	r6, [r0, #17]
  __HAL_LOCK(hrtc);
 800a8cc:	7403      	strb	r3, [r0, #16]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800a8ce:	7808      	ldrb	r0, [r1, #0]
                              ((uint32_t)sTime->Minutes * 60U) + \
 800a8d0:	784d      	ldrb	r5, [r1, #1]
                              ((uint32_t)sTime->Seconds));
 800a8d2:	788f      	ldrb	r7, [r1, #2]
  if (Format == RTC_FORMAT_BIN)
 800a8d4:	b9a2      	cbnz	r2, 800a900 <HAL_RTC_SetTime+0x48>
                              ((uint32_t)sTime->Minutes * 60U) + \
 800a8d6:	233c      	movs	r3, #60	@ 0x3c
 800a8d8:	435d      	muls	r5, r3
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800a8da:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800a8de:	fb03 5500 	mla	r5, r3, r0, r5
 800a8e2:	443d      	add	r5, r7
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a8e4:	4629      	mov	r1, r5
 800a8e6:	4620      	mov	r0, r4
 800a8e8:	f7ff ffbe 	bl	800a868 <RTC_WriteTimeCounter>
 800a8ec:	4607      	mov	r7, r0
 800a8ee:	4606      	mov	r6, r0
 800a8f0:	b1c0      	cbz	r0, 800a924 <HAL_RTC_SetTime+0x6c>
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a8f2:	2304      	movs	r3, #4
 800a8f4:	7463      	strb	r3, [r4, #17]
    __HAL_UNLOCK(hrtc);
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	7423      	strb	r3, [r4, #16]
    return HAL_ERROR;
 800a8fa:	2601      	movs	r6, #1
}
 800a8fc:	4630      	mov	r0, r6
 800a8fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a900:	f7ff ff4a 	bl	800a798 <RTC_Bcd2ToByte>
 800a904:	4606      	mov	r6, r0
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800a906:	4628      	mov	r0, r5
 800a908:	f7ff ff46 	bl	800a798 <RTC_Bcd2ToByte>
 800a90c:	233c      	movs	r3, #60	@ 0x3c
 800a90e:	fb03 f100 	mul.w	r1, r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a912:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800a916:	4638      	mov	r0, r7
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a918:	fb03 1106 	mla	r1, r3, r6, r1
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800a91c:	f7ff ff3c 	bl	800a798 <RTC_Bcd2ToByte>
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a920:	1845      	adds	r5, r0, r1
 800a922:	e7df      	b.n	800a8e4 <HAL_RTC_SetTime+0x2c>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800a924:	6822      	ldr	r2, [r4, #0]
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a926:	4620      	mov	r0, r4
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800a928:	6853      	ldr	r3, [r2, #4]
 800a92a:	f023 0305 	bic.w	r3, r3, #5
 800a92e:	6053      	str	r3, [r2, #4]
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a930:	f7ff ff20 	bl	800a774 <RTC_ReadAlarmCounter>
      if (counter_alarm < counter_time)
 800a934:	4285      	cmp	r5, r0
 800a936:	d90b      	bls.n	800a950 <HAL_RTC_SetTime+0x98>
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a938:	f500 31a8 	add.w	r1, r0, #86016	@ 0x15000
 800a93c:	f501 71c0 	add.w	r1, r1, #384	@ 0x180
 800a940:	4620      	mov	r0, r4
 800a942:	f7ff ffa5 	bl	800a890 <RTC_WriteAlarmCounter>
 800a946:	b118      	cbz	r0, 800a950 <HAL_RTC_SetTime+0x98>
          hrtc->State = HAL_RTC_STATE_ERROR;
 800a948:	2304      	movs	r3, #4
          __HAL_UNLOCK(hrtc);
 800a94a:	7427      	strb	r7, [r4, #16]
          hrtc->State = HAL_RTC_STATE_ERROR;
 800a94c:	7463      	strb	r3, [r4, #17]
          return HAL_ERROR;
 800a94e:	e7d4      	b.n	800a8fa <HAL_RTC_SetTime+0x42>
    hrtc->State = HAL_RTC_STATE_READY;
 800a950:	2301      	movs	r3, #1
 800a952:	7463      	strb	r3, [r4, #17]
    __HAL_UNLOCK(hrtc);
 800a954:	2300      	movs	r3, #0
 800a956:	7423      	strb	r3, [r4, #16]
    return HAL_OK;
 800a958:	e7d0      	b.n	800a8fc <HAL_RTC_SetTime+0x44>
	...

0800a95c <HAL_RTC_GetTime>:
{
 800a95c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a960:	460e      	mov	r6, r1
 800a962:	4617      	mov	r7, r2
  if ((hrtc == NULL) || (sTime == NULL))
 800a964:	4605      	mov	r5, r0
 800a966:	b910      	cbnz	r0, 800a96e <HAL_RTC_GetTime+0x12>
    return HAL_ERROR;
 800a968:	2001      	movs	r0, #1
}
 800a96a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((hrtc == NULL) || (sTime == NULL))
 800a96e:	2900      	cmp	r1, #0
 800a970:	d0fa      	beq.n	800a968 <HAL_RTC_GetTime+0xc>
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800a972:	6803      	ldr	r3, [r0, #0]
 800a974:	685b      	ldr	r3, [r3, #4]
 800a976:	f013 0804 	ands.w	r8, r3, #4
 800a97a:	d1f5      	bne.n	800a968 <HAL_RTC_GetTime+0xc>
  counter_time = RTC_ReadTimeCounter(hrtc);
 800a97c:	f7ff fee8 	bl	800a750 <RTC_ReadTimeCounter>
  hours = counter_time / 3600U;
 800a980:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800a984:	fbb0 f2f3 	udiv	r2, r0, r3
  counter_time = RTC_ReadTimeCounter(hrtc);
 800a988:	4604      	mov	r4, r0
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800a98a:	fb03 0312 	mls	r3, r3, r2, r0
 800a98e:	203c      	movs	r0, #60	@ 0x3c
 800a990:	fbb3 f1f0 	udiv	r1, r3, r0
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800a994:	fb00 3311 	mls	r3, r0, r1, r3
 800a998:	70b3      	strb	r3, [r6, #2]
  if (hours >= 24U)
 800a99a:	4b48      	ldr	r3, [pc, #288]	@ (800aabc <HAL_RTC_GetTime+0x160>)
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800a99c:	7071      	strb	r1, [r6, #1]
  if (hours >= 24U)
 800a99e:	429c      	cmp	r4, r3
 800a9a0:	d97c      	bls.n	800aa9c <HAL_RTC_GetTime+0x140>
    days_elapsed = (hours / 24U);
 800a9a2:	2318      	movs	r3, #24
 800a9a4:	fbb2 f9f3 	udiv	r9, r2, r3
    sTime->Hours = (hours % 24U);
 800a9a8:	fb03 2219 	mls	r2, r3, r9, r2
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a9ac:	4628      	mov	r0, r5
    sTime->Hours = (hours % 24U);
 800a9ae:	7032      	strb	r2, [r6, #0]
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a9b0:	f7ff fee0 	bl	800a774 <RTC_ReadAlarmCounter>
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800a9b4:	f1b0 3fff 	cmp.w	r0, #4294967295
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a9b8:	4682      	mov	sl, r0
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800a9ba:	d005      	beq.n	800a9c8 <HAL_RTC_GetTime+0x6c>
 800a9bc:	4284      	cmp	r4, r0
      counter_alarm = RTC_ALARM_RESETVALUE;
 800a9be:	bf2c      	ite	cs
 800a9c0:	f04f 3aff 	movcs.w	sl, #4294967295
      counter_alarm -= counter_time;
 800a9c4:	eba0 0a04 	subcc.w	sl, r0, r4
    counter_time -= (days_elapsed * 24U * 3600U);
 800a9c8:	4b3d      	ldr	r3, [pc, #244]	@ (800aac0 <HAL_RTC_GetTime+0x164>)
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a9ca:	4628      	mov	r0, r5
    counter_time -= (days_elapsed * 24U * 3600U);
 800a9cc:	fb03 4419 	mls	r4, r3, r9, r4
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a9d0:	4621      	mov	r1, r4
 800a9d2:	f7ff ff49 	bl	800a868 <RTC_WriteTimeCounter>
 800a9d6:	2800      	cmp	r0, #0
 800a9d8:	d1c6      	bne.n	800a968 <HAL_RTC_GetTime+0xc>
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800a9da:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a9de:	d028      	beq.n	800aa32 <HAL_RTC_GetTime+0xd6>
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a9e0:	eb0a 0104 	add.w	r1, sl, r4
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a9e4:	4628      	mov	r0, r5
 800a9e6:	f7ff ff53 	bl	800a890 <RTC_WriteAlarmCounter>
 800a9ea:	2800      	cmp	r0, #0
 800a9ec:	d1bc      	bne.n	800a968 <HAL_RTC_GetTime+0xc>
  year = hrtc->DateToUpdate.Year;
 800a9ee:	2101      	movs	r1, #1
 800a9f0:	f241 5caa 	movw	ip, #5546	@ 0x15aa
 800a9f4:	7be8      	ldrb	r0, [r5, #15]
  month = hrtc->DateToUpdate.Month;
 800a9f6:	7b6c      	ldrb	r4, [r5, #13]
  day = hrtc->DateToUpdate.Date;
 800a9f8:	7bab      	ldrb	r3, [r5, #14]
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800a9fa:	2c0c      	cmp	r4, #12
 800a9fc:	d809      	bhi.n	800aa12 <HAL_RTC_GetTime+0xb6>
 800a9fe:	fa01 f204 	lsl.w	r2, r1, r4
 800aa02:	ea12 0f0c 	tst.w	r2, ip
 800aa06:	d116      	bne.n	800aa36 <HAL_RTC_GetTime+0xda>
 800aa08:	f412 6f25 	tst.w	r2, #2640	@ 0xa50
 800aa0c:	d120      	bne.n	800aa50 <HAL_RTC_GetTime+0xf4>
 800aa0e:	2c02      	cmp	r4, #2
 800aa10:	d021      	beq.n	800aa56 <HAL_RTC_GetTime+0xfa>
  for (loop = 0U; loop < DayElapsed; loop++)
 800aa12:	f108 0801 	add.w	r8, r8, #1
 800aa16:	45c1      	cmp	r9, r8
 800aa18:	d1ef      	bne.n	800a9fa <HAL_RTC_GetTime+0x9e>
  hrtc->DateToUpdate.Month = month;
 800aa1a:	b2e1      	uxtb	r1, r4
  hrtc->DateToUpdate.Date = day;
 800aa1c:	b2da      	uxtb	r2, r3
  hrtc->DateToUpdate.Year = year;
 800aa1e:	73e8      	strb	r0, [r5, #15]
  hrtc->DateToUpdate.Month = month;
 800aa20:	7369      	strb	r1, [r5, #13]
  hrtc->DateToUpdate.Date = day;
 800aa22:	73aa      	strb	r2, [r5, #14]
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800aa24:	f7ff fec0 	bl	800a7a8 <RTC_WeekDayNum>
 800aa28:	7328      	strb	r0, [r5, #12]
  if (Format != RTC_FORMAT_BIN)
 800aa2a:	2f00      	cmp	r7, #0
 800aa2c:	d138      	bne.n	800aaa0 <HAL_RTC_GetTime+0x144>
  return HAL_OK;
 800aa2e:	2000      	movs	r0, #0
 800aa30:	e79b      	b.n	800a96a <HAL_RTC_GetTime+0xe>
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800aa32:	4651      	mov	r1, sl
 800aa34:	e7d6      	b.n	800a9e4 <HAL_RTC_GetTime+0x88>
      if (day < 31U)
 800aa36:	2b1e      	cmp	r3, #30
 800aa38:	d801      	bhi.n	800aa3e <HAL_RTC_GetTime+0xe2>
        day++;
 800aa3a:	3301      	adds	r3, #1
 800aa3c:	e7e9      	b.n	800aa12 <HAL_RTC_GetTime+0xb6>
        if (month != 12U)
 800aa3e:	2c0c      	cmp	r4, #12
 800aa40:	d002      	beq.n	800aa48 <HAL_RTC_GetTime+0xec>
        day = 1U;
 800aa42:	2301      	movs	r3, #1
        month++;
 800aa44:	3401      	adds	r4, #1
        day = 1U;
 800aa46:	e7e4      	b.n	800aa12 <HAL_RTC_GetTime+0xb6>
          day = 1U;
 800aa48:	2301      	movs	r3, #1
          year++;
 800aa4a:	3001      	adds	r0, #1
          month = 1U;
 800aa4c:	461c      	mov	r4, r3
 800aa4e:	e7e0      	b.n	800aa12 <HAL_RTC_GetTime+0xb6>
      if (day < 30U)
 800aa50:	2b1d      	cmp	r3, #29
 800aa52:	d8f6      	bhi.n	800aa42 <HAL_RTC_GetTime+0xe6>
 800aa54:	e7f1      	b.n	800aa3a <HAL_RTC_GetTime+0xde>
      if (day < 28U)
 800aa56:	2b1b      	cmp	r3, #27
 800aa58:	d9ef      	bls.n	800aa3a <HAL_RTC_GetTime+0xde>
      else if (day == 28U)
 800aa5a:	2b1c      	cmp	r3, #28
 800aa5c:	d117      	bne.n	800aa8e <HAL_RTC_GetTime+0x132>
  if ((nYear % 4U) != 0U)
 800aa5e:	0782      	lsls	r2, r0, #30
        if (RTC_IsLeapYear(year))
 800aa60:	b283      	uxth	r3, r0
  if ((nYear % 4U) != 0U)
 800aa62:	d116      	bne.n	800aa92 <HAL_RTC_GetTime+0x136>
  if ((nYear % 100U) != 0U)
 800aa64:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800aa68:	fbb3 f2fe 	udiv	r2, r3, lr
 800aa6c:	fb0e 3212 	mls	r2, lr, r2, r3
 800aa70:	b292      	uxth	r2, r2
 800aa72:	b98a      	cbnz	r2, 800aa98 <HAL_RTC_GetTime+0x13c>
  if ((nYear % 400U) == 0U)
 800aa74:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800aa78:	fbb3 fef2 	udiv	lr, r3, r2
 800aa7c:	fb02 331e 	mls	r3, r2, lr, r3
 800aa80:	b29b      	uxth	r3, r3
          day = 1U;
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	bf0e      	itee	eq
 800aa86:	231d      	moveq	r3, #29
 800aa88:	2301      	movne	r3, #1
 800aa8a:	2403      	movne	r4, #3
 800aa8c:	e7c1      	b.n	800aa12 <HAL_RTC_GetTime+0xb6>
      else if (day == 29U)
 800aa8e:	2b1d      	cmp	r3, #29
 800aa90:	d1bf      	bne.n	800aa12 <HAL_RTC_GetTime+0xb6>
        day = 1U;
 800aa92:	2301      	movs	r3, #1
        month++;
 800aa94:	2403      	movs	r4, #3
 800aa96:	e7bc      	b.n	800aa12 <HAL_RTC_GetTime+0xb6>
          day++;
 800aa98:	231d      	movs	r3, #29
 800aa9a:	e7ba      	b.n	800aa12 <HAL_RTC_GetTime+0xb6>
    sTime->Hours = hours;
 800aa9c:	7032      	strb	r2, [r6, #0]
 800aa9e:	e7c4      	b.n	800aa2a <HAL_RTC_GetTime+0xce>
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800aaa0:	7830      	ldrb	r0, [r6, #0]
 800aaa2:	f7ff fe6e 	bl	800a782 <RTC_ByteToBcd2>
 800aaa6:	7030      	strb	r0, [r6, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800aaa8:	7870      	ldrb	r0, [r6, #1]
 800aaaa:	f7ff fe6a 	bl	800a782 <RTC_ByteToBcd2>
 800aaae:	7070      	strb	r0, [r6, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800aab0:	78b0      	ldrb	r0, [r6, #2]
 800aab2:	f7ff fe66 	bl	800a782 <RTC_ByteToBcd2>
 800aab6:	70b0      	strb	r0, [r6, #2]
 800aab8:	e7b9      	b.n	800aa2e <HAL_RTC_GetTime+0xd2>
 800aaba:	bf00      	nop
 800aabc:	0001517f 	.word	0x0001517f
 800aac0:	00015180 	.word	0x00015180

0800aac4 <HAL_RTC_SetDate>:
{
 800aac4:	b570      	push	{r4, r5, r6, lr}
 800aac6:	460d      	mov	r5, r1
  if ((hrtc == NULL) || (sDate == NULL))
 800aac8:	4604      	mov	r4, r0
 800aaca:	b348      	cbz	r0, 800ab20 <HAL_RTC_SetDate+0x5c>
 800aacc:	b341      	cbz	r1, 800ab20 <HAL_RTC_SetDate+0x5c>
  __HAL_LOCK(hrtc);
 800aace:	7c03      	ldrb	r3, [r0, #16]
 800aad0:	2002      	movs	r0, #2
 800aad2:	2b01      	cmp	r3, #1
 800aad4:	d025      	beq.n	800ab22 <HAL_RTC_SetDate+0x5e>
 800aad6:	2301      	movs	r3, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 800aad8:	7460      	strb	r0, [r4, #17]
  __HAL_LOCK(hrtc);
 800aada:	7423      	strb	r3, [r4, #16]
  if (Format == RTC_FORMAT_BIN)
 800aadc:	78c8      	ldrb	r0, [r1, #3]
 800aade:	bb0a      	cbnz	r2, 800ab24 <HAL_RTC_SetDate+0x60>
    hrtc->DateToUpdate.Year  = sDate->Year;
 800aae0:	73e0      	strb	r0, [r4, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800aae2:	784b      	ldrb	r3, [r1, #1]
 800aae4:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800aae6:	788a      	ldrb	r2, [r1, #2]
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800aae8:	7b61      	ldrb	r1, [r4, #13]
 800aaea:	7be0      	ldrb	r0, [r4, #15]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800aaec:	73a2      	strb	r2, [r4, #14]
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800aaee:	f7ff fe5b 	bl	800a7a8 <RTC_WeekDayNum>
 800aaf2:	7320      	strb	r0, [r4, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800aaf4:	7028      	strb	r0, [r5, #0]
  counter_time = RTC_ReadTimeCounter(hrtc);
 800aaf6:	4620      	mov	r0, r4
 800aaf8:	f7ff fe2a 	bl	800a750 <RTC_ReadTimeCounter>
  if (hours > 24U)
 800aafc:	4b1a      	ldr	r3, [pc, #104]	@ (800ab68 <HAL_RTC_SetDate+0xa4>)
 800aafe:	4298      	cmp	r0, r3
 800ab00:	d92d      	bls.n	800ab5e <HAL_RTC_SetDate+0x9a>
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800ab02:	4d1a      	ldr	r5, [pc, #104]	@ (800ab6c <HAL_RTC_SetDate+0xa8>)
 800ab04:	fbb0 f2f5 	udiv	r2, r0, r5
 800ab08:	fb05 0512 	mls	r5, r5, r2, r0
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800ab0c:	4620      	mov	r0, r4
 800ab0e:	4629      	mov	r1, r5
 800ab10:	f7ff feaa 	bl	800a868 <RTC_WriteTimeCounter>
 800ab14:	4606      	mov	r6, r0
 800ab16:	b188      	cbz	r0, 800ab3c <HAL_RTC_SetDate+0x78>
      hrtc->State = HAL_RTC_STATE_ERROR;
 800ab18:	2304      	movs	r3, #4
 800ab1a:	7463      	strb	r3, [r4, #17]
      __HAL_UNLOCK(hrtc);
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	7423      	strb	r3, [r4, #16]
    return HAL_ERROR;
 800ab20:	2001      	movs	r0, #1
}
 800ab22:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800ab24:	f7ff fe38 	bl	800a798 <RTC_Bcd2ToByte>
 800ab28:	73e0      	strb	r0, [r4, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800ab2a:	7848      	ldrb	r0, [r1, #1]
 800ab2c:	f7ff fe34 	bl	800a798 <RTC_Bcd2ToByte>
 800ab30:	7360      	strb	r0, [r4, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 800ab32:	7888      	ldrb	r0, [r1, #2]
 800ab34:	f7ff fe30 	bl	800a798 <RTC_Bcd2ToByte>
 800ab38:	4602      	mov	r2, r0
 800ab3a:	e7d5      	b.n	800aae8 <HAL_RTC_SetDate+0x24>
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800ab3c:	4620      	mov	r0, r4
 800ab3e:	f7ff fe19 	bl	800a774 <RTC_ReadAlarmCounter>
      if (counter_alarm < counter_time)
 800ab42:	4285      	cmp	r5, r0
 800ab44:	d90b      	bls.n	800ab5e <HAL_RTC_SetDate+0x9a>
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800ab46:	f500 31a8 	add.w	r1, r0, #86016	@ 0x15000
 800ab4a:	f501 71c0 	add.w	r1, r1, #384	@ 0x180
 800ab4e:	4620      	mov	r0, r4
 800ab50:	f7ff fe9e 	bl	800a890 <RTC_WriteAlarmCounter>
 800ab54:	b118      	cbz	r0, 800ab5e <HAL_RTC_SetDate+0x9a>
          hrtc->State = HAL_RTC_STATE_ERROR;
 800ab56:	2304      	movs	r3, #4
          __HAL_UNLOCK(hrtc);
 800ab58:	7426      	strb	r6, [r4, #16]
          hrtc->State = HAL_RTC_STATE_ERROR;
 800ab5a:	7463      	strb	r3, [r4, #17]
          return HAL_ERROR;
 800ab5c:	e7e0      	b.n	800ab20 <HAL_RTC_SetDate+0x5c>
  hrtc->State = HAL_RTC_STATE_READY ;
 800ab5e:	2301      	movs	r3, #1
  __HAL_UNLOCK(hrtc);
 800ab60:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY ;
 800ab62:	7463      	strb	r3, [r4, #17]
  __HAL_UNLOCK(hrtc);
 800ab64:	7420      	strb	r0, [r4, #16]
  return HAL_OK;
 800ab66:	e7dc      	b.n	800ab22 <HAL_RTC_SetDate+0x5e>
 800ab68:	00015f8f 	.word	0x00015f8f
 800ab6c:	00015180 	.word	0x00015180

0800ab70 <HAL_RTC_GetDate>:
{
 800ab70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab72:	4616      	mov	r6, r2
  RTC_TimeTypeDef stime = {0U};
 800ab74:	2200      	movs	r2, #0
{
 800ab76:	460c      	mov	r4, r1
  if ((hrtc == NULL) || (sDate == NULL))
 800ab78:	4605      	mov	r5, r0
  RTC_TimeTypeDef stime = {0U};
 800ab7a:	f8ad 2004 	strh.w	r2, [sp, #4]
 800ab7e:	f88d 2006 	strb.w	r2, [sp, #6]
  if ((hrtc == NULL) || (sDate == NULL))
 800ab82:	b918      	cbnz	r0, 800ab8c <HAL_RTC_GetDate+0x1c>
    return HAL_ERROR;
 800ab84:	2101      	movs	r1, #1
}
 800ab86:	4608      	mov	r0, r1
 800ab88:	b003      	add	sp, #12
 800ab8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((hrtc == NULL) || (sDate == NULL))
 800ab8c:	2900      	cmp	r1, #0
 800ab8e:	d0f9      	beq.n	800ab84 <HAL_RTC_GetDate+0x14>
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800ab90:	a901      	add	r1, sp, #4
 800ab92:	f7ff fee3 	bl	800a95c <HAL_RTC_GetTime>
 800ab96:	4601      	mov	r1, r0
 800ab98:	2800      	cmp	r0, #0
 800ab9a:	d1f3      	bne.n	800ab84 <HAL_RTC_GetDate+0x14>
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800ab9c:	7b2b      	ldrb	r3, [r5, #12]
 800ab9e:	7023      	strb	r3, [r4, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 800aba0:	7be8      	ldrb	r0, [r5, #15]
 800aba2:	70e0      	strb	r0, [r4, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 800aba4:	7b6f      	ldrb	r7, [r5, #13]
 800aba6:	7067      	strb	r7, [r4, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 800aba8:	7baa      	ldrb	r2, [r5, #14]
 800abaa:	70a2      	strb	r2, [r4, #2]
  if (Format != RTC_FORMAT_BIN)
 800abac:	2e00      	cmp	r6, #0
 800abae:	d0ea      	beq.n	800ab86 <HAL_RTC_GetDate+0x16>
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 800abb0:	f7ff fde7 	bl	800a782 <RTC_ByteToBcd2>
 800abb4:	70e0      	strb	r0, [r4, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 800abb6:	4638      	mov	r0, r7
 800abb8:	f7ff fde3 	bl	800a782 <RTC_ByteToBcd2>
 800abbc:	7060      	strb	r0, [r4, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 800abbe:	4610      	mov	r0, r2
 800abc0:	f7ff fddf 	bl	800a782 <RTC_ByteToBcd2>
 800abc4:	70a0      	strb	r0, [r4, #2]
 800abc6:	e7de      	b.n	800ab86 <HAL_RTC_GetDate+0x16>

0800abc8 <HAL_RTC_WaitForSynchro>:
{
 800abc8:	b538      	push	{r3, r4, r5, lr}
  if (hrtc == NULL)
 800abca:	4604      	mov	r4, r0
 800abcc:	b1a8      	cbz	r0, 800abfa <HAL_RTC_WaitForSynchro+0x32>
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800abce:	6802      	ldr	r2, [r0, #0]
 800abd0:	6853      	ldr	r3, [r2, #4]
 800abd2:	f023 0308 	bic.w	r3, r3, #8
 800abd6:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 800abd8:	f7fe fb46 	bl	8009268 <HAL_GetTick>
 800abdc:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800abde:	6823      	ldr	r3, [r4, #0]
 800abe0:	685b      	ldr	r3, [r3, #4]
 800abe2:	071b      	lsls	r3, r3, #28
 800abe4:	d501      	bpl.n	800abea <HAL_RTC_WaitForSynchro+0x22>
  return HAL_OK;
 800abe6:	2000      	movs	r0, #0
}
 800abe8:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800abea:	f7fe fb3d 	bl	8009268 <HAL_GetTick>
 800abee:	1b40      	subs	r0, r0, r5
 800abf0:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800abf4:	d9f3      	bls.n	800abde <HAL_RTC_WaitForSynchro+0x16>
      return HAL_TIMEOUT;
 800abf6:	2003      	movs	r0, #3
 800abf8:	e7f6      	b.n	800abe8 <HAL_RTC_WaitForSynchro+0x20>
    return HAL_ERROR;
 800abfa:	2001      	movs	r0, #1
 800abfc:	e7f4      	b.n	800abe8 <HAL_RTC_WaitForSynchro+0x20>
	...

0800ac00 <HAL_RTC_Init>:
{
 800ac00:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 800ac02:	4604      	mov	r4, r0
 800ac04:	b170      	cbz	r0, 800ac24 <HAL_RTC_Init+0x24>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800ac06:	7c43      	ldrb	r3, [r0, #17]
 800ac08:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800ac0c:	b913      	cbnz	r3, 800ac14 <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 800ac0e:	7402      	strb	r2, [r0, #16]
    HAL_RTC_MspInit(hrtc);
 800ac10:	f7fc ff3e 	bl	8007a90 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ac14:	2302      	movs	r3, #2
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ac16:	4620      	mov	r0, r4
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ac18:	7463      	strb	r3, [r4, #17]
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ac1a:	f7ff ffd5 	bl	800abc8 <HAL_RTC_WaitForSynchro>
 800ac1e:	b118      	cbz	r0, 800ac28 <HAL_RTC_Init+0x28>
    hrtc->State = HAL_RTC_STATE_ERROR;
 800ac20:	2304      	movs	r3, #4
 800ac22:	7463      	strb	r3, [r4, #17]
    return HAL_ERROR;
 800ac24:	2001      	movs	r0, #1
}
 800ac26:	bd10      	pop	{r4, pc}
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800ac28:	4620      	mov	r0, r4
 800ac2a:	f7ff fdee 	bl	800a80a <RTC_EnterInitMode>
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	d1f6      	bne.n	800ac20 <HAL_RTC_Init+0x20>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800ac32:	6822      	ldr	r2, [r4, #0]
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800ac34:	68a1      	ldr	r1, [r4, #8]
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800ac36:	6853      	ldr	r3, [r2, #4]
 800ac38:	f023 0307 	bic.w	r3, r3, #7
 800ac3c:	6053      	str	r3, [r2, #4]
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800ac3e:	4a12      	ldr	r2, [pc, #72]	@ (800ac88 <HAL_RTC_Init+0x88>)
 800ac40:	b119      	cbz	r1, 800ac4a <HAL_RTC_Init+0x4a>
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800ac42:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800ac44:	f023 0301 	bic.w	r3, r3, #1
 800ac48:	6313      	str	r3, [r2, #48]	@ 0x30
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800ac4a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800ac4c:	f423 7360 	bic.w	r3, r3, #896	@ 0x380
 800ac50:	430b      	orrs	r3, r1
 800ac52:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800ac54:	6860      	ldr	r0, [r4, #4]
 800ac56:	1c43      	adds	r3, r0, #1
 800ac58:	d105      	bne.n	800ac66 <HAL_RTC_Init+0x66>
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800ac5a:	2001      	movs	r0, #1
 800ac5c:	f7ff fd1a 	bl	800a694 <HAL_RCCEx_GetPeriphCLKFreq>
      if (prescaler == 0U)
 800ac60:	2800      	cmp	r0, #0
 800ac62:	d0dd      	beq.n	800ac20 <HAL_RTC_Init+0x20>
        prescaler = prescaler - 1U;
 800ac64:	3801      	subs	r0, #1
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 800ac66:	6823      	ldr	r3, [r4, #0]
 800ac68:	f3c0 4203 	ubfx	r2, r0, #16, #4
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 800ac6c:	b280      	uxth	r0, r0
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 800ac6e:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 800ac70:	60d8      	str	r0, [r3, #12]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800ac72:	4620      	mov	r0, r4
 800ac74:	f7ff fde0 	bl	800a838 <RTC_ExitInitMode>
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	d1d1      	bne.n	800ac20 <HAL_RTC_Init+0x20>
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800ac80:	81e3      	strh	r3, [r4, #14]
    hrtc->State = HAL_RTC_STATE_READY;
 800ac82:	7463      	strb	r3, [r4, #17]
    return HAL_OK;
 800ac84:	e7cf      	b.n	800ac26 <HAL_RTC_Init+0x26>
 800ac86:	bf00      	nop
 800ac88:	40006c00 	.word	0x40006c00

0800ac8c <HAL_RTCEx_BKUPWrite>:

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
  tmp += (BackupRegister * 4U);
 800ac8c:	0089      	lsls	r1, r1, #2
 800ac8e:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 800ac92:	f501 41d8 	add.w	r1, r1, #27648	@ 0x6c00

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 800ac96:	b292      	uxth	r2, r2
 800ac98:	600a      	str	r2, [r1, #0]
}
 800ac9a:	4770      	bx	lr

0800ac9c <HAL_RTCEx_BKUPRead>:

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
  backupregister += (BackupRegister * 4U);
 800ac9c:	0089      	lsls	r1, r1, #2
 800ac9e:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 800aca2:	f501 41d8 	add.w	r1, r1, #27648	@ 0x6c00

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 800aca6:	6808      	ldr	r0, [r1, #0]

  /* Read the specified register */
  return pvalue;
}
 800aca8:	b280      	uxth	r0, r0
 800acaa:	4770      	bx	lr

0800acac <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acac:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acae:	6a02      	ldr	r2, [r0, #32]
{
 800acb0:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acb2:	f022 0201 	bic.w	r2, r2, #1
 800acb6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800acb8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800acba:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800acbc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800acbe:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800acc2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800acc4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800acc6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800acca:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800accc:	4d0a      	ldr	r5, [pc, #40]	@ (800acf8 <TIM_OC1_SetConfig+0x4c>)
 800acce:	42a8      	cmp	r0, r5
 800acd0:	d10b      	bne.n	800acea <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800acd2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800acd4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800acd8:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800acda:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800acde:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800ace2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800ace4:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800ace8:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acea:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800acec:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800acee:	684a      	ldr	r2, [r1, #4]
 800acf0:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acf2:	6203      	str	r3, [r0, #32]
}
 800acf4:	bd70      	pop	{r4, r5, r6, pc}
 800acf6:	bf00      	nop
 800acf8:	40012c00 	.word	0x40012c00

0800acfc <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acfc:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800acfe:	6a02      	ldr	r2, [r0, #32]
{
 800ad00:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ad02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ad06:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad08:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad0a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad0c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ad0e:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800ad12:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ad14:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800ad16:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ad1a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ad1e:	4d0b      	ldr	r5, [pc, #44]	@ (800ad4c <TIM_OC3_SetConfig+0x50>)
 800ad20:	42a8      	cmp	r0, r5
 800ad22:	d10d      	bne.n	800ad40 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ad24:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800ad26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ad2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ad2e:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ad32:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800ad36:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 800ad38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ad3c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad40:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ad42:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ad44:	684a      	ldr	r2, [r1, #4]
 800ad46:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad48:	6203      	str	r3, [r0, #32]
}
 800ad4a:	bd70      	pop	{r4, r5, r6, pc}
 800ad4c:	40012c00 	.word	0x40012c00

0800ad50 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad50:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad52:	6a02      	ldr	r2, [r0, #32]
{
 800ad54:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad56:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ad5a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad5c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad5e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad60:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ad62:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad66:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad6a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800ad6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad70:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad74:	4d06      	ldr	r5, [pc, #24]	@ (800ad90 <TIM_OC4_SetConfig+0x40>)
 800ad76:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ad78:	bf02      	ittt	eq
 800ad7a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ad7c:	f424 4480 	biceq.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ad80:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad84:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ad86:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ad88:	684a      	ldr	r2, [r1, #4]
 800ad8a:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad8c:	6203      	str	r3, [r0, #32]
}
 800ad8e:	bd30      	pop	{r4, r5, pc}
 800ad90:	40012c00 	.word	0x40012c00

0800ad94 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800ad94:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800ad98:	2b01      	cmp	r3, #1
 800ad9a:	d120      	bne.n	800adde <HAL_TIM_Base_Start_IT+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800ad9c:	2302      	movs	r3, #2
 800ad9e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ada2:	6803      	ldr	r3, [r0, #0]
 800ada4:	68da      	ldr	r2, [r3, #12]
 800ada6:	f042 0201 	orr.w	r2, r2, #1
 800adaa:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800adac:	4a0d      	ldr	r2, [pc, #52]	@ (800ade4 <HAL_TIM_Base_Start_IT+0x50>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d00a      	beq.n	800adc8 <HAL_TIM_Base_Start_IT+0x34>
 800adb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adb6:	d007      	beq.n	800adc8 <HAL_TIM_Base_Start_IT+0x34>
 800adb8:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800adbc:	4293      	cmp	r3, r2
 800adbe:	d003      	beq.n	800adc8 <HAL_TIM_Base_Start_IT+0x34>
 800adc0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d104      	bne.n	800add2 <HAL_TIM_Base_Start_IT+0x3e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800adc8:	689a      	ldr	r2, [r3, #8]
 800adca:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adce:	2a06      	cmp	r2, #6
 800add0:	d003      	beq.n	800adda <HAL_TIM_Base_Start_IT+0x46>
      __HAL_TIM_ENABLE(htim);
 800add2:	681a      	ldr	r2, [r3, #0]
 800add4:	f042 0201 	orr.w	r2, r2, #1
 800add8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800adda:	2000      	movs	r0, #0
 800addc:	4770      	bx	lr
    return HAL_ERROR;
 800adde:	2001      	movs	r0, #1
}
 800ade0:	4770      	bx	lr
 800ade2:	bf00      	nop
 800ade4:	40012c00 	.word	0x40012c00

0800ade8 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 800ade8:	4770      	bx	lr

0800adea <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 800adea:	4770      	bx	lr

0800adec <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 800adec:	4770      	bx	lr

0800adee <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 800adee:	4770      	bx	lr

0800adf0 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 800adf0:	6803      	ldr	r3, [r0, #0]
{
 800adf2:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 800adf4:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800adf6:	691e      	ldr	r6, [r3, #16]
{
 800adf8:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800adfa:	07b1      	lsls	r1, r6, #30
 800adfc:	d50d      	bpl.n	800ae1a <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800adfe:	07aa      	lsls	r2, r5, #30
 800ae00:	d50b      	bpl.n	800ae1a <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ae02:	f06f 0202 	mvn.w	r2, #2
 800ae06:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ae08:	2201      	movs	r2, #1
 800ae0a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ae0c:	699b      	ldr	r3, [r3, #24]
 800ae0e:	079b      	lsls	r3, r3, #30
 800ae10:	d069      	beq.n	800aee6 <HAL_TIM_IRQHandler+0xf6>
          HAL_TIM_IC_CaptureCallback(htim);
 800ae12:	f7ff ffea 	bl	800adea <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae16:	2300      	movs	r3, #0
 800ae18:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ae1a:	0771      	lsls	r1, r6, #29
 800ae1c:	d510      	bpl.n	800ae40 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ae1e:	076a      	lsls	r2, r5, #29
 800ae20:	d50e      	bpl.n	800ae40 <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ae22:	f06f 0204 	mvn.w	r2, #4
 800ae26:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800ae28:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ae2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ae2c:	2202      	movs	r2, #2
 800ae2e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ae30:	699b      	ldr	r3, [r3, #24]
 800ae32:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800ae36:	d05c      	beq.n	800aef2 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 800ae38:	f7ff ffd7 	bl	800adea <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ae40:	0733      	lsls	r3, r6, #28
 800ae42:	d50f      	bpl.n	800ae64 <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ae44:	0728      	lsls	r0, r5, #28
 800ae46:	d50d      	bpl.n	800ae64 <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ae48:	f06f 0208 	mvn.w	r2, #8
 800ae4c:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800ae4e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ae50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae52:	2204      	movs	r2, #4
 800ae54:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae56:	69db      	ldr	r3, [r3, #28]
 800ae58:	0799      	lsls	r1, r3, #30
 800ae5a:	d050      	beq.n	800aefe <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 800ae5c:	f7ff ffc5 	bl	800adea <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae60:	2300      	movs	r3, #0
 800ae62:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ae64:	06f2      	lsls	r2, r6, #27
 800ae66:	d510      	bpl.n	800ae8a <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ae68:	06eb      	lsls	r3, r5, #27
 800ae6a:	d50e      	bpl.n	800ae8a <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ae6c:	f06f 0210 	mvn.w	r2, #16
 800ae70:	6823      	ldr	r3, [r4, #0]
        HAL_TIM_IC_CaptureCallback(htim);
 800ae72:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ae74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ae76:	2208      	movs	r2, #8
 800ae78:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ae7a:	69db      	ldr	r3, [r3, #28]
 800ae7c:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800ae80:	d043      	beq.n	800af0a <HAL_TIM_IRQHandler+0x11a>
        HAL_TIM_IC_CaptureCallback(htim);
 800ae82:	f7ff ffb2 	bl	800adea <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae86:	2300      	movs	r3, #0
 800ae88:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ae8a:	07f0      	lsls	r0, r6, #31
 800ae8c:	d508      	bpl.n	800aea0 <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ae8e:	07e9      	lsls	r1, r5, #31
 800ae90:	d506      	bpl.n	800aea0 <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ae92:	f06f 0201 	mvn.w	r2, #1
 800ae96:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_PeriodElapsedCallback(htim);
 800ae98:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ae9a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800ae9c:	f7fc f8c8 	bl	8007030 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800aea0:	0632      	lsls	r2, r6, #24
 800aea2:	d508      	bpl.n	800aeb6 <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aea4:	062b      	lsls	r3, r5, #24
 800aea6:	d506      	bpl.n	800aeb6 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800aea8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800aeac:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_BreakCallback(htim);
 800aeae:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800aeb0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800aeb2:	f000 fa96 	bl	800b3e2 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800aeb6:	0670      	lsls	r0, r6, #25
 800aeb8:	d508      	bpl.n	800aecc <HAL_TIM_IRQHandler+0xdc>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800aeba:	0669      	lsls	r1, r5, #25
 800aebc:	d506      	bpl.n	800aecc <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aebe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800aec2:	6823      	ldr	r3, [r4, #0]
      HAL_TIM_TriggerCallback(htim);
 800aec4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aec6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800aec8:	f7ff ff91 	bl	800adee <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800aecc:	06b2      	lsls	r2, r6, #26
 800aece:	d522      	bpl.n	800af16 <HAL_TIM_IRQHandler+0x126>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800aed0:	06ab      	lsls	r3, r5, #26
 800aed2:	d520      	bpl.n	800af16 <HAL_TIM_IRQHandler+0x126>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800aed4:	f06f 0220 	mvn.w	r2, #32
 800aed8:	6823      	ldr	r3, [r4, #0]
      HAL_TIMEx_CommutCallback(htim);
 800aeda:	4620      	mov	r0, r4
}
 800aedc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800aee0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800aee2:	f000 ba7d 	b.w	800b3e0 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800aee6:	f7ff ff7f 	bl	800ade8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aeea:	4620      	mov	r0, r4
 800aeec:	f7ff ff7e 	bl	800adec <HAL_TIM_PWM_PulseFinishedCallback>
 800aef0:	e791      	b.n	800ae16 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aef2:	f7ff ff79 	bl	800ade8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aef6:	4620      	mov	r0, r4
 800aef8:	f7ff ff78 	bl	800adec <HAL_TIM_PWM_PulseFinishedCallback>
 800aefc:	e79e      	b.n	800ae3c <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aefe:	f7ff ff73 	bl	800ade8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af02:	4620      	mov	r0, r4
 800af04:	f7ff ff72 	bl	800adec <HAL_TIM_PWM_PulseFinishedCallback>
 800af08:	e7aa      	b.n	800ae60 <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800af0a:	f7ff ff6d 	bl	800ade8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800af0e:	4620      	mov	r0, r4
 800af10:	f7ff ff6c 	bl	800adec <HAL_TIM_PWM_PulseFinishedCallback>
 800af14:	e7b7      	b.n	800ae86 <HAL_TIM_IRQHandler+0x96>
}
 800af16:	bd70      	pop	{r4, r5, r6, pc}

0800af18 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af18:	4a17      	ldr	r2, [pc, #92]	@ (800af78 <TIM_Base_SetConfig+0x60>)
  tmpcr1 = TIMx->CR1;
 800af1a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af1c:	4290      	cmp	r0, r2
 800af1e:	d00a      	beq.n	800af36 <TIM_Base_SetConfig+0x1e>
 800af20:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800af24:	d007      	beq.n	800af36 <TIM_Base_SetConfig+0x1e>
 800af26:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800af2a:	4290      	cmp	r0, r2
 800af2c:	d003      	beq.n	800af36 <TIM_Base_SetConfig+0x1e>
 800af2e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800af32:	4290      	cmp	r0, r2
 800af34:	d107      	bne.n	800af46 <TIM_Base_SetConfig+0x2e>
    tmpcr1 |= Structure->CounterMode;
 800af36:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800af3c:	4313      	orrs	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af3e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800af40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af44:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800af46:	694a      	ldr	r2, [r1, #20]
 800af48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af4c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800af4e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800af50:	688b      	ldr	r3, [r1, #8]
 800af52:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800af54:	680b      	ldr	r3, [r1, #0]
 800af56:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800af58:	4b07      	ldr	r3, [pc, #28]	@ (800af78 <TIM_Base_SetConfig+0x60>)
 800af5a:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 800af5c:	bf04      	itt	eq
 800af5e:	690b      	ldreq	r3, [r1, #16]
 800af60:	6303      	streq	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800af62:	2301      	movs	r3, #1
 800af64:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800af66:	6903      	ldr	r3, [r0, #16]
 800af68:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800af6a:	bf42      	ittt	mi
 800af6c:	6903      	ldrmi	r3, [r0, #16]
 800af6e:	f023 0301 	bicmi.w	r3, r3, #1
 800af72:	6103      	strmi	r3, [r0, #16]
}
 800af74:	4770      	bx	lr
 800af76:	bf00      	nop
 800af78:	40012c00 	.word	0x40012c00

0800af7c <HAL_TIM_Base_Init>:
{
 800af7c:	b510      	push	{r4, lr}
  if (htim == NULL)
 800af7e:	4604      	mov	r4, r0
 800af80:	b330      	cbz	r0, 800afd0 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 800af82:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800af86:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800af8a:	b91b      	cbnz	r3, 800af94 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800af8c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800af90:	f7fd fea2 	bl	8008cd8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800af94:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800af96:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800af98:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800af9c:	1d21      	adds	r1, r4, #4
 800af9e:	f7ff ffbb 	bl	800af18 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800afa2:	2301      	movs	r3, #1
  return HAL_OK;
 800afa4:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800afa6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afaa:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800afae:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800afb2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800afb6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800afba:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800afbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afc2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800afc6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800afca:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800afce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800afd0:	2001      	movs	r0, #1
 800afd2:	e7fc      	b.n	800afce <HAL_TIM_Base_Init+0x52>

0800afd4 <HAL_TIM_PWM_Init>:
{
 800afd4:	b510      	push	{r4, lr}
  if (htim == NULL)
 800afd6:	4604      	mov	r4, r0
 800afd8:	b330      	cbz	r0, 800b028 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 800afda:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800afde:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800afe2:	b91b      	cbnz	r3, 800afec <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800afe4:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800afe8:	f7fd fe62 	bl	8008cb0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800afec:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800afee:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800aff0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aff4:	1d21      	adds	r1, r4, #4
 800aff6:	f7ff ff8f 	bl	800af18 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800affa:	2301      	movs	r3, #1
  return HAL_OK;
 800affc:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800affe:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b002:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800b006:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800b00a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800b00e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b012:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b016:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b01a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b01e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800b022:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800b026:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b028:	2001      	movs	r0, #1
 800b02a:	e7fc      	b.n	800b026 <HAL_TIM_PWM_Init+0x52>

0800b02c <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 800b02c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b02e:	6a02      	ldr	r2, [r0, #32]
{
 800b030:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b032:	f022 0210 	bic.w	r2, r2, #16
 800b036:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800b038:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800b03a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b03c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b03e:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b042:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b046:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800b048:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b04c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b050:	4d0b      	ldr	r5, [pc, #44]	@ (800b080 <TIM_OC2_SetConfig+0x54>)
 800b052:	42a8      	cmp	r0, r5
 800b054:	d10d      	bne.n	800b072 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b056:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800b058:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b05c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b060:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b064:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800b068:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800b06a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b06e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800b072:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800b074:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800b076:	684a      	ldr	r2, [r1, #4]
 800b078:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800b07a:	6203      	str	r3, [r0, #32]
}
 800b07c:	bd70      	pop	{r4, r5, r6, pc}
 800b07e:	bf00      	nop
 800b080:	40012c00 	.word	0x40012c00

0800b084 <HAL_TIM_PWM_ConfigChannel>:
{
 800b084:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800b086:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800b08a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d04f      	beq.n	800b130 <HAL_TIM_PWM_ConfigChannel+0xac>
 800b090:	2001      	movs	r0, #1
  switch (Channel)
 800b092:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 800b094:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 800b098:	d03a      	beq.n	800b110 <HAL_TIM_PWM_ConfigChannel+0x8c>
 800b09a:	d806      	bhi.n	800b0aa <HAL_TIM_PWM_ConfigChannel+0x26>
 800b09c:	b1ba      	cbz	r2, 800b0ce <HAL_TIM_PWM_ConfigChannel+0x4a>
 800b09e:	2a04      	cmp	r2, #4
 800b0a0:	d026      	beq.n	800b0f0 <HAL_TIM_PWM_ConfigChannel+0x6c>
  __HAL_UNLOCK(htim);
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800b0a8:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 800b0aa:	2a0c      	cmp	r2, #12
 800b0ac:	d1f9      	bne.n	800b0a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b0ae:	6820      	ldr	r0, [r4, #0]
 800b0b0:	f7ff fe4e 	bl	800ad50 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b0b4:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b0b6:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b0b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800b0bc:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b0be:	69c3      	ldr	r3, [r0, #28]
 800b0c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b0c4:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b0c6:	69c3      	ldr	r3, [r0, #28]
 800b0c8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b0cc:	e02e      	b.n	800b12c <HAL_TIM_PWM_ConfigChannel+0xa8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b0ce:	6820      	ldr	r0, [r4, #0]
 800b0d0:	f7ff fdec 	bl	800acac <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b0d4:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b0d6:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b0d8:	f043 0308 	orr.w	r3, r3, #8
 800b0dc:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b0de:	6983      	ldr	r3, [r0, #24]
 800b0e0:	f023 0304 	bic.w	r3, r3, #4
 800b0e4:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b0e6:	6983      	ldr	r3, [r0, #24]
 800b0e8:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b0ea:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800b0ec:	2000      	movs	r0, #0
 800b0ee:	e7d8      	b.n	800b0a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b0f0:	6820      	ldr	r0, [r4, #0]
 800b0f2:	f7ff ff9b 	bl	800b02c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b0f6:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b0f8:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b0fa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800b0fe:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b100:	6983      	ldr	r3, [r0, #24]
 800b102:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b106:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b108:	6983      	ldr	r3, [r0, #24]
 800b10a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800b10e:	e7ec      	b.n	800b0ea <HAL_TIM_PWM_ConfigChannel+0x66>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b110:	6820      	ldr	r0, [r4, #0]
 800b112:	f7ff fdf3 	bl	800acfc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b116:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b118:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b11a:	f043 0308 	orr.w	r3, r3, #8
 800b11e:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b120:	69c3      	ldr	r3, [r0, #28]
 800b122:	f023 0304 	bic.w	r3, r3, #4
 800b126:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b128:	69c3      	ldr	r3, [r0, #28]
 800b12a:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b12c:	61c3      	str	r3, [r0, #28]
      break;
 800b12e:	e7dd      	b.n	800b0ec <HAL_TIM_PWM_ConfigChannel+0x68>
  __HAL_LOCK(htim);
 800b130:	2002      	movs	r0, #2
 800b132:	e7b9      	b.n	800b0a8 <HAL_TIM_PWM_ConfigChannel+0x24>

0800b134 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b134:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b136:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b138:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b13a:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b13e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800b142:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b144:	6082      	str	r2, [r0, #8]
}
 800b146:	bd10      	pop	{r4, pc}

0800b148 <HAL_TIM_ConfigClockSource>:
{
 800b148:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800b14a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800b14e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800b150:	2b01      	cmp	r3, #1
 800b152:	f04f 0002 	mov.w	r0, #2
 800b156:	f000 808e 	beq.w	800b276 <HAL_TIM_ConfigClockSource+0x12e>
 800b15a:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800b15c:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800b160:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800b162:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800b166:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b168:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b16c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 800b170:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800b172:	680b      	ldr	r3, [r1, #0]
 800b174:	2b60      	cmp	r3, #96	@ 0x60
 800b176:	d04f      	beq.n	800b218 <HAL_TIM_ConfigClockSource+0xd0>
 800b178:	d832      	bhi.n	800b1e0 <HAL_TIM_ConfigClockSource+0x98>
 800b17a:	2b40      	cmp	r3, #64	@ 0x40
 800b17c:	d064      	beq.n	800b248 <HAL_TIM_ConfigClockSource+0x100>
 800b17e:	d816      	bhi.n	800b1ae <HAL_TIM_ConfigClockSource+0x66>
 800b180:	2b20      	cmp	r3, #32
 800b182:	d00d      	beq.n	800b1a0 <HAL_TIM_ConfigClockSource+0x58>
 800b184:	d80a      	bhi.n	800b19c <HAL_TIM_ConfigClockSource+0x54>
 800b186:	f033 0110 	bics.w	r1, r3, #16
 800b18a:	d009      	beq.n	800b1a0 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 800b18c:	2301      	movs	r3, #1
 800b18e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800b192:	2300      	movs	r3, #0
 800b194:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800b198:	4610      	mov	r0, r2
 800b19a:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 800b19c:	2b30      	cmp	r3, #48	@ 0x30
 800b19e:	d1f5      	bne.n	800b18c <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 800b1a0:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b1a2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b1a6:	4313      	orrs	r3, r2
 800b1a8:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800b1ac:	e028      	b.n	800b200 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 800b1ae:	2b50      	cmp	r3, #80	@ 0x50
 800b1b0:	d1ec      	bne.n	800b18c <HAL_TIM_ConfigClockSource+0x44>
                               sClockSourceConfig->ClockPolarity,
 800b1b2:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800b1b4:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800b1b6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b1b8:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b1ba:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b1be:	f023 0301 	bic.w	r3, r3, #1
 800b1c2:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b1c4:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800b1c6:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b1c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b1cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800b1d0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800b1d2:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800b1d4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b1d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b1da:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 800b1de:	e00f      	b.n	800b200 <HAL_TIM_ConfigClockSource+0xb8>
  switch (sClockSourceConfig->ClockSource)
 800b1e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1e4:	d00d      	beq.n	800b202 <HAL_TIM_ConfigClockSource+0xba>
 800b1e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b1ea:	d00c      	beq.n	800b206 <HAL_TIM_ConfigClockSource+0xbe>
 800b1ec:	2b70      	cmp	r3, #112	@ 0x70
 800b1ee:	d1cd      	bne.n	800b18c <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 800b1f0:	68cb      	ldr	r3, [r1, #12]
 800b1f2:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800b1f6:	f7ff ff9d 	bl	800b134 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b1fa:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b1fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800b200:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800b202:	2200      	movs	r2, #0
 800b204:	e7c2      	b.n	800b18c <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 800b206:	68cb      	ldr	r3, [r1, #12]
 800b208:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800b20c:	f7ff ff92 	bl	800b134 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b210:	6883      	ldr	r3, [r0, #8]
 800b212:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b216:	e7f3      	b.n	800b200 <HAL_TIM_ConfigClockSource+0xb8>
  tmpccer = TIMx->CCER;
 800b218:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b21a:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 800b21c:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b21e:	f022 0210 	bic.w	r2, r2, #16
                               sClockSourceConfig->ClockFilter);
 800b222:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b224:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b226:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b228:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b22c:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 800b230:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b234:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800b238:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800b23a:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800b23c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b23e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b242:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800b246:	e7db      	b.n	800b200 <HAL_TIM_ConfigClockSource+0xb8>
                               sClockSourceConfig->ClockPolarity,
 800b248:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800b24a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800b24c:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b24e:	6a03      	ldr	r3, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b250:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b254:	f023 0301 	bic.w	r3, r3, #1
 800b258:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b25a:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800b25c:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b25e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b262:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800b266:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800b268:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800b26a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800b26c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b270:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 800b274:	e7c4      	b.n	800b200 <HAL_TIM_ConfigClockSource+0xb8>
  __HAL_LOCK(htim);
 800b276:	4602      	mov	r2, r0
 800b278:	e78e      	b.n	800b198 <HAL_TIM_ConfigClockSource+0x50>

0800b27a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b27a:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b27c:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b27e:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b280:	f001 011f 	and.w	r1, r1, #31
 800b284:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800b286:	ea23 0304 	bic.w	r3, r3, r4
 800b28a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b28c:	6a03      	ldr	r3, [r0, #32]
 800b28e:	408a      	lsls	r2, r1
 800b290:	431a      	orrs	r2, r3
 800b292:	6202      	str	r2, [r0, #32]
}
 800b294:	bd10      	pop	{r4, pc}
	...

0800b298 <HAL_TIM_OC_Start>:
{
 800b298:	b508      	push	{r3, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b29a:	b929      	cbnz	r1, 800b2a8 <HAL_TIM_OC_Start+0x10>
 800b29c:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	d01d      	beq.n	800b2e0 <HAL_TIM_OC_Start+0x48>
    return HAL_ERROR;
 800b2a4:	2001      	movs	r0, #1
 800b2a6:	e02e      	b.n	800b306 <HAL_TIM_OC_Start+0x6e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b2a8:	2904      	cmp	r1, #4
 800b2aa:	d107      	bne.n	800b2bc <HAL_TIM_OC_Start+0x24>
 800b2ac:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	d1f7      	bne.n	800b2a4 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b2b4:	2302      	movs	r3, #2
 800b2b6:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 800b2ba:	e014      	b.n	800b2e6 <HAL_TIM_OC_Start+0x4e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b2bc:	2908      	cmp	r1, #8
 800b2be:	d107      	bne.n	800b2d0 <HAL_TIM_OC_Start+0x38>
 800b2c0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	d1ed      	bne.n	800b2a4 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b2c8:	2302      	movs	r3, #2
 800b2ca:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 800b2ce:	e00a      	b.n	800b2e6 <HAL_TIM_OC_Start+0x4e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b2d0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d1e5      	bne.n	800b2a4 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b2d8:	2302      	movs	r3, #2
 800b2da:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 800b2de:	e002      	b.n	800b2e6 <HAL_TIM_OC_Start+0x4e>
 800b2e0:	2302      	movs	r3, #2
 800b2e2:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b2e6:	6800      	ldr	r0, [r0, #0]
 800b2e8:	2201      	movs	r2, #1
 800b2ea:	f7ff ffc6 	bl	800b27a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b2ee:	4b0f      	ldr	r3, [pc, #60]	@ (800b32c <HAL_TIM_OC_Start+0x94>)
 800b2f0:	4298      	cmp	r0, r3
 800b2f2:	d009      	beq.n	800b308 <HAL_TIM_OC_Start+0x70>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2f4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800b2f8:	d10b      	bne.n	800b312 <HAL_TIM_OC_Start+0x7a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b2fa:	6883      	ldr	r3, [r0, #8]
 800b2fc:	f003 0307 	and.w	r3, r3, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b300:	2b06      	cmp	r3, #6
 800b302:	d10d      	bne.n	800b320 <HAL_TIM_OC_Start+0x88>
  return HAL_OK;
 800b304:	2000      	movs	r0, #0
}
 800b306:	bd08      	pop	{r3, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 800b308:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800b30a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b30e:	6443      	str	r3, [r0, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b310:	e7f3      	b.n	800b2fa <HAL_TIM_OC_Start+0x62>
 800b312:	4b07      	ldr	r3, [pc, #28]	@ (800b330 <HAL_TIM_OC_Start+0x98>)
 800b314:	4298      	cmp	r0, r3
 800b316:	d0f0      	beq.n	800b2fa <HAL_TIM_OC_Start+0x62>
 800b318:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b31c:	4298      	cmp	r0, r3
 800b31e:	d0ec      	beq.n	800b2fa <HAL_TIM_OC_Start+0x62>
      __HAL_TIM_ENABLE(htim);
 800b320:	6803      	ldr	r3, [r0, #0]
 800b322:	f043 0301 	orr.w	r3, r3, #1
 800b326:	6003      	str	r3, [r0, #0]
 800b328:	e7ec      	b.n	800b304 <HAL_TIM_OC_Start+0x6c>
 800b32a:	bf00      	nop
 800b32c:	40012c00 	.word	0x40012c00
 800b330:	40000400 	.word	0x40000400

0800b334 <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 800b334:	f7ff bfb0 	b.w	800b298 <HAL_TIM_OC_Start>

0800b338 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b338:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b33a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800b33e:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 800b340:	2b01      	cmp	r3, #1
 800b342:	f04f 0002 	mov.w	r0, #2
 800b346:	d022      	beq.n	800b38e <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b348:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800b34a:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 800b34e:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b350:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800b352:	f024 0470 	bic.w	r4, r4, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b356:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 800b358:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b35a:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b35c:	4c0c      	ldr	r4, [pc, #48]	@ (800b390 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 800b35e:	42a3      	cmp	r3, r4
 800b360:	d00a      	beq.n	800b378 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800b362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b366:	d007      	beq.n	800b378 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800b368:	f5a4 3494 	sub.w	r4, r4, #75776	@ 0x12800
 800b36c:	42a3      	cmp	r3, r4
 800b36e:	d003      	beq.n	800b378 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800b370:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800b374:	42a3      	cmp	r3, r4
 800b376:	d104      	bne.n	800b382 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b378:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b37a:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b37e:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b380:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b382:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800b384:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800b386:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800b38a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 800b38e:	bd30      	pop	{r4, r5, pc}
 800b390:	40012c00 	.word	0x40012c00

0800b394 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b394:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800b398:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	d01e      	beq.n	800b3dc <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b39e:	68cb      	ldr	r3, [r1, #12]
 800b3a0:	6888      	ldr	r0, [r1, #8]
 800b3a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b3a6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b3a8:	6848      	ldr	r0, [r1, #4]
 800b3aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b3ae:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b3b0:	6808      	ldr	r0, [r1, #0]
 800b3b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b3b6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b3b8:	6908      	ldr	r0, [r1, #16]
 800b3ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b3be:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b3c0:	6948      	ldr	r0, [r1, #20]
 800b3c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b3c6:	4303      	orrs	r3, r0


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 800b3c8:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b3ca:	69c9      	ldr	r1, [r1, #28]
 800b3cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b3d0:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 800b3d2:	6811      	ldr	r1, [r2, #0]
 800b3d4:	644b      	str	r3, [r1, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 800b3d6:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
 800b3da:	4770      	bx	lr
  __HAL_LOCK(htim);
 800b3dc:	2002      	movs	r0, #2
}
 800b3de:	4770      	bx	lr

0800b3e0 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 800b3e0:	4770      	bx	lr

0800b3e2 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800b3e2:	4770      	bx	lr

0800b3e4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b3e4:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3e6:	f102 030c 	add.w	r3, r2, #12
 800b3ea:	e853 3f00 	ldrex	r3, [r3]
 800b3ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f2:	320c      	adds	r2, #12
 800b3f4:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800b3f8:	6802      	ldr	r2, [r0, #0]
 800b3fa:	2900      	cmp	r1, #0
 800b3fc:	d1f2      	bne.n	800b3e4 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3fe:	f102 0314 	add.w	r3, r2, #20
 800b402:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b406:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b40a:	f102 0c14 	add.w	ip, r2, #20
 800b40e:	e84c 3100 	strex	r1, r3, [ip]
 800b412:	2900      	cmp	r1, #0
 800b414:	d1f3      	bne.n	800b3fe <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b416:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800b418:	2b01      	cmp	r3, #1
 800b41a:	d10b      	bne.n	800b434 <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b41c:	f102 030c 	add.w	r3, r2, #12
 800b420:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b424:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b428:	f102 0c0c 	add.w	ip, r2, #12
 800b42c:	e84c 3100 	strex	r1, r3, [ip]
 800b430:	2900      	cmp	r1, #0
 800b432:	d1f3      	bne.n	800b41c <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b434:	2320      	movs	r3, #32
 800b436:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b43a:	2300      	movs	r3, #0
 800b43c:	6303      	str	r3, [r0, #48]	@ 0x30
}
 800b43e:	4770      	bx	lr

0800b440 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b440:	b510      	push	{r4, lr}
 800b442:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b444:	6803      	ldr	r3, [r0, #0]
 800b446:	68c1      	ldr	r1, [r0, #12]
 800b448:	691a      	ldr	r2, [r3, #16]
 800b44a:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800b44e:	430a      	orrs	r2, r1
 800b450:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b452:	6882      	ldr	r2, [r0, #8]
 800b454:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800b456:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b458:	4302      	orrs	r2, r0
 800b45a:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800b45c:	f421 51b0 	bic.w	r1, r1, #5632	@ 0x1600
 800b460:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b464:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 800b466:	430a      	orrs	r2, r1
 800b468:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b46a:	695a      	ldr	r2, [r3, #20]
 800b46c:	69a1      	ldr	r1, [r4, #24]
 800b46e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800b472:	430a      	orrs	r2, r1
 800b474:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800b476:	4a0e      	ldr	r2, [pc, #56]	@ (800b4b0 <UART_SetConfig+0x70>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d115      	bne.n	800b4a8 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b47c:	f7ff f880 	bl	800a580 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b480:	2319      	movs	r3, #25
 800b482:	4343      	muls	r3, r0
 800b484:	6862      	ldr	r2, [r4, #4]
 800b486:	6820      	ldr	r0, [r4, #0]
 800b488:	0092      	lsls	r2, r2, #2
 800b48a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b48e:	2264      	movs	r2, #100	@ 0x64
 800b490:	fbb3 f1f2 	udiv	r1, r3, r2
 800b494:	fb02 3311 	mls	r3, r2, r1, r3
 800b498:	011b      	lsls	r3, r3, #4
 800b49a:	3332      	adds	r3, #50	@ 0x32
 800b49c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4a0:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800b4a4:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 800b4a6:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 800b4a8:	f7ff f85a 	bl	800a560 <HAL_RCC_GetPCLK1Freq>
 800b4ac:	e7e8      	b.n	800b480 <UART_SetConfig+0x40>
 800b4ae:	bf00      	nop
 800b4b0:	40013800 	.word	0x40013800

0800b4b4 <HAL_UART_Init>:
{
 800b4b4:	b510      	push	{r4, lr}
  if (huart == NULL)
 800b4b6:	4604      	mov	r4, r0
 800b4b8:	b348      	cbz	r0, 800b50e <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 800b4ba:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800b4be:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800b4c2:	b91b      	cbnz	r3, 800b4cc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800b4c4:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800b4c8:	f7fd fda4 	bl	8009014 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800b4cc:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800b4ce:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b4d0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800b4d4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800b4d6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800b4d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b4dc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800b4de:	f7ff ffaf 	bl	800b440 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b4e2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4e4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b4e6:	691a      	ldr	r2, [r3, #16]
 800b4e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b4ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b4ee:	695a      	ldr	r2, [r3, #20]
 800b4f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b4f4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800b4f6:	68da      	ldr	r2, [r3, #12]
 800b4f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b4fc:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800b4fe:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b500:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b502:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b506:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b50a:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800b50c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b50e:	2001      	movs	r0, #1
 800b510:	e7fc      	b.n	800b50c <HAL_UART_Init+0x58>

0800b512 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 800b512:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800b516:	2b20      	cmp	r3, #32
 800b518:	d110      	bne.n	800b53c <HAL_UART_Transmit_IT+0x2a>
    if ((pData == NULL) || (Size == 0U))
 800b51a:	b189      	cbz	r1, 800b540 <HAL_UART_Transmit_IT+0x2e>
 800b51c:	b182      	cbz	r2, 800b540 <HAL_UART_Transmit_IT+0x2e>
    huart->TxXferCount = Size;
 800b51e:	84c2      	strh	r2, [r0, #38]	@ 0x26
    huart->TxXferSize = Size;
 800b520:	8482      	strh	r2, [r0, #36]	@ 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b522:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b524:	2221      	movs	r2, #33	@ 0x21
    huart->pTxBuffPtr = pData;
 800b526:	6201      	str	r1, [r0, #32]
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b528:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b52a:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b52c:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b530:	68ca      	ldr	r2, [r1, #12]
    return HAL_OK;
 800b532:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b534:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b538:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 800b53a:	4770      	bx	lr
    return HAL_BUSY;
 800b53c:	2002      	movs	r0, #2
 800b53e:	4770      	bx	lr
      return HAL_ERROR;
 800b540:	2001      	movs	r0, #1
}
 800b542:	4770      	bx	lr

0800b544 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 800b544:	4770      	bx	lr

0800b546 <UART_DMAAbortOnError>:
{
 800b546:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800b548:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b54a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 800b54c:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800b54e:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 800b550:	f7ff fff8 	bl	800b544 <HAL_UART_ErrorCallback>
}
 800b554:	bd08      	pop	{r3, pc}

0800b556 <HAL_UARTEx_RxEventCallback>:
}
 800b556:	4770      	bx	lr

0800b558 <UART_Receive_IT.isra.0>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b558:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800b55c:	b507      	push	{r0, r1, r2, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b55e:	2b22      	cmp	r3, #34	@ 0x22
 800b560:	d142      	bne.n	800b5e8 <UART_Receive_IT.isra.0+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b562:	6881      	ldr	r1, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b564:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b566:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b56a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b56c:	d13f      	bne.n	800b5ee <UART_Receive_IT.isra.0+0x96>
 800b56e:	6901      	ldr	r1, [r0, #16]
 800b570:	2900      	cmp	r1, #0
 800b572:	d13f      	bne.n	800b5f4 <UART_Receive_IT.isra.0+0x9c>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b574:	6852      	ldr	r2, [r2, #4]
 800b576:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b57a:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 800b57e:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 800b580:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 800b582:	3b01      	subs	r3, #1
 800b584:	b29b      	uxth	r3, r3
 800b586:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d12d      	bne.n	800b5e8 <UART_Receive_IT.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b58c:	6802      	ldr	r2, [r0, #0]
 800b58e:	68d1      	ldr	r1, [r2, #12]
 800b590:	f021 0120 	bic.w	r1, r1, #32
 800b594:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b596:	68d1      	ldr	r1, [r2, #12]
 800b598:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 800b59c:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b59e:	6951      	ldr	r1, [r2, #20]
 800b5a0:	f021 0101 	bic.w	r1, r1, #1
 800b5a4:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800b5a6:	2220      	movs	r2, #32
 800b5a8:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b5ac:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5ae:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800b5b0:	2a01      	cmp	r2, #1
 800b5b2:	6802      	ldr	r2, [r0, #0]
 800b5b4:	d128      	bne.n	800b608 <UART_Receive_IT.isra.0+0xb0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5b6:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5b8:	f102 030c 	add.w	r3, r2, #12
 800b5bc:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5c0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5c4:	f102 0c0c 	add.w	ip, r2, #12
 800b5c8:	e84c 3100 	strex	r1, r3, [ip]
 800b5cc:	2900      	cmp	r1, #0
 800b5ce:	d1f3      	bne.n	800b5b8 <UART_Receive_IT.isra.0+0x60>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b5d0:	6813      	ldr	r3, [r2, #0]
 800b5d2:	06db      	lsls	r3, r3, #27
 800b5d4:	d505      	bpl.n	800b5e2 <UART_Receive_IT.isra.0+0x8a>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b5d6:	9101      	str	r1, [sp, #4]
 800b5d8:	6813      	ldr	r3, [r2, #0]
 800b5da:	9301      	str	r3, [sp, #4]
 800b5dc:	6853      	ldr	r3, [r2, #4]
 800b5de:	9301      	str	r3, [sp, #4]
 800b5e0:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b5e2:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800b5e4:	f7ff ffb7 	bl	800b556 <HAL_UARTEx_RxEventCallback>
}
 800b5e8:	b003      	add	sp, #12
 800b5ea:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b5ee:	b939      	cbnz	r1, 800b600 <UART_Receive_IT.isra.0+0xa8>
 800b5f0:	6901      	ldr	r1, [r0, #16]
 800b5f2:	b929      	cbnz	r1, 800b600 <UART_Receive_IT.isra.0+0xa8>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b5f4:	6852      	ldr	r2, [r2, #4]
 800b5f6:	b2d2      	uxtb	r2, r2
 800b5f8:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 800b5fa:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	e7be      	b.n	800b57e <UART_Receive_IT.isra.0+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b600:	6852      	ldr	r2, [r2, #4]
 800b602:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800b606:	e7f7      	b.n	800b5f8 <UART_Receive_IT.isra.0+0xa0>
        HAL_UART_RxCpltCallback(huart);
 800b608:	f7fd fd8e 	bl	8009128 <HAL_UART_RxCpltCallback>
 800b60c:	e7ec      	b.n	800b5e8 <UART_Receive_IT.isra.0+0x90>
	...

0800b610 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b610:	6803      	ldr	r3, [r0, #0]
{
 800b612:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b614:	681a      	ldr	r2, [r3, #0]
{
 800b616:	4604      	mov	r4, r0
  if (errorflags == RESET)
 800b618:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b61a:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b61c:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800b61e:	d108      	bne.n	800b632 <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b620:	0696      	lsls	r6, r2, #26
 800b622:	d568      	bpl.n	800b6f6 <HAL_UART_IRQHandler+0xe6>
 800b624:	068d      	lsls	r5, r1, #26
 800b626:	d566      	bpl.n	800b6f6 <HAL_UART_IRQHandler+0xe6>
}
 800b628:	b002      	add	sp, #8
 800b62a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800b62e:	f7ff bf93 	b.w	800b558 <UART_Receive_IT.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b632:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b636:	f401 7590 	and.w	r5, r1, #288	@ 0x120
 800b63a:	4305      	orrs	r5, r0
 800b63c:	d05b      	beq.n	800b6f6 <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b63e:	07d6      	lsls	r6, r2, #31
 800b640:	d505      	bpl.n	800b64e <HAL_UART_IRQHandler+0x3e>
 800b642:	05cd      	lsls	r5, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b644:	bf42      	ittt	mi
 800b646:	6c63      	ldrmi	r3, [r4, #68]	@ 0x44
 800b648:	f043 0301 	orrmi.w	r3, r3, #1
 800b64c:	6463      	strmi	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b64e:	0753      	lsls	r3, r2, #29
 800b650:	d504      	bpl.n	800b65c <HAL_UART_IRQHandler+0x4c>
 800b652:	b118      	cbz	r0, 800b65c <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b654:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800b656:	f043 0302 	orr.w	r3, r3, #2
 800b65a:	6463      	str	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b65c:	0796      	lsls	r6, r2, #30
 800b65e:	d504      	bpl.n	800b66a <HAL_UART_IRQHandler+0x5a>
 800b660:	b118      	cbz	r0, 800b66a <HAL_UART_IRQHandler+0x5a>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b662:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800b664:	f043 0304 	orr.w	r3, r3, #4
 800b668:	6463      	str	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b66a:	0715      	lsls	r5, r2, #28
 800b66c:	d507      	bpl.n	800b67e <HAL_UART_IRQHandler+0x6e>
 800b66e:	f001 0320 	and.w	r3, r1, #32
 800b672:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b674:	bf1e      	ittt	ne
 800b676:	6c63      	ldrne	r3, [r4, #68]	@ 0x44
 800b678:	f043 0308 	orrne.w	r3, r3, #8
 800b67c:	6463      	strne	r3, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b67e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800b680:	2b00      	cmp	r3, #0
 800b682:	d032      	beq.n	800b6ea <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b684:	0692      	lsls	r2, r2, #26
 800b686:	d504      	bpl.n	800b692 <HAL_UART_IRQHandler+0x82>
 800b688:	068b      	lsls	r3, r1, #26
 800b68a:	d502      	bpl.n	800b692 <HAL_UART_IRQHandler+0x82>
        UART_Receive_IT(huart);
 800b68c:	4620      	mov	r0, r4
 800b68e:	f7ff ff63 	bl	800b558 <UART_Receive_IT.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b692:	6826      	ldr	r6, [r4, #0]
        UART_EndRxTransfer(huart);
 800b694:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b696:	6973      	ldr	r3, [r6, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b698:	6c62      	ldr	r2, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b69a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b69e:	f002 0208 	and.w	r2, r2, #8
 800b6a2:	ea53 0502 	orrs.w	r5, r3, r2
 800b6a6:	d022      	beq.n	800b6ee <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 800b6a8:	f7ff fe9c 	bl	800b3e4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6ac:	6973      	ldr	r3, [r6, #20]
 800b6ae:	065e      	lsls	r6, r3, #25
 800b6b0:	d518      	bpl.n	800b6e4 <HAL_UART_IRQHandler+0xd4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6b2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6b4:	f102 0314 	add.w	r3, r2, #20
 800b6b8:	e853 3f00 	ldrex	r3, [r3]
 800b6bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6c0:	3214      	adds	r2, #20
 800b6c2:	e842 3100 	strex	r1, r3, [r2]
 800b6c6:	2900      	cmp	r1, #0
 800b6c8:	d1f3      	bne.n	800b6b2 <HAL_UART_IRQHandler+0xa2>
          if (huart->hdmarx != NULL)
 800b6ca:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800b6cc:	b150      	cbz	r0, 800b6e4 <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b6ce:	4b74      	ldr	r3, [pc, #464]	@ (800b8a0 <HAL_UART_IRQHandler+0x290>)
 800b6d0:	6343      	str	r3, [r0, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b6d2:	f7fe f9ef 	bl	8009ab4 <HAL_DMA_Abort_IT>
 800b6d6:	b140      	cbz	r0, 800b6ea <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b6d8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800b6da:	6b43      	ldr	r3, [r0, #52]	@ 0x34
}
 800b6dc:	b002      	add	sp, #8
 800b6de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b6e2:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800b6e4:	4620      	mov	r0, r4
 800b6e6:	f7ff ff2d 	bl	800b544 <HAL_UART_ErrorCallback>
}
 800b6ea:	b002      	add	sp, #8
 800b6ec:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800b6ee:	f7ff ff29 	bl	800b544 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6f2:	6465      	str	r5, [r4, #68]	@ 0x44
 800b6f4:	e7f9      	b.n	800b6ea <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b6f6:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800b6f8:	2801      	cmp	r0, #1
 800b6fa:	f040 8094 	bne.w	800b826 <HAL_UART_IRQHandler+0x216>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b6fe:	06d5      	lsls	r5, r2, #27
 800b700:	f140 8091 	bpl.w	800b826 <HAL_UART_IRQHandler+0x216>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b704:	06c8      	lsls	r0, r1, #27
 800b706:	f140 808e 	bpl.w	800b826 <HAL_UART_IRQHandler+0x216>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b70a:	2200      	movs	r2, #0
 800b70c:	9201      	str	r2, [sp, #4]
 800b70e:	681a      	ldr	r2, [r3, #0]
 800b710:	9201      	str	r2, [sp, #4]
 800b712:	685a      	ldr	r2, [r3, #4]
 800b714:	9201      	str	r2, [sp, #4]
 800b716:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b718:	695a      	ldr	r2, [r3, #20]
 800b71a:	0652      	lsls	r2, r2, #25
 800b71c:	d54d      	bpl.n	800b7ba <HAL_UART_IRQHandler+0x1aa>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b71e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800b720:	680a      	ldr	r2, [r1, #0]
 800b722:	6852      	ldr	r2, [r2, #4]
 800b724:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800b726:	2a00      	cmp	r2, #0
 800b728:	d0df      	beq.n	800b6ea <HAL_UART_IRQHandler+0xda>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b72a:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
 800b72c:	4290      	cmp	r0, r2
 800b72e:	d9dc      	bls.n	800b6ea <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 800b730:	85e2      	strh	r2, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b732:	698a      	ldr	r2, [r1, #24]
 800b734:	2a20      	cmp	r2, #32
 800b736:	d036      	beq.n	800b7a6 <HAL_UART_IRQHandler+0x196>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b738:	f103 020c 	add.w	r2, r3, #12
 800b73c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b740:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b744:	f103 000c 	add.w	r0, r3, #12
 800b748:	e840 2100 	strex	r1, r2, [r0]
 800b74c:	2900      	cmp	r1, #0
 800b74e:	d1f3      	bne.n	800b738 <HAL_UART_IRQHandler+0x128>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b750:	f103 0214 	add.w	r2, r3, #20
 800b754:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b758:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b75c:	f103 0014 	add.w	r0, r3, #20
 800b760:	e840 2100 	strex	r1, r2, [r0]
 800b764:	2900      	cmp	r1, #0
 800b766:	d1f3      	bne.n	800b750 <HAL_UART_IRQHandler+0x140>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b768:	f103 0214 	add.w	r2, r3, #20
 800b76c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b770:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b774:	f103 0014 	add.w	r0, r3, #20
 800b778:	e840 2100 	strex	r1, r2, [r0]
 800b77c:	2900      	cmp	r1, #0
 800b77e:	d1f3      	bne.n	800b768 <HAL_UART_IRQHandler+0x158>
          huart->RxState = HAL_UART_STATE_READY;
 800b780:	2220      	movs	r2, #32
 800b782:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b786:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b788:	f103 020c 	add.w	r2, r3, #12
 800b78c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b790:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b794:	f103 000c 	add.w	r0, r3, #12
 800b798:	e840 2100 	strex	r1, r2, [r0]
 800b79c:	2900      	cmp	r1, #0
 800b79e:	d1f3      	bne.n	800b788 <HAL_UART_IRQHandler+0x178>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b7a0:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800b7a2:	f7fe f967 	bl	8009a74 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b7a6:	2302      	movs	r3, #2
 800b7a8:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b7aa:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800b7ac:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800b7ae:	1ac9      	subs	r1, r1, r3
 800b7b0:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b7b2:	4620      	mov	r0, r4
 800b7b4:	f7ff fecf 	bl	800b556 <HAL_UARTEx_RxEventCallback>
 800b7b8:	e797      	b.n	800b6ea <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b7ba:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 800b7bc:	8de0      	ldrh	r0, [r4, #46]	@ 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b7be:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
      if ((huart->RxXferCount > 0U)
 800b7c0:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b7c2:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 800b7c4:	2800      	cmp	r0, #0
 800b7c6:	d090      	beq.n	800b6ea <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b7c8:	1a89      	subs	r1, r1, r2
 800b7ca:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800b7cc:	2900      	cmp	r1, #0
 800b7ce:	d08c      	beq.n	800b6ea <HAL_UART_IRQHandler+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7d0:	f103 020c 	add.w	r2, r3, #12
 800b7d4:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b7d8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7dc:	f103 050c 	add.w	r5, r3, #12
 800b7e0:	e845 2000 	strex	r0, r2, [r5]
 800b7e4:	2800      	cmp	r0, #0
 800b7e6:	d1f3      	bne.n	800b7d0 <HAL_UART_IRQHandler+0x1c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7e8:	f103 0214 	add.w	r2, r3, #20
 800b7ec:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7f0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7f4:	f103 0514 	add.w	r5, r3, #20
 800b7f8:	e845 2000 	strex	r0, r2, [r5]
 800b7fc:	2800      	cmp	r0, #0
 800b7fe:	d1f3      	bne.n	800b7e8 <HAL_UART_IRQHandler+0x1d8>
        huart->RxState = HAL_UART_STATE_READY;
 800b800:	2220      	movs	r2, #32
 800b802:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b806:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b808:	f103 020c 	add.w	r2, r3, #12
 800b80c:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b810:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b814:	f103 050c 	add.w	r5, r3, #12
 800b818:	e845 2000 	strex	r0, r2, [r5]
 800b81c:	2800      	cmp	r0, #0
 800b81e:	d1f3      	bne.n	800b808 <HAL_UART_IRQHandler+0x1f8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b820:	2302      	movs	r3, #2
 800b822:	6363      	str	r3, [r4, #52]	@ 0x34
 800b824:	e7c5      	b.n	800b7b2 <HAL_UART_IRQHandler+0x1a2>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b826:	0616      	lsls	r6, r2, #24
 800b828:	d528      	bpl.n	800b87c <HAL_UART_IRQHandler+0x26c>
 800b82a:	060d      	lsls	r5, r1, #24
 800b82c:	d526      	bpl.n	800b87c <HAL_UART_IRQHandler+0x26c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b82e:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 800b832:	2a21      	cmp	r2, #33	@ 0x21
 800b834:	f47f af59 	bne.w	800b6ea <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b838:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b83a:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b83c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800b840:	d117      	bne.n	800b872 <HAL_UART_IRQHandler+0x262>
 800b842:	6921      	ldr	r1, [r4, #16]
 800b844:	b9a9      	cbnz	r1, 800b872 <HAL_UART_IRQHandler+0x262>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b846:	f832 1b02 	ldrh.w	r1, [r2], #2
 800b84a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800b84e:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b850:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 800b852:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 800b854:	3a01      	subs	r2, #1
 800b856:	b292      	uxth	r2, r2
 800b858:	84e2      	strh	r2, [r4, #38]	@ 0x26
 800b85a:	2a00      	cmp	r2, #0
 800b85c:	f47f af45 	bne.w	800b6ea <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b860:	68da      	ldr	r2, [r3, #12]
 800b862:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b866:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b868:	68da      	ldr	r2, [r3, #12]
 800b86a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b86e:	60da      	str	r2, [r3, #12]
 800b870:	e73b      	b.n	800b6ea <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b872:	1c51      	adds	r1, r2, #1
 800b874:	6221      	str	r1, [r4, #32]
 800b876:	7812      	ldrb	r2, [r2, #0]
 800b878:	605a      	str	r2, [r3, #4]
 800b87a:	e7ea      	b.n	800b852 <HAL_UART_IRQHandler+0x242>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b87c:	0650      	lsls	r0, r2, #25
 800b87e:	f57f af34 	bpl.w	800b6ea <HAL_UART_IRQHandler+0xda>
 800b882:	064a      	lsls	r2, r1, #25
 800b884:	f57f af31 	bpl.w	800b6ea <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b888:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 800b88a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b88c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b890:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800b892:	2320      	movs	r3, #32
 800b894:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 800b898:	f7fd fc7c 	bl	8009194 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 800b89c:	e725      	b.n	800b6ea <HAL_UART_IRQHandler+0xda>
 800b89e:	bf00      	nop
 800b8a0:	0800b547 	.word	0x0800b547

0800b8a4 <UART_Start_Receive_IT>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8a4:	2300      	movs	r3, #0
  huart->RxXferCount = Size;
 800b8a6:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8a8:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b8aa:	2322      	movs	r3, #34	@ 0x22
  huart->RxXferSize = Size;
 800b8ac:	8582      	strh	r2, [r0, #44]	@ 0x2c
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b8ae:	6902      	ldr	r2, [r0, #16]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b8b0:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->pRxBuffPtr = pData;
 800b8b4:	6281      	str	r1, [r0, #40]	@ 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b8b6:	6803      	ldr	r3, [r0, #0]
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b8b8:	b11a      	cbz	r2, 800b8c2 <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b8ba:	68da      	ldr	r2, [r3, #12]
 800b8bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b8c0:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b8c2:	695a      	ldr	r2, [r3, #20]
}
 800b8c4:	2000      	movs	r0, #0
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b8c6:	f042 0201 	orr.w	r2, r2, #1
 800b8ca:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b8cc:	68da      	ldr	r2, [r3, #12]
 800b8ce:	f042 0220 	orr.w	r2, r2, #32
 800b8d2:	60da      	str	r2, [r3, #12]
}
 800b8d4:	4770      	bx	lr

0800b8d6 <HAL_UART_Receive_IT>:
{
 800b8d6:	b470      	push	{r4, r5, r6}
  if (huart->RxState == HAL_UART_STATE_READY)
 800b8d8:	f890 6042 	ldrb.w	r6, [r0, #66]	@ 0x42
 800b8dc:	2e20      	cmp	r6, #32
 800b8de:	d106      	bne.n	800b8ee <HAL_UART_Receive_IT+0x18>
    if ((pData == NULL) || (Size == 0U))
 800b8e0:	b141      	cbz	r1, 800b8f4 <HAL_UART_Receive_IT+0x1e>
 800b8e2:	b13a      	cbz	r2, 800b8f4 <HAL_UART_Receive_IT+0x1e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8e4:	2400      	movs	r4, #0
 800b8e6:	6304      	str	r4, [r0, #48]	@ 0x30
}
 800b8e8:	bc70      	pop	{r4, r5, r6}
    return (UART_Start_Receive_IT(huart, pData, Size));
 800b8ea:	f7ff bfdb 	b.w	800b8a4 <UART_Start_Receive_IT>
    return HAL_BUSY;
 800b8ee:	2002      	movs	r0, #2
}
 800b8f0:	bc70      	pop	{r4, r5, r6}
 800b8f2:	4770      	bx	lr
      return HAL_ERROR;
 800b8f4:	2001      	movs	r0, #1
 800b8f6:	e7fb      	b.n	800b8f0 <HAL_UART_Receive_IT+0x1a>

0800b8f8 <std>:
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	b510      	push	{r4, lr}
 800b8fc:	4604      	mov	r4, r0
 800b8fe:	e9c0 3300 	strd	r3, r3, [r0]
 800b902:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b906:	6083      	str	r3, [r0, #8]
 800b908:	8181      	strh	r1, [r0, #12]
 800b90a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b90c:	81c2      	strh	r2, [r0, #14]
 800b90e:	6183      	str	r3, [r0, #24]
 800b910:	4619      	mov	r1, r3
 800b912:	2208      	movs	r2, #8
 800b914:	305c      	adds	r0, #92	@ 0x5c
 800b916:	f000 f9e7 	bl	800bce8 <memset>
 800b91a:	4b0d      	ldr	r3, [pc, #52]	@ (800b950 <std+0x58>)
 800b91c:	6224      	str	r4, [r4, #32]
 800b91e:	6263      	str	r3, [r4, #36]	@ 0x24
 800b920:	4b0c      	ldr	r3, [pc, #48]	@ (800b954 <std+0x5c>)
 800b922:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b924:	4b0c      	ldr	r3, [pc, #48]	@ (800b958 <std+0x60>)
 800b926:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b928:	4b0c      	ldr	r3, [pc, #48]	@ (800b95c <std+0x64>)
 800b92a:	6323      	str	r3, [r4, #48]	@ 0x30
 800b92c:	4b0c      	ldr	r3, [pc, #48]	@ (800b960 <std+0x68>)
 800b92e:	429c      	cmp	r4, r3
 800b930:	d006      	beq.n	800b940 <std+0x48>
 800b932:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b936:	4294      	cmp	r4, r2
 800b938:	d002      	beq.n	800b940 <std+0x48>
 800b93a:	33d0      	adds	r3, #208	@ 0xd0
 800b93c:	429c      	cmp	r4, r3
 800b93e:	d105      	bne.n	800b94c <std+0x54>
 800b940:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b948:	f000 ba46 	b.w	800bdd8 <__retarget_lock_init_recursive>
 800b94c:	bd10      	pop	{r4, pc}
 800b94e:	bf00      	nop
 800b950:	0800bb39 	.word	0x0800bb39
 800b954:	0800bb5b 	.word	0x0800bb5b
 800b958:	0800bb93 	.word	0x0800bb93
 800b95c:	0800bbb7 	.word	0x0800bbb7
 800b960:	20001788 	.word	0x20001788

0800b964 <stdio_exit_handler>:
 800b964:	4a02      	ldr	r2, [pc, #8]	@ (800b970 <stdio_exit_handler+0xc>)
 800b966:	4903      	ldr	r1, [pc, #12]	@ (800b974 <stdio_exit_handler+0x10>)
 800b968:	4803      	ldr	r0, [pc, #12]	@ (800b978 <stdio_exit_handler+0x14>)
 800b96a:	f000 b869 	b.w	800ba40 <_fwalk_sglue>
 800b96e:	bf00      	nop
 800b970:	2000001c 	.word	0x2000001c
 800b974:	0800c0cd 	.word	0x0800c0cd
 800b978:	2000002c 	.word	0x2000002c

0800b97c <cleanup_stdio>:
 800b97c:	6841      	ldr	r1, [r0, #4]
 800b97e:	4b0c      	ldr	r3, [pc, #48]	@ (800b9b0 <cleanup_stdio+0x34>)
 800b980:	b510      	push	{r4, lr}
 800b982:	4299      	cmp	r1, r3
 800b984:	4604      	mov	r4, r0
 800b986:	d001      	beq.n	800b98c <cleanup_stdio+0x10>
 800b988:	f000 fba0 	bl	800c0cc <_fflush_r>
 800b98c:	68a1      	ldr	r1, [r4, #8]
 800b98e:	4b09      	ldr	r3, [pc, #36]	@ (800b9b4 <cleanup_stdio+0x38>)
 800b990:	4299      	cmp	r1, r3
 800b992:	d002      	beq.n	800b99a <cleanup_stdio+0x1e>
 800b994:	4620      	mov	r0, r4
 800b996:	f000 fb99 	bl	800c0cc <_fflush_r>
 800b99a:	68e1      	ldr	r1, [r4, #12]
 800b99c:	4b06      	ldr	r3, [pc, #24]	@ (800b9b8 <cleanup_stdio+0x3c>)
 800b99e:	4299      	cmp	r1, r3
 800b9a0:	d004      	beq.n	800b9ac <cleanup_stdio+0x30>
 800b9a2:	4620      	mov	r0, r4
 800b9a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9a8:	f000 bb90 	b.w	800c0cc <_fflush_r>
 800b9ac:	bd10      	pop	{r4, pc}
 800b9ae:	bf00      	nop
 800b9b0:	20001788 	.word	0x20001788
 800b9b4:	200017f0 	.word	0x200017f0
 800b9b8:	20001858 	.word	0x20001858

0800b9bc <global_stdio_init.part.0>:
 800b9bc:	b510      	push	{r4, lr}
 800b9be:	4b0b      	ldr	r3, [pc, #44]	@ (800b9ec <global_stdio_init.part.0+0x30>)
 800b9c0:	4c0b      	ldr	r4, [pc, #44]	@ (800b9f0 <global_stdio_init.part.0+0x34>)
 800b9c2:	4a0c      	ldr	r2, [pc, #48]	@ (800b9f4 <global_stdio_init.part.0+0x38>)
 800b9c4:	4620      	mov	r0, r4
 800b9c6:	601a      	str	r2, [r3, #0]
 800b9c8:	2104      	movs	r1, #4
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	f7ff ff94 	bl	800b8f8 <std>
 800b9d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b9d4:	2201      	movs	r2, #1
 800b9d6:	2109      	movs	r1, #9
 800b9d8:	f7ff ff8e 	bl	800b8f8 <std>
 800b9dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b9e0:	2202      	movs	r2, #2
 800b9e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9e6:	2112      	movs	r1, #18
 800b9e8:	f7ff bf86 	b.w	800b8f8 <std>
 800b9ec:	200018c0 	.word	0x200018c0
 800b9f0:	20001788 	.word	0x20001788
 800b9f4:	0800b965 	.word	0x0800b965

0800b9f8 <__sfp_lock_acquire>:
 800b9f8:	4801      	ldr	r0, [pc, #4]	@ (800ba00 <__sfp_lock_acquire+0x8>)
 800b9fa:	f000 b9ee 	b.w	800bdda <__retarget_lock_acquire_recursive>
 800b9fe:	bf00      	nop
 800ba00:	200018c9 	.word	0x200018c9

0800ba04 <__sfp_lock_release>:
 800ba04:	4801      	ldr	r0, [pc, #4]	@ (800ba0c <__sfp_lock_release+0x8>)
 800ba06:	f000 b9e9 	b.w	800bddc <__retarget_lock_release_recursive>
 800ba0a:	bf00      	nop
 800ba0c:	200018c9 	.word	0x200018c9

0800ba10 <__sinit>:
 800ba10:	b510      	push	{r4, lr}
 800ba12:	4604      	mov	r4, r0
 800ba14:	f7ff fff0 	bl	800b9f8 <__sfp_lock_acquire>
 800ba18:	6a23      	ldr	r3, [r4, #32]
 800ba1a:	b11b      	cbz	r3, 800ba24 <__sinit+0x14>
 800ba1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba20:	f7ff bff0 	b.w	800ba04 <__sfp_lock_release>
 800ba24:	4b04      	ldr	r3, [pc, #16]	@ (800ba38 <__sinit+0x28>)
 800ba26:	6223      	str	r3, [r4, #32]
 800ba28:	4b04      	ldr	r3, [pc, #16]	@ (800ba3c <__sinit+0x2c>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d1f5      	bne.n	800ba1c <__sinit+0xc>
 800ba30:	f7ff ffc4 	bl	800b9bc <global_stdio_init.part.0>
 800ba34:	e7f2      	b.n	800ba1c <__sinit+0xc>
 800ba36:	bf00      	nop
 800ba38:	0800b97d 	.word	0x0800b97d
 800ba3c:	200018c0 	.word	0x200018c0

0800ba40 <_fwalk_sglue>:
 800ba40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba44:	4607      	mov	r7, r0
 800ba46:	4688      	mov	r8, r1
 800ba48:	4614      	mov	r4, r2
 800ba4a:	2600      	movs	r6, #0
 800ba4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba50:	f1b9 0901 	subs.w	r9, r9, #1
 800ba54:	d505      	bpl.n	800ba62 <_fwalk_sglue+0x22>
 800ba56:	6824      	ldr	r4, [r4, #0]
 800ba58:	2c00      	cmp	r4, #0
 800ba5a:	d1f7      	bne.n	800ba4c <_fwalk_sglue+0xc>
 800ba5c:	4630      	mov	r0, r6
 800ba5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba62:	89ab      	ldrh	r3, [r5, #12]
 800ba64:	2b01      	cmp	r3, #1
 800ba66:	d907      	bls.n	800ba78 <_fwalk_sglue+0x38>
 800ba68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba6c:	3301      	adds	r3, #1
 800ba6e:	d003      	beq.n	800ba78 <_fwalk_sglue+0x38>
 800ba70:	4629      	mov	r1, r5
 800ba72:	4638      	mov	r0, r7
 800ba74:	47c0      	blx	r8
 800ba76:	4306      	orrs	r6, r0
 800ba78:	3568      	adds	r5, #104	@ 0x68
 800ba7a:	e7e9      	b.n	800ba50 <_fwalk_sglue+0x10>

0800ba7c <_puts_r>:
 800ba7c:	6a03      	ldr	r3, [r0, #32]
 800ba7e:	b570      	push	{r4, r5, r6, lr}
 800ba80:	4605      	mov	r5, r0
 800ba82:	460e      	mov	r6, r1
 800ba84:	6884      	ldr	r4, [r0, #8]
 800ba86:	b90b      	cbnz	r3, 800ba8c <_puts_r+0x10>
 800ba88:	f7ff ffc2 	bl	800ba10 <__sinit>
 800ba8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba8e:	07db      	lsls	r3, r3, #31
 800ba90:	d405      	bmi.n	800ba9e <_puts_r+0x22>
 800ba92:	89a3      	ldrh	r3, [r4, #12]
 800ba94:	0598      	lsls	r0, r3, #22
 800ba96:	d402      	bmi.n	800ba9e <_puts_r+0x22>
 800ba98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba9a:	f000 f99e 	bl	800bdda <__retarget_lock_acquire_recursive>
 800ba9e:	89a3      	ldrh	r3, [r4, #12]
 800baa0:	0719      	lsls	r1, r3, #28
 800baa2:	d502      	bpl.n	800baaa <_puts_r+0x2e>
 800baa4:	6923      	ldr	r3, [r4, #16]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d135      	bne.n	800bb16 <_puts_r+0x9a>
 800baaa:	4621      	mov	r1, r4
 800baac:	4628      	mov	r0, r5
 800baae:	f000 f8c5 	bl	800bc3c <__swsetup_r>
 800bab2:	b380      	cbz	r0, 800bb16 <_puts_r+0x9a>
 800bab4:	f04f 35ff 	mov.w	r5, #4294967295
 800bab8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800baba:	07da      	lsls	r2, r3, #31
 800babc:	d405      	bmi.n	800baca <_puts_r+0x4e>
 800babe:	89a3      	ldrh	r3, [r4, #12]
 800bac0:	059b      	lsls	r3, r3, #22
 800bac2:	d402      	bmi.n	800baca <_puts_r+0x4e>
 800bac4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bac6:	f000 f989 	bl	800bddc <__retarget_lock_release_recursive>
 800baca:	4628      	mov	r0, r5
 800bacc:	bd70      	pop	{r4, r5, r6, pc}
 800bace:	2b00      	cmp	r3, #0
 800bad0:	da04      	bge.n	800badc <_puts_r+0x60>
 800bad2:	69a2      	ldr	r2, [r4, #24]
 800bad4:	429a      	cmp	r2, r3
 800bad6:	dc17      	bgt.n	800bb08 <_puts_r+0x8c>
 800bad8:	290a      	cmp	r1, #10
 800bada:	d015      	beq.n	800bb08 <_puts_r+0x8c>
 800badc:	6823      	ldr	r3, [r4, #0]
 800bade:	1c5a      	adds	r2, r3, #1
 800bae0:	6022      	str	r2, [r4, #0]
 800bae2:	7019      	strb	r1, [r3, #0]
 800bae4:	68a3      	ldr	r3, [r4, #8]
 800bae6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800baea:	3b01      	subs	r3, #1
 800baec:	60a3      	str	r3, [r4, #8]
 800baee:	2900      	cmp	r1, #0
 800baf0:	d1ed      	bne.n	800bace <_puts_r+0x52>
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	da11      	bge.n	800bb1a <_puts_r+0x9e>
 800baf6:	4622      	mov	r2, r4
 800baf8:	210a      	movs	r1, #10
 800bafa:	4628      	mov	r0, r5
 800bafc:	f000 f85f 	bl	800bbbe <__swbuf_r>
 800bb00:	3001      	adds	r0, #1
 800bb02:	d0d7      	beq.n	800bab4 <_puts_r+0x38>
 800bb04:	250a      	movs	r5, #10
 800bb06:	e7d7      	b.n	800bab8 <_puts_r+0x3c>
 800bb08:	4622      	mov	r2, r4
 800bb0a:	4628      	mov	r0, r5
 800bb0c:	f000 f857 	bl	800bbbe <__swbuf_r>
 800bb10:	3001      	adds	r0, #1
 800bb12:	d1e7      	bne.n	800bae4 <_puts_r+0x68>
 800bb14:	e7ce      	b.n	800bab4 <_puts_r+0x38>
 800bb16:	3e01      	subs	r6, #1
 800bb18:	e7e4      	b.n	800bae4 <_puts_r+0x68>
 800bb1a:	6823      	ldr	r3, [r4, #0]
 800bb1c:	1c5a      	adds	r2, r3, #1
 800bb1e:	6022      	str	r2, [r4, #0]
 800bb20:	220a      	movs	r2, #10
 800bb22:	701a      	strb	r2, [r3, #0]
 800bb24:	e7ee      	b.n	800bb04 <_puts_r+0x88>
	...

0800bb28 <puts>:
 800bb28:	4b02      	ldr	r3, [pc, #8]	@ (800bb34 <puts+0xc>)
 800bb2a:	4601      	mov	r1, r0
 800bb2c:	6818      	ldr	r0, [r3, #0]
 800bb2e:	f7ff bfa5 	b.w	800ba7c <_puts_r>
 800bb32:	bf00      	nop
 800bb34:	20000028 	.word	0x20000028

0800bb38 <__sread>:
 800bb38:	b510      	push	{r4, lr}
 800bb3a:	460c      	mov	r4, r1
 800bb3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb40:	f000 f8fc 	bl	800bd3c <_read_r>
 800bb44:	2800      	cmp	r0, #0
 800bb46:	bfab      	itete	ge
 800bb48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bb4a:	89a3      	ldrhlt	r3, [r4, #12]
 800bb4c:	181b      	addge	r3, r3, r0
 800bb4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bb52:	bfac      	ite	ge
 800bb54:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bb56:	81a3      	strhlt	r3, [r4, #12]
 800bb58:	bd10      	pop	{r4, pc}

0800bb5a <__swrite>:
 800bb5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb5e:	461f      	mov	r7, r3
 800bb60:	898b      	ldrh	r3, [r1, #12]
 800bb62:	4605      	mov	r5, r0
 800bb64:	05db      	lsls	r3, r3, #23
 800bb66:	460c      	mov	r4, r1
 800bb68:	4616      	mov	r6, r2
 800bb6a:	d505      	bpl.n	800bb78 <__swrite+0x1e>
 800bb6c:	2302      	movs	r3, #2
 800bb6e:	2200      	movs	r2, #0
 800bb70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb74:	f000 f8d0 	bl	800bd18 <_lseek_r>
 800bb78:	89a3      	ldrh	r3, [r4, #12]
 800bb7a:	4632      	mov	r2, r6
 800bb7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bb80:	81a3      	strh	r3, [r4, #12]
 800bb82:	4628      	mov	r0, r5
 800bb84:	463b      	mov	r3, r7
 800bb86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb8e:	f000 b8e7 	b.w	800bd60 <_write_r>

0800bb92 <__sseek>:
 800bb92:	b510      	push	{r4, lr}
 800bb94:	460c      	mov	r4, r1
 800bb96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb9a:	f000 f8bd 	bl	800bd18 <_lseek_r>
 800bb9e:	1c43      	adds	r3, r0, #1
 800bba0:	89a3      	ldrh	r3, [r4, #12]
 800bba2:	bf15      	itete	ne
 800bba4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bba6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bbaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bbae:	81a3      	strheq	r3, [r4, #12]
 800bbb0:	bf18      	it	ne
 800bbb2:	81a3      	strhne	r3, [r4, #12]
 800bbb4:	bd10      	pop	{r4, pc}

0800bbb6 <__sclose>:
 800bbb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbba:	f000 b89d 	b.w	800bcf8 <_close_r>

0800bbbe <__swbuf_r>:
 800bbbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbc0:	460e      	mov	r6, r1
 800bbc2:	4614      	mov	r4, r2
 800bbc4:	4605      	mov	r5, r0
 800bbc6:	b118      	cbz	r0, 800bbd0 <__swbuf_r+0x12>
 800bbc8:	6a03      	ldr	r3, [r0, #32]
 800bbca:	b90b      	cbnz	r3, 800bbd0 <__swbuf_r+0x12>
 800bbcc:	f7ff ff20 	bl	800ba10 <__sinit>
 800bbd0:	69a3      	ldr	r3, [r4, #24]
 800bbd2:	60a3      	str	r3, [r4, #8]
 800bbd4:	89a3      	ldrh	r3, [r4, #12]
 800bbd6:	071a      	lsls	r2, r3, #28
 800bbd8:	d501      	bpl.n	800bbde <__swbuf_r+0x20>
 800bbda:	6923      	ldr	r3, [r4, #16]
 800bbdc:	b943      	cbnz	r3, 800bbf0 <__swbuf_r+0x32>
 800bbde:	4621      	mov	r1, r4
 800bbe0:	4628      	mov	r0, r5
 800bbe2:	f000 f82b 	bl	800bc3c <__swsetup_r>
 800bbe6:	b118      	cbz	r0, 800bbf0 <__swbuf_r+0x32>
 800bbe8:	f04f 37ff 	mov.w	r7, #4294967295
 800bbec:	4638      	mov	r0, r7
 800bbee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbf0:	6823      	ldr	r3, [r4, #0]
 800bbf2:	6922      	ldr	r2, [r4, #16]
 800bbf4:	b2f6      	uxtb	r6, r6
 800bbf6:	1a98      	subs	r0, r3, r2
 800bbf8:	6963      	ldr	r3, [r4, #20]
 800bbfa:	4637      	mov	r7, r6
 800bbfc:	4283      	cmp	r3, r0
 800bbfe:	dc05      	bgt.n	800bc0c <__swbuf_r+0x4e>
 800bc00:	4621      	mov	r1, r4
 800bc02:	4628      	mov	r0, r5
 800bc04:	f000 fa62 	bl	800c0cc <_fflush_r>
 800bc08:	2800      	cmp	r0, #0
 800bc0a:	d1ed      	bne.n	800bbe8 <__swbuf_r+0x2a>
 800bc0c:	68a3      	ldr	r3, [r4, #8]
 800bc0e:	3b01      	subs	r3, #1
 800bc10:	60a3      	str	r3, [r4, #8]
 800bc12:	6823      	ldr	r3, [r4, #0]
 800bc14:	1c5a      	adds	r2, r3, #1
 800bc16:	6022      	str	r2, [r4, #0]
 800bc18:	701e      	strb	r6, [r3, #0]
 800bc1a:	6962      	ldr	r2, [r4, #20]
 800bc1c:	1c43      	adds	r3, r0, #1
 800bc1e:	429a      	cmp	r2, r3
 800bc20:	d004      	beq.n	800bc2c <__swbuf_r+0x6e>
 800bc22:	89a3      	ldrh	r3, [r4, #12]
 800bc24:	07db      	lsls	r3, r3, #31
 800bc26:	d5e1      	bpl.n	800bbec <__swbuf_r+0x2e>
 800bc28:	2e0a      	cmp	r6, #10
 800bc2a:	d1df      	bne.n	800bbec <__swbuf_r+0x2e>
 800bc2c:	4621      	mov	r1, r4
 800bc2e:	4628      	mov	r0, r5
 800bc30:	f000 fa4c 	bl	800c0cc <_fflush_r>
 800bc34:	2800      	cmp	r0, #0
 800bc36:	d0d9      	beq.n	800bbec <__swbuf_r+0x2e>
 800bc38:	e7d6      	b.n	800bbe8 <__swbuf_r+0x2a>
	...

0800bc3c <__swsetup_r>:
 800bc3c:	b538      	push	{r3, r4, r5, lr}
 800bc3e:	4b29      	ldr	r3, [pc, #164]	@ (800bce4 <__swsetup_r+0xa8>)
 800bc40:	4605      	mov	r5, r0
 800bc42:	6818      	ldr	r0, [r3, #0]
 800bc44:	460c      	mov	r4, r1
 800bc46:	b118      	cbz	r0, 800bc50 <__swsetup_r+0x14>
 800bc48:	6a03      	ldr	r3, [r0, #32]
 800bc4a:	b90b      	cbnz	r3, 800bc50 <__swsetup_r+0x14>
 800bc4c:	f7ff fee0 	bl	800ba10 <__sinit>
 800bc50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc54:	0719      	lsls	r1, r3, #28
 800bc56:	d422      	bmi.n	800bc9e <__swsetup_r+0x62>
 800bc58:	06da      	lsls	r2, r3, #27
 800bc5a:	d407      	bmi.n	800bc6c <__swsetup_r+0x30>
 800bc5c:	2209      	movs	r2, #9
 800bc5e:	602a      	str	r2, [r5, #0]
 800bc60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc64:	f04f 30ff 	mov.w	r0, #4294967295
 800bc68:	81a3      	strh	r3, [r4, #12]
 800bc6a:	e033      	b.n	800bcd4 <__swsetup_r+0x98>
 800bc6c:	0758      	lsls	r0, r3, #29
 800bc6e:	d512      	bpl.n	800bc96 <__swsetup_r+0x5a>
 800bc70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc72:	b141      	cbz	r1, 800bc86 <__swsetup_r+0x4a>
 800bc74:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc78:	4299      	cmp	r1, r3
 800bc7a:	d002      	beq.n	800bc82 <__swsetup_r+0x46>
 800bc7c:	4628      	mov	r0, r5
 800bc7e:	f000 f8af 	bl	800bde0 <_free_r>
 800bc82:	2300      	movs	r3, #0
 800bc84:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc86:	89a3      	ldrh	r3, [r4, #12]
 800bc88:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bc8c:	81a3      	strh	r3, [r4, #12]
 800bc8e:	2300      	movs	r3, #0
 800bc90:	6063      	str	r3, [r4, #4]
 800bc92:	6923      	ldr	r3, [r4, #16]
 800bc94:	6023      	str	r3, [r4, #0]
 800bc96:	89a3      	ldrh	r3, [r4, #12]
 800bc98:	f043 0308 	orr.w	r3, r3, #8
 800bc9c:	81a3      	strh	r3, [r4, #12]
 800bc9e:	6923      	ldr	r3, [r4, #16]
 800bca0:	b94b      	cbnz	r3, 800bcb6 <__swsetup_r+0x7a>
 800bca2:	89a3      	ldrh	r3, [r4, #12]
 800bca4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bcac:	d003      	beq.n	800bcb6 <__swsetup_r+0x7a>
 800bcae:	4621      	mov	r1, r4
 800bcb0:	4628      	mov	r0, r5
 800bcb2:	f000 fa58 	bl	800c166 <__smakebuf_r>
 800bcb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcba:	f013 0201 	ands.w	r2, r3, #1
 800bcbe:	d00a      	beq.n	800bcd6 <__swsetup_r+0x9a>
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	60a2      	str	r2, [r4, #8]
 800bcc4:	6962      	ldr	r2, [r4, #20]
 800bcc6:	4252      	negs	r2, r2
 800bcc8:	61a2      	str	r2, [r4, #24]
 800bcca:	6922      	ldr	r2, [r4, #16]
 800bccc:	b942      	cbnz	r2, 800bce0 <__swsetup_r+0xa4>
 800bcce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bcd2:	d1c5      	bne.n	800bc60 <__swsetup_r+0x24>
 800bcd4:	bd38      	pop	{r3, r4, r5, pc}
 800bcd6:	0799      	lsls	r1, r3, #30
 800bcd8:	bf58      	it	pl
 800bcda:	6962      	ldrpl	r2, [r4, #20]
 800bcdc:	60a2      	str	r2, [r4, #8]
 800bcde:	e7f4      	b.n	800bcca <__swsetup_r+0x8e>
 800bce0:	2000      	movs	r0, #0
 800bce2:	e7f7      	b.n	800bcd4 <__swsetup_r+0x98>
 800bce4:	20000028 	.word	0x20000028

0800bce8 <memset>:
 800bce8:	4603      	mov	r3, r0
 800bcea:	4402      	add	r2, r0
 800bcec:	4293      	cmp	r3, r2
 800bcee:	d100      	bne.n	800bcf2 <memset+0xa>
 800bcf0:	4770      	bx	lr
 800bcf2:	f803 1b01 	strb.w	r1, [r3], #1
 800bcf6:	e7f9      	b.n	800bcec <memset+0x4>

0800bcf8 <_close_r>:
 800bcf8:	b538      	push	{r3, r4, r5, lr}
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	4d05      	ldr	r5, [pc, #20]	@ (800bd14 <_close_r+0x1c>)
 800bcfe:	4604      	mov	r4, r0
 800bd00:	4608      	mov	r0, r1
 800bd02:	602b      	str	r3, [r5, #0]
 800bd04:	f7fc fed8 	bl	8008ab8 <_close>
 800bd08:	1c43      	adds	r3, r0, #1
 800bd0a:	d102      	bne.n	800bd12 <_close_r+0x1a>
 800bd0c:	682b      	ldr	r3, [r5, #0]
 800bd0e:	b103      	cbz	r3, 800bd12 <_close_r+0x1a>
 800bd10:	6023      	str	r3, [r4, #0]
 800bd12:	bd38      	pop	{r3, r4, r5, pc}
 800bd14:	200018c4 	.word	0x200018c4

0800bd18 <_lseek_r>:
 800bd18:	b538      	push	{r3, r4, r5, lr}
 800bd1a:	4604      	mov	r4, r0
 800bd1c:	4608      	mov	r0, r1
 800bd1e:	4611      	mov	r1, r2
 800bd20:	2200      	movs	r2, #0
 800bd22:	4d05      	ldr	r5, [pc, #20]	@ (800bd38 <_lseek_r+0x20>)
 800bd24:	602a      	str	r2, [r5, #0]
 800bd26:	461a      	mov	r2, r3
 800bd28:	f7fc fed0 	bl	8008acc <_lseek>
 800bd2c:	1c43      	adds	r3, r0, #1
 800bd2e:	d102      	bne.n	800bd36 <_lseek_r+0x1e>
 800bd30:	682b      	ldr	r3, [r5, #0]
 800bd32:	b103      	cbz	r3, 800bd36 <_lseek_r+0x1e>
 800bd34:	6023      	str	r3, [r4, #0]
 800bd36:	bd38      	pop	{r3, r4, r5, pc}
 800bd38:	200018c4 	.word	0x200018c4

0800bd3c <_read_r>:
 800bd3c:	b538      	push	{r3, r4, r5, lr}
 800bd3e:	4604      	mov	r4, r0
 800bd40:	4608      	mov	r0, r1
 800bd42:	4611      	mov	r1, r2
 800bd44:	2200      	movs	r2, #0
 800bd46:	4d05      	ldr	r5, [pc, #20]	@ (800bd5c <_read_r+0x20>)
 800bd48:	602a      	str	r2, [r5, #0]
 800bd4a:	461a      	mov	r2, r3
 800bd4c:	f7fc fe98 	bl	8008a80 <_read>
 800bd50:	1c43      	adds	r3, r0, #1
 800bd52:	d102      	bne.n	800bd5a <_read_r+0x1e>
 800bd54:	682b      	ldr	r3, [r5, #0]
 800bd56:	b103      	cbz	r3, 800bd5a <_read_r+0x1e>
 800bd58:	6023      	str	r3, [r4, #0]
 800bd5a:	bd38      	pop	{r3, r4, r5, pc}
 800bd5c:	200018c4 	.word	0x200018c4

0800bd60 <_write_r>:
 800bd60:	b538      	push	{r3, r4, r5, lr}
 800bd62:	4604      	mov	r4, r0
 800bd64:	4608      	mov	r0, r1
 800bd66:	4611      	mov	r1, r2
 800bd68:	2200      	movs	r2, #0
 800bd6a:	4d05      	ldr	r5, [pc, #20]	@ (800bd80 <_write_r+0x20>)
 800bd6c:	602a      	str	r2, [r5, #0]
 800bd6e:	461a      	mov	r2, r3
 800bd70:	f7fc fe94 	bl	8008a9c <_write>
 800bd74:	1c43      	adds	r3, r0, #1
 800bd76:	d102      	bne.n	800bd7e <_write_r+0x1e>
 800bd78:	682b      	ldr	r3, [r5, #0]
 800bd7a:	b103      	cbz	r3, 800bd7e <_write_r+0x1e>
 800bd7c:	6023      	str	r3, [r4, #0]
 800bd7e:	bd38      	pop	{r3, r4, r5, pc}
 800bd80:	200018c4 	.word	0x200018c4

0800bd84 <__errno>:
 800bd84:	4b01      	ldr	r3, [pc, #4]	@ (800bd8c <__errno+0x8>)
 800bd86:	6818      	ldr	r0, [r3, #0]
 800bd88:	4770      	bx	lr
 800bd8a:	bf00      	nop
 800bd8c:	20000028 	.word	0x20000028

0800bd90 <__libc_init_array>:
 800bd90:	b570      	push	{r4, r5, r6, lr}
 800bd92:	2600      	movs	r6, #0
 800bd94:	4d0c      	ldr	r5, [pc, #48]	@ (800bdc8 <__libc_init_array+0x38>)
 800bd96:	4c0d      	ldr	r4, [pc, #52]	@ (800bdcc <__libc_init_array+0x3c>)
 800bd98:	1b64      	subs	r4, r4, r5
 800bd9a:	10a4      	asrs	r4, r4, #2
 800bd9c:	42a6      	cmp	r6, r4
 800bd9e:	d109      	bne.n	800bdb4 <__libc_init_array+0x24>
 800bda0:	f000 fc3c 	bl	800c61c <_init>
 800bda4:	2600      	movs	r6, #0
 800bda6:	4d0a      	ldr	r5, [pc, #40]	@ (800bdd0 <__libc_init_array+0x40>)
 800bda8:	4c0a      	ldr	r4, [pc, #40]	@ (800bdd4 <__libc_init_array+0x44>)
 800bdaa:	1b64      	subs	r4, r4, r5
 800bdac:	10a4      	asrs	r4, r4, #2
 800bdae:	42a6      	cmp	r6, r4
 800bdb0:	d105      	bne.n	800bdbe <__libc_init_array+0x2e>
 800bdb2:	bd70      	pop	{r4, r5, r6, pc}
 800bdb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdb8:	4798      	blx	r3
 800bdba:	3601      	adds	r6, #1
 800bdbc:	e7ee      	b.n	800bd9c <__libc_init_array+0xc>
 800bdbe:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdc2:	4798      	blx	r3
 800bdc4:	3601      	adds	r6, #1
 800bdc6:	e7f2      	b.n	800bdae <__libc_init_array+0x1e>
 800bdc8:	0800c6ac 	.word	0x0800c6ac
 800bdcc:	0800c6ac 	.word	0x0800c6ac
 800bdd0:	0800c6ac 	.word	0x0800c6ac
 800bdd4:	0800c6b0 	.word	0x0800c6b0

0800bdd8 <__retarget_lock_init_recursive>:
 800bdd8:	4770      	bx	lr

0800bdda <__retarget_lock_acquire_recursive>:
 800bdda:	4770      	bx	lr

0800bddc <__retarget_lock_release_recursive>:
 800bddc:	4770      	bx	lr
	...

0800bde0 <_free_r>:
 800bde0:	b538      	push	{r3, r4, r5, lr}
 800bde2:	4605      	mov	r5, r0
 800bde4:	2900      	cmp	r1, #0
 800bde6:	d040      	beq.n	800be6a <_free_r+0x8a>
 800bde8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdec:	1f0c      	subs	r4, r1, #4
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	bfb8      	it	lt
 800bdf2:	18e4      	addlt	r4, r4, r3
 800bdf4:	f000 f8de 	bl	800bfb4 <__malloc_lock>
 800bdf8:	4a1c      	ldr	r2, [pc, #112]	@ (800be6c <_free_r+0x8c>)
 800bdfa:	6813      	ldr	r3, [r2, #0]
 800bdfc:	b933      	cbnz	r3, 800be0c <_free_r+0x2c>
 800bdfe:	6063      	str	r3, [r4, #4]
 800be00:	6014      	str	r4, [r2, #0]
 800be02:	4628      	mov	r0, r5
 800be04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be08:	f000 b8da 	b.w	800bfc0 <__malloc_unlock>
 800be0c:	42a3      	cmp	r3, r4
 800be0e:	d908      	bls.n	800be22 <_free_r+0x42>
 800be10:	6820      	ldr	r0, [r4, #0]
 800be12:	1821      	adds	r1, r4, r0
 800be14:	428b      	cmp	r3, r1
 800be16:	bf01      	itttt	eq
 800be18:	6819      	ldreq	r1, [r3, #0]
 800be1a:	685b      	ldreq	r3, [r3, #4]
 800be1c:	1809      	addeq	r1, r1, r0
 800be1e:	6021      	streq	r1, [r4, #0]
 800be20:	e7ed      	b.n	800bdfe <_free_r+0x1e>
 800be22:	461a      	mov	r2, r3
 800be24:	685b      	ldr	r3, [r3, #4]
 800be26:	b10b      	cbz	r3, 800be2c <_free_r+0x4c>
 800be28:	42a3      	cmp	r3, r4
 800be2a:	d9fa      	bls.n	800be22 <_free_r+0x42>
 800be2c:	6811      	ldr	r1, [r2, #0]
 800be2e:	1850      	adds	r0, r2, r1
 800be30:	42a0      	cmp	r0, r4
 800be32:	d10b      	bne.n	800be4c <_free_r+0x6c>
 800be34:	6820      	ldr	r0, [r4, #0]
 800be36:	4401      	add	r1, r0
 800be38:	1850      	adds	r0, r2, r1
 800be3a:	4283      	cmp	r3, r0
 800be3c:	6011      	str	r1, [r2, #0]
 800be3e:	d1e0      	bne.n	800be02 <_free_r+0x22>
 800be40:	6818      	ldr	r0, [r3, #0]
 800be42:	685b      	ldr	r3, [r3, #4]
 800be44:	4408      	add	r0, r1
 800be46:	6010      	str	r0, [r2, #0]
 800be48:	6053      	str	r3, [r2, #4]
 800be4a:	e7da      	b.n	800be02 <_free_r+0x22>
 800be4c:	d902      	bls.n	800be54 <_free_r+0x74>
 800be4e:	230c      	movs	r3, #12
 800be50:	602b      	str	r3, [r5, #0]
 800be52:	e7d6      	b.n	800be02 <_free_r+0x22>
 800be54:	6820      	ldr	r0, [r4, #0]
 800be56:	1821      	adds	r1, r4, r0
 800be58:	428b      	cmp	r3, r1
 800be5a:	bf01      	itttt	eq
 800be5c:	6819      	ldreq	r1, [r3, #0]
 800be5e:	685b      	ldreq	r3, [r3, #4]
 800be60:	1809      	addeq	r1, r1, r0
 800be62:	6021      	streq	r1, [r4, #0]
 800be64:	6063      	str	r3, [r4, #4]
 800be66:	6054      	str	r4, [r2, #4]
 800be68:	e7cb      	b.n	800be02 <_free_r+0x22>
 800be6a:	bd38      	pop	{r3, r4, r5, pc}
 800be6c:	200018d0 	.word	0x200018d0

0800be70 <sbrk_aligned>:
 800be70:	b570      	push	{r4, r5, r6, lr}
 800be72:	4e0f      	ldr	r6, [pc, #60]	@ (800beb0 <sbrk_aligned+0x40>)
 800be74:	460c      	mov	r4, r1
 800be76:	6831      	ldr	r1, [r6, #0]
 800be78:	4605      	mov	r5, r0
 800be7a:	b911      	cbnz	r1, 800be82 <sbrk_aligned+0x12>
 800be7c:	f000 f9d2 	bl	800c224 <_sbrk_r>
 800be80:	6030      	str	r0, [r6, #0]
 800be82:	4621      	mov	r1, r4
 800be84:	4628      	mov	r0, r5
 800be86:	f000 f9cd 	bl	800c224 <_sbrk_r>
 800be8a:	1c43      	adds	r3, r0, #1
 800be8c:	d103      	bne.n	800be96 <sbrk_aligned+0x26>
 800be8e:	f04f 34ff 	mov.w	r4, #4294967295
 800be92:	4620      	mov	r0, r4
 800be94:	bd70      	pop	{r4, r5, r6, pc}
 800be96:	1cc4      	adds	r4, r0, #3
 800be98:	f024 0403 	bic.w	r4, r4, #3
 800be9c:	42a0      	cmp	r0, r4
 800be9e:	d0f8      	beq.n	800be92 <sbrk_aligned+0x22>
 800bea0:	1a21      	subs	r1, r4, r0
 800bea2:	4628      	mov	r0, r5
 800bea4:	f000 f9be 	bl	800c224 <_sbrk_r>
 800bea8:	3001      	adds	r0, #1
 800beaa:	d1f2      	bne.n	800be92 <sbrk_aligned+0x22>
 800beac:	e7ef      	b.n	800be8e <sbrk_aligned+0x1e>
 800beae:	bf00      	nop
 800beb0:	200018cc 	.word	0x200018cc

0800beb4 <_malloc_r>:
 800beb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800beb8:	1ccd      	adds	r5, r1, #3
 800beba:	f025 0503 	bic.w	r5, r5, #3
 800bebe:	3508      	adds	r5, #8
 800bec0:	2d0c      	cmp	r5, #12
 800bec2:	bf38      	it	cc
 800bec4:	250c      	movcc	r5, #12
 800bec6:	2d00      	cmp	r5, #0
 800bec8:	4606      	mov	r6, r0
 800beca:	db01      	blt.n	800bed0 <_malloc_r+0x1c>
 800becc:	42a9      	cmp	r1, r5
 800bece:	d904      	bls.n	800beda <_malloc_r+0x26>
 800bed0:	230c      	movs	r3, #12
 800bed2:	6033      	str	r3, [r6, #0]
 800bed4:	2000      	movs	r0, #0
 800bed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800beda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bfb0 <_malloc_r+0xfc>
 800bede:	f000 f869 	bl	800bfb4 <__malloc_lock>
 800bee2:	f8d8 3000 	ldr.w	r3, [r8]
 800bee6:	461c      	mov	r4, r3
 800bee8:	bb44      	cbnz	r4, 800bf3c <_malloc_r+0x88>
 800beea:	4629      	mov	r1, r5
 800beec:	4630      	mov	r0, r6
 800beee:	f7ff ffbf 	bl	800be70 <sbrk_aligned>
 800bef2:	1c43      	adds	r3, r0, #1
 800bef4:	4604      	mov	r4, r0
 800bef6:	d158      	bne.n	800bfaa <_malloc_r+0xf6>
 800bef8:	f8d8 4000 	ldr.w	r4, [r8]
 800befc:	4627      	mov	r7, r4
 800befe:	2f00      	cmp	r7, #0
 800bf00:	d143      	bne.n	800bf8a <_malloc_r+0xd6>
 800bf02:	2c00      	cmp	r4, #0
 800bf04:	d04b      	beq.n	800bf9e <_malloc_r+0xea>
 800bf06:	6823      	ldr	r3, [r4, #0]
 800bf08:	4639      	mov	r1, r7
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	eb04 0903 	add.w	r9, r4, r3
 800bf10:	f000 f988 	bl	800c224 <_sbrk_r>
 800bf14:	4581      	cmp	r9, r0
 800bf16:	d142      	bne.n	800bf9e <_malloc_r+0xea>
 800bf18:	6821      	ldr	r1, [r4, #0]
 800bf1a:	4630      	mov	r0, r6
 800bf1c:	1a6d      	subs	r5, r5, r1
 800bf1e:	4629      	mov	r1, r5
 800bf20:	f7ff ffa6 	bl	800be70 <sbrk_aligned>
 800bf24:	3001      	adds	r0, #1
 800bf26:	d03a      	beq.n	800bf9e <_malloc_r+0xea>
 800bf28:	6823      	ldr	r3, [r4, #0]
 800bf2a:	442b      	add	r3, r5
 800bf2c:	6023      	str	r3, [r4, #0]
 800bf2e:	f8d8 3000 	ldr.w	r3, [r8]
 800bf32:	685a      	ldr	r2, [r3, #4]
 800bf34:	bb62      	cbnz	r2, 800bf90 <_malloc_r+0xdc>
 800bf36:	f8c8 7000 	str.w	r7, [r8]
 800bf3a:	e00f      	b.n	800bf5c <_malloc_r+0xa8>
 800bf3c:	6822      	ldr	r2, [r4, #0]
 800bf3e:	1b52      	subs	r2, r2, r5
 800bf40:	d420      	bmi.n	800bf84 <_malloc_r+0xd0>
 800bf42:	2a0b      	cmp	r2, #11
 800bf44:	d917      	bls.n	800bf76 <_malloc_r+0xc2>
 800bf46:	1961      	adds	r1, r4, r5
 800bf48:	42a3      	cmp	r3, r4
 800bf4a:	6025      	str	r5, [r4, #0]
 800bf4c:	bf18      	it	ne
 800bf4e:	6059      	strne	r1, [r3, #4]
 800bf50:	6863      	ldr	r3, [r4, #4]
 800bf52:	bf08      	it	eq
 800bf54:	f8c8 1000 	streq.w	r1, [r8]
 800bf58:	5162      	str	r2, [r4, r5]
 800bf5a:	604b      	str	r3, [r1, #4]
 800bf5c:	4630      	mov	r0, r6
 800bf5e:	f000 f82f 	bl	800bfc0 <__malloc_unlock>
 800bf62:	f104 000b 	add.w	r0, r4, #11
 800bf66:	1d23      	adds	r3, r4, #4
 800bf68:	f020 0007 	bic.w	r0, r0, #7
 800bf6c:	1ac2      	subs	r2, r0, r3
 800bf6e:	bf1c      	itt	ne
 800bf70:	1a1b      	subne	r3, r3, r0
 800bf72:	50a3      	strne	r3, [r4, r2]
 800bf74:	e7af      	b.n	800bed6 <_malloc_r+0x22>
 800bf76:	6862      	ldr	r2, [r4, #4]
 800bf78:	42a3      	cmp	r3, r4
 800bf7a:	bf0c      	ite	eq
 800bf7c:	f8c8 2000 	streq.w	r2, [r8]
 800bf80:	605a      	strne	r2, [r3, #4]
 800bf82:	e7eb      	b.n	800bf5c <_malloc_r+0xa8>
 800bf84:	4623      	mov	r3, r4
 800bf86:	6864      	ldr	r4, [r4, #4]
 800bf88:	e7ae      	b.n	800bee8 <_malloc_r+0x34>
 800bf8a:	463c      	mov	r4, r7
 800bf8c:	687f      	ldr	r7, [r7, #4]
 800bf8e:	e7b6      	b.n	800befe <_malloc_r+0x4a>
 800bf90:	461a      	mov	r2, r3
 800bf92:	685b      	ldr	r3, [r3, #4]
 800bf94:	42a3      	cmp	r3, r4
 800bf96:	d1fb      	bne.n	800bf90 <_malloc_r+0xdc>
 800bf98:	2300      	movs	r3, #0
 800bf9a:	6053      	str	r3, [r2, #4]
 800bf9c:	e7de      	b.n	800bf5c <_malloc_r+0xa8>
 800bf9e:	230c      	movs	r3, #12
 800bfa0:	4630      	mov	r0, r6
 800bfa2:	6033      	str	r3, [r6, #0]
 800bfa4:	f000 f80c 	bl	800bfc0 <__malloc_unlock>
 800bfa8:	e794      	b.n	800bed4 <_malloc_r+0x20>
 800bfaa:	6005      	str	r5, [r0, #0]
 800bfac:	e7d6      	b.n	800bf5c <_malloc_r+0xa8>
 800bfae:	bf00      	nop
 800bfb0:	200018d0 	.word	0x200018d0

0800bfb4 <__malloc_lock>:
 800bfb4:	4801      	ldr	r0, [pc, #4]	@ (800bfbc <__malloc_lock+0x8>)
 800bfb6:	f7ff bf10 	b.w	800bdda <__retarget_lock_acquire_recursive>
 800bfba:	bf00      	nop
 800bfbc:	200018c8 	.word	0x200018c8

0800bfc0 <__malloc_unlock>:
 800bfc0:	4801      	ldr	r0, [pc, #4]	@ (800bfc8 <__malloc_unlock+0x8>)
 800bfc2:	f7ff bf0b 	b.w	800bddc <__retarget_lock_release_recursive>
 800bfc6:	bf00      	nop
 800bfc8:	200018c8 	.word	0x200018c8

0800bfcc <__sflush_r>:
 800bfcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bfd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfd2:	0716      	lsls	r6, r2, #28
 800bfd4:	4605      	mov	r5, r0
 800bfd6:	460c      	mov	r4, r1
 800bfd8:	d454      	bmi.n	800c084 <__sflush_r+0xb8>
 800bfda:	684b      	ldr	r3, [r1, #4]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	dc02      	bgt.n	800bfe6 <__sflush_r+0x1a>
 800bfe0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	dd48      	ble.n	800c078 <__sflush_r+0xac>
 800bfe6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bfe8:	2e00      	cmp	r6, #0
 800bfea:	d045      	beq.n	800c078 <__sflush_r+0xac>
 800bfec:	2300      	movs	r3, #0
 800bfee:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bff2:	682f      	ldr	r7, [r5, #0]
 800bff4:	6a21      	ldr	r1, [r4, #32]
 800bff6:	602b      	str	r3, [r5, #0]
 800bff8:	d030      	beq.n	800c05c <__sflush_r+0x90>
 800bffa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bffc:	89a3      	ldrh	r3, [r4, #12]
 800bffe:	0759      	lsls	r1, r3, #29
 800c000:	d505      	bpl.n	800c00e <__sflush_r+0x42>
 800c002:	6863      	ldr	r3, [r4, #4]
 800c004:	1ad2      	subs	r2, r2, r3
 800c006:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c008:	b10b      	cbz	r3, 800c00e <__sflush_r+0x42>
 800c00a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c00c:	1ad2      	subs	r2, r2, r3
 800c00e:	2300      	movs	r3, #0
 800c010:	4628      	mov	r0, r5
 800c012:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c014:	6a21      	ldr	r1, [r4, #32]
 800c016:	47b0      	blx	r6
 800c018:	1c43      	adds	r3, r0, #1
 800c01a:	89a3      	ldrh	r3, [r4, #12]
 800c01c:	d106      	bne.n	800c02c <__sflush_r+0x60>
 800c01e:	6829      	ldr	r1, [r5, #0]
 800c020:	291d      	cmp	r1, #29
 800c022:	d82b      	bhi.n	800c07c <__sflush_r+0xb0>
 800c024:	4a28      	ldr	r2, [pc, #160]	@ (800c0c8 <__sflush_r+0xfc>)
 800c026:	40ca      	lsrs	r2, r1
 800c028:	07d6      	lsls	r6, r2, #31
 800c02a:	d527      	bpl.n	800c07c <__sflush_r+0xb0>
 800c02c:	2200      	movs	r2, #0
 800c02e:	6062      	str	r2, [r4, #4]
 800c030:	6922      	ldr	r2, [r4, #16]
 800c032:	04d9      	lsls	r1, r3, #19
 800c034:	6022      	str	r2, [r4, #0]
 800c036:	d504      	bpl.n	800c042 <__sflush_r+0x76>
 800c038:	1c42      	adds	r2, r0, #1
 800c03a:	d101      	bne.n	800c040 <__sflush_r+0x74>
 800c03c:	682b      	ldr	r3, [r5, #0]
 800c03e:	b903      	cbnz	r3, 800c042 <__sflush_r+0x76>
 800c040:	6560      	str	r0, [r4, #84]	@ 0x54
 800c042:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c044:	602f      	str	r7, [r5, #0]
 800c046:	b1b9      	cbz	r1, 800c078 <__sflush_r+0xac>
 800c048:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c04c:	4299      	cmp	r1, r3
 800c04e:	d002      	beq.n	800c056 <__sflush_r+0x8a>
 800c050:	4628      	mov	r0, r5
 800c052:	f7ff fec5 	bl	800bde0 <_free_r>
 800c056:	2300      	movs	r3, #0
 800c058:	6363      	str	r3, [r4, #52]	@ 0x34
 800c05a:	e00d      	b.n	800c078 <__sflush_r+0xac>
 800c05c:	2301      	movs	r3, #1
 800c05e:	4628      	mov	r0, r5
 800c060:	47b0      	blx	r6
 800c062:	4602      	mov	r2, r0
 800c064:	1c50      	adds	r0, r2, #1
 800c066:	d1c9      	bne.n	800bffc <__sflush_r+0x30>
 800c068:	682b      	ldr	r3, [r5, #0]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d0c6      	beq.n	800bffc <__sflush_r+0x30>
 800c06e:	2b1d      	cmp	r3, #29
 800c070:	d001      	beq.n	800c076 <__sflush_r+0xaa>
 800c072:	2b16      	cmp	r3, #22
 800c074:	d11d      	bne.n	800c0b2 <__sflush_r+0xe6>
 800c076:	602f      	str	r7, [r5, #0]
 800c078:	2000      	movs	r0, #0
 800c07a:	e021      	b.n	800c0c0 <__sflush_r+0xf4>
 800c07c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c080:	b21b      	sxth	r3, r3
 800c082:	e01a      	b.n	800c0ba <__sflush_r+0xee>
 800c084:	690f      	ldr	r7, [r1, #16]
 800c086:	2f00      	cmp	r7, #0
 800c088:	d0f6      	beq.n	800c078 <__sflush_r+0xac>
 800c08a:	0793      	lsls	r3, r2, #30
 800c08c:	bf18      	it	ne
 800c08e:	2300      	movne	r3, #0
 800c090:	680e      	ldr	r6, [r1, #0]
 800c092:	bf08      	it	eq
 800c094:	694b      	ldreq	r3, [r1, #20]
 800c096:	1bf6      	subs	r6, r6, r7
 800c098:	600f      	str	r7, [r1, #0]
 800c09a:	608b      	str	r3, [r1, #8]
 800c09c:	2e00      	cmp	r6, #0
 800c09e:	ddeb      	ble.n	800c078 <__sflush_r+0xac>
 800c0a0:	4633      	mov	r3, r6
 800c0a2:	463a      	mov	r2, r7
 800c0a4:	4628      	mov	r0, r5
 800c0a6:	6a21      	ldr	r1, [r4, #32]
 800c0a8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800c0ac:	47e0      	blx	ip
 800c0ae:	2800      	cmp	r0, #0
 800c0b0:	dc07      	bgt.n	800c0c2 <__sflush_r+0xf6>
 800c0b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c0be:	81a3      	strh	r3, [r4, #12]
 800c0c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0c2:	4407      	add	r7, r0
 800c0c4:	1a36      	subs	r6, r6, r0
 800c0c6:	e7e9      	b.n	800c09c <__sflush_r+0xd0>
 800c0c8:	20400001 	.word	0x20400001

0800c0cc <_fflush_r>:
 800c0cc:	b538      	push	{r3, r4, r5, lr}
 800c0ce:	690b      	ldr	r3, [r1, #16]
 800c0d0:	4605      	mov	r5, r0
 800c0d2:	460c      	mov	r4, r1
 800c0d4:	b913      	cbnz	r3, 800c0dc <_fflush_r+0x10>
 800c0d6:	2500      	movs	r5, #0
 800c0d8:	4628      	mov	r0, r5
 800c0da:	bd38      	pop	{r3, r4, r5, pc}
 800c0dc:	b118      	cbz	r0, 800c0e6 <_fflush_r+0x1a>
 800c0de:	6a03      	ldr	r3, [r0, #32]
 800c0e0:	b90b      	cbnz	r3, 800c0e6 <_fflush_r+0x1a>
 800c0e2:	f7ff fc95 	bl	800ba10 <__sinit>
 800c0e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d0f3      	beq.n	800c0d6 <_fflush_r+0xa>
 800c0ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c0f0:	07d0      	lsls	r0, r2, #31
 800c0f2:	d404      	bmi.n	800c0fe <_fflush_r+0x32>
 800c0f4:	0599      	lsls	r1, r3, #22
 800c0f6:	d402      	bmi.n	800c0fe <_fflush_r+0x32>
 800c0f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c0fa:	f7ff fe6e 	bl	800bdda <__retarget_lock_acquire_recursive>
 800c0fe:	4628      	mov	r0, r5
 800c100:	4621      	mov	r1, r4
 800c102:	f7ff ff63 	bl	800bfcc <__sflush_r>
 800c106:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c108:	4605      	mov	r5, r0
 800c10a:	07da      	lsls	r2, r3, #31
 800c10c:	d4e4      	bmi.n	800c0d8 <_fflush_r+0xc>
 800c10e:	89a3      	ldrh	r3, [r4, #12]
 800c110:	059b      	lsls	r3, r3, #22
 800c112:	d4e1      	bmi.n	800c0d8 <_fflush_r+0xc>
 800c114:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c116:	f7ff fe61 	bl	800bddc <__retarget_lock_release_recursive>
 800c11a:	e7dd      	b.n	800c0d8 <_fflush_r+0xc>

0800c11c <__swhatbuf_r>:
 800c11c:	b570      	push	{r4, r5, r6, lr}
 800c11e:	460c      	mov	r4, r1
 800c120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c124:	4615      	mov	r5, r2
 800c126:	2900      	cmp	r1, #0
 800c128:	461e      	mov	r6, r3
 800c12a:	b096      	sub	sp, #88	@ 0x58
 800c12c:	da0c      	bge.n	800c148 <__swhatbuf_r+0x2c>
 800c12e:	89a3      	ldrh	r3, [r4, #12]
 800c130:	2100      	movs	r1, #0
 800c132:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c136:	bf14      	ite	ne
 800c138:	2340      	movne	r3, #64	@ 0x40
 800c13a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c13e:	2000      	movs	r0, #0
 800c140:	6031      	str	r1, [r6, #0]
 800c142:	602b      	str	r3, [r5, #0]
 800c144:	b016      	add	sp, #88	@ 0x58
 800c146:	bd70      	pop	{r4, r5, r6, pc}
 800c148:	466a      	mov	r2, sp
 800c14a:	f000 f849 	bl	800c1e0 <_fstat_r>
 800c14e:	2800      	cmp	r0, #0
 800c150:	dbed      	blt.n	800c12e <__swhatbuf_r+0x12>
 800c152:	9901      	ldr	r1, [sp, #4]
 800c154:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c158:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c15c:	4259      	negs	r1, r3
 800c15e:	4159      	adcs	r1, r3
 800c160:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c164:	e7eb      	b.n	800c13e <__swhatbuf_r+0x22>

0800c166 <__smakebuf_r>:
 800c166:	898b      	ldrh	r3, [r1, #12]
 800c168:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c16a:	079d      	lsls	r5, r3, #30
 800c16c:	4606      	mov	r6, r0
 800c16e:	460c      	mov	r4, r1
 800c170:	d507      	bpl.n	800c182 <__smakebuf_r+0x1c>
 800c172:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c176:	6023      	str	r3, [r4, #0]
 800c178:	6123      	str	r3, [r4, #16]
 800c17a:	2301      	movs	r3, #1
 800c17c:	6163      	str	r3, [r4, #20]
 800c17e:	b003      	add	sp, #12
 800c180:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c182:	466a      	mov	r2, sp
 800c184:	ab01      	add	r3, sp, #4
 800c186:	f7ff ffc9 	bl	800c11c <__swhatbuf_r>
 800c18a:	9f00      	ldr	r7, [sp, #0]
 800c18c:	4605      	mov	r5, r0
 800c18e:	4639      	mov	r1, r7
 800c190:	4630      	mov	r0, r6
 800c192:	f7ff fe8f 	bl	800beb4 <_malloc_r>
 800c196:	b948      	cbnz	r0, 800c1ac <__smakebuf_r+0x46>
 800c198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c19c:	059a      	lsls	r2, r3, #22
 800c19e:	d4ee      	bmi.n	800c17e <__smakebuf_r+0x18>
 800c1a0:	f023 0303 	bic.w	r3, r3, #3
 800c1a4:	f043 0302 	orr.w	r3, r3, #2
 800c1a8:	81a3      	strh	r3, [r4, #12]
 800c1aa:	e7e2      	b.n	800c172 <__smakebuf_r+0xc>
 800c1ac:	89a3      	ldrh	r3, [r4, #12]
 800c1ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c1b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1b6:	81a3      	strh	r3, [r4, #12]
 800c1b8:	9b01      	ldr	r3, [sp, #4]
 800c1ba:	6020      	str	r0, [r4, #0]
 800c1bc:	b15b      	cbz	r3, 800c1d6 <__smakebuf_r+0x70>
 800c1be:	4630      	mov	r0, r6
 800c1c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1c4:	f000 f81e 	bl	800c204 <_isatty_r>
 800c1c8:	b128      	cbz	r0, 800c1d6 <__smakebuf_r+0x70>
 800c1ca:	89a3      	ldrh	r3, [r4, #12]
 800c1cc:	f023 0303 	bic.w	r3, r3, #3
 800c1d0:	f043 0301 	orr.w	r3, r3, #1
 800c1d4:	81a3      	strh	r3, [r4, #12]
 800c1d6:	89a3      	ldrh	r3, [r4, #12]
 800c1d8:	431d      	orrs	r5, r3
 800c1da:	81a5      	strh	r5, [r4, #12]
 800c1dc:	e7cf      	b.n	800c17e <__smakebuf_r+0x18>
	...

0800c1e0 <_fstat_r>:
 800c1e0:	b538      	push	{r3, r4, r5, lr}
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	4d06      	ldr	r5, [pc, #24]	@ (800c200 <_fstat_r+0x20>)
 800c1e6:	4604      	mov	r4, r0
 800c1e8:	4608      	mov	r0, r1
 800c1ea:	4611      	mov	r1, r2
 800c1ec:	602b      	str	r3, [r5, #0]
 800c1ee:	f7fc fc66 	bl	8008abe <_fstat>
 800c1f2:	1c43      	adds	r3, r0, #1
 800c1f4:	d102      	bne.n	800c1fc <_fstat_r+0x1c>
 800c1f6:	682b      	ldr	r3, [r5, #0]
 800c1f8:	b103      	cbz	r3, 800c1fc <_fstat_r+0x1c>
 800c1fa:	6023      	str	r3, [r4, #0]
 800c1fc:	bd38      	pop	{r3, r4, r5, pc}
 800c1fe:	bf00      	nop
 800c200:	200018c4 	.word	0x200018c4

0800c204 <_isatty_r>:
 800c204:	b538      	push	{r3, r4, r5, lr}
 800c206:	2300      	movs	r3, #0
 800c208:	4d05      	ldr	r5, [pc, #20]	@ (800c220 <_isatty_r+0x1c>)
 800c20a:	4604      	mov	r4, r0
 800c20c:	4608      	mov	r0, r1
 800c20e:	602b      	str	r3, [r5, #0]
 800c210:	f7fc fc5a 	bl	8008ac8 <_isatty>
 800c214:	1c43      	adds	r3, r0, #1
 800c216:	d102      	bne.n	800c21e <_isatty_r+0x1a>
 800c218:	682b      	ldr	r3, [r5, #0]
 800c21a:	b103      	cbz	r3, 800c21e <_isatty_r+0x1a>
 800c21c:	6023      	str	r3, [r4, #0]
 800c21e:	bd38      	pop	{r3, r4, r5, pc}
 800c220:	200018c4 	.word	0x200018c4

0800c224 <_sbrk_r>:
 800c224:	b538      	push	{r3, r4, r5, lr}
 800c226:	2300      	movs	r3, #0
 800c228:	4d05      	ldr	r5, [pc, #20]	@ (800c240 <_sbrk_r+0x1c>)
 800c22a:	4604      	mov	r4, r0
 800c22c:	4608      	mov	r0, r1
 800c22e:	602b      	str	r3, [r5, #0]
 800c230:	f7fc fc4e 	bl	8008ad0 <_sbrk>
 800c234:	1c43      	adds	r3, r0, #1
 800c236:	d102      	bne.n	800c23e <_sbrk_r+0x1a>
 800c238:	682b      	ldr	r3, [r5, #0]
 800c23a:	b103      	cbz	r3, 800c23e <_sbrk_r+0x1a>
 800c23c:	6023      	str	r3, [r4, #0]
 800c23e:	bd38      	pop	{r3, r4, r5, pc}
 800c240:	200018c4 	.word	0x200018c4

0800c244 <log>:
 800c244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c246:	4604      	mov	r4, r0
 800c248:	460d      	mov	r5, r1
 800c24a:	f000 f835 	bl	800c2b8 <__ieee754_log>
 800c24e:	4622      	mov	r2, r4
 800c250:	4606      	mov	r6, r0
 800c252:	460f      	mov	r7, r1
 800c254:	462b      	mov	r3, r5
 800c256:	4620      	mov	r0, r4
 800c258:	4629      	mov	r1, r5
 800c25a:	f7f7 ffcf 	bl	80041fc <__aeabi_dcmpun>
 800c25e:	b998      	cbnz	r0, 800c288 <log+0x44>
 800c260:	2200      	movs	r2, #0
 800c262:	2300      	movs	r3, #0
 800c264:	4620      	mov	r0, r4
 800c266:	4629      	mov	r1, r5
 800c268:	f7f7 ffbe 	bl	80041e8 <__aeabi_dcmpgt>
 800c26c:	b960      	cbnz	r0, 800c288 <log+0x44>
 800c26e:	2200      	movs	r2, #0
 800c270:	2300      	movs	r3, #0
 800c272:	4620      	mov	r0, r4
 800c274:	4629      	mov	r1, r5
 800c276:	f7f7 ff8f 	bl	8004198 <__aeabi_dcmpeq>
 800c27a:	b140      	cbz	r0, 800c28e <log+0x4a>
 800c27c:	f7ff fd82 	bl	800bd84 <__errno>
 800c280:	2322      	movs	r3, #34	@ 0x22
 800c282:	2600      	movs	r6, #0
 800c284:	4f06      	ldr	r7, [pc, #24]	@ (800c2a0 <log+0x5c>)
 800c286:	6003      	str	r3, [r0, #0]
 800c288:	4630      	mov	r0, r6
 800c28a:	4639      	mov	r1, r7
 800c28c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c28e:	f7ff fd79 	bl	800bd84 <__errno>
 800c292:	2321      	movs	r3, #33	@ 0x21
 800c294:	6003      	str	r3, [r0, #0]
 800c296:	4803      	ldr	r0, [pc, #12]	@ (800c2a4 <log+0x60>)
 800c298:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c29c:	f000 b804 	b.w	800c2a8 <nan>
 800c2a0:	fff00000 	.word	0xfff00000
 800c2a4:	0800c64b 	.word	0x0800c64b

0800c2a8 <nan>:
 800c2a8:	2000      	movs	r0, #0
 800c2aa:	4901      	ldr	r1, [pc, #4]	@ (800c2b0 <nan+0x8>)
 800c2ac:	4770      	bx	lr
 800c2ae:	bf00      	nop
 800c2b0:	7ff80000 	.word	0x7ff80000
 800c2b4:	00000000 	.word	0x00000000

0800c2b8 <__ieee754_log>:
 800c2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2bc:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	460b      	mov	r3, r1
 800c2c4:	460d      	mov	r5, r1
 800c2c6:	b087      	sub	sp, #28
 800c2c8:	da24      	bge.n	800c314 <__ieee754_log+0x5c>
 800c2ca:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800c2ce:	4304      	orrs	r4, r0
 800c2d0:	d108      	bne.n	800c2e4 <__ieee754_log+0x2c>
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	2000      	movs	r0, #0
 800c2d8:	49cb      	ldr	r1, [pc, #812]	@ (800c608 <__ieee754_log+0x350>)
 800c2da:	f7f7 fe1f 	bl	8003f1c <__aeabi_ddiv>
 800c2de:	b007      	add	sp, #28
 800c2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e4:	2900      	cmp	r1, #0
 800c2e6:	da04      	bge.n	800c2f2 <__ieee754_log+0x3a>
 800c2e8:	f7f7 fb36 	bl	8003958 <__aeabi_dsub>
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	e7f3      	b.n	800c2da <__ieee754_log+0x22>
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	4bc5      	ldr	r3, [pc, #788]	@ (800c60c <__ieee754_log+0x354>)
 800c2f6:	f7f7 fce7 	bl	8003cc8 <__aeabi_dmul>
 800c2fa:	460b      	mov	r3, r1
 800c2fc:	460d      	mov	r5, r1
 800c2fe:	4602      	mov	r2, r0
 800c300:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800c304:	48c2      	ldr	r0, [pc, #776]	@ (800c610 <__ieee754_log+0x358>)
 800c306:	4285      	cmp	r5, r0
 800c308:	dd06      	ble.n	800c318 <__ieee754_log+0x60>
 800c30a:	4610      	mov	r0, r2
 800c30c:	4619      	mov	r1, r3
 800c30e:	f7f7 fb25 	bl	800395c <__adddf3>
 800c312:	e7e4      	b.n	800c2de <__ieee754_log+0x26>
 800c314:	2100      	movs	r1, #0
 800c316:	e7f5      	b.n	800c304 <__ieee754_log+0x4c>
 800c318:	152c      	asrs	r4, r5, #20
 800c31a:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800c31e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c322:	440c      	add	r4, r1
 800c324:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 800c328:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 800c32c:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 800c330:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800c334:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 800c338:	ea41 0305 	orr.w	r3, r1, r5
 800c33c:	4610      	mov	r0, r2
 800c33e:	4619      	mov	r1, r3
 800c340:	2200      	movs	r2, #0
 800c342:	4bb4      	ldr	r3, [pc, #720]	@ (800c614 <__ieee754_log+0x35c>)
 800c344:	f7f7 fb08 	bl	8003958 <__aeabi_dsub>
 800c348:	1cab      	adds	r3, r5, #2
 800c34a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c34e:	2b02      	cmp	r3, #2
 800c350:	4682      	mov	sl, r0
 800c352:	468b      	mov	fp, r1
 800c354:	f04f 0200 	mov.w	r2, #0
 800c358:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800c35c:	dc53      	bgt.n	800c406 <__ieee754_log+0x14e>
 800c35e:	2300      	movs	r3, #0
 800c360:	f7f7 ff1a 	bl	8004198 <__aeabi_dcmpeq>
 800c364:	b1d0      	cbz	r0, 800c39c <__ieee754_log+0xe4>
 800c366:	2c00      	cmp	r4, #0
 800c368:	f000 8120 	beq.w	800c5ac <__ieee754_log+0x2f4>
 800c36c:	4620      	mov	r0, r4
 800c36e:	f7f7 fc41 	bl	8003bf4 <__aeabi_i2d>
 800c372:	a391      	add	r3, pc, #580	@ (adr r3, 800c5b8 <__ieee754_log+0x300>)
 800c374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c378:	4606      	mov	r6, r0
 800c37a:	460f      	mov	r7, r1
 800c37c:	f7f7 fca4 	bl	8003cc8 <__aeabi_dmul>
 800c380:	a38f      	add	r3, pc, #572	@ (adr r3, 800c5c0 <__ieee754_log+0x308>)
 800c382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c386:	4604      	mov	r4, r0
 800c388:	460d      	mov	r5, r1
 800c38a:	4630      	mov	r0, r6
 800c38c:	4639      	mov	r1, r7
 800c38e:	f7f7 fc9b 	bl	8003cc8 <__aeabi_dmul>
 800c392:	4602      	mov	r2, r0
 800c394:	460b      	mov	r3, r1
 800c396:	4620      	mov	r0, r4
 800c398:	4629      	mov	r1, r5
 800c39a:	e7b8      	b.n	800c30e <__ieee754_log+0x56>
 800c39c:	a38a      	add	r3, pc, #552	@ (adr r3, 800c5c8 <__ieee754_log+0x310>)
 800c39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3a2:	4650      	mov	r0, sl
 800c3a4:	4659      	mov	r1, fp
 800c3a6:	f7f7 fc8f 	bl	8003cc8 <__aeabi_dmul>
 800c3aa:	4602      	mov	r2, r0
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	2000      	movs	r0, #0
 800c3b0:	4999      	ldr	r1, [pc, #612]	@ (800c618 <__ieee754_log+0x360>)
 800c3b2:	f7f7 fad1 	bl	8003958 <__aeabi_dsub>
 800c3b6:	4652      	mov	r2, sl
 800c3b8:	4606      	mov	r6, r0
 800c3ba:	460f      	mov	r7, r1
 800c3bc:	465b      	mov	r3, fp
 800c3be:	4650      	mov	r0, sl
 800c3c0:	4659      	mov	r1, fp
 800c3c2:	f7f7 fc81 	bl	8003cc8 <__aeabi_dmul>
 800c3c6:	4602      	mov	r2, r0
 800c3c8:	460b      	mov	r3, r1
 800c3ca:	4630      	mov	r0, r6
 800c3cc:	4639      	mov	r1, r7
 800c3ce:	f7f7 fc7b 	bl	8003cc8 <__aeabi_dmul>
 800c3d2:	4606      	mov	r6, r0
 800c3d4:	460f      	mov	r7, r1
 800c3d6:	b914      	cbnz	r4, 800c3de <__ieee754_log+0x126>
 800c3d8:	4632      	mov	r2, r6
 800c3da:	463b      	mov	r3, r7
 800c3dc:	e0a0      	b.n	800c520 <__ieee754_log+0x268>
 800c3de:	4620      	mov	r0, r4
 800c3e0:	f7f7 fc08 	bl	8003bf4 <__aeabi_i2d>
 800c3e4:	a374      	add	r3, pc, #464	@ (adr r3, 800c5b8 <__ieee754_log+0x300>)
 800c3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ea:	4680      	mov	r8, r0
 800c3ec:	4689      	mov	r9, r1
 800c3ee:	f7f7 fc6b 	bl	8003cc8 <__aeabi_dmul>
 800c3f2:	a373      	add	r3, pc, #460	@ (adr r3, 800c5c0 <__ieee754_log+0x308>)
 800c3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f8:	4604      	mov	r4, r0
 800c3fa:	460d      	mov	r5, r1
 800c3fc:	4640      	mov	r0, r8
 800c3fe:	4649      	mov	r1, r9
 800c400:	f7f7 fc62 	bl	8003cc8 <__aeabi_dmul>
 800c404:	e0a5      	b.n	800c552 <__ieee754_log+0x29a>
 800c406:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c40a:	f7f7 faa7 	bl	800395c <__adddf3>
 800c40e:	4602      	mov	r2, r0
 800c410:	460b      	mov	r3, r1
 800c412:	4650      	mov	r0, sl
 800c414:	4659      	mov	r1, fp
 800c416:	f7f7 fd81 	bl	8003f1c <__aeabi_ddiv>
 800c41a:	e9cd 0100 	strd	r0, r1, [sp]
 800c41e:	4620      	mov	r0, r4
 800c420:	f7f7 fbe8 	bl	8003bf4 <__aeabi_i2d>
 800c424:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c428:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c42c:	4610      	mov	r0, r2
 800c42e:	4619      	mov	r1, r3
 800c430:	f7f7 fc4a 	bl	8003cc8 <__aeabi_dmul>
 800c434:	4602      	mov	r2, r0
 800c436:	460b      	mov	r3, r1
 800c438:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c43c:	f7f7 fc44 	bl	8003cc8 <__aeabi_dmul>
 800c440:	a363      	add	r3, pc, #396	@ (adr r3, 800c5d0 <__ieee754_log+0x318>)
 800c442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c446:	4680      	mov	r8, r0
 800c448:	4689      	mov	r9, r1
 800c44a:	f7f7 fc3d 	bl	8003cc8 <__aeabi_dmul>
 800c44e:	a362      	add	r3, pc, #392	@ (adr r3, 800c5d8 <__ieee754_log+0x320>)
 800c450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c454:	f7f7 fa82 	bl	800395c <__adddf3>
 800c458:	4642      	mov	r2, r8
 800c45a:	464b      	mov	r3, r9
 800c45c:	f7f7 fc34 	bl	8003cc8 <__aeabi_dmul>
 800c460:	a35f      	add	r3, pc, #380	@ (adr r3, 800c5e0 <__ieee754_log+0x328>)
 800c462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c466:	f7f7 fa79 	bl	800395c <__adddf3>
 800c46a:	4642      	mov	r2, r8
 800c46c:	464b      	mov	r3, r9
 800c46e:	f7f7 fc2b 	bl	8003cc8 <__aeabi_dmul>
 800c472:	a35d      	add	r3, pc, #372	@ (adr r3, 800c5e8 <__ieee754_log+0x330>)
 800c474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c478:	f7f7 fa70 	bl	800395c <__adddf3>
 800c47c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c480:	f7f7 fc22 	bl	8003cc8 <__aeabi_dmul>
 800c484:	a35a      	add	r3, pc, #360	@ (adr r3, 800c5f0 <__ieee754_log+0x338>)
 800c486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c48a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c48e:	4640      	mov	r0, r8
 800c490:	4649      	mov	r1, r9
 800c492:	f7f7 fc19 	bl	8003cc8 <__aeabi_dmul>
 800c496:	a358      	add	r3, pc, #352	@ (adr r3, 800c5f8 <__ieee754_log+0x340>)
 800c498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49c:	f7f7 fa5e 	bl	800395c <__adddf3>
 800c4a0:	4642      	mov	r2, r8
 800c4a2:	464b      	mov	r3, r9
 800c4a4:	f7f7 fc10 	bl	8003cc8 <__aeabi_dmul>
 800c4a8:	a355      	add	r3, pc, #340	@ (adr r3, 800c600 <__ieee754_log+0x348>)
 800c4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ae:	f7f7 fa55 	bl	800395c <__adddf3>
 800c4b2:	4642      	mov	r2, r8
 800c4b4:	464b      	mov	r3, r9
 800c4b6:	f7f7 fc07 	bl	8003cc8 <__aeabi_dmul>
 800c4ba:	4602      	mov	r2, r0
 800c4bc:	460b      	mov	r3, r1
 800c4be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4c2:	f7f7 fa4b 	bl	800395c <__adddf3>
 800c4c6:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800c4ca:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800c4ce:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800c4d2:	3551      	adds	r5, #81	@ 0x51
 800c4d4:	4335      	orrs	r5, r6
 800c4d6:	2d00      	cmp	r5, #0
 800c4d8:	4680      	mov	r8, r0
 800c4da:	4689      	mov	r9, r1
 800c4dc:	dd48      	ble.n	800c570 <__ieee754_log+0x2b8>
 800c4de:	2200      	movs	r2, #0
 800c4e0:	4b4d      	ldr	r3, [pc, #308]	@ (800c618 <__ieee754_log+0x360>)
 800c4e2:	4650      	mov	r0, sl
 800c4e4:	4659      	mov	r1, fp
 800c4e6:	f7f7 fbef 	bl	8003cc8 <__aeabi_dmul>
 800c4ea:	4652      	mov	r2, sl
 800c4ec:	465b      	mov	r3, fp
 800c4ee:	f7f7 fbeb 	bl	8003cc8 <__aeabi_dmul>
 800c4f2:	4602      	mov	r2, r0
 800c4f4:	460b      	mov	r3, r1
 800c4f6:	4606      	mov	r6, r0
 800c4f8:	460f      	mov	r7, r1
 800c4fa:	4640      	mov	r0, r8
 800c4fc:	4649      	mov	r1, r9
 800c4fe:	f7f7 fa2d 	bl	800395c <__adddf3>
 800c502:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c506:	f7f7 fbdf 	bl	8003cc8 <__aeabi_dmul>
 800c50a:	4680      	mov	r8, r0
 800c50c:	4689      	mov	r9, r1
 800c50e:	b964      	cbnz	r4, 800c52a <__ieee754_log+0x272>
 800c510:	4602      	mov	r2, r0
 800c512:	460b      	mov	r3, r1
 800c514:	4630      	mov	r0, r6
 800c516:	4639      	mov	r1, r7
 800c518:	f7f7 fa1e 	bl	8003958 <__aeabi_dsub>
 800c51c:	4602      	mov	r2, r0
 800c51e:	460b      	mov	r3, r1
 800c520:	4650      	mov	r0, sl
 800c522:	4659      	mov	r1, fp
 800c524:	f7f7 fa18 	bl	8003958 <__aeabi_dsub>
 800c528:	e6d9      	b.n	800c2de <__ieee754_log+0x26>
 800c52a:	a323      	add	r3, pc, #140	@ (adr r3, 800c5b8 <__ieee754_log+0x300>)
 800c52c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c530:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c534:	f7f7 fbc8 	bl	8003cc8 <__aeabi_dmul>
 800c538:	a321      	add	r3, pc, #132	@ (adr r3, 800c5c0 <__ieee754_log+0x308>)
 800c53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53e:	4604      	mov	r4, r0
 800c540:	460d      	mov	r5, r1
 800c542:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c546:	f7f7 fbbf 	bl	8003cc8 <__aeabi_dmul>
 800c54a:	4642      	mov	r2, r8
 800c54c:	464b      	mov	r3, r9
 800c54e:	f7f7 fa05 	bl	800395c <__adddf3>
 800c552:	4602      	mov	r2, r0
 800c554:	460b      	mov	r3, r1
 800c556:	4630      	mov	r0, r6
 800c558:	4639      	mov	r1, r7
 800c55a:	f7f7 f9fd 	bl	8003958 <__aeabi_dsub>
 800c55e:	4652      	mov	r2, sl
 800c560:	465b      	mov	r3, fp
 800c562:	f7f7 f9f9 	bl	8003958 <__aeabi_dsub>
 800c566:	4602      	mov	r2, r0
 800c568:	460b      	mov	r3, r1
 800c56a:	4620      	mov	r0, r4
 800c56c:	4629      	mov	r1, r5
 800c56e:	e7d9      	b.n	800c524 <__ieee754_log+0x26c>
 800c570:	4602      	mov	r2, r0
 800c572:	460b      	mov	r3, r1
 800c574:	4650      	mov	r0, sl
 800c576:	4659      	mov	r1, fp
 800c578:	f7f7 f9ee 	bl	8003958 <__aeabi_dsub>
 800c57c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c580:	f7f7 fba2 	bl	8003cc8 <__aeabi_dmul>
 800c584:	4606      	mov	r6, r0
 800c586:	460f      	mov	r7, r1
 800c588:	2c00      	cmp	r4, #0
 800c58a:	f43f af25 	beq.w	800c3d8 <__ieee754_log+0x120>
 800c58e:	a30a      	add	r3, pc, #40	@ (adr r3, 800c5b8 <__ieee754_log+0x300>)
 800c590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c594:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c598:	f7f7 fb96 	bl	8003cc8 <__aeabi_dmul>
 800c59c:	a308      	add	r3, pc, #32	@ (adr r3, 800c5c0 <__ieee754_log+0x308>)
 800c59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a2:	4604      	mov	r4, r0
 800c5a4:	460d      	mov	r5, r1
 800c5a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5aa:	e729      	b.n	800c400 <__ieee754_log+0x148>
 800c5ac:	2000      	movs	r0, #0
 800c5ae:	2100      	movs	r1, #0
 800c5b0:	e695      	b.n	800c2de <__ieee754_log+0x26>
 800c5b2:	bf00      	nop
 800c5b4:	f3af 8000 	nop.w
 800c5b8:	fee00000 	.word	0xfee00000
 800c5bc:	3fe62e42 	.word	0x3fe62e42
 800c5c0:	35793c76 	.word	0x35793c76
 800c5c4:	3dea39ef 	.word	0x3dea39ef
 800c5c8:	55555555 	.word	0x55555555
 800c5cc:	3fd55555 	.word	0x3fd55555
 800c5d0:	df3e5244 	.word	0xdf3e5244
 800c5d4:	3fc2f112 	.word	0x3fc2f112
 800c5d8:	96cb03de 	.word	0x96cb03de
 800c5dc:	3fc74664 	.word	0x3fc74664
 800c5e0:	94229359 	.word	0x94229359
 800c5e4:	3fd24924 	.word	0x3fd24924
 800c5e8:	55555593 	.word	0x55555593
 800c5ec:	3fe55555 	.word	0x3fe55555
 800c5f0:	d078c69f 	.word	0xd078c69f
 800c5f4:	3fc39a09 	.word	0x3fc39a09
 800c5f8:	1d8e78af 	.word	0x1d8e78af
 800c5fc:	3fcc71c5 	.word	0x3fcc71c5
 800c600:	9997fa04 	.word	0x9997fa04
 800c604:	3fd99999 	.word	0x3fd99999
 800c608:	c3500000 	.word	0xc3500000
 800c60c:	43500000 	.word	0x43500000
 800c610:	7fefffff 	.word	0x7fefffff
 800c614:	3ff00000 	.word	0x3ff00000
 800c618:	3fe00000 	.word	0x3fe00000

0800c61c <_init>:
 800c61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c61e:	bf00      	nop
 800c620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c622:	bc08      	pop	{r3}
 800c624:	469e      	mov	lr, r3
 800c626:	4770      	bx	lr

0800c628 <_fini>:
 800c628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c62a:	bf00      	nop
 800c62c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c62e:	bc08      	pop	{r3}
 800c630:	469e      	mov	lr, r3
 800c632:	4770      	bx	lr
