{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.25",
   "Default View_TopLeft":"-638,-546",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port S_AXIS_PHASE_0 -pg 1 -lvl 0 -x -10 -y -180 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x -10 -y -350 -defaultsOSRD
preplace port port-id_reset_rtl -pg 1 -lvl 0 -x -10 -y -380 -defaultsOSRD
preplace port port-id_clk_out -pg 1 -lvl 4 -x 850 -y -100 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 2 -x 420 -y -170 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 130 -y -360 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 3 -x 730 -y -330 -defaultsOSRD
preplace inst rst_design_2_100M -pg 1 -lvl 2 -x 420 -y -350 -defaultsOSRD
preplace netloc clk_wiz_0_clk_out1 1 1 3 240J -240 630J -100 N
preplace netloc reset_rtl_1 1 0 2 30J -430 230
preplace netloc rst_design_2_100M_mb_reset 1 2 1 620J -390n
preplace netloc rst_design_2_100M_peripheral_aresetn 1 2 1 590 -310n
preplace netloc sys_clock_1 1 0 1 NJ -350
preplace netloc S_AXIS_PHASE_0_1 1 0 3 NJ -180 250J -250 610
preplace netloc dds_compiler_0_M_AXIS_DATA 1 2 1 600J -370n
levelinfo -pg 1 -10 130 420 730 850
pagesize -pg 1 -db -bbox -sgen -220 -450 1440 160
"
}
{
   "da_board_cnt":"6",
   "da_clkrst_cnt":"2"
}
