
Lcd_accel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001408  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08001598  08001598  00002598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080015dc  080015dc  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  080015dc  080015dc  000025dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080015e4  080015e4  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080015e4  080015e4  000025e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080015e8  080015e8  000025e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080015ec  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001dfe  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000a9e  00000000  00000000  00004e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000210  00000000  00000000  00005920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000166  00000000  00000000  00005b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019724  00000000  00000000  00005c96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002a31  00000000  00000000  0001f3ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c17c  00000000  00000000  00021deb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000adf67  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000b0c  00000000  00000000  000adfac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000aeab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000060  00000000  00000000  000aead7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001580 	.word	0x08001580

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08001580 	.word	0x08001580

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000278:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <DelayMs+0x44>)
 800027a:	685b      	ldr	r3, [r3, #4]
 800027c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800027e:	4b0e      	ldr	r3, [pc, #56]	@ (80002b8 <DelayMs+0x48>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a0e      	ldr	r2, [pc, #56]	@ (80002bc <DelayMs+0x4c>)
 8000284:	fba2 2303 	umull	r2, r3, r2, r3
 8000288:	099b      	lsrs	r3, r3, #6
 800028a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	fb02 f303 	mul.w	r3, r2, r3
 8000294:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000296:	bf00      	nop
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <DelayMs+0x44>)
 800029a:	685a      	ldr	r2, [r3, #4]
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	1ad2      	subs	r2, r2, r3
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f8      	bcc.n	8000298 <DelayMs+0x28>
}
 80002a6:	bf00      	nop
 80002a8:	bf00      	nop
 80002aa:	3714      	adds	r7, #20
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e0001000 	.word	0xe0001000
 80002b8:	20000000 	.word	0x20000000
 80002bc:	10624dd3 	.word	0x10624dd3

080002c0 <SPI_WriteIO>:
Date: Sep 25, 2024
*/

#include "accel.h"

void SPI_WriteIO(uint8_t regr, uint8_t data[], uint8_t size) {
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b084      	sub	sp, #16
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	4603      	mov	r3, r0
 80002c8:	6039      	str	r1, [r7, #0]
 80002ca:	71fb      	strb	r3, [r7, #7]
 80002cc:	4613      	mov	r3, r2
 80002ce:	71bb      	strb	r3, [r7, #6]
	// enable slave
	SPI_CS_Enable();
 80002d0:	f000 fb7a 	bl	80009c8 <SPI_CS_Enable>
	// send regr address (internal address) : MSB=0
	regr &= ~BV(7);
 80002d4:	79fb      	ldrb	r3, [r7, #7]
 80002d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80002da:	71fb      	strb	r3, [r7, #7]
	SPI_Transmit(regr);
 80002dc:	79fb      	ldrb	r3, [r7, #7]
 80002de:	b29b      	uxth	r3, r3
 80002e0:	4618      	mov	r0, r3
 80002e2:	f000 fb8d 	bl	8000a00 <SPI_Transmit>
	// write multiple bytes of data
	for(int i=0; i<size; i++)
 80002e6:	2300      	movs	r3, #0
 80002e8:	60fb      	str	r3, [r7, #12]
 80002ea:	e009      	b.n	8000300 <SPI_WriteIO+0x40>
		SPI_Transmit(data[i]);
 80002ec:	68fb      	ldr	r3, [r7, #12]
 80002ee:	683a      	ldr	r2, [r7, #0]
 80002f0:	4413      	add	r3, r2
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	4618      	mov	r0, r3
 80002f6:	f000 fb83 	bl	8000a00 <SPI_Transmit>
	for(int i=0; i<size; i++)
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	3301      	adds	r3, #1
 80002fe:	60fb      	str	r3, [r7, #12]
 8000300:	79bb      	ldrb	r3, [r7, #6]
 8000302:	68fa      	ldr	r2, [r7, #12]
 8000304:	429a      	cmp	r2, r3
 8000306:	dbf1      	blt.n	80002ec <SPI_WriteIO+0x2c>
	// disable slave
	SPI_CS_Disable();
 8000308:	f000 fb6c 	bl	80009e4 <SPI_CS_Disable>
}
 800030c:	bf00      	nop
 800030e:	3710      	adds	r7, #16
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}

08000314 <SPI_ReadIO>:

void SPI_ReadIO(uint8_t regr, uint8_t data[], uint8_t size) {
 8000314:	b580      	push	{r7, lr}
 8000316:	b084      	sub	sp, #16
 8000318:	af00      	add	r7, sp, #0
 800031a:	4603      	mov	r3, r0
 800031c:	6039      	str	r1, [r7, #0]
 800031e:	71fb      	strb	r3, [r7, #7]
 8000320:	4613      	mov	r3, r2
 8000322:	71bb      	strb	r3, [r7, #6]
	// enable slave
	SPI_CS_Enable();
 8000324:	f000 fb50 	bl	80009c8 <SPI_CS_Enable>
	// send regr address (internal address) : MSB=1
	regr |= BV(7);
 8000328:	79fb      	ldrb	r3, [r7, #7]
 800032a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800032e:	71fb      	strb	r3, [r7, #7]
	SPI_Transmit(regr);
 8000330:	79fb      	ldrb	r3, [r7, #7]
 8000332:	b29b      	uxth	r3, r3
 8000334:	4618      	mov	r0, r3
 8000336:	f000 fb63 	bl	8000a00 <SPI_Transmit>
	// read multiple bytes of data
	for(int i=0; i<size; i++)
 800033a:	2300      	movs	r3, #0
 800033c:	60fb      	str	r3, [r7, #12]
 800033e:	e00b      	b.n	8000358 <SPI_ReadIO+0x44>
		data[i] = SPI_Receive();
 8000340:	f000 fb80 	bl	8000a44 <SPI_Receive>
 8000344:	4603      	mov	r3, r0
 8000346:	4619      	mov	r1, r3
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	683a      	ldr	r2, [r7, #0]
 800034c:	4413      	add	r3, r2
 800034e:	b2ca      	uxtb	r2, r1
 8000350:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<size; i++)
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	3301      	adds	r3, #1
 8000356:	60fb      	str	r3, [r7, #12]
 8000358:	79bb      	ldrb	r3, [r7, #6]
 800035a:	68fa      	ldr	r2, [r7, #12]
 800035c:	429a      	cmp	r2, r3
 800035e:	dbef      	blt.n	8000340 <SPI_ReadIO+0x2c>
	// disable slave
	SPI_CS_Disable();
 8000360:	f000 fb40 	bl	80009e4 <SPI_CS_Disable>
}
 8000364:	bf00      	nop
 8000366:	3710      	adds	r7, #16
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}

0800036c <LIS_Init>:


// LIS Initialization = Enable axes and Set data rate
void LIS_Init(void) {
 800036c:	b580      	push	{r7, lr}
 800036e:	b082      	sub	sp, #8
 8000370:	af00      	add	r7, sp, #0
	// initialize spi
	SPI_Init();
 8000372:	f000 fac1 	bl	80008f8 <SPI_Init>
	DelayMs(3);
 8000376:	2003      	movs	r0, #3
 8000378:	f7ff ff7a 	bl	8000270 <DelayMs>
	// enable axes and set data rate
	uint8_t config = LIS_CR4_RATE_25 | LIS_CR4_XYZ_EN;
 800037c:	2347      	movs	r3, #71	@ 0x47
 800037e:	71fb      	strb	r3, [r7, #7]
	SPI_WriteIO(LIS_CR4_ADDR, &config, 1);
 8000380:	1dfb      	adds	r3, r7, #7
 8000382:	2201      	movs	r2, #1
 8000384:	4619      	mov	r1, r3
 8000386:	2020      	movs	r0, #32
 8000388:	f7ff ff9a 	bl	80002c0 <SPI_WriteIO>
}
 800038c:	bf00      	nop
 800038e:	3708      	adds	r7, #8
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}

08000394 <LIS_IsDataAvail>:

// LIS Poll = Check if new data (X, Y, Z reading) is available
int LIS_IsDataAvail(void) {
 8000394:	b580      	push	{r7, lr}
 8000396:	b082      	sub	sp, #8
 8000398:	af00      	add	r7, sp, #0
	uint8_t status;
	do {
		// read status regr value
		SPI_ReadIO(LIS_STATUS_ADDR, &status, 1);
 800039a:	1dfb      	adds	r3, r7, #7
 800039c:	2201      	movs	r2, #1
 800039e:	4619      	mov	r1, r3
 80003a0:	2027      	movs	r0, #39	@ 0x27
 80003a2:	f7ff ffb7 	bl	8000314 <SPI_ReadIO>
		// repeat until data is avail
	} while(!(status & LIS_SR_XYZDA));
 80003a6:	79fb      	ldrb	r3, [r7, #7]
 80003a8:	f003 0308 	and.w	r3, r3, #8
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d0f4      	beq.n	800039a <LIS_IsDataAvail+0x6>
	return 1;
 80003b0:	2301      	movs	r3, #1
}
 80003b2:	4618      	mov	r0, r3
 80003b4:	3708      	adds	r7, #8
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}

080003ba <LIS_GetData>:

// LIS Read = Get X, Y, Z axis data from Accel
LIS_Data LIS_GetData(void) {
 80003ba:	b580      	push	{r7, lr}
 80003bc:	b086      	sub	sp, #24
 80003be:	af00      	add	r7, sp, #0
 80003c0:	6078      	str	r0, [r7, #4]
	uint8_t data[2];
	LIS_Data val;
	// read x axis reading
	SPI_ReadIO(LIS_XL_ADDR, data, 2); // data[0]=L, data[1]=H
 80003c2:	f107 0314 	add.w	r3, r7, #20
 80003c6:	2202      	movs	r2, #2
 80003c8:	4619      	mov	r1, r3
 80003ca:	2028      	movs	r0, #40	@ 0x28
 80003cc:	f7ff ffa2 	bl	8000314 <SPI_ReadIO>
	val.x = ((uint16_t)data[1] << 8) | data[0];
 80003d0:	7d7b      	ldrb	r3, [r7, #21]
 80003d2:	021b      	lsls	r3, r3, #8
 80003d4:	b21a      	sxth	r2, r3
 80003d6:	7d3b      	ldrb	r3, [r7, #20]
 80003d8:	b21b      	sxth	r3, r3
 80003da:	4313      	orrs	r3, r2
 80003dc:	b21b      	sxth	r3, r3
 80003de:	81bb      	strh	r3, [r7, #12]
	// read y axis reading
	SPI_ReadIO(LIS_YL_ADDR, data, 2); // data[0]=L, data[1]=H
 80003e0:	f107 0314 	add.w	r3, r7, #20
 80003e4:	2202      	movs	r2, #2
 80003e6:	4619      	mov	r1, r3
 80003e8:	202a      	movs	r0, #42	@ 0x2a
 80003ea:	f7ff ff93 	bl	8000314 <SPI_ReadIO>
	val.y = ((uint16_t)data[1] << 8) | data[0];
 80003ee:	7d7b      	ldrb	r3, [r7, #21]
 80003f0:	021b      	lsls	r3, r3, #8
 80003f2:	b21a      	sxth	r2, r3
 80003f4:	7d3b      	ldrb	r3, [r7, #20]
 80003f6:	b21b      	sxth	r3, r3
 80003f8:	4313      	orrs	r3, r2
 80003fa:	b21b      	sxth	r3, r3
 80003fc:	81fb      	strh	r3, [r7, #14]
	// read z axis reading
	SPI_ReadIO(LIS_ZL_ADDR, data, 2); // data[0]=L, data[1]=H
 80003fe:	f107 0314 	add.w	r3, r7, #20
 8000402:	2202      	movs	r2, #2
 8000404:	4619      	mov	r1, r3
 8000406:	202c      	movs	r0, #44	@ 0x2c
 8000408:	f7ff ff84 	bl	8000314 <SPI_ReadIO>
	val.z = ((uint16_t)data[1] << 8) | data[0];
 800040c:	7d7b      	ldrb	r3, [r7, #21]
 800040e:	021b      	lsls	r3, r3, #8
 8000410:	b21a      	sxth	r2, r3
 8000412:	7d3b      	ldrb	r3, [r7, #20]
 8000414:	b21b      	sxth	r3, r3
 8000416:	4313      	orrs	r3, r2
 8000418:	b21b      	sxth	r3, r3
 800041a:	823b      	strh	r3, [r7, #16]
	return val;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	461a      	mov	r2, r3
 8000420:	f107 030c 	add.w	r3, r7, #12
 8000424:	6818      	ldr	r0, [r3, #0]
 8000426:	6010      	str	r0, [r2, #0]
 8000428:	889b      	ldrh	r3, [r3, #4]
 800042a:	8093      	strh	r3, [r2, #4]
}
 800042c:	6878      	ldr	r0, [r7, #4]
 800042e:	3718      	adds	r7, #24
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}

08000434 <I2C_Init>:
Date: Sep 24, 2024
*/

#include "i2c.h"

void I2C_Init(void) {
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
	// PB6, PB7 -- GPIO Init -- MODER, AFRL, PUPDR, CLKEN
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000438:	4b2c      	ldr	r3, [pc, #176]	@ (80004ec <I2C_Init+0xb8>)
 800043a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800043c:	4a2b      	ldr	r2, [pc, #172]	@ (80004ec <I2C_Init+0xb8>)
 800043e:	f043 0302 	orr.w	r3, r3, #2
 8000442:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOB->MODER |= (BV(SCL_PIN*2+1) | BV(SDA_PIN*2+1));
 8000444:	4b2a      	ldr	r3, [pc, #168]	@ (80004f0 <I2C_Init+0xbc>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a29      	ldr	r2, [pc, #164]	@ (80004f0 <I2C_Init+0xbc>)
 800044a:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 800044e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(BV(SCL_PIN*2) | BV(SDA_PIN*2));
 8000450:	4b27      	ldr	r3, [pc, #156]	@ (80004f0 <I2C_Init+0xbc>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a26      	ldr	r2, [pc, #152]	@ (80004f0 <I2C_Init+0xbc>)
 8000456:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 800045a:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR &= ~(BV(SCL_PIN*2+1) | BV(SDA_PIN*2+1) | BV(SCL_PIN*2) | BV(SDA_PIN*2)); // no pull-up/down
 800045c:	4b24      	ldr	r3, [pc, #144]	@ (80004f0 <I2C_Init+0xbc>)
 800045e:	68db      	ldr	r3, [r3, #12]
 8000460:	4a23      	ldr	r2, [pc, #140]	@ (80004f0 <I2C_Init+0xbc>)
 8000462:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000466:	60d3      	str	r3, [r2, #12]
    // choose AF4 for I2C1 in Alternate Function registers
    GPIOB->AFR[0] |= BV(30) | BV(26);
 8000468:	4b21      	ldr	r3, [pc, #132]	@ (80004f0 <I2C_Init+0xbc>)
 800046a:	6a1b      	ldr	r3, [r3, #32]
 800046c:	4a20      	ldr	r2, [pc, #128]	@ (80004f0 <I2C_Init+0xbc>)
 800046e:	f043 4388 	orr.w	r3, r3, #1140850688	@ 0x44000000
 8000472:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] &= ~(BV(31) | BV(29) | BV(28) | BV(27) | BV(25) | BV(24));
 8000474:	4b1e      	ldr	r3, [pc, #120]	@ (80004f0 <I2C_Init+0xbc>)
 8000476:	6a1b      	ldr	r3, [r3, #32]
 8000478:	4a1d      	ldr	r2, [pc, #116]	@ (80004f0 <I2C_Init+0xbc>)
 800047a:	f023 433b 	bic.w	r3, r3, #3137339392	@ 0xbb000000
 800047e:	6213      	str	r3, [r2, #32]

	// I2C1 Init -- CR1, CR2, CCR, TRISE, CLKEN
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000480:	4b1a      	ldr	r3, [pc, #104]	@ (80004ec <I2C_Init+0xb8>)
 8000482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000484:	4a19      	ldr	r2, [pc, #100]	@ (80004ec <I2C_Init+0xb8>)
 8000486:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800048a:	6413      	str	r3, [r2, #64]	@ 0x40
    // reset and clear reg
    I2C1->CR1 = I2C_CR1_SWRST;
 800048c:	4b19      	ldr	r3, [pc, #100]	@ (80004f4 <I2C_Init+0xc0>)
 800048e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000492:	601a      	str	r2, [r3, #0]
    I2C1->CR1 = 0;
 8000494:	4b17      	ldr	r3, [pc, #92]	@ (80004f4 <I2C_Init+0xc0>)
 8000496:	2200      	movs	r2, #0
 8000498:	601a      	str	r2, [r3, #0]
    // set pclk in CR2 (16 MHz)
    I2C1->CR2 |= 16;
 800049a:	4b16      	ldr	r3, [pc, #88]	@ (80004f4 <I2C_Init+0xc0>)
 800049c:	685b      	ldr	r3, [r3, #4]
 800049e:	4a15      	ldr	r2, [pc, #84]	@ (80004f4 <I2C_Init+0xc0>)
 80004a0:	f043 0310 	orr.w	r3, r3, #16
 80004a4:	6053      	str	r3, [r2, #4]
    // set i2c bitrate to 100KHz (std mode)
    I2C1->CCR &= ~I2C_CCR_FS; // change mode to standard mode
 80004a6:	4b13      	ldr	r3, [pc, #76]	@ (80004f4 <I2C_Init+0xc0>)
 80004a8:	69db      	ldr	r3, [r3, #28]
 80004aa:	4a12      	ldr	r2, [pc, #72]	@ (80004f4 <I2C_Init+0xc0>)
 80004ac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80004b0:	61d3      	str	r3, [r2, #28]
    I2C1->CCR |= 80;			// CCR = Ton / Tpclk = 5 / 0.0625 = 80
 80004b2:	4b10      	ldr	r3, [pc, #64]	@ (80004f4 <I2C_Init+0xc0>)
 80004b4:	69db      	ldr	r3, [r3, #28]
 80004b6:	4a0f      	ldr	r2, [pc, #60]	@ (80004f4 <I2C_Init+0xc0>)
 80004b8:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80004bc:	61d3      	str	r3, [r2, #28]
    // standard mode Max Trise = 1000 ns
    // set Trise = Max Trise / Tpclk = 1000 / 62.5 = 17
    I2C1->TRISE |= 17;
 80004be:	4b0d      	ldr	r3, [pc, #52]	@ (80004f4 <I2C_Init+0xc0>)
 80004c0:	6a1b      	ldr	r3, [r3, #32]
 80004c2:	4a0c      	ldr	r2, [pc, #48]	@ (80004f4 <I2C_Init+0xc0>)
 80004c4:	f043 0311 	orr.w	r3, r3, #17
 80004c8:	6213      	str	r3, [r2, #32]
    // Enable Ack
    I2C1->CR1 |= I2C_CR1_ACK;
 80004ca:	4b0a      	ldr	r3, [pc, #40]	@ (80004f4 <I2C_Init+0xc0>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4a09      	ldr	r2, [pc, #36]	@ (80004f4 <I2C_Init+0xc0>)
 80004d0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80004d4:	6013      	str	r3, [r2, #0]
    // Enable I2C
    I2C1->CR1 |= I2C_CR1_PE;
 80004d6:	4b07      	ldr	r3, [pc, #28]	@ (80004f4 <I2C_Init+0xc0>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	4a06      	ldr	r2, [pc, #24]	@ (80004f4 <I2C_Init+0xc0>)
 80004dc:	f043 0301 	orr.w	r3, r3, #1
 80004e0:	6013      	str	r3, [r2, #0]
}
 80004e2:	bf00      	nop
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bc80      	pop	{r7}
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	40023800 	.word	0x40023800
 80004f0:	40020400 	.word	0x40020400
 80004f4:	40005400 	.word	0x40005400

080004f8 <I2C_Start>:

void I2C_Start(void) {
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
	// CR1 -- send start bit
    I2C1->CR1 |= I2C_CR1_START;
 80004fc:	4b08      	ldr	r3, [pc, #32]	@ (8000520 <I2C_Start+0x28>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	4a07      	ldr	r2, [pc, #28]	@ (8000520 <I2C_Start+0x28>)
 8000502:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000506:	6013      	str	r3, [r2, #0]
	// SR1 -- poll for SB (start bit sent)
    while(!(I2C1->SR1 & I2C_SR1_SB));
 8000508:	bf00      	nop
 800050a:	4b05      	ldr	r3, [pc, #20]	@ (8000520 <I2C_Start+0x28>)
 800050c:	695b      	ldr	r3, [r3, #20]
 800050e:	f003 0301 	and.w	r3, r3, #1
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0f9      	beq.n	800050a <I2C_Start+0x12>
}
 8000516:	bf00      	nop
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	bc80      	pop	{r7}
 800051e:	4770      	bx	lr
 8000520:	40005400 	.word	0x40005400

08000524 <I2C_Stop>:
void I2C_RepeatStart(void) {
	I2C_Start();
}
void I2C_Stop(void) {
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
	// CR1 -- send stop bit
    I2C1->CR1 |= I2C_CR1_STOP;
 8000528:	4b08      	ldr	r3, [pc, #32]	@ (800054c <I2C_Stop+0x28>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a07      	ldr	r2, [pc, #28]	@ (800054c <I2C_Stop+0x28>)
 800052e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000532:	6013      	str	r3, [r2, #0]
    // SR2 -- poll for bus to be release
    while(!(I2C1->SR2 & I2C_SR2_BUSY));
 8000534:	bf00      	nop
 8000536:	4b05      	ldr	r3, [pc, #20]	@ (800054c <I2C_Stop+0x28>)
 8000538:	699b      	ldr	r3, [r3, #24]
 800053a:	f003 0302 	and.w	r3, r3, #2
 800053e:	2b00      	cmp	r3, #0
 8000540:	d0f9      	beq.n	8000536 <I2C_Stop+0x12>
}
 8000542:	bf00      	nop
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	bc80      	pop	{r7}
 800054a:	4770      	bx	lr
 800054c:	40005400 	.word	0x40005400

08000550 <I2C_SendSlaveAddr>:
void I2C_SendSlaveAddr(uint8_t slaveAddr) {
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
 8000556:	4603      	mov	r3, r0
 8000558:	71fb      	strb	r3, [r7, #7]
	// DR -- write slave addr in data regr
    I2C1->DR = slaveAddr;
 800055a:	4a09      	ldr	r2, [pc, #36]	@ (8000580 <I2C_SendSlaveAddr+0x30>)
 800055c:	79fb      	ldrb	r3, [r7, #7]
 800055e:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for addr is transferred
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8000560:	bf00      	nop
 8000562:	4b07      	ldr	r3, [pc, #28]	@ (8000580 <I2C_SendSlaveAddr+0x30>)
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	f003 0302 	and.w	r3, r3, #2
 800056a:	2b00      	cmp	r3, #0
 800056c:	d0f9      	beq.n	8000562 <I2C_SendSlaveAddr+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 800056e:	4b04      	ldr	r3, [pc, #16]	@ (8000580 <I2C_SendSlaveAddr+0x30>)
 8000570:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 8000572:	4b03      	ldr	r3, [pc, #12]	@ (8000580 <I2C_SendSlaveAddr+0x30>)
 8000574:	699b      	ldr	r3, [r3, #24]
}
 8000576:	bf00      	nop
 8000578:	370c      	adds	r7, #12
 800057a:	46bd      	mov	sp, r7
 800057c:	bc80      	pop	{r7}
 800057e:	4770      	bx	lr
 8000580:	40005400 	.word	0x40005400

08000584 <I2C_SendData>:
void I2C_SendData(uint8_t data) {
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	4603      	mov	r3, r0
 800058c:	71fb      	strb	r3, [r7, #7]
	// SR1 -- wait while previous data is not transmitted
	while (!(I2C1->SR1 & I2C_SR1_TXE));
 800058e:	bf00      	nop
 8000590:	4b0a      	ldr	r3, [pc, #40]	@ (80005bc <I2C_SendData+0x38>)
 8000592:	695b      	ldr	r3, [r3, #20]
 8000594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000598:	2b00      	cmp	r3, #0
 800059a:	d0f9      	beq.n	8000590 <I2C_SendData+0xc>
	// DR -- write data in data regr
    I2C1->DR = data;
 800059c:	4a07      	ldr	r2, [pc, #28]	@ (80005bc <I2C_SendData+0x38>)
 800059e:	79fb      	ldrb	r3, [r7, #7]
 80005a0:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for BTF is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 80005a2:	bf00      	nop
 80005a4:	4b05      	ldr	r3, [pc, #20]	@ (80005bc <I2C_SendData+0x38>)
 80005a6:	695b      	ldr	r3, [r3, #20]
 80005a8:	f003 0304 	and.w	r3, r3, #4
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d0f9      	beq.n	80005a4 <I2C_SendData+0x20>
}
 80005b0:	bf00      	nop
 80005b2:	bf00      	nop
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr
 80005bc:	40005400 	.word	0x40005400

080005c0 <I2C_IsDeviceReady>:
	// read content and clear flags
	uint16_t val = I2C1->DR;
	return val;
}

int I2C_IsDeviceReady(uint8_t slaveAddr) {
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	71fb      	strb	r3, [r7, #7]
	// DR -- write slave addr in data regr
    I2C1->DR = slaveAddr;
 80005ca:	4a0a      	ldr	r2, [pc, #40]	@ (80005f4 <I2C_IsDeviceReady+0x34>)
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	6113      	str	r3, [r2, #16]
	// SR1 -- poll for addr is transferred
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 80005d0:	bf00      	nop
 80005d2:	4b08      	ldr	r3, [pc, #32]	@ (80005f4 <I2C_IsDeviceReady+0x34>)
 80005d4:	695b      	ldr	r3, [r3, #20]
 80005d6:	f003 0302 	and.w	r3, r3, #2
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d0f9      	beq.n	80005d2 <I2C_IsDeviceReady+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 80005de:	4b05      	ldr	r3, [pc, #20]	@ (80005f4 <I2C_IsDeviceReady+0x34>)
 80005e0:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2;
 80005e2:	4b04      	ldr	r3, [pc, #16]	@ (80005f4 <I2C_IsDeviceReady+0x34>)
 80005e4:	699b      	ldr	r3, [r3, #24]
    return 1;
 80005e6:	2301      	movs	r3, #1
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	370c      	adds	r7, #12
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bc80      	pop	{r7}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	40005400 	.word	0x40005400

080005f8 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000600:	4b0e      	ldr	r3, [pc, #56]	@ (800063c <DelayMs+0x44>)
 8000602:	685b      	ldr	r3, [r3, #4]
 8000604:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000606:	4b0e      	ldr	r3, [pc, #56]	@ (8000640 <DelayMs+0x48>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a0e      	ldr	r2, [pc, #56]	@ (8000644 <DelayMs+0x4c>)
 800060c:	fba2 2303 	umull	r2, r3, r2, r3
 8000610:	099b      	lsrs	r3, r3, #6
 8000612:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	68ba      	ldr	r2, [r7, #8]
 8000618:	fb02 f303 	mul.w	r3, r2, r3
 800061c:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 800061e:	bf00      	nop
 8000620:	4b06      	ldr	r3, [pc, #24]	@ (800063c <DelayMs+0x44>)
 8000622:	685a      	ldr	r2, [r3, #4]
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	1ad2      	subs	r2, r2, r3
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	429a      	cmp	r2, r3
 800062c:	d3f8      	bcc.n	8000620 <DelayMs+0x28>
}
 800062e:	bf00      	nop
 8000630:	bf00      	nop
 8000632:	3714      	adds	r7, #20
 8000634:	46bd      	mov	sp, r7
 8000636:	bc80      	pop	{r7}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	e0001000 	.word	0xe0001000
 8000640:	20000000 	.word	0x20000000
 8000644:	10624dd3 	.word	0x10624dd3

08000648 <Lcd_Write4BitAndCtrl>:
 *      Author: Nilesh
 */

#include "i2c_lcd.h"

void Lcd_Write4BitAndCtrl(uint8_t val) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
	I2C_Start();
 8000652:	f7ff ff51 	bl	80004f8 <I2C_Start>
	I2C_SendSlaveAddr(LCD_SLAVE_ADDR_W);
 8000656:	204e      	movs	r0, #78	@ 0x4e
 8000658:	f7ff ff7a 	bl	8000550 <I2C_SendSlaveAddr>
	I2C_SendData(val);
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	4618      	mov	r0, r3
 8000660:	f7ff ff90 	bl	8000584 <I2C_SendData>
	I2C_Stop();
 8000664:	f7ff ff5e 	bl	8000524 <I2C_Stop>
}
 8000668:	bf00      	nop
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}

08000670 <Lcd_WriteByte>:

void Lcd_WriteByte(uint8_t rs, uint8_t val) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	460a      	mov	r2, r1
 800067a:	71fb      	strb	r3, [r7, #7]
 800067c:	4613      	mov	r3, r2
 800067e:	71bb      	strb	r3, [r7, #6]
	uint8_t high = val & 0xF0, low = (val << 4) & 0xF0;
 8000680:	79bb      	ldrb	r3, [r7, #6]
 8000682:	f023 030f 	bic.w	r3, r3, #15
 8000686:	73fb      	strb	r3, [r7, #15]
 8000688:	79bb      	ldrb	r3, [r7, #6]
 800068a:	011b      	lsls	r3, r3, #4
 800068c:	73bb      	strb	r3, [r7, #14]
	uint8_t bvrs = (rs == LCD_CMD) ? 0 : BV(LCD_RS);
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	2b80      	cmp	r3, #128	@ 0x80
 8000692:	bf14      	ite	ne
 8000694:	2301      	movne	r3, #1
 8000696:	2300      	moveq	r3, #0
 8000698:	b2db      	uxtb	r3, r3
 800069a:	737b      	strb	r3, [r7, #13]
	Lcd_Write4BitAndCtrl(high | bvrs | BV(LCD_EN) | BV(LCD_BL));
 800069c:	7bfa      	ldrb	r2, [r7, #15]
 800069e:	7b7b      	ldrb	r3, [r7, #13]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	f043 030c 	orr.w	r3, r3, #12
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	4618      	mov	r0, r3
 80006ac:	f7ff ffcc 	bl	8000648 <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f7ff ffa1 	bl	80005f8 <DelayMs>
	Lcd_Write4BitAndCtrl(high | bvrs | BV(LCD_BL));
 80006b6:	7bfa      	ldrb	r2, [r7, #15]
 80006b8:	7b7b      	ldrb	r3, [r7, #13]
 80006ba:	4313      	orrs	r3, r2
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	f043 0308 	orr.w	r3, r3, #8
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	4618      	mov	r0, r3
 80006c6:	f7ff ffbf 	bl	8000648 <Lcd_Write4BitAndCtrl>

	Lcd_Write4BitAndCtrl(low | bvrs | BV(LCD_EN) | BV(LCD_BL));
 80006ca:	7bba      	ldrb	r2, [r7, #14]
 80006cc:	7b7b      	ldrb	r3, [r7, #13]
 80006ce:	4313      	orrs	r3, r2
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	f043 030c 	orr.w	r3, r3, #12
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	4618      	mov	r0, r3
 80006da:	f7ff ffb5 	bl	8000648 <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 80006de:	2001      	movs	r0, #1
 80006e0:	f7ff ff8a 	bl	80005f8 <DelayMs>
	Lcd_Write4BitAndCtrl(low | bvrs | BV(LCD_BL));
 80006e4:	7bba      	ldrb	r2, [r7, #14]
 80006e6:	7b7b      	ldrb	r3, [r7, #13]
 80006e8:	4313      	orrs	r3, r2
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	f043 0308 	orr.w	r3, r3, #8
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	4618      	mov	r0, r3
 80006f4:	f7ff ffa8 	bl	8000648 <Lcd_Write4BitAndCtrl>
}
 80006f8:	bf00      	nop
 80006fa:	3710      	adds	r7, #16
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}

08000700 <Lcd_Init>:

// As per 4-bit initialization sequence mentioned HD44780 datasheet fig 24 (page 46)
int Lcd_Init() {
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
	// wait for min 15 ms (for 5V)
	DelayMs(20);
 8000706:	2014      	movs	r0, #20
 8000708:	f7ff ff76 	bl	80005f8 <DelayMs>
	I2C_Init();
 800070c:	f7ff fe92 	bl	8000434 <I2C_Init>
	// check if lcd is ready
	I2C_Start();
 8000710:	f7ff fef2 	bl	80004f8 <I2C_Start>
	int ret = I2C_IsDeviceReady(LCD_SLAVE_ADDR_W);
 8000714:	204e      	movs	r0, #78	@ 0x4e
 8000716:	f7ff ff53 	bl	80005c0 <I2C_IsDeviceReady>
 800071a:	6078      	str	r0, [r7, #4]
	I2C_Stop();
 800071c:	f7ff ff02 	bl	8000524 <I2C_Stop>
	if(!ret)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d101      	bne.n	800072a <Lcd_Init+0x2a>
		return 0;
 8000726:	2300      	movs	r3, #0
 8000728:	e04a      	b.n	80007c0 <Lcd_Init+0xc0>

	// attention sequence
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
 800072a:	2034      	movs	r0, #52	@ 0x34
 800072c:	f7ff ff8c 	bl	8000648 <Lcd_Write4BitAndCtrl>
	__NOP();
 8000730:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
 8000732:	2030      	movs	r0, #48	@ 0x30
 8000734:	f7ff ff88 	bl	8000648 <Lcd_Write4BitAndCtrl>
	DelayMs(5);
 8000738:	2005      	movs	r0, #5
 800073a:	f7ff ff5d 	bl	80005f8 <DelayMs>

	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
 800073e:	2034      	movs	r0, #52	@ 0x34
 8000740:	f7ff ff82 	bl	8000648 <Lcd_Write4BitAndCtrl>
	__NOP();
 8000744:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
 8000746:	2030      	movs	r0, #48	@ 0x30
 8000748:	f7ff ff7e 	bl	8000648 <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 800074c:	2001      	movs	r0, #1
 800074e:	f7ff ff53 	bl	80005f8 <DelayMs>

	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT | BV(LCD_EN));
 8000752:	2034      	movs	r0, #52	@ 0x34
 8000754:	f7ff ff78 	bl	8000648 <Lcd_Write4BitAndCtrl>
	__NOP();
 8000758:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_8BIT);
 800075a:	2030      	movs	r0, #48	@ 0x30
 800075c:	f7ff ff74 	bl	8000648 <Lcd_Write4BitAndCtrl>
	DelayMs(3);
 8000760:	2003      	movs	r0, #3
 8000762:	f7ff ff49 	bl	80005f8 <DelayMs>

	Lcd_Write4BitAndCtrl(LCD_FN_SET_4BIT | BV(LCD_EN));
 8000766:	2024      	movs	r0, #36	@ 0x24
 8000768:	f7ff ff6e 	bl	8000648 <Lcd_Write4BitAndCtrl>
	__NOP();
 800076c:	bf00      	nop
	Lcd_Write4BitAndCtrl(LCD_FN_SET_4BIT);
 800076e:	2020      	movs	r0, #32
 8000770:	f7ff ff6a 	bl	8000648 <Lcd_Write4BitAndCtrl>
	DelayMs(3);
 8000774:	2003      	movs	r0, #3
 8000776:	f7ff ff3f 	bl	80005f8 <DelayMs>

	// lcd initialization
	Lcd_Write4BitAndCtrl(LCD_FN_SET_4BIT_2LINES);
 800077a:	2028      	movs	r0, #40	@ 0x28
 800077c:	f7ff ff64 	bl	8000648 <Lcd_Write4BitAndCtrl>
	DelayMs(1);
 8000780:	2001      	movs	r0, #1
 8000782:	f7ff ff39 	bl	80005f8 <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_DISP_CTRL);
 8000786:	2108      	movs	r1, #8
 8000788:	2080      	movs	r0, #128	@ 0x80
 800078a:	f7ff ff71 	bl	8000670 <Lcd_WriteByte>
	DelayMs(1);
 800078e:	2001      	movs	r0, #1
 8000790:	f7ff ff32 	bl	80005f8 <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_CLEAR);
 8000794:	2101      	movs	r1, #1
 8000796:	2080      	movs	r0, #128	@ 0x80
 8000798:	f7ff ff6a 	bl	8000670 <Lcd_WriteByte>
	DelayMs(1);
 800079c:	2001      	movs	r0, #1
 800079e:	f7ff ff2b 	bl	80005f8 <DelayMs>
	Lcd_WriteByte(LCD_CMD, LCD_ENTRY_MODE);
 80007a2:	2106      	movs	r1, #6
 80007a4:	2080      	movs	r0, #128	@ 0x80
 80007a6:	f7ff ff63 	bl	8000670 <Lcd_WriteByte>
	DelayMs(1);
 80007aa:	2001      	movs	r0, #1
 80007ac:	f7ff ff24 	bl	80005f8 <DelayMs>
//	Lcd_WriteByte(LCD_CMD, DISPLAY_SHIFT_CM);
//	DelayMs(1);
	Lcd_WriteByte(LCD_CMD, LCD_DISP_ON);
 80007b0:	210c      	movs	r1, #12
 80007b2:	2080      	movs	r0, #128	@ 0x80
 80007b4:	f7ff ff5c 	bl	8000670 <Lcd_WriteByte>
	DelayMs(1);
 80007b8:	2001      	movs	r0, #1
 80007ba:	f7ff ff1d 	bl	80005f8 <DelayMs>

	return ret;
 80007be:	687b      	ldr	r3, [r7, #4]
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	3708      	adds	r7, #8
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <Lcd_Puts>:

void Lcd_Puts(uint8_t line, char str[]) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	6039      	str	r1, [r7, #0]
 80007d2:	71fb      	strb	r3, [r7, #7]
	int i;
	Lcd_WriteByte(LCD_CMD, line); // line address
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	4619      	mov	r1, r3
 80007d8:	2080      	movs	r0, #128	@ 0x80
 80007da:	f7ff ff49 	bl	8000670 <Lcd_WriteByte>
	DelayMs(1);
 80007de:	2001      	movs	r0, #1
 80007e0:	f7ff ff0a 	bl	80005f8 <DelayMs>
	for(i=0; str[i]!='\0'; i++)
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	e00a      	b.n	8000800 <Lcd_Puts+0x38>
		Lcd_WriteByte(LCD_DATA, str[i]);
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	683a      	ldr	r2, [r7, #0]
 80007ee:	4413      	add	r3, r2
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	4619      	mov	r1, r3
 80007f4:	2001      	movs	r0, #1
 80007f6:	f7ff ff3b 	bl	8000670 <Lcd_WriteByte>
	for(i=0; str[i]!='\0'; i++)
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	3301      	adds	r3, #1
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	683a      	ldr	r2, [r7, #0]
 8000804:	4413      	add	r3, r2
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d1ee      	bne.n	80007ea <Lcd_Puts+0x22>
}
 800080c:	bf00      	nop
 800080e:	bf00      	nop
 8000810:	3710      	adds	r7, #16
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000820:	4b0e      	ldr	r3, [pc, #56]	@ (800085c <DelayMs+0x44>)
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000826:	4b0e      	ldr	r3, [pc, #56]	@ (8000860 <DelayMs+0x48>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4a0e      	ldr	r2, [pc, #56]	@ (8000864 <DelayMs+0x4c>)
 800082c:	fba2 2303 	umull	r2, r3, r2, r3
 8000830:	099b      	lsrs	r3, r3, #6
 8000832:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	68ba      	ldr	r2, [r7, #8]
 8000838:	fb02 f303 	mul.w	r3, r2, r3
 800083c:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 800083e:	bf00      	nop
 8000840:	4b06      	ldr	r3, [pc, #24]	@ (800085c <DelayMs+0x44>)
 8000842:	685a      	ldr	r2, [r3, #4]
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	1ad2      	subs	r2, r2, r3
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	429a      	cmp	r2, r3
 800084c:	d3f8      	bcc.n	8000840 <DelayMs+0x28>
}
 800084e:	bf00      	nop
 8000850:	bf00      	nop
 8000852:	3714      	adds	r7, #20
 8000854:	46bd      	mov	sp, r7
 8000856:	bc80      	pop	{r7}
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	e0001000 	.word	0xe0001000
 8000860:	20000000 	.word	0x20000000
 8000864:	10624dd3 	.word	0x10624dd3

08000868 <main>:

#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b094      	sub	sp, #80	@ 0x50
 800086c:	af00      	add	r7, sp, #0
	int ret;
	char str[32];
	char str1[32];
	ret = Lcd_Init();
 800086e:	f7ff ff47 	bl	8000700 <Lcd_Init>
 8000872:	64f8      	str	r0, [r7, #76]	@ 0x4c
	LIS_Data val;
	SystemInit();
 8000874:	f000 f92a 	bl	8000acc <SystemInit>
	UartInit(9600); // initialize uart
 8000878:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 800087c:	f000 f95c 	bl	8000b38 <UartInit>
	LIS_Init(); //initialize accel
 8000880:	f7ff fd74 	bl	800036c <LIS_Init>
	if(ret) {
 8000884:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000886:	2b00      	cmp	r3, #0
 8000888:	d02c      	beq.n	80008e4 <main+0x7c>
	while(1)
	{
		if(LIS_IsDataAvail()) // check if new data avail
 800088a:	f7ff fd83 	bl	8000394 <LIS_IsDataAvail>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d022      	beq.n	80008da <main+0x72>
		{
			val = LIS_GetData(); // get the new data
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff fd8f 	bl	80003ba <LIS_GetData>
			// print value
			sprintf(str, "X=%d, Y=%d", val.x, val.y);
 800089c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80008a0:	461a      	mov	r2, r3
 80008a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008a6:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80008aa:	4911      	ldr	r1, [pc, #68]	@ (80008f0 <main+0x88>)
 80008ac:	f000 f9d0 	bl	8000c50 <siprintf>
			Lcd_Puts(LCD_LINE1, str);
 80008b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008b4:	4619      	mov	r1, r3
 80008b6:	2080      	movs	r0, #128	@ 0x80
 80008b8:	f7ff ff86 	bl	80007c8 <Lcd_Puts>
			sprintf(str1,"Z=%d",val.z);
 80008bc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80008c0:	461a      	mov	r2, r3
 80008c2:	f107 030c 	add.w	r3, r7, #12
 80008c6:	490b      	ldr	r1, [pc, #44]	@ (80008f4 <main+0x8c>)
 80008c8:	4618      	mov	r0, r3
 80008ca:	f000 f9c1 	bl	8000c50 <siprintf>
			Lcd_Puts(LCD_LINE2,str1);
 80008ce:	f107 030c 	add.w	r3, r7, #12
 80008d2:	4619      	mov	r1, r3
 80008d4:	20c0      	movs	r0, #192	@ 0xc0
 80008d6:	f7ff ff77 	bl	80007c8 <Lcd_Puts>
		}
		DelayMs(1000);
 80008da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008de:	f7ff ff9b 	bl	8000818 <DelayMs>
		if(LIS_IsDataAvail()) // check if new data avail
 80008e2:	e7d2      	b.n	800088a <main+0x22>
	}
	}
	return 0;
 80008e4:	2300      	movs	r3, #0
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3750      	adds	r7, #80	@ 0x50
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	08001598 	.word	0x08001598
 80008f4:	080015a4 	.word	0x080015a4

080008f8 <SPI_Init>:
Date: Sep 25, 2024
*/

#include "spi.h"

void SPI_Init(void) {
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
	// GPIOE (CS) initialization
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 80008fc:	4b2e      	ldr	r3, [pc, #184]	@ (80009b8 <SPI_Init+0xc0>)
 80008fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000900:	4a2d      	ldr	r2, [pc, #180]	@ (80009b8 <SPI_Init+0xc0>)
 8000902:	f043 0310 	orr.w	r3, r3, #16
 8000906:	6313      	str	r3, [r2, #48]	@ 0x30
	// GPIOE.3 -- mode as output
	GPIOE->MODER |= BV(SPI_CS_PIN*2);
 8000908:	4b2c      	ldr	r3, [pc, #176]	@ (80009bc <SPI_Init+0xc4>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a2b      	ldr	r2, [pc, #172]	@ (80009bc <SPI_Init+0xc4>)
 800090e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000912:	6013      	str	r3, [r2, #0]
	GPIOE->MODER &= ~BV(SPI_CS_PIN*2+1);
 8000914:	4b29      	ldr	r3, [pc, #164]	@ (80009bc <SPI_Init+0xc4>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a28      	ldr	r2, [pc, #160]	@ (80009bc <SPI_Init+0xc4>)
 800091a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800091e:	6013      	str	r3, [r2, #0]
	// set OSPEEDR=00 (low speed)
	GPIOE->OSPEEDR &= ~(BV(SPI_CS_PIN*2+1) | BV(SPI_CS_PIN*2));
 8000920:	4b26      	ldr	r3, [pc, #152]	@ (80009bc <SPI_Init+0xc4>)
 8000922:	689b      	ldr	r3, [r3, #8]
 8000924:	4a25      	ldr	r2, [pc, #148]	@ (80009bc <SPI_Init+0xc4>)
 8000926:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800092a:	6093      	str	r3, [r2, #8]
	// set OTYPER=0 (push-pull)
	GPIOE->OTYPER &= ~BV(SPI_CS_PIN);
 800092c:	4b23      	ldr	r3, [pc, #140]	@ (80009bc <SPI_Init+0xc4>)
 800092e:	685b      	ldr	r3, [r3, #4]
 8000930:	4a22      	ldr	r2, [pc, #136]	@ (80009bc <SPI_Init+0xc4>)
 8000932:	f023 0308 	bic.w	r3, r3, #8
 8000936:	6053      	str	r3, [r2, #4]
	// set PUPDR=00 (no pull up and no pull down)
	GPIOE->PUPDR &= ~(BV(SPI_CS_PIN*2+1) | BV(SPI_CS_PIN*2));
 8000938:	4b20      	ldr	r3, [pc, #128]	@ (80009bc <SPI_Init+0xc4>)
 800093a:	68db      	ldr	r3, [r3, #12]
 800093c:	4a1f      	ldr	r2, [pc, #124]	@ (80009bc <SPI_Init+0xc4>)
 800093e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000942:	60d3      	str	r3, [r2, #12]

	// GPIOA (SPI) initialization
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000944:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <SPI_Init+0xc0>)
 8000946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000948:	4a1b      	ldr	r2, [pc, #108]	@ (80009b8 <SPI_Init+0xc0>)
 800094a:	f043 0301 	orr.w	r3, r3, #1
 800094e:	6313      	str	r3, [r2, #48]	@ 0x30
	// GPIOA.5,6,7 -- mode as alt fn (10)
	GPIOA->MODER &= ~(BV(SPI_SCLK_PIN*2) | BV(SPI_MOSI_PIN*2) | BV(SPI_MISO_PIN*2));
 8000950:	4b1b      	ldr	r3, [pc, #108]	@ (80009c0 <SPI_Init+0xc8>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a1a      	ldr	r2, [pc, #104]	@ (80009c0 <SPI_Init+0xc8>)
 8000956:	f423 43a8 	bic.w	r3, r3, #21504	@ 0x5400
 800095a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= BV(SPI_SCLK_PIN*2+1) | BV(SPI_MOSI_PIN*2+1) | BV(SPI_MISO_PIN*2+1);
 800095c:	4b18      	ldr	r3, [pc, #96]	@ (80009c0 <SPI_Init+0xc8>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a17      	ldr	r2, [pc, #92]	@ (80009c0 <SPI_Init+0xc8>)
 8000962:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 8000966:	6013      	str	r3, [r2, #0]
	// GPIOA.5,6,7 -- AFRL - AF5 - 0101
	GPIOA->AFR[0] |= BV(30) | BV(28) | BV(26) | BV(24) | BV(22) | BV(20);
 8000968:	4b15      	ldr	r3, [pc, #84]	@ (80009c0 <SPI_Init+0xc8>)
 800096a:	6a1b      	ldr	r3, [r3, #32]
 800096c:	4a14      	ldr	r2, [pc, #80]	@ (80009c0 <SPI_Init+0xc8>)
 800096e:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000972:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000976:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(BV(31) | BV(29) | BV(27) | BV(25) | BV(23) | BV(21));
 8000978:	4b11      	ldr	r3, [pc, #68]	@ (80009c0 <SPI_Init+0xc8>)
 800097a:	6a1b      	ldr	r3, [r3, #32]
 800097c:	4a10      	ldr	r2, [pc, #64]	@ (80009c0 <SPI_Init+0xc8>)
 800097e:	f023 432a 	bic.w	r3, r3, #2852126720	@ 0xaa000000
 8000982:	f423 0320 	bic.w	r3, r3, #10485760	@ 0xa00000
 8000986:	6213      	str	r3, [r2, #32]

	// SPI initialization
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8000988:	4b0b      	ldr	r3, [pc, #44]	@ (80009b8 <SPI_Init+0xc0>)
 800098a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800098c:	4a0a      	ldr	r2, [pc, #40]	@ (80009b8 <SPI_Init+0xc0>)
 800098e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000992:	6453      	str	r3, [r2, #68]	@ 0x44
	// CR1 -- Master mode, Software Slave Select, Bit Rate = 010 (16MHz/8=2MHz)
	//		MSBFirst (LSBF=0), SPI Mode 0 (CPOL=0, CPHA=0), 8-bit data (DFF=0)
	SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI | SPI_CR1_BR_1;
 8000994:	4b0b      	ldr	r3, [pc, #44]	@ (80009c4 <SPI_Init+0xcc>)
 8000996:	f44f 7245 	mov.w	r2, #788	@ 0x314
 800099a:	601a      	str	r2, [r3, #0]
	// CR2 -- disable interrupts and dma
	SPI1->CR2 = 0x0000;
 800099c:	4b09      	ldr	r3, [pc, #36]	@ (80009c4 <SPI_Init+0xcc>)
 800099e:	2200      	movs	r2, #0
 80009a0:	605a      	str	r2, [r3, #4]
	// CR1 -- Enable SPI
	SPI1->CR1 |= SPI_CR1_SPE;
 80009a2:	4b08      	ldr	r3, [pc, #32]	@ (80009c4 <SPI_Init+0xcc>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a07      	ldr	r2, [pc, #28]	@ (80009c4 <SPI_Init+0xcc>)
 80009a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009ac:	6013      	str	r3, [r2, #0]
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bc80      	pop	{r7}
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40021000 	.word	0x40021000
 80009c0:	40020000 	.word	0x40020000
 80009c4:	40013000 	.word	0x40013000

080009c8 <SPI_CS_Enable>:

void SPI_CS_Enable(void) {
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
	// GPIOE.3 = 0
	GPIOE->ODR &= ~BV(SPI_CS_PIN);
 80009cc:	4b04      	ldr	r3, [pc, #16]	@ (80009e0 <SPI_CS_Enable+0x18>)
 80009ce:	695b      	ldr	r3, [r3, #20]
 80009d0:	4a03      	ldr	r2, [pc, #12]	@ (80009e0 <SPI_CS_Enable+0x18>)
 80009d2:	f023 0308 	bic.w	r3, r3, #8
 80009d6:	6153      	str	r3, [r2, #20]
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	bc80      	pop	{r7}
 80009de:	4770      	bx	lr
 80009e0:	40021000 	.word	0x40021000

080009e4 <SPI_CS_Disable>:

void SPI_CS_Disable(void) {
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
	// GPIOE.3 = 1
	GPIOE->ODR |= BV(SPI_CS_PIN);
 80009e8:	4b04      	ldr	r3, [pc, #16]	@ (80009fc <SPI_CS_Disable+0x18>)
 80009ea:	695b      	ldr	r3, [r3, #20]
 80009ec:	4a03      	ldr	r2, [pc, #12]	@ (80009fc <SPI_CS_Disable+0x18>)
 80009ee:	f043 0308 	orr.w	r3, r3, #8
 80009f2:	6153      	str	r3, [r2, #20]
}
 80009f4:	bf00      	nop
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bc80      	pop	{r7}
 80009fa:	4770      	bx	lr
 80009fc:	40021000 	.word	0x40021000

08000a00 <SPI_Transmit>:

uint16_t SPI_Transmit(uint16_t val) {
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	80fb      	strh	r3, [r7, #6]
	// wait until previous data is transmitted (txe)
	while(!(SPI1->SR & SPI_SR_TXE));
 8000a0a:	bf00      	nop
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <SPI_Transmit+0x40>)
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	f003 0302 	and.w	r3, r3, #2
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d0f9      	beq.n	8000a0c <SPI_Transmit+0xc>
	// write data into DR
	SPI1->DR = val;
 8000a18:	4a09      	ldr	r2, [pc, #36]	@ (8000a40 <SPI_Transmit+0x40>)
 8000a1a:	88fb      	ldrh	r3, [r7, #6]
 8000a1c:	60d3      	str	r3, [r2, #12]
	// wait until new data is received (rxne)
	while(!(SPI1->SR & SPI_SR_RXNE));
 8000a1e:	bf00      	nop
 8000a20:	4b07      	ldr	r3, [pc, #28]	@ (8000a40 <SPI_Transmit+0x40>)
 8000a22:	689b      	ldr	r3, [r3, #8]
 8000a24:	f003 0301 	and.w	r3, r3, #1
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d0f9      	beq.n	8000a20 <SPI_Transmit+0x20>
	// read data from DR
	val = SPI1->DR;
 8000a2c:	4b04      	ldr	r3, [pc, #16]	@ (8000a40 <SPI_Transmit+0x40>)
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	80fb      	strh	r3, [r7, #6]
	// return data
	return val;
 8000a32:	88fb      	ldrh	r3, [r7, #6]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	370c      	adds	r7, #12
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	40013000 	.word	0x40013000

08000a44 <SPI_Receive>:

uint16_t SPI_Receive(void) {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
	uint16_t val = SPI_Transmit(0x00);
 8000a4a:	2000      	movs	r0, #0
 8000a4c:	f7ff ffd8 	bl	8000a00 <SPI_Transmit>
 8000a50:	4603      	mov	r3, r0
 8000a52:	80fb      	strh	r3, [r7, #6]
	return val;
 8000a54:	88fb      	ldrh	r3, [r7, #6]
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a68:	4a14      	ldr	r2, [pc, #80]	@ (8000abc <_sbrk+0x5c>)
 8000a6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <_sbrk+0x60>)
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a74:	4b13      	ldr	r3, [pc, #76]	@ (8000ac4 <_sbrk+0x64>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d102      	bne.n	8000a82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ac4 <_sbrk+0x64>)
 8000a7e:	4a12      	ldr	r2, [pc, #72]	@ (8000ac8 <_sbrk+0x68>)
 8000a80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a82:	4b10      	ldr	r3, [pc, #64]	@ (8000ac4 <_sbrk+0x64>)
 8000a84:	681a      	ldr	r2, [r3, #0]
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4413      	add	r3, r2
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d207      	bcs.n	8000aa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a90:	f000 f8fe 	bl	8000c90 <__errno>
 8000a94:	4603      	mov	r3, r0
 8000a96:	220c      	movs	r2, #12
 8000a98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a9e:	e009      	b.n	8000ab4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aa0:	4b08      	ldr	r3, [pc, #32]	@ (8000ac4 <_sbrk+0x64>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aa6:	4b07      	ldr	r3, [pc, #28]	@ (8000ac4 <_sbrk+0x64>)
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4413      	add	r3, r2
 8000aae:	4a05      	ldr	r2, [pc, #20]	@ (8000ac4 <_sbrk+0x64>)
 8000ab0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ab2:	68fb      	ldr	r3, [r7, #12]
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3718      	adds	r7, #24
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	20020000 	.word	0x20020000
 8000ac0:	00000400 	.word	0x00000400
 8000ac4:	20000070 	.word	0x20000070
 8000ac8:	200001c0 	.word	0x200001c0

08000acc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  DWT_Init();
 8000ad0:	f000 f802 	bl	8000ad8 <DWT_Init>
}
 8000ad4:	bf00      	nop
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000adc:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <DWT_Init+0x58>)
 8000ade:	68db      	ldr	r3, [r3, #12]
 8000ae0:	4a13      	ldr	r2, [pc, #76]	@ (8000b30 <DWT_Init+0x58>)
 8000ae2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000ae6:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000ae8:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <DWT_Init+0x58>)
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	4a10      	ldr	r2, [pc, #64]	@ (8000b30 <DWT_Init+0x58>)
 8000aee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000af2:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000af4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b34 <DWT_Init+0x5c>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a0e      	ldr	r2, [pc, #56]	@ (8000b34 <DWT_Init+0x5c>)
 8000afa:	f023 0301 	bic.w	r3, r3, #1
 8000afe:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000b00:	4b0c      	ldr	r3, [pc, #48]	@ (8000b34 <DWT_Init+0x5c>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a0b      	ldr	r2, [pc, #44]	@ (8000b34 <DWT_Init+0x5c>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000b0c:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <DWT_Init+0x5c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000b12:	bf00      	nop
    __ASM volatile ("NOP");
 8000b14:	bf00      	nop
    __ASM volatile ("NOP");
 8000b16:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000b18:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <DWT_Init+0x5c>)
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	bf0c      	ite	eq
 8000b20:	2301      	moveq	r3, #1
 8000b22:	2300      	movne	r3, #0
 8000b24:	b2db      	uxtb	r3, r3
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bc80      	pop	{r7}
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000edf0 	.word	0xe000edf0
 8000b34:	e0001000 	.word	0xe0001000

08000b38 <UartInit>:
Date: Sep 23, 2024
*/

#include "uart.h"

void UartInit(uint32_t baud) {
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	// enable gpio clock -- AHB1ENR.0
	RCC->AHB1ENR |= BV(GPIO_UART_CLKEN);
 8000b40:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf0 <UartInit+0xb8>)
 8000b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b44:	4a2a      	ldr	r2, [pc, #168]	@ (8000bf0 <UartInit+0xb8>)
 8000b46:	f043 0301 	orr.w	r3, r3, #1
 8000b4a:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pins to alt fn 7 (AF7) -- AFRL = 0111
	GPIO_UART->AFR[0] |= BV(14) | BV(13) | BV(12) | BV(10) | BV(9) | BV(8);
 8000b4c:	4b29      	ldr	r3, [pc, #164]	@ (8000bf4 <UartInit+0xbc>)
 8000b4e:	6a1b      	ldr	r3, [r3, #32]
 8000b50:	4a28      	ldr	r2, [pc, #160]	@ (8000bf4 <UartInit+0xbc>)
 8000b52:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000b56:	6213      	str	r3, [r2, #32]
	GPIO_UART->AFR[0] &= ~(BV(15) | BV(11));
 8000b58:	4b26      	ldr	r3, [pc, #152]	@ (8000bf4 <UartInit+0xbc>)
 8000b5a:	6a1b      	ldr	r3, [r3, #32]
 8000b5c:	4a25      	ldr	r2, [pc, #148]	@ (8000bf4 <UartInit+0xbc>)
 8000b5e:	f423 4308 	bic.w	r3, r3, #34816	@ 0x8800
 8000b62:	6213      	str	r3, [r2, #32]
	// set gpio pins mode to alt fn	-- MODER = 10
	GPIO_UART->MODER &= ~(BV(UART_TX_PIN*2) | BV(UART_RX_PIN*2));
 8000b64:	4b23      	ldr	r3, [pc, #140]	@ (8000bf4 <UartInit+0xbc>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a22      	ldr	r2, [pc, #136]	@ (8000bf4 <UartInit+0xbc>)
 8000b6a:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000b6e:	6013      	str	r3, [r2, #0]
	GPIO_UART->MODER |= (BV(UART_TX_PIN*2+1) | BV(UART_RX_PIN*2+1));
 8000b70:	4b20      	ldr	r3, [pc, #128]	@ (8000bf4 <UartInit+0xbc>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a1f      	ldr	r2, [pc, #124]	@ (8000bf4 <UartInit+0xbc>)
 8000b76:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000b7a:	6013      	str	r3, [r2, #0]

	// enable uart clock -- APB1ENR.17
	RCC->APB1ENR |= BV(UART_CLKEN);
 8000b7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf0 <UartInit+0xb8>)
 8000b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b80:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf0 <UartInit+0xb8>)
 8000b82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b86:	6413      	str	r3, [r2, #64]	@ 0x40
	// enable transmission and reception on uart
	UART->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <UartInit+0xc0>)
 8000b8a:	220c      	movs	r2, #12
 8000b8c:	60da      	str	r2, [r3, #12]
	// set word length in CR1 -- M bit = 8-bit data len, Over8 = 0
	UART->CR1 &= ~(BV(USART_CR1_M_Pos) | BV(USART_CR1_OVER8_Pos));
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <UartInit+0xc0>)
 8000b90:	68db      	ldr	r3, [r3, #12]
 8000b92:	4a19      	ldr	r2, [pc, #100]	@ (8000bf8 <UartInit+0xc0>)
 8000b94:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 8000b98:	60d3      	str	r3, [r2, #12]
	// set stop bits in CR2 -- 1 stop bit
	UART->CR2 &= ~(USART_CR2_STOP_0 | USART_CR2_STOP_1);
 8000b9a:	4b17      	ldr	r3, [pc, #92]	@ (8000bf8 <UartInit+0xc0>)
 8000b9c:	691b      	ldr	r3, [r3, #16]
 8000b9e:	4a16      	ldr	r2, [pc, #88]	@ (8000bf8 <UartInit+0xc0>)
 8000ba0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000ba4:	6113      	str	r3, [r2, #16]
	// set baud rate -- UBRR
	if(baud == 9600)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8000bac:	d104      	bne.n	8000bb8 <UartInit+0x80>
		UART->BRR = UBRR_9600;
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <UartInit+0xc0>)
 8000bb0:	f240 6283 	movw	r2, #1667	@ 0x683
 8000bb4:	609a      	str	r2, [r3, #8]
 8000bb6:	e00f      	b.n	8000bd8 <UartInit+0xa0>
	else if(baud == 38400)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000bbe:	d104      	bne.n	8000bca <UartInit+0x92>
		UART->BRR = UBRR_38400;
 8000bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf8 <UartInit+0xc0>)
 8000bc2:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	e006      	b.n	8000bd8 <UartInit+0xa0>
	else if(baud == 115200)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000bd0:	d102      	bne.n	8000bd8 <UartInit+0xa0>
			UART->BRR = UBRR_115200;
 8000bd2:	4b09      	ldr	r3, [pc, #36]	@ (8000bf8 <UartInit+0xc0>)
 8000bd4:	228b      	movs	r2, #139	@ 0x8b
 8000bd6:	609a      	str	r2, [r3, #8]
	// enable uart in CR1 -- UE bit
	UART->CR1 |= BV(USART_CR1_UE_Pos);
 8000bd8:	4b07      	ldr	r3, [pc, #28]	@ (8000bf8 <UartInit+0xc0>)
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	4a06      	ldr	r2, [pc, #24]	@ (8000bf8 <UartInit+0xc0>)
 8000bde:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000be2:	60d3      	str	r3, [r2, #12]
}
 8000be4:	bf00      	nop
 8000be6:	370c      	adds	r7, #12
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bc80      	pop	{r7}
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	40023800 	.word	0x40023800
 8000bf4:	40020000 	.word	0x40020000
 8000bf8:	40004400 	.word	0x40004400

08000bfc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bfc:	480d      	ldr	r0, [pc, #52]	@ (8000c34 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bfe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c00:	f7ff ff64 	bl	8000acc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c04:	480c      	ldr	r0, [pc, #48]	@ (8000c38 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c06:	490d      	ldr	r1, [pc, #52]	@ (8000c3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c08:	4a0d      	ldr	r2, [pc, #52]	@ (8000c40 <LoopForever+0xe>)
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c0c:	e002      	b.n	8000c14 <LoopCopyDataInit>

08000c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c12:	3304      	adds	r3, #4

08000c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c18:	d3f9      	bcc.n	8000c0e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c1c:	4c0a      	ldr	r4, [pc, #40]	@ (8000c48 <LoopForever+0x16>)
  movs r3, #0
 8000c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c20:	e001      	b.n	8000c26 <LoopFillZerobss>

08000c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c24:	3204      	adds	r2, #4

08000c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c28:	d3fb      	bcc.n	8000c22 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c2a:	f000 f837 	bl	8000c9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c2e:	f7ff fe1b 	bl	8000868 <main>

08000c32 <LoopForever>:

LoopForever:
  b LoopForever
 8000c32:	e7fe      	b.n	8000c32 <LoopForever>
  ldr   r0, =_estack
 8000c34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c3c:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000c40:	080015ec 	.word	0x080015ec
  ldr r2, =_sbss
 8000c44:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000c48:	200001bc 	.word	0x200001bc

08000c4c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c4c:	e7fe      	b.n	8000c4c <ADC_IRQHandler>
	...

08000c50 <siprintf>:
 8000c50:	b40e      	push	{r1, r2, r3}
 8000c52:	b500      	push	{lr}
 8000c54:	b09c      	sub	sp, #112	@ 0x70
 8000c56:	ab1d      	add	r3, sp, #116	@ 0x74
 8000c58:	9002      	str	r0, [sp, #8]
 8000c5a:	9006      	str	r0, [sp, #24]
 8000c5c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000c60:	4809      	ldr	r0, [pc, #36]	@ (8000c88 <siprintf+0x38>)
 8000c62:	9107      	str	r1, [sp, #28]
 8000c64:	9104      	str	r1, [sp, #16]
 8000c66:	4909      	ldr	r1, [pc, #36]	@ (8000c8c <siprintf+0x3c>)
 8000c68:	f853 2b04 	ldr.w	r2, [r3], #4
 8000c6c:	9105      	str	r1, [sp, #20]
 8000c6e:	6800      	ldr	r0, [r0, #0]
 8000c70:	9301      	str	r3, [sp, #4]
 8000c72:	a902      	add	r1, sp, #8
 8000c74:	f000 f98c 	bl	8000f90 <_svfiprintf_r>
 8000c78:	9b02      	ldr	r3, [sp, #8]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
 8000c7e:	b01c      	add	sp, #112	@ 0x70
 8000c80:	f85d eb04 	ldr.w	lr, [sp], #4
 8000c84:	b003      	add	sp, #12
 8000c86:	4770      	bx	lr
 8000c88:	20000004 	.word	0x20000004
 8000c8c:	ffff0208 	.word	0xffff0208

08000c90 <__errno>:
 8000c90:	4b01      	ldr	r3, [pc, #4]	@ (8000c98 <__errno+0x8>)
 8000c92:	6818      	ldr	r0, [r3, #0]
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	20000004 	.word	0x20000004

08000c9c <__libc_init_array>:
 8000c9c:	b570      	push	{r4, r5, r6, lr}
 8000c9e:	4d0d      	ldr	r5, [pc, #52]	@ (8000cd4 <__libc_init_array+0x38>)
 8000ca0:	4c0d      	ldr	r4, [pc, #52]	@ (8000cd8 <__libc_init_array+0x3c>)
 8000ca2:	1b64      	subs	r4, r4, r5
 8000ca4:	10a4      	asrs	r4, r4, #2
 8000ca6:	2600      	movs	r6, #0
 8000ca8:	42a6      	cmp	r6, r4
 8000caa:	d109      	bne.n	8000cc0 <__libc_init_array+0x24>
 8000cac:	4d0b      	ldr	r5, [pc, #44]	@ (8000cdc <__libc_init_array+0x40>)
 8000cae:	4c0c      	ldr	r4, [pc, #48]	@ (8000ce0 <__libc_init_array+0x44>)
 8000cb0:	f000 fc66 	bl	8001580 <_init>
 8000cb4:	1b64      	subs	r4, r4, r5
 8000cb6:	10a4      	asrs	r4, r4, #2
 8000cb8:	2600      	movs	r6, #0
 8000cba:	42a6      	cmp	r6, r4
 8000cbc:	d105      	bne.n	8000cca <__libc_init_array+0x2e>
 8000cbe:	bd70      	pop	{r4, r5, r6, pc}
 8000cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cc4:	4798      	blx	r3
 8000cc6:	3601      	adds	r6, #1
 8000cc8:	e7ee      	b.n	8000ca8 <__libc_init_array+0xc>
 8000cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cce:	4798      	blx	r3
 8000cd0:	3601      	adds	r6, #1
 8000cd2:	e7f2      	b.n	8000cba <__libc_init_array+0x1e>
 8000cd4:	080015e4 	.word	0x080015e4
 8000cd8:	080015e4 	.word	0x080015e4
 8000cdc:	080015e4 	.word	0x080015e4
 8000ce0:	080015e8 	.word	0x080015e8

08000ce4 <__retarget_lock_acquire_recursive>:
 8000ce4:	4770      	bx	lr

08000ce6 <__retarget_lock_release_recursive>:
 8000ce6:	4770      	bx	lr

08000ce8 <_free_r>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	4605      	mov	r5, r0
 8000cec:	2900      	cmp	r1, #0
 8000cee:	d041      	beq.n	8000d74 <_free_r+0x8c>
 8000cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000cf4:	1f0c      	subs	r4, r1, #4
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	bfb8      	it	lt
 8000cfa:	18e4      	addlt	r4, r4, r3
 8000cfc:	f000 f8e0 	bl	8000ec0 <__malloc_lock>
 8000d00:	4a1d      	ldr	r2, [pc, #116]	@ (8000d78 <_free_r+0x90>)
 8000d02:	6813      	ldr	r3, [r2, #0]
 8000d04:	b933      	cbnz	r3, 8000d14 <_free_r+0x2c>
 8000d06:	6063      	str	r3, [r4, #4]
 8000d08:	6014      	str	r4, [r2, #0]
 8000d0a:	4628      	mov	r0, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b8dc 	b.w	8000ecc <__malloc_unlock>
 8000d14:	42a3      	cmp	r3, r4
 8000d16:	d908      	bls.n	8000d2a <_free_r+0x42>
 8000d18:	6820      	ldr	r0, [r4, #0]
 8000d1a:	1821      	adds	r1, r4, r0
 8000d1c:	428b      	cmp	r3, r1
 8000d1e:	bf01      	itttt	eq
 8000d20:	6819      	ldreq	r1, [r3, #0]
 8000d22:	685b      	ldreq	r3, [r3, #4]
 8000d24:	1809      	addeq	r1, r1, r0
 8000d26:	6021      	streq	r1, [r4, #0]
 8000d28:	e7ed      	b.n	8000d06 <_free_r+0x1e>
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	b10b      	cbz	r3, 8000d34 <_free_r+0x4c>
 8000d30:	42a3      	cmp	r3, r4
 8000d32:	d9fa      	bls.n	8000d2a <_free_r+0x42>
 8000d34:	6811      	ldr	r1, [r2, #0]
 8000d36:	1850      	adds	r0, r2, r1
 8000d38:	42a0      	cmp	r0, r4
 8000d3a:	d10b      	bne.n	8000d54 <_free_r+0x6c>
 8000d3c:	6820      	ldr	r0, [r4, #0]
 8000d3e:	4401      	add	r1, r0
 8000d40:	1850      	adds	r0, r2, r1
 8000d42:	4283      	cmp	r3, r0
 8000d44:	6011      	str	r1, [r2, #0]
 8000d46:	d1e0      	bne.n	8000d0a <_free_r+0x22>
 8000d48:	6818      	ldr	r0, [r3, #0]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	6053      	str	r3, [r2, #4]
 8000d4e:	4408      	add	r0, r1
 8000d50:	6010      	str	r0, [r2, #0]
 8000d52:	e7da      	b.n	8000d0a <_free_r+0x22>
 8000d54:	d902      	bls.n	8000d5c <_free_r+0x74>
 8000d56:	230c      	movs	r3, #12
 8000d58:	602b      	str	r3, [r5, #0]
 8000d5a:	e7d6      	b.n	8000d0a <_free_r+0x22>
 8000d5c:	6820      	ldr	r0, [r4, #0]
 8000d5e:	1821      	adds	r1, r4, r0
 8000d60:	428b      	cmp	r3, r1
 8000d62:	bf04      	itt	eq
 8000d64:	6819      	ldreq	r1, [r3, #0]
 8000d66:	685b      	ldreq	r3, [r3, #4]
 8000d68:	6063      	str	r3, [r4, #4]
 8000d6a:	bf04      	itt	eq
 8000d6c:	1809      	addeq	r1, r1, r0
 8000d6e:	6021      	streq	r1, [r4, #0]
 8000d70:	6054      	str	r4, [r2, #4]
 8000d72:	e7ca      	b.n	8000d0a <_free_r+0x22>
 8000d74:	bd38      	pop	{r3, r4, r5, pc}
 8000d76:	bf00      	nop
 8000d78:	200001b8 	.word	0x200001b8

08000d7c <sbrk_aligned>:
 8000d7c:	b570      	push	{r4, r5, r6, lr}
 8000d7e:	4e0f      	ldr	r6, [pc, #60]	@ (8000dbc <sbrk_aligned+0x40>)
 8000d80:	460c      	mov	r4, r1
 8000d82:	6831      	ldr	r1, [r6, #0]
 8000d84:	4605      	mov	r5, r0
 8000d86:	b911      	cbnz	r1, 8000d8e <sbrk_aligned+0x12>
 8000d88:	f000 fba6 	bl	80014d8 <_sbrk_r>
 8000d8c:	6030      	str	r0, [r6, #0]
 8000d8e:	4621      	mov	r1, r4
 8000d90:	4628      	mov	r0, r5
 8000d92:	f000 fba1 	bl	80014d8 <_sbrk_r>
 8000d96:	1c43      	adds	r3, r0, #1
 8000d98:	d103      	bne.n	8000da2 <sbrk_aligned+0x26>
 8000d9a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000d9e:	4620      	mov	r0, r4
 8000da0:	bd70      	pop	{r4, r5, r6, pc}
 8000da2:	1cc4      	adds	r4, r0, #3
 8000da4:	f024 0403 	bic.w	r4, r4, #3
 8000da8:	42a0      	cmp	r0, r4
 8000daa:	d0f8      	beq.n	8000d9e <sbrk_aligned+0x22>
 8000dac:	1a21      	subs	r1, r4, r0
 8000dae:	4628      	mov	r0, r5
 8000db0:	f000 fb92 	bl	80014d8 <_sbrk_r>
 8000db4:	3001      	adds	r0, #1
 8000db6:	d1f2      	bne.n	8000d9e <sbrk_aligned+0x22>
 8000db8:	e7ef      	b.n	8000d9a <sbrk_aligned+0x1e>
 8000dba:	bf00      	nop
 8000dbc:	200001b4 	.word	0x200001b4

08000dc0 <_malloc_r>:
 8000dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000dc4:	1ccd      	adds	r5, r1, #3
 8000dc6:	f025 0503 	bic.w	r5, r5, #3
 8000dca:	3508      	adds	r5, #8
 8000dcc:	2d0c      	cmp	r5, #12
 8000dce:	bf38      	it	cc
 8000dd0:	250c      	movcc	r5, #12
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	4606      	mov	r6, r0
 8000dd6:	db01      	blt.n	8000ddc <_malloc_r+0x1c>
 8000dd8:	42a9      	cmp	r1, r5
 8000dda:	d904      	bls.n	8000de6 <_malloc_r+0x26>
 8000ddc:	230c      	movs	r3, #12
 8000dde:	6033      	str	r3, [r6, #0]
 8000de0:	2000      	movs	r0, #0
 8000de2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000de6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000ebc <_malloc_r+0xfc>
 8000dea:	f000 f869 	bl	8000ec0 <__malloc_lock>
 8000dee:	f8d8 3000 	ldr.w	r3, [r8]
 8000df2:	461c      	mov	r4, r3
 8000df4:	bb44      	cbnz	r4, 8000e48 <_malloc_r+0x88>
 8000df6:	4629      	mov	r1, r5
 8000df8:	4630      	mov	r0, r6
 8000dfa:	f7ff ffbf 	bl	8000d7c <sbrk_aligned>
 8000dfe:	1c43      	adds	r3, r0, #1
 8000e00:	4604      	mov	r4, r0
 8000e02:	d158      	bne.n	8000eb6 <_malloc_r+0xf6>
 8000e04:	f8d8 4000 	ldr.w	r4, [r8]
 8000e08:	4627      	mov	r7, r4
 8000e0a:	2f00      	cmp	r7, #0
 8000e0c:	d143      	bne.n	8000e96 <_malloc_r+0xd6>
 8000e0e:	2c00      	cmp	r4, #0
 8000e10:	d04b      	beq.n	8000eaa <_malloc_r+0xea>
 8000e12:	6823      	ldr	r3, [r4, #0]
 8000e14:	4639      	mov	r1, r7
 8000e16:	4630      	mov	r0, r6
 8000e18:	eb04 0903 	add.w	r9, r4, r3
 8000e1c:	f000 fb5c 	bl	80014d8 <_sbrk_r>
 8000e20:	4581      	cmp	r9, r0
 8000e22:	d142      	bne.n	8000eaa <_malloc_r+0xea>
 8000e24:	6821      	ldr	r1, [r4, #0]
 8000e26:	1a6d      	subs	r5, r5, r1
 8000e28:	4629      	mov	r1, r5
 8000e2a:	4630      	mov	r0, r6
 8000e2c:	f7ff ffa6 	bl	8000d7c <sbrk_aligned>
 8000e30:	3001      	adds	r0, #1
 8000e32:	d03a      	beq.n	8000eaa <_malloc_r+0xea>
 8000e34:	6823      	ldr	r3, [r4, #0]
 8000e36:	442b      	add	r3, r5
 8000e38:	6023      	str	r3, [r4, #0]
 8000e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8000e3e:	685a      	ldr	r2, [r3, #4]
 8000e40:	bb62      	cbnz	r2, 8000e9c <_malloc_r+0xdc>
 8000e42:	f8c8 7000 	str.w	r7, [r8]
 8000e46:	e00f      	b.n	8000e68 <_malloc_r+0xa8>
 8000e48:	6822      	ldr	r2, [r4, #0]
 8000e4a:	1b52      	subs	r2, r2, r5
 8000e4c:	d420      	bmi.n	8000e90 <_malloc_r+0xd0>
 8000e4e:	2a0b      	cmp	r2, #11
 8000e50:	d917      	bls.n	8000e82 <_malloc_r+0xc2>
 8000e52:	1961      	adds	r1, r4, r5
 8000e54:	42a3      	cmp	r3, r4
 8000e56:	6025      	str	r5, [r4, #0]
 8000e58:	bf18      	it	ne
 8000e5a:	6059      	strne	r1, [r3, #4]
 8000e5c:	6863      	ldr	r3, [r4, #4]
 8000e5e:	bf08      	it	eq
 8000e60:	f8c8 1000 	streq.w	r1, [r8]
 8000e64:	5162      	str	r2, [r4, r5]
 8000e66:	604b      	str	r3, [r1, #4]
 8000e68:	4630      	mov	r0, r6
 8000e6a:	f000 f82f 	bl	8000ecc <__malloc_unlock>
 8000e6e:	f104 000b 	add.w	r0, r4, #11
 8000e72:	1d23      	adds	r3, r4, #4
 8000e74:	f020 0007 	bic.w	r0, r0, #7
 8000e78:	1ac2      	subs	r2, r0, r3
 8000e7a:	bf1c      	itt	ne
 8000e7c:	1a1b      	subne	r3, r3, r0
 8000e7e:	50a3      	strne	r3, [r4, r2]
 8000e80:	e7af      	b.n	8000de2 <_malloc_r+0x22>
 8000e82:	6862      	ldr	r2, [r4, #4]
 8000e84:	42a3      	cmp	r3, r4
 8000e86:	bf0c      	ite	eq
 8000e88:	f8c8 2000 	streq.w	r2, [r8]
 8000e8c:	605a      	strne	r2, [r3, #4]
 8000e8e:	e7eb      	b.n	8000e68 <_malloc_r+0xa8>
 8000e90:	4623      	mov	r3, r4
 8000e92:	6864      	ldr	r4, [r4, #4]
 8000e94:	e7ae      	b.n	8000df4 <_malloc_r+0x34>
 8000e96:	463c      	mov	r4, r7
 8000e98:	687f      	ldr	r7, [r7, #4]
 8000e9a:	e7b6      	b.n	8000e0a <_malloc_r+0x4a>
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	42a3      	cmp	r3, r4
 8000ea2:	d1fb      	bne.n	8000e9c <_malloc_r+0xdc>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	6053      	str	r3, [r2, #4]
 8000ea8:	e7de      	b.n	8000e68 <_malloc_r+0xa8>
 8000eaa:	230c      	movs	r3, #12
 8000eac:	6033      	str	r3, [r6, #0]
 8000eae:	4630      	mov	r0, r6
 8000eb0:	f000 f80c 	bl	8000ecc <__malloc_unlock>
 8000eb4:	e794      	b.n	8000de0 <_malloc_r+0x20>
 8000eb6:	6005      	str	r5, [r0, #0]
 8000eb8:	e7d6      	b.n	8000e68 <_malloc_r+0xa8>
 8000eba:	bf00      	nop
 8000ebc:	200001b8 	.word	0x200001b8

08000ec0 <__malloc_lock>:
 8000ec0:	4801      	ldr	r0, [pc, #4]	@ (8000ec8 <__malloc_lock+0x8>)
 8000ec2:	f7ff bf0f 	b.w	8000ce4 <__retarget_lock_acquire_recursive>
 8000ec6:	bf00      	nop
 8000ec8:	200001b0 	.word	0x200001b0

08000ecc <__malloc_unlock>:
 8000ecc:	4801      	ldr	r0, [pc, #4]	@ (8000ed4 <__malloc_unlock+0x8>)
 8000ece:	f7ff bf0a 	b.w	8000ce6 <__retarget_lock_release_recursive>
 8000ed2:	bf00      	nop
 8000ed4:	200001b0 	.word	0x200001b0

08000ed8 <__ssputs_r>:
 8000ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000edc:	688e      	ldr	r6, [r1, #8]
 8000ede:	461f      	mov	r7, r3
 8000ee0:	42be      	cmp	r6, r7
 8000ee2:	680b      	ldr	r3, [r1, #0]
 8000ee4:	4682      	mov	sl, r0
 8000ee6:	460c      	mov	r4, r1
 8000ee8:	4690      	mov	r8, r2
 8000eea:	d82d      	bhi.n	8000f48 <__ssputs_r+0x70>
 8000eec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000ef0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000ef4:	d026      	beq.n	8000f44 <__ssputs_r+0x6c>
 8000ef6:	6965      	ldr	r5, [r4, #20]
 8000ef8:	6909      	ldr	r1, [r1, #16]
 8000efa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000efe:	eba3 0901 	sub.w	r9, r3, r1
 8000f02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000f06:	1c7b      	adds	r3, r7, #1
 8000f08:	444b      	add	r3, r9
 8000f0a:	106d      	asrs	r5, r5, #1
 8000f0c:	429d      	cmp	r5, r3
 8000f0e:	bf38      	it	cc
 8000f10:	461d      	movcc	r5, r3
 8000f12:	0553      	lsls	r3, r2, #21
 8000f14:	d527      	bpl.n	8000f66 <__ssputs_r+0x8e>
 8000f16:	4629      	mov	r1, r5
 8000f18:	f7ff ff52 	bl	8000dc0 <_malloc_r>
 8000f1c:	4606      	mov	r6, r0
 8000f1e:	b360      	cbz	r0, 8000f7a <__ssputs_r+0xa2>
 8000f20:	6921      	ldr	r1, [r4, #16]
 8000f22:	464a      	mov	r2, r9
 8000f24:	f000 fae8 	bl	80014f8 <memcpy>
 8000f28:	89a3      	ldrh	r3, [r4, #12]
 8000f2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000f2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f32:	81a3      	strh	r3, [r4, #12]
 8000f34:	6126      	str	r6, [r4, #16]
 8000f36:	6165      	str	r5, [r4, #20]
 8000f38:	444e      	add	r6, r9
 8000f3a:	eba5 0509 	sub.w	r5, r5, r9
 8000f3e:	6026      	str	r6, [r4, #0]
 8000f40:	60a5      	str	r5, [r4, #8]
 8000f42:	463e      	mov	r6, r7
 8000f44:	42be      	cmp	r6, r7
 8000f46:	d900      	bls.n	8000f4a <__ssputs_r+0x72>
 8000f48:	463e      	mov	r6, r7
 8000f4a:	6820      	ldr	r0, [r4, #0]
 8000f4c:	4632      	mov	r2, r6
 8000f4e:	4641      	mov	r1, r8
 8000f50:	f000 faa8 	bl	80014a4 <memmove>
 8000f54:	68a3      	ldr	r3, [r4, #8]
 8000f56:	1b9b      	subs	r3, r3, r6
 8000f58:	60a3      	str	r3, [r4, #8]
 8000f5a:	6823      	ldr	r3, [r4, #0]
 8000f5c:	4433      	add	r3, r6
 8000f5e:	6023      	str	r3, [r4, #0]
 8000f60:	2000      	movs	r0, #0
 8000f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f66:	462a      	mov	r2, r5
 8000f68:	f000 fad4 	bl	8001514 <_realloc_r>
 8000f6c:	4606      	mov	r6, r0
 8000f6e:	2800      	cmp	r0, #0
 8000f70:	d1e0      	bne.n	8000f34 <__ssputs_r+0x5c>
 8000f72:	6921      	ldr	r1, [r4, #16]
 8000f74:	4650      	mov	r0, sl
 8000f76:	f7ff feb7 	bl	8000ce8 <_free_r>
 8000f7a:	230c      	movs	r3, #12
 8000f7c:	f8ca 3000 	str.w	r3, [sl]
 8000f80:	89a3      	ldrh	r3, [r4, #12]
 8000f82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f86:	81a3      	strh	r3, [r4, #12]
 8000f88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f8c:	e7e9      	b.n	8000f62 <__ssputs_r+0x8a>
	...

08000f90 <_svfiprintf_r>:
 8000f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f94:	4698      	mov	r8, r3
 8000f96:	898b      	ldrh	r3, [r1, #12]
 8000f98:	061b      	lsls	r3, r3, #24
 8000f9a:	b09d      	sub	sp, #116	@ 0x74
 8000f9c:	4607      	mov	r7, r0
 8000f9e:	460d      	mov	r5, r1
 8000fa0:	4614      	mov	r4, r2
 8000fa2:	d510      	bpl.n	8000fc6 <_svfiprintf_r+0x36>
 8000fa4:	690b      	ldr	r3, [r1, #16]
 8000fa6:	b973      	cbnz	r3, 8000fc6 <_svfiprintf_r+0x36>
 8000fa8:	2140      	movs	r1, #64	@ 0x40
 8000faa:	f7ff ff09 	bl	8000dc0 <_malloc_r>
 8000fae:	6028      	str	r0, [r5, #0]
 8000fb0:	6128      	str	r0, [r5, #16]
 8000fb2:	b930      	cbnz	r0, 8000fc2 <_svfiprintf_r+0x32>
 8000fb4:	230c      	movs	r3, #12
 8000fb6:	603b      	str	r3, [r7, #0]
 8000fb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fbc:	b01d      	add	sp, #116	@ 0x74
 8000fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000fc2:	2340      	movs	r3, #64	@ 0x40
 8000fc4:	616b      	str	r3, [r5, #20]
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8000fca:	2320      	movs	r3, #32
 8000fcc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000fd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8000fd4:	2330      	movs	r3, #48	@ 0x30
 8000fd6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8001174 <_svfiprintf_r+0x1e4>
 8000fda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000fde:	f04f 0901 	mov.w	r9, #1
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	469a      	mov	sl, r3
 8000fe6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000fea:	b10a      	cbz	r2, 8000ff0 <_svfiprintf_r+0x60>
 8000fec:	2a25      	cmp	r2, #37	@ 0x25
 8000fee:	d1f9      	bne.n	8000fe4 <_svfiprintf_r+0x54>
 8000ff0:	ebba 0b04 	subs.w	fp, sl, r4
 8000ff4:	d00b      	beq.n	800100e <_svfiprintf_r+0x7e>
 8000ff6:	465b      	mov	r3, fp
 8000ff8:	4622      	mov	r2, r4
 8000ffa:	4629      	mov	r1, r5
 8000ffc:	4638      	mov	r0, r7
 8000ffe:	f7ff ff6b 	bl	8000ed8 <__ssputs_r>
 8001002:	3001      	adds	r0, #1
 8001004:	f000 80a7 	beq.w	8001156 <_svfiprintf_r+0x1c6>
 8001008:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800100a:	445a      	add	r2, fp
 800100c:	9209      	str	r2, [sp, #36]	@ 0x24
 800100e:	f89a 3000 	ldrb.w	r3, [sl]
 8001012:	2b00      	cmp	r3, #0
 8001014:	f000 809f 	beq.w	8001156 <_svfiprintf_r+0x1c6>
 8001018:	2300      	movs	r3, #0
 800101a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800101e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001022:	f10a 0a01 	add.w	sl, sl, #1
 8001026:	9304      	str	r3, [sp, #16]
 8001028:	9307      	str	r3, [sp, #28]
 800102a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800102e:	931a      	str	r3, [sp, #104]	@ 0x68
 8001030:	4654      	mov	r4, sl
 8001032:	2205      	movs	r2, #5
 8001034:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001038:	484e      	ldr	r0, [pc, #312]	@ (8001174 <_svfiprintf_r+0x1e4>)
 800103a:	f7ff f8c9 	bl	80001d0 <memchr>
 800103e:	9a04      	ldr	r2, [sp, #16]
 8001040:	b9d8      	cbnz	r0, 800107a <_svfiprintf_r+0xea>
 8001042:	06d0      	lsls	r0, r2, #27
 8001044:	bf44      	itt	mi
 8001046:	2320      	movmi	r3, #32
 8001048:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800104c:	0711      	lsls	r1, r2, #28
 800104e:	bf44      	itt	mi
 8001050:	232b      	movmi	r3, #43	@ 0x2b
 8001052:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001056:	f89a 3000 	ldrb.w	r3, [sl]
 800105a:	2b2a      	cmp	r3, #42	@ 0x2a
 800105c:	d015      	beq.n	800108a <_svfiprintf_r+0xfa>
 800105e:	9a07      	ldr	r2, [sp, #28]
 8001060:	4654      	mov	r4, sl
 8001062:	2000      	movs	r0, #0
 8001064:	f04f 0c0a 	mov.w	ip, #10
 8001068:	4621      	mov	r1, r4
 800106a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800106e:	3b30      	subs	r3, #48	@ 0x30
 8001070:	2b09      	cmp	r3, #9
 8001072:	d94b      	bls.n	800110c <_svfiprintf_r+0x17c>
 8001074:	b1b0      	cbz	r0, 80010a4 <_svfiprintf_r+0x114>
 8001076:	9207      	str	r2, [sp, #28]
 8001078:	e014      	b.n	80010a4 <_svfiprintf_r+0x114>
 800107a:	eba0 0308 	sub.w	r3, r0, r8
 800107e:	fa09 f303 	lsl.w	r3, r9, r3
 8001082:	4313      	orrs	r3, r2
 8001084:	9304      	str	r3, [sp, #16]
 8001086:	46a2      	mov	sl, r4
 8001088:	e7d2      	b.n	8001030 <_svfiprintf_r+0xa0>
 800108a:	9b03      	ldr	r3, [sp, #12]
 800108c:	1d19      	adds	r1, r3, #4
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	9103      	str	r1, [sp, #12]
 8001092:	2b00      	cmp	r3, #0
 8001094:	bfbb      	ittet	lt
 8001096:	425b      	neglt	r3, r3
 8001098:	f042 0202 	orrlt.w	r2, r2, #2
 800109c:	9307      	strge	r3, [sp, #28]
 800109e:	9307      	strlt	r3, [sp, #28]
 80010a0:	bfb8      	it	lt
 80010a2:	9204      	strlt	r2, [sp, #16]
 80010a4:	7823      	ldrb	r3, [r4, #0]
 80010a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80010a8:	d10a      	bne.n	80010c0 <_svfiprintf_r+0x130>
 80010aa:	7863      	ldrb	r3, [r4, #1]
 80010ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80010ae:	d132      	bne.n	8001116 <_svfiprintf_r+0x186>
 80010b0:	9b03      	ldr	r3, [sp, #12]
 80010b2:	1d1a      	adds	r2, r3, #4
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	9203      	str	r2, [sp, #12]
 80010b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80010bc:	3402      	adds	r4, #2
 80010be:	9305      	str	r3, [sp, #20]
 80010c0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8001178 <_svfiprintf_r+0x1e8>
 80010c4:	7821      	ldrb	r1, [r4, #0]
 80010c6:	2203      	movs	r2, #3
 80010c8:	4650      	mov	r0, sl
 80010ca:	f7ff f881 	bl	80001d0 <memchr>
 80010ce:	b138      	cbz	r0, 80010e0 <_svfiprintf_r+0x150>
 80010d0:	9b04      	ldr	r3, [sp, #16]
 80010d2:	eba0 000a 	sub.w	r0, r0, sl
 80010d6:	2240      	movs	r2, #64	@ 0x40
 80010d8:	4082      	lsls	r2, r0
 80010da:	4313      	orrs	r3, r2
 80010dc:	3401      	adds	r4, #1
 80010de:	9304      	str	r3, [sp, #16]
 80010e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80010e4:	4825      	ldr	r0, [pc, #148]	@ (800117c <_svfiprintf_r+0x1ec>)
 80010e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80010ea:	2206      	movs	r2, #6
 80010ec:	f7ff f870 	bl	80001d0 <memchr>
 80010f0:	2800      	cmp	r0, #0
 80010f2:	d036      	beq.n	8001162 <_svfiprintf_r+0x1d2>
 80010f4:	4b22      	ldr	r3, [pc, #136]	@ (8001180 <_svfiprintf_r+0x1f0>)
 80010f6:	bb1b      	cbnz	r3, 8001140 <_svfiprintf_r+0x1b0>
 80010f8:	9b03      	ldr	r3, [sp, #12]
 80010fa:	3307      	adds	r3, #7
 80010fc:	f023 0307 	bic.w	r3, r3, #7
 8001100:	3308      	adds	r3, #8
 8001102:	9303      	str	r3, [sp, #12]
 8001104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001106:	4433      	add	r3, r6
 8001108:	9309      	str	r3, [sp, #36]	@ 0x24
 800110a:	e76a      	b.n	8000fe2 <_svfiprintf_r+0x52>
 800110c:	fb0c 3202 	mla	r2, ip, r2, r3
 8001110:	460c      	mov	r4, r1
 8001112:	2001      	movs	r0, #1
 8001114:	e7a8      	b.n	8001068 <_svfiprintf_r+0xd8>
 8001116:	2300      	movs	r3, #0
 8001118:	3401      	adds	r4, #1
 800111a:	9305      	str	r3, [sp, #20]
 800111c:	4619      	mov	r1, r3
 800111e:	f04f 0c0a 	mov.w	ip, #10
 8001122:	4620      	mov	r0, r4
 8001124:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001128:	3a30      	subs	r2, #48	@ 0x30
 800112a:	2a09      	cmp	r2, #9
 800112c:	d903      	bls.n	8001136 <_svfiprintf_r+0x1a6>
 800112e:	2b00      	cmp	r3, #0
 8001130:	d0c6      	beq.n	80010c0 <_svfiprintf_r+0x130>
 8001132:	9105      	str	r1, [sp, #20]
 8001134:	e7c4      	b.n	80010c0 <_svfiprintf_r+0x130>
 8001136:	fb0c 2101 	mla	r1, ip, r1, r2
 800113a:	4604      	mov	r4, r0
 800113c:	2301      	movs	r3, #1
 800113e:	e7f0      	b.n	8001122 <_svfiprintf_r+0x192>
 8001140:	ab03      	add	r3, sp, #12
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	462a      	mov	r2, r5
 8001146:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <_svfiprintf_r+0x1f4>)
 8001148:	a904      	add	r1, sp, #16
 800114a:	4638      	mov	r0, r7
 800114c:	f3af 8000 	nop.w
 8001150:	1c42      	adds	r2, r0, #1
 8001152:	4606      	mov	r6, r0
 8001154:	d1d6      	bne.n	8001104 <_svfiprintf_r+0x174>
 8001156:	89ab      	ldrh	r3, [r5, #12]
 8001158:	065b      	lsls	r3, r3, #25
 800115a:	f53f af2d 	bmi.w	8000fb8 <_svfiprintf_r+0x28>
 800115e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001160:	e72c      	b.n	8000fbc <_svfiprintf_r+0x2c>
 8001162:	ab03      	add	r3, sp, #12
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	462a      	mov	r2, r5
 8001168:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <_svfiprintf_r+0x1f4>)
 800116a:	a904      	add	r1, sp, #16
 800116c:	4638      	mov	r0, r7
 800116e:	f000 f879 	bl	8001264 <_printf_i>
 8001172:	e7ed      	b.n	8001150 <_svfiprintf_r+0x1c0>
 8001174:	080015a9 	.word	0x080015a9
 8001178:	080015af 	.word	0x080015af
 800117c:	080015b3 	.word	0x080015b3
 8001180:	00000000 	.word	0x00000000
 8001184:	08000ed9 	.word	0x08000ed9

08001188 <_printf_common>:
 8001188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800118c:	4616      	mov	r6, r2
 800118e:	4698      	mov	r8, r3
 8001190:	688a      	ldr	r2, [r1, #8]
 8001192:	690b      	ldr	r3, [r1, #16]
 8001194:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001198:	4293      	cmp	r3, r2
 800119a:	bfb8      	it	lt
 800119c:	4613      	movlt	r3, r2
 800119e:	6033      	str	r3, [r6, #0]
 80011a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80011a4:	4607      	mov	r7, r0
 80011a6:	460c      	mov	r4, r1
 80011a8:	b10a      	cbz	r2, 80011ae <_printf_common+0x26>
 80011aa:	3301      	adds	r3, #1
 80011ac:	6033      	str	r3, [r6, #0]
 80011ae:	6823      	ldr	r3, [r4, #0]
 80011b0:	0699      	lsls	r1, r3, #26
 80011b2:	bf42      	ittt	mi
 80011b4:	6833      	ldrmi	r3, [r6, #0]
 80011b6:	3302      	addmi	r3, #2
 80011b8:	6033      	strmi	r3, [r6, #0]
 80011ba:	6825      	ldr	r5, [r4, #0]
 80011bc:	f015 0506 	ands.w	r5, r5, #6
 80011c0:	d106      	bne.n	80011d0 <_printf_common+0x48>
 80011c2:	f104 0a19 	add.w	sl, r4, #25
 80011c6:	68e3      	ldr	r3, [r4, #12]
 80011c8:	6832      	ldr	r2, [r6, #0]
 80011ca:	1a9b      	subs	r3, r3, r2
 80011cc:	42ab      	cmp	r3, r5
 80011ce:	dc26      	bgt.n	800121e <_printf_common+0x96>
 80011d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80011d4:	6822      	ldr	r2, [r4, #0]
 80011d6:	3b00      	subs	r3, #0
 80011d8:	bf18      	it	ne
 80011da:	2301      	movne	r3, #1
 80011dc:	0692      	lsls	r2, r2, #26
 80011de:	d42b      	bmi.n	8001238 <_printf_common+0xb0>
 80011e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80011e4:	4641      	mov	r1, r8
 80011e6:	4638      	mov	r0, r7
 80011e8:	47c8      	blx	r9
 80011ea:	3001      	adds	r0, #1
 80011ec:	d01e      	beq.n	800122c <_printf_common+0xa4>
 80011ee:	6823      	ldr	r3, [r4, #0]
 80011f0:	6922      	ldr	r2, [r4, #16]
 80011f2:	f003 0306 	and.w	r3, r3, #6
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	bf02      	ittt	eq
 80011fa:	68e5      	ldreq	r5, [r4, #12]
 80011fc:	6833      	ldreq	r3, [r6, #0]
 80011fe:	1aed      	subeq	r5, r5, r3
 8001200:	68a3      	ldr	r3, [r4, #8]
 8001202:	bf0c      	ite	eq
 8001204:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001208:	2500      	movne	r5, #0
 800120a:	4293      	cmp	r3, r2
 800120c:	bfc4      	itt	gt
 800120e:	1a9b      	subgt	r3, r3, r2
 8001210:	18ed      	addgt	r5, r5, r3
 8001212:	2600      	movs	r6, #0
 8001214:	341a      	adds	r4, #26
 8001216:	42b5      	cmp	r5, r6
 8001218:	d11a      	bne.n	8001250 <_printf_common+0xc8>
 800121a:	2000      	movs	r0, #0
 800121c:	e008      	b.n	8001230 <_printf_common+0xa8>
 800121e:	2301      	movs	r3, #1
 8001220:	4652      	mov	r2, sl
 8001222:	4641      	mov	r1, r8
 8001224:	4638      	mov	r0, r7
 8001226:	47c8      	blx	r9
 8001228:	3001      	adds	r0, #1
 800122a:	d103      	bne.n	8001234 <_printf_common+0xac>
 800122c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001234:	3501      	adds	r5, #1
 8001236:	e7c6      	b.n	80011c6 <_printf_common+0x3e>
 8001238:	18e1      	adds	r1, r4, r3
 800123a:	1c5a      	adds	r2, r3, #1
 800123c:	2030      	movs	r0, #48	@ 0x30
 800123e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001242:	4422      	add	r2, r4
 8001244:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001248:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800124c:	3302      	adds	r3, #2
 800124e:	e7c7      	b.n	80011e0 <_printf_common+0x58>
 8001250:	2301      	movs	r3, #1
 8001252:	4622      	mov	r2, r4
 8001254:	4641      	mov	r1, r8
 8001256:	4638      	mov	r0, r7
 8001258:	47c8      	blx	r9
 800125a:	3001      	adds	r0, #1
 800125c:	d0e6      	beq.n	800122c <_printf_common+0xa4>
 800125e:	3601      	adds	r6, #1
 8001260:	e7d9      	b.n	8001216 <_printf_common+0x8e>
	...

08001264 <_printf_i>:
 8001264:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001268:	7e0f      	ldrb	r7, [r1, #24]
 800126a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800126c:	2f78      	cmp	r7, #120	@ 0x78
 800126e:	4691      	mov	r9, r2
 8001270:	4680      	mov	r8, r0
 8001272:	460c      	mov	r4, r1
 8001274:	469a      	mov	sl, r3
 8001276:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800127a:	d807      	bhi.n	800128c <_printf_i+0x28>
 800127c:	2f62      	cmp	r7, #98	@ 0x62
 800127e:	d80a      	bhi.n	8001296 <_printf_i+0x32>
 8001280:	2f00      	cmp	r7, #0
 8001282:	f000 80d2 	beq.w	800142a <_printf_i+0x1c6>
 8001286:	2f58      	cmp	r7, #88	@ 0x58
 8001288:	f000 80b9 	beq.w	80013fe <_printf_i+0x19a>
 800128c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001290:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001294:	e03a      	b.n	800130c <_printf_i+0xa8>
 8001296:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800129a:	2b15      	cmp	r3, #21
 800129c:	d8f6      	bhi.n	800128c <_printf_i+0x28>
 800129e:	a101      	add	r1, pc, #4	@ (adr r1, 80012a4 <_printf_i+0x40>)
 80012a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80012a4:	080012fd 	.word	0x080012fd
 80012a8:	08001311 	.word	0x08001311
 80012ac:	0800128d 	.word	0x0800128d
 80012b0:	0800128d 	.word	0x0800128d
 80012b4:	0800128d 	.word	0x0800128d
 80012b8:	0800128d 	.word	0x0800128d
 80012bc:	08001311 	.word	0x08001311
 80012c0:	0800128d 	.word	0x0800128d
 80012c4:	0800128d 	.word	0x0800128d
 80012c8:	0800128d 	.word	0x0800128d
 80012cc:	0800128d 	.word	0x0800128d
 80012d0:	08001411 	.word	0x08001411
 80012d4:	0800133b 	.word	0x0800133b
 80012d8:	080013cb 	.word	0x080013cb
 80012dc:	0800128d 	.word	0x0800128d
 80012e0:	0800128d 	.word	0x0800128d
 80012e4:	08001433 	.word	0x08001433
 80012e8:	0800128d 	.word	0x0800128d
 80012ec:	0800133b 	.word	0x0800133b
 80012f0:	0800128d 	.word	0x0800128d
 80012f4:	0800128d 	.word	0x0800128d
 80012f8:	080013d3 	.word	0x080013d3
 80012fc:	6833      	ldr	r3, [r6, #0]
 80012fe:	1d1a      	adds	r2, r3, #4
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	6032      	str	r2, [r6, #0]
 8001304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001308:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800130c:	2301      	movs	r3, #1
 800130e:	e09d      	b.n	800144c <_printf_i+0x1e8>
 8001310:	6833      	ldr	r3, [r6, #0]
 8001312:	6820      	ldr	r0, [r4, #0]
 8001314:	1d19      	adds	r1, r3, #4
 8001316:	6031      	str	r1, [r6, #0]
 8001318:	0606      	lsls	r6, r0, #24
 800131a:	d501      	bpl.n	8001320 <_printf_i+0xbc>
 800131c:	681d      	ldr	r5, [r3, #0]
 800131e:	e003      	b.n	8001328 <_printf_i+0xc4>
 8001320:	0645      	lsls	r5, r0, #25
 8001322:	d5fb      	bpl.n	800131c <_printf_i+0xb8>
 8001324:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001328:	2d00      	cmp	r5, #0
 800132a:	da03      	bge.n	8001334 <_printf_i+0xd0>
 800132c:	232d      	movs	r3, #45	@ 0x2d
 800132e:	426d      	negs	r5, r5
 8001330:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001334:	4859      	ldr	r0, [pc, #356]	@ (800149c <_printf_i+0x238>)
 8001336:	230a      	movs	r3, #10
 8001338:	e011      	b.n	800135e <_printf_i+0xfa>
 800133a:	6821      	ldr	r1, [r4, #0]
 800133c:	6833      	ldr	r3, [r6, #0]
 800133e:	0608      	lsls	r0, r1, #24
 8001340:	f853 5b04 	ldr.w	r5, [r3], #4
 8001344:	d402      	bmi.n	800134c <_printf_i+0xe8>
 8001346:	0649      	lsls	r1, r1, #25
 8001348:	bf48      	it	mi
 800134a:	b2ad      	uxthmi	r5, r5
 800134c:	2f6f      	cmp	r7, #111	@ 0x6f
 800134e:	4853      	ldr	r0, [pc, #332]	@ (800149c <_printf_i+0x238>)
 8001350:	6033      	str	r3, [r6, #0]
 8001352:	bf14      	ite	ne
 8001354:	230a      	movne	r3, #10
 8001356:	2308      	moveq	r3, #8
 8001358:	2100      	movs	r1, #0
 800135a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800135e:	6866      	ldr	r6, [r4, #4]
 8001360:	60a6      	str	r6, [r4, #8]
 8001362:	2e00      	cmp	r6, #0
 8001364:	bfa2      	ittt	ge
 8001366:	6821      	ldrge	r1, [r4, #0]
 8001368:	f021 0104 	bicge.w	r1, r1, #4
 800136c:	6021      	strge	r1, [r4, #0]
 800136e:	b90d      	cbnz	r5, 8001374 <_printf_i+0x110>
 8001370:	2e00      	cmp	r6, #0
 8001372:	d04b      	beq.n	800140c <_printf_i+0x1a8>
 8001374:	4616      	mov	r6, r2
 8001376:	fbb5 f1f3 	udiv	r1, r5, r3
 800137a:	fb03 5711 	mls	r7, r3, r1, r5
 800137e:	5dc7      	ldrb	r7, [r0, r7]
 8001380:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001384:	462f      	mov	r7, r5
 8001386:	42bb      	cmp	r3, r7
 8001388:	460d      	mov	r5, r1
 800138a:	d9f4      	bls.n	8001376 <_printf_i+0x112>
 800138c:	2b08      	cmp	r3, #8
 800138e:	d10b      	bne.n	80013a8 <_printf_i+0x144>
 8001390:	6823      	ldr	r3, [r4, #0]
 8001392:	07df      	lsls	r7, r3, #31
 8001394:	d508      	bpl.n	80013a8 <_printf_i+0x144>
 8001396:	6923      	ldr	r3, [r4, #16]
 8001398:	6861      	ldr	r1, [r4, #4]
 800139a:	4299      	cmp	r1, r3
 800139c:	bfde      	ittt	le
 800139e:	2330      	movle	r3, #48	@ 0x30
 80013a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80013a4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80013a8:	1b92      	subs	r2, r2, r6
 80013aa:	6122      	str	r2, [r4, #16]
 80013ac:	f8cd a000 	str.w	sl, [sp]
 80013b0:	464b      	mov	r3, r9
 80013b2:	aa03      	add	r2, sp, #12
 80013b4:	4621      	mov	r1, r4
 80013b6:	4640      	mov	r0, r8
 80013b8:	f7ff fee6 	bl	8001188 <_printf_common>
 80013bc:	3001      	adds	r0, #1
 80013be:	d14a      	bne.n	8001456 <_printf_i+0x1f2>
 80013c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013c4:	b004      	add	sp, #16
 80013c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013ca:	6823      	ldr	r3, [r4, #0]
 80013cc:	f043 0320 	orr.w	r3, r3, #32
 80013d0:	6023      	str	r3, [r4, #0]
 80013d2:	4833      	ldr	r0, [pc, #204]	@ (80014a0 <_printf_i+0x23c>)
 80013d4:	2778      	movs	r7, #120	@ 0x78
 80013d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80013da:	6823      	ldr	r3, [r4, #0]
 80013dc:	6831      	ldr	r1, [r6, #0]
 80013de:	061f      	lsls	r7, r3, #24
 80013e0:	f851 5b04 	ldr.w	r5, [r1], #4
 80013e4:	d402      	bmi.n	80013ec <_printf_i+0x188>
 80013e6:	065f      	lsls	r7, r3, #25
 80013e8:	bf48      	it	mi
 80013ea:	b2ad      	uxthmi	r5, r5
 80013ec:	6031      	str	r1, [r6, #0]
 80013ee:	07d9      	lsls	r1, r3, #31
 80013f0:	bf44      	itt	mi
 80013f2:	f043 0320 	orrmi.w	r3, r3, #32
 80013f6:	6023      	strmi	r3, [r4, #0]
 80013f8:	b11d      	cbz	r5, 8001402 <_printf_i+0x19e>
 80013fa:	2310      	movs	r3, #16
 80013fc:	e7ac      	b.n	8001358 <_printf_i+0xf4>
 80013fe:	4827      	ldr	r0, [pc, #156]	@ (800149c <_printf_i+0x238>)
 8001400:	e7e9      	b.n	80013d6 <_printf_i+0x172>
 8001402:	6823      	ldr	r3, [r4, #0]
 8001404:	f023 0320 	bic.w	r3, r3, #32
 8001408:	6023      	str	r3, [r4, #0]
 800140a:	e7f6      	b.n	80013fa <_printf_i+0x196>
 800140c:	4616      	mov	r6, r2
 800140e:	e7bd      	b.n	800138c <_printf_i+0x128>
 8001410:	6833      	ldr	r3, [r6, #0]
 8001412:	6825      	ldr	r5, [r4, #0]
 8001414:	6961      	ldr	r1, [r4, #20]
 8001416:	1d18      	adds	r0, r3, #4
 8001418:	6030      	str	r0, [r6, #0]
 800141a:	062e      	lsls	r6, r5, #24
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	d501      	bpl.n	8001424 <_printf_i+0x1c0>
 8001420:	6019      	str	r1, [r3, #0]
 8001422:	e002      	b.n	800142a <_printf_i+0x1c6>
 8001424:	0668      	lsls	r0, r5, #25
 8001426:	d5fb      	bpl.n	8001420 <_printf_i+0x1bc>
 8001428:	8019      	strh	r1, [r3, #0]
 800142a:	2300      	movs	r3, #0
 800142c:	6123      	str	r3, [r4, #16]
 800142e:	4616      	mov	r6, r2
 8001430:	e7bc      	b.n	80013ac <_printf_i+0x148>
 8001432:	6833      	ldr	r3, [r6, #0]
 8001434:	1d1a      	adds	r2, r3, #4
 8001436:	6032      	str	r2, [r6, #0]
 8001438:	681e      	ldr	r6, [r3, #0]
 800143a:	6862      	ldr	r2, [r4, #4]
 800143c:	2100      	movs	r1, #0
 800143e:	4630      	mov	r0, r6
 8001440:	f7fe fec6 	bl	80001d0 <memchr>
 8001444:	b108      	cbz	r0, 800144a <_printf_i+0x1e6>
 8001446:	1b80      	subs	r0, r0, r6
 8001448:	6060      	str	r0, [r4, #4]
 800144a:	6863      	ldr	r3, [r4, #4]
 800144c:	6123      	str	r3, [r4, #16]
 800144e:	2300      	movs	r3, #0
 8001450:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001454:	e7aa      	b.n	80013ac <_printf_i+0x148>
 8001456:	6923      	ldr	r3, [r4, #16]
 8001458:	4632      	mov	r2, r6
 800145a:	4649      	mov	r1, r9
 800145c:	4640      	mov	r0, r8
 800145e:	47d0      	blx	sl
 8001460:	3001      	adds	r0, #1
 8001462:	d0ad      	beq.n	80013c0 <_printf_i+0x15c>
 8001464:	6823      	ldr	r3, [r4, #0]
 8001466:	079b      	lsls	r3, r3, #30
 8001468:	d413      	bmi.n	8001492 <_printf_i+0x22e>
 800146a:	68e0      	ldr	r0, [r4, #12]
 800146c:	9b03      	ldr	r3, [sp, #12]
 800146e:	4298      	cmp	r0, r3
 8001470:	bfb8      	it	lt
 8001472:	4618      	movlt	r0, r3
 8001474:	e7a6      	b.n	80013c4 <_printf_i+0x160>
 8001476:	2301      	movs	r3, #1
 8001478:	4632      	mov	r2, r6
 800147a:	4649      	mov	r1, r9
 800147c:	4640      	mov	r0, r8
 800147e:	47d0      	blx	sl
 8001480:	3001      	adds	r0, #1
 8001482:	d09d      	beq.n	80013c0 <_printf_i+0x15c>
 8001484:	3501      	adds	r5, #1
 8001486:	68e3      	ldr	r3, [r4, #12]
 8001488:	9903      	ldr	r1, [sp, #12]
 800148a:	1a5b      	subs	r3, r3, r1
 800148c:	42ab      	cmp	r3, r5
 800148e:	dcf2      	bgt.n	8001476 <_printf_i+0x212>
 8001490:	e7eb      	b.n	800146a <_printf_i+0x206>
 8001492:	2500      	movs	r5, #0
 8001494:	f104 0619 	add.w	r6, r4, #25
 8001498:	e7f5      	b.n	8001486 <_printf_i+0x222>
 800149a:	bf00      	nop
 800149c:	080015ba 	.word	0x080015ba
 80014a0:	080015cb 	.word	0x080015cb

080014a4 <memmove>:
 80014a4:	4288      	cmp	r0, r1
 80014a6:	b510      	push	{r4, lr}
 80014a8:	eb01 0402 	add.w	r4, r1, r2
 80014ac:	d902      	bls.n	80014b4 <memmove+0x10>
 80014ae:	4284      	cmp	r4, r0
 80014b0:	4623      	mov	r3, r4
 80014b2:	d807      	bhi.n	80014c4 <memmove+0x20>
 80014b4:	1e43      	subs	r3, r0, #1
 80014b6:	42a1      	cmp	r1, r4
 80014b8:	d008      	beq.n	80014cc <memmove+0x28>
 80014ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80014be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80014c2:	e7f8      	b.n	80014b6 <memmove+0x12>
 80014c4:	4402      	add	r2, r0
 80014c6:	4601      	mov	r1, r0
 80014c8:	428a      	cmp	r2, r1
 80014ca:	d100      	bne.n	80014ce <memmove+0x2a>
 80014cc:	bd10      	pop	{r4, pc}
 80014ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80014d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80014d6:	e7f7      	b.n	80014c8 <memmove+0x24>

080014d8 <_sbrk_r>:
 80014d8:	b538      	push	{r3, r4, r5, lr}
 80014da:	4d06      	ldr	r5, [pc, #24]	@ (80014f4 <_sbrk_r+0x1c>)
 80014dc:	2300      	movs	r3, #0
 80014de:	4604      	mov	r4, r0
 80014e0:	4608      	mov	r0, r1
 80014e2:	602b      	str	r3, [r5, #0]
 80014e4:	f7ff fabc 	bl	8000a60 <_sbrk>
 80014e8:	1c43      	adds	r3, r0, #1
 80014ea:	d102      	bne.n	80014f2 <_sbrk_r+0x1a>
 80014ec:	682b      	ldr	r3, [r5, #0]
 80014ee:	b103      	cbz	r3, 80014f2 <_sbrk_r+0x1a>
 80014f0:	6023      	str	r3, [r4, #0]
 80014f2:	bd38      	pop	{r3, r4, r5, pc}
 80014f4:	200001ac 	.word	0x200001ac

080014f8 <memcpy>:
 80014f8:	440a      	add	r2, r1
 80014fa:	4291      	cmp	r1, r2
 80014fc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001500:	d100      	bne.n	8001504 <memcpy+0xc>
 8001502:	4770      	bx	lr
 8001504:	b510      	push	{r4, lr}
 8001506:	f811 4b01 	ldrb.w	r4, [r1], #1
 800150a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800150e:	4291      	cmp	r1, r2
 8001510:	d1f9      	bne.n	8001506 <memcpy+0xe>
 8001512:	bd10      	pop	{r4, pc}

08001514 <_realloc_r>:
 8001514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001518:	4680      	mov	r8, r0
 800151a:	4615      	mov	r5, r2
 800151c:	460c      	mov	r4, r1
 800151e:	b921      	cbnz	r1, 800152a <_realloc_r+0x16>
 8001520:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001524:	4611      	mov	r1, r2
 8001526:	f7ff bc4b 	b.w	8000dc0 <_malloc_r>
 800152a:	b92a      	cbnz	r2, 8001538 <_realloc_r+0x24>
 800152c:	f7ff fbdc 	bl	8000ce8 <_free_r>
 8001530:	2400      	movs	r4, #0
 8001532:	4620      	mov	r0, r4
 8001534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001538:	f000 f81a 	bl	8001570 <_malloc_usable_size_r>
 800153c:	4285      	cmp	r5, r0
 800153e:	4606      	mov	r6, r0
 8001540:	d802      	bhi.n	8001548 <_realloc_r+0x34>
 8001542:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001546:	d8f4      	bhi.n	8001532 <_realloc_r+0x1e>
 8001548:	4629      	mov	r1, r5
 800154a:	4640      	mov	r0, r8
 800154c:	f7ff fc38 	bl	8000dc0 <_malloc_r>
 8001550:	4607      	mov	r7, r0
 8001552:	2800      	cmp	r0, #0
 8001554:	d0ec      	beq.n	8001530 <_realloc_r+0x1c>
 8001556:	42b5      	cmp	r5, r6
 8001558:	462a      	mov	r2, r5
 800155a:	4621      	mov	r1, r4
 800155c:	bf28      	it	cs
 800155e:	4632      	movcs	r2, r6
 8001560:	f7ff ffca 	bl	80014f8 <memcpy>
 8001564:	4621      	mov	r1, r4
 8001566:	4640      	mov	r0, r8
 8001568:	f7ff fbbe 	bl	8000ce8 <_free_r>
 800156c:	463c      	mov	r4, r7
 800156e:	e7e0      	b.n	8001532 <_realloc_r+0x1e>

08001570 <_malloc_usable_size_r>:
 8001570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001574:	1f18      	subs	r0, r3, #4
 8001576:	2b00      	cmp	r3, #0
 8001578:	bfbc      	itt	lt
 800157a:	580b      	ldrlt	r3, [r1, r0]
 800157c:	18c0      	addlt	r0, r0, r3
 800157e:	4770      	bx	lr

08001580 <_init>:
 8001580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001582:	bf00      	nop
 8001584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001586:	bc08      	pop	{r3}
 8001588:	469e      	mov	lr, r3
 800158a:	4770      	bx	lr

0800158c <_fini>:
 800158c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800158e:	bf00      	nop
 8001590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001592:	bc08      	pop	{r3}
 8001594:	469e      	mov	lr, r3
 8001596:	4770      	bx	lr
