<profile>

<section name = "Vitis HLS Report for 'dut'" level="0">
<item name = "Date">Wed May  8 02:27:23 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">Principal_Component_Analysis.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 3.237 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_aveImpl_double_15_80_1_2_16_s_fu_119">aveImpl_double_15_80_1_2_16_s, 4794, 4794, 15.978 us, 15.978 us, 4794, 4794, no</column>
<column name="grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129">covCoreWrapper_double_15_80_1_2_16_s, 40981, 40981, 0.137 ms, 0.137 ms, 40982, 40982, dataflow</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138">dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_implement_fu_147">implement, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156">dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 45, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 98, 60770, 31707, 2</column>
<column name="Memory">6, -, 128, 130, 0</column>
<column name="Multiplexer">-, -, -, 537, -</column>
<column name="Register">-, -, 539, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 3, 7, 7, ~0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, 1, 1, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_aveImpl_double_15_80_1_2_16_s_fu_119">aveImpl_double_15_80_1_2_16_s, 0, 6, 6390, 3792, 0</column>
<column name="grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129">covCoreWrapper_double_15_80_1_2_16_s, 0, 25, 11994, 6264, 0</column>
<column name="dmul_64ns_64ns_64_8_max_dsp_1_U332">dmul_64ns_64ns_64_8_max_dsp_1, 0, 8, 388, 127, 0</column>
<column name="dmul_64ns_64ns_64_8_max_dsp_1_U333">dmul_64ns_64ns_64_8_max_dsp_1, 0, 8, 388, 127, 0</column>
<column name="dsqrt_64ns_64ns_64_30_no_dsp_0_U328">dsqrt_64ns_64ns_64_30_no_dsp_0, 0, 0, 0, 0, 0</column>
<column name="dsqrt_64ns_64ns_64_30_no_dsp_0_U329">dsqrt_64ns_64ns_64_30_no_dsp_0, 0, 0, 0, 0, 0</column>
<column name="dsqrt_64ns_64ns_64_30_no_dsp_0_U330">dsqrt_64ns_64ns_64_30_no_dsp_0, 0, 0, 0, 0, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138">dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, 0, 1, 168, 417, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156">dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3, 0, 0, 561, 417, 0</column>
<column name="grp_implement_fu_147">implement, 4, 46, 40716, 20514, 2</column>
<column name="mul_32ns_32ns_64_2_1_U331">mul_32ns_32ns_64_2_1, 0, 4, 165, 49, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pca_m_pcVals_0_U">pca_m_pcVals_0_RAM_AUTO_0R0W, 0, 64, 65, 0, 3, 64, 1, 192</column>
<column name="pca_m_pcVals_1_U">pca_m_pcVals_1_RAM_AUTO_1R1W, 0, 64, 65, 0, 3, 64, 1, 192</column>
<column name="pca_m_pcVecs_U">pca_m_pcVecs_RAM_AUTO_1R1W, 2, 0, 0, 0, 90, 64, 1, 5760</column>
<column name="standarisedData_U">standarisedData_RAM_AUTO_1R1W, 2, 0, 0, 0, 225, 64, 1, 14400</column>
<column name="covMatrix_U">standarisedData_RAM_AUTO_1R1W, 2, 0, 0, 0, 225, 64, 1, 14400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_ln298_fu_212_p2">-, 0, 0, 41, 34, 34</column>
<column name="ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">189, 43, 1, 43</column>
<column name="covMatrix_address0">14, 3, 8, 24</column>
<column name="covMatrix_ce0">14, 3, 1, 3</column>
<column name="covMatrix_we0">9, 2, 1, 2</column>
<column name="grp_fu_302_ce">20, 4, 1, 4</column>
<column name="grp_fu_302_p0">20, 4, 64, 256</column>
<column name="grp_fu_302_p1">20, 4, 64, 256</column>
<column name="grp_fu_306_ce">14, 3, 1, 3</column>
<column name="grp_fu_306_p0">14, 3, 64, 192</column>
<column name="grp_fu_306_p1">14, 3, 64, 192</column>
<column name="input_r_address0">14, 3, 11, 33</column>
<column name="input_r_address1">14, 3, 11, 33</column>
<column name="input_r_ce0">14, 3, 1, 3</column>
<column name="input_r_ce1">14, 3, 1, 3</column>
<column name="input_r_we0">9, 2, 1, 2</column>
<column name="input_r_we1">9, 2, 1, 2</column>
<column name="pca_m_pcVals_1_address0">20, 4, 2, 8</column>
<column name="pca_m_pcVals_1_ce0">14, 3, 1, 3</column>
<column name="pca_m_pcVals_1_we0">9, 2, 1, 2</column>
<column name="pca_m_pcVecs_address0">14, 3, 7, 21</column>
<column name="pca_m_pcVecs_ce0">14, 3, 1, 3</column>
<column name="pca_m_pcVecs_ce1">9, 2, 1, 2</column>
<column name="pca_m_pcVecs_we0">9, 2, 1, 2</column>
<column name="pca_m_pcVecs_we1">9, 2, 1, 2</column>
<column name="standarisedData_address0">14, 3, 8, 24</column>
<column name="standarisedData_ce0">14, 3, 1, 3</column>
<column name="standarisedData_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">42, 0, 42, 0</column>
<column name="ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_ready">1, 0, 1, 0</column>
<column name="grp_aveImpl_double_15_80_1_2_16_s_fu_119_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_covCoreWrapper_double_15_80_1_2_16_s_fu_129_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2_fu_138_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3_fu_156_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_implement_fu_147_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_ln31_reg_247">64, 0, 64, 0</column>
<column name="pca_m_pcVals_1_load_1_reg_272">64, 0, 64, 0</column>
<column name="pca_m_pcVals_1_load_2_reg_277">64, 0, 64, 0</column>
<column name="pca_m_pcVals_1_load_reg_257">64, 0, 64, 0</column>
<column name="sqrtVals_1_reg_287">64, 0, 64, 0</column>
<column name="sqrtVals_2_reg_292">64, 0, 64, 0</column>
<column name="sqrtVals_reg_282">64, 0, 64, 0</column>
<column name="sub_ln298_reg_297">34, 0, 34, 0</column>
<column name="trunc_ln31_reg_236">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="input_r_address0">out, 11, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_we0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d0">out, 64, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 64, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 11, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_we1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d1">out, 64, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 64, ap_memory, input_r, array</column>
<column name="outputLoadings_0_address0">out, 4, ap_memory, outputLoadings_0, array</column>
<column name="outputLoadings_0_ce0">out, 1, ap_memory, outputLoadings_0, array</column>
<column name="outputLoadings_0_we0">out, 1, ap_memory, outputLoadings_0, array</column>
<column name="outputLoadings_0_d0">out, 64, ap_memory, outputLoadings_0, array</column>
<column name="outputLoadings_1_address0">out, 4, ap_memory, outputLoadings_1, array</column>
<column name="outputLoadings_1_ce0">out, 1, ap_memory, outputLoadings_1, array</column>
<column name="outputLoadings_1_we0">out, 1, ap_memory, outputLoadings_1, array</column>
<column name="outputLoadings_1_d0">out, 64, ap_memory, outputLoadings_1, array</column>
<column name="outputLoadings_2_address0">out, 4, ap_memory, outputLoadings_2, array</column>
<column name="outputLoadings_2_ce0">out, 1, ap_memory, outputLoadings_2, array</column>
<column name="outputLoadings_2_we0">out, 1, ap_memory, outputLoadings_2, array</column>
<column name="outputLoadings_2_d0">out, 64, ap_memory, outputLoadings_2, array</column>
</table>
</item>
</section>
</profile>
