/*
* INTEL CONFIDENTIAL
*
* Copyright (C) 2010 - 2017 Intel Corporation.
* All Rights Reserved.
*
* The source code contained or described herein and all documents
* related to the source code ("Material") are owned by Intel Corporation
* or licensors. Title to the Material remains with Intel
* Corporation or its licensors. The Material contains trade
* secrets and proprietary and confidential information of Intel or its
* licensors. The Material is protected by worldwide copyright
* and trade secret laws and treaty provisions. No part of the Material may
* be used, copied, reproduced, modified, published, uploaded, posted,
* transmitted, distributed, or disclosed in any way without Intel's prior
* express written permission.
*
* No License under any patent, copyright, trade secret or other intellectual
* property right is granted to or conferred upon you by disclosure or
* delivery of the Materials, either expressly, by implication, inducement,
* estoppel or otherwise. Any license under such intellectual property rights
* must be express and approved by Intel in writing.
*/
/* Generated file - please do not edit. */

#ifndef _IPU_DEVICE_MEMORY_PROPERTIES_DEFS_H_
#define _IPU_DEVICE_MEMORY_PROPERTIES_DEFS_H_
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM0_CONTROL_BUS_ADDR 0x1C0000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM0_DATA_BUS_DMA_LB_ADDR 0x1C0000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM0_DATA_BUS_DMA_INT_ADDR 0x1C0000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM0_SIZE 0x20000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM0_BUS_WIDTH 0x200
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM1_CONTROL_BUS_ADDR 0x1E0000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM1_DATA_BUS_DMA_LB_ADDR 0x1E0000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM1_DATA_BUS_DMA_HBTX_ADDR 0x1E0000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM1_DATA_BUS_DMA_INT_ADDR 0x1E0000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM1_SIZE 0x20000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM1_BUS_WIDTH 0x200
#define IPU_DEVICE_MEMORY_LB_VMEM_CONTROL_BUS_ADDR 0xFFFFFFFF
#define IPU_DEVICE_MEMORY_LB_VMEM_DATA_BUS_DMA_LB_ADDR 0xFFFFFFFF
#define IPU_DEVICE_MEMORY_LB_VMEM_DATA_BUS_DMA_HBFRX_ADDR 0x3200000
#define IPU_DEVICE_MEMORY_LB_VMEM_DATA_BUS_DMA_HBTX_ADDR 0x3200000
#define IPU_DEVICE_MEMORY_LB_VMEM_DATA_BUS_DMA_INT_ADDR 0x3200000
#define IPU_DEVICE_MEMORY_LB_VMEM_DATA_BUS_STR2MMIO_ADDR 0x3000000
#define IPU_DEVICE_MEMORY_LB_VMEM_SIZE 0x10000
#define IPU_DEVICE_MEMORY_LB_VMEM_BUS_WIDTH 0x200
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM0_V2S_ADDR 0x1C0000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM1_V2S_ADDR 0x1E0000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM0_S2V_ADDR 0x1C0000
#define IPU_DEVICE_MEMORY_TRANSFER_VMEM1_S2V_ADDR 0x1E0000
#define IPU_DEVICE_MEMORY_TRANSFER_DMEM_CONTROL_BUS_ADDR 0x1A0000
#define IPU_DEVICE_MEMORY_TRANSFER_DMEM_DATA_BUS_ADDR 0x1A0000
#define IPU_DEVICE_MEMORY_TRANSFER_DMEM_DATA_BUS_DMA_INT_ADDR 0x1A0000
#define IPU_DEVICE_MEMORY_TRANSFER_DMEM_SIZE 0x2A00
#define IPU_DEVICE_MEMORY_TRANSFER_DMEM_BUS_WIDTH 0x20
#endif /* _IPU_DEVICE_MEMORY_PROPERTIES_DEFS_H_ */

