#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Feb 28 13:05:49 2023
# Process ID: 9712
# Current directory: C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17776 C:\Users\forest\Desktop\VIVADO_Prj\CMSDK_CortexM3_1\viavado_prj\CMSDK_CortexM3.xpr
# Log file: C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/vivado.log
# Journal file: C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj\vivado.jou
# Running On: LAPTOP-3N54D6K6, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17000 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Learn/Vivado/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Learn/Vivado/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* Current project part 'xa7z020clg400-1I' and the part 'xc7z020clg400-1' used to customize the IP 'ila_0' do not match.
open_project: Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 1197.316 ; gain = 359.578
update_compile_order -fileset sources_1
WARNING: [Vivado 12-4144] IP run ila_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xa7z020clg400-1I
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.srcs/sources_1/ip/ila_0/ila_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.srcs/sources_1/ip/ila_0/ila_0.xci

Top: ARM_SOC_TOP
INFO: [Device 21-403] Loading part xa7z020clg400-1I
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Learn/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10940] macro 'TRN_IDLE' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:113]
WARNING: [Synth 8-10940] macro 'TRN_BUSY' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:114]
WARNING: [Synth 8-10940] macro 'TRN_NONSEQ' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:115]
WARNING: [Synth 8-10940] macro 'TRN_SEQ' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:116]
WARNING: [Synth 8-10940] macro 'BUR_SINGLE' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:119]
WARNING: [Synth 8-10940] macro 'BUR_INCR' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:120]
WARNING: [Synth 8-10940] macro 'BUR_WRAP4' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:121]
WARNING: [Synth 8-10940] macro 'BUR_INCR4' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:122]
WARNING: [Synth 8-10940] macro 'BUR_WRAP8' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:123]
WARNING: [Synth 8-10940] macro 'BUR_INCR8' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:124]
WARNING: [Synth 8-10940] macro 'BUR_WRAP16' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:125]
WARNING: [Synth 8-10940] macro 'BUR_INCR16' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:126]
WARNING: [Synth 8-10940] macro 'TRN_IDLE' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:78]
WARNING: [Synth 8-10940] macro 'TRN_BUSY' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:79]
WARNING: [Synth 8-10940] macro 'TRN_NONSEQ' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:80]
WARNING: [Synth 8-10940] macro 'TRN_SEQ' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:81]
WARNING: [Synth 8-10940] macro 'BUR_SINGLE' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:84]
WARNING: [Synth 8-10940] macro 'BUR_INCR' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:85]
WARNING: [Synth 8-10940] macro 'BUR_WRAP4' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:86]
WARNING: [Synth 8-10940] macro 'BUR_INCR4' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:87]
WARNING: [Synth 8-10940] macro 'BUR_WRAP8' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:88]
WARNING: [Synth 8-10940] macro 'BUR_INCR8' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:89]
WARNING: [Synth 8-10940] macro 'BUR_WRAP16' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:90]
WARNING: [Synth 8-10940] macro 'BUR_INCR16' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:91]
WARNING: [Synth 8-10940] macro 'TRN_IDLE' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:113]
WARNING: [Synth 8-10940] macro 'TRN_BUSY' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:114]
WARNING: [Synth 8-10940] macro 'TRN_NONSEQ' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:115]
WARNING: [Synth 8-10940] macro 'TRN_SEQ' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:116]
WARNING: [Synth 8-10940] macro 'BUR_SINGLE' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:119]
WARNING: [Synth 8-10940] macro 'BUR_INCR' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:120]
WARNING: [Synth 8-10940] macro 'BUR_WRAP4' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:121]
WARNING: [Synth 8-10940] macro 'BUR_INCR4' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:122]
WARNING: [Synth 8-10940] macro 'BUR_WRAP8' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:123]
WARNING: [Synth 8-10940] macro 'BUR_INCR8' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:124]
WARNING: [Synth 8-10940] macro 'BUR_WRAP16' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:125]
WARNING: [Synth 8-10940] macro 'BUR_INCR16' is redefined [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:126]
INFO: [Synth 8-11241] undeclared symbol 'clk', assumed default net type 'wire' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:22]
INFO: [Synth 8-11241] undeclared symbol 'HADDRI', assumed default net type 'wire' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:25]
INFO: [Synth 8-11241] undeclared symbol 'HRDATAI', assumed default net type 'wire' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:26]
WARNING: [Synth 8-8895] 'clk' is already implicitly declared on line 22 [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:33]
WARNING: [Synth 8-8895] 'HADDRI' is already implicitly declared on line 25 [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:119]
WARNING: [Synth 8-8895] 'HRDATAI' is already implicitly declared on line 26 [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:124]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1994.445 ; gain = 434.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ARM_SOC_TOP' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Learn/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Learn/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'swdio_tri_buf' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_2/rtl/swdio_tri_buf.v:1]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Learn/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [D:/Learn/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'swdio_tri_buf' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_2/rtl/swdio_tri_buf.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:21]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/.Xil/Vivado-9712-LAPTOP-3N54D6K6/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/.Xil/Vivado-9712-LAPTOP-3N54D6K6/realtime/ila_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cortexm3ds_logic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/core/cortexm3ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm3ds_logic' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/core/cortexm3ds_logic.v:27]
WARNING: [Synth 8-7071] port 'TDO' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'nTDOEN' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'SWV' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'JTAGNSW' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'TRACECLK' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'TRACEDATA' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'MEMATTRI' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'MEMATTRD' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'EXREQD' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'MEMATTRS' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'EXREQS' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'BRCHSTAT' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HALTED' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'LOCKUP' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'SLEEPDEEP' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'ETMINTNUM' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'ETMINTSTAT' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'TXEV' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'TRCENA' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'CURRPRI' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'DBGRESTARTED' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'SLEEPHOLDACKn' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'GATEHCLK' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HTMDHADDR' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HTMDHTRANS' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HTMDHSIZE' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HTMDHBURST' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HTMDHPROT' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HTMDHWDATA' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HTMDHWRITE' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HTMDHRDATA' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HTMDHREADY' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'HTMDHRESP' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'WICENACK' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'WAKEUP' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r0_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r1_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r2_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r3_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r4_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r5_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r6_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r7_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r8_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r9_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r10_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r11_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_r12_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_msp_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_psp_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7071] port 'vis_pc_o' of module 'cortexm3ds_logic' is unconnected for instance 'ulogic' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
WARNING: [Synth 8-7023] instance 'ulogic' of module 'cortexm3ds_logic' has 122 connections declared, but only 71 given [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtx' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v:49]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxInStg' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:32]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:405]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:421]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxInStg' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v:32]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS0' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtx_default_slave' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtx_default_slave' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS0' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS1' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS1' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS2' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS2' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS3' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS3' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS4' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS4' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM0' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM0' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v:167]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v:170]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM0' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM0' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM1' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM1' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v:170]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v:173]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM1' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM1' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM2' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM2' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM2' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM2' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM3' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM3' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v:170]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v:173]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM3' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM3' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM4' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM4' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v:170]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v:173]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM4' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM4' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtx' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v:49]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM0' does not match port width (4) of module 'L1AhbMtx' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:496]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM1' does not match port width (4) of module 'L1AhbMtx' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:512]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM2' does not match port width (4) of module 'L1AhbMtx' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:528]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM3' does not match port width (4) of module 'L1AhbMtx' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:544]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM4' does not match port width (4) of module 'L1AhbMtx' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:560]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_ahb_sync' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v:30]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 2 - type: integer 
	Parameter BURST bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_ahb_sync_error_canc' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v:31]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v:163]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_ahb_sync_error_canc' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v:31]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_ahb_sync' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v:30]
INFO: [Synth 8-6157] synthesizing module 'L2AhbMtx' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v:45]
INFO: [Synth 8-6157] synthesizing module 'L2AhbInStg' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:32]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:405]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:421]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbInStg' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v:32]
INFO: [Synth 8-6157] synthesizing module 'L2AhbDecS0' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L2AhbMtx_default_slave' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbMtx_default_slave' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbDecS0' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L2AhbOutStg' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v:35]
INFO: [Synth 8-6157] synthesizing module 'L2AhbArb' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:166]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:169]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbArb' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbArb.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbOutStg' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbMtx' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v:45]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM0' does not match port width (4) of module 'L2AhbMtx' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:688]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM1' does not match port width (4) of module 'L2AhbMtx' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:703]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_apb' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_apb/cmsdk_ahb_to_apb.v:31]
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter REGISTER_RDATA bound to: 1 - type: integer 
	Parameter REGISTER_WDATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_apb' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_apb/cmsdk_ahb_to_apb.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_apb' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:738]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_slave_mux' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_apb/cmsdk_apb_slave_mux.v:26]
	Parameter PORT0_ENABLE bound to: 1 - type: integer 
	Parameter PORT1_ENABLE bound to: 0 - type: integer 
	Parameter PORT2_ENABLE bound to: 0 - type: integer 
	Parameter PORT3_ENABLE bound to: 0 - type: integer 
	Parameter PORT4_ENABLE bound to: 0 - type: integer 
	Parameter PORT5_ENABLE bound to: 0 - type: integer 
	Parameter PORT6_ENABLE bound to: 0 - type: integer 
	Parameter PORT7_ENABLE bound to: 0 - type: integer 
	Parameter PORT8_ENABLE bound to: 0 - type: integer 
	Parameter PORT9_ENABLE bound to: 0 - type: integer 
	Parameter PORT10_ENABLE bound to: 0 - type: integer 
	Parameter PORT11_ENABLE bound to: 0 - type: integer 
	Parameter PORT12_ENABLE bound to: 0 - type: integer 
	Parameter PORT13_ENABLE bound to: 0 - type: integer 
	Parameter PORT14_ENABLE bound to: 0 - type: integer 
	Parameter PORT15_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_slave_mux' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_apb/cmsdk_apb_slave_mux.v:26]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_sram' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/cmsdk_ahb_to_sram.v:26]
	Parameter AW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_sram' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/cmsdk_ahb_to_sram.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_sram' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:898]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_fpga_sram' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/cmsdk_fpga_sram.v:27]
	Parameter AW bound to: 14 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/keil_prj/image.hex' is read successfully [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/cmsdk_fpga_sram.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_fpga_sram' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/cmsdk_fpga_sram.v:27]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_sram' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:944]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_uart' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/cmsdk_apb_uart.v:53]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/cmsdk_apb_uart.v:260]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/cmsdk_apb_uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_uart' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/cmsdk_apb_uart.v:53]
WARNING: [Synth 8-7071] port 'TXEN' of module 'cmsdk_apb_uart' is unconnected for instance 'UART' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:979]
WARNING: [Synth 8-7071] port 'BAUDTICK' of module 'cmsdk_apb_uart' is unconnected for instance 'UART' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:979]
WARNING: [Synth 8-7023] instance 'UART' of module 'cmsdk_apb_uart' has 21 connections declared, but only 19 given [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:979]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_gpio' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/GPIO/cmsdk_ahb_gpio.v:24]
	Parameter ALTERNATE_FUNC_MASK bound to: 16'b1111111111111111 
	Parameter ALTERNATE_FUNC_DEFAULT bound to: 16'b0000000000000000 
	Parameter BE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_iop' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/GPIO/cmsdk_ahb_to_iop.v:28]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_iop' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/GPIO/cmsdk_ahb_to_iop.v:28]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_iop_gpio' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/GPIO/cmsdk_iop_gpio.v:46]
	Parameter ALTERNATE_FUNC_MASK bound to: 16'b1111111111111111 
	Parameter ALTERNATE_FUNC_DEFAULT bound to: 16'b0000000000000000 
	Parameter BE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/GPIO/cmsdk_iop_gpio.v:163]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/GPIO/cmsdk_iop_gpio.v:166]
INFO: [Synth 8-226] default block is never used [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/GPIO/cmsdk_iop_gpio.v:192]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_iop_gpio' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/GPIO/cmsdk_iop_gpio.v:46]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_gpio' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/GPIO/cmsdk_ahb_gpio.v:24]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (12) of module 'cmsdk_ahb_gpio' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:1057]
WARNING: [Synth 8-689] width (2) of port connection 'HRESP' does not match port width (1) of module 'cmsdk_ahb_gpio' [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:1063]
INFO: [Synth 8-6155] done synthesizing module 'ARM_SOC_TOP' (0#1) [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:3]
WARNING: [Synth 8-3848] Net SCANOUTHCLK in module/entity L1AhbMtx does not have driver. [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v:446]
WARNING: [Synth 8-6014] Unused sequential element data_in_port_reg was removed.  [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v:301]
WARNING: [Synth 8-3848] Net SCANOUTHCLK in module/entity L2AhbMtx does not have driver. [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v:190]
WARNING: [Synth 8-3936] Found unconnected internal register 'IOWDATALE_reg' and it is trimmed from '32' to '16' bits. [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/peripheral/GPIO/cmsdk_iop_gpio.v:232]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:21]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SynClock.sys_clk'. This will prevent further optimization [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ulogic'. This will prevent further optimization [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:159]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_L1AhbMtx'. This will prevent further optimization [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:402]
WARNING: [Synth 8-3848] Net HRDATA_AHBL2P1 in module/entity ARM_SOC_TOP does not have driver. [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:655]
WARNING: [Synth 8-3848] Net HREADYOUT_AHBL2P1 in module/entity ARM_SOC_TOP does not have driver. [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:653]
WARNING: [Synth 8-3848] Net HRESP_AHBL2P1 in module/entity ARM_SOC_TOP does not have driver. [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:656]
WARNING: [Synth 8-3848] Net HRDATA_AHBL1P3 in module/entity ARM_SOC_TOP does not have driver. [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:380]
WARNING: [Synth 8-3848] Net HREADYOUT_AHBL1P3 in module/entity ARM_SOC_TOP does not have driver. [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:382]
WARNING: [Synth 8-3848] Net HRESP_AHBL1P3 in module/entity ARM_SOC_TOP does not have driver. [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/rtl/ARM_SOC_TOP.v:381]
WARNING: [Synth 8-7129] Port IOWDATA[31] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[30] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[29] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[28] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[27] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[26] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[25] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[24] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[23] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[22] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[21] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[20] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[19] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[18] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[17] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port IOWDATA[16] in module cmsdk_iop_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTRANS[0] in module cmsdk_ahb_to_iop is either unconnected or has no load
WARNING: [Synth 8-7129] Port HSIZE[2] in module cmsdk_ahb_to_iop is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[31] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[30] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[29] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[28] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[27] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[26] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[25] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[24] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[23] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[22] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[21] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[20] in module cmsdk_apb_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port HTRANS[0] in module cmsdk_ahb_to_sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port HSIZE[2] in module cmsdk_ahb_to_sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port PREADY1 in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[31] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[30] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[29] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[28] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[27] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[26] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[25] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[24] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[23] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[22] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[21] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[20] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[19] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[18] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[17] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[16] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[15] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[14] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[13] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[12] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[11] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[10] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[9] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[8] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[7] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[6] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[5] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[4] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[3] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[2] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[1] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA1[0] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PSLVERR1 in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PREADY2 in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[31] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[30] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[29] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[28] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[27] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[26] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[25] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[24] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[23] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[22] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[21] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[20] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[19] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[18] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[17] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[16] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[15] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[14] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[13] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[12] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[11] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[10] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[9] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[8] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[7] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[6] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[5] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[4] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[3] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[2] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[1] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PRDATA2[0] in module cmsdk_apb_slave_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PSLVERR2 in module cmsdk_apb_slave_mux is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:49 ; elapsed = 00:01:47 . Memory (MB): peak = 3150.914 ; gain = 1590.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:01:56 . Memory (MB): peak = 3162.496 ; gain = 1602.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:58 ; elapsed = 00:01:56 . Memory (MB): peak = 3162.496 ; gain = 1602.121
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'your_instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3204.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.srcs/constrs_1/new/CMSDK_CortexM3.xdc]
Finished Parsing XDC File [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.srcs/constrs_1/new/CMSDK_CortexM3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.srcs/constrs_1/new/CMSDK_CortexM3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ARM_SOC_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ARM_SOC_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3301.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 277 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 244 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:02:54 ; elapsed = 00:02:29 . Memory (MB): peak = 3334.613 ; gain = 1774.238
118 Infos, 219 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:06 ; elapsed = 00:02:41 . Memory (MB): peak = 3334.613 ; gain = 2137.297
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7z020clg400-1I
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'your_instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 3334.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 890 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: your_instance_name UUID: c43761e0-c036-5039-8c69-07a263a83e64 
Parsing XDC File [c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [c:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.srcs/constrs_1/new/CMSDK_CortexM3.xdc]
Finished Parsing XDC File [C:/Users/forest/Desktop/VIVADO_Prj/CMSDK_CortexM3_1/viavado_prj/CMSDK_CortexM3.srcs/constrs_1/new/CMSDK_CortexM3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3334.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 293 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 244 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3334.613 ; gain = 0.000
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.361 . Memory (MB): peak = 3334.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 908 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  tcl.collectionResultDisplayLimit
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3334.613 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3334.613 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3334.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 299 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 244 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3334.613 ; gain = 0.000
open_report: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3334.613 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 13:51:11 2023...
