TimeQuest Timing Analyzer report for ORT2
Tue Sep 24 18:15:36 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Output Enable Times
 20. Minimum Output Enable Times
 21. Output Disable Times
 22. Minimum Output Disable Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'CLK'
 31. Slow 1200mV 0C Model Hold: 'CLK'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'CLK'
 48. Fast 1200mV 0C Model Hold: 'CLK'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Slow Corner Signal Integrity Metrics
 67. Fast Corner Signal Integrity Metrics
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths
 73. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; ORT2                                               ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 99.87 MHz ; 99.87 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -9.013 ; -2048.072          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.333 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -817.892                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                          ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.013 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.225      ; 10.266     ;
; -9.013 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.222      ; 10.263     ;
; -9.005 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.220      ; 10.253     ;
; -9.001 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 10.245     ;
; -8.997 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 10.252     ;
; -8.993 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.230      ; 10.251     ;
; -8.976 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 10.233     ;
; -8.968 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 10.212     ;
; -8.952 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 10.211     ;
; -8.917 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 10.163     ;
; -8.889 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.225      ; 10.142     ;
; -8.889 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.222      ; 10.139     ;
; -8.881 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.220      ; 10.129     ;
; -8.877 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 10.121     ;
; -8.873 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 10.128     ;
; -8.872 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.221      ; 10.121     ;
; -8.869 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.230      ; 10.127     ;
; -8.863 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 10.118     ;
; -8.852 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 10.109     ;
; -8.844 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 10.088     ;
; -8.828 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 10.087     ;
; -8.811 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.218      ; 10.057     ;
; -8.811 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.213      ; 10.052     ;
; -8.807 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.225      ; 10.060     ;
; -8.807 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.222      ; 10.057     ;
; -8.799 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.220      ; 10.047     ;
; -8.795 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 10.039     ;
; -8.793 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 10.039     ;
; -8.791 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 10.046     ;
; -8.787 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.230      ; 10.045     ;
; -8.776 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 10.035     ;
; -8.770 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 10.027     ;
; -8.762 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 10.006     ;
; -8.753 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a40~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 10.012     ;
; -8.752 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.225      ; 10.005     ;
; -8.752 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.222      ; 10.002     ;
; -8.748 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.221      ; 9.997      ;
; -8.746 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 10.005     ;
; -8.744 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a2~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.222      ; 9.994      ;
; -8.744 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.220      ; 9.992      ;
; -8.743 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.225      ; 9.996      ;
; -8.743 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.222      ; 9.993      ;
; -8.740 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 9.984      ;
; -8.739 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 9.994      ;
; -8.737 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a32~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.222      ; 9.987      ;
; -8.736 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 9.991      ;
; -8.735 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.220      ; 9.983      ;
; -8.732 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.230      ; 9.990      ;
; -8.731 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 9.975      ;
; -8.729 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a8~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.231      ; 9.988      ;
; -8.727 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 9.982      ;
; -8.725 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a42~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.256      ; 10.009     ;
; -8.723 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.230      ; 9.981      ;
; -8.717 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a29~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.232      ; 9.977      ;
; -8.715 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 9.972      ;
; -8.711 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 9.957      ;
; -8.708 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.256      ; 9.992      ;
; -8.707 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 9.951      ;
; -8.706 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 9.963      ;
; -8.698 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 9.942      ;
; -8.691 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 9.950      ;
; -8.690 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.218      ; 9.936      ;
; -8.687 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.218      ; 9.933      ;
; -8.687 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.213      ; 9.928      ;
; -8.682 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 9.941      ;
; -8.666 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.221      ; 9.915      ;
; -8.657 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 9.912      ;
; -8.656 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 9.902      ;
; -8.652 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 9.911      ;
; -8.649 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.213      ; 9.890      ;
; -8.647 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.218      ; 9.893      ;
; -8.645 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.222      ; 9.895      ;
; -8.643 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.225      ; 9.896      ;
; -8.643 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.222      ; 9.893      ;
; -8.641 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.222      ; 9.891      ;
; -8.638 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.225      ; 9.891      ;
; -8.635 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.220      ; 9.883      ;
; -8.634 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.225      ; 9.887      ;
; -8.631 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 9.875      ;
; -8.629 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a40~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.231      ; 9.888      ;
; -8.627 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 9.882      ;
; -8.625 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.216      ; 9.869      ;
; -8.623 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.230      ; 9.881      ;
; -8.620 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.227      ; 9.875      ;
; -8.620 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a2~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.222      ; 9.870      ;
; -8.613 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a32~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.222      ; 9.863      ;
; -8.611 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.221      ; 9.860      ;
; -8.606 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.229      ; 9.863      ;
; -8.605 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.218      ; 9.851      ;
; -8.605 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.213      ; 9.846      ;
; -8.605 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a8~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.231      ; 9.864      ;
; -8.602 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.221      ; 9.851      ;
; -8.602 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 9.857      ;
; -8.601 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a42~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.256      ; 9.885      ;
; -8.598 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.216      ; 9.842      ;
; -8.596 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.218      ; 9.842      ;
; -8.596 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.225      ; 9.849      ;
; -8.594 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a35~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.255      ; 9.877      ;
; -8.593 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.227      ; 9.848      ;
; -8.593 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a29~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.232      ; 9.853      ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; VGAController:inst|REGX:inst|data[2]                                                         ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a46~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.377      ; 0.897      ;
; 0.358 ; Cursor:inst10|REGX:Colour|data[2]                                                            ; Cursor:inst10|REGX:Colour|data[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Cursor:inst10|REGX:Colour|data[0]                                                            ; Cursor:inst10|REGX:Colour|data[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Cursor:inst10|CLK_DIVIDER:inst7|out_clk_next                                                 ; Cursor:inst10|CLK_DIVIDER:inst7|out_clk_next                                                                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[0]                              ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[0]                                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[1]                              ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[1]                                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MouseInterface:inst8|MousePS2:inst|REGX:inst11|data[0]                                       ; MouseInterface:inst8|MousePS2:inst|REGX:inst11|data[0]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst4|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst3|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; VGAController:inst|REGX:inst|data[5]                                                         ; VGAController:inst|REGX:inst|data[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; VGAController:inst|REGX:inst|data[6]                                                         ; VGAController:inst|REGX:inst|data[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; VGAController:inst|REGX:inst|data[0]                                                         ; VGAController:inst|REGX:inst|data[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; VGAController:inst|REGX:inst|data[2]                                                         ; VGAController:inst|REGX:inst|data[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; VGAController:inst|REGX:inst|data[1]                                                         ; VGAController:inst|REGX:inst|data[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; VGAController:inst|REGX:inst|data[3]                                                         ; VGAController:inst|REGX:inst|data[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Cursor:inst10|CLK_DIVIDER:inst33|out_clk_next                                                ; Cursor:inst10|CLK_DIVIDER:inst33|out_clk_next                                                                          ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Canvas:inst12|REGX:inst14|data[0]                                                            ; Canvas:inst12|REGX:inst14|data[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[1]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[1]                                               ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                                               ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[3]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[1]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[2]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst4|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst1|data[0]                                                        ; VGAController:inst|REGX:inst1|data[0]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst1|data[4]                                                        ; VGAController:inst|REGX:inst1|data[4]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst1|data[1]                                                        ; VGAController:inst|REGX:inst1|data[1]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst1|data[2]                                                        ; VGAController:inst|REGX:inst1|data[2]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst1|data[9]                                                        ; VGAController:inst|REGX:inst1|data[9]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst1|data[6]                                                        ; VGAController:inst|REGX:inst1|data[6]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst1|data[7]                                                        ; VGAController:inst|REGX:inst1|data[7]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst1|data[8]                                                        ; VGAController:inst|REGX:inst1|data[8]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst|data[7]                                                         ; VGAController:inst|REGX:inst|data[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst|data[8]                                                         ; VGAController:inst|REGX:inst|data[8]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst|data[9]                                                         ; VGAController:inst|REGX:inst|data[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAController:inst|REGX:inst|data[4]                                                         ; VGAController:inst|REGX:inst|data[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[0]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[0]                                             ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.580      ;
; 0.365 ; VGAController:inst|REGX:inst|data[4]                                                         ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a44~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.379      ; 0.931      ;
; 0.373 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[4]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[20]                                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[2]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[1]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[17]                                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[6]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[14]                                                        ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.592      ;
; 0.376 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[0]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[16]                                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.595      ;
; 0.379 ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[9]                                     ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[9]                                                               ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[2]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[10]                                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[1]                              ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[0]                                                        ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[2]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[2]                                                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[0]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[0]                                                     ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[0]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[0]                                                         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst13|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[4]                                              ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.599      ;
; 0.383 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst17|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[2]                                              ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst11|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[5]                                              ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.602      ;
; 0.384 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst15|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[3]                                              ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.602      ;
; 0.387 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.606      ;
; 0.387 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.605      ;
; 0.391 ; Cursor:inst10|REGX:X_RightSide|data[9]                                                       ; Cursor:inst10|REGX:X_RightSide|data[9]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|inst64                                 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.610      ;
; 0.395 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[6]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[6]                                                     ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[4]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[4]                                                     ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.614      ;
; 0.396 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[1]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[1]                                                     ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.614      ;
; 0.396 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:Timer_reg|data[12]                ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:Timer_reg|data[12]                                          ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.615      ;
; 0.396 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|inst64                                 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|inst                                             ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.615      ;
; 0.397 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[3]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[3]                                                     ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.615      ;
; 0.438 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[1]                                               ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.656      ;
; 0.440 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[0]                                             ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.658      ;
; 0.441 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|inst17                                                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.659      ;
; 0.481 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst|data[0]   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst5|data[0]                            ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.699      ;
; 0.499 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst19|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst21|data[0]                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.717      ;
; 0.500 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst21|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst23|data[0]                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst9|data[0]  ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst11|data[0]                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.718      ;
; 0.501 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst7|data[0]  ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst9|data[0]                            ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.719      ;
; 0.517 ; Cursor:inst10|CLK_DIVIDER:inst33|out_clk_next                                                ; Cursor:inst10|RISING_EDGE:inst36|inst50                                                                                ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.735      ;
; 0.523 ; Cursor:inst10|inst9                                                                          ; Cursor:inst10|inst10                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.742      ;
; 0.523 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[2]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[2]                                                         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.742      ;
; 0.525 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[2]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[2]                                                     ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.744      ;
; 0.531 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[0]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[8]                                                         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.750      ;
; 0.531 ; MouseInterface:inst8|MousePS2:inst|RISING_EDGE:inst1|inst50                                  ; MouseInterface:inst8|MousePS2:inst|RISING_EDGE:inst1|inst51                                                            ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.750      ;
; 0.534 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[4]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[4]                                                         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.753      ;
; 0.534 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[1]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[1]                                                         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.753      ;
; 0.537 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                              ; Cursor:inst10|REGX:Colour|data[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.754      ;
; 0.537 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[0]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[0]                                                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                              ; Cursor:inst10|REGX:Colour|data[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.754      ;
; 0.537 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|inst                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.755      ;
; 0.538 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[7]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[7]                                                     ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.756      ;
; 0.538 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                              ; Cursor:inst10|REGX:Colour|data[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.755      ;
; 0.539 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[5]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[5]                                                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.757      ;
; 0.539 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[5]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[5]                                                     ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.757      ;
; 0.544 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|inst                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|inst1                                            ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.762      ;
; 0.549 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[14]                                                     ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[14]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[6]                                                      ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[6]                                                                                ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; Cursor:inst10|CLK_DIVIDER:inst7|cnt[8]                                                       ; Cursor:inst10|CLK_DIVIDER:inst7|cnt[8]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|inst                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|inst1                                            ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[16]                                                     ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[16]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; Cursor:inst10|CLK_DIVIDER:inst7|cnt[10]                                                      ; Cursor:inst10|CLK_DIVIDER:inst7|cnt[10]                                                                                ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[11]                                                     ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[11]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; Cursor:inst10|CLK_DIVIDER:inst7|cnt[9]                                                       ; Cursor:inst10|CLK_DIVIDER:inst7|cnt[9]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.770      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                                                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a2                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a24                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a24~porta_address_reg0 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2C      ; CLK        ; 1.731 ; 2.163 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 2.597 ; 3.057 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; PS2C      ; CLK        ; -1.365 ; -1.785 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; -1.656 ; -2.090 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; BLUE[*]   ; CLK        ; 14.913 ; 14.996 ; Rise       ; CLK             ;
;  BLUE[0]  ; CLK        ; 13.559 ; 13.320 ; Rise       ; CLK             ;
;  BLUE[1]  ; CLK        ; 13.239 ; 13.067 ; Rise       ; CLK             ;
;  BLUE[2]  ; CLK        ; 13.761 ; 13.603 ; Rise       ; CLK             ;
;  BLUE[3]  ; CLK        ; 14.913 ; 14.996 ; Rise       ; CLK             ;
; GREEN[*]  ; CLK        ; 15.084 ; 15.376 ; Rise       ; CLK             ;
;  GREEN[0] ; CLK        ; 14.470 ; 14.628 ; Rise       ; CLK             ;
;  GREEN[1] ; CLK        ; 14.542 ; 14.727 ; Rise       ; CLK             ;
;  GREEN[2] ; CLK        ; 15.084 ; 15.376 ; Rise       ; CLK             ;
;  GREEN[3] ; CLK        ; 14.271 ; 14.349 ; Rise       ; CLK             ;
; H_SYNC    ; CLK        ; 8.709  ; 8.671  ; Rise       ; CLK             ;
; LED1      ; CLK        ; 6.980  ; 7.073  ; Rise       ; CLK             ;
; LED2      ; CLK        ; 7.118  ; 7.250  ; Rise       ; CLK             ;
; LED3      ; CLK        ; 6.671  ; 6.708  ; Rise       ; CLK             ;
; PS2C      ; CLK        ; 6.748  ; 6.869  ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 6.315  ; 6.344  ; Rise       ; CLK             ;
; RED[*]    ; CLK        ; 14.769 ; 14.755 ; Rise       ; CLK             ;
;  RED[0]   ; CLK        ; 13.414 ; 13.230 ; Rise       ; CLK             ;
;  RED[1]   ; CLK        ; 13.929 ; 13.681 ; Rise       ; CLK             ;
;  RED[2]   ; CLK        ; 13.361 ; 13.304 ; Rise       ; CLK             ;
;  RED[3]   ; CLK        ; 14.769 ; 14.755 ; Rise       ; CLK             ;
; V_SYNC    ; CLK        ; 9.027  ; 9.004  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BLUE[*]   ; CLK        ; 6.996 ; 6.943 ; Rise       ; CLK             ;
;  BLUE[0]  ; CLK        ; 7.200 ; 7.108 ; Rise       ; CLK             ;
;  BLUE[1]  ; CLK        ; 6.996 ; 6.943 ; Rise       ; CLK             ;
;  BLUE[2]  ; CLK        ; 7.396 ; 7.341 ; Rise       ; CLK             ;
;  BLUE[3]  ; CLK        ; 7.162 ; 7.109 ; Rise       ; CLK             ;
; GREEN[*]  ; CLK        ; 6.898 ; 6.824 ; Rise       ; CLK             ;
;  GREEN[0] ; CLK        ; 6.960 ; 6.934 ; Rise       ; CLK             ;
;  GREEN[1] ; CLK        ; 6.981 ; 6.968 ; Rise       ; CLK             ;
;  GREEN[2] ; CLK        ; 7.528 ; 7.638 ; Rise       ; CLK             ;
;  GREEN[3] ; CLK        ; 6.898 ; 6.824 ; Rise       ; CLK             ;
; H_SYNC    ; CLK        ; 6.750 ; 6.866 ; Rise       ; CLK             ;
; LED1      ; CLK        ; 6.812 ; 6.900 ; Rise       ; CLK             ;
; LED2      ; CLK        ; 6.945 ; 7.070 ; Rise       ; CLK             ;
; LED3      ; CLK        ; 6.515 ; 6.550 ; Rise       ; CLK             ;
; PS2C      ; CLK        ; 6.479 ; 6.392 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 6.173 ; 6.201 ; Rise       ; CLK             ;
; RED[*]    ; CLK        ; 6.720 ; 6.755 ; Rise       ; CLK             ;
;  RED[0]   ; CLK        ; 7.219 ; 7.244 ; Rise       ; CLK             ;
;  RED[1]   ; CLK        ; 7.543 ; 7.579 ; Rise       ; CLK             ;
;  RED[2]   ; CLK        ; 6.720 ; 6.755 ; Rise       ; CLK             ;
;  RED[3]   ; CLK        ; 7.468 ; 7.354 ; Rise       ; CLK             ;
; V_SYNC    ; CLK        ; 6.655 ; 6.671 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2D      ; CLK        ; 6.053 ; 6.053 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2D      ; CLK        ; 5.737 ; 5.737 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; PS2D      ; CLK        ; 5.984     ; 6.073     ; Rise       ; CLK             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; PS2D      ; CLK        ; 5.756     ; 5.768     ; Rise       ; CLK             ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 111.78 MHz ; 111.78 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -7.946 ; -1778.585         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.312 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -817.892                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                           ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.946 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.196      ; 9.162      ;
; -7.927 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 9.135      ;
; -7.925 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.192      ; 9.137      ;
; -7.920 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.200      ; 9.140      ;
; -7.917 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.190      ; 9.127      ;
; -7.913 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 9.130      ;
; -7.895 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.201      ; 9.116      ;
; -7.891 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 9.099      ;
; -7.875 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.199      ; 9.094      ;
; -7.837 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.196      ; 9.053      ;
; -7.823 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.188      ; 9.031      ;
; -7.818 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 9.026      ;
; -7.817 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 9.034      ;
; -7.816 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.192      ; 9.028      ;
; -7.811 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.200      ; 9.031      ;
; -7.808 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.190      ; 9.018      ;
; -7.804 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 9.021      ;
; -7.786 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.201      ; 9.007      ;
; -7.782 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.191      ; 8.993      ;
; -7.782 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.990      ;
; -7.770 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.196      ; 8.986      ;
; -7.766 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.199      ; 8.985      ;
; -7.751 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.959      ;
; -7.749 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.192      ; 8.961      ;
; -7.744 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.200      ; 8.964      ;
; -7.741 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.190      ; 8.951      ;
; -7.740 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.948      ;
; -7.737 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 8.954      ;
; -7.735 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.185      ; 8.940      ;
; -7.727 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.202      ; 8.949      ;
; -7.720 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.196      ; 8.936      ;
; -7.719 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.201      ; 8.940      ;
; -7.715 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.923      ;
; -7.714 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.922      ;
; -7.708 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 8.925      ;
; -7.708 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.196      ; 8.924      ;
; -7.705 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a40~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.201      ; 8.926      ;
; -7.701 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.909      ;
; -7.699 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.192      ; 8.911      ;
; -7.699 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.199      ; 8.918      ;
; -7.694 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.200      ; 8.914      ;
; -7.691 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.190      ; 8.901      ;
; -7.689 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.897      ;
; -7.687 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 8.904      ;
; -7.687 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.192      ; 8.899      ;
; -7.682 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.200      ; 8.902      ;
; -7.679 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a42~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.225      ; 8.924      ;
; -7.679 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.190      ; 8.889      ;
; -7.675 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 8.892      ;
; -7.673 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.191      ; 8.884      ;
; -7.669 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.201      ; 8.890      ;
; -7.666 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.224      ; 8.910      ;
; -7.665 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.873      ;
; -7.664 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a2~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.193      ; 8.877      ;
; -7.657 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a32~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.193      ; 8.870      ;
; -7.657 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a8~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.203      ; 8.880      ;
; -7.657 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.201      ; 8.878      ;
; -7.653 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.861      ;
; -7.649 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a29~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.203      ; 8.872      ;
; -7.649 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.199      ; 8.868      ;
; -7.647 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.855      ;
; -7.641 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 8.858      ;
; -7.637 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.199      ; 8.856      ;
; -7.631 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.839      ;
; -7.626 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.185      ; 8.831      ;
; -7.621 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.196      ; 8.837      ;
; -7.618 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.202      ; 8.840      ;
; -7.606 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.814      ;
; -7.606 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.191      ; 8.817      ;
; -7.605 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.194      ; 8.819      ;
; -7.602 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.810      ;
; -7.600 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.192      ; 8.812      ;
; -7.597 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.196      ; 8.813      ;
; -7.597 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.805      ;
; -7.596 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a40~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.201      ; 8.817      ;
; -7.595 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.200      ; 8.815      ;
; -7.592 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.190      ; 8.802      ;
; -7.591 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 8.808      ;
; -7.591 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 8.808      ;
; -7.585 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.793      ;
; -7.579 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.197      ; 8.796      ;
; -7.570 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a42~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.225      ; 8.815      ;
; -7.570 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.201      ; 8.791      ;
; -7.566 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.774      ;
; -7.564 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.772      ;
; -7.559 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.185      ; 8.764      ;
; -7.557 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.224      ; 8.801      ;
; -7.556 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.185      ; 8.761      ;
; -7.556 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.191      ; 8.767      ;
; -7.555 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a2~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.193      ; 8.768      ;
; -7.551 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.196      ; 8.767      ;
; -7.551 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.202      ; 8.773      ;
; -7.550 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.199      ; 8.769      ;
; -7.548 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a32~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.193      ; 8.761      ;
; -7.548 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a8~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.203      ; 8.771      ;
; -7.544 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a35~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.221      ; 8.785      ;
; -7.544 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.196      ; 8.760      ;
; -7.544 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.191      ; 8.755      ;
; -7.542 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.188      ; 8.750      ;
; -7.540 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a29~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.203      ; 8.763      ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; Cursor:inst10|CLK_DIVIDER:inst33|out_clk_next                                                ; Cursor:inst10|CLK_DIVIDER:inst33|out_clk_next                                                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Cursor:inst10|CLK_DIVIDER:inst7|out_clk_next                                                 ; Cursor:inst10|CLK_DIVIDER:inst7|out_clk_next                                                                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst4|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAController:inst|REGX:inst1|data[9]                                                        ; VGAController:inst|REGX:inst1|data[9]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAController:inst|REGX:inst|data[5]                                                         ; VGAController:inst|REGX:inst|data[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAController:inst|REGX:inst|data[6]                                                         ; VGAController:inst|REGX:inst|data[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAController:inst|REGX:inst|data[0]                                                         ; VGAController:inst|REGX:inst|data[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAController:inst|REGX:inst|data[2]                                                         ; VGAController:inst|REGX:inst|data[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAController:inst|REGX:inst|data[1]                                                         ; VGAController:inst|REGX:inst|data[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAController:inst|REGX:inst|data[3]                                                         ; VGAController:inst|REGX:inst|data[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Cursor:inst10|REGX:Colour|data[2]                                                            ; Cursor:inst10|REGX:Colour|data[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Cursor:inst10|REGX:Colour|data[0]                                                            ; Cursor:inst10|REGX:Colour|data[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Canvas:inst12|REGX:inst14|data[0]                                                            ; Canvas:inst12|REGX:inst14|data[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[0]                              ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[0]                                                        ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[1]                              ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[1]                                                        ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; MouseInterface:inst8|MousePS2:inst|REGX:inst11|data[0]                                       ; MouseInterface:inst8|MousePS2:inst|REGX:inst11|data[0]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[1]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[1]                                               ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                                               ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[3]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[1]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[2]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst4|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst3|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst1|data[0]                                                        ; VGAController:inst|REGX:inst1|data[0]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst1|data[4]                                                        ; VGAController:inst|REGX:inst1|data[4]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst1|data[1]                                                        ; VGAController:inst|REGX:inst1|data[1]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst1|data[2]                                                        ; VGAController:inst|REGX:inst1|data[2]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst1|data[6]                                                        ; VGAController:inst|REGX:inst1|data[6]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst1|data[7]                                                        ; VGAController:inst|REGX:inst1|data[7]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst1|data[8]                                                        ; VGAController:inst|REGX:inst1|data[8]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst|data[7]                                                         ; VGAController:inst|REGX:inst|data[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst|data[8]                                                         ; VGAController:inst|REGX:inst|data[8]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst|data[9]                                                         ; VGAController:inst|REGX:inst|data[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAController:inst|REGX:inst|data[4]                                                         ; VGAController:inst|REGX:inst|data[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[0]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[0]                                             ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.519      ;
; 0.322 ; VGAController:inst|REGX:inst|data[2]                                                         ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a46~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.337      ; 0.828      ;
; 0.337 ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[9]                                     ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[9]                                                               ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.535      ;
; 0.338 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[6]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[14]                                                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[2]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                                                        ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[1]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[17]                                                        ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[4]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[20]                                                        ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[1]                              ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[0]                                                        ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[0]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[16]                                                        ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst13|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[4]                                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.541      ;
; 0.345 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst17|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[2]                                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst11|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[5]                                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[2]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[10]                                                        ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.544      ;
; 0.346 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst15|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[3]                                              ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; Cursor:inst10|REGX:X_RightSide|data[9]                                                       ; Cursor:inst10|REGX:X_RightSide|data[9]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[2]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[2]                                                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[0]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[0]                                                     ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[0]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[0]                                                         ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.545      ;
; 0.350 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|inst64                                 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.548      ;
; 0.351 ; VGAController:inst|REGX:inst|data[4]                                                         ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a44~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.338      ; 0.858      ;
; 0.353 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:Timer_reg|data[12]                ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:Timer_reg|data[12]                                          ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.552      ;
; 0.357 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[6]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[6]                                                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[1]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[1]                                                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[4]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[4]                                                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[3]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[3]                                                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.558      ;
; 0.361 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|inst64                                 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|inst                                             ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.559      ;
; 0.392 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[1]                                               ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.590      ;
; 0.395 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|inst17                                                           ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.593      ;
; 0.400 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[0]                                             ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.598      ;
; 0.433 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst|data[0]   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst5|data[0]                            ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.632      ;
; 0.449 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst19|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst21|data[0]                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst21|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst23|data[0]                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst9|data[0]  ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst11|data[0]                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.649      ;
; 0.451 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst7|data[0]  ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst9|data[0]                            ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.650      ;
; 0.465 ; Cursor:inst10|CLK_DIVIDER:inst33|out_clk_next                                                ; Cursor:inst10|RISING_EDGE:inst36|inst50                                                                                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.664      ;
; 0.470 ; Cursor:inst10|inst9                                                                          ; Cursor:inst10|inst10                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.669      ;
; 0.472 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[2]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[2]                                                         ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.670      ;
; 0.474 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[2]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[2]                                                     ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.672      ;
; 0.478 ; MouseInterface:inst8|MousePS2:inst|RISING_EDGE:inst1|inst50                                  ; MouseInterface:inst8|MousePS2:inst|RISING_EDGE:inst1|inst51                                                            ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.676      ;
; 0.483 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|inst                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[7]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[7]                                                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[0]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[0]                                                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.683      ;
; 0.485 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[5]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[5]                                                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[5]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[5]                                                     ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                              ; Cursor:inst10|REGX:Colour|data[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.052      ; 0.681      ;
; 0.486 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                              ; Cursor:inst10|REGX:Colour|data[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.052      ; 0.682      ;
; 0.487 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                              ; Cursor:inst10|REGX:Colour|data[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.052      ; 0.683      ;
; 0.490 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|inst                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|inst1                                            ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.689      ;
; 0.492 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[14]                                                     ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[14]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[6]                                                      ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[6]                                                                                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[0]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[8]                                                         ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.691      ;
; 0.493 ; Cursor:inst10|CLK_DIVIDER:inst7|cnt[8]                                                       ; Cursor:inst10|CLK_DIVIDER:inst7|cnt[8]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[16]                                                     ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[16]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[11]                                                     ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[11]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[4]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[4]                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; Cursor:inst10|CLK_DIVIDER:inst7|cnt[10]                                                      ; Cursor:inst10|CLK_DIVIDER:inst7|cnt[10]                                                                                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[1]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[1]                                                         ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|inst                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|inst1                                            ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[9]                                                      ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[9]                                                                                ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.695      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                                                                                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1~portb_re_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a2                     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a22~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a23~portb_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a24                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a24~porta_address_reg0 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2C      ; CLK        ; 1.475 ; 1.831 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 2.263 ; 2.631 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; PS2C      ; CLK        ; -1.154 ; -1.500 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; -1.427 ; -1.770 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; BLUE[*]   ; CLK        ; 13.647 ; 13.655 ; Rise       ; CLK             ;
;  BLUE[0]  ; CLK        ; 12.445 ; 12.313 ; Rise       ; CLK             ;
;  BLUE[1]  ; CLK        ; 12.142 ; 12.095 ; Rise       ; CLK             ;
;  BLUE[2]  ; CLK        ; 12.637 ; 12.590 ; Rise       ; CLK             ;
;  BLUE[3]  ; CLK        ; 13.647 ; 13.655 ; Rise       ; CLK             ;
; GREEN[*]  ; CLK        ; 13.995 ; 14.136 ; Rise       ; CLK             ;
;  GREEN[0] ; CLK        ; 13.422 ; 13.468 ; Rise       ; CLK             ;
;  GREEN[1] ; CLK        ; 13.481 ; 13.538 ; Rise       ; CLK             ;
;  GREEN[2] ; CLK        ; 13.995 ; 14.136 ; Rise       ; CLK             ;
;  GREEN[3] ; CLK        ; 13.082 ; 13.095 ; Rise       ; CLK             ;
; H_SYNC    ; CLK        ; 8.132  ; 8.139  ; Rise       ; CLK             ;
; LED1      ; CLK        ; 6.624  ; 6.613  ; Rise       ; CLK             ;
; LED2      ; CLK        ; 6.752  ; 6.788  ; Rise       ; CLK             ;
; LED3      ; CLK        ; 6.341  ; 6.286  ; Rise       ; CLK             ;
; PS2C      ; CLK        ; 6.379  ; 6.446  ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 5.998  ; 5.978  ; Rise       ; CLK             ;
; RED[*]    ; CLK        ; 13.557 ; 13.473 ; Rise       ; CLK             ;
;  RED[0]   ; CLK        ; 12.369 ; 12.181 ; Rise       ; CLK             ;
;  RED[1]   ; CLK        ; 12.788 ; 12.646 ; Rise       ; CLK             ;
;  RED[2]   ; CLK        ; 12.301 ; 12.239 ; Rise       ; CLK             ;
;  RED[3]   ; CLK        ; 13.557 ; 13.473 ; Rise       ; CLK             ;
; V_SYNC    ; CLK        ; 8.365  ; 8.423  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BLUE[*]   ; CLK        ; 6.601 ; 6.499 ; Rise       ; CLK             ;
;  BLUE[0]  ; CLK        ; 6.797 ; 6.646 ; Rise       ; CLK             ;
;  BLUE[1]  ; CLK        ; 6.601 ; 6.499 ; Rise       ; CLK             ;
;  BLUE[2]  ; CLK        ; 6.978 ; 6.856 ; Rise       ; CLK             ;
;  BLUE[3]  ; CLK        ; 6.726 ; 6.665 ; Rise       ; CLK             ;
; GREEN[*]  ; CLK        ; 6.484 ; 6.415 ; Rise       ; CLK             ;
;  GREEN[0] ; CLK        ; 6.584 ; 6.530 ; Rise       ; CLK             ;
;  GREEN[1] ; CLK        ; 6.601 ; 6.545 ; Rise       ; CLK             ;
;  GREEN[2] ; CLK        ; 7.113 ; 7.161 ; Rise       ; CLK             ;
;  GREEN[3] ; CLK        ; 6.484 ; 6.415 ; Rise       ; CLK             ;
; H_SYNC    ; CLK        ; 6.362 ; 6.491 ; Rise       ; CLK             ;
; LED1      ; CLK        ; 6.473 ; 6.462 ; Rise       ; CLK             ;
; LED2      ; CLK        ; 6.596 ; 6.630 ; Rise       ; CLK             ;
; LED3      ; CLK        ; 6.200 ; 6.146 ; Rise       ; CLK             ;
; PS2C      ; CLK        ; 6.134 ; 6.026 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 5.869 ; 5.850 ; Rise       ; CLK             ;
; RED[*]    ; CLK        ; 6.365 ; 6.353 ; Rise       ; CLK             ;
;  RED[0]   ; CLK        ; 6.827 ; 6.780 ; Rise       ; CLK             ;
;  RED[1]   ; CLK        ; 7.122 ; 7.091 ; Rise       ; CLK             ;
;  RED[2]   ; CLK        ; 6.365 ; 6.353 ; Rise       ; CLK             ;
;  RED[3]   ; CLK        ; 7.024 ; 6.906 ; Rise       ; CLK             ;
; V_SYNC    ; CLK        ; 6.267 ; 6.337 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2D      ; CLK        ; 5.679 ; 5.681 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2D      ; CLK        ; 5.172 ; 5.172 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; PS2D      ; CLK        ; 5.686     ; 5.686     ; Rise       ; CLK             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; PS2D      ; CLK        ; 5.177     ; 5.268     ; Rise       ; CLK             ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -4.773 ; -947.395          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.165 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -560.389                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                           ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.773 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.900      ;
; -4.751 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.880      ;
; -4.747 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.123      ; 5.879      ;
; -4.725 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 5.858      ;
; -4.725 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.852      ;
; -4.714 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.835      ;
; -4.700 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.827      ;
; -4.697 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.818      ;
; -4.692 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.116      ; 5.817      ;
; -4.678 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.807      ;
; -4.676 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.114      ; 5.799      ;
; -4.674 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.123      ; 5.806      ;
; -4.669 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.122      ; 5.800      ;
; -4.653 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.117      ; 5.779      ;
; -4.652 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 5.785      ;
; -4.652 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.779      ;
; -4.651 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.778      ;
; -4.641 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.762      ;
; -4.635 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.764      ;
; -4.629 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.758      ;
; -4.625 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.123      ; 5.757      ;
; -4.624 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.745      ;
; -4.620 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.747      ;
; -4.619 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.746      ;
; -4.619 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.116      ; 5.744      ;
; -4.603 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 5.736      ;
; -4.603 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.730      ;
; -4.603 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.114      ; 5.726      ;
; -4.601 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.114      ; 5.724      ;
; -4.598 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.727      ;
; -4.597 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.726      ;
; -4.596 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.122      ; 5.727      ;
; -4.594 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.123      ; 5.726      ;
; -4.593 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.123      ; 5.725      ;
; -4.592 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.713      ;
; -4.583 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a40~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 5.716      ;
; -4.581 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.114      ; 5.704      ;
; -4.580 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.110      ; 5.699      ;
; -4.580 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.117      ; 5.706      ;
; -4.575 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.696      ;
; -4.572 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 5.705      ;
; -4.572 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.699      ;
; -4.571 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 5.704      ;
; -4.571 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.698      ;
; -4.570 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.125      ; 5.704      ;
; -4.570 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.116      ; 5.695      ;
; -4.562 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.691      ;
; -4.561 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.682      ;
; -4.561 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.688      ;
; -4.560 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.681      ;
; -4.558 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.685      ;
; -4.558 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.685      ;
; -4.557 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a42~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.141      ; 5.707      ;
; -4.557 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.110      ; 5.676      ;
; -4.554 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.114      ; 5.677      ;
; -4.553 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a2~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.119      ; 5.681      ;
; -4.552 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a32~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.119      ; 5.680      ;
; -4.551 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.672      ;
; -4.547 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.122      ; 5.678      ;
; -4.545 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a8~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.124      ; 5.678      ;
; -4.544 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.116      ; 5.669      ;
; -4.544 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.665      ;
; -4.543 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.664      ;
; -4.542 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.671      ;
; -4.539 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.116      ; 5.664      ;
; -4.539 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.668      ;
; -4.538 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.116      ; 5.663      ;
; -4.537 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.114      ; 5.660      ;
; -4.537 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.122      ; 5.668      ;
; -4.535 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a29~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.125      ; 5.669      ;
; -4.535 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.123      ; 5.667      ;
; -4.531 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.117      ; 5.657      ;
; -4.528 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.114      ; 5.651      ;
; -4.523 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a18~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.140      ; 5.672      ;
; -4.523 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.114      ; 5.646      ;
; -4.522 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a27~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.114      ; 5.645      ;
; -4.518 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.639      ;
; -4.516 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a20~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.645      ;
; -4.516 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.122      ; 5.647      ;
; -4.515 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a28~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.122      ; 5.646      ;
; -4.514 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.641      ;
; -4.513 ; Cursor:inst10|REGX:Y_UpSide|data[2] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.120      ; 5.642      ;
; -4.513 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 5.646      ;
; -4.513 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a25~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.640      ;
; -4.510 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a40~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.124      ; 5.643      ;
; -4.508 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a3~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.114      ; 5.631      ;
; -4.507 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.116      ; 5.632      ;
; -4.507 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.110      ; 5.626      ;
; -4.502 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a21~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.123      ; 5.634      ;
; -4.502 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a9~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.623      ;
; -4.501 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.628      ;
; -4.500 ; Cursor:inst10|REGX:Y_UpSide|data[5] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.117      ; 5.626      ;
; -4.499 ; Cursor:inst10|REGX:Y_UpSide|data[4] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a30~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.117      ; 5.625      ;
; -4.497 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a19~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.125      ; 5.631      ;
; -4.485 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.612      ;
; -4.485 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.118      ; 5.612      ;
; -4.485 ; Cursor:inst10|REGX:Y_UpSide|data[6] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ; CLK          ; CLK         ; 1.000        ; 0.112      ; 5.606      ;
; -4.484 ; Cursor:inst10|REGX:Y_UpSide|data[1] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a33~porta_address_reg0 ; CLK          ; CLK         ; 1.000        ; 0.116      ; 5.609      ;
; -4.484 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a42~porta_we_reg       ; CLK          ; CLK         ; 1.000        ; 0.141      ; 5.634      ;
; -4.484 ; Cursor:inst10|REGX:Y_UpSide|data[3] ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a5~porta_address_reg0  ; CLK          ; CLK         ; 1.000        ; 0.110      ; 5.603      ;
+--------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.165 ; VGAController:inst|REGX:inst|data[2]                                                         ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a46~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.488      ;
; 0.185 ; VGAController:inst|REGX:inst|data[4]                                                         ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a44~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.511      ;
; 0.187 ; Cursor:inst10|CLK_DIVIDER:inst33|out_clk_next                                                ; Cursor:inst10|CLK_DIVIDER:inst33|out_clk_next                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Canvas:inst12|REGX:inst14|data[0]                                                            ; Canvas:inst12|REGX:inst14|data[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst4|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst4|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst3|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGAController:inst|REGX:inst|data[7]                                                         ; VGAController:inst|REGX:inst|data[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGAController:inst|REGX:inst|data[8]                                                         ; VGAController:inst|REGX:inst|data[8]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGAController:inst|REGX:inst|data[9]                                                         ; VGAController:inst|REGX:inst|data[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGAController:inst|REGX:inst|data[4]                                                         ; VGAController:inst|REGX:inst|data[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; Cursor:inst10|REGX:Colour|data[2]                                                            ; Cursor:inst10|REGX:Colour|data[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Cursor:inst10|REGX:Colour|data[0]                                                            ; Cursor:inst10|REGX:Colour|data[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Cursor:inst10|CLK_DIVIDER:inst7|out_clk_next                                                 ; Cursor:inst10|CLK_DIVIDER:inst7|out_clk_next                                                                           ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[0]                              ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[0]                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[1]                              ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[1]                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MouseInterface:inst8|MousePS2:inst|REGX:inst11|data[0]                                       ; MouseInterface:inst8|MousePS2:inst|REGX:inst11|data[0]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[1]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[1]                                               ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                                               ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[3]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[1]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[2]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst1|data[0]                                                        ; VGAController:inst|REGX:inst1|data[0]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst1|data[4]                                                        ; VGAController:inst|REGX:inst1|data[4]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst1|data[1]                                                        ; VGAController:inst|REGX:inst1|data[1]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst1|data[2]                                                        ; VGAController:inst|REGX:inst1|data[2]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst1|data[9]                                                        ; VGAController:inst|REGX:inst1|data[9]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst1|data[6]                                                        ; VGAController:inst|REGX:inst1|data[6]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst1|data[7]                                                        ; VGAController:inst|REGX:inst1|data[7]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst1|data[8]                                                        ; VGAController:inst|REGX:inst1|data[8]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst|data[5]                                                         ; VGAController:inst|REGX:inst|data[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst|data[6]                                                         ; VGAController:inst|REGX:inst|data[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst|data[0]                                                         ; VGAController:inst|REGX:inst|data[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst|data[2]                                                         ; VGAController:inst|REGX:inst|data[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst|data[1]                                                         ; VGAController:inst|REGX:inst|data[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAController:inst|REGX:inst|data[3]                                                         ; VGAController:inst|REGX:inst|data[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[4]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[20]                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[6]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[14]                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[2]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[1]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[17]                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[0]                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[0]                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst13|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[4]                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[0]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[16]                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[2]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[2]                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst17|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[2]                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst11|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[5]                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[9]                                     ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[9]                                                               ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[2]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[10]                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[0]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[0]                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst15|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[3]                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[0]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[0]                                                         ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.319      ;
; 0.202 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst3|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[6]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[6]                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; Cursor:inst10|REGX:X_RightSide|data[9]                                                       ; Cursor:inst10|REGX:X_RightSide|data[9]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst4|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|inst64                                 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[1]                              ; MouseInterface:inst8|MousePS2:inst|REGX:packet_byte_reg|data[0]                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[1]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[1]                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|inst64                                 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|inst                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[4]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[4]                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[3]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[3]                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:Timer_reg|data[12]                ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:Timer_reg|data[12]                                          ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.328      ;
; 0.232 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:bit_cnt|data[0]                                             ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.351      ;
; 0.233 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[1]                                               ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.352      ;
; 0.234 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst8|data[0]                     ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|inst17                                                           ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.353      ;
; 0.254 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst|data[0]   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst5|data[0]                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.374      ;
; 0.264 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst19|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst21|data[0]                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst9|data[0]  ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst11|data[0]                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst7|data[0]  ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst9|data[0]                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; Cursor:inst10|CLK_DIVIDER:inst33|out_clk_next                                                ; Cursor:inst10|RISING_EDGE:inst36|inst50                                                                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst21|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst23|data[0]                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.387      ;
; 0.271 ; Cursor:inst10|inst9                                                                          ; Cursor:inst10|inst10                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[2]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[2]                                                         ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[0]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[8]                                                         ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[2]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[2]                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[1]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[1]                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[4]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[4]                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; MouseInterface:inst8|MousePS2:inst|RISING_EDGE:inst1|inst50                                  ; MouseInterface:inst8|MousePS2:inst|RISING_EDGE:inst1|inst51                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.396      ;
; 0.279 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[7]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[7]                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[5]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[5]                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|inst                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|REG1_INC_CL:inst2|inst                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[0]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg53|data[0]                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.399      ;
; 0.281 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[5]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[5]                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst7|data[0]  ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[7]                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[6]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[6]                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg|data[5]                           ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[13]                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_int_reg52|data[5]                         ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[5]                                                         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REG11:ps2_word_reg|REGX:inst21|data[0] ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|REGX:inst31|data[0]                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                              ; Cursor:inst10|REGX:Colour|data[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.401      ;
; 0.286 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|inst                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst7|inst1                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                              ; Cursor:inst10|REGX:Colour|data[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.403      ;
; 0.287 ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|inst                   ; MouseInterface:inst8|MousePS2:inst|Transceiver3:inst4|Debouncer:inst3|inst1                                            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; MouseInterface:inst8|MousePS2:inst|REGX:mouse_data_reg|data[18]                              ; Cursor:inst10|REGX:Colour|data[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.403      ;
; 0.292 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[14]                                                     ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[14]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[6]                                                      ; Cursor:inst10|CLK_DIVIDER:inst33|cnt[6]                                                                                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.412      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[3]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[4]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[5]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[6]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[7]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[8]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst4|data[9]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[10]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[11]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[12]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[13]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[14]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[3]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[4]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[5]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[6]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[7]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[8]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculateReadAdr:inst10|REGX:inst|data[9]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst4|data[0]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst4|data[1]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst4|data[2]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst4|data[3]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst4|data[4]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst4|data[5]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst4|data[6]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst4|data[7]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst4|data[8]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst4|data[9]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[10]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[11]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[12]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[13]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[14]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[3]                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[4]                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[5]                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[6]                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[7]                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[8]                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|CalculatedWriteAdr:inst35|REGX:inst|data[9]                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|REGX:inst14|data[0]                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|address_reg_b[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|out_address_reg_b[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|out_address_reg_b[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a0~portb_re_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a1                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a10~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a11~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a12~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a13~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a14~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a15~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a16~portb_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Canvas:inst12|ram:inst|altsyncram:altsyncram_component|altsyncram_eno3:auto_generated|ram_block1a17~porta_we_reg       ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2C      ; CLK        ; 0.961 ; 1.538 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 1.446 ; 2.062 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; PS2C      ; CLK        ; -0.751 ; -1.322 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; -0.905 ; -1.503 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BLUE[*]   ; CLK        ; 8.844 ; 8.957 ; Rise       ; CLK             ;
;  BLUE[0]  ; CLK        ; 8.079 ; 7.805 ; Rise       ; CLK             ;
;  BLUE[1]  ; CLK        ; 7.924 ; 7.600 ; Rise       ; CLK             ;
;  BLUE[2]  ; CLK        ; 8.207 ; 7.876 ; Rise       ; CLK             ;
;  BLUE[3]  ; CLK        ; 8.844 ; 8.957 ; Rise       ; CLK             ;
; GREEN[*]  ; CLK        ; 8.909 ; 9.252 ; Rise       ; CLK             ;
;  GREEN[0] ; CLK        ; 8.521 ; 8.767 ; Rise       ; CLK             ;
;  GREEN[1] ; CLK        ; 8.549 ; 8.834 ; Rise       ; CLK             ;
;  GREEN[2] ; CLK        ; 8.909 ; 9.252 ; Rise       ; CLK             ;
;  GREEN[3] ; CLK        ; 8.467 ; 8.570 ; Rise       ; CLK             ;
; H_SYNC    ; CLK        ; 5.279 ; 5.136 ; Rise       ; CLK             ;
; LED1      ; CLK        ; 4.193 ; 4.331 ; Rise       ; CLK             ;
; LED2      ; CLK        ; 4.282 ; 4.465 ; Rise       ; CLK             ;
; LED3      ; CLK        ; 3.980 ; 4.117 ; Rise       ; CLK             ;
; PS2C      ; CLK        ; 4.009 ; 4.165 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 3.773 ; 3.881 ; Rise       ; CLK             ;
; RED[*]    ; CLK        ; 8.770 ; 8.860 ; Rise       ; CLK             ;
;  RED[0]   ; CLK        ; 8.003 ; 7.922 ; Rise       ; CLK             ;
;  RED[1]   ; CLK        ; 8.301 ; 8.115 ; Rise       ; CLK             ;
;  RED[2]   ; CLK        ; 7.977 ; 7.882 ; Rise       ; CLK             ;
;  RED[3]   ; CLK        ; 8.770 ; 8.860 ; Rise       ; CLK             ;
; V_SYNC    ; CLK        ; 5.368 ; 5.350 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BLUE[*]   ; CLK        ; 4.141 ; 4.198 ; Rise       ; CLK             ;
;  BLUE[0]  ; CLK        ; 4.229 ; 4.290 ; Rise       ; CLK             ;
;  BLUE[1]  ; CLK        ; 4.141 ; 4.198 ; Rise       ; CLK             ;
;  BLUE[2]  ; CLK        ; 4.359 ; 4.440 ; Rise       ; CLK             ;
;  BLUE[3]  ; CLK        ; 4.293 ; 4.281 ; Rise       ; CLK             ;
; GREEN[*]  ; CLK        ; 4.140 ; 4.107 ; Rise       ; CLK             ;
;  GREEN[0] ; CLK        ; 4.140 ; 4.180 ; Rise       ; CLK             ;
;  GREEN[1] ; CLK        ; 4.150 ; 4.209 ; Rise       ; CLK             ;
;  GREEN[2] ; CLK        ; 4.518 ; 4.655 ; Rise       ; CLK             ;
;  GREEN[3] ; CLK        ; 4.147 ; 4.107 ; Rise       ; CLK             ;
; H_SYNC    ; CLK        ; 4.106 ; 4.094 ; Rise       ; CLK             ;
; LED1      ; CLK        ; 4.097 ; 4.228 ; Rise       ; CLK             ;
; LED2      ; CLK        ; 4.182 ; 4.358 ; Rise       ; CLK             ;
; LED3      ; CLK        ; 3.889 ; 4.021 ; Rise       ; CLK             ;
; PS2C      ; CLK        ; 3.859 ; 3.888 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 3.691 ; 3.794 ; Rise       ; CLK             ;
; RED[*]    ; CLK        ; 3.986 ; 4.071 ; Rise       ; CLK             ;
;  RED[0]   ; CLK        ; 4.264 ; 4.364 ; Rise       ; CLK             ;
;  RED[1]   ; CLK        ; 4.451 ; 4.569 ; Rise       ; CLK             ;
;  RED[2]   ; CLK        ; 3.986 ; 4.071 ; Rise       ; CLK             ;
;  RED[3]   ; CLK        ; 4.481 ; 4.455 ; Rise       ; CLK             ;
; V_SYNC    ; CLK        ; 4.012 ; 3.975 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2D      ; CLK        ; 4.361 ; 4.357 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2D      ; CLK        ; 3.440 ; 3.440 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; PS2D      ; CLK        ; 4.447     ; 4.447     ; Rise       ; CLK             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; PS2D      ; CLK        ; 3.523     ; 3.581     ; Rise       ; CLK             ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.013    ; 0.165 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -9.013    ; 0.165 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -2048.072 ; 0.0   ; 0.0      ; 0.0     ; -817.892            ;
;  CLK             ; -2048.072 ; 0.000 ; N/A      ; N/A     ; -817.892            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2C      ; CLK        ; 1.731 ; 2.163 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 2.597 ; 3.057 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; PS2C      ; CLK        ; -0.751 ; -1.322 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; -0.905 ; -1.503 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; BLUE[*]   ; CLK        ; 14.913 ; 14.996 ; Rise       ; CLK             ;
;  BLUE[0]  ; CLK        ; 13.559 ; 13.320 ; Rise       ; CLK             ;
;  BLUE[1]  ; CLK        ; 13.239 ; 13.067 ; Rise       ; CLK             ;
;  BLUE[2]  ; CLK        ; 13.761 ; 13.603 ; Rise       ; CLK             ;
;  BLUE[3]  ; CLK        ; 14.913 ; 14.996 ; Rise       ; CLK             ;
; GREEN[*]  ; CLK        ; 15.084 ; 15.376 ; Rise       ; CLK             ;
;  GREEN[0] ; CLK        ; 14.470 ; 14.628 ; Rise       ; CLK             ;
;  GREEN[1] ; CLK        ; 14.542 ; 14.727 ; Rise       ; CLK             ;
;  GREEN[2] ; CLK        ; 15.084 ; 15.376 ; Rise       ; CLK             ;
;  GREEN[3] ; CLK        ; 14.271 ; 14.349 ; Rise       ; CLK             ;
; H_SYNC    ; CLK        ; 8.709  ; 8.671  ; Rise       ; CLK             ;
; LED1      ; CLK        ; 6.980  ; 7.073  ; Rise       ; CLK             ;
; LED2      ; CLK        ; 7.118  ; 7.250  ; Rise       ; CLK             ;
; LED3      ; CLK        ; 6.671  ; 6.708  ; Rise       ; CLK             ;
; PS2C      ; CLK        ; 6.748  ; 6.869  ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 6.315  ; 6.344  ; Rise       ; CLK             ;
; RED[*]    ; CLK        ; 14.769 ; 14.755 ; Rise       ; CLK             ;
;  RED[0]   ; CLK        ; 13.414 ; 13.230 ; Rise       ; CLK             ;
;  RED[1]   ; CLK        ; 13.929 ; 13.681 ; Rise       ; CLK             ;
;  RED[2]   ; CLK        ; 13.361 ; 13.304 ; Rise       ; CLK             ;
;  RED[3]   ; CLK        ; 14.769 ; 14.755 ; Rise       ; CLK             ;
; V_SYNC    ; CLK        ; 9.027  ; 9.004  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BLUE[*]   ; CLK        ; 4.141 ; 4.198 ; Rise       ; CLK             ;
;  BLUE[0]  ; CLK        ; 4.229 ; 4.290 ; Rise       ; CLK             ;
;  BLUE[1]  ; CLK        ; 4.141 ; 4.198 ; Rise       ; CLK             ;
;  BLUE[2]  ; CLK        ; 4.359 ; 4.440 ; Rise       ; CLK             ;
;  BLUE[3]  ; CLK        ; 4.293 ; 4.281 ; Rise       ; CLK             ;
; GREEN[*]  ; CLK        ; 4.140 ; 4.107 ; Rise       ; CLK             ;
;  GREEN[0] ; CLK        ; 4.140 ; 4.180 ; Rise       ; CLK             ;
;  GREEN[1] ; CLK        ; 4.150 ; 4.209 ; Rise       ; CLK             ;
;  GREEN[2] ; CLK        ; 4.518 ; 4.655 ; Rise       ; CLK             ;
;  GREEN[3] ; CLK        ; 4.147 ; 4.107 ; Rise       ; CLK             ;
; H_SYNC    ; CLK        ; 4.106 ; 4.094 ; Rise       ; CLK             ;
; LED1      ; CLK        ; 4.097 ; 4.228 ; Rise       ; CLK             ;
; LED2      ; CLK        ; 4.182 ; 4.358 ; Rise       ; CLK             ;
; LED3      ; CLK        ; 3.889 ; 4.021 ; Rise       ; CLK             ;
; PS2C      ; CLK        ; 3.859 ; 3.888 ; Rise       ; CLK             ;
; PS2D      ; CLK        ; 3.691 ; 3.794 ; Rise       ; CLK             ;
; RED[*]    ; CLK        ; 3.986 ; 4.071 ; Rise       ; CLK             ;
;  RED[0]   ; CLK        ; 4.264 ; 4.364 ; Rise       ; CLK             ;
;  RED[1]   ; CLK        ; 4.451 ; 4.569 ; Rise       ; CLK             ;
;  RED[2]   ; CLK        ; 3.986 ; 4.071 ; Rise       ; CLK             ;
;  RED[3]   ; CLK        ; 4.481 ; 4.455 ; Rise       ; CLK             ;
; V_SYNC    ; CLK        ; 4.012 ; 3.975 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; H_SYNC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V_SYNC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; PS2C                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2D                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; H_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; V_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GREEN[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GREEN[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GREEN[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GREEN[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; RED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; RED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; RED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; RED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; PS2C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; PS2D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; H_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; V_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BLUE[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BLUE[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BLUE[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BLUE[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GREEN[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GREEN[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GREEN[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GREEN[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; RED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; RED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; RED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; RED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PS2C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PS2D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 2032457  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 2032457  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 868   ; 868  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Sep 24 18:15:33 2019
Info: Command: quartus_sta ORT2 -c ORT2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ORT2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.013           -2048.072 CLK 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -817.892 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.946           -1778.585 CLK 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -817.892 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.773            -947.395 CLK 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -560.389 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4646 megabytes
    Info: Processing ended: Tue Sep 24 18:15:36 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


