
*** Running vivado
    with args -log cpu_design_l1_cache_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_design_l1_cache_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cpu_design_l1_cache_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 353.824 ; gain = 58.504
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_serial_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/simple_axilite_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/axi_simple_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/l1_cache_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/sram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top cpu_design_l1_cache_0_0 -part xc7a100tfgg676-2L -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'cpu_design_l1_cache_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 818.938 ; gain = 177.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_design_l1_cache_0_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_l1_cache_0_0/synth/cpu_design_l1_cache_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'l1_cache' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/l1-cache.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/l1-cache.v:80]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/l1-cache.v:105]
INFO: [Synth 8-6155] done synthesizing module 'l1_cache' (1#1) [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/l1-cache.v:31]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_l1_cache_0_0' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_l1_cache_0_0/synth/cpu_design_l1_cache_0_0.v:58]
WARNING: [Synth 8-3331] design l1_cache has unconnected port axi_slave[71]
WARNING: [Synth 8-3331] design l1_cache has unconnected port axi_slave[70]
WARNING: [Synth 8-3331] design l1_cache has unconnected port axi_slave[3]
WARNING: [Synth 8-3331] design l1_cache has unconnected port axi_slave[2]
WARNING: [Synth 8-3331] design l1_cache has unconnected port axi_slave[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 885.668 ; gain = 244.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 885.668 ; gain = 244.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 885.668 ; gain = 244.188
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 955.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 957.527 ; gain = 2.047
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 957.527 ; gain = 316.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 957.527 ; gain = 316.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 957.527 ; gain = 316.047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'l1_cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                         00000000
                 iSTATE4 |                              001 |                         00000001
                 iSTATE0 |                              010 |                         00000010
                 iSTATE3 |                              011 |                         00000011
                 iSTATE1 |                              100 |                         00000100
                 iSTATE2 |                              101 |                         00000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'l1_cache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 957.527 ; gain = 316.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input    232 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module l1_cache 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input    232 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[167] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[166] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[165] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[164] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[163] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[162] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[161] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[160] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[159] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[158] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[157] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[156] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[155] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[81] driven by constant 1
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[79] driven by constant 1
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[14] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[13] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[12] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[11] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[10] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[9] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[8] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[7] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[6] driven by constant 1
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[5] driven by constant 1
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[4] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[3] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[2] driven by constant 1
INFO: [Synth 8-3917] design cpu_design_l1_cache_0_0 has port axi_master[0] driven by constant 1
WARNING: [Synth 8-3331] design cpu_design_l1_cache_0_0 has unconnected port axi_slave[71]
WARNING: [Synth 8-3331] design cpu_design_l1_cache_0_0 has unconnected port axi_slave[70]
WARNING: [Synth 8-3331] design cpu_design_l1_cache_0_0 has unconnected port axi_slave[3]
WARNING: [Synth 8-3331] design cpu_design_l1_cache_0_0 has unconnected port axi_slave[2]
WARNING: [Synth 8-3331] design cpu_design_l1_cache_0_0 has unconnected port axi_slave[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 957.527 ; gain = 316.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 979.840 ; gain = 338.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 979.918 ; gain = 338.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 990.020 ; gain = 348.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1005.824 ; gain = 364.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1005.824 ; gain = 364.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1005.824 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1005.824 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1005.824 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1005.824 ; gain = 364.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     5|
|2     |LUT4 |     4|
|3     |LUT5 |     1|
|4     |LUT6 |     6|
|5     |FDRE |   203|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   219|
|2     |  inst   |l1_cache |   219|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1005.824 ; gain = 364.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:19 . Memory (MB): peak = 1005.824 ; gain = 292.484
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1005.824 ; gain = 364.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 1031.453 ; gain = 652.801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1031.453 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_l1_cache_0_0_synth_1/cpu_design_l1_cache_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1031.453 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_l1_cache_0_0_synth_1/cpu_design_l1_cache_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_design_l1_cache_0_0_utilization_synth.rpt -pb cpu_design_l1_cache_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 20:05:29 2019...
