$date
        2025-Apr-23 15:19:22
$end
$version
        Vivado v2024.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 64 " design_1_i/soc11_0_registersOut_0 [63:0] $end
$var reg 64 b design_1_i/soc11_0_registersOut_1 [63:0] $end
$var reg 64 D" design_1_i/soc11_0_registersOut_2 [63:0] $end
$var reg 64 &# design_1_i/soc11_0_registersOut_3 [63:0] $end
$var reg 64 f# design_1_i/soc11_0_registersOut_4 [63:0] $end
$var reg 64 H$ design_1_i/soc11_0_registersOut_5 [63:0] $end
$var reg 64 *% design_1_i/soc11_0_registersOut_6 [63:0] $end
$var reg 64 j% design_1_i/soc11_0_registersOut_7 [63:0] $end
$var reg 64 L& design_1_i/soc11_0_registersOut_8 [63:0] $end
$var reg 64 .' design_1_i/soc11_0_registersOut_9 [63:0] $end
$var reg 64 n' design_1_i/soc11_0_registersOut_10 [63:0] $end
$var reg 64 P( design_1_i/soc11_0_registersOut_11 [63:0] $end
$var reg 64 2) design_1_i/soc11_0_registersOut_12 [63:0] $end
$var reg 64 r) design_1_i/soc11_0_registersOut_13 [63:0] $end
$var reg 64 T* design_1_i/soc11_0_registersOut_14 [63:0] $end
$var reg 64 6+ design_1_i/soc11_0_registersOut_15 [63:0] $end
$var reg 64 v+ design_1_i/soc11_0_registersOut_16 [63:0] $end
$var reg 64 X, design_1_i/soc11_0_registersOut_17 [63:0] $end
$var reg 64 :- design_1_i/soc11_0_registersOut_18 [63:0] $end
$var reg 64 z- design_1_i/soc11_0_registersOut_19 [63:0] $end
$var reg 64 \. design_1_i/soc11_0_registersOut_20 [63:0] $end
$var reg 64 >/ design_1_i/soc11_0_registersOut_21 [63:0] $end
$var reg 64 ~/ design_1_i/soc11_0_registersOut_22 [63:0] $end
$var reg 64 `0 design_1_i/soc11_0_registersOut_23 [63:0] $end
$var reg 64 B1 design_1_i/soc11_0_registersOut_24 [63:0] $end
$var reg 64 $2 design_1_i/soc11_0_registersOut_25 [63:0] $end
$var reg 64 d2 design_1_i/soc11_0_registersOut_26 [63:0] $end
$var reg 64 F3 design_1_i/soc11_0_registersOut_27 [63:0] $end
$var reg 64 (4 design_1_i/soc11_0_registersOut_28 [63:0] $end
$var reg 64 h4 design_1_i/soc11_0_registersOut_29 [63:0] $end
$var reg 64 J5 design_1_i/soc11_0_registersOut_30 [63:0] $end
$var reg 64 ,6 design_1_i/soc11_0_registersOut_31 [63:0] $end
$var reg 64 l6 design_1_i/soc11_0_registersOut_32 [63:0] $end
$var reg 1 N7 design_1_i/soc1_0_robOut_commitFired_1 $end
$var reg 64 O7 design_1_i/soc7_0_robOut_pc_1 [63:0] $end
$var reg 64 18 design_1_i/soc7_0_robOut_instruction_1 [63:0] $end
$var reg 32 q8 design_1_i/counter_1_0_count_out_1 [31:0] $end
$var reg 1 39 _TRIGGER $end
$var reg 1 49 _WINDOW $end
$var reg 1 59 _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 b
b0 D"
b0 &#
b0 f#
b10000000000000000000000100111000 H$
b1 *%
b0 j%
b0 L&
b0 .'
b0 n'
b0 P(
b10000000000000000011011010000000 2)
b0 r)
b0 T*
b0 6+
b0 v+
b0 X,
b0 :-
b0 z-
b0 \.
b0 >/
b0 ~/
b0 `0
b0 B1
b0 $2
b0 d2
b0 F3
b0 (4
b0 h4
b10000000000000000011011011001100 J5
b10000000000000000100011000101000 ,6
b101000000000000000000000000000000000 l6
0N7
b10000000000000000000000011110000 O7
b1011001010001011000010110010011 18
b1111010 q8
039
149
059
$end
#512
139
