WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2511297 heartbeat IPC: 3.982 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2511298 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2511298 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 18434643 heartbeat IPC: 0.628 cumulative IPC: 0.628 (Simulation time: 00 hr 02 min 35 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 15923347 cumulative IPC: 0.628 (Simulation time: 00 hr 02 min 35 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 15923347 cumulative IPC: 0.628 (Simulation time: 00 hr 02 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_1339B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.628 instructions: 10000001 cycles: 15923347
CPU 0 Branch Prediction Accuracy: 20.51% MPKI: 72.06 Average ROB Occupancy at Mispredict: 78.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0981
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 71.9
BRANCH_DIRECT_CALL: 0.0068
BRANCH_INDIRECT_CALL: 0.0002
BRANCH_RETURN: 0.0513

LLC TOTAL        ACCESS:     134681 HIT:      21660 MISS:     113021
LLC LOAD         ACCESS:     108942 HIT:       5948 MISS:     102994
LLC RFO          ACCESS:      11585 HIT:       2688 MISS:       8897
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      12878 HIT:      12868 MISS:         10
LLC TRANSLATION  ACCESS:       1276 HIT:        156 MISS:       1120
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 274.4 cycles
cpu0_DTLB TOTAL        ACCESS:    2096949 HIT:    2076100 MISS:      20849
cpu0_DTLB LOAD         ACCESS:    2096949 HIT:    2076100 MISS:      20849
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18.93 cycles
cpu0_ITLB TOTAL        ACCESS:       7785 HIT:       7731 MISS:         54
cpu0_ITLB LOAD         ACCESS:       7785 HIT:       7731 MISS:         54
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 160 cycles
cpu0_L1D TOTAL        ACCESS:    2468634 HIT:    1555081 MISS:     913553
cpu0_L1D LOAD         ACCESS:    2158664 HIT:    1302855 MISS:     855809
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     306435 HIT:     250804 MISS:      55631
cpu0_L1D TRANSLATION  ACCESS:       3535 HIT:       1422 MISS:       2113
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 20.22 cycles
cpu0_L1I TOTAL        ACCESS:       9600 HIT:       8825 MISS:        775
cpu0_L1I LOAD         ACCESS:       9600 HIT:       8825 MISS:        775
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 142.7 cycles
cpu0_L2C TOTAL        ACCESS:     166685 HIT:      44850 MISS:     121835
cpu0_L2C LOAD         ACCESS:     131566 HIT:      22624 MISS:     108942
cpu0_L2C RFO          ACCESS:      15505 HIT:       3920 MISS:      11585
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      17576 HIT:      17544 MISS:         32
cpu0_L2C TRANSLATION  ACCESS:       2038 HIT:        762 MISS:       1276
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 275.4 cycles
cpu0_STLB TOTAL        ACCESS:       9300 HIT:       5767 MISS:       3533
cpu0_STLB LOAD         ACCESS:       9300 HIT:       5767 MISS:       3533
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 152.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      70954
  ROW_BUFFER_MISS:      42040
 AVG DBUS CONGESTED CYCLE: 3.864
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2093
  FULL:       5904
