<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_runtime_pm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_runtime_pm.c<span style="font-size: 80%;"> (source / <a href="intel_runtime_pm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">643</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">70</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright Â© 2012-2014 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      12 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      13 </span>            :  * Software.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      16 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      17 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      18 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      19 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
<span class="lineNum">      20 </span>            :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
<span class="lineNum">      21 </span>            :  * IN THE SOFTWARE.
<span class="lineNum">      22 </span>            :  *
<span class="lineNum">      23 </span>            :  * Authors:
<span class="lineNum">      24 </span>            :  *    Eugeni Dodonov &lt;eugeni.dodonov@intel.com&gt;
<span class="lineNum">      25 </span>            :  *    Daniel Vetter &lt;daniel.vetter@ffwll.ch&gt;
<span class="lineNum">      26 </span>            :  *
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : 
<span class="lineNum">      29 </span>            : #ifdef __linux__
<span class="lineNum">      30 </span>            : #include &lt;linux/pm_runtime.h&gt;
<span class="lineNum">      31 </span>            : #include &lt;linux/vgaarb.h&gt;
<span class="lineNum">      32 </span>            : #endif
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : #include &quot;i915_drv.h&quot;
<span class="lineNum">      35 </span>            : #include &quot;intel_drv.h&quot;
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : /**
<span class="lineNum">      38 </span>            :  * DOC: runtime pm
<span class="lineNum">      39 </span>            :  *
<span class="lineNum">      40 </span>            :  * The i915 driver supports dynamic enabling and disabling of entire hardware
<span class="lineNum">      41 </span>            :  * blocks at runtime. This is especially important on the display side where
<span class="lineNum">      42 </span>            :  * software is supposed to control many power gates manually on recent hardware,
<span class="lineNum">      43 </span>            :  * since on the GT side a lot of the power management is done by the hardware.
<span class="lineNum">      44 </span>            :  * But even there some manual control at the device level is required.
<span class="lineNum">      45 </span>            :  *
<span class="lineNum">      46 </span>            :  * Since i915 supports a diverse set of platforms with a unified codebase and
<span class="lineNum">      47 </span>            :  * hardware engineers just love to shuffle functionality around between power
<span class="lineNum">      48 </span>            :  * domains there's a sizeable amount of indirection required. This file provides
<span class="lineNum">      49 </span>            :  * generic functions to the driver for grabbing and releasing references for
<span class="lineNum">      50 </span>            :  * abstract power domains. It then maps those to the actual power wells
<span class="lineNum">      51 </span>            :  * present for a given platform.
<span class="lineNum">      52 </span>            :  */
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : #define GEN9_ENABLE_DC5(dev) 0
<span class="lineNum">      55 </span>            : #define SKL_ENABLE_DC6(dev) (IS_SKYLAKE(dev) || IS_KABYLAKE(dev))
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span>            : #define for_each_power_well(i, power_well, domain_mask, power_domains)  \
<span class="lineNum">      58 </span>            :         for (i = 0;                                                     \
<span class="lineNum">      59 </span>            :              i &lt; (power_domains)-&gt;power_well_count &amp;&amp;                     \
<span class="lineNum">      60 </span>            :                  ((power_well) = &amp;(power_domains)-&gt;power_wells[i]);      \
<span class="lineNum">      61 </span>            :              i++)                                                       \
<span class="lineNum">      62 </span>            :                 if ((power_well)-&gt;domains &amp; (domain_mask))
<span class="lineNum">      63 </span>            : 
<span class="lineNum">      64 </span>            : #define for_each_power_well_rev(i, power_well, domain_mask, power_domains) \
<span class="lineNum">      65 </span>            :         for (i = (power_domains)-&gt;power_well_count - 1;                       \
<span class="lineNum">      66 </span>            :              i &gt;= 0 &amp;&amp; ((power_well) = &amp;(power_domains)-&gt;power_wells[i]);\
<span class="lineNum">      67 </span>            :              i--)                                                        \
<span class="lineNum">      68 </span>            :                 if ((power_well)-&gt;domains &amp; (domain_mask))
<span class="lineNum">      69 </span>            : 
<span class="lineNum">      70 </span>            : bool intel_display_power_well_is_enabled(struct drm_i915_private *dev_priv,
<a name="71"><span class="lineNum">      71 </span>            :                                     int power_well_id);</a>
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span><span class="lineNoCov">          0 : static void intel_power_well_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">      74 </span>            :                                     struct i915_power_well *power_well)
<span class="lineNum">      75 </span>            : {
<span class="lineNum">      76 </span>            :         DRM_DEBUG_KMS(&quot;enabling %s\n&quot;, power_well-&gt;name);
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         power_well-&gt;ops-&gt;enable(dev_priv, power_well);</span>
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         power_well-&gt;hw_enabled = true;</span>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span><span class="lineNoCov">          0 : static void intel_power_well_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">      82 </span>            :                                      struct i915_power_well *power_well)
<span class="lineNum">      83 </span>            : {
<span class="lineNum">      84 </span>            :         DRM_DEBUG_KMS(&quot;disabling %s\n&quot;, power_well-&gt;name);
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         power_well-&gt;hw_enabled = false;</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :         power_well-&gt;ops-&gt;disable(dev_priv, power_well);</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      88 </span>            : 
<span class="lineNum">      89 </span>            : /*
<span class="lineNum">      90 </span>            :  * We should only use the power well if we explicitly asked the hardware to
<span class="lineNum">      91 </span>            :  * enable it, so check if it's enabled and also check if we've requested it to
<a name="92"><span class="lineNum">      92 </span>            :  * be enabled.</a>
<span class="lineNum">      93 </span>            :  */
<span class="lineNum">      94 </span><span class="lineNoCov">          0 : static bool hsw_power_well_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">      95 </span>            :                                    struct i915_power_well *power_well)
<span class="lineNum">      96 </span>            : {
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         return I915_READ(HSW_PWR_WELL_DRIVER) ==</span>
<span class="lineNum">      98 </span>            :                      (HSW_PWR_WELL_ENABLE_REQUEST | HSW_PWR_WELL_STATE_ENABLED);
<span class="lineNum">      99 </span>            : }
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span>            : /**
<span class="lineNum">     102 </span>            :  * __intel_display_power_is_enabled - unlocked check for a power domain
<span class="lineNum">     103 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     104 </span>            :  * @domain: power domain to check
<span class="lineNum">     105 </span>            :  *
<span class="lineNum">     106 </span>            :  * This is the unlocked version of intel_display_power_is_enabled() and should
<span class="lineNum">     107 </span>            :  * only be used from error capture and recovery code where deadlocks are
<span class="lineNum">     108 </span>            :  * possible.
<span class="lineNum">     109 </span>            :  *
<span class="lineNum">     110 </span>            :  * Returns:
<a name="111"><span class="lineNum">     111 </span>            :  * True when the power domain is enabled, false otherwise.</a>
<span class="lineNum">     112 </span>            :  */
<span class="lineNum">     113 </span><span class="lineNoCov">          0 : bool __intel_display_power_is_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     114 </span>            :                                       enum intel_display_power_domain domain)
<span class="lineNum">     115 </span>            : {
<span class="lineNum">     116 </span>            :         struct i915_power_domains *power_domains;
<span class="lineNum">     117 </span>            :         struct i915_power_well *power_well;
<span class="lineNum">     118 </span>            :         bool is_enabled;
<span class="lineNum">     119 </span>            :         int i;
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;pm.suspended)</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     123 </span>            : 
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :         power_domains = &amp;dev_priv-&gt;power_domains;</span>
<span class="lineNum">     125 </span>            : 
<span class="lineNum">     126 </span>            :         is_enabled = true;
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         for_each_power_well_rev(i, power_well, BIT(domain), power_domains) {</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 if (power_well-&gt;always_on)</span>
<span class="lineNum">     130 </span>            :                         continue;
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                 if (!power_well-&gt;hw_enabled) {</span>
<span class="lineNum">     133 </span>            :                         is_enabled = false;
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     135 </span>            :                 }
<span class="lineNum">     136 </span>            :         }
<span class="lineNum">     137 </span>            : 
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         return is_enabled;</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     140 </span>            : 
<span class="lineNum">     141 </span>            : /**
<span class="lineNum">     142 </span>            :  * intel_display_power_is_enabled - check for a power domain
<span class="lineNum">     143 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     144 </span>            :  * @domain: power domain to check
<span class="lineNum">     145 </span>            :  *
<span class="lineNum">     146 </span>            :  * This function can be used to check the hw power domain state. It is mostly
<span class="lineNum">     147 </span>            :  * used in hardware state readout functions. Everywhere else code should rely
<span class="lineNum">     148 </span>            :  * upon explicit power domain reference counting to ensure that the hardware
<span class="lineNum">     149 </span>            :  * block is powered up before accessing it.
<span class="lineNum">     150 </span>            :  *
<span class="lineNum">     151 </span>            :  * Callers must hold the relevant modesetting locks to ensure that concurrent
<span class="lineNum">     152 </span>            :  * threads can't disable the power well while the caller tries to read a few
<span class="lineNum">     153 </span>            :  * registers.
<span class="lineNum">     154 </span>            :  *
<span class="lineNum">     155 </span>            :  * Returns:
<a name="156"><span class="lineNum">     156 </span>            :  * True when the power domain is enabled, false otherwise.</a>
<span class="lineNum">     157 </span>            :  */
<span class="lineNum">     158 </span><span class="lineNoCov">          0 : bool intel_display_power_is_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     159 </span>            :                                     enum intel_display_power_domain domain)
<span class="lineNum">     160 </span>            : {
<span class="lineNum">     161 </span>            :         struct i915_power_domains *power_domains;
<span class="lineNum">     162 </span>            :         bool ret;
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         power_domains = &amp;dev_priv-&gt;power_domains;</span>
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         ret = __intel_display_power_is_enabled(dev_priv, domain);</span>
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">     171 </span>            : }
<span class="lineNum">     172 </span>            : 
<span class="lineNum">     173 </span>            : /**
<span class="lineNum">     174 </span>            :  * intel_display_set_init_power - set the initial power domain state
<span class="lineNum">     175 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">     176 </span>            :  * @enable: whether to enable or disable the initial power domain state
<span class="lineNum">     177 </span>            :  *
<span class="lineNum">     178 </span>            :  * For simplicity our driver load/unload and system suspend/resume code assumes
<span class="lineNum">     179 </span>            :  * that all power domains are always enabled. This functions controls the state
<span class="lineNum">     180 </span>            :  * of this little hack. While the initial power domain state is enabled runtime
<a name="181"><span class="lineNum">     181 </span>            :  * pm is effectively disabled.</a>
<span class="lineNum">     182 </span>            :  */
<span class="lineNum">     183 </span><span class="lineNoCov">          0 : void intel_display_set_init_power(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     184 </span>            :                                   bool enable)
<span class="lineNum">     185 </span>            : {
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;power_domains.init_power_on == enable)</span>
<span class="lineNum">     187 </span>            :                 return;
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :                 intel_display_power_get(dev_priv, POWER_DOMAIN_INIT);</span>
<span class="lineNum">     191 </span>            :         else
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :                 intel_display_power_put(dev_priv, POWER_DOMAIN_INIT);</span>
<span class="lineNum">     193 </span>            : 
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         dev_priv-&gt;power_domains.init_power_on = enable;</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     196 </span>            : 
<span class="lineNum">     197 </span>            : /*
<span class="lineNum">     198 </span>            :  * Starting with Haswell, we have a &quot;Power Down Well&quot; that can be turned off
<span class="lineNum">     199 </span>            :  * when not needed anymore. We have 4 registers that can request the power well
<span class="lineNum">     200 </span>            :  * to be enabled, and it will only be disabled if none of the registers is
<a name="201"><span class="lineNum">     201 </span>            :  * requesting it to be enabled.</a>
<span class="lineNum">     202 </span>            :  */
<span class="lineNum">     203 </span><span class="lineNoCov">          0 : static void hsw_power_well_post_enable(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     204 </span>            : {
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span>            :         /*
<span class="lineNum">     208 </span>            :          * After we re-enable the power well, if we touch VGA register 0x3d5
<span class="lineNum">     209 </span>            :          * we'll get unclaimed register interrupts. This stops after we write
<span class="lineNum">     210 </span>            :          * anything to the VGA MSR register. The vgacon module uses this
<span class="lineNum">     211 </span>            :          * register all the time, so if we unbind our driver and, as a
<span class="lineNum">     212 </span>            :          * consequence, bind vgacon, we'll get stuck in an infinite loop at
<span class="lineNum">     213 </span>            :          * console_unlock(). So make here we touch the VGA MSR register, making
<span class="lineNum">     214 </span>            :          * sure vgacon can keep working normally without triggering interrupts
<span class="lineNum">     215 </span>            :          * and error messages.
<span class="lineNum">     216 </span>            :          */
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         vga_get_uninterruptible(dev-&gt;pdev, VGA_RSRC_LEGACY_IO);</span>
<span class="lineNum">     218 </span>            : #ifdef __linux__
<span class="lineNum">     219 </span>            :         outb(inb(VGA_MSR_READ), VGA_MSR_WRITE);
<span class="lineNum">     220 </span>            : #else
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         outb(VGA_MSR_WRITE, inb(VGA_MSR_READ));</span>
<span class="lineNum">     222 </span>            : #endif
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         vga_put(dev-&gt;pdev, VGA_RSRC_LEGACY_IO);</span>
<span class="lineNum">     224 </span>            : 
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         if (IS_BROADWELL(dev))</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 gen8_irq_power_well_post_enable(dev_priv,</span>
<span class="lineNum">     227 </span>            :                                                 1 &lt;&lt; PIPE_C | 1 &lt;&lt; PIPE_B);
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     229 </span>            : 
<span class="lineNum">     230 </span><span class="lineNoCov">          0 : static void skl_power_well_post_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     231 </span>            :                                        struct i915_power_well *power_well)
<span class="lineNum">     232 </span>            : {
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span>            :         /*
<span class="lineNum">     236 </span>            :          * After we re-enable the power well, if we touch VGA register 0x3d5
<span class="lineNum">     237 </span>            :          * we'll get unclaimed register interrupts. This stops after we write
<span class="lineNum">     238 </span>            :          * anything to the VGA MSR register. The vgacon module uses this
<span class="lineNum">     239 </span>            :          * register all the time, so if we unbind our driver and, as a
<span class="lineNum">     240 </span>            :          * consequence, bind vgacon, we'll get stuck in an infinite loop at
<span class="lineNum">     241 </span>            :          * console_unlock(). So make here we touch the VGA MSR register, making
<span class="lineNum">     242 </span>            :          * sure vgacon can keep working normally without triggering interrupts
<span class="lineNum">     243 </span>            :          * and error messages.
<span class="lineNum">     244 </span>            :          */
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :         if (power_well-&gt;data == SKL_DISP_PW_2) {</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 vga_get_uninterruptible(dev-&gt;pdev, VGA_RSRC_LEGACY_IO);</span>
<span class="lineNum">     247 </span>            : #ifdef __linux__
<span class="lineNum">     248 </span>            :                 outb(inb(VGA_MSR_READ), VGA_MSR_WRITE);
<span class="lineNum">     249 </span>            : #else
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 outb(VGA_MSR_WRITE, inb(VGA_MSR_READ));</span>
<span class="lineNum">     251 </span>            : #endif
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 vga_put(dev-&gt;pdev, VGA_RSRC_LEGACY_IO);</span>
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :                 gen8_irq_power_well_post_enable(dev_priv,</span>
<span class="lineNum">     255 </span>            :                                                 1 &lt;&lt; PIPE_C | 1 &lt;&lt; PIPE_B);
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         if (power_well-&gt;data == SKL_DISP_PW_1) {</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :                 if (!dev_priv-&gt;power_domains.initializing)</span>
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                         intel_prepare_ddi(dev);</span>
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 gen8_irq_power_well_post_enable(dev_priv, 1 &lt;&lt; PIPE_A);</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :         }</span>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     264 </span>            : 
<span class="lineNum">     265 </span><span class="lineNoCov">          0 : static void hsw_set_power_well(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     266 </span>            :                                struct i915_power_well *power_well, bool enable)
<span class="lineNum">     267 </span>            : {
<span class="lineNum">     268 </span>            :         bool is_enabled, enable_requested;
<span class="lineNum">     269 </span>            :         uint32_t tmp;
<span class="lineNum">     270 </span>            : 
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :         tmp = I915_READ(HSW_PWR_WELL_DRIVER);</span>
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         is_enabled = tmp &amp; HSW_PWR_WELL_STATE_ENABLED;</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         enable_requested = tmp &amp; HSW_PWR_WELL_ENABLE_REQUEST;</span>
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 if (!enable_requested)</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                         I915_WRITE(HSW_PWR_WELL_DRIVER,</span>
<span class="lineNum">     278 </span>            :                                    HSW_PWR_WELL_ENABLE_REQUEST);
<span class="lineNum">     279 </span>            : 
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 if (!is_enabled) {</span>
<span class="lineNum">     281 </span>            :                         DRM_DEBUG_KMS(&quot;Enabling power well\n&quot;);
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :                         if (wait_for((I915_READ(HSW_PWR_WELL_DRIVER) &amp;</span>
<span class="lineNum">     283 </span>            :                                       HSW_PWR_WELL_STATE_ENABLED), 20))
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Timeout enabling power well\n&quot;);</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                         hsw_power_well_post_enable(dev_priv);</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     287 </span>            : 
<span class="lineNum">     288 </span>            :         } else {
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 if (enable_requested) {</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                         I915_WRITE(HSW_PWR_WELL_DRIVER, 0);</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                         POSTING_READ(HSW_PWR_WELL_DRIVER);</span>
<span class="lineNum">     292 </span>            :                         DRM_DEBUG_KMS(&quot;Requesting to disable the power well\n&quot;);
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     294 </span>            :         }
<span class="lineNum">     295 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span>            : #define SKL_DISPLAY_POWERWELL_2_POWER_DOMAINS (         \
<span class="lineNum">     298 </span>            :         BIT(POWER_DOMAIN_TRANSCODER_A) |                \
<span class="lineNum">     299 </span>            :         BIT(POWER_DOMAIN_PIPE_B) |                      \
<span class="lineNum">     300 </span>            :         BIT(POWER_DOMAIN_TRANSCODER_B) |                \
<span class="lineNum">     301 </span>            :         BIT(POWER_DOMAIN_PIPE_C) |                      \
<span class="lineNum">     302 </span>            :         BIT(POWER_DOMAIN_TRANSCODER_C) |                \
<span class="lineNum">     303 </span>            :         BIT(POWER_DOMAIN_PIPE_B_PANEL_FITTER) |         \
<span class="lineNum">     304 </span>            :         BIT(POWER_DOMAIN_PIPE_C_PANEL_FITTER) |         \
<span class="lineNum">     305 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_2_LANES) |          \
<span class="lineNum">     306 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_4_LANES) |          \
<span class="lineNum">     307 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_2_LANES) |          \
<span class="lineNum">     308 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_4_LANES) |          \
<span class="lineNum">     309 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_D_2_LANES) |          \
<span class="lineNum">     310 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_D_4_LANES) |          \
<span class="lineNum">     311 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_E_2_LANES) |          \
<span class="lineNum">     312 </span>            :         BIT(POWER_DOMAIN_AUX_B) |                       \
<span class="lineNum">     313 </span>            :         BIT(POWER_DOMAIN_AUX_C) |                       \
<span class="lineNum">     314 </span>            :         BIT(POWER_DOMAIN_AUX_D) |                       \
<span class="lineNum">     315 </span>            :         BIT(POWER_DOMAIN_AUDIO) |                       \
<span class="lineNum">     316 </span>            :         BIT(POWER_DOMAIN_VGA) |                         \
<span class="lineNum">     317 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">     318 </span>            : #define SKL_DISPLAY_POWERWELL_1_POWER_DOMAINS (         \
<span class="lineNum">     319 </span>            :         SKL_DISPLAY_POWERWELL_2_POWER_DOMAINS |         \
<span class="lineNum">     320 </span>            :         BIT(POWER_DOMAIN_PLLS) |                        \
<span class="lineNum">     321 </span>            :         BIT(POWER_DOMAIN_PIPE_A) |                      \
<span class="lineNum">     322 </span>            :         BIT(POWER_DOMAIN_TRANSCODER_EDP) |              \
<span class="lineNum">     323 </span>            :         BIT(POWER_DOMAIN_PIPE_A_PANEL_FITTER) |         \
<span class="lineNum">     324 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_A_2_LANES) |          \
<span class="lineNum">     325 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_A_4_LANES) |          \
<span class="lineNum">     326 </span>            :         BIT(POWER_DOMAIN_AUX_A) |                       \
<span class="lineNum">     327 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">     328 </span>            : #define SKL_DISPLAY_DDI_A_E_POWER_DOMAINS (             \
<span class="lineNum">     329 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_A_2_LANES) |          \
<span class="lineNum">     330 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_A_4_LANES) |          \
<span class="lineNum">     331 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_E_2_LANES) |          \
<span class="lineNum">     332 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">     333 </span>            : #define SKL_DISPLAY_DDI_B_POWER_DOMAINS (               \
<span class="lineNum">     334 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_2_LANES) |          \
<span class="lineNum">     335 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_4_LANES) |          \
<span class="lineNum">     336 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">     337 </span>            : #define SKL_DISPLAY_DDI_C_POWER_DOMAINS (               \
<span class="lineNum">     338 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_2_LANES) |          \
<span class="lineNum">     339 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_4_LANES) |          \
<span class="lineNum">     340 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">     341 </span>            : #define SKL_DISPLAY_DDI_D_POWER_DOMAINS (               \
<span class="lineNum">     342 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_D_2_LANES) |          \
<span class="lineNum">     343 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_D_4_LANES) |          \
<span class="lineNum">     344 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">     345 </span>            : #define SKL_DISPLAY_MISC_IO_POWER_DOMAINS (             \
<span class="lineNum">     346 </span>            :         SKL_DISPLAY_POWERWELL_1_POWER_DOMAINS |         \
<span class="lineNum">     347 </span>            :         BIT(POWER_DOMAIN_PLLS) |                        \
<span class="lineNum">     348 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">     349 </span>            : #define SKL_DISPLAY_ALWAYS_ON_POWER_DOMAINS (           \
<span class="lineNum">     350 </span>            :         (POWER_DOMAIN_MASK &amp; ~(SKL_DISPLAY_POWERWELL_1_POWER_DOMAINS |      \
<span class="lineNum">     351 </span>            :         SKL_DISPLAY_POWERWELL_2_POWER_DOMAINS |         \
<span class="lineNum">     352 </span>            :         SKL_DISPLAY_DDI_A_E_POWER_DOMAINS |             \
<span class="lineNum">     353 </span>            :         SKL_DISPLAY_DDI_B_POWER_DOMAINS |               \
<span class="lineNum">     354 </span>            :         SKL_DISPLAY_DDI_C_POWER_DOMAINS |               \
<span class="lineNum">     355 </span>            :         SKL_DISPLAY_DDI_D_POWER_DOMAINS |               \
<span class="lineNum">     356 </span>            :         SKL_DISPLAY_MISC_IO_POWER_DOMAINS)) |           \
<span class="lineNum">     357 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span>            : #define BXT_DISPLAY_POWERWELL_2_POWER_DOMAINS (         \
<span class="lineNum">     360 </span>            :         BIT(POWER_DOMAIN_TRANSCODER_A) |                \
<span class="lineNum">     361 </span>            :         BIT(POWER_DOMAIN_PIPE_B) |                      \
<span class="lineNum">     362 </span>            :         BIT(POWER_DOMAIN_TRANSCODER_B) |                \
<span class="lineNum">     363 </span>            :         BIT(POWER_DOMAIN_PIPE_C) |                      \
<span class="lineNum">     364 </span>            :         BIT(POWER_DOMAIN_TRANSCODER_C) |                \
<span class="lineNum">     365 </span>            :         BIT(POWER_DOMAIN_PIPE_B_PANEL_FITTER) |         \
<span class="lineNum">     366 </span>            :         BIT(POWER_DOMAIN_PIPE_C_PANEL_FITTER) |         \
<span class="lineNum">     367 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_2_LANES) |          \
<span class="lineNum">     368 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_4_LANES) |          \
<span class="lineNum">     369 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_2_LANES) |          \
<span class="lineNum">     370 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_4_LANES) |          \
<span class="lineNum">     371 </span>            :         BIT(POWER_DOMAIN_AUX_B) |                       \
<span class="lineNum">     372 </span>            :         BIT(POWER_DOMAIN_AUX_C) |                       \
<span class="lineNum">     373 </span>            :         BIT(POWER_DOMAIN_AUDIO) |                       \
<span class="lineNum">     374 </span>            :         BIT(POWER_DOMAIN_VGA) |                         \
<span class="lineNum">     375 </span>            :         BIT(POWER_DOMAIN_GMBUS) |                       \
<span class="lineNum">     376 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">     377 </span>            : #define BXT_DISPLAY_POWERWELL_1_POWER_DOMAINS (         \
<span class="lineNum">     378 </span>            :         BXT_DISPLAY_POWERWELL_2_POWER_DOMAINS |         \
<span class="lineNum">     379 </span>            :         BIT(POWER_DOMAIN_PIPE_A) |                      \
<span class="lineNum">     380 </span>            :         BIT(POWER_DOMAIN_TRANSCODER_EDP) |              \
<span class="lineNum">     381 </span>            :         BIT(POWER_DOMAIN_PIPE_A_PANEL_FITTER) |         \
<span class="lineNum">     382 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_A_2_LANES) |          \
<span class="lineNum">     383 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_A_4_LANES) |          \
<span class="lineNum">     384 </span>            :         BIT(POWER_DOMAIN_AUX_A) |                       \
<span class="lineNum">     385 </span>            :         BIT(POWER_DOMAIN_PLLS) |                        \
<span class="lineNum">     386 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">     387 </span>            : #define BXT_DISPLAY_ALWAYS_ON_POWER_DOMAINS (           \
<span class="lineNum">     388 </span>            :         (POWER_DOMAIN_MASK &amp; ~(BXT_DISPLAY_POWERWELL_1_POWER_DOMAINS |      \
<span class="lineNum">     389 </span>            :         BXT_DISPLAY_POWERWELL_2_POWER_DOMAINS)) |       \
<a name="390"><span class="lineNum">     390 </span>            :         BIT(POWER_DOMAIN_INIT))</a>
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span><span class="lineNoCov">          0 : static void assert_can_enable_dc9(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     393 </span>            : {
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         WARN(!IS_BROXTON(dev), &quot;Platform doesn't support DC9.\n&quot;);</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :         WARN((I915_READ(DC_STATE_EN) &amp; DC_STATE_EN_DC9),</span>
<span class="lineNum">     398 </span>            :                 &quot;DC9 already programmed to be enabled.\n&quot;);
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :         WARN(I915_READ(DC_STATE_EN) &amp; DC_STATE_EN_UPTO_DC5,</span>
<span class="lineNum">     400 </span>            :                 &quot;DC5 still not disabled to enable DC9.\n&quot;);
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         WARN(I915_READ(HSW_PWR_WELL_DRIVER), &quot;Power well on.\n&quot;);</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         WARN(intel_irqs_enabled(dev_priv), &quot;Interrupts not disabled yet.\n&quot;);</span>
<span class="lineNum">     403 </span>            : 
<span class="lineNum">     404 </span>            :          /*
<span class="lineNum">     405 </span>            :           * TODO: check for the following to verify the conditions to enter DC9
<span class="lineNum">     406 </span>            :           * state are satisfied:
<span class="lineNum">     407 </span>            :           * 1] Check relevant display engine registers to verify if mode set
<span class="lineNum">     408 </span>            :           * disable sequence was followed.
<span class="lineNum">     409 </span>            :           * 2] Check if display uninitialize sequence is initialized.
<span class="lineNum">     410 </span>            :           */
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span><span class="lineNoCov">          0 : static void assert_can_disable_dc9(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     414 </span>            : {
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         WARN(intel_irqs_enabled(dev_priv), &quot;Interrupts not disabled yet.\n&quot;);</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :         WARN(!(I915_READ(DC_STATE_EN) &amp; DC_STATE_EN_DC9),</span>
<span class="lineNum">     417 </span>            :                 &quot;DC9 already programmed to be disabled.\n&quot;);
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :         WARN(I915_READ(DC_STATE_EN) &amp; DC_STATE_EN_UPTO_DC5,</span>
<span class="lineNum">     419 </span>            :                 &quot;DC5 still not disabled.\n&quot;);
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span>            :          /*
<span class="lineNum">     422 </span>            :           * TODO: check for the following to verify DC9 state was indeed
<span class="lineNum">     423 </span>            :           * entered before programming to disable it:
<span class="lineNum">     424 </span>            :           * 1] Check relevant display engine registers to verify if mode
<span class="lineNum">     425 </span>            :           *  set disable sequence was followed.
<span class="lineNum">     426 </span>            :           * 2] Check if display uninitialize sequence is initialized.
<span class="lineNum">     427 </span>            :           */
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span><span class="lineNoCov">          0 : void bxt_enable_dc9(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     431 </span>            : {
<span class="lineNum">     432 </span>            :         uint32_t val;
<span class="lineNum">     433 </span>            : 
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         assert_can_enable_dc9(dev_priv);</span>
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span>            :         DRM_DEBUG_KMS(&quot;Enabling DC9\n&quot;);
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :         val = I915_READ(DC_STATE_EN);</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :         val |= DC_STATE_EN_DC9;</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :         I915_WRITE(DC_STATE_EN, val);</span>
<span class="lineNum">     441 </span><span class="lineNoCov">          0 :         POSTING_READ(DC_STATE_EN);</span>
<a name="442"><span class="lineNum">     442 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     443 </span>            : 
<span class="lineNum">     444 </span><span class="lineNoCov">          0 : void bxt_disable_dc9(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     445 </span>            : {
<span class="lineNum">     446 </span>            :         uint32_t val;
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         assert_can_disable_dc9(dev_priv);</span>
<span class="lineNum">     449 </span>            : 
<span class="lineNum">     450 </span>            :         DRM_DEBUG_KMS(&quot;Disabling DC9\n&quot;);
<span class="lineNum">     451 </span>            : 
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         val = I915_READ(DC_STATE_EN);</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :         val &amp;= ~DC_STATE_EN_DC9;</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :         I915_WRITE(DC_STATE_EN, val);</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :         POSTING_READ(DC_STATE_EN);</span>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     457 </span>            : 
<span class="lineNum">     458 </span><span class="lineNoCov">          0 : static void gen9_set_dc_state_debugmask_memory_up(</span>
<span class="lineNum">     459 </span>            :                         struct drm_i915_private *dev_priv)
<span class="lineNum">     460 </span>            : {
<span class="lineNum">     461 </span>            :         uint32_t val;
<span class="lineNum">     462 </span>            : 
<span class="lineNum">     463 </span>            :         /* The below bit doesn't need to be cleared ever afterwards */
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         val = I915_READ(DC_STATE_DEBUG);</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         if (!(val &amp; DC_STATE_DEBUG_MASK_MEMORY_UP)) {</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                 val |= DC_STATE_DEBUG_MASK_MEMORY_UP;</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :                 I915_WRITE(DC_STATE_DEBUG, val);</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :                 POSTING_READ(DC_STATE_DEBUG);</span>
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         }</span>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     471 </span>            : 
<span class="lineNum">     472 </span><span class="lineNoCov">          0 : static void assert_can_enable_dc5(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     473 </span>            : {
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :         bool pg2_enabled = intel_display_power_well_is_enabled(dev_priv,</span>
<span class="lineNum">     476 </span>            :                                         SKL_DISP_PW_2);
<span class="lineNum">     477 </span>            : 
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         WARN_ONCE(!IS_SKYLAKE(dev) &amp;&amp; !IS_KABYLAKE(dev),</span>
<span class="lineNum">     479 </span>            :                   &quot;Platform doesn't support DC5.\n&quot;);
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :         WARN_ONCE(!HAS_RUNTIME_PM(dev), &quot;Runtime PM not enabled.\n&quot;);</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :         WARN_ONCE(pg2_enabled, &quot;PG2 not disabled to enable DC5.\n&quot;);</span>
<span class="lineNum">     482 </span>            : 
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :         WARN_ONCE((I915_READ(DC_STATE_EN) &amp; DC_STATE_EN_UPTO_DC5),</span>
<span class="lineNum">     484 </span>            :                   &quot;DC5 already programmed to be enabled.\n&quot;);
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         WARN_ONCE(dev_priv-&gt;pm.suspended,</span>
<span class="lineNum">     486 </span>            :                   &quot;DC5 cannot be enabled, if platform is runtime-suspended.\n&quot;);
<span class="lineNum">     487 </span>            : 
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :         assert_csr_loaded(dev_priv);</span>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     490 </span>            : 
<span class="lineNum">     491 </span><span class="lineNoCov">          0 : static void assert_can_disable_dc5(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     492 </span>            : {
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :         bool pg2_enabled = intel_display_power_well_is_enabled(dev_priv,</span>
<span class="lineNum">     494 </span>            :                                         SKL_DISP_PW_2);
<span class="lineNum">     495 </span>            :         /*
<span class="lineNum">     496 </span>            :          * During initialization, the firmware may not be loaded yet.
<span class="lineNum">     497 </span>            :          * We still want to make sure that the DC enabling flag is cleared.
<span class="lineNum">     498 </span>            :          */
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;power_domains.initializing)</span>
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     501 </span>            : 
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         WARN_ONCE(!pg2_enabled, &quot;PG2 not enabled to disable DC5.\n&quot;);</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :         WARN_ONCE(dev_priv-&gt;pm.suspended,</span>
<span class="lineNum">     504 </span>            :                 &quot;Disabling of DC5 while platform is runtime-suspended should never happen.\n&quot;);
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     506 </span>            : 
<span class="lineNum">     507 </span><span class="lineNoCov">          0 : static void gen9_enable_dc5(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     508 </span>            : {
<span class="lineNum">     509 </span>            :         uint32_t val;
<span class="lineNum">     510 </span>            : 
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :         assert_can_enable_dc5(dev_priv);</span>
<span class="lineNum">     512 </span>            : 
<span class="lineNum">     513 </span>            :         DRM_DEBUG_KMS(&quot;Enabling DC5\n&quot;);
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         gen9_set_dc_state_debugmask_memory_up(dev_priv);</span>
<span class="lineNum">     516 </span>            : 
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :         val = I915_READ(DC_STATE_EN);</span>
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         val &amp;= ~DC_STATE_EN_UPTO_DC5_DC6_MASK;</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :         val |= DC_STATE_EN_UPTO_DC5;</span>
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :         I915_WRITE(DC_STATE_EN, val);</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :         POSTING_READ(DC_STATE_EN);</span>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     523 </span>            : 
<span class="lineNum">     524 </span><span class="lineNoCov">          0 : static void gen9_disable_dc5(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     525 </span>            : {
<span class="lineNum">     526 </span>            :         uint32_t val;
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :         assert_can_disable_dc5(dev_priv);</span>
<span class="lineNum">     529 </span>            : 
<span class="lineNum">     530 </span>            :         DRM_DEBUG_KMS(&quot;Disabling DC5\n&quot;);
<span class="lineNum">     531 </span>            : 
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :         val = I915_READ(DC_STATE_EN);</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :         val &amp;= ~DC_STATE_EN_UPTO_DC5;</span>
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :         I915_WRITE(DC_STATE_EN, val);</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :         POSTING_READ(DC_STATE_EN);</span>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     537 </span>            : 
<span class="lineNum">     538 </span><span class="lineNoCov">          0 : static void assert_can_enable_dc6(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     539 </span>            : {
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">     541 </span>            : 
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :         WARN_ONCE(!IS_SKYLAKE(dev) &amp;&amp; !IS_KABYLAKE(dev),</span>
<span class="lineNum">     543 </span>            :                   &quot;Platform doesn't support DC6.\n&quot;);
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :         WARN_ONCE(!HAS_RUNTIME_PM(dev), &quot;Runtime PM not enabled.\n&quot;);</span>
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :         WARN_ONCE(I915_READ(UTIL_PIN_CTL) &amp; UTIL_PIN_ENABLE,</span>
<span class="lineNum">     546 </span>            :                   &quot;Backlight is not disabled.\n&quot;);
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :         WARN_ONCE((I915_READ(DC_STATE_EN) &amp; DC_STATE_EN_UPTO_DC6),</span>
<span class="lineNum">     548 </span>            :                   &quot;DC6 already programmed to be enabled.\n&quot;);
<span class="lineNum">     549 </span>            : 
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         assert_csr_loaded(dev_priv);</span>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span><span class="lineNoCov">          0 : static void assert_can_disable_dc6(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     554 </span>            : {
<span class="lineNum">     555 </span>            :         /*
<span class="lineNum">     556 </span>            :          * During initialization, the firmware may not be loaded yet.
<span class="lineNum">     557 </span>            :          * We still want to make sure that the DC enabling flag is cleared.
<span class="lineNum">     558 </span>            :          */
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;power_domains.initializing)</span>
<span class="lineNum">     560 </span>            :                 return;
<span class="lineNum">     561 </span>            : 
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :         assert_csr_loaded(dev_priv);</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         WARN_ONCE(!(I915_READ(DC_STATE_EN) &amp; DC_STATE_EN_UPTO_DC6),</span>
<span class="lineNum">     564 </span>            :                   &quot;DC6 already programmed to be disabled.\n&quot;);
<a name="565"><span class="lineNum">     565 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     566 </span>            : 
<span class="lineNum">     567 </span><span class="lineNoCov">          0 : static void skl_enable_dc6(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     568 </span>            : {
<span class="lineNum">     569 </span>            :         uint32_t val;
<span class="lineNum">     570 </span>            : 
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :         assert_can_enable_dc6(dev_priv);</span>
<span class="lineNum">     572 </span>            : 
<span class="lineNum">     573 </span>            :         DRM_DEBUG_KMS(&quot;Enabling DC6\n&quot;);
<span class="lineNum">     574 </span>            : 
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :         gen9_set_dc_state_debugmask_memory_up(dev_priv);</span>
<span class="lineNum">     576 </span>            : 
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         val = I915_READ(DC_STATE_EN);</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         val &amp;= ~DC_STATE_EN_UPTO_DC5_DC6_MASK;</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :         val |= DC_STATE_EN_UPTO_DC6;</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :         I915_WRITE(DC_STATE_EN, val);</span>
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :         POSTING_READ(DC_STATE_EN);</span>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     583 </span>            : 
<span class="lineNum">     584 </span><span class="lineNoCov">          0 : static void skl_disable_dc6(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     585 </span>            : {
<span class="lineNum">     586 </span>            :         uint32_t val;
<span class="lineNum">     587 </span>            : 
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :         assert_can_disable_dc6(dev_priv);</span>
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span>            :         DRM_DEBUG_KMS(&quot;Disabling DC6\n&quot;);
<span class="lineNum">     591 </span>            : 
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :         val = I915_READ(DC_STATE_EN);</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         val &amp;= ~DC_STATE_EN_UPTO_DC6;</span>
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :         I915_WRITE(DC_STATE_EN, val);</span>
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :         POSTING_READ(DC_STATE_EN);</span>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     597 </span>            : 
<span class="lineNum">     598 </span><span class="lineNoCov">          0 : static void skl_set_power_well(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     599 </span>            :                         struct i915_power_well *power_well, bool enable)
<span class="lineNum">     600 </span>            : {
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">     602 </span>            :         uint32_t tmp, fuse_status;
<span class="lineNum">     603 </span>            :         uint32_t req_mask, state_mask;
<span class="lineNum">     604 </span>            :         bool is_enabled, enable_requested, check_fuse_status = false;
<span class="lineNum">     605 </span>            : 
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :         tmp = I915_READ(HSW_PWR_WELL_DRIVER);</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :         fuse_status = I915_READ(SKL_FUSE_STATUS);</span>
<span class="lineNum">     608 </span>            : 
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :         switch (power_well-&gt;data) {</span>
<span class="lineNum">     610 </span>            :         case SKL_DISP_PW_1:
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 if (wait_for((I915_READ(SKL_FUSE_STATUS) &amp;</span>
<span class="lineNum">     612 </span>            :                         SKL_FUSE_PG0_DIST_STATUS), 1)) {
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;PG0 not enabled\n&quot;);</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     615 </span>            :                 }
<span class="lineNum">     616 </span>            :                 break;
<span class="lineNum">     617 </span>            :         case SKL_DISP_PW_2:
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 if (!(fuse_status &amp; SKL_FUSE_PG1_DIST_STATUS)) {</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;PG1 in disabled state\n&quot;);</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     621 </span>            :                 }
<span class="lineNum">     622 </span>            :                 break;
<span class="lineNum">     623 </span>            :         case SKL_DISP_PW_DDI_A_E:
<span class="lineNum">     624 </span>            :         case SKL_DISP_PW_DDI_B:
<span class="lineNum">     625 </span>            :         case SKL_DISP_PW_DDI_C:
<span class="lineNum">     626 </span>            :         case SKL_DISP_PW_DDI_D:
<span class="lineNum">     627 </span>            :         case SKL_DISP_PW_MISC_IO:
<span class="lineNum">     628 </span>            :                 break;
<span class="lineNum">     629 </span>            :         default:
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Unknown power well %lu\n&quot;, power_well-&gt;data);</span>
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     632 </span>            :         }
<span class="lineNum">     633 </span>            : 
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :         req_mask = SKL_POWER_WELL_REQ(power_well-&gt;data);</span>
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         enable_requested = tmp &amp; req_mask;</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :         state_mask = SKL_POWER_WELL_STATE(power_well-&gt;data);</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :         is_enabled = tmp &amp; state_mask;</span>
<span class="lineNum">     638 </span>            : 
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :                 if (!enable_requested) {</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :                         WARN((tmp &amp; state_mask) &amp;&amp;</span>
<span class="lineNum">     642 </span>            :                                 !I915_READ(HSW_PWR_WELL_BIOS),
<span class="lineNum">     643 </span>            :                                 &quot;Invalid for power well status to be enabled, unless done by the BIOS, \
<span class="lineNum">     644 </span>            :                                 when request is to disable!\n&quot;);
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :                         if ((GEN9_ENABLE_DC5(dev) || SKL_ENABLE_DC6(dev)) &amp;&amp;</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :                                 power_well-&gt;data == SKL_DISP_PW_2) {</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :                                 if (SKL_ENABLE_DC6(dev)) {</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :                                         skl_disable_dc6(dev_priv);</span>
<span class="lineNum">     649 </span>            :                                         /*
<span class="lineNum">     650 </span>            :                                          * DDI buffer programming unnecessary during driver-load/resume
<span class="lineNum">     651 </span>            :                                          * as it's already done during modeset initialization then.
<span class="lineNum">     652 </span>            :                                          * It's also invalid here as encoder list is still uninitialized.
<span class="lineNum">     653 </span>            :                                          */
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :                                         if (!dev_priv-&gt;power_domains.initializing)</span>
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :                                                 intel_prepare_ddi(dev);</span>
<span class="lineNum">     656 </span>            :                                 } else {
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :                                         gen9_disable_dc5(dev_priv);</span>
<span class="lineNum">     658 </span>            :                                 }
<span class="lineNum">     659 </span>            :                         }
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :                         I915_WRITE(HSW_PWR_WELL_DRIVER, tmp | req_mask);</span>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                 if (!is_enabled) {</span>
<span class="lineNum">     664 </span>            :                         DRM_DEBUG_KMS(&quot;Enabling %s\n&quot;, power_well-&gt;name);
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :                         if (wait_for((I915_READ(HSW_PWR_WELL_DRIVER) &amp;</span>
<span class="lineNum">     666 </span>            :                                 state_mask), 1))
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;%s enable timeout\n&quot;,</span>
<span class="lineNum">     668 </span>            :                                         power_well-&gt;name);
<span class="lineNum">     669 </span>            :                         check_fuse_status = true;
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     671 </span>            :         } else {
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 if (enable_requested) {</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                         if ((IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) &amp;&amp;</span>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :                                 (power_well-&gt;data == SKL_DISP_PW_1) &amp;&amp;</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :                                 (intel_csr_load_status_get(dev_priv) == FW_LOADED))</span>
<span class="lineNum">     676 </span>            :                                 DRM_DEBUG_KMS(&quot;Not Disabling PW1, dmc will handle\n&quot;);
<span class="lineNum">     677 </span>            :                         else {
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :                                 I915_WRITE(HSW_PWR_WELL_DRIVER, tmp &amp; ~req_mask);</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                                 POSTING_READ(HSW_PWR_WELL_DRIVER);</span>
<span class="lineNum">     680 </span>            :                                 DRM_DEBUG_KMS(&quot;Disabling %s\n&quot;, power_well-&gt;name);
<span class="lineNum">     681 </span>            :                         }
<span class="lineNum">     682 </span>            : 
<span class="lineNum">     683 </span><span class="lineNoCov">          0 :                         if ((GEN9_ENABLE_DC5(dev) || SKL_ENABLE_DC6(dev)) &amp;&amp;</span>
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                                 power_well-&gt;data == SKL_DISP_PW_2) {</span>
<span class="lineNum">     685 </span>            :                                 enum csr_state state;
<span class="lineNum">     686 </span>            :                                 /* TODO: wait for a completion event or
<span class="lineNum">     687 </span>            :                                  * similar here instead of busy
<span class="lineNum">     688 </span>            :                                  * waiting using wait_for function.
<span class="lineNum">     689 </span>            :                                  */
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :                                 wait_for((state = intel_csr_load_status_get(dev_priv)) !=</span>
<span class="lineNum">     691 </span>            :                                                 FW_UNINITIALIZED, 1000);
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :                                 if (state != FW_LOADED)</span>
<span class="lineNum">     693 </span>            :                                         DRM_DEBUG(&quot;CSR firmware not ready (%d)\n&quot;,
<span class="lineNum">     694 </span>            :                                                         state);
<span class="lineNum">     695 </span>            :                                 else
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :                                         if (SKL_ENABLE_DC6(dev))</span>
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                                                 skl_enable_dc6(dev_priv);</span>
<span class="lineNum">     698 </span>            :                                         else
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :                                                 gen9_enable_dc5(dev_priv);</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     701 </span>            :                 }
<span class="lineNum">     702 </span>            :         }
<span class="lineNum">     703 </span>            : 
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :         if (check_fuse_status) {</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                 if (power_well-&gt;data == SKL_DISP_PW_1) {</span>
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :                         if (wait_for((I915_READ(SKL_FUSE_STATUS) &amp;</span>
<span class="lineNum">     707 </span>            :                                 SKL_FUSE_PG1_DIST_STATUS), 1))
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;PG1 distributing status timeout\n&quot;);</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                 } else if (power_well-&gt;data == SKL_DISP_PW_2) {</span>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :                         if (wait_for((I915_READ(SKL_FUSE_STATUS) &amp;</span>
<span class="lineNum">     711 </span>            :                                 SKL_FUSE_PG2_DIST_STATUS), 1))
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;PG2 distributing status timeout\n&quot;);</span>
<span class="lineNum">     713 </span>            :                 }
<span class="lineNum">     714 </span>            :         }
<span class="lineNum">     715 </span>            : 
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; !is_enabled)</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 skl_power_well_post_enable(dev_priv, power_well);</span>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     719 </span>            : 
<span class="lineNum">     720 </span><span class="lineNoCov">          0 : static void hsw_power_well_sync_hw(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     721 </span>            :                                    struct i915_power_well *power_well)
<span class="lineNum">     722 </span>            : {
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :         hsw_set_power_well(dev_priv, power_well, power_well-&gt;count &gt; 0);</span>
<span class="lineNum">     724 </span>            : 
<span class="lineNum">     725 </span>            :         /*
<span class="lineNum">     726 </span>            :          * We're taking over the BIOS, so clear any requests made by it since
<span class="lineNum">     727 </span>            :          * the driver is in charge now.
<span class="lineNum">     728 </span>            :          */
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :         if (I915_READ(HSW_PWR_WELL_BIOS) &amp; HSW_PWR_WELL_ENABLE_REQUEST)</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 I915_WRITE(HSW_PWR_WELL_BIOS, 0);</span>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     732 </span>            : 
<span class="lineNum">     733 </span><span class="lineNoCov">          0 : static void hsw_power_well_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     734 </span>            :                                   struct i915_power_well *power_well)
<span class="lineNum">     735 </span>            : {
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :         hsw_set_power_well(dev_priv, power_well, true);</span>
<a name="737"><span class="lineNum">     737 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     738 </span>            : 
<span class="lineNum">     739 </span><span class="lineNoCov">          0 : static void hsw_power_well_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     740 </span>            :                                    struct i915_power_well *power_well)
<span class="lineNum">     741 </span>            : {
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :         hsw_set_power_well(dev_priv, power_well, false);</span>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span><span class="lineNoCov">          0 : static bool skl_power_well_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     746 </span>            :                                         struct i915_power_well *power_well)
<span class="lineNum">     747 </span>            : {
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :         uint32_t mask = SKL_POWER_WELL_REQ(power_well-&gt;data) |</span>
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :                 SKL_POWER_WELL_STATE(power_well-&gt;data);</span>
<span class="lineNum">     750 </span>            : 
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :         return (I915_READ(HSW_PWR_WELL_DRIVER) &amp; mask) == mask;</span>
<a name="752"><span class="lineNum">     752 </span>            : }</a>
<span class="lineNum">     753 </span>            : 
<span class="lineNum">     754 </span><span class="lineNoCov">          0 : static void skl_power_well_sync_hw(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     755 </span>            :                                 struct i915_power_well *power_well)
<span class="lineNum">     756 </span>            : {
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :         skl_set_power_well(dev_priv, power_well, power_well-&gt;count &gt; 0);</span>
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span>            :         /* Clear any request made by BIOS as driver is taking over */
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :         I915_WRITE(HSW_PWR_WELL_BIOS, 0);</span>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     762 </span>            : 
<span class="lineNum">     763 </span><span class="lineNoCov">          0 : static void skl_power_well_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     764 </span>            :                                 struct i915_power_well *power_well)
<span class="lineNum">     765 </span>            : {
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :         skl_set_power_well(dev_priv, power_well, true);</span>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     768 </span>            : 
<span class="lineNum">     769 </span><span class="lineNoCov">          0 : static void skl_power_well_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     770 </span>            :                                 struct i915_power_well *power_well)
<span class="lineNum">     771 </span>            : {
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :         skl_set_power_well(dev_priv, power_well, false);</span>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     774 </span>            : 
<span class="lineNum">     775 </span><span class="lineNoCov">          0 : static void i9xx_always_on_power_well_noop(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     776 </span>            :                                            struct i915_power_well *power_well)
<span class="lineNum">     777 </span>            : {
<a name="778"><span class="lineNum">     778 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     779 </span>            : 
<span class="lineNum">     780 </span><span class="lineNoCov">          0 : static bool i9xx_always_on_power_well_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     781 </span>            :                                              struct i915_power_well *power_well)
<span class="lineNum">     782 </span>            : {
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="784"><span class="lineNum">     784 </span>            : }</a>
<span class="lineNum">     785 </span>            : 
<span class="lineNum">     786 </span><span class="lineNoCov">          0 : static void vlv_set_power_well(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     787 </span>            :                                struct i915_power_well *power_well, bool enable)
<span class="lineNum">     788 </span>            : {
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :         enum punit_power_well power_well_id = power_well-&gt;data;</span>
<span class="lineNum">     790 </span>            :         u32 mask;
<span class="lineNum">     791 </span>            :         u32 state;
<span class="lineNum">     792 </span>            :         u32 ctrl;
<span class="lineNum">     793 </span>            : 
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :         mask = PUNIT_PWRGT_MASK(power_well_id);</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :         state = enable ? PUNIT_PWRGT_PWR_ON(power_well_id) :</span>
<span class="lineNum">     796 </span>            :                          PUNIT_PWRGT_PWR_GATE(power_well_id);
<span class="lineNum">     797 </span>            : 
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">     799 </span>            : 
<span class="lineNum">     800 </span>            : #define COND \
<span class="lineNum">     801 </span>            :         ((vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_STATUS) &amp; mask) == state)
<span class="lineNum">     802 </span>            : 
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :         if (COND)</span>
<span class="lineNum">     804 </span>            :                 goto out;
<span class="lineNum">     805 </span>            : 
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :         ctrl = vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_CTRL);</span>
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :         ctrl &amp;= ~mask;</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :         ctrl |= state;</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :         vlv_punit_write(dev_priv, PUNIT_REG_PWRGT_CTRL, ctrl);</span>
<span class="lineNum">     810 </span>            : 
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :         if (wait_for(COND, 100))</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timeout setting power well state %08x (%08x)\n&quot;,</span>
<span class="lineNum">     813 </span>            :                           state,
<span class="lineNum">     814 </span>            :                           vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_CTRL));
<span class="lineNum">     815 </span>            : 
<span class="lineNum">     816 </span>            : #undef COND
<span class="lineNum">     817 </span>            : 
<span class="lineNum">     818 </span>            : out:
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     821 </span>            : 
<span class="lineNum">     822 </span><span class="lineNoCov">          0 : static void vlv_power_well_sync_hw(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     823 </span>            :                                    struct i915_power_well *power_well)
<span class="lineNum">     824 </span>            : {
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :         vlv_set_power_well(dev_priv, power_well, power_well-&gt;count &gt; 0);</span>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     827 </span>            : 
<span class="lineNum">     828 </span><span class="lineNoCov">          0 : static void vlv_power_well_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     829 </span>            :                                   struct i915_power_well *power_well)
<span class="lineNum">     830 </span>            : {
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :         vlv_set_power_well(dev_priv, power_well, true);</span>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     833 </span>            : 
<span class="lineNum">     834 </span><span class="lineNoCov">          0 : static void vlv_power_well_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     835 </span>            :                                    struct i915_power_well *power_well)
<span class="lineNum">     836 </span>            : {
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :         vlv_set_power_well(dev_priv, power_well, false);</span>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     839 </span>            : 
<span class="lineNum">     840 </span><span class="lineNoCov">          0 : static bool vlv_power_well_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     841 </span>            :                                    struct i915_power_well *power_well)
<span class="lineNum">     842 </span>            : {
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :         int power_well_id = power_well-&gt;data;</span>
<span class="lineNum">     844 </span>            :         bool enabled = false;
<span class="lineNum">     845 </span>            :         u32 mask;
<span class="lineNum">     846 </span>            :         u32 state;
<span class="lineNum">     847 </span>            :         u32 ctrl;
<span class="lineNum">     848 </span>            : 
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         mask = PUNIT_PWRGT_MASK(power_well_id);</span>
<span class="lineNum">     850 </span>            :         ctrl = PUNIT_PWRGT_PWR_ON(power_well_id);
<span class="lineNum">     851 </span>            : 
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">     853 </span>            : 
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :         state = vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_STATUS) &amp; mask;</span>
<span class="lineNum">     855 </span>            :         /*
<span class="lineNum">     856 </span>            :          * We only ever set the power-on and power-gate states, anything
<span class="lineNum">     857 </span>            :          * else is unexpected.
<span class="lineNum">     858 </span>            :          */
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :         WARN_ON(state != PUNIT_PWRGT_PWR_ON(power_well_id) &amp;&amp;</span>
<span class="lineNum">     860 </span>            :                 state != PUNIT_PWRGT_PWR_GATE(power_well_id));
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :         if (state == ctrl)</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 enabled = true;</span>
<span class="lineNum">     863 </span>            : 
<span class="lineNum">     864 </span>            :         /*
<span class="lineNum">     865 </span>            :          * A transient state at this point would mean some unexpected party
<span class="lineNum">     866 </span>            :          * is poking at the power controls too.
<span class="lineNum">     867 </span>            :          */
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :         ctrl = vlv_punit_read(dev_priv, PUNIT_REG_PWRGT_CTRL) &amp; mask;</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :         WARN_ON(ctrl != state);</span>
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">     872 </span>            : 
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :         return enabled;</span>
<a name="874"><span class="lineNum">     874 </span>            : }</a>
<span class="lineNum">     875 </span>            : 
<span class="lineNum">     876 </span><span class="lineNoCov">          0 : static void vlv_display_power_well_init(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     877 </span>            : {
<span class="lineNum">     878 </span>            :         enum pipe pipe;
<span class="lineNum">     879 </span>            : 
<span class="lineNum">     880 </span>            :         /*
<span class="lineNum">     881 </span>            :          * Enable the CRI clock source so we can get at the
<span class="lineNum">     882 </span>            :          * display and the reference clock for VGA
<span class="lineNum">     883 </span>            :          * hotplug / manual detection. Supposedly DSI also
<span class="lineNum">     884 </span>            :          * needs the ref clock up and running.
<span class="lineNum">     885 </span>            :          *
<span class="lineNum">     886 </span>            :          * CHV DPLL B/C have some issues if VGA mode is enabled.
<span class="lineNum">     887 </span>            :          */
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv-&gt;dev, pipe) {</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :                 u32 val = I915_READ(DPLL(pipe));</span>
<span class="lineNum">     890 </span>            : 
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                 val |= DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS;</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                 if (pipe != PIPE_A)</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :                         val |= DPLL_INTEGRATED_CRI_CLK_VLV;</span>
<span class="lineNum">     894 </span>            : 
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 I915_WRITE(DPLL(pipe), val);</span>
<span class="lineNum">     896 </span>            :         }
<span class="lineNum">     897 </span>            : 
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :         valleyview_enable_display_irqs(dev_priv);</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     901 </span>            : 
<span class="lineNum">     902 </span>            :         /*
<span class="lineNum">     903 </span>            :          * During driver initialization/resume we can avoid restoring the
<span class="lineNum">     904 </span>            :          * part of the HW/SW state that will be inited anyway explicitly.
<span class="lineNum">     905 </span>            :          */
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :         if (dev_priv-&gt;power_domains.initializing)</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     908 </span>            : 
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :         intel_hpd_init(dev_priv);</span>
<span class="lineNum">     910 </span>            : 
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :         i915_redisable_vga_power_on(dev_priv-&gt;dev);</span>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     913 </span>            : 
<span class="lineNum">     914 </span><span class="lineNoCov">          0 : static void vlv_display_power_well_deinit(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">     915 </span>            : {
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :         spin_lock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :         valleyview_disable_display_irqs(dev_priv);</span>
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :         spin_unlock_irq(&amp;dev_priv-&gt;irq_lock);</span>
<span class="lineNum">     919 </span>            : 
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :         vlv_power_sequencer_reset(dev_priv);</span>
<a name="921"><span class="lineNum">     921 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     922 </span>            : 
<span class="lineNum">     923 </span><span class="lineNoCov">          0 : static void vlv_display_power_well_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     924 </span>            :                                           struct i915_power_well *power_well)
<span class="lineNum">     925 </span>            : {
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(power_well-&gt;data != PUNIT_POWER_WELL_DISP2D);</span>
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :         vlv_set_power_well(dev_priv, power_well, true);</span>
<span class="lineNum">     929 </span>            : 
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :         vlv_display_power_well_init(dev_priv);</span>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     932 </span>            : 
<span class="lineNum">     933 </span><span class="lineNoCov">          0 : static void vlv_display_power_well_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     934 </span>            :                                            struct i915_power_well *power_well)
<span class="lineNum">     935 </span>            : {
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(power_well-&gt;data != PUNIT_POWER_WELL_DISP2D);</span>
<span class="lineNum">     937 </span>            : 
<span class="lineNum">     938 </span><span class="lineNoCov">          0 :         vlv_display_power_well_deinit(dev_priv);</span>
<span class="lineNum">     939 </span>            : 
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :         vlv_set_power_well(dev_priv, power_well, false);</span>
<a name="941"><span class="lineNum">     941 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     942 </span>            : 
<span class="lineNum">     943 </span><span class="lineNoCov">          0 : static void vlv_dpio_cmn_power_well_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     944 </span>            :                                            struct i915_power_well *power_well)
<span class="lineNum">     945 </span>            : {
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(power_well-&gt;data != PUNIT_POWER_WELL_DPIO_CMN_BC);</span>
<span class="lineNum">     947 </span>            : 
<span class="lineNum">     948 </span>            :         /* since ref/cri clock was enabled */
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :         udelay(1); /* &gt;10ns for cmnreset, &gt;0ns for sidereset */</span>
<span class="lineNum">     950 </span>            : 
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :         vlv_set_power_well(dev_priv, power_well, true);</span>
<span class="lineNum">     952 </span>            : 
<span class="lineNum">     953 </span>            :         /*
<span class="lineNum">     954 </span>            :          * From VLV2A0_DP_eDP_DPIO_driver_vbios_notes_10.docx -
<span class="lineNum">     955 </span>            :          *  6.  De-assert cmn_reset/side_reset. Same as VLV X0.
<span class="lineNum">     956 </span>            :          *   a. GUnit 0x2110 bit[0] set to 1 (def 0)
<span class="lineNum">     957 </span>            :          *   b. The other bits such as sfr settings / modesel may all
<span class="lineNum">     958 </span>            :          *      be set to 0.
<span class="lineNum">     959 </span>            :          *
<span class="lineNum">     960 </span>            :          * This should only be done on init and resume from S3 with
<span class="lineNum">     961 </span>            :          * both PLLs disabled, or we risk losing DPIO and PLL
<span class="lineNum">     962 </span>            :          * synchronization.
<span class="lineNum">     963 </span>            :          */
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :         I915_WRITE(DPIO_CTL, I915_READ(DPIO_CTL) | DPIO_CMNRST);</span>
<a name="965"><span class="lineNum">     965 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     966 </span>            : 
<span class="lineNum">     967 </span><span class="lineNoCov">          0 : static void vlv_dpio_cmn_power_well_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     968 </span>            :                                             struct i915_power_well *power_well)
<span class="lineNum">     969 </span>            : {
<span class="lineNum">     970 </span>            :         enum pipe pipe;
<span class="lineNum">     971 </span>            : 
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(power_well-&gt;data != PUNIT_POWER_WELL_DPIO_CMN_BC);</span>
<span class="lineNum">     973 </span>            : 
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :         for_each_pipe(dev_priv, pipe)</span>
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :                 assert_pll_disabled(dev_priv, pipe);</span>
<span class="lineNum">     976 </span>            : 
<span class="lineNum">     977 </span>            :         /* Assert common reset */
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :         I915_WRITE(DPIO_CTL, I915_READ(DPIO_CTL) &amp; ~DPIO_CMNRST);</span>
<span class="lineNum">     979 </span>            : 
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :         vlv_set_power_well(dev_priv, power_well, false);</span>
<span class="lineNum">     981 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     982 </span>            : 
<a name="983"><span class="lineNum">     983 </span>            : #define POWER_DOMAIN_MASK (BIT(POWER_DOMAIN_NUM) - 1)</a>
<span class="lineNum">     984 </span>            : 
<span class="lineNum">     985 </span><span class="lineNoCov">          0 : static struct i915_power_well *lookup_power_well(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">     986 </span>            :                                                  int power_well_id)
<span class="lineNum">     987 </span>            : {
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :         struct i915_power_domains *power_domains = &amp;dev_priv-&gt;power_domains;</span>
<span class="lineNum">     989 </span>            :         struct i915_power_well *power_well;
<span class="lineNum">     990 </span>            :         int i;
<span class="lineNum">     991 </span>            : 
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         for_each_power_well(i, power_well, POWER_DOMAIN_MASK, power_domains) {</span>
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :                 if (power_well-&gt;data == power_well_id)</span>
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :                         return power_well;</span>
<span class="lineNum">     995 </span>            :         }
<span class="lineNum">     996 </span>            : 
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :         return NULL;</span>
<span class="lineNum">     998 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     999 </span>            : 
<a name="1000"><span class="lineNum">    1000 </span>            : #define BITS_SET(val, bits) (((val) &amp; (bits)) == (bits))</a>
<span class="lineNum">    1001 </span>            : 
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 : static void assert_chv_phy_status(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    1003 </span>            : {
<span class="lineNum">    1004 </span>            :         struct i915_power_well *cmn_bc =
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                 lookup_power_well(dev_priv, PUNIT_POWER_WELL_DPIO_CMN_BC);</span>
<span class="lineNum">    1006 </span>            :         struct i915_power_well *cmn_d =
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                 lookup_power_well(dev_priv, PUNIT_POWER_WELL_DPIO_CMN_D);</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :         u32 phy_control = dev_priv-&gt;chv_phy_control;</span>
<span class="lineNum">    1009 </span>            :         u32 phy_status = 0;
<span class="lineNum">    1010 </span>            :         u32 phy_status_mask = 0xffffffff;
<span class="lineNum">    1011 </span>            :         u32 tmp;
<span class="lineNum">    1012 </span>            : 
<span class="lineNum">    1013 </span>            :         /*
<span class="lineNum">    1014 </span>            :          * The BIOS can leave the PHY is some weird state
<span class="lineNum">    1015 </span>            :          * where it doesn't fully power down some parts.
<span class="lineNum">    1016 </span>            :          * Disable the asserts until the PHY has been fully
<span class="lineNum">    1017 </span>            :          * reset (ie. the power well has been disabled at
<span class="lineNum">    1018 </span>            :          * least once).
<span class="lineNum">    1019 </span>            :          */
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;chv_phy_assert[DPIO_PHY0])</span>
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                 phy_status_mask &amp;= ~(PHY_STATUS_CMN_LDO(DPIO_PHY0, DPIO_CH0) |</span>
<span class="lineNum">    1022 </span>            :                                      PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH0, 0) |
<span class="lineNum">    1023 </span>            :                                      PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH0, 1) |
<span class="lineNum">    1024 </span>            :                                      PHY_STATUS_CMN_LDO(DPIO_PHY0, DPIO_CH1) |
<span class="lineNum">    1025 </span>            :                                      PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH1, 0) |
<span class="lineNum">    1026 </span>            :                                      PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH1, 1));
<span class="lineNum">    1027 </span>            : 
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;chv_phy_assert[DPIO_PHY1])</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                 phy_status_mask &amp;= ~(PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0) |</span>
<span class="lineNum">    1030 </span>            :                                      PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 0) |
<span class="lineNum">    1031 </span>            :                                      PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 1));
<span class="lineNum">    1032 </span>            : 
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :         if (cmn_bc-&gt;ops-&gt;is_enabled(dev_priv, cmn_bc)) {</span>
<span class="lineNum">    1034 </span>            :                 phy_status |= PHY_POWERGOOD(DPIO_PHY0);
<span class="lineNum">    1035 </span>            : 
<span class="lineNum">    1036 </span>            :                 /* this assumes override is only used to enable lanes */
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :                 if ((phy_control &amp; PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0, DPIO_CH0)) == 0)</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                         phy_control |= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH0);</span>
<span class="lineNum">    1039 </span>            : 
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                 if ((phy_control &amp; PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0, DPIO_CH1)) == 0)</span>
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                         phy_control |= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH1);</span>
<span class="lineNum">    1042 </span>            : 
<span class="lineNum">    1043 </span>            :                 /* CL1 is on whenever anything is on in either channel */
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                 if (BITS_SET(phy_control,</span>
<span class="lineNum">    1045 </span>            :                              PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH0) |
<span class="lineNum">    1046 </span>            :                              PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH1)))
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                         phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY0, DPIO_CH0);</span>
<span class="lineNum">    1048 </span>            : 
<span class="lineNum">    1049 </span>            :                 /*
<span class="lineNum">    1050 </span>            :                  * The DPLLB check accounts for the pipe B + port A usage
<span class="lineNum">    1051 </span>            :                  * with CL2 powered up but all the lanes in the second channel
<span class="lineNum">    1052 </span>            :                  * powered down.
<span class="lineNum">    1053 </span>            :                  */
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                 if (BITS_SET(phy_control,</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                              PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH1)) &amp;&amp;</span>
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                     (I915_READ(DPLL(PIPE_B)) &amp; DPLL_VCO_ENABLE) == 0)</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                         phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY0, DPIO_CH1);</span>
<span class="lineNum">    1058 </span>            : 
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                 if (BITS_SET(phy_control,</span>
<span class="lineNum">    1060 </span>            :                              PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY0, DPIO_CH0)))
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                         phy_status |= PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH0, 0);</span>
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                 if (BITS_SET(phy_control,</span>
<span class="lineNum">    1063 </span>            :                              PHY_CH_POWER_DOWN_OVRD(0xc, DPIO_PHY0, DPIO_CH0)))
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :                         phy_status |= PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH0, 1);</span>
<span class="lineNum">    1065 </span>            : 
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :                 if (BITS_SET(phy_control,</span>
<span class="lineNum">    1067 </span>            :                              PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY0, DPIO_CH1)))
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :                         phy_status |= PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH1, 0);</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                 if (BITS_SET(phy_control,</span>
<span class="lineNum">    1070 </span>            :                              PHY_CH_POWER_DOWN_OVRD(0xc, DPIO_PHY0, DPIO_CH1)))
<span class="lineNum">    1071 </span><span class="lineNoCov">          0 :                         phy_status |= PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH1, 1);</span>
<span class="lineNum">    1072 </span>            :         }
<span class="lineNum">    1073 </span>            : 
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 :         if (cmn_d-&gt;ops-&gt;is_enabled(dev_priv, cmn_d)) {</span>
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                 phy_status |= PHY_POWERGOOD(DPIO_PHY1);</span>
<span class="lineNum">    1076 </span>            : 
<span class="lineNum">    1077 </span>            :                 /* this assumes override is only used to enable lanes */
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                 if ((phy_control &amp; PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY1, DPIO_CH0)) == 0)</span>
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                         phy_control |= PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY1, DPIO_CH0);</span>
<span class="lineNum">    1080 </span>            : 
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                 if (BITS_SET(phy_control,</span>
<span class="lineNum">    1082 </span>            :                              PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY1, DPIO_CH0)))
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :                         phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0);</span>
<span class="lineNum">    1084 </span>            : 
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :                 if (BITS_SET(phy_control,</span>
<span class="lineNum">    1086 </span>            :                              PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY1, DPIO_CH0)))
<span class="lineNum">    1087 </span><span class="lineNoCov">          0 :                         phy_status |= PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 0);</span>
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                 if (BITS_SET(phy_control,</span>
<span class="lineNum">    1089 </span>            :                              PHY_CH_POWER_DOWN_OVRD(0xc, DPIO_PHY1, DPIO_CH0)))
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                         phy_status |= PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 1);</span>
<span class="lineNum">    1091 </span>            :         }
<span class="lineNum">    1092 </span>            : 
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         phy_status &amp;= phy_status_mask;</span>
<span class="lineNum">    1094 </span>            : 
<span class="lineNum">    1095 </span>            :         /*
<span class="lineNum">    1096 </span>            :          * The PHY may be busy with some initial calibration and whatnot,
<span class="lineNum">    1097 </span>            :          * so the power state can take a while to actually change.
<span class="lineNum">    1098 </span>            :          */
<span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         if (wait_for((tmp = I915_READ(DISPLAY_PHY_STATUS) &amp; phy_status_mask) == phy_status, 10))</span>
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :                 WARN(phy_status != tmp,</span>
<span class="lineNum">    1101 </span>            :                      &quot;Unexpected PHY_STATUS 0x%08x, expected 0x%08x (PHY_CONTROL=0x%08x)\n&quot;,
<span class="lineNum">    1102 </span>            :                      tmp, phy_status, dev_priv-&gt;chv_phy_control);
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1104 </span>            : 
<a name="1105"><span class="lineNum">    1105 </span>            : #undef BITS_SET</a>
<span class="lineNum">    1106 </span>            : 
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 : static void chv_dpio_cmn_power_well_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1108 </span>            :                                            struct i915_power_well *power_well)
<span class="lineNum">    1109 </span>            : {
<span class="lineNum">    1110 </span>            :         enum dpio_phy phy;
<span class="lineNum">    1111 </span>            :         enum pipe pipe;
<span class="lineNum">    1112 </span>            :         uint32_t tmp;
<span class="lineNum">    1113 </span>            : 
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(power_well-&gt;data != PUNIT_POWER_WELL_DPIO_CMN_BC &amp;&amp;</span>
<span class="lineNum">    1115 </span>            :                      power_well-&gt;data != PUNIT_POWER_WELL_DPIO_CMN_D);
<span class="lineNum">    1116 </span>            : 
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :         if (power_well-&gt;data == PUNIT_POWER_WELL_DPIO_CMN_BC) {</span>
<span class="lineNum">    1118 </span>            :                 pipe = PIPE_A;
<span class="lineNum">    1119 </span>            :                 phy = DPIO_PHY0;
<span class="lineNum">    1120 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1121 </span>            :                 pipe = PIPE_C;
<span class="lineNum">    1122 </span>            :                 phy = DPIO_PHY1;
<span class="lineNum">    1123 </span>            :         }
<span class="lineNum">    1124 </span>            : 
<span class="lineNum">    1125 </span>            :         /* since ref/cri clock was enabled */
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :         udelay(1); /* &gt;10ns for cmnreset, &gt;0ns for sidereset */</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         vlv_set_power_well(dev_priv, power_well, true);</span>
<span class="lineNum">    1128 </span>            : 
<span class="lineNum">    1129 </span>            :         /* Poll for phypwrgood signal */
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 :         if (wait_for(I915_READ(DISPLAY_PHY_STATUS) &amp; PHY_POWERGOOD(phy), 1))</span>
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Display PHY %d is not power up\n&quot;, phy);</span>
<span class="lineNum">    1132 </span>            : 
<span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    1134 </span>            : 
<span class="lineNum">    1135 </span>            :         /* Enable dynamic power down */
<span class="lineNum">    1136 </span><span class="lineNoCov">          0 :         tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW28);</span>
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :         tmp |= DPIO_DYNPWRDOWNEN_CH0 | DPIO_CL1POWERDOWNEN |</span>
<span class="lineNum">    1138 </span>            :                 DPIO_SUS_CLK_CONFIG_GATE_CLKREQ;
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW28, tmp);</span>
<span class="lineNum">    1140 </span>            : 
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         if (power_well-&gt;data == PUNIT_POWER_WELL_DPIO_CMN_BC) {</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                 tmp = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW6_CH1);</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                 tmp |= DPIO_DYNPWRDOWNEN_CH1;</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW6_CH1, tmp);</span>
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1146 </span>            :                 /*
<span class="lineNum">    1147 </span>            :                  * Force the non-existing CL2 off. BXT does this
<span class="lineNum">    1148 </span>            :                  * too, so maybe it saves some power even though
<span class="lineNum">    1149 </span>            :                  * CL2 doesn't exist?
<span class="lineNum">    1150 </span>            :                  */
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                 tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW30);</span>
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                 tmp |= DPIO_CL2_LDOFUSE_PWRENB;</span>
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW30, tmp);</span>
<span class="lineNum">    1154 </span>            :         }
<span class="lineNum">    1155 </span>            : 
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    1157 </span>            : 
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         dev_priv-&gt;chv_phy_control |= PHY_COM_LANE_RESET_DEASSERT(phy);</span>
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         I915_WRITE(DISPLAY_PHY_CONTROL, dev_priv-&gt;chv_phy_control);</span>
<span class="lineNum">    1160 </span>            : 
<span class="lineNum">    1161 </span>            :         DRM_DEBUG_KMS(&quot;Enabled DPIO PHY%d (PHY_CONTROL=0x%08x)\n&quot;,
<span class="lineNum">    1162 </span>            :                       phy, dev_priv-&gt;chv_phy_control);
<span class="lineNum">    1163 </span>            : 
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         assert_chv_phy_status(dev_priv);</span>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1166 </span>            : 
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 : static void chv_dpio_cmn_power_well_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1168 </span>            :                                             struct i915_power_well *power_well)
<span class="lineNum">    1169 </span>            : {
<span class="lineNum">    1170 </span>            :         enum dpio_phy phy;
<span class="lineNum">    1171 </span>            : 
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(power_well-&gt;data != PUNIT_POWER_WELL_DPIO_CMN_BC &amp;&amp;</span>
<span class="lineNum">    1173 </span>            :                      power_well-&gt;data != PUNIT_POWER_WELL_DPIO_CMN_D);
<span class="lineNum">    1174 </span>            : 
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         if (power_well-&gt;data == PUNIT_POWER_WELL_DPIO_CMN_BC) {</span>
<span class="lineNum">    1176 </span>            :                 phy = DPIO_PHY0;
<span class="lineNum">    1177 </span><span class="lineNoCov">          0 :                 assert_pll_disabled(dev_priv, PIPE_A);</span>
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :                 assert_pll_disabled(dev_priv, PIPE_B);</span>
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1180 </span>            :                 phy = DPIO_PHY1;
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :                 assert_pll_disabled(dev_priv, PIPE_C);</span>
<span class="lineNum">    1182 </span>            :         }
<span class="lineNum">    1183 </span>            : 
<span class="lineNum">    1184 </span><span class="lineNoCov">          0 :         dev_priv-&gt;chv_phy_control &amp;= ~PHY_COM_LANE_RESET_DEASSERT(phy);</span>
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         I915_WRITE(DISPLAY_PHY_CONTROL, dev_priv-&gt;chv_phy_control);</span>
<span class="lineNum">    1186 </span>            : 
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         vlv_set_power_well(dev_priv, power_well, false);</span>
<span class="lineNum">    1188 </span>            : 
<span class="lineNum">    1189 </span>            :         DRM_DEBUG_KMS(&quot;Disabled DPIO PHY%d (PHY_CONTROL=0x%08x)\n&quot;,
<span class="lineNum">    1190 </span>            :                       phy, dev_priv-&gt;chv_phy_control);
<span class="lineNum">    1191 </span>            : 
<span class="lineNum">    1192 </span>            :         /* PHY is fully reset now, so we can enable the PHY state asserts */
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         dev_priv-&gt;chv_phy_assert[phy] = true;</span>
<span class="lineNum">    1194 </span>            : 
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         assert_chv_phy_status(dev_priv);</span>
<a name="1196"><span class="lineNum">    1196 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1197 </span>            : 
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 : static void assert_chv_phy_powergate(struct drm_i915_private *dev_priv, enum dpio_phy phy,</span>
<span class="lineNum">    1199 </span>            :                                      enum dpio_channel ch, bool override, unsigned int mask)
<span class="lineNum">    1200 </span>            : {
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         enum pipe pipe = phy == DPIO_PHY0 ? PIPE_A : PIPE_C;</span>
<span class="lineNum">    1202 </span>            :         u32 reg, val, expected, actual;
<span class="lineNum">    1203 </span>            : 
<span class="lineNum">    1204 </span>            :         /*
<span class="lineNum">    1205 </span>            :          * The BIOS can leave the PHY is some weird state
<span class="lineNum">    1206 </span>            :          * where it doesn't fully power down some parts.
<span class="lineNum">    1207 </span>            :          * Disable the asserts until the PHY has been fully
<span class="lineNum">    1208 </span>            :          * reset (ie. the power well has been disabled at
<span class="lineNum">    1209 </span>            :          * least once).
<span class="lineNum">    1210 </span>            :          */
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :         if (!dev_priv-&gt;chv_phy_assert[phy])</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1213 </span>            : 
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         if (ch == DPIO_CH0)</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 reg = _CHV_CMN_DW0_CH0;</span>
<span class="lineNum">    1216 </span>            :         else
<span class="lineNum">    1217 </span>            :                 reg = _CHV_CMN_DW6_CH1;
<span class="lineNum">    1218 </span>            : 
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :         val = vlv_dpio_read(dev_priv, pipe, reg);</span>
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;sb_lock);</span>
<span class="lineNum">    1222 </span>            : 
<span class="lineNum">    1223 </span>            :         /*
<span class="lineNum">    1224 </span>            :          * This assumes !override is only used when the port is disabled.
<span class="lineNum">    1225 </span>            :          * All lanes should power down even without the override when
<span class="lineNum">    1226 </span>            :          * the port is disabled.
<span class="lineNum">    1227 </span>            :          */
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :         if (!override || mask == 0xf) {</span>
<span class="lineNum">    1229 </span>            :                 expected = DPIO_ALLDL_POWERDOWN | DPIO_ANYDL_POWERDOWN;
<span class="lineNum">    1230 </span>            :                 /*
<span class="lineNum">    1231 </span>            :                  * If CH1 common lane is not active anymore
<span class="lineNum">    1232 </span>            :                  * (eg. for pipe B DPLL) the entire channel will
<span class="lineNum">    1233 </span>            :                  * shut down, which causes the common lane registers
<span class="lineNum">    1234 </span>            :                  * to read as 0. That means we can't actually check
<span class="lineNum">    1235 </span>            :                  * the lane power down status bits, but as the entire
<span class="lineNum">    1236 </span>            :                  * register reads as 0 it's a good indication that the
<span class="lineNum">    1237 </span>            :                  * channel is indeed entirely powered down.
<span class="lineNum">    1238 </span>            :                  */
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                 if (ch == DPIO_CH1 &amp;&amp; val == 0)</span>
<span class="lineNum">    1240 </span>            :                         expected = 0;
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         } else if (mask != 0x0) {</span>
<span class="lineNum">    1242 </span>            :                 expected = DPIO_ANYDL_POWERDOWN;
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1244 </span>            :                 expected = 0;
<span class="lineNum">    1245 </span>            :         }
<span class="lineNum">    1246 </span>            : 
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :         if (ch == DPIO_CH0)</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                 actual = val &gt;&gt; DPIO_ANYDL_POWERDOWN_SHIFT_CH0;</span>
<span class="lineNum">    1249 </span>            :         else
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 actual = val &gt;&gt; DPIO_ANYDL_POWERDOWN_SHIFT_CH1;</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :         actual &amp;= DPIO_ALLDL_POWERDOWN | DPIO_ANYDL_POWERDOWN;</span>
<span class="lineNum">    1252 </span>            : 
<span class="lineNum">    1253 </span><span class="lineNoCov">          0 :         WARN(actual != expected,</span>
<span class="lineNum">    1254 </span>            :              &quot;Unexpected DPIO lane power down: all %d, any %d. Expected: all %d, any %d. (0x%x = 0x%08x)\n&quot;,
<span class="lineNum">    1255 </span>            :              !!(actual &amp; DPIO_ALLDL_POWERDOWN), !!(actual &amp; DPIO_ANYDL_POWERDOWN),
<span class="lineNum">    1256 </span>            :              !!(expected &amp; DPIO_ALLDL_POWERDOWN), !!(expected &amp; DPIO_ANYDL_POWERDOWN),
<span class="lineNum">    1257 </span>            :              reg, val);
<a name="1258"><span class="lineNum">    1258 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1259 </span>            : 
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 : bool chv_phy_powergate_ch(struct drm_i915_private *dev_priv, enum dpio_phy phy,</span>
<span class="lineNum">    1261 </span>            :                           enum dpio_channel ch, bool override)
<span class="lineNum">    1262 </span>            : {
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         struct i915_power_domains *power_domains = &amp;dev_priv-&gt;power_domains;</span>
<span class="lineNum">    1264 </span>            :         bool was_override;
<span class="lineNum">    1265 </span>            : 
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    1267 </span>            : 
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         was_override = dev_priv-&gt;chv_phy_control &amp; PHY_CH_POWER_DOWN_OVRD_EN(phy, ch);</span>
<span class="lineNum">    1269 </span>            : 
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :         if (override == was_override)</span>
<span class="lineNum">    1271 </span>            :                 goto out;
<span class="lineNum">    1272 </span>            : 
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :         if (override)</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_control |= PHY_CH_POWER_DOWN_OVRD_EN(phy, ch);</span>
<span class="lineNum">    1275 </span>            :         else
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_control &amp;= ~PHY_CH_POWER_DOWN_OVRD_EN(phy, ch);</span>
<span class="lineNum">    1277 </span>            : 
<span class="lineNum">    1278 </span><span class="lineNoCov">          0 :         I915_WRITE(DISPLAY_PHY_CONTROL, dev_priv-&gt;chv_phy_control);</span>
<span class="lineNum">    1279 </span>            : 
<span class="lineNum">    1280 </span>            :         DRM_DEBUG_KMS(&quot;Power gating DPIO PHY%d CH%d (DPIO_PHY_CONTROL=0x%08x)\n&quot;,
<span class="lineNum">    1281 </span>            :                       phy, ch, dev_priv-&gt;chv_phy_control);
<span class="lineNum">    1282 </span>            : 
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         assert_chv_phy_status(dev_priv);</span>
<span class="lineNum">    1284 </span>            : 
<span class="lineNum">    1285 </span>            : out:
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    1287 </span>            : 
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         return was_override;</span>
<a name="1289"><span class="lineNum">    1289 </span>            : }</a>
<span class="lineNum">    1290 </span>            : 
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 : void chv_phy_powergate_lanes(struct intel_encoder *encoder,</span>
<span class="lineNum">    1292 </span>            :                              bool override, unsigned int mask)
<span class="lineNum">    1293 </span>            : {
<span class="lineNum">    1294 </span><span class="lineNoCov">          0 :         struct drm_i915_private *dev_priv = to_i915(encoder-&gt;base.dev);</span>
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         struct i915_power_domains *power_domains = &amp;dev_priv-&gt;power_domains;</span>
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :         enum dpio_phy phy = vlv_dport_to_phy(enc_to_dig_port(&amp;encoder-&gt;base));</span>
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :         enum dpio_channel ch = vlv_dport_to_channel(enc_to_dig_port(&amp;encoder-&gt;base));</span>
<span class="lineNum">    1298 </span>            : 
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    1300 </span>            : 
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :         dev_priv-&gt;chv_phy_control &amp;= ~PHY_CH_POWER_DOWN_OVRD(0xf, phy, ch);</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :         dev_priv-&gt;chv_phy_control |= PHY_CH_POWER_DOWN_OVRD(mask, phy, ch);</span>
<span class="lineNum">    1303 </span>            : 
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         if (override)</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_control |= PHY_CH_POWER_DOWN_OVRD_EN(phy, ch);</span>
<span class="lineNum">    1306 </span>            :         else
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_control &amp;= ~PHY_CH_POWER_DOWN_OVRD_EN(phy, ch);</span>
<span class="lineNum">    1308 </span>            : 
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         I915_WRITE(DISPLAY_PHY_CONTROL, dev_priv-&gt;chv_phy_control);</span>
<span class="lineNum">    1310 </span>            : 
<span class="lineNum">    1311 </span>            :         DRM_DEBUG_KMS(&quot;Power gating DPIO PHY%d CH%d lanes 0x%x (PHY_CONTROL=0x%08x)\n&quot;,
<span class="lineNum">    1312 </span>            :                       phy, ch, mask, dev_priv-&gt;chv_phy_control);
<span class="lineNum">    1313 </span>            : 
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :         assert_chv_phy_status(dev_priv);</span>
<span class="lineNum">    1315 </span>            : 
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         assert_chv_phy_powergate(dev_priv, phy, ch, override, mask);</span>
<span class="lineNum">    1317 </span>            : 
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;power_domains-&gt;lock);</span>
<a name="1319"><span class="lineNum">    1319 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1320 </span>            : 
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 : static bool chv_pipe_power_well_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1322 </span>            :                                         struct i915_power_well *power_well)
<span class="lineNum">    1323 </span>            : {
<span class="lineNum">    1324 </span><span class="lineNoCov">          0 :         enum pipe pipe = power_well-&gt;data;</span>
<span class="lineNum">    1325 </span>            :         bool enabled;
<span class="lineNum">    1326 </span>            :         u32 state, ctrl;
<span class="lineNum">    1327 </span>            : 
<span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    1329 </span>            : 
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :         state = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &amp; DP_SSS_MASK(pipe);</span>
<span class="lineNum">    1331 </span>            :         /*
<span class="lineNum">    1332 </span>            :          * We only ever set the power-on and power-gate states, anything
<span class="lineNum">    1333 </span>            :          * else is unexpected.
<span class="lineNum">    1334 </span>            :          */
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         WARN_ON(state != DP_SSS_PWR_ON(pipe) &amp;&amp; state != DP_SSS_PWR_GATE(pipe));</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         enabled = state == DP_SSS_PWR_ON(pipe);</span>
<span class="lineNum">    1337 </span>            : 
<span class="lineNum">    1338 </span>            :         /*
<span class="lineNum">    1339 </span>            :          * A transient state at this point would mean some unexpected party
<span class="lineNum">    1340 </span>            :          * is poking at the power controls too.
<span class="lineNum">    1341 </span>            :          */
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :         ctrl = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &amp; DP_SSC_MASK(pipe);</span>
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :         WARN_ON(ctrl &lt;&lt; 16 != state);</span>
<span class="lineNum">    1344 </span>            : 
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    1346 </span>            : 
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :         return enabled;</span>
<a name="1348"><span class="lineNum">    1348 </span>            : }</a>
<span class="lineNum">    1349 </span>            : 
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 : static void chv_set_pipe_power_well(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1351 </span>            :                                     struct i915_power_well *power_well,
<span class="lineNum">    1352 </span>            :                                     bool enable)
<span class="lineNum">    1353 </span>            : {
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :         enum pipe pipe = power_well-&gt;data;</span>
<span class="lineNum">    1355 </span>            :         u32 state;
<span class="lineNum">    1356 </span>            :         u32 ctrl;
<span class="lineNum">    1357 </span>            : 
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 :         state = enable ? DP_SSS_PWR_ON(pipe) : DP_SSS_PWR_GATE(pipe);</span>
<span class="lineNum">    1359 </span>            : 
<span class="lineNum">    1360 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<span class="lineNum">    1361 </span>            : 
<span class="lineNum">    1362 </span>            : #define COND \
<span class="lineNum">    1363 </span>            :         ((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &amp; DP_SSS_MASK(pipe)) == state)
<span class="lineNum">    1364 </span>            : 
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :         if (COND)</span>
<span class="lineNum">    1366 </span>            :                 goto out;
<span class="lineNum">    1367 </span>            : 
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :         ctrl = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);</span>
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         ctrl &amp;= ~DP_SSC_MASK(pipe);</span>
<span class="lineNum">    1370 </span><span class="lineNoCov">          0 :         ctrl |= enable ? DP_SSC_PWR_ON(pipe) : DP_SSC_PWR_GATE(pipe);</span>
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :         vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, ctrl);</span>
<span class="lineNum">    1372 </span>            : 
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 :         if (wait_for(COND, 100))</span>
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;timeout setting power well state %08x (%08x)\n&quot;,</span>
<span class="lineNum">    1375 </span>            :                           state,
<span class="lineNum">    1376 </span>            :                           vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ));
<span class="lineNum">    1377 </span>            : 
<span class="lineNum">    1378 </span>            : #undef COND
<span class="lineNum">    1379 </span>            : 
<span class="lineNum">    1380 </span>            : out:
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;dev_priv-&gt;rps.hw_lock);</span>
<a name="1382"><span class="lineNum">    1382 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1383 </span>            : 
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 : static void chv_pipe_power_well_sync_hw(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1385 </span>            :                                         struct i915_power_well *power_well)
<span class="lineNum">    1386 </span>            : {
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(power_well-&gt;data != PIPE_A);</span>
<span class="lineNum">    1388 </span>            : 
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         chv_set_pipe_power_well(dev_priv, power_well, power_well-&gt;count &gt; 0);</span>
<a name="1390"><span class="lineNum">    1390 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1391 </span>            : 
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 : static void chv_pipe_power_well_enable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1393 </span>            :                                        struct i915_power_well *power_well)
<span class="lineNum">    1394 </span>            : {
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(power_well-&gt;data != PIPE_A);</span>
<span class="lineNum">    1396 </span>            : 
<span class="lineNum">    1397 </span><span class="lineNoCov">          0 :         chv_set_pipe_power_well(dev_priv, power_well, true);</span>
<span class="lineNum">    1398 </span>            : 
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         vlv_display_power_well_init(dev_priv);</span>
<a name="1400"><span class="lineNum">    1400 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1401 </span>            : 
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 : static void chv_pipe_power_well_disable(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1403 </span>            :                                         struct i915_power_well *power_well)
<span class="lineNum">    1404 </span>            : {
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :         WARN_ON_ONCE(power_well-&gt;data != PIPE_A);</span>
<span class="lineNum">    1406 </span>            : 
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :         vlv_display_power_well_deinit(dev_priv);</span>
<span class="lineNum">    1408 </span>            : 
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 :         chv_set_pipe_power_well(dev_priv, power_well, false);</span>
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1411 </span>            : 
<span class="lineNum">    1412 </span>            : /**
<span class="lineNum">    1413 </span>            :  * intel_display_power_get - grab a power domain reference
<span class="lineNum">    1414 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    1415 </span>            :  * @domain: power domain to reference
<span class="lineNum">    1416 </span>            :  *
<span class="lineNum">    1417 </span>            :  * This function grabs a power domain reference for @domain and ensures that the
<span class="lineNum">    1418 </span>            :  * power domain and all its parents are powered up. Therefore users should only
<span class="lineNum">    1419 </span>            :  * grab a reference to the innermost power domain they need.
<span class="lineNum">    1420 </span>            :  *
<span class="lineNum">    1421 </span>            :  * Any power domain reference obtained by this function must have a symmetric
<a name="1422"><span class="lineNum">    1422 </span>            :  * call to intel_display_power_put() to release the reference again.</a>
<span class="lineNum">    1423 </span>            :  */
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 : void intel_display_power_get(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1425 </span>            :                              enum intel_display_power_domain domain)
<span class="lineNum">    1426 </span>            : {
<span class="lineNum">    1427 </span>            :         struct i915_power_domains *power_domains;
<span class="lineNum">    1428 </span>            :         struct i915_power_well *power_well;
<span class="lineNum">    1429 </span>            :         int i;
<span class="lineNum">    1430 </span>            : 
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :         intel_runtime_pm_get(dev_priv);</span>
<span class="lineNum">    1432 </span>            : 
<span class="lineNum">    1433 </span><span class="lineNoCov">          0 :         power_domains = &amp;dev_priv-&gt;power_domains;</span>
<span class="lineNum">    1434 </span>            : 
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    1436 </span>            : 
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :         for_each_power_well(i, power_well, BIT(domain), power_domains) {</span>
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 if (!power_well-&gt;count++)</span>
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                         intel_power_well_enable(dev_priv, power_well);</span>
<span class="lineNum">    1440 </span>            :         }
<span class="lineNum">    1441 </span>            : 
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :         power_domains-&gt;domain_use_count[domain]++;</span>
<span class="lineNum">    1443 </span>            : 
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1446 </span>            : 
<span class="lineNum">    1447 </span>            : /**
<span class="lineNum">    1448 </span>            :  * intel_display_power_put - release a power domain reference
<span class="lineNum">    1449 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    1450 </span>            :  * @domain: power domain to reference
<span class="lineNum">    1451 </span>            :  *
<span class="lineNum">    1452 </span>            :  * This function drops the power domain reference obtained by
<span class="lineNum">    1453 </span>            :  * intel_display_power_get() and might power down the corresponding hardware
<a name="1454"><span class="lineNum">    1454 </span>            :  * block right away if this is the last reference.</a>
<span class="lineNum">    1455 </span>            :  */
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 : void intel_display_power_put(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1457 </span>            :                              enum intel_display_power_domain domain)
<span class="lineNum">    1458 </span>            : {
<span class="lineNum">    1459 </span>            :         struct i915_power_domains *power_domains;
<span class="lineNum">    1460 </span>            :         struct i915_power_well *power_well;
<span class="lineNum">    1461 </span>            :         int i;
<span class="lineNum">    1462 </span>            : 
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :         power_domains = &amp;dev_priv-&gt;power_domains;</span>
<span class="lineNum">    1464 </span>            : 
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    1466 </span>            : 
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :         WARN_ON(!power_domains-&gt;domain_use_count[domain]);</span>
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :         power_domains-&gt;domain_use_count[domain]--;</span>
<span class="lineNum">    1469 </span>            : 
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :         for_each_power_well_rev(i, power_well, BIT(domain), power_domains) {</span>
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 :                 WARN_ON(!power_well-&gt;count);</span>
<span class="lineNum">    1472 </span>            : 
<span class="lineNum">    1473 </span><span class="lineNoCov">          0 :                 if (!--power_well-&gt;count &amp;&amp; i915.disable_power_well)</span>
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :                         intel_power_well_disable(dev_priv, power_well);</span>
<span class="lineNum">    1475 </span>            :         }
<span class="lineNum">    1476 </span>            : 
<span class="lineNum">    1477 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    1478 </span>            : 
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :         intel_runtime_pm_put(dev_priv);</span>
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1481 </span>            : 
<span class="lineNum">    1482 </span>            : #define HSW_ALWAYS_ON_POWER_DOMAINS (                   \
<span class="lineNum">    1483 </span>            :         BIT(POWER_DOMAIN_PIPE_A) |                      \
<span class="lineNum">    1484 </span>            :         BIT(POWER_DOMAIN_TRANSCODER_EDP) |              \
<span class="lineNum">    1485 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_A_2_LANES) |          \
<span class="lineNum">    1486 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_A_4_LANES) |          \
<span class="lineNum">    1487 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_2_LANES) |          \
<span class="lineNum">    1488 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_4_LANES) |          \
<span class="lineNum">    1489 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_2_LANES) |          \
<span class="lineNum">    1490 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_4_LANES) |          \
<span class="lineNum">    1491 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_D_2_LANES) |          \
<span class="lineNum">    1492 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_D_4_LANES) |          \
<span class="lineNum">    1493 </span>            :         BIT(POWER_DOMAIN_PORT_CRT) |                    \
<span class="lineNum">    1494 </span>            :         BIT(POWER_DOMAIN_PLLS) |                        \
<span class="lineNum">    1495 </span>            :         BIT(POWER_DOMAIN_AUX_A) |                       \
<span class="lineNum">    1496 </span>            :         BIT(POWER_DOMAIN_AUX_B) |                       \
<span class="lineNum">    1497 </span>            :         BIT(POWER_DOMAIN_AUX_C) |                       \
<span class="lineNum">    1498 </span>            :         BIT(POWER_DOMAIN_AUX_D) |                       \
<span class="lineNum">    1499 </span>            :         BIT(POWER_DOMAIN_GMBUS) |                       \
<span class="lineNum">    1500 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">    1501 </span>            : #define HSW_DISPLAY_POWER_DOMAINS (                             \
<span class="lineNum">    1502 </span>            :         (POWER_DOMAIN_MASK &amp; ~HSW_ALWAYS_ON_POWER_DOMAINS) |        \
<span class="lineNum">    1503 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">    1504 </span>            : 
<span class="lineNum">    1505 </span>            : #define BDW_ALWAYS_ON_POWER_DOMAINS (                   \
<span class="lineNum">    1506 </span>            :         HSW_ALWAYS_ON_POWER_DOMAINS |                   \
<span class="lineNum">    1507 </span>            :         BIT(POWER_DOMAIN_PIPE_A_PANEL_FITTER))
<span class="lineNum">    1508 </span>            : #define BDW_DISPLAY_POWER_DOMAINS (                             \
<span class="lineNum">    1509 </span>            :         (POWER_DOMAIN_MASK &amp; ~BDW_ALWAYS_ON_POWER_DOMAINS) |        \
<span class="lineNum">    1510 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">    1511 </span>            : 
<span class="lineNum">    1512 </span>            : #define VLV_ALWAYS_ON_POWER_DOMAINS     BIT(POWER_DOMAIN_INIT)
<span class="lineNum">    1513 </span>            : #define VLV_DISPLAY_POWER_DOMAINS       POWER_DOMAIN_MASK
<span class="lineNum">    1514 </span>            : 
<span class="lineNum">    1515 </span>            : #define VLV_DPIO_CMN_BC_POWER_DOMAINS (         \
<span class="lineNum">    1516 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_2_LANES) |  \
<span class="lineNum">    1517 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_4_LANES) |  \
<span class="lineNum">    1518 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_2_LANES) |  \
<span class="lineNum">    1519 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_4_LANES) |  \
<span class="lineNum">    1520 </span>            :         BIT(POWER_DOMAIN_PORT_CRT) |            \
<span class="lineNum">    1521 </span>            :         BIT(POWER_DOMAIN_AUX_B) |               \
<span class="lineNum">    1522 </span>            :         BIT(POWER_DOMAIN_AUX_C) |               \
<span class="lineNum">    1523 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">    1524 </span>            : 
<span class="lineNum">    1525 </span>            : #define VLV_DPIO_TX_B_LANES_01_POWER_DOMAINS (  \
<span class="lineNum">    1526 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_2_LANES) |  \
<span class="lineNum">    1527 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_4_LANES) |  \
<span class="lineNum">    1528 </span>            :         BIT(POWER_DOMAIN_AUX_B) |               \
<span class="lineNum">    1529 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">    1530 </span>            : 
<span class="lineNum">    1531 </span>            : #define VLV_DPIO_TX_B_LANES_23_POWER_DOMAINS (  \
<span class="lineNum">    1532 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_4_LANES) |  \
<span class="lineNum">    1533 </span>            :         BIT(POWER_DOMAIN_AUX_B) |               \
<span class="lineNum">    1534 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">    1535 </span>            : 
<span class="lineNum">    1536 </span>            : #define VLV_DPIO_TX_C_LANES_01_POWER_DOMAINS (  \
<span class="lineNum">    1537 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_2_LANES) |  \
<span class="lineNum">    1538 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_4_LANES) |  \
<span class="lineNum">    1539 </span>            :         BIT(POWER_DOMAIN_AUX_C) |               \
<span class="lineNum">    1540 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">    1541 </span>            : 
<span class="lineNum">    1542 </span>            : #define VLV_DPIO_TX_C_LANES_23_POWER_DOMAINS (  \
<span class="lineNum">    1543 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_4_LANES) |  \
<span class="lineNum">    1544 </span>            :         BIT(POWER_DOMAIN_AUX_C) |               \
<span class="lineNum">    1545 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">    1546 </span>            : 
<span class="lineNum">    1547 </span>            : #define CHV_DPIO_CMN_BC_POWER_DOMAINS (         \
<span class="lineNum">    1548 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_2_LANES) |  \
<span class="lineNum">    1549 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_B_4_LANES) |  \
<span class="lineNum">    1550 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_2_LANES) |  \
<span class="lineNum">    1551 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_C_4_LANES) |  \
<span class="lineNum">    1552 </span>            :         BIT(POWER_DOMAIN_AUX_B) |               \
<span class="lineNum">    1553 </span>            :         BIT(POWER_DOMAIN_AUX_C) |               \
<span class="lineNum">    1554 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">    1555 </span>            : 
<span class="lineNum">    1556 </span>            : #define CHV_DPIO_CMN_D_POWER_DOMAINS (          \
<span class="lineNum">    1557 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_D_2_LANES) |  \
<span class="lineNum">    1558 </span>            :         BIT(POWER_DOMAIN_PORT_DDI_D_4_LANES) |  \
<span class="lineNum">    1559 </span>            :         BIT(POWER_DOMAIN_AUX_D) |               \
<span class="lineNum">    1560 </span>            :         BIT(POWER_DOMAIN_INIT))
<span class="lineNum">    1561 </span>            : 
<span class="lineNum">    1562 </span>            : static const struct i915_power_well_ops i9xx_always_on_power_well_ops = {
<span class="lineNum">    1563 </span>            :         .sync_hw = i9xx_always_on_power_well_noop,
<span class="lineNum">    1564 </span>            :         .enable = i9xx_always_on_power_well_noop,
<span class="lineNum">    1565 </span>            :         .disable = i9xx_always_on_power_well_noop,
<span class="lineNum">    1566 </span>            :         .is_enabled = i9xx_always_on_power_well_enabled,
<span class="lineNum">    1567 </span>            : };
<span class="lineNum">    1568 </span>            : 
<span class="lineNum">    1569 </span>            : static const struct i915_power_well_ops chv_pipe_power_well_ops = {
<span class="lineNum">    1570 </span>            :         .sync_hw = chv_pipe_power_well_sync_hw,
<span class="lineNum">    1571 </span>            :         .enable = chv_pipe_power_well_enable,
<span class="lineNum">    1572 </span>            :         .disable = chv_pipe_power_well_disable,
<span class="lineNum">    1573 </span>            :         .is_enabled = chv_pipe_power_well_enabled,
<span class="lineNum">    1574 </span>            : };
<span class="lineNum">    1575 </span>            : 
<span class="lineNum">    1576 </span>            : static const struct i915_power_well_ops chv_dpio_cmn_power_well_ops = {
<span class="lineNum">    1577 </span>            :         .sync_hw = vlv_power_well_sync_hw,
<span class="lineNum">    1578 </span>            :         .enable = chv_dpio_cmn_power_well_enable,
<span class="lineNum">    1579 </span>            :         .disable = chv_dpio_cmn_power_well_disable,
<span class="lineNum">    1580 </span>            :         .is_enabled = vlv_power_well_enabled,
<span class="lineNum">    1581 </span>            : };
<span class="lineNum">    1582 </span>            : 
<span class="lineNum">    1583 </span>            : static struct i915_power_well i9xx_always_on_power_well[] = {
<span class="lineNum">    1584 </span>            :         {
<span class="lineNum">    1585 </span>            :                 .name = &quot;always-on&quot;,
<span class="lineNum">    1586 </span>            :                 .always_on = 1,
<span class="lineNum">    1587 </span>            :                 .domains = POWER_DOMAIN_MASK,
<span class="lineNum">    1588 </span>            :                 .ops = &amp;i9xx_always_on_power_well_ops,
<span class="lineNum">    1589 </span>            :         },
<span class="lineNum">    1590 </span>            : };
<span class="lineNum">    1591 </span>            : 
<span class="lineNum">    1592 </span>            : static const struct i915_power_well_ops hsw_power_well_ops = {
<span class="lineNum">    1593 </span>            :         .sync_hw = hsw_power_well_sync_hw,
<span class="lineNum">    1594 </span>            :         .enable = hsw_power_well_enable,
<span class="lineNum">    1595 </span>            :         .disable = hsw_power_well_disable,
<span class="lineNum">    1596 </span>            :         .is_enabled = hsw_power_well_enabled,
<span class="lineNum">    1597 </span>            : };
<span class="lineNum">    1598 </span>            : 
<span class="lineNum">    1599 </span>            : static const struct i915_power_well_ops skl_power_well_ops = {
<span class="lineNum">    1600 </span>            :         .sync_hw = skl_power_well_sync_hw,
<span class="lineNum">    1601 </span>            :         .enable = skl_power_well_enable,
<span class="lineNum">    1602 </span>            :         .disable = skl_power_well_disable,
<span class="lineNum">    1603 </span>            :         .is_enabled = skl_power_well_enabled,
<span class="lineNum">    1604 </span>            : };
<span class="lineNum">    1605 </span>            : 
<span class="lineNum">    1606 </span>            : static struct i915_power_well hsw_power_wells[] = {
<span class="lineNum">    1607 </span>            :         {
<span class="lineNum">    1608 </span>            :                 .name = &quot;always-on&quot;,
<span class="lineNum">    1609 </span>            :                 .always_on = 1,
<span class="lineNum">    1610 </span>            :                 .domains = HSW_ALWAYS_ON_POWER_DOMAINS,
<span class="lineNum">    1611 </span>            :                 .ops = &amp;i9xx_always_on_power_well_ops,
<span class="lineNum">    1612 </span>            :         },
<span class="lineNum">    1613 </span>            :         {
<span class="lineNum">    1614 </span>            :                 .name = &quot;display&quot;,
<span class="lineNum">    1615 </span>            :                 .domains = HSW_DISPLAY_POWER_DOMAINS,
<span class="lineNum">    1616 </span>            :                 .ops = &amp;hsw_power_well_ops,
<span class="lineNum">    1617 </span>            :         },
<span class="lineNum">    1618 </span>            : };
<span class="lineNum">    1619 </span>            : 
<span class="lineNum">    1620 </span>            : static struct i915_power_well bdw_power_wells[] = {
<span class="lineNum">    1621 </span>            :         {
<span class="lineNum">    1622 </span>            :                 .name = &quot;always-on&quot;,
<span class="lineNum">    1623 </span>            :                 .always_on = 1,
<span class="lineNum">    1624 </span>            :                 .domains = BDW_ALWAYS_ON_POWER_DOMAINS,
<span class="lineNum">    1625 </span>            :                 .ops = &amp;i9xx_always_on_power_well_ops,
<span class="lineNum">    1626 </span>            :         },
<span class="lineNum">    1627 </span>            :         {
<span class="lineNum">    1628 </span>            :                 .name = &quot;display&quot;,
<span class="lineNum">    1629 </span>            :                 .domains = BDW_DISPLAY_POWER_DOMAINS,
<span class="lineNum">    1630 </span>            :                 .ops = &amp;hsw_power_well_ops,
<span class="lineNum">    1631 </span>            :         },
<span class="lineNum">    1632 </span>            : };
<span class="lineNum">    1633 </span>            : 
<span class="lineNum">    1634 </span>            : static const struct i915_power_well_ops vlv_display_power_well_ops = {
<span class="lineNum">    1635 </span>            :         .sync_hw = vlv_power_well_sync_hw,
<span class="lineNum">    1636 </span>            :         .enable = vlv_display_power_well_enable,
<span class="lineNum">    1637 </span>            :         .disable = vlv_display_power_well_disable,
<span class="lineNum">    1638 </span>            :         .is_enabled = vlv_power_well_enabled,
<span class="lineNum">    1639 </span>            : };
<span class="lineNum">    1640 </span>            : 
<span class="lineNum">    1641 </span>            : static const struct i915_power_well_ops vlv_dpio_cmn_power_well_ops = {
<span class="lineNum">    1642 </span>            :         .sync_hw = vlv_power_well_sync_hw,
<span class="lineNum">    1643 </span>            :         .enable = vlv_dpio_cmn_power_well_enable,
<span class="lineNum">    1644 </span>            :         .disable = vlv_dpio_cmn_power_well_disable,
<span class="lineNum">    1645 </span>            :         .is_enabled = vlv_power_well_enabled,
<span class="lineNum">    1646 </span>            : };
<span class="lineNum">    1647 </span>            : 
<span class="lineNum">    1648 </span>            : static const struct i915_power_well_ops vlv_dpio_power_well_ops = {
<span class="lineNum">    1649 </span>            :         .sync_hw = vlv_power_well_sync_hw,
<span class="lineNum">    1650 </span>            :         .enable = vlv_power_well_enable,
<span class="lineNum">    1651 </span>            :         .disable = vlv_power_well_disable,
<span class="lineNum">    1652 </span>            :         .is_enabled = vlv_power_well_enabled,
<span class="lineNum">    1653 </span>            : };
<span class="lineNum">    1654 </span>            : 
<span class="lineNum">    1655 </span>            : static struct i915_power_well vlv_power_wells[] = {
<span class="lineNum">    1656 </span>            :         {
<span class="lineNum">    1657 </span>            :                 .name = &quot;always-on&quot;,
<span class="lineNum">    1658 </span>            :                 .always_on = 1,
<span class="lineNum">    1659 </span>            :                 .domains = VLV_ALWAYS_ON_POWER_DOMAINS,
<span class="lineNum">    1660 </span>            :                 .ops = &amp;i9xx_always_on_power_well_ops,
<span class="lineNum">    1661 </span>            :         },
<span class="lineNum">    1662 </span>            :         {
<span class="lineNum">    1663 </span>            :                 .name = &quot;display&quot;,
<span class="lineNum">    1664 </span>            :                 .domains = VLV_DISPLAY_POWER_DOMAINS,
<span class="lineNum">    1665 </span>            :                 .data = PUNIT_POWER_WELL_DISP2D,
<span class="lineNum">    1666 </span>            :                 .ops = &amp;vlv_display_power_well_ops,
<span class="lineNum">    1667 </span>            :         },
<span class="lineNum">    1668 </span>            :         {
<span class="lineNum">    1669 </span>            :                 .name = &quot;dpio-tx-b-01&quot;,
<span class="lineNum">    1670 </span>            :                 .domains = VLV_DPIO_TX_B_LANES_01_POWER_DOMAINS |
<span class="lineNum">    1671 </span>            :                            VLV_DPIO_TX_B_LANES_23_POWER_DOMAINS |
<span class="lineNum">    1672 </span>            :                            VLV_DPIO_TX_C_LANES_01_POWER_DOMAINS |
<span class="lineNum">    1673 </span>            :                            VLV_DPIO_TX_C_LANES_23_POWER_DOMAINS,
<span class="lineNum">    1674 </span>            :                 .ops = &amp;vlv_dpio_power_well_ops,
<span class="lineNum">    1675 </span>            :                 .data = PUNIT_POWER_WELL_DPIO_TX_B_LANES_01,
<span class="lineNum">    1676 </span>            :         },
<span class="lineNum">    1677 </span>            :         {
<span class="lineNum">    1678 </span>            :                 .name = &quot;dpio-tx-b-23&quot;,
<span class="lineNum">    1679 </span>            :                 .domains = VLV_DPIO_TX_B_LANES_01_POWER_DOMAINS |
<span class="lineNum">    1680 </span>            :                            VLV_DPIO_TX_B_LANES_23_POWER_DOMAINS |
<span class="lineNum">    1681 </span>            :                            VLV_DPIO_TX_C_LANES_01_POWER_DOMAINS |
<span class="lineNum">    1682 </span>            :                            VLV_DPIO_TX_C_LANES_23_POWER_DOMAINS,
<span class="lineNum">    1683 </span>            :                 .ops = &amp;vlv_dpio_power_well_ops,
<span class="lineNum">    1684 </span>            :                 .data = PUNIT_POWER_WELL_DPIO_TX_B_LANES_23,
<span class="lineNum">    1685 </span>            :         },
<span class="lineNum">    1686 </span>            :         {
<span class="lineNum">    1687 </span>            :                 .name = &quot;dpio-tx-c-01&quot;,
<span class="lineNum">    1688 </span>            :                 .domains = VLV_DPIO_TX_B_LANES_01_POWER_DOMAINS |
<span class="lineNum">    1689 </span>            :                            VLV_DPIO_TX_B_LANES_23_POWER_DOMAINS |
<span class="lineNum">    1690 </span>            :                            VLV_DPIO_TX_C_LANES_01_POWER_DOMAINS |
<span class="lineNum">    1691 </span>            :                            VLV_DPIO_TX_C_LANES_23_POWER_DOMAINS,
<span class="lineNum">    1692 </span>            :                 .ops = &amp;vlv_dpio_power_well_ops,
<span class="lineNum">    1693 </span>            :                 .data = PUNIT_POWER_WELL_DPIO_TX_C_LANES_01,
<span class="lineNum">    1694 </span>            :         },
<span class="lineNum">    1695 </span>            :         {
<span class="lineNum">    1696 </span>            :                 .name = &quot;dpio-tx-c-23&quot;,
<span class="lineNum">    1697 </span>            :                 .domains = VLV_DPIO_TX_B_LANES_01_POWER_DOMAINS |
<span class="lineNum">    1698 </span>            :                            VLV_DPIO_TX_B_LANES_23_POWER_DOMAINS |
<span class="lineNum">    1699 </span>            :                            VLV_DPIO_TX_C_LANES_01_POWER_DOMAINS |
<span class="lineNum">    1700 </span>            :                            VLV_DPIO_TX_C_LANES_23_POWER_DOMAINS,
<span class="lineNum">    1701 </span>            :                 .ops = &amp;vlv_dpio_power_well_ops,
<span class="lineNum">    1702 </span>            :                 .data = PUNIT_POWER_WELL_DPIO_TX_C_LANES_23,
<span class="lineNum">    1703 </span>            :         },
<span class="lineNum">    1704 </span>            :         {
<span class="lineNum">    1705 </span>            :                 .name = &quot;dpio-common&quot;,
<span class="lineNum">    1706 </span>            :                 .domains = VLV_DPIO_CMN_BC_POWER_DOMAINS,
<span class="lineNum">    1707 </span>            :                 .data = PUNIT_POWER_WELL_DPIO_CMN_BC,
<span class="lineNum">    1708 </span>            :                 .ops = &amp;vlv_dpio_cmn_power_well_ops,
<span class="lineNum">    1709 </span>            :         },
<span class="lineNum">    1710 </span>            : };
<span class="lineNum">    1711 </span>            : 
<span class="lineNum">    1712 </span>            : static struct i915_power_well chv_power_wells[] = {
<span class="lineNum">    1713 </span>            :         {
<span class="lineNum">    1714 </span>            :                 .name = &quot;always-on&quot;,
<span class="lineNum">    1715 </span>            :                 .always_on = 1,
<span class="lineNum">    1716 </span>            :                 .domains = VLV_ALWAYS_ON_POWER_DOMAINS,
<span class="lineNum">    1717 </span>            :                 .ops = &amp;i9xx_always_on_power_well_ops,
<span class="lineNum">    1718 </span>            :         },
<span class="lineNum">    1719 </span>            :         {
<span class="lineNum">    1720 </span>            :                 .name = &quot;display&quot;,
<span class="lineNum">    1721 </span>            :                 /*
<span class="lineNum">    1722 </span>            :                  * Pipe A power well is the new disp2d well. Pipe B and C
<span class="lineNum">    1723 </span>            :                  * power wells don't actually exist. Pipe A power well is
<span class="lineNum">    1724 </span>            :                  * required for any pipe to work.
<span class="lineNum">    1725 </span>            :                  */
<span class="lineNum">    1726 </span>            :                 .domains = VLV_DISPLAY_POWER_DOMAINS,
<span class="lineNum">    1727 </span>            :                 .data = PIPE_A,
<span class="lineNum">    1728 </span>            :                 .ops = &amp;chv_pipe_power_well_ops,
<span class="lineNum">    1729 </span>            :         },
<span class="lineNum">    1730 </span>            :         {
<span class="lineNum">    1731 </span>            :                 .name = &quot;dpio-common-bc&quot;,
<span class="lineNum">    1732 </span>            :                 .domains = CHV_DPIO_CMN_BC_POWER_DOMAINS,
<span class="lineNum">    1733 </span>            :                 .data = PUNIT_POWER_WELL_DPIO_CMN_BC,
<span class="lineNum">    1734 </span>            :                 .ops = &amp;chv_dpio_cmn_power_well_ops,
<span class="lineNum">    1735 </span>            :         },
<span class="lineNum">    1736 </span>            :         {
<span class="lineNum">    1737 </span>            :                 .name = &quot;dpio-common-d&quot;,
<span class="lineNum">    1738 </span>            :                 .domains = CHV_DPIO_CMN_D_POWER_DOMAINS,
<span class="lineNum">    1739 </span>            :                 .data = PUNIT_POWER_WELL_DPIO_CMN_D,
<span class="lineNum">    1740 </span>            :                 .ops = &amp;chv_dpio_cmn_power_well_ops,
<span class="lineNum">    1741 </span>            :         },
<a name="1742"><span class="lineNum">    1742 </span>            : };</a>
<span class="lineNum">    1743 </span>            : 
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 : bool intel_display_power_well_is_enabled(struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1745 </span>            :                                     int power_well_id)
<span class="lineNum">    1746 </span>            : {
<span class="lineNum">    1747 </span>            :         struct i915_power_well *power_well;
<span class="lineNum">    1748 </span>            :         bool ret;
<span class="lineNum">    1749 </span>            : 
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         power_well = lookup_power_well(dev_priv, power_well_id);</span>
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         ret = power_well-&gt;ops-&gt;is_enabled(dev_priv, power_well);</span>
<span class="lineNum">    1752 </span>            : 
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">    1754 </span>            : }
<span class="lineNum">    1755 </span>            : 
<span class="lineNum">    1756 </span>            : static struct i915_power_well skl_power_wells[] = {
<span class="lineNum">    1757 </span>            :         {
<span class="lineNum">    1758 </span>            :                 .name = &quot;always-on&quot;,
<span class="lineNum">    1759 </span>            :                 .always_on = 1,
<span class="lineNum">    1760 </span>            :                 .domains = SKL_DISPLAY_ALWAYS_ON_POWER_DOMAINS,
<span class="lineNum">    1761 </span>            :                 .ops = &amp;i9xx_always_on_power_well_ops,
<span class="lineNum">    1762 </span>            :         },
<span class="lineNum">    1763 </span>            :         {
<span class="lineNum">    1764 </span>            :                 .name = &quot;power well 1&quot;,
<span class="lineNum">    1765 </span>            :                 .domains = SKL_DISPLAY_POWERWELL_1_POWER_DOMAINS,
<span class="lineNum">    1766 </span>            :                 .ops = &amp;skl_power_well_ops,
<span class="lineNum">    1767 </span>            :                 .data = SKL_DISP_PW_1,
<span class="lineNum">    1768 </span>            :         },
<span class="lineNum">    1769 </span>            :         {
<span class="lineNum">    1770 </span>            :                 .name = &quot;MISC IO power well&quot;,
<span class="lineNum">    1771 </span>            :                 .domains = SKL_DISPLAY_MISC_IO_POWER_DOMAINS,
<span class="lineNum">    1772 </span>            :                 .ops = &amp;skl_power_well_ops,
<span class="lineNum">    1773 </span>            :                 .data = SKL_DISP_PW_MISC_IO,
<span class="lineNum">    1774 </span>            :         },
<span class="lineNum">    1775 </span>            :         {
<span class="lineNum">    1776 </span>            :                 .name = &quot;power well 2&quot;,
<span class="lineNum">    1777 </span>            :                 .domains = SKL_DISPLAY_POWERWELL_2_POWER_DOMAINS,
<span class="lineNum">    1778 </span>            :                 .ops = &amp;skl_power_well_ops,
<span class="lineNum">    1779 </span>            :                 .data = SKL_DISP_PW_2,
<span class="lineNum">    1780 </span>            :         },
<span class="lineNum">    1781 </span>            :         {
<span class="lineNum">    1782 </span>            :                 .name = &quot;DDI A/E power well&quot;,
<span class="lineNum">    1783 </span>            :                 .domains = SKL_DISPLAY_DDI_A_E_POWER_DOMAINS,
<span class="lineNum">    1784 </span>            :                 .ops = &amp;skl_power_well_ops,
<span class="lineNum">    1785 </span>            :                 .data = SKL_DISP_PW_DDI_A_E,
<span class="lineNum">    1786 </span>            :         },
<span class="lineNum">    1787 </span>            :         {
<span class="lineNum">    1788 </span>            :                 .name = &quot;DDI B power well&quot;,
<span class="lineNum">    1789 </span>            :                 .domains = SKL_DISPLAY_DDI_B_POWER_DOMAINS,
<span class="lineNum">    1790 </span>            :                 .ops = &amp;skl_power_well_ops,
<span class="lineNum">    1791 </span>            :                 .data = SKL_DISP_PW_DDI_B,
<span class="lineNum">    1792 </span>            :         },
<span class="lineNum">    1793 </span>            :         {
<span class="lineNum">    1794 </span>            :                 .name = &quot;DDI C power well&quot;,
<span class="lineNum">    1795 </span>            :                 .domains = SKL_DISPLAY_DDI_C_POWER_DOMAINS,
<span class="lineNum">    1796 </span>            :                 .ops = &amp;skl_power_well_ops,
<span class="lineNum">    1797 </span>            :                 .data = SKL_DISP_PW_DDI_C,
<span class="lineNum">    1798 </span>            :         },
<span class="lineNum">    1799 </span>            :         {
<span class="lineNum">    1800 </span>            :                 .name = &quot;DDI D power well&quot;,
<span class="lineNum">    1801 </span>            :                 .domains = SKL_DISPLAY_DDI_D_POWER_DOMAINS,
<span class="lineNum">    1802 </span>            :                 .ops = &amp;skl_power_well_ops,
<span class="lineNum">    1803 </span>            :                 .data = SKL_DISP_PW_DDI_D,
<span class="lineNum">    1804 </span>            :         },
<span class="lineNum">    1805 </span>            : };
<span class="lineNum">    1806 </span>            : 
<span class="lineNum">    1807 </span>            : static struct i915_power_well bxt_power_wells[] = {
<span class="lineNum">    1808 </span>            :         {
<span class="lineNum">    1809 </span>            :                 .name = &quot;always-on&quot;,
<span class="lineNum">    1810 </span>            :                 .always_on = 1,
<span class="lineNum">    1811 </span>            :                 .domains = BXT_DISPLAY_ALWAYS_ON_POWER_DOMAINS,
<span class="lineNum">    1812 </span>            :                 .ops = &amp;i9xx_always_on_power_well_ops,
<span class="lineNum">    1813 </span>            :         },
<span class="lineNum">    1814 </span>            :         {
<span class="lineNum">    1815 </span>            :                 .name = &quot;power well 1&quot;,
<span class="lineNum">    1816 </span>            :                 .domains = BXT_DISPLAY_POWERWELL_1_POWER_DOMAINS,
<span class="lineNum">    1817 </span>            :                 .ops = &amp;skl_power_well_ops,
<span class="lineNum">    1818 </span>            :                 .data = SKL_DISP_PW_1,
<span class="lineNum">    1819 </span>            :         },
<span class="lineNum">    1820 </span>            :         {
<span class="lineNum">    1821 </span>            :                 .name = &quot;power well 2&quot;,
<span class="lineNum">    1822 </span>            :                 .domains = BXT_DISPLAY_POWERWELL_2_POWER_DOMAINS,
<span class="lineNum">    1823 </span>            :                 .ops = &amp;skl_power_well_ops,
<span class="lineNum">    1824 </span>            :                 .data = SKL_DISP_PW_2,
<span class="lineNum">    1825 </span>            :         }
<span class="lineNum">    1826 </span>            : };
<a name="1827"><span class="lineNum">    1827 </span>            : </a>
<span class="lineNum">    1828 </span>            : static int
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 : sanitize_disable_power_well_option(const struct drm_i915_private *dev_priv,</span>
<span class="lineNum">    1830 </span>            :                                    int disable_power_well)
<span class="lineNum">    1831 </span>            : {
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :         if (disable_power_well &gt;= 0)</span>
<span class="lineNum">    1833 </span><span class="lineNoCov">          0 :                 return !!disable_power_well;</span>
<span class="lineNum">    1834 </span>            : 
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) {</span>
<span class="lineNum">    1836 </span>            :                 DRM_DEBUG_KMS(&quot;Disabling display power well support\n&quot;);
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1838 </span>            :         }
<span class="lineNum">    1839 </span>            : 
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         return 1;</span>
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1842 </span>            : 
<span class="lineNum">    1843 </span>            : #define set_power_wells(power_domains, __power_wells) ({                \
<span class="lineNum">    1844 </span>            :         (power_domains)-&gt;power_wells = (__power_wells);                      \
<span class="lineNum">    1845 </span>            :         (power_domains)-&gt;power_well_count = ARRAY_SIZE(__power_wells);       \
<span class="lineNum">    1846 </span>            : })
<span class="lineNum">    1847 </span>            : 
<span class="lineNum">    1848 </span>            : /**
<span class="lineNum">    1849 </span>            :  * intel_power_domains_init - initializes the power domain structures
<span class="lineNum">    1850 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    1851 </span>            :  *
<span class="lineNum">    1852 </span>            :  * Initializes the power domain structures for @dev_priv depending upon the
<a name="1853"><span class="lineNum">    1853 </span>            :  * supported platform.</a>
<span class="lineNum">    1854 </span>            :  */
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 : int intel_power_domains_init(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    1856 </span>            : {
<span class="lineNum">    1857 </span><span class="lineNoCov">          0 :         struct i915_power_domains *power_domains = &amp;dev_priv-&gt;power_domains;</span>
<span class="lineNum">    1858 </span>            : 
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :         i915.disable_power_well = sanitize_disable_power_well_option(dev_priv,</span>
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                                                      i915.disable_power_well);</span>
<span class="lineNum">    1861 </span>            : 
<span class="lineNum">    1862 </span>            :         BUILD_BUG_ON(POWER_DOMAIN_NUM &gt; 31);
<span class="lineNum">    1863 </span>            : 
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         rw_init(&amp;power_domains-&gt;lock, &quot;pdl&quot;);</span>
<span class="lineNum">    1865 </span>            : 
<span class="lineNum">    1866 </span>            :         /*
<span class="lineNum">    1867 </span>            :          * The enabling order will be from lower to higher indexed wells,
<span class="lineNum">    1868 </span>            :          * the disabling order is reversed.
<span class="lineNum">    1869 </span>            :          */
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :         if (IS_HASWELL(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1871 </span><span class="lineNoCov">          0 :                 set_power_wells(power_domains, hsw_power_wells);</span>
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :         } else if (IS_BROADWELL(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                 set_power_wells(power_domains, bdw_power_wells);</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :         } else if (IS_SKYLAKE(dev_priv-&gt;dev) || IS_KABYLAKE(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1875 </span><span class="lineNoCov">          0 :                 set_power_wells(power_domains, skl_power_wells);</span>
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :         } else if (IS_BROXTON(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                 set_power_wells(power_domains, bxt_power_wells);</span>
<span class="lineNum">    1878 </span><span class="lineNoCov">          0 :         } else if (IS_CHERRYVIEW(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1879 </span><span class="lineNoCov">          0 :                 set_power_wells(power_domains, chv_power_wells);</span>
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev_priv-&gt;dev)) {</span>
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                 set_power_wells(power_domains, vlv_power_wells);</span>
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1883 </span><span class="lineNoCov">          0 :                 set_power_wells(power_domains, i9xx_always_on_power_well);</span>
<span class="lineNum">    1884 </span>            :         }
<span class="lineNum">    1885 </span>            : 
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1887"><span class="lineNum">    1887 </span>            : }</a>
<span class="lineNum">    1888 </span>            : 
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 : static void intel_runtime_pm_disable(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    1890 </span>            : {
<span class="lineNum">    1891 </span>            : #ifdef __linux__
<span class="lineNum">    1892 </span>            :         struct drm_device *dev = dev_priv-&gt;dev;
<span class="lineNum">    1893 </span>            :         struct device *device = &amp;dev-&gt;pdev-&gt;dev;
<span class="lineNum">    1894 </span>            : 
<span class="lineNum">    1895 </span>            :         if (!HAS_RUNTIME_PM(dev))
<span class="lineNum">    1896 </span>            :                 return;
<span class="lineNum">    1897 </span>            : 
<span class="lineNum">    1898 </span>            :         if (!intel_enable_rc6(dev))
<span class="lineNum">    1899 </span>            :                 return;
<span class="lineNum">    1900 </span>            : 
<span class="lineNum">    1901 </span>            :         /* Make sure we're not suspended first. */
<span class="lineNum">    1902 </span>            :         pm_runtime_get_sync(device);
<span class="lineNum">    1903 </span>            : #endif
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1905 </span>            : 
<span class="lineNum">    1906 </span>            : /**
<span class="lineNum">    1907 </span>            :  * intel_power_domains_fini - finalizes the power domain structures
<span class="lineNum">    1908 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    1909 </span>            :  *
<span class="lineNum">    1910 </span>            :  * Finalizes the power domain structures for @dev_priv depending upon the
<span class="lineNum">    1911 </span>            :  * supported platform. This function also disables runtime pm and ensures that
<a name="1912"><span class="lineNum">    1912 </span>            :  * the device stays powered up so that the driver can be reloaded.</a>
<span class="lineNum">    1913 </span>            :  */
<span class="lineNum">    1914 </span><span class="lineNoCov">          0 : void intel_power_domains_fini(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    1915 </span>            : {
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :         intel_runtime_pm_disable(dev_priv);</span>
<span class="lineNum">    1917 </span>            : 
<span class="lineNum">    1918 </span>            :         /* The i915.ko module is still not prepared to be loaded when
<span class="lineNum">    1919 </span>            :          * the power well is not enabled, so just enable it in case
<span class="lineNum">    1920 </span>            :          * we're going to unload/reload. */
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :         intel_display_set_init_power(dev_priv, true);</span>
<a name="1922"><span class="lineNum">    1922 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1923 </span>            : 
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 : static void intel_power_domains_resume(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    1925 </span>            : {
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :         struct i915_power_domains *power_domains = &amp;dev_priv-&gt;power_domains;</span>
<span class="lineNum">    1927 </span>            :         struct i915_power_well *power_well;
<span class="lineNum">    1928 </span>            :         int i;
<span class="lineNum">    1929 </span>            : 
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :         for_each_power_well(i, power_well, POWER_DOMAIN_MASK, power_domains) {</span>
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                 power_well-&gt;ops-&gt;sync_hw(dev_priv, power_well);</span>
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                 power_well-&gt;hw_enabled = power_well-&gt;ops-&gt;is_enabled(dev_priv,</span>
<span class="lineNum">    1934 </span>            :                                                                      power_well);
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;power_domains-&gt;lock);</span>
<a name="1937"><span class="lineNum">    1937 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1938 </span>            : 
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 : static void chv_phy_control_init(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    1940 </span>            : {
<span class="lineNum">    1941 </span>            :         struct i915_power_well *cmn_bc =
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :                 lookup_power_well(dev_priv, PUNIT_POWER_WELL_DPIO_CMN_BC);</span>
<span class="lineNum">    1943 </span>            :         struct i915_power_well *cmn_d =
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :                 lookup_power_well(dev_priv, PUNIT_POWER_WELL_DPIO_CMN_D);</span>
<span class="lineNum">    1945 </span>            : 
<span class="lineNum">    1946 </span>            :         /*
<span class="lineNum">    1947 </span>            :          * DISPLAY_PHY_CONTROL can get corrupted if read. As a
<span class="lineNum">    1948 </span>            :          * workaround never ever read DISPLAY_PHY_CONTROL, and
<span class="lineNum">    1949 </span>            :          * instead maintain a shadow copy ourselves. Use the actual
<span class="lineNum">    1950 </span>            :          * power well state and lane status to reconstruct the
<span class="lineNum">    1951 </span>            :          * expected initial value.
<span class="lineNum">    1952 </span>            :          */
<span class="lineNum">    1953 </span><span class="lineNoCov">          0 :         dev_priv-&gt;chv_phy_control =</span>
<span class="lineNum">    1954 </span>            :                 PHY_LDO_SEQ_DELAY(PHY_LDO_DELAY_600NS, DPIO_PHY0) |
<span class="lineNum">    1955 </span>            :                 PHY_LDO_SEQ_DELAY(PHY_LDO_DELAY_600NS, DPIO_PHY1) |
<span class="lineNum">    1956 </span>            :                 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR, DPIO_PHY0, DPIO_CH0) |
<span class="lineNum">    1957 </span>            :                 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR, DPIO_PHY0, DPIO_CH1) |
<span class="lineNum">    1958 </span>            :                 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR, DPIO_PHY1, DPIO_CH0);
<span class="lineNum">    1959 </span>            : 
<span class="lineNum">    1960 </span>            :         /*
<span class="lineNum">    1961 </span>            :          * If all lanes are disabled we leave the override disabled
<span class="lineNum">    1962 </span>            :          * with all power down bits cleared to match the state we
<span class="lineNum">    1963 </span>            :          * would use after disabling the port. Otherwise enable the
<span class="lineNum">    1964 </span>            :          * override and set the lane powerdown bits accding to the
<span class="lineNum">    1965 </span>            :          * current lane status.
<span class="lineNum">    1966 </span>            :          */
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :         if (cmn_bc-&gt;ops-&gt;is_enabled(dev_priv, cmn_bc)) {</span>
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :                 uint32_t status = I915_READ(DPLL(PIPE_A));</span>
<span class="lineNum">    1969 </span>            :                 unsigned int mask;
<span class="lineNum">    1970 </span>            : 
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :                 mask = status &amp; DPLL_PORTB_READY_MASK;</span>
<span class="lineNum">    1972 </span><span class="lineNoCov">          0 :                 if (mask == 0xf)</span>
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 :                         mask = 0x0;</span>
<span class="lineNum">    1974 </span>            :                 else
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;chv_phy_control |=</span>
<span class="lineNum">    1976 </span>            :                                 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0, DPIO_CH0);
<span class="lineNum">    1977 </span>            : 
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_control |=</span>
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                         PHY_CH_POWER_DOWN_OVRD(mask, DPIO_PHY0, DPIO_CH0);</span>
<span class="lineNum">    1980 </span>            : 
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                 mask = (status &amp; DPLL_PORTC_READY_MASK) &gt;&gt; 4;</span>
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :                 if (mask == 0xf)</span>
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :                         mask = 0x0;</span>
<span class="lineNum">    1984 </span>            :                 else
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;chv_phy_control |=</span>
<span class="lineNum">    1986 </span>            :                                 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0, DPIO_CH1);
<span class="lineNum">    1987 </span>            : 
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_control |=</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :                         PHY_CH_POWER_DOWN_OVRD(mask, DPIO_PHY0, DPIO_CH1);</span>
<span class="lineNum">    1990 </span>            : 
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_control |= PHY_COM_LANE_RESET_DEASSERT(DPIO_PHY0);</span>
<span class="lineNum">    1992 </span>            : 
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_assert[DPIO_PHY0] = false;</span>
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_assert[DPIO_PHY0] = true;</span>
<span class="lineNum">    1996 </span>            :         }
<span class="lineNum">    1997 </span>            : 
<span class="lineNum">    1998 </span><span class="lineNoCov">          0 :         if (cmn_d-&gt;ops-&gt;is_enabled(dev_priv, cmn_d)) {</span>
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :                 uint32_t status = I915_READ(DPIO_PHY_STATUS);</span>
<span class="lineNum">    2000 </span>            :                 unsigned int mask;
<span class="lineNum">    2001 </span>            : 
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :                 mask = status &amp; DPLL_PORTD_READY_MASK;</span>
<span class="lineNum">    2003 </span>            : 
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :                 if (mask == 0xf)</span>
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :                         mask = 0x0;</span>
<span class="lineNum">    2006 </span>            :                 else
<span class="lineNum">    2007 </span><span class="lineNoCov">          0 :                         dev_priv-&gt;chv_phy_control |=</span>
<span class="lineNum">    2008 </span>            :                                 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY1, DPIO_CH0);
<span class="lineNum">    2009 </span>            : 
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_control |=</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                         PHY_CH_POWER_DOWN_OVRD(mask, DPIO_PHY1, DPIO_CH0);</span>
<span class="lineNum">    2012 </span>            : 
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_control |= PHY_COM_LANE_RESET_DEASSERT(DPIO_PHY1);</span>
<span class="lineNum">    2014 </span>            : 
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_assert[DPIO_PHY1] = false;</span>
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                 dev_priv-&gt;chv_phy_assert[DPIO_PHY1] = true;</span>
<span class="lineNum">    2018 </span>            :         }
<span class="lineNum">    2019 </span>            : 
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :         I915_WRITE(DISPLAY_PHY_CONTROL, dev_priv-&gt;chv_phy_control);</span>
<span class="lineNum">    2021 </span>            : 
<span class="lineNum">    2022 </span>            :         DRM_DEBUG_KMS(&quot;Initial PHY_CONTROL=0x%08x\n&quot;,
<span class="lineNum">    2023 </span>            :                       dev_priv-&gt;chv_phy_control);
<a name="2024"><span class="lineNum">    2024 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2025 </span>            : 
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 : static void vlv_cmnlane_wa(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2027 </span>            : {
<span class="lineNum">    2028 </span>            :         struct i915_power_well *cmn =
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :                 lookup_power_well(dev_priv, PUNIT_POWER_WELL_DPIO_CMN_BC);</span>
<span class="lineNum">    2030 </span>            :         struct i915_power_well *disp2d =
<span class="lineNum">    2031 </span><span class="lineNoCov">          0 :                 lookup_power_well(dev_priv, PUNIT_POWER_WELL_DISP2D);</span>
<span class="lineNum">    2032 </span>            : 
<span class="lineNum">    2033 </span>            :         /* If the display might be already active skip this */
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :         if (cmn-&gt;ops-&gt;is_enabled(dev_priv, cmn) &amp;&amp;</span>
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :             disp2d-&gt;ops-&gt;is_enabled(dev_priv, disp2d) &amp;&amp;</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :             I915_READ(DPIO_CTL) &amp; DPIO_CMNRST)</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    2038 </span>            : 
<span class="lineNum">    2039 </span>            :         DRM_DEBUG_KMS(&quot;toggling display PHY side reset\n&quot;);
<span class="lineNum">    2040 </span>            : 
<span class="lineNum">    2041 </span>            :         /* cmnlane needs DPLL registers */
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :         disp2d-&gt;ops-&gt;enable(dev_priv, disp2d);</span>
<span class="lineNum">    2043 </span>            : 
<span class="lineNum">    2044 </span>            :         /*
<span class="lineNum">    2045 </span>            :          * From VLV2A0_DP_eDP_HDMI_DPIO_driver_vbios_notes_11.docx:
<span class="lineNum">    2046 </span>            :          * Need to assert and de-assert PHY SB reset by gating the
<span class="lineNum">    2047 </span>            :          * common lane power, then un-gating it.
<span class="lineNum">    2048 </span>            :          * Simply ungating isn't enough to reset the PHY enough to get
<span class="lineNum">    2049 </span>            :          * ports and lanes running.
<span class="lineNum">    2050 </span>            :          */
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :         cmn-&gt;ops-&gt;disable(dev_priv, cmn);</span>
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2053 </span>            : 
<span class="lineNum">    2054 </span>            : /**
<span class="lineNum">    2055 </span>            :  * intel_power_domains_init_hw - initialize hardware power domain state
<span class="lineNum">    2056 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    2057 </span>            :  *
<span class="lineNum">    2058 </span>            :  * This function initializes the hardware power domain state and enables all
<a name="2059"><span class="lineNum">    2059 </span>            :  * power domains using intel_display_set_init_power().</a>
<span class="lineNum">    2060 </span>            :  */
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 : void intel_power_domains_init_hw(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2062 </span>            : {
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :         struct drm_device *dev = dev_priv-&gt;dev;</span>
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :         struct i915_power_domains *power_domains = &amp;dev_priv-&gt;power_domains;</span>
<span class="lineNum">    2065 </span>            : 
<span class="lineNum">    2066 </span><span class="lineNoCov">          0 :         power_domains-&gt;initializing = true;</span>
<span class="lineNum">    2067 </span>            : 
<span class="lineNum">    2068 </span><span class="lineNoCov">          0 :         if (IS_CHERRYVIEW(dev)) {</span>
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :                 chv_phy_control_init(dev_priv);</span>
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :         } else if (IS_VALLEYVIEW(dev)) {</span>
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :                 vlv_cmnlane_wa(dev_priv);</span>
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;power_domains-&gt;lock);</span>
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2077 </span>            : 
<span class="lineNum">    2078 </span>            :         /* For now, we need the power well to be always enabled. */
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :         intel_display_set_init_power(dev_priv, true);</span>
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 :         intel_power_domains_resume(dev_priv);</span>
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :         power_domains-&gt;initializing = false;</span>
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2083 </span>            : 
<span class="lineNum">    2084 </span>            : /**
<span class="lineNum">    2085 </span>            :  * intel_runtime_pm_get - grab a runtime pm reference
<span class="lineNum">    2086 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    2087 </span>            :  *
<span class="lineNum">    2088 </span>            :  * This function grabs a device-level runtime pm reference (mostly used for GEM
<span class="lineNum">    2089 </span>            :  * code to ensure the GTT or GT is on) and ensures that it is powered up.
<span class="lineNum">    2090 </span>            :  *
<span class="lineNum">    2091 </span>            :  * Any runtime pm reference obtained by this function must have a symmetric
<a name="2092"><span class="lineNum">    2092 </span>            :  * call to intel_runtime_pm_put() to release the reference again.</a>
<span class="lineNum">    2093 </span>            :  */
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 : void intel_runtime_pm_get(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2095 </span>            : {
<span class="lineNum">    2096 </span>            : #ifdef __linux__
<span class="lineNum">    2097 </span>            :         struct drm_device *dev = dev_priv-&gt;dev;
<span class="lineNum">    2098 </span>            :         struct device *device = &amp;dev-&gt;pdev-&gt;dev;
<span class="lineNum">    2099 </span>            : 
<span class="lineNum">    2100 </span>            :         if (!HAS_RUNTIME_PM(dev))
<span class="lineNum">    2101 </span>            :                 return;
<span class="lineNum">    2102 </span>            : 
<span class="lineNum">    2103 </span>            :         pm_runtime_get_sync(device);
<span class="lineNum">    2104 </span>            :         WARN(dev_priv-&gt;pm.suspended, &quot;Device still suspended.\n&quot;);
<span class="lineNum">    2105 </span>            : #endif
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2107 </span>            : 
<span class="lineNum">    2108 </span>            : /**
<span class="lineNum">    2109 </span>            :  * intel_runtime_pm_get_noresume - grab a runtime pm reference
<span class="lineNum">    2110 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    2111 </span>            :  *
<span class="lineNum">    2112 </span>            :  * This function grabs a device-level runtime pm reference (mostly used for GEM
<span class="lineNum">    2113 </span>            :  * code to ensure the GTT or GT is on).
<span class="lineNum">    2114 </span>            :  *
<span class="lineNum">    2115 </span>            :  * It will _not_ power up the device but instead only check that it's powered
<span class="lineNum">    2116 </span>            :  * on.  Therefore it is only valid to call this functions from contexts where
<span class="lineNum">    2117 </span>            :  * the device is known to be powered up and where trying to power it up would
<span class="lineNum">    2118 </span>            :  * result in hilarity and deadlocks. That pretty much means only the system
<span class="lineNum">    2119 </span>            :  * suspend/resume code where this is used to grab runtime pm references for
<span class="lineNum">    2120 </span>            :  * delayed setup down in work items.
<span class="lineNum">    2121 </span>            :  *
<span class="lineNum">    2122 </span>            :  * Any runtime pm reference obtained by this function must have a symmetric
<a name="2123"><span class="lineNum">    2123 </span>            :  * call to intel_runtime_pm_put() to release the reference again.</a>
<span class="lineNum">    2124 </span>            :  */
<span class="lineNum">    2125 </span><span class="lineNoCov">          0 : void intel_runtime_pm_get_noresume(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2126 </span>            : {
<span class="lineNum">    2127 </span>            : #ifdef __linux__
<span class="lineNum">    2128 </span>            :         struct drm_device *dev = dev_priv-&gt;dev;
<span class="lineNum">    2129 </span>            :         struct device *device = &amp;dev-&gt;pdev-&gt;dev;
<span class="lineNum">    2130 </span>            : 
<span class="lineNum">    2131 </span>            :         if (!HAS_RUNTIME_PM(dev))
<span class="lineNum">    2132 </span>            :                 return;
<span class="lineNum">    2133 </span>            : 
<span class="lineNum">    2134 </span>            :         WARN(dev_priv-&gt;pm.suspended, &quot;Getting nosync-ref while suspended.\n&quot;);
<span class="lineNum">    2135 </span>            :         pm_runtime_get_noresume(device);
<span class="lineNum">    2136 </span>            : #endif
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2138 </span>            : 
<span class="lineNum">    2139 </span>            : /**
<span class="lineNum">    2140 </span>            :  * intel_runtime_pm_put - release a runtime pm reference
<span class="lineNum">    2141 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    2142 </span>            :  *
<span class="lineNum">    2143 </span>            :  * This function drops the device-level runtime pm reference obtained by
<span class="lineNum">    2144 </span>            :  * intel_runtime_pm_get() and might power down the corresponding
<a name="2145"><span class="lineNum">    2145 </span>            :  * hardware block right away if this is the last reference.</a>
<span class="lineNum">    2146 </span>            :  */
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 : void intel_runtime_pm_put(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2148 </span>            : {
<span class="lineNum">    2149 </span>            : #ifdef __linux__
<span class="lineNum">    2150 </span>            :         struct drm_device *dev = dev_priv-&gt;dev;
<span class="lineNum">    2151 </span>            :         struct device *device = &amp;dev-&gt;pdev-&gt;dev;
<span class="lineNum">    2152 </span>            : 
<span class="lineNum">    2153 </span>            :         if (!HAS_RUNTIME_PM(dev))
<span class="lineNum">    2154 </span>            :                 return;
<span class="lineNum">    2155 </span>            : 
<span class="lineNum">    2156 </span>            :         pm_runtime_mark_last_busy(device);
<span class="lineNum">    2157 </span>            :         pm_runtime_put_autosuspend(device);
<span class="lineNum">    2158 </span>            : #endif
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2160 </span>            : 
<span class="lineNum">    2161 </span>            : /**
<span class="lineNum">    2162 </span>            :  * intel_runtime_pm_enable - enable runtime pm
<span class="lineNum">    2163 </span>            :  * @dev_priv: i915 device instance
<span class="lineNum">    2164 </span>            :  *
<span class="lineNum">    2165 </span>            :  * This function enables runtime pm at the end of the driver load sequence.
<span class="lineNum">    2166 </span>            :  *
<span class="lineNum">    2167 </span>            :  * Note that this function does currently not enable runtime pm for the
<span class="lineNum">    2168 </span>            :  * subordinate display power domains. That is only done on the first modeset
<a name="2169"><span class="lineNum">    2169 </span>            :  * using intel_display_set_init_power().</a>
<span class="lineNum">    2170 </span>            :  */
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 : void intel_runtime_pm_enable(struct drm_i915_private *dev_priv)</span>
<span class="lineNum">    2172 </span>            : {
<span class="lineNum">    2173 </span>            : #ifdef __linux__
<span class="lineNum">    2174 </span>            :         struct drm_device *dev = dev_priv-&gt;dev;
<span class="lineNum">    2175 </span>            :         struct device *device = &amp;dev-&gt;pdev-&gt;dev;
<span class="lineNum">    2176 </span>            : 
<span class="lineNum">    2177 </span>            :         if (!HAS_RUNTIME_PM(dev))
<span class="lineNum">    2178 </span>            :                 return;
<span class="lineNum">    2179 </span>            : 
<span class="lineNum">    2180 </span>            :         /*
<span class="lineNum">    2181 </span>            :          * RPM depends on RC6 to save restore the GT HW context, so make RC6 a
<span class="lineNum">    2182 </span>            :          * requirement.
<span class="lineNum">    2183 </span>            :          */
<span class="lineNum">    2184 </span>            :         if (!intel_enable_rc6(dev)) {
<span class="lineNum">    2185 </span>            :                 DRM_INFO(&quot;RC6 disabled, disabling runtime PM support\n&quot;);
<span class="lineNum">    2186 </span>            :                 return;
<span class="lineNum">    2187 </span>            :         }
<span class="lineNum">    2188 </span>            : 
<span class="lineNum">    2189 </span>            :         pm_runtime_set_autosuspend_delay(device, 10000); /* 10s */
<span class="lineNum">    2190 </span>            :         pm_runtime_mark_last_busy(device);
<span class="lineNum">    2191 </span>            :         pm_runtime_use_autosuspend(device);
<span class="lineNum">    2192 </span>            : 
<span class="lineNum">    2193 </span>            :         pm_runtime_put_autosuspend(device);
<span class="lineNum">    2194 </span>            : #endif
<span class="lineNum">    2195 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2196 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
