// Seed: 2987466061
module module_0 (
    input  wand id_0,
    input  wire id_1,
    output wand id_2
);
endmodule
module module_1 (
    input  wire id_0,
    input  wor  id_1,
    output wire id_2,
    input  wire id_3,
    input  tri0 id_4,
    input  tri1 id_5,
    output wor  id_6,
    output tri0 id_7,
    output tri0 id_8
);
  logic [-1 'b0 : 1] id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    output tri1  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output logic id_4
);
  bit id_6;
  assign id_1 = -1 ? id_2 : -1;
  always begin : LABEL_0
    id_4 = id_6;
    id_4 = id_2;
    id_6 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1
  );
endmodule
