Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: mips_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips_top"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : mips_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\shamt_ext.v" into library work
Parsing module <shamt_ext>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\PC_4.v" into library work
Parsing module <PC_4>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\MUX8T1_32bit.v" into library work
Parsing module <MUX8T1_32bit>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\MUX4T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\MEM_WB.v" into library work
Parsing module <MEM_WB>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\LUI32.v" into library work
Parsing module <LUI32>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\IF_ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\ID_EX.v" into library work
Parsing module <ID_EX>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\EX_MEM.v" into library work
Parsing module <EX_MEM>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\Ext32.v" into library work
Parsing module <Ext32>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\equal32.v" into library work
Parsing module <equal32>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\debug_datapath.v" into library work
Parsing module <debug_datapath>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\addr4jjal.v" into library work
Parsing module <addr4jjal>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\add4beqbne.v" into library work
Parsing module <add4beqbne>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\Datapath.vf" into library work
Parsing module <Datapath>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\Controller.v" into library work
Parsing module <Controller>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\pipelined_cpu.vf" into library work
Parsing module <Datapath_MUSER_pipelined_cpu>.
Parsing module <pipelined_cpu>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\parallel2serial.v" into library work
Parsing verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\/define.vh" included at line 1.
Parsing module <parallel2serial>.
Parsing verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\/function.vh" included at line 20.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\inst_rom.v" into library work
Parsing module <inst_rom>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\data_ram.v" into library work
Parsing module <data_ram>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\mips_core.v" into library work
Parsing module <mips_core>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\vga_debug.v" into library work
Parsing module <vga_debug>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\vga.v" into library work
Parsing module <vga>.
WARNING:HDLCompiler:751 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\vga.v" Line 11: Redeclaration of ansi port h_count is not allowed
WARNING:HDLCompiler:751 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\vga.v" Line 22: Redeclaration of ansi port v_count is not allowed
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" into library work
Parsing module <my_clk_gen>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips.v" into library work
Parsing verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\/define.vh" included at line 1.
Parsing module <mips>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\display.v" into library work
Parsing verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\/define.vh" included at line 1.
Parsing module <display>.
Parsing verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\/function.vh" included at line 27.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\clk_diff.v" into library work
Parsing module <clk_diff>.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\btn_scan.v" into library work
Parsing verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\/define.vh" included at line 1.
Parsing module <btn_scan>.
Parsing verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\/function.vh" included at line 17.
Analyzing Verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips_top.v" into library work
Parsing verilog file "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\/define.vh" included at line 1.
Parsing module <mips_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips_top.v" Line 80: Port led_clr_n is not connected to this instance

Elaborating module <mips_top>.

Elaborating module <clk_diff>.

Elaborating module <IBUFGDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT")>.

Elaborating module <my_clk_gen>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=5.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=10.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=20,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=40,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=100,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_USE_FINE_PS="FALSE",CLKIN1_PERIOD=5.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 134: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 136: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 138: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 140: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 142: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 143: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 144: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 145: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 157: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 158: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 164: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 166: Assignment to locked_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 167: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v" Line 168: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <btn_scan(CLK_FREQ=25)>.

Elaborating module <display>.

Elaborating module <parallel2serial(P_CLK_FREQ=25,S_CLK_FREQ=20,DATA_BITS=16,CODE_ENDIAN=1)>.

Elaborating module <parallel2serial(P_CLK_FREQ=25,S_CLK_FREQ=20,DATA_BITS=64,CODE_ENDIAN=1)>.

Elaborating module <mips>.

Elaborating module <mips_core>.

Elaborating module <pipelined_cpu>.

Elaborating module <Datapath_MUSER_pipelined_cpu>.

Elaborating module <REG32>.

Elaborating module <VCC>.

Elaborating module <PC_4>.

Elaborating module <MUX4T1_32>.

Elaborating module <MUX2T1_32>.

Elaborating module <shamt_ext>.

Elaborating module <Ext32>.

Elaborating module <LUI32>.

Elaborating module <MUX4T1_5>.

Elaborating module <Regs>.

Elaborating module <MUX8T1_32bit>.

Elaborating module <equal32>.

Elaborating module <add4beqbne>.

Elaborating module <addr4jjal>.

Elaborating module <BUF>.

Elaborating module <AND2>.

Elaborating module <debug_datapath>.
WARNING:HDLCompiler:413 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\debug_datapath.v" Line 44: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\debug_datapath.v" Line 46: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\debug_datapath.v" Line 48: Result of 33-bit expression is truncated to fit in 32-bit target.

Elaborating module <IF_ID>.

Elaborating module <ID_EX>.

Elaborating module <EX_MEM>.

Elaborating module <MEM_WB>.

Elaborating module <ALU>.
WARNING:HDLCompiler:552 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\pipelined_cpu.vf" Line 158: Input port I3[4] is not connected on this instance

Elaborating module <Controller>.
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\mips_core.v" Line 59: Assignment to ins_ren ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips.v" Line 41: Assignment to inst_ren ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips.v" Line 44: Assignment to mem_ren ignored, since the identifier is never used

Elaborating module <inst_rom>.
Reading initialization file \"src/inst_mem.hex\".
WARNING:HDLCompiler:1670 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\inst_rom.v" Line 13: Signal <data> in initial block is partially initialized.

Elaborating module <data_ram>.
Reading initialization file \"src/data_mem.hex\".
WARNING:HDLCompiler:1670 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\data_ram.v" Line 15: Signal <data> in initial block is partially initialized.

Elaborating module <vga>.
WARNING:HDLCompiler:189 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips_top.v" Line 116: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips_top.v" Line 120: Assignment to vga_rdn ignored, since the identifier is never used

Elaborating module <vga_debug>.
WARNING:HDLCompiler:1499 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\vga_debug.v" Line 21: Empty module <vga_debug> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips_top>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips_top.v".
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips_top.v" line 36: Output port <CLK_OUT1> of the instance <CLK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips_top.v" line 36: Output port <CLK_OUT2> of the instance <CLK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips_top.v" line 80: Output port <led_clr_n> of the instance <DISPLAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips_top.v" line 80: Output port <seg_clr_n> of the instance <DISPLAY> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips_top.v" line 114: Output port <rdn> of the instance <VGA> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <rst_count>.
    Found 1-bit register for signal <rst_all>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <mips_top> synthesized.

Synthesizing Unit <clk_diff>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\clk_diff.v".
    Summary:
	no macro.
Unit <clk_diff> synthesized.

Synthesizing Unit <my_clk_gen>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\my_clk_gen.v".
    Summary:
	no macro.
Unit <my_clk_gen> synthesized.

Synthesizing Unit <btn_scan>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\btn_scan.v".
        CLK_FREQ = 25
    Found 5-bit register for signal <btn_x>.
    Found 20-bit register for signal <result>.
    Found 18-bit register for signal <clk_count>.
    Found 18-bit adder for signal <clk_count[17]_GND_7_o_add_1_OUT> created at line 33.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <btn_x> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
Unit <btn_scan> synthesized.

Synthesizing Unit <display>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\display.v".
        CLK_FREQ = 25
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\display.v" line 86: Output port <busy> of the instance <P2S_LED> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\display.v" line 86: Output port <finish> of the instance <P2S_LED> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\display.v" line 103: Output port <busy> of the instance <P2S_SEG> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\display.v" line 103: Output port <finish> of the instance <P2S_SEG> is unconnected or connected to loadless signal.
    Found 22-bit register for signal <clk_count>.
    Found 22-bit adder for signal <clk_count[21]_GND_8_o_add_19_OUT> created at line 121.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <display> synthesized.

Synthesizing Unit <parallel2serial_1>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\parallel2serial.v".
        P_CLK_FREQ = 25
        S_CLK_FREQ = 20
        DATA_BITS = 16
        CODE_ENDIAN = 1
    Found 4-bit register for signal <data_count>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <s_clr>.
    Found 17-bit register for signal <buff>.
    Found 1-bit register for signal <cycle_count>.
    Found 1-bit register for signal <s_clk>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <data_count[3]_GND_9_o_add_2_OUT> created at line 68.
    Found 1-bit adder for signal <cycle_count[0]_PWR_9_o_add_36_OUT<0>> created at line 140.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <parallel2serial_1> synthesized.

Synthesizing Unit <parallel2serial_2>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\parallel2serial.v".
        P_CLK_FREQ = 25
        S_CLK_FREQ = 20
        DATA_BITS = 64
        CODE_ENDIAN = 1
    Found 6-bit register for signal <data_count>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <s_clr>.
    Found 65-bit register for signal <buff>.
    Found 1-bit register for signal <cycle_count>.
    Found 1-bit register for signal <s_clk>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <data_count[5]_GND_10_o_add_2_OUT> created at line 68.
    Found 1-bit adder for signal <cycle_count[0]_PWR_10_o_add_36_OUT<0>> created at line 140.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <parallel2serial_2> synthesized.

Synthesizing Unit <mips>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips.v".
WARNING:Xst:647 - Input <interrupter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips.v" line 32: Output port <inst_ren> of the instance <MIPS_CORE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\mips.v" line 32: Output port <mem_ren> of the instance <MIPS_CORE> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <mips_core>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\mips_core.v".
WARNING:Xst:647 - Input <debug_addr<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\mips_core.v" line 43: Output port <ins_read> of the instance <CPU_CORE> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <inst_ren> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mips_core> synthesized.

Synthesizing Unit <pipelined_cpu>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\pipelined_cpu.vf".
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\pipelined_cpu.vf" line 388: Output port <overflow> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\pipelined_cpu.vf" line 388: Output port <zero> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pipelined_cpu> synthesized.

Synthesizing Unit <Datapath_MUSER_pipelined_cpu>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\pipelined_cpu.vf".
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'XLXI_99', is tied to GND.
    Summary:
	no macro.
Unit <Datapath_MUSER_pipelined_cpu> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\REG32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <PC_4>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\PC_4.v".
    Found 32-bit adder for signal <PC4> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_4> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <O> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <shamt_ext>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\shamt_ext.v".
    Summary:
	no macro.
Unit <shamt_ext> synthesized.

Synthesizing Unit <Ext32>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\Ext32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Ext32> synthesized.

Synthesizing Unit <LUI32>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\LUI32.v".
    Summary:
	no macro.
Unit <LUI32> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\MUX4T1_5.v".
    Found 5-bit 4-to-1 multiplexer for signal <O> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\Regs.v".
    Found 992-bit register for signal <n0057[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_regs[31][31]_wide_mux_2_OUT> created at line 30.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_regs[31][31]_wide_mux_7_OUT> created at line 31.
    Found 32-bit 31-to-1 multiplexer for signal <debug_reg_addr[4]_regs[31][31]_wide_mux_46_OUT> created at line 36.
    Found 5-bit comparator equal for signal <W_addr[4]_R_addr_A[4]_equal_2_o> created at line 30
    Found 5-bit comparator equal for signal <W_addr[4]_R_addr_B[4]_equal_7_o> created at line 31
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  39 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX8T1_32bit>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\MUX8T1_32bit.v".
    Found 32-bit 8-to-1 multiplexer for signal <O> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32bit> synthesized.

Synthesizing Unit <equal32>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\equal32.v".
    Found 32-bit comparator equal for signal <isequal> created at line 24
    Summary:
	inferred   1 Comparator(s).
Unit <equal32> synthesized.

Synthesizing Unit <add4beqbne>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\add4beqbne.v".
    Found 32-bit adder for signal <dest> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add4beqbne> synthesized.

Synthesizing Unit <addr4jjal>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\addr4jjal.v".
WARNING:Xst:647 - Input <ins<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit subtractor for signal <pc> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addr4jjal> synthesized.

Synthesizing Unit <debug_datapath>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\debug_datapath.v".
WARNING:Xst:647 - Input <wb_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <id_ins<32:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_ins<32:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_ins<32:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_ins> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipereg_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipereg_zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit subtractor for signal <id_addr[31]_GND_31_o_sub_1_OUT> created at line 43.
    Found 32-bit subtractor for signal <ex_addr[31]_GND_31_o_sub_2_OUT> created at line 45.
    Found 32-bit subtractor for signal <mem_addr[31]_GND_31_o_sub_3_OUT> created at line 47.
    Found 32-bit 24-to-1 multiplexer for signal <debug_data_signal> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 Multiplexer(s).
Unit <debug_datapath> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\IF_ID.v".
    Found 32-bit register for signal <pc_4_out>.
    Found 33-bit register for signal <ins_out>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IF_ID> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\ID_EX.v".
    Found 32-bit register for signal <alu_b_out>.
    Found 32-bit register for signal <alu_a_out>.
    Found 32-bit register for signal <pc_4_out>.
    Found 32-bit register for signal <sw_data_out>.
    Found 36-bit register for signal <ctrl_sig_out>.
    Found 33-bit register for signal <ins_out>.
    Summary:
	inferred 197 D-type flip-flop(s).
Unit <ID_EX> synthesized.

Synthesizing Unit <EX_MEM>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\EX_MEM.v".
    Found 32-bit register for signal <sw_data_out>.
    Found 32-bit register for signal <alu_res_out>.
    Found 32-bit register for signal <pc_4_out>.
    Found 32-bit register for signal <lui32_out>.
    Found 36-bit register for signal <ctrl_sig_out>.
    Found 33-bit register for signal <ins_out>.
    Summary:
	inferred 197 D-type flip-flop(s).
Unit <EX_MEM> synthesized.

Synthesizing Unit <MEM_WB>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\MEM_WB.v".
    Found 32-bit register for signal <alu_res_out>.
    Found 32-bit register for signal <mem_data_out>.
    Found 32-bit register for signal <pc_4_out>.
    Found 32-bit register for signal <lui32_out>.
    Found 36-bit register for signal <ctrl_sig_out>.
    Found 33-bit register for signal <ins_out>.
    Summary:
	inferred 197 D-type flip-flop(s).
Unit <MEM_WB> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\ALU.v".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_11_OUT> created at line 41.
    Found 32-bit adder for signal <A[31]_B[31]_add_9_OUT> created at line 40.
    Found 64-bit shifter logical right for signal <sra_tmp> created at line 28
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_18_OUT> created at line 46
    Found 32-bit shifter logical right for signal <B[31]_A[31]_shift_right_19_OUT> created at line 47
    Found 32-bit 16-to-1 multiplexer for signal <res> created at line 31.
    Found 32-bit comparator greater for signal <B[31]_A[31]_LessThan_8_o> created at line 39
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_12_o> created at line 42
    Found 32-bit comparator greater for signal <A[31]_GND_36_o_LessThan_17_o> created at line 45
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\cpu\Controller.v".
        lw = 6'b100011
        sw = 6'b101011
        r_type = 6'b000000
        beq = 6'b000100
        bne = 6'b000101
        lui = 6'b001111
        j = 6'b000010
        jal = 6'b000011
        addi = 6'b001000
        andi = 6'b001100
        ori = 6'b001101
        xori = 6'b001110
        slti = 6'b001010
        addiu = 6'b001001
        sltiu = 6'b001011
        jr = 6'b001000
        jalr = 6'b001001
        sll = 6'b000000
        srl = 6'b000010
        sra = 6'b000011
        add = 6'b100000
        sub = 6'b100010
        r_and = 6'b100100
        r_or = 6'b100101
        r_xor = 6'b100110
        r_nor = 6'b100111
        slt = 6'b101010
        addu = 6'b100001
        subu = 6'b100011
        sltu = 6'b101011
        sllv = 6'b000100
        srlv = 6'b000110
        srav = 6'b000111
WARNING:Xst:647 - Input <id_ins<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <id_ins<32:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_ins<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_ins<25:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_ins<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_ins<25:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_ins<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_ins<25:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <stall_cnt>.
    Found 1-bit register for signal <debug_step_prev>.
WARNING:Xst:737 - Found 1-bit latch for signal <wreg<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wreg<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wreg<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wreg<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wreg<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator equal for signal <wreg[2][4]_id_ins[25]_equal_141_o> created at line 402
    Found 5-bit comparator equal for signal <wreg[2][4]_id_ins[20]_equal_142_o> created at line 402
    Found 5-bit comparator equal for signal <wreg[3][4]_id_ins[25]_equal_144_o> created at line 403
    Found 5-bit comparator equal for signal <wreg[3][4]_id_ins[20]_equal_145_o> created at line 403
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   5 Latch(s).
	inferred   4 Comparator(s).
	inferred  66 Multiplexer(s).
Unit <Controller> synthesized.

Synthesizing Unit <inst_rom>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\inst_rom.v".
        ADDR_WIDTH = 6
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'data', unconnected in block 'inst_rom', is tied to its initial value.
    Found 64x32-bit single-port Read Only RAM <Mram_data> for signal <data>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <inst_rom> synthesized.

Synthesizing Unit <data_ram>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\data_ram.v".
        ADDR_WIDTH = 5
    Found 32x32-bit single-port RAM <Mram_data> for signal <data>.
    Found 32-bit register for signal <out>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <data_ram> synthesized.

Synthesizing Unit <vga>.
    Related source file is "E:\ZJU\CS\CA\Labs\sub\Lab2_mixup_reg_fork_good_sw_for\src\vga.v".
    Found 10-bit register for signal <v_count>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 4-bit register for signal <R>.
    Found 4-bit register for signal <G>.
    Found 4-bit register for signal <B>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit adder for signal <h_count[9]_GND_48_o_add_2_OUT> created at line 18.
    Found 10-bit adder for signal <v_count[9]_GND_48_o_add_8_OUT> created at line 30.
    Found 10-bit comparator greater for signal <n0000> created at line 15
    Found 10-bit comparator lessequal for signal <n0007> created at line 27
    Found 10-bit comparator greater for signal <h_sync> created at line 37
    Found 10-bit comparator greater for signal <v_sync> created at line 38
    Found 10-bit comparator greater for signal <GND_48_o_h_count[9]_LessThan_15_o> created at line 39
    Found 10-bit comparator greater for signal <h_count[9]_PWR_42_o_LessThan_16_o> created at line 40
    Found 10-bit comparator greater for signal <GND_48_o_v_count[9]_LessThan_17_o> created at line 41
    Found 10-bit comparator greater for signal <v_count[9]_PWR_42_o_LessThan_18_o> created at line 42
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit single-port RAM                             : 1
 64x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 14
 1-bit adder                                           : 2
 10-bit adder                                          : 2
 18-bit adder                                          : 1
 22-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 3
 4-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 53
 1-bit register                                        : 16
 10-bit register                                       : 2
 16-bit register                                       : 1
 17-bit register                                       : 1
 18-bit register                                       : 1
 20-bit register                                       : 1
 22-bit register                                       : 1
 32-bit register                                       : 15
 33-bit register                                       : 4
 36-bit register                                       : 3
 4-bit register                                        : 4
 5-bit register                                        : 1
 6-bit register                                        : 1
 65-bit register                                       : 1
 992-bit register                                      : 1
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 18
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 5-bit comparator equal                                : 6
# Multiplexers                                         : 163
 1-bit 2-to-1 multiplexer                              : 26
 15-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 28
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 74
 32-bit 31-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 65-bit 2-to-1 multiplexer                             : 3
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ctrl_sig_out_32> in Unit <XLXI_142> is equivalent to the following 2 FFs/Latches, which will be removed : <ctrl_sig_out_33> <ctrl_sig_out_34> 
INFO:Xst:2261 - The FF/Latch <lui32_out_0> in Unit <XLXI_143> is equivalent to the following 15 FFs/Latches, which will be removed : <lui32_out_1> <lui32_out_2> <lui32_out_3> <lui32_out_4> <lui32_out_5> <lui32_out_6> <lui32_out_7> <lui32_out_8> <lui32_out_9> <lui32_out_10> <lui32_out_11> <lui32_out_12> <lui32_out_13> <lui32_out_14> <lui32_out_15> 
WARNING:Xst:1710 - FF/Latch <lui32_out_0> (without init value) has a constant value of 0 in block <XLXI_143>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_15> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_14> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_13> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_12> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_11> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_10> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_9> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_8> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_7> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_6> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_5> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_4> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_3> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_2> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_1> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lui32_out_0> (without init value) has a constant value of 0 in block <XLXI_144>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_2> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_3> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_4> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_5> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_6> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_7> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_8> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_9> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_10> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_11> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_12> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_13> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_14> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_15> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_17> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <result_18> of sequential type is unconnected in block <BTN_SCAN>.
WARNING:Xst:2677 - Node <ctrl_sig_out_7> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_8> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_9> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_14> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_15> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_16> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_26> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_27> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_28> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_29> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_30> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_31> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ctrl_sig_out_32> of sequential type is unconnected in block <XLXI_142>.
WARNING:Xst:2677 - Node <ins_out_0> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_1> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_2> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_3> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_4> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_5> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_6> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_7> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_8> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_9> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_10> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_21> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_22> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_23> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_24> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ins_out_25> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_0> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_1> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_7> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_8> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_9> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_10> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_11> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_12> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_13> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_14> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_15> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_16> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_17> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_18> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_19> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_20> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_21> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_22> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_23> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_24> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_25> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_26> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_27> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_28> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_29> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_30> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_31> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_32> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_33> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_34> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_35> of sequential type is unconnected in block <XLXI_144>.
WARNING:Xst:2677 - Node <ctrl_sig_out_7> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_8> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_9> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_10> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_11> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_12> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_13> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_14> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_15> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_16> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_17> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_18> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_19> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_20> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_21> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_22> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_23> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_24> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_25> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_26> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_27> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_28> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_29> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_30> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_31> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_32> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_33> of sequential type is unconnected in block <XLXI_143>.
WARNING:Xst:2677 - Node <ctrl_sig_out_34> of sequential type is unconnected in block <XLXI_143>.

Synthesizing (advanced) Unit <btn_scan>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
Unit <btn_scan> synthesized (advanced).

Synthesizing (advanced) Unit <data_ram>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr<4:0>>     |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <data_ram> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <inst_rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr<5:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <inst_rom> synthesized (advanced).

Synthesizing (advanced) Unit <parallel2serial_1>.
The following registers are absorbed into counter <cycle_count_0>: 1 register on signal <cycle_count_0>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <parallel2serial_1> synthesized (advanced).

Synthesizing (advanced) Unit <parallel2serial_2>.
The following registers are absorbed into counter <cycle_count_0>: 1 register on signal <cycle_count_0>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <parallel2serial_2> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit single-port block RAM                       : 1
 64x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 3
 32-bit subtractor                                     : 3
# Counters                                             : 8
 1-bit up counter                                      : 2
 10-bit up counter                                     : 2
 18-bit up counter                                     : 1
 22-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 1829
 Flip-Flops                                            : 1829
# Comparators                                          : 18
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 3
 5-bit comparator equal                                : 6
# Multiplexers                                         : 159
 1-bit 2-to-1 multiplexer                              : 24
 15-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 28
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 74
 32-bit 31-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 7
 5-bit 4-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 65-bit 2-to-1 multiplexer                             : 3
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ins_out_0> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_16> 
INFO:Xst:2261 - The FF/Latch <ins_out_1> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_17> 
INFO:Xst:2261 - The FF/Latch <ins_out_2> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_18> 
INFO:Xst:2261 - The FF/Latch <ins_out_3> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_19> 
INFO:Xst:2261 - The FF/Latch <ins_out_8> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_24> 
INFO:Xst:2261 - The FF/Latch <ins_out_4> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_20> 
INFO:Xst:2261 - The FF/Latch <ins_out_9> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_25> 
INFO:Xst:2261 - The FF/Latch <ins_out_5> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_21> 
INFO:Xst:2261 - The FF/Latch <ins_out_10> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_26> 
INFO:Xst:2261 - The FF/Latch <ins_out_6> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_22> 
INFO:Xst:2261 - The FF/Latch <ins_out_11> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_27> 
INFO:Xst:2261 - The FF/Latch <ins_out_7> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_23> 
INFO:Xst:2261 - The FF/Latch <ins_out_12> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_28> 
INFO:Xst:2261 - The FF/Latch <ins_out_13> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_29> 
INFO:Xst:2261 - The FF/Latch <ins_out_14> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_30> 
INFO:Xst:2261 - The FF/Latch <ins_out_15> in Unit <EX_MEM> is equivalent to the following FF/Latch, which will be removed : <lui32_out_31> 
INFO:Xst:2261 - The FF/Latch <lui32_out_0> in Unit <EX_MEM> is equivalent to the following 15 FFs/Latches, which will be removed : <lui32_out_1> <lui32_out_2> <lui32_out_3> <lui32_out_4> <lui32_out_5> <lui32_out_6> <lui32_out_7> <lui32_out_8> <lui32_out_9> <lui32_out_10> <lui32_out_11> <lui32_out_12> <lui32_out_13> <lui32_out_14> <lui32_out_15> 
WARNING:Xst:1710 - FF/Latch <lui32_out_0> (without init value) has a constant value of 0 in block <EX_MEM>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DISPLAY/P2S_LED/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DISPLAY/P2S_SEG/FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
WARNING:Xst:1293 - FF/Latch <cycle_count_0> has a constant value of 0 in block <parallel2serial_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <buff_0> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_1> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_2> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_3> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_4> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <buff_5> (without init value) has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cycle_count_0> has a constant value of 0 in block <parallel2serial_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <REG32> ...

Optimizing unit <mips_top> ...

Optimizing unit <btn_scan> ...

Optimizing unit <Datapath_MUSER_pipelined_cpu> ...

Optimizing unit <ID_EX> ...

Optimizing unit <debug_datapath> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <IF_ID> ...

Optimizing unit <Regs> ...

Optimizing unit <EX_MEM> ...

Optimizing unit <ALU> ...

Optimizing unit <Controller> ...

Optimizing unit <display> ...

Optimizing unit <parallel2serial_1> ...
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd2> in Unit <parallel2serial_1> is equivalent to the following FF/Latch, which will be removed : <busy> 

Optimizing unit <parallel2serial_2> ...
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd2> in Unit <parallel2serial_2> is equivalent to the following FF/Latch, which will be removed : <busy> 

Optimizing unit <vga> ...
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_6> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_9> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_10> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_6> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_9> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_10> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_30> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_0> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_1> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_2> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_3> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_4> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_5> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_6> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_7> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_8> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_9> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_10> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_11> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_12> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_13> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_14> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_15> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_22> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_25> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_26> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_6> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_9> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_10> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <BTN_SCAN/result_18> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_17> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_15> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_14> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_13> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_12> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_11> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_10> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_9> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_8> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_7> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_6> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_5> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_4> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_3> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_2> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_1> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <BTN_SCAN/result_0> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_34> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_33> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_32> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_31> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_30> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_29> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_28> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_27> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_26> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_16> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_15> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_14> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_9> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_8> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ctrl_sig_out_7> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_35> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_34> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_33> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_32> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_31> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_30> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_29> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_28> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_27> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_26> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_25> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_24> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_23> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_22> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_21> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_20> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_19> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_18> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_17> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_16> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_15> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_14> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_13> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_12> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_11> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_10> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_9> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_8> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_7> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_1> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ctrl_sig_out_0> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_32> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_31> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_30> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_29> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_28> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_27> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_26> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_25> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_24> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_23> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_22> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_21> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_10> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_9> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_8> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_7> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_6> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_5> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_4> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_3> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_2> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_1> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_0> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_34> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_33> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_32> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_31> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_30> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_29> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_28> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_27> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_26> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_25> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_24> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_23> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_22> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_21> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_20> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_19> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_18> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_17> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_16> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_15> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_14> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_13> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_12> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_11> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_10> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_9> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_8> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ctrl_sig_out_7> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <DISPLAY/P2S_LED/finish> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <DISPLAY/P2S_LED/s_clr> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <DISPLAY/P2S_SEG/finish> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:2677 - Node <DISPLAY/P2S_SEG/s_clr> of sequential type is unconnected in block <mips_top>.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_30> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_30> (without init value) has a constant value of 0 in block <mips_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_30> in Unit <mips_top> is equivalent to the following FF/Latch, which will be removed : <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_14> 
INFO:Xst:2261 - The FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_31> in Unit <mips_top> is equivalent to the following FF/Latch, which will be removed : <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_15> 
INFO:Xst:2261 - The FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_27> in Unit <mips_top> is equivalent to the following FF/Latch, which will be removed : <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_11> 
INFO:Xst:2261 - The FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_28> in Unit <mips_top> is equivalent to the following FF/Latch, which will be removed : <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_12> 
INFO:Xst:2261 - The FF/Latch <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/lui32_out_29> in Unit <mips_top> is equivalent to the following FF/Latch, which will be removed : <MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_144/ins_out_13> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips_top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1708
 Flip-Flops                                            : 1708

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5230
#      AND2                        : 1
#      BUF                         : 3
#      GND                         : 1
#      INV                         : 38
#      LUT1                        : 89
#      LUT2                        : 156
#      LUT3                        : 1107
#      LUT4                        : 308
#      LUT5                        : 657
#      LUT6                        : 2111
#      MUXCY                       : 286
#      MUXF7                       : 254
#      VCC                         : 1
#      XORCY                       : 218
# FlipFlops/Latches                : 1713
#      FD                          : 19
#      FDCE                        : 1516
#      FDE                         : 83
#      FDR                         : 68
#      FDRE                        : 22
#      LDC                         : 5
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 37
#      IBUF                        : 11
#      IBUFGDS                     : 1
#      OBUF                        : 25
# Others                           : 2
#      MMCME2_ADV                  : 1
#      vga_debug                   : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1713  out of  407600     0%  
 Number of Slice LUTs:                 4466  out of  203800     2%  
    Number used as Logic:              4466  out of  203800     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4486
   Number with an unused Flip Flop:    2773  out of   4486    61%  
   Number with an unused LUT:            20  out of   4486     0%  
   Number of fully used LUT-FF pairs:  1693  out of   4486    37%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  38  out of    400     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    445     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+-----------------------------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)                         | Load  |
--------------------------------------------------+-----------------------------------------------+-------+
CLK_GEN/clkout3                                   | BUFG                                          | 1535  |
CLK_GEN/clkout2                                   | BUFG                                          | 174   |
MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_32| NONE(MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg<3>_0)| 5     |
--------------------------------------------------+-----------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------+-------------------------------+-------+
Control Signal                                                             | Buffer(FF name)               | Load  |
---------------------------------------------------------------------------+-------------------------------+-------+
MIPS/DATA_RAM/we_GND_47_o_AND_390_o(MIPS/DATA_RAM/we_GND_47_o_AND_390_o1:O)| NONE(MIPS/DATA_RAM/Mram_data1)| 2     |
---------------------------------------------------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.324ns (Maximum Frequency: 158.126MHz)
   Minimum input arrival time before clock: 2.762ns
   Maximum output required time after clock: 6.454ns
   Maximum combinational path delay: 3.776ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_GEN/clkout3'
  Clock period: 6.324ns (frequency: 158.126MHz)
  Total number of paths / destination ports: 34700725 / 4612
-------------------------------------------------------------------------
Delay:               6.324ns (Levels of Logic = 23)
  Source:            MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_8 (FF)
  Destination:       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_32 (FF)
  Source Clock:      CLK_GEN/clkout3 rising
  Destination Clock: CLK_GEN/clkout3 rising

  Data Path: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_8 to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.236   0.637  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_8 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_8)
     LUT6:I1->O            1   0.043   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_416 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_416)
     MUXF7:I0->O          14   0.176   0.675  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_128/Mmux_O_2_f7_15 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_625<24>)
     LUT5:I0->O            4   0.043   0.539  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out16 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/out15)
     LUT6:I2->O           19   0.043   0.440  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res335 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res274)
     MUXF7:S->O            4   0.234   0.367  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res39_SW0 (N151)
     LUT5:I4->O            1   0.043   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res312_SW0_F (N298)
     MUXF7:I0->O           1   0.176   0.350  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res312_SW0 (N263)
     LUT6:I5->O            1   0.043   0.350  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_150/Mmux_res313_SW0 (N165)
     LUT6:I5->O            1   0.043   0.405  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_112/Mmux_O13 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_508<0>)
     LUT6:I4->O            1   0.043   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_lut<0> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_lut<0>)
     MUXCY:S->O            1   0.238   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<0> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<1> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<2> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<3> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<4> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<5> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<6> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<7> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<8> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<9> (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<9>)
     MUXCY:CI->O           2   0.150   0.355  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_114/Mcompar_isequal_cy<10> (MIPS/MIPS_CORE/CPU_CORE/XLXN_39)
     LUT6:I5->O           61   0.043   0.485  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/Mmux_pipereg_zero12 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/Mmux_pipereg_zero11)
     LUT5:I4->O            1   0.043   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/Mmux_pc_4[31]_GND_32_o_mux_0_OUT110 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/pc_4[31]_GND_32_o_mux_0_OUT<0>)
     FDCE:D                   -0.000          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_141/ins_out_0
    ----------------------------------------
    Total                      6.324ns (1.719ns logic, 4.605ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_GEN/clkout2'
  Clock period: 2.739ns (frequency: 365.117MHz)
  Total number of paths / destination ports: 2146 / 339
-------------------------------------------------------------------------
Delay:               2.739ns (Levels of Logic = 3)
  Source:            VGA/h_count_2 (FF)
  Destination:       VGA/v_count_9 (FF)
  Source Clock:      CLK_GEN/clkout2 rising
  Destination Clock: CLK_GEN/clkout2 rising

  Data Path: VGA/h_count_2 to VGA/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.236   0.527  VGA/h_count_2 (VGA/h_count_2)
     LUT4:I0->O            3   0.043   0.534  VGA/read11 (VGA/read1)
     LUT5:I1->O           11   0.043   0.659  VGA/_n005322 (VGA/_n00532)
     LUT6:I1->O           10   0.043   0.389  VGA/_n0053 (VGA/_n0053)
     FDRE:R                    0.264          VGA/v_count_0
    ----------------------------------------
    Total                      2.739ns (0.629ns logic, 2.110ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_GEN/clkout3'
  Total number of paths / destination ports: 2008 / 2008
-------------------------------------------------------------------------
Offset:              2.762ns (Levels of Logic = 4)
  Source:            SW<0> (PAD)
  Destination:       MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_991 (FF)
  Destination Clock: CLK_GEN/clkout3 rising

  Data Path: SW<0> to MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_991
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           255   0.000   0.666  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            2   0.043   0.608  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o_inv1 (MIPS/MIPS_CORE/CPU_CORE/XLXN_44)
     AND2:I1->O            1   0.053   0.613  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_133 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXN_590)
     LUT6:I0->O          992   0.043   0.574  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o1 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/W_addr[4]_we_AND_14_o)
     FDCE:CE                   0.161          MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_104/regs_31_0
    ----------------------------------------
    Total                      2.762ns (0.300ns logic, 2.462ns route)
                                       (10.9% logic, 89.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_GEN/clkout2'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              0.817ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       DISPLAY/P2S_LED/buff_0 (FF)
  Destination Clock: CLK_GEN/clkout2 rising

  Data Path: SW<0> to DISPLAY/P2S_LED/buff_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           255   0.000   0.774  SW_0_IBUF (SW_0_IBUF)
     LUT5:I0->O            1   0.043   0.000  DISPLAY/P2S_LED/Mmux__n011011 (DISPLAY/P2S_LED/_n0110<0>)
     FDE:D                    -0.000          DISPLAY/P2S_LED/buff_0
    ----------------------------------------
    Total                      0.817ns (0.043ns logic, 0.774ns route)
                                       (5.3% logic, 94.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_GEN/clkout2'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              3.922ns (Levels of Logic = 6)
  Source:            BTN_SCAN/result_16 (FF)
  Destination:       VGA_DEBUG:debug_data<12> (PAD)
  Source Clock:      CLK_GEN/clkout2 rising

  Data Path: BTN_SCAN/result_16 to VGA_DEBUG:debug_data<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            257   0.236   0.577  BTN_SCAN/result_16 (BTN_SCAN/result_16)
     LUT3:I1->O          155   0.043   0.675  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o1 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o)
     LUT5:I1->O           94   0.043   0.480  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/pipereg_we<0>1 (MIPS/MIPS_CORE/CPU_CORE/XLXN_40)
     BUF:I->O              1   0.317   0.495  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_132 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/ins_read_DUMMY)
     LUT3:I0->O            1   0.043   0.522  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127_SW0 (N384)
     LUT6:I2->O            1   0.043   0.405  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data126)
     LUT6:I4->O            0   0.043   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data1213 (debug_data<12>)
    vga_debug:debug_data<12>        0.000          VGA_DEBUG
    ----------------------------------------
    Total                      3.922ns (0.768ns logic, 3.154ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_GEN/clkout3'
  Total number of paths / destination ports: 170057 / 32
-------------------------------------------------------------------------
Offset:              6.454ns (Levels of Logic = 11)
  Source:            MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_29 (FF)
  Destination:       VGA_DEBUG:debug_data<12> (PAD)
  Source Clock:      CLK_GEN/clkout3 rising

  Data Path: MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_29 to VGA_DEBUG:debug_data<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.236   0.637  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_29 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_142/ins_out_29)
     LUT5:I0->O            5   0.043   0.428  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/out51 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[31]_reduce_or_76_o)
     LUT6:I4->O            3   0.043   0.615  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/Mmux_n031311 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/n0313<10>)
     LUT6:I1->O            9   0.043   0.395  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_wreg_valid[2]_AND_147_o1 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_wreg_valid[2]_AND_147_o)
     LUT6:I5->O            9   0.043   0.540  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_wreg[2][4]_AND_214_o1 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/ex_ins[32]_wreg[2][4]_AND_214_o)
     LUT3:I0->O            1   0.043   0.405  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<0>1 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<0>1)
     LUT6:I4->O           97   0.043   0.547  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<0>6 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<0>)
     LUT5:I3->O           94   0.043   0.480  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/pipereg_we<0>1 (MIPS/MIPS_CORE/CPU_CORE/XLXN_40)
     BUF:I->O              1   0.317   0.495  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_132 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/ins_read_DUMMY)
     LUT3:I0->O            1   0.043   0.522  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127_SW0 (N384)
     LUT6:I2->O            1   0.043   0.405  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data126)
     LUT6:I4->O            0   0.043   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data1213 (debug_data<12>)
    vga_debug:debug_data<12>        0.000          VGA_DEBUG
    ----------------------------------------
    Total                      6.454ns (0.983ns logic, 5.471ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_32'
  Total number of paths / destination ports: 20 / 1
-------------------------------------------------------------------------
Offset:              5.682ns (Levels of Logic = 9)
  Source:            MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg<3>_2 (LATCH)
  Destination:       VGA_DEBUG:debug_data<12> (PAD)
  Source Clock:      MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_32 falling

  Data Path: MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg<3>_2 to VGA_DEBUG:debug_data<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.330   0.625  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg<3>_2 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg<3>_2)
     LUT6:I0->O            2   0.043   0.608  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[3][4]_id_ins[20]_equal_145_o5_SW0 (N64)
     LUT5:I0->O            1   0.043   0.405  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[3][4]_id_ins[20]_equal_145_o5 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/wreg[3][4]_id_ins[20]_equal_145_o)
     LUT6:I4->O            1   0.043   0.603  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<0>5 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<0>5)
     LUT6:I1->O           97   0.043   0.547  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<0>6 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/id_ins[31]_GND_40_o_select_413_OUT<0>)
     LUT5:I3->O           94   0.043   0.480  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/pipereg_we<0>1 (MIPS/MIPS_CORE/CPU_CORE/XLXN_40)
     BUF:I->O              1   0.317   0.495  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_132 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/ins_read_DUMMY)
     LUT3:I0->O            1   0.043   0.522  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127_SW0 (N384)
     LUT6:I2->O            1   0.043   0.405  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data126)
     LUT6:I4->O            0   0.043   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data1213 (debug_data<12>)
    vga_debug:debug_data<12>        0.000          VGA_DEBUG
    ----------------------------------------
    Total                      5.682ns (0.991ns logic, 4.691ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4152 / 33
-------------------------------------------------------------------------
Delay:               3.776ns (Levels of Logic = 7)
  Source:            SW<0> (PAD)
  Destination:       VGA_DEBUG:debug_data<12> (PAD)

  Data Path: SW<0> to VGA_DEBUG:debug_data<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           255   0.000   0.666  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O          155   0.043   0.675  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o1 (MIPS/MIPS_CORE/CPU_CORE/XLXI_3/debug_en_debug_step_prev_AND_389_o)
     LUT5:I1->O           94   0.043   0.480  MIPS/MIPS_CORE/CPU_CORE/XLXI_3/pipereg_we<0>1 (MIPS/MIPS_CORE/CPU_CORE/XLXN_40)
     BUF:I->O              1   0.317   0.495  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_132 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/ins_read_DUMMY)
     LUT3:I0->O            1   0.043   0.522  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127_SW0 (N384)
     LUT6:I2->O            1   0.043   0.405  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data127 (MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data126)
     LUT6:I4->O            0   0.043   0.000  MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_134/Mmux_debug_data1213 (debug_data<12>)
    vga_debug:debug_data<12>        0.000          VGA_DEBUG
    ----------------------------------------
    Total                      3.776ns (0.532ns logic, 3.244ns route)
                                       (14.1% logic, 85.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_GEN/clkout2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_GEN/clkout2|    2.739|         |         |         |
CLK_GEN/clkout3|    1.799|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_GEN/clkout3
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
CLK_GEN/clkout2                                   |    2.908|         |         |         |
CLK_GEN/clkout3                                   |    6.324|    2.461|    2.059|         |
MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_32|         |    5.359|         |         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock MIPS/MIPS_CORE/CPU_CORE/XLXI_2/XLXI_143/ins_out_32
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_GEN/clkout3|         |         |    1.499|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.59 secs
 
--> 

Total memory usage is 4666328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  339 (   0 filtered)
Number of infos    :   44 (   0 filtered)

