v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 42700 43600 1 180 0 asic-nmos-1.sym
{
T 41300 42800 5 8 0 0 180 0 1
device=NMOS_TRANSISTOR
T 41800 42800 5 10 1 1 180 0 1
refdes=M7
T 41900 43000 5 8 1 1 180 0 1
model-name=nmos4
T 41900 43300 5 8 1 0 180 0 1
w=1u
T 41900 43500 5 8 1 0 180 0 1
l=2u
}
C 43500 45900 1 0 0 asic-nmos-1.sym
{
T 44900 46700 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 44300 46700 5 10 1 1 0 0 1
refdes=M5
T 44300 46500 5 8 1 1 0 0 1
model-name=nmos4
T 44400 46300 5 8 1 0 0 0 1
w=2u
T 44400 46000 5 8 1 0 0 0 1
l=1u
}
C 45700 45900 1 0 0 asic-nmos-1.sym
{
T 47100 46700 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 46500 46700 5 10 1 1 0 0 1
refdes=M4
T 46500 46500 5 8 1 1 0 0 1
model-name=nmos4
T 46500 46200 5 8 1 0 0 0 1
w=2u
T 46500 46000 5 8 1 0 0 0 1
l=1u
}
C 45700 44900 1 180 0 asic-nmos-1.sym
{
T 44300 44100 5 8 0 0 180 0 1
device=NMOS_TRANSISTOR
T 44900 44100 5 10 1 1 180 0 1
refdes=M6
T 44900 44300 5 8 1 1 180 0 1
model-name=nmos4
T 44900 44600 5 8 1 0 180 0 1
w=1u
T 44900 44800 5 8 1 0 180 0 1
l=2u
}
C 48200 43900 1 0 0 asic-nmos-1.sym
{
T 49600 44700 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 49000 44700 5 10 1 1 0 0 1
refdes=M8
T 49000 44500 5 8 1 1 0 0 1
model-name=nmos4
T 49000 44200 5 8 1 0 0 0 1
w=2u
T 49000 44000 5 8 1 0 0 0 1
l=3u
}
C 51700 43900 1 0 0 asic-nmos-1.sym
{
T 53100 44700 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 52500 44700 5 10 1 1 0 0 1
refdes=M10
T 52500 44500 5 8 1 1 0 0 1
model-name=nmos4
T 52500 44200 5 8 1 0 0 0 1
w=1u
T 52500 44000 5 8 1 0 0 0 1
l=2u
}
C 54100 43900 1 0 0 asic-nmos-1.sym
{
T 55500 44700 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 54900 44700 5 10 1 1 0 0 1
refdes=M11
T 54900 44500 5 8 1 1 0 0 1
model-name=nmos4
T 54900 44200 5 8 1 0 0 0 1
w=1u
T 54900 44000 5 8 1 0 0 0 1
l=2u
}
C 44700 48800 1 180 0 asic-pmos-1.sym
{
T 43300 48000 5 8 0 0 180 0 1
device=PMOS_TRANSISTOR
T 43900 48000 5 10 1 1 180 0 1
refdes=M1
T 43900 48200 5 8 1 1 180 0 1
model-name=pmos4
T 43900 48500 5 8 1 0 180 0 1
w=3u
T 43900 48700 5 8 1 0 180 0 1
l=1u
}
C 45700 47800 1 0 0 asic-pmos-1.sym
{
T 47100 48600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46500 48600 5 10 1 1 0 0 1
refdes=M2
T 46500 48400 5 8 1 1 0 0 1
model-name=pmos4
T 46500 48100 5 8 1 0 0 0 1
w=3u
T 46500 47900 5 8 1 0 0 0 1
l=1u
}
C 48200 47100 1 0 0 asic-pmos-1.sym
{
T 49600 47900 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 49000 47900 5 10 1 1 0 0 1
refdes=M3
T 49000 47700 5 8 1 1 0 0 1
model-name=pmos4
T 49000 47400 5 8 1 0 0 0 1
w=3u
T 49000 47200 5 8 1 0 0 0 1
l=1u
}
C 51700 46400 1 0 0 asic-pmos-1.sym
{
T 53100 47200 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 51900 47200 5 10 1 1 0 0 1
refdes=M9
T 52500 47000 5 8 1 1 0 0 1
model-name=pmos4
T 52500 46700 5 8 1 0 0 0 1
w=3u
T 52500 46500 5 8 1 0 0 0 1
l=1u
}
C 54100 46400 1 0 0 asic-pmos-1.sym
{
T 55500 47200 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 54900 47200 5 10 1 1 0 0 1
refdes=M12
T 54900 47000 5 8 1 1 0 0 1
model-name=pmos4
T 54900 46700 5 8 1 0 0 0 1
w=3u
T 54900 46500 5 8 1 0 0 0 1
l=1u
}
C 44100 46100 1 0 0 ground.sym
C 45500 46100 1 0 0 ground.sym
C 41800 42800 1 0 0 ground.sym
C 41900 42300 1 0 0 ground.sym
C 52200 44100 1 0 0 ground.sym
C 54600 44100 1 0 0 ground.sym
N 44100 45900 46300 45900 4
N 45100 44900 45100 45900 4
N 45100 43900 48800 43900 4
C 44800 44100 1 0 0 ground.sym
C 48700 44100 1 0 0 ground.sym
N 45700 44400 48200 44400 4
N 46400 44400 46400 43600 4
N 42100 43600 46400 43600 4
N 42700 43100 42700 43600 4
N 44100 46900 44100 47800 4
N 46300 46900 46300 47800 4
N 44700 48300 45700 48300 4
N 44900 48300 44900 47600 4
N 44900 47600 44100 47600 4
N 48200 47600 46300 47600 4
N 48800 44900 48800 47100 4
N 52300 44900 52300 46400 4
N 54700 44900 54700 46400 4
N 51700 44400 51700 46900 4
N 54100 44400 54100 46900 4
N 52300 43900 54700 43900 4
C 53300 43600 1 0 0 ground.sym
C 46800 43600 1 0 0 ground.sym
N 44100 48800 46300 48800 4
N 52300 47400 54700 47400 4
N 52400 46900 53100 46900 4
N 53100 46900 53100 47400 4
N 54800 46900 54800 47400 4
N 54800 47400 54000 47400 4
N 45000 48800 45000 50400 4
N 46400 48300 46400 48800 4
N 45800 48800 49600 48800 4
N 48800 47600 49600 47600 4
N 48800 48100 48800 48800 4
N 49600 47600 49600 48800 4
C 49900 45800 1 270 0 capacitor-1.sym
{
T 50600 45600 5 10 0 0 270 0 1
device=CAPACITOR
T 50400 45400 5 10 1 1 270 0 1
refdes=1f
T 50800 45600 5 10 0 0 270 0 1
symversion=0.1
}
C 55600 45600 1 270 0 capacitor-1.sym
{
T 56300 45400 5 10 0 0 270 0 1
device=CAPACITOR
T 56100 45400 5 10 1 1 270 0 1
refdes=1f
T 56500 45400 5 10 0 0 270 0 1
symversion=0.1
}
C 49900 44600 1 0 0 ground.sym
C 55600 44400 1 0 0 ground.sym
N 50100 45800 50100 45900 4
N 50100 45900 48800 45900 4
N 48800 45900 51700 45900 4
N 52300 45800 54100 45800 4
N 54700 45600 56600 45600 4
C 42300 45000 1 270 0 resistor-1.sym
{
T 42700 44700 5 10 0 0 270 0 1
device=RESISTOR
T 42600 44800 5 10 1 1 270 0 1
refdes=2MEG
}
N 44000 48300 44000 49300 4
N 44000 49300 45000 49300 4
N 42400 44100 42400 43600 4
N 42400 45000 42400 49700 4
N 42400 49700 45000 49700 4
N 45000 50400 45800 50400 4
C 45600 50400 1 270 0 voltage-3.sym
{
T 46300 50200 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 46100 50100 5 10 1 1 270 0 1
refdes=Vdd 3.3v
}
C 43300 46400 1 270 0 voltage-3.sym
{
T 44000 46200 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 43800 45800 5 10 1 1 270 0 1
refdes=V-
}
C 46900 46400 1 270 0 voltage-3.sym
{
T 47600 46200 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 47400 46100 5 10 1 1 270 0 1
refdes=V+
}
C 53400 48300 1 0 0 voltage-3.sym
{
T 53600 49000 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
T 53700 48800 5 10 1 1 0 0 1
refdes=V1
}
C 43300 45200 1 0 0 ground.sym
C 46900 45200 1 0 0 ground.sym
C 45600 49200 1 0 0 ground.sym
C 54100 48200 1 0 0 ground.sym
N 53400 48500 53400 47400 4
N 47100 46400 46400 46400 4
T 56500 45400 9 10 1 0 0 0 1
Vout
N 44300 46400 44200 46400 4
