// Seed: 4201386220
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input wor id_2,
    output uwire id_3,
    input supply1 id_4,
    input wand id_5,
    output wire id_6,
    output tri0 id_7,
    output wand id_8
    , id_22,
    input uwire id_9,
    output supply0 id_10,
    output supply0 id_11,
    output supply0 id_12,
    input wor id_13,
    output tri0 id_14,
    input wire id_15,
    input wand id_16,
    output supply0 id_17,
    input supply1 id_18,
    input wand id_19,
    input wire id_20
);
  logic id_23;
  ;
  logic [1 'd0 : 1 'b0] id_24 = id_19;
endmodule
module module_1 #(
    parameter id_8 = 32'd63
) (
    output tri id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    output tri id_4,
    input supply1 id_5,
    input wire id_6,
    output wire id_7,
    input supply0 _id_8,
    output supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    input wand id_12,
    input supply0 id_13,
    output uwire id_14
    , id_18,
    input uwire id_15,
    input wor id_16
);
  id_19 :
  assert property (@(posedge -1) id_2)
  else id_18 = id_6#(.id_12(1 - 1 ? -1 : 1));
  module_0 modCall_1 (
      id_3,
      id_11,
      id_5,
      id_3,
      id_13,
      id_13,
      id_3,
      id_4,
      id_11,
      id_10,
      id_4,
      id_3,
      id_14,
      id_12,
      id_3,
      id_1,
      id_2,
      id_7,
      id_5,
      id_12,
      id_5
  );
  wire [-1 : id_8] id_20;
endmodule
