#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  9 02:55:04 2025
# Process ID         : 42312
# Current directory  : C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.runs/synth_1
# Command line       : vivado.exe -log datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl
# Log file           : C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.runs/synth_1/datapath.vds
# Journal file       : C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.runs/synth_1\vivado.jou
# Running On         : Rachaels_envy
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1195G7 @ 2.90GHz
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8323 MB
# Swap memory        : 17179 MB
# Total Virtual      : 25503 MB
# Available Virtual  : 8638 MB
#-----------------------------------------------------------
source datapath.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/utils_1/imports/synth_1/datapath.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/utils_1/imports/synth_1/datapath.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top datapath -part xczu1cg-sfvc784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34488
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 845.066 ; gain = 471.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/control_unit.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/control_unit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/control_unit.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'fwda' does not match port width (32) of module 'control_unit' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/datapath.v:99]
WARNING: [Synth 8-689] width (2) of port connection 'fwdb' does not match port width (32) of module 'control_unit' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/datapath.v:99]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwda_multiplexer' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/fwda_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwda_multiplexer' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/fwda_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'fwdb_multiplexer' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/fwdb_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fwdb_multiplexer' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/fwdb_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_multiplexer' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/alu_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_multiplexer' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/alu_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exe_mem_pipeline_register' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/exe_mem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exe_mem_pipeline_register' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/exe_mem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_pipeline_register' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/mem_wb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_pipeline_register' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/mem_wb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_multiplexer' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/writeback_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_multiplexer' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/writeback_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-7129] Port mr[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mm2reg in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port mwreg in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port em2reg in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ewreg in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 952.543 ; gain = 579.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 952.543 ; gain = 579.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu1cg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu1cg-sfvc784-2-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 952.543 ; gain = 579.172
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/control_unit.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/control_unit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/control_unit.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/control_unit.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'aluimm_reg' [C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.srcs/sources_1/new/control_unit.v:51]
INFO: [Synth 8-6904] The RAM "register_file:/register_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 952.543 ; gain = 579.172
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 216 (col length:72)
BRAMs: 216 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "datapath/register_file_inst/register_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "datapath/data_memory_inst/memory_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "datapath/register_file_inst/register_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "datapath/data_memory_inst/memory_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/wreg_reg) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/m2reg_reg) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/aluimm_reg) is unused and will be removed from module datapath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1246.578 ; gain = 873.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------------+-----------+----------------------+----------------+
|datapath    | register_file_inst/register_reg | Implied   | 32 x 32              | RAM32M16 x 6   | 
|datapath    | data_memory_inst/memory_reg     | Implied   | 64 x 32              | RAM64X1S x 32  | 
+------------+---------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1254.379 ; gain = 881.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------------+-----------+----------------------+----------------+
|datapath    | register_file_inst/register_reg | Implied   | 32 x 32              | RAM32M16 x 6   | 
|datapath    | data_memory_inst/memory_reg     | Implied   | 64 x 32              | RAM64X1S x 32  | 
+------------+---------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1263.609 ; gain = 890.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.797 ; gain = 1075.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.797 ; gain = 1075.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.797 ; gain = 1075.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.797 ; gain = 1075.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.797 ; gain = 1075.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.797 ; gain = 1075.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |    12|
|3     |LUT1     |     5|
|4     |LUT2     |   135|
|5     |LUT3     |   120|
|6     |LUT4     |    12|
|7     |LUT5     |    66|
|8     |LUT6     |   103|
|9     |RAM32M   |     2|
|10    |RAM32M16 |     4|
|11    |RAM64X1S |    12|
|12    |FDRE     |   290|
|13    |LD       |     4|
|14    |IBUF     |     1|
|15    |OBUF     |   448|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |  1215|
|2     |  data_memory_inst               |data_memory               |    12|
|3     |  alu_inst                       |alu                       |     8|
|4     |  control_unit_inst              |control_unit              |     4|
|5     |  exe_mem_pipeline_register_inst |exe_mem_pipeline_register |   102|
|6     |  idexe_pipeline_register_inst   |idexe_pipeline_register   |   301|
|7     |  ifid_pipeline_register_inst    |ifid_pipeline_register    |    80|
|8     |  mem_wb_pipeline_register_inst  |mem_wb_pipeline_register  |   113|
|9     |  program_counter_inst           |program_counter           |    42|
|10    |  register_file_inst             |register_file             |   102|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.797 ; gain = 1075.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.797 ; gain = 1075.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.797 ; gain = 1075.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1463.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 18 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1522.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  LD => LDCE: 4 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (inverted pins: WCLK) (RAMD32(x14), RAMS32(x2)): 4 instances
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 12 instances

Synth Design complete | Checksum: 3f8da748
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.352 ; gain = 1155.211
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1522.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/booth/Projects/cmpen331/project_rachael_wilson/final_project_rachael_wilson/final_project_rachael_wilson.runs/synth_1/datapath.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  9 02:56:12 2025...
