// Seed: 2286649673
module module_0 ();
  always @(negedge 1);
  assign module_1.id_0 = 0;
  assign module_2.id_1 = 0;
  tri  id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    input wand id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    output tri0  id_3,
    input  uwire id_4,
    output wire  id_5,
    output wire  id_6,
    input  tri0  id_7,
    output uwire id_8,
    input  tri0  id_9,
    output tri   id_10,
    output wire  id_11
);
  assign id_6 = 1;
  wire id_13;
  id_14(
      .id_0(1),
      .id_1(id_11),
      .id_2(id_6),
      .id_3(id_0),
      .id_4(id_8),
      .id_5(1),
      .id_6(),
      .id_7(~1),
      .id_8(1),
      .id_9(id_1),
      .id_10(id_9),
      .id_11()
  );
  wire id_15;
  wire id_16;
  module_0 modCall_1 ();
endmodule
