{
  "design": {
    "design_info": {
      "boundary_crc": "0xA0FDFE7460411431",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../camera.gen/sources_1/bd/kv260_ispMipiRx_rpiMipiRx_DP",
      "name": "kv260_ispMipiRx_rpiMipiRx_DP",
      "pfm_name": "xilinx:kv260_ispMipiRx_rpiMipiRx_DP:kv260_ispMipiRx_rpiMipiRx_DP:1.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "PS_0": "",
      "axi_iic_0": "",
      "axi_interconnect_ctrl_100": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_interconnect_ctrl_300": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "capture_pipeline_isp": {
        "axis_data_fifo_cap": "",
        "axis_subset_converter_0": "",
        "v_frmbuf_wr_0": "",
        "v_proc_ss_scalar": "",
        "mipi_csi2_rx_subsyst_0": "",
        "reset_scalar_bit_2": "",
        "reset_framewr_bit_0": ""
      },
      "clk_wiz_0": "",
      "proc_sys_reset_100MHz": "",
      "proc_sys_reset_200MHz": "",
      "xlconcat_irq1": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlslice_0": "",
      "xlslice_ttc_0": ""
    },
    "interface_ports": {
      "iic": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "iic_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "iic_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "iic_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "iic_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "iic_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "iic_sda_t",
            "direction": "O"
          }
        }
      },
      "mipi_phy_if_isp": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:mipi_phy:1.0",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0",
        "port_maps": {
          "CLK_N": {
            "physical_name": "mipi_phy_if_isp_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "mipi_phy_if_isp_clk_p",
            "direction": "I"
          },
          "DATA_N": {
            "physical_name": "mipi_phy_if_isp_data_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "DATA_P": {
            "physical_name": "mipi_phy_if_isp_data_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "ap1302_rst_b": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ap1302_standby": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "fan_en_b": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "imx_standby": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "PS_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_PS_0_0",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_PS_0_0/kv260_ispMipiRx_rpiMipiRx_DP_PS_0_0.xci",
        "inst_hier_path": "PS_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_0_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_10_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_11_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_12_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_12_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_14_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_15_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_16_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_17_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_18_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_18_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_19_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_1_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_21_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_25_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_2_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_32_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_33_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_34_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_35_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_36_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_37_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_39_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_3_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_40_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_41_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_42_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_43_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_44_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_46_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_47_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_48_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_49_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_4_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_50_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_51_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_54_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_56_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_57_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_58_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_59_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_5_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_60_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_61_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_62_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_63_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_64_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_65_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_66_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_67_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_68_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_69_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_6_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_7_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_7_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_8_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_8_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_9_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD",
              "0#I2C 1#I2C 1#PMU GPI 0#DPAUX#DPAUX#DPAUX#DPAUX#PMU GPI 5#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#UART 1#UART 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB",
              "0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out#sdio0_bus_pow#scl_out#sda_out#gpi[0]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpi[5]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#txd#rxd#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#sdio1_bus_pow#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.333008"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1333.333"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "1"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "1333.333"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APLL_FRAC_CFG__ENABLED": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "444.444336"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.242182"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.666401"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "533.333"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "4"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ": {
            "value": "400"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "16"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "Components"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1066.50"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400R"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "16"
          },
          "PSU__DDRC__T_RP": {
            "value": "16"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "95"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "95"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPI0__IO": {
            "value": "MIO 26"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPI5__IO": {
            "value": "MIO 31"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "high"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "0"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "64"
          },
          "PSU__SD0_COHERENCY": {
            "value": "0"
          },
          "PSU__SD0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x12"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x6"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x6"
          },
          "PSU__SD0__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD0__GRP_POW__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__GRP_POW__IO": {
            "value": "MIO 23"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__PERIPHERAL__IO": {
            "value": "MIO 13 .. 22"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__SLOT_TYPE": {
            "value": "eMMC"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD1__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_POW__IO": {
            "value": "MIO 43"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SPI1__GRP_SS0__IO": {
            "value": "MIO 9"
          },
          "PSU__SPI1__GRP_SS1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__GRP_SS2__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__PERIPHERAL__IO": {
            "value": "MIO 6 .. 11"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__IO": {
            "value": "EMIO"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 36 .. 37"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "SUBPRESET1": {
            "value": "Custom"
          }
        },
        "interface_ports": {
          "M_AXI_HPM1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M_AXI_HPM0_FPD { memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\" } S_AXI_HP1_FPD { memport \"S_AXI_HP\" sptag \"HP1\" memory \"PS_0 HP1_DDR_LOW\" is_range \"false\" } S_AXI_HP3_FPD { memport \"S_AXI_HP\" sptag \"HP3\" memory \"PS_0 HP3_DDR_LOW\" is_range \"false\" } S_AXI_HPC1_FPD { memport \"S_AXI_HPC\" sptag \"HPC1\" memory \"PS_0 HPC1_DDR_LOW\" is_range \"false\" } ",
          "IRQ": "pl_ps_irq0 {id 0 range 7}"
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_axi_iic_0_0",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_axi_iic_0_0/kv260_ispMipiRx_rpiMipiRx_DP_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "som240_1_connector_hda_iic_switch"
          },
          "IIC_FREQ_KHZ": {
            "value": "400"
          }
        }
      },
      "axi_interconnect_ctrl_100": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_axi_interconnect_ctrl_100_0/kv260_ispMipiRx_rpiMipiRx_DP_axi_interconnect_ctrl_100_0.xci",
        "inst_hier_path": "axi_interconnect_ctrl_100",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_axi_interconnect_ctrl_100_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_xbar_0",
            "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_xbar_0/kv260_ispMipiRx_rpiMipiRx_DP_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_ctrl_100/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_auto_pc_0",
                "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_auto_pc_0/kv260_ispMipiRx_rpiMipiRx_DP_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_ctrl_100/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_ctrl_100_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_ctrl_100": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_ctrl_100": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_ctrl_100": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_ctrl_100_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_ctrl_100_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_ctrl_300": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_axi_interconnect_ctrl_300_0/kv260_ispMipiRx_rpiMipiRx_DP_axi_interconnect_ctrl_300_0.xci",
        "inst_hier_path": "axi_interconnect_ctrl_300",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_axi_interconnect_ctrl_300_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_xbar_1",
            "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_xbar_1/kv260_ispMipiRx_rpiMipiRx_DP_xbar_1.xci",
            "inst_hier_path": "axi_interconnect_ctrl_300/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_auto_pc_1",
                "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_auto_pc_1/kv260_ispMipiRx_rpiMipiRx_DP_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_ctrl_300/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_ctrl_300_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_ctrl_300": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_ctrl_300": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_ctrl_300_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_ctrl_300_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "capture_pipeline_isp": {
        "interface_ports": {
          "csirxss_s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_mm_video": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "mipi_phy_if": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mipi_phy:1.0",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
          },
          "s_axi_ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_ctrl_frmbuf": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "clkoutphy_out": {
            "type": "clk",
            "direction": "O"
          },
          "csirxss_csi_irq": {
            "type": "intr",
            "direction": "O"
          },
          "dphy_clk_200M": {
            "type": "clk",
            "direction": "I"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "lite_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "lite_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "pll_lock_out": {
            "direction": "O"
          },
          "Din": {
            "direction": "I",
            "left": "94",
            "right": "0"
          }
        },
        "components": {
          "axis_data_fifo_cap": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_axis_data_fifo_cap_0",
            "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_axis_data_fifo_cap_0/kv260_ispMipiRx_rpiMipiRx_DP_axis_data_fifo_cap_0.xci",
            "inst_hier_path": "capture_pipeline_isp/axis_data_fifo_cap",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "1024"
              },
              "FIFO_MEMORY_TYPE": {
                "value": "ultra"
              }
            }
          },
          "axis_subset_converter_0": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_axis_subset_converter_0_0",
            "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_axis_subset_converter_0_0/kv260_ispMipiRx_rpiMipiRx_DP_axis_subset_converter_0_0.xci",
            "inst_hier_path": "capture_pipeline_isp/axis_subset_converter_0",
            "parameters": {
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TDEST_WIDTH": {
                "value": "1"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "2"
              },
              "S_TDEST_WIDTH": {
                "value": "10"
              },
              "TDATA_REMAP": {
                "value": "8'b00000000,tdata[15:0]"
              },
              "TDEST_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "v_frmbuf_wr_0": {
            "vlnv": "xilinx.com:ip:v_frmbuf_wr:2.4",
            "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_v_frmbuf_wr_0_0",
            "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_v_frmbuf_wr_0_0/kv260_ispMipiRx_rpiMipiRx_DP_v_frmbuf_wr_0_0.xci",
            "inst_hier_path": "capture_pipeline_isp/v_frmbuf_wr_0",
            "parameters": {
              "AXIMM_DATA_WIDTH": {
                "value": "64"
              },
              "C_M_AXI_MM_VIDEO_DATA_WIDTH": {
                "value": "64"
              },
              "HAS_BGR8": {
                "value": "1"
              },
              "HAS_BGRX8": {
                "value": "0"
              },
              "HAS_RGB8": {
                "value": "1"
              },
              "HAS_RGBX8": {
                "value": "0"
              },
              "HAS_UYVY8": {
                "value": "0"
              },
              "HAS_YUV8": {
                "value": "0"
              },
              "HAS_YUYV8": {
                "value": "0"
              },
              "HAS_Y_UV8": {
                "value": "0"
              },
              "HAS_Y_UV8_420": {
                "value": "1"
              },
              "MAX_COLS": {
                "value": "1920"
              },
              "MAX_NR_PLANES": {
                "value": "2"
              },
              "MAX_ROWS": {
                "value": "1080"
              },
              "SAMPLES_PER_CLOCK": {
                "value": "1"
              }
            },
            "interface_ports": {
              "m_axi_mm_video": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_m_axi_mm_video",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_m_axi_mm_video": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "v_proc_ss_scalar": {
            "vlnv": "xilinx.com:ip:v_proc_ss:2.3",
            "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_v_proc_ss_0_0",
            "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_v_proc_ss_0_0/kv260_ispMipiRx_rpiMipiRx_DP_v_proc_ss_0_0.xci",
            "inst_hier_path": "capture_pipeline_isp/v_proc_ss_scalar",
            "parameters": {
              "C_COLORSPACE_SUPPORT": {
                "value": "0"
              },
              "C_ENABLE_CSC": {
                "value": "true"
              },
              "C_MAX_COLS": {
                "value": "1920"
              },
              "C_MAX_DATA_WIDTH": {
                "value": "8"
              },
              "C_MAX_ROWS": {
                "value": "1080"
              },
              "C_SAMPLES_PER_CLK": {
                "value": "1"
              },
              "C_TOPOLOGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "s_axi_ctrl": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "18"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  }
                },
                "memory_map_ref": "s_axi_ctrl"
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi_ctrl": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x00000",
                      "range": "256K",
                      "width": "18",
                      "usage": "register",
                      "bank_blocks": {
                        "SEG_hsc_Reg;/hsc/s_axi_CTRL/Reg;xilinx.com:ip:v_hscaler:1.1;/hsc;s_axi_CTRL;C_S_AXI_CTRL_BASEADDR;C_S_AXI_CTRL_HIGHADDR": {
                          "base_address": "0x00000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        },
                        "SEG_reset_sel_axis_Reg;/reset_sel_axis/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/reset_sel_axis;S_AXI;NONE;NONE": {
                          "base_address": "0x10000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        },
                        "SEG_vsc_Reg;/vsc/s_axi_CTRL/Reg;xilinx.com:ip:v_vscaler:1.1;/vsc;s_axi_CTRL;C_S_AXI_CTRL_BASEADDR;C_S_AXI_CTRL_HIGHADDR": {
                          "base_address": "0x20000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "mipi_csi2_rx_subsyst_0": {
            "vlnv": "xilinx.com:ip:mipi_csi2_rx_subsystem:5.3",
            "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_mipi_csi2_rx_subsyst_0_0",
            "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_mipi_csi2_rx_subsyst_0_0/kv260_ispMipiRx_rpiMipiRx_DP_mipi_csi2_rx_subsyst_0_0.xci",
            "inst_hier_path": "capture_pipeline_isp/mipi_csi2_rx_subsyst_0",
            "parameters": {
              "CMN_NUM_LANES": {
                "value": "4"
              },
              "CMN_PXL_FORMAT": {
                "value": "YUV422_8bit"
              },
              "CMN_VC": {
                "value": "0"
              },
              "CSI_BUF_DEPTH": {
                "value": "4096"
              },
              "C_CSI_FILTER_USERDATATYPE": {
                "value": "true"
              },
              "C_DPHY_LANES": {
                "value": "4"
              },
              "C_HS_LINE_RATE": {
                "value": "896"
              },
              "C_HS_SETTLE_NS": {
                "value": "146"
              },
              "DPHYRX_BOARD_INTERFACE": {
                "value": "som240_1_connector_mipi_csi_isp"
              },
              "DPY_LINE_RATE": {
                "value": "896"
              },
              "SupportLevel": {
                "value": "1"
              }
            },
            "interface_ports": {
              "mipi_phy_if": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:mipi_phy:1.0",
                "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
              },
              "csirxss_s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "12"
                  },
                  "DATA_WIDTH": {
                    "value": "32"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "memory_map_ref": "csirxss_s_axi"
              },
              "video_out": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "csirxss_s_axi": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0x000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register",
                      "bank_blocks": {
                        "rx;/rx/s_axi/reg0;xilinx.com:ip:mipi_csi2_rx_ctrl:1.0;/rx;s_axi;NONE;NONE": {
                          "base_address": "0x000",
                          "range": "4K",
                          "width": "12",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "reset_scalar_bit_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_xlslice_1_0",
            "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_xlslice_1_0/kv260_ispMipiRx_rpiMipiRx_DP_xlslice_1_0.xci",
            "inst_hier_path": "capture_pipeline_isp/reset_scalar_bit_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "95"
              }
            }
          },
          "reset_framewr_bit_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_xlslice_0_3",
            "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_xlslice_0_3/kv260_ispMipiRx_rpiMipiRx_DP_xlslice_0_3.xci",
            "inst_hier_path": "capture_pipeline_isp/reset_framewr_bit_0",
            "parameters": {
              "DIN_WIDTH": {
                "value": "95"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axi_ctrl",
              "v_proc_ss_scalar/s_axi_ctrl"
            ]
          },
          "axi_interconnect_0_M11_AXI": {
            "interface_ports": [
              "s_axi_ctrl_frmbuf",
              "v_frmbuf_wr_0/s_axi_CTRL"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "axis_data_fifo_cap/M_AXIS",
              "axis_subset_converter_0/S_AXIS"
            ]
          },
          "axis_subset_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_subset_converter_0/M_AXIS",
              "v_proc_ss_scalar/s_axis"
            ]
          },
          "csirxss_s_axi_1": {
            "interface_ports": [
              "csirxss_s_axi",
              "mipi_csi2_rx_subsyst_0/csirxss_s_axi"
            ]
          },
          "mipi_csi2_rx_subsyst_0_video_out": {
            "interface_ports": [
              "axis_data_fifo_cap/S_AXIS",
              "mipi_csi2_rx_subsyst_0/video_out"
            ]
          },
          "mipi_phy_if_1": {
            "interface_ports": [
              "mipi_phy_if",
              "mipi_csi2_rx_subsyst_0/mipi_phy_if"
            ]
          },
          "v_frmbuf_wr_1_m_axi_mm_video": {
            "interface_ports": [
              "m_axi_mm_video",
              "v_frmbuf_wr_0/m_axi_mm_video"
            ]
          },
          "v_proc_ss_scalar_m_axis": {
            "interface_ports": [
              "v_proc_ss_scalar/m_axis",
              "v_frmbuf_wr_0/s_axis_video"
            ]
          }
        },
        "nets": {
          "Din_1": {
            "ports": [
              "Din",
              "reset_scalar_bit_2/Din",
              "reset_framewr_bit_0/Din"
            ]
          },
          "clk_wiz_0_clk_100M": {
            "ports": [
              "lite_aclk",
              "mipi_csi2_rx_subsyst_0/lite_aclk"
            ]
          },
          "clk_wiz_0_clk_200M": {
            "ports": [
              "dphy_clk_200M",
              "mipi_csi2_rx_subsyst_0/dphy_clk_200M"
            ]
          },
          "clk_wiz_0_clk_300M": {
            "ports": [
              "aclk",
              "axis_data_fifo_cap/s_axis_aclk",
              "axis_subset_converter_0/aclk",
              "v_frmbuf_wr_0/ap_clk",
              "v_proc_ss_scalar/aclk_axis",
              "v_proc_ss_scalar/aclk_ctrl",
              "mipi_csi2_rx_subsyst_0/video_aclk"
            ]
          },
          "mipi_csi2_rx_subsyst_0_clkoutphy_out": {
            "ports": [
              "mipi_csi2_rx_subsyst_0/clkoutphy_out",
              "clkoutphy_out"
            ]
          },
          "mipi_csi2_rx_subsyst_0_csirxss_csi_irq": {
            "ports": [
              "mipi_csi2_rx_subsyst_0/csirxss_csi_irq",
              "csirxss_csi_irq"
            ]
          },
          "mipi_csi2_rx_subsyst_0_pll_lock_out": {
            "ports": [
              "mipi_csi2_rx_subsyst_0/pll_lock_out",
              "pll_lock_out"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axis_data_fifo_cap/s_axis_aresetn",
              "axis_subset_converter_0/aresetn",
              "mipi_csi2_rx_subsyst_0/video_aresetn"
            ]
          },
          "proc_sys_reset_2_peripheral_aresetn": {
            "ports": [
              "lite_aresetn",
              "mipi_csi2_rx_subsyst_0/lite_aresetn"
            ]
          },
          "reset_framewr_bit_0_Dout": {
            "ports": [
              "reset_framewr_bit_0/Dout",
              "v_frmbuf_wr_0/ap_rst_n"
            ]
          },
          "reset_scalar_bit_2_Dout": {
            "ports": [
              "reset_scalar_bit_2/Dout",
              "v_proc_ss_scalar/aresetn_ctrl"
            ]
          },
          "v_frmbuf_wr_1_interrupt": {
            "ports": [
              "v_frmbuf_wr_0/interrupt",
              "interrupt"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_clk_wiz_0_0",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_clk_wiz_0_0/kv260_ispMipiRx_rpiMipiRx_DP_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "102.087"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.181"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_JITTER": {
            "value": "115.833"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "87.181"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "102.087"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "87.181"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "83.769"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "87.181"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "600.000"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "CLKOUT5_JITTER": {
            "value": "94.863"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "87.181"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "300.000"
          },
          "CLKOUT5_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_200M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_100M"
          },
          "CLK_OUT3_PORT": {
            "value": "clkv_200M"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_600M"
          },
          "CLK_OUT5_PORT": {
            "value": "clk_300M"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "12"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "6"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clk_100M {id \"2\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_100MHz\" status \"fixed\" freq_hz \"99999000\"} clk_600M {id \"1\" is_default \"false\" proc_sys_reset \"\" status \"fixed\" freq_hz \"599994000\"} clk_300M {id \"0\" is_default \"true\" proc_sys_reset \"\" status \"fixed\" freq_hz \"299997000\"}"
        }
      },
      "proc_sys_reset_100MHz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_proc_sys_reset_100MHz_0",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_proc_sys_reset_100MHz_0/kv260_ispMipiRx_rpiMipiRx_DP_proc_sys_reset_100MHz_0.xci",
        "inst_hier_path": "proc_sys_reset_100MHz"
      },
      "proc_sys_reset_200MHz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_proc_sys_reset_200MHz_0",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_proc_sys_reset_200MHz_0/kv260_ispMipiRx_rpiMipiRx_DP_proc_sys_reset_200MHz_0.xci",
        "inst_hier_path": "proc_sys_reset_200MHz"
      },
      "xlconcat_irq1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_xlconcat_irq1_0",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_xlconcat_irq1_0/kv260_ispMipiRx_rpiMipiRx_DP_xlconcat_irq1_0.xci",
        "inst_hier_path": "xlconcat_irq1",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_xlconstant_0_0",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_xlconstant_0_0/kv260_ispMipiRx_rpiMipiRx_DP_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_xlconstant_1_0",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_xlconstant_1_0/kv260_ispMipiRx_rpiMipiRx_DP_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_xlslice_0_1",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_xlslice_0_1/kv260_ispMipiRx_rpiMipiRx_DP_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "95"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_ttc_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "kv260_ispMipiRx_rpiMipiRx_DP_xlslice_ttc_0_0",
        "xci_path": "ip/kv260_ispMipiRx_rpiMipiRx_DP_xlslice_ttc_0_0/kv260_ispMipiRx_rpiMipiRx_DP_xlslice_ttc_0_0.xci",
        "inst_hier_path": "xlslice_ttc_0",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "PS_0_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "PS_0/M_AXI_HPM1_FPD",
          "axi_interconnect_ctrl_300/S00_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "PS_0/M_AXI_HPM0_LPD",
          "axi_interconnect_ctrl_100/S00_AXI"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic",
          "axi_iic_0/IIC"
        ]
      },
      "axi_interconnect_ctrl_100_M01_AXI": {
        "interface_ports": [
          "axi_iic_0/S_AXI",
          "axi_interconnect_ctrl_100/M01_AXI"
        ]
      },
      "axi_interconnect_ctrl_300_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_ctrl_300/M00_AXI",
          "capture_pipeline_isp/s_axi_ctrl_frmbuf"
        ]
      },
      "axi_interconnect_ctrl_300_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_ctrl_300/M01_AXI",
          "capture_pipeline_isp/s_axi_ctrl"
        ]
      },
      "capture_pipeline_isp_m_axi_mm_video": {
        "interface_ports": [
          "PS_0/S_AXI_HP0_FPD",
          "capture_pipeline_isp/m_axi_mm_video"
        ]
      },
      "csirxss_s_axi_1": {
        "interface_ports": [
          "axi_interconnect_ctrl_100/M00_AXI",
          "capture_pipeline_isp/csirxss_s_axi"
        ]
      },
      "mipi_phy_if_isp_1": {
        "interface_ports": [
          "mipi_phy_if_isp",
          "capture_pipeline_isp/mipi_phy_if"
        ]
      }
    },
    "nets": {
      "PS_0_emio_gpio_o": {
        "ports": [
          "PS_0/emio_gpio_o",
          "xlslice_0/Din",
          "capture_pipeline_isp/Din"
        ]
      },
      "PS_0_pl_clk0": {
        "ports": [
          "PS_0/pl_clk0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "PS_0_pl_resetn0": {
        "ports": [
          "PS_0/pl_resetn0",
          "clk_wiz_0/resetn",
          "proc_sys_reset_100MHz/ext_reset_in",
          "proc_sys_reset_200MHz/ext_reset_in"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "xlconcat_irq1/In3"
        ]
      },
      "capture_pipeline_isp_csirxss_csi_irq": {
        "ports": [
          "capture_pipeline_isp/csirxss_csi_irq",
          "xlconcat_irq1/In0"
        ]
      },
      "capture_pipeline_isp_interrupt": {
        "ports": [
          "capture_pipeline_isp/interrupt",
          "xlconcat_irq1/In1"
        ]
      },
      "clk_wiz_0_clk_100M": {
        "ports": [
          "clk_wiz_0/clk_100M",
          "PS_0/maxihpm0_lpd_aclk",
          "axi_iic_0/s_axi_aclk",
          "axi_interconnect_ctrl_100/ACLK",
          "axi_interconnect_ctrl_100/M00_ACLK",
          "axi_interconnect_ctrl_100/M01_ACLK",
          "axi_interconnect_ctrl_100/M02_ACLK",
          "axi_interconnect_ctrl_100/S00_ACLK",
          "capture_pipeline_isp/lite_aclk",
          "proc_sys_reset_100MHz/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk_200M": {
        "ports": [
          "clk_wiz_0/clk_200M",
          "capture_pipeline_isp/dphy_clk_200M"
        ]
      },
      "clk_wiz_0_clk_300M": {
        "ports": [
          "clk_wiz_0/clkv_200M",
          "PS_0/maxihpm1_fpd_aclk",
          "PS_0/saxihp0_fpd_aclk",
          "axi_interconnect_ctrl_300/ACLK",
          "axi_interconnect_ctrl_300/M00_ACLK",
          "axi_interconnect_ctrl_300/M01_ACLK",
          "axi_interconnect_ctrl_300/S00_ACLK",
          "capture_pipeline_isp/aclk",
          "proc_sys_reset_200MHz/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_100MHz/dcm_locked",
          "proc_sys_reset_200MHz/dcm_locked"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_200MHz/interconnect_aresetn",
          "axi_interconnect_ctrl_300/ARESETN"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_200MHz/peripheral_aresetn",
          "axi_interconnect_ctrl_300/M00_ARESETN",
          "axi_interconnect_ctrl_300/M01_ARESETN",
          "axi_interconnect_ctrl_300/S00_ARESETN",
          "capture_pipeline_isp/aresetn"
        ]
      },
      "proc_sys_reset_2_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_100MHz/peripheral_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_interconnect_ctrl_100/ARESETN",
          "axi_interconnect_ctrl_100/M00_ARESETN",
          "axi_interconnect_ctrl_100/M01_ARESETN",
          "axi_interconnect_ctrl_100/M02_ARESETN",
          "axi_interconnect_ctrl_100/S00_ARESETN",
          "capture_pipeline_isp/lite_aresetn"
        ]
      },
      "xlconcat_0_0_dout": {
        "ports": [
          "xlconcat_irq1/dout",
          "PS_0/pl_ps_irq1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "imx_standby"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "ap1302_standby"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "ap1302_rst_b"
        ]
      },
      "xlslice_ttc_0_Dout": {
        "ports": [
          "xlslice_ttc_0/Dout",
          "fan_en_b"
        ]
      },
      "zynq_ultra_ps_e_0_emio_ttc0_wave_o": {
        "ports": [
          "PS_0/emio_ttc0_wave_o",
          "xlslice_ttc_0/Din"
        ]
      }
    },
    "addressing": {
      "/PS_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x0080010000",
                "range": "64K"
              },
              "SEG_mipi_csi2_rx_subsyst_0_Reg": {
                "address_block": "/capture_pipeline_isp/mipi_csi2_rx_subsyst_0/csirxss_s_axi/Reg",
                "offset": "0x0080000000",
                "range": "4K"
              },
              "SEG_v_frmbuf_wr_0_Reg": {
                "address_block": "/capture_pipeline_isp/v_frmbuf_wr_0/s_axi_CTRL/Reg",
                "offset": "0x00B0000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_HIGHADDR"
              },
              "SEG_v_proc_ss_scalar_Reg": {
                "address_block": "/capture_pipeline_isp/v_proc_ss_scalar/s_axi_ctrl/Reg",
                "offset": "0x00B0040000",
                "range": "256K"
              }
            }
          }
        }
      },
      "/capture_pipeline_isp/v_frmbuf_wr_0": {
        "address_spaces": {
          "Data_m_axi_mm_video": {
            "segments": {
              "SEG_PS_0_HP0_DDR_HIGH": {
                "address_block": "/PS_0/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_PS_0_HP0_DDR_LOW": {
                "address_block": "/PS_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_PS_0_HP0_LPS_OCM": {
                "address_block": "/PS_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_PS_0_HP0_QSPI": {
                "address_block": "/PS_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}