<?xml version="1.0" encoding="UTF-8"?>
<!--
===============================================================================

  Copyright (c) 2020 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

===============================================================================
-->

<tns:fuseblower xmlns:tns="http://www.qualcomm.com/fuseblower"
                xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
                xsi:schemaLocation="http://www.qualcomm.com/fuseblower ../xsd/fuseblower.xsd">
    <metadata>
        <chipset>olympic</chipset>
        <version>1.0</version>
    </metadata>

    <module id="SECURITY_CONTROL_CORE">
        <base_address>0x00780000</base_address>
        <description></description>

        <fuse_region id="QFPROM_RAW_RD_PERM">
            <description></description>
            <fuse ignore="false" n="0">
                <address>0x007801B0</address>
                <operation>BLOW</operation>
                <field id="MRC_READ_DISABLE">
                    <description>This bit determines the read permission setting for this region</description>
                    <value>0x0</value>
                    <bits>5</bits>
                </field>
                <field id="READ_PERMISSION_READ_DISABLE">
                    <description>This bit determines the read permission setting for this region</description>
                    <value>0x0</value>
                    <bits>7</bits>
                </field>
                <field id="WRITE_PERMISSION_READ_DISABLE">
                    <description>This bit determines the read permission setting for this region</description>
                    <value>0x0</value>
                    <bits>8</bits>
                </field>
                <field id="SECONDARY_KEY_DERIVATION_KEY_READ_DISABLE">
                    <description>This bit determines the read permission setting for this region</description>
                    <value>0x1</value>
                    <bits>24</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_WR_PERM">
            <description></description>
            <fuse ignore="false" n="0">
                <address>0x007801B8</address>
                <operation>BLOW</operation>
                <field id="MRC_2_0_WRITE_DISABLE">
                    <description>This bit determines the write permission setting for this region</description>
                    <value>0x0</value>
                    <bits>5</bits>
                </field>
                <field id="RERD_PERMISSION_WRITE_DISABLE">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit after the region has been
                        completely provisioned
                    </description>
                    <value>0x1</value>
                    <bits>7</bits>
                </field>
                <field id="WRITE_PERMISSION_WRITE_DISABLE">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit only if no further changes to
                        Write Permissions are needed. Support of in-field RoT transfer may require this bit to be 0
                    </description>
                    <value>0x0</value>
                    <bits>8</bits>
                </field>
                <field id="FEC_ENABLES_WRITE_DISABLE">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit after the region has been
                        completely provisioned
                    </description>
                    <value>0x1</value>
                    <bits>9</bits>
                </field>
                <field id="OEM_CONFIG_WRITE_DISABLE">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit after the region has been
                        completely provisioned
                    </description>
                    <value>0x1</value>
                    <bits>10</bits>
                </field>
                <field id="PK_HASH0_WRITE_DISABLE">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit after the region has been
                        completely provisioned
                    </description>
                    <value>0x1</value>
                    <bits>17</bits>
                </field>
                <field id="OEM_SEC_BOOT_WRITE_DISABLE">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit after the region has been
                        completely provisioned
                    </description>
                    <value>0x1</value>
                    <bits>23</bits>
                </field>
                <field id="SEC_KEY_DERIVATION_KEY_WRITE_DISABLE">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit after the region has been
                        completely provisioned
                    </description>
                    <value>0x1</value>
                    <bits>24</bits>
                </field>
                <field id="OEM_SPARE_28_WRITE_DISABLE">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit after the region has been
                        completely provisioned
                    </description>
                    <value>0x0</value>
                    <bits>28</bits>
                </field>
                <field id="OEM_SPARE_29_WRITE_DISABLE">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit after the region has been
                        completely provisioned
                    </description>
                    <value>0x0</value>
                    <bits>29</bits>
                </field>
                <field id="OEM_SPARE_30_WRITE_DISABLE">
                    <description>
                        Disables further QFPROM changes to the this region. Blow this bit after the region has been
                        completely provisioned
                    </description>
                    <value>0x0</value>
                    <bits>30</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_FEC_EN">
            <description></description>
            <fuse ignore="false" n="0">
                <address>0x007801C0</address>
                <operation>BLOW</operation>
                <field id="REGION23_FEC_EN">
                    <description>
                        Blow to enable FEC for OEM Secure Boot region. Ensure that complete region is provisioned before
                        FEC is enabled
                    </description>
                    <value>0x1</value>
                    <bits>23</bits>
                </field>
                <field id="SECONDARY_KEY_DERIVATION_KEY_FEC_ENABLE">
                    <description>
                        Blow to enable FEC for Secondary KDF key. Ensure that complete region is provisioned before FEC
                        is enabled
                    </description>
                    <value>0x1</value>
                    <bits>24</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_OEM_CONFIG">
            <description></description>
            <fuse ignore="false" n="0">
                <address>0x007801C8</address>
                <operation>BLOW</operation>
                <field id="E_DLOAD_DISABLE">
                    <description>
                        OEM Optional. Disables emergency download via removable SD and/or USB downloader in Apps PBL
                        error handler
                    </description>
                    <value>0x0</value>
                    <bits>0</bits>
                </field>
                <field id="ENUM_TIMEOUT">
                    <description>
                        OEM optional. BOOT ROM must support USB enumeration timeout. Timeout applies to both enumeration
                        for FLCB (fast low current boot) and USB download mode. If USB is not enumerated within time (90
                        seconds); quit USB enumeration If USB suspend or disconnected after enumeration; start timer
                        again
                    </description>
                    <value>0x0</value>
                    <bits>1</bits>
                </field>
                <field id="FORCE_DLOAD_DISABLE">
                    <description>
                        OEM optional. If FORCE_DLOAD_DISABLE is '0'; device goes to download mode if an error occurs
                        very early in XBL1. If FORCE_DLOAD_DISABLE is set to '1'; device goes into cold boot if an error
                        occurs very early in XBL1
                    </description>
                    <value>0x0</value>
                    <bits>2</bits>
                </field>
                <field id="FORCE_USB_BOOT_DISABLE">
                    <description>
                        OEM optional. If this bit is '0': FORCE_USB_BOOT GPIO when high during boot up; forces boot from
                        USB. If this bit is '1': it disables this feature and FORCE_USB_BOOT GPIO works as a standard
                        GPIO
                    </description>
                    <value>0x0</value>
                    <bits>3</bits>
                </field>
                <field id="FAST_BOOT">
                    <description>
                        These fuses are used by boot code to specify which device has priority to be booted from.
                        For SDx65, the mapping is as follows:
                        0x0:NAND -> SSUSB
                        0x1:PCIe
                        0x2:SSUSB
                        0x3:eMMC -> SSUSB
                        0x4:NAND -> SSUSB
                        0x5:NAND -> PCIe
                        0x7:eMMC -> PCIe
                    </description>
                    <value>0x0</value>
                    <bits>7:5</bits>
                </field>
                <field id="PCIE_EARLY_INIT_EN">
                    <description>PCIE Early Initialization Enable</description>
                    <value>0x0</value>
                    <bits>8</bits>
                </field>
                <field id="SW_FUSE_PROG_DISABLE">
                    <description>
                        It is recommended not to blow this fuse. This fuse disables the ability to blow any more fuses
                        through software. If desired to be blown; this should be blown at the end. Redundant with write
                        permission fuses
                    </description>
                    <value>0x0</value>
                    <bits>12</bits>
                </field>
                <field id="WDOG_EN">
                    <description>
                        Prevents WDOG_DISABLE GPIO from disabling WDOG. Frees up the GPIO and prevents potential for
                        abuse by attacker
                    </description>
                    <value>0x0</value>
                    <bits>14</bits>
                </field>
                <field id="PBL_LOG_DISABLE">
                    <description>
                        Used for controlling logging mechanism in PBL. '1' To limit the information collected in PBL
                        logs
                    </description>
                    <value>0x0</value>
                    <bits>15</bits>
                </field>
                <field id="PBL_USB_TYPE_C_DISABLE">
                    <description>
                        Disables type-C functionality during PBL. PBL communication/enumeration happens over USB0_SS
                        only. USB1_SS cannot be used
                    </description>
                    <value>0x0</value>
                    <bits>16</bits>
                </field>
                <field id="ROOT_CERT_TOTAL_NUM">
                    <description>
                        Defines the total root cert number supported from the certificate (Up to 4 roots)
                    </description>
                    <value>0x0</value>
                    <bits>18:17</bits>
                </field>
                <field id="DISABLE_ROT_TRANSFER">
                    <description>This fuse permanently disables root of trust transfer</description>
                    <value>0x0</value>
                    <bits>20</bits>
                </field>
                <field id="SW_ROT_USE_SERIAL_NUM">
                    <description>
                        If set; PBL checks that signature covers a serial number that matches that read from fuses. This
                        is for secure boot authentication
                    </description>
                    <value>0x0</value>
                    <bits>21</bits>
                </field>
                <field id="USB_SS_DISABLE">
                    <description>Used to disable USB SS enumeration during Boot</description>
                    <value>0x0</value>
                    <bits>22</bits>
                </field>
                <field id="APPS_HASH_INTEGRITY_CHECK_DISABLE">
                    <description>
                        Disables Hash computation/verification of individual ELF segments in PBL
                    </description>
                    <value>0x0</value>
                    <bits>23</bits>
                </field>
                <field id="DEBUG_DISABLE_IN_ROM">
                    <description>
                        This fuse is used to disable X509 OU Field Parsing. For now only disabling of Crash dump OU
                        Field is done
                    </description>
                    <value>0x0</value>
                    <bits>25</bits>
                </field>
                <field id="DEBUG_POLICY_DISABLE">
                    <description>
                        Debug Policy is bypassed when this bit is 1. Debug Policy provides a means to re-enable debug
                        capabilities under OEM-specified selectable conditions
                    </description>
                    <value>0x0</value>
                    <bits>28</bits>
                </field>
                <field id="ALL_DEBUG_DISABLE">
                    <description>
                        This fuse permanently disables all debug of the chip. It is not recommended to blow this bit. No
                        RMAs are possible after this fuse is blown
                    </description>
                    <value>0x0</value>
                    <bits>29</bits>
                </field>
                <field id="NAND_XFER_PARAM">
                    <description>This is to configure NAND XFER_PARAMETERS in PBL</description>
                    <value>0x0</value>
                    <bits>30</bits>
                </field>
                <field id="SHARED_QSEE_SPNIDEN_DISABLE">
                    <description>
                        Shared QSEE Secure Non-invasive Debug Disable bucket. This OEM controlled fuse can be overridden
                        by the corresponding QC fuse
                    </description>
                    <value>0x0</value>
                    <bits>31</bits>
                </field>
                <field id="SHARED_MSS_DBGEN_DISABLE">
                    <description>
                        Shared MSS Invasive Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse
                    </description>
                    <value>0x0</value>
                    <bits>32</bits>
                </field>
                <field id="SHARED_MSS_NIDEN_DISABLE">
                    <description>
                        Shared MSS Non-invasive Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse
                    </description>
                    <value>0x0</value>
                    <bits>33</bits>
                </field>
                <field id="SHARED_CP_DBGEN_DISABLE">
                    <description>
                        Shared CP Invasive Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse
                    </description>
                    <value>0x0</value>
                    <bits>34</bits>
                </field>
                <field id="SHARED_CP_NIDEN_DISABLE">
                    <description>
                        Shared CP Non-invasive Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse
                    </description>
                    <value>0x0</value>
                    <bits>35</bits>
                </field>
                <field id="SHARED_NS_DBGEN_DISABLE">
                    <description>
                        Shared CP Invasive Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse
                    </description>
                    <value>0x0</value>
                    <bits>36</bits>
                </field>
                <field id="SHARED_NS_NIDEN_DISABLE">
                    <description>
                        Shared CP Non-invasive Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse
                    </description>
                    <value>0x0</value>
                    <bits>37</bits>
                </field>
                <field id="APPS_DBGEN_DISABLE">
                    <description>
                        Blow this bit for secure solution. Disables the APPS global invasive (JTAG and monitor mode)
                        debug capabilities. Can be overridden by OVERRIDE registers
                    </description>
                    <value>0x0</value>
                    <bits>38</bits>
                </field>
                <field id="APPS_NIDEN_DISABLE">
                    <description>
                        Blow this bit for secure solution. Disables the APPS global non-invasive (trace and performance
                        monitoring) debug capabilities. Can be overridden with OVERRIDE registers
                    </description>
                    <value>0x0</value>
                    <bits>39</bits>
                </field>
                <field id="SHARED_MISC_DEBUG_DISABLE">
                    <description>
                        Shared Misc Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse
                    </description>
                    <value>0x0</value>
                    <bits>40</bits>
                </field>
                <field id="SHARED_QSEE_SPIDEN_DISABLE">
                    <description>
                        Shared Misc Debug Disable bucket. This OEM controlled fuse can be overridden by the
                        corresponding QC fuse
                    </description>
                    <value>0x0</value>
                    <bits>43</bits>
                </field>
                <field id="RFFE_MOD1P2_FUSE_SEL">
                    <description>Auto voltage detect pad selection for 1.2V/1.8V RFFE/SPMI VGI</description>
                    <value>0x0</value>
                    <bits>62</bits>
                </field>
                <field id="LLCC_DSRW_DISABLE">
                    <description>
                        When blown will disable the secure invasive debug facilities of LLCC's DSRW. This OEM
                        controlled fuse can be overriden by the corresponding QTI fuse
                    </description>
                    <value>0x0</value>
                    <bits>63</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="1">
                <address>0x007801D0</address>
                <operation>BLOW</operation>
                <field id="SPARE_REG28_SECURE">
                    <description>
                        This fuse determines if the corresponding OEM spare region is treated as secure. If blown, it
                        indicates secure, and the region has the properties of a customer private key, and is not
                        readable through SW while debug is enabled
                    </description>
                    <value>0x0</value>
                    <bits>11</bits>
                </field>
                <field id="SPARE_REG29_SECURE">
                    <description>
                        This fuse determines if the corresponding OEM spare region is treated as secure. If blown, it
                        indicates secure, and the region has the properties of a customer private key, and is not
                        readable through SW while debug is enabled
                    </description>
                    <value>0x0</value>
                    <bits>12</bits>
                </field>
                <field id="SPARE_REG30_SECURE">
                    <description>
                        This fuse determines if the corresponding OEM spare region is treated as secure. If blown, it
                        indicates secure, and the region has the properties of a customer private key, and is not
                        readable through SW while debug is enabled
                    </description>
                    <value>0x0</value>
                    <bits>13</bits>
                </field>
                <field id="PCIE_SUBSYS_DEV_ID">
                    <description>
                        Indicates PCIe Subsystem Device ID. Both PCIe subsystem device and vendor ID needs to be blown
                        by OEM for this to take effect
                    </description>
                    <value>0x0000</value>
                    <bits>30:15</bits>
                </field>
                <field id="DISABLE_RSA">
                    <description>
                        When this bit is 0 And Signed Image type SHA384 + RSA/ECC is 0-- RSA OPERATION
                        When this bit is 0 And Signed Image type SHA384 + RSA/ECC IS 1--ECC OPERATION USING PKA IP
                        When this bit is 1 And Signed Image type SHA384 + RSA/ECC is 0--Error/n
                        When this bit is 1 And Signed Image type SHA384 + RSA/ECC is 1 ---ECC OPERATION USING PKA IP
                    </description>
                    <value>0x0</value>
                    <bits>31</bits>
                </field>
                <field id="OEM_HW_ID">
                    <description>The OEM hardware ID. Bits 15:0</description>
                    <value>0x0000</value>
                    <bits>47:32</bits>
                </field>
                <field id="OEM_PRODUCT_ID">
                    <description>The OEM product ID. Bits 15:0</description>
                    <value>0x0000</value>
                    <bits>63:48</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="2">
                <address>0x007801D8</address>
                <operation>BLOW</operation>
                <field id="PERIPH_PID">
                    <description>Bits 15:0 of the PID</description>
                    <value>0x0000</value>
                    <bits>15:0</bits>
                </field>
                <field id="PERIPH_VID">
                    <description>Bits 15:0 of the VID</description>
                    <value>0x0000</value>
                    <bits>31:16</bits>
                </field>
                <field id="ANTI_ROLLBACK_FEATURE_ENABLE">
                    <description>
                        Bit 0 - BOOT_ANTI_ROLLBACK_EN
                        Bit 1 - TZAPPS_ANTI_ROLLBACK_EN
                        Bit 2 - PILSUBSYS_ANTI_ROLLBACK_EN
                        Bit 3 - MSA_ANTI_ROLLBACK_EN
                        Bit 4 - Reserved
                        Bit 5 - Reserved
                        Bit 6 - Reserved
                        Bit 7 - Reserved
                    </description>
                    <value>0xF</value>
                    <bits>39:32</bits>
                </field>
                <field id="SUBSYS_VENDOR_ID">
                    <description>
                        Indicates PCIe Subsystem Vendor ID. Both PCIe subsystem device and vendor ID needs to be blown
                        by OEM for this to take effect
                    </description>
                    <value>0x0000</value>
                    <bits>63:48</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_PK_HASH0">
            <description></description>
            <fuse ignore="false" n="0">
                <address>0x00780240</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW0">
                    <value>0x0000000000000000</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="1">
                <address>0x00780248</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW1">
                    <value>0x0000000000000000</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="2">
                <address>0x00780250</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW2">
                    <value>0x0000000000000000</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="3">
                <address>0x00780258</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW3">
                    <value>0x0000000000000000</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="4">
                <address>0x00780260</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW4">
                    <value>0x0000000000000000</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="5">
                <address>0x00780268</address>
                <operation>BLOW</operation>
                <field id="HASH0_DATA_ROW5">
                    <value>0x0000000000000000</value>
                    <bits>63:0</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_OEM_SEC_BOOT">
            <description></description>
            <fuse ignore="false" n="0">
                <address>0x00780668</address>
                <operation>BLOW</operation>
                <field id="SEC_BOOT1_ROM_PK_Hash_Index">
                    <description>
                        If PK_HASH_IN_FUSE = '0'; this value selects which root certificate hash to use from the ROM
                        table
                    </description>
                    <value>0x0</value>
                    <bits>3:0</bits>
                </field>
                <field id="SEC_BOOT1_PK_Hash_in_Fuse">
                    <description>
                        For boot configuration 1 (Apps): If this bit is '0' use the internal ROM hash index and
                        OEM_SECURE_BOOT1_ROM_PK_HASH_IDX[3:0] for the root certificate hash. If this bit is '1' use the
                        value stored in OEM_PK_HASH for the root certificate hash
                    </description>
                    <value>0x0</value>
                    <bits>4</bits>
                </field>
                <field id="OEM_SECURE_BOOT1_AUTH_EN">
                    <description>
                        Blow this bit to enable secure boot for apps and other peripheral images. When this bit is '1';
                        enables authentication for any code that references secure boot configuration 1
                    </description>
                    <value>0x0</value>
                    <bits>5</bits>
                </field>
                <field id="SEC_BOOT1_Use_Serial_Num">
                    <description>
                        If this bit is '1' then the unique device serial number is required in the authentication of
                        code for boot configuration 1
                    </description>
                    <value>0x0</value>
                    <bits>6</bits>
                </field>
                <field id="SEC_BOOT2_ROM_PK_Hash_Index">
                    <description>
                        If PK_HASH_IN_FUSE = '0'; this value selects which root certificate hash to use from the ROM
                        table
                    </description>
                    <value>0x0</value>
                    <bits>11:8</bits>
                </field>
                <field id="SEC_BOOT2_PK_Hash_in_Fuse">
                    <description>
                        For boot configuration 2 (MBA):If this bit is '0' use the internal ROM hash index and
                        OEM_SECURE_BOOT1_ROM_PK_HASH_IDX[3:0] for the root certificate hash. If this bit is '1' use the
                        value stored in OEM_PK_HASH for the root certificate hash
                    </description>
                    <value>0x0</value>
                    <bits>12</bits>
                </field>
                <field id="OEM_SECURE_BOOT2_AUTH_EN">
                    <description>
                        Blow this bit to enable secure boot for MBA. When this bit is '1'; enables authentication for
                        any code that references secure boot configuration 2
                    </description>
                    <value>0x0</value>
                    <bits>13</bits>
                </field>
                <field id="SEC_BOOT2_Use_Serial_Num">
                    <description>
                        If this bit is '1' then the unique device serial number is required in the authentication of
                        code for boot configuration 2
                    </description>
                    <value>0x0</value>
                    <bits>14</bits>
                </field>
                <field id="SEC_BOOT3_ROM_PK_Hash_Index">
                    <description>
                        If PK_HASH_IN_FUSE = '0'; this value selects which root certificate hash to use from the ROM
                        table
                    </description>
                    <value>0x0</value>
                    <bits>19:16</bits>
                </field>
                <field id="SEC_BOOT3_PK_Hash_in_Fuse">
                    <description>
                        For boot configuration 3 (Modem): If this bit is '0' use the internal ROM hash index and
                        OEM_SECURE_BOOT1_ROM_PK_HASH_IDX[3:0] for the root certificate hash. If this bit is '1' use the
                        value stored in OEM_PK_HASH for the root certificate hash
                    </description>
                    <value>0x0</value>
                    <bits>20</bits>
                </field>
                <field id="OEM_SECURE_BOOT3_AUTH_EN">
                    <description>
                        Blow this bit to enable secure boot for Modem. When this bit is '1'; enables authentication for
                        any code that references secure boot configuration 3
                    </description>
                    <value>0x0</value>
                    <bits>21</bits>
                </field>
                <field id="SEC_BOOT3_Use_Serial_Num">
                    <description>
                        If this bit is '1' then the unique device serial number is required in the authentication of
                        code for boot configuration 3
                    </description>
                    <value>0x0</value>
                    <bits>22</bits>
                </field>
                <field id="FEC_VALUE">
                    <description>FEC auto calculated based on 56 bits in the row</description>
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
        </fuse_region>

        <fuse_region id="QFPROM_RAW_SEC_KEY_DERIVATION_KEY">
            <description></description>
            <fuse ignore="false" n="0">
                <address>0x00780638</address>
                <operation>BLOW</operation>
                <field id="KEY_DATA">
                    <value>0x00000000000000</value>
                    <bits>55:0</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="1">
                <address>0x00780640</address>
                <operation>BLOW</operation>
                <field id="KEY_DATA">
                    <value>0x00000000000000</value>
                    <bits>55:0</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="2">
                <address>0x00780648</address>
                <operation>BLOW</operation>
                <field id="KEY_DATA">
                    <value>0x00000000000000</value>
                    <bits>55:0</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="3">
                <address>0x00780650</address>
                <operation>BLOW</operation>
                <field id="KEY_DATA">
                    <value>0x00000000000000</value>
                    <bits>55:0</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
            <fuse ignore="false" n="4">
                <address>0x00780658</address>
                <operation>BLOW</operation>
                <field id="KEY_DATA">
                    <value>0x00000000</value>
                    <bits>31:0</bits>
                </field>
                <field id="FEC_VALUE">
                    <value>0x00</value>
                    <bits>62:56</bits>
                </field>
            </fuse>
        </fuse_region>
    </module>
</tns:fuseblower>
