// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1798\sampleModel1798_3_sub_sub\Mysubsystem_33.v
// Created: 2024-07-02 01:05:40
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_33
// Source Path: sampleModel1798_3_sub_sub/Subsystem/Subsystem/Mysubsystem_33
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_33
          (clk,
           reset,
           enb,
           In1,
           Out1,
           Out3);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  output  [3:0] Out1;  // ufix4_E4
  output  [3:0] Out3;  // ufix4_E4


  reg [7:0] cfblk155_reg [0:1];  // ufix8 [2]
  wire [7:0] cfblk155_reg_next [0:1];  // ufix8 [2]
  wire [7:0] cfblk155_out1;  // uint8
  wire [3:0] cfblk1_out1;  // ufix4_E4
  wire [3:0] cfblk148_out1;  // ufix4_E4


  always @(posedge clk or posedge reset)
    begin : cfblk155_process
      if (reset == 1'b1) begin
        cfblk155_reg[0] <= 8'b00000000;
        cfblk155_reg[1] <= 8'b00000000;
      end
      else begin
        if (enb) begin
          cfblk155_reg[0] <= cfblk155_reg_next[0];
          cfblk155_reg[1] <= cfblk155_reg_next[1];
        end
      end
    end

  assign cfblk155_out1 = cfblk155_reg[1];
  assign cfblk155_reg_next[0] = In1;
  assign cfblk155_reg_next[1] = cfblk155_reg[0];



  assign cfblk1_out1 = cfblk155_out1[7:4];



  cfblk148 u_cfblk148 (.In1(cfblk1_out1),  // ufix4_E4
                       .Out1(cfblk148_out1)  // ufix4_E4
                       );

  assign Out1 = cfblk148_out1;

  assign Out3 = cfblk1_out1;

endmodule  // Mysubsystem_33

