$date
	Wed Mar 20 11:12:17 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$scope module my_sr_latch $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var wire 1 # r $end
$var wire 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
1!
$end
#100000
0$
#200000
1"
0!
1#
#300000
0#
#400000
