mkdir -p build
yosys -p "read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json" 2>&1 | tee -a out.txt

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json' --

1. Executing Verilog-2005 frontend: ../../rtl/sobel/sobel.sv

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json' --

1. Executing Verilog-2005 frontend: ../../rtl/sobel/sobel.sv
Parsing SystemVerilog input from `../../rtl/sobel/sobel.sv' to AST representation.
Generating RTLIL representation for module `\sobel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../rtl/sobel/../conv2d/conv2d.sv
Parsing SystemVerilog input from `../../rtl/sobel/sobel.sv' to AST representation.
Generating RTLIL representation for module `\sobel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../rtl/sobel/../conv2d/conv2d.sv
Parsing SystemVerilog input from `../../rtl/sobel/../conv2d/conv2d.sv' to AST representation.
Generating RTLIL representation for module `\conv2d'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Parsing SystemVerilog input from `../../rtl/sobel/../conv2d/conv2d.sv' to AST representation.
Generating RTLIL representation for module `\conv2d'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv
Parsing SystemVerilog input from `../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv' to AST representation.
Generating RTLIL representation for module `\ramdelaybuffer'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv
Parsing SystemVerilog input from `../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv' to AST representation.
Generating RTLIL representation for module `\ramdelaybuffer'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv
Parsing SystemVerilog input from `../../rtl/sobel/../sync_ram_block/sync_ram_block.sv' to AST representation.
Generating RTLIL representation for module `\sync_ram_block'.
sync_ram_block: depth_p is 128, width_p is 32
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../rtl/sobel/../counter/counter.sv
Parsing SystemVerilog input from `../../rtl/sobel/../sync_ram_block/sync_ram_block.sv' to AST representation.
Generating RTLIL representation for module `\sync_ram_block'.
sync_ram_block: depth_p is 128, width_p is 32
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../rtl/sobel/../counter/counter.sv
Parsing SystemVerilog input from `../../rtl/sobel/../counter/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../rtl/sobel/../fifo_sync/fifo_sync.sv
Parsing SystemVerilog input from `../../rtl/sobel/../counter/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../rtl/sobel/../fifo_sync/fifo_sync.sv
Parsing SystemVerilog input from `../../rtl/sobel/../fifo_sync/fifo_sync.sv' to AST representation.
Generating RTLIL representation for module `\fifo_sync'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../rtl/sobel/../rgb2gray/rgb2gray.sv
Parsing SystemVerilog input from `../../rtl/sobel/../fifo_sync/fifo_sync.sv' to AST representation.
Generating RTLIL representation for module `\fifo_sync'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../rtl/sobel/../rgb2gray/rgb2gray.sv
Parsing SystemVerilog input from `../../rtl/sobel/../rgb2gray/rgb2gray.sv' to AST representation.
Generating RTLIL representation for module `\rgb2gray'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../rtl/sobel/../magnitude/magnitude.sv
Parsing SystemVerilog input from `../../rtl/sobel/../rgb2gray/rgb2gray.sv' to AST representation.
Generating RTLIL representation for module `\rgb2gray'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../rtl/sobel/../magnitude/magnitude.sv
Parsing SystemVerilog input from `../../rtl/sobel/../magnitude/magnitude.sv' to AST representation.
Generating RTLIL representation for module `\magnitude'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/elastic.sv
Parsing SystemVerilog input from `../../rtl/sobel/../magnitude/magnitude.sv' to AST representation.
Generating RTLIL representation for module `\magnitude'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/elastic.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/elastic.sv' to AST representation.
Generating RTLIL representation for module `\elastic'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/sync2.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/elastic.sv' to AST representation.
Generating RTLIL representation for module `\elastic'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/sync2.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/sync2.sv' to AST representation.
Generating RTLIL representation for module `\sync2'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/sync2.sv' to AST representation.
Generating RTLIL representation for module `\sync2'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_MAC16.sv' to AST representation.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/axis_adapter.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_MAC16.sv' to AST representation.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/axis_adapter.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/axis_adapter.v' to AST representation.
Generating RTLIL representation for module `\axis_adapter'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/axis_adapter.v' to AST representation.
Generating RTLIL representation for module `\axis_adapter'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_rx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_rx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_tx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_tx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv' to AST representation.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Successfully finished Verilog frontend.

17. Executing SYNTH_ICE40 pass.
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv' to AST representation.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Successfully finished Verilog frontend.

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v

17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Replacing existing blackbox module `\SB_PLL40_PAD' at /usr/bin/../share/yosys/ice40/cells_sim.v:749.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Replacing existing blackbox module `\SB_MAC16' at /usr/bin/../share/yosys/ice40/cells_sim.v:1263.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Replacing existing blackbox module `\SB_PLL40_PAD' at /usr/bin/../share/yosys/ice40/cells_sim.v:749.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Replacing existing blackbox module `\SB_MAC16' at /usr/bin/../share/yosys/ice40/cells_sim.v:1263.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.2.1. Analyzing design hierarchy..

17.2.1. Analyzing design hierarchy..
Top module:  \sobel
Used module:     \axis_adapter
Used module:     \elastic
Used module:     \magnitude
Used module:     \conv2d
Used module:         \ramdelaybuffer
Used module:             \sync_ram_block
Used module:             \counter
Used module:     \rgb2gray
Used module:     \fifo_sync
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     \sync2

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Top module:  \sobel
Used module:     \axis_adapter
Used module:     \elastic
Used module:     \magnitude
Used module:     \conv2d
Used module:         \ramdelaybuffer
Used module:             \sync_ram_block
Used module:             \counter
Used module:     \rgb2gray
Used module:     \fifo_sync
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     \sync2

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \S_DATA_WIDTH = 24
Parameter \M_DATA_WIDTH = 8
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter'.

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \S_DATA_WIDTH = 24
Parameter \M_DATA_WIDTH = 8
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter'.

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\magnitude'.
Parameter \WIDTH_P = 24
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\magnitude'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\magnitude\WIDTH_P=8'.

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\magnitude\WIDTH_P=8'.

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\conv2d'.
Parameter \WIDTH_P = 16
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\conv2d'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 640
Generating RTLIL representation for module `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 640
Generating RTLIL representation for module `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\rgb2gray'.

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\rgb2gray'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\rgb2gray\WIDTH_P=8'.

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\rgb2gray\WIDTH_P=8'.

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \S_DATA_WIDTH = 8
Parameter \M_DATA_WIDTH = 24
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter'.

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync'.
Parameter \S_DATA_WIDTH = 8
Parameter \M_DATA_WIDTH = 24
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter'.

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512'.

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512'.

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart\DATA_WIDTH=8'.

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart\DATA_WIDTH=8'.

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Generating RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \WIDTH_P = 1
Generating RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 16
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16: depth_p is 16, width_p is 8

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 16
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16: depth_p is 16, width_p is 8

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 31
Parameter \DELAY_A_P = 31
Parameter \DELAY_B_P = 15
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.

17.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 31
Parameter \DELAY_A_P = 31
Parameter \DELAY_B_P = 15
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.

17.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 13
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13: depth_p is 13, width_p is 8

17.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 13
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13: depth_p is 13, width_p is 8

17.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.24. Analyzing design hierarchy..
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.24. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         \elastic
Used module:     $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         \ramdelaybuffer
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13
Used module:             $paramod\counter\WIDTH_P=4\MAX_VAL_P=12
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         \sync_ram_block
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     $paramod\sync2\WIDTH_P=1

17.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         \elastic
Used module:     $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         \ramdelaybuffer
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13
Used module:             $paramod\counter\WIDTH_P=4\MAX_VAL_P=12
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         \sync_ram_block
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     $paramod\sync2\WIDTH_P=1

17.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 16
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 1279
Parameter \DELAY_A_P = 1279
Parameter \DELAY_B_P = 639
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639'.

17.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 1279
Parameter \DELAY_A_P = 1279
Parameter \DELAY_B_P = 639
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639'.

17.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512: depth_p is 512, width_p is 8

17.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512: depth_p is 512, width_p is 8

17.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.31. Analyzing design hierarchy..
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.31. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             \elastic
Used module:             \sync_ram_block
Used module:             \counter
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             \elastic
Used module:             \sync_ram_block
Used module:             \counter
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 1280
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280: depth_p is 1280, width_p is 8

17.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 1280
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280: depth_p is 1280, width_p is 8

17.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.37. Analyzing design hierarchy..
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.37. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.38. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.38. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1
Removing unused module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
Removing unused module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart'.
Removing unused module `\axis_adapter'.
Removing unused module `\sync2'.
Removing unused module `\elastic'.
Removing unused module `\magnitude'.
Removing unused module `\rgb2gray'.
Removing unused module `\fifo_sync'.
Removing unused module `\counter'.
Removing unused module `\sync_ram_block'.
Removing unused module `\ramdelaybuffer'.
Removing unused module `\conv2d'.
Removed 17 unused modules.
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1
Removing unused module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
Removing unused module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart'.
Removing unused module `\axis_adapter'.
Removing unused module `\sync2'.
Removing unused module `\elastic'.
Removing unused module `\magnitude'.
Removing unused module `\rgb2gray'.
Removing unused module `\fifo_sync'.
Removing unused module `\counter'.
Removing unused module `\sync_ram_block'.
Removing unused module `\ramdelaybuffer'.
Removing unused module `\conv2d'.
Removed 17 unused modules.

17.3. Executing PROC pass (convert processes to netlists).

17.3. Executing PROC pass (convert processes to netlists).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$405'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$405'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$704'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$704'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$694'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$694'.
Found and cleaned up 2 empty switches in `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$684'.
Removing empty process `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$684'.
Found and cleaned up 3 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$523'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$523'.
Cleaned up 10 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$405'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$405'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$704'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$704'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$694'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$694'.
Found and cleaned up 2 empty switches in `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$684'.
Removing empty process `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:21$684'.
Found and cleaned up 3 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$523'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$523'.
Cleaned up 10 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$430 in module $paramod\elastic\WIDTH_P=16.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$428 in module $paramod\elastic\WIDTH_P=16.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422 in module $paramod\elastic\WIDTH_P=24.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420 in module $paramod\elastic\WIDTH_P=24.
Marked 3 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384 in module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$706 in module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$631 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$629 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592 in module $paramod\uart_tx\DATA_WIDTH=8.
Marked 7 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564 in module $paramod\uart_rx\DATA_WIDTH=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562 in module $paramod\sync2\WIDTH_P=1.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$557 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$553 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$549 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$545 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 5 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482 in module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Removed a total of 0 dead cases.

17.3.3. Executing PROC_INIT pass (extract init attributes).
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$430 in module $paramod\elastic\WIDTH_P=16.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$428 in module $paramod\elastic\WIDTH_P=16.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422 in module $paramod\elastic\WIDTH_P=24.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420 in module $paramod\elastic\WIDTH_P=24.
Marked 3 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384 in module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$706 in module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$631 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$629 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592 in module $paramod\uart_tx\DATA_WIDTH=8.
Marked 7 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564 in module $paramod\uart_rx\DATA_WIDTH=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562 in module $paramod\sync2\WIDTH_P=1.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$557 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$553 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$549 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$545 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 5 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482 in module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Removed a total of 0 dead cases.

17.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
  Set init value: \downsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
  Set init value: \downsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
  Set init value: \downsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
  Set init value: \downsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
  Set init value: \downsize.m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
  Set init value: \downsize.m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
  Set init value: \downsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
  Set init value: \downsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
  Set init value: \downsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
  Set init value: \downsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
  Set init value: \downsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
  Set init value: \downsize.s_axis_tkeep_reg = 3'000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
  Set init value: \downsize.s_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
  Set init value: \downsize.m_axis_tuser_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$611'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$610'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$609'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$608'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$607'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$606'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$591'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../.Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
  Set init value: \downsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
  Set init value: \downsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
  Set init value: \downsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
  Set init value: \downsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
  Set init value: \downsize.m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
  Set init value: \downsize.m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
  Set init value: \downsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
  Set init value: \downsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
  Set init value: \downsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
  Set init value: \downsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
  Set init value: \downsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
  Set init value: \downsize.s_axis_tkeep_reg = 3'000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
  Set init value: \downsize.s_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
  Set init value: \downsize.m_axis_tuser_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$611'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$610'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$609'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$608'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$607'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$606'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$591'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$590'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$589'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$588'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$587'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$586'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$585'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$584'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$583'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$537'.
  Set init value: \upsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$536'.
  Set init value: \upsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$535'.
  Set init value: \upsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$534'.
  Set init value: \upsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$533'.
  Set init value: \upsize.m_axis_tkeep_reg = 3'000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$532'.
  Set init value: \upsize.m_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$531'.
  Set init value: \upsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$530'.
  Set init value: \upsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$529'.
  Set init value: \upsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$528'.
  Set init value: \upsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$527'.
  Set init value: \upsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$526'.
  Set init value: \upsize.s_axis_tkeep_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$525'.
  Set init value: \upsize.s_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$524'.
  Set init value: \up./rtl/sobel/../../submodules/imports/uart_rx.v:76$590'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$589'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$588'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$587'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$586'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$585'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$584'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$583'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$537'.
  Set init value: \upsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$536'.
  Set init value: \upsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$535'.
  Set init value: \upsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$534'.
  Set init value: \upsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$533'.
  Set init value: \upsize.m_axis_tkeep_reg = 3'000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$532'.
  Set init value: \upsize.m_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$531'.
  Set init value: \upsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$530'.
  Set init value: \upsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$529'.
  Set init value: \upsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$528'.
  Set init value: \upsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$527'.
  Set init value: \upsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$526'.
  Set init value: \upsize.s_axis_tkeep_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$525'.
  Set init value: \upsize.s_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$524'.
  Set init value: \upsize.seg_reg = 2'00
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$538'.
  Set init value: \upsize.m_axis_tuser_reg = 1'0

17.3.4. Executing PROC_ARST pass (detect async resets in processes).
size.seg_reg = 2'00
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$538'.
  Set init value: \upsize.m_axis_tuser_reg = 1'0

17.3.4. Executing PROC_ARST pass (detect async resets in processes).

17.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

17.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$430'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$428'.
     1/1: $0\data_o_reg[15:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
     1/1: $0\data_o_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
     1/1: $1\downsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
     1/1: $1\downsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
     1/1: $1\downsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
     1/1: $1\downsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
     1/1: $1\downsize.m_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
     1/1: $1\downsize.m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
     1/1: $1\downsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
     1/1: $1\downsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
     1/1: $1\downsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
     1/1: $1\downsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
     1/1: $1\downsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
     1/1: $1\downsize.s_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
     1/1: $1\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
     1/1: $1\downsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
     1/14: $0\downsize.m_axis_tvalid_reg[0:0]
     2/14: $0\downsize.m_axis_tuser_reg[0:0]
     3/14: $0\downsize.m_axis_tdest_reg[7:0]
     4/14: $0\downsize.m_axis_tid_reg[7:0]
     5/14: $0\downsize.m_axis_tlast_reg[0:0]
     6/14: $0\downsize.s_axis_tid_reg[7:0]
     7/14: $0\downsize.s_axis_tkeep_reg[2:0]
     8/14: $0\downsize.m_axis_tkeep_reg[0:0]
     9/14:Creating decoders for process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$430'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$428'.
     1/1: $0\data_o_reg[15:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
     1/1: $0\data_o_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
     1/1: $1\downsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
     1/1: $1\downsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
     1/1: $1\downsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
     1/1: $1\downsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
     1/1: $1\downsize.m_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
     1/1: $1\downsize.m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
     1/1: $1\downsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
     1/1: $1\downsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
     1/1: $1\downsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
     1/1: $1\downsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
     1/1: $1\downsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
     1/1: $1\downsize.s_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
     1/1: $1\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
     1/1: $1\downsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
     1/14: $0\downsize.m_axis_tvalid_reg[0:0]
     2/14: $0\downsize.m_axis_tuser_reg[0:0]
     3/14: $0\downsize.m_axis_tdest_reg[7:0]
     4/14: $0\downsize.m_axis_tid_reg[7:0]
     5/14: $0\downsize.m_axis_tlast_reg[0:0]
     6/14: $0\downsize.s_axis_tid_reg[7:0]
     7/14: $0\downsize.s_axis_tkeep_reg[2:0]
     8/14: $0\downsize.m_axis_tkeep_reg[0:0]
     9/14: $0\downsize.m_axis_tdata_reg[7:0]
    10/14: $0\downsize.s_axis_tuser_reg[0:0]
    11/14: $0\downsize.s_axis_tdest_reg[7:0]
    12/14: $0\downsize.s_axis_tlast_reg[0:0]
    13/14: $0\downsize.s_axis_tvalid_reg[0:0]
    14/14: $0\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$706'.
     1/1: $0\count_l[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_DATA[7:0]$698
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_ADDR[10:0]$699
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$631'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$629'.
     1/1: $0\data_o_reg[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_DATA[7:0]$688
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_ADDR[8:0]$687
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$611'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$610'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$609'.
     1/1: $1\data_reg[8:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$608'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$607'.
     1/1: $1\txd_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$606'.
     1/1: $1\s_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
     1/6: $0\data_reg[8:0]
     2/6: $0\s_axis_tready_reg[0:0]
     3/6: $0\busy_reg[0:0]
     4/6: $0\bit_cnt[3:0]
     5/6: $0\prescale_reg[18:0]
     6/6: $0\txd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$591'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$590'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$589'.
     1/1: $1\data_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$588'.
     1/1: $1\frame_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$587'.
     1/1: $1\overrun_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$586'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$585'.
     1/1: $1\rxd_reg[0:0]
Creating decoders for pro $0\downsize.m_axis_tdata_reg[7:0]
    10/14: $0\downsize.s_axis_tuser_reg[0:0]
    11/14: $0\downsize.s_axis_tdest_reg[7:0]
    12/14: $0\downsize.s_axis_tlast_reg[0:0]
    13/14: $0\downsize.s_axis_tvalid_reg[0:0]
    14/14: $0\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$706'.
     1/1: $0\count_l[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_DATA[7:0]$698
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_ADDR[10:0]$699
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$631'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$629'.
     1/1: $0\data_o_reg[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
     1/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689
     2/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_DATA[7:0]$688
     3/5: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_ADDR[8:0]$687
     4/5: $0\data_b_o[7:0]
     5/5: $0\data_a_o[7:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$611'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$610'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$609'.
     1/1: $1\data_reg[8:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$608'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$607'.
     1/1: $1\txd_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$606'.
     1/1: $1\s_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
     1/6: $0\data_reg[8:0]
     2/6: $0\s_axis_tready_reg[0:0]
     3/6: $0\busy_reg[0:0]
     4/6: $0\bit_cnt[3:0]
     5/6: $0\prescale_reg[18:0]
     6/6: $0\txd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$591'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$590'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$589'.
     1/1: $1\data_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$588'.
     1/1: $1\frame_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$587'.
     1/1: $1\overrun_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$586'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$585'.
     1/1: $1\rxd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$584'.
     1/1: $1\m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$583'.
     1/1: $1\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
     1/9: $0\overrun_error_reg[0:0]
     2/9: $0\busy_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\m_axis_tvalid_reg[0:0]
     5/9: $0\m_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\frame_error_reg[0:0]
     9/9: $0\data_reg[7:0]
Creating decoders for process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562'.
     1/2: $0\sync_m[0:0]
     2/2: $0\sync_o[0:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$557'.
     1/1: $0\data_o_bypass_l[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$553'.
     1/1: $0\rd_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$549'.
     1/1: $0\wr_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$545'.
     1/3: $2\rd_ptr_next_w[9:0]
     2/3: $1\rd_ptr_next_w[9:0]
     3/3: $0\rd_ptr_next_w[9:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$537'.
     1/1: $1\upsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$536'.
     1/1: $1\upsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$535'.
     1/1: $1\upsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$534'.
     1/1: $1\upsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$533'.
     1/1: $1\upsize.m_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$532'.
     1/1: $1\upsize.m_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$531'.
     1/1: $1\upsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$530'.
     1/1: $1\upsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$529'.
     1/1: $1\upsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$528'.
     1/1: $1\upsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$527'.
     1/1: $1\upsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$526'.
     1/1: $1\upsize.s_axis_tkeep_reg[0:0]
Creating decoders for prcess `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$584'.
     1/1: $1\m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$583'.
     1/1: $1\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
     1/9: $0\overrun_error_reg[0:0]
     2/9: $0\busy_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\m_axis_tvalid_reg[0:0]
     5/9: $0\m_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\frame_error_reg[0:0]
     9/9: $0\data_reg[7:0]
Creating decoders for process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562'.
     1/2: $0\sync_m[0:0]
     2/2: $0\sync_o[0:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$557'.
     1/1: $0\data_o_bypass_l[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$553'.
     1/1: $0\rd_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$549'.
     1/1: $0\wr_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$545'.
     1/3: $2\rd_ptr_next_w[9:0]
     2/3: $1\rd_ptr_next_w[9:0]
     3/3: $0\rd_ptr_next_w[9:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$537'.
     1/1: $1\upsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$536'.
     1/1: $1\upsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$535'.
     1/1: $1\upsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$534'.
     1/1: $1\upsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$533'.
     1/1: $1\upsize.m_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$532'.
     1/1: $1\upsize.m_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$531'.
     1/1: $1\upsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$530'.
     1/1: $1\upsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$529'.
     1/1: $1\upsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$528'.
     1/1: $1\upsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$527'.
     1/1: $1\upsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$526'.
     1/1: $1\upsize.s_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$525'.
     1/1: $1\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$524'.
     1/1: $1\upsize.seg_reg[1:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$538'.
     1/1: $1\upsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
     1/40: $0\upsize.m_axis_tkeep_reg[2:0] [2]
     2/40: $0\upsize.m_axis_tkeep_reg[2:0] [1]
     3/40: $0\upsize.m_axis_tkeep_reg[2:0] [0]
     4/40: $0\upsize.m_axis_tdata_reg[23:0] [18]
     5/40: $0\upsize.m_axis_tdata_reg[23:0] [15]
     6/40: $0\upsize.m_axis_tdata_reg[23:0] [13]
     7/40: $0\upsize.m_axis_tdata_reg[23:0] [20]
     8/40: $0\upsize.m_axis_tdata_reg[23:0] [16]
     9/40: $0\upsize.m_axis_tdata_reg[23:0] [14]
    10/40: $0\upsize.m_axis_tdata_reg[23:0] [12]
    11/40: $0\upsize.m_axis_tdata_reg[23:0] [11]
    12/40: $0\upsize.m_axis_tdata_reg[23:0] [10]
    13/40: $0\upsize.m_axis_tdata_reg[23:0] [19]
    14/40: $0\upsize.m_axis_tdata_reg[23:0] [9]
    15/40: $0\upsize.m_axis_tdata_reg[23:0] [2]
    16/40: $0\upsize.m_axis_tdata_reg[23:0] [8]
    17/40: $0\upsize.m_axis_tdata_reg[23:0] [17]
    18/40: $0\upsize.m_axis_tdata_reg[23:0] [7]
    19/40: $0\upsize.m_axis_tdata_reg[23:0] [1]
    20/40: $0\upsize.m_axis_tdata_reg[23:0] [6]
    21/40: $0\upsize.m_axis_tdata_reg[23:0] [21]
    22/40: $0\upsize.m_axis_tdata_reg[23:0] [4]
    23/40: $0\upsize.m_axis_tdata_reg[23:0] [0]
    24/40: $0\upsize.m_axis_tdata_reg[23:0] [5]
    25/40: $0\upsize.m_axis_tdata_reg[23:0] [22]
    26/40: $0\upsize.m_axis_tdata_reg[23:0] [3]
    27/40: $0\upsize.m_axis_tuser_reg[0:0]
    28/40: $0\upsize.m_axis_tdest_reg[7:0]
    29/40: $0\upsize.m_axis_tid_reg[7:0]
    30/40: $0\upsize.m_axis_tlast_reg[0:0]
    31/40: $0\upsize.m_axis_tdata_reg[23:0] [23]
    32/40: $0\upsize.s_axis_tlast_reg[0:0]
    33/40: $0\upsize.s_axis_tvalid_reg[0:0]
    34/40: $0\upsize.s_axis_tkeep_reg[0:0]
    35/40: $0\upsize.seg_reg[1:0]
    36/40: $0\upsize.m_axis_tvalid_reg[0:0]
    37/40: $0\upsize.s_axis_tuser_reg[0:0]
    38/40: $0\upsize.s_axis_tdest_reg[7:0]
    39/40: $0\upsize.s_axis_tid_reg[7:0]
    40/40: $0\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467'.
     1/2: $0\gy_o[15:0]
     2/2: $0\gx_o[15:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
     1/14: $2\r[31:0]
     2/14: $1\r[31:0]
     3/14: $1\c[31:0]
     4/14: $0\c[31:0]
     5/14: $0\r[31:0]
     6/14: $0\conv_window[8][7:0]
     7/14: $0\conv_window[7][7:0]
     8/14: $0\conv_window[6][7:0]
     9/14: $0\conv_window[5][7:0]
    10/14: $0\conv_window[4][7:0]
    11/14: $0\conv_window[3][7:0]
    12/14: $0\conv_window[2][7:0]
    13/14: $0\conv_window[1][7:0]
    14/14: $0\conv_window[0][7:0]

17.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
ocess `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$525'.
     1/1: $1\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$524'.
     1/1: $1\upsize.seg_reg[1:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$538'.
     1/1: $1\upsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
     1/40: $0\upsize.m_axis_tkeep_reg[2:0] [2]
     2/40: $0\upsize.m_axis_tkeep_reg[2:0] [1]
     3/40: $0\upsize.m_axis_tkeep_reg[2:0] [0]
     4/40: $0\upsize.m_axis_tdata_reg[23:0] [18]
     5/40: $0\upsize.m_axis_tdata_reg[23:0] [15]
     6/40: $0\upsize.m_axis_tdata_reg[23:0] [13]
     7/40: $0\upsize.m_axis_tdata_reg[23:0] [20]
     8/40: $0\upsize.m_axis_tdata_reg[23:0] [16]
     9/40: $0\upsize.m_axis_tdata_reg[23:0] [14]
    10/40: $0\upsize.m_axis_tdata_reg[23:0] [12]
    11/40: $0\upsize.m_axis_tdata_reg[23:0] [11]
    12/40: $0\upsize.m_axis_tdata_reg[23:0] [10]
    13/40: $0\upsize.m_axis_tdata_reg[23:0] [19]
    14/40: $0\upsize.m_axis_tdata_reg[23:0] [9]
    15/40: $0\upsize.m_axis_tdata_reg[23:0] [2]
    16/40: $0\upsize.m_axis_tdata_reg[23:0] [8]
    17/40: $0\upsize.m_axis_tdata_reg[23:0] [17]
    18/40: $0\upsize.m_axis_tdata_reg[23:0] [7]
    19/40: $0\upsize.m_axis_tdata_reg[23:0] [1]
    20/40: $0\upsize.m_axis_tdata_reg[23:0] [6]
    21/40: $0\upsize.m_axis_tdata_reg[23:0] [21]
    22/40: $0\upsize.m_axis_tdata_reg[23:0] [4]
    23/40: $0\upsize.m_axis_tdata_reg[23:0] [0]
    24/40: $0\upsize.m_axis_tdata_reg[23:0] [5]
    25/40: $0\upsize.m_axis_tdata_reg[23:0] [22]
    26/40: $0\upsize.m_axis_tdata_reg[23:0] [3]
    27/40: $0\upsize.m_axis_tuser_reg[0:0]
    28/40: $0\upsize.m_axis_tdest_reg[7:0]
    29/40: $0\upsize.m_axis_tid_reg[7:0]
    30/40: $0\upsize.m_axis_tlast_reg[0:0]
    31/40: $0\upsize.m_axis_tdata_reg[23:0] [23]
    32/40: $0\upsize.s_axis_tlast_reg[0:0]
    33/40: $0\upsize.s_axis_tvalid_reg[0:0]
    34/40: $0\upsize.s_axis_tkeep_reg[0:0]
    35/40: $0\upsize.seg_reg[1:0]
    36/40: $0\upsize.m_axis_tvalid_reg[0:0]
    37/40: $0\upsize.s_axis_tuser_reg[0:0]
    38/40: $0\upsize.s_axis_tdest_reg[7:0]
    39/40: $0\upsize.s_axis_tid_reg[7:0]
    40/40: $0\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467'.
     1/2: $0\gy_o[15:0]
     2/2: $0\gx_o[15:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
     1/14: $2\r[31:0]
     2/14: $1\r[31:0]
     3/14: $1\c[31:0]
     4/14: $0\c[31:0]
     5/14: $0\r[31:0]
     6/14: $0\conv_window[8][7:0]
     7/14: $0\conv_window[7][7:0]
     8/14: $0\conv_window[6][7:0]
     9/14: $0\conv_window[5][7:0]
    10/14: $0\conv_window[4][7:0]
    11/14: $0\conv_window[3][7:0]
    12/14: $0\conv_window[2][7:0]
    13/14: $0\conv_window[1][7:0]
    14/14: $0\conv_window[0][7:0]

17.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_next_w' from process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$545'.

17.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
No latch inferred for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_next_w' from process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$545'.

17.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\elastic\WIDTH_P=16.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$430'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=16.\data_o_reg' using process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$428'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\data_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tvalid_reg' usinCreating register for signal `$paramod\elastic\WIDTH_P=16.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$430'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=16.\data_o_reg' using process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$428'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\data_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.\count_l' using process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$706'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$631'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\data_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$629'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$6g process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.\count_l' using process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$706'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$631'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\data_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$629'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_a_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\s_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2226' with positive edge c86'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\data_b_o' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\s_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_o' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_m' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\data_o_bypass_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$557'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$553'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\wr_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$549'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.seg_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/lock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_o' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_m' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\data_o_bypass_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$557'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$553'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\wr_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$549'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.seg_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2243' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2244' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2245' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2246' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2247' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2248' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2249' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2250' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467'.
  created $dff cell `$procdff$2251' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467'.
  created $dff cell `$procdff$2252' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\r' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2253' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\c' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2254' with positive edge clock.
Creating register for signal `$paramod\cosobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2243' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2244' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2245' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2246' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2247' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2248' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2249' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
  created $dff cell `$procdff$2250' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467'.
  created $dff cell `$procdff$2251' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467'.
  created $dff cell `$procdff$2252' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\r' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2253' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\c' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2254' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[0]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2255' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[1]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2256' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[2]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2257' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[3]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2258' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[4]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2259' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[5]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2260' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[6]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2261' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[7]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2262' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[8]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2263' with positive edge clock.

17.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
nv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[0]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2255' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[1]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2256' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[2]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2257' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[3]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2258' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[4]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2259' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[5]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2260' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[6]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2261' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[7]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2262' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[8]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
  created $dff cell `$procdff$2263' with positive edge clock.

17.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$430'.
Removing empty process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$430'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$428'.
Removing empty process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$428'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
Found and cleaned up 7 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$706'.
Removing empty process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$706'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$430'.
Removing empty process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$430'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$428'.
Removing empty process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$428'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$422'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$420'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$418'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$417'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$416'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$415'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$414'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$413'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$412'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$411'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$410'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$409'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$408'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$407'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$406'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$419'.
Found and cleaned up 7 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$384'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$706'.
Removing empty process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$706'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$696'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$631'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$631'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$629'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$629'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$611'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$610'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$609'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$608'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$607'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$606'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$591'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$590'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$589'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$588'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$587'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$586'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$585'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$584'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$583'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
Found and cleaned up 1 empty switch in `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562'.
Removing empty process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$557'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$557'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$553'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$553'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$549'.
Removing empty process `$parasync_ram_block/sync_ram_block.sv:36$696'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$631'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$631'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$629'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$629'.
Found and cleaned up 4 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:36$686'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$611'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$610'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$609'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$608'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$607'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$606'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$592'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$591'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$590'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$589'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$588'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$587'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$586'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$585'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$584'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$583'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$564'.
Found and cleaned up 1 empty switch in `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562'.
Removing empty process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$562'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$557'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$557'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$553'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$553'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$549'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$549'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$545'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$545'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$537'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$536'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$535'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$534'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$533'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$532'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$531'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$530'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$529'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$528'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$527'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$526'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$525'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$524'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$538'.
Found and cleaned up 11 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467'.
Found and cleaned up 2 empty switches in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
Cleaned up 72 empty switches.
mod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$549'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$545'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$545'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$537'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$536'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$535'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$534'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$533'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$532'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$531'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$530'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$529'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$528'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$527'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$526'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$525'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$524'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$538'.
Found and cleaned up 11 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$482'.
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$467'.
Found and cleaned up 2 empty switches in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$450'.
Cleaned up 72 empty switches.

17.4. Executing FLATTEN pass (flatten design).

17.4. Executing FLATTEN pass (flatten design).
Using template $paramod\sync2\WIDTH_P=1 for cells of type $paramod\sync2\WIDTH_P=1.
Using template $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter for cells of type $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Using template $paramod\elastic\WIDTH_P=24 for cells of type $paramod\elastic\WIDTH_P=24.
Using template $paramod\magnitude\WIDTH_P=8 for cells of type $paramod\magnitude\WIDTH_P=8.
Using template $paramod\elastic\WIDTH_P=16 for cells of type $paramod\elastic\WIDTH_P=16.
Using template $paramod\conv2d\WIDTH_P=8\DEPTH_P=640 for cells of type $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\rgb2gray\WIDTH_P=8 for cells of type $paramod\rgb2gray\WIDTH_P=8.
Using template $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter for cells of type $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Using template $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart\DATA_WIDTH=8 for cells of type $paramod\uart\DATA_WIDTH=8.
Using template $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639 for cells of type $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Using template $paramod\uart_rx\DATA_WIDTH=8 for cells of type $paramod\uart_rx\DATA_WIDTH=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart_tx\DATA_WIDTH=8 for cells of type $paramod\uart_tx\DATA_WIDTH=8.
Using template $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279 for cells of type $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Using template $paramod\elastic\WIDTH_P=8 for cells of type $paramod\elastic\WIDTH_P=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
<suppressed ~22 debug messages>
No more expansions possible.
Deleting now unused module $paramod\elastic\WIDTH_P=16.
Deleting now unused module $paramod\magnitude\WIDTH_P=8.
Deleting now unused module $paramod\elastic\WIDTH_P=24.
Deleting now unused module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Deleting now unused module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Deleting now unused module $paramod\elastic\WIDTH_P=8.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=8.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=8.
Deleting now unused module $paramod\sync2\WIDTH_P=1.
Deleting now unused module $paramod\uart\DATA_WIDTH=8.
Deleting now unused module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Deleting now unused module $paramod\rgb2gray\WIDTH_P=8.
Deleting now unused module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\sync2\WIDTH_P=1 for cells of type $paramod\sync2\WIDTH_P=1.
Using template $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter for cells of type $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Using template $paramod\elastic\WIDTH_P=24 for cells of type $paramod\elastic\WIDTH_P=24.
Using template $paramod\magnitude\WIDTH_P=8 for cells of type $paramod\magnitude\WIDTH_P=8.
Using template $paramod\elastic\WIDTH_P=16 for cells of type $paramod\elastic\WIDTH_P=16.
Using template $paramod\conv2d\WIDTH_P=8\DEPTH_P=640 for cells of type $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\rgb2gray\WIDTH_P=8 for cells of type $paramod\rgb2gray\WIDTH_P=8.
Using template $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter for cells of type $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Using template $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart\DATA_WIDTH=8 for cells of type $paramod\uart\DATA_WIDTH=8.
Using template $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639 for cells of type $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Using template $paramod\uart_rx\DATA_WIDTH=8 for cells of type $paramod\uart_rx\DATA_WIDTH=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\uart_tx\DATA_WIDTH=8 for cells of type $paramod\uart_tx\DATA_WIDTH=8.
Using template $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279 for cells of type $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Using template $paramod\elastic\WIDTH_P=8 for cells of type $paramod\elastic\WIDTH_P=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
<suppressed ~22 debug messages>
No more expansions possible.
Deleting now unused module $paramod\elastic\WIDTH_P=16.
Deleting now unused module $paramod\magnitude\WIDTH_P=8.
Deleting now unused module $paramod\elastic\WIDTH_P=24.
Deleting now unused module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Deleting now unused module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Deleting now unused module $paramod\elastic\WIDTH_P=8.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=8.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=8.
Deleting now unused module $paramod\sync2\WIDTH_P=1.
Deleting now unused module $paramod\uart\DATA_WIDTH=8.
Deleting now unused module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Deleting now unused module $paramod\rgb2gray\WIDTH_P=8.
Deleting now unused module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.

17.5. Executing TRIBUF pass.

17.5. Executing TRIBUF pass.

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.7. Executing OPT_EXPR pass (perform const folding).

17.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~191 debug messages>
Optimizing module sobel.
<suppressed ~191 debug messages>

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 209 unused cells and 855 unused wires.
Finding unused cells or wires in module \sobel..
Removed 209 unused cells and 855 unused wires.
<suppressed ~226 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
<suppressed ~226 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
checking module sobel..
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [15]:
    port Q[15] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[7] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
checking module sobel..
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [15]:
    port Q[15] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[7] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [14]:
    port Q[14] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[6] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [13]:
    port Q[13] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[5] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [14]:
    port Q[14] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[6] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [13]:
    port Q[13] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[5] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [12]:
    port Q[12] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[4] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [11]:
    port Q[11] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[3] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [10]:
    port Q[10] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[2] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [9]:
    port Q[9] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[1] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [12]:
    port Q[12] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[4] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [11]:
    port Q[11] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[3] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [10]:
    port Q[10] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[2] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [9]:
    port Q[9] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[1] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [8]:
    port Q[8] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[0] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [8]:
    port Q[8] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[0] of cell $ternary$../../rtl/sobel/sobel.sv:190$4 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [7]:
    port Q[7] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[7] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [7]:
    port Q[7] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[7] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [6]:
    port Q[6] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[6] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [6]:
    port Q[6] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[6] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [5]:
    port Q[5] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[5] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [5]:
    port Q[5] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[5] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [4]:
    port Q[4] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[4] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [4]:
    port Q[4] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[4] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [3]:
    port Q[3] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[3] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [3]:
    port Q[3] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[3] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [2]:
    port Q[2] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[2] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [2]:
    port Q[2] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[2] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [1]:
    port Q[1] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[1] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [1]:
    port Q[1] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[1] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [0]:
    port Q[0] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[0] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
Warning: multiple conflicting drivers for sobel.\abs_pipe.data_o_reg [0]:
    port Q[0] of cell $techmap\abs_pipe.$procdff$2186 ($dff)
    port Y[0] of cell $ternary$../../rtl/sobel/sobel.sv:191$6 ($mux)
found and reported 16 problems.

17.10. Executing OPT pass (performing simple optimizations).
found and reported 16 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).

17.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~224 debug messages>
Optimizing module sobel.
<suppressed ~224 debug messages>

17.10.2. Executing OPT_MERGE pass (detect identical cells).

17.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Finding identical cells in module `\sobel'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\rgb_pack.$procmux$2050: \rgb_pack.upsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$903: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'1
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$900: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:190$4: \sobel_conv2d.gx_o -> { 1'0 \sobel_conv2d.gx_o [14:0] }
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:191$6: \sobel_conv2d.gy_o -> { 1'0 \sobel_conv2d.gy_o [14:0] }
  Analyzing evaluation results.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1370.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1370.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1370.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1540.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1540.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1540.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1540.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1302.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1302.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1302.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1302.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1302.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\rgb_pack.$procmux$2050: \rgb_pack.upsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$903: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'1
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$900: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:190$4: \sobel_conv2d.gx_o -> { 1'0 \sobel_conv2d.gx_o [14:0] }
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:191$6: \sobel_conv2d.gy_o -> { 1'0 \sobel_conv2d.gy_o [14:0] }
  Analyzing evaluation results.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1370.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1370.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1370.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1526.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1678.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1456.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1540.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1540.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1540.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1540.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1302.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1302.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1302.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1302.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1302.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1396.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1687.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1294.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1294.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1294.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1294.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1294.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1757.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1776.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1826.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1826.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1831.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1831.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead po490.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1490.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1294.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1294.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1294.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1294.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1294.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1709.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1343.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1728.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1582.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1757.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1776.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1386.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1794.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1813.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1826.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1826.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1831.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1831.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1852.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1852.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1852.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1852.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1871.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1871.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1871.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1871.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1610.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1610.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1935.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1935.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1935.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1935.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1935.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1954.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1954.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1954.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1954.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1954.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1966.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1970.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1991.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1991.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1991.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1547.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1547.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1547.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1547.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$2010.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$2010.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$2010.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$491.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$491.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axirt 7/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1442.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1852.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1852.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1852.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1852.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1424.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1871.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1871.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1871.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1871.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1610.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1610.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1935.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1935.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1935.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1935.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1935.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1356.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1954.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1954.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1954.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1954.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1954.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1966.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1970.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1991.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1991.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1991.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1547.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1547.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1547.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1547.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$2010.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$2010.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$2010.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$491.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$491.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$492.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$493.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$496.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$496.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$497.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$497.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$499.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$499.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$500.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$500.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$501.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$501.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$502.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$502.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$503.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$503.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$504.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$504.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$505.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$505.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 2/2 on $mux $techmap\rx_fifo.$procmux$1261.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 4/5 on $pmux $techmap\rgb_ps_adapter.v:179$493.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$494.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$495.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$496.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$496.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$497.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$497.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$499.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$499.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$500.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$500.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$501.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$501.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$502.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$502.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$503.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$503.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$504.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$504.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$505.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$505.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1646.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1475.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1510.
    dead port 2/2 on $mux $techmap\rx_fifo.$procmux$1261.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1376.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$ternary$../../rtl/sobel/../counter/counter.sv:29$715.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$ternary$../../rtl/sobel/../counter/counter.sv:29$715.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$ternary$../../rtl/sobel/../counter/counter.sv:29$715.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1412.
Removed 256 multiplexer ports.
<suppressed ~134 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
ack.$procmux$1376.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1315.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1664.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$ternary$../../rtl/sobel/../counter/counter.sv:29$715.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$ternary$../../rtl/sobel/../counter/counter.sv:29$715.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$ternary$../../rtl/sobel/../counter/counter.sv:29$715.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1412.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1412.
Removed 256 multiplexer ports.
<suppressed ~134 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    New ctrl vector for $mux cell $techmap\rgb_pack.$procmux$2050: { }
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$972:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y
      New ports: A=1'0, B=1'1, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y
      New ports: A=1'0, B=1'1, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] }
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$975:
      Old ports: A=8'00000000, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y, Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689
      New ports: A=1'0, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0], Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$940:
      Old ports: A=8'00000000, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697
      New ports: A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0], Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [7:1] = { $techmap\sobel_conv2d.line_buff  Optimizing cells in module \sobel.
    New ctrl vector for $mux cell $techmap\rgb_pack.$procmux$2050: { }
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$972:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y
      New ports: A=1'0, B=1'1, Y=$techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] $techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y
      New ports: A=1'0, B=1'1, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0] }
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$975:
      Old ports: A=8'00000000, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y, Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689
      New ports: A=1'0, B=$techmap\rx_fifo.sync_fifo_ram.$procmux$972_Y [0], Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$685_EN[7:0]$689 [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$940:
      Old ports: A=8'00000000, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697
      New ports: A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$937_Y [0], Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] }
  Optimizing cells in module \sobel.
Performed a total of 5 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
er.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$695_EN[7:0]$697 [0] }
  Optimizing cells in module \sobel.
Performed a total of 5 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

17.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

17.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\abs_pipe.$procdff$2186 ($dff) from module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tkeep_reg = 3'000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.frame_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.overrun_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_tx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoted 22 init specs to constant drivers.
Replaced 1 DFF cells.

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Removing $techmap\abs_pipe.$procdff$2186 ($dff) from module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tkeep_reg = 3'000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.frame_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.overrun_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_tx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoted 22 init specs to constant drivers.
Replaced 1 DFF cells.

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [7] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [6] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Finding unused cells or wires in module \sobel..
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [7] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [6] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [5] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [5] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [4] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [4] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [3] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [2] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [3] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [2] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [1] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [1] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [0] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [0] between cell $ternary$../../rtl/sobel/sobel.sv:191$6.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [15] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [14] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [15] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [14] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [13] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [12] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [13] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [12] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [11] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [11] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [10] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [9] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [10] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [9] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [8] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Warning: Driver-driver conflict for \abs_pipe.data_o_reg [8] between cell $ternary$../../rtl/sobel/sobel.sv:190$4.Y and constant 1'0 in sobel: Resolved using constant.
Removed 146 unused cells and 427 unused wires.
Removed 146 unused cells and 427 unused wires.
<suppressed ~185 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
<suppressed ~185 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~2 debug messages>
Optimizing module sobel.
<suppressed ~2 debug messages>

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.10.13. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.10.15. Executing OPT_EXPR pass (perform const folding).

17.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.10.16. Finished OPT passes. (There is nothing left to do.)

17.10.16. Finished OPT passes. (There is nothing left to do.)

17.11. Executing WREDUCE pass (reducing word size of cells).

17.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 16 bits (of 24) from mux cell sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$389 ($mux).
Removed top 1 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$474 ($add).
Removed top 4 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$474 ($add).
Removed top 4 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477 ($add).
Removed top 3 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477 ($add).
Removed top 2 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471 ($add).
Removed top 1 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471 ($add).
Removed top 1 bits (of 2) from port B of cell sobel.$techmap\rgb_pack.$procmux$1362_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$521 ($add).
Removed top 30 bits (of 32) from port Y of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$521 ($add).
Removed top 10 bits (of 19) from mux cell sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1187 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_rx.v:120$578 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:116$574 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571 ($sub).
Removed top 28 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:108$569 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:107$568 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$566 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procdff$2215 ($dff).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$985 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$982 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$980 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$977 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_tx.v:106$603 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../Removed top 16 bits (of 24) from mux cell sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$389 ($mux).
Removed top 1 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$474 ($add).
Removed top 4 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$474 ($add).
Removed top 4 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477 ($add).
Removed top 3 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477 ($add).
Removed top 2 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471 ($add).
Removed top 1 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471 ($add).
Removed top 1 bits (of 2) from port B of cell sobel.$techmap\rgb_pack.$procmux$1362_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$521 ($add).
Removed top 30 bits (of 32) from port Y of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$521 ($add).
Removed top 10 bits (of 19) from mux cell sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1187 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_rx.v:120$578 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:116$574 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571 ($sub).
Removed top 28 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:108$569 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:107$568 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$566 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procdff$2215 ($dff).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$985 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$982 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$980 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$977 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_tx.v:106$603 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:102$599 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$593 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procdff$2206 ($dff).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$950 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$947 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$945 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$942 ($mux).
Removed top 30 bits (of 32) from wire sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:198$518_Y.
Removed top 16 bits (of 24) from wire sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$389_Y.
Removed top 10 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1187_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594_Y.
Removed top 3 bits (of 8) from wire sobel.rgb2gray_inst.blue_term.
Removed top 1 bits (of 8) from wire sobel.rgb2gray_inst.red_term.
Removed top 15 bits (of 24) from wire sobel.rgb2gray_inst.terms_data.
Removed top 15 bits (of 24) from wire sobel.rgb2gray_inst.terms_elastic.data_i.

17.12. Executing PEEPOPT pass (run peephole optimizers).
../submodules/imports/uart_tx.v:102$599 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$593 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procdff$2206 ($dff).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$950 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$947 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$945 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$942 ($mux).
Removed top 30 bits (of 32) from wire sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:198$518_Y.
Removed top 16 bits (of 24) from wire sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$389_Y.
Removed top 10 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1187_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594_Y.
Removed top 3 bits (of 8) from wire sobel.rgb2gray_inst.blue_term.
Removed top 1 bits (of 8) from wire sobel.rgb2gray_inst.red_term.
Removed top 15 bits (of 24) from wire sobel.rgb2gray_inst.terms_data.
Removed top 15 bits (of 24) from wire sobel.rgb2gray_inst.terms_elastic.data_i.

17.12. Executing PEEPOPT pass (run peephole optimizers).

17.13. Executing OPT_CLEAN pass (remove unused cells and wires).

17.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 19 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

17.14. Executing SHARE pass (SAT-based resource sharing).
<suppressed ~1 debug messages>

17.14. Executing SHARE pass (SAT-based resource sharing).

17.15. Executing TECHMAP pass (map to technology primitives).

17.15. Executing TECHMAP pass (map to technology primitives).

17.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v

17.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.15.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.15.2. Continuing TECHMAP pass.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$639f3c0210fcc5e1c908bc2f2b15fa79a0f7d8b3\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$639f3c0210fcc5e1c908bc2f2b15fa79a0f7d8b3\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$ffabd3b4cbee1be9226030f264c01b1383874a52\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$ffabd3b4cbee1be9226030f264c01b1383874a52\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$d544eb687a002b556032f6fb24d754f43a4207cb\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$d544eb687a002b556032f6fb24d754f43a4207cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
No more expansions possible.
<suppressed ~226 debug messages>

17.16. Executing OPT_EXPR pass (perform const folding).
<suppressed ~226 debug messages>

17.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.17. Executing OPT_CLEAN pass (remove unused cells and wires).

17.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 24 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

17.18. Executing ALUMACC pass (create $alu and $macc cells).
<suppressed ~1 debug messages>

17.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sobel:
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$474 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$478 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$479 ($add).
  creating $macc model for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$521 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552 ($add).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594 ($sub).
  merging $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$478 into $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$479.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548.
  creating $alu model for $macc $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$521.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$474.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471.
  creating $macc cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$479: $auto$alumacc.cc:354:replace_macc$2289
  creating $alu model for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$566 ($gt): new $alu
  creating $alu model for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$593 ($gt): new $alu
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$593: $auto$alumacc.cc:474:replace_alu$2292
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$566: $auto$alumacc.cc:474:replace_alu$2297
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471: $auto$alumacc.cc:474:replace_alu$2302
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$474: $auto$alumacc.cc:474:replace_alu$2305
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477: $auto$alumacc.cc:474:replace_alu$2308
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594: $auto$alumacc.cc:474:rExtracting $alu and $macc cells in module sobel:
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$474 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$478 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$479 ($add).
  creating $macc model for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$521 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552 ($add).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594 ($sub).
  merging $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$478 into $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$479.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548.
  creating $alu model for $macc $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$521.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$474.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471.
  creating $macc cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$479: $auto$alumacc.cc:354:replace_macc$2289
  creating $alu model for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$566 ($gt): new $alu
  creating $alu model for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$593 ($gt): new $alu
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$593: $auto$alumacc.cc:474:replace_alu$2292
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$566: $auto$alumacc.cc:474:replace_alu$2297
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$471: $auto$alumacc.cc:474:replace_alu$2302
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$474: $auto$alumacc.cc:474:replace_alu$2305
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$477: $auto$alumacc.cc:474:replace_alu$2308
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$594: $auto$alumacc.cc:474:replace_alu$2311
  creating $alu cell for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$521: $auto$alumacc.cc:474:replace_alu$2314
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548: $auto$alumacc.cc:474:replace_alu$2317
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552: $auto$alumacc.cc:474:replace_alu$2320
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567: $auto$alumacc.cc:474:replace_alu$2323
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571: $auto$alumacc.cc:474:replace_alu$2326
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600: $auto$alumacc.cc:474:replace_alu$2329
  created 12 $alu and 1 $macc cells.

17.19. Executing OPT pass (performing simple optimizations).
eplace_alu$2311
  creating $alu cell for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$521: $auto$alumacc.cc:474:replace_alu$2314
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548: $auto$alumacc.cc:474:replace_alu$2317
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552: $auto$alumacc.cc:474:replace_alu$2320
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$567: $auto$alumacc.cc:474:replace_alu$2323
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$571: $auto$alumacc.cc:474:replace_alu$2326
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$600: $auto$alumacc.cc:474:replace_alu$2329
  created 12 $alu and 1 $macc cells.

17.19. Executing OPT pass (performing simple optimizations).

17.19.1. Executing OPT_EXPR pass (perform const folding).

17.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~10 debug messages>
Optimizing module sobel.
<suppressed ~10 debug messages>

17.19.2. Executing OPT_MERGE pass (detect identical cells).

17.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

17.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

17.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.5. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.6. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).

17.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 3 unused cells and 5 unused wires.
Finding unused cells or wires in module \sobel..
Removed 3 unused cells and 5 unused wires.
<suppressed ~4 debug messages>

17.19.8. Executing OPT_EXPR pass (perform const folding).
<suppressed ~4 debug messages>

17.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.19.9. Rerunning OPT passes. (Maybe there is more to do..)

17.19.9. Rerunning OPT passes. (Maybe there is more to do..)

17.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).

17.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

17.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

17.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.12. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.13. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).

17.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.19.15. Executing OPT_EXPR pass (perform const folding).

17.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.19.16. Finished OPT passes. (There is nothing left to do.)

17.19.16. Finished OPT passes. (There is nothing left to do.)

17.20. Executing FSM pass (extract and optimize FSM).

17.20.1. Executing FSM_DETECT pass (finding FSMs in design).

17.20. Executing FSM pass (extract and optimize FSM).

17.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking sobel.magnitude_inst.mag_elastic.data_o_reg as FSM state register:
    Users of register don't seem to benefit from recoding.

17.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Not marking sobel.magnitude_inst.mag_elastic.data_o_reg as FSM state register:
    Users of register don't seem to benefit from recoding.

17.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

17.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.21. Executing OPT pass (performing simple optimizations).

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).

17.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.21.2. Executing OPT_MERGE pass (detect identical cells).

17.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.21.3. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.21.5. Finished fast OPT passes.

17.21.5. Finished fast OPT passes.

17.22. Executing MEMORY pass.

17.22. Executing MEMORY pass.

17.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

17.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$693' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$703' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691' in module `\sobel': no (compatible) $dff found.

17.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$693' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$703' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691' in module `\sobel': no (compatible) $dff found.

17.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 6 unused cells and 6 unused wires.
Finding unused cells or wires in module \sobel..
Removed 6 unused cells and 6 unused wires.
<suppressed ~7 debug messages>

17.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
<suppressed ~7 debug messages>

17.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).

17.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\rx_fifo.sync_fifo_ram.mem_array' in module `\sobel':
  $techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$693 ($memwr)
  $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sobel_conv2d.line_buffer.sync_ram_delay.mem_array' in module `\sobel':
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$703 ($memwr)
Collecting $memrd, $memwr and $meminit for memory `\rx_fifo.sync_fifo_ram.mem_array' in module `\sobel':
  $techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$693 ($memwr)
  $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:42$691 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sobel_conv2d.line_buffer.sync_ram_delay.mem_array' in module `\sobel':
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:48$703 ($memwr)

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 188 unused cells and 163 unused wires.
Finding unused cells or wires in module \sobel..
Removed 188 unused cells and 163 unused wires.
<suppressed ~218 debug messages>

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
<suppressed ~218 debug messages>

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

17.25. Executing TECHMAP pass (map to technology primitives).

17.25. Executing TECHMAP pass (map to technology primitives).

17.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v

17.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
No more expansions possible.
No more expansions possible.

17.26. Executing ICE40_BRAMINIT pass.

17.26. Executing ICE40_BRAMINIT pass.

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~98 debug messages>
Optimizing module sobel.
<suppressed ~98 debug messages>

17.27.2. Executing OPT_MERGE pass (detect identical cells).

17.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.27.3. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 1 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

17.27.5. Finished fast OPT passes.
<suppressed ~1 debug messages>

17.27.5. Finished fast OPT passes.

17.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

17.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

17.29. Executing OPT pass (performing simple optimizations).

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).

17.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.29.2. Executing OPT_MERGE pass (detect identical cells).

17.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\uart_inst.uart_rx_inst.$procmux$1187:
      Old ports: A=9'101010111, B=9'000000000, Y=$auto$wreduce.cc:455:run$2266 [8:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2266 [0]
      New connections: $auto$wreduce.cc:455:run$2266 [8:1] = { $auto$wreduce.cc:455:run$2266 [0] 1'0 $auto$wreduce.cc:455:run$2266 [0] 1'0 $auto$wreduce.cc:455:run$2266 [0] 1'0 $auto$wreduce.cc:455:run$2266 [0] $auto$wreduce.cc:455:run$2266 [0] }
  Optimizing cells in module \sobel.
Performed a total of 1 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\uart_inst.uart_rx_inst.$procmux$1187:
      Old ports: A=9'101010111, B=9'000000000, Y=$auto$wreduce.cc:455:run$2266 [8:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2266 [0]
      New connections: $auto$wreduce.cc:455:run$2266 [8:1] = { $auto$wreduce.cc:455:run$2266 [0] 1'0 $auto$wreduce.cc:455:run$2266 [0] 1'0 $auto$wreduce.cc:455:run$2266 [0] 1'0 $auto$wreduce.cc:455:run$2266 [0] $auto$wreduce.cc:455:run$2266 [0] }
  Optimizing cells in module \sobel.
Performed a total of 1 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.29.8. Executing OPT_EXPR pass (perform const folding).

17.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.13. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.29.15. Executing OPT_EXPR pass (perform const folding).

17.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.29.16. Finished OPT passes. (There is nothing left to do.)

17.29.16. Finished OPT passes. (There is nothing left to do.)

17.30. Executing TECHMAP pass (map to technology primitives).

17.30. Executing TECHMAP pass (map to technology primitives).

17.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v

17.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.30.3. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=19\Y_WIDTH=19 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=19\Y_WIDTH=19 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=19\B_WIDTH=1\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=19\B_WIDTH=1\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~419 debug messages>

17.31. Executing ICE40_OPT pass (performing simple optimizations).

17.31.1. Running ICE40 specific optimizations.
<suppressed ~419 debug messages>

17.31. Executing ICE40_OPT pass (performing simple optimizations).

17.31.1. Running ICE40 specific optimizations.

17.31.2. Executing OPT_EXPR pass (perform const folding).

17.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~332 debug messages>
Optimizing module sobel.
<suppressed ~332 debug messages>

17.31.3. Executing OPT_MERGE pass (detect identical cells).

17.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

17.31.4. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

17.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).

17.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 140 unused cells and 192 unused wires.
Finding unused cells or wires in module \sobel..
Removed 140 unused cells and 192 unused wires.
<suppressed ~141 debug messages>

17.31.6. Rerunning OPT passes. (Removed registers in this run.)

17.31.7. Running ICE40 specific optimizations.
<suppressed ~141 debug messages>

17.31.6. Rerunning OPT passes. (Removed registers in this run.)

17.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2292.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2292.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2297.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2297.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2311.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[0].carry: CO=\rx_fifo.rd_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[0].carry: CO=\rx_fifo.wr_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2323.slice[0].carry: CO=\uart_inst.uart_rx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2326.slice[0].carry: CO=\uart_inst.uart_rx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2329.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2311.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2323.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2326.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2329.slice[1].adder back to logic.

17.31.8. Executing OPT_EXPR pass (perform const folding).
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2292.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2292.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2297.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2297.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2311.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[0].carry: CO=\rx_fifo.rd_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[0].carry: CO=\rx_fifo.wr_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2323.slice[0].carry: CO=\uart_inst.uart_rx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2326.slice[0].carry: CO=\uart_inst.uart_rx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2329.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2311.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2317.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2320.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2323.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2326.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2329.slice[1].adder back to logic.

17.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~84 debug messages>
Optimizing module sobel.
<suppressed ~84 debug messages>

17.31.9. Executing OPT_MERGE pass (detect identical cells).

17.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

17.31.10. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

17.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).

17.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 14 unused wires.
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

17.31.12. Rerunning OPT passes. (Removed registers in this run.)

17.31.13. Running ICE40 specific optimizations.
<suppressed ~1 debug messages>

17.31.12. Rerunning OPT passes. (Removed registers in this run.)

17.31.13. Running ICE40 specific optimizations.

17.31.14. Executing OPT_EXPR pass (perform const folding).

17.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.31.15. Executing OPT_MERGE pass (detect identical cells).

17.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.31.16. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).

17.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.31.18. Finished OPT passes. (There is nothing left to do.)

17.31.18. Finished OPT passes. (There is nothing left to do.)

17.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

17.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

17.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).

17.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module sobel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2393 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tkeep_reg[2:0] [2] -> \rgb_unpack.downsize.s_axis_tkeep_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2394 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [0] -> \rgb_unpack.downsize.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2395 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [1] -> \rgb_unpack.downsize.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2396 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [2] -> \rgb_unpack.downsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2397 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [3] -> \rgb_unpack.downsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2398 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [4] -> \rgb_unpack.downsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2399 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [5] -> \rgb_unpack.downsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2400 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [6] -> \rgb_unpack.downsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2401 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [7] -> \rgb_unpack.downsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2402 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tvalid_reg[0:0] -> \rgb_unpack.downsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2403 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [0] -> \rgb_unpack.downsize.s_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2404 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [1] -> \rgb_unpack.downsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2405 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [2] -> \rgb_unpack.downsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2406 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [3] -> \rgb_unpack.downsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2407 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [4] -> \rgb_unpack.downsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2408 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [5] -> \rgb_unpack.downsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2409 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [6] -> \rgb_unpack.downsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2410 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [7] -> \rgb_unpack.downsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2411 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [8] -> \rgb_unpack.downsize.s_axis_tdata_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2412 to $_DFFE_PP_ for $techmapSelected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module sobel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2393 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tkeep_reg[2:0] [2] -> \rgb_unpack.downsize.s_axis_tkeep_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2394 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [0] -> \rgb_unpack.downsize.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2395 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [1] -> \rgb_unpack.downsize.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2396 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [2] -> \rgb_unpack.downsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2397 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [3] -> \rgb_unpack.downsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2398 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [4] -> \rgb_unpack.downsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2399 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [5] -> \rgb_unpack.downsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2400 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [6] -> \rgb_unpack.downsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2401 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [7] -> \rgb_unpack.downsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2402 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tvalid_reg[0:0] -> \rgb_unpack.downsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2403 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [0] -> \rgb_unpack.downsize.s_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2404 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [1] -> \rgb_unpack.downsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2405 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [2] -> \rgb_unpack.downsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2406 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [3] -> \rgb_unpack.downsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2407 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [4] -> \rgb_unpack.downsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2408 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [5] -> \rgb_unpack.downsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2409 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [6] -> \rgb_unpack.downsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2410 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [7] -> \rgb_unpack.downsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2411 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [8] -> \rgb_unpack.downsize.s_axis_tdata_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2412 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [9] -> \rgb_unpack.downsize.s_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2413 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [10] -> \rgb_unpack.downsize.s_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2414 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [11] -> \rgb_unpack.downsize.s_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2415 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [12] -> \rgb_unpack.downsize.s_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2416 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [13] -> \rgb_unpack.downsize.s_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2417 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [14] -> \rgb_unpack.downsize.s_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2418 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [15] -> \rgb_unpack.downsize.s_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2419 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [16] -> \rgb_unpack.downsize.s_axis_tdata_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2420 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [17] -> \rgb_unpack.downsize.s_axis_tdata_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2421 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [18] -> \rgb_unpack.downsize.s_axis_tdata_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2422 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [19] -> \rgb_unpack.downsize.s_axis_tdata_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2423 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [20] -> \rgb_unpack.downsize.s_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2424 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [21] -> \rgb_unpack.downsize.s_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2425 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [22] -> \rgb_unpack.downsize.s_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2426 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [23] -> \rgb_unpack.downsize.s_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2570 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [0] -> \mag_pipe.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2571 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [1] -> \mag_pipe.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2572 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [2] -> \mag_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2573 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [3] -> \mag_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2574 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [4] -> \mag_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2575 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [5] -> \mag_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2576 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [6] -> \mag_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2577 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [7] -> \mag_pipe.data_o_reg [7].
  converting $_DFF_\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [9] -> \rgb_unpack.downsize.s_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2413 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [10] -> \rgb_unpack.downsize.s_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2414 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [11] -> \rgb_unpack.downsize.s_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2415 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [12] -> \rgb_unpack.downsize.s_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2416 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [13] -> \rgb_unpack.downsize.s_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2417 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [14] -> \rgb_unpack.downsize.s_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2418 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [15] -> \rgb_unpack.downsize.s_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2419 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [16] -> \rgb_unpack.downsize.s_axis_tdata_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2420 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [17] -> \rgb_unpack.downsize.s_axis_tdata_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2421 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [18] -> \rgb_unpack.downsize.s_axis_tdata_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2422 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [19] -> \rgb_unpack.downsize.s_axis_tdata_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2423 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [20] -> \rgb_unpack.downsize.s_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2424 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [21] -> \rgb_unpack.downsize.s_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2425 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [22] -> \rgb_unpack.downsize.s_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2426 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [23] -> \rgb_unpack.downsize.s_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2570 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [0] -> \mag_pipe.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2571 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [1] -> \mag_pipe.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2572 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [2] -> \mag_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2573 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [3] -> \mag_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2574 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [4] -> \mag_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2575 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [5] -> \mag_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2576 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [6] -> \mag_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2577 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [7] -> \mag_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2578 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [8] -> \mag_pipe.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2579 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [9] -> \mag_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2580 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [10] -> \mag_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2581 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [11] -> \mag_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2582 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [12] -> \mag_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2583 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [13] -> \mag_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2584 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [14] -> \mag_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2585 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [15] -> \mag_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2586 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [16] -> \mag_pipe.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2587 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [17] -> \mag_pipe.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2588 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [18] -> \mag_pipe.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2589 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [19] -> \mag_pipe.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2590 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [20] -> \mag_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2591 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [21] -> \mag_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2592 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [22] -> \mag_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2593 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [23] -> \mag_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2594 to $_DFFE_PP_ for $techmap\mag_pipe.$0\valid_o_reg[0:0] -> \mag_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2647 to $_DFFE_PP_ for $techmap\abs_pipe.$0\valid_o_reg[0:0] -> \abs_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2654 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\valid_o_reg[0:0] -> \rgb_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2757 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tlast_reg[0:0] -> \rgb_pack.upsize.s_axis_tlast_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2758 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tvalid_reg[0:0] -> \rgb_pack.upsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2759 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [0] -> \rgb_pack.upsize.seg_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2760 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [1] -> \rgb_pack.upsize.seg_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2791 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [0] -> \rx_fifo.wr_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2792 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [1] -> \rx_fifo.wr_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2793 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [P_ cell $auto$simplemap.cc:420:simplemap_dff$2578 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [8] -> \mag_pipe.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2579 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [9] -> \mag_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2580 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [10] -> \mag_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2581 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [11] -> \mag_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2582 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [12] -> \mag_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2583 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [13] -> \mag_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2584 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [14] -> \mag_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2585 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [15] -> \mag_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2586 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [16] -> \mag_pipe.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2587 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [17] -> \mag_pipe.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2588 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [18] -> \mag_pipe.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2589 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [19] -> \mag_pipe.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2590 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [20] -> \mag_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2591 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [21] -> \mag_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2592 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [22] -> \mag_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2593 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [23] -> \mag_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2594 to $_DFFE_PP_ for $techmap\mag_pipe.$0\valid_o_reg[0:0] -> \mag_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2647 to $_DFFE_PP_ for $techmap\abs_pipe.$0\valid_o_reg[0:0] -> \abs_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2654 to $_DFFE_PP_ for $techmap\rgb_pipe.$0\valid_o_reg[0:0] -> \rgb_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2757 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tlast_reg[0:0] -> \rgb_pack.upsize.s_axis_tlast_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2758 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tvalid_reg[0:0] -> \rgb_pack.upsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2759 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [0] -> \rgb_pack.upsize.seg_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2760 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [1] -> \rgb_pack.upsize.seg_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2791 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [0] -> \rx_fifo.wr_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2792 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [1] -> \rx_fifo.wr_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2793 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [2] -> \rx_fifo.wr_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2794 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [3] -> \rx_fifo.wr_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2795 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [4] -> \rx_fifo.wr_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2796 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [5] -> \rx_fifo.wr_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2797 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [6] -> \rx_fifo.wr_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2798 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [7] -> \rx_fifo.wr_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2799 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [8] -> \rx_fifo.wr_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2800 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [9] -> \rx_fifo.wr_ptr_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2801 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [0] -> \rx_fifo.rd_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2802 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [1] -> \rx_fifo.rd_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2803 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [2] -> \rx_fifo.rd_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2804 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [3] -> \rx_fifo.rd_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2805 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [4] -> \rx_fifo.rd_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2806 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [5] -> \rx_fifo.rd_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2807 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [6] -> \rx_fifo.rd_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2808 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [7] -> \rx_fifo.rd_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2809 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [8] -> \rx_fifo.rd_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2810 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [9] -> \rx_fifo.rd_ptr_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2904 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [0] -> \magnitude_inst.mag_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2905 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [1] -> \magnitude_inst.mag_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2906 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [2] -> \magnitude_inst.mag_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2907 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [3] -> \magnitude_inst.mag_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2908 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [4] -> \magnitude_inst.mag_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2909 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [5] -> \magnitude_inst.mag_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2910 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [6] -> \magnitude_inst.mag_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2911 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [7] -> \magnitude_inst.mag_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplema2] -> \rx_fifo.wr_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2794 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [3] -> \rx_fifo.wr_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2795 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [4] -> \rx_fifo.wr_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2796 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [5] -> \rx_fifo.wr_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2797 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [6] -> \rx_fifo.wr_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2798 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [7] -> \rx_fifo.wr_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2799 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [8] -> \rx_fifo.wr_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2800 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[9:0] [9] -> \rx_fifo.wr_ptr_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2801 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [0] -> \rx_fifo.rd_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2802 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [1] -> \rx_fifo.rd_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2803 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [2] -> \rx_fifo.rd_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2804 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [3] -> \rx_fifo.rd_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2805 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [4] -> \rx_fifo.rd_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2806 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [5] -> \rx_fifo.rd_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2807 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [6] -> \rx_fifo.rd_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2808 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [7] -> \rx_fifo.rd_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2809 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [8] -> \rx_fifo.rd_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2810 to $_DFFE_PP_ for \rx_fifo.rd_ptr_next_w [9] -> \rx_fifo.rd_ptr_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2904 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [0] -> \magnitude_inst.mag_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2905 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [1] -> \magnitude_inst.mag_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2906 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [2] -> \magnitude_inst.mag_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2907 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [3] -> \magnitude_inst.mag_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2908 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [4] -> \magnitude_inst.mag_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2909 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [5] -> \magnitude_inst.mag_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2910 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [6] -> \magnitude_inst.mag_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2911 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [7] -> \magnitude_inst.mag_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2920 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\valid_o_reg[0:0] -> \magnitude_inst.mag_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2957 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\valid_o_reg[0:0] -> \rgb2gray_inst.terms_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2964 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_rx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2965 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_rx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2966 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_rx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2967 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_rx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2968 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_rx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2969 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_rx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2970 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_rx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2971 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_rx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2972 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_rx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2973 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_rx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2974 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_rx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2975 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_rx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2976 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_rx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2977 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_rx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2978 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_rx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2979 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_rx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2980 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_rx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2981 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_rx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2982 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_rx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2983 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_rx_inst.prescale_reg [15].
  convertip_dff$2920 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\valid_o_reg[0:0] -> \magnitude_inst.mag_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2957 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\valid_o_reg[0:0] -> \rgb2gray_inst.terms_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2964 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_rx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2965 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_rx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2966 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_rx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2967 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_rx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2968 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_rx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2969 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_rx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2970 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_rx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2971 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_rx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2972 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_rx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2973 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_rx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2974 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_rx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2975 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_rx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2976 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_rx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2977 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_rx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2978 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_rx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2979 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_rx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2980 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_rx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2981 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_rx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2982 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_rx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2983 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_rx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2984 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_rx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2985 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_rx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2986 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_rx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3144 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_tx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3145 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_tx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3146 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_tx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3147 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_tx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3148 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_tx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3149 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_tx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3150 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_tx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3151 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_tx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3152 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_tx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3153 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_tx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3154 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_tx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3155 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_tx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3156 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_tx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3157 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_tx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3158 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_tx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3159 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_tx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3160 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_tx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3161 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_tx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3162 to $_DFFE_PP_ for $techmang $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2984 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_rx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2985 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_rx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2986 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_rx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3144 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_tx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3145 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_tx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3146 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_tx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3147 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_tx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3148 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_tx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3149 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_tx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3150 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_tx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3151 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_tx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3152 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_tx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3153 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_tx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3154 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_tx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3155 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_tx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3156 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_tx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3157 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_tx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3158 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_tx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3159 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_tx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3160 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_tx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3161 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_tx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3162 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_tx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3207 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\txd_reg[0:0] -> \uart_inst.uart_tx_inst.txd_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3208 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\s_axis_tready_reg[0:0] -> \uart_inst.uart_tx_inst.s_axis_tready_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3209 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_tx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3210 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_tx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3211 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_tx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3212 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_tx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3213 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [0] -> \uart_inst.uart_tx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3214 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [1] -> \uart_inst.uart_tx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3215 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [2] -> \uart_inst.uart_tx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3216 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [3] -> \uart_inst.uart_tx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3217 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [4] -> \uart_inst.uart_tx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3218 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [5] -> \uart_inst.uart_tx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3219 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [6] -> \uart_inst.uart_tx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3220 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [7] -> \uart_inst.uart_tx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3221 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [8] -> \uart_inst.uart_tx_inst.data_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3421 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.stream_pipe.$0\valid_o_reg[0:0] -> \sobel_conv2d.line_buffer.stream_pipe.valid_o_reg.

17.34. Executing TECHMAP pass (map to technology primitives).
p\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_tx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3207 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\txd_reg[0:0] -> \uart_inst.uart_tx_inst.txd_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3208 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\s_axis_tready_reg[0:0] -> \uart_inst.uart_tx_inst.s_axis_tready_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3209 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_tx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3210 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_tx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3211 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_tx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3212 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_tx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3213 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [0] -> \uart_inst.uart_tx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3214 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [1] -> \uart_inst.uart_tx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3215 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [2] -> \uart_inst.uart_tx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3216 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [3] -> \uart_inst.uart_tx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3217 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [4] -> \uart_inst.uart_tx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3218 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [5] -> \uart_inst.uart_tx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3219 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [6] -> \uart_inst.uart_tx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3220 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [7] -> \uart_inst.uart_tx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3221 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [8] -> \uart_inst.uart_tx_inst.data_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3421 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.stream_pipe.$0\valid_o_reg[0:0] -> \sobel_conv2d.line_buffer.stream_pipe.valid_o_reg.

17.34. Executing TECHMAP pass (map to technology primitives).

17.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v

17.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

17.34.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

17.34.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~160 debug messages>

17.35. Executing OPT_EXPR pass (perform const folding).
<suppressed ~160 debug messages>

17.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~754 debug messages>
Optimizing module sobel.
<suppressed ~754 debug messages>

17.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17.37. Executing ICE40_FFINIT pass (implement FF init values).

17.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in sobel.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2970 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2399 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2397 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2392 (SB_DFF): \rgb_unpack.downsize.s_axis_tkeep_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2390 (SB_DFF): \rgb_unpack.downsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2393 (SB_DFFE): \rgb_unpack.downsize.s_axis_tkeep_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2395 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2965 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2396 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2401 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2404 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2410 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2405 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3144 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3150 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2408 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2409 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2411 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2394 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2412 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2413 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2414 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2415 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2416 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2417 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2418 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2419 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2420 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2421 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2968 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2964 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2425 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2426 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:Handling FF init values in sobel.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2970 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2399 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2397 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2392 (SB_DFF): \rgb_unpack.downsize.s_axis_tkeep_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2390 (SB_DFF): \rgb_unpack.downsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2393 (SB_DFFE): \rgb_unpack.downsize.s_axis_tkeep_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2395 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2965 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2396 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2401 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2404 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2410 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2405 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3144 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3150 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2408 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2409 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2411 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2394 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2412 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2413 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2414 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2415 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2416 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2417 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2418 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2419 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2420 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2421 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2968 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2964 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2425 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2426 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2403 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2402 (SB_DFFE): \rgb_unpack.downsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2962 (SB_DFF): \uart_inst.uart_rx_inst.rxd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2400 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2398 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2756 (SB_DFF): \rgb_pack.upsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3213 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2406 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3152 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2760 (SB_DFFE): \rgb_pack.upsize.seg_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2757 (SB_DFFE): \rgb_pack.upsize.s_axis_tlast_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2758 (SB_DFFE): \rgb_pack.upsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3148 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2971 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2974 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2424 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2972 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2973 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2966 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2422 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2967 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2969 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2423 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2975 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2976 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2977 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2978 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2979 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2980 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2981 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2982 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2983 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2984 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2985 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2986 (SBsimplemap_dff$2403 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2402 (SB_DFFE): \rgb_unpack.downsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2962 (SB_DFF): \uart_inst.uart_rx_inst.rxd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2400 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2398 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2756 (SB_DFF): \rgb_pack.upsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3213 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2406 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3152 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2760 (SB_DFFE): \rgb_pack.upsize.seg_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2757 (SB_DFFE): \rgb_pack.upsize.s_axis_tlast_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2758 (SB_DFFE): \rgb_pack.upsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3148 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2971 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2974 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2424 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2972 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2973 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2966 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2422 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2967 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2969 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2423 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2975 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2976 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2977 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2978 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2979 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2980 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2981 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2982 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2983 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2984 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2985 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2986 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2963 (SB_DFF): \uart_inst.uart_rx_inst.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2759 (SB_DFFE): \rgb_pack.upsize.seg_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3149 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3145 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3146 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2407 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3147 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3155 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3151 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3159 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3221 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3153 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3216 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3160 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3156 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3161 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3154 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3211 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3158 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3215 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3208 (SB_DFFE): \uart_inst.uart_tx_inst.s_axis_tready_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3207 (SB_DFFE): \uart_inst.uart_tx_inst.txd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3210 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3162 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3209 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3212 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3214 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3157 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3217 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3218 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3219 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3220 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [7] = 0

17.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
_DFFE): \uart_inst.uart_rx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2963 (SB_DFF): \uart_inst.uart_rx_inst.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2759 (SB_DFFE): \rgb_pack.upsize.seg_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3149 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3145 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3146 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2407 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3147 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3155 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3151 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3159 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3221 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3153 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3216 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3160 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3156 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3161 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3154 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3211 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3158 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3215 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3208 (SB_DFFE): \uart_inst.uart_tx_inst.s_axis_tready_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3207 (SB_DFFE): \uart_inst.uart_tx_inst.txd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3210 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3162 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3209 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3212 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3214 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3157 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3217 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3218 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3219 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3220 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [7] = 0

17.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in sobel.
  Merging $auto$simplemap.cc:277:simplemap_mux$2989 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2600 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2548 (A=1'0, B=$techmap\rgb_unpack.$procmux$812_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2390 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3103 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1171_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2601 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3228 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3234 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2443 (A=\mag_pipe.data_o_reg [16], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2444 (A=\mag_pipe.data_o_reg [17], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2445 (A=\mag_pipe.data_o_reg [18], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2987 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3102 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1171_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2606 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2449 (A=\mag_pipe.data_o_reg [22], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2450 (A=\mag_pipe.data_o_reg [23], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2958 (A=1'0, B=$techmap\rgb2gray_inst.terms_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2597 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2608 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2596 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2Merging set/reset $_MUX_ cells into SB_FFs in sobel.
  Merging $auto$simplemap.cc:277:simplemap_mux$2989 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2600 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2548 (A=1'0, B=$techmap\rgb_unpack.$procmux$812_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2390 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3103 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1171_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2601 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3228 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3234 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2443 (A=\mag_pipe.data_o_reg [16], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2444 (A=\mag_pipe.data_o_reg [17], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2445 (A=\mag_pipe.data_o_reg [18], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2987 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3102 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1171_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2606 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2449 (A=\mag_pipe.data_o_reg [22], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2450 (A=\mag_pipe.data_o_reg [23], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2958 (A=1'0, B=$techmap\rgb2gray_inst.terms_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2597 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2608 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2596 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2599 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2602 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2523 (A=1'0, B=$techmap\rgb_unpack.$procmux$907_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2613 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2615 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2648 (A=1'0, B=$techmap\abs_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$432_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2647 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2761 (A=1'0, B=$techmap\rgb_pack.$procmux$2089_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2756 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2655 (A=1'0, B=$techmap\rgb_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2654 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2609 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2616 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=1'0, B=\sobel_conv2d.line_buffer.wr_ptr_counter.up_i, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2604 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2754 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2617 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3236 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2595 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2605 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2768 (A=1'0, B=$techmap\rgb_pack.$procmux$2071_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2749 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2779 (A=1'0, B=$techmap\rgb_pack.$procmux$2052_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2812 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$3819 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2792 (SB_DFFE).
  Merging $auto$simpl599 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2602 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2523 (A=1'0, B=$techmap\rgb_unpack.$procmux$907_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2613 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2615 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2648 (A=1'0, B=$techmap\abs_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$432_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2647 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2761 (A=1'0, B=$techmap\rgb_pack.$procmux$2089_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2756 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2655 (A=1'0, B=$techmap\rgb_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2654 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2609 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2616 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=1'0, B=\sobel_conv2d.line_buffer.wr_ptr_counter.up_i, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2604 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2754 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2617 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3236 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2595 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2605 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2768 (A=1'0, B=$techmap\rgb_pack.$procmux$2071_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2749 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2779 (A=1'0, B=$techmap\rgb_pack.$procmux$2052_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2812 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$3819 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2817 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2813 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2814 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2815 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2816 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2818 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3232 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2819 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2820 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2746 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2747 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$3800 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2748 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2990 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2750 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2751 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2752 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2753 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2755 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2811 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [0], S=\rstn_sync_inst.sync_o) emap.cc:277:simplemap_mux$2817 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2813 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2814 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2815 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2816 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2818 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3232 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2819 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2820 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2746 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2747 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$3800 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2748 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2990 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2750 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2751 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2752 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2753 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2755 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$548_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2811 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$552_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2611 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2993 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2618 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2603 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2953 (A=1'0, B=$techmap\magnitude_inst.mag_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$432_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2920 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2448 (A=\mag_pipe.data_o_reg [21], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2991 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2992 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2598 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3104 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1171_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2446 (A=\mag_pipe.data_o_reg [19], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3105 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1171_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2988 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2610 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2447 (A=\mag_pipe.data_o_reg [20], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2994 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2995 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2996 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2997 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2998 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y into $auto$simplemap.cc:420:simplemap_dff$2791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2611 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2993 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2618 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2603 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2953 (A=1'0, B=$techmap\magnitude_inst.mag_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$432_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2920 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2448 (A=\mag_pipe.data_o_reg [21], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2991 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2992 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2598 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3104 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1171_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2446 (A=\mag_pipe.data_o_reg [19], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3105 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1171_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2988 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2610 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2447 (A=\mag_pipe.data_o_reg [20], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$388_Y) into $auto$simplemap.cc:420:simplemap_dff$2423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2994 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2995 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2996 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2997 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2998 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2999 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3000 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3001 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3002 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3003 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3004 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3005 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3134 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1132_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2963 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2612 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2767 (A=1'0, B=$techmap\rgb_pack.$procmux$2071_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3233 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3229 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3230 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2643 (A=1'0, B=$techmap\mag_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3231 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3239 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3235 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3243 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3159 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3237 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3244 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3160 (SB_DFFE).
  Merging $a[11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2999 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3000 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3001 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3002 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3003 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3004 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3005 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1194_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3134 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1132_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2963 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2612 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2767 (A=1'0, B=$techmap\rgb_pack.$procmux$2071_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3233 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3229 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3230 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2643 (A=1'0, B=$techmap\mag_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$424_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3231 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3239 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3235 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3243 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3159 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3237 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3244 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3240 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3245 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3238 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3344 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1041_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3242 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3366 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1017_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3343 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1041_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3246 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3342 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1041_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3345 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1041_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2607 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3241 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3157 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2614 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2589 (SB_DFFE).

17.39. Executing ICE40_OPT pass (performing simple optimizations).
uto$simplemap.cc:277:simplemap_mux$3240 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3245 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3238 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3344 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1041_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3242 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3366 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1017_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3343 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1041_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3246 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3342 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1041_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3345 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1041_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2607 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3241 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1060_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3157 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2614 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2589 (SB_DFFE).

17.39. Executing ICE40_OPT pass (performing simple optimizations).

17.39.1. Running ICE40 specific optimizations.

17.39.1. Running ICE40 specific optimizations.

17.39.2. Executing OPT_EXPR pass (perform const folding).

17.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~129 debug messages>
Optimizing module sobel.
<suppressed ~129 debug messages>

17.39.3. Executing OPT_MERGE pass (detect identical cells).

17.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~3468 debug messages>
Removed a total of 1156 cells.

17.39.4. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
<suppressed ~3468 debug messages>
Removed a total of 1156 cells.

17.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).

17.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 96 unused cells and 1911 unused wires.
Finding unused cells or wires in module \sobel..
Removed 96 unused cells and 1911 unused wires.
<suppressed ~99 debug messages>

17.39.6. Rerunning OPT passes. (Removed registers in this run.)

17.39.7. Running ICE40 specific optimizations.
<suppressed ~99 debug messages>

17.39.6. Rerunning OPT passes. (Removed registers in this run.)

17.39.7. Running ICE40 specific optimizations.

17.39.8. Executing OPT_EXPR pass (perform const folding).

17.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~10 debug messages>
Optimizing module sobel.
<suppressed ~10 debug messages>

17.39.9. Executing OPT_MERGE pass (detect identical cells).

17.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.10. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).

17.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.39.12. Rerunning OPT passes. (Removed registers in this run.)

17.39.13. Running ICE40 specific optimizations.

17.39.12. Rerunning OPT passes. (Removed registers in this run.)

17.39.13. Running ICE40 specific optimizations.

17.39.14. Executing OPT_EXPR pass (perform const folding).

17.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
Optimizing module sobel.

17.39.15. Executing OPT_MERGE pass (detect identical cells).

17.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.16. Executing OPT_RMDFF pass (remove dff with constant values).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).

17.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Finding unused cells or wires in module \sobel..

17.39.18. Finished OPT passes. (There is nothing left to do.)

17.39.18. Finished OPT passes. (There is nothing left to do.)

17.40. Executing TECHMAP pass (map to technology primitives).

17.40. Executing TECHMAP pass (map to technology primitives).

17.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v

17.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.40.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.40.2. Continuing TECHMAP pass.
No more expansions possible.
No more expansions possible.

17.41. Executing ABC pass (technology mapping using ABC).

17.41. Executing ABC pass (technology mapping using ABC).

17.41.1. Extracting gate netlist of module `\sobel' to `<abc-temp-dir>/input.blif'..

17.41.1. Extracting gate netlist of module `\sobel' to `<abc-temp-dir>/input.blif'..
Extracted 346 gates and 544 wires to a netlist network with 196 inputs and 163 outputs.

17.41.1.1. Executing ABC.
Extracted 346 gates and 544 wires to a netlist network with 196 inputs and 163 outputs.

17.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     194.
ABC: Participating nodes from both networks       =     419.
ABC: Participating nodes from the first network   =     194. (  93.27 % of nodes)
ABC: Participating nodes from the second network  =     225. ( 108.17 % of nodes)
ABC: Node pairs (any polarity)                    =     194. (  93.27 % of names can be moved)
ABC: Node pairs (same polarity)                   =     171. (  82.21 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.41.1.2. Re-integrating ABC results.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     194.
ABC: Participating nodes from both networks       =     419.
ABC: Participating nodes from the first network   =     194. (  93.27 % of nodes)
ABC: Participating nodes from the second network  =     225. ( 108.17 % of nodes)
ABC: Node pairs (any polarity)                    =     194. (  93.27 % of names can be moved)
ABC: Node pairs (same polarity)                   =     171. (  82.21 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      414
ABC RESULTS:        internal signals:      185
ABC RESULTS:           input signals:      196
ABC RESULTS:          output signals:      163
Removing temp directory.
ABC RESULTS:              $lut cells:      414
ABC RESULTS:        internal signals:      185
ABC RESULTS:           input signals:      196
ABC RESULTS:          output signals:      163
Removing temp directory.
Removed 0 unused cells and 369 unused wires.

17.42. Executing TECHMAP pass (map to technology primitives).
Removed 0 unused cells and 369 unused wires.

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v

17.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
No more expansions possible.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
No more expansions possible.
<suppressed ~823 debug messages>
Removed 0 unused cells and 414 unused wires.

17.43. Executing HIERARCHY pass (managing design hierarchy).
<suppressed ~823 debug messages>
Removed 0 unused cells and 414 unused wires.

17.43. Executing HIERARCHY pass (managing design hierarchy).

17.43.1. Analyzing design hierarchy..

17.43.1. Analyzing design hierarchy..
Top module:  \sobel

17.43.2. Analyzing design hierarchy..
Top module:  \sobel

17.43.2. Analyzing design hierarchy..
Top module:  \sobel
Removed 0 unused modules.
Top module:  \sobel
Removed 0 unused modules.

17.44. Printing statistics.

17.44. Printing statistics.

=== sobel ===

   Number of wires:                504
   Number of wire bits:           1603
   Number of public wires:         243
   Number of public wire bits:    1228
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                518
     SB_CARRY                       90
     SB_DFF                          4
     SB_DFFE                        44
     SB_DFFESR                     109
     SB_DFFSR                        3
     SB_LUT4                       267
     SB_PLL40_PAD                    1

17.45. Executing CHECK pass (checking for obvious problems).

=== sobel ===

   Number of wires:                504
   Number of wire bits:           1603
   Number of public wires:         243
   Number of public wire bits:    1228
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                518
     SB_CARRY                       90
     SB_DFF                          4
     SB_DFFE                        44
     SB_DFFESR                     109
     SB_DFFSR                        3
     SB_LUT4                       267
     SB_PLL40_PAD                    1

17.45. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

17.46. Executing JSON backend.
checking module sobel..
found and reported 0 problems.

17.46. Executing JSON backend.

Warnings: 33 unique messages, 34 total
End of script. Logfile hash: a6c7f50ce0
CPU: user 0.69s system 0.01s, MEM: 28.30 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 21% 22x opt_clean (0 sec), 19% 21x opt_expr (0 sec), ...

Warnings: 33 unique messages, 34 total
End of script. Logfile hash: a6c7f50ce0
CPU: user 0.69s system 0.01s, MEM: 28.30 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 21% 22x opt_clean (0 sec), 19% 21x opt_expr (0 sec), ...
nextpnr-ice40 --up5k --package sg48 --json build/sobel.json --pcf icebreaker.pcf --asc build/sobel.asc --seed 3 2>&1 | tee -a out.txt
Info: constrained 'mclk_i' to bel 'X12/Y31/io1'
Info: constrained 'mclk_i' to bel 'X12/Y31/io1'
Info: constraining clock net 'mclk_i' to 12.00 MHz
Info: constraining clock net 'mclk_i' to 12.00 MHz
Info: constrained 'rstn_i' to bel 'X16/Y0/io0'
Info: constrained 'rstn_i' to bel 'X16/Y0/io0'
Info: constrained 'uart_rxd_i' to bel 'X13/Y0/io1'
Info: constrained 'uart_txd_o' to bel 'X15/Y0/io0'
Info: constrained 'uart_rxd_i' to bel 'X13/Y0/io1'
Info: constrained 'uart_txd_o' to bel 'X15/Y0/io0'


Info: Packing constants..
Info: Packing constants..
Info: Packing IOs..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info: Packing LUT-FFs..
Info:      153 LCs used as LUT4 only
Info:      114 LCs used as LUT4 and DFF
Info:      153 LCs used as LUT4 only
Info:      114 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info: Packing non-LUT FFs..
Info:       46 LCs used as DFF only
Info: Packing carries..
Info:       46 LCs used as DFF only
Info: Packing carries..
Info:       42 LCs used as CARRY only
Info: Packing RAMs..
Info:       42 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Placing PLLs..
Info:   constrained PLL 'core_pll' to X12/Y31/pll_3
Info:   constrained PLL 'core_pll' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing special functions..
Info: Packing PLLs..
Info: Packing PLLs..
Info:     Input frequency of PLL 'core_pll' is constrained to 12.0 MHz
Info:     Input frequency of PLL 'core_pll' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'core_pll' is constrained to 636.1 MHz
Info:     Derived frequency constraint of 39.8 MHz for net core_clk
Info:     VCO frequency of PLL 'core_pll' is constrained to 636.1 MHz
Info:     Derived frequency constraint of 39.8 MHz for net core_clk
Info: Promoting globals..
Info: Promoting globals..
Info: promoting core_clk (fanout 160)
Info: promoting core_clk (fanout 160)
Info: promoting $abc$7836$auto$rtlil.cc:1969:NotGate$7626 [reset] (fanout 104)
Info: promoting $abc$7836$auto$rtlil.cc:1969:NotGate$7626 [reset] (fanout 104)
Info: promoting $abc$7836$auto$dff2dffe.cc:175:make_patterns_logic$3902 [cen] (fanout 25)
Info: promoting $abc$7836$auto$dff2dffe.cc:175:make_patterns_logic$3902 [cen] (fanout 25)
Info: promoting $abc$7836$auto$dff2dffe.cc:158:make_patterns_logic$4566 [cen] (fanout 25)
Info: promoting $abc$7836$auto$dff2dffe.cc:158:make_patterns_logic$4566 [cen] (fanout 25)
Info: promoting $abc$7836$auto$dff2dffe.cc:175:make_patterns_logic$5419 [cen] (fanout 18)
Info: promoting $abc$7836$auto$dff2dffe.cc:175:make_patterns_logic$5419 [cen] (fanout 18)
Info: promoting $abc$7836$auto$dff2dffe.cc:175:make_patterns_logic$6098 [cen] (fanout 18)
Info: promoting $abc$7836$auto$dff2dffe.cc:175:make_patterns_logic$6098 [cen] (fanout 18)
Info: Constraining chains...
Info: Constraining chains...
Info:       10 LCs used to legalise carry chains.
Info:       10 LCs used to legalise carry chains.
Info: Checksum: 0x6273624d

Info: Checksum: 0x6273624d

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x67e0f2ff
Info: Checksum: 0x67e0f2ff

Info: Device utilisation:

Info: Device utilisation:
Info: 	         ICESTORM_LC:   367/ 5280     6%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:     4/   96     4%
Info: 	         ICESTORM_LC:   367/ 5280     6%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 273 cells, random placement wirelen = 8260.
Info: Creating initial analytic placement for 273 cells, random placement wirelen = 8260.
Info:     at initial placer iter 0, wirelen = 181
Info:     at initial placer iter 0, wirelen = 181
Info:     at initial placer iter 1, wirelen = 190
Info:     at initial placer iter 1, wirelen = 190
Info:     at initial placer iter 2, wirelen = 189
Info:     at initial placer iter 2, wirelen = 189
Info:     at initial placer iter 3, wirelen = 168
Info:     at initial placer iter 3, wirelen = 168
Info: Running main analytical placer.
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 176, spread = 902, legal = 1267; time = 0.00s
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 176, spread = 902, legal = 1267; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 1247, spread = 1291, legal = 1319; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 1247, spread = 1291, legal = 1319; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 192, spread = 832, legal = 1256; time = 0.03s
Info:     at iteration #1, type ALL: wirelen solved = 192, spread = 832, legal = 1256; time = 0.03s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 284, spread = 868, legal = 1241; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 284, spread = 868, legal = 1241; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 1179, spread = 1223, legal = 1263; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 1179, spread = 1223, legal = 1263; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 179, spread = 691, legal = 1299; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 179, spread = 691, legal = 1299; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 250, spread = 658, legal = 1086; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 250, spread = 658, legal = 1086; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 1022, spread = 1070, legal = 1093; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 1022, spread = 1070, legal = 1093; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 169, spread = 740, legal = 1202; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 169, spread = 740, legal = 1202; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 290, spread = 802, legal = 1168; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 290, spread = 802, legal = 1168; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 1102, spread = 1142, legal = 1180; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 1102, spread = 1142, legal = 1180; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 210, spread = 693, legal = 1202; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 210, spread = 693, legal = 1202; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 271, spread = 740, legal = 1192; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 271, spread = 740, legal = 1192; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 1123, spread = 1171, legal = 1192; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 1123, spread = 1171, legal = 1192; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 211, spread = 743, legal = 1184; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 211, spread = 743, legal = 1184; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 326, spread = 764, legal = 1087; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 326, spread = 764, legal = 1087; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 1021, spread = 1072, legal = 1087; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 1021, spread = 1072, legal = 1087; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 221, spread = 729, legal = 1284; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 221, spread = 729, legal = 1284; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 347, spread = 796, legal = 1157; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 347, spread = 796, legal = 1157; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 1081, spread = 1136, legal = 1157; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 1081, spread = 1136, legal = 1157; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 242, spread = 698, legal = 1387; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 242, spread = 698, legal = 1387; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 395, spread = 753, legal = 1151; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 395, spread = 753, legal = 1151; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 1075, spread = 1126, legal = 1163; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 1075, spread = 1126, legal = 1163; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 241, spread = 726, legal = 1358; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 241, spread = 726, legal = 1358; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 343, spread = 775, legal = 1196; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 343, spread = 775, legal = 1196; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 1115, spread = 1164, legal = 1196; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 1115, spread = 1164, legal = 1196; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 289, spread = 813, legal = 1207; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 289, spread = 813, legal = 1207; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 394, spread = 860, legal = 1185; time = 0.00s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 394, spread = 860, legal = 1185; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 1099, spread = 1157, legal = 1186; time = 0.00s
Info:     at iteration #10, type SB_GB: wirelen solved = 1099, spread = 1157, legal = 1186; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 313, spread = 784, legal = 1321; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 313, spread = 784, legal = 1321; time = 0.00s
Info: HeAP Placer Time: 0.12s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.00s
Info: HeAP Placer Time: 0.12s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.06s
Info:   of which strict legalisation: 0.06s


Info: Running simulated annealing placer for refinement.
Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 88, wirelen = 1184
Info:   at iteration #1: temp = 0.000000, timing cost = 88, wirelen = 1184
Info:   at iteration #5: temp = 0.000000, timing cost = 68, wirelen = 885
Info:   at iteration #5: temp = 0.000000, timing cost = 68, wirelen = 885
Info:   at iteration #10: temp = 0.000000, timing cost = 79, wirelen = 807
Info:   at iteration #10: temp = 0.000000, timing cost = 79, wirelen = 807
Info:   at iteration #15: temp = 0.000000, timing cost = 76, wirelen = 757
Info:   at iteration #15: temp = 0.000000, timing cost = 76, wirelen = 757
Info:   at iteration #20: temp = 0.000000, timing cost = 76, wirelen = 734
Info:   at iteration #20: temp = 0.000000, timing cost = 76, wirelen = 734
Info:   at iteration #24: temp = 0.000000, timing cost = 74, wirelen = 711 
Info: SA placement time 0.07s
Info:   at iteration #24: temp = 0.000000, timing cost = 74, wirelen = 711 
Info: SA placement time 0.07s

Info: Max frequency for clock 'core_clk_$glb_clk': 39.61 MHz (FAIL at 39.76 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 5.19 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 7.35 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [   -94,   3711) |******+
Info: [  3711,   7516) |************************************+
Info: [  7516,  11321) |***********************+
Info: [ 11321,  15126) |************************************************************ 
Info: [ 15126,  18931) |*****************************+
Info: [ 18931,  22736) |********************************************************+
Info: [ 22736,  26541) | 
Info: [ 26541,  30346) | 

Info: Max frequency for clock 'core_clk_$glb_clk': 39.61 MHz (FAIL at 39.76 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 5.19 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 7.35 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [   -94,   3711) |******+
Info: [  3711,   7516) |************************************+
Info: [  7516,  11321) |***********************+
Info: [ 11321,  15126) |************************************************************ 
Info: [ 15126,  18931) |*****************************+
Info: [ 18931,  22736) |********************************************************+
Info: [ 22736,  26541) | 
Info: [ 26541,  30346) | 
Info: [ 30346,  34151) | 
Info: [ 34151,  37956) | 
Info: [ 37956,  41761) | 
Info: [ 41761,  45566) | 
Info: [ 45566,  49371) | 
Info: [ 49371,  53176) | 
Info: [ 53176,  56981) | 
Info: [ 56981,  60786) | 
Info: [ 60786,  64591) | 
Info: [ 64591,  68396) | 
Info: [ 68396,  72201) | 
Info: [ 72201,  76006) |+
Info: [ 30346,  34151) | 
Info: [ 34151,  37956) | 
Info: [ 37956,  41761) | 
Info: [ 41761,  45566) | 
Info: [ 45566,  49371) | 
Info: [ 49371,  53176) | 
Info: [ 53176,  56981) | 
Info: [ 56981,  60786) | 
Info: [ 60786,  64591) | 
Info: [ 64591,  68396) | 
Info: [ 68396,  72201) | 
Info: [ 72201,  76006) |+
Info: Checksum: 0xf35856b5
Info: Checksum: 0xf35856b5

Info: Routing..
Info: Setting up routing queue.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1077 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info: Routing 1077 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       54        865 |   54   865 |       145|       0.04       0.04|
Info:       1000 |       54        865 |   54   865 |       145|       0.04       0.04|
Info:       1145 |       55       1010 |    1   145 |         0|       0.04       0.07|
Info: Routing complete.
Info: Router1 time 0.07s
Info:       1145 |       55       1010 |    1   145 |         0|       0.04       0.07|
Info: Routing complete.
Info: Router1 time 0.07s
Info: Checksum: 0x369457cc
Info: Checksum: 0x369457cc

Info: Critical path report for clock 'core_clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source $abc$7836$auto$blifparse.cc:492:parse_blif$7960_LC.O
Info:  1.8  3.2    Net uart_inst.uart_tx_inst.prescale_reg[0] budget 0.000000 ns (12,2) -> (12,1)
Info:                Sink $abc$7836$auto$blifparse.cc:492:parse_blif$8005_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:70
Info:  1.3  4.4  Source $abc$7836$auto$blifparse.cc:492:parse_blif$8005_LC.O
Info:  1.8  6.2    Net $auto$alumacc.cc:474:replace_alu$2292.C[1] budget 0.000000 ns (12,1) -> (11,1)

Info: Critical path report for clock 'core_clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source $abc$7836$auto$blifparse.cc:492:parse_blif$7960_LC.O
Info:  1.8  3.2    Net uart_inst.uart_tx_inst.prescale_reg[0] budget 0.000000 ns (12,2) -> (12,1)
Info:                Sink $abc$7836$auto$blifparse.cc:492:parse_blif$8005_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:70
Info:  1.3  4.4  Source $abc$7836$auto$blifparse.cc:492:parse_blif$8005_LC.O
Info:  1.8  6.2    Net $auto$alumacc.cc:474:replace_alu$2292.C[1] budget 0.000000 ns (12,1) -> (11,1)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.7  6.9  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  6.9    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[1].carry$CARRY.CIN
Info:  0.3  7.1  Source $auto$alumacc.cc:474:replace_alu$2292.slice[1].carry$CARRY.COUT
Info:  0.0  7.1    Net $auto$alumacc.cc:474:replace_alu$2292.C[2] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[2].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  7.4  Source $auto$alumacc.cc:474:replace_alu$2292.slice[2].carry$CARRY.COUT
Info:  0.0  7.4    Net $auto$alumacc.cc:474:replace_alu$2292.C[3] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  7.7  Source $auto$alumacc.cc:474:replace_alu$2292.slice[3].carry$CARRY.COUT
Info:  0.0  7.7    Net $auto$alumacc.cc:474:replace_alu$2292.C[4] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.0  Source $auto$alumacc.cc:474:replace_alu$2292.slice[4].carry$CARRY.COUT
Info:  0.0  8.0    Net $auto$alumacc.cc:474:replace_alu$2292.C[5] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.7  6.9  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  6.9    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[1].carry$CARRY.CIN
Info:  0.3  7.1  Source $auto$alumacc.cc:474:replace_alu$2292.slice[1].carry$CARRY.COUT
Info:  0.0  7.1    Net $auto$alumacc.cc:474:replace_alu$2292.C[2] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[2].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  7.4  Source $auto$alumacc.cc:474:replace_alu$2292.slice[2].carry$CARRY.COUT
Info:  0.0  7.4    Net $auto$alumacc.cc:474:replace_alu$2292.C[3] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  7.7  Source $auto$alumacc.cc:474:replace_alu$2292.slice[3].carry$CARRY.COUT
Info:  0.0  7.7    Net $auto$alumacc.cc:474:replace_alu$2292.C[4] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.0  Source $auto$alumacc.cc:474:replace_alu$2292.slice[4].carry$CARRY.COUT
Info:  0.0  8.0    Net $auto$alumacc.cc:474:replace_alu$2292.C[5] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.3  Source $auto$alumacc.cc:474:replace_alu$2292.slice[5].carry$CARRY.COUT
Info:  0.0  8.3    Net $auto$alumacc.cc:474:replace_alu$2292.C[6] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[6].carry$CARRY.CIN
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.3  Source $auto$alumacc.cc:474:replace_alu$2292.slice[5].carry$CARRY.COUT
Info:  0.0  8.3    Net $auto$alumacc.cc:474:replace_alu$2292.C[6] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.5  Source $auto$alumacc.cc:474:replace_alu$2292.slice[6].carry$CARRY.COUT
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.5  Source $auto$alumacc.cc:474:replace_alu$2292.slice[6].carry$CARRY.COUT
Info:  0.0  8.5    Net $auto$alumacc.cc:474:replace_alu$2292.C[7] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:  0.0  8.5    Net $auto$alumacc.cc:474:replace_alu$2292.C[7] budget 0.000000 ns (11,1) -> (11,1)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.8  Source $auto$alumacc.cc:474:replace_alu$2292.slice[7].carry$CARRY.COUT
Info:  0.6  9.4    Net $auto$alumacc.cc:474:replace_alu$2292.C[8] budget 0.560000 ns (11,1) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  9.7  Source $auto$alumacc.cc:474:replace_alu$2292.slice[8].carry$CARRY.COUT
Info:  0.3  8.8  Source $auto$alumacc.cc:474:replace_alu$2292.slice[7].carry$CARRY.COUT
Info:  0.6  9.4    Net $auto$alumacc.cc:474:replace_alu$2292.C[8] budget 0.560000 ns (11,1) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  9.7  Source $auto$alumacc.cc:474:replace_alu$2292.slice[8].carry$CARRY.COUT
Info:  0.0  9.7    Net $auto$alumacc.cc:474:replace_alu$2292.C[9] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:  0.0  9.7    Net $auto$alumacc.cc:474:replace_alu$2292.C[9] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  9.9  Source $auto$alumacc.cc:474:replace_alu$2292.slice[9].carry$CARRY.COUT
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  9.9  Source $auto$alumacc.cc:474:replace_alu$2292.slice[9].carry$CARRY.COUT
Info:  0.0  9.9    Net $auto$alumacc.cc:474:replace_alu$2292.C[10] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:  0.0  9.9    Net $auto$alumacc.cc:474:replace_alu$2292.C[10] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 10.2  Source $auto$alumacc.cc:474:replace_alu$2292.slice[10].carry$CARRY.COUT
Info:  0.0 10.2    Net $auto$alumacc.cc:474:replace_alu$2292.C[11] budget 0.000000 ns (11,2) -> (11,2)
Info:  0.3 10.2  Source $auto$alumacc.cc:474:replace_alu$2292.slice[10].carry$CARRY.COUT
Info:  0.0 10.2    Net $auto$alumacc.cc:474:replace_alu$2292.C[11] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 10.5  Source $auto$alumacc.cc:474:replace_alu$2292.slice[11].carry$CARRY.COUT
Info:  0.0 10.5    Net $auto$alumacc.cc:474:replace_alu$2292.C[12] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 10.5  Source $auto$alumacc.cc:474:replace_alu$2292.slice[11].carry$CARRY.COUT
Info:  0.0 10.5    Net $auto$alumacc.cc:474:replace_alu$2292.C[12] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 10.8  Source $auto$alumacc.cc:474:replace_alu$2292.slice[12].carry$CARRY.COUT
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 10.8  Source $auto$alumacc.cc:474:replace_alu$2292.slice[12].carry$CARRY.COUT
Info:  0.0 10.8    Net $auto$alumacc.cc:474:replace_alu$2292.C[13] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:  0.0 10.8    Net $auto$alumacc.cc:474:replace_alu$2292.C[13] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 11.0  Source $auto$alumacc.cc:474:replace_alu$2292.slice[13].carry$CARRY.COUT
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 11.0  Source $auto$alumacc.cc:474:replace_alu$2292.slice[13].carry$CARRY.COUT
Info:  0.0 11.0    Net $auto$alumacc.cc:474:replace_alu$2292.C[14] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:  0.0 11.0    Net $auto$alumacc.cc:474:replace_alu$2292.C[14] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 11.3  Source $auto$alumacc.cc:474:replace_alu$2292.slice[14].carry$CARRY.COUT
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 11.3  Source $auto$alumacc.cc:474:replace_alu$2292.slice[14].carry$CARRY.COUT
Info:  0.0 11.3    Net $auto$alumacc.cc:474:replace_alu$2292.C[15] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 11.6  Source $auto$alumacc.cc:474:replace_alu$2292.slice[15].carry$CARRY.COUT
Info:  0.0 11.3    Net $auto$alumacc.cc:474:replace_alu$2292.C[15] budget 0.000000 ns (11,2) -> (11,2)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 11.6  Source $auto$alumacc.cc:474:replace_alu$2292.slice[15].carry$CARRY.COUT
Info:  0.6 12.2    Net $auto$alumacc.cc:474:replace_alu$2292.C[16] budget 0.560000 ns (11,2) -> (11,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[16].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:  0.6 12.2    Net $auto$alumacc.cc:474:replace_alu$2292.C[16] budget 0.560000 ns (11,2) -> (11,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[16].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 12.4  Source $auto$alumacc.cc:474:replace_alu$2292.slice[16].carry$CARRY.COUT
Info:  0.0 12.4    Net $auto$alumacc.cc:474:replace_alu$2292.C[17] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[17].carry$CARRY.CIN
Info:  0.3 12.4  Source $auto$alumacc.cc:474:replace_alu$2292.slice[16].carry$CARRY.COUT
Info:  0.0 12.4    Net $auto$alumacc.cc:474:replace_alu$2292.C[17] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[17].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 12.7  Source $auto$alumacc.cc:474:replace_alu$2292.slice[17].carry$CARRY.COUT
Info:  0.0 12.7    Net $auto$alumacc.cc:474:replace_alu$2292.C[18] budget 0.000000 ns (11,3) -> (11,3)
Info:  0.3 12.7  Source $auto$alumacc.cc:474:replace_alu$2292.slice[17].carry$CARRY.COUT
Info:  0.0 12.7    Net $auto$alumacc.cc:474:replace_alu$2292.C[18] budget 0.000000 ns (11,3) -> (11,3)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[18].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 13.0  Source $auto$alumacc.cc:474:replace_alu$2292.slice[18].carry$CARRY.COUT
Info:                Sink $auto$alumacc.cc:474:replace_alu$2292.slice[18].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:59
Info:                  ../../rtl/sobel/../../submodules/imports/uart.v:75
Info:                  ../../rtl/sobel/../../submodules/imports/uart_tx.v:86
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 13.0  Source $auto$alumacc.cc:474:replace_alu$2292.slice[18].carry$CARRY.COUT
Info:  0.7 13.6    Net $nextpnr_ICESTORM_LC_1$I3 budget 0.660000 ns (11,3) -> (11,3)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 14.5  Source $nextpnr_ICESTORM_LC_1.O
Info:  0.7 13.6    Net $nextpnr_ICESTORM_LC_1$I3 budget 0.660000 ns (11,3) -> (11,3)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.9 14.5  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.8 16.3    Net $abc$7836$auto$alumacc.cc:491:replace_alu$2294[18] budget 8.049000 ns (11,3) -> (10,2)
Info:                Sink $abc$7836$auto$blifparse.cc:492:parse_blif$7876_LC.I2
Info:  1.8 16.3    Net $abc$7836$auto$alumacc.cc:491:replace_alu$2294[18] budget 8.049000 ns (11,3) -> (10,2)
Info:                Sink $abc$7836$auto$blifparse.cc:492:parse_blif$7876_LC.I2
Info:  1.2 17.5  Source $abc$7836$auto$blifparse.cc:492:parse_blif$7876_LC.O
Info:  1.8 19.2    Net $abc$7836$auto$dff2dffe.cc:175:make_patterns_logic$6786 budget 2.683000 ns (10,2) -> (10,2)
Info:                Sink $abc$7836$auto$blifparse.cc:492:parse_blif$7875_LC.I2
Info:  1.2 17.5  Source $abc$7836$auto$blifparse.cc:492:parse_blif$7876_LC.O
Info:  1.8 19.2    Net $abc$7836$auto$dff2dffe.cc:175:make_patterns_logic$6786 budget 2.683000 ns (10,2) -> (10,2)
Info:                Sink $abc$7836$auto$blifparse.cc:492:parse_blif$7875_LC.I2
Info:  1.2 20.5  Source $abc$7836$auto$blifparse.cc:492:parse_blif$7875_LC.O
Info:  1.8 22.3    Net $abc$7836$auto$dff2dffe.cc:175:make_patterns_logic$6145 budget 2.683000 ns (10,2) -> (10,2)
Info:                Sink $abc$7836$auto$blifparse.cc:492:parse_blif$7961_LC.CEN
Info:  1.2 20.5  Source $abc$7836$auto$blifparse.cc:492:parse_blif$7875_LC.O
Info:  1.8 22.3    Net $abc$7836$auto$dff2dffe.cc:175:make_patterns_logic$6145 budget 2.683000 ns (10,2) -> (10,2)
Info:                Sink $abc$7836$auto$blifparse.cc:492:parse_blif$7961_LC.CEN
Info:  0.1 22.4  Setup $abc$7836$auto$blifparse.cc:492:parse_blif$7961_LC.CEN
Info: 11.7 ns logic, 10.6 ns routing

Info:  0.1 22.4  Setup $abc$7836$auto$blifparse.cc:492:parse_blif$7961_LC.CEN
Info: 11.7 ns logic, 10.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge core_clk_$glb_clk':
Info: Critical path report for cross-domain path '<async>' -> 'posedge core_clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rstn_i$sb_io.D_IN_0
Info: curr total
Info:  0.0  0.0  Source rstn_i$sb_io.D_IN_0
Info:  4.1  4.1    Net rstn_i$SB_IO_IN budget 23.917999 ns (16,0) -> (9,5)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$2384_DFFLC.I0
Info:                Defined in:
Info:  4.1  4.1    Net rstn_i$SB_IO_IN budget 23.917999 ns (16,0) -> (9,5)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$2384_DFFLC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:42
Info:                  ../../rtl/sobel/../../submodules/imports/sync2.sv:6
Info:  1.2  5.4  Setup $auto$simplemap.cc:420:simplemap_dff$2384_DFFLC.I0
Info: 1.2 ns logic, 4.1 ns routing
Info:                  ../../rtl/sobel/sobel.sv:42
Info:                  ../../rtl/sobel/../../submodules/imports/sync2.sv:6
Info:  1.2  5.4  Setup $auto$simplemap.cc:420:simplemap_dff$2384_DFFLC.I0
Info: 1.2 ns logic, 4.1 ns routing

Info: Critical path report for cross-domain path 'posedge core_clk_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source $abc$7836$auto$blifparse.cc:492:parse_blif$7838_LC.O
Info:  2.8  4.2    Net $abc$7836$auto$ice40_ffinit.cc:141:execute$7622 budget 40.330002 ns (10,1) -> (14,1)
Info:                Sink $abc$7836$auto$blifparse.cc:492:parse_blif$7998_LC.I0

Info: Critical path report for cross-domain path 'posedge core_clk_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source $abc$7836$auto$blifparse.cc:492:parse_blif$7838_LC.O
Info:  2.8  4.2    Net $abc$7836$auto$ice40_ffinit.cc:141:execute$7622 budget 40.330002 ns (10,1) -> (14,1)
Info:                Sink $abc$7836$auto$blifparse.cc:492:parse_blif$7998_LC.I0
Info:  1.3  5.5  Source $abc$7836$auto$blifparse.cc:492:parse_blif$7998_LC.O
Info:  1.8  7.3    Net uart_txd_o$SB_IO_OUT budget 40.328999 ns (14,1) -> (15,0)
Info:                Sink uart_txd_o$sb_io.D_OUT_0
Info:  1.3  5.5  Source $abc$7836$auto$blifparse.cc:492:parse_blif$7998_LC.O
Info:  1.8  7.3    Net uart_txd_o$SB_IO_OUT budget 40.328999 ns (14,1) -> (15,0)
Info:                Sink uart_txd_o$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:13
Info: 2.7 ns logic, 4.6 ns routing

Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:13
Info: 2.7 ns logic, 4.6 ns routing

Info: Max frequency for clock 'core_clk_$glb_clk': 44.73 MHz (PASS at 39.76 MHz)

Info: Max frequency for clock 'core_clk_$glb_clk': 44.73 MHz (PASS at 39.76 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 5.38 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 7.28 ns

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 5.38 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 7.28 ns

Info: Slack histogram:
Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [  2797,   6460) |*************** 
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [  2797,   6460) |*************** 
Info: [  6460,  10123) |*****************************+
Info: [ 10123,  13786) |****************+
Info: [ 13786,  17449) |************************************************************ 
Info: [  6460,  10123) |*****************************+
Info: [ 10123,  13786) |****************+
Info: [ 13786,  17449) |************************************************************ 
Info: [ 17449,  21112) |*************************************************+
Info: [ 21112,  24775) |+
Info: [ 24775,  28438) | 
Info: [ 28438,  32101) | 
Info: [ 17449,  21112) |*************************************************+
Info: [ 21112,  24775) |+
Info: [ 24775,  28438) | 
Info: [ 28438,  32101) | 
Info: [ 32101,  35764) | 
Info: [ 35764,  39427) | 
Info: [ 39427,  43090) | 
Info: [ 43090,  46753) | 
Info: [ 46753,  50416) | 
Info: [ 32101,  35764) | 
Info: [ 35764,  39427) | 
Info: [ 39427,  43090) | 
Info: [ 43090,  46753) | 
Info: [ 46753,  50416) | 
Info: [ 50416,  54079) | 
Info: [ 54079,  57742) | 
Info: [ 57742,  61405) | 
Info: [ 61405,  65068) | 
Info: [ 65068,  68731) | 
Info: [ 50416,  54079) | 
Info: [ 54079,  57742) | 
Info: [ 57742,  61405) | 
Info: [ 61405,  65068) | 
Info: [ 65068,  68731) | 
Info: [ 68731,  72394) | 
Info: [ 72394,  76057) |+
Info: [ 68731,  72394) | 
Info: [ 72394,  76057) |+

Info: Program finished normally.

Info: Program finished normally.
icepack build/sobel.asc build/sobel.bin 2>&1 | tee -a out.txt
