	component platform is
		port (
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			fifo_0_out_valid                  : out   std_logic;                                        -- valid
			fifo_0_out_data                   : out   std_logic_vector(31 downto 0);                    -- data
			fifo_0_out_ready                  : in    std_logic                     := 'X';             -- ready
			new_sdram_controller_0_wire_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke   : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n  : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm   : out   std_logic_vector(1 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n  : out   std_logic;                                        -- we_n
			pio_0_external_connection_export  : out   std_logic_vector(9 downto 0);                     -- export
			pll_0_locked_export               : out   std_logic;                                        -- export
			pll_0_outclk1_clk                 : out   std_logic;                                        -- clk
			pll_1_locked_export               : out   std_logic;                                        -- export
			pll_1_outclk1_clk                 : out   std_logic;                                        -- clk
			reset_reset_n                     : in    std_logic                     := 'X'              -- reset_n
		);
	end component platform;

