/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jun 27 10:52:38 2017
 *                 Full Compile MD5 Checksum  de13a1e8011803b5a40ab14e4d71d071
 *                     (minus title and desc)
 *                 MD5 Checksum               b694fcab41780597392ed5a8f558ad3e
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1570
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_AUD_FMM_IOP_MISC_H__
#define BCHP_AUD_FMM_IOP_MISC_H__

/***************************************************************************
 *AUD_FMM_IOP_MISC
 ***************************************************************************/
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC  0x20cb8100 /* [RW][32] SW_INIT_LOGIC for various IOP blocks */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS   0x20cb8104 /* [RW][32] SW_INIT_REGS for various IOP blocks */
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL       0x20cb8110 /* [RW][32] IOP_DIAG control register */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS         0x20cb8140 /* [RO][32] Error Status Register */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET     0x20cb8144 /* [WO][32] Error Set Register */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR   0x20cb8148 /* [WO][32] Error Clear Register */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK           0x20cb814c /* [RO][32] Mask Status Register */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET       0x20cb8150 /* [WO][32] Mask Set Register */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR     0x20cb8154 /* [WO][32] Mask Clear Register */

/***************************************************************************
 *IOP_SW_INIT_LOGIC - SW_INIT_LOGIC for various IOP blocks
 ***************************************************************************/
/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: reserved0 [31:19] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_reserved0_MASK     0xfff80000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_reserved0_SHIFT    19

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_OUT_MS_0 [18:18] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_MS_0_MASK 0x00040000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_MS_0_SHIFT 18
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_MS_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_MS_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_MS_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_ATTG_0 [17:17] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_ATTG_0_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_ATTG_0_SHIFT 17
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_ATTG_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_ATTG_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_ATTG_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_IN_I2S_0 [16:16] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_I2S_0_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_I2S_0_SHIFT 16
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_I2S_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_I2S_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_I2S_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_IN_HDMI_0 [15:15] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_HDMI_0_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_HDMI_0_SHIFT 15
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_HDMI_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_HDMI_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_HDMI_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_IN_SPDIF_0 [14:14] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_SPDIF_0_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_SPDIF_0_SHIFT 14
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_SPDIF_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_SPDIF_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_IN_SPDIF_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_DUMMYSINK_0 [13:13] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_DUMMYSINK_0_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_DUMMYSINK_0_SHIFT 13
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_DUMMYSINK_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_DUMMYSINK_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_DUMMYSINK_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_LOOPBACK_0 [12:12] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_LOOPBACK_0_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_LOOPBACK_0_SHIFT 12
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_LOOPBACK_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_LOOPBACK_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_LOOPBACK_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_NCO_4 [11:11] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_4_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_4_SHIFT 11
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_4_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_4_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_4_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_NCO_3 [10:10] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_3_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_3_SHIFT 10
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_3_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_3_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_3_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_NCO_2 [09:09] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_2_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_2_SHIFT 9
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_2_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_2_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_2_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_NCO_1 [08:08] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_1_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_1_SHIFT 8
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_1_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_1_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_1_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_NCO_0 [07:07] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_0_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_0_SHIFT 7
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_NCO_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_PLL_1 [06:06] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_PLL_1_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_PLL_1_SHIFT 6
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_PLL_1_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_PLL_1_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_PLL_1_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_PLL_0 [05:05] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_PLL_0_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_PLL_0_SHIFT 5
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_PLL_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_PLL_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_PLL_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_OUT_DAC_0 [04:04] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_DAC_0_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_DAC_0_SHIFT 4
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_DAC_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_DAC_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_DAC_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_OUT_MAI_0 [03:03] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_MAI_0_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_MAI_0_SHIFT 3
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_MAI_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_MAI_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_MAI_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_OUT_SPDIF_0 [02:02] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_SPDIF_0_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_SPDIF_0_SHIFT 2
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_SPDIF_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_SPDIF_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_SPDIF_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_OUT_I2S_1 [01:01] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_I2S_1_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_I2S_1_SHIFT 1
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_I2S_1_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_I2S_1_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_I2S_1_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_LOGIC :: IOP_SW_INIT_LOGIC_OUT_I2S_0 [00:00] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_I2S_0_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_I2S_0_SHIFT 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_I2S_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_I2S_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_LOGIC_IOP_SW_INIT_LOGIC_OUT_I2S_0_Init 1

/***************************************************************************
 *IOP_SW_INIT_REGS - SW_INIT_REGS for various IOP blocks
 ***************************************************************************/
/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: reserved0 [31:19] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_reserved0_MASK      0xfff80000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_reserved0_SHIFT     19

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_OUT_MS_0 [18:18] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_MS_0_MASK 0x00040000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_MS_0_SHIFT 18
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_MS_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_MS_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_MS_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_ATTG_0 [17:17] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_ATTG_0_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_ATTG_0_SHIFT 17
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_ATTG_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_ATTG_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_ATTG_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_IN_I2S_0 [16:16] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_I2S_0_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_I2S_0_SHIFT 16
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_I2S_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_I2S_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_I2S_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_IN_HDMI_0 [15:15] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_HDMI_0_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_HDMI_0_SHIFT 15
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_HDMI_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_HDMI_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_HDMI_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_IN_SPDIF_0 [14:14] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_SPDIF_0_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_SPDIF_0_SHIFT 14
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_SPDIF_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_SPDIF_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_IN_SPDIF_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_DUMMYSINK_0 [13:13] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_DUMMYSINK_0_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_DUMMYSINK_0_SHIFT 13
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_DUMMYSINK_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_DUMMYSINK_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_DUMMYSINK_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_LOOPBACK_0 [12:12] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_LOOPBACK_0_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_LOOPBACK_0_SHIFT 12
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_LOOPBACK_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_LOOPBACK_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_LOOPBACK_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_NCO_4 [11:11] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_4_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_4_SHIFT 11
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_4_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_4_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_4_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_NCO_3 [10:10] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_3_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_3_SHIFT 10
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_3_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_3_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_3_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_NCO_2 [09:09] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_2_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_2_SHIFT 9
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_2_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_2_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_2_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_NCO_1 [08:08] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_1_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_1_SHIFT 8
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_1_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_1_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_1_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_NCO_0 [07:07] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_0_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_0_SHIFT 7
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_NCO_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_PLL_1 [06:06] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_PLL_1_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_PLL_1_SHIFT 6
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_PLL_1_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_PLL_1_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_PLL_1_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_PLL_0 [05:05] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_PLL_0_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_PLL_0_SHIFT 5
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_PLL_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_PLL_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_PLL_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_OUT_DAC_0 [04:04] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_DAC_0_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_DAC_0_SHIFT 4
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_DAC_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_DAC_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_DAC_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_OUT_MAI_0 [03:03] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_MAI_0_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_MAI_0_SHIFT 3
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_MAI_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_MAI_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_MAI_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_OUT_SPDIF_0 [02:02] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_SPDIF_0_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_SPDIF_0_SHIFT 2
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_SPDIF_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_SPDIF_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_SPDIF_0_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_OUT_I2S_1 [01:01] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_I2S_1_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_I2S_1_SHIFT 1
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_I2S_1_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_I2S_1_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_I2S_1_Init 1

/* AUD_FMM_IOP_MISC :: IOP_SW_INIT_REGS :: IOP_SW_INIT_REGS_OUT_I2S_0 [00:00] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_I2S_0_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_I2S_0_SHIFT 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_I2S_0_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_I2S_0_Inactive 0
#define BCHP_AUD_FMM_IOP_MISC_IOP_SW_INIT_REGS_IOP_SW_INIT_REGS_OUT_I2S_0_Init 1

/***************************************************************************
 *IOP_DIAG_SEL - IOP_DIAG control register
 ***************************************************************************/
/* AUD_FMM_IOP_MISC :: IOP_DIAG_SEL :: reserved0 [31:05] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_reserved0_MASK          0xffffffe0
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_reserved0_SHIFT         5

/* AUD_FMM_IOP_MISC :: IOP_DIAG_SEL :: DIAG_SEL [04:00] */
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_MASK           0x0000001f
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_SHIFT          0
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_DEFAULT        0x00000000
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_OUT_MS_0       18
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_ATTG_0         17
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_IN_I2S_0       16
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_IN_HDMI_0      15
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_IN_SPDIF_0     14
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_DUMMYSINK_0    13
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_LOOPBACK_0     12
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_NCO_4          11
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_NCO_3          10
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_NCO_2          9
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_NCO_1          8
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_NCO_0          7
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_PLL_1          6
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_PLL_0          5
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_OUT_DAC_0      4
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_OUT_MAI_0      3
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_OUT_SPDIF_0    2
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_OUT_I2S_1      1
#define BCHP_AUD_FMM_IOP_MISC_IOP_DIAG_SEL_DIAG_SEL_OUT_I2S_0      0

/***************************************************************************
 *MCLK_CFG_%i - ExtMclkOut MCLK configuration
 ***************************************************************************/
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_ARRAY_BASE                0x20cb8120
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_ARRAY_START               0
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_ARRAY_END                 1
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *MCLK_CFG_%i - ExtMclkOut MCLK configuration
 ***************************************************************************/
/* AUD_FMM_IOP_MISC :: MCLK_CFG_i :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_reserved0_MASK            0xfff00000
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_reserved0_SHIFT           20

/* AUD_FMM_IOP_MISC :: MCLK_CFG_i :: MCLK_RATE [19:16] */
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_MCLK_RATE_MASK            0x000f0000
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_MCLK_RATE_SHIFT           16
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_MCLK_RATE_DEFAULT         0x00000002
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_MCLK_RATE_MCLK_512fs_SCLK_64fs 4
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_MCLK_RATE_MCLK_384fs_SCLK_64fs 3
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_MCLK_RATE_MCLK_256fs_SCLK_64fs 2
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_MCLK_RATE_MCLK_128fs_SCLK_64fs 1

/* AUD_FMM_IOP_MISC :: MCLK_CFG_i :: reserved1 [15:04] */
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_reserved1_MASK            0x0000fff0
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_reserved1_SHIFT           4

/* AUD_FMM_IOP_MISC :: MCLK_CFG_i :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_MASK            0x0000000f
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_SHIFT           0
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_DEFAULT         0x00000001
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_PLL0_ch1        0
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_PLL0_ch2        1
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_PLL0_ch3        2
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_PLL1_ch1        3
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_PLL1_ch2        4
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_PLL1_ch3        5
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_Mclk_gen0       6
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_Mclk_gen1       7
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_Mclk_gen2       8
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_Mclk_gen3       9
#define BCHP_AUD_FMM_IOP_MISC_MCLK_CFG_i_PLLCLKSEL_Mclk_gen4       10


/***************************************************************************
 *ESR_STATUS - Error Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_MISC :: ESR_STATUS :: reserved0 [31:19] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_reserved0_MASK            0xfff80000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_reserved0_SHIFT           19

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_OUT_MS_0 [18:18] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_MS_0_MASK 0x00040000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_MS_0_SHIFT 18
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_MS_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_ATTG_0 [17:17] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_ATTG_0_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_ATTG_0_SHIFT 17
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_ATTG_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_IN_I2S_0 [16:16] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_IN_I2S_0_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_IN_I2S_0_SHIFT 16
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_IN_I2S_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_IN_HDMI_0 [15:15] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_IN_HDMI_0_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_IN_HDMI_0_SHIFT 15
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_IN_HDMI_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_IN_SPDIF_0 [14:14] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_IN_SPDIF_0_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_IN_SPDIF_0_SHIFT 14
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_IN_SPDIF_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_DUMMYSINK_0 [13:13] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_DUMMYSINK_0_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_DUMMYSINK_0_SHIFT 13
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_DUMMYSINK_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_LOOPBACK_0 [12:12] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_LOOPBACK_0_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_LOOPBACK_0_SHIFT 12
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_LOOPBACK_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_NCO_4 [11:11] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_4_MASK  0x00000800
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_4_SHIFT 11
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_4_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_NCO_3 [10:10] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_3_MASK  0x00000400
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_3_SHIFT 10
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_3_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_NCO_2 [09:09] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_2_MASK  0x00000200
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_2_SHIFT 9
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_2_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_NCO_1 [08:08] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_1_MASK  0x00000100
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_1_SHIFT 8
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_1_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_NCO_0 [07:07] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_0_MASK  0x00000080
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_0_SHIFT 7
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_NCO_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_PLL_1 [06:06] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_PLL_1_MASK  0x00000040
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_PLL_1_SHIFT 6
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_PLL_1_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_PLL_0 [05:05] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_PLL_0_MASK  0x00000020
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_PLL_0_SHIFT 5
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_PLL_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_OUT_DAC_0 [04:04] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_DAC_0_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_DAC_0_SHIFT 4
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_DAC_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_OUT_MAI_0 [03:03] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_MAI_0_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_MAI_0_SHIFT 3
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_MAI_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_OUT_SPDIF_0 [02:02] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_SPDIF_0_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_SPDIF_0_SHIFT 2
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_SPDIF_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_OUT_I2S_1 [01:01] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_I2S_1_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_I2S_1_SHIFT 1
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_I2S_1_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS :: IOP_INTERRUPT_OUT_I2S_0 [00:00] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_I2S_0_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_I2S_0_SHIFT 0
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_IOP_INTERRUPT_OUT_I2S_0_DEFAULT 0x00000000

/***************************************************************************
 *ESR_STATUS_SET - Error Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: reserved0 [31:19] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_reserved0_MASK        0xfff80000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_reserved0_SHIFT       19

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_OUT_MS_0 [18:18] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_MS_0_MASK 0x00040000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_MS_0_SHIFT 18
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_MS_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_ATTG_0 [17:17] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_ATTG_0_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_ATTG_0_SHIFT 17
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_ATTG_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_IN_I2S_0 [16:16] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_IN_I2S_0_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_IN_I2S_0_SHIFT 16
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_IN_I2S_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_IN_HDMI_0 [15:15] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_IN_HDMI_0_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_IN_HDMI_0_SHIFT 15
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_IN_HDMI_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_IN_SPDIF_0 [14:14] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_IN_SPDIF_0_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_IN_SPDIF_0_SHIFT 14
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_IN_SPDIF_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_DUMMYSINK_0 [13:13] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_DUMMYSINK_0_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_DUMMYSINK_0_SHIFT 13
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_DUMMYSINK_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_LOOPBACK_0 [12:12] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_LOOPBACK_0_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_LOOPBACK_0_SHIFT 12
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_LOOPBACK_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_NCO_4 [11:11] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_4_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_4_SHIFT 11
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_4_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_NCO_3 [10:10] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_3_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_3_SHIFT 10
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_3_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_NCO_2 [09:09] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_2_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_2_SHIFT 9
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_2_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_NCO_1 [08:08] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_1_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_1_SHIFT 8
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_1_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_NCO_0 [07:07] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_0_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_0_SHIFT 7
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_NCO_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_PLL_1 [06:06] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_PLL_1_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_PLL_1_SHIFT 6
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_PLL_1_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_PLL_0 [05:05] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_PLL_0_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_PLL_0_SHIFT 5
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_PLL_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_OUT_DAC_0 [04:04] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_DAC_0_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_DAC_0_SHIFT 4
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_DAC_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_OUT_MAI_0 [03:03] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_MAI_0_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_MAI_0_SHIFT 3
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_MAI_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_OUT_SPDIF_0 [02:02] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_SPDIF_0_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_SPDIF_0_SHIFT 2
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_SPDIF_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_OUT_I2S_1 [01:01] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_I2S_1_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_I2S_1_SHIFT 1
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_I2S_1_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_SET :: IOP_INTERRUPT_OUT_I2S_0 [00:00] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_I2S_0_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_I2S_0_SHIFT 0
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_SET_IOP_INTERRUPT_OUT_I2S_0_DEFAULT 0x00000000

/***************************************************************************
 *ESR_STATUS_CLEAR - Error Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: reserved0 [31:19] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_reserved0_MASK      0xfff80000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_reserved0_SHIFT     19

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_OUT_MS_0 [18:18] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_MS_0_MASK 0x00040000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_MS_0_SHIFT 18
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_MS_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_ATTG_0 [17:17] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_ATTG_0_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_ATTG_0_SHIFT 17
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_ATTG_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_IN_I2S_0 [16:16] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_IN_I2S_0_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_IN_I2S_0_SHIFT 16
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_IN_I2S_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_IN_HDMI_0 [15:15] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_IN_HDMI_0_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_IN_HDMI_0_SHIFT 15
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_IN_HDMI_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_IN_SPDIF_0 [14:14] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_IN_SPDIF_0_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_IN_SPDIF_0_SHIFT 14
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_IN_SPDIF_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_DUMMYSINK_0 [13:13] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_DUMMYSINK_0_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_DUMMYSINK_0_SHIFT 13
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_DUMMYSINK_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_LOOPBACK_0 [12:12] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_LOOPBACK_0_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_LOOPBACK_0_SHIFT 12
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_LOOPBACK_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_NCO_4 [11:11] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_4_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_4_SHIFT 11
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_4_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_NCO_3 [10:10] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_3_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_3_SHIFT 10
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_3_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_NCO_2 [09:09] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_2_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_2_SHIFT 9
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_2_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_NCO_1 [08:08] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_1_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_1_SHIFT 8
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_1_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_NCO_0 [07:07] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_0_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_0_SHIFT 7
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_NCO_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_PLL_1 [06:06] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_PLL_1_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_PLL_1_SHIFT 6
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_PLL_1_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_PLL_0 [05:05] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_PLL_0_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_PLL_0_SHIFT 5
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_PLL_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_OUT_DAC_0 [04:04] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_DAC_0_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_DAC_0_SHIFT 4
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_DAC_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_OUT_MAI_0 [03:03] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_MAI_0_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_MAI_0_SHIFT 3
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_MAI_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_OUT_SPDIF_0 [02:02] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_SPDIF_0_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_SPDIF_0_SHIFT 2
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_SPDIF_0_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_OUT_I2S_1 [01:01] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_I2S_1_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_I2S_1_SHIFT 1
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_I2S_1_DEFAULT 0x00000000

/* AUD_FMM_IOP_MISC :: ESR_STATUS_CLEAR :: IOP_INTERRUPT_OUT_I2S_0 [00:00] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_I2S_0_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_I2S_0_SHIFT 0
#define BCHP_AUD_FMM_IOP_MISC_ESR_STATUS_CLEAR_IOP_INTERRUPT_OUT_I2S_0_DEFAULT 0x00000000

/***************************************************************************
 *ESR_MASK - Mask Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_MISC :: ESR_MASK :: reserved0 [31:19] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_reserved0_MASK              0xfff80000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_reserved0_SHIFT             19

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_OUT_MS_0 [18:18] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_MS_0_MASK 0x00040000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_MS_0_SHIFT 18
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_MS_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_ATTG_0 [17:17] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_ATTG_0_MASK   0x00020000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_ATTG_0_SHIFT  17
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_ATTG_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_IN_I2S_0 [16:16] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_IN_I2S_0_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_IN_I2S_0_SHIFT 16
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_IN_I2S_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_IN_HDMI_0 [15:15] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_IN_HDMI_0_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_IN_HDMI_0_SHIFT 15
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_IN_HDMI_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_IN_SPDIF_0 [14:14] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_IN_SPDIF_0_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_IN_SPDIF_0_SHIFT 14
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_IN_SPDIF_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_DUMMYSINK_0 [13:13] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_DUMMYSINK_0_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_DUMMYSINK_0_SHIFT 13
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_DUMMYSINK_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_LOOPBACK_0 [12:12] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_LOOPBACK_0_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_LOOPBACK_0_SHIFT 12
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_LOOPBACK_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_NCO_4 [11:11] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_4_MASK    0x00000800
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_4_SHIFT   11
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_4_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_NCO_3 [10:10] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_3_MASK    0x00000400
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_3_SHIFT   10
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_3_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_NCO_2 [09:09] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_2_MASK    0x00000200
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_2_SHIFT   9
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_2_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_NCO_1 [08:08] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_1_MASK    0x00000100
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_1_SHIFT   8
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_1_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_NCO_0 [07:07] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_0_MASK    0x00000080
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_0_SHIFT   7
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_NCO_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_PLL_1 [06:06] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_PLL_1_MASK    0x00000040
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_PLL_1_SHIFT   6
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_PLL_1_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_PLL_0 [05:05] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_PLL_0_MASK    0x00000020
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_PLL_0_SHIFT   5
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_PLL_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_OUT_DAC_0 [04:04] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_DAC_0_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_DAC_0_SHIFT 4
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_DAC_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_OUT_MAI_0 [03:03] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_MAI_0_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_MAI_0_SHIFT 3
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_MAI_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_OUT_SPDIF_0 [02:02] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_SPDIF_0_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_SPDIF_0_SHIFT 2
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_SPDIF_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_OUT_I2S_1 [01:01] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_I2S_1_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_I2S_1_SHIFT 1
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_I2S_1_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK :: IOP_INTERRUPT_OUT_I2S_0 [00:00] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_I2S_0_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_I2S_0_SHIFT 0
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_IOP_INTERRUPT_OUT_I2S_0_DEFAULT 0x00000001

/***************************************************************************
 *ESR_MASK_SET - Mask Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: reserved0 [31:19] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_reserved0_MASK          0xfff80000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_reserved0_SHIFT         19

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_OUT_MS_0 [18:18] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_MS_0_MASK 0x00040000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_MS_0_SHIFT 18
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_MS_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_ATTG_0 [17:17] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_ATTG_0_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_ATTG_0_SHIFT 17
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_ATTG_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_IN_I2S_0 [16:16] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_IN_I2S_0_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_IN_I2S_0_SHIFT 16
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_IN_I2S_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_IN_HDMI_0 [15:15] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_IN_HDMI_0_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_IN_HDMI_0_SHIFT 15
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_IN_HDMI_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_IN_SPDIF_0 [14:14] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_IN_SPDIF_0_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_IN_SPDIF_0_SHIFT 14
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_IN_SPDIF_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_DUMMYSINK_0 [13:13] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_DUMMYSINK_0_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_DUMMYSINK_0_SHIFT 13
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_DUMMYSINK_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_LOOPBACK_0 [12:12] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_LOOPBACK_0_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_LOOPBACK_0_SHIFT 12
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_LOOPBACK_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_NCO_4 [11:11] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_4_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_4_SHIFT 11
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_4_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_NCO_3 [10:10] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_3_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_3_SHIFT 10
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_3_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_NCO_2 [09:09] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_2_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_2_SHIFT 9
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_2_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_NCO_1 [08:08] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_1_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_1_SHIFT 8
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_1_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_NCO_0 [07:07] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_0_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_0_SHIFT 7
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_NCO_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_PLL_1 [06:06] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_PLL_1_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_PLL_1_SHIFT 6
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_PLL_1_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_PLL_0 [05:05] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_PLL_0_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_PLL_0_SHIFT 5
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_PLL_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_OUT_DAC_0 [04:04] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_DAC_0_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_DAC_0_SHIFT 4
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_DAC_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_OUT_MAI_0 [03:03] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_MAI_0_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_MAI_0_SHIFT 3
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_MAI_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_OUT_SPDIF_0 [02:02] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_SPDIF_0_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_SPDIF_0_SHIFT 2
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_SPDIF_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_OUT_I2S_1 [01:01] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_I2S_1_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_I2S_1_SHIFT 1
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_I2S_1_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_SET :: IOP_INTERRUPT_OUT_I2S_0 [00:00] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_I2S_0_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_I2S_0_SHIFT 0
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_SET_IOP_INTERRUPT_OUT_I2S_0_DEFAULT 0x00000001

/***************************************************************************
 *ESR_MASK_CLEAR - Mask Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: reserved0 [31:19] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_reserved0_MASK        0xfff80000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_reserved0_SHIFT       19

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_OUT_MS_0 [18:18] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_MS_0_MASK 0x00040000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_MS_0_SHIFT 18
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_MS_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_ATTG_0 [17:17] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_ATTG_0_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_ATTG_0_SHIFT 17
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_ATTG_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_IN_I2S_0 [16:16] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_IN_I2S_0_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_IN_I2S_0_SHIFT 16
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_IN_I2S_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_IN_HDMI_0 [15:15] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_IN_HDMI_0_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_IN_HDMI_0_SHIFT 15
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_IN_HDMI_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_IN_SPDIF_0 [14:14] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_IN_SPDIF_0_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_IN_SPDIF_0_SHIFT 14
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_IN_SPDIF_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_DUMMYSINK_0 [13:13] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_DUMMYSINK_0_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_DUMMYSINK_0_SHIFT 13
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_DUMMYSINK_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_LOOPBACK_0 [12:12] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_LOOPBACK_0_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_LOOPBACK_0_SHIFT 12
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_LOOPBACK_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_NCO_4 [11:11] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_4_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_4_SHIFT 11
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_4_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_NCO_3 [10:10] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_3_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_3_SHIFT 10
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_3_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_NCO_2 [09:09] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_2_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_2_SHIFT 9
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_2_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_NCO_1 [08:08] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_1_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_1_SHIFT 8
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_1_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_NCO_0 [07:07] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_0_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_0_SHIFT 7
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_NCO_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_PLL_1 [06:06] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_PLL_1_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_PLL_1_SHIFT 6
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_PLL_1_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_PLL_0 [05:05] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_PLL_0_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_PLL_0_SHIFT 5
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_PLL_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_OUT_DAC_0 [04:04] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_DAC_0_MASK 0x00000010
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_DAC_0_SHIFT 4
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_DAC_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_OUT_MAI_0 [03:03] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_MAI_0_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_MAI_0_SHIFT 3
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_MAI_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_OUT_SPDIF_0 [02:02] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_SPDIF_0_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_SPDIF_0_SHIFT 2
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_SPDIF_0_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_OUT_I2S_1 [01:01] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_I2S_1_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_I2S_1_SHIFT 1
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_I2S_1_DEFAULT 0x00000001

/* AUD_FMM_IOP_MISC :: ESR_MASK_CLEAR :: IOP_INTERRUPT_OUT_I2S_0 [00:00] */
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_I2S_0_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_I2S_0_SHIFT 0
#define BCHP_AUD_FMM_IOP_MISC_ESR_MASK_CLEAR_IOP_INTERRUPT_OUT_I2S_0_DEFAULT 0x00000001

#endif /* #ifndef BCHP_AUD_FMM_IOP_MISC_H__ */

/* End of File */
