
UART_Printf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f18  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  080060c8  080060c8  000070c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006528  08006528  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006528  08006528  00007528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006530  08006530  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006530  08006530  00007530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006534  08006534  00007534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006538  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000081d4  2**0
                  CONTENTS
 10 .bss          0000403c  200001d8  200001d8  000081d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20004214  20004214  000081d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008179  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001716  00000000  00000000  0001037d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000790  00000000  00000000  00011a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005b8  00000000  00000000  00012228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002386d  00000000  00000000  000127e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000090b5  00000000  00000000  0003604d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3fbc  00000000  00000000  0003f102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001130be  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002f08  00000000  00000000  00113104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0011600c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080060b0 	.word	0x080060b0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	080060b0 	.word	0x080060b0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <f1>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART1_UART_Init(void);

/* MOGA functions ------------------------------------------------------------*/
double f1(double x) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	ed87 0b00 	vstr	d0, [r7]
    return x * x;
 8000efe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f06:	f7ff fb87 	bl	8000618 <__aeabi_dmul>
 8000f0a:	4602      	mov	r2, r0
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	ec43 2b17 	vmov	d7, r2, r3
}
 8000f12:	eeb0 0a47 	vmov.f32	s0, s14
 8000f16:	eef0 0a67 	vmov.f32	s1, s15
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <f2>:

double f2(double x) {
 8000f20:	b5b0      	push	{r4, r5, r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	ed87 0b00 	vstr	d0, [r7]
    return (x - 2) * (x - 2);
 8000f2a:	f04f 0200 	mov.w	r2, #0
 8000f2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f36:	f7ff f9b7 	bl	80002a8 <__aeabi_dsub>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	4614      	mov	r4, r2
 8000f40:	461d      	mov	r5, r3
 8000f42:	f04f 0200 	mov.w	r2, #0
 8000f46:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f4e:	f7ff f9ab 	bl	80002a8 <__aeabi_dsub>
 8000f52:	4602      	mov	r2, r0
 8000f54:	460b      	mov	r3, r1
 8000f56:	4620      	mov	r0, r4
 8000f58:	4629      	mov	r1, r5
 8000f5a:	f7ff fb5d 	bl	8000618 <__aeabi_dmul>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	460b      	mov	r3, r1
 8000f62:	ec43 2b17 	vmov	d7, r2, r3
}
 8000f66:	eeb0 0a47 	vmov.f32	s0, s14
 8000f6a:	eef0 0a67 	vmov.f32	s1, s15
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bdb0      	pop	{r4, r5, r7, pc}

08000f74 <Dominance>:

int Dominance(double x1, double x2) {
 8000f74:	b5b0      	push	{r4, r5, r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	ed87 0b02 	vstr	d0, [r7, #8]
 8000f7e:	ed87 1b00 	vstr	d1, [r7]
    if ((f1(x1) <= f1(x2) && f2(x1) <= f2(x2)) &&
 8000f82:	ed97 0b02 	vldr	d0, [r7, #8]
 8000f86:	f7ff ffb5 	bl	8000ef4 <f1>
 8000f8a:	ec55 4b10 	vmov	r4, r5, d0
 8000f8e:	ed97 0b00 	vldr	d0, [r7]
 8000f92:	f7ff ffaf 	bl	8000ef4 <f1>
 8000f96:	ec53 2b10 	vmov	r2, r3, d0
 8000f9a:	4620      	mov	r0, r4
 8000f9c:	4629      	mov	r1, r5
 8000f9e:	f7ff fdb7 	bl	8000b10 <__aeabi_dcmple>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d03a      	beq.n	800101e <Dominance+0xaa>
 8000fa8:	ed97 0b02 	vldr	d0, [r7, #8]
 8000fac:	f7ff ffb8 	bl	8000f20 <f2>
 8000fb0:	ec55 4b10 	vmov	r4, r5, d0
 8000fb4:	ed97 0b00 	vldr	d0, [r7]
 8000fb8:	f7ff ffb2 	bl	8000f20 <f2>
 8000fbc:	ec53 2b10 	vmov	r2, r3, d0
 8000fc0:	4620      	mov	r0, r4
 8000fc2:	4629      	mov	r1, r5
 8000fc4:	f7ff fda4 	bl	8000b10 <__aeabi_dcmple>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d027      	beq.n	800101e <Dominance+0xaa>
        (f1(x1) < f1(x2) || f2(x1) < f2(x2)))
 8000fce:	ed97 0b02 	vldr	d0, [r7, #8]
 8000fd2:	f7ff ff8f 	bl	8000ef4 <f1>
 8000fd6:	ec55 4b10 	vmov	r4, r5, d0
 8000fda:	ed97 0b00 	vldr	d0, [r7]
 8000fde:	f7ff ff89 	bl	8000ef4 <f1>
 8000fe2:	ec53 2b10 	vmov	r2, r3, d0
    if ((f1(x1) <= f1(x2) && f2(x1) <= f2(x2)) &&
 8000fe6:	4620      	mov	r0, r4
 8000fe8:	4629      	mov	r1, r5
 8000fea:	f7ff fd87 	bl	8000afc <__aeabi_dcmplt>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d112      	bne.n	800101a <Dominance+0xa6>
        (f1(x1) < f1(x2) || f2(x1) < f2(x2)))
 8000ff4:	ed97 0b02 	vldr	d0, [r7, #8]
 8000ff8:	f7ff ff92 	bl	8000f20 <f2>
 8000ffc:	ec55 4b10 	vmov	r4, r5, d0
 8001000:	ed97 0b00 	vldr	d0, [r7]
 8001004:	f7ff ff8c 	bl	8000f20 <f2>
 8001008:	ec53 2b10 	vmov	r2, r3, d0
 800100c:	4620      	mov	r0, r4
 800100e:	4629      	mov	r1, r5
 8001010:	f7ff fd74 	bl	8000afc <__aeabi_dcmplt>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <Dominance+0xaa>
        return 1;
 800101a:	2301      	movs	r3, #1
 800101c:	e000      	b.n	8001020 <Dominance+0xac>
    return 0;
 800101e:	2300      	movs	r3, #0
}
 8001020:	4618      	mov	r0, r3
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bdb0      	pop	{r4, r5, r7, pc}

08001028 <euclidean>:

double euclidean(double a1, double a2, double b1, double b2) {
 8001028:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800102c:	b088      	sub	sp, #32
 800102e:	af00      	add	r7, sp, #0
 8001030:	ed87 0b06 	vstr	d0, [r7, #24]
 8001034:	ed87 1b04 	vstr	d1, [r7, #16]
 8001038:	ed87 2b02 	vstr	d2, [r7, #8]
 800103c:	ed87 3b00 	vstr	d3, [r7]
    return sqrt((a1 - b1)*(a1 - b1) + (a2 - b2)*(a2 - b2));
 8001040:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001044:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001048:	f7ff f92e 	bl	80002a8 <__aeabi_dsub>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4614      	mov	r4, r2
 8001052:	461d      	mov	r5, r3
 8001054:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001058:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800105c:	f7ff f924 	bl	80002a8 <__aeabi_dsub>
 8001060:	4602      	mov	r2, r0
 8001062:	460b      	mov	r3, r1
 8001064:	4620      	mov	r0, r4
 8001066:	4629      	mov	r1, r5
 8001068:	f7ff fad6 	bl	8000618 <__aeabi_dmul>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4614      	mov	r4, r2
 8001072:	461d      	mov	r5, r3
 8001074:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001078:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800107c:	f7ff f914 	bl	80002a8 <__aeabi_dsub>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4690      	mov	r8, r2
 8001086:	4699      	mov	r9, r3
 8001088:	e9d7 2300 	ldrd	r2, r3, [r7]
 800108c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001090:	f7ff f90a 	bl	80002a8 <__aeabi_dsub>
 8001094:	4602      	mov	r2, r0
 8001096:	460b      	mov	r3, r1
 8001098:	4640      	mov	r0, r8
 800109a:	4649      	mov	r1, r9
 800109c:	f7ff fabc 	bl	8000618 <__aeabi_dmul>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	4620      	mov	r0, r4
 80010a6:	4629      	mov	r1, r5
 80010a8:	f7ff f900 	bl	80002ac <__adddf3>
 80010ac:	4602      	mov	r2, r0
 80010ae:	460b      	mov	r3, r1
 80010b0:	ec43 2b17 	vmov	d7, r2, r3
 80010b4:	eeb0 0a47 	vmov.f32	s0, s14
 80010b8:	eef0 0a67 	vmov.f32	s1, s15
 80010bc:	f004 fef6 	bl	8005eac <sqrt>
 80010c0:	eeb0 7a40 	vmov.f32	s14, s0
 80010c4:	eef0 7a60 	vmov.f32	s15, s1
}
 80010c8:	eeb0 0a47 	vmov.f32	s0, s14
 80010cc:	eef0 0a67 	vmov.f32	s1, s15
 80010d0:	3720      	adds	r7, #32
 80010d2:	46bd      	mov	sp, r7
 80010d4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080010d8 <rand_double>:

double rand_double(double min, double max) {
 80010d8:	b5b0      	push	{r4, r5, r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	ed87 0b02 	vstr	d0, [r7, #8]
 80010e2:	ed87 1b00 	vstr	d1, [r7]
    return min + (max - min) * ((double)rand() / RAND_MAX);
 80010e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80010ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010ee:	f7ff f8db 	bl	80002a8 <__aeabi_dsub>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	4614      	mov	r4, r2
 80010f8:	461d      	mov	r5, r3
 80010fa:	f002 f9a9 	bl	8003450 <rand>
 80010fe:	4603      	mov	r3, r0
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fa1f 	bl	8000544 <__aeabi_i2d>
 8001106:	a310      	add	r3, pc, #64	@ (adr r3, 8001148 <rand_double+0x70>)
 8001108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110c:	f7ff fbae 	bl	800086c <__aeabi_ddiv>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	4620      	mov	r0, r4
 8001116:	4629      	mov	r1, r5
 8001118:	f7ff fa7e 	bl	8000618 <__aeabi_dmul>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	4610      	mov	r0, r2
 8001122:	4619      	mov	r1, r3
 8001124:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001128:	f7ff f8c0 	bl	80002ac <__adddf3>
 800112c:	4602      	mov	r2, r0
 800112e:	460b      	mov	r3, r1
 8001130:	ec43 2b17 	vmov	d7, r2, r3
}
 8001134:	eeb0 0a47 	vmov.f32	s0, s14
 8001138:	eef0 0a67 	vmov.f32	s1, s15
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bdb0      	pop	{r4, r5, r7, pc}
 8001142:	bf00      	nop
 8001144:	f3af 8000 	nop.w
 8001148:	ffc00000 	.word	0xffc00000
 800114c:	41dfffff 	.word	0x41dfffff

08001150 <main>:

/* Main entry point ----------------------------------------------------------*/
int main(void)
{
 8001150:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001154:	ed2d 8b06 	vpush	{d8-d10}
 8001158:	b096      	sub	sp, #88	@ 0x58
 800115a:	af02      	add	r7, sp, #8
  HAL_Init();
 800115c:	f000 fd6e 	bl	8001c3c <HAL_Init>
  SystemClock_Config();
 8001160:	f000 fb04 	bl	800176c <SystemClock_Config>
  MX_GPIO_Init();
 8001164:	f000 fb74 	bl	8001850 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001168:	f000 fb8c 	bl	8001884 <MX_USART1_UART_Init>

  // Gửi 1 dòng chào kiểm tra UART
  printf("Khoi dong MOGA tren STM32F429!\r\n");
 800116c:	48a2      	ldr	r0, [pc, #648]	@ (80013f8 <main+0x2a8>)
 800116e:	f002 ff2d 	bl	8003fcc <puts>
  HAL_Delay(500);
 8001172:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001176:	f000 fdd3 	bl	8001d20 <HAL_Delay>

  srand(HAL_GetTick());  // Khởi tạo seed random
 800117a:	f000 fdc5 	bl	8001d08 <HAL_GetTick>
 800117e:	4603      	mov	r3, r0
 8001180:	4618      	mov	r0, r3
 8001182:	f002 f937 	bl	80033f4 <srand>

  int i, j, h, p1, p2, t;
  double ap, SUMR, t1, t2, r;

  for (i = 0; i < POP_SIZE; i++) {
 8001186:	2300      	movs	r3, #0
 8001188:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800118a:	e012      	b.n	80011b2 <main+0x62>
    x[i] = rand_double(MIN, MAX);
 800118c:	ed9f 1b90 	vldr	d1, [pc, #576]	@ 80013d0 <main+0x280>
 8001190:	ed9f 0b91 	vldr	d0, [pc, #580]	@ 80013d8 <main+0x288>
 8001194:	f7ff ffa0 	bl	80010d8 <rand_double>
 8001198:	eeb0 7a40 	vmov.f32	s14, s0
 800119c:	eef0 7a60 	vmov.f32	s15, s1
 80011a0:	4a96      	ldr	r2, [pc, #600]	@ (80013fc <main+0x2ac>)
 80011a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011a4:	00db      	lsls	r3, r3, #3
 80011a6:	4413      	add	r3, r2
 80011a8:	ed83 7b00 	vstr	d7, [r3]
  for (i = 0; i < POP_SIZE; i++) {
 80011ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011ae:	3301      	adds	r3, #1
 80011b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011b4:	2b63      	cmp	r3, #99	@ 0x63
 80011b6:	dde9      	ble.n	800118c <main+0x3c>
  }

  SUMR = (MAX - MIN) / 30.0;
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	4b90      	ldr	r3, [pc, #576]	@ (8001400 <main+0x2b0>)
 80011be:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
  r = RATE;
 80011c2:	a387      	add	r3, pc, #540	@ (adr r3, 80013e0 <main+0x290>)
 80011c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

  for (h = 0; h < GENERATIONS; h++) {
 80011cc:	2300      	movs	r3, #0
 80011ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80011d0:	e2a8      	b.n	8001724 <main+0x5d4>
    // Sinh quần thể mới
    for (i = 0; i < POP_SIZE; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011d6:	e0d2      	b.n	800137e <main+0x22e>
      t = POP_SIZE + i;
 80011d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011da:	3364      	adds	r3, #100	@ 0x64
 80011dc:	61fb      	str	r3, [r7, #28]
      p1 = rand() % POP_SIZE;
 80011de:	f002 f937 	bl	8003450 <rand>
 80011e2:	4603      	mov	r3, r0
 80011e4:	4a87      	ldr	r2, [pc, #540]	@ (8001404 <main+0x2b4>)
 80011e6:	fb82 1203 	smull	r1, r2, r2, r3
 80011ea:	1151      	asrs	r1, r2, #5
 80011ec:	17da      	asrs	r2, r3, #31
 80011ee:	1a8a      	subs	r2, r1, r2
 80011f0:	2164      	movs	r1, #100	@ 0x64
 80011f2:	fb01 f202 	mul.w	r2, r1, r2
 80011f6:	1a9b      	subs	r3, r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
      p2 = rand() % POP_SIZE;
 80011fa:	f002 f929 	bl	8003450 <rand>
 80011fe:	4603      	mov	r3, r0
 8001200:	4a80      	ldr	r2, [pc, #512]	@ (8001404 <main+0x2b4>)
 8001202:	fb82 1203 	smull	r1, r2, r2, r3
 8001206:	1151      	asrs	r1, r2, #5
 8001208:	17da      	asrs	r2, r3, #31
 800120a:	1a8a      	subs	r2, r1, r2
 800120c:	2164      	movs	r1, #100	@ 0x64
 800120e:	fb01 f202 	mul.w	r2, r1, r2
 8001212:	1a9b      	subs	r3, r3, r2
 8001214:	617b      	str	r3, [r7, #20]
      ap = rand_double(0, 1);
 8001216:	ed9f 1b74 	vldr	d1, [pc, #464]	@ 80013e8 <main+0x298>
 800121a:	ed9f 0b75 	vldr	d0, [pc, #468]	@ 80013f0 <main+0x2a0>
 800121e:	f7ff ff5b 	bl	80010d8 <rand_double>
 8001222:	ed87 0b02 	vstr	d0, [r7, #8]
      x[t] = x[p1] * ap + x[p2] * (1 - ap);
 8001226:	4a75      	ldr	r2, [pc, #468]	@ (80013fc <main+0x2ac>)
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	00db      	lsls	r3, r3, #3
 800122c:	4413      	add	r3, r2
 800122e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001232:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001236:	f7ff f9ef 	bl	8000618 <__aeabi_dmul>
 800123a:	4602      	mov	r2, r0
 800123c:	460b      	mov	r3, r1
 800123e:	4690      	mov	r8, r2
 8001240:	4699      	mov	r9, r3
 8001242:	4a6e      	ldr	r2, [pc, #440]	@ (80013fc <main+0x2ac>)
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	4413      	add	r3, r2
 800124a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800124e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001252:	f04f 0000 	mov.w	r0, #0
 8001256:	496c      	ldr	r1, [pc, #432]	@ (8001408 <main+0x2b8>)
 8001258:	f7ff f826 	bl	80002a8 <__aeabi_dsub>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4620      	mov	r0, r4
 8001262:	4629      	mov	r1, r5
 8001264:	f7ff f9d8 	bl	8000618 <__aeabi_dmul>
 8001268:	4602      	mov	r2, r0
 800126a:	460b      	mov	r3, r1
 800126c:	4640      	mov	r0, r8
 800126e:	4649      	mov	r1, r9
 8001270:	f7ff f81c 	bl	80002ac <__adddf3>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4860      	ldr	r0, [pc, #384]	@ (80013fc <main+0x2ac>)
 800127a:	69f9      	ldr	r1, [r7, #28]
 800127c:	00c9      	lsls	r1, r1, #3
 800127e:	4401      	add	r1, r0
 8001280:	e9c1 2300 	strd	r2, r3, [r1]
      ap = rand_double(0, 1);
 8001284:	ed9f 1b58 	vldr	d1, [pc, #352]	@ 80013e8 <main+0x298>
 8001288:	ed9f 0b59 	vldr	d0, [pc, #356]	@ 80013f0 <main+0x2a0>
 800128c:	f7ff ff24 	bl	80010d8 <rand_double>
 8001290:	ed87 0b02 	vstr	d0, [r7, #8]
      r = (GENERATIONS * 2.0 - h) / (GENERATIONS * 2.0) * r;
 8001294:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001296:	f7ff f955 	bl	8000544 <__aeabi_i2d>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	f04f 0000 	mov.w	r0, #0
 80012a2:	495a      	ldr	r1, [pc, #360]	@ (800140c <main+0x2bc>)
 80012a4:	f7ff f800 	bl	80002a8 <__aeabi_dsub>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4610      	mov	r0, r2
 80012ae:	4619      	mov	r1, r3
 80012b0:	f04f 0200 	mov.w	r2, #0
 80012b4:	4b55      	ldr	r3, [pc, #340]	@ (800140c <main+0x2bc>)
 80012b6:	f7ff fad9 	bl	800086c <__aeabi_ddiv>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80012c2:	f7ff f9a9 	bl	8000618 <__aeabi_dmul>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
      if (ap <= r) x[t] += rand_double(-SUMR, SUMR);
 80012ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80012d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012d6:	f7ff fc1b 	bl	8000b10 <__aeabi_dcmple>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d01d      	beq.n	800131c <main+0x1cc>
 80012e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012e6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 80012f0:	ed97 0b00 	vldr	d0, [r7]
 80012f4:	f7ff fef0 	bl	80010d8 <rand_double>
 80012f8:	ec51 0b10 	vmov	r0, r1, d0
 80012fc:	4a3f      	ldr	r2, [pc, #252]	@ (80013fc <main+0x2ac>)
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	00db      	lsls	r3, r3, #3
 8001302:	4413      	add	r3, r2
 8001304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001308:	f7fe ffd0 	bl	80002ac <__adddf3>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	483a      	ldr	r0, [pc, #232]	@ (80013fc <main+0x2ac>)
 8001312:	69f9      	ldr	r1, [r7, #28]
 8001314:	00c9      	lsls	r1, r1, #3
 8001316:	4401      	add	r1, r0
 8001318:	e9c1 2300 	strd	r2, r3, [r1]
      if (x[t] > MAX) x[t] = MAX;
 800131c:	4a37      	ldr	r2, [pc, #220]	@ (80013fc <main+0x2ac>)
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	00db      	lsls	r3, r3, #3
 8001322:	4413      	add	r3, r2
 8001324:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001328:	f04f 0200 	mov.w	r2, #0
 800132c:	4b38      	ldr	r3, [pc, #224]	@ (8001410 <main+0x2c0>)
 800132e:	f7ff fc03 	bl	8000b38 <__aeabi_dcmpgt>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d008      	beq.n	800134a <main+0x1fa>
 8001338:	4a30      	ldr	r2, [pc, #192]	@ (80013fc <main+0x2ac>)
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	18d1      	adds	r1, r2, r3
 8001340:	f04f 0200 	mov.w	r2, #0
 8001344:	4b32      	ldr	r3, [pc, #200]	@ (8001410 <main+0x2c0>)
 8001346:	e9c1 2300 	strd	r2, r3, [r1]
      if (x[t] < MIN) x[t] = MIN;
 800134a:	4a2c      	ldr	r2, [pc, #176]	@ (80013fc <main+0x2ac>)
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	00db      	lsls	r3, r3, #3
 8001350:	4413      	add	r3, r2
 8001352:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001356:	f04f 0200 	mov.w	r2, #0
 800135a:	4b2e      	ldr	r3, [pc, #184]	@ (8001414 <main+0x2c4>)
 800135c:	f7ff fbce 	bl	8000afc <__aeabi_dcmplt>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d008      	beq.n	8001378 <main+0x228>
 8001366:	4a25      	ldr	r2, [pc, #148]	@ (80013fc <main+0x2ac>)
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	18d1      	adds	r1, r2, r3
 800136e:	f04f 0200 	mov.w	r2, #0
 8001372:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <main+0x2c4>)
 8001374:	e9c1 2300 	strd	r2, r3, [r1]
    for (i = 0; i < POP_SIZE; i++) {
 8001378:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800137a:	3301      	adds	r3, #1
 800137c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800137e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001380:	2b63      	cmp	r3, #99	@ 0x63
 8001382:	f77f af29 	ble.w	80011d8 <main+0x88>
    }

    // Đánh giá độ ưu tiên
    for (i = 0; i < POP_SIZE * 2; i++) {
 8001386:	2300      	movs	r3, #0
 8001388:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800138a:	e016      	b.n	80013ba <main+0x26a>
      y[i] = 0; s[i] = 0;
 800138c:	4a22      	ldr	r2, [pc, #136]	@ (8001418 <main+0x2c8>)
 800138e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001390:	00db      	lsls	r3, r3, #3
 8001392:	18d1      	adds	r1, r2, r3
 8001394:	f04f 0200 	mov.w	r2, #0
 8001398:	f04f 0300 	mov.w	r3, #0
 800139c:	e9c1 2300 	strd	r2, r3, [r1]
 80013a0:	4a1e      	ldr	r2, [pc, #120]	@ (800141c <main+0x2cc>)
 80013a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80013a4:	00db      	lsls	r3, r3, #3
 80013a6:	18d1      	adds	r1, r2, r3
 80013a8:	f04f 0200 	mov.w	r2, #0
 80013ac:	f04f 0300 	mov.w	r3, #0
 80013b0:	e9c1 2300 	strd	r2, r3, [r1]
    for (i = 0; i < POP_SIZE * 2; i++) {
 80013b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80013b6:	3301      	adds	r3, #1
 80013b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80013ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80013bc:	2bc7      	cmp	r3, #199	@ 0xc7
 80013be:	dde5      	ble.n	800138c <main+0x23c>
    }

    for (i = 0; i < POP_SIZE * 2; i++) {
 80013c0:	2300      	movs	r3, #0
 80013c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80013c4:	e100      	b.n	80015c8 <main+0x478>
      for (j = 0; j < POP_SIZE * 2; j++) {
 80013c6:	2300      	movs	r3, #0
 80013c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80013ca:	e0c7      	b.n	800155c <main+0x40c>
 80013cc:	f3af 8000 	nop.w
 80013d0:	00000000 	.word	0x00000000
 80013d4:	40240000 	.word	0x40240000
 80013d8:	00000000 	.word	0x00000000
 80013dc:	c0140000 	.word	0xc0140000
 80013e0:	9999999a 	.word	0x9999999a
 80013e4:	3fd99999 	.word	0x3fd99999
 80013e8:	00000000 	.word	0x00000000
 80013ec:	3ff00000 	.word	0x3ff00000
	...
 80013f8:	080060c8 	.word	0x080060c8
 80013fc:	20000240 	.word	0x20000240
 8001400:	3fe00000 	.word	0x3fe00000
 8001404:	51eb851f 	.word	0x51eb851f
 8001408:	3ff00000 	.word	0x3ff00000
 800140c:	40440000 	.word	0x40440000
 8001410:	40240000 	.word	0x40240000
 8001414:	c0140000 	.word	0xc0140000
 8001418:	200011e0 	.word	0x200011e0
 800141c:	20002180 	.word	0x20002180
        if (Dominance(x[j], x[i])) y[i]++;
 8001420:	4aa1      	ldr	r2, [pc, #644]	@ (80016a8 <main+0x558>)
 8001422:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	4413      	add	r3, r2
 8001428:	ed93 7b00 	vldr	d7, [r3]
 800142c:	4a9e      	ldr	r2, [pc, #632]	@ (80016a8 <main+0x558>)
 800142e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001430:	00db      	lsls	r3, r3, #3
 8001432:	4413      	add	r3, r2
 8001434:	ed93 6b00 	vldr	d6, [r3]
 8001438:	eeb0 1a46 	vmov.f32	s2, s12
 800143c:	eef0 1a66 	vmov.f32	s3, s13
 8001440:	eeb0 0a47 	vmov.f32	s0, s14
 8001444:	eef0 0a67 	vmov.f32	s1, s15
 8001448:	f7ff fd94 	bl	8000f74 <Dominance>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d012      	beq.n	8001478 <main+0x328>
 8001452:	4a96      	ldr	r2, [pc, #600]	@ (80016ac <main+0x55c>)
 8001454:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	4413      	add	r3, r2
 800145a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	4b93      	ldr	r3, [pc, #588]	@ (80016b0 <main+0x560>)
 8001464:	f7fe ff22 	bl	80002ac <__adddf3>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	488f      	ldr	r0, [pc, #572]	@ (80016ac <main+0x55c>)
 800146e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001470:	00c9      	lsls	r1, r1, #3
 8001472:	4401      	add	r1, r0
 8001474:	e9c1 2300 	strd	r2, r3, [r1]
        if (euclidean(f1(x[i]), f2(x[i]), f1(x[j]), f2(x[j])) <= RADIUS) s[i]++;
 8001478:	4a8b      	ldr	r2, [pc, #556]	@ (80016a8 <main+0x558>)
 800147a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	4413      	add	r3, r2
 8001480:	ed93 7b00 	vldr	d7, [r3]
 8001484:	eeb0 0a47 	vmov.f32	s0, s14
 8001488:	eef0 0a67 	vmov.f32	s1, s15
 800148c:	f7ff fd32 	bl	8000ef4 <f1>
 8001490:	eeb0 8a40 	vmov.f32	s16, s0
 8001494:	eef0 8a60 	vmov.f32	s17, s1
 8001498:	4a83      	ldr	r2, [pc, #524]	@ (80016a8 <main+0x558>)
 800149a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800149c:	00db      	lsls	r3, r3, #3
 800149e:	4413      	add	r3, r2
 80014a0:	ed93 7b00 	vldr	d7, [r3]
 80014a4:	eeb0 0a47 	vmov.f32	s0, s14
 80014a8:	eef0 0a67 	vmov.f32	s1, s15
 80014ac:	f7ff fd38 	bl	8000f20 <f2>
 80014b0:	eeb0 9a40 	vmov.f32	s18, s0
 80014b4:	eef0 9a60 	vmov.f32	s19, s1
 80014b8:	4a7b      	ldr	r2, [pc, #492]	@ (80016a8 <main+0x558>)
 80014ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80014bc:	00db      	lsls	r3, r3, #3
 80014be:	4413      	add	r3, r2
 80014c0:	ed93 7b00 	vldr	d7, [r3]
 80014c4:	eeb0 0a47 	vmov.f32	s0, s14
 80014c8:	eef0 0a67 	vmov.f32	s1, s15
 80014cc:	f7ff fd12 	bl	8000ef4 <f1>
 80014d0:	eeb0 aa40 	vmov.f32	s20, s0
 80014d4:	eef0 aa60 	vmov.f32	s21, s1
 80014d8:	4a73      	ldr	r2, [pc, #460]	@ (80016a8 <main+0x558>)
 80014da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80014dc:	00db      	lsls	r3, r3, #3
 80014de:	4413      	add	r3, r2
 80014e0:	ed93 7b00 	vldr	d7, [r3]
 80014e4:	eeb0 0a47 	vmov.f32	s0, s14
 80014e8:	eef0 0a67 	vmov.f32	s1, s15
 80014ec:	f7ff fd18 	bl	8000f20 <f2>
 80014f0:	eeb0 7a40 	vmov.f32	s14, s0
 80014f4:	eef0 7a60 	vmov.f32	s15, s1
 80014f8:	eeb0 3a47 	vmov.f32	s6, s14
 80014fc:	eef0 3a67 	vmov.f32	s7, s15
 8001500:	eeb0 2a4a 	vmov.f32	s4, s20
 8001504:	eef0 2a6a 	vmov.f32	s5, s21
 8001508:	eeb0 1a49 	vmov.f32	s2, s18
 800150c:	eef0 1a69 	vmov.f32	s3, s19
 8001510:	eeb0 0a48 	vmov.f32	s0, s16
 8001514:	eef0 0a68 	vmov.f32	s1, s17
 8001518:	f7ff fd86 	bl	8001028 <euclidean>
 800151c:	ec51 0b10 	vmov	r0, r1, d0
 8001520:	a35f      	add	r3, pc, #380	@ (adr r3, 80016a0 <main+0x550>)
 8001522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001526:	f7ff faf3 	bl	8000b10 <__aeabi_dcmple>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d012      	beq.n	8001556 <main+0x406>
 8001530:	4a60      	ldr	r2, [pc, #384]	@ (80016b4 <main+0x564>)
 8001532:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001534:	00db      	lsls	r3, r3, #3
 8001536:	4413      	add	r3, r2
 8001538:	e9d3 0100 	ldrd	r0, r1, [r3]
 800153c:	f04f 0200 	mov.w	r2, #0
 8001540:	4b5b      	ldr	r3, [pc, #364]	@ (80016b0 <main+0x560>)
 8001542:	f7fe feb3 	bl	80002ac <__adddf3>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	485a      	ldr	r0, [pc, #360]	@ (80016b4 <main+0x564>)
 800154c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800154e:	00c9      	lsls	r1, r1, #3
 8001550:	4401      	add	r1, r0
 8001552:	e9c1 2300 	strd	r2, r3, [r1]
      for (j = 0; j < POP_SIZE * 2; j++) {
 8001556:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001558:	3301      	adds	r3, #1
 800155a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800155c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800155e:	2bc7      	cmp	r3, #199	@ 0xc7
 8001560:	f77f af5e 	ble.w	8001420 <main+0x2d0>
      }
      p[i] = 1.0 / (y[i] + 1) + 1.0 / s[i];
 8001564:	4a51      	ldr	r2, [pc, #324]	@ (80016ac <main+0x55c>)
 8001566:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001568:	00db      	lsls	r3, r3, #3
 800156a:	4413      	add	r3, r2
 800156c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001570:	f04f 0200 	mov.w	r2, #0
 8001574:	4b4e      	ldr	r3, [pc, #312]	@ (80016b0 <main+0x560>)
 8001576:	f7fe fe99 	bl	80002ac <__adddf3>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	f04f 0000 	mov.w	r0, #0
 8001582:	494b      	ldr	r1, [pc, #300]	@ (80016b0 <main+0x560>)
 8001584:	f7ff f972 	bl	800086c <__aeabi_ddiv>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	4614      	mov	r4, r2
 800158e:	461d      	mov	r5, r3
 8001590:	4a48      	ldr	r2, [pc, #288]	@ (80016b4 <main+0x564>)
 8001592:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001594:	00db      	lsls	r3, r3, #3
 8001596:	4413      	add	r3, r2
 8001598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159c:	f04f 0000 	mov.w	r0, #0
 80015a0:	4943      	ldr	r1, [pc, #268]	@ (80016b0 <main+0x560>)
 80015a2:	f7ff f963 	bl	800086c <__aeabi_ddiv>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4620      	mov	r0, r4
 80015ac:	4629      	mov	r1, r5
 80015ae:	f7fe fe7d 	bl	80002ac <__adddf3>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4840      	ldr	r0, [pc, #256]	@ (80016b8 <main+0x568>)
 80015b8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80015ba:	00c9      	lsls	r1, r1, #3
 80015bc:	4401      	add	r1, r0
 80015be:	e9c1 2300 	strd	r2, r3, [r1]
    for (i = 0; i < POP_SIZE * 2; i++) {
 80015c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80015c4:	3301      	adds	r3, #1
 80015c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80015c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80015ca:	2bc7      	cmp	r3, #199	@ 0xc7
 80015cc:	f77f aefb 	ble.w	80013c6 <main+0x276>
    }

    // Sắp xếp
    for (i = 0; i < POP_SIZE * 2; i++) {
 80015d0:	2300      	movs	r3, #0
 80015d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80015d4:	e055      	b.n	8001682 <main+0x532>
      for (j = i + 1; j < POP_SIZE * 2; j++) {
 80015d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80015d8:	3301      	adds	r3, #1
 80015da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80015dc:	e04b      	b.n	8001676 <main+0x526>
        if (p[i] < p[j]) {
 80015de:	4a36      	ldr	r2, [pc, #216]	@ (80016b8 <main+0x568>)
 80015e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80015e2:	00db      	lsls	r3, r3, #3
 80015e4:	4413      	add	r3, r2
 80015e6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015ea:	4a33      	ldr	r2, [pc, #204]	@ (80016b8 <main+0x568>)
 80015ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80015ee:	00db      	lsls	r3, r3, #3
 80015f0:	4413      	add	r3, r2
 80015f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f6:	f7ff fa81 	bl	8000afc <__aeabi_dcmplt>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d037      	beq.n	8001670 <main+0x520>
          t1 = p[i]; t2 = x[i];
 8001600:	4a2d      	ldr	r2, [pc, #180]	@ (80016b8 <main+0x568>)
 8001602:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	4413      	add	r3, r2
 8001608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8001610:	4a25      	ldr	r2, [pc, #148]	@ (80016a8 <main+0x558>)
 8001612:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	4413      	add	r3, r2
 8001618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161c:	e9c7 2308 	strd	r2, r3, [r7, #32]
          p[i] = p[j]; x[i] = x[j];
 8001620:	4a25      	ldr	r2, [pc, #148]	@ (80016b8 <main+0x568>)
 8001622:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	4413      	add	r3, r2
 8001628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162c:	4822      	ldr	r0, [pc, #136]	@ (80016b8 <main+0x568>)
 800162e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001630:	00c9      	lsls	r1, r1, #3
 8001632:	4401      	add	r1, r0
 8001634:	e9c1 2300 	strd	r2, r3, [r1]
 8001638:	4a1b      	ldr	r2, [pc, #108]	@ (80016a8 <main+0x558>)
 800163a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	4413      	add	r3, r2
 8001640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001644:	4818      	ldr	r0, [pc, #96]	@ (80016a8 <main+0x558>)
 8001646:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001648:	00c9      	lsls	r1, r1, #3
 800164a:	4401      	add	r1, r0
 800164c:	e9c1 2300 	strd	r2, r3, [r1]
          p[j] = t1; x[j] = t2;
 8001650:	4a19      	ldr	r2, [pc, #100]	@ (80016b8 <main+0x568>)
 8001652:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001654:	00db      	lsls	r3, r3, #3
 8001656:	18d1      	adds	r1, r2, r3
 8001658:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800165c:	e9c1 2300 	strd	r2, r3, [r1]
 8001660:	4a11      	ldr	r2, [pc, #68]	@ (80016a8 <main+0x558>)
 8001662:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	18d1      	adds	r1, r2, r3
 8001668:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800166c:	e9c1 2300 	strd	r2, r3, [r1]
      for (j = i + 1; j < POP_SIZE * 2; j++) {
 8001670:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001672:	3301      	adds	r3, #1
 8001674:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001676:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001678:	2bc7      	cmp	r3, #199	@ 0xc7
 800167a:	ddb0      	ble.n	80015de <main+0x48e>
    for (i = 0; i < POP_SIZE * 2; i++) {
 800167c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800167e:	3301      	adds	r3, #1
 8001680:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001682:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001684:	2bc7      	cmp	r3, #199	@ 0xc7
 8001686:	dda6      	ble.n	80015d6 <main+0x486>
        }
      }
    }

    // In kết quả
    printf("The he %d:\r\n", h + 1);
 8001688:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800168a:	3301      	adds	r3, #1
 800168c:	4619      	mov	r1, r3
 800168e:	480b      	ldr	r0, [pc, #44]	@ (80016bc <main+0x56c>)
 8001690:	f002 fc34 	bl	8003efc <iprintf>
    for (i = 0; i < POP_SIZE; i++) {
 8001694:	2300      	movs	r3, #0
 8001696:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001698:	e03a      	b.n	8001710 <main+0x5c0>
 800169a:	bf00      	nop
 800169c:	f3af 8000 	nop.w
 80016a0:	47ae147b 	.word	0x47ae147b
 80016a4:	3f847ae1 	.word	0x3f847ae1
 80016a8:	20000240 	.word	0x20000240
 80016ac:	200011e0 	.word	0x200011e0
 80016b0:	3ff00000 	.word	0x3ff00000
 80016b4:	20002180 	.word	0x20002180
 80016b8:	20003120 	.word	0x20003120
 80016bc:	080060e8 	.word	0x080060e8
      printf("%f %f\r\n", f1(x[i]), f2(x[i]));
 80016c0:	4a1e      	ldr	r2, [pc, #120]	@ (800173c <main+0x5ec>)
 80016c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	4413      	add	r3, r2
 80016c8:	ed93 7b00 	vldr	d7, [r3]
 80016cc:	eeb0 0a47 	vmov.f32	s0, s14
 80016d0:	eef0 0a67 	vmov.f32	s1, s15
 80016d4:	f7ff fc0e 	bl	8000ef4 <f1>
 80016d8:	ec55 4b10 	vmov	r4, r5, d0
 80016dc:	4a17      	ldr	r2, [pc, #92]	@ (800173c <main+0x5ec>)
 80016de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80016e0:	00db      	lsls	r3, r3, #3
 80016e2:	4413      	add	r3, r2
 80016e4:	ed93 7b00 	vldr	d7, [r3]
 80016e8:	eeb0 0a47 	vmov.f32	s0, s14
 80016ec:	eef0 0a67 	vmov.f32	s1, s15
 80016f0:	f7ff fc16 	bl	8000f20 <f2>
 80016f4:	eeb0 7a40 	vmov.f32	s14, s0
 80016f8:	eef0 7a60 	vmov.f32	s15, s1
 80016fc:	ed8d 7b00 	vstr	d7, [sp]
 8001700:	4622      	mov	r2, r4
 8001702:	462b      	mov	r3, r5
 8001704:	480e      	ldr	r0, [pc, #56]	@ (8001740 <main+0x5f0>)
 8001706:	f002 fbf9 	bl	8003efc <iprintf>
    for (i = 0; i < POP_SIZE; i++) {
 800170a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800170c:	3301      	adds	r3, #1
 800170e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001712:	2b63      	cmp	r3, #99	@ 0x63
 8001714:	ddd4      	ble.n	80016c0 <main+0x570>
    }

    HAL_Delay(500);  // Đợi UART truyền xong
 8001716:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800171a:	f000 fb01 	bl	8001d20 <HAL_Delay>
  for (h = 0; h < GENERATIONS; h++) {
 800171e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001720:	3301      	adds	r3, #1
 8001722:	647b      	str	r3, [r7, #68]	@ 0x44
 8001724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001726:	2b13      	cmp	r3, #19
 8001728:	f77f ad53 	ble.w	80011d2 <main+0x82>
  }

  printf("Hoan thanh tat ca the he.\r\n");
 800172c:	4805      	ldr	r0, [pc, #20]	@ (8001744 <main+0x5f4>)
 800172e:	f002 fc4d 	bl	8003fcc <puts>

  while (1) {
    HAL_Delay(1000);
 8001732:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001736:	f000 faf3 	bl	8001d20 <HAL_Delay>
 800173a:	e7fa      	b.n	8001732 <main+0x5e2>
 800173c:	20000240 	.word	0x20000240
 8001740:	080060f8 	.word	0x080060f8
 8001744:	08006100 	.word	0x08006100

08001748 <__io_putchar>:
  }
}

/* UART printf redirect ------------------------------------------------------*/
int __io_putchar(int ch) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001750:	1d39      	adds	r1, r7, #4
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
 8001756:	2201      	movs	r2, #1
 8001758:	4803      	ldr	r0, [pc, #12]	@ (8001768 <__io_putchar+0x20>)
 800175a:	f001 fa8f 	bl	8002c7c <HAL_UART_Transmit>
  return ch;
 800175e:	687b      	ldr	r3, [r7, #4]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	200001f4 	.word	0x200001f4

0800176c <SystemClock_Config>:

/* System clock config (default CubeMX) --------------------------------------*/
void SystemClock_Config(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b094      	sub	sp, #80	@ 0x50
 8001770:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001772:	f107 0320 	add.w	r3, r7, #32
 8001776:	2230      	movs	r2, #48	@ 0x30
 8001778:	2100      	movs	r1, #0
 800177a:	4618      	mov	r0, r3
 800177c:	f002 fd06 	bl	800418c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001780:	f107 030c 	add.w	r3, r7, #12
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
 800178e:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001790:	2300      	movs	r3, #0
 8001792:	60bb      	str	r3, [r7, #8]
 8001794:	4b2c      	ldr	r3, [pc, #176]	@ (8001848 <SystemClock_Config+0xdc>)
 8001796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001798:	4a2b      	ldr	r2, [pc, #172]	@ (8001848 <SystemClock_Config+0xdc>)
 800179a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800179e:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a0:	4b29      	ldr	r3, [pc, #164]	@ (8001848 <SystemClock_Config+0xdc>)
 80017a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017a8:	60bb      	str	r3, [r7, #8]
 80017aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80017ac:	2300      	movs	r3, #0
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	4b26      	ldr	r3, [pc, #152]	@ (800184c <SystemClock_Config+0xe0>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80017b8:	4a24      	ldr	r2, [pc, #144]	@ (800184c <SystemClock_Config+0xe0>)
 80017ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017be:	6013      	str	r3, [r2, #0]
 80017c0:	4b22      	ldr	r3, [pc, #136]	@ (800184c <SystemClock_Config+0xe0>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017c8:	607b      	str	r3, [r7, #4]
 80017ca:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017cc:	2302      	movs	r3, #2
 80017ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017d0:	2301      	movs	r3, #1
 80017d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017d4:	2310      	movs	r3, #16
 80017d6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017d8:	2302      	movs	r3, #2
 80017da:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017dc:	2300      	movs	r3, #0
 80017de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017e0:	2308      	movs	r3, #8
 80017e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 90;
 80017e4:	235a      	movs	r3, #90	@ 0x5a
 80017e6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017e8:	2302      	movs	r3, #2
 80017ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017ec:	2304      	movs	r3, #4
 80017ee:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 80017f0:	f107 0320 	add.w	r3, r7, #32
 80017f4:	4618      	mov	r0, r3
 80017f6:	f000 fd99 	bl	800232c <HAL_RCC_OscConfig>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <SystemClock_Config+0x98>
 8001800:	f000 f86a 	bl	80018d8 <Error_Handler>

  if (HAL_PWREx_EnableOverDrive() != HAL_OK) Error_Handler();
 8001804:	f000 fd42 	bl	800228c <HAL_PWREx_EnableOverDrive>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <SystemClock_Config+0xa6>
 800180e:	f000 f863 	bl	80018d8 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001812:	230f      	movs	r3, #15
 8001814:	60fb      	str	r3, [r7, #12]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001816:	2302      	movs	r3, #2
 8001818:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800181e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001822:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001824:	2300      	movs	r3, #0
 8001826:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	2102      	movs	r1, #2
 800182e:	4618      	mov	r0, r3
 8001830:	f000 fff4 	bl	800281c <HAL_RCC_ClockConfig>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <SystemClock_Config+0xd2>
    Error_Handler();
 800183a:	f000 f84d 	bl	80018d8 <Error_Handler>
}
 800183e:	bf00      	nop
 8001840:	3750      	adds	r7, #80	@ 0x50
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40023800 	.word	0x40023800
 800184c:	40007000 	.word	0x40007000

08001850 <MX_GPIO_Init>:

/* GPIO ----------------------------------------------------------------------*/
static void MX_GPIO_Init(void)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001856:	2300      	movs	r3, #0
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <MX_GPIO_Init+0x30>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	4a08      	ldr	r2, [pc, #32]	@ (8001880 <MX_GPIO_Init+0x30>)
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	6313      	str	r3, [r2, #48]	@ 0x30
 8001866:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <MX_GPIO_Init+0x30>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	40023800 	.word	0x40023800

08001884 <MX_USART1_UART_Init>:

/* UART ----------------------------------------------------------------------*/
static void MX_USART1_UART_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8001888:	4b11      	ldr	r3, [pc, #68]	@ (80018d0 <MX_USART1_UART_Init+0x4c>)
 800188a:	4a12      	ldr	r2, [pc, #72]	@ (80018d4 <MX_USART1_UART_Init+0x50>)
 800188c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800188e:	4b10      	ldr	r3, [pc, #64]	@ (80018d0 <MX_USART1_UART_Init+0x4c>)
 8001890:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001894:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001896:	4b0e      	ldr	r3, [pc, #56]	@ (80018d0 <MX_USART1_UART_Init+0x4c>)
 8001898:	2200      	movs	r2, #0
 800189a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800189c:	4b0c      	ldr	r3, [pc, #48]	@ (80018d0 <MX_USART1_UART_Init+0x4c>)
 800189e:	2200      	movs	r2, #0
 80018a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018a2:	4b0b      	ldr	r3, [pc, #44]	@ (80018d0 <MX_USART1_UART_Init+0x4c>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018a8:	4b09      	ldr	r3, [pc, #36]	@ (80018d0 <MX_USART1_UART_Init+0x4c>)
 80018aa:	220c      	movs	r2, #12
 80018ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ae:	4b08      	ldr	r3, [pc, #32]	@ (80018d0 <MX_USART1_UART_Init+0x4c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018b4:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <MX_USART1_UART_Init+0x4c>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart1) != HAL_OK) {
 80018ba:	4805      	ldr	r0, [pc, #20]	@ (80018d0 <MX_USART1_UART_Init+0x4c>)
 80018bc:	f001 f98e 	bl	8002bdc <HAL_UART_Init>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <MX_USART1_UART_Init+0x46>
    Error_Handler();
 80018c6:	f000 f807 	bl	80018d8 <Error_Handler>
  }
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200001f4 	.word	0x200001f4
 80018d4:	40011000 	.word	0x40011000

080018d8 <Error_Handler>:

/* Error Handler -------------------------------------------------------------*/
void Error_Handler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018dc:	b672      	cpsid	i
}
 80018de:	bf00      	nop
  __disable_irq();
  while (1) {
    printf("Loi he thong!\r\n");
 80018e0:	4804      	ldr	r0, [pc, #16]	@ (80018f4 <Error_Handler+0x1c>)
 80018e2:	f002 fb73 	bl	8003fcc <puts>
    HAL_Delay(1000);
 80018e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018ea:	f000 fa19 	bl	8001d20 <HAL_Delay>
    printf("Loi he thong!\r\n");
 80018ee:	bf00      	nop
 80018f0:	e7f6      	b.n	80018e0 <Error_Handler+0x8>
 80018f2:	bf00      	nop
 80018f4:	0800611c 	.word	0x0800611c

080018f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <HAL_MspInit+0x4c>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001906:	4a0f      	ldr	r2, [pc, #60]	@ (8001944 <HAL_MspInit+0x4c>)
 8001908:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800190c:	6453      	str	r3, [r2, #68]	@ 0x44
 800190e:	4b0d      	ldr	r3, [pc, #52]	@ (8001944 <HAL_MspInit+0x4c>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001912:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	603b      	str	r3, [r7, #0]
 800191e:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <HAL_MspInit+0x4c>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	4a08      	ldr	r2, [pc, #32]	@ (8001944 <HAL_MspInit+0x4c>)
 8001924:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001928:	6413      	str	r3, [r2, #64]	@ 0x40
 800192a:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <HAL_MspInit+0x4c>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001932:	603b      	str	r3, [r7, #0]
 8001934:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001936:	bf00      	nop
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	40023800 	.word	0x40023800

08001948 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08a      	sub	sp, #40	@ 0x28
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	f107 0314 	add.w	r3, r7, #20
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a19      	ldr	r2, [pc, #100]	@ (80019cc <HAL_UART_MspInit+0x84>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d12c      	bne.n	80019c4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	613b      	str	r3, [r7, #16]
 800196e:	4b18      	ldr	r3, [pc, #96]	@ (80019d0 <HAL_UART_MspInit+0x88>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001972:	4a17      	ldr	r2, [pc, #92]	@ (80019d0 <HAL_UART_MspInit+0x88>)
 8001974:	f043 0310 	orr.w	r3, r3, #16
 8001978:	6453      	str	r3, [r2, #68]	@ 0x44
 800197a:	4b15      	ldr	r3, [pc, #84]	@ (80019d0 <HAL_UART_MspInit+0x88>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197e:	f003 0310 	and.w	r3, r3, #16
 8001982:	613b      	str	r3, [r7, #16]
 8001984:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	4b11      	ldr	r3, [pc, #68]	@ (80019d0 <HAL_UART_MspInit+0x88>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	4a10      	ldr	r2, [pc, #64]	@ (80019d0 <HAL_UART_MspInit+0x88>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6313      	str	r3, [r2, #48]	@ 0x30
 8001996:	4b0e      	ldr	r3, [pc, #56]	@ (80019d0 <HAL_UART_MspInit+0x88>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019a2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80019a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a8:	2302      	movs	r3, #2
 80019aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ac:	2300      	movs	r3, #0
 80019ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b0:	2303      	movs	r3, #3
 80019b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019b4:	2307      	movs	r3, #7
 80019b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	4619      	mov	r1, r3
 80019be:	4805      	ldr	r0, [pc, #20]	@ (80019d4 <HAL_UART_MspInit+0x8c>)
 80019c0:	f000 fab8 	bl	8001f34 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80019c4:	bf00      	nop
 80019c6:	3728      	adds	r7, #40	@ 0x28
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40011000 	.word	0x40011000
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40020000 	.word	0x40020000

080019d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019dc:	bf00      	nop
 80019de:	e7fd      	b.n	80019dc <NMI_Handler+0x4>

080019e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019e4:	bf00      	nop
 80019e6:	e7fd      	b.n	80019e4 <HardFault_Handler+0x4>

080019e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019ec:	bf00      	nop
 80019ee:	e7fd      	b.n	80019ec <MemManage_Handler+0x4>

080019f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f4:	bf00      	nop
 80019f6:	e7fd      	b.n	80019f4 <BusFault_Handler+0x4>

080019f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019fc:	bf00      	nop
 80019fe:	e7fd      	b.n	80019fc <UsageFault_Handler+0x4>

08001a00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a2e:	f000 f957 	bl	8001ce0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a36:	b480      	push	{r7}
 8001a38:	af00      	add	r7, sp, #0
  return 1;
 8001a3a:	2301      	movs	r3, #1
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <_kill>:

int _kill(int pid, int sig)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b082      	sub	sp, #8
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
 8001a4e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a50:	f002 fbee 	bl	8004230 <__errno>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2216      	movs	r2, #22
 8001a58:	601a      	str	r2, [r3, #0]
  return -1;
 8001a5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <_exit>:

void _exit (int status)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a6e:	f04f 31ff 	mov.w	r1, #4294967295
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff ffe7 	bl	8001a46 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <_exit+0x12>

08001a7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	e00a      	b.n	8001aa4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a8e:	f3af 8000 	nop.w
 8001a92:	4601      	mov	r1, r0
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	1c5a      	adds	r2, r3, #1
 8001a98:	60ba      	str	r2, [r7, #8]
 8001a9a:	b2ca      	uxtb	r2, r1
 8001a9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	617b      	str	r3, [r7, #20]
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	dbf0      	blt.n	8001a8e <_read+0x12>
  }

  return len;
 8001aac:	687b      	ldr	r3, [r7, #4]
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b086      	sub	sp, #24
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	60f8      	str	r0, [r7, #12]
 8001abe:	60b9      	str	r1, [r7, #8]
 8001ac0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	617b      	str	r3, [r7, #20]
 8001ac6:	e009      	b.n	8001adc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	1c5a      	adds	r2, r3, #1
 8001acc:	60ba      	str	r2, [r7, #8]
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff fe39 	bl	8001748 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	3301      	adds	r3, #1
 8001ada:	617b      	str	r3, [r7, #20]
 8001adc:	697a      	ldr	r2, [r7, #20]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	dbf1      	blt.n	8001ac8 <_write+0x12>
  }
  return len;
 8001ae4:	687b      	ldr	r3, [r7, #4]
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3718      	adds	r7, #24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <_close>:

int _close(int file)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b083      	sub	sp, #12
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001af6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
 8001b0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b16:	605a      	str	r2, [r3, #4]
  return 0;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <_isatty>:

int _isatty(int file)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b2e:	2301      	movs	r3, #1
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	370c      	adds	r7, #12
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	60b9      	str	r1, [r7, #8]
 8001b46:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3714      	adds	r7, #20
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
	...

08001b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b60:	4a14      	ldr	r2, [pc, #80]	@ (8001bb4 <_sbrk+0x5c>)
 8001b62:	4b15      	ldr	r3, [pc, #84]	@ (8001bb8 <_sbrk+0x60>)
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b6c:	4b13      	ldr	r3, [pc, #76]	@ (8001bbc <_sbrk+0x64>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d102      	bne.n	8001b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b74:	4b11      	ldr	r3, [pc, #68]	@ (8001bbc <_sbrk+0x64>)
 8001b76:	4a12      	ldr	r2, [pc, #72]	@ (8001bc0 <_sbrk+0x68>)
 8001b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b7a:	4b10      	ldr	r3, [pc, #64]	@ (8001bbc <_sbrk+0x64>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4413      	add	r3, r2
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d207      	bcs.n	8001b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b88:	f002 fb52 	bl	8004230 <__errno>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	220c      	movs	r2, #12
 8001b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
 8001b96:	e009      	b.n	8001bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b98:	4b08      	ldr	r3, [pc, #32]	@ (8001bbc <_sbrk+0x64>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b9e:	4b07      	ldr	r3, [pc, #28]	@ (8001bbc <_sbrk+0x64>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	4a05      	ldr	r2, [pc, #20]	@ (8001bbc <_sbrk+0x64>)
 8001ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001baa:	68fb      	ldr	r3, [r7, #12]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3718      	adds	r7, #24
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	20030000 	.word	0x20030000
 8001bb8:	00000400 	.word	0x00000400
 8001bbc:	200040c0 	.word	0x200040c0
 8001bc0:	20004218 	.word	0x20004218

08001bc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bc8:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <SystemInit+0x20>)
 8001bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bce:	4a05      	ldr	r2, [pc, #20]	@ (8001be4 <SystemInit+0x20>)
 8001bd0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bd4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001be8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c20 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001bec:	f7ff ffea 	bl	8001bc4 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bf0:	480c      	ldr	r0, [pc, #48]	@ (8001c24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bf2:	490d      	ldr	r1, [pc, #52]	@ (8001c28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8001c2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bf8:	e002      	b.n	8001c00 <LoopCopyDataInit>

08001bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bfe:	3304      	adds	r3, #4

08001c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c04:	d3f9      	bcc.n	8001bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c06:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c08:	4c0a      	ldr	r4, [pc, #40]	@ (8001c34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c0c:	e001      	b.n	8001c12 <LoopFillZerobss>

08001c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c10:	3204      	adds	r2, #4

08001c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c14:	d3fb      	bcc.n	8001c0e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c16:	f002 fb11 	bl	800423c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c1a:	f7ff fa99 	bl	8001150 <main>
  bx  lr    
 8001c1e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001c20:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c28:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c2c:	08006538 	.word	0x08006538
  ldr r2, =_sbss
 8001c30:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001c34:	20004214 	.word	0x20004214

08001c38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c38:	e7fe      	b.n	8001c38 <ADC_IRQHandler>
	...

08001c3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c40:	4b0e      	ldr	r3, [pc, #56]	@ (8001c7c <HAL_Init+0x40>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a0d      	ldr	r2, [pc, #52]	@ (8001c7c <HAL_Init+0x40>)
 8001c46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c7c <HAL_Init+0x40>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a0a      	ldr	r2, [pc, #40]	@ (8001c7c <HAL_Init+0x40>)
 8001c52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c58:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <HAL_Init+0x40>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a07      	ldr	r2, [pc, #28]	@ (8001c7c <HAL_Init+0x40>)
 8001c5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c64:	2003      	movs	r0, #3
 8001c66:	f000 f931 	bl	8001ecc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c6a:	200f      	movs	r0, #15
 8001c6c:	f000 f808 	bl	8001c80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c70:	f7ff fe42 	bl	80018f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40023c00 	.word	0x40023c00

08001c80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c88:	4b12      	ldr	r3, [pc, #72]	@ (8001cd4 <HAL_InitTick+0x54>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4b12      	ldr	r3, [pc, #72]	@ (8001cd8 <HAL_InitTick+0x58>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	4619      	mov	r1, r3
 8001c92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f000 f93b 	bl	8001f1a <HAL_SYSTICK_Config>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e00e      	b.n	8001ccc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b0f      	cmp	r3, #15
 8001cb2:	d80a      	bhi.n	8001cca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cbc:	f000 f911 	bl	8001ee2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cc0:	4a06      	ldr	r2, [pc, #24]	@ (8001cdc <HAL_InitTick+0x5c>)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	e000      	b.n	8001ccc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	20000008 	.word	0x20000008
 8001cdc:	20000004 	.word	0x20000004

08001ce0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ce4:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <HAL_IncTick+0x20>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <HAL_IncTick+0x24>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4413      	add	r3, r2
 8001cf0:	4a04      	ldr	r2, [pc, #16]	@ (8001d04 <HAL_IncTick+0x24>)
 8001cf2:	6013      	str	r3, [r2, #0]
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	20000008 	.word	0x20000008
 8001d04:	200040c4 	.word	0x200040c4

08001d08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d0c:	4b03      	ldr	r3, [pc, #12]	@ (8001d1c <HAL_GetTick+0x14>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	200040c4 	.word	0x200040c4

08001d20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d28:	f7ff ffee 	bl	8001d08 <HAL_GetTick>
 8001d2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d38:	d005      	beq.n	8001d46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d64 <HAL_Delay+0x44>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	461a      	mov	r2, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	4413      	add	r3, r2
 8001d44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d46:	bf00      	nop
 8001d48:	f7ff ffde 	bl	8001d08 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d8f7      	bhi.n	8001d48 <HAL_Delay+0x28>
  {
  }
}
 8001d58:	bf00      	nop
 8001d5a:	bf00      	nop
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000008 	.word	0x20000008

08001d68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f003 0307 	and.w	r3, r3, #7
 8001d76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d78:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <__NVIC_SetPriorityGrouping+0x44>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d7e:	68ba      	ldr	r2, [r7, #8]
 8001d80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d84:	4013      	ands	r3, r2
 8001d86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d9a:	4a04      	ldr	r2, [pc, #16]	@ (8001dac <__NVIC_SetPriorityGrouping+0x44>)
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	60d3      	str	r3, [r2, #12]
}
 8001da0:	bf00      	nop
 8001da2:	3714      	adds	r7, #20
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	e000ed00 	.word	0xe000ed00

08001db0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001db4:	4b04      	ldr	r3, [pc, #16]	@ (8001dc8 <__NVIC_GetPriorityGrouping+0x18>)
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	0a1b      	lsrs	r3, r3, #8
 8001dba:	f003 0307 	and.w	r3, r3, #7
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	6039      	str	r1, [r7, #0]
 8001dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	db0a      	blt.n	8001df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	490c      	ldr	r1, [pc, #48]	@ (8001e18 <__NVIC_SetPriority+0x4c>)
 8001de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dea:	0112      	lsls	r2, r2, #4
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	440b      	add	r3, r1
 8001df0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001df4:	e00a      	b.n	8001e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	4908      	ldr	r1, [pc, #32]	@ (8001e1c <__NVIC_SetPriority+0x50>)
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	3b04      	subs	r3, #4
 8001e04:	0112      	lsls	r2, r2, #4
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	440b      	add	r3, r1
 8001e0a:	761a      	strb	r2, [r3, #24]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	e000e100 	.word	0xe000e100
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b089      	sub	sp, #36	@ 0x24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	f1c3 0307 	rsb	r3, r3, #7
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	bf28      	it	cs
 8001e3e:	2304      	movcs	r3, #4
 8001e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3304      	adds	r3, #4
 8001e46:	2b06      	cmp	r3, #6
 8001e48:	d902      	bls.n	8001e50 <NVIC_EncodePriority+0x30>
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	3b03      	subs	r3, #3
 8001e4e:	e000      	b.n	8001e52 <NVIC_EncodePriority+0x32>
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	f04f 32ff 	mov.w	r2, #4294967295
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	401a      	ands	r2, r3
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e68:	f04f 31ff 	mov.w	r1, #4294967295
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e72:	43d9      	mvns	r1, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	4313      	orrs	r3, r2
         );
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3724      	adds	r7, #36	@ 0x24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
	...

08001e88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e98:	d301      	bcc.n	8001e9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e00f      	b.n	8001ebe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec8 <SysTick_Config+0x40>)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ea6:	210f      	movs	r1, #15
 8001ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8001eac:	f7ff ff8e 	bl	8001dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001eb0:	4b05      	ldr	r3, [pc, #20]	@ (8001ec8 <SysTick_Config+0x40>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eb6:	4b04      	ldr	r3, [pc, #16]	@ (8001ec8 <SysTick_Config+0x40>)
 8001eb8:	2207      	movs	r2, #7
 8001eba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	e000e010 	.word	0xe000e010

08001ecc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ff47 	bl	8001d68 <__NVIC_SetPriorityGrouping>
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b086      	sub	sp, #24
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	4603      	mov	r3, r0
 8001eea:	60b9      	str	r1, [r7, #8]
 8001eec:	607a      	str	r2, [r7, #4]
 8001eee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ef4:	f7ff ff5c 	bl	8001db0 <__NVIC_GetPriorityGrouping>
 8001ef8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	68b9      	ldr	r1, [r7, #8]
 8001efe:	6978      	ldr	r0, [r7, #20]
 8001f00:	f7ff ff8e 	bl	8001e20 <NVIC_EncodePriority>
 8001f04:	4602      	mov	r2, r0
 8001f06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f0a:	4611      	mov	r1, r2
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff ff5d 	bl	8001dcc <__NVIC_SetPriority>
}
 8001f12:	bf00      	nop
 8001f14:	3718      	adds	r7, #24
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7ff ffb0 	bl	8001e88 <SysTick_Config>
 8001f28:	4603      	mov	r3, r0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b089      	sub	sp, #36	@ 0x24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f42:	2300      	movs	r3, #0
 8001f44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f46:	2300      	movs	r3, #0
 8001f48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61fb      	str	r3, [r7, #28]
 8001f4e:	e177      	b.n	8002240 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f50:	2201      	movs	r2, #1
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	697a      	ldr	r2, [r7, #20]
 8001f60:	4013      	ands	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f64:	693a      	ldr	r2, [r7, #16]
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	f040 8166 	bne.w	800223a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f003 0303 	and.w	r3, r3, #3
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d005      	beq.n	8001f86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d130      	bne.n	8001fe8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	2203      	movs	r2, #3
 8001f92:	fa02 f303 	lsl.w	r3, r2, r3
 8001f96:	43db      	mvns	r3, r3
 8001f98:	69ba      	ldr	r2, [r7, #24]
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	68da      	ldr	r2, [r3, #12]
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	091b      	lsrs	r3, r3, #4
 8001fd2:	f003 0201 	and.w	r2, r3, #1
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f003 0303 	and.w	r3, r3, #3
 8001ff0:	2b03      	cmp	r3, #3
 8001ff2:	d017      	beq.n	8002024 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	2203      	movs	r2, #3
 8002000:	fa02 f303 	lsl.w	r3, r2, r3
 8002004:	43db      	mvns	r3, r3
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	4013      	ands	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	689a      	ldr	r2, [r3, #8]
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	4313      	orrs	r3, r2
 800201c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f003 0303 	and.w	r3, r3, #3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d123      	bne.n	8002078 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	08da      	lsrs	r2, r3, #3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3208      	adds	r2, #8
 8002038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800203c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	f003 0307 	and.w	r3, r3, #7
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	220f      	movs	r2, #15
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	43db      	mvns	r3, r3
 800204e:	69ba      	ldr	r2, [r7, #24]
 8002050:	4013      	ands	r3, r2
 8002052:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	691a      	ldr	r2, [r3, #16]
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	f003 0307 	and.w	r3, r3, #7
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	fa02 f303 	lsl.w	r3, r2, r3
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	4313      	orrs	r3, r2
 8002068:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	08da      	lsrs	r2, r3, #3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	3208      	adds	r2, #8
 8002072:	69b9      	ldr	r1, [r7, #24]
 8002074:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	2203      	movs	r2, #3
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4013      	ands	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f003 0203 	and.w	r2, r3, #3
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	f000 80c0 	beq.w	800223a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	4b66      	ldr	r3, [pc, #408]	@ (8002258 <HAL_GPIO_Init+0x324>)
 80020c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c2:	4a65      	ldr	r2, [pc, #404]	@ (8002258 <HAL_GPIO_Init+0x324>)
 80020c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ca:	4b63      	ldr	r3, [pc, #396]	@ (8002258 <HAL_GPIO_Init+0x324>)
 80020cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020d6:	4a61      	ldr	r2, [pc, #388]	@ (800225c <HAL_GPIO_Init+0x328>)
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	089b      	lsrs	r3, r3, #2
 80020dc:	3302      	adds	r3, #2
 80020de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	f003 0303 	and.w	r3, r3, #3
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	220f      	movs	r2, #15
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43db      	mvns	r3, r3
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4013      	ands	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a58      	ldr	r2, [pc, #352]	@ (8002260 <HAL_GPIO_Init+0x32c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d037      	beq.n	8002172 <HAL_GPIO_Init+0x23e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a57      	ldr	r2, [pc, #348]	@ (8002264 <HAL_GPIO_Init+0x330>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d031      	beq.n	800216e <HAL_GPIO_Init+0x23a>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a56      	ldr	r2, [pc, #344]	@ (8002268 <HAL_GPIO_Init+0x334>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d02b      	beq.n	800216a <HAL_GPIO_Init+0x236>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a55      	ldr	r2, [pc, #340]	@ (800226c <HAL_GPIO_Init+0x338>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d025      	beq.n	8002166 <HAL_GPIO_Init+0x232>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a54      	ldr	r2, [pc, #336]	@ (8002270 <HAL_GPIO_Init+0x33c>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d01f      	beq.n	8002162 <HAL_GPIO_Init+0x22e>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a53      	ldr	r2, [pc, #332]	@ (8002274 <HAL_GPIO_Init+0x340>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d019      	beq.n	800215e <HAL_GPIO_Init+0x22a>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a52      	ldr	r2, [pc, #328]	@ (8002278 <HAL_GPIO_Init+0x344>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d013      	beq.n	800215a <HAL_GPIO_Init+0x226>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a51      	ldr	r2, [pc, #324]	@ (800227c <HAL_GPIO_Init+0x348>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d00d      	beq.n	8002156 <HAL_GPIO_Init+0x222>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a50      	ldr	r2, [pc, #320]	@ (8002280 <HAL_GPIO_Init+0x34c>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d007      	beq.n	8002152 <HAL_GPIO_Init+0x21e>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a4f      	ldr	r2, [pc, #316]	@ (8002284 <HAL_GPIO_Init+0x350>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d101      	bne.n	800214e <HAL_GPIO_Init+0x21a>
 800214a:	2309      	movs	r3, #9
 800214c:	e012      	b.n	8002174 <HAL_GPIO_Init+0x240>
 800214e:	230a      	movs	r3, #10
 8002150:	e010      	b.n	8002174 <HAL_GPIO_Init+0x240>
 8002152:	2308      	movs	r3, #8
 8002154:	e00e      	b.n	8002174 <HAL_GPIO_Init+0x240>
 8002156:	2307      	movs	r3, #7
 8002158:	e00c      	b.n	8002174 <HAL_GPIO_Init+0x240>
 800215a:	2306      	movs	r3, #6
 800215c:	e00a      	b.n	8002174 <HAL_GPIO_Init+0x240>
 800215e:	2305      	movs	r3, #5
 8002160:	e008      	b.n	8002174 <HAL_GPIO_Init+0x240>
 8002162:	2304      	movs	r3, #4
 8002164:	e006      	b.n	8002174 <HAL_GPIO_Init+0x240>
 8002166:	2303      	movs	r3, #3
 8002168:	e004      	b.n	8002174 <HAL_GPIO_Init+0x240>
 800216a:	2302      	movs	r3, #2
 800216c:	e002      	b.n	8002174 <HAL_GPIO_Init+0x240>
 800216e:	2301      	movs	r3, #1
 8002170:	e000      	b.n	8002174 <HAL_GPIO_Init+0x240>
 8002172:	2300      	movs	r3, #0
 8002174:	69fa      	ldr	r2, [r7, #28]
 8002176:	f002 0203 	and.w	r2, r2, #3
 800217a:	0092      	lsls	r2, r2, #2
 800217c:	4093      	lsls	r3, r2
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	4313      	orrs	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002184:	4935      	ldr	r1, [pc, #212]	@ (800225c <HAL_GPIO_Init+0x328>)
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	089b      	lsrs	r3, r3, #2
 800218a:	3302      	adds	r3, #2
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002192:	4b3d      	ldr	r3, [pc, #244]	@ (8002288 <HAL_GPIO_Init+0x354>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	43db      	mvns	r3, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4013      	ands	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d003      	beq.n	80021b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021b6:	4a34      	ldr	r2, [pc, #208]	@ (8002288 <HAL_GPIO_Init+0x354>)
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021bc:	4b32      	ldr	r3, [pc, #200]	@ (8002288 <HAL_GPIO_Init+0x354>)
 80021be:	68db      	ldr	r3, [r3, #12]
 80021c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	43db      	mvns	r3, r3
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4013      	ands	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d003      	beq.n	80021e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	4313      	orrs	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021e0:	4a29      	ldr	r2, [pc, #164]	@ (8002288 <HAL_GPIO_Init+0x354>)
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021e6:	4b28      	ldr	r3, [pc, #160]	@ (8002288 <HAL_GPIO_Init+0x354>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	43db      	mvns	r3, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4013      	ands	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	4313      	orrs	r3, r2
 8002208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800220a:	4a1f      	ldr	r2, [pc, #124]	@ (8002288 <HAL_GPIO_Init+0x354>)
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002210:	4b1d      	ldr	r3, [pc, #116]	@ (8002288 <HAL_GPIO_Init+0x354>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	43db      	mvns	r3, r3
 800221a:	69ba      	ldr	r2, [r7, #24]
 800221c:	4013      	ands	r3, r2
 800221e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d003      	beq.n	8002234 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	4313      	orrs	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002234:	4a14      	ldr	r2, [pc, #80]	@ (8002288 <HAL_GPIO_Init+0x354>)
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	3301      	adds	r3, #1
 800223e:	61fb      	str	r3, [r7, #28]
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	2b0f      	cmp	r3, #15
 8002244:	f67f ae84 	bls.w	8001f50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002248:	bf00      	nop
 800224a:	bf00      	nop
 800224c:	3724      	adds	r7, #36	@ 0x24
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40023800 	.word	0x40023800
 800225c:	40013800 	.word	0x40013800
 8002260:	40020000 	.word	0x40020000
 8002264:	40020400 	.word	0x40020400
 8002268:	40020800 	.word	0x40020800
 800226c:	40020c00 	.word	0x40020c00
 8002270:	40021000 	.word	0x40021000
 8002274:	40021400 	.word	0x40021400
 8002278:	40021800 	.word	0x40021800
 800227c:	40021c00 	.word	0x40021c00
 8002280:	40022000 	.word	0x40022000
 8002284:	40022400 	.word	0x40022400
 8002288:	40013c00 	.word	0x40013c00

0800228c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002292:	2300      	movs	r3, #0
 8002294:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	603b      	str	r3, [r7, #0]
 800229a:	4b20      	ldr	r3, [pc, #128]	@ (800231c <HAL_PWREx_EnableOverDrive+0x90>)
 800229c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229e:	4a1f      	ldr	r2, [pc, #124]	@ (800231c <HAL_PWREx_EnableOverDrive+0x90>)
 80022a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022a6:	4b1d      	ldr	r3, [pc, #116]	@ (800231c <HAL_PWREx_EnableOverDrive+0x90>)
 80022a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ae:	603b      	str	r3, [r7, #0]
 80022b0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80022b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002320 <HAL_PWREx_EnableOverDrive+0x94>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022b8:	f7ff fd26 	bl	8001d08 <HAL_GetTick>
 80022bc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80022be:	e009      	b.n	80022d4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80022c0:	f7ff fd22 	bl	8001d08 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022ce:	d901      	bls.n	80022d4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e01f      	b.n	8002314 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80022d4:	4b13      	ldr	r3, [pc, #76]	@ (8002324 <HAL_PWREx_EnableOverDrive+0x98>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022e0:	d1ee      	bne.n	80022c0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80022e2:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <HAL_PWREx_EnableOverDrive+0x9c>)
 80022e4:	2201      	movs	r2, #1
 80022e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022e8:	f7ff fd0e 	bl	8001d08 <HAL_GetTick>
 80022ec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80022ee:	e009      	b.n	8002304 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80022f0:	f7ff fd0a 	bl	8001d08 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022fe:	d901      	bls.n	8002304 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e007      	b.n	8002314 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002304:	4b07      	ldr	r3, [pc, #28]	@ (8002324 <HAL_PWREx_EnableOverDrive+0x98>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800230c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002310:	d1ee      	bne.n	80022f0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	3708      	adds	r7, #8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40023800 	.word	0x40023800
 8002320:	420e0040 	.word	0x420e0040
 8002324:	40007000 	.word	0x40007000
 8002328:	420e0044 	.word	0x420e0044

0800232c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e267      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	2b00      	cmp	r3, #0
 8002348:	d075      	beq.n	8002436 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800234a:	4b88      	ldr	r3, [pc, #544]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 030c 	and.w	r3, r3, #12
 8002352:	2b04      	cmp	r3, #4
 8002354:	d00c      	beq.n	8002370 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002356:	4b85      	ldr	r3, [pc, #532]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800235e:	2b08      	cmp	r3, #8
 8002360:	d112      	bne.n	8002388 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002362:	4b82      	ldr	r3, [pc, #520]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800236a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800236e:	d10b      	bne.n	8002388 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002370:	4b7e      	ldr	r3, [pc, #504]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d05b      	beq.n	8002434 <HAL_RCC_OscConfig+0x108>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d157      	bne.n	8002434 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e242      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002390:	d106      	bne.n	80023a0 <HAL_RCC_OscConfig+0x74>
 8002392:	4b76      	ldr	r3, [pc, #472]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a75      	ldr	r2, [pc, #468]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002398:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800239c:	6013      	str	r3, [r2, #0]
 800239e:	e01d      	b.n	80023dc <HAL_RCC_OscConfig+0xb0>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023a8:	d10c      	bne.n	80023c4 <HAL_RCC_OscConfig+0x98>
 80023aa:	4b70      	ldr	r3, [pc, #448]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a6f      	ldr	r2, [pc, #444]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80023b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023b4:	6013      	str	r3, [r2, #0]
 80023b6:	4b6d      	ldr	r3, [pc, #436]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a6c      	ldr	r2, [pc, #432]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80023bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023c0:	6013      	str	r3, [r2, #0]
 80023c2:	e00b      	b.n	80023dc <HAL_RCC_OscConfig+0xb0>
 80023c4:	4b69      	ldr	r3, [pc, #420]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a68      	ldr	r2, [pc, #416]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80023ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023ce:	6013      	str	r3, [r2, #0]
 80023d0:	4b66      	ldr	r3, [pc, #408]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a65      	ldr	r2, [pc, #404]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80023d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d013      	beq.n	800240c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e4:	f7ff fc90 	bl	8001d08 <HAL_GetTick>
 80023e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023ec:	f7ff fc8c 	bl	8001d08 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b64      	cmp	r3, #100	@ 0x64
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e207      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023fe:	4b5b      	ldr	r3, [pc, #364]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d0f0      	beq.n	80023ec <HAL_RCC_OscConfig+0xc0>
 800240a:	e014      	b.n	8002436 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240c:	f7ff fc7c 	bl	8001d08 <HAL_GetTick>
 8002410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002412:	e008      	b.n	8002426 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002414:	f7ff fc78 	bl	8001d08 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b64      	cmp	r3, #100	@ 0x64
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e1f3      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002426:	4b51      	ldr	r3, [pc, #324]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1f0      	bne.n	8002414 <HAL_RCC_OscConfig+0xe8>
 8002432:	e000      	b.n	8002436 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002434:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d063      	beq.n	800250a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002442:	4b4a      	ldr	r3, [pc, #296]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 030c 	and.w	r3, r3, #12
 800244a:	2b00      	cmp	r3, #0
 800244c:	d00b      	beq.n	8002466 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800244e:	4b47      	ldr	r3, [pc, #284]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002456:	2b08      	cmp	r3, #8
 8002458:	d11c      	bne.n	8002494 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800245a:	4b44      	ldr	r3, [pc, #272]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d116      	bne.n	8002494 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002466:	4b41      	ldr	r3, [pc, #260]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d005      	beq.n	800247e <HAL_RCC_OscConfig+0x152>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d001      	beq.n	800247e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e1c7      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800247e:	4b3b      	ldr	r3, [pc, #236]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	00db      	lsls	r3, r3, #3
 800248c:	4937      	ldr	r1, [pc, #220]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 800248e:	4313      	orrs	r3, r2
 8002490:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002492:	e03a      	b.n	800250a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d020      	beq.n	80024de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800249c:	4b34      	ldr	r3, [pc, #208]	@ (8002570 <HAL_RCC_OscConfig+0x244>)
 800249e:	2201      	movs	r2, #1
 80024a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a2:	f7ff fc31 	bl	8001d08 <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024a8:	e008      	b.n	80024bc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024aa:	f7ff fc2d 	bl	8001d08 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e1a8      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024bc:	4b2b      	ldr	r3, [pc, #172]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0302 	and.w	r3, r3, #2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0f0      	beq.n	80024aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c8:	4b28      	ldr	r3, [pc, #160]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	4925      	ldr	r1, [pc, #148]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	600b      	str	r3, [r1, #0]
 80024dc:	e015      	b.n	800250a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024de:	4b24      	ldr	r3, [pc, #144]	@ (8002570 <HAL_RCC_OscConfig+0x244>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e4:	f7ff fc10 	bl	8001d08 <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ec:	f7ff fc0c 	bl	8001d08 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e187      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024fe:	4b1b      	ldr	r3, [pc, #108]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0302 	and.w	r3, r3, #2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1f0      	bne.n	80024ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0308 	and.w	r3, r3, #8
 8002512:	2b00      	cmp	r3, #0
 8002514:	d036      	beq.n	8002584 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d016      	beq.n	800254c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800251e:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <HAL_RCC_OscConfig+0x248>)
 8002520:	2201      	movs	r2, #1
 8002522:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002524:	f7ff fbf0 	bl	8001d08 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800252c:	f7ff fbec 	bl	8001d08 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b02      	cmp	r3, #2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e167      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800253e:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <HAL_RCC_OscConfig+0x240>)
 8002540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d0f0      	beq.n	800252c <HAL_RCC_OscConfig+0x200>
 800254a:	e01b      	b.n	8002584 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800254c:	4b09      	ldr	r3, [pc, #36]	@ (8002574 <HAL_RCC_OscConfig+0x248>)
 800254e:	2200      	movs	r2, #0
 8002550:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002552:	f7ff fbd9 	bl	8001d08 <HAL_GetTick>
 8002556:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002558:	e00e      	b.n	8002578 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800255a:	f7ff fbd5 	bl	8001d08 <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b02      	cmp	r3, #2
 8002566:	d907      	bls.n	8002578 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e150      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
 800256c:	40023800 	.word	0x40023800
 8002570:	42470000 	.word	0x42470000
 8002574:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002578:	4b88      	ldr	r3, [pc, #544]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 800257a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1ea      	bne.n	800255a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	2b00      	cmp	r3, #0
 800258e:	f000 8097 	beq.w	80026c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002592:	2300      	movs	r3, #0
 8002594:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002596:	4b81      	ldr	r3, [pc, #516]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 8002598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10f      	bne.n	80025c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	60bb      	str	r3, [r7, #8]
 80025a6:	4b7d      	ldr	r3, [pc, #500]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025aa:	4a7c      	ldr	r2, [pc, #496]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 80025ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025b2:	4b7a      	ldr	r3, [pc, #488]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ba:	60bb      	str	r3, [r7, #8]
 80025bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025be:	2301      	movs	r3, #1
 80025c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c2:	4b77      	ldr	r3, [pc, #476]	@ (80027a0 <HAL_RCC_OscConfig+0x474>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d118      	bne.n	8002600 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ce:	4b74      	ldr	r3, [pc, #464]	@ (80027a0 <HAL_RCC_OscConfig+0x474>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a73      	ldr	r2, [pc, #460]	@ (80027a0 <HAL_RCC_OscConfig+0x474>)
 80025d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025da:	f7ff fb95 	bl	8001d08 <HAL_GetTick>
 80025de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e0:	e008      	b.n	80025f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025e2:	f7ff fb91 	bl	8001d08 <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e10c      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f4:	4b6a      	ldr	r3, [pc, #424]	@ (80027a0 <HAL_RCC_OscConfig+0x474>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d0f0      	beq.n	80025e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d106      	bne.n	8002616 <HAL_RCC_OscConfig+0x2ea>
 8002608:	4b64      	ldr	r3, [pc, #400]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 800260a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800260c:	4a63      	ldr	r2, [pc, #396]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 800260e:	f043 0301 	orr.w	r3, r3, #1
 8002612:	6713      	str	r3, [r2, #112]	@ 0x70
 8002614:	e01c      	b.n	8002650 <HAL_RCC_OscConfig+0x324>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	2b05      	cmp	r3, #5
 800261c:	d10c      	bne.n	8002638 <HAL_RCC_OscConfig+0x30c>
 800261e:	4b5f      	ldr	r3, [pc, #380]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 8002620:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002622:	4a5e      	ldr	r2, [pc, #376]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 8002624:	f043 0304 	orr.w	r3, r3, #4
 8002628:	6713      	str	r3, [r2, #112]	@ 0x70
 800262a:	4b5c      	ldr	r3, [pc, #368]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 800262c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800262e:	4a5b      	ldr	r2, [pc, #364]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	6713      	str	r3, [r2, #112]	@ 0x70
 8002636:	e00b      	b.n	8002650 <HAL_RCC_OscConfig+0x324>
 8002638:	4b58      	ldr	r3, [pc, #352]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 800263a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800263c:	4a57      	ldr	r2, [pc, #348]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 800263e:	f023 0301 	bic.w	r3, r3, #1
 8002642:	6713      	str	r3, [r2, #112]	@ 0x70
 8002644:	4b55      	ldr	r3, [pc, #340]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 8002646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002648:	4a54      	ldr	r2, [pc, #336]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 800264a:	f023 0304 	bic.w	r3, r3, #4
 800264e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d015      	beq.n	8002684 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002658:	f7ff fb56 	bl	8001d08 <HAL_GetTick>
 800265c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800265e:	e00a      	b.n	8002676 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002660:	f7ff fb52 	bl	8001d08 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800266e:	4293      	cmp	r3, r2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e0cb      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002676:	4b49      	ldr	r3, [pc, #292]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 8002678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d0ee      	beq.n	8002660 <HAL_RCC_OscConfig+0x334>
 8002682:	e014      	b.n	80026ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002684:	f7ff fb40 	bl	8001d08 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800268a:	e00a      	b.n	80026a2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800268c:	f7ff fb3c 	bl	8001d08 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	f241 3288 	movw	r2, #5000	@ 0x1388
 800269a:	4293      	cmp	r3, r2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e0b5      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026a2:	4b3e      	ldr	r3, [pc, #248]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 80026a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1ee      	bne.n	800268c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026ae:	7dfb      	ldrb	r3, [r7, #23]
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d105      	bne.n	80026c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026b4:	4b39      	ldr	r3, [pc, #228]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	4a38      	ldr	r2, [pc, #224]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 80026ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f000 80a1 	beq.w	800280c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80026ca:	4b34      	ldr	r3, [pc, #208]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f003 030c 	and.w	r3, r3, #12
 80026d2:	2b08      	cmp	r3, #8
 80026d4:	d05c      	beq.n	8002790 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d141      	bne.n	8002762 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026de:	4b31      	ldr	r3, [pc, #196]	@ (80027a4 <HAL_RCC_OscConfig+0x478>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e4:	f7ff fb10 	bl	8001d08 <HAL_GetTick>
 80026e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ea:	e008      	b.n	80026fe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ec:	f7ff fb0c 	bl	8001d08 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e087      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026fe:	4b27      	ldr	r3, [pc, #156]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1f0      	bne.n	80026ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69da      	ldr	r2, [r3, #28]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a1b      	ldr	r3, [r3, #32]
 8002712:	431a      	orrs	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002718:	019b      	lsls	r3, r3, #6
 800271a:	431a      	orrs	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002720:	085b      	lsrs	r3, r3, #1
 8002722:	3b01      	subs	r3, #1
 8002724:	041b      	lsls	r3, r3, #16
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800272c:	061b      	lsls	r3, r3, #24
 800272e:	491b      	ldr	r1, [pc, #108]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 8002730:	4313      	orrs	r3, r2
 8002732:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002734:	4b1b      	ldr	r3, [pc, #108]	@ (80027a4 <HAL_RCC_OscConfig+0x478>)
 8002736:	2201      	movs	r2, #1
 8002738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800273a:	f7ff fae5 	bl	8001d08 <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002740:	e008      	b.n	8002754 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002742:	f7ff fae1 	bl	8001d08 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e05c      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002754:	4b11      	ldr	r3, [pc, #68]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d0f0      	beq.n	8002742 <HAL_RCC_OscConfig+0x416>
 8002760:	e054      	b.n	800280c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002762:	4b10      	ldr	r3, [pc, #64]	@ (80027a4 <HAL_RCC_OscConfig+0x478>)
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002768:	f7ff face 	bl	8001d08 <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002770:	f7ff faca 	bl	8001d08 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b02      	cmp	r3, #2
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e045      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002782:	4b06      	ldr	r3, [pc, #24]	@ (800279c <HAL_RCC_OscConfig+0x470>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f0      	bne.n	8002770 <HAL_RCC_OscConfig+0x444>
 800278e:	e03d      	b.n	800280c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	2b01      	cmp	r3, #1
 8002796:	d107      	bne.n	80027a8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e038      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
 800279c:	40023800 	.word	0x40023800
 80027a0:	40007000 	.word	0x40007000
 80027a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002818 <HAL_RCC_OscConfig+0x4ec>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d028      	beq.n	8002808 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d121      	bne.n	8002808 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d11a      	bne.n	8002808 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80027d8:	4013      	ands	r3, r2
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80027de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d111      	bne.n	8002808 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ee:	085b      	lsrs	r3, r3, #1
 80027f0:	3b01      	subs	r3, #1
 80027f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d107      	bne.n	8002808 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002802:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002804:	429a      	cmp	r2, r3
 8002806:	d001      	beq.n	800280c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e000      	b.n	800280e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3718      	adds	r7, #24
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40023800 	.word	0x40023800

0800281c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e0cc      	b.n	80029ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002830:	4b68      	ldr	r3, [pc, #416]	@ (80029d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 030f 	and.w	r3, r3, #15
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d90c      	bls.n	8002858 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800283e:	4b65      	ldr	r3, [pc, #404]	@ (80029d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	b2d2      	uxtb	r2, r2
 8002844:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002846:	4b63      	ldr	r3, [pc, #396]	@ (80029d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 030f 	and.w	r3, r3, #15
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	429a      	cmp	r2, r3
 8002852:	d001      	beq.n	8002858 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e0b8      	b.n	80029ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b00      	cmp	r3, #0
 8002862:	d020      	beq.n	80028a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0304 	and.w	r3, r3, #4
 800286c:	2b00      	cmp	r3, #0
 800286e:	d005      	beq.n	800287c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002870:	4b59      	ldr	r3, [pc, #356]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	4a58      	ldr	r2, [pc, #352]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002876:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800287a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0308 	and.w	r3, r3, #8
 8002884:	2b00      	cmp	r3, #0
 8002886:	d005      	beq.n	8002894 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002888:	4b53      	ldr	r3, [pc, #332]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	4a52      	ldr	r2, [pc, #328]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 800288e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002892:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002894:	4b50      	ldr	r3, [pc, #320]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	494d      	ldr	r1, [pc, #308]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d044      	beq.n	800293c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d107      	bne.n	80028ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ba:	4b47      	ldr	r3, [pc, #284]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d119      	bne.n	80028fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e07f      	b.n	80029ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d003      	beq.n	80028da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028d6:	2b03      	cmp	r3, #3
 80028d8:	d107      	bne.n	80028ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028da:	4b3f      	ldr	r3, [pc, #252]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d109      	bne.n	80028fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e06f      	b.n	80029ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028ea:	4b3b      	ldr	r3, [pc, #236]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d101      	bne.n	80028fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e067      	b.n	80029ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028fa:	4b37      	ldr	r3, [pc, #220]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f023 0203 	bic.w	r2, r3, #3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	4934      	ldr	r1, [pc, #208]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002908:	4313      	orrs	r3, r2
 800290a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800290c:	f7ff f9fc 	bl	8001d08 <HAL_GetTick>
 8002910:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002912:	e00a      	b.n	800292a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002914:	f7ff f9f8 	bl	8001d08 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002922:	4293      	cmp	r3, r2
 8002924:	d901      	bls.n	800292a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e04f      	b.n	80029ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800292a:	4b2b      	ldr	r3, [pc, #172]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f003 020c 	and.w	r2, r3, #12
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	429a      	cmp	r2, r3
 800293a:	d1eb      	bne.n	8002914 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800293c:	4b25      	ldr	r3, [pc, #148]	@ (80029d4 <HAL_RCC_ClockConfig+0x1b8>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 030f 	and.w	r3, r3, #15
 8002944:	683a      	ldr	r2, [r7, #0]
 8002946:	429a      	cmp	r2, r3
 8002948:	d20c      	bcs.n	8002964 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800294a:	4b22      	ldr	r3, [pc, #136]	@ (80029d4 <HAL_RCC_ClockConfig+0x1b8>)
 800294c:	683a      	ldr	r2, [r7, #0]
 800294e:	b2d2      	uxtb	r2, r2
 8002950:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002952:	4b20      	ldr	r3, [pc, #128]	@ (80029d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	d001      	beq.n	8002964 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e032      	b.n	80029ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0304 	and.w	r3, r3, #4
 800296c:	2b00      	cmp	r3, #0
 800296e:	d008      	beq.n	8002982 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002970:	4b19      	ldr	r3, [pc, #100]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	4916      	ldr	r1, [pc, #88]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 800297e:	4313      	orrs	r3, r2
 8002980:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0308 	and.w	r3, r3, #8
 800298a:	2b00      	cmp	r3, #0
 800298c:	d009      	beq.n	80029a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800298e:	4b12      	ldr	r3, [pc, #72]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	691b      	ldr	r3, [r3, #16]
 800299a:	00db      	lsls	r3, r3, #3
 800299c:	490e      	ldr	r1, [pc, #56]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029a2:	f000 f821 	bl	80029e8 <HAL_RCC_GetSysClockFreq>
 80029a6:	4602      	mov	r2, r0
 80029a8:	4b0b      	ldr	r3, [pc, #44]	@ (80029d8 <HAL_RCC_ClockConfig+0x1bc>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	091b      	lsrs	r3, r3, #4
 80029ae:	f003 030f 	and.w	r3, r3, #15
 80029b2:	490a      	ldr	r1, [pc, #40]	@ (80029dc <HAL_RCC_ClockConfig+0x1c0>)
 80029b4:	5ccb      	ldrb	r3, [r1, r3]
 80029b6:	fa22 f303 	lsr.w	r3, r2, r3
 80029ba:	4a09      	ldr	r2, [pc, #36]	@ (80029e0 <HAL_RCC_ClockConfig+0x1c4>)
 80029bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80029be:	4b09      	ldr	r3, [pc, #36]	@ (80029e4 <HAL_RCC_ClockConfig+0x1c8>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff f95c 	bl	8001c80 <HAL_InitTick>

  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	40023c00 	.word	0x40023c00
 80029d8:	40023800 	.word	0x40023800
 80029dc:	0800612c 	.word	0x0800612c
 80029e0:	20000000 	.word	0x20000000
 80029e4:	20000004 	.word	0x20000004

080029e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029ec:	b090      	sub	sp, #64	@ 0x40
 80029ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029f0:	2300      	movs	r3, #0
 80029f2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80029f4:	2300      	movs	r3, #0
 80029f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80029f8:	2300      	movs	r3, #0
 80029fa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a00:	4b59      	ldr	r3, [pc, #356]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 030c 	and.w	r3, r3, #12
 8002a08:	2b08      	cmp	r3, #8
 8002a0a:	d00d      	beq.n	8002a28 <HAL_RCC_GetSysClockFreq+0x40>
 8002a0c:	2b08      	cmp	r3, #8
 8002a0e:	f200 80a1 	bhi.w	8002b54 <HAL_RCC_GetSysClockFreq+0x16c>
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d002      	beq.n	8002a1c <HAL_RCC_GetSysClockFreq+0x34>
 8002a16:	2b04      	cmp	r3, #4
 8002a18:	d003      	beq.n	8002a22 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a1a:	e09b      	b.n	8002b54 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a1c:	4b53      	ldr	r3, [pc, #332]	@ (8002b6c <HAL_RCC_GetSysClockFreq+0x184>)
 8002a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a20:	e09b      	b.n	8002b5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a22:	4b53      	ldr	r3, [pc, #332]	@ (8002b70 <HAL_RCC_GetSysClockFreq+0x188>)
 8002a24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a26:	e098      	b.n	8002b5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a28:	4b4f      	ldr	r3, [pc, #316]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a30:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a32:	4b4d      	ldr	r3, [pc, #308]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d028      	beq.n	8002a90 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a3e:	4b4a      	ldr	r3, [pc, #296]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	099b      	lsrs	r3, r3, #6
 8002a44:	2200      	movs	r2, #0
 8002a46:	623b      	str	r3, [r7, #32]
 8002a48:	627a      	str	r2, [r7, #36]	@ 0x24
 8002a4a:	6a3b      	ldr	r3, [r7, #32]
 8002a4c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002a50:	2100      	movs	r1, #0
 8002a52:	4b47      	ldr	r3, [pc, #284]	@ (8002b70 <HAL_RCC_GetSysClockFreq+0x188>)
 8002a54:	fb03 f201 	mul.w	r2, r3, r1
 8002a58:	2300      	movs	r3, #0
 8002a5a:	fb00 f303 	mul.w	r3, r0, r3
 8002a5e:	4413      	add	r3, r2
 8002a60:	4a43      	ldr	r2, [pc, #268]	@ (8002b70 <HAL_RCC_GetSysClockFreq+0x188>)
 8002a62:	fba0 1202 	umull	r1, r2, r0, r2
 8002a66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a68:	460a      	mov	r2, r1
 8002a6a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002a6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a6e:	4413      	add	r3, r2
 8002a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a74:	2200      	movs	r2, #0
 8002a76:	61bb      	str	r3, [r7, #24]
 8002a78:	61fa      	str	r2, [r7, #28]
 8002a7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a7e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002a82:	f7fe f8a1 	bl	8000bc8 <__aeabi_uldivmod>
 8002a86:	4602      	mov	r2, r0
 8002a88:	460b      	mov	r3, r1
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a8e:	e053      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a90:	4b35      	ldr	r3, [pc, #212]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	099b      	lsrs	r3, r3, #6
 8002a96:	2200      	movs	r2, #0
 8002a98:	613b      	str	r3, [r7, #16]
 8002a9a:	617a      	str	r2, [r7, #20]
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002aa2:	f04f 0b00 	mov.w	fp, #0
 8002aa6:	4652      	mov	r2, sl
 8002aa8:	465b      	mov	r3, fp
 8002aaa:	f04f 0000 	mov.w	r0, #0
 8002aae:	f04f 0100 	mov.w	r1, #0
 8002ab2:	0159      	lsls	r1, r3, #5
 8002ab4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ab8:	0150      	lsls	r0, r2, #5
 8002aba:	4602      	mov	r2, r0
 8002abc:	460b      	mov	r3, r1
 8002abe:	ebb2 080a 	subs.w	r8, r2, sl
 8002ac2:	eb63 090b 	sbc.w	r9, r3, fp
 8002ac6:	f04f 0200 	mov.w	r2, #0
 8002aca:	f04f 0300 	mov.w	r3, #0
 8002ace:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002ad2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002ad6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002ada:	ebb2 0408 	subs.w	r4, r2, r8
 8002ade:	eb63 0509 	sbc.w	r5, r3, r9
 8002ae2:	f04f 0200 	mov.w	r2, #0
 8002ae6:	f04f 0300 	mov.w	r3, #0
 8002aea:	00eb      	lsls	r3, r5, #3
 8002aec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002af0:	00e2      	lsls	r2, r4, #3
 8002af2:	4614      	mov	r4, r2
 8002af4:	461d      	mov	r5, r3
 8002af6:	eb14 030a 	adds.w	r3, r4, sl
 8002afa:	603b      	str	r3, [r7, #0]
 8002afc:	eb45 030b 	adc.w	r3, r5, fp
 8002b00:	607b      	str	r3, [r7, #4]
 8002b02:	f04f 0200 	mov.w	r2, #0
 8002b06:	f04f 0300 	mov.w	r3, #0
 8002b0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b0e:	4629      	mov	r1, r5
 8002b10:	028b      	lsls	r3, r1, #10
 8002b12:	4621      	mov	r1, r4
 8002b14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b18:	4621      	mov	r1, r4
 8002b1a:	028a      	lsls	r2, r1, #10
 8002b1c:	4610      	mov	r0, r2
 8002b1e:	4619      	mov	r1, r3
 8002b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b22:	2200      	movs	r2, #0
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	60fa      	str	r2, [r7, #12]
 8002b28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b2c:	f7fe f84c 	bl	8000bc8 <__aeabi_uldivmod>
 8002b30:	4602      	mov	r2, r0
 8002b32:	460b      	mov	r3, r1
 8002b34:	4613      	mov	r3, r2
 8002b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002b38:	4b0b      	ldr	r3, [pc, #44]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	0c1b      	lsrs	r3, r3, #16
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	3301      	adds	r3, #1
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002b48:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b50:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002b52:	e002      	b.n	8002b5a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b54:	4b05      	ldr	r3, [pc, #20]	@ (8002b6c <HAL_RCC_GetSysClockFreq+0x184>)
 8002b56:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002b58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3740      	adds	r7, #64	@ 0x40
 8002b60:	46bd      	mov	sp, r7
 8002b62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b66:	bf00      	nop
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	00f42400 	.word	0x00f42400
 8002b70:	017d7840 	.word	0x017d7840

08002b74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b78:	4b03      	ldr	r3, [pc, #12]	@ (8002b88 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	20000000 	.word	0x20000000

08002b8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b90:	f7ff fff0 	bl	8002b74 <HAL_RCC_GetHCLKFreq>
 8002b94:	4602      	mov	r2, r0
 8002b96:	4b05      	ldr	r3, [pc, #20]	@ (8002bac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	0a9b      	lsrs	r3, r3, #10
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	4903      	ldr	r1, [pc, #12]	@ (8002bb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ba2:	5ccb      	ldrb	r3, [r1, r3]
 8002ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	0800613c 	.word	0x0800613c

08002bb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bb8:	f7ff ffdc 	bl	8002b74 <HAL_RCC_GetHCLKFreq>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	4b05      	ldr	r3, [pc, #20]	@ (8002bd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	0b5b      	lsrs	r3, r3, #13
 8002bc4:	f003 0307 	and.w	r3, r3, #7
 8002bc8:	4903      	ldr	r1, [pc, #12]	@ (8002bd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bca:	5ccb      	ldrb	r3, [r1, r3]
 8002bcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	0800613c 	.word	0x0800613c

08002bdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e042      	b.n	8002c74 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d106      	bne.n	8002c08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f7fe fea0 	bl	8001948 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2224      	movs	r2, #36	@ 0x24
 8002c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68da      	ldr	r2, [r3, #12]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f973 	bl	8002f0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	691a      	ldr	r2, [r3, #16]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	695a      	ldr	r2, [r3, #20]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68da      	ldr	r2, [r3, #12]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2220      	movs	r2, #32
 8002c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2220      	movs	r2, #32
 8002c68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b08a      	sub	sp, #40	@ 0x28
 8002c80:	af02      	add	r7, sp, #8
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	603b      	str	r3, [r7, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b20      	cmp	r3, #32
 8002c9a:	d175      	bne.n	8002d88 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d002      	beq.n	8002ca8 <HAL_UART_Transmit+0x2c>
 8002ca2:	88fb      	ldrh	r3, [r7, #6]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e06e      	b.n	8002d8a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2221      	movs	r2, #33	@ 0x21
 8002cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cba:	f7ff f825 	bl	8001d08 <HAL_GetTick>
 8002cbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	88fa      	ldrh	r2, [r7, #6]
 8002cc4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	88fa      	ldrh	r2, [r7, #6]
 8002cca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cd4:	d108      	bne.n	8002ce8 <HAL_UART_Transmit+0x6c>
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d104      	bne.n	8002ce8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	61bb      	str	r3, [r7, #24]
 8002ce6:	e003      	b.n	8002cf0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cec:	2300      	movs	r3, #0
 8002cee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002cf0:	e02e      	b.n	8002d50 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	2180      	movs	r1, #128	@ 0x80
 8002cfc:	68f8      	ldr	r0, [r7, #12]
 8002cfe:	f000 f848 	bl	8002d92 <UART_WaitOnFlagUntilTimeout>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d005      	beq.n	8002d14 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e03a      	b.n	8002d8a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d10b      	bne.n	8002d32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	881b      	ldrh	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d28:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	3302      	adds	r3, #2
 8002d2e:	61bb      	str	r3, [r7, #24]
 8002d30:	e007      	b.n	8002d42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	781a      	ldrb	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	b29a      	uxth	r2, r3
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1cb      	bne.n	8002cf2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	9300      	str	r3, [sp, #0]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	2200      	movs	r2, #0
 8002d62:	2140      	movs	r1, #64	@ 0x40
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f000 f814 	bl	8002d92 <UART_WaitOnFlagUntilTimeout>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d005      	beq.n	8002d7c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2220      	movs	r2, #32
 8002d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e006      	b.n	8002d8a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2220      	movs	r2, #32
 8002d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002d84:	2300      	movs	r3, #0
 8002d86:	e000      	b.n	8002d8a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002d88:	2302      	movs	r3, #2
  }
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3720      	adds	r7, #32
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b086      	sub	sp, #24
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	603b      	str	r3, [r7, #0]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002da2:	e03b      	b.n	8002e1c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002da4:	6a3b      	ldr	r3, [r7, #32]
 8002da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002daa:	d037      	beq.n	8002e1c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dac:	f7fe ffac 	bl	8001d08 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	6a3a      	ldr	r2, [r7, #32]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d302      	bcc.n	8002dc2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002dbc:	6a3b      	ldr	r3, [r7, #32]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e03a      	b.n	8002e3c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d023      	beq.n	8002e1c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2b80      	cmp	r3, #128	@ 0x80
 8002dd8:	d020      	beq.n	8002e1c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2b40      	cmp	r3, #64	@ 0x40
 8002dde:	d01d      	beq.n	8002e1c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0308 	and.w	r3, r3, #8
 8002dea:	2b08      	cmp	r3, #8
 8002dec:	d116      	bne.n	8002e1c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	617b      	str	r3, [r7, #20]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	617b      	str	r3, [r7, #20]
 8002e02:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f000 f81d 	bl	8002e44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2208      	movs	r2, #8
 8002e0e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e00f      	b.n	8002e3c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	4013      	ands	r3, r2
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	bf0c      	ite	eq
 8002e2c:	2301      	moveq	r3, #1
 8002e2e:	2300      	movne	r3, #0
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	461a      	mov	r2, r3
 8002e34:	79fb      	ldrb	r3, [r7, #7]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d0b4      	beq.n	8002da4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b095      	sub	sp, #84	@ 0x54
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	330c      	adds	r3, #12
 8002e52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e56:	e853 3f00 	ldrex	r3, [r3]
 8002e5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	330c      	adds	r3, #12
 8002e6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e6c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e74:	e841 2300 	strex	r3, r2, [r1]
 8002e78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1e5      	bne.n	8002e4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	3314      	adds	r3, #20
 8002e86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e88:	6a3b      	ldr	r3, [r7, #32]
 8002e8a:	e853 3f00 	ldrex	r3, [r3]
 8002e8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	f023 0301 	bic.w	r3, r3, #1
 8002e96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	3314      	adds	r3, #20
 8002e9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ea0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ea6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ea8:	e841 2300 	strex	r3, r2, [r1]
 8002eac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d1e5      	bne.n	8002e80 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d119      	bne.n	8002ef0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	330c      	adds	r3, #12
 8002ec2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	e853 3f00 	ldrex	r3, [r3]
 8002eca:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	f023 0310 	bic.w	r3, r3, #16
 8002ed2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	330c      	adds	r3, #12
 8002eda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002edc:	61ba      	str	r2, [r7, #24]
 8002ede:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee0:	6979      	ldr	r1, [r7, #20]
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	e841 2300 	strex	r3, r2, [r1]
 8002ee8:	613b      	str	r3, [r7, #16]
   return(result);
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d1e5      	bne.n	8002ebc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002efe:	bf00      	nop
 8002f00:	3754      	adds	r7, #84	@ 0x54
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
	...

08002f0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f10:	b0c0      	sub	sp, #256	@ 0x100
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f28:	68d9      	ldr	r1, [r3, #12]
 8002f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	ea40 0301 	orr.w	r3, r0, r1
 8002f34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	431a      	orrs	r2, r3
 8002f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	431a      	orrs	r2, r3
 8002f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f50:	69db      	ldr	r3, [r3, #28]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f64:	f021 010c 	bic.w	r1, r1, #12
 8002f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f72:	430b      	orrs	r3, r1
 8002f74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f86:	6999      	ldr	r1, [r3, #24]
 8002f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	ea40 0301 	orr.w	r3, r0, r1
 8002f92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	4b8f      	ldr	r3, [pc, #572]	@ (80031d8 <UART_SetConfig+0x2cc>)
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d005      	beq.n	8002fac <UART_SetConfig+0xa0>
 8002fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	4b8d      	ldr	r3, [pc, #564]	@ (80031dc <UART_SetConfig+0x2d0>)
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d104      	bne.n	8002fb6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fac:	f7ff fe02 	bl	8002bb4 <HAL_RCC_GetPCLK2Freq>
 8002fb0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002fb4:	e003      	b.n	8002fbe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fb6:	f7ff fde9 	bl	8002b8c <HAL_RCC_GetPCLK1Freq>
 8002fba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc2:	69db      	ldr	r3, [r3, #28]
 8002fc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fc8:	f040 810c 	bne.w	80031e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002fcc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002fd6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002fda:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002fde:	4622      	mov	r2, r4
 8002fe0:	462b      	mov	r3, r5
 8002fe2:	1891      	adds	r1, r2, r2
 8002fe4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002fe6:	415b      	adcs	r3, r3
 8002fe8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002fea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002fee:	4621      	mov	r1, r4
 8002ff0:	eb12 0801 	adds.w	r8, r2, r1
 8002ff4:	4629      	mov	r1, r5
 8002ff6:	eb43 0901 	adc.w	r9, r3, r1
 8002ffa:	f04f 0200 	mov.w	r2, #0
 8002ffe:	f04f 0300 	mov.w	r3, #0
 8003002:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003006:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800300a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800300e:	4690      	mov	r8, r2
 8003010:	4699      	mov	r9, r3
 8003012:	4623      	mov	r3, r4
 8003014:	eb18 0303 	adds.w	r3, r8, r3
 8003018:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800301c:	462b      	mov	r3, r5
 800301e:	eb49 0303 	adc.w	r3, r9, r3
 8003022:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003032:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003036:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800303a:	460b      	mov	r3, r1
 800303c:	18db      	adds	r3, r3, r3
 800303e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003040:	4613      	mov	r3, r2
 8003042:	eb42 0303 	adc.w	r3, r2, r3
 8003046:	657b      	str	r3, [r7, #84]	@ 0x54
 8003048:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800304c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003050:	f7fd fdba 	bl	8000bc8 <__aeabi_uldivmod>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	4b61      	ldr	r3, [pc, #388]	@ (80031e0 <UART_SetConfig+0x2d4>)
 800305a:	fba3 2302 	umull	r2, r3, r3, r2
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	011c      	lsls	r4, r3, #4
 8003062:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003066:	2200      	movs	r2, #0
 8003068:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800306c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003070:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003074:	4642      	mov	r2, r8
 8003076:	464b      	mov	r3, r9
 8003078:	1891      	adds	r1, r2, r2
 800307a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800307c:	415b      	adcs	r3, r3
 800307e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003080:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003084:	4641      	mov	r1, r8
 8003086:	eb12 0a01 	adds.w	sl, r2, r1
 800308a:	4649      	mov	r1, r9
 800308c:	eb43 0b01 	adc.w	fp, r3, r1
 8003090:	f04f 0200 	mov.w	r2, #0
 8003094:	f04f 0300 	mov.w	r3, #0
 8003098:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800309c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030a4:	4692      	mov	sl, r2
 80030a6:	469b      	mov	fp, r3
 80030a8:	4643      	mov	r3, r8
 80030aa:	eb1a 0303 	adds.w	r3, sl, r3
 80030ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030b2:	464b      	mov	r3, r9
 80030b4:	eb4b 0303 	adc.w	r3, fp, r3
 80030b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030c8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80030cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80030d0:	460b      	mov	r3, r1
 80030d2:	18db      	adds	r3, r3, r3
 80030d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80030d6:	4613      	mov	r3, r2
 80030d8:	eb42 0303 	adc.w	r3, r2, r3
 80030dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80030de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80030e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80030e6:	f7fd fd6f 	bl	8000bc8 <__aeabi_uldivmod>
 80030ea:	4602      	mov	r2, r0
 80030ec:	460b      	mov	r3, r1
 80030ee:	4611      	mov	r1, r2
 80030f0:	4b3b      	ldr	r3, [pc, #236]	@ (80031e0 <UART_SetConfig+0x2d4>)
 80030f2:	fba3 2301 	umull	r2, r3, r3, r1
 80030f6:	095b      	lsrs	r3, r3, #5
 80030f8:	2264      	movs	r2, #100	@ 0x64
 80030fa:	fb02 f303 	mul.w	r3, r2, r3
 80030fe:	1acb      	subs	r3, r1, r3
 8003100:	00db      	lsls	r3, r3, #3
 8003102:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003106:	4b36      	ldr	r3, [pc, #216]	@ (80031e0 <UART_SetConfig+0x2d4>)
 8003108:	fba3 2302 	umull	r2, r3, r3, r2
 800310c:	095b      	lsrs	r3, r3, #5
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003114:	441c      	add	r4, r3
 8003116:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800311a:	2200      	movs	r2, #0
 800311c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003120:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003124:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003128:	4642      	mov	r2, r8
 800312a:	464b      	mov	r3, r9
 800312c:	1891      	adds	r1, r2, r2
 800312e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003130:	415b      	adcs	r3, r3
 8003132:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003134:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003138:	4641      	mov	r1, r8
 800313a:	1851      	adds	r1, r2, r1
 800313c:	6339      	str	r1, [r7, #48]	@ 0x30
 800313e:	4649      	mov	r1, r9
 8003140:	414b      	adcs	r3, r1
 8003142:	637b      	str	r3, [r7, #52]	@ 0x34
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003150:	4659      	mov	r1, fp
 8003152:	00cb      	lsls	r3, r1, #3
 8003154:	4651      	mov	r1, sl
 8003156:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800315a:	4651      	mov	r1, sl
 800315c:	00ca      	lsls	r2, r1, #3
 800315e:	4610      	mov	r0, r2
 8003160:	4619      	mov	r1, r3
 8003162:	4603      	mov	r3, r0
 8003164:	4642      	mov	r2, r8
 8003166:	189b      	adds	r3, r3, r2
 8003168:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800316c:	464b      	mov	r3, r9
 800316e:	460a      	mov	r2, r1
 8003170:	eb42 0303 	adc.w	r3, r2, r3
 8003174:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003184:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003188:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800318c:	460b      	mov	r3, r1
 800318e:	18db      	adds	r3, r3, r3
 8003190:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003192:	4613      	mov	r3, r2
 8003194:	eb42 0303 	adc.w	r3, r2, r3
 8003198:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800319a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800319e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80031a2:	f7fd fd11 	bl	8000bc8 <__aeabi_uldivmod>
 80031a6:	4602      	mov	r2, r0
 80031a8:	460b      	mov	r3, r1
 80031aa:	4b0d      	ldr	r3, [pc, #52]	@ (80031e0 <UART_SetConfig+0x2d4>)
 80031ac:	fba3 1302 	umull	r1, r3, r3, r2
 80031b0:	095b      	lsrs	r3, r3, #5
 80031b2:	2164      	movs	r1, #100	@ 0x64
 80031b4:	fb01 f303 	mul.w	r3, r1, r3
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	3332      	adds	r3, #50	@ 0x32
 80031be:	4a08      	ldr	r2, [pc, #32]	@ (80031e0 <UART_SetConfig+0x2d4>)
 80031c0:	fba2 2303 	umull	r2, r3, r2, r3
 80031c4:	095b      	lsrs	r3, r3, #5
 80031c6:	f003 0207 	and.w	r2, r3, #7
 80031ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4422      	add	r2, r4
 80031d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80031d4:	e106      	b.n	80033e4 <UART_SetConfig+0x4d8>
 80031d6:	bf00      	nop
 80031d8:	40011000 	.word	0x40011000
 80031dc:	40011400 	.word	0x40011400
 80031e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031e8:	2200      	movs	r2, #0
 80031ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80031ee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80031f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80031f6:	4642      	mov	r2, r8
 80031f8:	464b      	mov	r3, r9
 80031fa:	1891      	adds	r1, r2, r2
 80031fc:	6239      	str	r1, [r7, #32]
 80031fe:	415b      	adcs	r3, r3
 8003200:	627b      	str	r3, [r7, #36]	@ 0x24
 8003202:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003206:	4641      	mov	r1, r8
 8003208:	1854      	adds	r4, r2, r1
 800320a:	4649      	mov	r1, r9
 800320c:	eb43 0501 	adc.w	r5, r3, r1
 8003210:	f04f 0200 	mov.w	r2, #0
 8003214:	f04f 0300 	mov.w	r3, #0
 8003218:	00eb      	lsls	r3, r5, #3
 800321a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800321e:	00e2      	lsls	r2, r4, #3
 8003220:	4614      	mov	r4, r2
 8003222:	461d      	mov	r5, r3
 8003224:	4643      	mov	r3, r8
 8003226:	18e3      	adds	r3, r4, r3
 8003228:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800322c:	464b      	mov	r3, r9
 800322e:	eb45 0303 	adc.w	r3, r5, r3
 8003232:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003242:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003246:	f04f 0200 	mov.w	r2, #0
 800324a:	f04f 0300 	mov.w	r3, #0
 800324e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003252:	4629      	mov	r1, r5
 8003254:	008b      	lsls	r3, r1, #2
 8003256:	4621      	mov	r1, r4
 8003258:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800325c:	4621      	mov	r1, r4
 800325e:	008a      	lsls	r2, r1, #2
 8003260:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003264:	f7fd fcb0 	bl	8000bc8 <__aeabi_uldivmod>
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	4b60      	ldr	r3, [pc, #384]	@ (80033f0 <UART_SetConfig+0x4e4>)
 800326e:	fba3 2302 	umull	r2, r3, r3, r2
 8003272:	095b      	lsrs	r3, r3, #5
 8003274:	011c      	lsls	r4, r3, #4
 8003276:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800327a:	2200      	movs	r2, #0
 800327c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003280:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003284:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003288:	4642      	mov	r2, r8
 800328a:	464b      	mov	r3, r9
 800328c:	1891      	adds	r1, r2, r2
 800328e:	61b9      	str	r1, [r7, #24]
 8003290:	415b      	adcs	r3, r3
 8003292:	61fb      	str	r3, [r7, #28]
 8003294:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003298:	4641      	mov	r1, r8
 800329a:	1851      	adds	r1, r2, r1
 800329c:	6139      	str	r1, [r7, #16]
 800329e:	4649      	mov	r1, r9
 80032a0:	414b      	adcs	r3, r1
 80032a2:	617b      	str	r3, [r7, #20]
 80032a4:	f04f 0200 	mov.w	r2, #0
 80032a8:	f04f 0300 	mov.w	r3, #0
 80032ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032b0:	4659      	mov	r1, fp
 80032b2:	00cb      	lsls	r3, r1, #3
 80032b4:	4651      	mov	r1, sl
 80032b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032ba:	4651      	mov	r1, sl
 80032bc:	00ca      	lsls	r2, r1, #3
 80032be:	4610      	mov	r0, r2
 80032c0:	4619      	mov	r1, r3
 80032c2:	4603      	mov	r3, r0
 80032c4:	4642      	mov	r2, r8
 80032c6:	189b      	adds	r3, r3, r2
 80032c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032cc:	464b      	mov	r3, r9
 80032ce:	460a      	mov	r2, r1
 80032d0:	eb42 0303 	adc.w	r3, r2, r3
 80032d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80032e4:	f04f 0200 	mov.w	r2, #0
 80032e8:	f04f 0300 	mov.w	r3, #0
 80032ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80032f0:	4649      	mov	r1, r9
 80032f2:	008b      	lsls	r3, r1, #2
 80032f4:	4641      	mov	r1, r8
 80032f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032fa:	4641      	mov	r1, r8
 80032fc:	008a      	lsls	r2, r1, #2
 80032fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003302:	f7fd fc61 	bl	8000bc8 <__aeabi_uldivmod>
 8003306:	4602      	mov	r2, r0
 8003308:	460b      	mov	r3, r1
 800330a:	4611      	mov	r1, r2
 800330c:	4b38      	ldr	r3, [pc, #224]	@ (80033f0 <UART_SetConfig+0x4e4>)
 800330e:	fba3 2301 	umull	r2, r3, r3, r1
 8003312:	095b      	lsrs	r3, r3, #5
 8003314:	2264      	movs	r2, #100	@ 0x64
 8003316:	fb02 f303 	mul.w	r3, r2, r3
 800331a:	1acb      	subs	r3, r1, r3
 800331c:	011b      	lsls	r3, r3, #4
 800331e:	3332      	adds	r3, #50	@ 0x32
 8003320:	4a33      	ldr	r2, [pc, #204]	@ (80033f0 <UART_SetConfig+0x4e4>)
 8003322:	fba2 2303 	umull	r2, r3, r2, r3
 8003326:	095b      	lsrs	r3, r3, #5
 8003328:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800332c:	441c      	add	r4, r3
 800332e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003332:	2200      	movs	r2, #0
 8003334:	673b      	str	r3, [r7, #112]	@ 0x70
 8003336:	677a      	str	r2, [r7, #116]	@ 0x74
 8003338:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800333c:	4642      	mov	r2, r8
 800333e:	464b      	mov	r3, r9
 8003340:	1891      	adds	r1, r2, r2
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	415b      	adcs	r3, r3
 8003346:	60fb      	str	r3, [r7, #12]
 8003348:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800334c:	4641      	mov	r1, r8
 800334e:	1851      	adds	r1, r2, r1
 8003350:	6039      	str	r1, [r7, #0]
 8003352:	4649      	mov	r1, r9
 8003354:	414b      	adcs	r3, r1
 8003356:	607b      	str	r3, [r7, #4]
 8003358:	f04f 0200 	mov.w	r2, #0
 800335c:	f04f 0300 	mov.w	r3, #0
 8003360:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003364:	4659      	mov	r1, fp
 8003366:	00cb      	lsls	r3, r1, #3
 8003368:	4651      	mov	r1, sl
 800336a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800336e:	4651      	mov	r1, sl
 8003370:	00ca      	lsls	r2, r1, #3
 8003372:	4610      	mov	r0, r2
 8003374:	4619      	mov	r1, r3
 8003376:	4603      	mov	r3, r0
 8003378:	4642      	mov	r2, r8
 800337a:	189b      	adds	r3, r3, r2
 800337c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800337e:	464b      	mov	r3, r9
 8003380:	460a      	mov	r2, r1
 8003382:	eb42 0303 	adc.w	r3, r2, r3
 8003386:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	663b      	str	r3, [r7, #96]	@ 0x60
 8003392:	667a      	str	r2, [r7, #100]	@ 0x64
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	f04f 0300 	mov.w	r3, #0
 800339c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80033a0:	4649      	mov	r1, r9
 80033a2:	008b      	lsls	r3, r1, #2
 80033a4:	4641      	mov	r1, r8
 80033a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033aa:	4641      	mov	r1, r8
 80033ac:	008a      	lsls	r2, r1, #2
 80033ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80033b2:	f7fd fc09 	bl	8000bc8 <__aeabi_uldivmod>
 80033b6:	4602      	mov	r2, r0
 80033b8:	460b      	mov	r3, r1
 80033ba:	4b0d      	ldr	r3, [pc, #52]	@ (80033f0 <UART_SetConfig+0x4e4>)
 80033bc:	fba3 1302 	umull	r1, r3, r3, r2
 80033c0:	095b      	lsrs	r3, r3, #5
 80033c2:	2164      	movs	r1, #100	@ 0x64
 80033c4:	fb01 f303 	mul.w	r3, r1, r3
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	011b      	lsls	r3, r3, #4
 80033cc:	3332      	adds	r3, #50	@ 0x32
 80033ce:	4a08      	ldr	r2, [pc, #32]	@ (80033f0 <UART_SetConfig+0x4e4>)
 80033d0:	fba2 2303 	umull	r2, r3, r2, r3
 80033d4:	095b      	lsrs	r3, r3, #5
 80033d6:	f003 020f 	and.w	r2, r3, #15
 80033da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4422      	add	r2, r4
 80033e2:	609a      	str	r2, [r3, #8]
}
 80033e4:	bf00      	nop
 80033e6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80033ea:	46bd      	mov	sp, r7
 80033ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033f0:	51eb851f 	.word	0x51eb851f

080033f4 <srand>:
 80033f4:	b538      	push	{r3, r4, r5, lr}
 80033f6:	4b10      	ldr	r3, [pc, #64]	@ (8003438 <srand+0x44>)
 80033f8:	681d      	ldr	r5, [r3, #0]
 80033fa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80033fc:	4604      	mov	r4, r0
 80033fe:	b9b3      	cbnz	r3, 800342e <srand+0x3a>
 8003400:	2018      	movs	r0, #24
 8003402:	f001 fe03 	bl	800500c <malloc>
 8003406:	4602      	mov	r2, r0
 8003408:	6328      	str	r0, [r5, #48]	@ 0x30
 800340a:	b920      	cbnz	r0, 8003416 <srand+0x22>
 800340c:	4b0b      	ldr	r3, [pc, #44]	@ (800343c <srand+0x48>)
 800340e:	480c      	ldr	r0, [pc, #48]	@ (8003440 <srand+0x4c>)
 8003410:	2146      	movs	r1, #70	@ 0x46
 8003412:	f000 ff3b 	bl	800428c <__assert_func>
 8003416:	490b      	ldr	r1, [pc, #44]	@ (8003444 <srand+0x50>)
 8003418:	4b0b      	ldr	r3, [pc, #44]	@ (8003448 <srand+0x54>)
 800341a:	e9c0 1300 	strd	r1, r3, [r0]
 800341e:	4b0b      	ldr	r3, [pc, #44]	@ (800344c <srand+0x58>)
 8003420:	6083      	str	r3, [r0, #8]
 8003422:	230b      	movs	r3, #11
 8003424:	8183      	strh	r3, [r0, #12]
 8003426:	2100      	movs	r1, #0
 8003428:	2001      	movs	r0, #1
 800342a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800342e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8003430:	2200      	movs	r2, #0
 8003432:	611c      	str	r4, [r3, #16]
 8003434:	615a      	str	r2, [r3, #20]
 8003436:	bd38      	pop	{r3, r4, r5, pc}
 8003438:	20000018 	.word	0x20000018
 800343c:	08006144 	.word	0x08006144
 8003440:	0800615b 	.word	0x0800615b
 8003444:	abcd330e 	.word	0xabcd330e
 8003448:	e66d1234 	.word	0xe66d1234
 800344c:	0005deec 	.word	0x0005deec

08003450 <rand>:
 8003450:	4b16      	ldr	r3, [pc, #88]	@ (80034ac <rand+0x5c>)
 8003452:	b510      	push	{r4, lr}
 8003454:	681c      	ldr	r4, [r3, #0]
 8003456:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003458:	b9b3      	cbnz	r3, 8003488 <rand+0x38>
 800345a:	2018      	movs	r0, #24
 800345c:	f001 fdd6 	bl	800500c <malloc>
 8003460:	4602      	mov	r2, r0
 8003462:	6320      	str	r0, [r4, #48]	@ 0x30
 8003464:	b920      	cbnz	r0, 8003470 <rand+0x20>
 8003466:	4b12      	ldr	r3, [pc, #72]	@ (80034b0 <rand+0x60>)
 8003468:	4812      	ldr	r0, [pc, #72]	@ (80034b4 <rand+0x64>)
 800346a:	2152      	movs	r1, #82	@ 0x52
 800346c:	f000 ff0e 	bl	800428c <__assert_func>
 8003470:	4911      	ldr	r1, [pc, #68]	@ (80034b8 <rand+0x68>)
 8003472:	4b12      	ldr	r3, [pc, #72]	@ (80034bc <rand+0x6c>)
 8003474:	e9c0 1300 	strd	r1, r3, [r0]
 8003478:	4b11      	ldr	r3, [pc, #68]	@ (80034c0 <rand+0x70>)
 800347a:	6083      	str	r3, [r0, #8]
 800347c:	230b      	movs	r3, #11
 800347e:	8183      	strh	r3, [r0, #12]
 8003480:	2100      	movs	r1, #0
 8003482:	2001      	movs	r0, #1
 8003484:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003488:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800348a:	480e      	ldr	r0, [pc, #56]	@ (80034c4 <rand+0x74>)
 800348c:	690b      	ldr	r3, [r1, #16]
 800348e:	694c      	ldr	r4, [r1, #20]
 8003490:	4a0d      	ldr	r2, [pc, #52]	@ (80034c8 <rand+0x78>)
 8003492:	4358      	muls	r0, r3
 8003494:	fb02 0004 	mla	r0, r2, r4, r0
 8003498:	fba3 3202 	umull	r3, r2, r3, r2
 800349c:	3301      	adds	r3, #1
 800349e:	eb40 0002 	adc.w	r0, r0, r2
 80034a2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80034a6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80034aa:	bd10      	pop	{r4, pc}
 80034ac:	20000018 	.word	0x20000018
 80034b0:	08006144 	.word	0x08006144
 80034b4:	0800615b 	.word	0x0800615b
 80034b8:	abcd330e 	.word	0xabcd330e
 80034bc:	e66d1234 	.word	0xe66d1234
 80034c0:	0005deec 	.word	0x0005deec
 80034c4:	5851f42d 	.word	0x5851f42d
 80034c8:	4c957f2d 	.word	0x4c957f2d

080034cc <__cvt>:
 80034cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034d0:	ec57 6b10 	vmov	r6, r7, d0
 80034d4:	2f00      	cmp	r7, #0
 80034d6:	460c      	mov	r4, r1
 80034d8:	4619      	mov	r1, r3
 80034da:	463b      	mov	r3, r7
 80034dc:	bfbb      	ittet	lt
 80034de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80034e2:	461f      	movlt	r7, r3
 80034e4:	2300      	movge	r3, #0
 80034e6:	232d      	movlt	r3, #45	@ 0x2d
 80034e8:	700b      	strb	r3, [r1, #0]
 80034ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80034ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80034f0:	4691      	mov	r9, r2
 80034f2:	f023 0820 	bic.w	r8, r3, #32
 80034f6:	bfbc      	itt	lt
 80034f8:	4632      	movlt	r2, r6
 80034fa:	4616      	movlt	r6, r2
 80034fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003500:	d005      	beq.n	800350e <__cvt+0x42>
 8003502:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003506:	d100      	bne.n	800350a <__cvt+0x3e>
 8003508:	3401      	adds	r4, #1
 800350a:	2102      	movs	r1, #2
 800350c:	e000      	b.n	8003510 <__cvt+0x44>
 800350e:	2103      	movs	r1, #3
 8003510:	ab03      	add	r3, sp, #12
 8003512:	9301      	str	r3, [sp, #4]
 8003514:	ab02      	add	r3, sp, #8
 8003516:	9300      	str	r3, [sp, #0]
 8003518:	ec47 6b10 	vmov	d0, r6, r7
 800351c:	4653      	mov	r3, sl
 800351e:	4622      	mov	r2, r4
 8003520:	f000 ff5a 	bl	80043d8 <_dtoa_r>
 8003524:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003528:	4605      	mov	r5, r0
 800352a:	d119      	bne.n	8003560 <__cvt+0x94>
 800352c:	f019 0f01 	tst.w	r9, #1
 8003530:	d00e      	beq.n	8003550 <__cvt+0x84>
 8003532:	eb00 0904 	add.w	r9, r0, r4
 8003536:	2200      	movs	r2, #0
 8003538:	2300      	movs	r3, #0
 800353a:	4630      	mov	r0, r6
 800353c:	4639      	mov	r1, r7
 800353e:	f7fd fad3 	bl	8000ae8 <__aeabi_dcmpeq>
 8003542:	b108      	cbz	r0, 8003548 <__cvt+0x7c>
 8003544:	f8cd 900c 	str.w	r9, [sp, #12]
 8003548:	2230      	movs	r2, #48	@ 0x30
 800354a:	9b03      	ldr	r3, [sp, #12]
 800354c:	454b      	cmp	r3, r9
 800354e:	d31e      	bcc.n	800358e <__cvt+0xc2>
 8003550:	9b03      	ldr	r3, [sp, #12]
 8003552:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003554:	1b5b      	subs	r3, r3, r5
 8003556:	4628      	mov	r0, r5
 8003558:	6013      	str	r3, [r2, #0]
 800355a:	b004      	add	sp, #16
 800355c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003560:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003564:	eb00 0904 	add.w	r9, r0, r4
 8003568:	d1e5      	bne.n	8003536 <__cvt+0x6a>
 800356a:	7803      	ldrb	r3, [r0, #0]
 800356c:	2b30      	cmp	r3, #48	@ 0x30
 800356e:	d10a      	bne.n	8003586 <__cvt+0xba>
 8003570:	2200      	movs	r2, #0
 8003572:	2300      	movs	r3, #0
 8003574:	4630      	mov	r0, r6
 8003576:	4639      	mov	r1, r7
 8003578:	f7fd fab6 	bl	8000ae8 <__aeabi_dcmpeq>
 800357c:	b918      	cbnz	r0, 8003586 <__cvt+0xba>
 800357e:	f1c4 0401 	rsb	r4, r4, #1
 8003582:	f8ca 4000 	str.w	r4, [sl]
 8003586:	f8da 3000 	ldr.w	r3, [sl]
 800358a:	4499      	add	r9, r3
 800358c:	e7d3      	b.n	8003536 <__cvt+0x6a>
 800358e:	1c59      	adds	r1, r3, #1
 8003590:	9103      	str	r1, [sp, #12]
 8003592:	701a      	strb	r2, [r3, #0]
 8003594:	e7d9      	b.n	800354a <__cvt+0x7e>

08003596 <__exponent>:
 8003596:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003598:	2900      	cmp	r1, #0
 800359a:	bfba      	itte	lt
 800359c:	4249      	neglt	r1, r1
 800359e:	232d      	movlt	r3, #45	@ 0x2d
 80035a0:	232b      	movge	r3, #43	@ 0x2b
 80035a2:	2909      	cmp	r1, #9
 80035a4:	7002      	strb	r2, [r0, #0]
 80035a6:	7043      	strb	r3, [r0, #1]
 80035a8:	dd29      	ble.n	80035fe <__exponent+0x68>
 80035aa:	f10d 0307 	add.w	r3, sp, #7
 80035ae:	461d      	mov	r5, r3
 80035b0:	270a      	movs	r7, #10
 80035b2:	461a      	mov	r2, r3
 80035b4:	fbb1 f6f7 	udiv	r6, r1, r7
 80035b8:	fb07 1416 	mls	r4, r7, r6, r1
 80035bc:	3430      	adds	r4, #48	@ 0x30
 80035be:	f802 4c01 	strb.w	r4, [r2, #-1]
 80035c2:	460c      	mov	r4, r1
 80035c4:	2c63      	cmp	r4, #99	@ 0x63
 80035c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80035ca:	4631      	mov	r1, r6
 80035cc:	dcf1      	bgt.n	80035b2 <__exponent+0x1c>
 80035ce:	3130      	adds	r1, #48	@ 0x30
 80035d0:	1e94      	subs	r4, r2, #2
 80035d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80035d6:	1c41      	adds	r1, r0, #1
 80035d8:	4623      	mov	r3, r4
 80035da:	42ab      	cmp	r3, r5
 80035dc:	d30a      	bcc.n	80035f4 <__exponent+0x5e>
 80035de:	f10d 0309 	add.w	r3, sp, #9
 80035e2:	1a9b      	subs	r3, r3, r2
 80035e4:	42ac      	cmp	r4, r5
 80035e6:	bf88      	it	hi
 80035e8:	2300      	movhi	r3, #0
 80035ea:	3302      	adds	r3, #2
 80035ec:	4403      	add	r3, r0
 80035ee:	1a18      	subs	r0, r3, r0
 80035f0:	b003      	add	sp, #12
 80035f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80035f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80035fc:	e7ed      	b.n	80035da <__exponent+0x44>
 80035fe:	2330      	movs	r3, #48	@ 0x30
 8003600:	3130      	adds	r1, #48	@ 0x30
 8003602:	7083      	strb	r3, [r0, #2]
 8003604:	70c1      	strb	r1, [r0, #3]
 8003606:	1d03      	adds	r3, r0, #4
 8003608:	e7f1      	b.n	80035ee <__exponent+0x58>
	...

0800360c <_printf_float>:
 800360c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003610:	b08d      	sub	sp, #52	@ 0x34
 8003612:	460c      	mov	r4, r1
 8003614:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003618:	4616      	mov	r6, r2
 800361a:	461f      	mov	r7, r3
 800361c:	4605      	mov	r5, r0
 800361e:	f000 fdbd 	bl	800419c <_localeconv_r>
 8003622:	6803      	ldr	r3, [r0, #0]
 8003624:	9304      	str	r3, [sp, #16]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fc fe32 	bl	8000290 <strlen>
 800362c:	2300      	movs	r3, #0
 800362e:	930a      	str	r3, [sp, #40]	@ 0x28
 8003630:	f8d8 3000 	ldr.w	r3, [r8]
 8003634:	9005      	str	r0, [sp, #20]
 8003636:	3307      	adds	r3, #7
 8003638:	f023 0307 	bic.w	r3, r3, #7
 800363c:	f103 0208 	add.w	r2, r3, #8
 8003640:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003644:	f8d4 b000 	ldr.w	fp, [r4]
 8003648:	f8c8 2000 	str.w	r2, [r8]
 800364c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003650:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003654:	9307      	str	r3, [sp, #28]
 8003656:	f8cd 8018 	str.w	r8, [sp, #24]
 800365a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800365e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003662:	4b9c      	ldr	r3, [pc, #624]	@ (80038d4 <_printf_float+0x2c8>)
 8003664:	f04f 32ff 	mov.w	r2, #4294967295
 8003668:	f7fd fa70 	bl	8000b4c <__aeabi_dcmpun>
 800366c:	bb70      	cbnz	r0, 80036cc <_printf_float+0xc0>
 800366e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003672:	4b98      	ldr	r3, [pc, #608]	@ (80038d4 <_printf_float+0x2c8>)
 8003674:	f04f 32ff 	mov.w	r2, #4294967295
 8003678:	f7fd fa4a 	bl	8000b10 <__aeabi_dcmple>
 800367c:	bb30      	cbnz	r0, 80036cc <_printf_float+0xc0>
 800367e:	2200      	movs	r2, #0
 8003680:	2300      	movs	r3, #0
 8003682:	4640      	mov	r0, r8
 8003684:	4649      	mov	r1, r9
 8003686:	f7fd fa39 	bl	8000afc <__aeabi_dcmplt>
 800368a:	b110      	cbz	r0, 8003692 <_printf_float+0x86>
 800368c:	232d      	movs	r3, #45	@ 0x2d
 800368e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003692:	4a91      	ldr	r2, [pc, #580]	@ (80038d8 <_printf_float+0x2cc>)
 8003694:	4b91      	ldr	r3, [pc, #580]	@ (80038dc <_printf_float+0x2d0>)
 8003696:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800369a:	bf8c      	ite	hi
 800369c:	4690      	movhi	r8, r2
 800369e:	4698      	movls	r8, r3
 80036a0:	2303      	movs	r3, #3
 80036a2:	6123      	str	r3, [r4, #16]
 80036a4:	f02b 0304 	bic.w	r3, fp, #4
 80036a8:	6023      	str	r3, [r4, #0]
 80036aa:	f04f 0900 	mov.w	r9, #0
 80036ae:	9700      	str	r7, [sp, #0]
 80036b0:	4633      	mov	r3, r6
 80036b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80036b4:	4621      	mov	r1, r4
 80036b6:	4628      	mov	r0, r5
 80036b8:	f000 f9d2 	bl	8003a60 <_printf_common>
 80036bc:	3001      	adds	r0, #1
 80036be:	f040 808d 	bne.w	80037dc <_printf_float+0x1d0>
 80036c2:	f04f 30ff 	mov.w	r0, #4294967295
 80036c6:	b00d      	add	sp, #52	@ 0x34
 80036c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036cc:	4642      	mov	r2, r8
 80036ce:	464b      	mov	r3, r9
 80036d0:	4640      	mov	r0, r8
 80036d2:	4649      	mov	r1, r9
 80036d4:	f7fd fa3a 	bl	8000b4c <__aeabi_dcmpun>
 80036d8:	b140      	cbz	r0, 80036ec <_printf_float+0xe0>
 80036da:	464b      	mov	r3, r9
 80036dc:	2b00      	cmp	r3, #0
 80036de:	bfbc      	itt	lt
 80036e0:	232d      	movlt	r3, #45	@ 0x2d
 80036e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80036e6:	4a7e      	ldr	r2, [pc, #504]	@ (80038e0 <_printf_float+0x2d4>)
 80036e8:	4b7e      	ldr	r3, [pc, #504]	@ (80038e4 <_printf_float+0x2d8>)
 80036ea:	e7d4      	b.n	8003696 <_printf_float+0x8a>
 80036ec:	6863      	ldr	r3, [r4, #4]
 80036ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80036f2:	9206      	str	r2, [sp, #24]
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	d13b      	bne.n	8003770 <_printf_float+0x164>
 80036f8:	2306      	movs	r3, #6
 80036fa:	6063      	str	r3, [r4, #4]
 80036fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003700:	2300      	movs	r3, #0
 8003702:	6022      	str	r2, [r4, #0]
 8003704:	9303      	str	r3, [sp, #12]
 8003706:	ab0a      	add	r3, sp, #40	@ 0x28
 8003708:	e9cd a301 	strd	sl, r3, [sp, #4]
 800370c:	ab09      	add	r3, sp, #36	@ 0x24
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	6861      	ldr	r1, [r4, #4]
 8003712:	ec49 8b10 	vmov	d0, r8, r9
 8003716:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800371a:	4628      	mov	r0, r5
 800371c:	f7ff fed6 	bl	80034cc <__cvt>
 8003720:	9b06      	ldr	r3, [sp, #24]
 8003722:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003724:	2b47      	cmp	r3, #71	@ 0x47
 8003726:	4680      	mov	r8, r0
 8003728:	d129      	bne.n	800377e <_printf_float+0x172>
 800372a:	1cc8      	adds	r0, r1, #3
 800372c:	db02      	blt.n	8003734 <_printf_float+0x128>
 800372e:	6863      	ldr	r3, [r4, #4]
 8003730:	4299      	cmp	r1, r3
 8003732:	dd41      	ble.n	80037b8 <_printf_float+0x1ac>
 8003734:	f1aa 0a02 	sub.w	sl, sl, #2
 8003738:	fa5f fa8a 	uxtb.w	sl, sl
 800373c:	3901      	subs	r1, #1
 800373e:	4652      	mov	r2, sl
 8003740:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003744:	9109      	str	r1, [sp, #36]	@ 0x24
 8003746:	f7ff ff26 	bl	8003596 <__exponent>
 800374a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800374c:	1813      	adds	r3, r2, r0
 800374e:	2a01      	cmp	r2, #1
 8003750:	4681      	mov	r9, r0
 8003752:	6123      	str	r3, [r4, #16]
 8003754:	dc02      	bgt.n	800375c <_printf_float+0x150>
 8003756:	6822      	ldr	r2, [r4, #0]
 8003758:	07d2      	lsls	r2, r2, #31
 800375a:	d501      	bpl.n	8003760 <_printf_float+0x154>
 800375c:	3301      	adds	r3, #1
 800375e:	6123      	str	r3, [r4, #16]
 8003760:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003764:	2b00      	cmp	r3, #0
 8003766:	d0a2      	beq.n	80036ae <_printf_float+0xa2>
 8003768:	232d      	movs	r3, #45	@ 0x2d
 800376a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800376e:	e79e      	b.n	80036ae <_printf_float+0xa2>
 8003770:	9a06      	ldr	r2, [sp, #24]
 8003772:	2a47      	cmp	r2, #71	@ 0x47
 8003774:	d1c2      	bne.n	80036fc <_printf_float+0xf0>
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1c0      	bne.n	80036fc <_printf_float+0xf0>
 800377a:	2301      	movs	r3, #1
 800377c:	e7bd      	b.n	80036fa <_printf_float+0xee>
 800377e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003782:	d9db      	bls.n	800373c <_printf_float+0x130>
 8003784:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003788:	d118      	bne.n	80037bc <_printf_float+0x1b0>
 800378a:	2900      	cmp	r1, #0
 800378c:	6863      	ldr	r3, [r4, #4]
 800378e:	dd0b      	ble.n	80037a8 <_printf_float+0x19c>
 8003790:	6121      	str	r1, [r4, #16]
 8003792:	b913      	cbnz	r3, 800379a <_printf_float+0x18e>
 8003794:	6822      	ldr	r2, [r4, #0]
 8003796:	07d0      	lsls	r0, r2, #31
 8003798:	d502      	bpl.n	80037a0 <_printf_float+0x194>
 800379a:	3301      	adds	r3, #1
 800379c:	440b      	add	r3, r1
 800379e:	6123      	str	r3, [r4, #16]
 80037a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80037a2:	f04f 0900 	mov.w	r9, #0
 80037a6:	e7db      	b.n	8003760 <_printf_float+0x154>
 80037a8:	b913      	cbnz	r3, 80037b0 <_printf_float+0x1a4>
 80037aa:	6822      	ldr	r2, [r4, #0]
 80037ac:	07d2      	lsls	r2, r2, #31
 80037ae:	d501      	bpl.n	80037b4 <_printf_float+0x1a8>
 80037b0:	3302      	adds	r3, #2
 80037b2:	e7f4      	b.n	800379e <_printf_float+0x192>
 80037b4:	2301      	movs	r3, #1
 80037b6:	e7f2      	b.n	800379e <_printf_float+0x192>
 80037b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80037bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80037be:	4299      	cmp	r1, r3
 80037c0:	db05      	blt.n	80037ce <_printf_float+0x1c2>
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	6121      	str	r1, [r4, #16]
 80037c6:	07d8      	lsls	r0, r3, #31
 80037c8:	d5ea      	bpl.n	80037a0 <_printf_float+0x194>
 80037ca:	1c4b      	adds	r3, r1, #1
 80037cc:	e7e7      	b.n	800379e <_printf_float+0x192>
 80037ce:	2900      	cmp	r1, #0
 80037d0:	bfd4      	ite	le
 80037d2:	f1c1 0202 	rsble	r2, r1, #2
 80037d6:	2201      	movgt	r2, #1
 80037d8:	4413      	add	r3, r2
 80037da:	e7e0      	b.n	800379e <_printf_float+0x192>
 80037dc:	6823      	ldr	r3, [r4, #0]
 80037de:	055a      	lsls	r2, r3, #21
 80037e0:	d407      	bmi.n	80037f2 <_printf_float+0x1e6>
 80037e2:	6923      	ldr	r3, [r4, #16]
 80037e4:	4642      	mov	r2, r8
 80037e6:	4631      	mov	r1, r6
 80037e8:	4628      	mov	r0, r5
 80037ea:	47b8      	blx	r7
 80037ec:	3001      	adds	r0, #1
 80037ee:	d12b      	bne.n	8003848 <_printf_float+0x23c>
 80037f0:	e767      	b.n	80036c2 <_printf_float+0xb6>
 80037f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80037f6:	f240 80dd 	bls.w	80039b4 <_printf_float+0x3a8>
 80037fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80037fe:	2200      	movs	r2, #0
 8003800:	2300      	movs	r3, #0
 8003802:	f7fd f971 	bl	8000ae8 <__aeabi_dcmpeq>
 8003806:	2800      	cmp	r0, #0
 8003808:	d033      	beq.n	8003872 <_printf_float+0x266>
 800380a:	4a37      	ldr	r2, [pc, #220]	@ (80038e8 <_printf_float+0x2dc>)
 800380c:	2301      	movs	r3, #1
 800380e:	4631      	mov	r1, r6
 8003810:	4628      	mov	r0, r5
 8003812:	47b8      	blx	r7
 8003814:	3001      	adds	r0, #1
 8003816:	f43f af54 	beq.w	80036c2 <_printf_float+0xb6>
 800381a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800381e:	4543      	cmp	r3, r8
 8003820:	db02      	blt.n	8003828 <_printf_float+0x21c>
 8003822:	6823      	ldr	r3, [r4, #0]
 8003824:	07d8      	lsls	r0, r3, #31
 8003826:	d50f      	bpl.n	8003848 <_printf_float+0x23c>
 8003828:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800382c:	4631      	mov	r1, r6
 800382e:	4628      	mov	r0, r5
 8003830:	47b8      	blx	r7
 8003832:	3001      	adds	r0, #1
 8003834:	f43f af45 	beq.w	80036c2 <_printf_float+0xb6>
 8003838:	f04f 0900 	mov.w	r9, #0
 800383c:	f108 38ff 	add.w	r8, r8, #4294967295
 8003840:	f104 0a1a 	add.w	sl, r4, #26
 8003844:	45c8      	cmp	r8, r9
 8003846:	dc09      	bgt.n	800385c <_printf_float+0x250>
 8003848:	6823      	ldr	r3, [r4, #0]
 800384a:	079b      	lsls	r3, r3, #30
 800384c:	f100 8103 	bmi.w	8003a56 <_printf_float+0x44a>
 8003850:	68e0      	ldr	r0, [r4, #12]
 8003852:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003854:	4298      	cmp	r0, r3
 8003856:	bfb8      	it	lt
 8003858:	4618      	movlt	r0, r3
 800385a:	e734      	b.n	80036c6 <_printf_float+0xba>
 800385c:	2301      	movs	r3, #1
 800385e:	4652      	mov	r2, sl
 8003860:	4631      	mov	r1, r6
 8003862:	4628      	mov	r0, r5
 8003864:	47b8      	blx	r7
 8003866:	3001      	adds	r0, #1
 8003868:	f43f af2b 	beq.w	80036c2 <_printf_float+0xb6>
 800386c:	f109 0901 	add.w	r9, r9, #1
 8003870:	e7e8      	b.n	8003844 <_printf_float+0x238>
 8003872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003874:	2b00      	cmp	r3, #0
 8003876:	dc39      	bgt.n	80038ec <_printf_float+0x2e0>
 8003878:	4a1b      	ldr	r2, [pc, #108]	@ (80038e8 <_printf_float+0x2dc>)
 800387a:	2301      	movs	r3, #1
 800387c:	4631      	mov	r1, r6
 800387e:	4628      	mov	r0, r5
 8003880:	47b8      	blx	r7
 8003882:	3001      	adds	r0, #1
 8003884:	f43f af1d 	beq.w	80036c2 <_printf_float+0xb6>
 8003888:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800388c:	ea59 0303 	orrs.w	r3, r9, r3
 8003890:	d102      	bne.n	8003898 <_printf_float+0x28c>
 8003892:	6823      	ldr	r3, [r4, #0]
 8003894:	07d9      	lsls	r1, r3, #31
 8003896:	d5d7      	bpl.n	8003848 <_printf_float+0x23c>
 8003898:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800389c:	4631      	mov	r1, r6
 800389e:	4628      	mov	r0, r5
 80038a0:	47b8      	blx	r7
 80038a2:	3001      	adds	r0, #1
 80038a4:	f43f af0d 	beq.w	80036c2 <_printf_float+0xb6>
 80038a8:	f04f 0a00 	mov.w	sl, #0
 80038ac:	f104 0b1a 	add.w	fp, r4, #26
 80038b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038b2:	425b      	negs	r3, r3
 80038b4:	4553      	cmp	r3, sl
 80038b6:	dc01      	bgt.n	80038bc <_printf_float+0x2b0>
 80038b8:	464b      	mov	r3, r9
 80038ba:	e793      	b.n	80037e4 <_printf_float+0x1d8>
 80038bc:	2301      	movs	r3, #1
 80038be:	465a      	mov	r2, fp
 80038c0:	4631      	mov	r1, r6
 80038c2:	4628      	mov	r0, r5
 80038c4:	47b8      	blx	r7
 80038c6:	3001      	adds	r0, #1
 80038c8:	f43f aefb 	beq.w	80036c2 <_printf_float+0xb6>
 80038cc:	f10a 0a01 	add.w	sl, sl, #1
 80038d0:	e7ee      	b.n	80038b0 <_printf_float+0x2a4>
 80038d2:	bf00      	nop
 80038d4:	7fefffff 	.word	0x7fefffff
 80038d8:	080061b7 	.word	0x080061b7
 80038dc:	080061b3 	.word	0x080061b3
 80038e0:	080061bf 	.word	0x080061bf
 80038e4:	080061bb 	.word	0x080061bb
 80038e8:	080061c3 	.word	0x080061c3
 80038ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80038ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80038f2:	4553      	cmp	r3, sl
 80038f4:	bfa8      	it	ge
 80038f6:	4653      	movge	r3, sl
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	4699      	mov	r9, r3
 80038fc:	dc36      	bgt.n	800396c <_printf_float+0x360>
 80038fe:	f04f 0b00 	mov.w	fp, #0
 8003902:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003906:	f104 021a 	add.w	r2, r4, #26
 800390a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800390c:	9306      	str	r3, [sp, #24]
 800390e:	eba3 0309 	sub.w	r3, r3, r9
 8003912:	455b      	cmp	r3, fp
 8003914:	dc31      	bgt.n	800397a <_printf_float+0x36e>
 8003916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003918:	459a      	cmp	sl, r3
 800391a:	dc3a      	bgt.n	8003992 <_printf_float+0x386>
 800391c:	6823      	ldr	r3, [r4, #0]
 800391e:	07da      	lsls	r2, r3, #31
 8003920:	d437      	bmi.n	8003992 <_printf_float+0x386>
 8003922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003924:	ebaa 0903 	sub.w	r9, sl, r3
 8003928:	9b06      	ldr	r3, [sp, #24]
 800392a:	ebaa 0303 	sub.w	r3, sl, r3
 800392e:	4599      	cmp	r9, r3
 8003930:	bfa8      	it	ge
 8003932:	4699      	movge	r9, r3
 8003934:	f1b9 0f00 	cmp.w	r9, #0
 8003938:	dc33      	bgt.n	80039a2 <_printf_float+0x396>
 800393a:	f04f 0800 	mov.w	r8, #0
 800393e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003942:	f104 0b1a 	add.w	fp, r4, #26
 8003946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003948:	ebaa 0303 	sub.w	r3, sl, r3
 800394c:	eba3 0309 	sub.w	r3, r3, r9
 8003950:	4543      	cmp	r3, r8
 8003952:	f77f af79 	ble.w	8003848 <_printf_float+0x23c>
 8003956:	2301      	movs	r3, #1
 8003958:	465a      	mov	r2, fp
 800395a:	4631      	mov	r1, r6
 800395c:	4628      	mov	r0, r5
 800395e:	47b8      	blx	r7
 8003960:	3001      	adds	r0, #1
 8003962:	f43f aeae 	beq.w	80036c2 <_printf_float+0xb6>
 8003966:	f108 0801 	add.w	r8, r8, #1
 800396a:	e7ec      	b.n	8003946 <_printf_float+0x33a>
 800396c:	4642      	mov	r2, r8
 800396e:	4631      	mov	r1, r6
 8003970:	4628      	mov	r0, r5
 8003972:	47b8      	blx	r7
 8003974:	3001      	adds	r0, #1
 8003976:	d1c2      	bne.n	80038fe <_printf_float+0x2f2>
 8003978:	e6a3      	b.n	80036c2 <_printf_float+0xb6>
 800397a:	2301      	movs	r3, #1
 800397c:	4631      	mov	r1, r6
 800397e:	4628      	mov	r0, r5
 8003980:	9206      	str	r2, [sp, #24]
 8003982:	47b8      	blx	r7
 8003984:	3001      	adds	r0, #1
 8003986:	f43f ae9c 	beq.w	80036c2 <_printf_float+0xb6>
 800398a:	9a06      	ldr	r2, [sp, #24]
 800398c:	f10b 0b01 	add.w	fp, fp, #1
 8003990:	e7bb      	b.n	800390a <_printf_float+0x2fe>
 8003992:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003996:	4631      	mov	r1, r6
 8003998:	4628      	mov	r0, r5
 800399a:	47b8      	blx	r7
 800399c:	3001      	adds	r0, #1
 800399e:	d1c0      	bne.n	8003922 <_printf_float+0x316>
 80039a0:	e68f      	b.n	80036c2 <_printf_float+0xb6>
 80039a2:	9a06      	ldr	r2, [sp, #24]
 80039a4:	464b      	mov	r3, r9
 80039a6:	4442      	add	r2, r8
 80039a8:	4631      	mov	r1, r6
 80039aa:	4628      	mov	r0, r5
 80039ac:	47b8      	blx	r7
 80039ae:	3001      	adds	r0, #1
 80039b0:	d1c3      	bne.n	800393a <_printf_float+0x32e>
 80039b2:	e686      	b.n	80036c2 <_printf_float+0xb6>
 80039b4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80039b8:	f1ba 0f01 	cmp.w	sl, #1
 80039bc:	dc01      	bgt.n	80039c2 <_printf_float+0x3b6>
 80039be:	07db      	lsls	r3, r3, #31
 80039c0:	d536      	bpl.n	8003a30 <_printf_float+0x424>
 80039c2:	2301      	movs	r3, #1
 80039c4:	4642      	mov	r2, r8
 80039c6:	4631      	mov	r1, r6
 80039c8:	4628      	mov	r0, r5
 80039ca:	47b8      	blx	r7
 80039cc:	3001      	adds	r0, #1
 80039ce:	f43f ae78 	beq.w	80036c2 <_printf_float+0xb6>
 80039d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80039d6:	4631      	mov	r1, r6
 80039d8:	4628      	mov	r0, r5
 80039da:	47b8      	blx	r7
 80039dc:	3001      	adds	r0, #1
 80039de:	f43f ae70 	beq.w	80036c2 <_printf_float+0xb6>
 80039e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80039e6:	2200      	movs	r2, #0
 80039e8:	2300      	movs	r3, #0
 80039ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80039ee:	f7fd f87b 	bl	8000ae8 <__aeabi_dcmpeq>
 80039f2:	b9c0      	cbnz	r0, 8003a26 <_printf_float+0x41a>
 80039f4:	4653      	mov	r3, sl
 80039f6:	f108 0201 	add.w	r2, r8, #1
 80039fa:	4631      	mov	r1, r6
 80039fc:	4628      	mov	r0, r5
 80039fe:	47b8      	blx	r7
 8003a00:	3001      	adds	r0, #1
 8003a02:	d10c      	bne.n	8003a1e <_printf_float+0x412>
 8003a04:	e65d      	b.n	80036c2 <_printf_float+0xb6>
 8003a06:	2301      	movs	r3, #1
 8003a08:	465a      	mov	r2, fp
 8003a0a:	4631      	mov	r1, r6
 8003a0c:	4628      	mov	r0, r5
 8003a0e:	47b8      	blx	r7
 8003a10:	3001      	adds	r0, #1
 8003a12:	f43f ae56 	beq.w	80036c2 <_printf_float+0xb6>
 8003a16:	f108 0801 	add.w	r8, r8, #1
 8003a1a:	45d0      	cmp	r8, sl
 8003a1c:	dbf3      	blt.n	8003a06 <_printf_float+0x3fa>
 8003a1e:	464b      	mov	r3, r9
 8003a20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003a24:	e6df      	b.n	80037e6 <_printf_float+0x1da>
 8003a26:	f04f 0800 	mov.w	r8, #0
 8003a2a:	f104 0b1a 	add.w	fp, r4, #26
 8003a2e:	e7f4      	b.n	8003a1a <_printf_float+0x40e>
 8003a30:	2301      	movs	r3, #1
 8003a32:	4642      	mov	r2, r8
 8003a34:	e7e1      	b.n	80039fa <_printf_float+0x3ee>
 8003a36:	2301      	movs	r3, #1
 8003a38:	464a      	mov	r2, r9
 8003a3a:	4631      	mov	r1, r6
 8003a3c:	4628      	mov	r0, r5
 8003a3e:	47b8      	blx	r7
 8003a40:	3001      	adds	r0, #1
 8003a42:	f43f ae3e 	beq.w	80036c2 <_printf_float+0xb6>
 8003a46:	f108 0801 	add.w	r8, r8, #1
 8003a4a:	68e3      	ldr	r3, [r4, #12]
 8003a4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003a4e:	1a5b      	subs	r3, r3, r1
 8003a50:	4543      	cmp	r3, r8
 8003a52:	dcf0      	bgt.n	8003a36 <_printf_float+0x42a>
 8003a54:	e6fc      	b.n	8003850 <_printf_float+0x244>
 8003a56:	f04f 0800 	mov.w	r8, #0
 8003a5a:	f104 0919 	add.w	r9, r4, #25
 8003a5e:	e7f4      	b.n	8003a4a <_printf_float+0x43e>

08003a60 <_printf_common>:
 8003a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a64:	4616      	mov	r6, r2
 8003a66:	4698      	mov	r8, r3
 8003a68:	688a      	ldr	r2, [r1, #8]
 8003a6a:	690b      	ldr	r3, [r1, #16]
 8003a6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003a70:	4293      	cmp	r3, r2
 8003a72:	bfb8      	it	lt
 8003a74:	4613      	movlt	r3, r2
 8003a76:	6033      	str	r3, [r6, #0]
 8003a78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003a7c:	4607      	mov	r7, r0
 8003a7e:	460c      	mov	r4, r1
 8003a80:	b10a      	cbz	r2, 8003a86 <_printf_common+0x26>
 8003a82:	3301      	adds	r3, #1
 8003a84:	6033      	str	r3, [r6, #0]
 8003a86:	6823      	ldr	r3, [r4, #0]
 8003a88:	0699      	lsls	r1, r3, #26
 8003a8a:	bf42      	ittt	mi
 8003a8c:	6833      	ldrmi	r3, [r6, #0]
 8003a8e:	3302      	addmi	r3, #2
 8003a90:	6033      	strmi	r3, [r6, #0]
 8003a92:	6825      	ldr	r5, [r4, #0]
 8003a94:	f015 0506 	ands.w	r5, r5, #6
 8003a98:	d106      	bne.n	8003aa8 <_printf_common+0x48>
 8003a9a:	f104 0a19 	add.w	sl, r4, #25
 8003a9e:	68e3      	ldr	r3, [r4, #12]
 8003aa0:	6832      	ldr	r2, [r6, #0]
 8003aa2:	1a9b      	subs	r3, r3, r2
 8003aa4:	42ab      	cmp	r3, r5
 8003aa6:	dc26      	bgt.n	8003af6 <_printf_common+0x96>
 8003aa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003aac:	6822      	ldr	r2, [r4, #0]
 8003aae:	3b00      	subs	r3, #0
 8003ab0:	bf18      	it	ne
 8003ab2:	2301      	movne	r3, #1
 8003ab4:	0692      	lsls	r2, r2, #26
 8003ab6:	d42b      	bmi.n	8003b10 <_printf_common+0xb0>
 8003ab8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003abc:	4641      	mov	r1, r8
 8003abe:	4638      	mov	r0, r7
 8003ac0:	47c8      	blx	r9
 8003ac2:	3001      	adds	r0, #1
 8003ac4:	d01e      	beq.n	8003b04 <_printf_common+0xa4>
 8003ac6:	6823      	ldr	r3, [r4, #0]
 8003ac8:	6922      	ldr	r2, [r4, #16]
 8003aca:	f003 0306 	and.w	r3, r3, #6
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	bf02      	ittt	eq
 8003ad2:	68e5      	ldreq	r5, [r4, #12]
 8003ad4:	6833      	ldreq	r3, [r6, #0]
 8003ad6:	1aed      	subeq	r5, r5, r3
 8003ad8:	68a3      	ldr	r3, [r4, #8]
 8003ada:	bf0c      	ite	eq
 8003adc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ae0:	2500      	movne	r5, #0
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	bfc4      	itt	gt
 8003ae6:	1a9b      	subgt	r3, r3, r2
 8003ae8:	18ed      	addgt	r5, r5, r3
 8003aea:	2600      	movs	r6, #0
 8003aec:	341a      	adds	r4, #26
 8003aee:	42b5      	cmp	r5, r6
 8003af0:	d11a      	bne.n	8003b28 <_printf_common+0xc8>
 8003af2:	2000      	movs	r0, #0
 8003af4:	e008      	b.n	8003b08 <_printf_common+0xa8>
 8003af6:	2301      	movs	r3, #1
 8003af8:	4652      	mov	r2, sl
 8003afa:	4641      	mov	r1, r8
 8003afc:	4638      	mov	r0, r7
 8003afe:	47c8      	blx	r9
 8003b00:	3001      	adds	r0, #1
 8003b02:	d103      	bne.n	8003b0c <_printf_common+0xac>
 8003b04:	f04f 30ff 	mov.w	r0, #4294967295
 8003b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b0c:	3501      	adds	r5, #1
 8003b0e:	e7c6      	b.n	8003a9e <_printf_common+0x3e>
 8003b10:	18e1      	adds	r1, r4, r3
 8003b12:	1c5a      	adds	r2, r3, #1
 8003b14:	2030      	movs	r0, #48	@ 0x30
 8003b16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003b1a:	4422      	add	r2, r4
 8003b1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003b20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003b24:	3302      	adds	r3, #2
 8003b26:	e7c7      	b.n	8003ab8 <_printf_common+0x58>
 8003b28:	2301      	movs	r3, #1
 8003b2a:	4622      	mov	r2, r4
 8003b2c:	4641      	mov	r1, r8
 8003b2e:	4638      	mov	r0, r7
 8003b30:	47c8      	blx	r9
 8003b32:	3001      	adds	r0, #1
 8003b34:	d0e6      	beq.n	8003b04 <_printf_common+0xa4>
 8003b36:	3601      	adds	r6, #1
 8003b38:	e7d9      	b.n	8003aee <_printf_common+0x8e>
	...

08003b3c <_printf_i>:
 8003b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b40:	7e0f      	ldrb	r7, [r1, #24]
 8003b42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003b44:	2f78      	cmp	r7, #120	@ 0x78
 8003b46:	4691      	mov	r9, r2
 8003b48:	4680      	mov	r8, r0
 8003b4a:	460c      	mov	r4, r1
 8003b4c:	469a      	mov	sl, r3
 8003b4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003b52:	d807      	bhi.n	8003b64 <_printf_i+0x28>
 8003b54:	2f62      	cmp	r7, #98	@ 0x62
 8003b56:	d80a      	bhi.n	8003b6e <_printf_i+0x32>
 8003b58:	2f00      	cmp	r7, #0
 8003b5a:	f000 80d1 	beq.w	8003d00 <_printf_i+0x1c4>
 8003b5e:	2f58      	cmp	r7, #88	@ 0x58
 8003b60:	f000 80b8 	beq.w	8003cd4 <_printf_i+0x198>
 8003b64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003b6c:	e03a      	b.n	8003be4 <_printf_i+0xa8>
 8003b6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003b72:	2b15      	cmp	r3, #21
 8003b74:	d8f6      	bhi.n	8003b64 <_printf_i+0x28>
 8003b76:	a101      	add	r1, pc, #4	@ (adr r1, 8003b7c <_printf_i+0x40>)
 8003b78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b7c:	08003bd5 	.word	0x08003bd5
 8003b80:	08003be9 	.word	0x08003be9
 8003b84:	08003b65 	.word	0x08003b65
 8003b88:	08003b65 	.word	0x08003b65
 8003b8c:	08003b65 	.word	0x08003b65
 8003b90:	08003b65 	.word	0x08003b65
 8003b94:	08003be9 	.word	0x08003be9
 8003b98:	08003b65 	.word	0x08003b65
 8003b9c:	08003b65 	.word	0x08003b65
 8003ba0:	08003b65 	.word	0x08003b65
 8003ba4:	08003b65 	.word	0x08003b65
 8003ba8:	08003ce7 	.word	0x08003ce7
 8003bac:	08003c13 	.word	0x08003c13
 8003bb0:	08003ca1 	.word	0x08003ca1
 8003bb4:	08003b65 	.word	0x08003b65
 8003bb8:	08003b65 	.word	0x08003b65
 8003bbc:	08003d09 	.word	0x08003d09
 8003bc0:	08003b65 	.word	0x08003b65
 8003bc4:	08003c13 	.word	0x08003c13
 8003bc8:	08003b65 	.word	0x08003b65
 8003bcc:	08003b65 	.word	0x08003b65
 8003bd0:	08003ca9 	.word	0x08003ca9
 8003bd4:	6833      	ldr	r3, [r6, #0]
 8003bd6:	1d1a      	adds	r2, r3, #4
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6032      	str	r2, [r6, #0]
 8003bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003be0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003be4:	2301      	movs	r3, #1
 8003be6:	e09c      	b.n	8003d22 <_printf_i+0x1e6>
 8003be8:	6833      	ldr	r3, [r6, #0]
 8003bea:	6820      	ldr	r0, [r4, #0]
 8003bec:	1d19      	adds	r1, r3, #4
 8003bee:	6031      	str	r1, [r6, #0]
 8003bf0:	0606      	lsls	r6, r0, #24
 8003bf2:	d501      	bpl.n	8003bf8 <_printf_i+0xbc>
 8003bf4:	681d      	ldr	r5, [r3, #0]
 8003bf6:	e003      	b.n	8003c00 <_printf_i+0xc4>
 8003bf8:	0645      	lsls	r5, r0, #25
 8003bfa:	d5fb      	bpl.n	8003bf4 <_printf_i+0xb8>
 8003bfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003c00:	2d00      	cmp	r5, #0
 8003c02:	da03      	bge.n	8003c0c <_printf_i+0xd0>
 8003c04:	232d      	movs	r3, #45	@ 0x2d
 8003c06:	426d      	negs	r5, r5
 8003c08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c0c:	4858      	ldr	r0, [pc, #352]	@ (8003d70 <_printf_i+0x234>)
 8003c0e:	230a      	movs	r3, #10
 8003c10:	e011      	b.n	8003c36 <_printf_i+0xfa>
 8003c12:	6821      	ldr	r1, [r4, #0]
 8003c14:	6833      	ldr	r3, [r6, #0]
 8003c16:	0608      	lsls	r0, r1, #24
 8003c18:	f853 5b04 	ldr.w	r5, [r3], #4
 8003c1c:	d402      	bmi.n	8003c24 <_printf_i+0xe8>
 8003c1e:	0649      	lsls	r1, r1, #25
 8003c20:	bf48      	it	mi
 8003c22:	b2ad      	uxthmi	r5, r5
 8003c24:	2f6f      	cmp	r7, #111	@ 0x6f
 8003c26:	4852      	ldr	r0, [pc, #328]	@ (8003d70 <_printf_i+0x234>)
 8003c28:	6033      	str	r3, [r6, #0]
 8003c2a:	bf14      	ite	ne
 8003c2c:	230a      	movne	r3, #10
 8003c2e:	2308      	moveq	r3, #8
 8003c30:	2100      	movs	r1, #0
 8003c32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003c36:	6866      	ldr	r6, [r4, #4]
 8003c38:	60a6      	str	r6, [r4, #8]
 8003c3a:	2e00      	cmp	r6, #0
 8003c3c:	db05      	blt.n	8003c4a <_printf_i+0x10e>
 8003c3e:	6821      	ldr	r1, [r4, #0]
 8003c40:	432e      	orrs	r6, r5
 8003c42:	f021 0104 	bic.w	r1, r1, #4
 8003c46:	6021      	str	r1, [r4, #0]
 8003c48:	d04b      	beq.n	8003ce2 <_printf_i+0x1a6>
 8003c4a:	4616      	mov	r6, r2
 8003c4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c50:	fb03 5711 	mls	r7, r3, r1, r5
 8003c54:	5dc7      	ldrb	r7, [r0, r7]
 8003c56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003c5a:	462f      	mov	r7, r5
 8003c5c:	42bb      	cmp	r3, r7
 8003c5e:	460d      	mov	r5, r1
 8003c60:	d9f4      	bls.n	8003c4c <_printf_i+0x110>
 8003c62:	2b08      	cmp	r3, #8
 8003c64:	d10b      	bne.n	8003c7e <_printf_i+0x142>
 8003c66:	6823      	ldr	r3, [r4, #0]
 8003c68:	07df      	lsls	r7, r3, #31
 8003c6a:	d508      	bpl.n	8003c7e <_printf_i+0x142>
 8003c6c:	6923      	ldr	r3, [r4, #16]
 8003c6e:	6861      	ldr	r1, [r4, #4]
 8003c70:	4299      	cmp	r1, r3
 8003c72:	bfde      	ittt	le
 8003c74:	2330      	movle	r3, #48	@ 0x30
 8003c76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003c7e:	1b92      	subs	r2, r2, r6
 8003c80:	6122      	str	r2, [r4, #16]
 8003c82:	f8cd a000 	str.w	sl, [sp]
 8003c86:	464b      	mov	r3, r9
 8003c88:	aa03      	add	r2, sp, #12
 8003c8a:	4621      	mov	r1, r4
 8003c8c:	4640      	mov	r0, r8
 8003c8e:	f7ff fee7 	bl	8003a60 <_printf_common>
 8003c92:	3001      	adds	r0, #1
 8003c94:	d14a      	bne.n	8003d2c <_printf_i+0x1f0>
 8003c96:	f04f 30ff 	mov.w	r0, #4294967295
 8003c9a:	b004      	add	sp, #16
 8003c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ca0:	6823      	ldr	r3, [r4, #0]
 8003ca2:	f043 0320 	orr.w	r3, r3, #32
 8003ca6:	6023      	str	r3, [r4, #0]
 8003ca8:	4832      	ldr	r0, [pc, #200]	@ (8003d74 <_printf_i+0x238>)
 8003caa:	2778      	movs	r7, #120	@ 0x78
 8003cac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003cb0:	6823      	ldr	r3, [r4, #0]
 8003cb2:	6831      	ldr	r1, [r6, #0]
 8003cb4:	061f      	lsls	r7, r3, #24
 8003cb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003cba:	d402      	bmi.n	8003cc2 <_printf_i+0x186>
 8003cbc:	065f      	lsls	r7, r3, #25
 8003cbe:	bf48      	it	mi
 8003cc0:	b2ad      	uxthmi	r5, r5
 8003cc2:	6031      	str	r1, [r6, #0]
 8003cc4:	07d9      	lsls	r1, r3, #31
 8003cc6:	bf44      	itt	mi
 8003cc8:	f043 0320 	orrmi.w	r3, r3, #32
 8003ccc:	6023      	strmi	r3, [r4, #0]
 8003cce:	b11d      	cbz	r5, 8003cd8 <_printf_i+0x19c>
 8003cd0:	2310      	movs	r3, #16
 8003cd2:	e7ad      	b.n	8003c30 <_printf_i+0xf4>
 8003cd4:	4826      	ldr	r0, [pc, #152]	@ (8003d70 <_printf_i+0x234>)
 8003cd6:	e7e9      	b.n	8003cac <_printf_i+0x170>
 8003cd8:	6823      	ldr	r3, [r4, #0]
 8003cda:	f023 0320 	bic.w	r3, r3, #32
 8003cde:	6023      	str	r3, [r4, #0]
 8003ce0:	e7f6      	b.n	8003cd0 <_printf_i+0x194>
 8003ce2:	4616      	mov	r6, r2
 8003ce4:	e7bd      	b.n	8003c62 <_printf_i+0x126>
 8003ce6:	6833      	ldr	r3, [r6, #0]
 8003ce8:	6825      	ldr	r5, [r4, #0]
 8003cea:	6961      	ldr	r1, [r4, #20]
 8003cec:	1d18      	adds	r0, r3, #4
 8003cee:	6030      	str	r0, [r6, #0]
 8003cf0:	062e      	lsls	r6, r5, #24
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	d501      	bpl.n	8003cfa <_printf_i+0x1be>
 8003cf6:	6019      	str	r1, [r3, #0]
 8003cf8:	e002      	b.n	8003d00 <_printf_i+0x1c4>
 8003cfa:	0668      	lsls	r0, r5, #25
 8003cfc:	d5fb      	bpl.n	8003cf6 <_printf_i+0x1ba>
 8003cfe:	8019      	strh	r1, [r3, #0]
 8003d00:	2300      	movs	r3, #0
 8003d02:	6123      	str	r3, [r4, #16]
 8003d04:	4616      	mov	r6, r2
 8003d06:	e7bc      	b.n	8003c82 <_printf_i+0x146>
 8003d08:	6833      	ldr	r3, [r6, #0]
 8003d0a:	1d1a      	adds	r2, r3, #4
 8003d0c:	6032      	str	r2, [r6, #0]
 8003d0e:	681e      	ldr	r6, [r3, #0]
 8003d10:	6862      	ldr	r2, [r4, #4]
 8003d12:	2100      	movs	r1, #0
 8003d14:	4630      	mov	r0, r6
 8003d16:	f7fc fa6b 	bl	80001f0 <memchr>
 8003d1a:	b108      	cbz	r0, 8003d20 <_printf_i+0x1e4>
 8003d1c:	1b80      	subs	r0, r0, r6
 8003d1e:	6060      	str	r0, [r4, #4]
 8003d20:	6863      	ldr	r3, [r4, #4]
 8003d22:	6123      	str	r3, [r4, #16]
 8003d24:	2300      	movs	r3, #0
 8003d26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d2a:	e7aa      	b.n	8003c82 <_printf_i+0x146>
 8003d2c:	6923      	ldr	r3, [r4, #16]
 8003d2e:	4632      	mov	r2, r6
 8003d30:	4649      	mov	r1, r9
 8003d32:	4640      	mov	r0, r8
 8003d34:	47d0      	blx	sl
 8003d36:	3001      	adds	r0, #1
 8003d38:	d0ad      	beq.n	8003c96 <_printf_i+0x15a>
 8003d3a:	6823      	ldr	r3, [r4, #0]
 8003d3c:	079b      	lsls	r3, r3, #30
 8003d3e:	d413      	bmi.n	8003d68 <_printf_i+0x22c>
 8003d40:	68e0      	ldr	r0, [r4, #12]
 8003d42:	9b03      	ldr	r3, [sp, #12]
 8003d44:	4298      	cmp	r0, r3
 8003d46:	bfb8      	it	lt
 8003d48:	4618      	movlt	r0, r3
 8003d4a:	e7a6      	b.n	8003c9a <_printf_i+0x15e>
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	4632      	mov	r2, r6
 8003d50:	4649      	mov	r1, r9
 8003d52:	4640      	mov	r0, r8
 8003d54:	47d0      	blx	sl
 8003d56:	3001      	adds	r0, #1
 8003d58:	d09d      	beq.n	8003c96 <_printf_i+0x15a>
 8003d5a:	3501      	adds	r5, #1
 8003d5c:	68e3      	ldr	r3, [r4, #12]
 8003d5e:	9903      	ldr	r1, [sp, #12]
 8003d60:	1a5b      	subs	r3, r3, r1
 8003d62:	42ab      	cmp	r3, r5
 8003d64:	dcf2      	bgt.n	8003d4c <_printf_i+0x210>
 8003d66:	e7eb      	b.n	8003d40 <_printf_i+0x204>
 8003d68:	2500      	movs	r5, #0
 8003d6a:	f104 0619 	add.w	r6, r4, #25
 8003d6e:	e7f5      	b.n	8003d5c <_printf_i+0x220>
 8003d70:	080061c5 	.word	0x080061c5
 8003d74:	080061d6 	.word	0x080061d6

08003d78 <std>:
 8003d78:	2300      	movs	r3, #0
 8003d7a:	b510      	push	{r4, lr}
 8003d7c:	4604      	mov	r4, r0
 8003d7e:	e9c0 3300 	strd	r3, r3, [r0]
 8003d82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d86:	6083      	str	r3, [r0, #8]
 8003d88:	8181      	strh	r1, [r0, #12]
 8003d8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d8c:	81c2      	strh	r2, [r0, #14]
 8003d8e:	6183      	str	r3, [r0, #24]
 8003d90:	4619      	mov	r1, r3
 8003d92:	2208      	movs	r2, #8
 8003d94:	305c      	adds	r0, #92	@ 0x5c
 8003d96:	f000 f9f9 	bl	800418c <memset>
 8003d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003dd0 <std+0x58>)
 8003d9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003dd4 <std+0x5c>)
 8003da0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003da2:	4b0d      	ldr	r3, [pc, #52]	@ (8003dd8 <std+0x60>)
 8003da4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003da6:	4b0d      	ldr	r3, [pc, #52]	@ (8003ddc <std+0x64>)
 8003da8:	6323      	str	r3, [r4, #48]	@ 0x30
 8003daa:	4b0d      	ldr	r3, [pc, #52]	@ (8003de0 <std+0x68>)
 8003dac:	6224      	str	r4, [r4, #32]
 8003dae:	429c      	cmp	r4, r3
 8003db0:	d006      	beq.n	8003dc0 <std+0x48>
 8003db2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003db6:	4294      	cmp	r4, r2
 8003db8:	d002      	beq.n	8003dc0 <std+0x48>
 8003dba:	33d0      	adds	r3, #208	@ 0xd0
 8003dbc:	429c      	cmp	r4, r3
 8003dbe:	d105      	bne.n	8003dcc <std+0x54>
 8003dc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003dc8:	f000 ba5c 	b.w	8004284 <__retarget_lock_init_recursive>
 8003dcc:	bd10      	pop	{r4, pc}
 8003dce:	bf00      	nop
 8003dd0:	08003fdd 	.word	0x08003fdd
 8003dd4:	08003fff 	.word	0x08003fff
 8003dd8:	08004037 	.word	0x08004037
 8003ddc:	0800405b 	.word	0x0800405b
 8003de0:	200040c8 	.word	0x200040c8

08003de4 <stdio_exit_handler>:
 8003de4:	4a02      	ldr	r2, [pc, #8]	@ (8003df0 <stdio_exit_handler+0xc>)
 8003de6:	4903      	ldr	r1, [pc, #12]	@ (8003df4 <stdio_exit_handler+0x10>)
 8003de8:	4803      	ldr	r0, [pc, #12]	@ (8003df8 <stdio_exit_handler+0x14>)
 8003dea:	f000 b869 	b.w	8003ec0 <_fwalk_sglue>
 8003dee:	bf00      	nop
 8003df0:	2000000c 	.word	0x2000000c
 8003df4:	08005bf9 	.word	0x08005bf9
 8003df8:	2000001c 	.word	0x2000001c

08003dfc <cleanup_stdio>:
 8003dfc:	6841      	ldr	r1, [r0, #4]
 8003dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8003e30 <cleanup_stdio+0x34>)
 8003e00:	4299      	cmp	r1, r3
 8003e02:	b510      	push	{r4, lr}
 8003e04:	4604      	mov	r4, r0
 8003e06:	d001      	beq.n	8003e0c <cleanup_stdio+0x10>
 8003e08:	f001 fef6 	bl	8005bf8 <_fflush_r>
 8003e0c:	68a1      	ldr	r1, [r4, #8]
 8003e0e:	4b09      	ldr	r3, [pc, #36]	@ (8003e34 <cleanup_stdio+0x38>)
 8003e10:	4299      	cmp	r1, r3
 8003e12:	d002      	beq.n	8003e1a <cleanup_stdio+0x1e>
 8003e14:	4620      	mov	r0, r4
 8003e16:	f001 feef 	bl	8005bf8 <_fflush_r>
 8003e1a:	68e1      	ldr	r1, [r4, #12]
 8003e1c:	4b06      	ldr	r3, [pc, #24]	@ (8003e38 <cleanup_stdio+0x3c>)
 8003e1e:	4299      	cmp	r1, r3
 8003e20:	d004      	beq.n	8003e2c <cleanup_stdio+0x30>
 8003e22:	4620      	mov	r0, r4
 8003e24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e28:	f001 bee6 	b.w	8005bf8 <_fflush_r>
 8003e2c:	bd10      	pop	{r4, pc}
 8003e2e:	bf00      	nop
 8003e30:	200040c8 	.word	0x200040c8
 8003e34:	20004130 	.word	0x20004130
 8003e38:	20004198 	.word	0x20004198

08003e3c <global_stdio_init.part.0>:
 8003e3c:	b510      	push	{r4, lr}
 8003e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e6c <global_stdio_init.part.0+0x30>)
 8003e40:	4c0b      	ldr	r4, [pc, #44]	@ (8003e70 <global_stdio_init.part.0+0x34>)
 8003e42:	4a0c      	ldr	r2, [pc, #48]	@ (8003e74 <global_stdio_init.part.0+0x38>)
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	4620      	mov	r0, r4
 8003e48:	2200      	movs	r2, #0
 8003e4a:	2104      	movs	r1, #4
 8003e4c:	f7ff ff94 	bl	8003d78 <std>
 8003e50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003e54:	2201      	movs	r2, #1
 8003e56:	2109      	movs	r1, #9
 8003e58:	f7ff ff8e 	bl	8003d78 <std>
 8003e5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003e60:	2202      	movs	r2, #2
 8003e62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e66:	2112      	movs	r1, #18
 8003e68:	f7ff bf86 	b.w	8003d78 <std>
 8003e6c:	20004200 	.word	0x20004200
 8003e70:	200040c8 	.word	0x200040c8
 8003e74:	08003de5 	.word	0x08003de5

08003e78 <__sfp_lock_acquire>:
 8003e78:	4801      	ldr	r0, [pc, #4]	@ (8003e80 <__sfp_lock_acquire+0x8>)
 8003e7a:	f000 ba04 	b.w	8004286 <__retarget_lock_acquire_recursive>
 8003e7e:	bf00      	nop
 8003e80:	20004209 	.word	0x20004209

08003e84 <__sfp_lock_release>:
 8003e84:	4801      	ldr	r0, [pc, #4]	@ (8003e8c <__sfp_lock_release+0x8>)
 8003e86:	f000 b9ff 	b.w	8004288 <__retarget_lock_release_recursive>
 8003e8a:	bf00      	nop
 8003e8c:	20004209 	.word	0x20004209

08003e90 <__sinit>:
 8003e90:	b510      	push	{r4, lr}
 8003e92:	4604      	mov	r4, r0
 8003e94:	f7ff fff0 	bl	8003e78 <__sfp_lock_acquire>
 8003e98:	6a23      	ldr	r3, [r4, #32]
 8003e9a:	b11b      	cbz	r3, 8003ea4 <__sinit+0x14>
 8003e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ea0:	f7ff bff0 	b.w	8003e84 <__sfp_lock_release>
 8003ea4:	4b04      	ldr	r3, [pc, #16]	@ (8003eb8 <__sinit+0x28>)
 8003ea6:	6223      	str	r3, [r4, #32]
 8003ea8:	4b04      	ldr	r3, [pc, #16]	@ (8003ebc <__sinit+0x2c>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1f5      	bne.n	8003e9c <__sinit+0xc>
 8003eb0:	f7ff ffc4 	bl	8003e3c <global_stdio_init.part.0>
 8003eb4:	e7f2      	b.n	8003e9c <__sinit+0xc>
 8003eb6:	bf00      	nop
 8003eb8:	08003dfd 	.word	0x08003dfd
 8003ebc:	20004200 	.word	0x20004200

08003ec0 <_fwalk_sglue>:
 8003ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ec4:	4607      	mov	r7, r0
 8003ec6:	4688      	mov	r8, r1
 8003ec8:	4614      	mov	r4, r2
 8003eca:	2600      	movs	r6, #0
 8003ecc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003ed0:	f1b9 0901 	subs.w	r9, r9, #1
 8003ed4:	d505      	bpl.n	8003ee2 <_fwalk_sglue+0x22>
 8003ed6:	6824      	ldr	r4, [r4, #0]
 8003ed8:	2c00      	cmp	r4, #0
 8003eda:	d1f7      	bne.n	8003ecc <_fwalk_sglue+0xc>
 8003edc:	4630      	mov	r0, r6
 8003ede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ee2:	89ab      	ldrh	r3, [r5, #12]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d907      	bls.n	8003ef8 <_fwalk_sglue+0x38>
 8003ee8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003eec:	3301      	adds	r3, #1
 8003eee:	d003      	beq.n	8003ef8 <_fwalk_sglue+0x38>
 8003ef0:	4629      	mov	r1, r5
 8003ef2:	4638      	mov	r0, r7
 8003ef4:	47c0      	blx	r8
 8003ef6:	4306      	orrs	r6, r0
 8003ef8:	3568      	adds	r5, #104	@ 0x68
 8003efa:	e7e9      	b.n	8003ed0 <_fwalk_sglue+0x10>

08003efc <iprintf>:
 8003efc:	b40f      	push	{r0, r1, r2, r3}
 8003efe:	b507      	push	{r0, r1, r2, lr}
 8003f00:	4906      	ldr	r1, [pc, #24]	@ (8003f1c <iprintf+0x20>)
 8003f02:	ab04      	add	r3, sp, #16
 8003f04:	6808      	ldr	r0, [r1, #0]
 8003f06:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f0a:	6881      	ldr	r1, [r0, #8]
 8003f0c:	9301      	str	r3, [sp, #4]
 8003f0e:	f001 fcd7 	bl	80058c0 <_vfiprintf_r>
 8003f12:	b003      	add	sp, #12
 8003f14:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f18:	b004      	add	sp, #16
 8003f1a:	4770      	bx	lr
 8003f1c:	20000018 	.word	0x20000018

08003f20 <_puts_r>:
 8003f20:	6a03      	ldr	r3, [r0, #32]
 8003f22:	b570      	push	{r4, r5, r6, lr}
 8003f24:	6884      	ldr	r4, [r0, #8]
 8003f26:	4605      	mov	r5, r0
 8003f28:	460e      	mov	r6, r1
 8003f2a:	b90b      	cbnz	r3, 8003f30 <_puts_r+0x10>
 8003f2c:	f7ff ffb0 	bl	8003e90 <__sinit>
 8003f30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f32:	07db      	lsls	r3, r3, #31
 8003f34:	d405      	bmi.n	8003f42 <_puts_r+0x22>
 8003f36:	89a3      	ldrh	r3, [r4, #12]
 8003f38:	0598      	lsls	r0, r3, #22
 8003f3a:	d402      	bmi.n	8003f42 <_puts_r+0x22>
 8003f3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f3e:	f000 f9a2 	bl	8004286 <__retarget_lock_acquire_recursive>
 8003f42:	89a3      	ldrh	r3, [r4, #12]
 8003f44:	0719      	lsls	r1, r3, #28
 8003f46:	d502      	bpl.n	8003f4e <_puts_r+0x2e>
 8003f48:	6923      	ldr	r3, [r4, #16]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d135      	bne.n	8003fba <_puts_r+0x9a>
 8003f4e:	4621      	mov	r1, r4
 8003f50:	4628      	mov	r0, r5
 8003f52:	f000 f8c5 	bl	80040e0 <__swsetup_r>
 8003f56:	b380      	cbz	r0, 8003fba <_puts_r+0x9a>
 8003f58:	f04f 35ff 	mov.w	r5, #4294967295
 8003f5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f5e:	07da      	lsls	r2, r3, #31
 8003f60:	d405      	bmi.n	8003f6e <_puts_r+0x4e>
 8003f62:	89a3      	ldrh	r3, [r4, #12]
 8003f64:	059b      	lsls	r3, r3, #22
 8003f66:	d402      	bmi.n	8003f6e <_puts_r+0x4e>
 8003f68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f6a:	f000 f98d 	bl	8004288 <__retarget_lock_release_recursive>
 8003f6e:	4628      	mov	r0, r5
 8003f70:	bd70      	pop	{r4, r5, r6, pc}
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	da04      	bge.n	8003f80 <_puts_r+0x60>
 8003f76:	69a2      	ldr	r2, [r4, #24]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	dc17      	bgt.n	8003fac <_puts_r+0x8c>
 8003f7c:	290a      	cmp	r1, #10
 8003f7e:	d015      	beq.n	8003fac <_puts_r+0x8c>
 8003f80:	6823      	ldr	r3, [r4, #0]
 8003f82:	1c5a      	adds	r2, r3, #1
 8003f84:	6022      	str	r2, [r4, #0]
 8003f86:	7019      	strb	r1, [r3, #0]
 8003f88:	68a3      	ldr	r3, [r4, #8]
 8003f8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	60a3      	str	r3, [r4, #8]
 8003f92:	2900      	cmp	r1, #0
 8003f94:	d1ed      	bne.n	8003f72 <_puts_r+0x52>
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	da11      	bge.n	8003fbe <_puts_r+0x9e>
 8003f9a:	4622      	mov	r2, r4
 8003f9c:	210a      	movs	r1, #10
 8003f9e:	4628      	mov	r0, r5
 8003fa0:	f000 f85f 	bl	8004062 <__swbuf_r>
 8003fa4:	3001      	adds	r0, #1
 8003fa6:	d0d7      	beq.n	8003f58 <_puts_r+0x38>
 8003fa8:	250a      	movs	r5, #10
 8003faa:	e7d7      	b.n	8003f5c <_puts_r+0x3c>
 8003fac:	4622      	mov	r2, r4
 8003fae:	4628      	mov	r0, r5
 8003fb0:	f000 f857 	bl	8004062 <__swbuf_r>
 8003fb4:	3001      	adds	r0, #1
 8003fb6:	d1e7      	bne.n	8003f88 <_puts_r+0x68>
 8003fb8:	e7ce      	b.n	8003f58 <_puts_r+0x38>
 8003fba:	3e01      	subs	r6, #1
 8003fbc:	e7e4      	b.n	8003f88 <_puts_r+0x68>
 8003fbe:	6823      	ldr	r3, [r4, #0]
 8003fc0:	1c5a      	adds	r2, r3, #1
 8003fc2:	6022      	str	r2, [r4, #0]
 8003fc4:	220a      	movs	r2, #10
 8003fc6:	701a      	strb	r2, [r3, #0]
 8003fc8:	e7ee      	b.n	8003fa8 <_puts_r+0x88>
	...

08003fcc <puts>:
 8003fcc:	4b02      	ldr	r3, [pc, #8]	@ (8003fd8 <puts+0xc>)
 8003fce:	4601      	mov	r1, r0
 8003fd0:	6818      	ldr	r0, [r3, #0]
 8003fd2:	f7ff bfa5 	b.w	8003f20 <_puts_r>
 8003fd6:	bf00      	nop
 8003fd8:	20000018 	.word	0x20000018

08003fdc <__sread>:
 8003fdc:	b510      	push	{r4, lr}
 8003fde:	460c      	mov	r4, r1
 8003fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fe4:	f000 f900 	bl	80041e8 <_read_r>
 8003fe8:	2800      	cmp	r0, #0
 8003fea:	bfab      	itete	ge
 8003fec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003fee:	89a3      	ldrhlt	r3, [r4, #12]
 8003ff0:	181b      	addge	r3, r3, r0
 8003ff2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003ff6:	bfac      	ite	ge
 8003ff8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003ffa:	81a3      	strhlt	r3, [r4, #12]
 8003ffc:	bd10      	pop	{r4, pc}

08003ffe <__swrite>:
 8003ffe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004002:	461f      	mov	r7, r3
 8004004:	898b      	ldrh	r3, [r1, #12]
 8004006:	05db      	lsls	r3, r3, #23
 8004008:	4605      	mov	r5, r0
 800400a:	460c      	mov	r4, r1
 800400c:	4616      	mov	r6, r2
 800400e:	d505      	bpl.n	800401c <__swrite+0x1e>
 8004010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004014:	2302      	movs	r3, #2
 8004016:	2200      	movs	r2, #0
 8004018:	f000 f8d4 	bl	80041c4 <_lseek_r>
 800401c:	89a3      	ldrh	r3, [r4, #12]
 800401e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004022:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004026:	81a3      	strh	r3, [r4, #12]
 8004028:	4632      	mov	r2, r6
 800402a:	463b      	mov	r3, r7
 800402c:	4628      	mov	r0, r5
 800402e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004032:	f000 b8eb 	b.w	800420c <_write_r>

08004036 <__sseek>:
 8004036:	b510      	push	{r4, lr}
 8004038:	460c      	mov	r4, r1
 800403a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800403e:	f000 f8c1 	bl	80041c4 <_lseek_r>
 8004042:	1c43      	adds	r3, r0, #1
 8004044:	89a3      	ldrh	r3, [r4, #12]
 8004046:	bf15      	itete	ne
 8004048:	6560      	strne	r0, [r4, #84]	@ 0x54
 800404a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800404e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004052:	81a3      	strheq	r3, [r4, #12]
 8004054:	bf18      	it	ne
 8004056:	81a3      	strhne	r3, [r4, #12]
 8004058:	bd10      	pop	{r4, pc}

0800405a <__sclose>:
 800405a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800405e:	f000 b8a1 	b.w	80041a4 <_close_r>

08004062 <__swbuf_r>:
 8004062:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004064:	460e      	mov	r6, r1
 8004066:	4614      	mov	r4, r2
 8004068:	4605      	mov	r5, r0
 800406a:	b118      	cbz	r0, 8004074 <__swbuf_r+0x12>
 800406c:	6a03      	ldr	r3, [r0, #32]
 800406e:	b90b      	cbnz	r3, 8004074 <__swbuf_r+0x12>
 8004070:	f7ff ff0e 	bl	8003e90 <__sinit>
 8004074:	69a3      	ldr	r3, [r4, #24]
 8004076:	60a3      	str	r3, [r4, #8]
 8004078:	89a3      	ldrh	r3, [r4, #12]
 800407a:	071a      	lsls	r2, r3, #28
 800407c:	d501      	bpl.n	8004082 <__swbuf_r+0x20>
 800407e:	6923      	ldr	r3, [r4, #16]
 8004080:	b943      	cbnz	r3, 8004094 <__swbuf_r+0x32>
 8004082:	4621      	mov	r1, r4
 8004084:	4628      	mov	r0, r5
 8004086:	f000 f82b 	bl	80040e0 <__swsetup_r>
 800408a:	b118      	cbz	r0, 8004094 <__swbuf_r+0x32>
 800408c:	f04f 37ff 	mov.w	r7, #4294967295
 8004090:	4638      	mov	r0, r7
 8004092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004094:	6823      	ldr	r3, [r4, #0]
 8004096:	6922      	ldr	r2, [r4, #16]
 8004098:	1a98      	subs	r0, r3, r2
 800409a:	6963      	ldr	r3, [r4, #20]
 800409c:	b2f6      	uxtb	r6, r6
 800409e:	4283      	cmp	r3, r0
 80040a0:	4637      	mov	r7, r6
 80040a2:	dc05      	bgt.n	80040b0 <__swbuf_r+0x4e>
 80040a4:	4621      	mov	r1, r4
 80040a6:	4628      	mov	r0, r5
 80040a8:	f001 fda6 	bl	8005bf8 <_fflush_r>
 80040ac:	2800      	cmp	r0, #0
 80040ae:	d1ed      	bne.n	800408c <__swbuf_r+0x2a>
 80040b0:	68a3      	ldr	r3, [r4, #8]
 80040b2:	3b01      	subs	r3, #1
 80040b4:	60a3      	str	r3, [r4, #8]
 80040b6:	6823      	ldr	r3, [r4, #0]
 80040b8:	1c5a      	adds	r2, r3, #1
 80040ba:	6022      	str	r2, [r4, #0]
 80040bc:	701e      	strb	r6, [r3, #0]
 80040be:	6962      	ldr	r2, [r4, #20]
 80040c0:	1c43      	adds	r3, r0, #1
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d004      	beq.n	80040d0 <__swbuf_r+0x6e>
 80040c6:	89a3      	ldrh	r3, [r4, #12]
 80040c8:	07db      	lsls	r3, r3, #31
 80040ca:	d5e1      	bpl.n	8004090 <__swbuf_r+0x2e>
 80040cc:	2e0a      	cmp	r6, #10
 80040ce:	d1df      	bne.n	8004090 <__swbuf_r+0x2e>
 80040d0:	4621      	mov	r1, r4
 80040d2:	4628      	mov	r0, r5
 80040d4:	f001 fd90 	bl	8005bf8 <_fflush_r>
 80040d8:	2800      	cmp	r0, #0
 80040da:	d0d9      	beq.n	8004090 <__swbuf_r+0x2e>
 80040dc:	e7d6      	b.n	800408c <__swbuf_r+0x2a>
	...

080040e0 <__swsetup_r>:
 80040e0:	b538      	push	{r3, r4, r5, lr}
 80040e2:	4b29      	ldr	r3, [pc, #164]	@ (8004188 <__swsetup_r+0xa8>)
 80040e4:	4605      	mov	r5, r0
 80040e6:	6818      	ldr	r0, [r3, #0]
 80040e8:	460c      	mov	r4, r1
 80040ea:	b118      	cbz	r0, 80040f4 <__swsetup_r+0x14>
 80040ec:	6a03      	ldr	r3, [r0, #32]
 80040ee:	b90b      	cbnz	r3, 80040f4 <__swsetup_r+0x14>
 80040f0:	f7ff fece 	bl	8003e90 <__sinit>
 80040f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040f8:	0719      	lsls	r1, r3, #28
 80040fa:	d422      	bmi.n	8004142 <__swsetup_r+0x62>
 80040fc:	06da      	lsls	r2, r3, #27
 80040fe:	d407      	bmi.n	8004110 <__swsetup_r+0x30>
 8004100:	2209      	movs	r2, #9
 8004102:	602a      	str	r2, [r5, #0]
 8004104:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004108:	81a3      	strh	r3, [r4, #12]
 800410a:	f04f 30ff 	mov.w	r0, #4294967295
 800410e:	e033      	b.n	8004178 <__swsetup_r+0x98>
 8004110:	0758      	lsls	r0, r3, #29
 8004112:	d512      	bpl.n	800413a <__swsetup_r+0x5a>
 8004114:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004116:	b141      	cbz	r1, 800412a <__swsetup_r+0x4a>
 8004118:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800411c:	4299      	cmp	r1, r3
 800411e:	d002      	beq.n	8004126 <__swsetup_r+0x46>
 8004120:	4628      	mov	r0, r5
 8004122:	f000 ff29 	bl	8004f78 <_free_r>
 8004126:	2300      	movs	r3, #0
 8004128:	6363      	str	r3, [r4, #52]	@ 0x34
 800412a:	89a3      	ldrh	r3, [r4, #12]
 800412c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004130:	81a3      	strh	r3, [r4, #12]
 8004132:	2300      	movs	r3, #0
 8004134:	6063      	str	r3, [r4, #4]
 8004136:	6923      	ldr	r3, [r4, #16]
 8004138:	6023      	str	r3, [r4, #0]
 800413a:	89a3      	ldrh	r3, [r4, #12]
 800413c:	f043 0308 	orr.w	r3, r3, #8
 8004140:	81a3      	strh	r3, [r4, #12]
 8004142:	6923      	ldr	r3, [r4, #16]
 8004144:	b94b      	cbnz	r3, 800415a <__swsetup_r+0x7a>
 8004146:	89a3      	ldrh	r3, [r4, #12]
 8004148:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800414c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004150:	d003      	beq.n	800415a <__swsetup_r+0x7a>
 8004152:	4621      	mov	r1, r4
 8004154:	4628      	mov	r0, r5
 8004156:	f001 fdaf 	bl	8005cb8 <__smakebuf_r>
 800415a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800415e:	f013 0201 	ands.w	r2, r3, #1
 8004162:	d00a      	beq.n	800417a <__swsetup_r+0x9a>
 8004164:	2200      	movs	r2, #0
 8004166:	60a2      	str	r2, [r4, #8]
 8004168:	6962      	ldr	r2, [r4, #20]
 800416a:	4252      	negs	r2, r2
 800416c:	61a2      	str	r2, [r4, #24]
 800416e:	6922      	ldr	r2, [r4, #16]
 8004170:	b942      	cbnz	r2, 8004184 <__swsetup_r+0xa4>
 8004172:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004176:	d1c5      	bne.n	8004104 <__swsetup_r+0x24>
 8004178:	bd38      	pop	{r3, r4, r5, pc}
 800417a:	0799      	lsls	r1, r3, #30
 800417c:	bf58      	it	pl
 800417e:	6962      	ldrpl	r2, [r4, #20]
 8004180:	60a2      	str	r2, [r4, #8]
 8004182:	e7f4      	b.n	800416e <__swsetup_r+0x8e>
 8004184:	2000      	movs	r0, #0
 8004186:	e7f7      	b.n	8004178 <__swsetup_r+0x98>
 8004188:	20000018 	.word	0x20000018

0800418c <memset>:
 800418c:	4402      	add	r2, r0
 800418e:	4603      	mov	r3, r0
 8004190:	4293      	cmp	r3, r2
 8004192:	d100      	bne.n	8004196 <memset+0xa>
 8004194:	4770      	bx	lr
 8004196:	f803 1b01 	strb.w	r1, [r3], #1
 800419a:	e7f9      	b.n	8004190 <memset+0x4>

0800419c <_localeconv_r>:
 800419c:	4800      	ldr	r0, [pc, #0]	@ (80041a0 <_localeconv_r+0x4>)
 800419e:	4770      	bx	lr
 80041a0:	20000158 	.word	0x20000158

080041a4 <_close_r>:
 80041a4:	b538      	push	{r3, r4, r5, lr}
 80041a6:	4d06      	ldr	r5, [pc, #24]	@ (80041c0 <_close_r+0x1c>)
 80041a8:	2300      	movs	r3, #0
 80041aa:	4604      	mov	r4, r0
 80041ac:	4608      	mov	r0, r1
 80041ae:	602b      	str	r3, [r5, #0]
 80041b0:	f7fd fc9d 	bl	8001aee <_close>
 80041b4:	1c43      	adds	r3, r0, #1
 80041b6:	d102      	bne.n	80041be <_close_r+0x1a>
 80041b8:	682b      	ldr	r3, [r5, #0]
 80041ba:	b103      	cbz	r3, 80041be <_close_r+0x1a>
 80041bc:	6023      	str	r3, [r4, #0]
 80041be:	bd38      	pop	{r3, r4, r5, pc}
 80041c0:	20004204 	.word	0x20004204

080041c4 <_lseek_r>:
 80041c4:	b538      	push	{r3, r4, r5, lr}
 80041c6:	4d07      	ldr	r5, [pc, #28]	@ (80041e4 <_lseek_r+0x20>)
 80041c8:	4604      	mov	r4, r0
 80041ca:	4608      	mov	r0, r1
 80041cc:	4611      	mov	r1, r2
 80041ce:	2200      	movs	r2, #0
 80041d0:	602a      	str	r2, [r5, #0]
 80041d2:	461a      	mov	r2, r3
 80041d4:	f7fd fcb2 	bl	8001b3c <_lseek>
 80041d8:	1c43      	adds	r3, r0, #1
 80041da:	d102      	bne.n	80041e2 <_lseek_r+0x1e>
 80041dc:	682b      	ldr	r3, [r5, #0]
 80041de:	b103      	cbz	r3, 80041e2 <_lseek_r+0x1e>
 80041e0:	6023      	str	r3, [r4, #0]
 80041e2:	bd38      	pop	{r3, r4, r5, pc}
 80041e4:	20004204 	.word	0x20004204

080041e8 <_read_r>:
 80041e8:	b538      	push	{r3, r4, r5, lr}
 80041ea:	4d07      	ldr	r5, [pc, #28]	@ (8004208 <_read_r+0x20>)
 80041ec:	4604      	mov	r4, r0
 80041ee:	4608      	mov	r0, r1
 80041f0:	4611      	mov	r1, r2
 80041f2:	2200      	movs	r2, #0
 80041f4:	602a      	str	r2, [r5, #0]
 80041f6:	461a      	mov	r2, r3
 80041f8:	f7fd fc40 	bl	8001a7c <_read>
 80041fc:	1c43      	adds	r3, r0, #1
 80041fe:	d102      	bne.n	8004206 <_read_r+0x1e>
 8004200:	682b      	ldr	r3, [r5, #0]
 8004202:	b103      	cbz	r3, 8004206 <_read_r+0x1e>
 8004204:	6023      	str	r3, [r4, #0]
 8004206:	bd38      	pop	{r3, r4, r5, pc}
 8004208:	20004204 	.word	0x20004204

0800420c <_write_r>:
 800420c:	b538      	push	{r3, r4, r5, lr}
 800420e:	4d07      	ldr	r5, [pc, #28]	@ (800422c <_write_r+0x20>)
 8004210:	4604      	mov	r4, r0
 8004212:	4608      	mov	r0, r1
 8004214:	4611      	mov	r1, r2
 8004216:	2200      	movs	r2, #0
 8004218:	602a      	str	r2, [r5, #0]
 800421a:	461a      	mov	r2, r3
 800421c:	f7fd fc4b 	bl	8001ab6 <_write>
 8004220:	1c43      	adds	r3, r0, #1
 8004222:	d102      	bne.n	800422a <_write_r+0x1e>
 8004224:	682b      	ldr	r3, [r5, #0]
 8004226:	b103      	cbz	r3, 800422a <_write_r+0x1e>
 8004228:	6023      	str	r3, [r4, #0]
 800422a:	bd38      	pop	{r3, r4, r5, pc}
 800422c:	20004204 	.word	0x20004204

08004230 <__errno>:
 8004230:	4b01      	ldr	r3, [pc, #4]	@ (8004238 <__errno+0x8>)
 8004232:	6818      	ldr	r0, [r3, #0]
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	20000018 	.word	0x20000018

0800423c <__libc_init_array>:
 800423c:	b570      	push	{r4, r5, r6, lr}
 800423e:	4d0d      	ldr	r5, [pc, #52]	@ (8004274 <__libc_init_array+0x38>)
 8004240:	4c0d      	ldr	r4, [pc, #52]	@ (8004278 <__libc_init_array+0x3c>)
 8004242:	1b64      	subs	r4, r4, r5
 8004244:	10a4      	asrs	r4, r4, #2
 8004246:	2600      	movs	r6, #0
 8004248:	42a6      	cmp	r6, r4
 800424a:	d109      	bne.n	8004260 <__libc_init_array+0x24>
 800424c:	4d0b      	ldr	r5, [pc, #44]	@ (800427c <__libc_init_array+0x40>)
 800424e:	4c0c      	ldr	r4, [pc, #48]	@ (8004280 <__libc_init_array+0x44>)
 8004250:	f001 ff2e 	bl	80060b0 <_init>
 8004254:	1b64      	subs	r4, r4, r5
 8004256:	10a4      	asrs	r4, r4, #2
 8004258:	2600      	movs	r6, #0
 800425a:	42a6      	cmp	r6, r4
 800425c:	d105      	bne.n	800426a <__libc_init_array+0x2e>
 800425e:	bd70      	pop	{r4, r5, r6, pc}
 8004260:	f855 3b04 	ldr.w	r3, [r5], #4
 8004264:	4798      	blx	r3
 8004266:	3601      	adds	r6, #1
 8004268:	e7ee      	b.n	8004248 <__libc_init_array+0xc>
 800426a:	f855 3b04 	ldr.w	r3, [r5], #4
 800426e:	4798      	blx	r3
 8004270:	3601      	adds	r6, #1
 8004272:	e7f2      	b.n	800425a <__libc_init_array+0x1e>
 8004274:	08006530 	.word	0x08006530
 8004278:	08006530 	.word	0x08006530
 800427c:	08006530 	.word	0x08006530
 8004280:	08006534 	.word	0x08006534

08004284 <__retarget_lock_init_recursive>:
 8004284:	4770      	bx	lr

08004286 <__retarget_lock_acquire_recursive>:
 8004286:	4770      	bx	lr

08004288 <__retarget_lock_release_recursive>:
 8004288:	4770      	bx	lr
	...

0800428c <__assert_func>:
 800428c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800428e:	4614      	mov	r4, r2
 8004290:	461a      	mov	r2, r3
 8004292:	4b09      	ldr	r3, [pc, #36]	@ (80042b8 <__assert_func+0x2c>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4605      	mov	r5, r0
 8004298:	68d8      	ldr	r0, [r3, #12]
 800429a:	b14c      	cbz	r4, 80042b0 <__assert_func+0x24>
 800429c:	4b07      	ldr	r3, [pc, #28]	@ (80042bc <__assert_func+0x30>)
 800429e:	9100      	str	r1, [sp, #0]
 80042a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80042a4:	4906      	ldr	r1, [pc, #24]	@ (80042c0 <__assert_func+0x34>)
 80042a6:	462b      	mov	r3, r5
 80042a8:	f001 fcce 	bl	8005c48 <fiprintf>
 80042ac:	f001 fd80 	bl	8005db0 <abort>
 80042b0:	4b04      	ldr	r3, [pc, #16]	@ (80042c4 <__assert_func+0x38>)
 80042b2:	461c      	mov	r4, r3
 80042b4:	e7f3      	b.n	800429e <__assert_func+0x12>
 80042b6:	bf00      	nop
 80042b8:	20000018 	.word	0x20000018
 80042bc:	080061e7 	.word	0x080061e7
 80042c0:	080061f4 	.word	0x080061f4
 80042c4:	08006222 	.word	0x08006222

080042c8 <quorem>:
 80042c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042cc:	6903      	ldr	r3, [r0, #16]
 80042ce:	690c      	ldr	r4, [r1, #16]
 80042d0:	42a3      	cmp	r3, r4
 80042d2:	4607      	mov	r7, r0
 80042d4:	db7e      	blt.n	80043d4 <quorem+0x10c>
 80042d6:	3c01      	subs	r4, #1
 80042d8:	f101 0814 	add.w	r8, r1, #20
 80042dc:	00a3      	lsls	r3, r4, #2
 80042de:	f100 0514 	add.w	r5, r0, #20
 80042e2:	9300      	str	r3, [sp, #0]
 80042e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80042e8:	9301      	str	r3, [sp, #4]
 80042ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80042ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80042f2:	3301      	adds	r3, #1
 80042f4:	429a      	cmp	r2, r3
 80042f6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80042fa:	fbb2 f6f3 	udiv	r6, r2, r3
 80042fe:	d32e      	bcc.n	800435e <quorem+0x96>
 8004300:	f04f 0a00 	mov.w	sl, #0
 8004304:	46c4      	mov	ip, r8
 8004306:	46ae      	mov	lr, r5
 8004308:	46d3      	mov	fp, sl
 800430a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800430e:	b298      	uxth	r0, r3
 8004310:	fb06 a000 	mla	r0, r6, r0, sl
 8004314:	0c02      	lsrs	r2, r0, #16
 8004316:	0c1b      	lsrs	r3, r3, #16
 8004318:	fb06 2303 	mla	r3, r6, r3, r2
 800431c:	f8de 2000 	ldr.w	r2, [lr]
 8004320:	b280      	uxth	r0, r0
 8004322:	b292      	uxth	r2, r2
 8004324:	1a12      	subs	r2, r2, r0
 8004326:	445a      	add	r2, fp
 8004328:	f8de 0000 	ldr.w	r0, [lr]
 800432c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004330:	b29b      	uxth	r3, r3
 8004332:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004336:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800433a:	b292      	uxth	r2, r2
 800433c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004340:	45e1      	cmp	r9, ip
 8004342:	f84e 2b04 	str.w	r2, [lr], #4
 8004346:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800434a:	d2de      	bcs.n	800430a <quorem+0x42>
 800434c:	9b00      	ldr	r3, [sp, #0]
 800434e:	58eb      	ldr	r3, [r5, r3]
 8004350:	b92b      	cbnz	r3, 800435e <quorem+0x96>
 8004352:	9b01      	ldr	r3, [sp, #4]
 8004354:	3b04      	subs	r3, #4
 8004356:	429d      	cmp	r5, r3
 8004358:	461a      	mov	r2, r3
 800435a:	d32f      	bcc.n	80043bc <quorem+0xf4>
 800435c:	613c      	str	r4, [r7, #16]
 800435e:	4638      	mov	r0, r7
 8004360:	f001 f97c 	bl	800565c <__mcmp>
 8004364:	2800      	cmp	r0, #0
 8004366:	db25      	blt.n	80043b4 <quorem+0xec>
 8004368:	4629      	mov	r1, r5
 800436a:	2000      	movs	r0, #0
 800436c:	f858 2b04 	ldr.w	r2, [r8], #4
 8004370:	f8d1 c000 	ldr.w	ip, [r1]
 8004374:	fa1f fe82 	uxth.w	lr, r2
 8004378:	fa1f f38c 	uxth.w	r3, ip
 800437c:	eba3 030e 	sub.w	r3, r3, lr
 8004380:	4403      	add	r3, r0
 8004382:	0c12      	lsrs	r2, r2, #16
 8004384:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004388:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800438c:	b29b      	uxth	r3, r3
 800438e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004392:	45c1      	cmp	r9, r8
 8004394:	f841 3b04 	str.w	r3, [r1], #4
 8004398:	ea4f 4022 	mov.w	r0, r2, asr #16
 800439c:	d2e6      	bcs.n	800436c <quorem+0xa4>
 800439e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80043a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80043a6:	b922      	cbnz	r2, 80043b2 <quorem+0xea>
 80043a8:	3b04      	subs	r3, #4
 80043aa:	429d      	cmp	r5, r3
 80043ac:	461a      	mov	r2, r3
 80043ae:	d30b      	bcc.n	80043c8 <quorem+0x100>
 80043b0:	613c      	str	r4, [r7, #16]
 80043b2:	3601      	adds	r6, #1
 80043b4:	4630      	mov	r0, r6
 80043b6:	b003      	add	sp, #12
 80043b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043bc:	6812      	ldr	r2, [r2, #0]
 80043be:	3b04      	subs	r3, #4
 80043c0:	2a00      	cmp	r2, #0
 80043c2:	d1cb      	bne.n	800435c <quorem+0x94>
 80043c4:	3c01      	subs	r4, #1
 80043c6:	e7c6      	b.n	8004356 <quorem+0x8e>
 80043c8:	6812      	ldr	r2, [r2, #0]
 80043ca:	3b04      	subs	r3, #4
 80043cc:	2a00      	cmp	r2, #0
 80043ce:	d1ef      	bne.n	80043b0 <quorem+0xe8>
 80043d0:	3c01      	subs	r4, #1
 80043d2:	e7ea      	b.n	80043aa <quorem+0xe2>
 80043d4:	2000      	movs	r0, #0
 80043d6:	e7ee      	b.n	80043b6 <quorem+0xee>

080043d8 <_dtoa_r>:
 80043d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043dc:	69c7      	ldr	r7, [r0, #28]
 80043de:	b097      	sub	sp, #92	@ 0x5c
 80043e0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80043e4:	ec55 4b10 	vmov	r4, r5, d0
 80043e8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80043ea:	9107      	str	r1, [sp, #28]
 80043ec:	4681      	mov	r9, r0
 80043ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80043f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80043f2:	b97f      	cbnz	r7, 8004414 <_dtoa_r+0x3c>
 80043f4:	2010      	movs	r0, #16
 80043f6:	f000 fe09 	bl	800500c <malloc>
 80043fa:	4602      	mov	r2, r0
 80043fc:	f8c9 001c 	str.w	r0, [r9, #28]
 8004400:	b920      	cbnz	r0, 800440c <_dtoa_r+0x34>
 8004402:	4ba9      	ldr	r3, [pc, #676]	@ (80046a8 <_dtoa_r+0x2d0>)
 8004404:	21ef      	movs	r1, #239	@ 0xef
 8004406:	48a9      	ldr	r0, [pc, #676]	@ (80046ac <_dtoa_r+0x2d4>)
 8004408:	f7ff ff40 	bl	800428c <__assert_func>
 800440c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004410:	6007      	str	r7, [r0, #0]
 8004412:	60c7      	str	r7, [r0, #12]
 8004414:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004418:	6819      	ldr	r1, [r3, #0]
 800441a:	b159      	cbz	r1, 8004434 <_dtoa_r+0x5c>
 800441c:	685a      	ldr	r2, [r3, #4]
 800441e:	604a      	str	r2, [r1, #4]
 8004420:	2301      	movs	r3, #1
 8004422:	4093      	lsls	r3, r2
 8004424:	608b      	str	r3, [r1, #8]
 8004426:	4648      	mov	r0, r9
 8004428:	f000 fee6 	bl	80051f8 <_Bfree>
 800442c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]
 8004434:	1e2b      	subs	r3, r5, #0
 8004436:	bfb9      	ittee	lt
 8004438:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800443c:	9305      	strlt	r3, [sp, #20]
 800443e:	2300      	movge	r3, #0
 8004440:	6033      	strge	r3, [r6, #0]
 8004442:	9f05      	ldr	r7, [sp, #20]
 8004444:	4b9a      	ldr	r3, [pc, #616]	@ (80046b0 <_dtoa_r+0x2d8>)
 8004446:	bfbc      	itt	lt
 8004448:	2201      	movlt	r2, #1
 800444a:	6032      	strlt	r2, [r6, #0]
 800444c:	43bb      	bics	r3, r7
 800444e:	d112      	bne.n	8004476 <_dtoa_r+0x9e>
 8004450:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004452:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004456:	6013      	str	r3, [r2, #0]
 8004458:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800445c:	4323      	orrs	r3, r4
 800445e:	f000 855a 	beq.w	8004f16 <_dtoa_r+0xb3e>
 8004462:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004464:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80046c4 <_dtoa_r+0x2ec>
 8004468:	2b00      	cmp	r3, #0
 800446a:	f000 855c 	beq.w	8004f26 <_dtoa_r+0xb4e>
 800446e:	f10a 0303 	add.w	r3, sl, #3
 8004472:	f000 bd56 	b.w	8004f22 <_dtoa_r+0xb4a>
 8004476:	ed9d 7b04 	vldr	d7, [sp, #16]
 800447a:	2200      	movs	r2, #0
 800447c:	ec51 0b17 	vmov	r0, r1, d7
 8004480:	2300      	movs	r3, #0
 8004482:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004486:	f7fc fb2f 	bl	8000ae8 <__aeabi_dcmpeq>
 800448a:	4680      	mov	r8, r0
 800448c:	b158      	cbz	r0, 80044a6 <_dtoa_r+0xce>
 800448e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004490:	2301      	movs	r3, #1
 8004492:	6013      	str	r3, [r2, #0]
 8004494:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004496:	b113      	cbz	r3, 800449e <_dtoa_r+0xc6>
 8004498:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800449a:	4b86      	ldr	r3, [pc, #536]	@ (80046b4 <_dtoa_r+0x2dc>)
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80046c8 <_dtoa_r+0x2f0>
 80044a2:	f000 bd40 	b.w	8004f26 <_dtoa_r+0xb4e>
 80044a6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80044aa:	aa14      	add	r2, sp, #80	@ 0x50
 80044ac:	a915      	add	r1, sp, #84	@ 0x54
 80044ae:	4648      	mov	r0, r9
 80044b0:	f001 f984 	bl	80057bc <__d2b>
 80044b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80044b8:	9002      	str	r0, [sp, #8]
 80044ba:	2e00      	cmp	r6, #0
 80044bc:	d078      	beq.n	80045b0 <_dtoa_r+0x1d8>
 80044be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044c0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80044c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80044cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80044d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80044d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80044d8:	4619      	mov	r1, r3
 80044da:	2200      	movs	r2, #0
 80044dc:	4b76      	ldr	r3, [pc, #472]	@ (80046b8 <_dtoa_r+0x2e0>)
 80044de:	f7fb fee3 	bl	80002a8 <__aeabi_dsub>
 80044e2:	a36b      	add	r3, pc, #428	@ (adr r3, 8004690 <_dtoa_r+0x2b8>)
 80044e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e8:	f7fc f896 	bl	8000618 <__aeabi_dmul>
 80044ec:	a36a      	add	r3, pc, #424	@ (adr r3, 8004698 <_dtoa_r+0x2c0>)
 80044ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f2:	f7fb fedb 	bl	80002ac <__adddf3>
 80044f6:	4604      	mov	r4, r0
 80044f8:	4630      	mov	r0, r6
 80044fa:	460d      	mov	r5, r1
 80044fc:	f7fc f822 	bl	8000544 <__aeabi_i2d>
 8004500:	a367      	add	r3, pc, #412	@ (adr r3, 80046a0 <_dtoa_r+0x2c8>)
 8004502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004506:	f7fc f887 	bl	8000618 <__aeabi_dmul>
 800450a:	4602      	mov	r2, r0
 800450c:	460b      	mov	r3, r1
 800450e:	4620      	mov	r0, r4
 8004510:	4629      	mov	r1, r5
 8004512:	f7fb fecb 	bl	80002ac <__adddf3>
 8004516:	4604      	mov	r4, r0
 8004518:	460d      	mov	r5, r1
 800451a:	f7fc fb2d 	bl	8000b78 <__aeabi_d2iz>
 800451e:	2200      	movs	r2, #0
 8004520:	4607      	mov	r7, r0
 8004522:	2300      	movs	r3, #0
 8004524:	4620      	mov	r0, r4
 8004526:	4629      	mov	r1, r5
 8004528:	f7fc fae8 	bl	8000afc <__aeabi_dcmplt>
 800452c:	b140      	cbz	r0, 8004540 <_dtoa_r+0x168>
 800452e:	4638      	mov	r0, r7
 8004530:	f7fc f808 	bl	8000544 <__aeabi_i2d>
 8004534:	4622      	mov	r2, r4
 8004536:	462b      	mov	r3, r5
 8004538:	f7fc fad6 	bl	8000ae8 <__aeabi_dcmpeq>
 800453c:	b900      	cbnz	r0, 8004540 <_dtoa_r+0x168>
 800453e:	3f01      	subs	r7, #1
 8004540:	2f16      	cmp	r7, #22
 8004542:	d852      	bhi.n	80045ea <_dtoa_r+0x212>
 8004544:	4b5d      	ldr	r3, [pc, #372]	@ (80046bc <_dtoa_r+0x2e4>)
 8004546:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800454a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800454e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004552:	f7fc fad3 	bl	8000afc <__aeabi_dcmplt>
 8004556:	2800      	cmp	r0, #0
 8004558:	d049      	beq.n	80045ee <_dtoa_r+0x216>
 800455a:	3f01      	subs	r7, #1
 800455c:	2300      	movs	r3, #0
 800455e:	9310      	str	r3, [sp, #64]	@ 0x40
 8004560:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004562:	1b9b      	subs	r3, r3, r6
 8004564:	1e5a      	subs	r2, r3, #1
 8004566:	bf45      	ittet	mi
 8004568:	f1c3 0301 	rsbmi	r3, r3, #1
 800456c:	9300      	strmi	r3, [sp, #0]
 800456e:	2300      	movpl	r3, #0
 8004570:	2300      	movmi	r3, #0
 8004572:	9206      	str	r2, [sp, #24]
 8004574:	bf54      	ite	pl
 8004576:	9300      	strpl	r3, [sp, #0]
 8004578:	9306      	strmi	r3, [sp, #24]
 800457a:	2f00      	cmp	r7, #0
 800457c:	db39      	blt.n	80045f2 <_dtoa_r+0x21a>
 800457e:	9b06      	ldr	r3, [sp, #24]
 8004580:	970d      	str	r7, [sp, #52]	@ 0x34
 8004582:	443b      	add	r3, r7
 8004584:	9306      	str	r3, [sp, #24]
 8004586:	2300      	movs	r3, #0
 8004588:	9308      	str	r3, [sp, #32]
 800458a:	9b07      	ldr	r3, [sp, #28]
 800458c:	2b09      	cmp	r3, #9
 800458e:	d863      	bhi.n	8004658 <_dtoa_r+0x280>
 8004590:	2b05      	cmp	r3, #5
 8004592:	bfc4      	itt	gt
 8004594:	3b04      	subgt	r3, #4
 8004596:	9307      	strgt	r3, [sp, #28]
 8004598:	9b07      	ldr	r3, [sp, #28]
 800459a:	f1a3 0302 	sub.w	r3, r3, #2
 800459e:	bfcc      	ite	gt
 80045a0:	2400      	movgt	r4, #0
 80045a2:	2401      	movle	r4, #1
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d863      	bhi.n	8004670 <_dtoa_r+0x298>
 80045a8:	e8df f003 	tbb	[pc, r3]
 80045ac:	2b375452 	.word	0x2b375452
 80045b0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80045b4:	441e      	add	r6, r3
 80045b6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80045ba:	2b20      	cmp	r3, #32
 80045bc:	bfc1      	itttt	gt
 80045be:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80045c2:	409f      	lslgt	r7, r3
 80045c4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80045c8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80045cc:	bfd6      	itet	le
 80045ce:	f1c3 0320 	rsble	r3, r3, #32
 80045d2:	ea47 0003 	orrgt.w	r0, r7, r3
 80045d6:	fa04 f003 	lslle.w	r0, r4, r3
 80045da:	f7fb ffa3 	bl	8000524 <__aeabi_ui2d>
 80045de:	2201      	movs	r2, #1
 80045e0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80045e4:	3e01      	subs	r6, #1
 80045e6:	9212      	str	r2, [sp, #72]	@ 0x48
 80045e8:	e776      	b.n	80044d8 <_dtoa_r+0x100>
 80045ea:	2301      	movs	r3, #1
 80045ec:	e7b7      	b.n	800455e <_dtoa_r+0x186>
 80045ee:	9010      	str	r0, [sp, #64]	@ 0x40
 80045f0:	e7b6      	b.n	8004560 <_dtoa_r+0x188>
 80045f2:	9b00      	ldr	r3, [sp, #0]
 80045f4:	1bdb      	subs	r3, r3, r7
 80045f6:	9300      	str	r3, [sp, #0]
 80045f8:	427b      	negs	r3, r7
 80045fa:	9308      	str	r3, [sp, #32]
 80045fc:	2300      	movs	r3, #0
 80045fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8004600:	e7c3      	b.n	800458a <_dtoa_r+0x1b2>
 8004602:	2301      	movs	r3, #1
 8004604:	9309      	str	r3, [sp, #36]	@ 0x24
 8004606:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004608:	eb07 0b03 	add.w	fp, r7, r3
 800460c:	f10b 0301 	add.w	r3, fp, #1
 8004610:	2b01      	cmp	r3, #1
 8004612:	9303      	str	r3, [sp, #12]
 8004614:	bfb8      	it	lt
 8004616:	2301      	movlt	r3, #1
 8004618:	e006      	b.n	8004628 <_dtoa_r+0x250>
 800461a:	2301      	movs	r3, #1
 800461c:	9309      	str	r3, [sp, #36]	@ 0x24
 800461e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004620:	2b00      	cmp	r3, #0
 8004622:	dd28      	ble.n	8004676 <_dtoa_r+0x29e>
 8004624:	469b      	mov	fp, r3
 8004626:	9303      	str	r3, [sp, #12]
 8004628:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800462c:	2100      	movs	r1, #0
 800462e:	2204      	movs	r2, #4
 8004630:	f102 0514 	add.w	r5, r2, #20
 8004634:	429d      	cmp	r5, r3
 8004636:	d926      	bls.n	8004686 <_dtoa_r+0x2ae>
 8004638:	6041      	str	r1, [r0, #4]
 800463a:	4648      	mov	r0, r9
 800463c:	f000 fd9c 	bl	8005178 <_Balloc>
 8004640:	4682      	mov	sl, r0
 8004642:	2800      	cmp	r0, #0
 8004644:	d142      	bne.n	80046cc <_dtoa_r+0x2f4>
 8004646:	4b1e      	ldr	r3, [pc, #120]	@ (80046c0 <_dtoa_r+0x2e8>)
 8004648:	4602      	mov	r2, r0
 800464a:	f240 11af 	movw	r1, #431	@ 0x1af
 800464e:	e6da      	b.n	8004406 <_dtoa_r+0x2e>
 8004650:	2300      	movs	r3, #0
 8004652:	e7e3      	b.n	800461c <_dtoa_r+0x244>
 8004654:	2300      	movs	r3, #0
 8004656:	e7d5      	b.n	8004604 <_dtoa_r+0x22c>
 8004658:	2401      	movs	r4, #1
 800465a:	2300      	movs	r3, #0
 800465c:	9307      	str	r3, [sp, #28]
 800465e:	9409      	str	r4, [sp, #36]	@ 0x24
 8004660:	f04f 3bff 	mov.w	fp, #4294967295
 8004664:	2200      	movs	r2, #0
 8004666:	f8cd b00c 	str.w	fp, [sp, #12]
 800466a:	2312      	movs	r3, #18
 800466c:	920c      	str	r2, [sp, #48]	@ 0x30
 800466e:	e7db      	b.n	8004628 <_dtoa_r+0x250>
 8004670:	2301      	movs	r3, #1
 8004672:	9309      	str	r3, [sp, #36]	@ 0x24
 8004674:	e7f4      	b.n	8004660 <_dtoa_r+0x288>
 8004676:	f04f 0b01 	mov.w	fp, #1
 800467a:	f8cd b00c 	str.w	fp, [sp, #12]
 800467e:	465b      	mov	r3, fp
 8004680:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004684:	e7d0      	b.n	8004628 <_dtoa_r+0x250>
 8004686:	3101      	adds	r1, #1
 8004688:	0052      	lsls	r2, r2, #1
 800468a:	e7d1      	b.n	8004630 <_dtoa_r+0x258>
 800468c:	f3af 8000 	nop.w
 8004690:	636f4361 	.word	0x636f4361
 8004694:	3fd287a7 	.word	0x3fd287a7
 8004698:	8b60c8b3 	.word	0x8b60c8b3
 800469c:	3fc68a28 	.word	0x3fc68a28
 80046a0:	509f79fb 	.word	0x509f79fb
 80046a4:	3fd34413 	.word	0x3fd34413
 80046a8:	08006144 	.word	0x08006144
 80046ac:	08006230 	.word	0x08006230
 80046b0:	7ff00000 	.word	0x7ff00000
 80046b4:	080061c4 	.word	0x080061c4
 80046b8:	3ff80000 	.word	0x3ff80000
 80046bc:	08006348 	.word	0x08006348
 80046c0:	08006288 	.word	0x08006288
 80046c4:	0800622c 	.word	0x0800622c
 80046c8:	080061c3 	.word	0x080061c3
 80046cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80046d0:	6018      	str	r0, [r3, #0]
 80046d2:	9b03      	ldr	r3, [sp, #12]
 80046d4:	2b0e      	cmp	r3, #14
 80046d6:	f200 80a1 	bhi.w	800481c <_dtoa_r+0x444>
 80046da:	2c00      	cmp	r4, #0
 80046dc:	f000 809e 	beq.w	800481c <_dtoa_r+0x444>
 80046e0:	2f00      	cmp	r7, #0
 80046e2:	dd33      	ble.n	800474c <_dtoa_r+0x374>
 80046e4:	4b9c      	ldr	r3, [pc, #624]	@ (8004958 <_dtoa_r+0x580>)
 80046e6:	f007 020f 	and.w	r2, r7, #15
 80046ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80046ee:	ed93 7b00 	vldr	d7, [r3]
 80046f2:	05f8      	lsls	r0, r7, #23
 80046f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80046f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80046fc:	d516      	bpl.n	800472c <_dtoa_r+0x354>
 80046fe:	4b97      	ldr	r3, [pc, #604]	@ (800495c <_dtoa_r+0x584>)
 8004700:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004704:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004708:	f7fc f8b0 	bl	800086c <__aeabi_ddiv>
 800470c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004710:	f004 040f 	and.w	r4, r4, #15
 8004714:	2603      	movs	r6, #3
 8004716:	4d91      	ldr	r5, [pc, #580]	@ (800495c <_dtoa_r+0x584>)
 8004718:	b954      	cbnz	r4, 8004730 <_dtoa_r+0x358>
 800471a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800471e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004722:	f7fc f8a3 	bl	800086c <__aeabi_ddiv>
 8004726:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800472a:	e028      	b.n	800477e <_dtoa_r+0x3a6>
 800472c:	2602      	movs	r6, #2
 800472e:	e7f2      	b.n	8004716 <_dtoa_r+0x33e>
 8004730:	07e1      	lsls	r1, r4, #31
 8004732:	d508      	bpl.n	8004746 <_dtoa_r+0x36e>
 8004734:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004738:	e9d5 2300 	ldrd	r2, r3, [r5]
 800473c:	f7fb ff6c 	bl	8000618 <__aeabi_dmul>
 8004740:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004744:	3601      	adds	r6, #1
 8004746:	1064      	asrs	r4, r4, #1
 8004748:	3508      	adds	r5, #8
 800474a:	e7e5      	b.n	8004718 <_dtoa_r+0x340>
 800474c:	f000 80af 	beq.w	80048ae <_dtoa_r+0x4d6>
 8004750:	427c      	negs	r4, r7
 8004752:	4b81      	ldr	r3, [pc, #516]	@ (8004958 <_dtoa_r+0x580>)
 8004754:	4d81      	ldr	r5, [pc, #516]	@ (800495c <_dtoa_r+0x584>)
 8004756:	f004 020f 	and.w	r2, r4, #15
 800475a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800475e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004762:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004766:	f7fb ff57 	bl	8000618 <__aeabi_dmul>
 800476a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800476e:	1124      	asrs	r4, r4, #4
 8004770:	2300      	movs	r3, #0
 8004772:	2602      	movs	r6, #2
 8004774:	2c00      	cmp	r4, #0
 8004776:	f040 808f 	bne.w	8004898 <_dtoa_r+0x4c0>
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1d3      	bne.n	8004726 <_dtoa_r+0x34e>
 800477e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004780:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 8094 	beq.w	80048b2 <_dtoa_r+0x4da>
 800478a:	4b75      	ldr	r3, [pc, #468]	@ (8004960 <_dtoa_r+0x588>)
 800478c:	2200      	movs	r2, #0
 800478e:	4620      	mov	r0, r4
 8004790:	4629      	mov	r1, r5
 8004792:	f7fc f9b3 	bl	8000afc <__aeabi_dcmplt>
 8004796:	2800      	cmp	r0, #0
 8004798:	f000 808b 	beq.w	80048b2 <_dtoa_r+0x4da>
 800479c:	9b03      	ldr	r3, [sp, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 8087 	beq.w	80048b2 <_dtoa_r+0x4da>
 80047a4:	f1bb 0f00 	cmp.w	fp, #0
 80047a8:	dd34      	ble.n	8004814 <_dtoa_r+0x43c>
 80047aa:	4620      	mov	r0, r4
 80047ac:	4b6d      	ldr	r3, [pc, #436]	@ (8004964 <_dtoa_r+0x58c>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	4629      	mov	r1, r5
 80047b2:	f7fb ff31 	bl	8000618 <__aeabi_dmul>
 80047b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80047ba:	f107 38ff 	add.w	r8, r7, #4294967295
 80047be:	3601      	adds	r6, #1
 80047c0:	465c      	mov	r4, fp
 80047c2:	4630      	mov	r0, r6
 80047c4:	f7fb febe 	bl	8000544 <__aeabi_i2d>
 80047c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047cc:	f7fb ff24 	bl	8000618 <__aeabi_dmul>
 80047d0:	4b65      	ldr	r3, [pc, #404]	@ (8004968 <_dtoa_r+0x590>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	f7fb fd6a 	bl	80002ac <__adddf3>
 80047d8:	4605      	mov	r5, r0
 80047da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80047de:	2c00      	cmp	r4, #0
 80047e0:	d16a      	bne.n	80048b8 <_dtoa_r+0x4e0>
 80047e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80047e6:	4b61      	ldr	r3, [pc, #388]	@ (800496c <_dtoa_r+0x594>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	f7fb fd5d 	bl	80002a8 <__aeabi_dsub>
 80047ee:	4602      	mov	r2, r0
 80047f0:	460b      	mov	r3, r1
 80047f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80047f6:	462a      	mov	r2, r5
 80047f8:	4633      	mov	r3, r6
 80047fa:	f7fc f99d 	bl	8000b38 <__aeabi_dcmpgt>
 80047fe:	2800      	cmp	r0, #0
 8004800:	f040 8298 	bne.w	8004d34 <_dtoa_r+0x95c>
 8004804:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004808:	462a      	mov	r2, r5
 800480a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800480e:	f7fc f975 	bl	8000afc <__aeabi_dcmplt>
 8004812:	bb38      	cbnz	r0, 8004864 <_dtoa_r+0x48c>
 8004814:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004818:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800481c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800481e:	2b00      	cmp	r3, #0
 8004820:	f2c0 8157 	blt.w	8004ad2 <_dtoa_r+0x6fa>
 8004824:	2f0e      	cmp	r7, #14
 8004826:	f300 8154 	bgt.w	8004ad2 <_dtoa_r+0x6fa>
 800482a:	4b4b      	ldr	r3, [pc, #300]	@ (8004958 <_dtoa_r+0x580>)
 800482c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004830:	ed93 7b00 	vldr	d7, [r3]
 8004834:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004836:	2b00      	cmp	r3, #0
 8004838:	ed8d 7b00 	vstr	d7, [sp]
 800483c:	f280 80e5 	bge.w	8004a0a <_dtoa_r+0x632>
 8004840:	9b03      	ldr	r3, [sp, #12]
 8004842:	2b00      	cmp	r3, #0
 8004844:	f300 80e1 	bgt.w	8004a0a <_dtoa_r+0x632>
 8004848:	d10c      	bne.n	8004864 <_dtoa_r+0x48c>
 800484a:	4b48      	ldr	r3, [pc, #288]	@ (800496c <_dtoa_r+0x594>)
 800484c:	2200      	movs	r2, #0
 800484e:	ec51 0b17 	vmov	r0, r1, d7
 8004852:	f7fb fee1 	bl	8000618 <__aeabi_dmul>
 8004856:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800485a:	f7fc f963 	bl	8000b24 <__aeabi_dcmpge>
 800485e:	2800      	cmp	r0, #0
 8004860:	f000 8266 	beq.w	8004d30 <_dtoa_r+0x958>
 8004864:	2400      	movs	r4, #0
 8004866:	4625      	mov	r5, r4
 8004868:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800486a:	4656      	mov	r6, sl
 800486c:	ea6f 0803 	mvn.w	r8, r3
 8004870:	2700      	movs	r7, #0
 8004872:	4621      	mov	r1, r4
 8004874:	4648      	mov	r0, r9
 8004876:	f000 fcbf 	bl	80051f8 <_Bfree>
 800487a:	2d00      	cmp	r5, #0
 800487c:	f000 80bd 	beq.w	80049fa <_dtoa_r+0x622>
 8004880:	b12f      	cbz	r7, 800488e <_dtoa_r+0x4b6>
 8004882:	42af      	cmp	r7, r5
 8004884:	d003      	beq.n	800488e <_dtoa_r+0x4b6>
 8004886:	4639      	mov	r1, r7
 8004888:	4648      	mov	r0, r9
 800488a:	f000 fcb5 	bl	80051f8 <_Bfree>
 800488e:	4629      	mov	r1, r5
 8004890:	4648      	mov	r0, r9
 8004892:	f000 fcb1 	bl	80051f8 <_Bfree>
 8004896:	e0b0      	b.n	80049fa <_dtoa_r+0x622>
 8004898:	07e2      	lsls	r2, r4, #31
 800489a:	d505      	bpl.n	80048a8 <_dtoa_r+0x4d0>
 800489c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80048a0:	f7fb feba 	bl	8000618 <__aeabi_dmul>
 80048a4:	3601      	adds	r6, #1
 80048a6:	2301      	movs	r3, #1
 80048a8:	1064      	asrs	r4, r4, #1
 80048aa:	3508      	adds	r5, #8
 80048ac:	e762      	b.n	8004774 <_dtoa_r+0x39c>
 80048ae:	2602      	movs	r6, #2
 80048b0:	e765      	b.n	800477e <_dtoa_r+0x3a6>
 80048b2:	9c03      	ldr	r4, [sp, #12]
 80048b4:	46b8      	mov	r8, r7
 80048b6:	e784      	b.n	80047c2 <_dtoa_r+0x3ea>
 80048b8:	4b27      	ldr	r3, [pc, #156]	@ (8004958 <_dtoa_r+0x580>)
 80048ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80048bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80048c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80048c4:	4454      	add	r4, sl
 80048c6:	2900      	cmp	r1, #0
 80048c8:	d054      	beq.n	8004974 <_dtoa_r+0x59c>
 80048ca:	4929      	ldr	r1, [pc, #164]	@ (8004970 <_dtoa_r+0x598>)
 80048cc:	2000      	movs	r0, #0
 80048ce:	f7fb ffcd 	bl	800086c <__aeabi_ddiv>
 80048d2:	4633      	mov	r3, r6
 80048d4:	462a      	mov	r2, r5
 80048d6:	f7fb fce7 	bl	80002a8 <__aeabi_dsub>
 80048da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80048de:	4656      	mov	r6, sl
 80048e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048e4:	f7fc f948 	bl	8000b78 <__aeabi_d2iz>
 80048e8:	4605      	mov	r5, r0
 80048ea:	f7fb fe2b 	bl	8000544 <__aeabi_i2d>
 80048ee:	4602      	mov	r2, r0
 80048f0:	460b      	mov	r3, r1
 80048f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048f6:	f7fb fcd7 	bl	80002a8 <__aeabi_dsub>
 80048fa:	3530      	adds	r5, #48	@ 0x30
 80048fc:	4602      	mov	r2, r0
 80048fe:	460b      	mov	r3, r1
 8004900:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004904:	f806 5b01 	strb.w	r5, [r6], #1
 8004908:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800490c:	f7fc f8f6 	bl	8000afc <__aeabi_dcmplt>
 8004910:	2800      	cmp	r0, #0
 8004912:	d172      	bne.n	80049fa <_dtoa_r+0x622>
 8004914:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004918:	4911      	ldr	r1, [pc, #68]	@ (8004960 <_dtoa_r+0x588>)
 800491a:	2000      	movs	r0, #0
 800491c:	f7fb fcc4 	bl	80002a8 <__aeabi_dsub>
 8004920:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004924:	f7fc f8ea 	bl	8000afc <__aeabi_dcmplt>
 8004928:	2800      	cmp	r0, #0
 800492a:	f040 80b4 	bne.w	8004a96 <_dtoa_r+0x6be>
 800492e:	42a6      	cmp	r6, r4
 8004930:	f43f af70 	beq.w	8004814 <_dtoa_r+0x43c>
 8004934:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004938:	4b0a      	ldr	r3, [pc, #40]	@ (8004964 <_dtoa_r+0x58c>)
 800493a:	2200      	movs	r2, #0
 800493c:	f7fb fe6c 	bl	8000618 <__aeabi_dmul>
 8004940:	4b08      	ldr	r3, [pc, #32]	@ (8004964 <_dtoa_r+0x58c>)
 8004942:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004946:	2200      	movs	r2, #0
 8004948:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800494c:	f7fb fe64 	bl	8000618 <__aeabi_dmul>
 8004950:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004954:	e7c4      	b.n	80048e0 <_dtoa_r+0x508>
 8004956:	bf00      	nop
 8004958:	08006348 	.word	0x08006348
 800495c:	08006320 	.word	0x08006320
 8004960:	3ff00000 	.word	0x3ff00000
 8004964:	40240000 	.word	0x40240000
 8004968:	401c0000 	.word	0x401c0000
 800496c:	40140000 	.word	0x40140000
 8004970:	3fe00000 	.word	0x3fe00000
 8004974:	4631      	mov	r1, r6
 8004976:	4628      	mov	r0, r5
 8004978:	f7fb fe4e 	bl	8000618 <__aeabi_dmul>
 800497c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004980:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004982:	4656      	mov	r6, sl
 8004984:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004988:	f7fc f8f6 	bl	8000b78 <__aeabi_d2iz>
 800498c:	4605      	mov	r5, r0
 800498e:	f7fb fdd9 	bl	8000544 <__aeabi_i2d>
 8004992:	4602      	mov	r2, r0
 8004994:	460b      	mov	r3, r1
 8004996:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800499a:	f7fb fc85 	bl	80002a8 <__aeabi_dsub>
 800499e:	3530      	adds	r5, #48	@ 0x30
 80049a0:	f806 5b01 	strb.w	r5, [r6], #1
 80049a4:	4602      	mov	r2, r0
 80049a6:	460b      	mov	r3, r1
 80049a8:	42a6      	cmp	r6, r4
 80049aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80049ae:	f04f 0200 	mov.w	r2, #0
 80049b2:	d124      	bne.n	80049fe <_dtoa_r+0x626>
 80049b4:	4baf      	ldr	r3, [pc, #700]	@ (8004c74 <_dtoa_r+0x89c>)
 80049b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80049ba:	f7fb fc77 	bl	80002ac <__adddf3>
 80049be:	4602      	mov	r2, r0
 80049c0:	460b      	mov	r3, r1
 80049c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049c6:	f7fc f8b7 	bl	8000b38 <__aeabi_dcmpgt>
 80049ca:	2800      	cmp	r0, #0
 80049cc:	d163      	bne.n	8004a96 <_dtoa_r+0x6be>
 80049ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80049d2:	49a8      	ldr	r1, [pc, #672]	@ (8004c74 <_dtoa_r+0x89c>)
 80049d4:	2000      	movs	r0, #0
 80049d6:	f7fb fc67 	bl	80002a8 <__aeabi_dsub>
 80049da:	4602      	mov	r2, r0
 80049dc:	460b      	mov	r3, r1
 80049de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049e2:	f7fc f88b 	bl	8000afc <__aeabi_dcmplt>
 80049e6:	2800      	cmp	r0, #0
 80049e8:	f43f af14 	beq.w	8004814 <_dtoa_r+0x43c>
 80049ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80049ee:	1e73      	subs	r3, r6, #1
 80049f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80049f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80049f6:	2b30      	cmp	r3, #48	@ 0x30
 80049f8:	d0f8      	beq.n	80049ec <_dtoa_r+0x614>
 80049fa:	4647      	mov	r7, r8
 80049fc:	e03b      	b.n	8004a76 <_dtoa_r+0x69e>
 80049fe:	4b9e      	ldr	r3, [pc, #632]	@ (8004c78 <_dtoa_r+0x8a0>)
 8004a00:	f7fb fe0a 	bl	8000618 <__aeabi_dmul>
 8004a04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a08:	e7bc      	b.n	8004984 <_dtoa_r+0x5ac>
 8004a0a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004a0e:	4656      	mov	r6, sl
 8004a10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a14:	4620      	mov	r0, r4
 8004a16:	4629      	mov	r1, r5
 8004a18:	f7fb ff28 	bl	800086c <__aeabi_ddiv>
 8004a1c:	f7fc f8ac 	bl	8000b78 <__aeabi_d2iz>
 8004a20:	4680      	mov	r8, r0
 8004a22:	f7fb fd8f 	bl	8000544 <__aeabi_i2d>
 8004a26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a2a:	f7fb fdf5 	bl	8000618 <__aeabi_dmul>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	460b      	mov	r3, r1
 8004a32:	4620      	mov	r0, r4
 8004a34:	4629      	mov	r1, r5
 8004a36:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004a3a:	f7fb fc35 	bl	80002a8 <__aeabi_dsub>
 8004a3e:	f806 4b01 	strb.w	r4, [r6], #1
 8004a42:	9d03      	ldr	r5, [sp, #12]
 8004a44:	eba6 040a 	sub.w	r4, r6, sl
 8004a48:	42a5      	cmp	r5, r4
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	d133      	bne.n	8004ab8 <_dtoa_r+0x6e0>
 8004a50:	f7fb fc2c 	bl	80002ac <__adddf3>
 8004a54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a58:	4604      	mov	r4, r0
 8004a5a:	460d      	mov	r5, r1
 8004a5c:	f7fc f86c 	bl	8000b38 <__aeabi_dcmpgt>
 8004a60:	b9c0      	cbnz	r0, 8004a94 <_dtoa_r+0x6bc>
 8004a62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a66:	4620      	mov	r0, r4
 8004a68:	4629      	mov	r1, r5
 8004a6a:	f7fc f83d 	bl	8000ae8 <__aeabi_dcmpeq>
 8004a6e:	b110      	cbz	r0, 8004a76 <_dtoa_r+0x69e>
 8004a70:	f018 0f01 	tst.w	r8, #1
 8004a74:	d10e      	bne.n	8004a94 <_dtoa_r+0x6bc>
 8004a76:	9902      	ldr	r1, [sp, #8]
 8004a78:	4648      	mov	r0, r9
 8004a7a:	f000 fbbd 	bl	80051f8 <_Bfree>
 8004a7e:	2300      	movs	r3, #0
 8004a80:	7033      	strb	r3, [r6, #0]
 8004a82:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004a84:	3701      	adds	r7, #1
 8004a86:	601f      	str	r7, [r3, #0]
 8004a88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	f000 824b 	beq.w	8004f26 <_dtoa_r+0xb4e>
 8004a90:	601e      	str	r6, [r3, #0]
 8004a92:	e248      	b.n	8004f26 <_dtoa_r+0xb4e>
 8004a94:	46b8      	mov	r8, r7
 8004a96:	4633      	mov	r3, r6
 8004a98:	461e      	mov	r6, r3
 8004a9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a9e:	2a39      	cmp	r2, #57	@ 0x39
 8004aa0:	d106      	bne.n	8004ab0 <_dtoa_r+0x6d8>
 8004aa2:	459a      	cmp	sl, r3
 8004aa4:	d1f8      	bne.n	8004a98 <_dtoa_r+0x6c0>
 8004aa6:	2230      	movs	r2, #48	@ 0x30
 8004aa8:	f108 0801 	add.w	r8, r8, #1
 8004aac:	f88a 2000 	strb.w	r2, [sl]
 8004ab0:	781a      	ldrb	r2, [r3, #0]
 8004ab2:	3201      	adds	r2, #1
 8004ab4:	701a      	strb	r2, [r3, #0]
 8004ab6:	e7a0      	b.n	80049fa <_dtoa_r+0x622>
 8004ab8:	4b6f      	ldr	r3, [pc, #444]	@ (8004c78 <_dtoa_r+0x8a0>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	f7fb fdac 	bl	8000618 <__aeabi_dmul>
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	4604      	mov	r4, r0
 8004ac6:	460d      	mov	r5, r1
 8004ac8:	f7fc f80e 	bl	8000ae8 <__aeabi_dcmpeq>
 8004acc:	2800      	cmp	r0, #0
 8004ace:	d09f      	beq.n	8004a10 <_dtoa_r+0x638>
 8004ad0:	e7d1      	b.n	8004a76 <_dtoa_r+0x69e>
 8004ad2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ad4:	2a00      	cmp	r2, #0
 8004ad6:	f000 80ea 	beq.w	8004cae <_dtoa_r+0x8d6>
 8004ada:	9a07      	ldr	r2, [sp, #28]
 8004adc:	2a01      	cmp	r2, #1
 8004ade:	f300 80cd 	bgt.w	8004c7c <_dtoa_r+0x8a4>
 8004ae2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004ae4:	2a00      	cmp	r2, #0
 8004ae6:	f000 80c1 	beq.w	8004c6c <_dtoa_r+0x894>
 8004aea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004aee:	9c08      	ldr	r4, [sp, #32]
 8004af0:	9e00      	ldr	r6, [sp, #0]
 8004af2:	9a00      	ldr	r2, [sp, #0]
 8004af4:	441a      	add	r2, r3
 8004af6:	9200      	str	r2, [sp, #0]
 8004af8:	9a06      	ldr	r2, [sp, #24]
 8004afa:	2101      	movs	r1, #1
 8004afc:	441a      	add	r2, r3
 8004afe:	4648      	mov	r0, r9
 8004b00:	9206      	str	r2, [sp, #24]
 8004b02:	f000 fc2d 	bl	8005360 <__i2b>
 8004b06:	4605      	mov	r5, r0
 8004b08:	b166      	cbz	r6, 8004b24 <_dtoa_r+0x74c>
 8004b0a:	9b06      	ldr	r3, [sp, #24]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	dd09      	ble.n	8004b24 <_dtoa_r+0x74c>
 8004b10:	42b3      	cmp	r3, r6
 8004b12:	9a00      	ldr	r2, [sp, #0]
 8004b14:	bfa8      	it	ge
 8004b16:	4633      	movge	r3, r6
 8004b18:	1ad2      	subs	r2, r2, r3
 8004b1a:	9200      	str	r2, [sp, #0]
 8004b1c:	9a06      	ldr	r2, [sp, #24]
 8004b1e:	1af6      	subs	r6, r6, r3
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	9306      	str	r3, [sp, #24]
 8004b24:	9b08      	ldr	r3, [sp, #32]
 8004b26:	b30b      	cbz	r3, 8004b6c <_dtoa_r+0x794>
 8004b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f000 80c6 	beq.w	8004cbc <_dtoa_r+0x8e4>
 8004b30:	2c00      	cmp	r4, #0
 8004b32:	f000 80c0 	beq.w	8004cb6 <_dtoa_r+0x8de>
 8004b36:	4629      	mov	r1, r5
 8004b38:	4622      	mov	r2, r4
 8004b3a:	4648      	mov	r0, r9
 8004b3c:	f000 fcc8 	bl	80054d0 <__pow5mult>
 8004b40:	9a02      	ldr	r2, [sp, #8]
 8004b42:	4601      	mov	r1, r0
 8004b44:	4605      	mov	r5, r0
 8004b46:	4648      	mov	r0, r9
 8004b48:	f000 fc20 	bl	800538c <__multiply>
 8004b4c:	9902      	ldr	r1, [sp, #8]
 8004b4e:	4680      	mov	r8, r0
 8004b50:	4648      	mov	r0, r9
 8004b52:	f000 fb51 	bl	80051f8 <_Bfree>
 8004b56:	9b08      	ldr	r3, [sp, #32]
 8004b58:	1b1b      	subs	r3, r3, r4
 8004b5a:	9308      	str	r3, [sp, #32]
 8004b5c:	f000 80b1 	beq.w	8004cc2 <_dtoa_r+0x8ea>
 8004b60:	9a08      	ldr	r2, [sp, #32]
 8004b62:	4641      	mov	r1, r8
 8004b64:	4648      	mov	r0, r9
 8004b66:	f000 fcb3 	bl	80054d0 <__pow5mult>
 8004b6a:	9002      	str	r0, [sp, #8]
 8004b6c:	2101      	movs	r1, #1
 8004b6e:	4648      	mov	r0, r9
 8004b70:	f000 fbf6 	bl	8005360 <__i2b>
 8004b74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b76:	4604      	mov	r4, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 81d8 	beq.w	8004f2e <_dtoa_r+0xb56>
 8004b7e:	461a      	mov	r2, r3
 8004b80:	4601      	mov	r1, r0
 8004b82:	4648      	mov	r0, r9
 8004b84:	f000 fca4 	bl	80054d0 <__pow5mult>
 8004b88:	9b07      	ldr	r3, [sp, #28]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	4604      	mov	r4, r0
 8004b8e:	f300 809f 	bgt.w	8004cd0 <_dtoa_r+0x8f8>
 8004b92:	9b04      	ldr	r3, [sp, #16]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f040 8097 	bne.w	8004cc8 <_dtoa_r+0x8f0>
 8004b9a:	9b05      	ldr	r3, [sp, #20]
 8004b9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f040 8093 	bne.w	8004ccc <_dtoa_r+0x8f4>
 8004ba6:	9b05      	ldr	r3, [sp, #20]
 8004ba8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004bac:	0d1b      	lsrs	r3, r3, #20
 8004bae:	051b      	lsls	r3, r3, #20
 8004bb0:	b133      	cbz	r3, 8004bc0 <_dtoa_r+0x7e8>
 8004bb2:	9b00      	ldr	r3, [sp, #0]
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	9b06      	ldr	r3, [sp, #24]
 8004bba:	3301      	adds	r3, #1
 8004bbc:	9306      	str	r3, [sp, #24]
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	9308      	str	r3, [sp, #32]
 8004bc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	f000 81b8 	beq.w	8004f3a <_dtoa_r+0xb62>
 8004bca:	6923      	ldr	r3, [r4, #16]
 8004bcc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004bd0:	6918      	ldr	r0, [r3, #16]
 8004bd2:	f000 fb79 	bl	80052c8 <__hi0bits>
 8004bd6:	f1c0 0020 	rsb	r0, r0, #32
 8004bda:	9b06      	ldr	r3, [sp, #24]
 8004bdc:	4418      	add	r0, r3
 8004bde:	f010 001f 	ands.w	r0, r0, #31
 8004be2:	f000 8082 	beq.w	8004cea <_dtoa_r+0x912>
 8004be6:	f1c0 0320 	rsb	r3, r0, #32
 8004bea:	2b04      	cmp	r3, #4
 8004bec:	dd73      	ble.n	8004cd6 <_dtoa_r+0x8fe>
 8004bee:	9b00      	ldr	r3, [sp, #0]
 8004bf0:	f1c0 001c 	rsb	r0, r0, #28
 8004bf4:	4403      	add	r3, r0
 8004bf6:	9300      	str	r3, [sp, #0]
 8004bf8:	9b06      	ldr	r3, [sp, #24]
 8004bfa:	4403      	add	r3, r0
 8004bfc:	4406      	add	r6, r0
 8004bfe:	9306      	str	r3, [sp, #24]
 8004c00:	9b00      	ldr	r3, [sp, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	dd05      	ble.n	8004c12 <_dtoa_r+0x83a>
 8004c06:	9902      	ldr	r1, [sp, #8]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	4648      	mov	r0, r9
 8004c0c:	f000 fcba 	bl	8005584 <__lshift>
 8004c10:	9002      	str	r0, [sp, #8]
 8004c12:	9b06      	ldr	r3, [sp, #24]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	dd05      	ble.n	8004c24 <_dtoa_r+0x84c>
 8004c18:	4621      	mov	r1, r4
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	4648      	mov	r0, r9
 8004c1e:	f000 fcb1 	bl	8005584 <__lshift>
 8004c22:	4604      	mov	r4, r0
 8004c24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d061      	beq.n	8004cee <_dtoa_r+0x916>
 8004c2a:	9802      	ldr	r0, [sp, #8]
 8004c2c:	4621      	mov	r1, r4
 8004c2e:	f000 fd15 	bl	800565c <__mcmp>
 8004c32:	2800      	cmp	r0, #0
 8004c34:	da5b      	bge.n	8004cee <_dtoa_r+0x916>
 8004c36:	2300      	movs	r3, #0
 8004c38:	9902      	ldr	r1, [sp, #8]
 8004c3a:	220a      	movs	r2, #10
 8004c3c:	4648      	mov	r0, r9
 8004c3e:	f000 fafd 	bl	800523c <__multadd>
 8004c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c44:	9002      	str	r0, [sp, #8]
 8004c46:	f107 38ff 	add.w	r8, r7, #4294967295
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f000 8177 	beq.w	8004f3e <_dtoa_r+0xb66>
 8004c50:	4629      	mov	r1, r5
 8004c52:	2300      	movs	r3, #0
 8004c54:	220a      	movs	r2, #10
 8004c56:	4648      	mov	r0, r9
 8004c58:	f000 faf0 	bl	800523c <__multadd>
 8004c5c:	f1bb 0f00 	cmp.w	fp, #0
 8004c60:	4605      	mov	r5, r0
 8004c62:	dc6f      	bgt.n	8004d44 <_dtoa_r+0x96c>
 8004c64:	9b07      	ldr	r3, [sp, #28]
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	dc49      	bgt.n	8004cfe <_dtoa_r+0x926>
 8004c6a:	e06b      	b.n	8004d44 <_dtoa_r+0x96c>
 8004c6c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004c6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004c72:	e73c      	b.n	8004aee <_dtoa_r+0x716>
 8004c74:	3fe00000 	.word	0x3fe00000
 8004c78:	40240000 	.word	0x40240000
 8004c7c:	9b03      	ldr	r3, [sp, #12]
 8004c7e:	1e5c      	subs	r4, r3, #1
 8004c80:	9b08      	ldr	r3, [sp, #32]
 8004c82:	42a3      	cmp	r3, r4
 8004c84:	db09      	blt.n	8004c9a <_dtoa_r+0x8c2>
 8004c86:	1b1c      	subs	r4, r3, r4
 8004c88:	9b03      	ldr	r3, [sp, #12]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	f6bf af30 	bge.w	8004af0 <_dtoa_r+0x718>
 8004c90:	9b00      	ldr	r3, [sp, #0]
 8004c92:	9a03      	ldr	r2, [sp, #12]
 8004c94:	1a9e      	subs	r6, r3, r2
 8004c96:	2300      	movs	r3, #0
 8004c98:	e72b      	b.n	8004af2 <_dtoa_r+0x71a>
 8004c9a:	9b08      	ldr	r3, [sp, #32]
 8004c9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004c9e:	9408      	str	r4, [sp, #32]
 8004ca0:	1ae3      	subs	r3, r4, r3
 8004ca2:	441a      	add	r2, r3
 8004ca4:	9e00      	ldr	r6, [sp, #0]
 8004ca6:	9b03      	ldr	r3, [sp, #12]
 8004ca8:	920d      	str	r2, [sp, #52]	@ 0x34
 8004caa:	2400      	movs	r4, #0
 8004cac:	e721      	b.n	8004af2 <_dtoa_r+0x71a>
 8004cae:	9c08      	ldr	r4, [sp, #32]
 8004cb0:	9e00      	ldr	r6, [sp, #0]
 8004cb2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004cb4:	e728      	b.n	8004b08 <_dtoa_r+0x730>
 8004cb6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004cba:	e751      	b.n	8004b60 <_dtoa_r+0x788>
 8004cbc:	9a08      	ldr	r2, [sp, #32]
 8004cbe:	9902      	ldr	r1, [sp, #8]
 8004cc0:	e750      	b.n	8004b64 <_dtoa_r+0x78c>
 8004cc2:	f8cd 8008 	str.w	r8, [sp, #8]
 8004cc6:	e751      	b.n	8004b6c <_dtoa_r+0x794>
 8004cc8:	2300      	movs	r3, #0
 8004cca:	e779      	b.n	8004bc0 <_dtoa_r+0x7e8>
 8004ccc:	9b04      	ldr	r3, [sp, #16]
 8004cce:	e777      	b.n	8004bc0 <_dtoa_r+0x7e8>
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	9308      	str	r3, [sp, #32]
 8004cd4:	e779      	b.n	8004bca <_dtoa_r+0x7f2>
 8004cd6:	d093      	beq.n	8004c00 <_dtoa_r+0x828>
 8004cd8:	9a00      	ldr	r2, [sp, #0]
 8004cda:	331c      	adds	r3, #28
 8004cdc:	441a      	add	r2, r3
 8004cde:	9200      	str	r2, [sp, #0]
 8004ce0:	9a06      	ldr	r2, [sp, #24]
 8004ce2:	441a      	add	r2, r3
 8004ce4:	441e      	add	r6, r3
 8004ce6:	9206      	str	r2, [sp, #24]
 8004ce8:	e78a      	b.n	8004c00 <_dtoa_r+0x828>
 8004cea:	4603      	mov	r3, r0
 8004cec:	e7f4      	b.n	8004cd8 <_dtoa_r+0x900>
 8004cee:	9b03      	ldr	r3, [sp, #12]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	46b8      	mov	r8, r7
 8004cf4:	dc20      	bgt.n	8004d38 <_dtoa_r+0x960>
 8004cf6:	469b      	mov	fp, r3
 8004cf8:	9b07      	ldr	r3, [sp, #28]
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	dd1e      	ble.n	8004d3c <_dtoa_r+0x964>
 8004cfe:	f1bb 0f00 	cmp.w	fp, #0
 8004d02:	f47f adb1 	bne.w	8004868 <_dtoa_r+0x490>
 8004d06:	4621      	mov	r1, r4
 8004d08:	465b      	mov	r3, fp
 8004d0a:	2205      	movs	r2, #5
 8004d0c:	4648      	mov	r0, r9
 8004d0e:	f000 fa95 	bl	800523c <__multadd>
 8004d12:	4601      	mov	r1, r0
 8004d14:	4604      	mov	r4, r0
 8004d16:	9802      	ldr	r0, [sp, #8]
 8004d18:	f000 fca0 	bl	800565c <__mcmp>
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	f77f ada3 	ble.w	8004868 <_dtoa_r+0x490>
 8004d22:	4656      	mov	r6, sl
 8004d24:	2331      	movs	r3, #49	@ 0x31
 8004d26:	f806 3b01 	strb.w	r3, [r6], #1
 8004d2a:	f108 0801 	add.w	r8, r8, #1
 8004d2e:	e59f      	b.n	8004870 <_dtoa_r+0x498>
 8004d30:	9c03      	ldr	r4, [sp, #12]
 8004d32:	46b8      	mov	r8, r7
 8004d34:	4625      	mov	r5, r4
 8004d36:	e7f4      	b.n	8004d22 <_dtoa_r+0x94a>
 8004d38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004d3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	f000 8101 	beq.w	8004f46 <_dtoa_r+0xb6e>
 8004d44:	2e00      	cmp	r6, #0
 8004d46:	dd05      	ble.n	8004d54 <_dtoa_r+0x97c>
 8004d48:	4629      	mov	r1, r5
 8004d4a:	4632      	mov	r2, r6
 8004d4c:	4648      	mov	r0, r9
 8004d4e:	f000 fc19 	bl	8005584 <__lshift>
 8004d52:	4605      	mov	r5, r0
 8004d54:	9b08      	ldr	r3, [sp, #32]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d05c      	beq.n	8004e14 <_dtoa_r+0xa3c>
 8004d5a:	6869      	ldr	r1, [r5, #4]
 8004d5c:	4648      	mov	r0, r9
 8004d5e:	f000 fa0b 	bl	8005178 <_Balloc>
 8004d62:	4606      	mov	r6, r0
 8004d64:	b928      	cbnz	r0, 8004d72 <_dtoa_r+0x99a>
 8004d66:	4b82      	ldr	r3, [pc, #520]	@ (8004f70 <_dtoa_r+0xb98>)
 8004d68:	4602      	mov	r2, r0
 8004d6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004d6e:	f7ff bb4a 	b.w	8004406 <_dtoa_r+0x2e>
 8004d72:	692a      	ldr	r2, [r5, #16]
 8004d74:	3202      	adds	r2, #2
 8004d76:	0092      	lsls	r2, r2, #2
 8004d78:	f105 010c 	add.w	r1, r5, #12
 8004d7c:	300c      	adds	r0, #12
 8004d7e:	f001 f809 	bl	8005d94 <memcpy>
 8004d82:	2201      	movs	r2, #1
 8004d84:	4631      	mov	r1, r6
 8004d86:	4648      	mov	r0, r9
 8004d88:	f000 fbfc 	bl	8005584 <__lshift>
 8004d8c:	f10a 0301 	add.w	r3, sl, #1
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	eb0a 030b 	add.w	r3, sl, fp
 8004d96:	9308      	str	r3, [sp, #32]
 8004d98:	9b04      	ldr	r3, [sp, #16]
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	462f      	mov	r7, r5
 8004da0:	9306      	str	r3, [sp, #24]
 8004da2:	4605      	mov	r5, r0
 8004da4:	9b00      	ldr	r3, [sp, #0]
 8004da6:	9802      	ldr	r0, [sp, #8]
 8004da8:	4621      	mov	r1, r4
 8004daa:	f103 3bff 	add.w	fp, r3, #4294967295
 8004dae:	f7ff fa8b 	bl	80042c8 <quorem>
 8004db2:	4603      	mov	r3, r0
 8004db4:	3330      	adds	r3, #48	@ 0x30
 8004db6:	9003      	str	r0, [sp, #12]
 8004db8:	4639      	mov	r1, r7
 8004dba:	9802      	ldr	r0, [sp, #8]
 8004dbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dbe:	f000 fc4d 	bl	800565c <__mcmp>
 8004dc2:	462a      	mov	r2, r5
 8004dc4:	9004      	str	r0, [sp, #16]
 8004dc6:	4621      	mov	r1, r4
 8004dc8:	4648      	mov	r0, r9
 8004dca:	f000 fc63 	bl	8005694 <__mdiff>
 8004dce:	68c2      	ldr	r2, [r0, #12]
 8004dd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dd2:	4606      	mov	r6, r0
 8004dd4:	bb02      	cbnz	r2, 8004e18 <_dtoa_r+0xa40>
 8004dd6:	4601      	mov	r1, r0
 8004dd8:	9802      	ldr	r0, [sp, #8]
 8004dda:	f000 fc3f 	bl	800565c <__mcmp>
 8004dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004de0:	4602      	mov	r2, r0
 8004de2:	4631      	mov	r1, r6
 8004de4:	4648      	mov	r0, r9
 8004de6:	920c      	str	r2, [sp, #48]	@ 0x30
 8004de8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dea:	f000 fa05 	bl	80051f8 <_Bfree>
 8004dee:	9b07      	ldr	r3, [sp, #28]
 8004df0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004df2:	9e00      	ldr	r6, [sp, #0]
 8004df4:	ea42 0103 	orr.w	r1, r2, r3
 8004df8:	9b06      	ldr	r3, [sp, #24]
 8004dfa:	4319      	orrs	r1, r3
 8004dfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dfe:	d10d      	bne.n	8004e1c <_dtoa_r+0xa44>
 8004e00:	2b39      	cmp	r3, #57	@ 0x39
 8004e02:	d027      	beq.n	8004e54 <_dtoa_r+0xa7c>
 8004e04:	9a04      	ldr	r2, [sp, #16]
 8004e06:	2a00      	cmp	r2, #0
 8004e08:	dd01      	ble.n	8004e0e <_dtoa_r+0xa36>
 8004e0a:	9b03      	ldr	r3, [sp, #12]
 8004e0c:	3331      	adds	r3, #49	@ 0x31
 8004e0e:	f88b 3000 	strb.w	r3, [fp]
 8004e12:	e52e      	b.n	8004872 <_dtoa_r+0x49a>
 8004e14:	4628      	mov	r0, r5
 8004e16:	e7b9      	b.n	8004d8c <_dtoa_r+0x9b4>
 8004e18:	2201      	movs	r2, #1
 8004e1a:	e7e2      	b.n	8004de2 <_dtoa_r+0xa0a>
 8004e1c:	9904      	ldr	r1, [sp, #16]
 8004e1e:	2900      	cmp	r1, #0
 8004e20:	db04      	blt.n	8004e2c <_dtoa_r+0xa54>
 8004e22:	9807      	ldr	r0, [sp, #28]
 8004e24:	4301      	orrs	r1, r0
 8004e26:	9806      	ldr	r0, [sp, #24]
 8004e28:	4301      	orrs	r1, r0
 8004e2a:	d120      	bne.n	8004e6e <_dtoa_r+0xa96>
 8004e2c:	2a00      	cmp	r2, #0
 8004e2e:	ddee      	ble.n	8004e0e <_dtoa_r+0xa36>
 8004e30:	9902      	ldr	r1, [sp, #8]
 8004e32:	9300      	str	r3, [sp, #0]
 8004e34:	2201      	movs	r2, #1
 8004e36:	4648      	mov	r0, r9
 8004e38:	f000 fba4 	bl	8005584 <__lshift>
 8004e3c:	4621      	mov	r1, r4
 8004e3e:	9002      	str	r0, [sp, #8]
 8004e40:	f000 fc0c 	bl	800565c <__mcmp>
 8004e44:	2800      	cmp	r0, #0
 8004e46:	9b00      	ldr	r3, [sp, #0]
 8004e48:	dc02      	bgt.n	8004e50 <_dtoa_r+0xa78>
 8004e4a:	d1e0      	bne.n	8004e0e <_dtoa_r+0xa36>
 8004e4c:	07da      	lsls	r2, r3, #31
 8004e4e:	d5de      	bpl.n	8004e0e <_dtoa_r+0xa36>
 8004e50:	2b39      	cmp	r3, #57	@ 0x39
 8004e52:	d1da      	bne.n	8004e0a <_dtoa_r+0xa32>
 8004e54:	2339      	movs	r3, #57	@ 0x39
 8004e56:	f88b 3000 	strb.w	r3, [fp]
 8004e5a:	4633      	mov	r3, r6
 8004e5c:	461e      	mov	r6, r3
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004e64:	2a39      	cmp	r2, #57	@ 0x39
 8004e66:	d04e      	beq.n	8004f06 <_dtoa_r+0xb2e>
 8004e68:	3201      	adds	r2, #1
 8004e6a:	701a      	strb	r2, [r3, #0]
 8004e6c:	e501      	b.n	8004872 <_dtoa_r+0x49a>
 8004e6e:	2a00      	cmp	r2, #0
 8004e70:	dd03      	ble.n	8004e7a <_dtoa_r+0xaa2>
 8004e72:	2b39      	cmp	r3, #57	@ 0x39
 8004e74:	d0ee      	beq.n	8004e54 <_dtoa_r+0xa7c>
 8004e76:	3301      	adds	r3, #1
 8004e78:	e7c9      	b.n	8004e0e <_dtoa_r+0xa36>
 8004e7a:	9a00      	ldr	r2, [sp, #0]
 8004e7c:	9908      	ldr	r1, [sp, #32]
 8004e7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004e82:	428a      	cmp	r2, r1
 8004e84:	d028      	beq.n	8004ed8 <_dtoa_r+0xb00>
 8004e86:	9902      	ldr	r1, [sp, #8]
 8004e88:	2300      	movs	r3, #0
 8004e8a:	220a      	movs	r2, #10
 8004e8c:	4648      	mov	r0, r9
 8004e8e:	f000 f9d5 	bl	800523c <__multadd>
 8004e92:	42af      	cmp	r7, r5
 8004e94:	9002      	str	r0, [sp, #8]
 8004e96:	f04f 0300 	mov.w	r3, #0
 8004e9a:	f04f 020a 	mov.w	r2, #10
 8004e9e:	4639      	mov	r1, r7
 8004ea0:	4648      	mov	r0, r9
 8004ea2:	d107      	bne.n	8004eb4 <_dtoa_r+0xadc>
 8004ea4:	f000 f9ca 	bl	800523c <__multadd>
 8004ea8:	4607      	mov	r7, r0
 8004eaa:	4605      	mov	r5, r0
 8004eac:	9b00      	ldr	r3, [sp, #0]
 8004eae:	3301      	adds	r3, #1
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	e777      	b.n	8004da4 <_dtoa_r+0x9cc>
 8004eb4:	f000 f9c2 	bl	800523c <__multadd>
 8004eb8:	4629      	mov	r1, r5
 8004eba:	4607      	mov	r7, r0
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	220a      	movs	r2, #10
 8004ec0:	4648      	mov	r0, r9
 8004ec2:	f000 f9bb 	bl	800523c <__multadd>
 8004ec6:	4605      	mov	r5, r0
 8004ec8:	e7f0      	b.n	8004eac <_dtoa_r+0xad4>
 8004eca:	f1bb 0f00 	cmp.w	fp, #0
 8004ece:	bfcc      	ite	gt
 8004ed0:	465e      	movgt	r6, fp
 8004ed2:	2601      	movle	r6, #1
 8004ed4:	4456      	add	r6, sl
 8004ed6:	2700      	movs	r7, #0
 8004ed8:	9902      	ldr	r1, [sp, #8]
 8004eda:	9300      	str	r3, [sp, #0]
 8004edc:	2201      	movs	r2, #1
 8004ede:	4648      	mov	r0, r9
 8004ee0:	f000 fb50 	bl	8005584 <__lshift>
 8004ee4:	4621      	mov	r1, r4
 8004ee6:	9002      	str	r0, [sp, #8]
 8004ee8:	f000 fbb8 	bl	800565c <__mcmp>
 8004eec:	2800      	cmp	r0, #0
 8004eee:	dcb4      	bgt.n	8004e5a <_dtoa_r+0xa82>
 8004ef0:	d102      	bne.n	8004ef8 <_dtoa_r+0xb20>
 8004ef2:	9b00      	ldr	r3, [sp, #0]
 8004ef4:	07db      	lsls	r3, r3, #31
 8004ef6:	d4b0      	bmi.n	8004e5a <_dtoa_r+0xa82>
 8004ef8:	4633      	mov	r3, r6
 8004efa:	461e      	mov	r6, r3
 8004efc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f00:	2a30      	cmp	r2, #48	@ 0x30
 8004f02:	d0fa      	beq.n	8004efa <_dtoa_r+0xb22>
 8004f04:	e4b5      	b.n	8004872 <_dtoa_r+0x49a>
 8004f06:	459a      	cmp	sl, r3
 8004f08:	d1a8      	bne.n	8004e5c <_dtoa_r+0xa84>
 8004f0a:	2331      	movs	r3, #49	@ 0x31
 8004f0c:	f108 0801 	add.w	r8, r8, #1
 8004f10:	f88a 3000 	strb.w	r3, [sl]
 8004f14:	e4ad      	b.n	8004872 <_dtoa_r+0x49a>
 8004f16:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004f18:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8004f74 <_dtoa_r+0xb9c>
 8004f1c:	b11b      	cbz	r3, 8004f26 <_dtoa_r+0xb4e>
 8004f1e:	f10a 0308 	add.w	r3, sl, #8
 8004f22:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004f24:	6013      	str	r3, [r2, #0]
 8004f26:	4650      	mov	r0, sl
 8004f28:	b017      	add	sp, #92	@ 0x5c
 8004f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f2e:	9b07      	ldr	r3, [sp, #28]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	f77f ae2e 	ble.w	8004b92 <_dtoa_r+0x7ba>
 8004f36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f38:	9308      	str	r3, [sp, #32]
 8004f3a:	2001      	movs	r0, #1
 8004f3c:	e64d      	b.n	8004bda <_dtoa_r+0x802>
 8004f3e:	f1bb 0f00 	cmp.w	fp, #0
 8004f42:	f77f aed9 	ble.w	8004cf8 <_dtoa_r+0x920>
 8004f46:	4656      	mov	r6, sl
 8004f48:	9802      	ldr	r0, [sp, #8]
 8004f4a:	4621      	mov	r1, r4
 8004f4c:	f7ff f9bc 	bl	80042c8 <quorem>
 8004f50:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004f54:	f806 3b01 	strb.w	r3, [r6], #1
 8004f58:	eba6 020a 	sub.w	r2, r6, sl
 8004f5c:	4593      	cmp	fp, r2
 8004f5e:	ddb4      	ble.n	8004eca <_dtoa_r+0xaf2>
 8004f60:	9902      	ldr	r1, [sp, #8]
 8004f62:	2300      	movs	r3, #0
 8004f64:	220a      	movs	r2, #10
 8004f66:	4648      	mov	r0, r9
 8004f68:	f000 f968 	bl	800523c <__multadd>
 8004f6c:	9002      	str	r0, [sp, #8]
 8004f6e:	e7eb      	b.n	8004f48 <_dtoa_r+0xb70>
 8004f70:	08006288 	.word	0x08006288
 8004f74:	08006223 	.word	0x08006223

08004f78 <_free_r>:
 8004f78:	b538      	push	{r3, r4, r5, lr}
 8004f7a:	4605      	mov	r5, r0
 8004f7c:	2900      	cmp	r1, #0
 8004f7e:	d041      	beq.n	8005004 <_free_r+0x8c>
 8004f80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f84:	1f0c      	subs	r4, r1, #4
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	bfb8      	it	lt
 8004f8a:	18e4      	addlt	r4, r4, r3
 8004f8c:	f000 f8e8 	bl	8005160 <__malloc_lock>
 8004f90:	4a1d      	ldr	r2, [pc, #116]	@ (8005008 <_free_r+0x90>)
 8004f92:	6813      	ldr	r3, [r2, #0]
 8004f94:	b933      	cbnz	r3, 8004fa4 <_free_r+0x2c>
 8004f96:	6063      	str	r3, [r4, #4]
 8004f98:	6014      	str	r4, [r2, #0]
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fa0:	f000 b8e4 	b.w	800516c <__malloc_unlock>
 8004fa4:	42a3      	cmp	r3, r4
 8004fa6:	d908      	bls.n	8004fba <_free_r+0x42>
 8004fa8:	6820      	ldr	r0, [r4, #0]
 8004faa:	1821      	adds	r1, r4, r0
 8004fac:	428b      	cmp	r3, r1
 8004fae:	bf01      	itttt	eq
 8004fb0:	6819      	ldreq	r1, [r3, #0]
 8004fb2:	685b      	ldreq	r3, [r3, #4]
 8004fb4:	1809      	addeq	r1, r1, r0
 8004fb6:	6021      	streq	r1, [r4, #0]
 8004fb8:	e7ed      	b.n	8004f96 <_free_r+0x1e>
 8004fba:	461a      	mov	r2, r3
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	b10b      	cbz	r3, 8004fc4 <_free_r+0x4c>
 8004fc0:	42a3      	cmp	r3, r4
 8004fc2:	d9fa      	bls.n	8004fba <_free_r+0x42>
 8004fc4:	6811      	ldr	r1, [r2, #0]
 8004fc6:	1850      	adds	r0, r2, r1
 8004fc8:	42a0      	cmp	r0, r4
 8004fca:	d10b      	bne.n	8004fe4 <_free_r+0x6c>
 8004fcc:	6820      	ldr	r0, [r4, #0]
 8004fce:	4401      	add	r1, r0
 8004fd0:	1850      	adds	r0, r2, r1
 8004fd2:	4283      	cmp	r3, r0
 8004fd4:	6011      	str	r1, [r2, #0]
 8004fd6:	d1e0      	bne.n	8004f9a <_free_r+0x22>
 8004fd8:	6818      	ldr	r0, [r3, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	6053      	str	r3, [r2, #4]
 8004fde:	4408      	add	r0, r1
 8004fe0:	6010      	str	r0, [r2, #0]
 8004fe2:	e7da      	b.n	8004f9a <_free_r+0x22>
 8004fe4:	d902      	bls.n	8004fec <_free_r+0x74>
 8004fe6:	230c      	movs	r3, #12
 8004fe8:	602b      	str	r3, [r5, #0]
 8004fea:	e7d6      	b.n	8004f9a <_free_r+0x22>
 8004fec:	6820      	ldr	r0, [r4, #0]
 8004fee:	1821      	adds	r1, r4, r0
 8004ff0:	428b      	cmp	r3, r1
 8004ff2:	bf04      	itt	eq
 8004ff4:	6819      	ldreq	r1, [r3, #0]
 8004ff6:	685b      	ldreq	r3, [r3, #4]
 8004ff8:	6063      	str	r3, [r4, #4]
 8004ffa:	bf04      	itt	eq
 8004ffc:	1809      	addeq	r1, r1, r0
 8004ffe:	6021      	streq	r1, [r4, #0]
 8005000:	6054      	str	r4, [r2, #4]
 8005002:	e7ca      	b.n	8004f9a <_free_r+0x22>
 8005004:	bd38      	pop	{r3, r4, r5, pc}
 8005006:	bf00      	nop
 8005008:	20004210 	.word	0x20004210

0800500c <malloc>:
 800500c:	4b02      	ldr	r3, [pc, #8]	@ (8005018 <malloc+0xc>)
 800500e:	4601      	mov	r1, r0
 8005010:	6818      	ldr	r0, [r3, #0]
 8005012:	f000 b825 	b.w	8005060 <_malloc_r>
 8005016:	bf00      	nop
 8005018:	20000018 	.word	0x20000018

0800501c <sbrk_aligned>:
 800501c:	b570      	push	{r4, r5, r6, lr}
 800501e:	4e0f      	ldr	r6, [pc, #60]	@ (800505c <sbrk_aligned+0x40>)
 8005020:	460c      	mov	r4, r1
 8005022:	6831      	ldr	r1, [r6, #0]
 8005024:	4605      	mov	r5, r0
 8005026:	b911      	cbnz	r1, 800502e <sbrk_aligned+0x12>
 8005028:	f000 fea4 	bl	8005d74 <_sbrk_r>
 800502c:	6030      	str	r0, [r6, #0]
 800502e:	4621      	mov	r1, r4
 8005030:	4628      	mov	r0, r5
 8005032:	f000 fe9f 	bl	8005d74 <_sbrk_r>
 8005036:	1c43      	adds	r3, r0, #1
 8005038:	d103      	bne.n	8005042 <sbrk_aligned+0x26>
 800503a:	f04f 34ff 	mov.w	r4, #4294967295
 800503e:	4620      	mov	r0, r4
 8005040:	bd70      	pop	{r4, r5, r6, pc}
 8005042:	1cc4      	adds	r4, r0, #3
 8005044:	f024 0403 	bic.w	r4, r4, #3
 8005048:	42a0      	cmp	r0, r4
 800504a:	d0f8      	beq.n	800503e <sbrk_aligned+0x22>
 800504c:	1a21      	subs	r1, r4, r0
 800504e:	4628      	mov	r0, r5
 8005050:	f000 fe90 	bl	8005d74 <_sbrk_r>
 8005054:	3001      	adds	r0, #1
 8005056:	d1f2      	bne.n	800503e <sbrk_aligned+0x22>
 8005058:	e7ef      	b.n	800503a <sbrk_aligned+0x1e>
 800505a:	bf00      	nop
 800505c:	2000420c 	.word	0x2000420c

08005060 <_malloc_r>:
 8005060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005064:	1ccd      	adds	r5, r1, #3
 8005066:	f025 0503 	bic.w	r5, r5, #3
 800506a:	3508      	adds	r5, #8
 800506c:	2d0c      	cmp	r5, #12
 800506e:	bf38      	it	cc
 8005070:	250c      	movcc	r5, #12
 8005072:	2d00      	cmp	r5, #0
 8005074:	4606      	mov	r6, r0
 8005076:	db01      	blt.n	800507c <_malloc_r+0x1c>
 8005078:	42a9      	cmp	r1, r5
 800507a:	d904      	bls.n	8005086 <_malloc_r+0x26>
 800507c:	230c      	movs	r3, #12
 800507e:	6033      	str	r3, [r6, #0]
 8005080:	2000      	movs	r0, #0
 8005082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005086:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800515c <_malloc_r+0xfc>
 800508a:	f000 f869 	bl	8005160 <__malloc_lock>
 800508e:	f8d8 3000 	ldr.w	r3, [r8]
 8005092:	461c      	mov	r4, r3
 8005094:	bb44      	cbnz	r4, 80050e8 <_malloc_r+0x88>
 8005096:	4629      	mov	r1, r5
 8005098:	4630      	mov	r0, r6
 800509a:	f7ff ffbf 	bl	800501c <sbrk_aligned>
 800509e:	1c43      	adds	r3, r0, #1
 80050a0:	4604      	mov	r4, r0
 80050a2:	d158      	bne.n	8005156 <_malloc_r+0xf6>
 80050a4:	f8d8 4000 	ldr.w	r4, [r8]
 80050a8:	4627      	mov	r7, r4
 80050aa:	2f00      	cmp	r7, #0
 80050ac:	d143      	bne.n	8005136 <_malloc_r+0xd6>
 80050ae:	2c00      	cmp	r4, #0
 80050b0:	d04b      	beq.n	800514a <_malloc_r+0xea>
 80050b2:	6823      	ldr	r3, [r4, #0]
 80050b4:	4639      	mov	r1, r7
 80050b6:	4630      	mov	r0, r6
 80050b8:	eb04 0903 	add.w	r9, r4, r3
 80050bc:	f000 fe5a 	bl	8005d74 <_sbrk_r>
 80050c0:	4581      	cmp	r9, r0
 80050c2:	d142      	bne.n	800514a <_malloc_r+0xea>
 80050c4:	6821      	ldr	r1, [r4, #0]
 80050c6:	1a6d      	subs	r5, r5, r1
 80050c8:	4629      	mov	r1, r5
 80050ca:	4630      	mov	r0, r6
 80050cc:	f7ff ffa6 	bl	800501c <sbrk_aligned>
 80050d0:	3001      	adds	r0, #1
 80050d2:	d03a      	beq.n	800514a <_malloc_r+0xea>
 80050d4:	6823      	ldr	r3, [r4, #0]
 80050d6:	442b      	add	r3, r5
 80050d8:	6023      	str	r3, [r4, #0]
 80050da:	f8d8 3000 	ldr.w	r3, [r8]
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	bb62      	cbnz	r2, 800513c <_malloc_r+0xdc>
 80050e2:	f8c8 7000 	str.w	r7, [r8]
 80050e6:	e00f      	b.n	8005108 <_malloc_r+0xa8>
 80050e8:	6822      	ldr	r2, [r4, #0]
 80050ea:	1b52      	subs	r2, r2, r5
 80050ec:	d420      	bmi.n	8005130 <_malloc_r+0xd0>
 80050ee:	2a0b      	cmp	r2, #11
 80050f0:	d917      	bls.n	8005122 <_malloc_r+0xc2>
 80050f2:	1961      	adds	r1, r4, r5
 80050f4:	42a3      	cmp	r3, r4
 80050f6:	6025      	str	r5, [r4, #0]
 80050f8:	bf18      	it	ne
 80050fa:	6059      	strne	r1, [r3, #4]
 80050fc:	6863      	ldr	r3, [r4, #4]
 80050fe:	bf08      	it	eq
 8005100:	f8c8 1000 	streq.w	r1, [r8]
 8005104:	5162      	str	r2, [r4, r5]
 8005106:	604b      	str	r3, [r1, #4]
 8005108:	4630      	mov	r0, r6
 800510a:	f000 f82f 	bl	800516c <__malloc_unlock>
 800510e:	f104 000b 	add.w	r0, r4, #11
 8005112:	1d23      	adds	r3, r4, #4
 8005114:	f020 0007 	bic.w	r0, r0, #7
 8005118:	1ac2      	subs	r2, r0, r3
 800511a:	bf1c      	itt	ne
 800511c:	1a1b      	subne	r3, r3, r0
 800511e:	50a3      	strne	r3, [r4, r2]
 8005120:	e7af      	b.n	8005082 <_malloc_r+0x22>
 8005122:	6862      	ldr	r2, [r4, #4]
 8005124:	42a3      	cmp	r3, r4
 8005126:	bf0c      	ite	eq
 8005128:	f8c8 2000 	streq.w	r2, [r8]
 800512c:	605a      	strne	r2, [r3, #4]
 800512e:	e7eb      	b.n	8005108 <_malloc_r+0xa8>
 8005130:	4623      	mov	r3, r4
 8005132:	6864      	ldr	r4, [r4, #4]
 8005134:	e7ae      	b.n	8005094 <_malloc_r+0x34>
 8005136:	463c      	mov	r4, r7
 8005138:	687f      	ldr	r7, [r7, #4]
 800513a:	e7b6      	b.n	80050aa <_malloc_r+0x4a>
 800513c:	461a      	mov	r2, r3
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	42a3      	cmp	r3, r4
 8005142:	d1fb      	bne.n	800513c <_malloc_r+0xdc>
 8005144:	2300      	movs	r3, #0
 8005146:	6053      	str	r3, [r2, #4]
 8005148:	e7de      	b.n	8005108 <_malloc_r+0xa8>
 800514a:	230c      	movs	r3, #12
 800514c:	6033      	str	r3, [r6, #0]
 800514e:	4630      	mov	r0, r6
 8005150:	f000 f80c 	bl	800516c <__malloc_unlock>
 8005154:	e794      	b.n	8005080 <_malloc_r+0x20>
 8005156:	6005      	str	r5, [r0, #0]
 8005158:	e7d6      	b.n	8005108 <_malloc_r+0xa8>
 800515a:	bf00      	nop
 800515c:	20004210 	.word	0x20004210

08005160 <__malloc_lock>:
 8005160:	4801      	ldr	r0, [pc, #4]	@ (8005168 <__malloc_lock+0x8>)
 8005162:	f7ff b890 	b.w	8004286 <__retarget_lock_acquire_recursive>
 8005166:	bf00      	nop
 8005168:	20004208 	.word	0x20004208

0800516c <__malloc_unlock>:
 800516c:	4801      	ldr	r0, [pc, #4]	@ (8005174 <__malloc_unlock+0x8>)
 800516e:	f7ff b88b 	b.w	8004288 <__retarget_lock_release_recursive>
 8005172:	bf00      	nop
 8005174:	20004208 	.word	0x20004208

08005178 <_Balloc>:
 8005178:	b570      	push	{r4, r5, r6, lr}
 800517a:	69c6      	ldr	r6, [r0, #28]
 800517c:	4604      	mov	r4, r0
 800517e:	460d      	mov	r5, r1
 8005180:	b976      	cbnz	r6, 80051a0 <_Balloc+0x28>
 8005182:	2010      	movs	r0, #16
 8005184:	f7ff ff42 	bl	800500c <malloc>
 8005188:	4602      	mov	r2, r0
 800518a:	61e0      	str	r0, [r4, #28]
 800518c:	b920      	cbnz	r0, 8005198 <_Balloc+0x20>
 800518e:	4b18      	ldr	r3, [pc, #96]	@ (80051f0 <_Balloc+0x78>)
 8005190:	4818      	ldr	r0, [pc, #96]	@ (80051f4 <_Balloc+0x7c>)
 8005192:	216b      	movs	r1, #107	@ 0x6b
 8005194:	f7ff f87a 	bl	800428c <__assert_func>
 8005198:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800519c:	6006      	str	r6, [r0, #0]
 800519e:	60c6      	str	r6, [r0, #12]
 80051a0:	69e6      	ldr	r6, [r4, #28]
 80051a2:	68f3      	ldr	r3, [r6, #12]
 80051a4:	b183      	cbz	r3, 80051c8 <_Balloc+0x50>
 80051a6:	69e3      	ldr	r3, [r4, #28]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80051ae:	b9b8      	cbnz	r0, 80051e0 <_Balloc+0x68>
 80051b0:	2101      	movs	r1, #1
 80051b2:	fa01 f605 	lsl.w	r6, r1, r5
 80051b6:	1d72      	adds	r2, r6, #5
 80051b8:	0092      	lsls	r2, r2, #2
 80051ba:	4620      	mov	r0, r4
 80051bc:	f000 fdff 	bl	8005dbe <_calloc_r>
 80051c0:	b160      	cbz	r0, 80051dc <_Balloc+0x64>
 80051c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80051c6:	e00e      	b.n	80051e6 <_Balloc+0x6e>
 80051c8:	2221      	movs	r2, #33	@ 0x21
 80051ca:	2104      	movs	r1, #4
 80051cc:	4620      	mov	r0, r4
 80051ce:	f000 fdf6 	bl	8005dbe <_calloc_r>
 80051d2:	69e3      	ldr	r3, [r4, #28]
 80051d4:	60f0      	str	r0, [r6, #12]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1e4      	bne.n	80051a6 <_Balloc+0x2e>
 80051dc:	2000      	movs	r0, #0
 80051de:	bd70      	pop	{r4, r5, r6, pc}
 80051e0:	6802      	ldr	r2, [r0, #0]
 80051e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80051e6:	2300      	movs	r3, #0
 80051e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80051ec:	e7f7      	b.n	80051de <_Balloc+0x66>
 80051ee:	bf00      	nop
 80051f0:	08006144 	.word	0x08006144
 80051f4:	08006299 	.word	0x08006299

080051f8 <_Bfree>:
 80051f8:	b570      	push	{r4, r5, r6, lr}
 80051fa:	69c6      	ldr	r6, [r0, #28]
 80051fc:	4605      	mov	r5, r0
 80051fe:	460c      	mov	r4, r1
 8005200:	b976      	cbnz	r6, 8005220 <_Bfree+0x28>
 8005202:	2010      	movs	r0, #16
 8005204:	f7ff ff02 	bl	800500c <malloc>
 8005208:	4602      	mov	r2, r0
 800520a:	61e8      	str	r0, [r5, #28]
 800520c:	b920      	cbnz	r0, 8005218 <_Bfree+0x20>
 800520e:	4b09      	ldr	r3, [pc, #36]	@ (8005234 <_Bfree+0x3c>)
 8005210:	4809      	ldr	r0, [pc, #36]	@ (8005238 <_Bfree+0x40>)
 8005212:	218f      	movs	r1, #143	@ 0x8f
 8005214:	f7ff f83a 	bl	800428c <__assert_func>
 8005218:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800521c:	6006      	str	r6, [r0, #0]
 800521e:	60c6      	str	r6, [r0, #12]
 8005220:	b13c      	cbz	r4, 8005232 <_Bfree+0x3a>
 8005222:	69eb      	ldr	r3, [r5, #28]
 8005224:	6862      	ldr	r2, [r4, #4]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800522c:	6021      	str	r1, [r4, #0]
 800522e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005232:	bd70      	pop	{r4, r5, r6, pc}
 8005234:	08006144 	.word	0x08006144
 8005238:	08006299 	.word	0x08006299

0800523c <__multadd>:
 800523c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005240:	690d      	ldr	r5, [r1, #16]
 8005242:	4607      	mov	r7, r0
 8005244:	460c      	mov	r4, r1
 8005246:	461e      	mov	r6, r3
 8005248:	f101 0c14 	add.w	ip, r1, #20
 800524c:	2000      	movs	r0, #0
 800524e:	f8dc 3000 	ldr.w	r3, [ip]
 8005252:	b299      	uxth	r1, r3
 8005254:	fb02 6101 	mla	r1, r2, r1, r6
 8005258:	0c1e      	lsrs	r6, r3, #16
 800525a:	0c0b      	lsrs	r3, r1, #16
 800525c:	fb02 3306 	mla	r3, r2, r6, r3
 8005260:	b289      	uxth	r1, r1
 8005262:	3001      	adds	r0, #1
 8005264:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005268:	4285      	cmp	r5, r0
 800526a:	f84c 1b04 	str.w	r1, [ip], #4
 800526e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005272:	dcec      	bgt.n	800524e <__multadd+0x12>
 8005274:	b30e      	cbz	r6, 80052ba <__multadd+0x7e>
 8005276:	68a3      	ldr	r3, [r4, #8]
 8005278:	42ab      	cmp	r3, r5
 800527a:	dc19      	bgt.n	80052b0 <__multadd+0x74>
 800527c:	6861      	ldr	r1, [r4, #4]
 800527e:	4638      	mov	r0, r7
 8005280:	3101      	adds	r1, #1
 8005282:	f7ff ff79 	bl	8005178 <_Balloc>
 8005286:	4680      	mov	r8, r0
 8005288:	b928      	cbnz	r0, 8005296 <__multadd+0x5a>
 800528a:	4602      	mov	r2, r0
 800528c:	4b0c      	ldr	r3, [pc, #48]	@ (80052c0 <__multadd+0x84>)
 800528e:	480d      	ldr	r0, [pc, #52]	@ (80052c4 <__multadd+0x88>)
 8005290:	21ba      	movs	r1, #186	@ 0xba
 8005292:	f7fe fffb 	bl	800428c <__assert_func>
 8005296:	6922      	ldr	r2, [r4, #16]
 8005298:	3202      	adds	r2, #2
 800529a:	f104 010c 	add.w	r1, r4, #12
 800529e:	0092      	lsls	r2, r2, #2
 80052a0:	300c      	adds	r0, #12
 80052a2:	f000 fd77 	bl	8005d94 <memcpy>
 80052a6:	4621      	mov	r1, r4
 80052a8:	4638      	mov	r0, r7
 80052aa:	f7ff ffa5 	bl	80051f8 <_Bfree>
 80052ae:	4644      	mov	r4, r8
 80052b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80052b4:	3501      	adds	r5, #1
 80052b6:	615e      	str	r6, [r3, #20]
 80052b8:	6125      	str	r5, [r4, #16]
 80052ba:	4620      	mov	r0, r4
 80052bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052c0:	08006288 	.word	0x08006288
 80052c4:	08006299 	.word	0x08006299

080052c8 <__hi0bits>:
 80052c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80052cc:	4603      	mov	r3, r0
 80052ce:	bf36      	itet	cc
 80052d0:	0403      	lslcc	r3, r0, #16
 80052d2:	2000      	movcs	r0, #0
 80052d4:	2010      	movcc	r0, #16
 80052d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052da:	bf3c      	itt	cc
 80052dc:	021b      	lslcc	r3, r3, #8
 80052de:	3008      	addcc	r0, #8
 80052e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052e4:	bf3c      	itt	cc
 80052e6:	011b      	lslcc	r3, r3, #4
 80052e8:	3004      	addcc	r0, #4
 80052ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ee:	bf3c      	itt	cc
 80052f0:	009b      	lslcc	r3, r3, #2
 80052f2:	3002      	addcc	r0, #2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	db05      	blt.n	8005304 <__hi0bits+0x3c>
 80052f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80052fc:	f100 0001 	add.w	r0, r0, #1
 8005300:	bf08      	it	eq
 8005302:	2020      	moveq	r0, #32
 8005304:	4770      	bx	lr

08005306 <__lo0bits>:
 8005306:	6803      	ldr	r3, [r0, #0]
 8005308:	4602      	mov	r2, r0
 800530a:	f013 0007 	ands.w	r0, r3, #7
 800530e:	d00b      	beq.n	8005328 <__lo0bits+0x22>
 8005310:	07d9      	lsls	r1, r3, #31
 8005312:	d421      	bmi.n	8005358 <__lo0bits+0x52>
 8005314:	0798      	lsls	r0, r3, #30
 8005316:	bf49      	itett	mi
 8005318:	085b      	lsrmi	r3, r3, #1
 800531a:	089b      	lsrpl	r3, r3, #2
 800531c:	2001      	movmi	r0, #1
 800531e:	6013      	strmi	r3, [r2, #0]
 8005320:	bf5c      	itt	pl
 8005322:	6013      	strpl	r3, [r2, #0]
 8005324:	2002      	movpl	r0, #2
 8005326:	4770      	bx	lr
 8005328:	b299      	uxth	r1, r3
 800532a:	b909      	cbnz	r1, 8005330 <__lo0bits+0x2a>
 800532c:	0c1b      	lsrs	r3, r3, #16
 800532e:	2010      	movs	r0, #16
 8005330:	b2d9      	uxtb	r1, r3
 8005332:	b909      	cbnz	r1, 8005338 <__lo0bits+0x32>
 8005334:	3008      	adds	r0, #8
 8005336:	0a1b      	lsrs	r3, r3, #8
 8005338:	0719      	lsls	r1, r3, #28
 800533a:	bf04      	itt	eq
 800533c:	091b      	lsreq	r3, r3, #4
 800533e:	3004      	addeq	r0, #4
 8005340:	0799      	lsls	r1, r3, #30
 8005342:	bf04      	itt	eq
 8005344:	089b      	lsreq	r3, r3, #2
 8005346:	3002      	addeq	r0, #2
 8005348:	07d9      	lsls	r1, r3, #31
 800534a:	d403      	bmi.n	8005354 <__lo0bits+0x4e>
 800534c:	085b      	lsrs	r3, r3, #1
 800534e:	f100 0001 	add.w	r0, r0, #1
 8005352:	d003      	beq.n	800535c <__lo0bits+0x56>
 8005354:	6013      	str	r3, [r2, #0]
 8005356:	4770      	bx	lr
 8005358:	2000      	movs	r0, #0
 800535a:	4770      	bx	lr
 800535c:	2020      	movs	r0, #32
 800535e:	4770      	bx	lr

08005360 <__i2b>:
 8005360:	b510      	push	{r4, lr}
 8005362:	460c      	mov	r4, r1
 8005364:	2101      	movs	r1, #1
 8005366:	f7ff ff07 	bl	8005178 <_Balloc>
 800536a:	4602      	mov	r2, r0
 800536c:	b928      	cbnz	r0, 800537a <__i2b+0x1a>
 800536e:	4b05      	ldr	r3, [pc, #20]	@ (8005384 <__i2b+0x24>)
 8005370:	4805      	ldr	r0, [pc, #20]	@ (8005388 <__i2b+0x28>)
 8005372:	f240 1145 	movw	r1, #325	@ 0x145
 8005376:	f7fe ff89 	bl	800428c <__assert_func>
 800537a:	2301      	movs	r3, #1
 800537c:	6144      	str	r4, [r0, #20]
 800537e:	6103      	str	r3, [r0, #16]
 8005380:	bd10      	pop	{r4, pc}
 8005382:	bf00      	nop
 8005384:	08006288 	.word	0x08006288
 8005388:	08006299 	.word	0x08006299

0800538c <__multiply>:
 800538c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005390:	4617      	mov	r7, r2
 8005392:	690a      	ldr	r2, [r1, #16]
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	429a      	cmp	r2, r3
 8005398:	bfa8      	it	ge
 800539a:	463b      	movge	r3, r7
 800539c:	4689      	mov	r9, r1
 800539e:	bfa4      	itt	ge
 80053a0:	460f      	movge	r7, r1
 80053a2:	4699      	movge	r9, r3
 80053a4:	693d      	ldr	r5, [r7, #16]
 80053a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	6879      	ldr	r1, [r7, #4]
 80053ae:	eb05 060a 	add.w	r6, r5, sl
 80053b2:	42b3      	cmp	r3, r6
 80053b4:	b085      	sub	sp, #20
 80053b6:	bfb8      	it	lt
 80053b8:	3101      	addlt	r1, #1
 80053ba:	f7ff fedd 	bl	8005178 <_Balloc>
 80053be:	b930      	cbnz	r0, 80053ce <__multiply+0x42>
 80053c0:	4602      	mov	r2, r0
 80053c2:	4b41      	ldr	r3, [pc, #260]	@ (80054c8 <__multiply+0x13c>)
 80053c4:	4841      	ldr	r0, [pc, #260]	@ (80054cc <__multiply+0x140>)
 80053c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80053ca:	f7fe ff5f 	bl	800428c <__assert_func>
 80053ce:	f100 0414 	add.w	r4, r0, #20
 80053d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80053d6:	4623      	mov	r3, r4
 80053d8:	2200      	movs	r2, #0
 80053da:	4573      	cmp	r3, lr
 80053dc:	d320      	bcc.n	8005420 <__multiply+0x94>
 80053de:	f107 0814 	add.w	r8, r7, #20
 80053e2:	f109 0114 	add.w	r1, r9, #20
 80053e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80053ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80053ee:	9302      	str	r3, [sp, #8]
 80053f0:	1beb      	subs	r3, r5, r7
 80053f2:	3b15      	subs	r3, #21
 80053f4:	f023 0303 	bic.w	r3, r3, #3
 80053f8:	3304      	adds	r3, #4
 80053fa:	3715      	adds	r7, #21
 80053fc:	42bd      	cmp	r5, r7
 80053fe:	bf38      	it	cc
 8005400:	2304      	movcc	r3, #4
 8005402:	9301      	str	r3, [sp, #4]
 8005404:	9b02      	ldr	r3, [sp, #8]
 8005406:	9103      	str	r1, [sp, #12]
 8005408:	428b      	cmp	r3, r1
 800540a:	d80c      	bhi.n	8005426 <__multiply+0x9a>
 800540c:	2e00      	cmp	r6, #0
 800540e:	dd03      	ble.n	8005418 <__multiply+0x8c>
 8005410:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005414:	2b00      	cmp	r3, #0
 8005416:	d055      	beq.n	80054c4 <__multiply+0x138>
 8005418:	6106      	str	r6, [r0, #16]
 800541a:	b005      	add	sp, #20
 800541c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005420:	f843 2b04 	str.w	r2, [r3], #4
 8005424:	e7d9      	b.n	80053da <__multiply+0x4e>
 8005426:	f8b1 a000 	ldrh.w	sl, [r1]
 800542a:	f1ba 0f00 	cmp.w	sl, #0
 800542e:	d01f      	beq.n	8005470 <__multiply+0xe4>
 8005430:	46c4      	mov	ip, r8
 8005432:	46a1      	mov	r9, r4
 8005434:	2700      	movs	r7, #0
 8005436:	f85c 2b04 	ldr.w	r2, [ip], #4
 800543a:	f8d9 3000 	ldr.w	r3, [r9]
 800543e:	fa1f fb82 	uxth.w	fp, r2
 8005442:	b29b      	uxth	r3, r3
 8005444:	fb0a 330b 	mla	r3, sl, fp, r3
 8005448:	443b      	add	r3, r7
 800544a:	f8d9 7000 	ldr.w	r7, [r9]
 800544e:	0c12      	lsrs	r2, r2, #16
 8005450:	0c3f      	lsrs	r7, r7, #16
 8005452:	fb0a 7202 	mla	r2, sl, r2, r7
 8005456:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800545a:	b29b      	uxth	r3, r3
 800545c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005460:	4565      	cmp	r5, ip
 8005462:	f849 3b04 	str.w	r3, [r9], #4
 8005466:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800546a:	d8e4      	bhi.n	8005436 <__multiply+0xaa>
 800546c:	9b01      	ldr	r3, [sp, #4]
 800546e:	50e7      	str	r7, [r4, r3]
 8005470:	9b03      	ldr	r3, [sp, #12]
 8005472:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005476:	3104      	adds	r1, #4
 8005478:	f1b9 0f00 	cmp.w	r9, #0
 800547c:	d020      	beq.n	80054c0 <__multiply+0x134>
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	4647      	mov	r7, r8
 8005482:	46a4      	mov	ip, r4
 8005484:	f04f 0a00 	mov.w	sl, #0
 8005488:	f8b7 b000 	ldrh.w	fp, [r7]
 800548c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005490:	fb09 220b 	mla	r2, r9, fp, r2
 8005494:	4452      	add	r2, sl
 8005496:	b29b      	uxth	r3, r3
 8005498:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800549c:	f84c 3b04 	str.w	r3, [ip], #4
 80054a0:	f857 3b04 	ldr.w	r3, [r7], #4
 80054a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80054a8:	f8bc 3000 	ldrh.w	r3, [ip]
 80054ac:	fb09 330a 	mla	r3, r9, sl, r3
 80054b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80054b4:	42bd      	cmp	r5, r7
 80054b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80054ba:	d8e5      	bhi.n	8005488 <__multiply+0xfc>
 80054bc:	9a01      	ldr	r2, [sp, #4]
 80054be:	50a3      	str	r3, [r4, r2]
 80054c0:	3404      	adds	r4, #4
 80054c2:	e79f      	b.n	8005404 <__multiply+0x78>
 80054c4:	3e01      	subs	r6, #1
 80054c6:	e7a1      	b.n	800540c <__multiply+0x80>
 80054c8:	08006288 	.word	0x08006288
 80054cc:	08006299 	.word	0x08006299

080054d0 <__pow5mult>:
 80054d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054d4:	4615      	mov	r5, r2
 80054d6:	f012 0203 	ands.w	r2, r2, #3
 80054da:	4607      	mov	r7, r0
 80054dc:	460e      	mov	r6, r1
 80054de:	d007      	beq.n	80054f0 <__pow5mult+0x20>
 80054e0:	4c25      	ldr	r4, [pc, #148]	@ (8005578 <__pow5mult+0xa8>)
 80054e2:	3a01      	subs	r2, #1
 80054e4:	2300      	movs	r3, #0
 80054e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80054ea:	f7ff fea7 	bl	800523c <__multadd>
 80054ee:	4606      	mov	r6, r0
 80054f0:	10ad      	asrs	r5, r5, #2
 80054f2:	d03d      	beq.n	8005570 <__pow5mult+0xa0>
 80054f4:	69fc      	ldr	r4, [r7, #28]
 80054f6:	b97c      	cbnz	r4, 8005518 <__pow5mult+0x48>
 80054f8:	2010      	movs	r0, #16
 80054fa:	f7ff fd87 	bl	800500c <malloc>
 80054fe:	4602      	mov	r2, r0
 8005500:	61f8      	str	r0, [r7, #28]
 8005502:	b928      	cbnz	r0, 8005510 <__pow5mult+0x40>
 8005504:	4b1d      	ldr	r3, [pc, #116]	@ (800557c <__pow5mult+0xac>)
 8005506:	481e      	ldr	r0, [pc, #120]	@ (8005580 <__pow5mult+0xb0>)
 8005508:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800550c:	f7fe febe 	bl	800428c <__assert_func>
 8005510:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005514:	6004      	str	r4, [r0, #0]
 8005516:	60c4      	str	r4, [r0, #12]
 8005518:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800551c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005520:	b94c      	cbnz	r4, 8005536 <__pow5mult+0x66>
 8005522:	f240 2171 	movw	r1, #625	@ 0x271
 8005526:	4638      	mov	r0, r7
 8005528:	f7ff ff1a 	bl	8005360 <__i2b>
 800552c:	2300      	movs	r3, #0
 800552e:	f8c8 0008 	str.w	r0, [r8, #8]
 8005532:	4604      	mov	r4, r0
 8005534:	6003      	str	r3, [r0, #0]
 8005536:	f04f 0900 	mov.w	r9, #0
 800553a:	07eb      	lsls	r3, r5, #31
 800553c:	d50a      	bpl.n	8005554 <__pow5mult+0x84>
 800553e:	4631      	mov	r1, r6
 8005540:	4622      	mov	r2, r4
 8005542:	4638      	mov	r0, r7
 8005544:	f7ff ff22 	bl	800538c <__multiply>
 8005548:	4631      	mov	r1, r6
 800554a:	4680      	mov	r8, r0
 800554c:	4638      	mov	r0, r7
 800554e:	f7ff fe53 	bl	80051f8 <_Bfree>
 8005552:	4646      	mov	r6, r8
 8005554:	106d      	asrs	r5, r5, #1
 8005556:	d00b      	beq.n	8005570 <__pow5mult+0xa0>
 8005558:	6820      	ldr	r0, [r4, #0]
 800555a:	b938      	cbnz	r0, 800556c <__pow5mult+0x9c>
 800555c:	4622      	mov	r2, r4
 800555e:	4621      	mov	r1, r4
 8005560:	4638      	mov	r0, r7
 8005562:	f7ff ff13 	bl	800538c <__multiply>
 8005566:	6020      	str	r0, [r4, #0]
 8005568:	f8c0 9000 	str.w	r9, [r0]
 800556c:	4604      	mov	r4, r0
 800556e:	e7e4      	b.n	800553a <__pow5mult+0x6a>
 8005570:	4630      	mov	r0, r6
 8005572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005576:	bf00      	nop
 8005578:	08006310 	.word	0x08006310
 800557c:	08006144 	.word	0x08006144
 8005580:	08006299 	.word	0x08006299

08005584 <__lshift>:
 8005584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005588:	460c      	mov	r4, r1
 800558a:	6849      	ldr	r1, [r1, #4]
 800558c:	6923      	ldr	r3, [r4, #16]
 800558e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005592:	68a3      	ldr	r3, [r4, #8]
 8005594:	4607      	mov	r7, r0
 8005596:	4691      	mov	r9, r2
 8005598:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800559c:	f108 0601 	add.w	r6, r8, #1
 80055a0:	42b3      	cmp	r3, r6
 80055a2:	db0b      	blt.n	80055bc <__lshift+0x38>
 80055a4:	4638      	mov	r0, r7
 80055a6:	f7ff fde7 	bl	8005178 <_Balloc>
 80055aa:	4605      	mov	r5, r0
 80055ac:	b948      	cbnz	r0, 80055c2 <__lshift+0x3e>
 80055ae:	4602      	mov	r2, r0
 80055b0:	4b28      	ldr	r3, [pc, #160]	@ (8005654 <__lshift+0xd0>)
 80055b2:	4829      	ldr	r0, [pc, #164]	@ (8005658 <__lshift+0xd4>)
 80055b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80055b8:	f7fe fe68 	bl	800428c <__assert_func>
 80055bc:	3101      	adds	r1, #1
 80055be:	005b      	lsls	r3, r3, #1
 80055c0:	e7ee      	b.n	80055a0 <__lshift+0x1c>
 80055c2:	2300      	movs	r3, #0
 80055c4:	f100 0114 	add.w	r1, r0, #20
 80055c8:	f100 0210 	add.w	r2, r0, #16
 80055cc:	4618      	mov	r0, r3
 80055ce:	4553      	cmp	r3, sl
 80055d0:	db33      	blt.n	800563a <__lshift+0xb6>
 80055d2:	6920      	ldr	r0, [r4, #16]
 80055d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80055d8:	f104 0314 	add.w	r3, r4, #20
 80055dc:	f019 091f 	ands.w	r9, r9, #31
 80055e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80055e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80055e8:	d02b      	beq.n	8005642 <__lshift+0xbe>
 80055ea:	f1c9 0e20 	rsb	lr, r9, #32
 80055ee:	468a      	mov	sl, r1
 80055f0:	2200      	movs	r2, #0
 80055f2:	6818      	ldr	r0, [r3, #0]
 80055f4:	fa00 f009 	lsl.w	r0, r0, r9
 80055f8:	4310      	orrs	r0, r2
 80055fa:	f84a 0b04 	str.w	r0, [sl], #4
 80055fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005602:	459c      	cmp	ip, r3
 8005604:	fa22 f20e 	lsr.w	r2, r2, lr
 8005608:	d8f3      	bhi.n	80055f2 <__lshift+0x6e>
 800560a:	ebac 0304 	sub.w	r3, ip, r4
 800560e:	3b15      	subs	r3, #21
 8005610:	f023 0303 	bic.w	r3, r3, #3
 8005614:	3304      	adds	r3, #4
 8005616:	f104 0015 	add.w	r0, r4, #21
 800561a:	4560      	cmp	r0, ip
 800561c:	bf88      	it	hi
 800561e:	2304      	movhi	r3, #4
 8005620:	50ca      	str	r2, [r1, r3]
 8005622:	b10a      	cbz	r2, 8005628 <__lshift+0xa4>
 8005624:	f108 0602 	add.w	r6, r8, #2
 8005628:	3e01      	subs	r6, #1
 800562a:	4638      	mov	r0, r7
 800562c:	612e      	str	r6, [r5, #16]
 800562e:	4621      	mov	r1, r4
 8005630:	f7ff fde2 	bl	80051f8 <_Bfree>
 8005634:	4628      	mov	r0, r5
 8005636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800563a:	f842 0f04 	str.w	r0, [r2, #4]!
 800563e:	3301      	adds	r3, #1
 8005640:	e7c5      	b.n	80055ce <__lshift+0x4a>
 8005642:	3904      	subs	r1, #4
 8005644:	f853 2b04 	ldr.w	r2, [r3], #4
 8005648:	f841 2f04 	str.w	r2, [r1, #4]!
 800564c:	459c      	cmp	ip, r3
 800564e:	d8f9      	bhi.n	8005644 <__lshift+0xc0>
 8005650:	e7ea      	b.n	8005628 <__lshift+0xa4>
 8005652:	bf00      	nop
 8005654:	08006288 	.word	0x08006288
 8005658:	08006299 	.word	0x08006299

0800565c <__mcmp>:
 800565c:	690a      	ldr	r2, [r1, #16]
 800565e:	4603      	mov	r3, r0
 8005660:	6900      	ldr	r0, [r0, #16]
 8005662:	1a80      	subs	r0, r0, r2
 8005664:	b530      	push	{r4, r5, lr}
 8005666:	d10e      	bne.n	8005686 <__mcmp+0x2a>
 8005668:	3314      	adds	r3, #20
 800566a:	3114      	adds	r1, #20
 800566c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005670:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005674:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005678:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800567c:	4295      	cmp	r5, r2
 800567e:	d003      	beq.n	8005688 <__mcmp+0x2c>
 8005680:	d205      	bcs.n	800568e <__mcmp+0x32>
 8005682:	f04f 30ff 	mov.w	r0, #4294967295
 8005686:	bd30      	pop	{r4, r5, pc}
 8005688:	42a3      	cmp	r3, r4
 800568a:	d3f3      	bcc.n	8005674 <__mcmp+0x18>
 800568c:	e7fb      	b.n	8005686 <__mcmp+0x2a>
 800568e:	2001      	movs	r0, #1
 8005690:	e7f9      	b.n	8005686 <__mcmp+0x2a>
	...

08005694 <__mdiff>:
 8005694:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005698:	4689      	mov	r9, r1
 800569a:	4606      	mov	r6, r0
 800569c:	4611      	mov	r1, r2
 800569e:	4648      	mov	r0, r9
 80056a0:	4614      	mov	r4, r2
 80056a2:	f7ff ffdb 	bl	800565c <__mcmp>
 80056a6:	1e05      	subs	r5, r0, #0
 80056a8:	d112      	bne.n	80056d0 <__mdiff+0x3c>
 80056aa:	4629      	mov	r1, r5
 80056ac:	4630      	mov	r0, r6
 80056ae:	f7ff fd63 	bl	8005178 <_Balloc>
 80056b2:	4602      	mov	r2, r0
 80056b4:	b928      	cbnz	r0, 80056c2 <__mdiff+0x2e>
 80056b6:	4b3f      	ldr	r3, [pc, #252]	@ (80057b4 <__mdiff+0x120>)
 80056b8:	f240 2137 	movw	r1, #567	@ 0x237
 80056bc:	483e      	ldr	r0, [pc, #248]	@ (80057b8 <__mdiff+0x124>)
 80056be:	f7fe fde5 	bl	800428c <__assert_func>
 80056c2:	2301      	movs	r3, #1
 80056c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80056c8:	4610      	mov	r0, r2
 80056ca:	b003      	add	sp, #12
 80056cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056d0:	bfbc      	itt	lt
 80056d2:	464b      	movlt	r3, r9
 80056d4:	46a1      	movlt	r9, r4
 80056d6:	4630      	mov	r0, r6
 80056d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80056dc:	bfba      	itte	lt
 80056de:	461c      	movlt	r4, r3
 80056e0:	2501      	movlt	r5, #1
 80056e2:	2500      	movge	r5, #0
 80056e4:	f7ff fd48 	bl	8005178 <_Balloc>
 80056e8:	4602      	mov	r2, r0
 80056ea:	b918      	cbnz	r0, 80056f4 <__mdiff+0x60>
 80056ec:	4b31      	ldr	r3, [pc, #196]	@ (80057b4 <__mdiff+0x120>)
 80056ee:	f240 2145 	movw	r1, #581	@ 0x245
 80056f2:	e7e3      	b.n	80056bc <__mdiff+0x28>
 80056f4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80056f8:	6926      	ldr	r6, [r4, #16]
 80056fa:	60c5      	str	r5, [r0, #12]
 80056fc:	f109 0310 	add.w	r3, r9, #16
 8005700:	f109 0514 	add.w	r5, r9, #20
 8005704:	f104 0e14 	add.w	lr, r4, #20
 8005708:	f100 0b14 	add.w	fp, r0, #20
 800570c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005710:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005714:	9301      	str	r3, [sp, #4]
 8005716:	46d9      	mov	r9, fp
 8005718:	f04f 0c00 	mov.w	ip, #0
 800571c:	9b01      	ldr	r3, [sp, #4]
 800571e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005722:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005726:	9301      	str	r3, [sp, #4]
 8005728:	fa1f f38a 	uxth.w	r3, sl
 800572c:	4619      	mov	r1, r3
 800572e:	b283      	uxth	r3, r0
 8005730:	1acb      	subs	r3, r1, r3
 8005732:	0c00      	lsrs	r0, r0, #16
 8005734:	4463      	add	r3, ip
 8005736:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800573a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800573e:	b29b      	uxth	r3, r3
 8005740:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005744:	4576      	cmp	r6, lr
 8005746:	f849 3b04 	str.w	r3, [r9], #4
 800574a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800574e:	d8e5      	bhi.n	800571c <__mdiff+0x88>
 8005750:	1b33      	subs	r3, r6, r4
 8005752:	3b15      	subs	r3, #21
 8005754:	f023 0303 	bic.w	r3, r3, #3
 8005758:	3415      	adds	r4, #21
 800575a:	3304      	adds	r3, #4
 800575c:	42a6      	cmp	r6, r4
 800575e:	bf38      	it	cc
 8005760:	2304      	movcc	r3, #4
 8005762:	441d      	add	r5, r3
 8005764:	445b      	add	r3, fp
 8005766:	461e      	mov	r6, r3
 8005768:	462c      	mov	r4, r5
 800576a:	4544      	cmp	r4, r8
 800576c:	d30e      	bcc.n	800578c <__mdiff+0xf8>
 800576e:	f108 0103 	add.w	r1, r8, #3
 8005772:	1b49      	subs	r1, r1, r5
 8005774:	f021 0103 	bic.w	r1, r1, #3
 8005778:	3d03      	subs	r5, #3
 800577a:	45a8      	cmp	r8, r5
 800577c:	bf38      	it	cc
 800577e:	2100      	movcc	r1, #0
 8005780:	440b      	add	r3, r1
 8005782:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005786:	b191      	cbz	r1, 80057ae <__mdiff+0x11a>
 8005788:	6117      	str	r7, [r2, #16]
 800578a:	e79d      	b.n	80056c8 <__mdiff+0x34>
 800578c:	f854 1b04 	ldr.w	r1, [r4], #4
 8005790:	46e6      	mov	lr, ip
 8005792:	0c08      	lsrs	r0, r1, #16
 8005794:	fa1c fc81 	uxtah	ip, ip, r1
 8005798:	4471      	add	r1, lr
 800579a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800579e:	b289      	uxth	r1, r1
 80057a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80057a4:	f846 1b04 	str.w	r1, [r6], #4
 80057a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80057ac:	e7dd      	b.n	800576a <__mdiff+0xd6>
 80057ae:	3f01      	subs	r7, #1
 80057b0:	e7e7      	b.n	8005782 <__mdiff+0xee>
 80057b2:	bf00      	nop
 80057b4:	08006288 	.word	0x08006288
 80057b8:	08006299 	.word	0x08006299

080057bc <__d2b>:
 80057bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80057c0:	460f      	mov	r7, r1
 80057c2:	2101      	movs	r1, #1
 80057c4:	ec59 8b10 	vmov	r8, r9, d0
 80057c8:	4616      	mov	r6, r2
 80057ca:	f7ff fcd5 	bl	8005178 <_Balloc>
 80057ce:	4604      	mov	r4, r0
 80057d0:	b930      	cbnz	r0, 80057e0 <__d2b+0x24>
 80057d2:	4602      	mov	r2, r0
 80057d4:	4b23      	ldr	r3, [pc, #140]	@ (8005864 <__d2b+0xa8>)
 80057d6:	4824      	ldr	r0, [pc, #144]	@ (8005868 <__d2b+0xac>)
 80057d8:	f240 310f 	movw	r1, #783	@ 0x30f
 80057dc:	f7fe fd56 	bl	800428c <__assert_func>
 80057e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80057e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80057e8:	b10d      	cbz	r5, 80057ee <__d2b+0x32>
 80057ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057ee:	9301      	str	r3, [sp, #4]
 80057f0:	f1b8 0300 	subs.w	r3, r8, #0
 80057f4:	d023      	beq.n	800583e <__d2b+0x82>
 80057f6:	4668      	mov	r0, sp
 80057f8:	9300      	str	r3, [sp, #0]
 80057fa:	f7ff fd84 	bl	8005306 <__lo0bits>
 80057fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005802:	b1d0      	cbz	r0, 800583a <__d2b+0x7e>
 8005804:	f1c0 0320 	rsb	r3, r0, #32
 8005808:	fa02 f303 	lsl.w	r3, r2, r3
 800580c:	430b      	orrs	r3, r1
 800580e:	40c2      	lsrs	r2, r0
 8005810:	6163      	str	r3, [r4, #20]
 8005812:	9201      	str	r2, [sp, #4]
 8005814:	9b01      	ldr	r3, [sp, #4]
 8005816:	61a3      	str	r3, [r4, #24]
 8005818:	2b00      	cmp	r3, #0
 800581a:	bf0c      	ite	eq
 800581c:	2201      	moveq	r2, #1
 800581e:	2202      	movne	r2, #2
 8005820:	6122      	str	r2, [r4, #16]
 8005822:	b1a5      	cbz	r5, 800584e <__d2b+0x92>
 8005824:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005828:	4405      	add	r5, r0
 800582a:	603d      	str	r5, [r7, #0]
 800582c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005830:	6030      	str	r0, [r6, #0]
 8005832:	4620      	mov	r0, r4
 8005834:	b003      	add	sp, #12
 8005836:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800583a:	6161      	str	r1, [r4, #20]
 800583c:	e7ea      	b.n	8005814 <__d2b+0x58>
 800583e:	a801      	add	r0, sp, #4
 8005840:	f7ff fd61 	bl	8005306 <__lo0bits>
 8005844:	9b01      	ldr	r3, [sp, #4]
 8005846:	6163      	str	r3, [r4, #20]
 8005848:	3020      	adds	r0, #32
 800584a:	2201      	movs	r2, #1
 800584c:	e7e8      	b.n	8005820 <__d2b+0x64>
 800584e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005852:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005856:	6038      	str	r0, [r7, #0]
 8005858:	6918      	ldr	r0, [r3, #16]
 800585a:	f7ff fd35 	bl	80052c8 <__hi0bits>
 800585e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005862:	e7e5      	b.n	8005830 <__d2b+0x74>
 8005864:	08006288 	.word	0x08006288
 8005868:	08006299 	.word	0x08006299

0800586c <__sfputc_r>:
 800586c:	6893      	ldr	r3, [r2, #8]
 800586e:	3b01      	subs	r3, #1
 8005870:	2b00      	cmp	r3, #0
 8005872:	b410      	push	{r4}
 8005874:	6093      	str	r3, [r2, #8]
 8005876:	da08      	bge.n	800588a <__sfputc_r+0x1e>
 8005878:	6994      	ldr	r4, [r2, #24]
 800587a:	42a3      	cmp	r3, r4
 800587c:	db01      	blt.n	8005882 <__sfputc_r+0x16>
 800587e:	290a      	cmp	r1, #10
 8005880:	d103      	bne.n	800588a <__sfputc_r+0x1e>
 8005882:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005886:	f7fe bbec 	b.w	8004062 <__swbuf_r>
 800588a:	6813      	ldr	r3, [r2, #0]
 800588c:	1c58      	adds	r0, r3, #1
 800588e:	6010      	str	r0, [r2, #0]
 8005890:	7019      	strb	r1, [r3, #0]
 8005892:	4608      	mov	r0, r1
 8005894:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005898:	4770      	bx	lr

0800589a <__sfputs_r>:
 800589a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589c:	4606      	mov	r6, r0
 800589e:	460f      	mov	r7, r1
 80058a0:	4614      	mov	r4, r2
 80058a2:	18d5      	adds	r5, r2, r3
 80058a4:	42ac      	cmp	r4, r5
 80058a6:	d101      	bne.n	80058ac <__sfputs_r+0x12>
 80058a8:	2000      	movs	r0, #0
 80058aa:	e007      	b.n	80058bc <__sfputs_r+0x22>
 80058ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058b0:	463a      	mov	r2, r7
 80058b2:	4630      	mov	r0, r6
 80058b4:	f7ff ffda 	bl	800586c <__sfputc_r>
 80058b8:	1c43      	adds	r3, r0, #1
 80058ba:	d1f3      	bne.n	80058a4 <__sfputs_r+0xa>
 80058bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080058c0 <_vfiprintf_r>:
 80058c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058c4:	460d      	mov	r5, r1
 80058c6:	b09d      	sub	sp, #116	@ 0x74
 80058c8:	4614      	mov	r4, r2
 80058ca:	4698      	mov	r8, r3
 80058cc:	4606      	mov	r6, r0
 80058ce:	b118      	cbz	r0, 80058d8 <_vfiprintf_r+0x18>
 80058d0:	6a03      	ldr	r3, [r0, #32]
 80058d2:	b90b      	cbnz	r3, 80058d8 <_vfiprintf_r+0x18>
 80058d4:	f7fe fadc 	bl	8003e90 <__sinit>
 80058d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80058da:	07d9      	lsls	r1, r3, #31
 80058dc:	d405      	bmi.n	80058ea <_vfiprintf_r+0x2a>
 80058de:	89ab      	ldrh	r3, [r5, #12]
 80058e0:	059a      	lsls	r2, r3, #22
 80058e2:	d402      	bmi.n	80058ea <_vfiprintf_r+0x2a>
 80058e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058e6:	f7fe fcce 	bl	8004286 <__retarget_lock_acquire_recursive>
 80058ea:	89ab      	ldrh	r3, [r5, #12]
 80058ec:	071b      	lsls	r3, r3, #28
 80058ee:	d501      	bpl.n	80058f4 <_vfiprintf_r+0x34>
 80058f0:	692b      	ldr	r3, [r5, #16]
 80058f2:	b99b      	cbnz	r3, 800591c <_vfiprintf_r+0x5c>
 80058f4:	4629      	mov	r1, r5
 80058f6:	4630      	mov	r0, r6
 80058f8:	f7fe fbf2 	bl	80040e0 <__swsetup_r>
 80058fc:	b170      	cbz	r0, 800591c <_vfiprintf_r+0x5c>
 80058fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005900:	07dc      	lsls	r4, r3, #31
 8005902:	d504      	bpl.n	800590e <_vfiprintf_r+0x4e>
 8005904:	f04f 30ff 	mov.w	r0, #4294967295
 8005908:	b01d      	add	sp, #116	@ 0x74
 800590a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800590e:	89ab      	ldrh	r3, [r5, #12]
 8005910:	0598      	lsls	r0, r3, #22
 8005912:	d4f7      	bmi.n	8005904 <_vfiprintf_r+0x44>
 8005914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005916:	f7fe fcb7 	bl	8004288 <__retarget_lock_release_recursive>
 800591a:	e7f3      	b.n	8005904 <_vfiprintf_r+0x44>
 800591c:	2300      	movs	r3, #0
 800591e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005920:	2320      	movs	r3, #32
 8005922:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005926:	f8cd 800c 	str.w	r8, [sp, #12]
 800592a:	2330      	movs	r3, #48	@ 0x30
 800592c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005adc <_vfiprintf_r+0x21c>
 8005930:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005934:	f04f 0901 	mov.w	r9, #1
 8005938:	4623      	mov	r3, r4
 800593a:	469a      	mov	sl, r3
 800593c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005940:	b10a      	cbz	r2, 8005946 <_vfiprintf_r+0x86>
 8005942:	2a25      	cmp	r2, #37	@ 0x25
 8005944:	d1f9      	bne.n	800593a <_vfiprintf_r+0x7a>
 8005946:	ebba 0b04 	subs.w	fp, sl, r4
 800594a:	d00b      	beq.n	8005964 <_vfiprintf_r+0xa4>
 800594c:	465b      	mov	r3, fp
 800594e:	4622      	mov	r2, r4
 8005950:	4629      	mov	r1, r5
 8005952:	4630      	mov	r0, r6
 8005954:	f7ff ffa1 	bl	800589a <__sfputs_r>
 8005958:	3001      	adds	r0, #1
 800595a:	f000 80a7 	beq.w	8005aac <_vfiprintf_r+0x1ec>
 800595e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005960:	445a      	add	r2, fp
 8005962:	9209      	str	r2, [sp, #36]	@ 0x24
 8005964:	f89a 3000 	ldrb.w	r3, [sl]
 8005968:	2b00      	cmp	r3, #0
 800596a:	f000 809f 	beq.w	8005aac <_vfiprintf_r+0x1ec>
 800596e:	2300      	movs	r3, #0
 8005970:	f04f 32ff 	mov.w	r2, #4294967295
 8005974:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005978:	f10a 0a01 	add.w	sl, sl, #1
 800597c:	9304      	str	r3, [sp, #16]
 800597e:	9307      	str	r3, [sp, #28]
 8005980:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005984:	931a      	str	r3, [sp, #104]	@ 0x68
 8005986:	4654      	mov	r4, sl
 8005988:	2205      	movs	r2, #5
 800598a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800598e:	4853      	ldr	r0, [pc, #332]	@ (8005adc <_vfiprintf_r+0x21c>)
 8005990:	f7fa fc2e 	bl	80001f0 <memchr>
 8005994:	9a04      	ldr	r2, [sp, #16]
 8005996:	b9d8      	cbnz	r0, 80059d0 <_vfiprintf_r+0x110>
 8005998:	06d1      	lsls	r1, r2, #27
 800599a:	bf44      	itt	mi
 800599c:	2320      	movmi	r3, #32
 800599e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059a2:	0713      	lsls	r3, r2, #28
 80059a4:	bf44      	itt	mi
 80059a6:	232b      	movmi	r3, #43	@ 0x2b
 80059a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059ac:	f89a 3000 	ldrb.w	r3, [sl]
 80059b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80059b2:	d015      	beq.n	80059e0 <_vfiprintf_r+0x120>
 80059b4:	9a07      	ldr	r2, [sp, #28]
 80059b6:	4654      	mov	r4, sl
 80059b8:	2000      	movs	r0, #0
 80059ba:	f04f 0c0a 	mov.w	ip, #10
 80059be:	4621      	mov	r1, r4
 80059c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059c4:	3b30      	subs	r3, #48	@ 0x30
 80059c6:	2b09      	cmp	r3, #9
 80059c8:	d94b      	bls.n	8005a62 <_vfiprintf_r+0x1a2>
 80059ca:	b1b0      	cbz	r0, 80059fa <_vfiprintf_r+0x13a>
 80059cc:	9207      	str	r2, [sp, #28]
 80059ce:	e014      	b.n	80059fa <_vfiprintf_r+0x13a>
 80059d0:	eba0 0308 	sub.w	r3, r0, r8
 80059d4:	fa09 f303 	lsl.w	r3, r9, r3
 80059d8:	4313      	orrs	r3, r2
 80059da:	9304      	str	r3, [sp, #16]
 80059dc:	46a2      	mov	sl, r4
 80059de:	e7d2      	b.n	8005986 <_vfiprintf_r+0xc6>
 80059e0:	9b03      	ldr	r3, [sp, #12]
 80059e2:	1d19      	adds	r1, r3, #4
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	9103      	str	r1, [sp, #12]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	bfbb      	ittet	lt
 80059ec:	425b      	neglt	r3, r3
 80059ee:	f042 0202 	orrlt.w	r2, r2, #2
 80059f2:	9307      	strge	r3, [sp, #28]
 80059f4:	9307      	strlt	r3, [sp, #28]
 80059f6:	bfb8      	it	lt
 80059f8:	9204      	strlt	r2, [sp, #16]
 80059fa:	7823      	ldrb	r3, [r4, #0]
 80059fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80059fe:	d10a      	bne.n	8005a16 <_vfiprintf_r+0x156>
 8005a00:	7863      	ldrb	r3, [r4, #1]
 8005a02:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a04:	d132      	bne.n	8005a6c <_vfiprintf_r+0x1ac>
 8005a06:	9b03      	ldr	r3, [sp, #12]
 8005a08:	1d1a      	adds	r2, r3, #4
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	9203      	str	r2, [sp, #12]
 8005a0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a12:	3402      	adds	r4, #2
 8005a14:	9305      	str	r3, [sp, #20]
 8005a16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005aec <_vfiprintf_r+0x22c>
 8005a1a:	7821      	ldrb	r1, [r4, #0]
 8005a1c:	2203      	movs	r2, #3
 8005a1e:	4650      	mov	r0, sl
 8005a20:	f7fa fbe6 	bl	80001f0 <memchr>
 8005a24:	b138      	cbz	r0, 8005a36 <_vfiprintf_r+0x176>
 8005a26:	9b04      	ldr	r3, [sp, #16]
 8005a28:	eba0 000a 	sub.w	r0, r0, sl
 8005a2c:	2240      	movs	r2, #64	@ 0x40
 8005a2e:	4082      	lsls	r2, r0
 8005a30:	4313      	orrs	r3, r2
 8005a32:	3401      	adds	r4, #1
 8005a34:	9304      	str	r3, [sp, #16]
 8005a36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a3a:	4829      	ldr	r0, [pc, #164]	@ (8005ae0 <_vfiprintf_r+0x220>)
 8005a3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a40:	2206      	movs	r2, #6
 8005a42:	f7fa fbd5 	bl	80001f0 <memchr>
 8005a46:	2800      	cmp	r0, #0
 8005a48:	d03f      	beq.n	8005aca <_vfiprintf_r+0x20a>
 8005a4a:	4b26      	ldr	r3, [pc, #152]	@ (8005ae4 <_vfiprintf_r+0x224>)
 8005a4c:	bb1b      	cbnz	r3, 8005a96 <_vfiprintf_r+0x1d6>
 8005a4e:	9b03      	ldr	r3, [sp, #12]
 8005a50:	3307      	adds	r3, #7
 8005a52:	f023 0307 	bic.w	r3, r3, #7
 8005a56:	3308      	adds	r3, #8
 8005a58:	9303      	str	r3, [sp, #12]
 8005a5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a5c:	443b      	add	r3, r7
 8005a5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a60:	e76a      	b.n	8005938 <_vfiprintf_r+0x78>
 8005a62:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a66:	460c      	mov	r4, r1
 8005a68:	2001      	movs	r0, #1
 8005a6a:	e7a8      	b.n	80059be <_vfiprintf_r+0xfe>
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	3401      	adds	r4, #1
 8005a70:	9305      	str	r3, [sp, #20]
 8005a72:	4619      	mov	r1, r3
 8005a74:	f04f 0c0a 	mov.w	ip, #10
 8005a78:	4620      	mov	r0, r4
 8005a7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a7e:	3a30      	subs	r2, #48	@ 0x30
 8005a80:	2a09      	cmp	r2, #9
 8005a82:	d903      	bls.n	8005a8c <_vfiprintf_r+0x1cc>
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d0c6      	beq.n	8005a16 <_vfiprintf_r+0x156>
 8005a88:	9105      	str	r1, [sp, #20]
 8005a8a:	e7c4      	b.n	8005a16 <_vfiprintf_r+0x156>
 8005a8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a90:	4604      	mov	r4, r0
 8005a92:	2301      	movs	r3, #1
 8005a94:	e7f0      	b.n	8005a78 <_vfiprintf_r+0x1b8>
 8005a96:	ab03      	add	r3, sp, #12
 8005a98:	9300      	str	r3, [sp, #0]
 8005a9a:	462a      	mov	r2, r5
 8005a9c:	4b12      	ldr	r3, [pc, #72]	@ (8005ae8 <_vfiprintf_r+0x228>)
 8005a9e:	a904      	add	r1, sp, #16
 8005aa0:	4630      	mov	r0, r6
 8005aa2:	f7fd fdb3 	bl	800360c <_printf_float>
 8005aa6:	4607      	mov	r7, r0
 8005aa8:	1c78      	adds	r0, r7, #1
 8005aaa:	d1d6      	bne.n	8005a5a <_vfiprintf_r+0x19a>
 8005aac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005aae:	07d9      	lsls	r1, r3, #31
 8005ab0:	d405      	bmi.n	8005abe <_vfiprintf_r+0x1fe>
 8005ab2:	89ab      	ldrh	r3, [r5, #12]
 8005ab4:	059a      	lsls	r2, r3, #22
 8005ab6:	d402      	bmi.n	8005abe <_vfiprintf_r+0x1fe>
 8005ab8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005aba:	f7fe fbe5 	bl	8004288 <__retarget_lock_release_recursive>
 8005abe:	89ab      	ldrh	r3, [r5, #12]
 8005ac0:	065b      	lsls	r3, r3, #25
 8005ac2:	f53f af1f 	bmi.w	8005904 <_vfiprintf_r+0x44>
 8005ac6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ac8:	e71e      	b.n	8005908 <_vfiprintf_r+0x48>
 8005aca:	ab03      	add	r3, sp, #12
 8005acc:	9300      	str	r3, [sp, #0]
 8005ace:	462a      	mov	r2, r5
 8005ad0:	4b05      	ldr	r3, [pc, #20]	@ (8005ae8 <_vfiprintf_r+0x228>)
 8005ad2:	a904      	add	r1, sp, #16
 8005ad4:	4630      	mov	r0, r6
 8005ad6:	f7fe f831 	bl	8003b3c <_printf_i>
 8005ada:	e7e4      	b.n	8005aa6 <_vfiprintf_r+0x1e6>
 8005adc:	080062f2 	.word	0x080062f2
 8005ae0:	080062fc 	.word	0x080062fc
 8005ae4:	0800360d 	.word	0x0800360d
 8005ae8:	0800589b 	.word	0x0800589b
 8005aec:	080062f8 	.word	0x080062f8

08005af0 <__sflush_r>:
 8005af0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005af8:	0716      	lsls	r6, r2, #28
 8005afa:	4605      	mov	r5, r0
 8005afc:	460c      	mov	r4, r1
 8005afe:	d454      	bmi.n	8005baa <__sflush_r+0xba>
 8005b00:	684b      	ldr	r3, [r1, #4]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	dc02      	bgt.n	8005b0c <__sflush_r+0x1c>
 8005b06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	dd48      	ble.n	8005b9e <__sflush_r+0xae>
 8005b0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b0e:	2e00      	cmp	r6, #0
 8005b10:	d045      	beq.n	8005b9e <__sflush_r+0xae>
 8005b12:	2300      	movs	r3, #0
 8005b14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005b18:	682f      	ldr	r7, [r5, #0]
 8005b1a:	6a21      	ldr	r1, [r4, #32]
 8005b1c:	602b      	str	r3, [r5, #0]
 8005b1e:	d030      	beq.n	8005b82 <__sflush_r+0x92>
 8005b20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005b22:	89a3      	ldrh	r3, [r4, #12]
 8005b24:	0759      	lsls	r1, r3, #29
 8005b26:	d505      	bpl.n	8005b34 <__sflush_r+0x44>
 8005b28:	6863      	ldr	r3, [r4, #4]
 8005b2a:	1ad2      	subs	r2, r2, r3
 8005b2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005b2e:	b10b      	cbz	r3, 8005b34 <__sflush_r+0x44>
 8005b30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005b32:	1ad2      	subs	r2, r2, r3
 8005b34:	2300      	movs	r3, #0
 8005b36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005b38:	6a21      	ldr	r1, [r4, #32]
 8005b3a:	4628      	mov	r0, r5
 8005b3c:	47b0      	blx	r6
 8005b3e:	1c43      	adds	r3, r0, #1
 8005b40:	89a3      	ldrh	r3, [r4, #12]
 8005b42:	d106      	bne.n	8005b52 <__sflush_r+0x62>
 8005b44:	6829      	ldr	r1, [r5, #0]
 8005b46:	291d      	cmp	r1, #29
 8005b48:	d82b      	bhi.n	8005ba2 <__sflush_r+0xb2>
 8005b4a:	4a2a      	ldr	r2, [pc, #168]	@ (8005bf4 <__sflush_r+0x104>)
 8005b4c:	40ca      	lsrs	r2, r1
 8005b4e:	07d6      	lsls	r6, r2, #31
 8005b50:	d527      	bpl.n	8005ba2 <__sflush_r+0xb2>
 8005b52:	2200      	movs	r2, #0
 8005b54:	6062      	str	r2, [r4, #4]
 8005b56:	04d9      	lsls	r1, r3, #19
 8005b58:	6922      	ldr	r2, [r4, #16]
 8005b5a:	6022      	str	r2, [r4, #0]
 8005b5c:	d504      	bpl.n	8005b68 <__sflush_r+0x78>
 8005b5e:	1c42      	adds	r2, r0, #1
 8005b60:	d101      	bne.n	8005b66 <__sflush_r+0x76>
 8005b62:	682b      	ldr	r3, [r5, #0]
 8005b64:	b903      	cbnz	r3, 8005b68 <__sflush_r+0x78>
 8005b66:	6560      	str	r0, [r4, #84]	@ 0x54
 8005b68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b6a:	602f      	str	r7, [r5, #0]
 8005b6c:	b1b9      	cbz	r1, 8005b9e <__sflush_r+0xae>
 8005b6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b72:	4299      	cmp	r1, r3
 8005b74:	d002      	beq.n	8005b7c <__sflush_r+0x8c>
 8005b76:	4628      	mov	r0, r5
 8005b78:	f7ff f9fe 	bl	8004f78 <_free_r>
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b80:	e00d      	b.n	8005b9e <__sflush_r+0xae>
 8005b82:	2301      	movs	r3, #1
 8005b84:	4628      	mov	r0, r5
 8005b86:	47b0      	blx	r6
 8005b88:	4602      	mov	r2, r0
 8005b8a:	1c50      	adds	r0, r2, #1
 8005b8c:	d1c9      	bne.n	8005b22 <__sflush_r+0x32>
 8005b8e:	682b      	ldr	r3, [r5, #0]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d0c6      	beq.n	8005b22 <__sflush_r+0x32>
 8005b94:	2b1d      	cmp	r3, #29
 8005b96:	d001      	beq.n	8005b9c <__sflush_r+0xac>
 8005b98:	2b16      	cmp	r3, #22
 8005b9a:	d11e      	bne.n	8005bda <__sflush_r+0xea>
 8005b9c:	602f      	str	r7, [r5, #0]
 8005b9e:	2000      	movs	r0, #0
 8005ba0:	e022      	b.n	8005be8 <__sflush_r+0xf8>
 8005ba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ba6:	b21b      	sxth	r3, r3
 8005ba8:	e01b      	b.n	8005be2 <__sflush_r+0xf2>
 8005baa:	690f      	ldr	r7, [r1, #16]
 8005bac:	2f00      	cmp	r7, #0
 8005bae:	d0f6      	beq.n	8005b9e <__sflush_r+0xae>
 8005bb0:	0793      	lsls	r3, r2, #30
 8005bb2:	680e      	ldr	r6, [r1, #0]
 8005bb4:	bf08      	it	eq
 8005bb6:	694b      	ldreq	r3, [r1, #20]
 8005bb8:	600f      	str	r7, [r1, #0]
 8005bba:	bf18      	it	ne
 8005bbc:	2300      	movne	r3, #0
 8005bbe:	eba6 0807 	sub.w	r8, r6, r7
 8005bc2:	608b      	str	r3, [r1, #8]
 8005bc4:	f1b8 0f00 	cmp.w	r8, #0
 8005bc8:	dde9      	ble.n	8005b9e <__sflush_r+0xae>
 8005bca:	6a21      	ldr	r1, [r4, #32]
 8005bcc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005bce:	4643      	mov	r3, r8
 8005bd0:	463a      	mov	r2, r7
 8005bd2:	4628      	mov	r0, r5
 8005bd4:	47b0      	blx	r6
 8005bd6:	2800      	cmp	r0, #0
 8005bd8:	dc08      	bgt.n	8005bec <__sflush_r+0xfc>
 8005bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005be2:	81a3      	strh	r3, [r4, #12]
 8005be4:	f04f 30ff 	mov.w	r0, #4294967295
 8005be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bec:	4407      	add	r7, r0
 8005bee:	eba8 0800 	sub.w	r8, r8, r0
 8005bf2:	e7e7      	b.n	8005bc4 <__sflush_r+0xd4>
 8005bf4:	20400001 	.word	0x20400001

08005bf8 <_fflush_r>:
 8005bf8:	b538      	push	{r3, r4, r5, lr}
 8005bfa:	690b      	ldr	r3, [r1, #16]
 8005bfc:	4605      	mov	r5, r0
 8005bfe:	460c      	mov	r4, r1
 8005c00:	b913      	cbnz	r3, 8005c08 <_fflush_r+0x10>
 8005c02:	2500      	movs	r5, #0
 8005c04:	4628      	mov	r0, r5
 8005c06:	bd38      	pop	{r3, r4, r5, pc}
 8005c08:	b118      	cbz	r0, 8005c12 <_fflush_r+0x1a>
 8005c0a:	6a03      	ldr	r3, [r0, #32]
 8005c0c:	b90b      	cbnz	r3, 8005c12 <_fflush_r+0x1a>
 8005c0e:	f7fe f93f 	bl	8003e90 <__sinit>
 8005c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d0f3      	beq.n	8005c02 <_fflush_r+0xa>
 8005c1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005c1c:	07d0      	lsls	r0, r2, #31
 8005c1e:	d404      	bmi.n	8005c2a <_fflush_r+0x32>
 8005c20:	0599      	lsls	r1, r3, #22
 8005c22:	d402      	bmi.n	8005c2a <_fflush_r+0x32>
 8005c24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c26:	f7fe fb2e 	bl	8004286 <__retarget_lock_acquire_recursive>
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	4621      	mov	r1, r4
 8005c2e:	f7ff ff5f 	bl	8005af0 <__sflush_r>
 8005c32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c34:	07da      	lsls	r2, r3, #31
 8005c36:	4605      	mov	r5, r0
 8005c38:	d4e4      	bmi.n	8005c04 <_fflush_r+0xc>
 8005c3a:	89a3      	ldrh	r3, [r4, #12]
 8005c3c:	059b      	lsls	r3, r3, #22
 8005c3e:	d4e1      	bmi.n	8005c04 <_fflush_r+0xc>
 8005c40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c42:	f7fe fb21 	bl	8004288 <__retarget_lock_release_recursive>
 8005c46:	e7dd      	b.n	8005c04 <_fflush_r+0xc>

08005c48 <fiprintf>:
 8005c48:	b40e      	push	{r1, r2, r3}
 8005c4a:	b503      	push	{r0, r1, lr}
 8005c4c:	4601      	mov	r1, r0
 8005c4e:	ab03      	add	r3, sp, #12
 8005c50:	4805      	ldr	r0, [pc, #20]	@ (8005c68 <fiprintf+0x20>)
 8005c52:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c56:	6800      	ldr	r0, [r0, #0]
 8005c58:	9301      	str	r3, [sp, #4]
 8005c5a:	f7ff fe31 	bl	80058c0 <_vfiprintf_r>
 8005c5e:	b002      	add	sp, #8
 8005c60:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c64:	b003      	add	sp, #12
 8005c66:	4770      	bx	lr
 8005c68:	20000018 	.word	0x20000018

08005c6c <__swhatbuf_r>:
 8005c6c:	b570      	push	{r4, r5, r6, lr}
 8005c6e:	460c      	mov	r4, r1
 8005c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c74:	2900      	cmp	r1, #0
 8005c76:	b096      	sub	sp, #88	@ 0x58
 8005c78:	4615      	mov	r5, r2
 8005c7a:	461e      	mov	r6, r3
 8005c7c:	da0d      	bge.n	8005c9a <__swhatbuf_r+0x2e>
 8005c7e:	89a3      	ldrh	r3, [r4, #12]
 8005c80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c84:	f04f 0100 	mov.w	r1, #0
 8005c88:	bf14      	ite	ne
 8005c8a:	2340      	movne	r3, #64	@ 0x40
 8005c8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c90:	2000      	movs	r0, #0
 8005c92:	6031      	str	r1, [r6, #0]
 8005c94:	602b      	str	r3, [r5, #0]
 8005c96:	b016      	add	sp, #88	@ 0x58
 8005c98:	bd70      	pop	{r4, r5, r6, pc}
 8005c9a:	466a      	mov	r2, sp
 8005c9c:	f000 f848 	bl	8005d30 <_fstat_r>
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	dbec      	blt.n	8005c7e <__swhatbuf_r+0x12>
 8005ca4:	9901      	ldr	r1, [sp, #4]
 8005ca6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005caa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005cae:	4259      	negs	r1, r3
 8005cb0:	4159      	adcs	r1, r3
 8005cb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cb6:	e7eb      	b.n	8005c90 <__swhatbuf_r+0x24>

08005cb8 <__smakebuf_r>:
 8005cb8:	898b      	ldrh	r3, [r1, #12]
 8005cba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cbc:	079d      	lsls	r5, r3, #30
 8005cbe:	4606      	mov	r6, r0
 8005cc0:	460c      	mov	r4, r1
 8005cc2:	d507      	bpl.n	8005cd4 <__smakebuf_r+0x1c>
 8005cc4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005cc8:	6023      	str	r3, [r4, #0]
 8005cca:	6123      	str	r3, [r4, #16]
 8005ccc:	2301      	movs	r3, #1
 8005cce:	6163      	str	r3, [r4, #20]
 8005cd0:	b003      	add	sp, #12
 8005cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cd4:	ab01      	add	r3, sp, #4
 8005cd6:	466a      	mov	r2, sp
 8005cd8:	f7ff ffc8 	bl	8005c6c <__swhatbuf_r>
 8005cdc:	9f00      	ldr	r7, [sp, #0]
 8005cde:	4605      	mov	r5, r0
 8005ce0:	4639      	mov	r1, r7
 8005ce2:	4630      	mov	r0, r6
 8005ce4:	f7ff f9bc 	bl	8005060 <_malloc_r>
 8005ce8:	b948      	cbnz	r0, 8005cfe <__smakebuf_r+0x46>
 8005cea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cee:	059a      	lsls	r2, r3, #22
 8005cf0:	d4ee      	bmi.n	8005cd0 <__smakebuf_r+0x18>
 8005cf2:	f023 0303 	bic.w	r3, r3, #3
 8005cf6:	f043 0302 	orr.w	r3, r3, #2
 8005cfa:	81a3      	strh	r3, [r4, #12]
 8005cfc:	e7e2      	b.n	8005cc4 <__smakebuf_r+0xc>
 8005cfe:	89a3      	ldrh	r3, [r4, #12]
 8005d00:	6020      	str	r0, [r4, #0]
 8005d02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d06:	81a3      	strh	r3, [r4, #12]
 8005d08:	9b01      	ldr	r3, [sp, #4]
 8005d0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005d0e:	b15b      	cbz	r3, 8005d28 <__smakebuf_r+0x70>
 8005d10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d14:	4630      	mov	r0, r6
 8005d16:	f000 f81d 	bl	8005d54 <_isatty_r>
 8005d1a:	b128      	cbz	r0, 8005d28 <__smakebuf_r+0x70>
 8005d1c:	89a3      	ldrh	r3, [r4, #12]
 8005d1e:	f023 0303 	bic.w	r3, r3, #3
 8005d22:	f043 0301 	orr.w	r3, r3, #1
 8005d26:	81a3      	strh	r3, [r4, #12]
 8005d28:	89a3      	ldrh	r3, [r4, #12]
 8005d2a:	431d      	orrs	r5, r3
 8005d2c:	81a5      	strh	r5, [r4, #12]
 8005d2e:	e7cf      	b.n	8005cd0 <__smakebuf_r+0x18>

08005d30 <_fstat_r>:
 8005d30:	b538      	push	{r3, r4, r5, lr}
 8005d32:	4d07      	ldr	r5, [pc, #28]	@ (8005d50 <_fstat_r+0x20>)
 8005d34:	2300      	movs	r3, #0
 8005d36:	4604      	mov	r4, r0
 8005d38:	4608      	mov	r0, r1
 8005d3a:	4611      	mov	r1, r2
 8005d3c:	602b      	str	r3, [r5, #0]
 8005d3e:	f7fb fee2 	bl	8001b06 <_fstat>
 8005d42:	1c43      	adds	r3, r0, #1
 8005d44:	d102      	bne.n	8005d4c <_fstat_r+0x1c>
 8005d46:	682b      	ldr	r3, [r5, #0]
 8005d48:	b103      	cbz	r3, 8005d4c <_fstat_r+0x1c>
 8005d4a:	6023      	str	r3, [r4, #0]
 8005d4c:	bd38      	pop	{r3, r4, r5, pc}
 8005d4e:	bf00      	nop
 8005d50:	20004204 	.word	0x20004204

08005d54 <_isatty_r>:
 8005d54:	b538      	push	{r3, r4, r5, lr}
 8005d56:	4d06      	ldr	r5, [pc, #24]	@ (8005d70 <_isatty_r+0x1c>)
 8005d58:	2300      	movs	r3, #0
 8005d5a:	4604      	mov	r4, r0
 8005d5c:	4608      	mov	r0, r1
 8005d5e:	602b      	str	r3, [r5, #0]
 8005d60:	f7fb fee1 	bl	8001b26 <_isatty>
 8005d64:	1c43      	adds	r3, r0, #1
 8005d66:	d102      	bne.n	8005d6e <_isatty_r+0x1a>
 8005d68:	682b      	ldr	r3, [r5, #0]
 8005d6a:	b103      	cbz	r3, 8005d6e <_isatty_r+0x1a>
 8005d6c:	6023      	str	r3, [r4, #0]
 8005d6e:	bd38      	pop	{r3, r4, r5, pc}
 8005d70:	20004204 	.word	0x20004204

08005d74 <_sbrk_r>:
 8005d74:	b538      	push	{r3, r4, r5, lr}
 8005d76:	4d06      	ldr	r5, [pc, #24]	@ (8005d90 <_sbrk_r+0x1c>)
 8005d78:	2300      	movs	r3, #0
 8005d7a:	4604      	mov	r4, r0
 8005d7c:	4608      	mov	r0, r1
 8005d7e:	602b      	str	r3, [r5, #0]
 8005d80:	f7fb feea 	bl	8001b58 <_sbrk>
 8005d84:	1c43      	adds	r3, r0, #1
 8005d86:	d102      	bne.n	8005d8e <_sbrk_r+0x1a>
 8005d88:	682b      	ldr	r3, [r5, #0]
 8005d8a:	b103      	cbz	r3, 8005d8e <_sbrk_r+0x1a>
 8005d8c:	6023      	str	r3, [r4, #0]
 8005d8e:	bd38      	pop	{r3, r4, r5, pc}
 8005d90:	20004204 	.word	0x20004204

08005d94 <memcpy>:
 8005d94:	440a      	add	r2, r1
 8005d96:	4291      	cmp	r1, r2
 8005d98:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d9c:	d100      	bne.n	8005da0 <memcpy+0xc>
 8005d9e:	4770      	bx	lr
 8005da0:	b510      	push	{r4, lr}
 8005da2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005da6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005daa:	4291      	cmp	r1, r2
 8005dac:	d1f9      	bne.n	8005da2 <memcpy+0xe>
 8005dae:	bd10      	pop	{r4, pc}

08005db0 <abort>:
 8005db0:	b508      	push	{r3, lr}
 8005db2:	2006      	movs	r0, #6
 8005db4:	f000 f85e 	bl	8005e74 <raise>
 8005db8:	2001      	movs	r0, #1
 8005dba:	f7fb fe54 	bl	8001a66 <_exit>

08005dbe <_calloc_r>:
 8005dbe:	b570      	push	{r4, r5, r6, lr}
 8005dc0:	fba1 5402 	umull	r5, r4, r1, r2
 8005dc4:	b934      	cbnz	r4, 8005dd4 <_calloc_r+0x16>
 8005dc6:	4629      	mov	r1, r5
 8005dc8:	f7ff f94a 	bl	8005060 <_malloc_r>
 8005dcc:	4606      	mov	r6, r0
 8005dce:	b928      	cbnz	r0, 8005ddc <_calloc_r+0x1e>
 8005dd0:	4630      	mov	r0, r6
 8005dd2:	bd70      	pop	{r4, r5, r6, pc}
 8005dd4:	220c      	movs	r2, #12
 8005dd6:	6002      	str	r2, [r0, #0]
 8005dd8:	2600      	movs	r6, #0
 8005dda:	e7f9      	b.n	8005dd0 <_calloc_r+0x12>
 8005ddc:	462a      	mov	r2, r5
 8005dde:	4621      	mov	r1, r4
 8005de0:	f7fe f9d4 	bl	800418c <memset>
 8005de4:	e7f4      	b.n	8005dd0 <_calloc_r+0x12>

08005de6 <__ascii_mbtowc>:
 8005de6:	b082      	sub	sp, #8
 8005de8:	b901      	cbnz	r1, 8005dec <__ascii_mbtowc+0x6>
 8005dea:	a901      	add	r1, sp, #4
 8005dec:	b142      	cbz	r2, 8005e00 <__ascii_mbtowc+0x1a>
 8005dee:	b14b      	cbz	r3, 8005e04 <__ascii_mbtowc+0x1e>
 8005df0:	7813      	ldrb	r3, [r2, #0]
 8005df2:	600b      	str	r3, [r1, #0]
 8005df4:	7812      	ldrb	r2, [r2, #0]
 8005df6:	1e10      	subs	r0, r2, #0
 8005df8:	bf18      	it	ne
 8005dfa:	2001      	movne	r0, #1
 8005dfc:	b002      	add	sp, #8
 8005dfe:	4770      	bx	lr
 8005e00:	4610      	mov	r0, r2
 8005e02:	e7fb      	b.n	8005dfc <__ascii_mbtowc+0x16>
 8005e04:	f06f 0001 	mvn.w	r0, #1
 8005e08:	e7f8      	b.n	8005dfc <__ascii_mbtowc+0x16>

08005e0a <__ascii_wctomb>:
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	4608      	mov	r0, r1
 8005e0e:	b141      	cbz	r1, 8005e22 <__ascii_wctomb+0x18>
 8005e10:	2aff      	cmp	r2, #255	@ 0xff
 8005e12:	d904      	bls.n	8005e1e <__ascii_wctomb+0x14>
 8005e14:	228a      	movs	r2, #138	@ 0x8a
 8005e16:	601a      	str	r2, [r3, #0]
 8005e18:	f04f 30ff 	mov.w	r0, #4294967295
 8005e1c:	4770      	bx	lr
 8005e1e:	700a      	strb	r2, [r1, #0]
 8005e20:	2001      	movs	r0, #1
 8005e22:	4770      	bx	lr

08005e24 <_raise_r>:
 8005e24:	291f      	cmp	r1, #31
 8005e26:	b538      	push	{r3, r4, r5, lr}
 8005e28:	4605      	mov	r5, r0
 8005e2a:	460c      	mov	r4, r1
 8005e2c:	d904      	bls.n	8005e38 <_raise_r+0x14>
 8005e2e:	2316      	movs	r3, #22
 8005e30:	6003      	str	r3, [r0, #0]
 8005e32:	f04f 30ff 	mov.w	r0, #4294967295
 8005e36:	bd38      	pop	{r3, r4, r5, pc}
 8005e38:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005e3a:	b112      	cbz	r2, 8005e42 <_raise_r+0x1e>
 8005e3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005e40:	b94b      	cbnz	r3, 8005e56 <_raise_r+0x32>
 8005e42:	4628      	mov	r0, r5
 8005e44:	f000 f830 	bl	8005ea8 <_getpid_r>
 8005e48:	4622      	mov	r2, r4
 8005e4a:	4601      	mov	r1, r0
 8005e4c:	4628      	mov	r0, r5
 8005e4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e52:	f000 b817 	b.w	8005e84 <_kill_r>
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d00a      	beq.n	8005e70 <_raise_r+0x4c>
 8005e5a:	1c59      	adds	r1, r3, #1
 8005e5c:	d103      	bne.n	8005e66 <_raise_r+0x42>
 8005e5e:	2316      	movs	r3, #22
 8005e60:	6003      	str	r3, [r0, #0]
 8005e62:	2001      	movs	r0, #1
 8005e64:	e7e7      	b.n	8005e36 <_raise_r+0x12>
 8005e66:	2100      	movs	r1, #0
 8005e68:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005e6c:	4620      	mov	r0, r4
 8005e6e:	4798      	blx	r3
 8005e70:	2000      	movs	r0, #0
 8005e72:	e7e0      	b.n	8005e36 <_raise_r+0x12>

08005e74 <raise>:
 8005e74:	4b02      	ldr	r3, [pc, #8]	@ (8005e80 <raise+0xc>)
 8005e76:	4601      	mov	r1, r0
 8005e78:	6818      	ldr	r0, [r3, #0]
 8005e7a:	f7ff bfd3 	b.w	8005e24 <_raise_r>
 8005e7e:	bf00      	nop
 8005e80:	20000018 	.word	0x20000018

08005e84 <_kill_r>:
 8005e84:	b538      	push	{r3, r4, r5, lr}
 8005e86:	4d07      	ldr	r5, [pc, #28]	@ (8005ea4 <_kill_r+0x20>)
 8005e88:	2300      	movs	r3, #0
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	4608      	mov	r0, r1
 8005e8e:	4611      	mov	r1, r2
 8005e90:	602b      	str	r3, [r5, #0]
 8005e92:	f7fb fdd8 	bl	8001a46 <_kill>
 8005e96:	1c43      	adds	r3, r0, #1
 8005e98:	d102      	bne.n	8005ea0 <_kill_r+0x1c>
 8005e9a:	682b      	ldr	r3, [r5, #0]
 8005e9c:	b103      	cbz	r3, 8005ea0 <_kill_r+0x1c>
 8005e9e:	6023      	str	r3, [r4, #0]
 8005ea0:	bd38      	pop	{r3, r4, r5, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20004204 	.word	0x20004204

08005ea8 <_getpid_r>:
 8005ea8:	f7fb bdc5 	b.w	8001a36 <_getpid>

08005eac <sqrt>:
 8005eac:	b538      	push	{r3, r4, r5, lr}
 8005eae:	ed2d 8b02 	vpush	{d8}
 8005eb2:	ec55 4b10 	vmov	r4, r5, d0
 8005eb6:	f000 f825 	bl	8005f04 <__ieee754_sqrt>
 8005eba:	4622      	mov	r2, r4
 8005ebc:	462b      	mov	r3, r5
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	4629      	mov	r1, r5
 8005ec2:	eeb0 8a40 	vmov.f32	s16, s0
 8005ec6:	eef0 8a60 	vmov.f32	s17, s1
 8005eca:	f7fa fe3f 	bl	8000b4c <__aeabi_dcmpun>
 8005ece:	b990      	cbnz	r0, 8005ef6 <sqrt+0x4a>
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	f7fa fe10 	bl	8000afc <__aeabi_dcmplt>
 8005edc:	b158      	cbz	r0, 8005ef6 <sqrt+0x4a>
 8005ede:	f7fe f9a7 	bl	8004230 <__errno>
 8005ee2:	2321      	movs	r3, #33	@ 0x21
 8005ee4:	6003      	str	r3, [r0, #0]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	2300      	movs	r3, #0
 8005eea:	4610      	mov	r0, r2
 8005eec:	4619      	mov	r1, r3
 8005eee:	f7fa fcbd 	bl	800086c <__aeabi_ddiv>
 8005ef2:	ec41 0b18 	vmov	d8, r0, r1
 8005ef6:	eeb0 0a48 	vmov.f32	s0, s16
 8005efa:	eef0 0a68 	vmov.f32	s1, s17
 8005efe:	ecbd 8b02 	vpop	{d8}
 8005f02:	bd38      	pop	{r3, r4, r5, pc}

08005f04 <__ieee754_sqrt>:
 8005f04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f08:	4a66      	ldr	r2, [pc, #408]	@ (80060a4 <__ieee754_sqrt+0x1a0>)
 8005f0a:	ec55 4b10 	vmov	r4, r5, d0
 8005f0e:	43aa      	bics	r2, r5
 8005f10:	462b      	mov	r3, r5
 8005f12:	4621      	mov	r1, r4
 8005f14:	d110      	bne.n	8005f38 <__ieee754_sqrt+0x34>
 8005f16:	4622      	mov	r2, r4
 8005f18:	4620      	mov	r0, r4
 8005f1a:	4629      	mov	r1, r5
 8005f1c:	f7fa fb7c 	bl	8000618 <__aeabi_dmul>
 8005f20:	4602      	mov	r2, r0
 8005f22:	460b      	mov	r3, r1
 8005f24:	4620      	mov	r0, r4
 8005f26:	4629      	mov	r1, r5
 8005f28:	f7fa f9c0 	bl	80002ac <__adddf3>
 8005f2c:	4604      	mov	r4, r0
 8005f2e:	460d      	mov	r5, r1
 8005f30:	ec45 4b10 	vmov	d0, r4, r5
 8005f34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f38:	2d00      	cmp	r5, #0
 8005f3a:	dc0e      	bgt.n	8005f5a <__ieee754_sqrt+0x56>
 8005f3c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8005f40:	4322      	orrs	r2, r4
 8005f42:	d0f5      	beq.n	8005f30 <__ieee754_sqrt+0x2c>
 8005f44:	b19d      	cbz	r5, 8005f6e <__ieee754_sqrt+0x6a>
 8005f46:	4622      	mov	r2, r4
 8005f48:	4620      	mov	r0, r4
 8005f4a:	4629      	mov	r1, r5
 8005f4c:	f7fa f9ac 	bl	80002a8 <__aeabi_dsub>
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	f7fa fc8a 	bl	800086c <__aeabi_ddiv>
 8005f58:	e7e8      	b.n	8005f2c <__ieee754_sqrt+0x28>
 8005f5a:	152a      	asrs	r2, r5, #20
 8005f5c:	d115      	bne.n	8005f8a <__ieee754_sqrt+0x86>
 8005f5e:	2000      	movs	r0, #0
 8005f60:	e009      	b.n	8005f76 <__ieee754_sqrt+0x72>
 8005f62:	0acb      	lsrs	r3, r1, #11
 8005f64:	3a15      	subs	r2, #21
 8005f66:	0549      	lsls	r1, r1, #21
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d0fa      	beq.n	8005f62 <__ieee754_sqrt+0x5e>
 8005f6c:	e7f7      	b.n	8005f5e <__ieee754_sqrt+0x5a>
 8005f6e:	462a      	mov	r2, r5
 8005f70:	e7fa      	b.n	8005f68 <__ieee754_sqrt+0x64>
 8005f72:	005b      	lsls	r3, r3, #1
 8005f74:	3001      	adds	r0, #1
 8005f76:	02dc      	lsls	r4, r3, #11
 8005f78:	d5fb      	bpl.n	8005f72 <__ieee754_sqrt+0x6e>
 8005f7a:	1e44      	subs	r4, r0, #1
 8005f7c:	1b12      	subs	r2, r2, r4
 8005f7e:	f1c0 0420 	rsb	r4, r0, #32
 8005f82:	fa21 f404 	lsr.w	r4, r1, r4
 8005f86:	4323      	orrs	r3, r4
 8005f88:	4081      	lsls	r1, r0
 8005f8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f8e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8005f92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f96:	07d2      	lsls	r2, r2, #31
 8005f98:	bf5c      	itt	pl
 8005f9a:	005b      	lslpl	r3, r3, #1
 8005f9c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8005fa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005fa4:	bf58      	it	pl
 8005fa6:	0049      	lslpl	r1, r1, #1
 8005fa8:	2600      	movs	r6, #0
 8005faa:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8005fae:	107f      	asrs	r7, r7, #1
 8005fb0:	0049      	lsls	r1, r1, #1
 8005fb2:	2016      	movs	r0, #22
 8005fb4:	4632      	mov	r2, r6
 8005fb6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8005fba:	1915      	adds	r5, r2, r4
 8005fbc:	429d      	cmp	r5, r3
 8005fbe:	bfde      	ittt	le
 8005fc0:	192a      	addle	r2, r5, r4
 8005fc2:	1b5b      	suble	r3, r3, r5
 8005fc4:	1936      	addle	r6, r6, r4
 8005fc6:	0fcd      	lsrs	r5, r1, #31
 8005fc8:	3801      	subs	r0, #1
 8005fca:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8005fce:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005fd2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8005fd6:	d1f0      	bne.n	8005fba <__ieee754_sqrt+0xb6>
 8005fd8:	4605      	mov	r5, r0
 8005fda:	2420      	movs	r4, #32
 8005fdc:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	eb0c 0e00 	add.w	lr, ip, r0
 8005fe6:	dc02      	bgt.n	8005fee <__ieee754_sqrt+0xea>
 8005fe8:	d113      	bne.n	8006012 <__ieee754_sqrt+0x10e>
 8005fea:	458e      	cmp	lr, r1
 8005fec:	d811      	bhi.n	8006012 <__ieee754_sqrt+0x10e>
 8005fee:	f1be 0f00 	cmp.w	lr, #0
 8005ff2:	eb0e 000c 	add.w	r0, lr, ip
 8005ff6:	da3f      	bge.n	8006078 <__ieee754_sqrt+0x174>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	db3d      	blt.n	8006078 <__ieee754_sqrt+0x174>
 8005ffc:	f102 0801 	add.w	r8, r2, #1
 8006000:	1a9b      	subs	r3, r3, r2
 8006002:	458e      	cmp	lr, r1
 8006004:	bf88      	it	hi
 8006006:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800600a:	eba1 010e 	sub.w	r1, r1, lr
 800600e:	4465      	add	r5, ip
 8006010:	4642      	mov	r2, r8
 8006012:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8006016:	3c01      	subs	r4, #1
 8006018:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800601c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006020:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006024:	d1dc      	bne.n	8005fe0 <__ieee754_sqrt+0xdc>
 8006026:	4319      	orrs	r1, r3
 8006028:	d01b      	beq.n	8006062 <__ieee754_sqrt+0x15e>
 800602a:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80060a8 <__ieee754_sqrt+0x1a4>
 800602e:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80060ac <__ieee754_sqrt+0x1a8>
 8006032:	e9da 0100 	ldrd	r0, r1, [sl]
 8006036:	e9db 2300 	ldrd	r2, r3, [fp]
 800603a:	f7fa f935 	bl	80002a8 <__aeabi_dsub>
 800603e:	e9da 8900 	ldrd	r8, r9, [sl]
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4640      	mov	r0, r8
 8006048:	4649      	mov	r1, r9
 800604a:	f7fa fd61 	bl	8000b10 <__aeabi_dcmple>
 800604e:	b140      	cbz	r0, 8006062 <__ieee754_sqrt+0x15e>
 8006050:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006054:	e9da 0100 	ldrd	r0, r1, [sl]
 8006058:	e9db 2300 	ldrd	r2, r3, [fp]
 800605c:	d10e      	bne.n	800607c <__ieee754_sqrt+0x178>
 800605e:	3601      	adds	r6, #1
 8006060:	4625      	mov	r5, r4
 8006062:	1073      	asrs	r3, r6, #1
 8006064:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8006068:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800606c:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8006070:	086b      	lsrs	r3, r5, #1
 8006072:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8006076:	e759      	b.n	8005f2c <__ieee754_sqrt+0x28>
 8006078:	4690      	mov	r8, r2
 800607a:	e7c1      	b.n	8006000 <__ieee754_sqrt+0xfc>
 800607c:	f7fa f916 	bl	80002ac <__adddf3>
 8006080:	e9da 8900 	ldrd	r8, r9, [sl]
 8006084:	4602      	mov	r2, r0
 8006086:	460b      	mov	r3, r1
 8006088:	4640      	mov	r0, r8
 800608a:	4649      	mov	r1, r9
 800608c:	f7fa fd36 	bl	8000afc <__aeabi_dcmplt>
 8006090:	b120      	cbz	r0, 800609c <__ieee754_sqrt+0x198>
 8006092:	1cab      	adds	r3, r5, #2
 8006094:	bf08      	it	eq
 8006096:	3601      	addeq	r6, #1
 8006098:	3502      	adds	r5, #2
 800609a:	e7e2      	b.n	8006062 <__ieee754_sqrt+0x15e>
 800609c:	1c6b      	adds	r3, r5, #1
 800609e:	f023 0501 	bic.w	r5, r3, #1
 80060a2:	e7de      	b.n	8006062 <__ieee754_sqrt+0x15e>
 80060a4:	7ff00000 	.word	0x7ff00000
 80060a8:	08006520 	.word	0x08006520
 80060ac:	08006518 	.word	0x08006518

080060b0 <_init>:
 80060b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060b2:	bf00      	nop
 80060b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060b6:	bc08      	pop	{r3}
 80060b8:	469e      	mov	lr, r3
 80060ba:	4770      	bx	lr

080060bc <_fini>:
 80060bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060be:	bf00      	nop
 80060c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060c2:	bc08      	pop	{r3}
 80060c4:	469e      	mov	lr, r3
 80060c6:	4770      	bx	lr
