// Seed: 3089232468
module module_0 (
    input tri1 id_0
);
  reg id_2;
  initial begin
    if (1) @* #1 id_2 = 1;
    id_2 <= 1;
  end
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input wor id_2,
    input wire id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri id_7,
    output supply1 id_8,
    output tri id_9,
    output wand id_10,
    output wire id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input wire id_16,
    output tri id_17,
    input wire id_18,
    output wire id_19,
    input tri1 id_20,
    input tri id_21,
    input tri0 id_22,
    input tri id_23,
    input supply1 id_24,
    input tri id_25,
    input uwire id_26
);
  assign id_8 = 1;
  xnor (
      id_19,
      id_18,
      id_25,
      id_16,
      id_14,
      id_4,
      id_21,
      id_5,
      id_6,
      id_3,
      id_15,
      id_26,
      id_13,
      id_23,
      id_22,
      id_24,
      id_12,
      id_2
  );
  module_0(
      id_20
  );
endmodule
