// Depthwise conv2d variant: DEPTHWISE_CONV2D_OX_BLOCK consecutive output
// COLUMNS per thread, one (batch, channel, oy) row. Two-dimensional
// restatement of conv1d_ox.cu — read that file's header comment first.
//
// TARGET SHAPE. The flat depthwise_conv2d kernel in conv.cu gives one thread
// one output element, so it re-derives the (b, c, oy, ox) coordinates, the
// base pointers and every tap bound per element, and reuses nothing between
// adjacent columns. Its loads scale as kernel_h * kernel_w per output, which
// is why the gap to the memory-bandwidth floor widens with kernel size. This
// kernel amortizes the prologue over DEPTHWISE_CONV2D_OX_BLOCK columns and,
// at stride_w == 1 with dilation_w == 1, reuses the overlapping taps:
// kernel_h * (OX_BLOCK + kernel_w - 1) loads instead of
// kernel_h * kernel_w * OX_BLOCK.
//
// TWO PATHS, ONE KERNEL. stride_w and dilation_w are launch-uniform, so
// branching on them costs one uniformly-taken branch per thread, never
// divergence:
//
//   FAST PATH (stride_w == 1, dilation_w == 1): sliding-window reuse along
//   the width axis. For output column p in [0, OX_BLOCK) and tap kx in
//   [0, kernel_w), the absolute input column is t = ix_base0 + p + kx, where
//   ix_base0 is the input column of p = 0 at kx = 0. Walking t ascending from
//   max(0, ix_base0) to min(width, ix_base0 + active - 1 + kernel_w) loads
//   each distinct column once and distributes it to every accumulator p whose
//   kx = t - ix_base0 - p lands in [0, kernel_w). t never leaves [0, width),
//   so an out-of-range tap is skipped rather than dereferenced or substituted
//   with an implicit zero. The row bound (iy in [0, height)) depends only on
//   ky, not on t, so it is tested once per kernel row and the whole run is
//   skipped when it fails.
//
//   GENERAL PATH (stride_w > 1 or dilation_w > 1): once stride_w > 1 the
//   columns each output reads are disjoint, so there is nothing to share.
//   This path runs the per-position bounds-checked accumulation OX_BLOCK
//   times, sharing only the base-pointer and channel prologue. Correct for
//   arbitrary stride/padding/dilation on both axes.
//
// PARTIAL BLOCK. `active = min(OX_BLOCK, output_w - ox_base)` tracks how many
// of the block's columns are real outputs. Inactive lanes run the same loops
// but never store, so control flow stays uniform, and the fast path's upper
// bound on t uses `active` so no lane pulls the run past what it needs.
//
// SUMMATION ORDER. Both paths sum ky-major with kx ascending inside, adding
// bias last — the same order the flat kernel uses, so no reassociation is
// introduced against it.
//
// ACCUMULATION. Half widths accumulate in F32: the macro takes an accumulator
// type and moves values through AccumTraits<dtype, acc>.
// ============================================================================

#include <cuda_fp16.h>
#include <cuda_bf16.h>
#include "dtype_traits.cuh"

// Must match DEPTHWISE_CONV2D_OX_BLOCK in src/runtime/cuda/kernels/conv.rs.
#define DEPTHWISE_CONV2D_OX_BLOCK 4u

#define DEPTHWISE_CONV2D_OX_PARAMS(dtype) \
    const dtype* __restrict__ input, \
    const dtype* __restrict__ weight, \
    const dtype* __restrict__ bias, \
    dtype* __restrict__ output, \
    unsigned int batch, \
    unsigned int channels, \
    unsigned int height, \
    unsigned int width, \
    unsigned int kernel_h, \
    unsigned int kernel_w, \
    unsigned int output_h, \
    unsigned int output_w, \
    unsigned int stride_h, \
    unsigned int stride_w, \
    unsigned int pad_h, \
    unsigned int pad_w, \
    unsigned int dilation_h, \
    unsigned int dilation_w, \
    unsigned int has_bias

#define DEFINE_DEPTHWISE_CONV2D_OX_KERNEL(suffix, dtype, acc) \
__global__ void depthwise_conv2d_ox_##suffix(DEPTHWISE_CONV2D_OX_PARAMS(dtype)) { \
    typedef AccumTraits<dtype, acc> AT; \
    /* The x axis carries (oy, column-block) folded together and is launched as \
       flat CONV_BLOCK_THREADS-wide blocks. A block shaped to the column-block \
       count alone rounds that count up to a candidate width, so every warp \
       carries idle lanes for the whole launch; folding leaves only the single \
       partial block at the tail of the work. Consecutive threadIdx.x still map \
       to consecutive column-blocks of one output row, so coalescing holds \
       except at the row-wrap boundary. Channel and batch stay on grid y and z: \
       folding them in as well would cost three more integer divisions, which \
       does not pay against the lanes recovered. */ \
    unsigned int x_extent = (output_w + (DEPTHWISE_CONV2D_OX_BLOCK - 1u)) / DEPTHWISE_CONV2D_OX_BLOCK; \
    unsigned int wid = blockIdx.x * blockDim.x + threadIdx.x; \
    unsigned int c = blockIdx.y; \
    unsigned int b = blockIdx.z; \
    if (wid >= output_h * x_extent) return; \
    \
    unsigned int oy = wid / x_extent; \
    /* Subtract rather than take a second modulus: one division serves both. */ \
    unsigned int cb = wid - oy * x_extent; \
    /* cb <= x_extent - 1, so ox_base < output_w and `active` is at least 1. */ \
    unsigned int ox_base = cb * DEPTHWISE_CONV2D_OX_BLOCK; \
    \
    unsigned int active = output_w - ox_base; \
    if (active > DEPTHWISE_CONV2D_OX_BLOCK) { active = DEPTHWISE_CONV2D_OX_BLOCK; } \
    \
    const dtype* in_base = input \
        + (size_t)b * channels * height * width \
        + (size_t)c * height * width; \
    const dtype* w_base = weight + (size_t)c * kernel_h * kernel_w; \
    \
    acc acc0 = AT::zero(); \
    acc acc1 = AT::zero(); \
    acc acc2 = AT::zero(); \
    acc acc3 = AT::zero(); \
    \
    if (stride_w == 1u && dilation_w == 1u) { \
        int ix_base0 = (int)ox_base - (int)pad_w; \
        int t_lo = ix_base0; \
        if (t_lo < 0) { t_lo = 0; } \
        int t_hi = ix_base0 + (int)(active - 1u) + (int)kernel_w; \
        if (t_hi > (int)width) { t_hi = (int)width; } \
        \
        for (unsigned int ky = 0; ky < kernel_h; ky++) { \
            int iy = (int)(oy * stride_h + ky * dilation_h) - (int)pad_h; \
            /* Loop-invariant over the whole run: test once, not per column. */ \
            if (iy < 0 || iy >= (int)height) { continue; } \
            const dtype* r = in_base + (size_t)iy * width; \
            const dtype* w = w_base + (size_t)ky * kernel_w; \
            for (int t = t_lo; t < t_hi; t++) { \
                /* One load feeds up to DEPTHWISE_CONV2D_OX_BLOCK accumulators. */ \
                acc x = AT::load(r, t); \
                int kx0 = t - ix_base0; \
                int kx = kx0; \
                if (kx >= 0 && kx < (int)kernel_w) { acc0 = AT::add(acc0, AT::mul(x, AT::load(w, kx))); } \
                kx = kx0 - 1; \
                if (kx >= 0 && kx < (int)kernel_w) { acc1 = AT::add(acc1, AT::mul(x, AT::load(w, kx))); } \
                kx = kx0 - 2; \
                if (kx >= 0 && kx < (int)kernel_w) { acc2 = AT::add(acc2, AT::mul(x, AT::load(w, kx))); } \
                kx = kx0 - 3; \
                if (kx >= 0 && kx < (int)kernel_w) { acc3 = AT::add(acc3, AT::mul(x, AT::load(w, kx))); } \
            } \
        } \
    } else { \
        for (unsigned int p = 0; p < DEPTHWISE_CONV2D_OX_BLOCK && p < active; p++) { \
            unsigned int ox = ox_base + p; \
            acc sum = AT::zero(); \
            for (unsigned int ky = 0; ky < kernel_h; ky++) { \
                int iy = (int)(oy * stride_h + ky * dilation_h) - (int)pad_h; \
                if (iy < 0 || iy >= (int)height) { continue; } \
                const dtype* r = in_base + (size_t)iy * width; \
                const dtype* w = w_base + (size_t)ky * kernel_w; \
                for (unsigned int kx = 0; kx < kernel_w; kx++) { \
                    int ix = (int)(ox * stride_w + kx * dilation_w) - (int)pad_w; \
                    if (ix >= 0 && ix < (int)width) { sum = AT::add(sum, AT::mul(AT::load(r, ix), AT::load(w, (int)kx))); } \
                } \
            } \
            if (p == 0u) { acc0 = sum; } \
            else if (p == 1u) { acc1 = sum; } \
            else if (p == 2u) { acc2 = sum; } \
            else { acc3 = sum; } \
        } \
    } \
    \
    dtype* out_base = output \
        + (size_t)b * channels * output_h * output_w \
        + (size_t)c * output_h * output_w \
        + (size_t)oy * output_w \
        + ox_base; \
    unsigned int has_b = (has_bias != 0u && bias != nullptr) ? 1u : 0u; \
    acc bv = has_b != 0u ? AT::load(bias, (int)c) : AT::zero(); \
    \
    if (has_b != 0u) { acc0 = AT::add(acc0, bv); } \
    AT::store(out_base, 0, acc0); \
    if (active > 1u) { \
        if (has_b != 0u) { acc1 = AT::add(acc1, bv); } \
        AT::store(out_base, 1, acc1); \
    } \
    if (active > 2u) { \
        if (has_b != 0u) { acc2 = AT::add(acc2, bv); } \
        AT::store(out_base, 2, acc2); \
    } \
    if (active > 3u) { \
        if (has_b != 0u) { acc3 = AT::add(acc3, bv); } \
        AT::store(out_base, 3, acc3); \
    } \
}

extern "C" {

DEFINE_DEPTHWISE_CONV2D_OX_KERNEL(f32, float, float)
DEFINE_DEPTHWISE_CONV2D_OX_KERNEL(f64, double, double)
DEFINE_DEPTHWISE_CONV2D_OX_KERNEL(f16, __half, float)
DEFINE_DEPTHWISE_CONV2D_OX_KERNEL(bf16, __nv_bfloat16, float)

} // extern "C"
