Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 12 04:01:00 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               27          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13250)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11124)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13250)
----------------------------
 There are 863 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 2014 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11124)
----------------------------------------------------
 There are 11124 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                11149          inf        0.000                      0                11149           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11149 Endpoints
Min Delay         11149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.598ns  (logic 5.392ns (21.920%)  route 19.206ns (78.080%))
  Logic Levels:           27  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=19, routed)          0.556     0.760    U11/vga_controller/h_count_reg[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.135     0.895 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=5, routed)           0.743     1.638    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I1_O)        0.136     1.774 r  U11/vga_controller/Red_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.344     2.118    U11/vga_controller/h_count_reg[6]_0
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.043     2.161 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.324     2.485    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.528 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.000     3.528    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.043     3.571 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.564     4.136    U11/vga_display/C__0[1]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.043     4.179 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.179    U11/vga_controller/S[0]
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     4.288 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.202     9.490    U11/vga_display/display_data_reg_3392_3455_0_2/ADDRA4
    SLICE_X74Y97         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     9.613 r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMA/O
                         net (fo=1, routed)           0.182     9.794    U11/vga_display/display_data_reg_3392_3455_0_2_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I3_O)        0.043     9.837 r  U11/vga_display/text_ascii_carry_i_116/O
                         net (fo=1, routed)           0.000     9.837    U11/vga_display/text_ascii_carry_i_116_n_0
    SLICE_X77Y97         MUXF7 (Prop_muxf7_I1_O)      0.122     9.959 r  U11/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     9.959    U11/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X77Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.004 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.553    10.558    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.126    10.684 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.382    11.065    U11/vga_display/text_ascii0[0]
    SLICE_X84Y91         LUT2 (Prop_lut2_I0_O)        0.043    11.108 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    11.108    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.232 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.187    11.419    U11/vga_display/font_addr0[0]
    SLICE_X85Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    11.543    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    11.652 r  U11/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         3.116    14.768    U11/vga_display/sel[1]
    SLICE_X72Y79         LUT5 (Prop_lut5_I3_O)        0.131    14.899 r  U11/vga_display/g51_b7/O
                         net (fo=1, routed)           0.473    15.372    U11/vga_display/g51_b7_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.134    15.506 r  U11/vga_display/Red_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    15.506    U11/vga_display/Red_OBUF[3]_inst_i_273_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.101    15.607 r  U11/vga_display/Red_OBUF[3]_inst_i_139/O
                         net (fo=2, routed)           0.418    16.025    U11/vga_display/Red_OBUF[3]_inst_i_139_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I4_O)        0.123    16.148 r  U11/vga_display/Red_OBUF[3]_inst_i_143/O
                         net (fo=1, routed)           0.000    16.148    U11/vga_display/Red_OBUF[3]_inst_i_143_n_0
    SLICE_X75Y80         MUXF7 (Prop_muxf7_I1_O)      0.108    16.256 r  U11/vga_display/Red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    16.256    U11/vga_display/Red_OBUF[3]_inst_i_55_n_0
    SLICE_X75Y80         MUXF8 (Prop_muxf8_I1_O)      0.043    16.299 r  U11/vga_display/Red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.710    17.009    U11/vga_controller/font_data[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.126    17.135 r  U11/vga_controller/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.359    17.493    U11/vga_controller/Red_OBUF[3]_inst_i_10_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.043    17.536 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.104    17.640    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    17.683 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.990    21.673    Blue_OBUF[0]
    T23                  OBUF (Prop_obuf_I_O)         2.925    24.598 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.598    Blue[3]
    T23                                                               r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.511ns  (logic 5.388ns (21.980%)  route 19.124ns (78.020%))
  Logic Levels:           27  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=19, routed)          0.556     0.760    U11/vga_controller/h_count_reg[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.135     0.895 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=5, routed)           0.743     1.638    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I1_O)        0.136     1.774 r  U11/vga_controller/Red_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.344     2.118    U11/vga_controller/h_count_reg[6]_0
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.043     2.161 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.324     2.485    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.528 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.000     3.528    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.043     3.571 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.564     4.136    U11/vga_display/C__0[1]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.043     4.179 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.179    U11/vga_controller/S[0]
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     4.288 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.202     9.490    U11/vga_display/display_data_reg_3392_3455_0_2/ADDRA4
    SLICE_X74Y97         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     9.613 r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMA/O
                         net (fo=1, routed)           0.182     9.794    U11/vga_display/display_data_reg_3392_3455_0_2_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I3_O)        0.043     9.837 r  U11/vga_display/text_ascii_carry_i_116/O
                         net (fo=1, routed)           0.000     9.837    U11/vga_display/text_ascii_carry_i_116_n_0
    SLICE_X77Y97         MUXF7 (Prop_muxf7_I1_O)      0.122     9.959 r  U11/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     9.959    U11/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X77Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.004 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.553    10.558    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.126    10.684 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.382    11.065    U11/vga_display/text_ascii0[0]
    SLICE_X84Y91         LUT2 (Prop_lut2_I0_O)        0.043    11.108 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    11.108    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.232 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.187    11.419    U11/vga_display/font_addr0[0]
    SLICE_X85Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    11.543    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    11.652 r  U11/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         3.116    14.768    U11/vga_display/sel[1]
    SLICE_X72Y79         LUT5 (Prop_lut5_I3_O)        0.131    14.899 r  U11/vga_display/g51_b7/O
                         net (fo=1, routed)           0.473    15.372    U11/vga_display/g51_b7_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.134    15.506 r  U11/vga_display/Red_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    15.506    U11/vga_display/Red_OBUF[3]_inst_i_273_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.101    15.607 r  U11/vga_display/Red_OBUF[3]_inst_i_139/O
                         net (fo=2, routed)           0.418    16.025    U11/vga_display/Red_OBUF[3]_inst_i_139_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I4_O)        0.123    16.148 r  U11/vga_display/Red_OBUF[3]_inst_i_143/O
                         net (fo=1, routed)           0.000    16.148    U11/vga_display/Red_OBUF[3]_inst_i_143_n_0
    SLICE_X75Y80         MUXF7 (Prop_muxf7_I1_O)      0.108    16.256 r  U11/vga_display/Red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    16.256    U11/vga_display/Red_OBUF[3]_inst_i_55_n_0
    SLICE_X75Y80         MUXF8 (Prop_muxf8_I1_O)      0.043    16.299 r  U11/vga_display/Red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.710    17.009    U11/vga_controller/font_data[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.126    17.135 r  U11/vga_controller/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.359    17.493    U11/vga_controller/Red_OBUF[3]_inst_i_10_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.043    17.536 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.104    17.640    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    17.683 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.908    21.591    Blue_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         2.921    24.511 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.511    Blue[2]
    T22                                                               r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.409ns  (logic 5.371ns (22.004%)  route 19.038ns (77.996%))
  Logic Levels:           27  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=19, routed)          0.556     0.760    U11/vga_controller/h_count_reg[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.135     0.895 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=5, routed)           0.743     1.638    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I1_O)        0.136     1.774 r  U11/vga_controller/Red_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.344     2.118    U11/vga_controller/h_count_reg[6]_0
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.043     2.161 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.324     2.485    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.528 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.000     3.528    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.043     3.571 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.564     4.136    U11/vga_display/C__0[1]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.043     4.179 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.179    U11/vga_controller/S[0]
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     4.288 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.202     9.490    U11/vga_display/display_data_reg_3392_3455_0_2/ADDRA4
    SLICE_X74Y97         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     9.613 r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMA/O
                         net (fo=1, routed)           0.182     9.794    U11/vga_display/display_data_reg_3392_3455_0_2_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I3_O)        0.043     9.837 r  U11/vga_display/text_ascii_carry_i_116/O
                         net (fo=1, routed)           0.000     9.837    U11/vga_display/text_ascii_carry_i_116_n_0
    SLICE_X77Y97         MUXF7 (Prop_muxf7_I1_O)      0.122     9.959 r  U11/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     9.959    U11/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X77Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.004 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.553    10.558    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.126    10.684 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.382    11.065    U11/vga_display/text_ascii0[0]
    SLICE_X84Y91         LUT2 (Prop_lut2_I0_O)        0.043    11.108 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    11.108    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.232 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.187    11.419    U11/vga_display/font_addr0[0]
    SLICE_X85Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    11.543    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    11.652 r  U11/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         3.116    14.768    U11/vga_display/sel[1]
    SLICE_X72Y79         LUT5 (Prop_lut5_I3_O)        0.131    14.899 r  U11/vga_display/g51_b7/O
                         net (fo=1, routed)           0.473    15.372    U11/vga_display/g51_b7_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.134    15.506 r  U11/vga_display/Red_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    15.506    U11/vga_display/Red_OBUF[3]_inst_i_273_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.101    15.607 r  U11/vga_display/Red_OBUF[3]_inst_i_139/O
                         net (fo=2, routed)           0.418    16.025    U11/vga_display/Red_OBUF[3]_inst_i_139_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I4_O)        0.123    16.148 r  U11/vga_display/Red_OBUF[3]_inst_i_143/O
                         net (fo=1, routed)           0.000    16.148    U11/vga_display/Red_OBUF[3]_inst_i_143_n_0
    SLICE_X75Y80         MUXF7 (Prop_muxf7_I1_O)      0.108    16.256 r  U11/vga_display/Red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    16.256    U11/vga_display/Red_OBUF[3]_inst_i_55_n_0
    SLICE_X75Y80         MUXF8 (Prop_muxf8_I1_O)      0.043    16.299 r  U11/vga_display/Red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.710    17.009    U11/vga_controller/font_data[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.126    17.135 r  U11/vga_controller/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.359    17.493    U11/vga_controller/Red_OBUF[3]_inst_i_10_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.043    17.536 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.104    17.640    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    17.683 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.822    21.505    Blue_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         2.904    24.408 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.408    Blue[1]
    R20                                                               r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.322ns  (logic 5.371ns (22.082%)  route 18.951ns (77.918%))
  Logic Levels:           27  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=19, routed)          0.556     0.760    U11/vga_controller/h_count_reg[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.135     0.895 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=5, routed)           0.743     1.638    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I1_O)        0.136     1.774 r  U11/vga_controller/Red_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.344     2.118    U11/vga_controller/h_count_reg[6]_0
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.043     2.161 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.324     2.485    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.528 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.000     3.528    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.043     3.571 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.564     4.136    U11/vga_display/C__0[1]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.043     4.179 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.179    U11/vga_controller/S[0]
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     4.288 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.202     9.490    U11/vga_display/display_data_reg_3392_3455_0_2/ADDRA4
    SLICE_X74Y97         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     9.613 r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMA/O
                         net (fo=1, routed)           0.182     9.794    U11/vga_display/display_data_reg_3392_3455_0_2_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I3_O)        0.043     9.837 r  U11/vga_display/text_ascii_carry_i_116/O
                         net (fo=1, routed)           0.000     9.837    U11/vga_display/text_ascii_carry_i_116_n_0
    SLICE_X77Y97         MUXF7 (Prop_muxf7_I1_O)      0.122     9.959 r  U11/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     9.959    U11/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X77Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.004 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.553    10.558    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.126    10.684 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.382    11.065    U11/vga_display/text_ascii0[0]
    SLICE_X84Y91         LUT2 (Prop_lut2_I0_O)        0.043    11.108 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    11.108    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.232 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.187    11.419    U11/vga_display/font_addr0[0]
    SLICE_X85Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    11.543    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    11.652 r  U11/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         3.116    14.768    U11/vga_display/sel[1]
    SLICE_X72Y79         LUT5 (Prop_lut5_I3_O)        0.131    14.899 r  U11/vga_display/g51_b7/O
                         net (fo=1, routed)           0.473    15.372    U11/vga_display/g51_b7_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.134    15.506 r  U11/vga_display/Red_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    15.506    U11/vga_display/Red_OBUF[3]_inst_i_273_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.101    15.607 r  U11/vga_display/Red_OBUF[3]_inst_i_139/O
                         net (fo=2, routed)           0.418    16.025    U11/vga_display/Red_OBUF[3]_inst_i_139_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I4_O)        0.123    16.148 r  U11/vga_display/Red_OBUF[3]_inst_i_143/O
                         net (fo=1, routed)           0.000    16.148    U11/vga_display/Red_OBUF[3]_inst_i_143_n_0
    SLICE_X75Y80         MUXF7 (Prop_muxf7_I1_O)      0.108    16.256 r  U11/vga_display/Red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    16.256    U11/vga_display/Red_OBUF[3]_inst_i_55_n_0
    SLICE_X75Y80         MUXF8 (Prop_muxf8_I1_O)      0.043    16.299 r  U11/vga_display/Red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.710    17.009    U11/vga_controller/font_data[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.126    17.135 r  U11/vga_controller/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.359    17.493    U11/vga_controller/Red_OBUF[3]_inst_i_10_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.043    17.536 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.104    17.640    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    17.683 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.736    21.418    Blue_OBUF[0]
    T20                  OBUF (Prop_obuf_I_O)         2.904    24.322 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.322    Blue[0]
    T20                                                               r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.272ns  (logic 5.407ns (22.275%)  route 18.865ns (77.725%))
  Logic Levels:           27  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=19, routed)          0.556     0.760    U11/vga_controller/h_count_reg[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.135     0.895 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=5, routed)           0.743     1.638    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I1_O)        0.136     1.774 r  U11/vga_controller/Red_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.344     2.118    U11/vga_controller/h_count_reg[6]_0
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.043     2.161 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.324     2.485    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.528 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.000     3.528    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.043     3.571 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.564     4.136    U11/vga_display/C__0[1]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.043     4.179 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.179    U11/vga_controller/S[0]
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     4.288 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.202     9.490    U11/vga_display/display_data_reg_3392_3455_0_2/ADDRA4
    SLICE_X74Y97         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     9.613 r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMA/O
                         net (fo=1, routed)           0.182     9.794    U11/vga_display/display_data_reg_3392_3455_0_2_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I3_O)        0.043     9.837 r  U11/vga_display/text_ascii_carry_i_116/O
                         net (fo=1, routed)           0.000     9.837    U11/vga_display/text_ascii_carry_i_116_n_0
    SLICE_X77Y97         MUXF7 (Prop_muxf7_I1_O)      0.122     9.959 r  U11/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     9.959    U11/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X77Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.004 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.553    10.558    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.126    10.684 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.382    11.065    U11/vga_display/text_ascii0[0]
    SLICE_X84Y91         LUT2 (Prop_lut2_I0_O)        0.043    11.108 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    11.108    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.232 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.187    11.419    U11/vga_display/font_addr0[0]
    SLICE_X85Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    11.543    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    11.652 r  U11/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         3.116    14.768    U11/vga_display/sel[1]
    SLICE_X72Y79         LUT5 (Prop_lut5_I3_O)        0.131    14.899 r  U11/vga_display/g51_b7/O
                         net (fo=1, routed)           0.473    15.372    U11/vga_display/g51_b7_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.134    15.506 r  U11/vga_display/Red_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    15.506    U11/vga_display/Red_OBUF[3]_inst_i_273_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.101    15.607 r  U11/vga_display/Red_OBUF[3]_inst_i_139/O
                         net (fo=2, routed)           0.418    16.025    U11/vga_display/Red_OBUF[3]_inst_i_139_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I4_O)        0.123    16.148 r  U11/vga_display/Red_OBUF[3]_inst_i_143/O
                         net (fo=1, routed)           0.000    16.148    U11/vga_display/Red_OBUF[3]_inst_i_143_n_0
    SLICE_X75Y80         MUXF7 (Prop_muxf7_I1_O)      0.108    16.256 r  U11/vga_display/Red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    16.256    U11/vga_display/Red_OBUF[3]_inst_i_55_n_0
    SLICE_X75Y80         MUXF8 (Prop_muxf8_I1_O)      0.043    16.299 r  U11/vga_display/Red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.710    17.009    U11/vga_controller/font_data[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.126    17.135 r  U11/vga_controller/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.359    17.493    U11/vga_controller/Red_OBUF[3]_inst_i_10_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.043    17.536 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.104    17.640    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    17.683 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.649    21.332    Blue_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         2.940    24.272 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.272    Green[3]
    T25                                                               r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.182ns  (logic 5.403ns (22.344%)  route 18.779ns (77.656%))
  Logic Levels:           27  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=19, routed)          0.556     0.760    U11/vga_controller/h_count_reg[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.135     0.895 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=5, routed)           0.743     1.638    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I1_O)        0.136     1.774 r  U11/vga_controller/Red_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.344     2.118    U11/vga_controller/h_count_reg[6]_0
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.043     2.161 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.324     2.485    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.528 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.000     3.528    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.043     3.571 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.564     4.136    U11/vga_display/C__0[1]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.043     4.179 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.179    U11/vga_controller/S[0]
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     4.288 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.202     9.490    U11/vga_display/display_data_reg_3392_3455_0_2/ADDRA4
    SLICE_X74Y97         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     9.613 r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMA/O
                         net (fo=1, routed)           0.182     9.794    U11/vga_display/display_data_reg_3392_3455_0_2_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I3_O)        0.043     9.837 r  U11/vga_display/text_ascii_carry_i_116/O
                         net (fo=1, routed)           0.000     9.837    U11/vga_display/text_ascii_carry_i_116_n_0
    SLICE_X77Y97         MUXF7 (Prop_muxf7_I1_O)      0.122     9.959 r  U11/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     9.959    U11/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X77Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.004 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.553    10.558    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.126    10.684 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.382    11.065    U11/vga_display/text_ascii0[0]
    SLICE_X84Y91         LUT2 (Prop_lut2_I0_O)        0.043    11.108 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    11.108    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.232 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.187    11.419    U11/vga_display/font_addr0[0]
    SLICE_X85Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    11.543    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    11.652 r  U11/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         3.116    14.768    U11/vga_display/sel[1]
    SLICE_X72Y79         LUT5 (Prop_lut5_I3_O)        0.131    14.899 r  U11/vga_display/g51_b7/O
                         net (fo=1, routed)           0.473    15.372    U11/vga_display/g51_b7_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.134    15.506 r  U11/vga_display/Red_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    15.506    U11/vga_display/Red_OBUF[3]_inst_i_273_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.101    15.607 r  U11/vga_display/Red_OBUF[3]_inst_i_139/O
                         net (fo=2, routed)           0.418    16.025    U11/vga_display/Red_OBUF[3]_inst_i_139_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I4_O)        0.123    16.148 r  U11/vga_display/Red_OBUF[3]_inst_i_143/O
                         net (fo=1, routed)           0.000    16.148    U11/vga_display/Red_OBUF[3]_inst_i_143_n_0
    SLICE_X75Y80         MUXF7 (Prop_muxf7_I1_O)      0.108    16.256 r  U11/vga_display/Red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    16.256    U11/vga_display/Red_OBUF[3]_inst_i_55_n_0
    SLICE_X75Y80         MUXF8 (Prop_muxf8_I1_O)      0.043    16.299 r  U11/vga_display/Red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.710    17.009    U11/vga_controller/font_data[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.126    17.135 r  U11/vga_controller/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.359    17.493    U11/vga_controller/Red_OBUF[3]_inst_i_10_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.043    17.536 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.104    17.640    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    17.683 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.563    21.246    Blue_OBUF[0]
    T24                  OBUF (Prop_obuf_I_O)         2.936    24.182 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.182    Green[2]
    T24                                                               r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.089ns  (logic 5.396ns (22.399%)  route 18.693ns (77.601%))
  Logic Levels:           27  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=19, routed)          0.556     0.760    U11/vga_controller/h_count_reg[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.135     0.895 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=5, routed)           0.743     1.638    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I1_O)        0.136     1.774 r  U11/vga_controller/Red_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.344     2.118    U11/vga_controller/h_count_reg[6]_0
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.043     2.161 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.324     2.485    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.528 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.000     3.528    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.043     3.571 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.564     4.136    U11/vga_display/C__0[1]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.043     4.179 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.179    U11/vga_controller/S[0]
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     4.288 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.202     9.490    U11/vga_display/display_data_reg_3392_3455_0_2/ADDRA4
    SLICE_X74Y97         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     9.613 r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMA/O
                         net (fo=1, routed)           0.182     9.794    U11/vga_display/display_data_reg_3392_3455_0_2_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I3_O)        0.043     9.837 r  U11/vga_display/text_ascii_carry_i_116/O
                         net (fo=1, routed)           0.000     9.837    U11/vga_display/text_ascii_carry_i_116_n_0
    SLICE_X77Y97         MUXF7 (Prop_muxf7_I1_O)      0.122     9.959 r  U11/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     9.959    U11/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X77Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.004 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.553    10.558    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.126    10.684 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.382    11.065    U11/vga_display/text_ascii0[0]
    SLICE_X84Y91         LUT2 (Prop_lut2_I0_O)        0.043    11.108 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    11.108    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.232 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.187    11.419    U11/vga_display/font_addr0[0]
    SLICE_X85Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    11.543    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    11.652 r  U11/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         3.116    14.768    U11/vga_display/sel[1]
    SLICE_X72Y79         LUT5 (Prop_lut5_I3_O)        0.131    14.899 r  U11/vga_display/g51_b7/O
                         net (fo=1, routed)           0.473    15.372    U11/vga_display/g51_b7_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.134    15.506 r  U11/vga_display/Red_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    15.506    U11/vga_display/Red_OBUF[3]_inst_i_273_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.101    15.607 r  U11/vga_display/Red_OBUF[3]_inst_i_139/O
                         net (fo=2, routed)           0.418    16.025    U11/vga_display/Red_OBUF[3]_inst_i_139_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I4_O)        0.123    16.148 r  U11/vga_display/Red_OBUF[3]_inst_i_143/O
                         net (fo=1, routed)           0.000    16.148    U11/vga_display/Red_OBUF[3]_inst_i_143_n_0
    SLICE_X75Y80         MUXF7 (Prop_muxf7_I1_O)      0.108    16.256 r  U11/vga_display/Red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    16.256    U11/vga_display/Red_OBUF[3]_inst_i_55_n_0
    SLICE_X75Y80         MUXF8 (Prop_muxf8_I1_O)      0.043    16.299 r  U11/vga_display/Red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.710    17.009    U11/vga_controller/font_data[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.126    17.135 r  U11/vga_controller/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.359    17.493    U11/vga_controller/Red_OBUF[3]_inst_i_10_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.043    17.536 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.104    17.640    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    17.683 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.477    21.160    Blue_OBUF[0]
    R23                  OBUF (Prop_obuf_I_O)         2.929    24.089 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.089    Green[1]
    R23                                                               r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.999ns  (logic 5.392ns (22.468%)  route 18.607ns (77.532%))
  Logic Levels:           27  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=19, routed)          0.556     0.760    U11/vga_controller/h_count_reg[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.135     0.895 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=5, routed)           0.743     1.638    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I1_O)        0.136     1.774 r  U11/vga_controller/Red_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.344     2.118    U11/vga_controller/h_count_reg[6]_0
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.043     2.161 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.324     2.485    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.528 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.000     3.528    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.043     3.571 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.564     4.136    U11/vga_display/C__0[1]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.043     4.179 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.179    U11/vga_controller/S[0]
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     4.288 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.202     9.490    U11/vga_display/display_data_reg_3392_3455_0_2/ADDRA4
    SLICE_X74Y97         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     9.613 r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMA/O
                         net (fo=1, routed)           0.182     9.794    U11/vga_display/display_data_reg_3392_3455_0_2_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I3_O)        0.043     9.837 r  U11/vga_display/text_ascii_carry_i_116/O
                         net (fo=1, routed)           0.000     9.837    U11/vga_display/text_ascii_carry_i_116_n_0
    SLICE_X77Y97         MUXF7 (Prop_muxf7_I1_O)      0.122     9.959 r  U11/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     9.959    U11/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X77Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.004 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.553    10.558    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.126    10.684 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.382    11.065    U11/vga_display/text_ascii0[0]
    SLICE_X84Y91         LUT2 (Prop_lut2_I0_O)        0.043    11.108 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    11.108    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.232 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.187    11.419    U11/vga_display/font_addr0[0]
    SLICE_X85Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    11.543    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    11.652 r  U11/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         3.116    14.768    U11/vga_display/sel[1]
    SLICE_X72Y79         LUT5 (Prop_lut5_I3_O)        0.131    14.899 r  U11/vga_display/g51_b7/O
                         net (fo=1, routed)           0.473    15.372    U11/vga_display/g51_b7_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.134    15.506 r  U11/vga_display/Red_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    15.506    U11/vga_display/Red_OBUF[3]_inst_i_273_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.101    15.607 r  U11/vga_display/Red_OBUF[3]_inst_i_139/O
                         net (fo=2, routed)           0.418    16.025    U11/vga_display/Red_OBUF[3]_inst_i_139_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I4_O)        0.123    16.148 r  U11/vga_display/Red_OBUF[3]_inst_i_143/O
                         net (fo=1, routed)           0.000    16.148    U11/vga_display/Red_OBUF[3]_inst_i_143_n_0
    SLICE_X75Y80         MUXF7 (Prop_muxf7_I1_O)      0.108    16.256 r  U11/vga_display/Red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    16.256    U11/vga_display/Red_OBUF[3]_inst_i_55_n_0
    SLICE_X75Y80         MUXF8 (Prop_muxf8_I1_O)      0.043    16.299 r  U11/vga_display/Red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.710    17.009    U11/vga_controller/font_data[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.126    17.135 r  U11/vga_controller/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.359    17.493    U11/vga_controller/Red_OBUF[3]_inst_i_10_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.043    17.536 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.104    17.640    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    17.683 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.391    21.074    Blue_OBUF[0]
    R22                  OBUF (Prop_obuf_I_O)         2.925    23.999 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.999    Green[0]
    R22                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.900ns  (logic 5.379ns (22.508%)  route 18.521ns (77.492%))
  Logic Levels:           27  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=19, routed)          0.556     0.760    U11/vga_controller/h_count_reg[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.135     0.895 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=5, routed)           0.743     1.638    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I1_O)        0.136     1.774 r  U11/vga_controller/Red_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.344     2.118    U11/vga_controller/h_count_reg[6]_0
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.043     2.161 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.324     2.485    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.528 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.000     3.528    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.043     3.571 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.564     4.136    U11/vga_display/C__0[1]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.043     4.179 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.179    U11/vga_controller/S[0]
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     4.288 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.202     9.490    U11/vga_display/display_data_reg_3392_3455_0_2/ADDRA4
    SLICE_X74Y97         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     9.613 r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMA/O
                         net (fo=1, routed)           0.182     9.794    U11/vga_display/display_data_reg_3392_3455_0_2_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I3_O)        0.043     9.837 r  U11/vga_display/text_ascii_carry_i_116/O
                         net (fo=1, routed)           0.000     9.837    U11/vga_display/text_ascii_carry_i_116_n_0
    SLICE_X77Y97         MUXF7 (Prop_muxf7_I1_O)      0.122     9.959 r  U11/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     9.959    U11/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X77Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.004 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.553    10.558    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.126    10.684 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.382    11.065    U11/vga_display/text_ascii0[0]
    SLICE_X84Y91         LUT2 (Prop_lut2_I0_O)        0.043    11.108 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    11.108    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.232 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.187    11.419    U11/vga_display/font_addr0[0]
    SLICE_X85Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    11.543    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    11.652 r  U11/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         3.116    14.768    U11/vga_display/sel[1]
    SLICE_X72Y79         LUT5 (Prop_lut5_I3_O)        0.131    14.899 r  U11/vga_display/g51_b7/O
                         net (fo=1, routed)           0.473    15.372    U11/vga_display/g51_b7_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.134    15.506 r  U11/vga_display/Red_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    15.506    U11/vga_display/Red_OBUF[3]_inst_i_273_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.101    15.607 r  U11/vga_display/Red_OBUF[3]_inst_i_139/O
                         net (fo=2, routed)           0.418    16.025    U11/vga_display/Red_OBUF[3]_inst_i_139_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I4_O)        0.123    16.148 r  U11/vga_display/Red_OBUF[3]_inst_i_143/O
                         net (fo=1, routed)           0.000    16.148    U11/vga_display/Red_OBUF[3]_inst_i_143_n_0
    SLICE_X75Y80         MUXF7 (Prop_muxf7_I1_O)      0.108    16.256 r  U11/vga_display/Red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    16.256    U11/vga_display/Red_OBUF[3]_inst_i_55_n_0
    SLICE_X75Y80         MUXF8 (Prop_muxf8_I1_O)      0.043    16.299 r  U11/vga_display/Red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.710    17.009    U11/vga_controller/font_data[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.126    17.135 r  U11/vga_controller/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.359    17.493    U11/vga_controller/Red_OBUF[3]_inst_i_10_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.043    17.536 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.104    17.640    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    17.683 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.305    20.988    Blue_OBUF[0]
    P21                  OBUF (Prop_obuf_I_O)         2.912    23.900 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.900    Red[3]
    P21                                                               r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.815ns  (logic 5.380ns (22.591%)  route 18.435ns (77.409%))
  Logic Levels:           27  (CARRY4=3 FDRE=1 LUT2=3 LUT4=1 LUT5=5 LUT6=7 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=19, routed)          0.556     0.760    U11/vga_controller/h_count_reg[1]
    SLICE_X83Y94         LUT2 (Prop_lut2_I0_O)        0.135     0.895 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=5, routed)           0.743     1.638    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I1_O)        0.136     1.774 r  U11/vga_controller/Red_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.344     2.118    U11/vga_controller/h_count_reg[6]_0
    SLICE_X84Y90         LUT5 (Prop_lut5_I3_O)        0.043     2.161 f  U11/vga_controller/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.324     2.485    U11/vga_controller/h_count_reg[8]_1
    SLICE_X84Y89         LUT5 (Prop_lut5_I4_O)        0.043     2.528 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.000     3.528    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.043     3.571 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.564     4.136    U11/vga_display/C__0[1]
    SLICE_X83Y90         LUT4 (Prop_lut4_I0_O)        0.043     4.179 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     4.179    U11/vga_controller/S[0]
    SLICE_X83Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     4.288 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.202     9.490    U11/vga_display/display_data_reg_3392_3455_0_2/ADDRA4
    SLICE_X74Y97         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.123     9.613 r  U11/vga_display/display_data_reg_3392_3455_0_2/RAMA/O
                         net (fo=1, routed)           0.182     9.794    U11/vga_display/display_data_reg_3392_3455_0_2_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I3_O)        0.043     9.837 r  U11/vga_display/text_ascii_carry_i_116/O
                         net (fo=1, routed)           0.000     9.837    U11/vga_display/text_ascii_carry_i_116_n_0
    SLICE_X77Y97         MUXF7 (Prop_muxf7_I1_O)      0.122     9.959 r  U11/vga_display/text_ascii_carry_i_58/O
                         net (fo=1, routed)           0.000     9.959    U11/vga_display/text_ascii_carry_i_58_n_0
    SLICE_X77Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.004 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           0.553    10.558    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X85Y97         LUT6 (Prop_lut6_I0_O)        0.126    10.684 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.382    11.065    U11/vga_display/text_ascii0[0]
    SLICE_X84Y91         LUT2 (Prop_lut2_I0_O)        0.043    11.108 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    11.108    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.232 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.187    11.419    U11/vga_display/font_addr0[0]
    SLICE_X85Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  U11/vga_display/g0_b0_i_7/O
                         net (fo=1, routed)           0.000    11.543    U11/vga_display/g0_b0_i_7_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    11.652 r  U11/vga_display/g0_b0_i_4/O[1]
                         net (fo=414, routed)         3.116    14.768    U11/vga_display/sel[1]
    SLICE_X72Y79         LUT5 (Prop_lut5_I3_O)        0.131    14.899 r  U11/vga_display/g51_b7/O
                         net (fo=1, routed)           0.473    15.372    U11/vga_display/g51_b7_n_0
    SLICE_X72Y79         LUT6 (Prop_lut6_I0_O)        0.134    15.506 r  U11/vga_display/Red_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    15.506    U11/vga_display/Red_OBUF[3]_inst_i_273_n_0
    SLICE_X72Y79         MUXF7 (Prop_muxf7_I0_O)      0.101    15.607 r  U11/vga_display/Red_OBUF[3]_inst_i_139/O
                         net (fo=2, routed)           0.418    16.025    U11/vga_display/Red_OBUF[3]_inst_i_139_n_0
    SLICE_X75Y80         LUT5 (Prop_lut5_I4_O)        0.123    16.148 r  U11/vga_display/Red_OBUF[3]_inst_i_143/O
                         net (fo=1, routed)           0.000    16.148    U11/vga_display/Red_OBUF[3]_inst_i_143_n_0
    SLICE_X75Y80         MUXF7 (Prop_muxf7_I1_O)      0.108    16.256 r  U11/vga_display/Red_OBUF[3]_inst_i_55/O
                         net (fo=1, routed)           0.000    16.256    U11/vga_display/Red_OBUF[3]_inst_i_55_n_0
    SLICE_X75Y80         MUXF8 (Prop_muxf8_I1_O)      0.043    16.299 r  U11/vga_display/Red_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.710    17.009    U11/vga_controller/font_data[3]
    SLICE_X80Y84         LUT5 (Prop_lut5_I0_O)        0.126    17.135 r  U11/vga_controller/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.359    17.493    U11/vga_controller/Red_OBUF[3]_inst_i_10_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.043    17.536 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.104    17.640    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I1_O)        0.043    17.683 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.219    20.902    Blue_OBUF[0]
    R21                  OBUF (Prop_obuf_I_O)         2.913    23.815 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.815    Red[2]
    R21                                                               r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/IdEx_pc4_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_pc4_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y129        FDCE                         0.000     0.000 r  U1/U2/IdEx_pc4_reg[31]/C
    SLICE_X91Y129        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/IdEx_pc4_reg[31]/Q
                         net (fo=1, routed)           0.054     0.145    U1/U2/IdEx_pc4[31]
    SLICE_X90Y129        FDCE                                         r  U1/U2/ExMa_pc4_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y125        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[28]/C
    SLICE_X91Y125        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[28]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[28]
    SLICE_X91Y125        FDCE                                         r  U1/U2/MaWb_pc4_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y117        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[4]/C
    SLICE_X95Y117        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[4]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[4]
    SLICE_X95Y117        FDCE                                         r  U1/U2/MaWb_pc4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y120        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[5]/C
    SLICE_X99Y120        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc4_reg[5]/Q
                         net (fo=1, routed)           0.055     0.155    U1/U2/ExMa_pc4[5]
    SLICE_X99Y120        FDCE                                         r  U1/U2/MaWb_pc4_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_pc4_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_pc4_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.107ns (66.963%)  route 0.053ns (33.037%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y121        FDCE                         0.000     0.000 r  U1/U2/IdEx_pc4_reg[15]/C
    SLICE_X94Y121        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U1/U2/IdEx_pc4_reg[15]/Q
                         net (fo=1, routed)           0.053     0.160    U1/U2/IdEx_pc4[15]
    SLICE_X94Y121        FDCE                                         r  U1/U2/ExMa_pc4_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_pc4_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_pc4_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.107ns (66.843%)  route 0.053ns (33.157%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y121        FDCE                         0.000     0.000 r  U1/U2/IdEx_pc4_reg[1]/C
    SLICE_X98Y121        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  U1/U2/IdEx_pc4_reg[1]/Q
                         net (fo=1, routed)           0.053     0.160    U1/U2/IdEx_pc4[1]
    SLICE_X99Y121        FDCE                                         r  U1/U2/ExMa_pc4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/PC_U/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/IfId_pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y118        FDCE                         0.000     0.000 r  U1/U2/PC_U/Q_reg[0]/C
    SLICE_X95Y118        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/PC_U/Q_reg[0]/Q
                         net (fo=4, routed)           0.070     0.170    U1/U2/Q_reg[31][0]
    SLICE_X95Y118        FDCE                                         r  U1/U2/IfId_pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y127        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[27]/C
    SLICE_X90Y127        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_pc4_reg[27]/Q
                         net (fo=1, routed)           0.055     0.173    U1/U2/ExMa_pc4[27]
    SLICE_X90Y127        FDCE                                         r  U1/U2/MaWb_pc4_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc4_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc4_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y117        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc4_reg[8]/C
    SLICE_X94Y117        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_pc4_reg[8]/Q
                         net (fo=1, routed)           0.055     0.173    U1/U2/ExMa_pc4[8]
    SLICE_X94Y117        FDCE                                         r  U1/U2/MaWb_pc4_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.118ns (65.447%)  route 0.062ns (34.553%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDCE                         0.000     0.000 r  U1/U2/ExMa_pc_reg[8]/C
    SLICE_X86Y118        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_pc_reg[8]/Q
                         net (fo=2, routed)           0.062     0.180    U1/U2/ExMa_pc_reg[31]_0[4]
    SLICE_X86Y118        FDCE                                         r  U1/U2/MaWb_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------





