ARM GAS  /tmp/ccNqf2oy.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"periph_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.periph_DMA_Serial,"ax",%progbits
  18              		.align	1
  19              		.global	periph_DMA_Serial
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	periph_DMA_Serial:
  26              	.LFB123:
  27              		.file 1 "Bsp/periph_dma.c"
   1:Bsp/periph_dma.c **** #include "periph_dma.h"
   2:Bsp/periph_dma.c **** #include "stm32f4xx_dma.h"
   3:Bsp/periph_dma.c **** #include "periph_gpio.h"
   4:Bsp/periph_dma.c **** #include <string.h>
   5:Bsp/periph_dma.c **** 
   6:Bsp/periph_dma.c **** static dma_irq_callback callback_list[DMA_SUM][DMA_STREAM_SUM] = {
   7:Bsp/periph_dma.c **** 	{NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL},
   8:Bsp/periph_dma.c **** 	{NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL},
   9:Bsp/periph_dma.c **** };
  10:Bsp/periph_dma.c **** 
  11:Bsp/periph_dma.c **** void periph_DMA_Serial(DMA_InitTypeDef *DMA_InitStructure, uint32_t DMA_Channel, uint32_t Periph_AD
  12:Bsp/periph_dma.c **** {
  28              		.loc 1 12 0
  29              		.cfi_startproc
  30              		@ args = 8, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
  34 0000 10B4     		push	{r4}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 4, -4
  38 0002 9DF80840 		ldrb	r4, [sp, #8]	@ zero_extendqisi2
  13:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_Channel = DMA_Channel;
  39              		.loc 1 13 0
  40 0006 0160     		str	r1, [r0]
  14:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralBaseAddr = Periph_ADDR;
  41              		.loc 1 14 0
  42 0008 4260     		str	r2, [r0, #4]
  15:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_Memory0BaseAddr = Buff_ADDR;
  43              		.loc 1 15 0
ARM GAS  /tmp/ccNqf2oy.s 			page 2


  44 000a 8360     		str	r3, [r0, #8]
  16:Bsp/periph_dma.c **** 
  17:Bsp/periph_dma.c **** 	if (mode == Serial_DMA_RX)
  45              		.loc 1 17 0
  46 000c 022C     		cmp	r4, #2
  47 000e 15D0     		beq	.L5
  18:Bsp/periph_dma.c **** 	{
  19:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_DIR = DMA_DIR_PeripheralToMemory;
  20:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Circular;
  21:Bsp/periph_dma.c **** 	}
  22:Bsp/periph_dma.c **** 	else if (mode == Serial_DMA_TX)
  48              		.loc 1 22 0
  49 0010 012C     		cmp	r4, #1
  50 0012 19D0     		beq	.L6
  51              	.LVL1:
  52              	.L3:
  23:Bsp/periph_dma.c **** 	{
  24:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_DIR = DMA_DIR_MemoryToPeripheral;
  25:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Normal;
  26:Bsp/periph_dma.c **** 	}
  27:Bsp/periph_dma.c **** 
  28:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_BufferSize = Buff_Size;
  53              		.loc 1 28 0
  54 0014 019B     		ldr	r3, [sp, #4]
  55 0016 0361     		str	r3, [r0, #16]
  29:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
  56              		.loc 1 29 0
  57 0018 0023     		movs	r3, #0
  58 001a 4361     		str	r3, [r0, #20]
  30:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_MemoryInc = DMA_MemoryInc_Enable;
  59              		.loc 1 30 0
  60 001c 4FF48062 		mov	r2, #1024
  61              	.LVL2:
  62 0020 8261     		str	r2, [r0, #24]
  31:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
  63              		.loc 1 31 0
  64 0022 C361     		str	r3, [r0, #28]
  32:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
  65              		.loc 1 32 0
  66 0024 0362     		str	r3, [r0, #32]
  33:Bsp/periph_dma.c **** 
  34:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_Priority = DMA_Priority_Medium;
  67              		.loc 1 34 0
  68 0026 4FF48032 		mov	r2, #65536
  69 002a 8262     		str	r2, [r0, #40]
  35:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_FIFOMode = DMA_FIFOMode_Disable;
  70              		.loc 1 35 0
  71 002c C362     		str	r3, [r0, #44]
  36:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
  72              		.loc 1 36 0
  73 002e 0322     		movs	r2, #3
  74 0030 0263     		str	r2, [r0, #48]
  37:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_MemoryBurst = DMA_MemoryBurst_Single;
  75              		.loc 1 37 0
  76 0032 4363     		str	r3, [r0, #52]
  38:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
  77              		.loc 1 38 0
ARM GAS  /tmp/ccNqf2oy.s 			page 3


  78 0034 8363     		str	r3, [r0, #56]
  39:Bsp/periph_dma.c **** }
  79              		.loc 1 39 0
  80 0036 5DF8044B 		ldr	r4, [sp], #4
  81              	.LCFI1:
  82              		.cfi_remember_state
  83              		.cfi_restore 4
  84              		.cfi_def_cfa_offset 0
  85              	.LVL3:
  86 003a 7047     		bx	lr
  87              	.LVL4:
  88              	.L5:
  89              	.LCFI2:
  90              		.cfi_restore_state
  19:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Circular;
  91              		.loc 1 19 0
  92 003c 0023     		movs	r3, #0
  93              	.LVL5:
  94 003e C360     		str	r3, [r0, #12]
  20:Bsp/periph_dma.c **** 	}
  95              		.loc 1 20 0
  96 0040 4FF48073 		mov	r3, #256
  97 0044 4362     		str	r3, [r0, #36]
  98 0046 E5E7     		b	.L3
  99              	.LVL6:
 100              	.L6:
  24:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Normal;
 101              		.loc 1 24 0
 102 0048 4023     		movs	r3, #64
 103              	.LVL7:
 104 004a C360     		str	r3, [r0, #12]
  25:Bsp/periph_dma.c **** 	}
 105              		.loc 1 25 0
 106 004c 0023     		movs	r3, #0
 107 004e 4362     		str	r3, [r0, #36]
 108 0050 E0E7     		b	.L3
 109              		.cfi_endproc
 110              	.LFE123:
 112              		.section	.text.periph_DMA_TIM,"ax",%progbits
 113              		.align	1
 114              		.global	periph_DMA_TIM
 115              		.syntax unified
 116              		.thumb
 117              		.thumb_func
 118              		.fpu fpv4-sp-d16
 120              	periph_DMA_TIM:
 121              	.LFB124:
  40:Bsp/periph_dma.c **** 
  41:Bsp/periph_dma.c **** void periph_DMA_TIM(DMA_InitTypeDef *DMA_InitStructure, uint32_t DMA_Channel, uint32_t Periph_ADDR,
  42:Bsp/periph_dma.c **** {
 122              		.loc 1 42 0
 123              		.cfi_startproc
 124              		@ args = 4, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
 127              	.LVL8:
  43:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_Channel = DMA_Channel;
ARM GAS  /tmp/ccNqf2oy.s 			page 4


 128              		.loc 1 43 0
 129 0000 0160     		str	r1, [r0]
  44:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralBaseAddr = Periph_ADDR;
 130              		.loc 1 44 0
 131 0002 4260     		str	r2, [r0, #4]
  45:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_Memory0BaseAddr = Buff_ADDR;
 132              		.loc 1 45 0
 133 0004 8360     		str	r3, [r0, #8]
  46:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_DIR = DMA_DIR_MemoryToPeripheral;
 134              		.loc 1 46 0
 135 0006 4023     		movs	r3, #64
 136              	.LVL9:
 137 0008 C360     		str	r3, [r0, #12]
  47:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_BufferSize = Buff_Size;
 138              		.loc 1 47 0
 139 000a 009B     		ldr	r3, [sp]
 140 000c 0361     		str	r3, [r0, #16]
  48:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 141              		.loc 1 48 0
 142 000e 0023     		movs	r3, #0
 143 0010 4361     		str	r3, [r0, #20]
  49:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_MemoryInc = DMA_MemoryInc_Enable;
 144              		.loc 1 49 0
 145 0012 4FF48062 		mov	r2, #1024
 146              	.LVL10:
 147 0016 8261     		str	r2, [r0, #24]
  50:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 148              		.loc 1 50 0
 149 0018 4FF48052 		mov	r2, #4096
 150 001c C261     		str	r2, [r0, #28]
  51:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_MemoryDataSize = DMA_PeripheralDataSize_Word;
 151              		.loc 1 51 0
 152 001e 0262     		str	r2, [r0, #32]
  52:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_Mode = DMA_Mode_Normal;
 153              		.loc 1 52 0
 154 0020 4362     		str	r3, [r0, #36]
  53:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_Priority = DMA_Priority_Medium;
 155              		.loc 1 53 0
 156 0022 4FF48032 		mov	r2, #65536
 157 0026 8262     		str	r2, [r0, #40]
  54:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_FIFOMode = DMA_FIFOMode_Disable;
 158              		.loc 1 54 0
 159 0028 C362     		str	r3, [r0, #44]
  55:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 160              		.loc 1 55 0
 161 002a 0322     		movs	r2, #3
 162 002c 0263     		str	r2, [r0, #48]
  56:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 163              		.loc 1 56 0
 164 002e 4363     		str	r3, [r0, #52]
  57:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 165              		.loc 1 57 0
 166 0030 8363     		str	r3, [r0, #56]
 167 0032 7047     		bx	lr
 168              		.cfi_endproc
 169              	.LFE124:
 171              		.section	.text.periph_DMA_WithoutIRQ_Init,"ax",%progbits
ARM GAS  /tmp/ccNqf2oy.s 			page 5


 172              		.align	1
 173              		.global	periph_DMA_WithoutIRQ_Init
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 177              		.fpu fpv4-sp-d16
 179              	periph_DMA_WithoutIRQ_Init:
 180              	.LFB125:
  58:Bsp/periph_dma.c **** }
  59:Bsp/periph_dma.c **** 
  60:Bsp/periph_dma.c **** void periph_DMA_WithoutIRQ_Init(uint32_t DMA_CLK, DMA_Stream_TypeDef *DMA_Stream, DMA_InitTypeDef *
  61:Bsp/periph_dma.c **** {
 181              		.loc 1 61 0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              	.LVL11:
 186 0000 70B5     		push	{r4, r5, r6, lr}
 187              	.LCFI3:
 188              		.cfi_def_cfa_offset 16
 189              		.cfi_offset 4, -16
 190              		.cfi_offset 5, -12
 191              		.cfi_offset 6, -8
 192              		.cfi_offset 14, -4
 193 0002 0C46     		mov	r4, r1
 194 0004 1646     		mov	r6, r2
 195 0006 1D46     		mov	r5, r3
  62:Bsp/periph_dma.c **** 	RCC_AHB1PeriphClockCmd(DMA_CLK, ENABLE);
 196              		.loc 1 62 0
 197 0008 0121     		movs	r1, #1
 198              	.LVL12:
 199 000a FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 200              	.LVL13:
  63:Bsp/periph_dma.c **** 	DMA_DeInit(DMA_Stream);
 201              		.loc 1 63 0
 202 000e 2046     		mov	r0, r4
 203 0010 FFF7FEFF 		bl	DMA_DeInit
 204              	.LVL14:
 205              	.L9:
  64:Bsp/periph_dma.c **** 	while (DMA_GetCmdStatus(DMA_Stream) != DISABLE)
 206              		.loc 1 64 0 discriminator 1
 207 0014 2046     		mov	r0, r4
 208 0016 FFF7FEFF 		bl	DMA_GetCmdStatus
 209              	.LVL15:
 210 001a 0028     		cmp	r0, #0
 211 001c FAD1     		bne	.L9
  65:Bsp/periph_dma.c **** 		;
  66:Bsp/periph_dma.c **** 	DMA_Init(DMA_Stream, DMA_InitStructure);
 212              		.loc 1 66 0
 213 001e 3146     		mov	r1, r6
 214 0020 2046     		mov	r0, r4
 215 0022 FFF7FEFF 		bl	DMA_Init
 216              	.LVL16:
  67:Bsp/periph_dma.c **** 	DMA_Cmd(DMA_Stream, State);
 217              		.loc 1 67 0
 218 0026 2946     		mov	r1, r5
 219 0028 2046     		mov	r0, r4
ARM GAS  /tmp/ccNqf2oy.s 			page 6


 220 002a FFF7FEFF 		bl	DMA_Cmd
 221              	.LVL17:
 222 002e 70BD     		pop	{r4, r5, r6, pc}
 223              		.cfi_endproc
 224              	.LFE125:
 226              		.section	.text.periph_DMA_WithIRQ_Init,"ax",%progbits
 227              		.align	1
 228              		.global	periph_DMA_WithIRQ_Init
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 232              		.fpu fpv4-sp-d16
 234              	periph_DMA_WithIRQ_Init:
 235              	.LFB126:
  68:Bsp/periph_dma.c **** }
  69:Bsp/periph_dma.c **** 
  70:Bsp/periph_dma.c **** void periph_DMA_WithIRQ_Init(uint32_t DMA_CLK, DMA_Stream_TypeDef *DMA_Stream, DMA_InitTypeDef *DMA
  71:Bsp/periph_dma.c **** {
 236              		.loc 1 71 0
 237              		.cfi_startproc
 238              		@ args = 4, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              	.LVL18:
 241 0000 70B5     		push	{r4, r5, r6, lr}
 242              	.LCFI4:
 243              		.cfi_def_cfa_offset 16
 244              		.cfi_offset 4, -16
 245              		.cfi_offset 5, -12
 246              		.cfi_offset 6, -8
 247              		.cfi_offset 14, -4
 248 0002 0C46     		mov	r4, r1
 249 0004 1646     		mov	r6, r2
 250 0006 1D46     		mov	r5, r3
  72:Bsp/periph_dma.c **** 	RCC_AHB1PeriphClockCmd(DMA_CLK, ENABLE);
 251              		.loc 1 72 0
 252 0008 0121     		movs	r1, #1
 253              	.LVL19:
 254 000a FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 255              	.LVL20:
  73:Bsp/periph_dma.c **** 	DMA_DeInit(DMA_Stream);
 256              		.loc 1 73 0
 257 000e 2046     		mov	r0, r4
 258 0010 FFF7FEFF 		bl	DMA_DeInit
 259              	.LVL21:
 260              	.L12:
  74:Bsp/periph_dma.c **** 	while (DMA_GetCmdStatus(DMA_Stream) != DISABLE)
 261              		.loc 1 74 0 discriminator 1
 262 0014 2046     		mov	r0, r4
 263 0016 FFF7FEFF 		bl	DMA_GetCmdStatus
 264              	.LVL22:
 265 001a 0028     		cmp	r0, #0
 266 001c FAD1     		bne	.L12
  75:Bsp/periph_dma.c **** 		;
  76:Bsp/periph_dma.c **** 	DMA_Init(DMA_Stream, DMA_InitStructure);
 267              		.loc 1 76 0
 268 001e 3146     		mov	r1, r6
 269 0020 2046     		mov	r0, r4
ARM GAS  /tmp/ccNqf2oy.s 			page 7


 270 0022 FFF7FEFF 		bl	DMA_Init
 271              	.LVL23:
  77:Bsp/periph_dma.c **** 	DMA_ITConfig(DMA_Stream, DMA_IT, ENABLE);
 272              		.loc 1 77 0
 273 0026 0122     		movs	r2, #1
 274 0028 2946     		mov	r1, r5
 275 002a 2046     		mov	r0, r4
 276 002c FFF7FEFF 		bl	DMA_ITConfig
 277              	.LVL24:
  78:Bsp/periph_dma.c **** 	DMA_Cmd(DMA_Stream, State);
 278              		.loc 1 78 0
 279 0030 9DF81010 		ldrb	r1, [sp, #16]	@ zero_extendqisi2
 280 0034 2046     		mov	r0, r4
 281 0036 FFF7FEFF 		bl	DMA_Cmd
 282              	.LVL25:
 283 003a 70BD     		pop	{r4, r5, r6, pc}
 284              		.cfi_endproc
 285              	.LFE126:
 287              		.section	.text.periph_DMA_Set_State,"ax",%progbits
 288              		.align	1
 289              		.global	periph_DMA_Set_State
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 293              		.fpu fpv4-sp-d16
 295              	periph_DMA_Set_State:
 296              	.LFB127:
  79:Bsp/periph_dma.c **** }
  80:Bsp/periph_dma.c **** 
  81:Bsp/periph_dma.c **** void periph_DMA_Set_State(DMA_Stream_TypeDef *DMA_Stream, FunctionalState State)
  82:Bsp/periph_dma.c **** {
 297              		.loc 1 82 0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301              	.LVL26:
 302 0000 08B5     		push	{r3, lr}
 303              	.LCFI5:
 304              		.cfi_def_cfa_offset 8
 305              		.cfi_offset 3, -8
 306              		.cfi_offset 14, -4
  83:Bsp/periph_dma.c **** 	DMA_Cmd(DMA_Stream, State);
 307              		.loc 1 83 0
 308 0002 FFF7FEFF 		bl	DMA_Cmd
 309              	.LVL27:
 310 0006 08BD     		pop	{r3, pc}
 311              		.cfi_endproc
 312              	.LFE127:
 314              		.section	.text.periph_Set_DMA_IRQCallback,"ax",%progbits
 315              		.align	1
 316              		.global	periph_Set_DMA_IRQCallback
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 320              		.fpu fpv4-sp-d16
 322              	periph_Set_DMA_IRQCallback:
 323              	.LFB128:
ARM GAS  /tmp/ccNqf2oy.s 			page 8


  84:Bsp/periph_dma.c **** }
  85:Bsp/periph_dma.c **** 
  86:Bsp/periph_dma.c **** void periph_Set_DMA_IRQCallback(uint8_t DMAx, uint8_t Stream, dma_irq_callback callback)
  87:Bsp/periph_dma.c **** {
 324              		.loc 1 87 0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 0
 327              		@ frame_needed = 0, uses_anonymous_args = 0
 328              		@ link register save eliminated.
 329              	.LVL28:
  88:Bsp/periph_dma.c **** 	callback_list[DMAx][Stream] = callback;
 330              		.loc 1 88 0
 331 0000 01EBC001 		add	r1, r1, r0, lsl #3
 332              	.LVL29:
 333 0004 014B     		ldr	r3, .L17
 334 0006 43F82120 		str	r2, [r3, r1, lsl #2]
 335 000a 7047     		bx	lr
 336              	.L18:
 337              		.align	2
 338              	.L17:
 339 000c 00000000 		.word	.LANCHOR0
 340              		.cfi_endproc
 341              	.LFE128:
 343              		.section	.text.periph_Get_DMA_IRQCallback,"ax",%progbits
 344              		.align	1
 345              		.global	periph_Get_DMA_IRQCallback
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 349              		.fpu fpv4-sp-d16
 351              	periph_Get_DMA_IRQCallback:
 352              	.LFB129:
  89:Bsp/periph_dma.c **** }
  90:Bsp/periph_dma.c **** 
  91:Bsp/periph_dma.c **** dma_irq_callback periph_Get_DMA_IRQCallback(uint8_t DMAx, uint8_t Stream)
  92:Bsp/periph_dma.c **** {
 353              		.loc 1 92 0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		@ link register save eliminated.
 358              	.LVL30:
  93:Bsp/periph_dma.c **** 	return callback_list[DMAx][Stream];
 359              		.loc 1 93 0
 360 0000 01EBC001 		add	r1, r1, r0, lsl #3
 361              	.LVL31:
  94:Bsp/periph_dma.c **** }
 362              		.loc 1 94 0
 363 0004 014B     		ldr	r3, .L20
 364 0006 53F82100 		ldr	r0, [r3, r1, lsl #2]
 365              	.LVL32:
 366 000a 7047     		bx	lr
 367              	.L21:
 368              		.align	2
 369              	.L20:
 370 000c 00000000 		.word	.LANCHOR0
 371              		.cfi_endproc
ARM GAS  /tmp/ccNqf2oy.s 			page 9


 372              	.LFE129:
 374              		.section	.bss.callback_list,"aw",%nobits
 375              		.align	2
 376              		.set	.LANCHOR0,. + 0
 379              	callback_list:
 380 0000 00000000 		.space	64
 380      00000000 
 380      00000000 
 380      00000000 
 380      00000000 
 381              		.text
 382              	.Letext0:
 383              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 384              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 385              		.file 4 "F4_CORE/core_cm4.h"
 386              		.file 5 "USER/system_stm32f4xx.h"
 387              		.file 6 "USER/stm32f4xx.h"
 388              		.file 7 "FWLIB/inc/stm32f4xx_dma.h"
 389              		.file 8 "Bsp/periph_dma.h"
 390              		.file 9 "/usr/include/newlib/sys/lock.h"
 391              		.file 10 "/usr/include/newlib/sys/_types.h"
 392              		.file 11 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 393              		.file 12 "/usr/include/newlib/sys/reent.h"
 394              		.file 13 "FWLIB/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccNqf2oy.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 periph_dma.c
     /tmp/ccNqf2oy.s:18     .text.periph_DMA_Serial:0000000000000000 $t
     /tmp/ccNqf2oy.s:25     .text.periph_DMA_Serial:0000000000000000 periph_DMA_Serial
     /tmp/ccNqf2oy.s:113    .text.periph_DMA_TIM:0000000000000000 $t
     /tmp/ccNqf2oy.s:120    .text.periph_DMA_TIM:0000000000000000 periph_DMA_TIM
     /tmp/ccNqf2oy.s:172    .text.periph_DMA_WithoutIRQ_Init:0000000000000000 $t
     /tmp/ccNqf2oy.s:179    .text.periph_DMA_WithoutIRQ_Init:0000000000000000 periph_DMA_WithoutIRQ_Init
     /tmp/ccNqf2oy.s:227    .text.periph_DMA_WithIRQ_Init:0000000000000000 $t
     /tmp/ccNqf2oy.s:234    .text.periph_DMA_WithIRQ_Init:0000000000000000 periph_DMA_WithIRQ_Init
     /tmp/ccNqf2oy.s:288    .text.periph_DMA_Set_State:0000000000000000 $t
     /tmp/ccNqf2oy.s:295    .text.periph_DMA_Set_State:0000000000000000 periph_DMA_Set_State
     /tmp/ccNqf2oy.s:315    .text.periph_Set_DMA_IRQCallback:0000000000000000 $t
     /tmp/ccNqf2oy.s:322    .text.periph_Set_DMA_IRQCallback:0000000000000000 periph_Set_DMA_IRQCallback
     /tmp/ccNqf2oy.s:339    .text.periph_Set_DMA_IRQCallback:000000000000000c $d
     /tmp/ccNqf2oy.s:344    .text.periph_Get_DMA_IRQCallback:0000000000000000 $t
     /tmp/ccNqf2oy.s:351    .text.periph_Get_DMA_IRQCallback:0000000000000000 periph_Get_DMA_IRQCallback
     /tmp/ccNqf2oy.s:370    .text.periph_Get_DMA_IRQCallback:000000000000000c $d
     /tmp/ccNqf2oy.s:375    .bss.callback_list:0000000000000000 $d
     /tmp/ccNqf2oy.s:379    .bss.callback_list:0000000000000000 callback_list
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
RCC_AHB1PeriphClockCmd
DMA_DeInit
DMA_GetCmdStatus
DMA_Init
DMA_Cmd
DMA_ITConfig
