Analysis & Elaboration report for mips
Thu Nov 28 13:32:04 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: fluxo_dados:FD
  5. Parameter Settings for User Entity Instance: fluxo_dados:FD|bancoRegistradores:BR
  6. Parameter Settings for User Entity Instance: fluxo_dados:FD|ULA:ULA
  7. Parameter Settings for User Entity Instance: fluxo_dados:FD|Registrador:PC
  8. Parameter Settings for User Entity Instance: fluxo_dados:FD|somador:Somador_imediato
  9. Parameter Settings for User Entity Instance: fluxo_dados:FD|soma4:Somador
 10. Parameter Settings for User Entity Instance: fluxo_dados:FD|ROM:ROM
 11. Parameter Settings for User Entity Instance: fluxo_dados:FD|single_port_RAM:RAM
 12. Parameter Settings for User Entity Instance: fluxo_dados:FD|estendeSinalGenerico:extensor
 13. Parameter Settings for User Entity Instance: fluxo_dados:FD|shift2_imediato:shift
 14. Parameter Settings for User Entity Instance: fluxo_dados:FD|shift2:shift_jump
 15. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_Ula_Memoria
 16. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_Rd_Rt
 17. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_Banco_Ula
 18. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_beq
 19. Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_jump
 20. Parameter Settings for User Entity Instance: uc:UC
 21. Analysis & Elaboration Settings
 22. Port Connectivity Checks: "fluxo_dados:FD|Registrador:PC"
 23. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Nov 28 13:32:04 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; mips                                        ;
; Top-level Entity Name              ; mips                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; largurarom     ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|bancoRegistradores:BR ;
+---------------------+-------+-----------------------------------------------------+
; Parameter Name      ; Value ; Type                                                ;
+---------------------+-------+-----------------------------------------------------+
; larguradados        ; 32    ; Signed Integer                                      ;
; larguraendbancoregs ; 5     ; Signed Integer                                      ;
+---------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|ULA:ULA ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; num_bits       ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|Registrador:PC ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; num_bits       ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|somador:Somador_imediato ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|soma4:Somador ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                   ;
; incremento     ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|ROM:ROM ;
+-----------------+-------+-------------------------------------------+
; Parameter Name  ; Value ; Type                                      ;
+-----------------+-------+-------------------------------------------+
; datawidth       ; 32    ; Signed Integer                            ;
; addrwidth       ; 8     ; Signed Integer                            ;
; memoryaddrwidth ; 6     ; Signed Integer                            ;
+-----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|single_port_RAM:RAM ;
+-----------------+-------+-------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                  ;
+-----------------+-------+-------------------------------------------------------+
; datawidth       ; 32    ; Signed Integer                                        ;
; addrwidth       ; 32    ; Signed Integer                                        ;
; memoryaddrwidth ; 6     ; Signed Integer                                        ;
+-----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|estendeSinalGenerico:extensor ;
+--------------------+-------+--------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                         ;
+--------------------+-------+--------------------------------------------------------------+
; larguradadoentrada ; 16    ; Signed Integer                                               ;
; larguradadosaida   ; 32    ; Signed Integer                                               ;
+--------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|shift2_imediato:shift ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; larguradado    ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|shift2:shift_jump ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; larguradado    ; 26    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_Ula_Memoria ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_Rd_Rt ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; larguradados   ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_Banco_Ula ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_beq ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fluxo_dados:FD|muxGenerico2:mux_jump ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Parameter Settings for User Entity Instance: uc:UC ;
+----------------+-------+---------------------------+
; Parameter Name ; Value ; Type                      ;
+----------------+-------+---------------------------+
; datawidth      ; 6     ; Signed Integer            ;
+----------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; mips               ; mips               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "fluxo_dados:FD|Registrador:PC" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                  ;
; reset  ; Input ; Info     ; Stuck at VCC                  ;
+--------+-------+----------+-------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 28 13:31:56 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ULA.vhd
    Info (12022): Found design unit 1: ULA-behv File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/ULA.vhd Line: 24
    Info (12023): Found entity 1: ULA File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/ULA.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file UC_ULA.vhd
    Info (12022): Found design unit 1: UC_ULA-bhv File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/UC_ULA.vhd Line: 18
    Info (12023): Found entity 1: UC_ULA File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/UC_ULA.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file uc.vhd
    Info (12022): Found design unit 1: uc-bhv File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/uc.vhd Line: 21
    Info (12023): Found entity 1: uc File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/uc.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-comportamento File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/somador.vhd Line: 18
    Info (12023): Found entity 1: somador File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/somador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file soma4.vhd
    Info (12022): Found design unit 1: soma4-comportamento File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/soma4.vhd Line: 18
    Info (12023): Found entity 1: soma4 File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/soma4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file single_port_RAM.vhd
    Info (12022): Found design unit 1: single_port_RAM-rtl File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/single_port_RAM.vhd Line: 20
    Info (12023): Found entity 1: single_port_RAM File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/single_port_RAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shift2_imediato.vhd
    Info (12022): Found design unit 1: shift2_imediato-comportamento File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/shift2_imediato.vhd Line: 16
    Info (12023): Found entity 1: shift2_imediato File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/shift2_imediato.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shift2.vhd
    Info (12022): Found design unit 1: shift2-comportamento File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/shift2.vhd Line: 16
    Info (12023): Found entity 1: shift2 File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/shift2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ROM.vhd
    Info (12022): Found design unit 1: ROM-assincrona File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/ROM.vhd Line: 15
    Info (12023): Found entity 1: ROM File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/ROM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file Registrador.vhd
    Info (12022): Found design unit 1: Registrador-rtl File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/Registrador.vhd Line: 26
    Info (12023): Found entity 1: Registrador File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/Registrador.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file muxGenerico2.vhd
    Info (12022): Found design unit 1: muxGenerico2-comportamento File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/muxGenerico2.vhd Line: 17
    Info (12023): Found entity 1: muxGenerico2 File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/muxGenerico2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mips.vhd
    Info (12022): Found design unit 1: mips-estrutural File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/mips.vhd Line: 23
    Info (12023): Found entity 1: mips File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/mips.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fluxo_dados.vhd
    Info (12022): Found design unit 1: fluxo_dados-estrutural File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 26
    Info (12023): Found entity 1: fluxo_dados File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd
    Info (12022): Found design unit 1: estendeSinalGenerico-comportamento File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/estendeSinalGenerico.vhd Line: 19
    Info (12023): Found entity 1: estendeSinalGenerico File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/estendeSinalGenerico.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file constantesMIPS.vhd
    Info (12022): Found design unit 1: constantesMIPS File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/constantesMIPS.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clock_generator.vhd
    Info (12022): Found design unit 1: clock_generator-test File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/clock_generator.vhd Line: 18
    Info (12023): Found entity 1: clock_generator File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/clock_generator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-rtl File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/bancoRegistradores.vhd Line: 30
    Info (12023): Found entity 1: bancoRegistradores File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/bancoRegistradores.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file regPIPE.vhd
    Info (12022): Found design unit 1: regPIPE-rtl File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/regPIPE.vhd Line: 44
    Info (12023): Found entity 1: regPIPE File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/regPIPE.vhd Line: 8
Info (12127): Elaborating entity "mips" for the top level hierarchy
Info (12128): Elaborating entity "fluxo_dados" for hierarchy "fluxo_dados:FD" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/mips.vhd Line: 46
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "fluxo_dados:FD|bancoRegistradores:BR" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 96
Info (12128): Elaborating entity "ULA" for hierarchy "fluxo_dados:FD|ULA:ULA" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 113
Info (12128): Elaborating entity "UC_ULA" for hierarchy "fluxo_dados:FD|UC_ULA:UCULA" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 125
Info (12128): Elaborating entity "Registrador" for hierarchy "fluxo_dados:FD|Registrador:PC" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 134
Info (12128): Elaborating entity "somador" for hierarchy "fluxo_dados:FD|somador:Somador_imediato" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 146
Info (12128): Elaborating entity "soma4" for hierarchy "fluxo_dados:FD|soma4:Somador" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 156
Info (12128): Elaborating entity "ROM" for hierarchy "fluxo_dados:FD|ROM:ROM" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 166
Info (12128): Elaborating entity "single_port_RAM" for hierarchy "fluxo_dados:FD|single_port_RAM:RAM" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 177
Info (12128): Elaborating entity "estendeSinalGenerico" for hierarchy "fluxo_dados:FD|estendeSinalGenerico:extensor" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 192
Info (12128): Elaborating entity "shift2_imediato" for hierarchy "fluxo_dados:FD|shift2_imediato:shift" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 202
Info (12128): Elaborating entity "shift2" for hierarchy "fluxo_dados:FD|shift2:shift_jump" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 212
Info (12128): Elaborating entity "muxGenerico2" for hierarchy "fluxo_dados:FD|muxGenerico2:mux_Ula_Memoria" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 222
Info (12128): Elaborating entity "muxGenerico2" for hierarchy "fluxo_dados:FD|muxGenerico2:mux_Rd_Rt" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/fluxo_dados.vhd Line: 233
Info (12128): Elaborating entity "uc" for hierarchy "uc:UC" File: /home/arqcomp/instruc_R_mlkda/mips-SemUC(1)_restored/mips.vhd Line: 59
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1270 megabytes
    Info: Processing ended: Thu Nov 28 13:32:04 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:21


