/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  reg [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  reg [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_11z | celloutsig_1_10z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[117]);
  assign celloutsig_1_13z = ~((celloutsig_1_4z | celloutsig_1_0z) & celloutsig_1_11z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_4z) & celloutsig_0_1z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_0z) & celloutsig_0_5z);
  assign celloutsig_0_28z = ~((celloutsig_0_5z | celloutsig_0_4z) & celloutsig_0_2z);
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_1z) & celloutsig_0_2z);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_1z);
  assign celloutsig_1_8z = celloutsig_1_2z | ~(in_data[183]);
  assign celloutsig_0_8z = celloutsig_0_6z | ~(celloutsig_0_4z);
  assign celloutsig_1_0z = in_data[138] | ~(in_data[131]);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[124]);
  assign celloutsig_1_10z = ~(celloutsig_1_8z ^ celloutsig_1_1z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ in_data[30]);
  assign celloutsig_0_7z = { in_data[51:49], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z } / { 1'h1, in_data[90:86], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_13z[4:1], celloutsig_0_18z } / { 1'h1, celloutsig_0_13z[3:1], celloutsig_0_20z };
  assign celloutsig_0_27z = celloutsig_0_17z[8:2] / { 1'h1, celloutsig_0_17z[5:4], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_0_1z = in_data[66:64] === in_data[91:89];
  assign celloutsig_0_23z = { celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_10z } === { celloutsig_0_21z[1], celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_18z = { in_data[6:4], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z } || { in_data[35:34], celloutsig_0_13z };
  assign celloutsig_0_2z = { in_data[65:59], celloutsig_0_1z, celloutsig_0_1z } || { in_data[73:66], celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_5z & ~(celloutsig_1_4z);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(in_data[79]);
  assign celloutsig_0_11z = celloutsig_0_6z & ~(celloutsig_0_7z[4]);
  assign celloutsig_0_20z = celloutsig_0_11z & ~(celloutsig_0_11z);
  assign celloutsig_0_13z = - { in_data[84:82], celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_0z = ~^ in_data[91:85];
  assign celloutsig_0_10z = ~^ { in_data[48:28], celloutsig_0_6z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_18z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_18z = { in_data[137:128], celloutsig_1_13z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_17z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_17z = { in_data[57:55], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_1z) | (celloutsig_1_2z & celloutsig_1_2z));
  assign { out_data[138:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
