// Seed: 3371320233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always_latch @(negedge id_4 < id_2) begin
    $display;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    output wand id_4,
    output tri1 id_5,
    input uwire id_6
);
  wire id_8;
  id_9(
      .id_0(id_5 - 1),
      .id_1(1),
      .id_2(1),
      .id_3(id_1),
      .id_4(id_0),
      .id_5(id_8),
      .id_6(1),
      .id_7(id_0 != 1),
      .id_8(1),
      .id_9()
  ); module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
  wire id_10 = id_8;
endmodule
