$date
	Fri Nov 26 18:29:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module banco_capa $end
$var wire 1 ! valid_contador_synth $end
$var wire 1 " valid_contador $end
$var wire 3 # umbral_bajo [2:0] $end
$var wire 3 $ umbral_alto [2:0] $end
$var wire 5 % salida_contador_synth [4:0] $end
$var wire 5 & salida_contador [4:0] $end
$var wire 1 ' reset $end
$var wire 1 ( req $end
$var wire 4 ) pop_fifo_azules [3:0] $end
$var wire 1 * init $end
$var wire 3 + idx [2:0] $end
$var wire 1 , idle_synth $end
$var wire 1 - idle $end
$var wire 12 . data_out_fifo_azul_p3_synth [11:0] $end
$var wire 12 / data_out_fifo_azul_p3 [11:0] $end
$var wire 12 0 data_out_fifo_azul_p2_synth [11:0] $end
$var wire 12 1 data_out_fifo_azul_p2 [11:0] $end
$var wire 12 2 data_out_fifo_azul_p1_synth [11:0] $end
$var wire 12 3 data_out_fifo_azul_p1 [11:0] $end
$var wire 12 4 data_out_fifo_azul_p0_synth [11:0] $end
$var wire 12 5 data_out_fifo_azul_p0 [11:0] $end
$var wire 1 6 clk $end
$var wire 1 7 PUSH $end
$var wire 12 8 FIFO_in [11:0] $end
$var wire 1 9 Enable $end
$scope module conductual $end
$var wire 1 : almost_empty_fifo_central $end
$var wire 1 ; almost_empty_principal $end
$var wire 1 < almost_full_fifo_central $end
$var wire 1 = almost_full_principal $end
$var wire 1 " valid_contador $end
$var wire 3 > umbral_bajo [2:0] $end
$var wire 3 ? umbral_alto [2:0] $end
$var wire 12 @ salida_fifo_principal [11:0] $end
$var wire 12 A salida_fifo_central [11:0] $end
$var wire 5 B salida_contador [4:0] $end
$var wire 1 ' reset $end
$var wire 1 ( req $end
$var wire 4 C push_fifos_azules [3:0] $end
$var wire 4 D push_fifos_amarillos [3:0] $end
$var wire 4 E pop_fifos_amarillos [3:0] $end
$var wire 1 F pop_fifo_principal $end
$var wire 4 G pop_fifo_azules [3:0] $end
$var wire 3 H interno_bajo [2:0] $end
$var wire 3 I interno_alto [2:0] $end
$var wire 1 * init $end
$var wire 3 J idx [2:0] $end
$var wire 1 - idle $end
$var wire 4 K full_fifos_azules [3:0] $end
$var wire 4 L full_fifos_amarillos [3:0] $end
$var wire 1 M full_fifo_princiapl $end
$var wire 1 N full_fifo_central $end
$var wire 4 O empty_fifos_azules [3:0] $end
$var wire 4 P empty_fifos_amarillos [3:0] $end
$var wire 1 Q empty_fifo_principal $end
$var wire 1 R empty_fifo_central $end
$var wire 12 S data_out_fifo_azul_p3 [11:0] $end
$var wire 12 T data_out_fifo_azul_p2 [11:0] $end
$var wire 12 U data_out_fifo_azul_p1 [11:0] $end
$var wire 12 V data_out_fifo_azul_p0 [11:0] $end
$var wire 1 6 clk $end
$var wire 4 W almost_full_fifos_azules [3:0] $end
$var wire 4 X almost_full_fifos_amarillos [3:0] $end
$var wire 4 Y almost_empty_fifos_azules [3:0] $end
$var wire 4 Z almost_empty_fifos_amarillos [3:0] $end
$var wire 1 7 PUSH $end
$var wire 12 [ FIFO_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 10 \ All_fifo_empty [9:0] $end
$var reg 12 ] entrada_fifo_central [11:0] $end
$scope module FIFO_amarillo_p0 $end
$var wire 1 ^ FIFO_almost_empty $end
$var wire 1 _ FIFO_almost_full $end
$var wire 1 ` read_enable $end
$var wire 1 a write_enable $end
$var wire 3 b interno_bajo [2:0] $end
$var wire 3 c interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 d FIFO_full $end
$var wire 1 e FIFO_empty $end
$var wire 12 f FIFO_data_out [11:0] $end
$var wire 12 g FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 h espacios_ocupados [7:0] $end
$var reg 3 i rd_ptr [2:0] $end
$var reg 3 j wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 k rd_ptr [2:0] $end
$var wire 1 ` read_enable $end
$var wire 3 l wr_ptr [2:0] $end
$var wire 1 a write_enable $end
$var wire 1 6 clk $end
$var wire 12 m FIFO_data_in [11:0] $end
$var reg 12 n FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_amarillo_p1 $end
$var wire 1 o FIFO_almost_empty $end
$var wire 1 p FIFO_almost_full $end
$var wire 1 q read_enable $end
$var wire 1 r write_enable $end
$var wire 3 s interno_bajo [2:0] $end
$var wire 3 t interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 u FIFO_full $end
$var wire 1 v FIFO_empty $end
$var wire 12 w FIFO_data_out [11:0] $end
$var wire 12 x FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 y espacios_ocupados [7:0] $end
$var reg 3 z rd_ptr [2:0] $end
$var reg 3 { wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 | rd_ptr [2:0] $end
$var wire 1 q read_enable $end
$var wire 3 } wr_ptr [2:0] $end
$var wire 1 r write_enable $end
$var wire 1 6 clk $end
$var wire 12 ~ FIFO_data_in [11:0] $end
$var reg 12 !" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_amarillo_p2 $end
$var wire 1 "" FIFO_almost_empty $end
$var wire 1 #" FIFO_almost_full $end
$var wire 1 $" read_enable $end
$var wire 1 %" write_enable $end
$var wire 3 &" interno_bajo [2:0] $end
$var wire 3 '" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 (" FIFO_full $end
$var wire 1 )" FIFO_empty $end
$var wire 12 *" FIFO_data_out [11:0] $end
$var wire 12 +" FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 ," espacios_ocupados [7:0] $end
$var reg 3 -" rd_ptr [2:0] $end
$var reg 3 ." wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 /" rd_ptr [2:0] $end
$var wire 1 $" read_enable $end
$var wire 3 0" wr_ptr [2:0] $end
$var wire 1 %" write_enable $end
$var wire 1 6 clk $end
$var wire 12 1" FIFO_data_in [11:0] $end
$var reg 12 2" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_amarillo_p3 $end
$var wire 1 3" FIFO_almost_empty $end
$var wire 1 4" FIFO_almost_full $end
$var wire 1 5" read_enable $end
$var wire 1 6" write_enable $end
$var wire 3 7" interno_bajo [2:0] $end
$var wire 3 8" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 9" FIFO_full $end
$var wire 1 :" FIFO_empty $end
$var wire 12 ;" FIFO_data_out [11:0] $end
$var wire 12 <" FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 =" espacios_ocupados [7:0] $end
$var reg 3 >" rd_ptr [2:0] $end
$var reg 3 ?" wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 @" rd_ptr [2:0] $end
$var wire 1 5" read_enable $end
$var wire 3 A" wr_ptr [2:0] $end
$var wire 1 6" write_enable $end
$var wire 1 6 clk $end
$var wire 12 B" FIFO_data_in [11:0] $end
$var reg 12 C" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_azul_p0 $end
$var wire 1 D" FIFO_almost_empty $end
$var wire 1 E" FIFO_almost_full $end
$var wire 1 F" read_enable $end
$var wire 1 G" write_enable $end
$var wire 3 H" interno_bajo [2:0] $end
$var wire 3 I" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 J" FIFO_full $end
$var wire 1 K" FIFO_empty $end
$var wire 12 L" FIFO_data_out [11:0] $end
$var wire 12 M" FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 N" espacios_ocupados [7:0] $end
$var reg 3 O" rd_ptr [2:0] $end
$var reg 3 P" wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 Q" rd_ptr [2:0] $end
$var wire 1 F" read_enable $end
$var wire 3 R" wr_ptr [2:0] $end
$var wire 1 G" write_enable $end
$var wire 1 6 clk $end
$var wire 12 S" FIFO_data_in [11:0] $end
$var reg 12 T" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_azul_p1 $end
$var wire 1 U" FIFO_almost_empty $end
$var wire 1 V" FIFO_almost_full $end
$var wire 1 W" read_enable $end
$var wire 1 X" write_enable $end
$var wire 3 Y" interno_bajo [2:0] $end
$var wire 3 Z" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 [" FIFO_full $end
$var wire 1 \" FIFO_empty $end
$var wire 12 ]" FIFO_data_out [11:0] $end
$var wire 12 ^" FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 _" espacios_ocupados [7:0] $end
$var reg 3 `" rd_ptr [2:0] $end
$var reg 3 a" wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 b" rd_ptr [2:0] $end
$var wire 1 W" read_enable $end
$var wire 3 c" wr_ptr [2:0] $end
$var wire 1 X" write_enable $end
$var wire 1 6 clk $end
$var wire 12 d" FIFO_data_in [11:0] $end
$var reg 12 e" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_azul_p2 $end
$var wire 1 f" FIFO_almost_empty $end
$var wire 1 g" FIFO_almost_full $end
$var wire 1 h" read_enable $end
$var wire 1 i" write_enable $end
$var wire 3 j" interno_bajo [2:0] $end
$var wire 3 k" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 l" FIFO_full $end
$var wire 1 m" FIFO_empty $end
$var wire 12 n" FIFO_data_out [11:0] $end
$var wire 12 o" FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 p" espacios_ocupados [7:0] $end
$var reg 3 q" rd_ptr [2:0] $end
$var reg 3 r" wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 s" rd_ptr [2:0] $end
$var wire 1 h" read_enable $end
$var wire 3 t" wr_ptr [2:0] $end
$var wire 1 i" write_enable $end
$var wire 1 6 clk $end
$var wire 12 u" FIFO_data_in [11:0] $end
$var reg 12 v" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_azul_p3 $end
$var wire 1 w" FIFO_almost_empty $end
$var wire 1 x" FIFO_almost_full $end
$var wire 1 y" read_enable $end
$var wire 1 z" write_enable $end
$var wire 3 {" interno_bajo [2:0] $end
$var wire 3 |" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 }" FIFO_full $end
$var wire 1 ~" FIFO_empty $end
$var wire 12 !# FIFO_data_out [11:0] $end
$var wire 12 "# FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 ## espacios_ocupados [7:0] $end
$var reg 3 $# rd_ptr [2:0] $end
$var reg 3 %# wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 &# rd_ptr [2:0] $end
$var wire 1 y" read_enable $end
$var wire 3 '# wr_ptr [2:0] $end
$var wire 1 z" write_enable $end
$var wire 1 6 clk $end
$var wire 12 (# FIFO_data_in [11:0] $end
$var reg 12 )# FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_central $end
$var wire 1 : FIFO_almost_empty $end
$var wire 1 < FIFO_almost_full $end
$var wire 12 *# FIFO_data_in [11:0] $end
$var wire 1 +# read_enable $end
$var wire 1 9 write_enable $end
$var wire 3 ,# interno_bajo [2:0] $end
$var wire 3 -# interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 N FIFO_full $end
$var wire 1 R FIFO_empty $end
$var wire 12 .# FIFO_data_out [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 /# espacios_ocupados [7:0] $end
$var reg 3 0# rd_ptr [2:0] $end
$var reg 3 1# wr_ptr [2:0] $end
$scope module memoria $end
$var wire 12 2# FIFO_data_in [11:0] $end
$var wire 3 3# rd_ptr [2:0] $end
$var wire 1 +# read_enable $end
$var wire 3 4# wr_ptr [2:0] $end
$var wire 1 9 write_enable $end
$var wire 1 6 clk $end
$var reg 12 5# FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_principal $end
$var wire 1 ; FIFO_almost_empty $end
$var wire 1 = FIFO_almost_full $end
$var wire 1 7 write_enable $end
$var wire 1 F read_enable $end
$var wire 3 6# interno_bajo [2:0] $end
$var wire 3 7# interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 M FIFO_full $end
$var wire 1 Q FIFO_empty $end
$var wire 12 8# FIFO_data_out [11:0] $end
$var wire 12 9# FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 :# espacios_ocupados [7:0] $end
$var reg 3 ;# rd_ptr [2:0] $end
$var reg 3 <# wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 =# rd_ptr [2:0] $end
$var wire 3 ># wr_ptr [2:0] $end
$var wire 1 7 write_enable $end
$var wire 1 F read_enable $end
$var wire 1 6 clk $end
$var wire 12 ?# FIFO_data_in [11:0] $end
$var reg 12 @# FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FSM $end
$var wire 10 A# FIFO_empty [9:0] $end
$var wire 3 B# umbral_bajo [2:0] $end
$var wire 3 C# umbral_alto [2:0] $end
$var wire 1 ' reset $end
$var wire 1 * init $end
$var wire 1 6 clk $end
$var reg 3 D# estado [2:0] $end
$var reg 1 - idle $end
$var reg 1 E# idle_d $end
$var reg 3 F# interno_alto [2:0] $end
$var reg 3 G# interno_alto_d [2:0] $end
$var reg 3 H# interno_bajo [2:0] $end
$var reg 3 I# interno_bajo_d [2:0] $end
$var reg 3 J# proximo_estado [2:0] $end
$upscope $end
$scope module arbitro_1 $end
$var wire 4 K# Almost_full [3:0] $end
$var wire 4 L# FIFO_empty [3:0] $end
$var wire 2 M# dest [1:0] $end
$var wire 1 ' reset $end
$var wire 1 6 clk $end
$var wire 1 9 Enable $end
$var reg 4 N# Pops [3:0] $end
$var reg 4 O# Push [3:0] $end
$var reg 4 P# contador [3:0] $end
$upscope $end
$scope module arbitro_2 $end
$var wire 4 Q# Almost_full [3:0] $end
$var wire 1 Q FIFO_empty $end
$var wire 2 R# class [1:0] $end
$var wire 1 ' reset $end
$var wire 1 6 clk $end
$var wire 1 9 Enable $end
$var reg 1 F Pop $end
$var reg 4 S# Push [3:0] $end
$upscope $end
$scope module contador $end
$var wire 1 T# push0 $end
$var wire 1 U# push1 $end
$var wire 1 V# push2 $end
$var wire 1 W# push3 $end
$var wire 1 ( req $end
$var wire 1 7 push4 $end
$var wire 3 X# idx [2:0] $end
$var wire 1 6 clk $end
$var reg 4 Y# cuenta0 [3:0] $end
$var reg 4 Z# cuenta1 [3:0] $end
$var reg 4 [# cuenta2 [3:0] $end
$var reg 4 \# cuenta3 [3:0] $end
$var reg 4 ]# cuenta4 [3:0] $end
$var reg 5 ^# data [4:0] $end
$var reg 1 " valid $end
$upscope $end
$upscope $end
$scope module estructural $end
$var wire 1 _# _04_ $end
$var wire 1 `# almost_empty_fifo_central $end
$var wire 1 a# almost_empty_principal $end
$var wire 1 b# almost_full_fifo_central $end
$var wire 1 c# almost_full_principal $end
$var wire 1 ! valid_contador_synth $end
$var wire 3 d# umbral_bajo [2:0] $end
$var wire 3 e# umbral_alto [2:0] $end
$var wire 12 f# \salida_fifos_amarillos[3] [11:0] $end
$var wire 12 g# \salida_fifos_amarillos[2] [11:0] $end
$var wire 12 h# \salida_fifos_amarillos[1] [11:0] $end
$var wire 12 i# \salida_fifos_amarillos[0] [11:0] $end
$var wire 12 j# salida_fifo_principal [11:0] $end
$var wire 12 k# salida_fifo_central [11:0] $end
$var wire 5 l# salida_contador_synth [4:0] $end
$var wire 1 ' reset $end
$var wire 1 ( req $end
$var wire 4 m# push_fifos_azules [3:0] $end
$var wire 4 n# push_fifos_amarillos [3:0] $end
$var wire 4 o# pop_fifos_amarillos [3:0] $end
$var wire 1 p# pop_fifo_principal $end
$var wire 4 q# pop_fifo_azules [3:0] $end
$var wire 3 r# interno_bajo [2:0] $end
$var wire 3 s# interno_alto [2:0] $end
$var wire 1 * init $end
$var wire 3 t# idx [2:0] $end
$var wire 1 , idle $end
$var wire 4 u# full_fifos_azules [3:0] $end
$var wire 4 v# full_fifos_amarillos [3:0] $end
$var wire 1 w# full_fifo_princiapl $end
$var wire 1 x# full_fifo_central $end
$var wire 12 y# entrada_fifo_central [11:0] $end
$var wire 4 z# empty_fifos_azules [3:0] $end
$var wire 4 {# empty_fifos_amarillos [3:0] $end
$var wire 1 |# empty_fifo_principal $end
$var wire 1 }# empty_fifo_central $end
$var wire 12 ~# data_out_fifo_azul_p3 [11:0] $end
$var wire 12 !$ data_out_fifo_azul_p2 [11:0] $end
$var wire 12 "$ data_out_fifo_azul_p1 [11:0] $end
$var wire 12 #$ data_out_fifo_azul_p0 [11:0] $end
$var wire 1 6 clk $end
$var wire 4 $$ almost_full_fifos_azules [3:0] $end
$var wire 4 %$ almost_full_fifos_amarillos [3:0] $end
$var wire 4 &$ almost_empty_fifos_azules [3:0] $end
$var wire 4 '$ almost_empty_fifos_amarillos [3:0] $end
$var wire 2 ($ _03_ [1:0] $end
$var wire 12 )$ _02_ [11:0] $end
$var wire 12 *$ _01_ [11:0] $end
$var wire 12 +$ _00_ [11:0] $end
$var wire 1 7 PUSH $end
$var wire 12 ,$ FIFO_synth_in [11:0] $end
$var wire 1 9 Enable $end
$var wire 10 -$ All_fifo_empty [9:0] $end
$scope module FIFO_synth_amarillo_p0 $end
$var wire 1 .$ FIFO_synth_almost_empty $end
$var wire 1 /$ FIFO_synth_almost_full $end
$var wire 1 0$ FIFO_synth_empty $end
$var wire 1 1$ FIFO_synth_full $end
$var wire 1 2$ _006_ $end
$var wire 1 3$ _007_ $end
$var wire 1 4$ _008_ $end
$var wire 1 5$ _023_ $end
$var wire 1 6$ _025_ $end
$var wire 1 7$ _026_ $end
$var wire 1 8$ _027_ $end
$var wire 1 9$ _028_ $end
$var wire 1 :$ _029_ $end
$var wire 1 ;$ _030_ $end
$var wire 1 <$ _031_ $end
$var wire 1 =$ _039_ $end
$var wire 1 >$ _040_ $end
$var wire 1 ?$ _041_ $end
$var wire 1 @$ _046_ $end
$var wire 1 A$ _047_ $end
$var wire 1 B$ _050_ $end
$var wire 1 C$ _054_ $end
$var wire 1 D$ _055_ $end
$var wire 1 E$ _056_ $end
$var wire 1 F$ _057_ $end
$var wire 1 G$ _060_ $end
$var wire 1 H$ _061_ $end
$var wire 1 I$ _062_ $end
$var wire 1 J$ _063_ $end
$var wire 1 K$ _064_ $end
$var wire 1 L$ _065_ $end
$var wire 1 M$ _066_ $end
$var wire 1 N$ _067_ $end
$var wire 1 O$ _068_ $end
$var wire 1 P$ _069_ $end
$var wire 1 Q$ _071_ $end
$var wire 1 R$ _072_ $end
$var wire 1 S$ _073_ $end
$var wire 1 T$ _074_ $end
$var wire 1 U$ _075_ $end
$var wire 1 V$ _076_ $end
$var wire 1 W$ _078_ $end
$var wire 1 X$ _079_ $end
$var wire 1 Y$ _080_ $end
$var wire 1 Z$ _081_ $end
$var wire 1 [$ _082_ $end
$var wire 1 \$ _083_ $end
$var wire 1 ]$ _084_ $end
$var wire 1 ^$ _085_ $end
$var wire 1 _$ _086_ $end
$var wire 1 `$ read_enable $end
$var wire 1 a$ write_enable $end
$var wire 3 b$ interno_bajo [2:0] $end
$var wire 3 c$ interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 d$ _077_ [7:0] $end
$var wire 8 e$ _070_ [7:0] $end
$var wire 32 f$ _059_ [31:0] $end
$var wire 32 g$ _058_ [31:0] $end
$var wire 8 h$ _053_ [7:0] $end
$var wire 8 i$ _052_ [7:0] $end
$var wire 8 j$ _051_ [7:0] $end
$var wire 32 k$ _049_ [31:0] $end
$var wire 32 l$ _048_ [31:0] $end
$var wire 8 m$ _045_ [7:0] $end
$var wire 8 n$ _044_ [7:0] $end
$var wire 8 o$ _043_ [7:0] $end
$var wire 8 p$ _042_ [7:0] $end
$var wire 32 q$ _038_ [31:0] $end
$var wire 32 r$ _037_ [31:0] $end
$var wire 32 s$ _036_ [31:0] $end
$var wire 32 t$ _035_ [31:0] $end
$var wire 8 u$ _034_ [7:0] $end
$var wire 8 v$ _033_ [7:0] $end
$var wire 8 w$ _032_ [7:0] $end
$var wire 8 x$ _024_ [7:0] $end
$var wire 2 y$ _022_ [1:0] $end
$var wire 4 z$ _021_ [3:0] $end
$var wire 2 {$ _020_ [1:0] $end
$var wire 4 |$ _019_ [3:0] $end
$var wire 4 }$ _018_ [3:0] $end
$var wire 8 ~$ _017_ [7:0] $end
$var wire 16 !% _016_ [15:0] $end
$var wire 4 "% _015_ [3:0] $end
$var wire 8 #% _014_ [7:0] $end
$var wire 16 $% _013_ [15:0] $end
$var wire 2 %% _012_ [1:0] $end
$var wire 4 &% _011_ [3:0] $end
$var wire 2 '% _010_ [1:0] $end
$var wire 4 (% _009_ [3:0] $end
$var wire 32 )% _005_ [31:0] $end
$var wire 3 *% _004_ [2:0] $end
$var wire 3 +% _003_ [2:0] $end
$var wire 3 ,% _002_ [2:0] $end
$var wire 3 -% _001_ [2:0] $end
$var wire 8 .% _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 /% FIFO_synth_data_out [11:0] $end
$var wire 12 0% FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 1% espacios_ocupados [7:0] $end
$var reg 3 2% rd_ptr [2:0] $end
$var reg 3 3% wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 4% _002_ $end
$var wire 1 5% _003_ $end
$var wire 1 6% _004_ $end
$var wire 1 7% _005_ $end
$var wire 1 8% _006_ $end
$var wire 1 9% _007_ $end
$var wire 1 :% _008_ $end
$var wire 1 ;% _009_ $end
$var wire 1 <% _010_ $end
$var wire 1 =% _011_ $end
$var wire 1 >% _012_ $end
$var wire 1 ?% _013_ $end
$var wire 1 @% _014_ $end
$var wire 1 A% _015_ $end
$var wire 1 B% _016_ $end
$var wire 1 C% _025_ $end
$var wire 1 D% _026_ $end
$var wire 1 E% _027_ $end
$var wire 1 F% _028_ $end
$var wire 1 G% _029_ $end
$var wire 1 H% _030_ $end
$var wire 1 I% _031_ $end
$var wire 1 J% _032_ $end
$var wire 3 K% rd_ptr [2:0] $end
$var wire 1 `$ read_enable $end
$var wire 3 L% wr_ptr [2:0] $end
$var wire 1 a$ write_enable $end
$var wire 1 6 clk $end
$var wire 12 M% _040_ [11:0] $end
$var wire 12 N% _039_ [11:0] $end
$var wire 12 O% _038_ [11:0] $end
$var wire 12 P% _037_ [11:0] $end
$var wire 12 Q% _036_ [11:0] $end
$var wire 12 R% _035_ [11:0] $end
$var wire 12 S% _034_ [11:0] $end
$var wire 12 T% _033_ [11:0] $end
$var wire 12 U% _024_ [11:0] $end
$var wire 12 V% _023_ [11:0] $end
$var wire 12 W% _022_ [11:0] $end
$var wire 12 X% _021_ [11:0] $end
$var wire 12 Y% _020_ [11:0] $end
$var wire 12 Z% _019_ [11:0] $end
$var wire 12 [% _018_ [11:0] $end
$var wire 12 \% _017_ [11:0] $end
$var wire 12 ]% _001_ [11:0] $end
$var wire 3 ^% _000_ [2:0] $end
$var wire 12 _% FIFO_synth_data_in [11:0] $end
$var reg 12 `% FIFO_synth_data_out [11:0] $end
$var reg 12 a% \ram[0] [11:0] $end
$var reg 12 b% \ram[1] [11:0] $end
$var reg 12 c% \ram[2] [11:0] $end
$var reg 12 d% \ram[3] [11:0] $end
$var reg 12 e% \ram[4] [11:0] $end
$var reg 12 f% \ram[5] [11:0] $end
$var reg 12 g% \ram[6] [11:0] $end
$var reg 12 h% \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_amarillo_p1 $end
$var wire 1 i% FIFO_synth_almost_empty $end
$var wire 1 j% FIFO_synth_almost_full $end
$var wire 1 k% FIFO_synth_empty $end
$var wire 1 l% FIFO_synth_full $end
$var wire 1 m% _006_ $end
$var wire 1 n% _007_ $end
$var wire 1 o% _008_ $end
$var wire 1 p% _023_ $end
$var wire 1 q% _025_ $end
$var wire 1 r% _026_ $end
$var wire 1 s% _027_ $end
$var wire 1 t% _028_ $end
$var wire 1 u% _029_ $end
$var wire 1 v% _030_ $end
$var wire 1 w% _031_ $end
$var wire 1 x% _039_ $end
$var wire 1 y% _040_ $end
$var wire 1 z% _041_ $end
$var wire 1 {% _046_ $end
$var wire 1 |% _047_ $end
$var wire 1 }% _050_ $end
$var wire 1 ~% _054_ $end
$var wire 1 !& _055_ $end
$var wire 1 "& _056_ $end
$var wire 1 #& _057_ $end
$var wire 1 $& _060_ $end
$var wire 1 %& _061_ $end
$var wire 1 && _062_ $end
$var wire 1 '& _063_ $end
$var wire 1 (& _064_ $end
$var wire 1 )& _065_ $end
$var wire 1 *& _066_ $end
$var wire 1 +& _067_ $end
$var wire 1 ,& _068_ $end
$var wire 1 -& _069_ $end
$var wire 1 .& _071_ $end
$var wire 1 /& _072_ $end
$var wire 1 0& _073_ $end
$var wire 1 1& _074_ $end
$var wire 1 2& _075_ $end
$var wire 1 3& _076_ $end
$var wire 1 4& _078_ $end
$var wire 1 5& _079_ $end
$var wire 1 6& _080_ $end
$var wire 1 7& _081_ $end
$var wire 1 8& _082_ $end
$var wire 1 9& _083_ $end
$var wire 1 :& _084_ $end
$var wire 1 ;& _085_ $end
$var wire 1 <& _086_ $end
$var wire 1 =& read_enable $end
$var wire 1 >& write_enable $end
$var wire 3 ?& interno_bajo [2:0] $end
$var wire 3 @& interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 A& _077_ [7:0] $end
$var wire 8 B& _070_ [7:0] $end
$var wire 32 C& _059_ [31:0] $end
$var wire 32 D& _058_ [31:0] $end
$var wire 8 E& _053_ [7:0] $end
$var wire 8 F& _052_ [7:0] $end
$var wire 8 G& _051_ [7:0] $end
$var wire 32 H& _049_ [31:0] $end
$var wire 32 I& _048_ [31:0] $end
$var wire 8 J& _045_ [7:0] $end
$var wire 8 K& _044_ [7:0] $end
$var wire 8 L& _043_ [7:0] $end
$var wire 8 M& _042_ [7:0] $end
$var wire 32 N& _038_ [31:0] $end
$var wire 32 O& _037_ [31:0] $end
$var wire 32 P& _036_ [31:0] $end
$var wire 32 Q& _035_ [31:0] $end
$var wire 8 R& _034_ [7:0] $end
$var wire 8 S& _033_ [7:0] $end
$var wire 8 T& _032_ [7:0] $end
$var wire 8 U& _024_ [7:0] $end
$var wire 2 V& _022_ [1:0] $end
$var wire 4 W& _021_ [3:0] $end
$var wire 2 X& _020_ [1:0] $end
$var wire 4 Y& _019_ [3:0] $end
$var wire 4 Z& _018_ [3:0] $end
$var wire 8 [& _017_ [7:0] $end
$var wire 16 \& _016_ [15:0] $end
$var wire 4 ]& _015_ [3:0] $end
$var wire 8 ^& _014_ [7:0] $end
$var wire 16 _& _013_ [15:0] $end
$var wire 2 `& _012_ [1:0] $end
$var wire 4 a& _011_ [3:0] $end
$var wire 2 b& _010_ [1:0] $end
$var wire 4 c& _009_ [3:0] $end
$var wire 32 d& _005_ [31:0] $end
$var wire 3 e& _004_ [2:0] $end
$var wire 3 f& _003_ [2:0] $end
$var wire 3 g& _002_ [2:0] $end
$var wire 3 h& _001_ [2:0] $end
$var wire 8 i& _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 j& FIFO_synth_data_out [11:0] $end
$var wire 12 k& FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 l& espacios_ocupados [7:0] $end
$var reg 3 m& rd_ptr [2:0] $end
$var reg 3 n& wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 o& _002_ $end
$var wire 1 p& _003_ $end
$var wire 1 q& _004_ $end
$var wire 1 r& _005_ $end
$var wire 1 s& _006_ $end
$var wire 1 t& _007_ $end
$var wire 1 u& _008_ $end
$var wire 1 v& _009_ $end
$var wire 1 w& _010_ $end
$var wire 1 x& _011_ $end
$var wire 1 y& _012_ $end
$var wire 1 z& _013_ $end
$var wire 1 {& _014_ $end
$var wire 1 |& _015_ $end
$var wire 1 }& _016_ $end
$var wire 1 ~& _025_ $end
$var wire 1 !' _026_ $end
$var wire 1 "' _027_ $end
$var wire 1 #' _028_ $end
$var wire 1 $' _029_ $end
$var wire 1 %' _030_ $end
$var wire 1 &' _031_ $end
$var wire 1 '' _032_ $end
$var wire 3 (' rd_ptr [2:0] $end
$var wire 1 =& read_enable $end
$var wire 3 )' wr_ptr [2:0] $end
$var wire 1 >& write_enable $end
$var wire 1 6 clk $end
$var wire 12 *' _040_ [11:0] $end
$var wire 12 +' _039_ [11:0] $end
$var wire 12 ,' _038_ [11:0] $end
$var wire 12 -' _037_ [11:0] $end
$var wire 12 .' _036_ [11:0] $end
$var wire 12 /' _035_ [11:0] $end
$var wire 12 0' _034_ [11:0] $end
$var wire 12 1' _033_ [11:0] $end
$var wire 12 2' _024_ [11:0] $end
$var wire 12 3' _023_ [11:0] $end
$var wire 12 4' _022_ [11:0] $end
$var wire 12 5' _021_ [11:0] $end
$var wire 12 6' _020_ [11:0] $end
$var wire 12 7' _019_ [11:0] $end
$var wire 12 8' _018_ [11:0] $end
$var wire 12 9' _017_ [11:0] $end
$var wire 12 :' _001_ [11:0] $end
$var wire 3 ;' _000_ [2:0] $end
$var wire 12 <' FIFO_synth_data_in [11:0] $end
$var reg 12 =' FIFO_synth_data_out [11:0] $end
$var reg 12 >' \ram[0] [11:0] $end
$var reg 12 ?' \ram[1] [11:0] $end
$var reg 12 @' \ram[2] [11:0] $end
$var reg 12 A' \ram[3] [11:0] $end
$var reg 12 B' \ram[4] [11:0] $end
$var reg 12 C' \ram[5] [11:0] $end
$var reg 12 D' \ram[6] [11:0] $end
$var reg 12 E' \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_amarillo_p2 $end
$var wire 1 F' FIFO_synth_almost_empty $end
$var wire 1 G' FIFO_synth_almost_full $end
$var wire 1 H' FIFO_synth_empty $end
$var wire 1 I' FIFO_synth_full $end
$var wire 1 J' _006_ $end
$var wire 1 K' _007_ $end
$var wire 1 L' _008_ $end
$var wire 1 M' _023_ $end
$var wire 1 N' _025_ $end
$var wire 1 O' _026_ $end
$var wire 1 P' _027_ $end
$var wire 1 Q' _028_ $end
$var wire 1 R' _029_ $end
$var wire 1 S' _030_ $end
$var wire 1 T' _031_ $end
$var wire 1 U' _039_ $end
$var wire 1 V' _040_ $end
$var wire 1 W' _041_ $end
$var wire 1 X' _046_ $end
$var wire 1 Y' _047_ $end
$var wire 1 Z' _050_ $end
$var wire 1 [' _054_ $end
$var wire 1 \' _055_ $end
$var wire 1 ]' _056_ $end
$var wire 1 ^' _057_ $end
$var wire 1 _' _060_ $end
$var wire 1 `' _061_ $end
$var wire 1 a' _062_ $end
$var wire 1 b' _063_ $end
$var wire 1 c' _064_ $end
$var wire 1 d' _065_ $end
$var wire 1 e' _066_ $end
$var wire 1 f' _067_ $end
$var wire 1 g' _068_ $end
$var wire 1 h' _069_ $end
$var wire 1 i' _071_ $end
$var wire 1 j' _072_ $end
$var wire 1 k' _073_ $end
$var wire 1 l' _074_ $end
$var wire 1 m' _075_ $end
$var wire 1 n' _076_ $end
$var wire 1 o' _078_ $end
$var wire 1 p' _079_ $end
$var wire 1 q' _080_ $end
$var wire 1 r' _081_ $end
$var wire 1 s' _082_ $end
$var wire 1 t' _083_ $end
$var wire 1 u' _084_ $end
$var wire 1 v' _085_ $end
$var wire 1 w' _086_ $end
$var wire 1 x' read_enable $end
$var wire 1 y' write_enable $end
$var wire 3 z' interno_bajo [2:0] $end
$var wire 3 {' interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 |' _077_ [7:0] $end
$var wire 8 }' _070_ [7:0] $end
$var wire 32 ~' _059_ [31:0] $end
$var wire 32 !( _058_ [31:0] $end
$var wire 8 "( _053_ [7:0] $end
$var wire 8 #( _052_ [7:0] $end
$var wire 8 $( _051_ [7:0] $end
$var wire 32 %( _049_ [31:0] $end
$var wire 32 &( _048_ [31:0] $end
$var wire 8 '( _045_ [7:0] $end
$var wire 8 (( _044_ [7:0] $end
$var wire 8 )( _043_ [7:0] $end
$var wire 8 *( _042_ [7:0] $end
$var wire 32 +( _038_ [31:0] $end
$var wire 32 ,( _037_ [31:0] $end
$var wire 32 -( _036_ [31:0] $end
$var wire 32 .( _035_ [31:0] $end
$var wire 8 /( _034_ [7:0] $end
$var wire 8 0( _033_ [7:0] $end
$var wire 8 1( _032_ [7:0] $end
$var wire 8 2( _024_ [7:0] $end
$var wire 2 3( _022_ [1:0] $end
$var wire 4 4( _021_ [3:0] $end
$var wire 2 5( _020_ [1:0] $end
$var wire 4 6( _019_ [3:0] $end
$var wire 4 7( _018_ [3:0] $end
$var wire 8 8( _017_ [7:0] $end
$var wire 16 9( _016_ [15:0] $end
$var wire 4 :( _015_ [3:0] $end
$var wire 8 ;( _014_ [7:0] $end
$var wire 16 <( _013_ [15:0] $end
$var wire 2 =( _012_ [1:0] $end
$var wire 4 >( _011_ [3:0] $end
$var wire 2 ?( _010_ [1:0] $end
$var wire 4 @( _009_ [3:0] $end
$var wire 32 A( _005_ [31:0] $end
$var wire 3 B( _004_ [2:0] $end
$var wire 3 C( _003_ [2:0] $end
$var wire 3 D( _002_ [2:0] $end
$var wire 3 E( _001_ [2:0] $end
$var wire 8 F( _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 G( FIFO_synth_data_out [11:0] $end
$var wire 12 H( FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 I( espacios_ocupados [7:0] $end
$var reg 3 J( rd_ptr [2:0] $end
$var reg 3 K( wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 L( _002_ $end
$var wire 1 M( _003_ $end
$var wire 1 N( _004_ $end
$var wire 1 O( _005_ $end
$var wire 1 P( _006_ $end
$var wire 1 Q( _007_ $end
$var wire 1 R( _008_ $end
$var wire 1 S( _009_ $end
$var wire 1 T( _010_ $end
$var wire 1 U( _011_ $end
$var wire 1 V( _012_ $end
$var wire 1 W( _013_ $end
$var wire 1 X( _014_ $end
$var wire 1 Y( _015_ $end
$var wire 1 Z( _016_ $end
$var wire 1 [( _025_ $end
$var wire 1 \( _026_ $end
$var wire 1 ]( _027_ $end
$var wire 1 ^( _028_ $end
$var wire 1 _( _029_ $end
$var wire 1 `( _030_ $end
$var wire 1 a( _031_ $end
$var wire 1 b( _032_ $end
$var wire 3 c( rd_ptr [2:0] $end
$var wire 1 x' read_enable $end
$var wire 3 d( wr_ptr [2:0] $end
$var wire 1 y' write_enable $end
$var wire 1 6 clk $end
$var wire 12 e( _040_ [11:0] $end
$var wire 12 f( _039_ [11:0] $end
$var wire 12 g( _038_ [11:0] $end
$var wire 12 h( _037_ [11:0] $end
$var wire 12 i( _036_ [11:0] $end
$var wire 12 j( _035_ [11:0] $end
$var wire 12 k( _034_ [11:0] $end
$var wire 12 l( _033_ [11:0] $end
$var wire 12 m( _024_ [11:0] $end
$var wire 12 n( _023_ [11:0] $end
$var wire 12 o( _022_ [11:0] $end
$var wire 12 p( _021_ [11:0] $end
$var wire 12 q( _020_ [11:0] $end
$var wire 12 r( _019_ [11:0] $end
$var wire 12 s( _018_ [11:0] $end
$var wire 12 t( _017_ [11:0] $end
$var wire 12 u( _001_ [11:0] $end
$var wire 3 v( _000_ [2:0] $end
$var wire 12 w( FIFO_synth_data_in [11:0] $end
$var reg 12 x( FIFO_synth_data_out [11:0] $end
$var reg 12 y( \ram[0] [11:0] $end
$var reg 12 z( \ram[1] [11:0] $end
$var reg 12 {( \ram[2] [11:0] $end
$var reg 12 |( \ram[3] [11:0] $end
$var reg 12 }( \ram[4] [11:0] $end
$var reg 12 ~( \ram[5] [11:0] $end
$var reg 12 !) \ram[6] [11:0] $end
$var reg 12 ") \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_amarillo_p3 $end
$var wire 1 #) FIFO_synth_almost_empty $end
$var wire 1 $) FIFO_synth_almost_full $end
$var wire 1 %) FIFO_synth_empty $end
$var wire 1 &) FIFO_synth_full $end
$var wire 1 ') _006_ $end
$var wire 1 () _007_ $end
$var wire 1 )) _008_ $end
$var wire 1 *) _023_ $end
$var wire 1 +) _025_ $end
$var wire 1 ,) _026_ $end
$var wire 1 -) _027_ $end
$var wire 1 .) _028_ $end
$var wire 1 /) _029_ $end
$var wire 1 0) _030_ $end
$var wire 1 1) _031_ $end
$var wire 1 2) _039_ $end
$var wire 1 3) _040_ $end
$var wire 1 4) _041_ $end
$var wire 1 5) _046_ $end
$var wire 1 6) _047_ $end
$var wire 1 7) _050_ $end
$var wire 1 8) _054_ $end
$var wire 1 9) _055_ $end
$var wire 1 :) _056_ $end
$var wire 1 ;) _057_ $end
$var wire 1 <) _060_ $end
$var wire 1 =) _061_ $end
$var wire 1 >) _062_ $end
$var wire 1 ?) _063_ $end
$var wire 1 @) _064_ $end
$var wire 1 A) _065_ $end
$var wire 1 B) _066_ $end
$var wire 1 C) _067_ $end
$var wire 1 D) _068_ $end
$var wire 1 E) _069_ $end
$var wire 1 F) _071_ $end
$var wire 1 G) _072_ $end
$var wire 1 H) _073_ $end
$var wire 1 I) _074_ $end
$var wire 1 J) _075_ $end
$var wire 1 K) _076_ $end
$var wire 1 L) _078_ $end
$var wire 1 M) _079_ $end
$var wire 1 N) _080_ $end
$var wire 1 O) _081_ $end
$var wire 1 P) _082_ $end
$var wire 1 Q) _083_ $end
$var wire 1 R) _084_ $end
$var wire 1 S) _085_ $end
$var wire 1 T) _086_ $end
$var wire 1 U) read_enable $end
$var wire 1 V) write_enable $end
$var wire 3 W) interno_bajo [2:0] $end
$var wire 3 X) interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 Y) _077_ [7:0] $end
$var wire 8 Z) _070_ [7:0] $end
$var wire 32 [) _059_ [31:0] $end
$var wire 32 \) _058_ [31:0] $end
$var wire 8 ]) _053_ [7:0] $end
$var wire 8 ^) _052_ [7:0] $end
$var wire 8 _) _051_ [7:0] $end
$var wire 32 `) _049_ [31:0] $end
$var wire 32 a) _048_ [31:0] $end
$var wire 8 b) _045_ [7:0] $end
$var wire 8 c) _044_ [7:0] $end
$var wire 8 d) _043_ [7:0] $end
$var wire 8 e) _042_ [7:0] $end
$var wire 32 f) _038_ [31:0] $end
$var wire 32 g) _037_ [31:0] $end
$var wire 32 h) _036_ [31:0] $end
$var wire 32 i) _035_ [31:0] $end
$var wire 8 j) _034_ [7:0] $end
$var wire 8 k) _033_ [7:0] $end
$var wire 8 l) _032_ [7:0] $end
$var wire 8 m) _024_ [7:0] $end
$var wire 2 n) _022_ [1:0] $end
$var wire 4 o) _021_ [3:0] $end
$var wire 2 p) _020_ [1:0] $end
$var wire 4 q) _019_ [3:0] $end
$var wire 4 r) _018_ [3:0] $end
$var wire 8 s) _017_ [7:0] $end
$var wire 16 t) _016_ [15:0] $end
$var wire 4 u) _015_ [3:0] $end
$var wire 8 v) _014_ [7:0] $end
$var wire 16 w) _013_ [15:0] $end
$var wire 2 x) _012_ [1:0] $end
$var wire 4 y) _011_ [3:0] $end
$var wire 2 z) _010_ [1:0] $end
$var wire 4 {) _009_ [3:0] $end
$var wire 32 |) _005_ [31:0] $end
$var wire 3 }) _004_ [2:0] $end
$var wire 3 ~) _003_ [2:0] $end
$var wire 3 !* _002_ [2:0] $end
$var wire 3 "* _001_ [2:0] $end
$var wire 8 #* _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 $* FIFO_synth_data_out [11:0] $end
$var wire 12 %* FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 &* espacios_ocupados [7:0] $end
$var reg 3 '* rd_ptr [2:0] $end
$var reg 3 (* wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 )* _002_ $end
$var wire 1 ** _003_ $end
$var wire 1 +* _004_ $end
$var wire 1 ,* _005_ $end
$var wire 1 -* _006_ $end
$var wire 1 .* _007_ $end
$var wire 1 /* _008_ $end
$var wire 1 0* _009_ $end
$var wire 1 1* _010_ $end
$var wire 1 2* _011_ $end
$var wire 1 3* _012_ $end
$var wire 1 4* _013_ $end
$var wire 1 5* _014_ $end
$var wire 1 6* _015_ $end
$var wire 1 7* _016_ $end
$var wire 1 8* _025_ $end
$var wire 1 9* _026_ $end
$var wire 1 :* _027_ $end
$var wire 1 ;* _028_ $end
$var wire 1 <* _029_ $end
$var wire 1 =* _030_ $end
$var wire 1 >* _031_ $end
$var wire 1 ?* _032_ $end
$var wire 3 @* rd_ptr [2:0] $end
$var wire 1 U) read_enable $end
$var wire 3 A* wr_ptr [2:0] $end
$var wire 1 V) write_enable $end
$var wire 1 6 clk $end
$var wire 12 B* _040_ [11:0] $end
$var wire 12 C* _039_ [11:0] $end
$var wire 12 D* _038_ [11:0] $end
$var wire 12 E* _037_ [11:0] $end
$var wire 12 F* _036_ [11:0] $end
$var wire 12 G* _035_ [11:0] $end
$var wire 12 H* _034_ [11:0] $end
$var wire 12 I* _033_ [11:0] $end
$var wire 12 J* _024_ [11:0] $end
$var wire 12 K* _023_ [11:0] $end
$var wire 12 L* _022_ [11:0] $end
$var wire 12 M* _021_ [11:0] $end
$var wire 12 N* _020_ [11:0] $end
$var wire 12 O* _019_ [11:0] $end
$var wire 12 P* _018_ [11:0] $end
$var wire 12 Q* _017_ [11:0] $end
$var wire 12 R* _001_ [11:0] $end
$var wire 3 S* _000_ [2:0] $end
$var wire 12 T* FIFO_synth_data_in [11:0] $end
$var reg 12 U* FIFO_synth_data_out [11:0] $end
$var reg 12 V* \ram[0] [11:0] $end
$var reg 12 W* \ram[1] [11:0] $end
$var reg 12 X* \ram[2] [11:0] $end
$var reg 12 Y* \ram[3] [11:0] $end
$var reg 12 Z* \ram[4] [11:0] $end
$var reg 12 [* \ram[5] [11:0] $end
$var reg 12 \* \ram[6] [11:0] $end
$var reg 12 ]* \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_azul_p0 $end
$var wire 1 ^* FIFO_synth_almost_empty $end
$var wire 1 _* FIFO_synth_almost_full $end
$var wire 1 `* FIFO_synth_empty $end
$var wire 1 a* FIFO_synth_full $end
$var wire 1 b* _006_ $end
$var wire 1 c* _007_ $end
$var wire 1 d* _008_ $end
$var wire 1 e* _023_ $end
$var wire 1 f* _025_ $end
$var wire 1 g* _026_ $end
$var wire 1 h* _027_ $end
$var wire 1 i* _028_ $end
$var wire 1 j* _029_ $end
$var wire 1 k* _030_ $end
$var wire 1 l* _031_ $end
$var wire 1 m* _039_ $end
$var wire 1 n* _040_ $end
$var wire 1 o* _041_ $end
$var wire 1 p* _046_ $end
$var wire 1 q* _047_ $end
$var wire 1 r* _050_ $end
$var wire 1 s* _054_ $end
$var wire 1 t* _055_ $end
$var wire 1 u* _056_ $end
$var wire 1 v* _057_ $end
$var wire 1 w* _060_ $end
$var wire 1 x* _061_ $end
$var wire 1 y* _062_ $end
$var wire 1 z* _063_ $end
$var wire 1 {* _064_ $end
$var wire 1 |* _065_ $end
$var wire 1 }* _066_ $end
$var wire 1 ~* _067_ $end
$var wire 1 !+ _068_ $end
$var wire 1 "+ _069_ $end
$var wire 1 #+ _071_ $end
$var wire 1 $+ _072_ $end
$var wire 1 %+ _073_ $end
$var wire 1 &+ _074_ $end
$var wire 1 '+ _075_ $end
$var wire 1 (+ _076_ $end
$var wire 1 )+ _078_ $end
$var wire 1 *+ _079_ $end
$var wire 1 ++ _080_ $end
$var wire 1 ,+ _081_ $end
$var wire 1 -+ _082_ $end
$var wire 1 .+ _083_ $end
$var wire 1 /+ _084_ $end
$var wire 1 0+ _085_ $end
$var wire 1 1+ _086_ $end
$var wire 1 2+ read_enable $end
$var wire 1 3+ write_enable $end
$var wire 3 4+ interno_bajo [2:0] $end
$var wire 3 5+ interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 6+ _077_ [7:0] $end
$var wire 8 7+ _070_ [7:0] $end
$var wire 32 8+ _059_ [31:0] $end
$var wire 32 9+ _058_ [31:0] $end
$var wire 8 :+ _053_ [7:0] $end
$var wire 8 ;+ _052_ [7:0] $end
$var wire 8 <+ _051_ [7:0] $end
$var wire 32 =+ _049_ [31:0] $end
$var wire 32 >+ _048_ [31:0] $end
$var wire 8 ?+ _045_ [7:0] $end
$var wire 8 @+ _044_ [7:0] $end
$var wire 8 A+ _043_ [7:0] $end
$var wire 8 B+ _042_ [7:0] $end
$var wire 32 C+ _038_ [31:0] $end
$var wire 32 D+ _037_ [31:0] $end
$var wire 32 E+ _036_ [31:0] $end
$var wire 32 F+ _035_ [31:0] $end
$var wire 8 G+ _034_ [7:0] $end
$var wire 8 H+ _033_ [7:0] $end
$var wire 8 I+ _032_ [7:0] $end
$var wire 8 J+ _024_ [7:0] $end
$var wire 2 K+ _022_ [1:0] $end
$var wire 4 L+ _021_ [3:0] $end
$var wire 2 M+ _020_ [1:0] $end
$var wire 4 N+ _019_ [3:0] $end
$var wire 4 O+ _018_ [3:0] $end
$var wire 8 P+ _017_ [7:0] $end
$var wire 16 Q+ _016_ [15:0] $end
$var wire 4 R+ _015_ [3:0] $end
$var wire 8 S+ _014_ [7:0] $end
$var wire 16 T+ _013_ [15:0] $end
$var wire 2 U+ _012_ [1:0] $end
$var wire 4 V+ _011_ [3:0] $end
$var wire 2 W+ _010_ [1:0] $end
$var wire 4 X+ _009_ [3:0] $end
$var wire 32 Y+ _005_ [31:0] $end
$var wire 3 Z+ _004_ [2:0] $end
$var wire 3 [+ _003_ [2:0] $end
$var wire 3 \+ _002_ [2:0] $end
$var wire 3 ]+ _001_ [2:0] $end
$var wire 8 ^+ _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 _+ FIFO_synth_data_out [11:0] $end
$var wire 12 `+ FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 a+ espacios_ocupados [7:0] $end
$var reg 3 b+ rd_ptr [2:0] $end
$var reg 3 c+ wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 d+ _002_ $end
$var wire 1 e+ _003_ $end
$var wire 1 f+ _004_ $end
$var wire 1 g+ _005_ $end
$var wire 1 h+ _006_ $end
$var wire 1 i+ _007_ $end
$var wire 1 j+ _008_ $end
$var wire 1 k+ _009_ $end
$var wire 1 l+ _010_ $end
$var wire 1 m+ _011_ $end
$var wire 1 n+ _012_ $end
$var wire 1 o+ _013_ $end
$var wire 1 p+ _014_ $end
$var wire 1 q+ _015_ $end
$var wire 1 r+ _016_ $end
$var wire 1 s+ _025_ $end
$var wire 1 t+ _026_ $end
$var wire 1 u+ _027_ $end
$var wire 1 v+ _028_ $end
$var wire 1 w+ _029_ $end
$var wire 1 x+ _030_ $end
$var wire 1 y+ _031_ $end
$var wire 1 z+ _032_ $end
$var wire 3 {+ rd_ptr [2:0] $end
$var wire 1 2+ read_enable $end
$var wire 3 |+ wr_ptr [2:0] $end
$var wire 1 3+ write_enable $end
$var wire 1 6 clk $end
$var wire 12 }+ _040_ [11:0] $end
$var wire 12 ~+ _039_ [11:0] $end
$var wire 12 !, _038_ [11:0] $end
$var wire 12 ", _037_ [11:0] $end
$var wire 12 #, _036_ [11:0] $end
$var wire 12 $, _035_ [11:0] $end
$var wire 12 %, _034_ [11:0] $end
$var wire 12 &, _033_ [11:0] $end
$var wire 12 ', _024_ [11:0] $end
$var wire 12 (, _023_ [11:0] $end
$var wire 12 ), _022_ [11:0] $end
$var wire 12 *, _021_ [11:0] $end
$var wire 12 +, _020_ [11:0] $end
$var wire 12 ,, _019_ [11:0] $end
$var wire 12 -, _018_ [11:0] $end
$var wire 12 ., _017_ [11:0] $end
$var wire 12 /, _001_ [11:0] $end
$var wire 3 0, _000_ [2:0] $end
$var wire 12 1, FIFO_synth_data_in [11:0] $end
$var reg 12 2, FIFO_synth_data_out [11:0] $end
$var reg 12 3, \ram[0] [11:0] $end
$var reg 12 4, \ram[1] [11:0] $end
$var reg 12 5, \ram[2] [11:0] $end
$var reg 12 6, \ram[3] [11:0] $end
$var reg 12 7, \ram[4] [11:0] $end
$var reg 12 8, \ram[5] [11:0] $end
$var reg 12 9, \ram[6] [11:0] $end
$var reg 12 :, \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_azul_p1 $end
$var wire 1 ;, FIFO_synth_almost_empty $end
$var wire 1 <, FIFO_synth_almost_full $end
$var wire 1 =, FIFO_synth_empty $end
$var wire 1 >, FIFO_synth_full $end
$var wire 1 ?, _006_ $end
$var wire 1 @, _007_ $end
$var wire 1 A, _008_ $end
$var wire 1 B, _023_ $end
$var wire 1 C, _025_ $end
$var wire 1 D, _026_ $end
$var wire 1 E, _027_ $end
$var wire 1 F, _028_ $end
$var wire 1 G, _029_ $end
$var wire 1 H, _030_ $end
$var wire 1 I, _031_ $end
$var wire 1 J, _039_ $end
$var wire 1 K, _040_ $end
$var wire 1 L, _041_ $end
$var wire 1 M, _046_ $end
$var wire 1 N, _047_ $end
$var wire 1 O, _050_ $end
$var wire 1 P, _054_ $end
$var wire 1 Q, _055_ $end
$var wire 1 R, _056_ $end
$var wire 1 S, _057_ $end
$var wire 1 T, _060_ $end
$var wire 1 U, _061_ $end
$var wire 1 V, _062_ $end
$var wire 1 W, _063_ $end
$var wire 1 X, _064_ $end
$var wire 1 Y, _065_ $end
$var wire 1 Z, _066_ $end
$var wire 1 [, _067_ $end
$var wire 1 \, _068_ $end
$var wire 1 ], _069_ $end
$var wire 1 ^, _071_ $end
$var wire 1 _, _072_ $end
$var wire 1 `, _073_ $end
$var wire 1 a, _074_ $end
$var wire 1 b, _075_ $end
$var wire 1 c, _076_ $end
$var wire 1 d, _078_ $end
$var wire 1 e, _079_ $end
$var wire 1 f, _080_ $end
$var wire 1 g, _081_ $end
$var wire 1 h, _082_ $end
$var wire 1 i, _083_ $end
$var wire 1 j, _084_ $end
$var wire 1 k, _085_ $end
$var wire 1 l, _086_ $end
$var wire 1 m, read_enable $end
$var wire 1 n, write_enable $end
$var wire 3 o, interno_bajo [2:0] $end
$var wire 3 p, interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 q, _077_ [7:0] $end
$var wire 8 r, _070_ [7:0] $end
$var wire 32 s, _059_ [31:0] $end
$var wire 32 t, _058_ [31:0] $end
$var wire 8 u, _053_ [7:0] $end
$var wire 8 v, _052_ [7:0] $end
$var wire 8 w, _051_ [7:0] $end
$var wire 32 x, _049_ [31:0] $end
$var wire 32 y, _048_ [31:0] $end
$var wire 8 z, _045_ [7:0] $end
$var wire 8 {, _044_ [7:0] $end
$var wire 8 |, _043_ [7:0] $end
$var wire 8 }, _042_ [7:0] $end
$var wire 32 ~, _038_ [31:0] $end
$var wire 32 !- _037_ [31:0] $end
$var wire 32 "- _036_ [31:0] $end
$var wire 32 #- _035_ [31:0] $end
$var wire 8 $- _034_ [7:0] $end
$var wire 8 %- _033_ [7:0] $end
$var wire 8 &- _032_ [7:0] $end
$var wire 8 '- _024_ [7:0] $end
$var wire 2 (- _022_ [1:0] $end
$var wire 4 )- _021_ [3:0] $end
$var wire 2 *- _020_ [1:0] $end
$var wire 4 +- _019_ [3:0] $end
$var wire 4 ,- _018_ [3:0] $end
$var wire 8 -- _017_ [7:0] $end
$var wire 16 .- _016_ [15:0] $end
$var wire 4 /- _015_ [3:0] $end
$var wire 8 0- _014_ [7:0] $end
$var wire 16 1- _013_ [15:0] $end
$var wire 2 2- _012_ [1:0] $end
$var wire 4 3- _011_ [3:0] $end
$var wire 2 4- _010_ [1:0] $end
$var wire 4 5- _009_ [3:0] $end
$var wire 32 6- _005_ [31:0] $end
$var wire 3 7- _004_ [2:0] $end
$var wire 3 8- _003_ [2:0] $end
$var wire 3 9- _002_ [2:0] $end
$var wire 3 :- _001_ [2:0] $end
$var wire 8 ;- _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 <- FIFO_synth_data_out [11:0] $end
$var wire 12 =- FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 >- espacios_ocupados [7:0] $end
$var reg 3 ?- rd_ptr [2:0] $end
$var reg 3 @- wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 A- _002_ $end
$var wire 1 B- _003_ $end
$var wire 1 C- _004_ $end
$var wire 1 D- _005_ $end
$var wire 1 E- _006_ $end
$var wire 1 F- _007_ $end
$var wire 1 G- _008_ $end
$var wire 1 H- _009_ $end
$var wire 1 I- _010_ $end
$var wire 1 J- _011_ $end
$var wire 1 K- _012_ $end
$var wire 1 L- _013_ $end
$var wire 1 M- _014_ $end
$var wire 1 N- _015_ $end
$var wire 1 O- _016_ $end
$var wire 1 P- _025_ $end
$var wire 1 Q- _026_ $end
$var wire 1 R- _027_ $end
$var wire 1 S- _028_ $end
$var wire 1 T- _029_ $end
$var wire 1 U- _030_ $end
$var wire 1 V- _031_ $end
$var wire 1 W- _032_ $end
$var wire 3 X- rd_ptr [2:0] $end
$var wire 1 m, read_enable $end
$var wire 3 Y- wr_ptr [2:0] $end
$var wire 1 n, write_enable $end
$var wire 1 6 clk $end
$var wire 12 Z- _040_ [11:0] $end
$var wire 12 [- _039_ [11:0] $end
$var wire 12 \- _038_ [11:0] $end
$var wire 12 ]- _037_ [11:0] $end
$var wire 12 ^- _036_ [11:0] $end
$var wire 12 _- _035_ [11:0] $end
$var wire 12 `- _034_ [11:0] $end
$var wire 12 a- _033_ [11:0] $end
$var wire 12 b- _024_ [11:0] $end
$var wire 12 c- _023_ [11:0] $end
$var wire 12 d- _022_ [11:0] $end
$var wire 12 e- _021_ [11:0] $end
$var wire 12 f- _020_ [11:0] $end
$var wire 12 g- _019_ [11:0] $end
$var wire 12 h- _018_ [11:0] $end
$var wire 12 i- _017_ [11:0] $end
$var wire 12 j- _001_ [11:0] $end
$var wire 3 k- _000_ [2:0] $end
$var wire 12 l- FIFO_synth_data_in [11:0] $end
$var reg 12 m- FIFO_synth_data_out [11:0] $end
$var reg 12 n- \ram[0] [11:0] $end
$var reg 12 o- \ram[1] [11:0] $end
$var reg 12 p- \ram[2] [11:0] $end
$var reg 12 q- \ram[3] [11:0] $end
$var reg 12 r- \ram[4] [11:0] $end
$var reg 12 s- \ram[5] [11:0] $end
$var reg 12 t- \ram[6] [11:0] $end
$var reg 12 u- \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_azul_p2 $end
$var wire 1 v- FIFO_synth_almost_empty $end
$var wire 1 w- FIFO_synth_almost_full $end
$var wire 1 x- FIFO_synth_empty $end
$var wire 1 y- FIFO_synth_full $end
$var wire 1 z- _006_ $end
$var wire 1 {- _007_ $end
$var wire 1 |- _008_ $end
$var wire 1 }- _023_ $end
$var wire 1 ~- _025_ $end
$var wire 1 !. _026_ $end
$var wire 1 ". _027_ $end
$var wire 1 #. _028_ $end
$var wire 1 $. _029_ $end
$var wire 1 %. _030_ $end
$var wire 1 &. _031_ $end
$var wire 1 '. _039_ $end
$var wire 1 (. _040_ $end
$var wire 1 ). _041_ $end
$var wire 1 *. _046_ $end
$var wire 1 +. _047_ $end
$var wire 1 ,. _050_ $end
$var wire 1 -. _054_ $end
$var wire 1 .. _055_ $end
$var wire 1 /. _056_ $end
$var wire 1 0. _057_ $end
$var wire 1 1. _060_ $end
$var wire 1 2. _061_ $end
$var wire 1 3. _062_ $end
$var wire 1 4. _063_ $end
$var wire 1 5. _064_ $end
$var wire 1 6. _065_ $end
$var wire 1 7. _066_ $end
$var wire 1 8. _067_ $end
$var wire 1 9. _068_ $end
$var wire 1 :. _069_ $end
$var wire 1 ;. _071_ $end
$var wire 1 <. _072_ $end
$var wire 1 =. _073_ $end
$var wire 1 >. _074_ $end
$var wire 1 ?. _075_ $end
$var wire 1 @. _076_ $end
$var wire 1 A. _078_ $end
$var wire 1 B. _079_ $end
$var wire 1 C. _080_ $end
$var wire 1 D. _081_ $end
$var wire 1 E. _082_ $end
$var wire 1 F. _083_ $end
$var wire 1 G. _084_ $end
$var wire 1 H. _085_ $end
$var wire 1 I. _086_ $end
$var wire 1 J. read_enable $end
$var wire 1 K. write_enable $end
$var wire 3 L. interno_bajo [2:0] $end
$var wire 3 M. interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 N. _077_ [7:0] $end
$var wire 8 O. _070_ [7:0] $end
$var wire 32 P. _059_ [31:0] $end
$var wire 32 Q. _058_ [31:0] $end
$var wire 8 R. _053_ [7:0] $end
$var wire 8 S. _052_ [7:0] $end
$var wire 8 T. _051_ [7:0] $end
$var wire 32 U. _049_ [31:0] $end
$var wire 32 V. _048_ [31:0] $end
$var wire 8 W. _045_ [7:0] $end
$var wire 8 X. _044_ [7:0] $end
$var wire 8 Y. _043_ [7:0] $end
$var wire 8 Z. _042_ [7:0] $end
$var wire 32 [. _038_ [31:0] $end
$var wire 32 \. _037_ [31:0] $end
$var wire 32 ]. _036_ [31:0] $end
$var wire 32 ^. _035_ [31:0] $end
$var wire 8 _. _034_ [7:0] $end
$var wire 8 `. _033_ [7:0] $end
$var wire 8 a. _032_ [7:0] $end
$var wire 8 b. _024_ [7:0] $end
$var wire 2 c. _022_ [1:0] $end
$var wire 4 d. _021_ [3:0] $end
$var wire 2 e. _020_ [1:0] $end
$var wire 4 f. _019_ [3:0] $end
$var wire 4 g. _018_ [3:0] $end
$var wire 8 h. _017_ [7:0] $end
$var wire 16 i. _016_ [15:0] $end
$var wire 4 j. _015_ [3:0] $end
$var wire 8 k. _014_ [7:0] $end
$var wire 16 l. _013_ [15:0] $end
$var wire 2 m. _012_ [1:0] $end
$var wire 4 n. _011_ [3:0] $end
$var wire 2 o. _010_ [1:0] $end
$var wire 4 p. _009_ [3:0] $end
$var wire 32 q. _005_ [31:0] $end
$var wire 3 r. _004_ [2:0] $end
$var wire 3 s. _003_ [2:0] $end
$var wire 3 t. _002_ [2:0] $end
$var wire 3 u. _001_ [2:0] $end
$var wire 8 v. _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 w. FIFO_synth_data_out [11:0] $end
$var wire 12 x. FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 y. espacios_ocupados [7:0] $end
$var reg 3 z. rd_ptr [2:0] $end
$var reg 3 {. wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 |. _002_ $end
$var wire 1 }. _003_ $end
$var wire 1 ~. _004_ $end
$var wire 1 !/ _005_ $end
$var wire 1 "/ _006_ $end
$var wire 1 #/ _007_ $end
$var wire 1 $/ _008_ $end
$var wire 1 %/ _009_ $end
$var wire 1 &/ _010_ $end
$var wire 1 '/ _011_ $end
$var wire 1 (/ _012_ $end
$var wire 1 )/ _013_ $end
$var wire 1 */ _014_ $end
$var wire 1 +/ _015_ $end
$var wire 1 ,/ _016_ $end
$var wire 1 -/ _025_ $end
$var wire 1 ./ _026_ $end
$var wire 1 // _027_ $end
$var wire 1 0/ _028_ $end
$var wire 1 1/ _029_ $end
$var wire 1 2/ _030_ $end
$var wire 1 3/ _031_ $end
$var wire 1 4/ _032_ $end
$var wire 3 5/ rd_ptr [2:0] $end
$var wire 1 J. read_enable $end
$var wire 3 6/ wr_ptr [2:0] $end
$var wire 1 K. write_enable $end
$var wire 1 6 clk $end
$var wire 12 7/ _040_ [11:0] $end
$var wire 12 8/ _039_ [11:0] $end
$var wire 12 9/ _038_ [11:0] $end
$var wire 12 :/ _037_ [11:0] $end
$var wire 12 ;/ _036_ [11:0] $end
$var wire 12 </ _035_ [11:0] $end
$var wire 12 =/ _034_ [11:0] $end
$var wire 12 >/ _033_ [11:0] $end
$var wire 12 ?/ _024_ [11:0] $end
$var wire 12 @/ _023_ [11:0] $end
$var wire 12 A/ _022_ [11:0] $end
$var wire 12 B/ _021_ [11:0] $end
$var wire 12 C/ _020_ [11:0] $end
$var wire 12 D/ _019_ [11:0] $end
$var wire 12 E/ _018_ [11:0] $end
$var wire 12 F/ _017_ [11:0] $end
$var wire 12 G/ _001_ [11:0] $end
$var wire 3 H/ _000_ [2:0] $end
$var wire 12 I/ FIFO_synth_data_in [11:0] $end
$var reg 12 J/ FIFO_synth_data_out [11:0] $end
$var reg 12 K/ \ram[0] [11:0] $end
$var reg 12 L/ \ram[1] [11:0] $end
$var reg 12 M/ \ram[2] [11:0] $end
$var reg 12 N/ \ram[3] [11:0] $end
$var reg 12 O/ \ram[4] [11:0] $end
$var reg 12 P/ \ram[5] [11:0] $end
$var reg 12 Q/ \ram[6] [11:0] $end
$var reg 12 R/ \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_azul_p3 $end
$var wire 1 S/ FIFO_synth_almost_empty $end
$var wire 1 T/ FIFO_synth_almost_full $end
$var wire 1 U/ FIFO_synth_empty $end
$var wire 1 V/ FIFO_synth_full $end
$var wire 1 W/ _006_ $end
$var wire 1 X/ _007_ $end
$var wire 1 Y/ _008_ $end
$var wire 1 Z/ _023_ $end
$var wire 1 [/ _025_ $end
$var wire 1 \/ _026_ $end
$var wire 1 ]/ _027_ $end
$var wire 1 ^/ _028_ $end
$var wire 1 _/ _029_ $end
$var wire 1 `/ _030_ $end
$var wire 1 a/ _031_ $end
$var wire 1 b/ _039_ $end
$var wire 1 c/ _040_ $end
$var wire 1 d/ _041_ $end
$var wire 1 e/ _046_ $end
$var wire 1 f/ _047_ $end
$var wire 1 g/ _050_ $end
$var wire 1 h/ _054_ $end
$var wire 1 i/ _055_ $end
$var wire 1 j/ _056_ $end
$var wire 1 k/ _057_ $end
$var wire 1 l/ _060_ $end
$var wire 1 m/ _061_ $end
$var wire 1 n/ _062_ $end
$var wire 1 o/ _063_ $end
$var wire 1 p/ _064_ $end
$var wire 1 q/ _065_ $end
$var wire 1 r/ _066_ $end
$var wire 1 s/ _067_ $end
$var wire 1 t/ _068_ $end
$var wire 1 u/ _069_ $end
$var wire 1 v/ _071_ $end
$var wire 1 w/ _072_ $end
$var wire 1 x/ _073_ $end
$var wire 1 y/ _074_ $end
$var wire 1 z/ _075_ $end
$var wire 1 {/ _076_ $end
$var wire 1 |/ _078_ $end
$var wire 1 }/ _079_ $end
$var wire 1 ~/ _080_ $end
$var wire 1 !0 _081_ $end
$var wire 1 "0 _082_ $end
$var wire 1 #0 _083_ $end
$var wire 1 $0 _084_ $end
$var wire 1 %0 _085_ $end
$var wire 1 &0 _086_ $end
$var wire 1 '0 read_enable $end
$var wire 1 (0 write_enable $end
$var wire 3 )0 interno_bajo [2:0] $end
$var wire 3 *0 interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 +0 _077_ [7:0] $end
$var wire 8 ,0 _070_ [7:0] $end
$var wire 32 -0 _059_ [31:0] $end
$var wire 32 .0 _058_ [31:0] $end
$var wire 8 /0 _053_ [7:0] $end
$var wire 8 00 _052_ [7:0] $end
$var wire 8 10 _051_ [7:0] $end
$var wire 32 20 _049_ [31:0] $end
$var wire 32 30 _048_ [31:0] $end
$var wire 8 40 _045_ [7:0] $end
$var wire 8 50 _044_ [7:0] $end
$var wire 8 60 _043_ [7:0] $end
$var wire 8 70 _042_ [7:0] $end
$var wire 32 80 _038_ [31:0] $end
$var wire 32 90 _037_ [31:0] $end
$var wire 32 :0 _036_ [31:0] $end
$var wire 32 ;0 _035_ [31:0] $end
$var wire 8 <0 _034_ [7:0] $end
$var wire 8 =0 _033_ [7:0] $end
$var wire 8 >0 _032_ [7:0] $end
$var wire 8 ?0 _024_ [7:0] $end
$var wire 2 @0 _022_ [1:0] $end
$var wire 4 A0 _021_ [3:0] $end
$var wire 2 B0 _020_ [1:0] $end
$var wire 4 C0 _019_ [3:0] $end
$var wire 4 D0 _018_ [3:0] $end
$var wire 8 E0 _017_ [7:0] $end
$var wire 16 F0 _016_ [15:0] $end
$var wire 4 G0 _015_ [3:0] $end
$var wire 8 H0 _014_ [7:0] $end
$var wire 16 I0 _013_ [15:0] $end
$var wire 2 J0 _012_ [1:0] $end
$var wire 4 K0 _011_ [3:0] $end
$var wire 2 L0 _010_ [1:0] $end
$var wire 4 M0 _009_ [3:0] $end
$var wire 32 N0 _005_ [31:0] $end
$var wire 3 O0 _004_ [2:0] $end
$var wire 3 P0 _003_ [2:0] $end
$var wire 3 Q0 _002_ [2:0] $end
$var wire 3 R0 _001_ [2:0] $end
$var wire 8 S0 _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 T0 FIFO_synth_data_out [11:0] $end
$var wire 12 U0 FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 V0 espacios_ocupados [7:0] $end
$var reg 3 W0 rd_ptr [2:0] $end
$var reg 3 X0 wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 Y0 _002_ $end
$var wire 1 Z0 _003_ $end
$var wire 1 [0 _004_ $end
$var wire 1 \0 _005_ $end
$var wire 1 ]0 _006_ $end
$var wire 1 ^0 _007_ $end
$var wire 1 _0 _008_ $end
$var wire 1 `0 _009_ $end
$var wire 1 a0 _010_ $end
$var wire 1 b0 _011_ $end
$var wire 1 c0 _012_ $end
$var wire 1 d0 _013_ $end
$var wire 1 e0 _014_ $end
$var wire 1 f0 _015_ $end
$var wire 1 g0 _016_ $end
$var wire 1 h0 _025_ $end
$var wire 1 i0 _026_ $end
$var wire 1 j0 _027_ $end
$var wire 1 k0 _028_ $end
$var wire 1 l0 _029_ $end
$var wire 1 m0 _030_ $end
$var wire 1 n0 _031_ $end
$var wire 1 o0 _032_ $end
$var wire 3 p0 rd_ptr [2:0] $end
$var wire 1 '0 read_enable $end
$var wire 3 q0 wr_ptr [2:0] $end
$var wire 1 (0 write_enable $end
$var wire 1 6 clk $end
$var wire 12 r0 _040_ [11:0] $end
$var wire 12 s0 _039_ [11:0] $end
$var wire 12 t0 _038_ [11:0] $end
$var wire 12 u0 _037_ [11:0] $end
$var wire 12 v0 _036_ [11:0] $end
$var wire 12 w0 _035_ [11:0] $end
$var wire 12 x0 _034_ [11:0] $end
$var wire 12 y0 _033_ [11:0] $end
$var wire 12 z0 _024_ [11:0] $end
$var wire 12 {0 _023_ [11:0] $end
$var wire 12 |0 _022_ [11:0] $end
$var wire 12 }0 _021_ [11:0] $end
$var wire 12 ~0 _020_ [11:0] $end
$var wire 12 !1 _019_ [11:0] $end
$var wire 12 "1 _018_ [11:0] $end
$var wire 12 #1 _017_ [11:0] $end
$var wire 12 $1 _001_ [11:0] $end
$var wire 3 %1 _000_ [2:0] $end
$var wire 12 &1 FIFO_synth_data_in [11:0] $end
$var reg 12 '1 FIFO_synth_data_out [11:0] $end
$var reg 12 (1 \ram[0] [11:0] $end
$var reg 12 )1 \ram[1] [11:0] $end
$var reg 12 *1 \ram[2] [11:0] $end
$var reg 12 +1 \ram[3] [11:0] $end
$var reg 12 ,1 \ram[4] [11:0] $end
$var reg 12 -1 \ram[5] [11:0] $end
$var reg 12 .1 \ram[6] [11:0] $end
$var reg 12 /1 \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_central $end
$var wire 1 `# FIFO_synth_almost_empty $end
$var wire 1 b# FIFO_synth_almost_full $end
$var wire 12 01 FIFO_synth_data_in [11:0] $end
$var wire 1 }# FIFO_synth_empty $end
$var wire 1 x# FIFO_synth_full $end
$var wire 1 11 _006_ $end
$var wire 1 21 _007_ $end
$var wire 1 31 _008_ $end
$var wire 1 41 _023_ $end
$var wire 1 51 _025_ $end
$var wire 1 61 _026_ $end
$var wire 1 71 _027_ $end
$var wire 1 81 _028_ $end
$var wire 1 91 _029_ $end
$var wire 1 :1 _030_ $end
$var wire 1 ;1 _031_ $end
$var wire 1 <1 _039_ $end
$var wire 1 =1 _040_ $end
$var wire 1 >1 _041_ $end
$var wire 1 ?1 _046_ $end
$var wire 1 @1 _047_ $end
$var wire 1 A1 _050_ $end
$var wire 1 B1 _054_ $end
$var wire 1 C1 _055_ $end
$var wire 1 D1 _056_ $end
$var wire 1 E1 _057_ $end
$var wire 1 F1 _060_ $end
$var wire 1 G1 _061_ $end
$var wire 1 H1 _062_ $end
$var wire 1 I1 _063_ $end
$var wire 1 J1 _064_ $end
$var wire 1 K1 _065_ $end
$var wire 1 L1 _066_ $end
$var wire 1 M1 _067_ $end
$var wire 1 N1 _068_ $end
$var wire 1 O1 _069_ $end
$var wire 1 P1 _071_ $end
$var wire 1 Q1 _072_ $end
$var wire 1 R1 _073_ $end
$var wire 1 S1 _074_ $end
$var wire 1 T1 _075_ $end
$var wire 1 U1 _076_ $end
$var wire 1 V1 _078_ $end
$var wire 1 W1 _079_ $end
$var wire 1 X1 _080_ $end
$var wire 1 Y1 _081_ $end
$var wire 1 Z1 _082_ $end
$var wire 1 [1 _083_ $end
$var wire 1 \1 _084_ $end
$var wire 1 ]1 _085_ $end
$var wire 1 ^1 _086_ $end
$var wire 1 _# read_enable $end
$var wire 1 9 write_enable $end
$var wire 3 _1 interno_bajo [2:0] $end
$var wire 3 `1 interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 a1 _077_ [7:0] $end
$var wire 8 b1 _070_ [7:0] $end
$var wire 32 c1 _059_ [31:0] $end
$var wire 32 d1 _058_ [31:0] $end
$var wire 8 e1 _053_ [7:0] $end
$var wire 8 f1 _052_ [7:0] $end
$var wire 8 g1 _051_ [7:0] $end
$var wire 32 h1 _049_ [31:0] $end
$var wire 32 i1 _048_ [31:0] $end
$var wire 8 j1 _045_ [7:0] $end
$var wire 8 k1 _044_ [7:0] $end
$var wire 8 l1 _043_ [7:0] $end
$var wire 8 m1 _042_ [7:0] $end
$var wire 32 n1 _038_ [31:0] $end
$var wire 32 o1 _037_ [31:0] $end
$var wire 32 p1 _036_ [31:0] $end
$var wire 32 q1 _035_ [31:0] $end
$var wire 8 r1 _034_ [7:0] $end
$var wire 8 s1 _033_ [7:0] $end
$var wire 8 t1 _032_ [7:0] $end
$var wire 8 u1 _024_ [7:0] $end
$var wire 2 v1 _022_ [1:0] $end
$var wire 4 w1 _021_ [3:0] $end
$var wire 2 x1 _020_ [1:0] $end
$var wire 4 y1 _019_ [3:0] $end
$var wire 4 z1 _018_ [3:0] $end
$var wire 8 {1 _017_ [7:0] $end
$var wire 16 |1 _016_ [15:0] $end
$var wire 4 }1 _015_ [3:0] $end
$var wire 8 ~1 _014_ [7:0] $end
$var wire 16 !2 _013_ [15:0] $end
$var wire 2 "2 _012_ [1:0] $end
$var wire 4 #2 _011_ [3:0] $end
$var wire 2 $2 _010_ [1:0] $end
$var wire 4 %2 _009_ [3:0] $end
$var wire 32 &2 _005_ [31:0] $end
$var wire 3 '2 _004_ [2:0] $end
$var wire 3 (2 _003_ [2:0] $end
$var wire 3 )2 _002_ [2:0] $end
$var wire 3 *2 _001_ [2:0] $end
$var wire 8 +2 _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 ,2 FIFO_synth_data_out [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 -2 espacios_ocupados [7:0] $end
$var reg 3 .2 rd_ptr [2:0] $end
$var reg 3 /2 wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 12 02 FIFO_synth_data_in [11:0] $end
$var wire 1 12 _002_ $end
$var wire 1 22 _003_ $end
$var wire 1 32 _004_ $end
$var wire 1 42 _005_ $end
$var wire 1 52 _006_ $end
$var wire 1 62 _007_ $end
$var wire 1 72 _008_ $end
$var wire 1 82 _009_ $end
$var wire 1 92 _010_ $end
$var wire 1 :2 _011_ $end
$var wire 1 ;2 _012_ $end
$var wire 1 <2 _013_ $end
$var wire 1 =2 _014_ $end
$var wire 1 >2 _015_ $end
$var wire 1 ?2 _016_ $end
$var wire 1 @2 _025_ $end
$var wire 1 A2 _026_ $end
$var wire 1 B2 _027_ $end
$var wire 1 C2 _028_ $end
$var wire 1 D2 _029_ $end
$var wire 1 E2 _030_ $end
$var wire 1 F2 _031_ $end
$var wire 1 G2 _032_ $end
$var wire 3 H2 rd_ptr [2:0] $end
$var wire 1 _# read_enable $end
$var wire 3 I2 wr_ptr [2:0] $end
$var wire 1 9 write_enable $end
$var wire 1 6 clk $end
$var wire 12 J2 _040_ [11:0] $end
$var wire 12 K2 _039_ [11:0] $end
$var wire 12 L2 _038_ [11:0] $end
$var wire 12 M2 _037_ [11:0] $end
$var wire 12 N2 _036_ [11:0] $end
$var wire 12 O2 _035_ [11:0] $end
$var wire 12 P2 _034_ [11:0] $end
$var wire 12 Q2 _033_ [11:0] $end
$var wire 12 R2 _024_ [11:0] $end
$var wire 12 S2 _023_ [11:0] $end
$var wire 12 T2 _022_ [11:0] $end
$var wire 12 U2 _021_ [11:0] $end
$var wire 12 V2 _020_ [11:0] $end
$var wire 12 W2 _019_ [11:0] $end
$var wire 12 X2 _018_ [11:0] $end
$var wire 12 Y2 _017_ [11:0] $end
$var wire 12 Z2 _001_ [11:0] $end
$var wire 3 [2 _000_ [2:0] $end
$var reg 12 \2 FIFO_synth_data_out [11:0] $end
$var reg 12 ]2 \ram[0] [11:0] $end
$var reg 12 ^2 \ram[1] [11:0] $end
$var reg 12 _2 \ram[2] [11:0] $end
$var reg 12 `2 \ram[3] [11:0] $end
$var reg 12 a2 \ram[4] [11:0] $end
$var reg 12 b2 \ram[5] [11:0] $end
$var reg 12 c2 \ram[6] [11:0] $end
$var reg 12 d2 \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_principal $end
$var wire 1 a# FIFO_synth_almost_empty $end
$var wire 1 c# FIFO_synth_almost_full $end
$var wire 1 |# FIFO_synth_empty $end
$var wire 1 w# FIFO_synth_full $end
$var wire 1 e2 _006_ $end
$var wire 1 f2 _007_ $end
$var wire 1 g2 _008_ $end
$var wire 1 h2 _023_ $end
$var wire 1 i2 _025_ $end
$var wire 1 j2 _026_ $end
$var wire 1 k2 _027_ $end
$var wire 1 l2 _028_ $end
$var wire 1 m2 _029_ $end
$var wire 1 n2 _030_ $end
$var wire 1 o2 _031_ $end
$var wire 1 p2 _039_ $end
$var wire 1 q2 _040_ $end
$var wire 1 r2 _041_ $end
$var wire 1 s2 _046_ $end
$var wire 1 t2 _047_ $end
$var wire 1 u2 _050_ $end
$var wire 1 v2 _054_ $end
$var wire 1 w2 _055_ $end
$var wire 1 x2 _056_ $end
$var wire 1 y2 _057_ $end
$var wire 1 z2 _060_ $end
$var wire 1 {2 _061_ $end
$var wire 1 |2 _062_ $end
$var wire 1 }2 _063_ $end
$var wire 1 ~2 _064_ $end
$var wire 1 !3 _065_ $end
$var wire 1 "3 _066_ $end
$var wire 1 #3 _067_ $end
$var wire 1 $3 _068_ $end
$var wire 1 %3 _069_ $end
$var wire 1 &3 _071_ $end
$var wire 1 '3 _072_ $end
$var wire 1 (3 _073_ $end
$var wire 1 )3 _074_ $end
$var wire 1 *3 _075_ $end
$var wire 1 +3 _076_ $end
$var wire 1 ,3 _078_ $end
$var wire 1 -3 _079_ $end
$var wire 1 .3 _080_ $end
$var wire 1 /3 _081_ $end
$var wire 1 03 _082_ $end
$var wire 1 13 _083_ $end
$var wire 1 23 _084_ $end
$var wire 1 33 _085_ $end
$var wire 1 43 _086_ $end
$var wire 1 7 write_enable $end
$var wire 1 p# read_enable $end
$var wire 3 53 interno_bajo [2:0] $end
$var wire 3 63 interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 73 _077_ [7:0] $end
$var wire 8 83 _070_ [7:0] $end
$var wire 32 93 _059_ [31:0] $end
$var wire 32 :3 _058_ [31:0] $end
$var wire 8 ;3 _053_ [7:0] $end
$var wire 8 <3 _052_ [7:0] $end
$var wire 8 =3 _051_ [7:0] $end
$var wire 32 >3 _049_ [31:0] $end
$var wire 32 ?3 _048_ [31:0] $end
$var wire 8 @3 _045_ [7:0] $end
$var wire 8 A3 _044_ [7:0] $end
$var wire 8 B3 _043_ [7:0] $end
$var wire 8 C3 _042_ [7:0] $end
$var wire 32 D3 _038_ [31:0] $end
$var wire 32 E3 _037_ [31:0] $end
$var wire 32 F3 _036_ [31:0] $end
$var wire 32 G3 _035_ [31:0] $end
$var wire 8 H3 _034_ [7:0] $end
$var wire 8 I3 _033_ [7:0] $end
$var wire 8 J3 _032_ [7:0] $end
$var wire 8 K3 _024_ [7:0] $end
$var wire 2 L3 _022_ [1:0] $end
$var wire 4 M3 _021_ [3:0] $end
$var wire 2 N3 _020_ [1:0] $end
$var wire 4 O3 _019_ [3:0] $end
$var wire 4 P3 _018_ [3:0] $end
$var wire 8 Q3 _017_ [7:0] $end
$var wire 16 R3 _016_ [15:0] $end
$var wire 4 S3 _015_ [3:0] $end
$var wire 8 T3 _014_ [7:0] $end
$var wire 16 U3 _013_ [15:0] $end
$var wire 2 V3 _012_ [1:0] $end
$var wire 4 W3 _011_ [3:0] $end
$var wire 2 X3 _010_ [1:0] $end
$var wire 4 Y3 _009_ [3:0] $end
$var wire 32 Z3 _005_ [31:0] $end
$var wire 3 [3 _004_ [2:0] $end
$var wire 3 \3 _003_ [2:0] $end
$var wire 3 ]3 _002_ [2:0] $end
$var wire 3 ^3 _001_ [2:0] $end
$var wire 8 _3 _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 `3 FIFO_synth_data_out [11:0] $end
$var wire 12 a3 FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 b3 espacios_ocupados [7:0] $end
$var reg 3 c3 rd_ptr [2:0] $end
$var reg 3 d3 wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 e3 _002_ $end
$var wire 1 f3 _003_ $end
$var wire 1 g3 _004_ $end
$var wire 1 h3 _005_ $end
$var wire 1 i3 _006_ $end
$var wire 1 j3 _007_ $end
$var wire 1 k3 _008_ $end
$var wire 1 l3 _009_ $end
$var wire 1 m3 _010_ $end
$var wire 1 n3 _011_ $end
$var wire 1 o3 _012_ $end
$var wire 1 p3 _013_ $end
$var wire 1 q3 _014_ $end
$var wire 1 r3 _015_ $end
$var wire 1 s3 _016_ $end
$var wire 1 t3 _025_ $end
$var wire 1 u3 _026_ $end
$var wire 1 v3 _027_ $end
$var wire 1 w3 _028_ $end
$var wire 1 x3 _029_ $end
$var wire 1 y3 _030_ $end
$var wire 1 z3 _031_ $end
$var wire 1 {3 _032_ $end
$var wire 3 |3 rd_ptr [2:0] $end
$var wire 3 }3 wr_ptr [2:0] $end
$var wire 1 7 write_enable $end
$var wire 1 p# read_enable $end
$var wire 1 6 clk $end
$var wire 12 ~3 _040_ [11:0] $end
$var wire 12 !4 _039_ [11:0] $end
$var wire 12 "4 _038_ [11:0] $end
$var wire 12 #4 _037_ [11:0] $end
$var wire 12 $4 _036_ [11:0] $end
$var wire 12 %4 _035_ [11:0] $end
$var wire 12 &4 _034_ [11:0] $end
$var wire 12 '4 _033_ [11:0] $end
$var wire 12 (4 _024_ [11:0] $end
$var wire 12 )4 _023_ [11:0] $end
$var wire 12 *4 _022_ [11:0] $end
$var wire 12 +4 _021_ [11:0] $end
$var wire 12 ,4 _020_ [11:0] $end
$var wire 12 -4 _019_ [11:0] $end
$var wire 12 .4 _018_ [11:0] $end
$var wire 12 /4 _017_ [11:0] $end
$var wire 12 04 _001_ [11:0] $end
$var wire 3 14 _000_ [2:0] $end
$var wire 12 24 FIFO_synth_data_in [11:0] $end
$var reg 12 34 FIFO_synth_data_out [11:0] $end
$var reg 12 44 \ram[0] [11:0] $end
$var reg 12 54 \ram[1] [11:0] $end
$var reg 12 64 \ram[2] [11:0] $end
$var reg 12 74 \ram[3] [11:0] $end
$var reg 12 84 \ram[4] [11:0] $end
$var reg 12 94 \ram[5] [11:0] $end
$var reg 12 :4 \ram[6] [11:0] $end
$var reg 12 ;4 \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FSM_synth $end
$var wire 10 <4 FIFO_synth_empty [9:0] $end
$var wire 1 =4 _003_ $end
$var wire 1 >4 _004_ $end
$var wire 1 ?4 _005_ $end
$var wire 1 @4 _006_ $end
$var wire 1 A4 _007_ $end
$var wire 1 B4 _008_ $end
$var wire 1 C4 _009_ $end
$var wire 1 D4 _010_ $end
$var wire 1 E4 _011_ $end
$var wire 1 F4 _013_ $end
$var wire 1 G4 _014_ $end
$var wire 1 H4 _015_ $end
$var wire 1 I4 _016_ $end
$var wire 1 J4 _017_ $end
$var wire 1 K4 _018_ $end
$var wire 1 L4 _021_ $end
$var wire 1 M4 _022_ $end
$var wire 1 N4 _023_ $end
$var wire 1 O4 _024_ $end
$var wire 1 P4 _025_ $end
$var wire 1 Q4 _029_ $end
$var wire 1 R4 _030_ $end
$var wire 1 S4 _031_ $end
$var wire 1 T4 _032_ $end
$var wire 1 U4 _033_ $end
$var wire 1 V4 _034_ $end
$var wire 1 W4 _035_ $end
$var wire 1 X4 _037_ $end
$var wire 3 Y4 umbral_bajo [2:0] $end
$var wire 3 Z4 umbral_alto [2:0] $end
$var wire 1 ' reset $end
$var wire 3 [4 interno_bajo [2:0] $end
$var wire 3 \4 interno_alto [2:0] $end
$var wire 1 * init $end
$var wire 1 , idle $end
$var wire 1 6 clk $end
$var wire 2 ]4 _036_ [1:0] $end
$var wire 3 ^4 _028_ [2:0] $end
$var wire 10 _4 _027_ [9:0] $end
$var wire 2 `4 _026_ [1:0] $end
$var wire 2 a4 _020_ [1:0] $end
$var wire 5 b4 _019_ [4:0] $end
$var wire 4 c4 _012_ [3:0] $end
$var wire 3 d4 _002_ [2:0] $end
$var wire 3 e4 _001_ [2:0] $end
$var wire 1 f4 _000_ $end
$var reg 4 g4 estado [3:0] $end
$var reg 1 h4 idle_d $end
$var reg 3 i4 interno_alto_d [2:0] $end
$var reg 3 j4 interno_bajo_d [2:0] $end
$upscope $end
$scope module arbitro_1_synth $end
$var wire 4 k4 Almost_full [3:0] $end
$var wire 4 l4 FIFO_synth_empty [3:0] $end
$var wire 1 m4 _025_ $end
$var wire 1 n4 _027_ $end
$var wire 1 o4 _030_ $end
$var wire 1 p4 _031_ $end
$var wire 1 q4 _032_ $end
$var wire 1 r4 _033_ $end
$var wire 1 s4 _034_ $end
$var wire 1 t4 _035_ $end
$var wire 1 u4 _036_ $end
$var wire 1 v4 _037_ $end
$var wire 1 w4 _038_ $end
$var wire 1 x4 _039_ $end
$var wire 1 y4 _040_ $end
$var wire 1 z4 _041_ $end
$var wire 1 {4 _056_ $end
$var wire 1 |4 _059_ $end
$var wire 1 }4 _060_ $end
$var wire 1 ~4 _061_ $end
$var wire 1 !5 _064_ $end
$var wire 1 "5 _065_ $end
$var wire 1 #5 _066_ $end
$var wire 1 $5 _068_ $end
$var wire 1 %5 _070_ $end
$var wire 1 &5 _072_ $end
$var wire 1 '5 _073_ $end
$var wire 1 (5 _074_ $end
$var wire 1 )5 _075_ $end
$var wire 1 *5 _076_ $end
$var wire 1 +5 _077_ $end
$var wire 1 ,5 _078_ $end
$var wire 1 -5 _079_ $end
$var wire 2 .5 dest [1:0] $end
$var wire 1 ' reset $end
$var wire 1 6 clk $end
$var wire 32 /5 _071_ [31:0] $end
$var wire 32 05 _069_ [31:0] $end
$var wire 32 15 _067_ [31:0] $end
$var wire 32 25 _063_ [31:0] $end
$var wire 32 35 _062_ [31:0] $end
$var wire 32 45 _058_ [31:0] $end
$var wire 32 55 _057_ [31:0] $end
$var wire 4 65 _055_ [3:0] $end
$var wire 4 75 _054_ [3:0] $end
$var wire 4 85 _053_ [3:0] $end
$var wire 4 95 _052_ [3:0] $end
$var wire 4 :5 _051_ [3:0] $end
$var wire 4 ;5 _050_ [3:0] $end
$var wire 4 <5 _049_ [3:0] $end
$var wire 4 =5 _048_ [3:0] $end
$var wire 4 >5 _047_ [3:0] $end
$var wire 4 ?5 _046_ [3:0] $end
$var wire 4 @5 _045_ [3:0] $end
$var wire 4 A5 _044_ [3:0] $end
$var wire 4 B5 _043_ [3:0] $end
$var wire 4 C5 _042_ [3:0] $end
$var wire 2 D5 _029_ [1:0] $end
$var wire 4 E5 _028_ [3:0] $end
$var wire 16 F5 _026_ [15:0] $end
$var wire 2 G5 _024_ [1:0] $end
$var wire 2 H5 _023_ [1:0] $end
$var wire 2 I5 _022_ [1:0] $end
$var wire 2 J5 _021_ [1:0] $end
$var wire 2 K5 _020_ [1:0] $end
$var wire 2 L5 _019_ [1:0] $end
$var wire 8 M5 _018_ [7:0] $end
$var wire 8 N5 _017_ [7:0] $end
$var wire 16 O5 _016_ [15:0] $end
$var wire 8 P5 _015_ [7:0] $end
$var wire 16 Q5 _014_ [15:0] $end
$var wire 8 R5 _013_ [7:0] $end
$var wire 16 S5 _012_ [15:0] $end
$var wire 8 T5 _011_ [7:0] $end
$var wire 16 U5 _010_ [15:0] $end
$var wire 2 V5 _009_ [1:0] $end
$var wire 2 W5 _008_ [1:0] $end
$var wire 2 X5 _007_ [1:0] $end
$var wire 32 Y5 _006_ [31:0] $end
$var wire 4 Z5 _005_ [3:0] $end
$var wire 4 [5 _004_ [3:0] $end
$var wire 4 \5 _003_ [3:0] $end
$var wire 4 ]5 _002_ [3:0] $end
$var wire 4 ^5 _001_ [3:0] $end
$var wire 4 _5 _000_ [3:0] $end
$var wire 1 9 Enable $end
$var reg 4 `5 Pops [3:0] $end
$var reg 4 a5 Push [3:0] $end
$var reg 4 b5 contador_synth [3:0] $end
$upscope $end
$scope module arbitro_2_synth $end
$var wire 4 c5 Almost_full [3:0] $end
$var wire 1 |# FIFO_synth_empty $end
$var wire 1 d5 _04_ $end
$var wire 1 e5 _13_ $end
$var wire 1 f5 _16_ $end
$var wire 1 g5 _17_ $end
$var wire 1 h5 _18_ $end
$var wire 1 i5 _19_ $end
$var wire 1 j5 _20_ $end
$var wire 1 k5 _21_ $end
$var wire 2 l5 class [1:0] $end
$var wire 1 ' reset $end
$var wire 1 6 clk $end
$var wire 2 m5 _15_ [1:0] $end
$var wire 2 n5 _14_ [1:0] $end
$var wire 2 o5 _12_ [1:0] $end
$var wire 2 p5 _11_ [1:0] $end
$var wire 2 q5 _10_ [1:0] $end
$var wire 2 r5 _09_ [1:0] $end
$var wire 2 s5 _08_ [1:0] $end
$var wire 2 t5 _07_ [1:0] $end
$var wire 4 u5 _06_ [3:0] $end
$var wire 4 v5 _05_ [3:0] $end
$var wire 4 w5 _03_ [3:0] $end
$var wire 1 x5 _02_ $end
$var wire 4 y5 _01_ [3:0] $end
$var wire 1 z5 _00_ $end
$var wire 1 9 Enable $end
$var reg 1 p# Pop $end
$var reg 4 {5 Push [3:0] $end
$upscope $end
$scope module contador_synth $end
$var wire 1 |5 _012_ $end
$var wire 1 }5 _013_ $end
$var wire 1 ~5 _014_ $end
$var wire 1 !6 _015_ $end
$var wire 1 "6 _017_ $end
$var wire 1 #6 _019_ $end
$var wire 1 $6 _021_ $end
$var wire 1 %6 _023_ $end
$var wire 1 &6 _025_ $end
$var wire 1 '6 _026_ $end
$var wire 1 (6 _029_ $end
$var wire 1 )6 _030_ $end
$var wire 1 *6 _031_ $end
$var wire 1 +6 _032_ $end
$var wire 1 ,6 _035_ $end
$var wire 1 -6 _036_ $end
$var wire 1 .6 _037_ $end
$var wire 1 /6 _038_ $end
$var wire 1 06 _039_ $end
$var wire 1 16 _045_ $end
$var wire 1 26 push0 $end
$var wire 1 36 push1 $end
$var wire 1 46 push2 $end
$var wire 1 56 push3 $end
$var wire 1 ( req $end
$var wire 1 7 push4 $end
$var wire 3 66 idx [2:0] $end
$var wire 1 6 clk $end
$var wire 32 76 _044_ [31:0] $end
$var wire 32 86 _043_ [31:0] $end
$var wire 32 96 _042_ [31:0] $end
$var wire 32 :6 _041_ [31:0] $end
$var wire 32 ;6 _040_ [31:0] $end
$var wire 5 <6 _034_ [4:0] $end
$var wire 25 =6 _033_ [24:0] $end
$var wire 3 >6 _028_ [2:0] $end
$var wire 3 ?6 _027_ [2:0] $end
$var wire 2 @6 _024_ [1:0] $end
$var wire 2 A6 _022_ [1:0] $end
$var wire 2 B6 _020_ [1:0] $end
$var wire 2 C6 _018_ [1:0] $end
$var wire 2 D6 _016_ [1:0] $end
$var wire 32 E6 _011_ [31:0] $end
$var wire 32 F6 _010_ [31:0] $end
$var wire 32 G6 _009_ [31:0] $end
$var wire 32 H6 _008_ [31:0] $end
$var wire 32 I6 _007_ [31:0] $end
$var wire 5 J6 _006_ [4:0] $end
$var wire 5 K6 _005_ [4:0] $end
$var wire 4 L6 _004_ [3:0] $end
$var wire 4 M6 _003_ [3:0] $end
$var wire 4 N6 _002_ [3:0] $end
$var wire 4 O6 _001_ [3:0] $end
$var wire 4 P6 _000_ [3:0] $end
$var reg 4 Q6 cuenta0 [3:0] $end
$var reg 4 R6 cuenta1 [3:0] $end
$var reg 4 S6 cuenta2 [3:0] $end
$var reg 4 T6 cuenta3 [3:0] $end
$var reg 4 U6 cuenta4 [3:0] $end
$var reg 5 V6 data [4:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 12 W6 data_out_fifo_azul_p0 [11:0] $end
$var wire 12 X6 data_out_fifo_azul_p1 [11:0] $end
$var wire 12 Y6 data_out_fifo_azul_p2 [11:0] $end
$var wire 12 Z6 data_out_fifo_azul_p3 [11:0] $end
$var wire 1 - idle $end
$var wire 5 [6 salida_contador [4:0] $end
$var wire 1 " valid_contador $end
$var reg 1 9 Enable $end
$var reg 12 \6 FIFO_in [11:0] $end
$var reg 1 7 PUSH $end
$var reg 1 6 clk $end
$var reg 3 ]6 idx [2:0] $end
$var reg 1 * init $end
$var reg 4 ^6 pop_fifo_azules [3:0] $end
$var reg 1 ( req $end
$var reg 1 ' reset $end
$var reg 3 _6 umbral_alto [2:0] $end
$var reg 3 `6 umbral_bajo [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 `6
b110 _6
b0 ^6
b10 ]6
b11111100 \6
b0 [6
bx Z6
bx Y6
bx X6
bx W6
b0 V6
b0 U6
b0 T6
b0 S6
b0 R6
b0 Q6
b0x P6
b0x O6
b0x N6
b0x M6
b0 L6
b0 K6
b0 J6
b0z0001 I6
b0z0001 H6
b0z0001 G6
b0z0001 F6
b0z0001 E6
b0 D6
b0 C6
b0 B6
b0 A6
b10 @6
b110 ?6
b1 >6
b0 =6
b0 <6
b0z000 ;6
b0z000 :6
b0z000 96
b0z000 86
b0z000 76
b10 66
x56
x46
x36
x26
116
006
0/6
1.6
0-6
0,6
1+6
0*6
1)6
1(6
1'6
1&6
0%6
0$6
0#6
0"6
1!6
0~5
1}5
1|5
b0 {5
0z5
b0 y5
0x5
b0 w5
b0 v5
bx u5
bx t5
b0x s5
b0x r5
bx0 q5
bx0 p5
bx o5
bx n5
bx m5
bx l5
xk5
xj5
1i5
xh5
xg5
xf5
xe5
0d5
bx c5
bx b5
bx a5
bx `5
bx _5
bx ^5
bx ]5
b0 \5
bx [5
bx Z5
b0zxxxx Y5
bx X5
b11 W5
bx V5
b11111111111111xx U5
b1111111x T5
b11111111111111xx S5
b1111111x R5
b11111111111111xx Q5
b1111111x P5
b11111111111111xx O5
b1111111x N5
b1111111x M5
b0x L5
b0x K5
bx0 J5
bx0 I5
bx H5
b11 G5
b1 F5
bx E5
bx D5
bx C5
bx B5
bx A5
bx @5
bx ?5
bx >5
bx =5
bx <5
bx ;5
b0 :5
b0 95
bx 85
bx 75
b0 65
b0zxxx 55
bxzxx 45
bxzxx 35
b1111111111111111111111111111xxxx 25
bxzxx 15
bx 05
bxzxx /5
bx .5
x-5
x,5
x+5
x*5
x)5
x(5
x'5
x&5
x%5
x$5
x#5
x"5
x!5
x~4
x}4
x|4
x{4
1z4
xy4
xx4
xw4
xv4
xu4
xt4
xs4
xr4
xq4
xp4
xo4
xn4
1m4
b1111 l4
bx k4
bx j4
bx i4
xh4
bx g4
0f4
b0 e4
b0 d4
b1 c4
b0 b4
b0 a4
b1 `4
b0 _4
b111 ^4
b0x ]4
bx \4
bx [4
b110 Z4
b10 Y4
xX4
1W4
1V4
1U4
1T4
1S4
0R4
1Q4
0P4
1O4
0N4
1M4
0L4
0K4
0J4
0I4
0H4
0G4
0F4
0E4
0D4
0C4
0B4
0A4
0@4
0?4
0>4
1=4
b1111111111 <4
bx ;4
bx :4
bx 94
bx 84
bx 74
bx 64
bx 54
bx 44
bx 34
b11111100 24
bx 14
bx 04
bx /4
bx .4
bx -4
bx ,4
bx +4
bx *4
bx )4
bx (4
bx '4
bx &4
bx %4
bx $4
bx #4
bx "4
bx !4
bx ~3
bx }3
bx |3
0{3
0z3
0y3
0x3
0w3
0v3
0u3
0t3
xs3
xr3
xq3
xp3
xo3
xn3
xm3
xl3
xk3
xj3
xi3
xh3
xg3
xf3
xe3
bx d3
bx c3
b0 b3
b11111100 a3
bx `3
b0 _3
bx ^3
bx ]3
b0 \3
b0 [3
b0z00000001 Z3
b10 Y3
b1 X3
b0 W3
b0 V3
b1111111111111110 U3
b11111110 T3
b1110 S3
b1111111111111100 R3
b11111110 Q3
b1110 P3
b11xx O3
b1x N3
b11xx M3
b1x L3
b1000 K3
b0 J3
b0 I3
b0 H3
bz11111111 G3
b0z0000000 F3
b0zzz0z01 E3
b11111111111111111111111111111001 D3
b11111111 C3
bxzzzxzxx B3
bzx A3
b11111xxx @3
b0zzz0z01 ?3
b11111111111111111111111111111101 >3
bxzzzxzxx =3
bzx <3
b11111xxx ;3
bz0000000 :3
b11111111111111111111111111111110 93
b0xxx 83
b0xxx 73
bx 63
bx 53
043
033
023
013
003
0/3
x.3
x-3
x,3
0+3
0*3
0)3
x(3
x'3
x&3
0%3
0$3
0#3
0"3
0!3
0~2
0}2
0|2
0{2
0z2
xy2
xx2
xw2
xv2
1u2
xt2
xs2
1r2
0q2
1p2
1o2
1n2
xm2
1l2
xk2
0j2
1i2
0h2
0g2
0f2
0e2
bx d2
bx c2
bx b2
bx a2
bx `2
bx _2
bx ^2
bx ]2
bx \2
bx [2
bx Z2
bx Y2
bx X2
bx W2
bx V2
bx U2
bx T2
bx S2
bx R2
bx Q2
bx P2
bx O2
bx N2
bx M2
bx L2
bx K2
bx J2
bx I2
bx H2
0G2
0F2
0E2
0D2
0C2
0B2
0A2
0@2
x?2
x>2
x=2
x<2
x;2
x:2
x92
x82
x72
x62
x52
x42
x32
x22
x12
bx 02
bx /2
bx .2
b0 -2
bx ,2
b0 +2
bx *2
bx )2
b0 (2
b0 '2
b0z00000001 &2
b10 %2
b1 $2
b0 #2
b0 "2
b1111111111111110 !2
b11111110 ~1
b1110 }1
b1111111111111100 |1
b11111110 {1
b1110 z1
b11xx y1
b1x x1
b11xx w1
b1x v1
b1000 u1
b0 t1
b0 s1
b0 r1
bz11111111 q1
b0z0000000 p1
b0zzz0z01 o1
b11111111111111111111111111111001 n1
b11111111 m1
bxzzzxzxx l1
bzx k1
b11111xxx j1
b0zzz0z01 i1
b11111111111111111111111111111101 h1
bxzzzxzxx g1
bzx f1
b11111xxx e1
bz0000000 d1
b11111111111111111111111111111110 c1
b0xxx b1
b0xxx a1
bx `1
bx _1
0^1
0]1
0\1
0[1
0Z1
0Y1
xX1
xW1
xV1
0U1
0T1
0S1
xR1
xQ1
xP1
0O1
0N1
0M1
0L1
0K1
0J1
0I1
0H1
0G1
0F1
xE1
xD1
xC1
xB1
1A1
x@1
x?1
1>1
0=1
1<1
1;1
x:1
x91
181
x71
061
151
041
031
x21
011
bx 01
bx /1
bx .1
bx -1
bx ,1
bx +1
bx *1
bx )1
bx (1
bx '1
bx &1
bx %1
bx $1
bx #1
bx "1
bx !1
bx ~0
bx }0
bx |0
bx {0
bx z0
bx y0
bx x0
bx w0
bx v0
bx u0
bx t0
bx s0
bx r0
bx q0
bx p0
xo0
xn0
xm0
xl0
xk0
xj0
xi0
xh0
xg0
xf0
xe0
xd0
xc0
xb0
xa0
x`0
x_0
x^0
x]0
x\0
x[0
xZ0
xY0
bx X0
bx W0
b0 V0
bx U0
bx T0
b0 S0
bx R0
bx Q0
b0 P0
b0 O0
b0z00000001 N0
b10 M0
b1 L0
b0 K0
b0 J0
b1111111111111110 I0
b11111110 H0
b1110 G0
b1111111111111100 F0
b11111110 E0
b1110 D0
b11xx C0
b1x B0
b11xx A0
b1x @0
b1000 ?0
b0x >0
b0x =0
b0 <0
bz11111111 ;0
b0z0000000 :0
b0zzz0z01 90
b11111111111111111111111111111001 80
b11111111 70
bxzzzxzxx 60
bzx 50
b11111xxx 40
b0zzz0z01 30
b11111111111111111111111111111101 20
bxzzzxzxx 10
bzx 00
b11111xxx /0
bz0000000 .0
b11111111111111111111111111111110 -0
b0xxx ,0
b0xxx +0
bx *0
bx )0
x(0
0'0
0&0
0%0
0$0
0#0
0"0
0!0
x~/
x}/
x|/
0{/
0z/
0y/
xx/
xw/
xv/
0u/
0t/
0s/
0r/
0q/
0p/
0o/
0n/
0m/
0l/
xk/
xj/
xi/
xh/
1g/
xf/
xe/
1d/
0c/
1b/
xa/
1`/
x_/
1^/
x]/
0\/
1[/
0Z/
0Y/
0X/
xW/
0V/
1U/
xT/
0S/
bx R/
bx Q/
bx P/
bx O/
bx N/
bx M/
bx L/
bx K/
bx J/
bx I/
bx H/
bx G/
bx F/
bx E/
bx D/
bx C/
bx B/
bx A/
bx @/
bx ?/
bx >/
bx =/
bx </
bx ;/
bx :/
bx 9/
bx 8/
bx 7/
bx 6/
bx 5/
x4/
x3/
x2/
x1/
x0/
x//
x./
x-/
x,/
x+/
x*/
x)/
x(/
x'/
x&/
x%/
x$/
x#/
x"/
x!/
x~.
x}.
x|.
bx {.
bx z.
b0 y.
bx x.
bx w.
b0 v.
bx u.
bx t.
b0 s.
b0 r.
b0z00000001 q.
b10 p.
b1 o.
b0 n.
b0 m.
b1111111111111110 l.
b11111110 k.
b1110 j.
b1111111111111100 i.
b11111110 h.
b1110 g.
b11xx f.
b1x e.
b11xx d.
b1x c.
b1000 b.
b0x a.
b0x `.
b0 _.
bz11111111 ^.
b0z0000000 ].
b0zzz0z01 \.
b11111111111111111111111111111001 [.
b11111111 Z.
bxzzzxzxx Y.
bzx X.
b11111xxx W.
b0zzz0z01 V.
b11111111111111111111111111111101 U.
bxzzzxzxx T.
bzx S.
b11111xxx R.
bz0000000 Q.
b11111111111111111111111111111110 P.
b0xxx O.
b0xxx N.
bx M.
bx L.
xK.
0J.
0I.
0H.
0G.
0F.
0E.
0D.
xC.
xB.
xA.
0@.
0?.
0>.
x=.
x<.
x;.
0:.
09.
08.
07.
06.
05.
04.
03.
02.
01.
x0.
x/.
x..
x-.
1,.
x+.
x*.
1).
0(.
1'.
x&.
1%.
x$.
1#.
x".
0!.
1~-
0}-
0|-
0{-
xz-
0y-
1x-
xw-
0v-
bx u-
bx t-
bx s-
bx r-
bx q-
bx p-
bx o-
bx n-
bx m-
bx l-
bx k-
bx j-
bx i-
bx h-
bx g-
bx f-
bx e-
bx d-
bx c-
bx b-
bx a-
bx `-
bx _-
bx ^-
bx ]-
bx \-
bx [-
bx Z-
bx Y-
bx X-
xW-
xV-
xU-
xT-
xS-
xR-
xQ-
xP-
xO-
xN-
xM-
xL-
xK-
xJ-
xI-
xH-
xG-
xF-
xE-
xD-
xC-
xB-
xA-
bx @-
bx ?-
b0 >-
bx =-
bx <-
b0 ;-
bx :-
bx 9-
b0 8-
b0 7-
b0z00000001 6-
b10 5-
b1 4-
b0 3-
b0 2-
b1111111111111110 1-
b11111110 0-
b1110 /-
b1111111111111100 .-
b11111110 --
b1110 ,-
b11xx +-
b1x *-
b11xx )-
b1x (-
b1000 '-
b0x &-
b0x %-
b0 $-
bz11111111 #-
b0z0000000 "-
b0zzz0z01 !-
b11111111111111111111111111111001 ~,
b11111111 },
bxzzzxzxx |,
bzx {,
b11111xxx z,
b0zzz0z01 y,
b11111111111111111111111111111101 x,
bxzzzxzxx w,
bzx v,
b11111xxx u,
bz0000000 t,
b11111111111111111111111111111110 s,
b0xxx r,
b0xxx q,
bx p,
bx o,
xn,
0m,
0l,
0k,
0j,
0i,
0h,
0g,
xf,
xe,
xd,
0c,
0b,
0a,
x`,
x_,
x^,
0],
0\,
0[,
0Z,
0Y,
0X,
0W,
0V,
0U,
0T,
xS,
xR,
xQ,
xP,
1O,
xN,
xM,
1L,
0K,
1J,
xI,
1H,
xG,
1F,
xE,
0D,
1C,
0B,
0A,
0@,
x?,
0>,
1=,
x<,
0;,
bx :,
bx 9,
bx 8,
bx 7,
bx 6,
bx 5,
bx 4,
bx 3,
bx 2,
bx 1,
bx 0,
bx /,
bx .,
bx -,
bx ,,
bx +,
bx *,
bx ),
bx (,
bx ',
bx &,
bx %,
bx $,
bx #,
bx ",
bx !,
bx ~+
bx }+
bx |+
bx {+
xz+
xy+
xx+
xw+
xv+
xu+
xt+
xs+
xr+
xq+
xp+
xo+
xn+
xm+
xl+
xk+
xj+
xi+
xh+
xg+
xf+
xe+
xd+
bx c+
bx b+
b0 a+
bx `+
bx _+
b0 ^+
bx ]+
bx \+
b0 [+
b0 Z+
b0z00000001 Y+
b10 X+
b1 W+
b0 V+
b0 U+
b1111111111111110 T+
b11111110 S+
b1110 R+
b1111111111111100 Q+
b11111110 P+
b1110 O+
b11xx N+
b1x M+
b11xx L+
b1x K+
b1000 J+
b0x I+
b0x H+
b0 G+
bz11111111 F+
b0z0000000 E+
b0zzz0z01 D+
b11111111111111111111111111111001 C+
b11111111 B+
bxzzzxzxx A+
bzx @+
b11111xxx ?+
b0zzz0z01 >+
b11111111111111111111111111111101 =+
bxzzzxzxx <+
bzx ;+
b11111xxx :+
bz0000000 9+
b11111111111111111111111111111110 8+
b0xxx 7+
b0xxx 6+
bx 5+
bx 4+
x3+
02+
01+
00+
0/+
0.+
0-+
0,+
x++
x*+
x)+
0(+
0'+
0&+
x%+
x$+
x#+
0"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
xv*
xu*
xt*
xs*
1r*
xq*
xp*
1o*
0n*
1m*
xl*
1k*
xj*
1i*
xh*
0g*
1f*
0e*
0d*
0c*
xb*
0a*
1`*
x_*
0^*
bx ]*
bx \*
bx [*
bx Z*
bx Y*
bx X*
bx W*
bx V*
bx U*
bx T*
bx S*
bx R*
bx Q*
bx P*
bx O*
bx N*
bx M*
bx L*
bx K*
bx J*
bx I*
bx H*
bx G*
bx F*
bx E*
bx D*
bx C*
bx B*
bx A*
bx @*
0?*
0>*
0=*
0<*
0;*
0:*
09*
08*
x7*
x6*
x5*
x4*
x3*
x2*
x1*
x0*
x/*
x.*
x-*
x,*
x+*
x**
x)*
bx (*
bx '*
b0 &*
bx %*
bx $*
b0 #*
bx "*
bx !*
b0 ~)
b0 })
b0z00000001 |)
b10 {)
b1 z)
b0 y)
b0 x)
b1111111111111110 w)
b11111110 v)
b1110 u)
b1111111111111100 t)
b11111110 s)
b1110 r)
b11xx q)
b1x p)
b11xx o)
b1x n)
b1000 m)
b0 l)
b0 k)
b0 j)
bz11111111 i)
b0z0000000 h)
b0zzz0z01 g)
b11111111111111111111111111111001 f)
b11111111 e)
bxzzzxzxx d)
bzx c)
b11111xxx b)
b0zzz0z01 a)
b11111111111111111111111111111101 `)
bxzzzxzxx _)
bzx ^)
b11111xxx ])
bz0000000 \)
b11111111111111111111111111111110 [)
b0xxx Z)
b0xxx Y)
bx X)
bx W)
0V)
xU)
0T)
0S)
0R)
0Q)
0P)
0O)
xN)
xM)
xL)
0K)
0J)
0I)
xH)
xG)
xF)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
x;)
x:)
x9)
x8)
17)
x6)
x5)
14)
03)
12)
11)
x0)
x/)
1.)
x-)
0,)
1+)
0*)
0))
x()
0')
0&)
1%)
x$)
0#)
bx ")
bx !)
bx ~(
bx }(
bx |(
bx {(
bx z(
bx y(
bx x(
bx w(
bx v(
bx u(
bx t(
bx s(
bx r(
bx q(
bx p(
bx o(
bx n(
bx m(
bx l(
bx k(
bx j(
bx i(
bx h(
bx g(
bx f(
bx e(
bx d(
bx c(
0b(
0a(
0`(
0_(
0^(
0](
0\(
0[(
xZ(
xY(
xX(
xW(
xV(
xU(
xT(
xS(
xR(
xQ(
xP(
xO(
xN(
xM(
xL(
bx K(
bx J(
b0 I(
bx H(
bx G(
b0 F(
bx E(
bx D(
b0 C(
b0 B(
b0z00000001 A(
b10 @(
b1 ?(
b0 >(
b0 =(
b1111111111111110 <(
b11111110 ;(
b1110 :(
b1111111111111100 9(
b11111110 8(
b1110 7(
b11xx 6(
b1x 5(
b11xx 4(
b1x 3(
b1000 2(
b0 1(
b0 0(
b0 /(
bz11111111 .(
b0z0000000 -(
b0zzz0z01 ,(
b11111111111111111111111111111001 +(
b11111111 *(
bxzzzxzxx )(
bzx ((
b11111xxx '(
b0zzz0z01 &(
b11111111111111111111111111111101 %(
bxzzzxzxx $(
bzx #(
b11111xxx "(
bz0000000 !(
b11111111111111111111111111111110 ~'
b0xxx }'
b0xxx |'
bx {'
bx z'
0y'
xx'
0w'
0v'
0u'
0t'
0s'
0r'
xq'
xp'
xo'
0n'
0m'
0l'
xk'
xj'
xi'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
x^'
x]'
x\'
x['
1Z'
xY'
xX'
1W'
0V'
1U'
1T'
xS'
xR'
1Q'
xP'
0O'
1N'
0M'
0L'
xK'
0J'
0I'
1H'
xG'
0F'
bx E'
bx D'
bx C'
bx B'
bx A'
bx @'
bx ?'
bx >'
bx ='
bx <'
bx ;'
bx :'
bx 9'
bx 8'
bx 7'
bx 6'
bx 5'
bx 4'
bx 3'
bx 2'
bx 1'
bx 0'
bx /'
bx .'
bx -'
bx ,'
bx +'
bx *'
bx )'
bx ('
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
xq&
xp&
xo&
bx n&
bx m&
b0 l&
bx k&
bx j&
b0 i&
bx h&
bx g&
b0 f&
b0 e&
b0z00000001 d&
b10 c&
b1 b&
b0 a&
b0 `&
b1111111111111110 _&
b11111110 ^&
b1110 ]&
b1111111111111100 \&
b11111110 [&
b1110 Z&
b11xx Y&
b1x X&
b11xx W&
b1x V&
b1000 U&
b0 T&
b0 S&
b0 R&
bz11111111 Q&
b0z0000000 P&
b0zzz0z01 O&
b11111111111111111111111111111001 N&
b11111111 M&
bxzzzxzxx L&
bzx K&
b11111xxx J&
b0zzz0z01 I&
b11111111111111111111111111111101 H&
bxzzzxzxx G&
bzx F&
b11111xxx E&
bz0000000 D&
b11111111111111111111111111111110 C&
b0xxx B&
b0xxx A&
bx @&
bx ?&
0>&
x=&
0<&
0;&
0:&
09&
08&
07&
x6&
x5&
x4&
03&
02&
01&
x0&
x/&
x.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
x#&
x"&
x!&
x~%
1}%
x|%
x{%
1z%
0y%
1x%
1w%
xv%
xu%
1t%
xs%
0r%
1q%
0p%
0o%
xn%
0m%
0l%
1k%
xj%
0i%
bx h%
bx g%
bx f%
bx e%
bx d%
bx c%
bx b%
bx a%
bx `%
bx _%
bx ^%
bx ]%
bx \%
bx [%
bx Z%
bx Y%
bx X%
bx W%
bx V%
bx U%
bx T%
bx S%
bx R%
bx Q%
bx P%
bx O%
bx N%
bx M%
bx L%
bx K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
bx 3%
bx 2%
b0 1%
bx 0%
bx /%
b0 .%
bx -%
bx ,%
b0 +%
b0 *%
b0z00000001 )%
b10 (%
b1 '%
b0 &%
b0 %%
b1111111111111110 $%
b11111110 #%
b1110 "%
b1111111111111100 !%
b11111110 ~$
b1110 }$
b11xx |$
b1x {$
b11xx z$
b1x y$
b1000 x$
b0 w$
b0 v$
b0 u$
bz11111111 t$
b0z0000000 s$
b0zzz0z01 r$
b11111111111111111111111111111001 q$
b11111111 p$
bxzzzxzxx o$
bzx n$
b11111xxx m$
b0zzz0z01 l$
b11111111111111111111111111111101 k$
bxzzzxzxx j$
bzx i$
b11111xxx h$
bz0000000 g$
b11111111111111111111111111111110 f$
b0xxx e$
b0xxx d$
bx c$
bx b$
0a$
x`$
0_$
0^$
0]$
0\$
0[$
0Z$
xY$
xX$
xW$
0V$
0U$
0T$
xS$
xR$
xQ$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
xF$
xE$
xD$
xC$
1B$
xA$
x@$
1?$
0>$
1=$
1<$
x;$
x:$
19$
x8$
07$
16$
05$
04$
x3$
02$
01$
10$
x/$
0.$
b1111111111 -$
b11111100 ,$
bx +$
bx *$
bx )$
bx ($
b0 '$
b0 &$
bx %$
bx $$
bx #$
bx "$
bx !$
bx ~#
1}#
1|#
b1111 {#
b1111 z#
bx y#
0x#
0w#
b0 v#
b0 u#
b10 t#
bx s#
bx r#
b0 q#
0p#
bx o#
b0 n#
bx m#
b0 l#
bx k#
bx j#
bx i#
bx h#
bx g#
bx f#
b110 e#
b10 d#
xc#
xb#
0a#
0`#
x_#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b10 X#
xW#
xV#
xU#
xT#
b0 S#
bx R#
bx Q#
bx P#
bx O#
bx N#
b0 M#
b1111 L#
bx K#
b0 J#
bx I#
bx H#
bx G#
bx F#
xE#
bx D#
b110 C#
b10 B#
b1111111111 A#
bx @#
b11111100 ?#
bx >#
bx =#
bx <#
bx ;#
b0 :#
b11111100 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
b0 2#
bx 1#
bx 0#
b0 /#
bx .#
bx -#
bx ,#
x+#
b0 *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
b0 ##
bx "#
bx !#
1~"
0}"
bx |"
bx {"
xz"
0y"
xx"
0w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
b0 p"
bx o"
bx n"
1m"
0l"
bx k"
bx j"
xi"
0h"
xg"
0f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
b0 _"
bx ^"
bx ]"
1\"
0["
bx Z"
bx Y"
xX"
0W"
xV"
0U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
b0 N"
bx M"
bx L"
1K"
0J"
bx I"
bx H"
xG"
0F"
xE"
0D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
b0 ="
bx <"
bx ;"
1:"
09"
bx 8"
bx 7"
06"
x5"
x4"
03"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
b0 ,"
bx +"
bx *"
1)"
0("
bx '"
bx &"
0%"
x$"
x#"
0""
bx !"
bx ~
bx }
bx |
bx {
bx z
b0 y
bx x
bx w
1v
0u
bx t
bx s
0r
xq
xp
0o
bx n
bx m
bx l
bx k
bx j
bx i
b0 h
bx g
bx f
1e
0d
bx c
bx b
0a
x`
x_
0^
b0 ]
b1111111111 \
b11111100 [
b0 Z
b0 Y
bx X
bx W
bx V
bx U
bx T
bx S
1R
1Q
b1111 P
b1111 O
0N
0M
b0 L
b0 K
b10 J
bx I
bx H
b0 G
0F
bx E
b0 D
bx C
b0 B
bx A
bx @
b110 ?
b10 >
x=
x<
0;
0:
09
b11111100 8
07
06
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
x-
x,
b10 +
0*
b0 )
0(
0'
b0 &
b0 %
b110 $
b10 #
0"
0!
$end
#10
0s2
0?1
0e/
0*.
0M,
0p*
05)
0X'
0{%
0@$
0v2
0B1
0h/
0-.
0P,
0s*
08)
0['
0~%
0C$
0w2
0C1
0i/
0..
0Q,
0t*
09)
0\'
0!&
0D$
1(3
1R1
1x/
1=.
1`,
1%+
1H)
1k'
10&
1S$
1k2
171
1]/
1".
1E,
1h*
1-)
1P'
1s%
18$
1.3
1X1
1~/
1C.
1f,
1++
1N)
1q'
16&
1Y$
1m2
1y2
191
1E1
1_/
1k/
1$.
10.
1G,
1S,
1j*
1v*
1/)
1;)
1R'
1^'
1u%
1#&
1:$
1F$
1t2
1@1
1f/
1+.
1N,
1q*
16)
1Y'
1|%
1A$
1x2
1D1
1j/
1/.
1R,
1u*
1:)
1]'
1"&
1E$
b0x J6
1&3
1P1
1v/
1;.
1^,
1#+
1F)
1i'
1.&
1Q$
b11 L3
b11 v1
b11 @0
b11 c.
b11 (-
b11 K+
b11 n)
b11 3(
b11 V&
b11 y$
1,3
1V1
1|/
1A.
1d,
1)+
1L)
1o'
14&
1W$
b11 N3
b11 x1
b11 B0
b11 e.
b11 *-
b11 M+
b11 p)
b11 5(
b11 X&
b11 {$
b0x <6
b1zzz1z11 B3
b1zzz1z11 l1
b1zzz1z11 60
b1zzz1z11 Y.
b1zzz1z11 |,
b1zzz1z11 A+
b1zzz1z11 d)
b1zzz1z11 )(
b1zzz1z11 L&
b1zzz1z11 o$
b1111 M3
0'3
b1111 w1
0Q1
b1111 A0
0w/
b1111 d.
0<.
b1111 )-
0_,
b1111 L+
0$+
b1111 o)
0G)
b1111 4(
0j'
b1111 W&
0/&
b1111 z$
0R$
b1zzz1z11 =3
b1zzz1z11 g1
b1zzz1z11 10
b1zzz1z11 T.
b1zzz1z11 w,
b1zzz1z11 <+
b1zzz1z11 _)
b1zzz1z11 $(
b1zzz1z11 G&
b1zzz1z11 j$
b1111 O3
0-3
b1111 y1
0W1
b1111 C0
0}/
b1111 f.
0B.
b1111 +-
0e,
b1111 N+
0*+
b1111 q)
0M)
b1111 6(
0p'
b1111 Y&
05&
b1111 |$
0X$
x%6
bz1 A3
bz1 k1
bz1 50
bz1 X.
bz1 {,
bz1 @+
bz1 c)
bz1 ((
bz1 K&
bz1 n$
b11111111 @3
b0 83
b11111111 j1
b0 b1
b11111111 40
b0 ,0
b11111111 W.
b0 O.
b11111111 z,
b0 r,
b11111111 ?+
b0 7+
b11111111 b)
b0 Z)
b11111111 '(
b0 }'
b11111111 J&
b0 B&
b11111111 m$
b0 e$
bz1 <3
bz1 f1
bz1 00
bz1 S.
bz1 v,
bz1 ;+
bz1 ^)
bz1 #(
bz1 F&
bz1 i$
b11111111 ;3
b0 73
b11111111 e1
b0 a1
b11111111 /0
b0 +0
b11111111 R.
b0 N.
b11111111 u,
b0 q,
b11111111 :+
b0 6+
b11111111 ])
b0 Y)
b11111111 "(
b0 |'
b11111111 E&
b0 A&
b11111111 h$
b0 d$
b0xx P6
b0xx O6
bx0 A6
b0xx N6
b0xx M6
b0x s1
0,
1X4
b0 ]4
b0 s#
b0 c$
b0 @&
b0 {'
b0 X)
b0 5+
b0 p,
b0 M.
b0 *0
b0 `1
b0 63
b0 \4
b0 r#
b0 b$
b0 ?&
b0 z'
b0 W)
b0 4+
b0 o,
b0 L.
b0 )0
b0 _1
b0 53
b0 [4
b0z00xx I6
b0z00x ;6
b0z00xx H6
b0z00x :6
b0x0000000000 =6
b0z00xx G6
b0z00x 96
b0z00xx F6
b0z00x 86
b0x t1
021
b1 J#
b0 H
b0 b
b0 s
b0 &"
b0 7"
b0 H"
b0 Y"
b0 j"
b0 {"
b0 ,#
b0 6#
b0 H#
b0 I
b0 c
b0 t
b0 '"
b0 8"
b0 I"
b0 Z"
b0 k"
b0 |"
b0 -#
b0 7#
b0 F#
0-
b0 ]5
b0 _5
b0 ^5
b0 ]3
b0 ^3
xA2
xB2
xC2
xD2
xE2
xF2
xG2
x@2
b0 )2
b0 *2
x11
0;1
b0 Q0
b0 R0
b0 t.
b0 u.
b0 9-
b0 :-
b0 \+
b0 ]+
b0 !*
b0 "*
b0 D(
b0 E(
b0 g&
b0 h&
b0 ,%
b0 -%
0E#
b0 I#
b0 G#
b0 D#
b1 g4
0h4
b0 i4
b0 j4
b0x Q6
b0x R6
b0x S6
b0x T6
19
16
#20
06
#30
b1 Z5
1'5
b10 H5
b0 K5
b0 J5
b0 L5
1q4
1r4
1p4
b10 I5
b0 Q2
0n4
b11 D5
0y4
0x4
b0 ;5
b0 Z2
0t4
0s4
b0xx J6
b0 .5
b1 s1
0"5
0}4
1v4
b0 @5
b1 <5
b0 y#
b0 01
b0 02
1w4
1#5
1~4
1u4
1%5
b0xx <6
b1 t1
1&5
1!5
1|4
1$5
1@2
x$6
b0 A5
b0 =5
b0 )$
111
1o4
1*5
122
0D2
0F2
0B2
1F4
b0 =0
b0 `.
b0 %-
b0 H+
1:1
b0z11 15
112
082
0;2
052
0A2
0G2
0E2
0C2
0W4
1G4
b0z0xxx F6
bx0 B6
b0z0xxx G6
b0z0xxx H6
b0z0xxx I6
b0 B5
b0 >5
b0 *$
0_#
0-5
0+5
b11111110 N5
0)5
0,5
b11111110 T5
b11 V5
b0z11 35
b11111110 M5
b11111110 R5
b11111110 P5
1?2
072
1>2
0:2
042
1=2
032
0<2
092
062
b0 ]5
b0 ^5
b110 ^4
0O4
0Q4
b1 +2
b0 S0
b0 v.
b0 ;-
b0 ^+
b0 >0
b0 a.
b0 &-
b0 I+
1P4
b0z0xx 86
b0xx0000000000 =6
b0z0xx 96
b0z0xx :6
b0z0xx ;6
1a/
0W/
0h0
0o0
0n0
0m0
0l0
0k0
0j0
0i0
1&.
0z-
0-/
04/
03/
02/
01/
00/
0//
0./
1I,
0?,
0P-
0W-
0V-
0U-
0T-
0S-
0R-
0Q-
b0 [5
1l*
0b*
0s+
0z+
0y+
0x+
0w+
0v+
0u+
0t+
10)
0()
1S'
0K'
1v%
0n%
b0 C5
b0 ?5
1;$
03$
b0 +$
b0 ($
b1111111111111101 O5
b11111111111111111111111111110111 25
b1111111111111101 U5
0(5
b0 85
b0 75
b0z0001 Y5
b1111111111111100 S5
b1111111111111100 Q5
b1010 E5
b0z000 55
b0z00 45
b0z00 /5
b0 [2
b0 65
b0 \5
b0 `4
1C4
b100 c4
b1 r1
b0 <0
b0 _.
b0 $-
b0 G+
056
0(0
046
0K.
036
0n,
026
03+
0U)
0x'
0=&
0`$
b0 05
0W#
0V#
0U#
0T#
0z"
0i"
0X"
0G"
05"
0$"
0q
0`
1'
b0xx T6
b0xx S6
b0xx R6
b0xx Q6
b0 m#
b0 a5
b0 o#
b0 `5
b0 b5
b0 c3
b0 |3
b0 d3
b0 }3
b0 .2
b0 H2
b0 /2
b0 I2
b0 W0
b0 p0
b0 X0
b0 q0
b0 z.
b0 5/
b0 {.
b0 6/
b0 ?-
b0 X-
b0 @-
b0 Y-
b0 b+
b0 {+
b0 c+
b0 |+
b0 '*
b0 @*
b0 (*
b0 A*
b0 J(
b0 c(
b0 K(
b0 d(
b0 m&
b0 ('
b0 n&
b0 )'
b0 2%
b0 K%
b0 3%
b0 L%
b0 %#
b0 '#
b0 $#
b0 &#
b0 r"
b0 t"
b0 q"
b0 s"
b0 a"
b0 c"
b0 `"
b0 b"
b0 P"
b0 R"
b0 O"
b0 Q"
b0 1#
b0 4#
b0 0#
b0 3#
b0 P#
b0 C
b0 O#
0+#
b0 E
b0 N#
b0 ?"
b0 A"
b0 >"
b0 @"
b0 ."
b0 0"
b0 -"
b0 /"
b0 {
b0 }
b0 z
b0 |
b0 j
b0 l
b0 i
b0 k
b0 <#
b0 >#
b0 ;#
b0 =#
16
#40
06
#50
0G4
1Q4
1K4
1H4
b10 `4
0T4
0S4
0=4
1R4
0{4
0j5
1L4
b0 X5
b0 t5
b10 a4
1w2
1C1
1i/
1..
1Q,
1t*
19)
1\'
1!&
1D$
0c#
0b#
0T/
0w-
0<,
b0 $$
b0 k4
0_*
0$)
0G'
0j%
b0 %$
b0 c5
0/$
b100 b4
1^1
1m2
0y2
191
0E1
1_/
0k/
1$.
00.
1G,
0S,
1j*
0v*
1/)
0;)
1R'
0^'
1u%
0#&
1:$
0F$
0k2
071
0]/
0".
0E,
0h*
0-)
0P'
0s%
08$
b10 +2
0x2
0D1
0j/
0/.
0R,
0u*
0:)
0]'
0"&
0E$
0t2
0@1
0f/
0+.
0N,
0q*
06)
0Y'
0|%
0A$
b100000 _4
b1111011111 -$
b10 r1
1]1
1[1
b10 N3
b10 x1
b10 B0
b10 e.
b10 *-
b10 M+
b10 p)
b10 5(
b10 X&
b10 {$
0(3
b10 L3
0R1
b10 v1
0x/
b10 @0
0=.
b10 c.
0`,
b10 (-
0%+
b10 K+
0H)
b10 n)
0k'
b10 3(
00&
b10 V&
0S$
b10 y$
b1111011111 <4
0}#
1`#
b0 R2
141
b1zzz1z10 g1
b1zzz1z10 l1
b10 s1
0,3
b1110 O3
0V1
b1110 y1
0|/
b1110 C0
0A.
b1110 f.
0d,
b1110 +-
0)+
b1110 N+
0L)
b1110 q)
0o'
b1110 6(
04&
b1110 Y&
0W$
b1110 |$
0&3
0P1
0v/
0;.
0^,
0#+
0F)
0i'
0.&
0Q$
b1100 M3
1'3
b1100 w1
1Q1
b1100 A0
1w/
b1100 d.
1<.
b1100 )-
1_,
b1100 L+
1$+
b1100 o)
1G)
b1100 4(
1j'
b1100 W&
1/&
b1100 z$
1R$
1\1
1Z1
0I4
b0 X2
b1 "2
b1 #2
bz0 f1
bz0 k1
b11111111111111111111111111111100 h1
b11111111111111111111111111111000 n1
b10 t1
b10 d4
b11111101 ;3
b10 73
b11111100 e1
b10 a1
b11111101 /0
b10 +0
b11111101 R.
b10 N.
b11111101 u,
b10 q,
b11111101 :+
b10 6+
b11111101 ])
b10 Y)
b11111101 "(
b10 |'
b11111101 E&
b10 A&
b11111101 h$
b10 d$
b110 e4
b11111001 @3
b110 83
b11111000 j1
b110 b1
b11111001 40
b110 ,0
b11111001 W.
b110 O.
b11111001 z,
b110 r,
b11111001 ?+
b110 7+
b11111001 b)
b110 Z)
b11111001 '(
b110 }'
b11111001 J&
b110 B&
b11111001 m$
b110 e$
b10 c4
1V4
0P4
1N4
0M4
0F4
b0 V2
b11 %2
b11111110 m1
b0z00000010 &2
bz00000000 q1
1Y1
b1001 u1
b0z0000001 p1
bz1111111 d1
b11111111111111111111111111111111 c1
0X4
0C4
b10 r#
b10 b$
b10 ?&
b10 z'
b10 W)
b10 4+
b10 o,
b10 L.
b10 )0
b10 _1
b10 53
b10 [4
b110 s#
b110 c$
b110 @&
b110 {'
b110 X)
b110 5+
b110 p,
b110 M.
b110 *0
b110 `1
b110 63
b110 \4
1@4
1W4
0=
0<
0x"
0g"
0V"
b0 W
b0 K#
0E"
04"
0#"
0p
b0 X
b0 Q#
0_
b1111011111 \
b1111011111 A#
1:
b0 ^4
1O4
b10 J#
b10 H
b10 b
b10 s
b10 &"
b10 7"
b10 H"
b10 Y"
b10 j"
b10 {"
b10 ,#
b10 6#
b10 H#
b110 I
b110 c
b110 t
b110 '"
b110 8"
b110 I"
b110 Z"
b110 k"
b110 |"
b110 -#
b110 7#
b110 F#
0R
b1 /#
b1 1#
b1 4#
b1 D#
b0 ]2
b1 -2
b100 g4
1*
16
#60
06
#70
0B1
0C1
1E1
0A1
1D1
b11 +2
1X1
1V1
b11 x1
1P1
b11 r1
b1111 }1
1T1
b1zzz1z11 g1
b1111 y1
b1zzz1z11 l1
b1101 w1
b11 s1
b1111111111111101 |1
b11111111 ~1
b100 b1
b0 a1
b11111111 e1
b11111011 j1
1S1
bz1 f1
bz1 k1
b11 t1
b1111111111111111 !2
b1111111111111111111111111zzz1z11 i1
0N4
b1000 c4
0@4
1X4
1E4
b11111111111111111111111111111011 n1
b11111111111111111111111111111111 h1
b11111101 m1
b0z00000011 &2
bz00000001 q1
b0zzz0z11 o1
0Y1
b1010 u1
b0z0000000 p1
bz1111110 d1
b11111111111111111111111111111100 c1
b11 J#
b111 $
b111 ?
b111 C#
b111 e#
b111 Z4
b111 _6
b1 #
b1 >
b1 B#
b1 d#
b1 Y4
b1 `6
b10 j4
b110 i4
b10 g4
b10 -2
b10 I#
b110 G#
b10 D#
b10 /#
b10 1#
b10 4#
16
#80
06
#90
1B1
0C1
0X1
091
1E1
0`#
0D1
b100 +2
081
0V1
b10 x1
0P1
b100 r1
b1110 }1
b0zzz0z00 g1
b11111110 e1
b1110 y1
b1zzz1z00 l1
b11111010 j1
b1100 w1
b100 s1
b1111111111111100 |1
b11111110 ~1
bz0 f1
bz0 k1
b11111111111111111111111111111110 h1
b11111111111111111111111111111010 n1
b100 t1
b1111111111111110 !2
b100 c4
b11111100 m1
b0z00000100 &2
bz00000010 q1
b1011 u1
b0z0000011 p1
bz1111111 d1
b11111111111111111111111111111101 c1
0X4
0E4
1A4
0:
b1 J#
b11 /#
b11 1#
b11 4#
b11 D#
b11 -2
b1000 g4
b110 $
b110 ?
b110 C#
b110 e#
b110 Z4
b110 _6
b10 #
b10 >
b10 B#
b10 d#
b10 Y4
b10 `6
16
#100
06
#110
0b#
071
0?1
b101 +2
1R1
b101 r1
0Q1
b1100 y1
b1110 w1
b0zzz0z11 g1
b1zzz1z11 l1
b101 s1
b1111111111111100 !2
1U1
b10 b1
b10 a1
b11111001 e1
b11111101 j1
0S1
0\1
0Z1
bz1 f1
bz1 k1
b101 t1
b1111111111111111111111111zzz1z01 i1
b10 c4
1N4
0A4
1@4
b10 #2
b1111111111111110 |1
b11111111111111111111111111111101 n1
b11111111111111111111111111111001 h1
b10 %2
b11111011 m1
b0z00000101 &2
bz00000011 q1
b0zzz0z01 o1
b1100 u1
b0z0000000 p1
bz1111100 d1
b11111111111111111111111111111010 c1
b10 J#
b100 g4
b100 -2
b1 D#
b100 /#
b100 1#
b100 4#
16
#120
06
#130
b110 +2
b110 r1
b0zzz0z10 g1
b11111000 e1
b1zzz1z10 l1
b11111100 j1
b110 s1
0H4
b11 #2
bz0 f1
bz0 k1
b11111111111111111111111111111000 h1
b11111111111111111111111111111100 n1
b110 t1
1S4
b1000 c4
0N4
1M4
1J4
b11 %2
b11111010 m1
b0z00000110 &2
bz00000100 q1
1Y1
b1101 u1
b0z0000001 p1
bz1111111 d1
b11111111111111111111111111111011 c1
1X4
1E4
0@4
0U4
b10 ^4
0O4
b11 J#
b101 /#
b101 1#
b101 4#
b10 D#
b101 -2
b10 g4
0*
16
#140
06
#150
0?1
171
1b#
0<1
1@1
b111 +2
161
1R1
1V1
1P1
b11 v1
b111 r1
b1111 z1
1L1
b0zzz0z11 g1
b1101 y1
b1zzz1z11 l1
b1111 w1
b111 s1
b1111111111111111 |1
b11111111 {1
b0 b1
b0 a1
b11111011 e1
b11111111 j1
1J1
bz1 f1
bz1 k1
b111 t1
b1111111111111101 !2
b1111111111111111111111111zzz1z11 i1
1D4
0X4
0E4
b11111111111111111111111111111111 n1
b11111111111111111111111111111011 h1
b11111001 m1
b0z00000111 &2
bz00000101 q1
b1111111111111111111111111zzz1z11 o1
0Y1
b1110 u1
b0z0000000 p1
bz1111110 d1
b11111111111111111111111111111000 c1
1<
b1000 g4
b110 -2
b11 D#
b110 /#
b110 1#
b110 4#
b1 _3
b11111100 '4
b1 H3
1f3
1e3
0l3
0o3
0i3
b1 I3
1s3
0k3
1r3
0n3
0h3
1q3
0g3
0p3
0m3
0j3
b1 J3
b1 L6
b11111100 04
b0 14
0u3
0v3
0w3
0x3
0y3
0z3
0{3
1t3
1e2
0o2
17
16
#160
06
#170
1?1
b11 a4
bx y5
0R1
171
1=1
1b#
1z5
b101 b4
143
0@1
b1000 +2
0>1
161
1x5
bx w5
b10 _3
1d5
b100001 _4
0V1
0P1
b10 v1
b1000 r1
b1110 z1
0i5
bx v5
b1111011110 -$
b10 H3
133
113
b1111011110 <4
0|#
1a#
b0zzz0z00 g1
b11111010 e1
b1100 y1
b0zzz0z00 l1
b11111110 j1
b1110 w1
b1000 s1
b1111111111111110 |1
b11111110 {1
b11111100 (4
1h2
b1zzz1z10 =3
b11111100 ;3
b1zzz1z10 B3
b11111000 @3
b10 I3
123
103
bz0 f1
bz0 k1
b11111111111111111111111111111010 h1
b11111111111111111111111111111110 n1
b1000 t1
b1111111111111100 !2
b11111100 .4
b1 V3
b1 W3
bz0 <3
bz0 A3
b11111111111111111111111111111100 >3
b11111111111111111111111111111000 D3
b10 J3
b10 L6
b11111000 m1
b0z00001000 &2
bz00000110 q1
b1111 u1
b0z0000111 p1
bz1111111 d1
b11111111111111111111111111111001 c1
b11111100 ,4
b11 Y3
b11111110 C3
b0z00000010 Z3
bz00000000 G3
1/3
b1001 K3
b0z0000001 F3
bz1111111 :3
b11111111111111111111111111111111 93
b0z0010 E6
b0z001 76
b1111011110 \
b1111011110 A#
1;
0Q
b1 :#
b1 <#
b1 >#
b111 /#
b111 1#
b111 4#
b1 ]#
b111 -2
b11111100 44
b1 b3
b1 U6
16
#180
06
#190
0v2
0w2
1y2
0u2
1x2
b1001 +2
b0x #*
b0x F(
b0x i&
b0x .%
1x#
0b#
1.3
1,3
b11 N3
1&3
b1111 S3
051
b1001 r1
b0x j)
b0x /(
b0x R&
b0x u$
1*3
b1zzz1z11 =3
b1111 O3
b1zzz1z11 B3
b1101 M3
b1111111111111101 R3
b11111111 T3
b0 $2
b0zzz0z11 g1
b0zzz0z11 l1
b1001 s1
b0x k)
b0x 0(
b0x S&
b0x v$
b10101010 '4
b11 L6
b100 83
b0 73
b11111111 ;3
b11111011 @3
1)3
bz1 <3
bz1 A3
b1111111111111111 U3
b1111111111111111111111111zzz1z11 ?3
b1100 w1
b110 b1
b10 a1
b11110101 e1
b11110001 j1
0J1
b10 #2
bz1 f1
bz1 k1
b1001 t1
b1111111111111111111111111zzz1z01 i1
b0x l)
b0x 1(
b0x T&
b0x w$
b10101010 04
b0z0011 E6
b0z000 76
x1)
x')
x8*
x?*
x>*
x=*
x<*
x;*
x:*
x9*
xT'
xJ'
x[(
xb(
xa(
x`(
x_(
x^(
x](
x\(
xw%
xm%
x~&
x''
x&'
x%'
x$'
x#'
x"'
x!'
x<$
x2$
xC%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
0e2
b11111111111111111111111111111011 D3
b11111111111111111111111111111111 >3
b11111101 C3
b0z00000011 Z3
bz00000001 G3
b0zzz0z11 E3
0/3
b1010 K3
b0z0000000 F3
bz1111110 :3
b11111111111111111111111111111100 93
b1111111111111100 |1
b11111111111111111111111111110001 n1
b11111111111111111111111111110101 h1
b0 %2
b11110111 m1
b0z00001001 &2
bz00000111 q1
b1111111111111111111111111zzz1z01 o1
b0 u1
b0z0000000 p1
bz1111000 d1
b11111111111111111111111111110110 c1
xV)
xy'
x>&
xa$
b11111100 /4
0n2
0<
b10101010 8
b10101010 [
b10101010 9#
b10101010 ?#
b10101010 ,$
b10101010 a3
b10101010 24
b10101010 \6
b10 U6
bx n#
bx {5
1p#
b10 b3
b1000 -2
b10 ]#
1N
b1000 /#
b0 1#
b0 4#
b10 :#
b10 <#
b10 >#
1F
16
#200
06
#210
bx _5
b0x ]5
b0x ^5
bx 95
b0x 65
b0x \5
bx :5
b0x 75
b1 y5
xz4
b0x [5
b0x 85
b1 w5
b0x F5
xm4
bx ;5
b1x1 b4
x_$
x<&
xw'
xT)
b1 v5
b0xx .%
b0xx i&
b0xx F(
bx W5
bx G5
bx0 A5
bx000 C5
bx00 B5
bx @5
b1xxxx1 _4
b0xx #*
b1010 +2
b1 u5
b0xx u$
x^$
x\$
b0xx R&
x;&
x9&
b0xx /(
xv'
xt'
bx {#
bx l4
b11110xxxx0 <4
b0xx j)
xS)
xQ)
b1010 r1
b10101010 /4
1k5
x0$
x.$
xk%
xi%
xH'
xF'
b11110xxxx0 -$
x%)
bx '$
x#)
0x#
1b#
x5$
b1zzz1z1x j$
b1111110x h$
b1zzz1z1x o$
b1111100x m$
b0xx v$
b0zzz0z0x l$
xp%
b1zzz1z1x G&
b1111110x E&
b1zzz1z1x L&
b1111100x J&
b0xx S&
b0zzz0z0x I&
xM'
b1zzz1z1x $(
b1111110x "(
b1zzz1z1x )(
b1111100x '(
b0xx 0(
b0zzz0z0x &(
x*)
b1zzz1z1x _)
b1111110x ])
b1zzz1z1x d)
b1111100x b)
b0xx k)
b0zzz0z0x a)
151
b0zzz0z10 g1
b11110100 e1
b0zzz0z10 l1
b11110000 j1
b1010 s1
b10101010 (4
b10 o5
b0 r5
b0 q5
b0 s5
x]$
x[$
x:&
x8&
xu'
xs'
xR)
xP)
1\1
1f5
1h5
1g5
b0x %%
b0x &%
bzx i$
bzx n$
b0xx w$
b1111111111111111111111111111110x k$
b1111111111111111111111111111100x q$
b0zzz0z0x r$
b0x `&
b0x a&
bzx F&
bzx K&
b0xx T&
b1111111111111111111111111111110x H&
b1111111111111111111111111111100x N&
b0zzz0z0x O&
b0x =(
b0x >(
bzx #(
bzx ((
b0xx 1(
b1111111111111111111111111111110x %(
b1111111111111111111111111111100x +(
b0zzz0z0x ,(
b0x x)
b0x y)
bzx ^)
bzx c)
b0xx l)
b1111111111111111111111111111110x `)
b1111111111111111111111111111100x f)
b0zzz0z0x g)
b11 #2
b1 $2
bz0 f1
bz0 k1
b11111111111111111111111111110100 h1
b11111111111111111111111111110000 n1
b1010 t1
b10101010 .4
b10 p5
b100 L6
b11001100 '4
0e5
b11 m5
b1x (%
b1111111x p$
b0z000000xx )%
bzxxxxxxxx t$
xZ$
b100x x$
b0z000000x s$
bzxxxxxxx g$
b1111111111111111111111111111111x f$
b1x c&
b1111111x M&
b0z000000xx d&
bzxxxxxxxx Q&
x7&
b100x U&
b0z000000x P&
bzxxxxxxx D&
b1111111111111111111111111111111x C&
b1x @(
b1111111x *(
b0z000000xx A(
bzxxxxxxxx .(
xr'
b100x 2(
b0z000000x -(
bzxxxxxxx !(
b1111111111111111111111111111111x ~'
b1x {)
b1111111x e)
b0z000000xx |)
bzxxxxxxxx i)
xO)
b100x m)
b0z000000x h)
bzxxxxxxx \)
b1111111111111111111111111111111x [)
b1 %2
b11110110 m1
b0z00001010 &2
bz00001000 q1
1Y1
b1 u1
b0z0000001 p1
bz1111111 d1
b11111111111111111111111111110111 c1
b10101010 ,4
b10 n5
b0z0100 E6
b0z011 76
b11001100 04
b0 R#
1<
b0 l5
b11111100 @
b11111100 g
b11111100 m
b11111100 x
b11111100 ~
b11111100 +"
b11111100 1"
b11111100 <"
b11111100 B"
b11111100 8#
b11111100 @#
b11 <#
b11 >#
b1 ;#
b1 =#
0N
b1001 /#
b1 1#
b1 4#
b11 ]#
b0x 1%
b0x l&
b0x I(
b0x &*
b1001 -2
b10101010 44
b11111100 j#
b11111100 0%
b11111100 _%
b11111100 k&
b11111100 <'
b11111100 H(
b11111100 w(
b11111100 %*
b11111100 T*
b11111100 `3
b11111100 34
b11 U6
b11001100 8
b11001100 [
b11001100 9#
b11001100 ?#
b11001100 ,$
b11001100 a3
b11001100 24
b11001100 \6
16
#220
06
#230
bx ^5
bx \5
x8)
x/)
x['
xR'
x~%
xu%
xC$
x:$
bx [5
x9)
x\'
x!&
xD$
x;)
x.)
x^'
xQ'
x#&
xt%
xF$
x9$
x'5
b0xx ]5
b101x +2
x:)
x7)
x]'
xZ'
x"&
x}%
xE$
xB$
b0x ^+
bx #*
bx Z5
bx H5
b0x K5
bx0 J5
b0x L5
bx F(
bx i&
b0xxx .%
b0xx 65
b11001100 /4
1V1
1P1
b101x r1
xN)
b1x p)
xq'
b1x 5(
x6&
b1x X&
xY$
b1x {$
b10101010 T%
b0x G+
xq4
xr4
xp4
xJ)
xm'
x2&
xU$
1C%
0E%
0G%
0I%
bx j)
bx0 I5
bx Q2
bx /(
bx R&
bx A5
bx =5
b0xxx u$
x11
b0zxx 15
x*5
b111111111111110x O5
b0xx 75
b11001100 (4
b0zzz0z11 g1
b1101 y1
b0zzz0z11 l1
b1101 w1
b101x s1
b1111111111111101 |1
b111x u)
b1zzz1zxx d)
bxzzzxzxx _)
xL)
b111x q)
xF)
b110x o)
b111x :(
b1zzz1zxx )(
bxzzzxzxx $(
xo'
b111x 6(
xi'
b110x 4(
b111x ]&
b1zzz1zxx L&
bxzzzxzxx G&
x4&
b111x Y&
x.&
b110x W&
b111x "%
b1zzz1zxx o$
bxzzzxzxx j$
xW$
b111x |$
xQ$
b110x z$
b0xxx w$
15%
0D%
0J%
0H%
0F%
08%
14%
0;%
0>%
b0x H+
xn4
bx D5
x:1
b11110011 '4
b101 L6
1@%
06%
0?%
0<%
09%
1A%
07%
1B%
0:%
0=%
bx k)
bx Z2
bx 0(
bx S&
bx B5
bx >5
b0xxx v$
x_#
b1111111111111111111111111111011x 25
b0zxx 35
b111111111111110x U5
b0xx 85
b11001100 .4
b100 b1
b0 a1
b11110111 e1
b11110011 j1
bz1 f1
bz1 k1
b101x t1
b1111111111111101 !2
b1111111111111111111111111zzz1z11 i1
b111111111111110x t)
b1111111x v)
b1x0 Z)
b0x0 Y)
b111111xx ])
b111110xx b)
bxzzzxzxx a)
xI)
b0z00000xxx |)
b111111111111110x 9(
b1111111x ;(
b1x0 }'
b0x0 |'
b111111xx "(
b111110xx '(
bxzzzxzxx &(
xl'
b0z00000xxx A(
b111111111111110x \&
b1111111x ^&
b1x0 B&
b0x0 A&
b111111xx E&
b111110xx J&
bxzzzxzxx I&
x1&
b0z00000xxx d&
b111111111111110x !%
b1111111x #%
b1x0 e$
b0x0 d$
b111111xx h$
b111110xx m$
bxzzzxzxx l$
xT$
b0z00000xxx )%
b0x I+
x))
bx .5
xL'
xo%
04$
b11110011 04
b0z0101 E6
b0z000 76
11)
0')
08*
0?*
0>*
0=*
0<*
0;*
0:*
09*
1T'
0J'
0[(
0b(
0a(
0`(
0_(
0^(
0](
0\(
1w%
0m%
0~&
0''
0&'
0%'
0$'
0#'
0"'
0!'
0<$
b0 ^%
b0xxx P6
xl*
xb*
xs+
xz+
xy+
xx+
xw+
xv+
xu+
xt+
x0)
x()
bx y#
bx 01
bx 02
xS'
xK'
bx )$
xv%
xn%
bx *$
bx C5
bx ?5
x;$
03$
bx +$
bx ($
b0z00xx Y5
b111111111111110x S5
b101x E5
b0z00x 55
b0zxx 45
b0zxx /5
b10101010 ]%
b11001100 ,4
b11111111111111111111111111110011 n1
b11111111111111111111111111110111 h1
b11110101 m1
b0z00001011 &2
bz00001001 q1
b1111111111111111111111111zzz1z11 o1
0Y1
b10 u1
b0z0000000 p1
bz1111110 d1
b11111111111111111111111111110100 c1
b111111111111111x w)
b111111xx e)
b111111111111111111111111111111xx [)
b0zzz0zxx g)
b0z00000xx h)
b10xx m)
b111111111111111111111111111110xx f)
b111111111111111111111111111111xx `)
b111111111111111x <(
b111111xx *(
b111111111111111111111111111111xx ~'
b0zzz0zxx ,(
b0z00000xx -(
b10xx 2(
b111111111111111111111111111110xx +(
b111111111111111111111111111111xx %(
b111111111111111x _&
b111111xx M&
b111111111111111111111111111111xx C&
b0zzz0zxx O&
b0z00000xx P&
b10xx U&
b111111111111111111111111111110xx N&
b111111111111111111111111111111xx H&
b111111111111111x $%
b111111xx p$
b111111111111111111111111111111xx f$
b0zzz0zxx r$
b0z00000xx s$
b10xx x$
b111111111111111111111111111110xx q$
b111111111111111111111111111111xx k$
0V)
0y'
0>&
1a$
x26
x3+
xU)
xx'
x=&
x`$
b0x 05
b11110011 8
b11110011 [
b11110011 9#
b11110011 ?#
b11110011 ,$
b11110011 a3
b11110011 24
b11110011 \6
b100 U6
b1 n#
b1 {5
b0x m#
b0x a5
bx o#
bx `5
b0x b5
b10101010 j#
b10101010 0%
b10101010 _%
b10101010 k&
b10101010 <'
b10101010 H(
b10101010 w(
b10101010 %*
b10101010 T*
b10101010 `3
b10101010 34
b11001100 44
b1010 -2
b0xx &*
b0xx I(
b0xx l&
b0xx 1%
b100 ]#
b1010 /#
b10 1#
b10 4#
b100 <#
b100 >#
b10 ;#
b10 =#
1a
b1 D
b1 S#
16
#240
06
#250
xz5
xx5
xd5
xi5
xj5
x>$
b0xxxx .%
b0x1x1 b4
b0xxx ]5
x@$
x8$
x?$
bx t5
x1+
xA$
x=$
b0xxxx u$
x|%
xs%
xY'
xP'
x6)
x-)
b0x1xxxx1 _4
b0xx ^+
b1xxx +2
b0xxx 65
x/$
x{%
xl%
xj%
xX'
xI'
xG'
x5)
bx0 v#
x&)
bx %$
bx c5
x$)
b0x ;-
b0x v.
b0x S0
xS$
b1x y$
x7$
b0xxxx v$
x0&
xr%
xq%
xy%
xk'
xO'
xN'
xV'
xH)
x,)
x+)
x3)
b111x z#
b111x0xxxx0 <4
b0xx G+
x0+
x.+
xV1
xP1
b1xxx r1
b11110011 /4
b0xxx 75
bxzzzxzxx o$
xM$
bx V&
xz%
bx 3(
xW'
bx n)
x4)
b111x0xxxx0 -$
x`*
b0x &$
x^*
b0x $-
b0x _.
b0x <0
b10101010 U%
xR$
b11xx |$
b11xx z$
b111x }$
b0xxxx w$
b111x Z&
bx X&
b111111xx ^&
xx%
b111x 7(
bx 5(
b111111xx ;(
xU'
b111x r)
bx p)
b111111xx v)
x2)
xe*
b1zzz1z1x <+
b1111110x :+
b1zzz1z1x A+
b1111100x ?+
b0xx H+
b0zzz0z0x >+
bx R2
b0zzz0zxx g1
b1111011x e1
b110x y1
b0zzz0zxx l1
b1111001x j1
b110x w1
b1xxx s1
b1111111111111111111111111zzz1zxx i1
b111111111111110x |1
b11110011 (4
b0xxx 85
bx P6
bxzzzxzxx r$
bxzzzxzxx L&
bx `&
bx W&
bxzzzxzxx )(
bx =(
bx 4(
bxzzzxzxx d)
bx x)
bx o)
x/+
x-+
b0x %-
b0x `.
b0x =0
b10101010 [%
b0xx0 e$
b11111xxx h$
b11111xxx m$
b11111111111111111111111111111xxx f$
b11111111111111xx $%
xK$
xV$
b1111111x ~$
b0z0000xxxx )%
b0xx0 B&
x(&
b111111xx [&
x/&
x*&
bx b&
bx Y&
bx J&
bx E&
b111111111111111111111111xxxxxxxx C&
b111111111111xxxx _&
b0xx0 }'
xc'
b111111xx 8(
xj'
xe'
bx ?(
bx 6(
bx '(
bx "(
b111111111111111111111111xxxxxxxx ~'
b111111111111xxxx <(
b0xx0 Z)
x@)
b111111xx s)
xG)
xB)
bx z)
bx q)
bx b)
bx ])
b111111111111111111111111xxxxxxxx [)
b111111111111xxxx w)
b0x U+
b0x V+
bzx ;+
bzx @+
b0xx I+
b1111111111111111111111111111110x =+
b1111111111111111111111111111100x C+
b0zzz0z0x D+
bx X2
bzx f1
bzx k1
b1xxx t1
b1111111111111111111111111111011x h1
b1111111111111111111111111111001x n1
b1111111111111111111111111zzz1zxx o1
b111111111111110x !2
b11110011 .4
b11001100 T%
b111111111111111111111111111101xx 25
b1x V5
b0z0xx 55
b0z0xxx Y5
b0zxxxx I6
b110 L6
b1110111 '4
x)&
x-&
xd'
xh'
xA)
xE)
b0xx 05
b0x &-
b0x a.
b0x >0
b10101010 Y%
b0xx &%
b11111xxx p$
b11111111111111111111111111111xxx k$
b11111111111111xx !%
b0z0000xxx s$
b1xxx x$
b11111111111111111111111111111xxx q$
b111111111111111111111111xxxxxxxx H&
b111111111111xxxx \&
b0zxxxxxxx P&
bx a&
x3&
bxzzzxzxx O&
x$&
x&&
x%&
x+&
x'&
bx c&
bx T&
bx M&
b111111111111111111111111xxxxxxxx N&
b0zxxxxxxxx d&
x,&
bx U&
b111111111111111111111111xxxxxxxx %(
b111111111111xxxx 9(
b0zxxxxxxx -(
bx >(
xn'
bxzzzxzxx ,(
x_'
xa'
x`'
xf'
xb'
bx @(
bx 1(
bx *(
b111111111111111111111111xxxxxxxx +(
b0zxxxxxxxx A(
xg'
bx 2(
b111111111111111111111111xxxxxxxx `)
b111111111111xxxx t)
b0zxxxxxxx h)
bx y)
xK)
bxzzzxzxx g)
x<)
x>)
x=)
xC)
x?)
bx {)
bx l)
bx e)
b111111111111111111111111xxxxxxxx f)
b0zxxxxxxxx |)
xD)
bx m)
b1x X+
b1111111x B+
b0z000000xx Y+
bzxxxxxxxx F+
x,+
b100x J+
b0z000000x E+
bzxxxxxxx 9+
b1111111111111111111111111111111x 8+
bx V2
b1111010x m1
b0z00001xxx &2
bz000010xx q1
b1x u1
b0z00000xx p1
bz111111x d1
b1111111111111111111111111111010x c1
b11110011 ,4
b11001100 ]%
b10xx E5
b111111111111110x Q5
b0xxx O6
xI,
x?,
xP-
xW-
xV-
xU-
xT-
xS-
xR-
xQ-
b0xxx N6
x&.
xz-
x-/
x4/
x3/
x2/
x1/
x0/
x//
x./
b0xxx M6
xa/
xW/
xh0
xo0
xn0
xm0
xl0
xk0
xj0
xi0
b0zxxx ;6
b0z0110 E6
b0z001 76
b1110111 04
b1111011100 \
b1111011100 A#
b1 Z
1^
x36
xn,
x46
xK.
x56
x(0
b10101010 @
b10101010 g
b10101010 m
b10101010 x
b10101010 ~
b10101010 +"
b10101010 1"
b10101010 <"
b10101010 B"
b10101010 8#
b10101010 @#
b101 <#
b101 >#
b11 ;#
b11 =#
b1110 P
b1110 L#
0e
b1 h
b1 j
b1 l
b1011 /#
b11 1#
b11 4#
b101 ]#
b10101010 a%
b0xxx 1%
bx l&
bx I(
bx &*
b0x a+
bx ]2
b101x -2
b11110011 44
b11001100 j#
b11001100 0%
b11001100 _%
b11001100 k&
b11001100 <'
b11001100 H(
b11001100 w(
b11001100 %*
b11001100 T*
b11001100 `3
b11001100 34
b0xx b5
bx m#
bx a5
b0xxx Q6
b101 U6
b1110111 8
b1110111 [
b1110111 9#
b1110111 ?#
b1110111 ,$
b1110111 a3
b1110111 24
b1110111 \6
16
#260
06
#270
xs*
xj*
b0xxxxx .%
bx ]5
b0xxxxx +2
bx1x1 b4
xt*
b0xxx ^+
x&0
xI.
xl,
xv*
xi*
b0xxxxx u$
bx 65
b0xxxxx r1
b0xx S0
b0xx v.
bx1xxxx1 _4
b0xx ;-
xu*
xr*
b0xxx G+
b0xxx J6
b1x _3
x}4
bx <5
xv4
bx v#
x1$
b0xxxxx v$
x~4
xu4
x%5
bx 75
b0x1110x11 /4
b0xxxxx s1
b0xx <0
x%0
x#0
b0xx _.
xH.
xF.
bx z#
bx0xxxx0 <4
b0xx $-
xk,
xi,
x++
b1x M+
b0xxx H+
x6$
b0xxx <6
b1x H3
x|4
x$5
xx4
xx#
xb#
xU/
xS/
xx-
xv-
bx0xxxx0 -$
x=,
bx &$
x;,
x'+
b0xxxxx w$
bx M6
x#6
bx N6
bx O6
xs4
bx 85
b1110111 (4
b0xxxxx t1
x51
xZ/
b1zzz1z1x 10
b1111110x /0
b1zzz1z1x 60
b1111100x 40
b0xx =0
b0zzz0z0x 30
x}-
b1zzz1z1x T.
b1111110x R.
b1zzz1z1x Y.
b1111100x W.
b0xx `.
b0zzz0z0x V.
xB,
b1zzz1z1x w,
b1111110x u,
b1zzz1z1x |,
b1111100x z,
b0xx %-
b0zzz0z0x y,
b111x R+
b1zzz1zxx A+
bxzzzxzxx <+
x)+
b111x N+
x#+
b110x L+
b0xxx I+
b0x '%
b11001100 U%
b1x I3
bxzxx 45
bxzxx 15
x$0
x"0
xG.
xE.
xj,
xh,
b0z000xxxxx )%
b10111011 '4
b111 L6
b0zxxxx F6
bx0 C6
b0zxxxx G6
b0zxxxx H6
x)5
x,5
b1111111x P5
b1111111x R5
b1111111x T5
b0zxxxx Y5
b11110011 T%
b1110111 .4
b0z000xxxxx &2
b1x #2
b0x $2
b0xx0 b1
b0x0 a1
b11110xxx e1
b11110xxx j1
xY1
x\1
bz0000xxxx q1
b0x J0
b0x K0
bzx 00
bzx 50
b0xx >0
b1111111111111111111111111111110x 20
b1111111111111111111111111111100x 80
b0zzz0z0x 90
b0x m.
b0x n.
bzx S.
bzx X.
b0xx a.
b1111111111111111111111111111110x U.
b1111111111111111111111111111100x [.
b0zzz0z0x \.
b0x 2-
b0x 3-
bzx v,
bzx {,
b0xx &-
b1111111111111111111111111111110x x,
b1111111111111111111111111111100x ~,
b0zzz0z0x !-
b111111111111110x Q+
b1111111x S+
b1x0 7+
b0x0 6+
b111111xx :+
b111110xx ?+
bxzzzxzxx >+
x&+
b0z00000xxx Y+
b1111xxxx m$
b1111xxxx h$
b1111111111111111111111111111xxxx q$
b1111111111111111111111111111xxxx k$
b1111111111111111111111111111xxxx f$
b0xx (%
b11001100 [%
b1x J3
b11111111111111xx S5
b11111111111111xx Q5
bx 05
b0z000xxxx s$
b10111011 04
b0z0111 E6
b0z000 76
b0zxxx 86
b0xxx0000000000 =6
b0zxxx 96
b0zxxx :6
xe2
b11111111111111111111111111110xxx 25
b11111111111111xx U5
b0zxxx 55
b1xxx E5
b11110011 ]%
b1110111 ,4
xF1
b0z000xxxx p1
b0xx %2
b11110xxx m1
b11111111111111111111111111110xxx c1
bz1111xxx d1
b0xxx u1
b11111111111111111111111111110xxx n1
b11111111111111111111111111110xxx h1
b1x M0
b1111111x 70
b0z000000xx N0
bzxxxxxxxx ;0
x!0
b100x ?0
b0z000000x :0
bzxxxxxxx .0
b1111111111111111111111111111111x -0
b1x p.
b1111111x Z.
b0z000000xx q.
bzxxxxxxxx ^.
xD.
b100x b.
b0z000000x ].
bzxxxxxxx Q.
b1111111111111111111111111111111x P.
b1x 5-
b1111111x },
b0z000000xx 6-
bzxxxxxxxx #-
xg,
b100x '-
b0z000000x "-
bzxxxxxxx t,
b1111111111111111111111111111111x s,
b111111111111111x T+
b111111xx B+
b111111111111111111111111111111xx 8+
b0zzz0zxx D+
b0z00000xx E+
b10xx J+
b111111111111111111111111111110xx C+
b111111111111111111111111111111xx =+
b1111xxxx p$
b0xxxx x$
xG$
b11001100 Y%
bx M#
xn2
1`
bx ]
bx *#
bx 2#
b10111011 8
b10111011 [
b10111011 9#
b10111011 ?#
b10111011 ,$
b10111011 a3
b10111011 24
b10111011 \6
b110 U6
b0xxx T6
b0xxx S6
b0xxx R6
bx Q6
xp#
b0xxx b5
b11110011 j#
b11110011 0%
b11110011 _%
b11110011 k&
b11110011 <'
b11110011 H(
b11110011 w(
b11110011 %*
b11110011 T*
b11110011 `3
b11110011 34
b1110111 44
b1xxx -2
b0x V0
b0x y.
b0x >-
b0xx a+
b0xxxx 1%
b11001100 a%
b110 ]#
b1100 /#
b100 1#
b100 4#
1+#
b1 E
b1 N#
b10 h
b10 j
b10 l
b110 <#
b110 >#
b100 ;#
b100 =#
b11001100 @
b11001100 g
b11001100 m
b11001100 x
b11001100 ~
b11001100 +"
b11001100 1"
b11001100 <"
b11001100 B"
b11001100 8#
b11001100 @#
1T#
1G"
b1 C
b1 O#
16
#280
06
#290
xv2
xu2
x{4
xP,
xG,
x-.
x$.
xh/
x_/
xC1
bx1 a4
b0xxxxxx .%
xn*
b0xxxx ^+
xQ,
b0xxx ;-
x..
b0xxx v.
xi/
b0xxx S0
xE1
b0xxxxxx +2
xw2
xp*
xh*
xo*
bx0 X5
xS,
xF,
x0.
x#.
xk/
x^/
xB1
bx1 b4
x.3
xm2
xy2
x*3
xa#
b0xxxxxx u$
xq*
xm*
b0xxxx G+
xR,
xO,
b0xxx $-
x/.
x,.
b0xxx _.
xj/
xg/
b0xxx <0
x71
x61
x`#
b0xxxxxx r1
xx2
b0xxx _3
xl2
b0x $$
b0x k4
x_*
x?1
x=1
bx1 _4
x91
x81
b0xxxx J6
b0xxxxxx v$
x%+
b1x K+
xg*
b0xxxx H+
xf,
b1x *-
b0xxx %-
xC.
b1x e.
b0xxx `.
x~/
b1x B0
b0xxx =0
x^1
x>1
bx0 -$
x@1
xD1
b111x z1
b111x }1
xA1
b0xxxxxx s1
b0xx11xx11 /4
x,3
b1x N3
x&3
b0xxx H3
x)3
b111x S3
bx y$
b111111xx ~$
bxzzzxzxx A+
x}*
xb,
x?.
xz/
bxzzzxzxx g1
x<1
bx0 <4
x}#
x"5
xy4
b0xxxx <6
b11110011 U%
bx {$
b1111111111111xxx !%
b111111xx #%
b0xxxxxx w$
x$+
b11xx N+
b11xx L+
b111x O+
b0xxxx I+
b111x /-
b1zzz1zxx |,
bxzzzxzxx w,
xd,
b111x +-
x^,
b110x )-
b0xxx &-
b111x j.
b1zzz1zxx Y.
bxzzzxzxx T.
xA.
b111x f.
x;.
b110x d.
b0xxx a.
b111x G0
b1zzz1zxx 60
bxzzzxzxx 10
x|/
b111x C0
xv/
b110x A0
b0xxx >0
xX1
xR1
bx v1
xJ1
b111111xx {1
xZ1
xS1
x41
bx x1
b111111xx ~1
b0xxxxxx t1
b10111011 (4
bxzzzxzxx =3
b1111111x ;3
b111x O3
b1zzz1zxx B3
b1111101x @3
b110x M3
b0xxx I3
bxzzzxzxx ?3
b111111111111110x R3
b1111111x T3
xt4
xo4
x#5
xw4
x"6
bx %%
b1xxx z$
xP$
bxzzzxzxx D+
bxzzzxzxx l1
xT1
x[1
xO1
x!5
x&5
b11110011 [%
bx '%
b0xxx &%
b1xxx |$
b111xxxxx m$
b111xxxxx h$
b111111111111111111111111111xxxxx k$
b111111111111111111111111111xxxxx f$
b1111111111111xxx $%
xL$
b0z00xxxxxx )%
b0xx0 7+
b11111xxx :+
b11111xxx ?+
b11111111111111111111111111111xxx 8+
b11111111111111xx T+
x{*
x(+
b1111111x P+
b0z0000xxxx Y+
b111111111111110x .-
b1111111x 0-
b1x0 r,
b0x0 q,
b111111xx u,
b111110xx z,
bxzzzxzxx y,
xa,
b0z00000xxx 6-
b111111111111110x i.
b1111111x k.
b1x0 O.
b0x0 N.
b111111xx R.
b111110xx W.
bxzzzxzxx V.
x>.
b0z00000xxx q.
b111111111111110x F0
b1111111x H0
b1x0 ,0
b0x0 +0
b111111xx /0
b111110xx 40
bxzzzxzxx 30
xy/
b0z00000xxx N0
bx "2
xQ1
b1xxx w1
b1111111111111xxx |1
xL1
bx $2
b1xxx y1
b111xxxxx j1
b111xxxxx e1
b111111111111111111111111111xxxxx h1
b111111111111111111111111111xxxxx c1
x]1
b1111111111111xxx !2
bzxxxxxxxx q1
xK1
b0z00xxxxxx &2
b10111011 .4
b0x1110x11 T%
bzx <3
bzx A3
b0xxx J3
b1111111111111111111111111111111x >3
b1111111111111111111111111111101x D3
b0zzz0zxx E3
b111111111111111x U3
x-5
x+5
b1111111x M5
b1111111x N5
bx V5
bx0 D6
b1000 L6
b101101 '4
xN$
bxzzzxzxx i1
bzxxxxxxx d1
xM1
bxzxx 35
bxzxx /5
b0 M#
b11110011 Y%
b0xxx (%
b111xxxxx p$
b111111111111111111111111111xxxxx q$
xI$
b0z00xxxxx s$
b0xxxxx x$
b0xx V+
b11111xxx B+
b11111111111111111111111111111xxx =+
b11111111111111xx Q+
b0z0000xxx E+
b1xxx J+
b11111111111111111111111111111xxx C+
b111111111111111x 1-
b111111xx },
b111111111111111111111111111111xx s,
b0zzz0zxx !-
b0z00000xx "-
b10xx '-
b111111111111111111111111111110xx ~,
b111111111111111111111111111111xx x,
b111111111111111x l.
b111111xx Z.
b111111111111111111111111111111xx P.
b0zzz0zxx \.
b0z00000xx ].
b10xx b.
b111111111111111111111111111110xx [.
b111111111111111111111111111111xx U.
b111111111111111x I0
b111111xx 70
b111111111111111111111111111111xx -0
b0zzz0zxx 90
b0z00000xx :0
b10xx ?0
b111111111111111111111111111110xx 80
b111111111111111111111111111111xx 20
b0xxx #2
xU1
bxzzzxzxx o1
b0xxx %2
b111xxxxx m1
b111111111111111111111111111xxxxx n1
xH1
b0z00xxxxx p1
b0xxxxx u1
b10111011 ,4
b0x1110x11 ]%
b1111110x C3
b0z00000xxx Z3
bz000000xx G3
b101x K3
b0z00000xx F3
bz111111x :3
b1111111111111111111111111111110x 93
b11111111111111xx O5
bx E5
x(5
b1111111111111111111111111111xxxx 25
b0xxxx0000000000 =6
b0z1000 E6
b0z111 76
b101101 04
b11111100 ]
b11111100 *#
b11111100 2#
b11110011 @
b11110011 g
b11110011 m
b11110011 x
b11110011 ~
b11110011 +"
b11110011 1"
b11110011 <"
b11110011 B"
b11110011 8#
b11110011 @#
b111 <#
b111 >#
b101 ;#
b101 =#
b11111100 f
b11111100 n
b11 j
b11 l
b1 i
b1 k
b0 A
b0 M"
b0 S"
b0 ^"
b0 d"
b0 o"
b0 u"
b0 "#
b0 (#
b0 .#
b0 5#
b101 1#
b101 4#
b1 0#
b1 3#
b1 P"
b1 R"
b111 ]#
b1 Y#
b11110011 a%
b0xxxxx 1%
b0xxx a+
b0xx >-
b0xx y.
b0xx V0
b0xxxxx -2
b10111011 44
b0x1110x11 j#
b0x1110x11 0%
b0x1110x11 _%
b0x1110x11 k&
b0x1110x11 <'
b0x1110x11 H(
b0x1110x11 w(
b0x1110x11 %*
b0x1110x11 T*
b0x1110x11 `3
b0x1110x11 34
b1x b3
bx b5
bx R6
bx S6
bx T6
b111 U6
b101101 8
b101101 [
b101101 9#
b101101 ?#
b101101 ,$
b101101 a3
b101101 24
b101101 \6
16
#300
06
#310
xN4
x?4
xF4
xG4
bx0x0 c4
xW4
xQ4
xD4
xJ4
xK4
bx0 `4
bx10 ^4
xU4
xT4
x=4
xR4
xL4
bx a4
b0xxxxxxx +2
b0xxxxx ^+
b0xxxxxxx .%
xq2
b0xxxx _3
xc/
b0xxxx S0
x(.
b0xxxx v.
xK,
b0xxxx ;-
xs2
xk2
xr2
bx b4
b0xxxxxxx r1
xe/
x]/
xd/
x*.
x".
x).
bx X5
xM,
xE,
xL,
b0xxxxx G+
b0xxxxxxx u$
xt2
xp2
b0xxxx H3
x43
xf/
xb/
b0xxxx <0
x+.
x'.
b0xxxx _.
xN,
xJ,
b0xxxx $-
xc#
bx _4
b0xxxxxxx s1
xT/
xw-
bx $$
bx k4
x<,
b0x u#
xa*
b0xxxxx H+
b0xxxxxxx v$
x(3
b1x L3
xj2
b0xxxx I3
bx -$
b0xx1xxxx1 /4
xx/
b1x @0
x\/
b0xxxx =0
x=.
b1x c.
x!.
b0xxxx `.
x`,
b1x (-
xD,
b0xxxx %-
xf*
bxzzzxzxx B3
x"3
bx <4
x|#
x33
x13
b0xxxxxxx t1
bxzzzxzxx 60
xr/
bxzzzxzxx Y.
x7.
bxzzzxzxx |,
xZ,
b0xxxxx I+
b0xxxxxxx w$
x'3
b11xx O3
b11xx M3
b111x P3
b0xxxx J3
xh2
b101101 (4
xw/
b11xx C0
b11xx A0
b111x D0
b0xxxx >0
x<.
b11xx f.
b11xx d.
b111x g.
b0xxxx a.
x_,
b11xx +-
b11xx )-
b111x ,-
b0xxxx &-
b0x W+
b0x1110x11 U%
bxzzzxzxx E3
b0z0xxxxxxx &2
bxzzzxzxx 90
bxzzzxzxx \.
bxzzzxzxx !-
b0z000xxxxx Y+
b0z0xxxxxxx )%
b10110101010 '4
b1001 L6
b11111111111111xx U3
x~2
x+3
b1111111x Q3
b0z0000xxxx Z3
b0x V3
b0xx0 83
b0x0 73
b11111xxx ;3
b11111xxx @3
x/3
x23
x03
bzxxxxxxxx G3
b0xx11xx11 T%
b101101 .4
b11xxxxxx j1
b11xxxxxx e1
b11111111111111111111111111xxxxxx h1
b11111111111111111111111111xxxxxx c1
b0xx0 ,0
b11111xxx /0
b11111xxx 40
b11111111111111111111111111111xxx -0
b11111111111111xx I0
xp/
x{/
b1111111x E0
b0z0000xxxx N0
b0xx0 O.
b11111xxx R.
b11111xxx W.
b11111111111111111111111111111xxx P.
b11111111111111xx l.
x5.
x@.
b1111111x h.
b0z0000xxxx q.
b0xx0 r,
b11111xxx u,
b11111xxx z,
b11111111111111111111111111111xxx s,
b11111111111111xx 1-
xX,
xc,
b1111111x --
b0z0000xxxx 6-
b1111xxxx ?+
b1111xxxx :+
b1111111111111111111111111111xxxx C+
b1111111111111111111111111111xxxx =+
b1111111111111111111111111111xxxx 8+
b0xx X+
b11xxxxxx m$
b11xxxxxx h$
b11111111111111111111111111xxxxxx k$
b11111111111111111111111111xxxxxx f$
b0x1110x11 [%
b0z0xxxxxx p1
b0z000xxxx E+
b0z0xxxxxx s$
b10110101010 04
b0z1001 E6
b0z000 76
b0xx W3
b11111111111111xx R3
b0z0000xxx F3
b1x Y3
b11111xxx C3
b11111111111111111111111111111xxx 93
bzxxxxxxx :3
b1xxx K3
b11111111111111111111111111111xxx D3
b11111111111111111111111111111xxx >3
b0xx11xx11 ]%
b101101 ,4
b11xxxxxx m1
b11111111111111111111111111xxxxxx n1
xG1
b0xxxxxx u1
b0xx K0
b11111xxx 70
b11111111111111111111111111111xxx 20
b11111111111111xx F0
b0z0000xxx :0
b1xxx ?0
b11111111111111111111111111111xxx 80
b0xx n.
b11111xxx Z.
b11111111111111111111111111111xxx U.
b11111111111111xx i.
b0z0000xxx ].
b1xxx b.
b11111111111111111111111111111xxx [.
b0xx 3-
b11111xxx },
b11111111111111111111111111111xxx x,
b11111111111111xx .-
b0z0000xxx "-
b1xxx '-
b11111111111111111111111111111xxx ~,
b1111xxxx B+
b0xxxx J+
xw*
b11xxxxxx p$
b11111111111111111111111111xxxxxx q$
xH$
b0xxxxxx x$
b0x1110x11 Y%
b1 Y
1D"
b1110011100 \
b1110011100 A#
b10101010 ]
b10101010 *#
b10101010 2#
b10110101010 8
b10110101010 [
b10110101010 9#
b10110101010 ?#
b10110101010 ,$
b10110101010 a3
b10110101010 24
b10110101010 \6
b1000 U6
b0xxx b3
b0xx11xx11 j#
b0xx11xx11 0%
b0xx11xx11 _%
b0xx11xx11 k&
b0xx11xx11 <'
b0xx11xx11 H(
b0xx11xx11 w(
b0xx11xx11 %*
b0xx11xx11 T*
b0xx11xx11 `3
b0xx11xx11 34
b101101 44
b0xxxxxx -2
b0xxx V0
b0xxx y.
b0xxx >-
b0xxxx a+
b0xxxxxx 1%
b0x1110x11 a%
b1000 ]#
b10 Y#
b1110 O
0K"
b1 N"
b10 P"
b10 R"
b110 1#
b110 4#
b10 0#
b10 3#
b100 j
b100 l
b10 i
b10 k
b10101010 f
b10101010 n
b0 <#
b0 >#
b110 ;#
b110 =#
b1110111 @
b1110111 g
b1110111 m
b1110111 x
b1110111 ~
b1110111 +"
b1110111 1"
b1110111 <"
b1110111 B"
b1110111 8#
b1110111 @#
16
#320
06
#330
b0xxxxx ;-
b0xxxxx v.
b0xxxxx S0
b0xxxxx _3
bx .%
b0xxxxxx ^+
bx +2
b0xxxxx $-
b0xxxxx _.
b0xxxxx <0
b0xxxxx H3
bx u$
b0xxxxxx G+
bx r1
x>,
b0xxxxx %-
xy-
b0xxxxx `.
bx u#
xV/
b0xxxxx =0
xw#
b0xxxxx I3
bx v$
b0xxxxxx H+
xC,
x~-
x[/
bx s1
b0x0xxx1xxxxx /4
xi2
bx K+
b111111xx P+
b0xxxxx &-
b0xxxxx a.
b0xxxxx >0
b0xxxxx J3
b0xx11xx11 U%
b111111111111xxxx !%
bx w$
bx M+
b1111111111111xxx Q+
b111111xx S+
b0xxxxxx I+
b0x 4-
b0x o.
b0x L0
b111111111111xxxx |1
bx t1
b10110101010 (4
b0x X3
bx z$
bx U+
b1xxx L+
x"+
b0z000xxxxx 6-
b0z000xxxxx q.
b0z000xxxxx N0
bx w1
b0z000xxxxx Z3
b0xx11xx11 [%
bx &%
bx |$
b1xxxxxxx m$
b1xxxxxxx h$
b1111111111111111111111111xxxxxxx k$
b1111111111111111111111111xxxxxxx f$
b111111111111xxxx $%
b0zxxxxxxxx )%
bx W+
b0xxx V+
b1xxx N+
b111xxxxx ?+
b111xxxxx :+
b111111111111111111111111111xxxxx =+
b111111111111111111111111111xxxxx 8+
b1111111111111xxx T+
x|*
b0z00xxxxxx Y+
b1111xxxx z,
b1111xxxx u,
b1111111111111111111111111111xxxx ~,
b1111111111111111111111111111xxxx x,
b1111111111111111111111111111xxxx s,
b0xx 5-
b1111xxxx W.
b1111xxxx R.
b1111111111111111111111111111xxxx [.
b1111111111111111111111111111xxxx U.
b1111111111111111111111111111xxxx P.
b0xx p.
b1111xxxx 40
b1111xxxx /0
b1111111111111111111111111111xxxx 80
b1111111111111111111111111111xxxx 20
b1111111111111111111111111111xxxx -0
b0xx M0
bx #2
bx y1
b1xxxxxxx j1
b1xxxxxxx e1
b1111111111111111111111111xxxxxxx h1
b1111111111111111111111111xxxxxxx c1
b111111111111xxxx !2
b0zxxxxxxxx &2
b10110101010 .4
b0xx1xxxx1 T%
b1111xxxx @3
b1111xxxx ;3
b1111111111111111111111111111xxxx D3
b1111111111111111111111111111xxxx >3
b1111111111111111111111111111xxxx 93
b0xx Y3
xf4
b1010 L6
xO$
x~*
b0z000xxxx "-
b0z000xxxx ].
b0z000xxxx :0
xN1
b0z000xxxx F3
x,
b0xx11xx11 Y%
bx (%
b1xxxxxxx p$
b1111111111111111111111111xxxxxxx q$
xJ$
b0zxxxxxxx s$
b0xxxxxxx x$
b0xxx X+
b111xxxxx B+
b111111111111111111111111111xxxxx C+
xy*
b0z00xxxxx E+
b0xxxxx J+
b1111xxxx },
b0xxxx '-
xT,
b1111xxxx Z.
b0xxxx b.
x1.
b1111xxxx 70
b0xxxx ?0
xl/
bx %2
b1xxxxxxx m1
b1111111111111111111111111xxxxxxx n1
xI1
b0zxxxxxxx p1
b0xxxxxxx u1
b10110101010 ,4
b0xx1xxxx1 ]%
b1111xxxx C3
b0xxxx K3
xz2
xX4
x>4
xE4
b0x ]4
b0z1010 E6
b0z001 76
b11001100 ]
b11001100 *#
b11001100 2#
b10111011 @
b10111011 g
b10111011 m
b10111011 x
b10111011 ~
b10111011 +"
b10111011 1"
b10111011 <"
b10111011 B"
b10111011 8#
b10111011 @#
b1 <#
b1 >#
b111 ;#
b111 =#
b11001100 f
b11001100 n
b101 j
b101 l
b11 i
b11 k
b111 1#
b111 4#
b11 0#
b11 3#
b10 N"
b11 P"
b11 R"
b1001 ]#
b11 Y#
b0xx11xx11 a%
b0xxxxxxx 1%
b0xxxxx a+
b0xxxx >-
b0xxxx y.
b0xxxx V0
b0xxxxxxx -2
b10110101010 44
b0xx1xxxx1 j#
b0xx1xxxx1 0%
b0xx1xxxx1 _%
b0xx1xxxx1 k&
b0xx1xxxx1 <'
b0xx1xxxx1 H(
b0xx1xxxx1 w(
b0xx1xxxx1 %*
b0xx1xxxx1 T*
b0xx1xxxx1 `3
b0xx1xxxx1 34
b0xxxx b3
bx0x0 g4
b1001 U6
16
#340
06
#350
b0xxxxxxx ^+
b0xxxxxx _3
bx y5
b0xxxxxx S0
b0xxxxxx v.
b0xxxxxx ;-
b0xxxxxxx G+
b0xxxxxx H3
bx w5
b0xxxxxx <0
b0xxxxxx _.
b0xxxxxx $-
b0xxxxxxx H+
b0xxxxxx I3
bx v5
xk5
b0xxxxxx =0
b0xxxxxx `.
b0xxxxxx %-
bx L3
b111111xx Q3
bx @0
b111111xx E0
bx c.
b111111xx h.
bx (-
b111111xx --
b0xxxxxxx I+
bx N3
b1111111111111xxx R3
b111111xx T3
b0xxxxxx J3
bx u5
bx0 o5
bx0 q5
bx B0
b1111111111111xxx F0
b111111xx H0
b0xxxxxx >0
bx e.
b1111111111111xxx i.
b111111xx k.
b0xxxxxx a.
bx *-
b1111111111111xxx .-
b111111xx 0-
b0xxxxxx &-
b0xx1xxxx1 U%
bx V3
b1xxx M3
x%3
xh5
bx J0
b1xxx A0
xu/
bx m.
b1xxx d.
x:.
bx 2-
b1xxx )-
x],
b0z0xxxxxxx Y+
b10111001100 '4
b1011 L6
bx X3
b0xxx W3
b1xxx O3
b111xxxxx @3
b111xxxxx ;3
b111111111111111111111111111xxxxx >3
b111111111111111111111111111xxxxx 93
b1111111111111xxx U3
x!3
b0z00xxxxxx Z3
bx0 p5
b0x0xxx1xxxxx T%
bx j1
bx e1
b111111111111111111111111xxxxxxxx h1
b111111111111111111111111xxxxxxxx c1
bx L0
b0xxx K0
b1xxx C0
b111xxxxx 40
b111xxxxx /0
b111111111111111111111111111xxxxx 20
b111111111111111111111111111xxxxx -0
b1111111111111xxx I0
xq/
b0z00xxxxxx N0
bx o.
b0xxx n.
b1xxx f.
b111xxxxx W.
b111xxxxx R.
b111111111111111111111111111xxxxx U.
b111111111111111111111111111xxxxx P.
b1111111111111xxx l.
x6.
b0z00xxxxxx q.
bx 4-
b0xxx 3-
b1xxx +-
b111xxxxx z,
b111xxxxx u,
b111111111111111111111111111xxxxx x,
b111111111111111111111111111xxxxx s,
b1111111111111xxx 1-
xY,
b0z00xxxxxx 6-
b11xxxxxx ?+
b11xxxxxx :+
b11111111111111111111111111xxxxxx =+
b11111111111111111111111111xxxxxx 8+
bx m$
bx h$
b111111111111111111111111xxxxxxxx k$
b111111111111111111111111xxxxxxxx f$
b0xx1xxxx1 [%
x#3
xe5
b1x m5
xs/
x8.
x[,
b0z0xxxxxx E+
b10111001100 04
b0z1011 E6
b0z000 76
b0xxx Y3
b111xxxxx C3
b111111111111111111111111111xxxxx D3
x|2
b0z00xxxxx F3
b0xxxxx K3
b1x n5
b0x0xxx1xxxxx ]%
bx m1
b111111111111111111111111xxxxxxxx n1
bx u1
b0xxx M0
b111xxxxx 70
b111111111111111111111111111xxxxx 80
xn/
b0z00xxxxx :0
b0xxxxx ?0
b0xxx p.
b111xxxxx Z.
b111111111111111111111111111xxxxx [.
x3.
b0z00xxxxx ].
b0xxxxx b.
b0xxx 5-
b111xxxxx },
b111111111111111111111111111xxxxx ~,
xV,
b0z00xxxxx "-
b0xxxxx '-
b11xxxxxx B+
b11111111111111111111111111xxxxxx C+
xx*
b0xxxxxx J+
bx p$
b111111111111111111111111xxxxxxxx q$
bx x$
b0xx1xxxx1 Y%
b0x l5
b0 Y
0D"
b11110011 ]
b11110011 *#
b11110011 2#
b10111001100 8
b10111001100 [
b10111001100 9#
b10111001100 ?#
b10111001100 ,$
b10111001100 a3
b10111001100 24
b10111001100 \6
b1010 U6
xh4
b0xxxxx b3
b0x0xxx1xxxxx j#
b0x0xxx1xxxxx 0%
b0x0xxx1xxxxx _%
b0x0xxx1xxxxx k&
b0x0xxx1xxxxx <'
b0x0xxx1xxxxx H(
b0x0xxx1xxxxx w(
b0x0xxx1xxxxx %*
b0x0xxx1xxxxx T*
b0x0xxx1xxxxx `3
b0x0xxx1xxxxx 34
bx -2
b0xxxxx V0
b0xxxxx y.
b0xxxxx >-
b0xxxxxx a+
bx 1%
b0xx1xxxx1 a%
b1010 ]#
b100 Y#
b11 N"
b100 P"
b100 R"
b0 1#
b0 4#
b100 0#
b100 3#
b110 j
b110 l
b100 i
b100 k
b11110011 f
b11110011 n
b10 <#
b10 >#
b0 ;#
b0 =#
b101101 @
b101101 g
b101101 m
b101101 x
b101101 ~
b101101 +"
b101101 1"
b101101 <"
b101101 B"
b101101 8#
b101101 @#
16
#360
06
#370
b0xxxxxxx ;-
b0xxxxxxx v.
b0xxxxxxx S0
b0xxxxxxx _3
bx ^+
b0xxxxxxx $-
b0xxxxxxx _.
b0xxxxxxx <0
b0xxxxxxx H3
bx G+
b0xxxxxxx %-
b0xxxxxxx `.
b0xxxxxxx =0
b0xxxxxxx I3
bx H+
b0x0xxxxxxxxx /4
b0xxxxxxx &-
b0xxxxxxx a.
b0xxxxxxx >0
b0xxxxxxx J3
b0x0xxx1xxxxx U%
b111111111111xxxx Q+
bx I+
b10111001100 (4
xE%
xG%
xI%
bx L+
b0z0xxxxxxx 6-
b0z0xxxxxxx q.
b0z0xxxxxxx N0
b0z0xxxxxxx Z3
x5%
xD%
xJ%
xH%
xF%
x8%
x4%
x;%
x>%
b0x0xxx1xxxxx [%
bx V+
bx N+
b1xxxxxxx ?+
b1xxxxxxx :+
b1111111111111111111111111xxxxxxx =+
b1111111111111111111111111xxxxxxx 8+
b111111111111xxxx T+
b0zxxxxxxxx Y+
b11xxxxxx z,
b11xxxxxx u,
b11111111111111111111111111xxxxxx x,
b11111111111111111111111111xxxxxx s,
b11xxxxxx W.
b11xxxxxx R.
b11111111111111111111111111xxxxxx U.
b11111111111111111111111111xxxxxx P.
b11xxxxxx 40
b11xxxxxx /0
b11111111111111111111111111xxxxxx 20
b11111111111111111111111111xxxxxx -0
b10111001100 .4
b11xxxxxx @3
b11xxxxxx ;3
b11111111111111111111111111xxxxxx >3
b11111111111111111111111111xxxxxx 93
x4$
x@%
x6%
x?%
x<%
x9%
xA%
x7%
xB%
x:%
x=%
b1100 L6
b10111110011 '4
x!+
b0z0xxxxxx "-
b0z0xxxxxx ].
b0z0xxxxxx :0
b0z0xxxxxx F3
x3$
bx T%
b0x0xxx1xxxxx Y%
bx X+
b1xxxxxxx B+
b1111111111111111111111111xxxxxxx C+
xz*
b0zxxxxxxx E+
b0xxxxxxx J+
b11xxxxxx },
b11111111111111111111111111xxxxxx ~,
xU,
b0xxxxxx '-
b11xxxxxx Z.
b11111111111111111111111111xxxxxx [.
x2.
b0xxxxxx b.
b11xxxxxx 70
b11111111111111111111111111xxxxxx 80
xm/
b0xxxxxx ?0
b10111001100 ,4
b11xxxxxx C3
b11111111111111111111111111xxxxxx D3
x{2
b0xxxxxx K3
x<$
xC%
bx ^%
bx ]%
xw%
xm%
x~&
x''
x&'
x%'
x$'
x#'
x"'
x!'
xT'
xJ'
x[(
xb(
xa(
x`(
x_(
x^(
x](
x\(
x1)
x')
x8*
x?*
x>*
x=*
x<*
x;*
x:*
x9*
b0z1100 E6
b0z011 76
b10111110011 04
b1 R#
b1110111 ]
b1110111 *#
b1110111 2#
xa$
x>&
xy'
xV)
b10110101010 @
b10110101010 g
b10110101010 m
b10110101010 x
b10110101010 ~
b10110101010 +"
b10110101010 1"
b10110101010 <"
b10110101010 B"
b10110101010 8#
b10110101010 @#
b11 <#
b11 >#
b1 ;#
b1 =#
b1110111 f
b1110111 n
b111 j
b111 l
b101 i
b101 k
bx A
bx M"
bx S"
bx ^"
bx d"
bx o"
bx u"
bx "#
bx (#
bx .#
bx 5#
b1 1#
b1 4#
b101 0#
b101 3#
b100 N"
b101 P"
b101 R"
b1011 ]#
b101 Y#
b0x0xxx1xxxxx a%
b0xxxxxxx a+
b0xxxxxx >-
b0xxxxxx y.
b0xxxxxx V0
b10111001100 44
b0xxxxxx b3
bx n#
bx {5
b1011 U6
b10111110011 8
b10111110011 [
b10111110011 9#
b10111110011 ?#
b10111110011 ,$
b10111110011 a3
b10111110011 24
b10111110011 \6
16
#380
06
#390
bx _3
bx S0
bx v.
bx ;-
bx H3
bx <0
bx _.
bx $-
bx I3
bx =0
bx `.
bx %-
b111111111111xxxx R3
bx J3
b10111110011 (4
b111111111111xxxx F0
bx >0
b111111111111xxxx i.
bx a.
b111111111111xxxx .-
bx &-
bx U%
bx M3
bx A0
bx d.
bx )-
b10101110111 '4
b1101 L6
bx W3
bx O3
b1xxxxxxx @3
b1xxxxxxx ;3
b1111111111111111111111111xxxxxxx >3
b1111111111111111111111111xxxxxxx 93
b111111111111xxxx U3
b0zxxxxxxxx Z3
b10111110011 .4
bx K0
bx C0
b1xxxxxxx 40
b1xxxxxxx /0
b1111111111111111111111111xxxxxxx 20
b1111111111111111111111111xxxxxxx -0
b111111111111xxxx I0
b0zxxxxxxxx N0
bx n.
bx f.
b1xxxxxxx W.
b1xxxxxxx R.
b1111111111111111111111111xxxxxxx U.
b1111111111111111111111111xxxxxxx P.
b111111111111xxxx l.
b0zxxxxxxxx q.
bx 3-
bx +-
b1xxxxxxx z,
b1xxxxxxx u,
b1111111111111111111111111xxxxxxx x,
b1111111111111111111111111xxxxxxx s,
b111111111111xxxx 1-
b0zxxxxxxxx 6-
bx ?+
bx :+
b111111111111111111111111xxxxxxxx =+
b111111111111111111111111xxxxxxxx 8+
bx [%
x$3
xt/
x9.
x\,
b10101110111 04
b0z1101 E6
b0z000 76
bx Y3
b1xxxxxxx C3
b1111111111111111111111111xxxxxxx D3
x}2
b0zxxxxxxx F3
b0xxxxxxx K3
b10111110011 ,4
bx M0
b1xxxxxxx 70
b1111111111111111111111111xxxxxxx 80
xo/
b0zxxxxxxx :0
b0xxxxxxx ?0
bx p.
b1xxxxxxx Z.
b1111111111111111111111111xxxxxxx [.
x4.
b0zxxxxxxx ].
b0xxxxxxx b.
bx 5-
b1xxxxxxx },
b1111111111111111111111111xxxxxxx ~,
xW,
b0zxxxxxxx "-
b0xxxxxxx '-
bx B+
b111111111111111111111111xxxxxxxx C+
bx J+
bx Y%
b10111011 ]
b10111011 *#
b10111011 2#
b10101110111 8
b10101110111 [
b10101110111 9#
b10101110111 ?#
b10101110111 ,$
b10101110111 a3
b10101110111 24
b10101110111 \6
b1100 U6
b0xxxxxxx b3
b0x0xxxxxxxxx j#
b0x0xxxxxxxxx 0%
b0x0xxxxxxxxx _%
b0x0xxxxxxxxx k&
b0x0xxxxxxxxx <'
b0x0xxxxxxxxx H(
b0x0xxxxxxxxx w(
b0x0xxxxxxxxx %*
b0x0xxxxxxxxx T*
b0x0xxxxxxxxx `3
b0x0xxxxxxxxx 34
b10111110011 44
b0xxxxxxx V0
b0xxxxxxx y.
b0xxxxxxx >-
bx a+
bx a%
b1100 ]#
b110 Y#
b110 P"
b110 R"
b10 1#
b10 4#
b110 0#
b110 3#
b11111100 A
b11111100 M"
b11111100 S"
b11111100 ^"
b11111100 d"
b11111100 o"
b11111100 u"
b11111100 "#
b11111100 (#
b11111100 .#
b11111100 5#
b0 j
b0 l
b110 i
b110 k
b10111011 f
b10111011 n
b100 <#
b100 >#
b10 ;#
b10 =#
1r
0a
b10 D
b10 S#
16
#400
06
#410
b10101110111 (4
bx z,
bx u,
b111111111111111111111111xxxxxxxx x,
b111111111111111111111111xxxxxxxx s,
bx W.
bx R.
b111111111111111111111111xxxxxxxx U.
b111111111111111111111111xxxxxxxx P.
bx 40
bx /0
b111111111111111111111111xxxxxxxx 20
b111111111111111111111111xxxxxxxx -0
b10101110111 .4
bx @3
bx ;3
b111111111111111111111111xxxxxxxx >3
b111111111111111111111111xxxxxxxx 93
b1110 L6
b10110111011 '4
bx },
b111111111111111111111111xxxxxxxx ~,
bx '-
bx Z.
b111111111111111111111111xxxxxxxx [.
bx b.
bx 70
b111111111111111111111111xxxxxxxx 80
bx ?0
b10101110111 ,4
bx C3
b111111111111111111111111xxxxxxxx D3
bx K3
b0z1110 E6
b0z001 76
b10110111011 04
b1110011000 \
b1110011000 A#
b101101 ]
b101101 *#
b101101 2#
b11 Z
1o
b10111001100 @
b10111001100 g
b10111001100 m
b10111001100 x
b10111001100 ~
b10111001100 +"
b10111001100 1"
b10111001100 <"
b10111001100 B"
b10111001100 8#
b10111001100 @#
b101 <#
b101 >#
b11 ;#
b11 =#
b101101 f
b101101 n
b1 h
b111 i
b111 k
b1100 P
b1100 L#
0v
b1 y
b1 {
b1 }
b10101010 A
b10101010 M"
b10101010 S"
b10101010 ^"
b10101010 d"
b10101010 o"
b10101010 u"
b10101010 "#
b10101010 (#
b10101010 .#
b10101010 5#
b11 1#
b11 4#
b111 0#
b111 3#
b101 N"
b111 P"
b111 R"
b1101 ]#
b111 Y#
bx >-
bx y.
bx V0
b10101110111 44
bx b3
b1101 U6
b10110111011 8
b10110111011 [
b10110111011 9#
b10110111011 ?#
b10110111011 ,$
b10110111011 a3
b10110111011 24
b10110111011 \6
16
#420
06
#430
b10110111011 (4
b10100101101 '4
b1111 L6
b10110111011 .4
b10100101101 04
b0z1111 E6
b0z000 76
b10110111011 ,4
b1 M#
b1 W
b1 K#
1E"
b10 Z
0^
b1110011010 \
b1110011010 A#
b10110101010 ]
b10110101010 *#
b10110101010 2#
b10100101101 8
b10100101101 [
b10100101101 9#
b10100101101 ?#
b10100101101 ,$
b10100101101 a3
b10100101101 24
b10100101101 \6
b1110 U6
b10110111011 44
b1110 ]#
b1000 Y#
b110 N"
b0 P"
b0 R"
b100 1#
b100 4#
b0 0#
b0 3#
b11001100 A
b11001100 M"
b11001100 S"
b11001100 ^"
b11001100 d"
b11001100 o"
b11001100 u"
b11001100 "#
b11001100 (#
b11001100 .#
b11001100 5#
b10 y
b10 {
b10 }
b1101 P
b1101 L#
1e
b0 h
b0 i
b0 k
b10110101010 f
b10110101010 n
b110 <#
b110 >#
b100 ;#
b100 =#
b10111110011 @
b10111110011 g
b10111110011 m
b10111110011 x
b10111110011 ~
b10111110011 +"
b10111110011 1"
b10111110011 <"
b10111110011 B"
b10111110011 8#
b10111110011 @#
16
#440
06
#450
b10100101101 (4
b10100101101 .4
b0 L6
b10100111110 '4
0b*
xd*
b0 M#
b10100101101 ,4
b0z0000 E6
b0z111 76
0k*
xc*
b10100111110 04
b0 Z
0o
0`
b0 ]
b0 *#
b0 2#
12+
1F"
b10101110111 @
b10101110111 g
b10101110111 m
b10101110111 x
b10101110111 ~
b10101110111 +"
b10101110111 1"
b10101110111 <"
b10101110111 B"
b10101110111 8#
b10101110111 @#
b111 <#
b111 >#
b101 ;#
b101 =#
b11111100 f
b11111100 n
b1 i
b1 k
b11 y
b11 {
b11 }
0+#
b0 E
b0 N#
b11110011 A
b11110011 M"
b11110011 S"
b11110011 ^"
b11110011 d"
b11110011 o"
b11110011 u"
b11110011 "#
b11110011 (#
b11110011 .#
b11110011 5#
b101 1#
b101 4#
b1 0#
b1 3#
b111 N"
b1 P"
b1 R"
b1111 ]#
b1001 Y#
b10100101101 44
b1111 U6
b1 )
b1 G
b1 q#
b1 ^6
b10100111110 8
b10100111110 [
b10100111110 9#
b10100111110 ?#
b10100111110 ,$
b10100111110 a3
b10100111110 24
b10100111110 \6
0U#
0T#
0X"
0G"
b0 C
b0 O#
16
#460
06
#470
b10100111110 (4
b101010101010 '4
b1 L6
b10100111110 .4
b101010101010 04
b0z0001 E6
b0z000 76
b10100111110 ,4
b101010101010 8
b101010101010 [
b101010101010 9#
b101010101010 ?#
b101010101010 ,$
b101010101010 a3
b101010101010 24
b101010101010 \6
b0 U6
b10100111110 44
b0 ]#
b110 N"
b1 O"
b1 Q"
b11001100 5
b11001100 V
b11001100 L"
b11001100 T"
b11001100 W6
b1101 /#
b110 1#
b110 4#
b100 y
b100 {
b100 }
b0 <#
b0 >#
b110 ;#
b110 =#
b10110111011 @
b10110111011 g
b10110111011 m
b10110111011 x
b10110111011 ~
b10110111011 +"
b10110111011 1"
b10110111011 <"
b10110111011 B"
b10110111011 8#
b10110111011 @#
0T#
0G"
b0 C
b0 O#
16
#480
06
#490
bx /4
b101010101010 (4
b101010101010 .4
b10 L6
b101011001100 '4
b101010101010 ,4
b0z0010 E6
b0z001 76
b101011001100 04
b0 W
b0 K#
0E"
b10100101101 @
b10100101101 g
b10100101101 m
b10100101101 x
b10100101101 ~
b10100101101 +"
b10100101101 1"
b10100101101 <"
b10100101101 B"
b10100101101 8#
b10100101101 @#
b1 <#
b1 >#
b111 ;#
b111 =#
b101 y
b101 {
b101 }
b1110 /#
b111 1#
b111 4#
b0 5
b0 V
b0 L"
b0 T"
b0 W6
b101 N"
b10 O"
b10 Q"
b1 ]#
b101010101010 44
b1 U6
b101011001100 8
b101011001100 [
b101011001100 9#
b101011001100 ?#
b101011001100 ,$
b101011001100 a3
b101011001100 24
b101011001100 \6
0T#
0G"
b0 C
b0 O#
16
#500
06
#510
bx o5
b0x s5
b0x r5
b101011001100 (4
xg5
xf5
b101011110011 '4
b11 L6
bx m5
b101011001100 .4
bx n5
b101011110011 04
b0z0011 E6
b0z000 76
b101011001100 ,4
bx M#
bx l5
1q
bx ]
bx *#
bx 2#
b10 X
b10 Q#
1p
b101011110011 8
b101011110011 [
b101011110011 9#
b101011110011 ?#
b101011110011 ,$
b101011110011 a3
b101011110011 24
b101011110011 \6
b10 U6
bx j#
bx 0%
bx _%
bx k&
bx <'
bx H(
bx w(
bx %*
bx T*
bx `3
bx 34
b101011001100 44
b10 ]#
b100 N"
b11 O"
b11 Q"
b1111 /#
b0 1#
b0 4#
1+#
b10 E
b10 N#
b110 y
b110 {
b110 }
b10 <#
b10 >#
b0 ;#
b0 =#
b10100111110 @
b10100111110 g
b10100111110 m
b10100111110 x
b10100111110 ~
b10100111110 +"
b10100111110 1"
b10100111110 <"
b10100111110 B"
b10100111110 8#
b10100111110 @#
1T#
1G"
b1 C
b1 O#
16
#520
06
#530
b101011110011 (4
b101011110011 .4
b100 L6
b101001110111 '4
xb*
0d*
b1 M#
b101011110011 ,4
b0z0100 E6
b0z011 76
b101001110111 04
1k*
0c*
0;
b10110101010 ]
b10110101010 *#
b10110101010 2#
02+
0F"
b11 :#
b11 <#
b11 >#
b10110101010 w
b10110101010 !"
b111 {
b111 }
b1 z
b1 |
b1110111 A
b1110111 M"
b1110111 S"
b1110111 ^"
b1110111 d"
b1110111 o"
b1110111 u"
b1110111 "#
b1110111 (#
b1110111 .#
b1110111 5#
b1 1#
b1 4#
b10 0#
b10 3#
b10 P"
b10 R"
b100 O"
b100 Q"
b11 ]#
b1010 Y#
b101011110011 44
b11 U6
b101001110111 8
b101001110111 [
b101001110111 9#
b101001110111 ?#
b101001110111 ,$
b101001110111 a3
b101001110111 24
b101001110111 \6
b0 )
b0 G
b0 q#
b0 ^6
0F
16
#540
06
#550
b101001110111 (4
b101010111011 '4
b101 L6
b101001110111 .4
b101010111011 04
b0z0101 E6
b0z000 76
b101001110111 ,4
b10111001100 ]
b10111001100 *#
b10111001100 2#
b101010111011 8
b101010111011 [
b101010111011 9#
b101010111011 ?#
b101010111011 ,$
b101010111011 a3
b101010111011 24
b101010111011 \6
b100 U6
b101001110111 44
b100 ]#
b1011 Y#
b101 N"
b11 P"
b11 R"
b10 1#
b10 4#
b11 0#
b11 3#
b10111011 A
b10111011 M"
b10111011 S"
b10111011 ^"
b10111011 d"
b10111011 o"
b10111011 u"
b10111011 "#
b10111011 (#
b10111011 .#
b10111011 5#
b0 {
b0 }
b10 z
b10 |
b10111001100 w
b10111001100 !"
b100 :#
b100 <#
b100 >#
1U#
0T#
1X"
0G"
b10 C
b10 O#
16
#560
06
#570
b101010111011 (4
b101010111011 .4
b110 L6
b101000101101 '4
b101010111011 ,4
b0z0110 E6
b0z001 76
b101000101101 04
b1100011010 \
b1100011010 A#
b10111110011 ]
b10111110011 *#
b10111110011 2#
b10 Y
1U"
b101 :#
b101 <#
b101 >#
b10111110011 w
b10111110011 !"
b1 {
b1 }
b11 z
b11 |
b101101 A
b101101 M"
b101101 S"
b101101 ^"
b101101 d"
b101101 o"
b101101 u"
b101101 "#
b101101 (#
b101101 .#
b101101 5#
b11 1#
b11 4#
b100 0#
b100 3#
b1100 O
0\"
b1 _"
b1 a"
b1 c"
b101 ]#
b1 Z#
b101010111011 44
b101 U6
b101000101101 8
b101000101101 [
b101000101101 9#
b101000101101 ?#
b101000101101 ,$
b101000101101 a3
b101000101101 24
b101000101101 \6
16
#580
06
#590
b101000101101 (4
b101000111110 '4
b111 L6
b101000101101 .4
b101000111110 04
b0z0111 E6
b0z000 76
b101000101101 ,4
b10101110111 ]
b10101110111 *#
b10101110111 2#
1=
b101000111110 8
b101000111110 [
b101000111110 9#
b101000111110 ?#
b101000111110 ,$
b101000111110 a3
b101000111110 24
b101000111110 \6
b110 U6
b101000101101 44
b110 ]#
b10 Z#
b10 _"
b10 a"
b10 c"
b100 1#
b100 4#
b101 0#
b101 3#
b10110101010 A
b10110101010 M"
b10110101010 S"
b10110101010 ^"
b10110101010 d"
b10110101010 o"
b10110101010 u"
b10110101010 "#
b10110101010 (#
b10110101010 .#
b10110101010 5#
b10 {
b10 }
b100 z
b100 |
b10101110111 w
b10101110111 !"
b110 :#
b110 <#
b110 >#
16
#600
06
#610
b101000111110 (4
b101000111110 .4
b1000 L6
b111110101010 '4
b101000111110 ,4
b0z1000 E6
b0z111 76
b111110101010 04
b10110111011 ]
b10110111011 *#
b10110111011 2#
b0 Y
0U"
b111 :#
b111 <#
b111 >#
b10110111011 w
b10110111011 !"
b11 {
b11 }
b101 z
b101 |
b0 A
b0 M"
b0 S"
b0 ^"
b0 d"
b0 o"
b0 u"
b0 "#
b0 (#
b0 .#
b0 5#
b101 1#
b101 4#
b110 0#
b110 3#
b11 _"
b11 a"
b11 c"
b111 ]#
b11 Z#
b101000111110 44
b111 U6
b111110101010 8
b111110101010 [
b111110101010 9#
b111110101010 ?#
b111110101010 ,$
b111110101010 a3
b111110101010 24
b111110101010 \6
16
#620
06
#630
b111110101010 (4
b111111001100 '4
b1001 L6
b111110101010 .4
b111111001100 04
b0z1001 E6
b0z000 76
b111110101010 ,4
b10100101101 ]
b10100101101 *#
b10100101101 2#
0=
b111111001100 8
b111111001100 [
b111111001100 9#
b111111001100 ?#
b111111001100 ,$
b111111001100 a3
b111111001100 24
b111111001100 \6
b1000 U6
b111110101010 44
b1000 ]#
b100 Z#
b100 _"
b100 a"
b100 c"
b110 1#
b110 4#
b111 0#
b111 3#
b100 {
b100 }
b110 z
b110 |
b10100101101 w
b10100101101 !"
1M
b1000 :#
b0 <#
b0 >#
16
#640
06
#650
b111111001100 (4
b111111001100 .4
b1010 L6
b111111110011 '4
b111111001100 ,4
b0z1010 E6
b0z001 76
b111111110011 04
1=
b10100111110 ]
b10100111110 *#
b10100111110 2#
0M
b1001 :#
b1 <#
b1 >#
b10100111110 w
b10100111110 !"
b101 {
b101 }
b111 z
b111 |
b111 1#
b111 4#
b0 0#
b0 3#
b101 _"
b101 a"
b101 c"
b1001 ]#
b101 Z#
b111111001100 44
b1001 U6
b111111110011 8
b111111110011 [
b111111110011 9#
b111111110011 ?#
b111111110011 ,$
b111111110011 a3
b111111110011 24
b111111110011 \6
16
#660
06
#670
b111111110011 (4
b111101110111 '4
b1011 L6
b111111110011 .4
0?,
xA,
0H,
x@,
b111101110111 04
b0z1011 E6
b0z000 76
b111111110011 ,4
1m,
1W"
b10 W
b10 K#
1V"
b10 )
b10 G
b10 q#
b10 ^6
b111101110111 8
b111101110111 [
b111101110111 9#
b111101110111 ?#
b111101110111 ,$
b111101110111 a3
b111101110111 24
b111101110111 \6
b1010 U6
b111111110011 44
b1010 ]#
b110 Z#
b110 _"
b110 a"
b110 c"
b0 1#
b0 4#
b1 0#
b1 3#
bx A
bx M"
bx S"
bx ^"
bx d"
bx o"
bx u"
bx "#
bx (#
bx .#
bx 5#
b110 {
b110 }
b0 z
b0 |
b1010 :#
b10 <#
b10 >#
16
#680
06
#690
b111101110111 (4
b111101110111 .4
b1100 L6
b111110111011 '4
b0 M#
b111101110111 ,4
b0z1100 E6
b0z011 76
b111110111011 04
0U#
0X"
0q
b0 ]
b0 *#
b0 2#
b1011 :#
b11 <#
b11 >#
b111 {
b111 }
b1 z
b1 |
b0 C
b0 O#
0+#
b0 E
b0 N#
b10110101010 A
b10110101010 M"
b10110101010 S"
b10110101010 ^"
b10110101010 d"
b10110101010 o"
b10110101010 u"
b10110101010 "#
b10110101010 (#
b10110101010 .#
b10110101010 5#
b1 1#
b1 4#
b10 0#
b10 3#
b10111011 3
b10111011 U
b10111011 ]"
b10111011 e"
b10111011 X6
b111 a"
b111 c"
b1 `"
b1 b"
b1011 ]#
b111 Z#
b111101110111 44
b1011 U6
b111110111011 8
b111110111011 [
b111110111011 9#
b111110111011 ?#
b111110111011 ,$
b111110111011 a3
b111110111011 24
b111110111011 \6
16
#700
06
#710
b111110111011 (4
b111100101101 '4
b1101 L6
b111110111011 .4
b111100101101 04
b0z1101 E6
b0z000 76
b111110111011 ,4
b0 W
b0 K#
0V"
b111100101101 8
b111100101101 [
b111100101101 9#
b111100101101 ?#
b111100101101 ,$
b111100101101 a3
b111100101101 24
b111100101101 \6
b1100 U6
b111110111011 44
b1100 ]#
b101 _"
b10 `"
b10 b"
b101101 3
b101101 U
b101101 ]"
b101101 e"
b101101 X6
b10000 /#
b10 1#
b10 4#
b111 y
b0 {
b0 }
b1100 :#
b100 <#
b100 >#
0T#
0G"
b0 C
b0 O#
16
#720
06
#730
b111100101101 (4
b111100101101 .4
b1110 L6
b111100111110 '4
b1 M#
b111100101101 ,4
b0z1110 E6
b0z001 76
b111100111110 04
b0 X
b0 Q#
0p
1q
b10100111110 ]
b10100111110 *#
b10100111110 2#
b1101 :#
b101 <#
b101 >#
b10 L
1u
b1000 y
b1 {
b1 }
1+#
b10 E
b10 N#
b10001 /#
b11 1#
b11 4#
b10110101010 3
b10110101010 U
b10110101010 ]"
b10110101010 e"
b10110101010 X6
b100 _"
b11 `"
b11 b"
b1101 ]#
b111100101101 44
b1101 U6
b111100111110 8
b111100111110 [
b111100111110 9#
b111100111110 ?#
b111100111110 ,$
b111100111110 a3
b111100111110 24
b111100111110 \6
1T#
1G"
b1 C
b1 O#
16
#740
06
#750
b111100111110 (4
b1111 L6
b111100111110 .4
b0z1111 E6
b0z000 76
b111100111110 ,4
b1 W
b1 K#
1E"
b1110 U6
b111100111110 44
b1110 ]#
b1100 Y#
b11 _"
b100 `"
b100 b"
b0 3
b0 U
b0 ]"
b0 e"
b0 X6
b110 N"
b100 P"
b100 R"
b100 1#
b100 4#
b11 0#
b11 3#
b0 A
b0 M"
b0 S"
b0 ^"
b0 d"
b0 o"
b0 u"
b0 "#
b0 (#
b0 .#
b0 5#
b10 {
b10 }
b10 z
b10 |
b1110 :#
b110 <#
b110 >#
1U#
0T#
1X"
0G"
b10 C
b10 O#
1F
16
#760
06
#770
b0 L6
b10101010 '4
x?,
0A,
b0 M#
b0z0000 E6
b0z111 76
b10101010 04
1H,
0@,
b11 R#
0U#
0X"
0q
b0 ]
b0 *#
b0 2#
0m,
0W"
b111111001100 @
b111111001100 g
b111111001100 m
b111111001100 x
b111111001100 ~
b111111001100 +"
b111111001100 1"
b111111001100 <"
b111111001100 B"
b111111001100 8#
b111111001100 @#
b111 <#
b111 >#
b1 ;#
b1 =#
b11 {
b11 }
b11 z
b11 |
b0 C
b0 O#
0+#
b0 E
b0 N#
b10100111110 A
b10100111110 M"
b10100111110 S"
b10100111110 ^"
b10100111110 d"
b10100111110 o"
b10100111110 u"
b10100111110 "#
b10100111110 (#
b10100111110 .#
b10100111110 5#
b101 1#
b101 4#
b100 0#
b100 3#
b0 a"
b0 c"
b101 `"
b101 b"
b1111 ]#
b1000 Z#
b1111 U6
b10101010 8
b10101010 [
b10101010 9#
b10101010 ?#
b10101010 ,$
b10101010 a3
b10101010 24
b10101010 \6
b0 )
b0 G
b0 q#
b0 ^6
16
#780
06
#790
b10101010 (4
b11001100 '4
b1 L6
b10101010 .4
b11001100 04
b0z0001 E6
b0z000 76
b10101010 ,4
b10 X
b10 Q#
1p
b11001100 8
b11001100 [
b11001100 9#
b11001100 ?#
b11001100 ,$
b11001100 a3
b11001100 24
b11001100 \6
b0 U6
b10101010 44
b0 ]#
b10010 /#
b110 1#
b110 4#
b0 L
0u
b1001 y
b100 {
b100 }
b0 <#
b0 >#
b10 ;#
b10 =#
b111111110011 @
b111111110011 g
b111111110011 m
b111111110011 x
b111111110011 ~
b111111110011 +"
b111111110011 1"
b111111110011 <"
b111111110011 B"
b111111110011 8#
b111111110011 @#
0T#
0G"
16"
0r
b0 C
b0 O#
b1000 D
b1000 S#
16
#800
06
#810
b11001100 (4
b11001100 .4
b10 L6
b11110011 '4
b11001100 ,4
b0z0010 E6
b0z001 76
b11110011 04
b1100001010 \
b1100001010 A#
b1000 Z
13"
b1111 :#
b1 <#
b1 >#
b101 P
b101 L#
0:"
b1 ="
b1 ?"
b1 A"
b10011 /#
b111 1#
b111 4#
b1 ]#
b11001100 44
b1 U6
b11110011 8
b11110011 [
b11110011 9#
b11110011 ?#
b11110011 ,$
b11110011 a3
b11110011 24
b11110011 \6
0T#
0G"
0F
b0 C
b0 O#
16
#820
06
#830
b11110011 (4
b1110111 '4
b11 L6
b11110011 .4
b1110111 04
b0z0011 E6
b0z000 76
b11110011 ,4
b1110111 8
b1110111 [
b1110111 9#
b1110111 ?#
b1110111 ,$
b1110111 a3
b1110111 24
b1110111 \6
b10 U6
b11110011 44
b10 ]#
b10100 /#
b0 1#
b0 4#
b10 ="
b10 ?"
b10 A"
b10000 :#
b10 <#
b10 >#
0T#
0G"
b0 C
b0 O#
16
#840
06
#850
b1110111 (4
b1110111 .4
b100 L6
b10111011 '4
b1110111 ,4
b0z0100 E6
b0z011 76
b10111011 04
b0 Z
03"
b10001 :#
b11 <#
b11 >#
b11 ="
b11 ?"
b11 A"
b10101 /#
b1 1#
b1 4#
b11 ]#
b1110111 44
b11 U6
b10111011 8
b10111011 [
b10111011 9#
b10111011 ?#
b10111011 ,$
b10111011 a3
b10111011 24
b10111011 \6
0T#
0G"
b0 C
b0 O#
16
#860
06
#870
b10111011 (4
b101101 '4
b101 L6
b10111011 .4
b101101 04
b0z0101 E6
b0z000 76
b10111011 ,4
b101101 8
b101101 [
b101101 9#
b101101 ?#
b101101 ,$
b101101 a3
b101101 24
b101101 \6
b100 U6
b10111011 44
b100 ]#
b10110 /#
b10 1#
b10 4#
b100 ="
b100 ?"
b100 A"
b10010 :#
b100 <#
b100 >#
0T#
0G"
b0 C
b0 O#
16
#880
06
#890
b101101 (4
b101101 .4
b110 L6
b10110101010 '4
b101101 ,4
b0z0110 E6
b0z001 76
b10110101010 04
b10011 :#
b101 <#
b101 >#
b101 ="
b101 ?"
b101 A"
b10111 /#
b11 1#
b11 4#
b101 ]#
b101101 44
b101 U6
b10110101010 8
b10110101010 [
b10110101010 9#
b10110101010 ?#
b10110101010 ,$
b10110101010 a3
b10110101010 24
b10110101010 \6
0T#
0G"
b0 C
b0 O#
16
#900
06
#910
b10110101010 (4
b10111001100 '4
b111 L6
b10110101010 .4
b10111001100 04
b0z0111 E6
b0z000 76
b10110101010 ,4
b1010 X
b1010 Q#
14"
b10111001100 8
b10111001100 [
b10111001100 9#
b10111001100 ?#
b10111001100 ,$
b10111001100 a3
b10111001100 24
b10111001100 \6
b110 U6
b10110101010 44
b110 ]#
b11000 /#
b100 1#
b100 4#
b110 ="
b110 ?"
b110 A"
b10100 :#
b110 <#
b110 >#
0T#
0G"
b0 C
b0 O#
16
#920
06
#930
b10111001100 (4
b10111001100 .4
b1000 L6
b10111110011 '4
b10111001100 ,4
b0z1000 E6
b0z111 76
b10111110011 04
b10101 :#
b111 <#
b111 >#
b111 ="
b111 ?"
b111 A"
b11001 /#
b101 1#
b101 4#
b111 ]#
b10111001100 44
b111 U6
b10111110011 8
b10111110011 [
b10111110011 9#
b10111110011 ?#
b10111110011 ,$
b10111110011 a3
b10111110011 24
b10111110011 \6
0T#
0G"
b0 C
b0 O#
16
#940
06
#950
b10111110011 (4
b10101110111 '4
b1001 L6
b10111110011 .4
b10101110111 04
b0z1001 E6
b0z000 76
b10111110011 ,4
b10 X
b10 Q#
04"
b10101110111 8
b10101110111 [
b10101110111 9#
b10101110111 ?#
b10101110111 ,$
b10101110111 a3
b10101110111 24
b10101110111 \6
b1000 U6
b10111110011 44
b1000 ]#
b11010 /#
b110 1#
b110 4#
b1000 L
19"
b1000 ="
b0 ?"
b0 A"
b10110 :#
b0 <#
b0 >#
0T#
0G"
b0 C
b0 O#
16
#960
06
#970
b10101110111 (4
b10101110111 .4
b1010 L6
b10110111011 '4
b10101110111 ,4
b0z1010 E6
b0z001 76
b10110111011 04
b1010 X
b1010 Q#
14"
b10111 :#
b1 <#
b1 >#
b0 L
09"
b1001 ="
b1 ?"
b1 A"
b11011 /#
b111 1#
b111 4#
b1001 ]#
b10101110111 44
b1001 U6
b10110111011 8
b10110111011 [
b10110111011 9#
b10110111011 ?#
b10110111011 ,$
b10110111011 a3
b10110111011 24
b10110111011 \6
0T#
0G"
b0 C
b0 O#
16
#980
06
#990
b10110111011 (4
b10100101101 '4
b1011 L6
b10110111011 .4
b10100101101 04
b0z1011 E6
b0z000 76
b10110111011 ,4
b10100101101 8
b10100101101 [
b10100101101 9#
b10100101101 ?#
b10100101101 ,$
b10100101101 a3
b10100101101 24
b10100101101 \6
b1010 U6
b10110111011 44
b1010 ]#
b11100 /#
b0 1#
b0 4#
b1010 ="
b10 ?"
b10 A"
b11000 :#
b10 <#
b10 >#
0T#
0G"
b0 C
b0 O#
16
#1000
06
#1010
b10100101101 (4
b10100101101 .4
b1100 L6
b10100111110 '4
b10100101101 ,4
b0z1100 E6
b0z011 76
b10100111110 04
b11001 :#
b11 <#
b11 >#
b1011 ="
b11 ?"
b11 A"
b11101 /#
b1 1#
b1 4#
b1011 ]#
b10100101101 44
b1011 U6
b10100111110 8
b10100111110 [
b10100111110 9#
b10100111110 ?#
b10100111110 ,$
b10100111110 a3
b10100111110 24
b10100111110 \6
0T#
0G"
b0 C
b0 O#
16
#1020
06
#1030
b10100111110 (4
b101010101010 '4
b1101 L6
b10100111110 .4
b101010101010 04
b0z1101 E6
b0z000 76
b10100111110 ,4
b101010101010 8
b101010101010 [
b101010101010 9#
b101010101010 ?#
b101010101010 ,$
b101010101010 a3
b101010101010 24
b101010101010 \6
b1100 U6
b10100111110 44
b1100 ]#
b11110 /#
b10 1#
b10 4#
b1100 ="
b100 ?"
b100 A"
b11010 :#
b100 <#
b100 >#
0T#
0G"
b0 C
b0 O#
16
#1040
06
#1050
b101010101010 (4
b101010101010 .4
b1110 L6
b101011001100 '4
b101010101010 ,4
b0z1110 E6
b0z001 76
b101011001100 04
b11011 :#
b101 <#
b101 >#
b1101 ="
b101 ?"
b101 A"
b11111 /#
b11 1#
b11 4#
b1101 ]#
b101010101010 44
b1101 U6
b101011001100 8
b101011001100 [
b101011001100 9#
b101011001100 ?#
b101011001100 ,$
b101011001100 a3
b101011001100 24
b101011001100 \6
0T#
0G"
b0 C
b0 O#
16
#1060
06
#1070
b101011001100 (4
b101011110011 '4
b1111 L6
b101011001100 .4
b101011110011 04
b0z1111 E6
b0z000 76
b101011001100 ,4
b101011110011 8
b101011110011 [
b101011110011 9#
b101011110011 ?#
b101011110011 ,$
b101011110011 a3
b101011110011 24
b101011110011 \6
b1110 U6
b101011001100 44
b1110 ]#
b100000 /#
b100 1#
b100 4#
b1110 ="
b110 ?"
b110 A"
b11100 :#
b110 <#
b110 >#
0T#
0G"
b0 C
b0 O#
16
#1080
06
#1090
b101011110011 (4
b101011110011 .4
b0 L6
b101001110111 '4
b101011110011 ,4
b0z0000 E6
b0z111 76
b101001110111 04
b11101 :#
b111 <#
b111 >#
b1111 ="
b111 ?"
b111 A"
b100001 /#
b101 1#
b101 4#
b1111 ]#
b101011110011 44
b1111 U6
b101001110111 8
b101001110111 [
b101001110111 9#
b101001110111 ?#
b101001110111 ,$
b101001110111 a3
b101001110111 24
b101001110111 \6
0T#
0G"
b0 C
b0 O#
16
#1100
06
#1110
b101001110111 (4
b101010111011 '4
b1 L6
b101001110111 .4
b101010111011 04
b0z0001 E6
b0z000 76
b101001110111 ,4
b101010111011 8
b101010111011 [
b101010111011 9#
b101010111011 ?#
b101010111011 ,$
b101010111011 a3
b101010111011 24
b101010111011 \6
b0 U6
b101001110111 44
b0 ]#
b100010 /#
b110 1#
b110 4#
b10000 ="
b0 ?"
b0 A"
b11110 :#
b0 <#
b0 >#
0T#
0G"
b0 C
b0 O#
16
#1120
06
#1130
b101010111011 (4
b101010111011 .4
b10 L6
b101000101101 '4
b101010111011 ,4
b0z0010 E6
b0z001 76
b101000101101 04
b11111 :#
b1 <#
b1 >#
b10001 ="
b1 ?"
b1 A"
b100011 /#
b111 1#
b111 4#
b1 ]#
b101010111011 44
b1 U6
b101000101101 8
b101000101101 [
b101000101101 9#
b101000101101 ?#
b101000101101 ,$
b101000101101 a3
b101000101101 24
b101000101101 \6
0T#
0G"
b0 C
b0 O#
16
#1140
06
#1150
b101000101101 (4
b101000111110 '4
b11 L6
b101000101101 .4
b101000111110 04
b0z0011 E6
b0z000 76
b101000101101 ,4
b101000111110 8
b101000111110 [
b101000111110 9#
b101000111110 ?#
b101000111110 ,$
b101000111110 a3
b101000111110 24
b101000111110 \6
b10 U6
b101000101101 44
b10 ]#
b100100 /#
b0 1#
b0 4#
b10010 ="
b10 ?"
b10 A"
b100000 :#
b10 <#
b10 >#
0T#
0G"
b0 C
b0 O#
16
#1160
06
#1170
b101000111110 (4
b101000111110 .4
b100 L6
b111110101010 '4
b101000111110 ,4
b0z0100 E6
b0z011 76
b111110101010 04
b100001 :#
b11 <#
b11 >#
b10011 ="
b11 ?"
b11 A"
b100101 /#
b1 1#
b1 4#
b11 ]#
b101000111110 44
b11 U6
b111110101010 8
b111110101010 [
b111110101010 9#
b111110101010 ?#
b111110101010 ,$
b111110101010 a3
b111110101010 24
b111110101010 \6
0T#
0G"
b0 C
b0 O#
16
#1180
06
#1190
b111110101010 (4
b111111001100 '4
b101 L6
b111110101010 .4
b111111001100 04
b0z0101 E6
b0z000 76
b111110101010 ,4
b111111001100 8
b111111001100 [
b111111001100 9#
b111111001100 ?#
b111111001100 ,$
b111111001100 a3
b111111001100 24
b111111001100 \6
b100 U6
b111110101010 44
b100 ]#
b100110 /#
b10 1#
b10 4#
b10100 ="
b100 ?"
b100 A"
b100010 :#
b100 <#
b100 >#
0T#
0G"
b0 C
b0 O#
16
#1200
06
#1210
b111111001100 (4
b111111001100 .4
b110 L6
b111111110011 '4
b111111001100 ,4
b0z0110 E6
b0z001 76
b111111110011 04
b100011 :#
b101 <#
b101 >#
b10101 ="
b101 ?"
b101 A"
b100111 /#
b11 1#
b11 4#
b101 ]#
b111111001100 44
b101 U6
b111111110011 8
b111111110011 [
b111111110011 9#
b111111110011 ?#
b111111110011 ,$
b111111110011 a3
b111111110011 24
b111111110011 \6
0T#
0G"
b0 C
b0 O#
16
#1220
06
#1230
b111111110011 (4
b111101110111 '4
b111 L6
b111111110011 .4
b111101110111 04
b0z0111 E6
b0z000 76
b111111110011 ,4
b111101110111 8
b111101110111 [
b111101110111 9#
b111101110111 ?#
b111101110111 ,$
b111101110111 a3
b111101110111 24
b111101110111 \6
b110 U6
b111111110011 44
b110 ]#
b101000 /#
b100 1#
b100 4#
b10110 ="
b110 ?"
b110 A"
b100100 :#
b110 <#
b110 >#
0T#
0G"
b0 C
b0 O#
16
#1240
06
#1250
b111101110111 (4
b111101110111 .4
b1000 L6
b111110111011 '4
b111101110111 ,4
b0z1000 E6
b0z111 76
b111110111011 04
b100101 :#
b111 <#
b111 >#
b10111 ="
b111 ?"
b111 A"
b101001 /#
b101 1#
b101 4#
b111 ]#
b111101110111 44
b111 U6
b111110111011 8
b111110111011 [
b111110111011 9#
b111110111011 ?#
b111110111011 ,$
b111110111011 a3
b111110111011 24
b111110111011 \6
0T#
0G"
b0 C
b0 O#
16
#1260
06
#1270
b111110111011 (4
b111100101101 '4
b1001 L6
b111110111011 .4
b111100101101 04
b0z1001 E6
b0z000 76
b111110111011 ,4
b111100101101 8
b111100101101 [
b111100101101 9#
b111100101101 ?#
b111100101101 ,$
b111100101101 a3
b111100101101 24
b111100101101 \6
b1000 U6
b111110111011 44
b1000 ]#
b101010 /#
b110 1#
b110 4#
b11000 ="
b0 ?"
b0 A"
b100110 :#
b0 <#
b0 >#
0T#
0G"
b0 C
b0 O#
16
#1280
06
#1290
b111100101101 (4
b111100101101 .4
b1010 L6
b111100111110 '4
b111100101101 ,4
b0z1010 E6
b0z001 76
b111100111110 04
b100111 :#
b1 <#
b1 >#
b11001 ="
b1 ?"
b1 A"
b101011 /#
b111 1#
b111 4#
b1001 ]#
b111100101101 44
b1001 U6
b111100111110 8
b111100111110 [
b111100111110 9#
b111100111110 ?#
b111100111110 ,$
b111100111110 a3
b111100111110 24
b111100111110 \6
0T#
0G"
b0 C
b0 O#
16
#1300
06
#1310
b111100111110 (4
b1011 L6
b111100111110 .4
b0z1011 E6
b0z000 76
b111100111110 ,4
b1010 U6
b111100111110 44
b1010 ]#
b101100 /#
b0 1#
b0 4#
b11010 ="
b10 ?"
b10 A"
b101000 :#
b10 <#
b10 >#
0T#
0G"
b0 C
b0 O#
16
#1320
06
#1330
b1100 L6
b0z1100 E6
b0z011 76
b101001 :#
b11 <#
b11 >#
b11011 ="
b11 ?"
b11 A"
b101101 /#
b1 1#
b1 4#
b1011 ]#
b1011 U6
0T#
0G"
b0 C
b0 O#
16
#1340
06
