{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620471371000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620471371011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 18:56:10 2021 " "Processing started: Sat May 08 18:56:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620471371011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620471371011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM3 -c SM3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM3 -c SM3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620471371011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620471371653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620471371653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST rst SM3Calc.v(4) " "Verilog HDL Declaration information at SM3Calc.v(4): object \"RST\" differs only in case from object \"rst\" in the same scope" {  } { { "SM3Calc.v" "" { Text "C:/Users/likangli/Desktop/SM3/SM3_2/SM3Calc.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620471381840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ENABLE enable SM3Calc.v(5) " "Verilog HDL Declaration information at SM3Calc.v(5): object \"ENABLE\" differs only in case from object \"enable\" in the same scope" {  } { { "SM3Calc.v" "" { Text "C:/Users/likangli/Desktop/SM3/SM3_2/SM3Calc.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620471381841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm3calc.v 1 1 " "Found 1 design units, including 1 entities, in source file sm3calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM3Calc " "Found entity 1: SM3Calc" {  } { { "SM3Calc.v" "" { Text "C:/Users/likangli/Desktop/SM3/SM3_2/SM3Calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620471381844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620471381844 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM3ProcessMessageBlock.v(478) " "Verilog HDL information at SM3ProcessMessageBlock.v(478): always construct contains both blocking and non-blocking assignments" {  } { { "SM3ProcessMessageBlock.v" "" { Text "C:/Users/likangli/Desktop/SM3/SM3_2/SM3ProcessMessageBlock.v" 478 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620471381858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm3processmessageblock.v 1 1 " "Found 1 design units, including 1 entities, in source file sm3processmessageblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM3ProcessMessageBlock " "Found entity 1: SM3ProcessMessageBlock" {  } { { "SM3ProcessMessageBlock.v" "" { Text "C:/Users/likangli/Desktop/SM3/SM3_2/SM3ProcessMessageBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620471381861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620471381861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM3Calc " "Elaborating entity \"SM3Calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620471381947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SM3Calc.v(49) " "Verilog HDL assignment warning at SM3Calc.v(49): truncated value with size 10 to match size of target (8)" {  } { { "SM3Calc.v" "" { Text "C:/Users/likangli/Desktop/SM3/SM3_2/SM3Calc.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620471381968 "|SM3Calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM3ProcessMessageBlock SM3ProcessMessageBlock:SM3ProcessMessageBlock_0 " "Elaborating entity \"SM3ProcessMessageBlock\" for hierarchy \"SM3ProcessMessageBlock:SM3ProcessMessageBlock_0\"" {  } { { "SM3Calc.v" "SM3ProcessMessageBlock_0" { Text "C:/Users/likangli/Desktop/SM3/SM3_2/SM3Calc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620471381972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620471541810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/likangli/Desktop/SM3/SM3_2/output_files/SM3.map.smsg " "Generated suppressed messages file C:/Users/likangli/Desktop/SM3/SM3_2/output_files/SM3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620471551004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620471551954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620471551954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18588 " "Implemented 18588 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "267 " "Implemented 267 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620471553117 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620471553117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18065 " "Implemented 18065 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620471553117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620471553117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620471553156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 18:59:13 2021 " "Processing ended: Sat May 08 18:59:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620471553156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:03 " "Elapsed time: 00:03:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620471553156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:30 " "Total CPU time (on all processors): 00:03:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620471553156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620471553156 ""}
