<module name="DMPAC0_DOF_0_PAR_DOF_CFG_VP_MEM_MMRRAM_VBUSP_MMR_RAM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_PSE_MEM_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_PSE_MEM_RAM" offset="0x0" width="32" description="pse_mem_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM0_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM0_RAM" offset="0x2000" width="32" description="srb_mem0_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM1_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM1_RAM" offset="0x4000" width="32" description="srb_mem1_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM2_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM2_RAM" offset="0x6000" width="32" description="srb_mem2_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM3_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM3_RAM" offset="0x8000" width="32" description="srb_mem3_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM4_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM4_RAM" offset="0xA000" width="32" description="srb_mem4_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM5_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM5_RAM" offset="0xC000" width="32" description="srb_mem5_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM6_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM6_RAM" offset="0xE000" width="32" description="srb_mem6_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM7_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM7_RAM" offset="0x10000" width="32" description="srb_mem7_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM8_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM8_RAM" offset="0x12000" width="32" description="srb_mem8_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM9_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM9_RAM" offset="0x14000" width="32" description="srb_mem9_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM10_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM10_RAM" offset="0x16000" width="32" description="srb_mem10_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM11_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM11_RAM" offset="0x18000" width="32" description="srb_mem11_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM12_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM12_RAM" offset="0x1A000" width="32" description="srb_mem12_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM13_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM13_RAM" offset="0x1C000" width="32" description="srb_mem13_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM14_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM14_RAM" offset="0x1E000" width="32" description="srb_mem14_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM15_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_SRB_MEM15_RAM" offset="0x20000" width="32" description="srb_mem15_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_CSRAMGRD_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_CSRAMGRD_RAM" offset="0x22000" width="32" description="csRamGrd_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="RSVD" width="12" begin="31" end="20" resetval="0x0" description="Always read as 0. Writes have no effect. " range="31 - 20" rwaccess="R"/> 
		<bitfield id="DATA" width="20" begin="19" end="0" resetval="0x0" description="Data read from RAM " range="19 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_CSRAMIIR_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_CSRAMIIR_RAM" offset="0x24000" width="32" description="csRamIir_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_MFRAM0_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_MFRAM0_RAM" offset="0x28000" width="32" description="mfRam0_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_MFRAM1_RAM" acronym="PAR_DOF__CFG_VP__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_MFRAM1_RAM" offset="0x2C000" width="32" description="mfRam1_ram diagnostic read only port, vbusp will stall until RAM is available for read">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.  RAM is wider than 32bit vbus.  MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2.  " range="31 - 0" rwaccess="R"/>
	</register>
</module>