	component i2c_master is
		port (
			clk_clk                    : in  std_logic                     := 'X';             -- clk
			i2c_1_csr_address          : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- address
			i2c_1_csr_read             : in  std_logic                     := 'X';             -- read
			i2c_1_csr_write            : in  std_logic                     := 'X';             -- write
			i2c_1_csr_writedata        : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			i2c_1_csr_readdata         : out std_logic_vector(31 downto 0);                    -- readdata
			i2c_1_i2c_serial_sda_in    : in  std_logic                     := 'X';             -- sda_in
			i2c_1_i2c_serial_scl_in    : in  std_logic                     := 'X';             -- scl_in
			i2c_1_i2c_serial_sda_oe    : out std_logic;                                        -- sda_oe
			i2c_1_i2c_serial_scl_oe    : out std_logic;                                        -- scl_oe
			i2c_1_interrupt_sender_irq : out std_logic;                                        -- irq
			reset_reset_n              : in  std_logic                     := 'X'              -- reset_n
		);
	end component i2c_master;

