
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.249144                       # Number of seconds simulated
sim_ticks                                2249143755500                       # Number of ticks simulated
final_tick                               2249143755500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188192                       # Simulator instruction rate (inst/s)
host_op_rate                                   309902                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              846540728                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835444                       # Number of bytes of host memory used
host_seconds                                  2656.86                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          189600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       534055456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534245056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       189600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        189600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532058624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532058624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16689233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16695158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16626832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16626832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              84299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          237448342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             237532641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         84299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            84299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       236560523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            236560523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       236560523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             84299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         237448342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            474093164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16695158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16626832                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16695158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16626832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1068472256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534654976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534245056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532058624                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    279                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8272820                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        34832                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1041973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1043589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1056937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1042908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1042189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1042192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1042920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1043619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            522035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            522043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522020                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2249131101500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16695158                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16626832                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16694878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2025420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    791.503605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   609.414700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.216927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       233694     11.54%     11.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        87594      4.32%     15.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54955      2.71%     18.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        87092      4.30%     22.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        81424      4.02%     26.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        50599      2.50%     29.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        76836      3.79%     33.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        74993      3.70%     36.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1278233     63.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2025420                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.018813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.935269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.425284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521401    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521408                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.212543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515825     98.93%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.00%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5284      1.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              287      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521408                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122913836750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            435942818000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83474395000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7362.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26112.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       475.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       237.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    237.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    236.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15334809                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7688634                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67496.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7687960560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4194819750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             65158314000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27068865120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146902641600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         629073929610                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         797662616250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1677749146890                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.952594                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1315487456250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   75103600000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  858545378750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7624214640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4160037750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             65061742200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27064951200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         146902641600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         613347989850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         811457308500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1675618885740                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            745.005443                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1338532337750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   75103600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  835500511000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       4498287511                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4498287511                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements          16913103                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4090.975089                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254757361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16917199                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.059075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7906266500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4090.975089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          903                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         3019                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         288591759                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        288591759                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    156955851                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156955851                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97801510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97801510                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254757361                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254757361                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254757361                       # number of overall hits
system.cpu.dcache.overall_hits::total       254757361                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       258539                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        258539                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16658660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16658660                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16917199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16917199                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16917199                       # number of overall misses
system.cpu.dcache.overall_misses::total      16917199                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10959940500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10959940500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1300019889000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1300019889000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1310979829500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1310979829500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1310979829500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1310979829500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001644                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.145541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.145541                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.062270                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062270                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.062270                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062270                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42391.826765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42391.826765                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78038.683123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78038.683123                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77493.906024                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77493.906024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77493.906024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77493.906024                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     16795584                       # number of writebacks
system.cpu.dcache.writebacks::total          16795584                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       258539                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       258539                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16658660                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16658660                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16917199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16917199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16917199                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16917199                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  10701401500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10701401500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1283361229000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1283361229000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1294062630500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1294062630500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1294062630500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1294062630500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001644                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001644                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.145541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.145541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.062270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062270                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.062270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062270                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41391.826765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41391.826765                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77038.683123                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77038.683123                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76493.906024                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76493.906024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76493.906024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76493.906024                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            634874                       # number of replacements
system.cpu.icache.tags.tagsinuse           896.156096                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674717764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            635898                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1061.047155                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1441656785500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   896.156096                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.875152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          539                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5403465194                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5403465194                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    674717764                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674717764                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674717764                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674717764                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674717764                       # number of overall hits
system.cpu.icache.overall_hits::total       674717764                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       635898                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        635898                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       635898                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         635898                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       635898                       # number of overall misses
system.cpu.icache.overall_misses::total        635898                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   8689206000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8689206000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   8689206000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8689206000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   8689206000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8689206000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000942                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000942                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000942                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000942                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000942                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13664.465056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13664.465056                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13664.465056                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13664.465056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13664.465056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13664.465056                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks       634874                       # number of writebacks
system.cpu.icache.writebacks::total            634874                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       635898                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       635898                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       635898                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       635898                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       635898                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       635898                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   8053308000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8053308000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   8053308000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8053308000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   8053308000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8053308000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000942                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000942                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000942                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000942                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12664.465056                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12664.465056                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12664.465056                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12664.465056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12664.465056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12664.465056                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16713218                       # number of replacements
system.l2.tags.tagsinuse                 29743.331928                       # Cycle average of tags in use
system.l2.tags.total_refs                     1668869                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16745327                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.099662                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    24007.277347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        335.343298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5400.711283                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.732644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.164817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.907694                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1058                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30901                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979889                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  68505061                       # Number of tag accesses
system.l2.tags.data_accesses                 68505061                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     16795584                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16795584                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       634874                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           634874                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              69042                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 69042                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          629973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             629973                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         158924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            158924                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                629973                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                227966                       # number of demand (read+write) hits
system.l2.demand_hits::total                   857939                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               629973                       # number of overall hits
system.l2.overall_hits::cpu.data               227966                       # number of overall hits
system.l2.overall_hits::total                  857939                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16589618                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16589618                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5925                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5925                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        99615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           99615                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5925                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16689233                       # number of demand (read+write) misses
system.l2.demand_misses::total               16695158                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5925                       # number of overall misses
system.l2.overall_misses::cpu.data           16689233                       # number of overall misses
system.l2.overall_misses::total              16695158                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1257648298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1257648298000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    484744500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    484744500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8644890500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8644890500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     484744500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1266293188500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1266777933000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    484744500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1266293188500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1266777933000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16795584                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16795584                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       634874                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       634874                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16658660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16658660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       635898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         635898                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       258539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        258539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            635898                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16917199                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17553097                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           635898                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16917199                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17553097                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.995855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995855                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.009318                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009318                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.385300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.385300                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.009318                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.986525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.951123                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.009318                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.986525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.951123                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75809.358480                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75809.358480                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81813.417722                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81813.417722                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86783.019626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86783.019626                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81813.417722                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75874.858269                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75876.965824                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81813.417722                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75874.858269                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75876.965824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             16626832                       # number of writebacks
system.l2.writebacks::total                  16626832                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        22058                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         22058                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16589618                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16589618                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5925                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        99615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        99615                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16689233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16695158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16689233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16695158                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1091752118000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1091752118000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    425494500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    425494500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7648740500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7648740500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    425494500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1099400858500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1099826353000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    425494500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1099400858500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1099826353000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.995855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.009318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.385300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.385300                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.009318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.986525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.951123                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.009318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.986525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.951123                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65809.358480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65809.358480                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71813.417722                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71813.417722                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76783.019626                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76783.019626                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 71813.417722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65874.858269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65876.965824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 71813.417722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65874.858269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65876.965824                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             105540                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16626832                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34832                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16589618                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16589618                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        105540                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50051980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50051980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50051980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1066303680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1066303680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1066303680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          33356822                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33356822    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33356822                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66610529500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54512766000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     35101074                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17547977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          73612                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        73612                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            894437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33422416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       634874                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          203905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16658660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16658660                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        635898                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       258539                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1906670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50747501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              52654171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     40664704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1078809056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1119473760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16713218                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         34266315                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002148                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046299                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34192703     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  73612      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34266315                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26265766000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         635898000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16917199000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
