@line:181   Cycle @3.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00000 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @3.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00000 | new_cnt: 0
@line:1747  Cycle @4.00: [d]	raw: 0x0500006f  | addr: 0x00000 |
@line:1856  Cycle @4.00: [d]	j.jal.1101111    | rd: x00      |               |               |imm: 0x50
@line:181   Cycle @4.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00000 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @4.00: [F1]	on_br: 1         | de_by: 0     | fetch: 0      | addr: 0x00004 | new_cnt: 1
@line:1133  Cycle @5.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @5.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @5.00: [e]	pc: 0x00000000   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @5.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000050 | result: 00000050
@line:1262  Cycle @5.00: [e]	0x00000001       |a.a:00000000  |a.b:00000050   | res: 00000050 |
@line:1401  Cycle @5.00: [e]	condition: 1.a.b | a: 00000050  | b: 00000004   |
@line:181   Cycle @5.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00000 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @5.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00004 | new_cnt: 0
@line:1723  Cycle @5.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:181   Cycle @6.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @6.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00050 | new_cnt: 0
@line:1747  Cycle @7.00: [d]	raw: 0x00000093  | addr: 0x00050 |
@line:2122  Cycle @7.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @7.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @7.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00054 | new_cnt: 1
@line:1723  Cycle @7.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @8.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @8.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @8.00: [e]	pc: 0x00000050   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @8.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @8.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @8.00: [e]	own x01          |
@line:1747  Cycle @8.00: [d]	raw: 0x00000113  | addr: 0x00054 |
@line:2122  Cycle @8.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @8.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @8.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00058 | new_cnt: 1
@line:1723  Cycle @8.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @9.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @9.00: [e]	exe_bypass.reg: x01 | .data: 00000000
@line:1250  Cycle @9.00: [e]	pc: 0x00000054   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @9.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @9.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @9.00: [e]	own x02          |
@line:1747  Cycle @9.00: [d]	raw: 0x00000193  | addr: 0x00058 |
@line:2122  Cycle @9.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @9.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @9.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0005c | new_cnt: 1
@line:1723  Cycle @9.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000002
@line:1133  Cycle @10.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @10.00: [e]	exe_bypass.reg: x02 | .data: 00000000
@line:1250  Cycle @10.00: [e]	pc: 0x00000058   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @10.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @10.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @10.00: [e]	own x03          |
@line:1658  Cycle @10.00: [w]	writeback        | x01          | 0x00000000
@line:1747  Cycle @10.00: [d]	raw: 0x00000213  | addr: 0x0005c |
@line:2122  Cycle @10.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @10.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @10.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00060 | new_cnt: 1
@line:1723  Cycle @10.00: [W1]	ownning: 03      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @11.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @11.00: [e]	exe_bypass.reg: x03 | .data: 00000000
@line:1250  Cycle @11.00: [e]	pc: 0x0000005c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @11.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @11.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @11.00: [e]	own x04          |
@line:1658  Cycle @11.00: [w]	writeback        | x02          | 0x00000000
@line:1747  Cycle @11.00: [d]	raw: 0x00000293  | addr: 0x00060 |
@line:2122  Cycle @11.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @11.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @11.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00064 | new_cnt: 1
@line:1723  Cycle @11.00: [W1]	ownning: 04      | releasing: 02| reg_onwrite[0]: 0000000c
@line:1133  Cycle @12.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @12.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @12.00: [e]	pc: 0x00000060   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @12.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @12.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @12.00: [e]	own x05          |
@line:1658  Cycle @12.00: [w]	writeback        | x03          | 0x00000000
@line:1747  Cycle @12.00: [d]	raw: 0x00000313  | addr: 0x00064 |
@line:2122  Cycle @12.00: [d]	i.addi.0010011   | rd: x06      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @12.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @12.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00068 | new_cnt: 1
@line:1723  Cycle @12.00: [W1]	ownning: 05      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @13.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @13.00: [e]	exe_bypass.reg: x05 | .data: 00000000
@line:1250  Cycle @13.00: [e]	pc: 0x00000064   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @13.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @13.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @13.00: [e]	own x06          |
@line:1658  Cycle @13.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @13.00: [d]	raw: 0x00000393  | addr: 0x00068 |
@line:2122  Cycle @13.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @13.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @13.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0006c | new_cnt: 1
@line:1723  Cycle @13.00: [W1]	ownning: 06      | releasing: 04| reg_onwrite[0]: 00000030
@line:1133  Cycle @14.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @14.00: [e]	exe_bypass.reg: x06 | .data: 00000000
@line:1250  Cycle @14.00: [e]	pc: 0x00000068   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @14.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @14.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @14.00: [e]	own x07          |
@line:1658  Cycle @14.00: [w]	writeback        | x05          | 0x00000000
@line:1747  Cycle @14.00: [d]	raw: 0x00000413  | addr: 0x0006c |
@line:2122  Cycle @14.00: [d]	i.addi.0010011   | rd: x08      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @14.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @14.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00070 | new_cnt: 1
@line:1723  Cycle @14.00: [W1]	ownning: 07      | releasing: 05| reg_onwrite[0]: 00000060
@line:1133  Cycle @15.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @15.00: [e]	exe_bypass.reg: x07 | .data: 00000000
@line:1250  Cycle @15.00: [e]	pc: 0x0000006c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @15.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @15.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @15.00: [e]	own x08          |
@line:1658  Cycle @15.00: [w]	writeback        | x06          | 0x00000000
@line:1747  Cycle @15.00: [d]	raw: 0x00000493  | addr: 0x00070 |
@line:2122  Cycle @15.00: [d]	i.addi.0010011   | rd: x09      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @15.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @15.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00074 | new_cnt: 1
@line:1723  Cycle @15.00: [W1]	ownning: 08      | releasing: 06| reg_onwrite[0]: 000000c0
@line:1133  Cycle @16.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @16.00: [e]	exe_bypass.reg: x08 | .data: 00000000
@line:1250  Cycle @16.00: [e]	pc: 0x00000070   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @16.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @16.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @16.00: [e]	own x09          |
@line:1658  Cycle @16.00: [w]	writeback        | x07          | 0x00000000
@line:1747  Cycle @16.00: [d]	raw: 0x00000513  | addr: 0x00074 |
@line:2122  Cycle @16.00: [d]	i.addi.0010011   | rd: x10      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @16.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @16.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00078 | new_cnt: 1
@line:1723  Cycle @16.00: [W1]	ownning: 09      | releasing: 07| reg_onwrite[0]: 00000180
@line:1133  Cycle @17.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @17.00: [e]	exe_bypass.reg: x09 | .data: 00000000
@line:1250  Cycle @17.00: [e]	pc: 0x00000074   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @17.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @17.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @17.00: [e]	own x10          |
@line:1658  Cycle @17.00: [w]	writeback        | x08          | 0x00000000
@line:1747  Cycle @17.00: [d]	raw: 0x00000593  | addr: 0x00078 |
@line:2122  Cycle @17.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @17.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @17.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0007c | new_cnt: 1
@line:1723  Cycle @17.00: [W1]	ownning: 10      | releasing: 08| reg_onwrite[0]: 00000300
@line:1133  Cycle @18.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @18.00: [e]	exe_bypass.reg: x10 | .data: 00000000
@line:1250  Cycle @18.00: [e]	pc: 0x00000078   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @18.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @18.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @18.00: [e]	own x11          |
@line:1658  Cycle @18.00: [w]	writeback        | x09          | 0x00000000
@line:1747  Cycle @18.00: [d]	raw: 0x00000613  | addr: 0x0007c |
@line:2122  Cycle @18.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @18.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @18.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00080 | new_cnt: 1
@line:1723  Cycle @18.00: [W1]	ownning: 11      | releasing: 09| reg_onwrite[0]: 00000600
@line:1133  Cycle @19.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @19.00: [e]	exe_bypass.reg: x11 | .data: 00000000
@line:1250  Cycle @19.00: [e]	pc: 0x0000007c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @19.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @19.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @19.00: [e]	own x12          |
@line:1658  Cycle @19.00: [w]	writeback        | x10          | 0x00000000
@line:1747  Cycle @19.00: [d]	raw: 0x00000693  | addr: 0x00080 |
@line:2122  Cycle @19.00: [d]	i.addi.0010011   | rd: x13      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @19.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @19.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00084 | new_cnt: 1
@line:1723  Cycle @19.00: [W1]	ownning: 12      | releasing: 10| reg_onwrite[0]: 00000c00
@line:1133  Cycle @20.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @20.00: [e]	exe_bypass.reg: x12 | .data: 00000000
@line:1250  Cycle @20.00: [e]	pc: 0x00000080   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @20.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @20.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @20.00: [e]	own x13          |
@line:1658  Cycle @20.00: [w]	writeback        | x11          | 0x00000000
@line:1747  Cycle @20.00: [d]	raw: 0x00000713  | addr: 0x00084 |
@line:2122  Cycle @20.00: [d]	i.addi.0010011   | rd: x14      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @20.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @20.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00088 | new_cnt: 1
@line:1723  Cycle @20.00: [W1]	ownning: 13      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @21.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @21.00: [e]	exe_bypass.reg: x13 | .data: 00000000
@line:1250  Cycle @21.00: [e]	pc: 0x00000084   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @21.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @21.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @21.00: [e]	own x14          |
@line:1658  Cycle @21.00: [w]	writeback        | x12          | 0x00000000
@line:1747  Cycle @21.00: [d]	raw: 0x00000793  | addr: 0x00088 |
@line:2122  Cycle @21.00: [d]	i.addi.0010011   | rd: x15      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @21.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @21.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0008c | new_cnt: 1
@line:1723  Cycle @21.00: [W1]	ownning: 14      | releasing: 12| reg_onwrite[0]: 00003000
@line:1133  Cycle @22.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @22.00: [e]	exe_bypass.reg: x14 | .data: 00000000
@line:1250  Cycle @22.00: [e]	pc: 0x00000088   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @22.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @22.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @22.00: [e]	own x15          |
@line:1658  Cycle @22.00: [w]	writeback        | x13          | 0x00000000
@line:1747  Cycle @22.00: [d]	raw: 0x00000813  | addr: 0x0008c |
@line:2122  Cycle @22.00: [d]	i.addi.0010011   | rd: x16      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @22.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @22.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00090 | new_cnt: 1
@line:1723  Cycle @22.00: [W1]	ownning: 15      | releasing: 13| reg_onwrite[0]: 00006000
@line:1133  Cycle @23.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @23.00: [e]	exe_bypass.reg: x15 | .data: 00000000
@line:1250  Cycle @23.00: [e]	pc: 0x0000008c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @23.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @23.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @23.00: [e]	own x16          |
@line:1658  Cycle @23.00: [w]	writeback        | x14          | 0x00000000
@line:1747  Cycle @23.00: [d]	raw: 0x00000893  | addr: 0x00090 |
@line:2122  Cycle @23.00: [d]	i.addi.0010011   | rd: x17      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @23.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @23.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00094 | new_cnt: 1
@line:1723  Cycle @23.00: [W1]	ownning: 16      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1133  Cycle @24.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @24.00: [e]	exe_bypass.reg: x16 | .data: 00000000
@line:1250  Cycle @24.00: [e]	pc: 0x00000090   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @24.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @24.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @24.00: [e]	own x17          |
@line:1658  Cycle @24.00: [w]	writeback        | x15          | 0x00000000
@line:1747  Cycle @24.00: [d]	raw: 0x00000913  | addr: 0x00094 |
@line:2122  Cycle @24.00: [d]	i.addi.0010011   | rd: x18      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @24.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @24.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00098 | new_cnt: 1
@line:1723  Cycle @24.00: [W1]	ownning: 17      | releasing: 15| reg_onwrite[0]: 00018000
@line:1133  Cycle @25.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @25.00: [e]	exe_bypass.reg: x17 | .data: 00000000
@line:1250  Cycle @25.00: [e]	pc: 0x00000094   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @25.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @25.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @25.00: [e]	own x18          |
@line:1658  Cycle @25.00: [w]	writeback        | x16          | 0x00000000
@line:1747  Cycle @25.00: [d]	raw: 0x00000993  | addr: 0x00098 |
@line:2122  Cycle @25.00: [d]	i.addi.0010011   | rd: x19      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @25.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @25.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0009c | new_cnt: 1
@line:1723  Cycle @25.00: [W1]	ownning: 18      | releasing: 16| reg_onwrite[0]: 00030000
@line:1133  Cycle @26.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @26.00: [e]	exe_bypass.reg: x18 | .data: 00000000
@line:1250  Cycle @26.00: [e]	pc: 0x00000098   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @26.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @26.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @26.00: [e]	own x19          |
@line:1658  Cycle @26.00: [w]	writeback        | x17          | 0x00000000
@line:1747  Cycle @26.00: [d]	raw: 0x00000a13  | addr: 0x0009c |
@line:2122  Cycle @26.00: [d]	i.addi.0010011   | rd: x20      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @26.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @26.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000a0 | new_cnt: 1
@line:1723  Cycle @26.00: [W1]	ownning: 19      | releasing: 17| reg_onwrite[0]: 00060000
@line:1133  Cycle @27.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @27.00: [e]	exe_bypass.reg: x19 | .data: 00000000
@line:1250  Cycle @27.00: [e]	pc: 0x0000009c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @27.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @27.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @27.00: [e]	own x20          |
@line:1658  Cycle @27.00: [w]	writeback        | x18          | 0x00000000
@line:1747  Cycle @27.00: [d]	raw: 0x00000a93  | addr: 0x000a0 |
@line:2122  Cycle @27.00: [d]	i.addi.0010011   | rd: x21      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @27.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @27.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000a4 | new_cnt: 1
@line:1723  Cycle @27.00: [W1]	ownning: 20      | releasing: 18| reg_onwrite[0]: 000c0000
@line:1133  Cycle @28.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @28.00: [e]	exe_bypass.reg: x20 | .data: 00000000
@line:1250  Cycle @28.00: [e]	pc: 0x000000a0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @28.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @28.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @28.00: [e]	own x21          |
@line:1658  Cycle @28.00: [w]	writeback        | x19          | 0x00000000
@line:1747  Cycle @28.00: [d]	raw: 0x00000b13  | addr: 0x000a4 |
@line:2122  Cycle @28.00: [d]	i.addi.0010011   | rd: x22      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @28.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @28.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000a8 | new_cnt: 1
@line:1723  Cycle @28.00: [W1]	ownning: 21      | releasing: 19| reg_onwrite[0]: 00180000
@line:1133  Cycle @29.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @29.00: [e]	exe_bypass.reg: x21 | .data: 00000000
@line:1250  Cycle @29.00: [e]	pc: 0x000000a4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @29.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @29.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @29.00: [e]	own x22          |
@line:1658  Cycle @29.00: [w]	writeback        | x20          | 0x00000000
@line:1747  Cycle @29.00: [d]	raw: 0x00000b93  | addr: 0x000a8 |
@line:2122  Cycle @29.00: [d]	i.addi.0010011   | rd: x23      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @29.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @29.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000ac | new_cnt: 1
@line:1723  Cycle @29.00: [W1]	ownning: 22      | releasing: 20| reg_onwrite[0]: 00300000
@line:1133  Cycle @30.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @30.00: [e]	exe_bypass.reg: x22 | .data: 00000000
@line:1250  Cycle @30.00: [e]	pc: 0x000000a8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @30.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @30.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @30.00: [e]	own x23          |
@line:1658  Cycle @30.00: [w]	writeback        | x21          | 0x00000000
@line:1747  Cycle @30.00: [d]	raw: 0x00000c13  | addr: 0x000ac |
@line:2122  Cycle @30.00: [d]	i.addi.0010011   | rd: x24      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @30.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @30.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000b0 | new_cnt: 1
@line:1723  Cycle @30.00: [W1]	ownning: 23      | releasing: 21| reg_onwrite[0]: 00600000
@line:1133  Cycle @31.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @31.00: [e]	exe_bypass.reg: x23 | .data: 00000000
@line:1250  Cycle @31.00: [e]	pc: 0x000000ac   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @31.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @31.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @31.00: [e]	own x24          |
@line:1658  Cycle @31.00: [w]	writeback        | x22          | 0x00000000
@line:1747  Cycle @31.00: [d]	raw: 0x00000c93  | addr: 0x000b0 |
@line:2122  Cycle @31.00: [d]	i.addi.0010011   | rd: x25      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @31.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @31.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000b4 | new_cnt: 1
@line:1723  Cycle @31.00: [W1]	ownning: 24      | releasing: 22| reg_onwrite[0]: 00c00000
@line:1133  Cycle @32.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @32.00: [e]	exe_bypass.reg: x24 | .data: 00000000
@line:1250  Cycle @32.00: [e]	pc: 0x000000b0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @32.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @32.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @32.00: [e]	own x25          |
@line:1658  Cycle @32.00: [w]	writeback        | x23          | 0x00000000
@line:1747  Cycle @32.00: [d]	raw: 0x00000d13  | addr: 0x000b4 |
@line:2122  Cycle @32.00: [d]	i.addi.0010011   | rd: x26      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @32.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @32.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000b8 | new_cnt: 1
@line:1723  Cycle @32.00: [W1]	ownning: 25      | releasing: 23| reg_onwrite[0]: 01800000
@line:1133  Cycle @33.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @33.00: [e]	exe_bypass.reg: x25 | .data: 00000000
@line:1250  Cycle @33.00: [e]	pc: 0x000000b4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @33.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @33.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @33.00: [e]	own x26          |
@line:1658  Cycle @33.00: [w]	writeback        | x24          | 0x00000000
@line:1747  Cycle @33.00: [d]	raw: 0x00000d93  | addr: 0x000b8 |
@line:2122  Cycle @33.00: [d]	i.addi.0010011   | rd: x27      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @33.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @33.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000bc | new_cnt: 1
@line:1723  Cycle @33.00: [W1]	ownning: 26      | releasing: 24| reg_onwrite[0]: 03000000
@line:1133  Cycle @34.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @34.00: [e]	exe_bypass.reg: x26 | .data: 00000000
@line:1250  Cycle @34.00: [e]	pc: 0x000000b8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @34.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @34.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @34.00: [e]	own x27          |
@line:1658  Cycle @34.00: [w]	writeback        | x25          | 0x00000000
@line:1747  Cycle @34.00: [d]	raw: 0x00000e13  | addr: 0x000bc |
@line:2122  Cycle @34.00: [d]	i.addi.0010011   | rd: x28      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @34.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @34.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000c0 | new_cnt: 1
@line:1723  Cycle @34.00: [W1]	ownning: 27      | releasing: 25| reg_onwrite[0]: 06000000
@line:1133  Cycle @35.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @35.00: [e]	exe_bypass.reg: x27 | .data: 00000000
@line:1250  Cycle @35.00: [e]	pc: 0x000000bc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @35.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @35.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @35.00: [e]	own x28          |
@line:1658  Cycle @35.00: [w]	writeback        | x26          | 0x00000000
@line:1747  Cycle @35.00: [d]	raw: 0x00000e93  | addr: 0x000c0 |
@line:2122  Cycle @35.00: [d]	i.addi.0010011   | rd: x29      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @35.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @35.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000c4 | new_cnt: 1
@line:1723  Cycle @35.00: [W1]	ownning: 28      | releasing: 26| reg_onwrite[0]: 0c000000
@line:1133  Cycle @36.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @36.00: [e]	exe_bypass.reg: x28 | .data: 00000000
@line:1250  Cycle @36.00: [e]	pc: 0x000000c0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @36.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @36.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @36.00: [e]	own x29          |
@line:1658  Cycle @36.00: [w]	writeback        | x27          | 0x00000000
@line:1747  Cycle @36.00: [d]	raw: 0x00000f13  | addr: 0x000c4 |
@line:2122  Cycle @36.00: [d]	i.addi.0010011   | rd: x30      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @36.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @36.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000c8 | new_cnt: 1
@line:1723  Cycle @36.00: [W1]	ownning: 29      | releasing: 27| reg_onwrite[0]: 18000000
@line:1133  Cycle @37.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @37.00: [e]	exe_bypass.reg: x29 | .data: 00000000
@line:1250  Cycle @37.00: [e]	pc: 0x000000c4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @37.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @37.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @37.00: [e]	own x30          |
@line:1658  Cycle @37.00: [w]	writeback        | x28          | 0x00000000
@line:1747  Cycle @37.00: [d]	raw: 0x00000f93  | addr: 0x000c8 |
@line:2122  Cycle @37.00: [d]	i.addi.0010011   | rd: x31      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @37.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @37.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000cc | new_cnt: 1
@line:1723  Cycle @37.00: [W1]	ownning: 30      | releasing: 28| reg_onwrite[0]: 30000000
@line:1133  Cycle @38.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @38.00: [e]	exe_bypass.reg: x30 | .data: 00000000
@line:1250  Cycle @38.00: [e]	pc: 0x000000c8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @38.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @38.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @38.00: [e]	own x31          |
@line:1658  Cycle @38.00: [w]	writeback        | x29          | 0x00000000
@line:1747  Cycle @38.00: [d]	raw: 0xf1402573  | addr: 0x000cc |
@line:2752  Cycle @38.00: [d]	i.csrrs.1110011  | rd: x10      | rs1: x00      |               |imm: 0xf14
@line:3736  Cycle @38.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x2 csr_addr: 0xf14
@line:181   Cycle @38.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @38.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000d0 | new_cnt: 1
@line:1723  Cycle @38.00: [W1]	ownning: 31      | releasing: 29| reg_onwrite[0]: 60000000
@line:936   Cycle @39.00: [e]	csr_id: 9 | new: 00000000 |
@line:1133  Cycle @39.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @39.00: [e]	exe_bypass.reg: x31 | .data: 00000000
@line:1250  Cycle @39.00: [e]	pc: 0x000000cc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @39.00: [e]	0x00000008       | a: 00000000  | b: 00000000   | imm: ffffff14 | result: 00000000
@line:1262  Cycle @39.00: [e]	0x00000008       |a.a:00000000  |a.b:ffffff14   | res: 00000000 |
@line:1507  Cycle @39.00: [e]	own x10          |
@line:1658  Cycle @39.00: [w]	writeback        | x30          | 0x00000000
@line:1747  Cycle @39.00: [d]	raw: 0x00051063  | addr: 0x000d0 |
@line:2432  Cycle @39.00: [d]	b.bne.1100011    |              | rs1: x10      | rs2: x00      |imm: 0x0
@line:181   Cycle @39.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00050 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @39.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x000d4 | new_cnt: 1
@line:1723  Cycle @39.00: [W1]	ownning: 10      | releasing: 30| reg_onwrite[0]: c0000000
@line:1133  Cycle @40.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @40.00: [e]	exe_bypass.reg: x10 | .data: 00000000
@line:1250  Cycle @40.00: [e]	pc: 0x000000d0   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @40.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 000000d0
@line:1262  Cycle @40.00: [e]	0x00000001       |a.a:000000d0  |a.b:00000000   | res: 000000d0 |
@line:1401  Cycle @40.00: [e]	condition: 0.a.b | a: 000000d0  | b: 000000d4   |
@line:1658  Cycle @40.00: [w]	writeback        | x31          | 0x00000000
@line:181   Cycle @40.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00050 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @40.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x000d4 | new_cnt: 0
@line:1723  Cycle @40.00: [W1]	ownning: 00      | releasing: 31| reg_onwrite[0]: 80000400
@line:1658  Cycle @41.00: [w]	writeback        | x10          | 0x00000000
@line:181   Cycle @41.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @41.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x000d4 | new_cnt: 0
@line:1723  Cycle @41.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1747  Cycle @42.00: [d]	raw: 0x00000297  | addr: 0x000d4 |
@line:2780  Cycle @42.00: [d]	u.auipc.0010111  | rd: x05      |               |               |imm: 0x0
@line:181   Cycle @42.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @42.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x000d8 | new_cnt: 1
@line:1723  Cycle @42.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @43.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @43.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @43.00: [e]	pc: 0x000000d4   |is_offset_br: 0| is_pc_calc: 1|
@line:1257  Cycle @43.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 000000d4
@line:1262  Cycle @43.00: [e]	0x00000001       |a.a:000000d4  |a.b:00000000   | res: 000000d4 |
@line:1507  Cycle @43.00: [e]	own x05          |
@line:1747  Cycle @43.00: [d]	raw: 0x01028293  | addr: 0x000d8 |
@line:2122  Cycle @43.00: [d]	i.addi.0010011   | rd: x05      | rs1: x05      |               |imm: 0x10
@line:181   Cycle @43.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @43.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000dc | new_cnt: 1
@line:1723  Cycle @43.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @44.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @44.00: [e]	exe_bypass.reg: x05 | .data: 000000d4
@line:1250  Cycle @44.00: [e]	pc: 0x000000d8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @44.00: [e]	0x00000001       | a: 000000d4  | b: 00000000   | imm: 00000010 | result: 000000e4
@line:1262  Cycle @44.00: [e]	0x00000001       |a.a:000000d4  |a.b:00000010   | res: 000000e4 |
@line:1507  Cycle @44.00: [e]	own x05          |
@line:1747  Cycle @44.00: [d]	raw: 0x30529073  | addr: 0x000dc |
@line:2813  Cycle @44.00: [d]	i.csrrw.1110011  | rd: x00      | rs1: x05      |               |imm: 0x305
@line:3736  Cycle @44.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x1 csr_addr: 0x305
@line:181   Cycle @44.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @44.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000e0 | new_cnt: 1
@line:1723  Cycle @44.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000020
@line:936   Cycle @45.00: [e]	csr_id: 1 | new: 00000000 |
@line:1133  Cycle @45.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @45.00: [e]	exe_bypass.reg: x05 | .data: 000000e4
@line:1250  Cycle @45.00: [e]	pc: 0x000000dc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @45.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000305 | result: 00000305
@line:1262  Cycle @45.00: [e]	0x00000001       |a.a:00000000  |a.b:00000305   | res: 00000305 |
@line:1658  Cycle @45.00: [w]	writeback        | x05          | 0x000000d4
@line:1747  Cycle @45.00: [d]	raw: 0x74445073  | addr: 0x000e0 |
@line:2846  Cycle @45.00: [d]	i.csrrwi.1110011 | rd: x00      | rs1: x08      |               |imm: 0x744
@line:3736  Cycle @45.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x5 csr_addr: 0x744
@line:181   Cycle @45.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @45.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000e4 | new_cnt: 1
@line:1723  Cycle @45.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000000
@line:936   Cycle @46.00: [e]	csr_id: 15 | new: 00000008 |
@line:1133  Cycle @46.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @46.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @46.00: [e]	pc: 0x000000e0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @46.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000744 | result: 00000744
@line:1262  Cycle @46.00: [e]	0x00000001       |a.a:00000000  |a.b:00000744   | res: 00000744 |
@line:1658  Cycle @46.00: [w]	writeback        | x05          | 0x000000e4
@line:1747  Cycle @46.00: [d]	raw: 0x00000297  | addr: 0x000e4 |
@line:2780  Cycle @46.00: [d]	u.auipc.0010111  | rd: x05      |               |               |imm: 0x0
@line:181   Cycle @46.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @46.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000e8 | new_cnt: 1
@line:1723  Cycle @46.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1133  Cycle @47.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @47.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @47.00: [e]	pc: 0x000000e4   |is_offset_br: 0| is_pc_calc: 1|
@line:1257  Cycle @47.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 000000e4
@line:1262  Cycle @47.00: [e]	0x00000001       |a.a:000000e4  |a.b:00000000   | res: 000000e4 |
@line:1507  Cycle @47.00: [e]	own x05          |
@line:1747  Cycle @47.00: [d]	raw: 0x01028293  | addr: 0x000e8 |
@line:2122  Cycle @47.00: [d]	i.addi.0010011   | rd: x05      | rs1: x05      |               |imm: 0x10
@line:181   Cycle @47.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @47.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000ec | new_cnt: 1
@line:1723  Cycle @47.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @48.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @48.00: [e]	exe_bypass.reg: x05 | .data: 000000e4
@line:1250  Cycle @48.00: [e]	pc: 0x000000e8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @48.00: [e]	0x00000001       | a: 000000e4  | b: 00000000   | imm: 00000010 | result: 000000f4
@line:1262  Cycle @48.00: [e]	0x00000001       |a.a:000000e4  |a.b:00000010   | res: 000000f4 |
@line:1507  Cycle @48.00: [e]	own x05          |
@line:1747  Cycle @48.00: [d]	raw: 0x30529073  | addr: 0x000ec |
@line:2813  Cycle @48.00: [d]	i.csrrw.1110011  | rd: x00      | rs1: x05      |               |imm: 0x305
@line:3736  Cycle @48.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x1 csr_addr: 0x305
@line:181   Cycle @48.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @48.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000f0 | new_cnt: 1
@line:1723  Cycle @48.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000020
@line:936   Cycle @49.00: [e]	csr_id: 1 | new: 000000e4 |
@line:1133  Cycle @49.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @49.00: [e]	exe_bypass.reg: x05 | .data: 000000f4
@line:1250  Cycle @49.00: [e]	pc: 0x000000ec   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @49.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000305 | result: 00000305
@line:1262  Cycle @49.00: [e]	0x00000001       |a.a:00000000  |a.b:00000305   | res: 00000305 |
@line:1658  Cycle @49.00: [w]	writeback        | x05          | 0x000000e4
@line:1747  Cycle @49.00: [d]	raw: 0x18005073  | addr: 0x000f0 |
@line:2846  Cycle @49.00: [d]	i.csrrwi.1110011 | rd: x00      | rs1: x00      |               |imm: 0x180
@line:3736  Cycle @49.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x5 csr_addr: 0x180
@line:181   Cycle @49.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @49.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000f4 | new_cnt: 1
@line:1723  Cycle @49.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000000
@line:936   Cycle @50.00: [e]	csr_id: 10 | new: 00000000 |
@line:1133  Cycle @50.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @50.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @50.00: [e]	pc: 0x000000f0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @50.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000180 | result: 00000180
@line:1262  Cycle @50.00: [e]	0x00000001       |a.a:00000000  |a.b:00000180   | res: 00000180 |
@line:1658  Cycle @50.00: [w]	writeback        | x05          | 0x000000f4
@line:1747  Cycle @50.00: [d]	raw: 0x00000297  | addr: 0x000f4 |
@line:2780  Cycle @50.00: [d]	u.auipc.0010111  | rd: x05      |               |               |imm: 0x0
@line:181   Cycle @50.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @50.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000f8 | new_cnt: 1
@line:1723  Cycle @50.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1133  Cycle @51.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @51.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @51.00: [e]	pc: 0x000000f4   |is_offset_br: 0| is_pc_calc: 1|
@line:1257  Cycle @51.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 000000f4
@line:1262  Cycle @51.00: [e]	0x00000001       |a.a:000000f4  |a.b:00000000   | res: 000000f4 |
@line:1507  Cycle @51.00: [e]	own x05          |
@line:1747  Cycle @51.00: [d]	raw: 0x02028293  | addr: 0x000f8 |
@line:2122  Cycle @51.00: [d]	i.addi.0010011   | rd: x05      | rs1: x05      |               |imm: 0x20
@line:181   Cycle @51.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @51.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x000fc | new_cnt: 1
@line:1723  Cycle @51.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @52.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @52.00: [e]	exe_bypass.reg: x05 | .data: 000000f4
@line:1250  Cycle @52.00: [e]	pc: 0x000000f8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @52.00: [e]	0x00000001       | a: 000000f4  | b: 00000000   | imm: 00000020 | result: 00000114
@line:1262  Cycle @52.00: [e]	0x00000001       |a.a:000000f4  |a.b:00000020   | res: 00000114 |
@line:1507  Cycle @52.00: [e]	own x05          |
@line:1747  Cycle @52.00: [d]	raw: 0x30529073  | addr: 0x000fc |
@line:2813  Cycle @52.00: [d]	i.csrrw.1110011  | rd: x00      | rs1: x05      |               |imm: 0x305
@line:3736  Cycle @52.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x1 csr_addr: 0x305
@line:181   Cycle @52.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @52.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00100 | new_cnt: 1
@line:1723  Cycle @52.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000020
@line:936   Cycle @53.00: [e]	csr_id: 1 | new: 000000f4 |
@line:1133  Cycle @53.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @53.00: [e]	exe_bypass.reg: x05 | .data: 00000114
@line:1250  Cycle @53.00: [e]	pc: 0x000000fc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @53.00: [e]	0x00000001       | a: 00000000  | b: 000000e4   | imm: 00000305 | result: 00000305
@line:1262  Cycle @53.00: [e]	0x00000001       |a.a:00000000  |a.b:00000305   | res: 00000305 |
@line:1658  Cycle @53.00: [w]	writeback        | x05          | 0x000000f4
@line:1747  Cycle @53.00: [d]	raw: 0x800002b7  | addr: 0x00100 |
@line:1892  Cycle @53.00: [d]	u.lui.0110111    | rd: x05      |               |               |imm: 0x80000
@line:181   Cycle @53.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @53.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00104 | new_cnt: 1
@line:1723  Cycle @53.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000000
@line:594   Cycle @54.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rd_valid: 0 | (~(on_write >> rd))[0:0]: 0 |
@line:1133  Cycle @54.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @54.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @54.00: [e]	pc: 0x00000100   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @54.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 80000000 | result: 80000000
@line:1262  Cycle @54.00: [e]	0x00000001       |a.a:00000000  |a.b:80000000   | res: 80000000 |
@line:1507  Cycle @54.00: [e]	own x05          |
@line:1658  Cycle @54.00: [w]	writeback        | x05          | 0x00000114
@line:1747  Cycle @54.00: [d]	raw: 0xfff28293  | addr: 0x00104 |
@line:2122  Cycle @54.00: [d]	i.addi.0010011   | rd: x05      | rs1: x05      |               |imm: 0xfff
@line:181   Cycle @54.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @54.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00108 | new_cnt: 1
@line:1723  Cycle @54.00: [W1]	ownning: 05      | releasing: 05| reg_onwrite[0]: 00000020
@line:1133  Cycle @55.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @55.00: [e]	exe_bypass.reg: x05 | .data: 80000000
@line:1250  Cycle @55.00: [e]	pc: 0x00000104   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @55.00: [e]	0x00000001       | a: 80000000  | b: 00000000   | imm: ffffffff | result: 7fffffff
@line:1262  Cycle @55.00: [e]	0x00000001       |a.a:80000000  |a.b:ffffffff   | res: 7fffffff |
@line:1507  Cycle @55.00: [e]	own x05          |
@line:1747  Cycle @55.00: [d]	raw: 0x3b029073  | addr: 0x00108 |
@line:2813  Cycle @55.00: [d]	i.csrrw.1110011  | rd: x00      | rs1: x05      |               |imm: 0x3b0
@line:3736  Cycle @55.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x1 csr_addr: 0x3b0
@line:181   Cycle @55.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @55.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0010c | new_cnt: 1
@line:1723  Cycle @55.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000020
@line:936   Cycle @56.00: [e]	csr_id: 11 | new: 00000114 |
@line:1133  Cycle @56.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @56.00: [e]	exe_bypass.reg: x05 | .data: 7fffffff
@line:1250  Cycle @56.00: [e]	pc: 0x00000108   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @56.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 000003b0 | result: 000003b0
@line:1262  Cycle @56.00: [e]	0x00000001       |a.a:00000000  |a.b:000003b0   | res: 000003b0 |
@line:1658  Cycle @56.00: [w]	writeback        | x05          | 0x80000000
@line:1747  Cycle @56.00: [d]	raw: 0x01f00293  | addr: 0x0010c |
@line:2122  Cycle @56.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @56.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @56.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00110 | new_cnt: 1
@line:1723  Cycle @56.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000000
@line:594   Cycle @57.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rd_valid: 0 | (~(on_write >> rd))[0:0]: 0 |
@line:1133  Cycle @57.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @57.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @57.00: [e]	pc: 0x0000010c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @57.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @57.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @57.00: [e]	own x05          |
@line:1658  Cycle @57.00: [w]	writeback        | x05          | 0x7fffffff
@line:1747  Cycle @57.00: [d]	raw: 0x3a029073  | addr: 0x00110 |
@line:2813  Cycle @57.00: [d]	i.csrrw.1110011  | rd: x00      | rs1: x05      |               |imm: 0x3a0
@line:3736  Cycle @57.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x1 csr_addr: 0x3a0
@line:181   Cycle @57.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @57.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00114 | new_cnt: 1
@line:1723  Cycle @57.00: [W1]	ownning: 05      | releasing: 05| reg_onwrite[0]: 00000020
@line:936   Cycle @58.00: [e]	csr_id: 12 | new: 7fffffff |
@line:1133  Cycle @58.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @58.00: [e]	exe_bypass.reg: x05 | .data: 0000001f
@line:1250  Cycle @58.00: [e]	pc: 0x00000110   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @58.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 000003a0 | result: 000003a0
@line:1262  Cycle @58.00: [e]	0x00000001       |a.a:00000000  |a.b:000003a0   | res: 000003a0 |
@line:1747  Cycle @58.00: [d]	raw: 0x30405073  | addr: 0x00114 |
@line:2846  Cycle @58.00: [d]	i.csrrwi.1110011 | rd: x00      | rs1: x00      |               |imm: 0x304
@line:3736  Cycle @58.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x5 csr_addr: 0x304
@line:181   Cycle @58.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @58.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00118 | new_cnt: 1
@line:1723  Cycle @58.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000020
@line:936   Cycle @59.00: [e]	csr_id: 4 | new: 00000000 |
@line:1133  Cycle @59.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @59.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @59.00: [e]	pc: 0x00000114   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @59.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000304 | result: 00000304
@line:1262  Cycle @59.00: [e]	0x00000001       |a.a:00000000  |a.b:00000304   | res: 00000304 |
@line:1658  Cycle @59.00: [w]	writeback        | x05          | 0x0000001f
@line:1747  Cycle @59.00: [d]	raw: 0x00000297  | addr: 0x00118 |
@line:2780  Cycle @59.00: [d]	u.auipc.0010111  | rd: x05      |               |               |imm: 0x0
@line:181   Cycle @59.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @59.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0011c | new_cnt: 1
@line:1723  Cycle @59.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1133  Cycle @60.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @60.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @60.00: [e]	pc: 0x00000118   |is_offset_br: 0| is_pc_calc: 1|
@line:1257  Cycle @60.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000118
@line:1262  Cycle @60.00: [e]	0x00000001       |a.a:00000118  |a.b:00000000   | res: 00000118 |
@line:1507  Cycle @60.00: [e]	own x05          |
@line:1747  Cycle @60.00: [d]	raw: 0x01428293  | addr: 0x0011c |
@line:2122  Cycle @60.00: [d]	i.addi.0010011   | rd: x05      | rs1: x05      |               |imm: 0x14
@line:181   Cycle @60.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @60.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00120 | new_cnt: 1
@line:1723  Cycle @60.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @61.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @61.00: [e]	exe_bypass.reg: x05 | .data: 00000118
@line:1250  Cycle @61.00: [e]	pc: 0x0000011c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @61.00: [e]	0x00000001       | a: 00000118  | b: 00000000   | imm: 00000014 | result: 0000012c
@line:1262  Cycle @61.00: [e]	0x00000001       |a.a:00000118  |a.b:00000014   | res: 0000012c |
@line:1507  Cycle @61.00: [e]	own x05          |
@line:1747  Cycle @61.00: [d]	raw: 0x30529073  | addr: 0x00120 |
@line:2813  Cycle @61.00: [d]	i.csrrw.1110011  | rd: x00      | rs1: x05      |               |imm: 0x305
@line:3736  Cycle @61.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x1 csr_addr: 0x305
@line:181   Cycle @61.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @61.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00124 | new_cnt: 1
@line:1723  Cycle @61.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000020
@line:936   Cycle @62.00: [e]	csr_id: 1 | new: 0000001f |
@line:1133  Cycle @62.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @62.00: [e]	exe_bypass.reg: x05 | .data: 0000012c
@line:1250  Cycle @62.00: [e]	pc: 0x00000120   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @62.00: [e]	0x00000001       | a: 00000000  | b: 000000f4   | imm: 00000305 | result: 00000305
@line:1262  Cycle @62.00: [e]	0x00000001       |a.a:00000000  |a.b:00000305   | res: 00000305 |
@line:1658  Cycle @62.00: [w]	writeback        | x05          | 0x00000118
@line:1747  Cycle @62.00: [d]	raw: 0x30205073  | addr: 0x00124 |
@line:2846  Cycle @62.00: [d]	i.csrrwi.1110011 | rd: x00      | rs1: x00      |               |imm: 0x302
@line:3736  Cycle @62.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x5 csr_addr: 0x302
@line:181   Cycle @62.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @62.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00128 | new_cnt: 1
@line:1723  Cycle @62.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000000
@line:936   Cycle @63.00: [e]	csr_id: 13 | new: 00000000 |
@line:1133  Cycle @63.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @63.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @63.00: [e]	pc: 0x00000124   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @63.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000302 | result: 00000302
@line:1262  Cycle @63.00: [e]	0x00000001       |a.a:00000000  |a.b:00000302   | res: 00000302 |
@line:1658  Cycle @63.00: [w]	writeback        | x05          | 0x0000012c
@line:1747  Cycle @63.00: [d]	raw: 0x30305073  | addr: 0x00128 |
@line:2846  Cycle @63.00: [d]	i.csrrwi.1110011 | rd: x00      | rs1: x00      |               |imm: 0x303
@line:3736  Cycle @63.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x5 csr_addr: 0x303
@line:181   Cycle @63.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @63.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0012c | new_cnt: 1
@line:1723  Cycle @63.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:936   Cycle @64.00: [e]	csr_id: 14 | new: 00000000 |
@line:1133  Cycle @64.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @64.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @64.00: [e]	pc: 0x00000128   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @64.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000303 | result: 00000303
@line:1262  Cycle @64.00: [e]	0x00000001       |a.a:00000000  |a.b:00000303   | res: 00000303 |
@line:1747  Cycle @64.00: [d]	raw: 0x00000193  | addr: 0x0012c |
@line:2122  Cycle @64.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @64.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @64.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00130 | new_cnt: 1
@line:1723  Cycle @64.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @65.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @65.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @65.00: [e]	pc: 0x0000012c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @65.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @65.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @65.00: [e]	own x03          |
@line:1747  Cycle @65.00: [d]	raw: 0x00000297  | addr: 0x00130 |
@line:2780  Cycle @65.00: [d]	u.auipc.0010111  | rd: x05      |               |               |imm: 0x0
@line:181   Cycle @65.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @65.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00134 | new_cnt: 1
@line:1723  Cycle @65.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @66.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @66.00: [e]	exe_bypass.reg: x03 | .data: 00000000
@line:1250  Cycle @66.00: [e]	pc: 0x00000130   |is_offset_br: 0| is_pc_calc: 1|
@line:1257  Cycle @66.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000130
@line:1262  Cycle @66.00: [e]	0x00000001       |a.a:00000130  |a.b:00000000   | res: 00000130 |
@line:1507  Cycle @66.00: [e]	own x05          |
@line:1747  Cycle @66.00: [d]	raw: 0xed428293  | addr: 0x00134 |
@line:2122  Cycle @66.00: [d]	i.addi.0010011   | rd: x05      | rs1: x05      |               |imm: 0xed4
@line:181   Cycle @66.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @66.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00138 | new_cnt: 1
@line:1723  Cycle @66.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @67.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @67.00: [e]	exe_bypass.reg: x05 | .data: 00000130
@line:1250  Cycle @67.00: [e]	pc: 0x00000134   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @67.00: [e]	0x00000001       | a: 00000130  | b: 00000000   | imm: fffffed4 | result: 00000004
@line:1262  Cycle @67.00: [e]	0x00000001       |a.a:00000130  |a.b:fffffed4   | res: 00000004 |
@line:1507  Cycle @67.00: [e]	own x05          |
@line:1658  Cycle @67.00: [w]	writeback        | x03          | 0x00000000
@line:1747  Cycle @67.00: [d]	raw: 0x30529073  | addr: 0x00138 |
@line:2813  Cycle @67.00: [d]	i.csrrw.1110011  | rd: x00      | rs1: x05      |               |imm: 0x305
@line:3736  Cycle @67.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x1 csr_addr: 0x305
@line:181   Cycle @67.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @67.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0013c | new_cnt: 1
@line:1723  Cycle @67.00: [W1]	ownning: 05      | releasing: 03| reg_onwrite[0]: 00000028
@line:936   Cycle @68.00: [e]	csr_id: 1 | new: 0000012c |
@line:1133  Cycle @68.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @68.00: [e]	exe_bypass.reg: x05 | .data: 00000004
@line:1250  Cycle @68.00: [e]	pc: 0x00000138   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @68.00: [e]	0x00000001       | a: 00000000  | b: 0000001f   | imm: 00000305 | result: 00000305
@line:1262  Cycle @68.00: [e]	0x00000001       |a.a:00000000  |a.b:00000305   | res: 00000305 |
@line:1658  Cycle @68.00: [w]	writeback        | x05          | 0x00000130
@line:1747  Cycle @68.00: [d]	raw: 0x00100513  | addr: 0x0013c |
@line:2122  Cycle @68.00: [d]	i.addi.0010011   | rd: x10      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @68.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @68.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00140 | new_cnt: 1
@line:1723  Cycle @68.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000000
@line:1133  Cycle @69.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @69.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @69.00: [e]	pc: 0x0000013c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @69.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @69.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @69.00: [e]	own x10          |
@line:1658  Cycle @69.00: [w]	writeback        | x05          | 0x00000004
@line:1747  Cycle @69.00: [d]	raw: 0x01f51513  | addr: 0x00140 |
@line:2895  Cycle @69.00: [d]	i.slli.0010011   | rd: x10      | rs1: x10      |               |imm: 0x1f
@line:181   Cycle @69.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @69.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00144 | new_cnt: 1
@line:1723  Cycle @69.00: [W1]	ownning: 10      | releasing: 05| reg_onwrite[0]: 00000020
@line:1133  Cycle @70.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @70.00: [e]	exe_bypass.reg: x10 | .data: 00000001
@line:1250  Cycle @70.00: [e]	pc: 0x00000140   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @70.00: [e]	0x00000020       | a: 00000001  | b: 00000000   | imm: 0000001f | result: 80000000
@line:1262  Cycle @70.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @70.00: [e]	own x10          |
@line:1747  Cycle @70.00: [d]	raw: 0x00054c63  | addr: 0x00144 |
@line:2502  Cycle @70.00: [d]	b.blt.1100011    |              | rs1: x10      | rs2: x00      |imm: 0x18
@line:181   Cycle @70.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x000d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @70.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00148 | new_cnt: 1
@line:1723  Cycle @70.00: [W1]	ownning: 10      | releasing: 00| reg_onwrite[0]: 00000400
@line:1133  Cycle @71.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @71.00: [e]	exe_bypass.reg: x10 | .data: 80000000
@line:1250  Cycle @71.00: [e]	pc: 0x00000144   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @71.00: [e]	0x00000001       | a: 80000000  | b: 00000000   | imm: 00000018 | result: 0000015c
@line:1262  Cycle @71.00: [e]	0x00000001       |a.a:00000144  |a.b:00000018   | res: 0000015c |
@line:1401  Cycle @71.00: [e]	condition: 1.a.b | a: 0000015c  | b: 00000148   |
@line:1658  Cycle @71.00: [w]	writeback        | x10          | 0x00000001
@line:181   Cycle @71.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x000d4 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @71.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00148 | new_cnt: 0
@line:1723  Cycle @71.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000000
@line:1658  Cycle @72.00: [w]	writeback        | x10          | 0x80000000
@line:181   Cycle @72.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x0015c | ongoing: 0 | jump_flag: 1
@line:205   Cycle @72.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0015c | new_cnt: 0
@line:1723  Cycle @72.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1747  Cycle @73.00: [d]	raw: 0x00000293  | addr: 0x0015c |
@line:2122  Cycle @73.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @73.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0015c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @73.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00160 | new_cnt: 1
@line:1723  Cycle @73.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @74.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @74.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @74.00: [e]	pc: 0x0000015c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @74.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @74.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @74.00: [e]	own x05          |
@line:1747  Cycle @74.00: [d]	raw: 0x00028a63  | addr: 0x00160 |
@line:2362  Cycle @74.00: [d]	b.beq.1100011    |              | rs1: x05      | rs2: x00      |imm: 0x14
@line:181   Cycle @74.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0015c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @74.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00164 | new_cnt: 1
@line:1723  Cycle @74.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @75.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @75.00: [e]	exe_bypass.reg: x05 | .data: 00000000
@line:1250  Cycle @75.00: [e]	pc: 0x00000160   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @75.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000014 | result: 00000174
@line:1262  Cycle @75.00: [e]	0x00000001       |a.a:00000160  |a.b:00000014   | res: 00000174 |
@line:1401  Cycle @75.00: [e]	condition: 1.a.b | a: 00000174  | b: 00000164   |
@line:181   Cycle @75.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0015c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @75.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00164 | new_cnt: 0
@line:1723  Cycle @75.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000020
@line:1658  Cycle @76.00: [w]	writeback        | x05          | 0x00000000
@line:181   Cycle @76.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x00174 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @76.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00174 | new_cnt: 0
@line:1723  Cycle @76.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @77.00: [d]	raw: 0x30005073  | addr: 0x00174 |
@line:2846  Cycle @77.00: [d]	i.csrrwi.1110011 | rd: x00      | rs1: x00      |               |imm: 0x300
@line:3736  Cycle @77.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x5 csr_addr: 0x300
@line:181   Cycle @77.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00174 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @77.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00178 | new_cnt: 1
@line:1723  Cycle @77.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:936   Cycle @78.00: [e]	csr_id: 8 | new: 00000000 |
@line:1133  Cycle @78.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @78.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @78.00: [e]	pc: 0x00000174   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @78.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000300 | result: 00000300
@line:1262  Cycle @78.00: [e]	0x00000001       |a.a:00000000  |a.b:00000300   | res: 00000300 |
@line:1747  Cycle @78.00: [d]	raw: 0x00000297  | addr: 0x00178 |
@line:2780  Cycle @78.00: [d]	u.auipc.0010111  | rd: x05      |               |               |imm: 0x0
@line:181   Cycle @78.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00174 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @78.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0017c | new_cnt: 1
@line:1723  Cycle @78.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @79.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @79.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @79.00: [e]	pc: 0x00000178   |is_offset_br: 0| is_pc_calc: 1|
@line:1257  Cycle @79.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000178
@line:1262  Cycle @79.00: [e]	0x00000001       |a.a:00000178  |a.b:00000000   | res: 00000178 |
@line:1507  Cycle @79.00: [e]	own x05          |
@line:1747  Cycle @79.00: [d]	raw: 0x01428293  | addr: 0x0017c |
@line:2122  Cycle @79.00: [d]	i.addi.0010011   | rd: x05      | rs1: x05      |               |imm: 0x14
@line:181   Cycle @79.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00174 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @79.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00180 | new_cnt: 1
@line:1723  Cycle @79.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @80.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @80.00: [e]	exe_bypass.reg: x05 | .data: 00000178
@line:1250  Cycle @80.00: [e]	pc: 0x0000017c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @80.00: [e]	0x00000001       | a: 00000178  | b: 00000000   | imm: 00000014 | result: 0000018c
@line:1262  Cycle @80.00: [e]	0x00000001       |a.a:00000178  |a.b:00000014   | res: 0000018c |
@line:1507  Cycle @80.00: [e]	own x05          |
@line:1747  Cycle @80.00: [d]	raw: 0x34129073  | addr: 0x00180 |
@line:2813  Cycle @80.00: [d]	i.csrrw.1110011  | rd: x00      | rs1: x05      |               |imm: 0x341
@line:3736  Cycle @80.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x1 csr_addr: 0x341
@line:181   Cycle @80.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00174 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @80.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00184 | new_cnt: 1
@line:1723  Cycle @80.00: [W1]	ownning: 05      | releasing: 00| reg_onwrite[0]: 00000020
@line:936   Cycle @81.00: [e]	csr_id: 2 | new: 00000000 |
@line:1133  Cycle @81.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @81.00: [e]	exe_bypass.reg: x05 | .data: 0000018c
@line:1250  Cycle @81.00: [e]	pc: 0x00000180   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @81.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000341 | result: 00000341
@line:1262  Cycle @81.00: [e]	0x00000001       |a.a:00000000  |a.b:00000341   | res: 00000341 |
@line:1658  Cycle @81.00: [w]	writeback        | x05          | 0x00000178
@line:1747  Cycle @81.00: [d]	raw: 0xf1402573  | addr: 0x00184 |
@line:2752  Cycle @81.00: [d]	i.csrrs.1110011  | rd: x10      | rs1: x00      |               |imm: 0xf14
@line:3736  Cycle @81.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x2 csr_addr: 0xf14
@line:181   Cycle @81.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00174 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @81.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00188 | new_cnt: 1
@line:1723  Cycle @81.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000000
@line:936   Cycle @82.00: [e]	csr_id: 9 | new: 00000000 |
@line:1133  Cycle @82.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @82.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @82.00: [e]	pc: 0x00000184   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @82.00: [e]	0x00000008       | a: 00000000  | b: 00000000   | imm: ffffff14 | result: 00000000
@line:1262  Cycle @82.00: [e]	0x00000008       |a.a:00000000  |a.b:ffffff14   | res: 00000000 |
@line:1507  Cycle @82.00: [e]	own x10          |
@line:1658  Cycle @82.00: [w]	writeback        | x05          | 0x0000018c
@line:1747  Cycle @82.00: [d]	raw: 0x30200073  | addr: 0x00188 |
@line:3197  Cycle @82.00: [d]	r.mret.1110011   | rd: x00      | rs1: x00      | rs2: x02      
@line:3736  Cycle @82.00: [d]	CSR instruction: opcode = 0x73 funct3: 0x0 csr_addr: 0x302
@line:181   Cycle @82.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00174 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @82.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0018c | new_cnt: 1
@line:1723  Cycle @82.00: [W1]	ownning: 10      | releasing: 05| reg_onwrite[0]: 00000020
@line:936   Cycle @83.00: [e]	csr_id: 2 | new: 00000000 |
@line:1133  Cycle @83.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @83.00: [e]	exe_bypass.reg: x10 | .data: 00000000
@line:1250  Cycle @83.00: [e]	pc: 0x00000188   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @83.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @83.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1401  Cycle @83.00: [e]	condition: 0.a.b | a: 00000000  | b: 0000018c   |
@line:181   Cycle @83.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00174 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @83.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0018c | new_cnt: 0
@line:1723  Cycle @83.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000400
@line:1658  Cycle @84.00: [w]	writeback        | x10          | 0x00000000
@line:181   Cycle @84.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0018c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @84.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0018c | new_cnt: 0
@line:1723  Cycle @84.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1747  Cycle @85.00: [d]	raw: 0x00200193  | addr: 0x0018c |
@line:2122  Cycle @85.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @85.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0018c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @85.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00190 | new_cnt: 1
@line:1723  Cycle @85.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @86.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @86.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @86.00: [e]	pc: 0x0000018c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @86.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @86.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @86.00: [e]	own x03          |
@line:1747  Cycle @86.00: [d]	raw: 0x00100593  | addr: 0x00190 |
@line:2122  Cycle @86.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @86.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0018c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @86.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00194 | new_cnt: 1
@line:1723  Cycle @86.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @87.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @87.00: [e]	exe_bypass.reg: x03 | .data: 00000002
@line:1250  Cycle @87.00: [e]	pc: 0x00000190   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @87.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @87.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @87.00: [e]	own x11          |
@line:1747  Cycle @87.00: [d]	raw: 0x00000613  | addr: 0x00194 |
@line:2122  Cycle @87.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @87.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0018c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @87.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00198 | new_cnt: 1
@line:1723  Cycle @87.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @88.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @88.00: [e]	exe_bypass.reg: x11 | .data: 00000001
@line:1250  Cycle @88.00: [e]	pc: 0x00000194   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @88.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @88.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @88.00: [e]	own x12          |
@line:1658  Cycle @88.00: [w]	writeback        | x03          | 0x00000002
@line:1747  Cycle @88.00: [d]	raw: 0x00c59733  | addr: 0x00198 |
@line:2937  Cycle @88.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @88.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0018c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @88.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0019c | new_cnt: 1
@line:1723  Cycle @88.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @89.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @89.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @89.00: [e]	exe_bypass.reg: x12 | .data: 00000000
@line:1250  Cycle @89.00: [e]	pc: 0x00000198   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @89.00: [e]	0x00000020       | a: 00000001  | b: 00000000   | imm: 00000000 | result: 00000001
@line:1262  Cycle @89.00: [e]	0x00000020       |a.a:00000001  |a.b:00000000   | res: 00000001 |
@line:1507  Cycle @89.00: [e]	own x14          |
@line:1658  Cycle @89.00: [w]	writeback        | x11          | 0x00000001
@line:1747  Cycle @89.00: [d]	raw: 0x00100393  | addr: 0x0019c |
@line:2122  Cycle @89.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @89.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0018c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @89.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001a0 | new_cnt: 1
@line:1723  Cycle @89.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @90.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @90.00: [e]	exe_bypass.reg: x14 | .data: 00000001
@line:1250  Cycle @90.00: [e]	pc: 0x0000019c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @90.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @90.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @90.00: [e]	own x07          |
@line:1658  Cycle @90.00: [w]	writeback        | x12          | 0x00000000
@line:1747  Cycle @90.00: [d]	raw: 0x52771e63  | addr: 0x001a0 |
@line:2432  Cycle @90.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x53c
@line:181   Cycle @90.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0018c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @90.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x001a4 | new_cnt: 1
@line:1723  Cycle @90.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @91.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @91.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @91.00: [e]	exe_bypass.reg: x07 | .data: 00000001
@line:1250  Cycle @91.00: [e]	pc: 0x000001a0   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @91.00: [e]	0x00000001       | a: 00000001  | b: 00000001   | imm: 0000053c | result: 000006dc
@line:1262  Cycle @91.00: [e]	0x00000001       |a.a:000001a0  |a.b:0000053c   | res: 000006dc |
@line:1401  Cycle @91.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000001a4   |
@line:1658  Cycle @91.00: [w]	writeback        | x14          | 0x00000001
@line:181   Cycle @91.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0018c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @91.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x001a4 | new_cnt: 0
@line:1723  Cycle @91.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @92.00: [w]	writeback        | x07          | 0x00000001
@line:181   Cycle @92.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001a4 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @92.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x001a4 | new_cnt: 0
@line:1723  Cycle @92.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @93.00: [d]	raw: 0x00300193  | addr: 0x001a4 |
@line:2122  Cycle @93.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x3
@line:181   Cycle @93.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001a4 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @93.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x001a8 | new_cnt: 1
@line:1723  Cycle @93.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @94.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @94.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @94.00: [e]	pc: 0x000001a4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @94.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000003 | result: 00000003
@line:1262  Cycle @94.00: [e]	0x00000001       |a.a:00000000  |a.b:00000003   | res: 00000003 |
@line:1507  Cycle @94.00: [e]	own x03          |
@line:1747  Cycle @94.00: [d]	raw: 0x00100593  | addr: 0x001a8 |
@line:2122  Cycle @94.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @94.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @94.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001ac | new_cnt: 1
@line:1723  Cycle @94.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @95.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @95.00: [e]	exe_bypass.reg: x03 | .data: 00000003
@line:1250  Cycle @95.00: [e]	pc: 0x000001a8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @95.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @95.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @95.00: [e]	own x11          |
@line:1747  Cycle @95.00: [d]	raw: 0x00100613  | addr: 0x001ac |
@line:2122  Cycle @95.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @95.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @95.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001b0 | new_cnt: 1
@line:1723  Cycle @95.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @96.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @96.00: [e]	exe_bypass.reg: x11 | .data: 00000001
@line:1250  Cycle @96.00: [e]	pc: 0x000001ac   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @96.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @96.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @96.00: [e]	own x12          |
@line:1658  Cycle @96.00: [w]	writeback        | x03          | 0x00000003
@line:1747  Cycle @96.00: [d]	raw: 0x00c59733  | addr: 0x001b0 |
@line:2937  Cycle @96.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @96.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @96.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001b4 | new_cnt: 1
@line:1723  Cycle @96.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @97.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @97.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @97.00: [e]	exe_bypass.reg: x12 | .data: 00000001
@line:1250  Cycle @97.00: [e]	pc: 0x000001b0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @97.00: [e]	0x00000020       | a: 00000001  | b: 00000001   | imm: 00000000 | result: 00000002
@line:1262  Cycle @97.00: [e]	0x00000020       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @97.00: [e]	own x14          |
@line:1658  Cycle @97.00: [w]	writeback        | x11          | 0x00000001
@line:1747  Cycle @97.00: [d]	raw: 0x00200393  | addr: 0x001b4 |
@line:2122  Cycle @97.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @97.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @97.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001b8 | new_cnt: 1
@line:1723  Cycle @97.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @98.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @98.00: [e]	exe_bypass.reg: x14 | .data: 00000002
@line:1250  Cycle @98.00: [e]	pc: 0x000001b4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @98.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @98.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @98.00: [e]	own x07          |
@line:1658  Cycle @98.00: [w]	writeback        | x12          | 0x00000001
@line:1747  Cycle @98.00: [d]	raw: 0x52771263  | addr: 0x001b8 |
@line:2432  Cycle @98.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x524
@line:181   Cycle @98.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x001a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @98.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x001bc | new_cnt: 1
@line:1723  Cycle @98.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @99.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @99.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @99.00: [e]	exe_bypass.reg: x07 | .data: 00000002
@line:1250  Cycle @99.00: [e]	pc: 0x000001b8   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @99.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: 00000524 | result: 000006dc
@line:1262  Cycle @99.00: [e]	0x00000001       |a.a:000001b8  |a.b:00000524   | res: 000006dc |
@line:1401  Cycle @99.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000001bc   |
@line:1658  Cycle @99.00: [w]	writeback        | x14          | 0x00000002
@line:181   Cycle @99.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x001a4 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @99.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x001bc | new_cnt: 0
@line:1723  Cycle @99.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @100.00: [w]	writeback        | x07          | 0x00000002
@line:181   Cycle @100.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001bc | ongoing: 0 | jump_flag: 0
@line:205   Cycle @100.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x001bc | new_cnt: 0
@line:1723  Cycle @100.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @101.00: [d]	raw: 0x00400193  | addr: 0x001bc |
@line:2122  Cycle @101.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x4
@line:181   Cycle @101.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001bc | ongoing: 1 | jump_flag: 0
@line:205   Cycle @101.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x001c0 | new_cnt: 1
@line:1723  Cycle @101.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @102.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @102.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @102.00: [e]	pc: 0x000001bc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @102.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000004 | result: 00000004
@line:1262  Cycle @102.00: [e]	0x00000001       |a.a:00000000  |a.b:00000004   | res: 00000004 |
@line:1507  Cycle @102.00: [e]	own x03          |
@line:1747  Cycle @102.00: [d]	raw: 0x00100593  | addr: 0x001c0 |
@line:2122  Cycle @102.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @102.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @102.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001c4 | new_cnt: 1
@line:1723  Cycle @102.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @103.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @103.00: [e]	exe_bypass.reg: x03 | .data: 00000004
@line:1250  Cycle @103.00: [e]	pc: 0x000001c0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @103.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @103.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @103.00: [e]	own x11          |
@line:1747  Cycle @103.00: [d]	raw: 0x00700613  | addr: 0x001c4 |
@line:2122  Cycle @103.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @103.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @103.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001c8 | new_cnt: 1
@line:1723  Cycle @103.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @104.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @104.00: [e]	exe_bypass.reg: x11 | .data: 00000001
@line:1250  Cycle @104.00: [e]	pc: 0x000001c4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @104.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @104.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @104.00: [e]	own x12          |
@line:1658  Cycle @104.00: [w]	writeback        | x03          | 0x00000004
@line:1747  Cycle @104.00: [d]	raw: 0x00c59733  | addr: 0x001c8 |
@line:2937  Cycle @104.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @104.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @104.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001cc | new_cnt: 1
@line:1723  Cycle @104.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @105.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @105.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @105.00: [e]	exe_bypass.reg: x12 | .data: 00000007
@line:1250  Cycle @105.00: [e]	pc: 0x000001c8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @105.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @105.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @105.00: [e]	own x14          |
@line:1658  Cycle @105.00: [w]	writeback        | x11          | 0x00000001
@line:1747  Cycle @105.00: [d]	raw: 0x08000393  | addr: 0x001cc |
@line:2122  Cycle @105.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x80
@line:181   Cycle @105.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @105.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001d0 | new_cnt: 1
@line:1723  Cycle @105.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @106.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @106.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @106.00: [e]	pc: 0x000001cc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @106.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000080 | result: 00000080
@line:1262  Cycle @106.00: [e]	0x00000001       |a.a:00000000  |a.b:00000080   | res: 00000080 |
@line:1507  Cycle @106.00: [e]	own x07          |
@line:1658  Cycle @106.00: [w]	writeback        | x12          | 0x00000007
@line:1747  Cycle @106.00: [d]	raw: 0x50771663  | addr: 0x001d0 |
@line:2432  Cycle @106.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x50c
@line:181   Cycle @106.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x001bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @106.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x001d4 | new_cnt: 1
@line:1723  Cycle @106.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @107.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @107.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @107.00: [e]	exe_bypass.reg: x07 | .data: 00000080
@line:1250  Cycle @107.00: [e]	pc: 0x000001d0   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @107.00: [e]	0x00000001       | a: 00000080  | b: 00000080   | imm: 0000050c | result: 000006dc
@line:1262  Cycle @107.00: [e]	0x00000001       |a.a:000001d0  |a.b:0000050c   | res: 000006dc |
@line:1401  Cycle @107.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000001d4   |
@line:1658  Cycle @107.00: [w]	writeback        | x14          | 0x00000080
@line:181   Cycle @107.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x001bc | ongoing: 1 | jump_flag: 0
@line:205   Cycle @107.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x001d4 | new_cnt: 0
@line:1723  Cycle @107.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @108.00: [w]	writeback        | x07          | 0x00000080
@line:181   Cycle @108.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001d4 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @108.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x001d4 | new_cnt: 0
@line:1723  Cycle @108.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @109.00: [d]	raw: 0x00500193  | addr: 0x001d4 |
@line:2122  Cycle @109.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x5
@line:181   Cycle @109.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001d4 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @109.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x001d8 | new_cnt: 1
@line:1723  Cycle @109.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @110.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @110.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @110.00: [e]	pc: 0x000001d4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @110.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000005 | result: 00000005
@line:1262  Cycle @110.00: [e]	0x00000001       |a.a:00000000  |a.b:00000005   | res: 00000005 |
@line:1507  Cycle @110.00: [e]	own x03          |
@line:1747  Cycle @110.00: [d]	raw: 0x00100593  | addr: 0x001d8 |
@line:2122  Cycle @110.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @110.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @110.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001dc | new_cnt: 1
@line:1723  Cycle @110.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @111.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @111.00: [e]	exe_bypass.reg: x03 | .data: 00000005
@line:1250  Cycle @111.00: [e]	pc: 0x000001d8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @111.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @111.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @111.00: [e]	own x11          |
@line:1747  Cycle @111.00: [d]	raw: 0x00e00613  | addr: 0x001dc |
@line:2122  Cycle @111.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @111.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @111.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001e0 | new_cnt: 1
@line:1723  Cycle @111.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @112.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @112.00: [e]	exe_bypass.reg: x11 | .data: 00000001
@line:1250  Cycle @112.00: [e]	pc: 0x000001dc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @112.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @112.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @112.00: [e]	own x12          |
@line:1658  Cycle @112.00: [w]	writeback        | x03          | 0x00000005
@line:1747  Cycle @112.00: [d]	raw: 0x00c59733  | addr: 0x001e0 |
@line:2937  Cycle @112.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @112.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @112.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001e4 | new_cnt: 1
@line:1723  Cycle @112.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @113.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @113.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @113.00: [e]	exe_bypass.reg: x12 | .data: 0000000e
@line:1250  Cycle @113.00: [e]	pc: 0x000001e0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @113.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @113.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @113.00: [e]	own x14          |
@line:1658  Cycle @113.00: [w]	writeback        | x11          | 0x00000001
@line:1747  Cycle @113.00: [d]	raw: 0x000043b7  | addr: 0x001e4 |
@line:1892  Cycle @113.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x4
@line:181   Cycle @113.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @113.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001e8 | new_cnt: 1
@line:1723  Cycle @113.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @114.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @114.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @114.00: [e]	pc: 0x000001e4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @114.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00004000 | result: 00004000
@line:1262  Cycle @114.00: [e]	0x00000001       |a.a:00000000  |a.b:00004000   | res: 00004000 |
@line:1507  Cycle @114.00: [e]	own x07          |
@line:1658  Cycle @114.00: [w]	writeback        | x12          | 0x0000000e
@line:1747  Cycle @114.00: [d]	raw: 0x4e771a63  | addr: 0x001e8 |
@line:2432  Cycle @114.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x4f4
@line:181   Cycle @114.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x001d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @114.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x001ec | new_cnt: 1
@line:1723  Cycle @114.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @115.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @115.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @115.00: [e]	exe_bypass.reg: x07 | .data: 00004000
@line:1250  Cycle @115.00: [e]	pc: 0x000001e8   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @115.00: [e]	0x00000001       | a: 00004000  | b: 00004000   | imm: 000004f4 | result: 000006dc
@line:1262  Cycle @115.00: [e]	0x00000001       |a.a:000001e8  |a.b:000004f4   | res: 000006dc |
@line:1401  Cycle @115.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000001ec   |
@line:1658  Cycle @115.00: [w]	writeback        | x14          | 0x00004000
@line:181   Cycle @115.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x001d4 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @115.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x001ec | new_cnt: 0
@line:1723  Cycle @115.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @116.00: [w]	writeback        | x07          | 0x00004000
@line:181   Cycle @116.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001ec | ongoing: 0 | jump_flag: 0
@line:205   Cycle @116.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x001ec | new_cnt: 0
@line:1723  Cycle @116.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @117.00: [d]	raw: 0x00600193  | addr: 0x001ec |
@line:2122  Cycle @117.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x6
@line:181   Cycle @117.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001ec | ongoing: 1 | jump_flag: 0
@line:205   Cycle @117.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x001f0 | new_cnt: 1
@line:1723  Cycle @117.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @118.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @118.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @118.00: [e]	pc: 0x000001ec   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @118.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000006 | result: 00000006
@line:1262  Cycle @118.00: [e]	0x00000001       |a.a:00000000  |a.b:00000006   | res: 00000006 |
@line:1507  Cycle @118.00: [e]	own x03          |
@line:1747  Cycle @118.00: [d]	raw: 0x00100593  | addr: 0x001f0 |
@line:2122  Cycle @118.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @118.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001ec | ongoing: 2 | jump_flag: 0
@line:205   Cycle @118.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001f4 | new_cnt: 1
@line:1723  Cycle @118.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @119.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @119.00: [e]	exe_bypass.reg: x03 | .data: 00000006
@line:1250  Cycle @119.00: [e]	pc: 0x000001f0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @119.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @119.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @119.00: [e]	own x11          |
@line:1747  Cycle @119.00: [d]	raw: 0x01f00613  | addr: 0x001f4 |
@line:2122  Cycle @119.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @119.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001ec | ongoing: 2 | jump_flag: 0
@line:205   Cycle @119.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001f8 | new_cnt: 1
@line:1723  Cycle @119.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @120.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @120.00: [e]	exe_bypass.reg: x11 | .data: 00000001
@line:1250  Cycle @120.00: [e]	pc: 0x000001f4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @120.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @120.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @120.00: [e]	own x12          |
@line:1658  Cycle @120.00: [w]	writeback        | x03          | 0x00000006
@line:1747  Cycle @120.00: [d]	raw: 0x00c59733  | addr: 0x001f8 |
@line:2937  Cycle @120.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @120.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001ec | ongoing: 2 | jump_flag: 0
@line:205   Cycle @120.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x001fc | new_cnt: 1
@line:1723  Cycle @120.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @121.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @121.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @121.00: [e]	exe_bypass.reg: x12 | .data: 0000001f
@line:1250  Cycle @121.00: [e]	pc: 0x000001f8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @121.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @121.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @121.00: [e]	own x14          |
@line:1658  Cycle @121.00: [w]	writeback        | x11          | 0x00000001
@line:1747  Cycle @121.00: [d]	raw: 0x800003b7  | addr: 0x001fc |
@line:1892  Cycle @121.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x80000
@line:181   Cycle @121.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x001ec | ongoing: 2 | jump_flag: 0
@line:205   Cycle @121.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00200 | new_cnt: 1
@line:1723  Cycle @121.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @122.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @122.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @122.00: [e]	pc: 0x000001fc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @122.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 80000000 | result: 80000000
@line:1262  Cycle @122.00: [e]	0x00000001       |a.a:00000000  |a.b:80000000   | res: 80000000 |
@line:1507  Cycle @122.00: [e]	own x07          |
@line:1658  Cycle @122.00: [w]	writeback        | x12          | 0x0000001f
@line:1747  Cycle @122.00: [d]	raw: 0x4c771e63  | addr: 0x00200 |
@line:2432  Cycle @122.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x4dc
@line:181   Cycle @122.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x001ec | ongoing: 2 | jump_flag: 0
@line:205   Cycle @122.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00204 | new_cnt: 1
@line:1723  Cycle @122.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @123.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @123.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @123.00: [e]	exe_bypass.reg: x07 | .data: 80000000
@line:1250  Cycle @123.00: [e]	pc: 0x00000200   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @123.00: [e]	0x00000001       | a: 80000000  | b: 80000000   | imm: 000004dc | result: 000006dc
@line:1262  Cycle @123.00: [e]	0x00000001       |a.a:00000200  |a.b:000004dc   | res: 000006dc |
@line:1401  Cycle @123.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000204   |
@line:1658  Cycle @123.00: [w]	writeback        | x14          | 0x80000000
@line:181   Cycle @123.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x001ec | ongoing: 1 | jump_flag: 0
@line:205   Cycle @123.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00204 | new_cnt: 0
@line:1723  Cycle @123.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @124.00: [w]	writeback        | x07          | 0x80000000
@line:181   Cycle @124.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00204 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @124.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00204 | new_cnt: 0
@line:1723  Cycle @124.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @125.00: [d]	raw: 0x00700193  | addr: 0x00204 |
@line:2122  Cycle @125.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @125.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00204 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @125.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00208 | new_cnt: 1
@line:1723  Cycle @125.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @126.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @126.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @126.00: [e]	pc: 0x00000204   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @126.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @126.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @126.00: [e]	own x03          |
@line:1747  Cycle @126.00: [d]	raw: 0xfff00593  | addr: 0x00208 |
@line:2122  Cycle @126.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0xfff
@line:181   Cycle @126.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00204 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @126.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0020c | new_cnt: 1
@line:1723  Cycle @126.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @127.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @127.00: [e]	exe_bypass.reg: x03 | .data: 00000007
@line:1250  Cycle @127.00: [e]	pc: 0x00000208   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @127.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffffff | result: ffffffff
@line:1262  Cycle @127.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffffff   | res: ffffffff |
@line:1507  Cycle @127.00: [e]	own x11          |
@line:1747  Cycle @127.00: [d]	raw: 0x00000613  | addr: 0x0020c |
@line:2122  Cycle @127.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @127.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00204 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @127.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00210 | new_cnt: 1
@line:1723  Cycle @127.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @128.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @128.00: [e]	exe_bypass.reg: x11 | .data: ffffffff
@line:1250  Cycle @128.00: [e]	pc: 0x0000020c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @128.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @128.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @128.00: [e]	own x12          |
@line:1658  Cycle @128.00: [w]	writeback        | x03          | 0x00000007
@line:1747  Cycle @128.00: [d]	raw: 0x00c59733  | addr: 0x00210 |
@line:2937  Cycle @128.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @128.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00204 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @128.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00214 | new_cnt: 1
@line:1723  Cycle @128.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @129.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @129.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @129.00: [e]	exe_bypass.reg: x12 | .data: 00000000
@line:1250  Cycle @129.00: [e]	pc: 0x00000210   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @129.00: [e]	0x00000020       | a: ffffffff  | b: 00000000   | imm: 00000000 | result: ffffffff
@line:1262  Cycle @129.00: [e]	0x00000020       |a.a:ffffffff  |a.b:00000000   | res: ffffffff |
@line:1507  Cycle @129.00: [e]	own x14          |
@line:1658  Cycle @129.00: [w]	writeback        | x11          | 0xffffffff
@line:1747  Cycle @129.00: [d]	raw: 0xfff00393  | addr: 0x00214 |
@line:2122  Cycle @129.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0xfff
@line:181   Cycle @129.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00204 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @129.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00218 | new_cnt: 1
@line:1723  Cycle @129.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @130.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @130.00: [e]	exe_bypass.reg: x14 | .data: ffffffff
@line:1250  Cycle @130.00: [e]	pc: 0x00000214   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @130.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffffff | result: ffffffff
@line:1262  Cycle @130.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffffff   | res: ffffffff |
@line:1507  Cycle @130.00: [e]	own x07          |
@line:1658  Cycle @130.00: [w]	writeback        | x12          | 0x00000000
@line:1747  Cycle @130.00: [d]	raw: 0x4c771263  | addr: 0x00218 |
@line:2432  Cycle @130.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x4c4
@line:181   Cycle @130.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00204 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @130.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0021c | new_cnt: 1
@line:1723  Cycle @130.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @131.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @131.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @131.00: [e]	exe_bypass.reg: x07 | .data: ffffffff
@line:1250  Cycle @131.00: [e]	pc: 0x00000218   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @131.00: [e]	0x00000001       | a: ffffffff  | b: ffffffff   | imm: 000004c4 | result: 000006dc
@line:1262  Cycle @131.00: [e]	0x00000001       |a.a:00000218  |a.b:000004c4   | res: 000006dc |
@line:1401  Cycle @131.00: [e]	condition: 0.a.b | a: 000006dc  | b: 0000021c   |
@line:1658  Cycle @131.00: [w]	writeback        | x14          | 0xffffffff
@line:181   Cycle @131.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00204 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @131.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0021c | new_cnt: 0
@line:1723  Cycle @131.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @132.00: [w]	writeback        | x07          | 0xffffffff
@line:181   Cycle @132.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0021c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @132.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0021c | new_cnt: 0
@line:1723  Cycle @132.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @133.00: [d]	raw: 0x00800193  | addr: 0x0021c |
@line:2122  Cycle @133.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x8
@line:181   Cycle @133.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0021c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @133.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00220 | new_cnt: 1
@line:1723  Cycle @133.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @134.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @134.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @134.00: [e]	pc: 0x0000021c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @134.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000008 | result: 00000008
@line:1262  Cycle @134.00: [e]	0x00000001       |a.a:00000000  |a.b:00000008   | res: 00000008 |
@line:1507  Cycle @134.00: [e]	own x03          |
@line:1747  Cycle @134.00: [d]	raw: 0xfff00593  | addr: 0x00220 |
@line:2122  Cycle @134.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0xfff
@line:181   Cycle @134.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0021c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @134.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00224 | new_cnt: 1
@line:1723  Cycle @134.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @135.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @135.00: [e]	exe_bypass.reg: x03 | .data: 00000008
@line:1250  Cycle @135.00: [e]	pc: 0x00000220   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @135.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffffff | result: ffffffff
@line:1262  Cycle @135.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffffff   | res: ffffffff |
@line:1507  Cycle @135.00: [e]	own x11          |
@line:1747  Cycle @135.00: [d]	raw: 0x00100613  | addr: 0x00224 |
@line:2122  Cycle @135.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @135.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0021c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @135.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00228 | new_cnt: 1
@line:1723  Cycle @135.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @136.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @136.00: [e]	exe_bypass.reg: x11 | .data: ffffffff
@line:1250  Cycle @136.00: [e]	pc: 0x00000224   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @136.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @136.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @136.00: [e]	own x12          |
@line:1658  Cycle @136.00: [w]	writeback        | x03          | 0x00000008
@line:1747  Cycle @136.00: [d]	raw: 0x00c59733  | addr: 0x00228 |
@line:2937  Cycle @136.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @136.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0021c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @136.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0022c | new_cnt: 1
@line:1723  Cycle @136.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @137.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @137.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @137.00: [e]	exe_bypass.reg: x12 | .data: 00000001
@line:1250  Cycle @137.00: [e]	pc: 0x00000228   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @137.00: [e]	0x00000020       | a: ffffffff  | b: 00000001   | imm: 00000000 | result: fffffffe
@line:1262  Cycle @137.00: [e]	0x00000020       |a.a:ffffffff  |a.b:00000001   | res: fffffffe |
@line:1507  Cycle @137.00: [e]	own x14          |
@line:1658  Cycle @137.00: [w]	writeback        | x11          | 0xffffffff
@line:1747  Cycle @137.00: [d]	raw: 0xffe00393  | addr: 0x0022c |
@line:2122  Cycle @137.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0xffe
@line:181   Cycle @137.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0021c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @137.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00230 | new_cnt: 1
@line:1723  Cycle @137.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @138.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @138.00: [e]	exe_bypass.reg: x14 | .data: fffffffe
@line:1250  Cycle @138.00: [e]	pc: 0x0000022c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @138.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: fffffffe | result: fffffffe
@line:1262  Cycle @138.00: [e]	0x00000001       |a.a:00000000  |a.b:fffffffe   | res: fffffffe |
@line:1507  Cycle @138.00: [e]	own x07          |
@line:1658  Cycle @138.00: [w]	writeback        | x12          | 0x00000001
@line:1747  Cycle @138.00: [d]	raw: 0x4a771663  | addr: 0x00230 |
@line:2432  Cycle @138.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x4ac
@line:181   Cycle @138.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0021c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @138.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00234 | new_cnt: 1
@line:1723  Cycle @138.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @139.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @139.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @139.00: [e]	exe_bypass.reg: x07 | .data: fffffffe
@line:1250  Cycle @139.00: [e]	pc: 0x00000230   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @139.00: [e]	0x00000001       | a: fffffffe  | b: fffffffe   | imm: 000004ac | result: 000006dc
@line:1262  Cycle @139.00: [e]	0x00000001       |a.a:00000230  |a.b:000004ac   | res: 000006dc |
@line:1401  Cycle @139.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000234   |
@line:1658  Cycle @139.00: [w]	writeback        | x14          | 0xfffffffe
@line:181   Cycle @139.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0021c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @139.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00234 | new_cnt: 0
@line:1723  Cycle @139.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @140.00: [w]	writeback        | x07          | 0xfffffffe
@line:181   Cycle @140.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00234 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @140.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00234 | new_cnt: 0
@line:1723  Cycle @140.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @141.00: [d]	raw: 0x00900193  | addr: 0x00234 |
@line:2122  Cycle @141.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x9
@line:181   Cycle @141.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00234 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @141.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00238 | new_cnt: 1
@line:1723  Cycle @141.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @142.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @142.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @142.00: [e]	pc: 0x00000234   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @142.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000009 | result: 00000009
@line:1262  Cycle @142.00: [e]	0x00000001       |a.a:00000000  |a.b:00000009   | res: 00000009 |
@line:1507  Cycle @142.00: [e]	own x03          |
@line:1747  Cycle @142.00: [d]	raw: 0xfff00593  | addr: 0x00238 |
@line:2122  Cycle @142.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0xfff
@line:181   Cycle @142.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00234 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @142.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0023c | new_cnt: 1
@line:1723  Cycle @142.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @143.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @143.00: [e]	exe_bypass.reg: x03 | .data: 00000009
@line:1250  Cycle @143.00: [e]	pc: 0x00000238   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @143.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffffff | result: ffffffff
@line:1262  Cycle @143.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffffff   | res: ffffffff |
@line:1507  Cycle @143.00: [e]	own x11          |
@line:1747  Cycle @143.00: [d]	raw: 0x00700613  | addr: 0x0023c |
@line:2122  Cycle @143.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @143.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00234 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @143.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00240 | new_cnt: 1
@line:1723  Cycle @143.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @144.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @144.00: [e]	exe_bypass.reg: x11 | .data: ffffffff
@line:1250  Cycle @144.00: [e]	pc: 0x0000023c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @144.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @144.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @144.00: [e]	own x12          |
@line:1658  Cycle @144.00: [w]	writeback        | x03          | 0x00000009
@line:1747  Cycle @144.00: [d]	raw: 0x00c59733  | addr: 0x00240 |
@line:2937  Cycle @144.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @144.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00234 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @144.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00244 | new_cnt: 1
@line:1723  Cycle @144.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @145.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @145.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @145.00: [e]	exe_bypass.reg: x12 | .data: 00000007
@line:1250  Cycle @145.00: [e]	pc: 0x00000240   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @145.00: [e]	0x00000020       | a: ffffffff  | b: 00000007   | imm: 00000000 | result: ffffff80
@line:1262  Cycle @145.00: [e]	0x00000020       |a.a:ffffffff  |a.b:00000007   | res: ffffff80 |
@line:1507  Cycle @145.00: [e]	own x14          |
@line:1658  Cycle @145.00: [w]	writeback        | x11          | 0xffffffff
@line:1747  Cycle @145.00: [d]	raw: 0xf8000393  | addr: 0x00244 |
@line:2122  Cycle @145.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0xf80
@line:181   Cycle @145.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00234 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @145.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00248 | new_cnt: 1
@line:1723  Cycle @145.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @146.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @146.00: [e]	exe_bypass.reg: x14 | .data: ffffff80
@line:1250  Cycle @146.00: [e]	pc: 0x00000244   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @146.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffff80 | result: ffffff80
@line:1262  Cycle @146.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffff80   | res: ffffff80 |
@line:1507  Cycle @146.00: [e]	own x07          |
@line:1658  Cycle @146.00: [w]	writeback        | x12          | 0x00000007
@line:1747  Cycle @146.00: [d]	raw: 0x48771a63  | addr: 0x00248 |
@line:2432  Cycle @146.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x494
@line:181   Cycle @146.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00234 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @146.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0024c | new_cnt: 1
@line:1723  Cycle @146.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @147.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @147.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @147.00: [e]	exe_bypass.reg: x07 | .data: ffffff80
@line:1250  Cycle @147.00: [e]	pc: 0x00000248   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @147.00: [e]	0x00000001       | a: ffffff80  | b: ffffff80   | imm: 00000494 | result: 000006dc
@line:1262  Cycle @147.00: [e]	0x00000001       |a.a:00000248  |a.b:00000494   | res: 000006dc |
@line:1401  Cycle @147.00: [e]	condition: 0.a.b | a: 000006dc  | b: 0000024c   |
@line:1658  Cycle @147.00: [w]	writeback        | x14          | 0xffffff80
@line:181   Cycle @147.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00234 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @147.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0024c | new_cnt: 0
@line:1723  Cycle @147.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @148.00: [w]	writeback        | x07          | 0xffffff80
@line:181   Cycle @148.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0024c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @148.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0024c | new_cnt: 0
@line:1723  Cycle @148.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @149.00: [d]	raw: 0x00a00193  | addr: 0x0024c |
@line:2122  Cycle @149.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0xa
@line:181   Cycle @149.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0024c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @149.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00250 | new_cnt: 1
@line:1723  Cycle @149.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @150.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @150.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @150.00: [e]	pc: 0x0000024c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @150.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000a | result: 0000000a
@line:1262  Cycle @150.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000a   | res: 0000000a |
@line:1507  Cycle @150.00: [e]	own x03          |
@line:1747  Cycle @150.00: [d]	raw: 0xfff00593  | addr: 0x00250 |
@line:2122  Cycle @150.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0xfff
@line:181   Cycle @150.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0024c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @150.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00254 | new_cnt: 1
@line:1723  Cycle @150.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @151.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @151.00: [e]	exe_bypass.reg: x03 | .data: 0000000a
@line:1250  Cycle @151.00: [e]	pc: 0x00000250   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @151.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffffff | result: ffffffff
@line:1262  Cycle @151.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffffff   | res: ffffffff |
@line:1507  Cycle @151.00: [e]	own x11          |
@line:1747  Cycle @151.00: [d]	raw: 0x00e00613  | addr: 0x00254 |
@line:2122  Cycle @151.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @151.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0024c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @151.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00258 | new_cnt: 1
@line:1723  Cycle @151.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @152.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @152.00: [e]	exe_bypass.reg: x11 | .data: ffffffff
@line:1250  Cycle @152.00: [e]	pc: 0x00000254   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @152.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @152.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @152.00: [e]	own x12          |
@line:1658  Cycle @152.00: [w]	writeback        | x03          | 0x0000000a
@line:1747  Cycle @152.00: [d]	raw: 0x00c59733  | addr: 0x00258 |
@line:2937  Cycle @152.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @152.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0024c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @152.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0025c | new_cnt: 1
@line:1723  Cycle @152.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @153.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @153.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @153.00: [e]	exe_bypass.reg: x12 | .data: 0000000e
@line:1250  Cycle @153.00: [e]	pc: 0x00000258   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @153.00: [e]	0x00000020       | a: ffffffff  | b: 0000000e   | imm: 00000000 | result: ffffc000
@line:1262  Cycle @153.00: [e]	0x00000020       |a.a:ffffffff  |a.b:0000000e   | res: ffffc000 |
@line:1507  Cycle @153.00: [e]	own x14          |
@line:1658  Cycle @153.00: [w]	writeback        | x11          | 0xffffffff
@line:1747  Cycle @153.00: [d]	raw: 0xffffc3b7  | addr: 0x0025c |
@line:1892  Cycle @153.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0xffffc
@line:181   Cycle @153.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0024c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @153.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00260 | new_cnt: 1
@line:1723  Cycle @153.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @154.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @154.00: [e]	exe_bypass.reg: x14 | .data: ffffc000
@line:1250  Cycle @154.00: [e]	pc: 0x0000025c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @154.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffc000 | result: ffffc000
@line:1262  Cycle @154.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffc000   | res: ffffc000 |
@line:1507  Cycle @154.00: [e]	own x07          |
@line:1658  Cycle @154.00: [w]	writeback        | x12          | 0x0000000e
@line:1747  Cycle @154.00: [d]	raw: 0x46771e63  | addr: 0x00260 |
@line:2432  Cycle @154.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x47c
@line:181   Cycle @154.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0024c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @154.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00264 | new_cnt: 1
@line:1723  Cycle @154.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @155.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @155.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @155.00: [e]	exe_bypass.reg: x07 | .data: ffffc000
@line:1250  Cycle @155.00: [e]	pc: 0x00000260   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @155.00: [e]	0x00000001       | a: ffffc000  | b: ffffc000   | imm: 0000047c | result: 000006dc
@line:1262  Cycle @155.00: [e]	0x00000001       |a.a:00000260  |a.b:0000047c   | res: 000006dc |
@line:1401  Cycle @155.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000264   |
@line:1658  Cycle @155.00: [w]	writeback        | x14          | 0xffffc000
@line:181   Cycle @155.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0024c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @155.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00264 | new_cnt: 0
@line:1723  Cycle @155.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @156.00: [w]	writeback        | x07          | 0xffffc000
@line:181   Cycle @156.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00264 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @156.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00264 | new_cnt: 0
@line:1723  Cycle @156.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @157.00: [d]	raw: 0x00b00193  | addr: 0x00264 |
@line:2122  Cycle @157.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0xb
@line:181   Cycle @157.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00264 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @157.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00268 | new_cnt: 1
@line:1723  Cycle @157.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @158.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @158.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @158.00: [e]	pc: 0x00000264   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @158.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000b | result: 0000000b
@line:1262  Cycle @158.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000b   | res: 0000000b |
@line:1507  Cycle @158.00: [e]	own x03          |
@line:1747  Cycle @158.00: [d]	raw: 0xfff00593  | addr: 0x00268 |
@line:2122  Cycle @158.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0xfff
@line:181   Cycle @158.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00264 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @158.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0026c | new_cnt: 1
@line:1723  Cycle @158.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @159.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @159.00: [e]	exe_bypass.reg: x03 | .data: 0000000b
@line:1250  Cycle @159.00: [e]	pc: 0x00000268   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @159.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffffff | result: ffffffff
@line:1262  Cycle @159.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffffff   | res: ffffffff |
@line:1507  Cycle @159.00: [e]	own x11          |
@line:1747  Cycle @159.00: [d]	raw: 0x01f00613  | addr: 0x0026c |
@line:2122  Cycle @159.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @159.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00264 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @159.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00270 | new_cnt: 1
@line:1723  Cycle @159.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @160.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @160.00: [e]	exe_bypass.reg: x11 | .data: ffffffff
@line:1250  Cycle @160.00: [e]	pc: 0x0000026c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @160.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @160.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @160.00: [e]	own x12          |
@line:1658  Cycle @160.00: [w]	writeback        | x03          | 0x0000000b
@line:1747  Cycle @160.00: [d]	raw: 0x00c59733  | addr: 0x00270 |
@line:2937  Cycle @160.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @160.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00264 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @160.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00274 | new_cnt: 1
@line:1723  Cycle @160.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @161.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @161.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @161.00: [e]	exe_bypass.reg: x12 | .data: 0000001f
@line:1250  Cycle @161.00: [e]	pc: 0x00000270   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @161.00: [e]	0x00000020       | a: ffffffff  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @161.00: [e]	0x00000020       |a.a:ffffffff  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @161.00: [e]	own x14          |
@line:1658  Cycle @161.00: [w]	writeback        | x11          | 0xffffffff
@line:1747  Cycle @161.00: [d]	raw: 0x800003b7  | addr: 0x00274 |
@line:1892  Cycle @161.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x80000
@line:181   Cycle @161.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00264 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @161.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00278 | new_cnt: 1
@line:1723  Cycle @161.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @162.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @162.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @162.00: [e]	pc: 0x00000274   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @162.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 80000000 | result: 80000000
@line:1262  Cycle @162.00: [e]	0x00000001       |a.a:00000000  |a.b:80000000   | res: 80000000 |
@line:1507  Cycle @162.00: [e]	own x07          |
@line:1658  Cycle @162.00: [w]	writeback        | x12          | 0x0000001f
@line:1747  Cycle @162.00: [d]	raw: 0x46771263  | addr: 0x00278 |
@line:2432  Cycle @162.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x464
@line:181   Cycle @162.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00264 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @162.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0027c | new_cnt: 1
@line:1723  Cycle @162.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @163.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @163.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @163.00: [e]	exe_bypass.reg: x07 | .data: 80000000
@line:1250  Cycle @163.00: [e]	pc: 0x00000278   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @163.00: [e]	0x00000001       | a: 80000000  | b: 80000000   | imm: 00000464 | result: 000006dc
@line:1262  Cycle @163.00: [e]	0x00000001       |a.a:00000278  |a.b:00000464   | res: 000006dc |
@line:1401  Cycle @163.00: [e]	condition: 0.a.b | a: 000006dc  | b: 0000027c   |
@line:1658  Cycle @163.00: [w]	writeback        | x14          | 0x80000000
@line:181   Cycle @163.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00264 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @163.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0027c | new_cnt: 0
@line:1723  Cycle @163.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @164.00: [w]	writeback        | x07          | 0x80000000
@line:181   Cycle @164.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0027c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @164.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0027c | new_cnt: 0
@line:1723  Cycle @164.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @165.00: [d]	raw: 0x00c00193  | addr: 0x0027c |
@line:2122  Cycle @165.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0xc
@line:181   Cycle @165.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0027c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @165.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00280 | new_cnt: 1
@line:1723  Cycle @165.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @166.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @166.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @166.00: [e]	pc: 0x0000027c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @166.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000c | result: 0000000c
@line:1262  Cycle @166.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000c   | res: 0000000c |
@line:1507  Cycle @166.00: [e]	own x03          |
@line:1747  Cycle @166.00: [d]	raw: 0x212125b7  | addr: 0x00280 |
@line:1892  Cycle @166.00: [d]	u.lui.0110111    | rd: x11      |               |               |imm: 0x21212
@line:181   Cycle @166.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0027c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @166.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00284 | new_cnt: 1
@line:1723  Cycle @166.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @167.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @167.00: [e]	exe_bypass.reg: x03 | .data: 0000000c
@line:1250  Cycle @167.00: [e]	pc: 0x00000280   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @167.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @167.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @167.00: [e]	own x11          |
@line:1747  Cycle @167.00: [d]	raw: 0x12158593  | addr: 0x00284 |
@line:2122  Cycle @167.00: [d]	i.addi.0010011   | rd: x11      | rs1: x11      |               |imm: 0x121
@line:181   Cycle @167.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0027c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @167.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00288 | new_cnt: 1
@line:1723  Cycle @167.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @168.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @168.00: [e]	exe_bypass.reg: x11 | .data: 21212000
@line:1250  Cycle @168.00: [e]	pc: 0x00000284   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @168.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @168.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @168.00: [e]	own x11          |
@line:1658  Cycle @168.00: [w]	writeback        | x03          | 0x0000000c
@line:1747  Cycle @168.00: [d]	raw: 0x00000613  | addr: 0x00288 |
@line:2122  Cycle @168.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @168.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0027c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @168.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0028c | new_cnt: 1
@line:1723  Cycle @168.00: [W1]	ownning: 11      | releasing: 03| reg_onwrite[0]: 00000808
@line:1133  Cycle @169.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @169.00: [e]	exe_bypass.reg: x11 | .data: 21212121
@line:1250  Cycle @169.00: [e]	pc: 0x00000288   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @169.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @169.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @169.00: [e]	own x12          |
@line:1658  Cycle @169.00: [w]	writeback        | x11          | 0x21212000
@line:1747  Cycle @169.00: [d]	raw: 0x00c59733  | addr: 0x0028c |
@line:2937  Cycle @169.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @169.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0027c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @169.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00290 | new_cnt: 1
@line:1723  Cycle @169.00: [W1]	ownning: 12      | releasing: 11| reg_onwrite[0]: 00000000
@line:498   Cycle @170.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @170.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @170.00: [e]	exe_bypass.reg: x12 | .data: 00000000
@line:1250  Cycle @170.00: [e]	pc: 0x0000028c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @170.00: [e]	0x00000020       | a: 21212121  | b: 00000000   | imm: 00000000 | result: 21212121
@line:1262  Cycle @170.00: [e]	0x00000020       |a.a:21212121  |a.b:00000000   | res: 21212121 |
@line:1507  Cycle @170.00: [e]	own x14          |
@line:1658  Cycle @170.00: [w]	writeback        | x11          | 0x21212121
@line:1747  Cycle @170.00: [d]	raw: 0x212123b7  | addr: 0x00290 |
@line:1892  Cycle @170.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x21212
@line:181   Cycle @170.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0027c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @170.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00294 | new_cnt: 1
@line:1723  Cycle @170.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @171.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @171.00: [e]	exe_bypass.reg: x14 | .data: 21212121
@line:1250  Cycle @171.00: [e]	pc: 0x00000290   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @171.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @171.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @171.00: [e]	own x07          |
@line:1658  Cycle @171.00: [w]	writeback        | x12          | 0x00000000
@line:1747  Cycle @171.00: [d]	raw: 0x12138393  | addr: 0x00294 |
@line:2122  Cycle @171.00: [d]	i.addi.0010011   | rd: x07      | rs1: x07      |               |imm: 0x121
@line:181   Cycle @171.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0027c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @171.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00298 | new_cnt: 1
@line:1723  Cycle @171.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:1133  Cycle @172.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @172.00: [e]	exe_bypass.reg: x07 | .data: 21212000
@line:1250  Cycle @172.00: [e]	pc: 0x00000294   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @172.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @172.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @172.00: [e]	own x07          |
@line:1658  Cycle @172.00: [w]	writeback        | x14          | 0x21212121
@line:1747  Cycle @172.00: [d]	raw: 0x44771263  | addr: 0x00298 |
@line:2432  Cycle @172.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x444
@line:181   Cycle @172.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0027c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @172.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0029c | new_cnt: 1
@line:1723  Cycle @172.00: [W1]	ownning: 07      | releasing: 14| reg_onwrite[0]: 00004080
@line:1133  Cycle @173.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @173.00: [e]	exe_bypass.reg: x07 | .data: 21212121
@line:1250  Cycle @173.00: [e]	pc: 0x00000298   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @173.00: [e]	0x00000001       | a: 21212121  | b: 21212121   | imm: 00000444 | result: 000006dc
@line:1262  Cycle @173.00: [e]	0x00000001       |a.a:00000298  |a.b:00000444   | res: 000006dc |
@line:1401  Cycle @173.00: [e]	condition: 0.a.b | a: 000006dc  | b: 0000029c   |
@line:1658  Cycle @173.00: [w]	writeback        | x07          | 0x21212000
@line:181   Cycle @173.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0027c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @173.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0029c | new_cnt: 0
@line:1723  Cycle @173.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000000
@line:1658  Cycle @174.00: [w]	writeback        | x07          | 0x21212121
@line:181   Cycle @174.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0029c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @174.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0029c | new_cnt: 0
@line:1723  Cycle @174.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @175.00: [d]	raw: 0x00d00193  | addr: 0x0029c |
@line:2122  Cycle @175.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0xd
@line:181   Cycle @175.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0029c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @175.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x002a0 | new_cnt: 1
@line:1723  Cycle @175.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @176.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @176.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @176.00: [e]	pc: 0x0000029c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @176.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000d | result: 0000000d
@line:1262  Cycle @176.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000d   | res: 0000000d |
@line:1507  Cycle @176.00: [e]	own x03          |
@line:1747  Cycle @176.00: [d]	raw: 0x212125b7  | addr: 0x002a0 |
@line:1892  Cycle @176.00: [d]	u.lui.0110111    | rd: x11      |               |               |imm: 0x21212
@line:181   Cycle @176.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0029c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @176.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002a4 | new_cnt: 1
@line:1723  Cycle @176.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @177.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @177.00: [e]	exe_bypass.reg: x03 | .data: 0000000d
@line:1250  Cycle @177.00: [e]	pc: 0x000002a0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @177.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @177.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @177.00: [e]	own x11          |
@line:1747  Cycle @177.00: [d]	raw: 0x12158593  | addr: 0x002a4 |
@line:2122  Cycle @177.00: [d]	i.addi.0010011   | rd: x11      | rs1: x11      |               |imm: 0x121
@line:181   Cycle @177.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0029c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @177.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002a8 | new_cnt: 1
@line:1723  Cycle @177.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @178.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @178.00: [e]	exe_bypass.reg: x11 | .data: 21212000
@line:1250  Cycle @178.00: [e]	pc: 0x000002a4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @178.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @178.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @178.00: [e]	own x11          |
@line:1658  Cycle @178.00: [w]	writeback        | x03          | 0x0000000d
@line:1747  Cycle @178.00: [d]	raw: 0x00100613  | addr: 0x002a8 |
@line:2122  Cycle @178.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @178.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0029c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @178.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002ac | new_cnt: 1
@line:1723  Cycle @178.00: [W1]	ownning: 11      | releasing: 03| reg_onwrite[0]: 00000808
@line:1133  Cycle @179.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @179.00: [e]	exe_bypass.reg: x11 | .data: 21212121
@line:1250  Cycle @179.00: [e]	pc: 0x000002a8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @179.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @179.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @179.00: [e]	own x12          |
@line:1658  Cycle @179.00: [w]	writeback        | x11          | 0x21212000
@line:1747  Cycle @179.00: [d]	raw: 0x00c59733  | addr: 0x002ac |
@line:2937  Cycle @179.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @179.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0029c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @179.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002b0 | new_cnt: 1
@line:1723  Cycle @179.00: [W1]	ownning: 12      | releasing: 11| reg_onwrite[0]: 00000000
@line:498   Cycle @180.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @180.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @180.00: [e]	exe_bypass.reg: x12 | .data: 00000001
@line:1250  Cycle @180.00: [e]	pc: 0x000002ac   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @180.00: [e]	0x00000020       | a: 21212121  | b: 00000001   | imm: 00000000 | result: 42424242
@line:1262  Cycle @180.00: [e]	0x00000020       |a.a:21212121  |a.b:00000001   | res: 42424242 |
@line:1507  Cycle @180.00: [e]	own x14          |
@line:1658  Cycle @180.00: [w]	writeback        | x11          | 0x21212121
@line:1747  Cycle @180.00: [d]	raw: 0x424243b7  | addr: 0x002b0 |
@line:1892  Cycle @180.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x42424
@line:181   Cycle @180.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0029c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @180.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002b4 | new_cnt: 1
@line:1723  Cycle @180.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @181.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @181.00: [e]	exe_bypass.reg: x14 | .data: 42424242
@line:1250  Cycle @181.00: [e]	pc: 0x000002b0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @181.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 42424000 | result: 42424000
@line:1262  Cycle @181.00: [e]	0x00000001       |a.a:00000000  |a.b:42424000   | res: 42424000 |
@line:1507  Cycle @181.00: [e]	own x07          |
@line:1658  Cycle @181.00: [w]	writeback        | x12          | 0x00000001
@line:1747  Cycle @181.00: [d]	raw: 0x24238393  | addr: 0x002b4 |
@line:2122  Cycle @181.00: [d]	i.addi.0010011   | rd: x07      | rs1: x07      |               |imm: 0x242
@line:181   Cycle @181.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0029c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @181.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002b8 | new_cnt: 1
@line:1723  Cycle @181.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:1133  Cycle @182.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @182.00: [e]	exe_bypass.reg: x07 | .data: 42424000
@line:1250  Cycle @182.00: [e]	pc: 0x000002b4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @182.00: [e]	0x00000001       | a: 42424000  | b: 00000000   | imm: 00000242 | result: 42424242
@line:1262  Cycle @182.00: [e]	0x00000001       |a.a:42424000  |a.b:00000242   | res: 42424242 |
@line:1507  Cycle @182.00: [e]	own x07          |
@line:1658  Cycle @182.00: [w]	writeback        | x14          | 0x42424242
@line:1747  Cycle @182.00: [d]	raw: 0x42771263  | addr: 0x002b8 |
@line:2432  Cycle @182.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x424
@line:181   Cycle @182.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0029c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @182.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x002bc | new_cnt: 1
@line:1723  Cycle @182.00: [W1]	ownning: 07      | releasing: 14| reg_onwrite[0]: 00004080
@line:1133  Cycle @183.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @183.00: [e]	exe_bypass.reg: x07 | .data: 42424242
@line:1250  Cycle @183.00: [e]	pc: 0x000002b8   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @183.00: [e]	0x00000001       | a: 42424242  | b: 42424242   | imm: 00000424 | result: 000006dc
@line:1262  Cycle @183.00: [e]	0x00000001       |a.a:000002b8  |a.b:00000424   | res: 000006dc |
@line:1401  Cycle @183.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000002bc   |
@line:1658  Cycle @183.00: [w]	writeback        | x07          | 0x42424000
@line:181   Cycle @183.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0029c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @183.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x002bc | new_cnt: 0
@line:1723  Cycle @183.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000000
@line:1658  Cycle @184.00: [w]	writeback        | x07          | 0x42424242
@line:181   Cycle @184.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002bc | ongoing: 0 | jump_flag: 0
@line:205   Cycle @184.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x002bc | new_cnt: 0
@line:1723  Cycle @184.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @185.00: [d]	raw: 0x00e00193  | addr: 0x002bc |
@line:2122  Cycle @185.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @185.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002bc | ongoing: 1 | jump_flag: 0
@line:205   Cycle @185.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x002c0 | new_cnt: 1
@line:1723  Cycle @185.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @186.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @186.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @186.00: [e]	pc: 0x000002bc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @186.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @186.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @186.00: [e]	own x03          |
@line:1747  Cycle @186.00: [d]	raw: 0x212125b7  | addr: 0x002c0 |
@line:1892  Cycle @186.00: [d]	u.lui.0110111    | rd: x11      |               |               |imm: 0x21212
@line:181   Cycle @186.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @186.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002c4 | new_cnt: 1
@line:1723  Cycle @186.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @187.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @187.00: [e]	exe_bypass.reg: x03 | .data: 0000000e
@line:1250  Cycle @187.00: [e]	pc: 0x000002c0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @187.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @187.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @187.00: [e]	own x11          |
@line:1747  Cycle @187.00: [d]	raw: 0x12158593  | addr: 0x002c4 |
@line:2122  Cycle @187.00: [d]	i.addi.0010011   | rd: x11      | rs1: x11      |               |imm: 0x121
@line:181   Cycle @187.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @187.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002c8 | new_cnt: 1
@line:1723  Cycle @187.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @188.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @188.00: [e]	exe_bypass.reg: x11 | .data: 21212000
@line:1250  Cycle @188.00: [e]	pc: 0x000002c4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @188.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @188.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @188.00: [e]	own x11          |
@line:1658  Cycle @188.00: [w]	writeback        | x03          | 0x0000000e
@line:1747  Cycle @188.00: [d]	raw: 0x00700613  | addr: 0x002c8 |
@line:2122  Cycle @188.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @188.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @188.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002cc | new_cnt: 1
@line:1723  Cycle @188.00: [W1]	ownning: 11      | releasing: 03| reg_onwrite[0]: 00000808
@line:1133  Cycle @189.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @189.00: [e]	exe_bypass.reg: x11 | .data: 21212121
@line:1250  Cycle @189.00: [e]	pc: 0x000002c8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @189.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @189.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @189.00: [e]	own x12          |
@line:1658  Cycle @189.00: [w]	writeback        | x11          | 0x21212000
@line:1747  Cycle @189.00: [d]	raw: 0x00c59733  | addr: 0x002cc |
@line:2937  Cycle @189.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @189.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @189.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002d0 | new_cnt: 1
@line:1723  Cycle @189.00: [W1]	ownning: 12      | releasing: 11| reg_onwrite[0]: 00000000
@line:498   Cycle @190.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @190.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @190.00: [e]	exe_bypass.reg: x12 | .data: 00000007
@line:1250  Cycle @190.00: [e]	pc: 0x000002cc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @190.00: [e]	0x00000020       | a: 21212121  | b: 00000007   | imm: 00000000 | result: 90909080
@line:1262  Cycle @190.00: [e]	0x00000020       |a.a:21212121  |a.b:00000007   | res: 90909080 |
@line:1507  Cycle @190.00: [e]	own x14          |
@line:1658  Cycle @190.00: [w]	writeback        | x11          | 0x21212121
@line:1747  Cycle @190.00: [d]	raw: 0x909093b7  | addr: 0x002d0 |
@line:1892  Cycle @190.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x90909
@line:181   Cycle @190.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @190.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002d4 | new_cnt: 1
@line:1723  Cycle @190.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @191.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @191.00: [e]	exe_bypass.reg: x14 | .data: 90909080
@line:1250  Cycle @191.00: [e]	pc: 0x000002d0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @191.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 90909000 | result: 90909000
@line:1262  Cycle @191.00: [e]	0x00000001       |a.a:00000000  |a.b:90909000   | res: 90909000 |
@line:1507  Cycle @191.00: [e]	own x07          |
@line:1658  Cycle @191.00: [w]	writeback        | x12          | 0x00000007
@line:1747  Cycle @191.00: [d]	raw: 0x08038393  | addr: 0x002d4 |
@line:2122  Cycle @191.00: [d]	i.addi.0010011   | rd: x07      | rs1: x07      |               |imm: 0x80
@line:181   Cycle @191.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @191.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002d8 | new_cnt: 1
@line:1723  Cycle @191.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:1133  Cycle @192.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @192.00: [e]	exe_bypass.reg: x07 | .data: 90909000
@line:1250  Cycle @192.00: [e]	pc: 0x000002d4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @192.00: [e]	0x00000001       | a: 90909000  | b: 00000000   | imm: 00000080 | result: 90909080
@line:1262  Cycle @192.00: [e]	0x00000001       |a.a:90909000  |a.b:00000080   | res: 90909080 |
@line:1507  Cycle @192.00: [e]	own x07          |
@line:1658  Cycle @192.00: [w]	writeback        | x14          | 0x90909080
@line:1747  Cycle @192.00: [d]	raw: 0x40771263  | addr: 0x002d8 |
@line:2432  Cycle @192.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x404
@line:181   Cycle @192.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x002bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @192.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x002dc | new_cnt: 1
@line:1723  Cycle @192.00: [W1]	ownning: 07      | releasing: 14| reg_onwrite[0]: 00004080
@line:1133  Cycle @193.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @193.00: [e]	exe_bypass.reg: x07 | .data: 90909080
@line:1250  Cycle @193.00: [e]	pc: 0x000002d8   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @193.00: [e]	0x00000001       | a: 90909080  | b: 90909080   | imm: 00000404 | result: 000006dc
@line:1262  Cycle @193.00: [e]	0x00000001       |a.a:000002d8  |a.b:00000404   | res: 000006dc |
@line:1401  Cycle @193.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000002dc   |
@line:1658  Cycle @193.00: [w]	writeback        | x07          | 0x90909000
@line:181   Cycle @193.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x002bc | ongoing: 1 | jump_flag: 0
@line:205   Cycle @193.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x002dc | new_cnt: 0
@line:1723  Cycle @193.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000000
@line:1658  Cycle @194.00: [w]	writeback        | x07          | 0x90909080
@line:181   Cycle @194.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002dc | ongoing: 0 | jump_flag: 0
@line:205   Cycle @194.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x002dc | new_cnt: 0
@line:1723  Cycle @194.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @195.00: [d]	raw: 0x00f00193  | addr: 0x002dc |
@line:2122  Cycle @195.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0xf
@line:181   Cycle @195.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002dc | ongoing: 1 | jump_flag: 0
@line:205   Cycle @195.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x002e0 | new_cnt: 1
@line:1723  Cycle @195.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @196.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @196.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @196.00: [e]	pc: 0x000002dc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @196.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000f | result: 0000000f
@line:1262  Cycle @196.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000f   | res: 0000000f |
@line:1507  Cycle @196.00: [e]	own x03          |
@line:1747  Cycle @196.00: [d]	raw: 0x212125b7  | addr: 0x002e0 |
@line:1892  Cycle @196.00: [d]	u.lui.0110111    | rd: x11      |               |               |imm: 0x21212
@line:181   Cycle @196.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @196.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002e4 | new_cnt: 1
@line:1723  Cycle @196.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @197.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @197.00: [e]	exe_bypass.reg: x03 | .data: 0000000f
@line:1250  Cycle @197.00: [e]	pc: 0x000002e0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @197.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @197.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @197.00: [e]	own x11          |
@line:1747  Cycle @197.00: [d]	raw: 0x12158593  | addr: 0x002e4 |
@line:2122  Cycle @197.00: [d]	i.addi.0010011   | rd: x11      | rs1: x11      |               |imm: 0x121
@line:181   Cycle @197.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @197.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002e8 | new_cnt: 1
@line:1723  Cycle @197.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @198.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @198.00: [e]	exe_bypass.reg: x11 | .data: 21212000
@line:1250  Cycle @198.00: [e]	pc: 0x000002e4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @198.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @198.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @198.00: [e]	own x11          |
@line:1658  Cycle @198.00: [w]	writeback        | x03          | 0x0000000f
@line:1747  Cycle @198.00: [d]	raw: 0x00e00613  | addr: 0x002e8 |
@line:2122  Cycle @198.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @198.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @198.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002ec | new_cnt: 1
@line:1723  Cycle @198.00: [W1]	ownning: 11      | releasing: 03| reg_onwrite[0]: 00000808
@line:1133  Cycle @199.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @199.00: [e]	exe_bypass.reg: x11 | .data: 21212121
@line:1250  Cycle @199.00: [e]	pc: 0x000002e8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @199.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @199.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @199.00: [e]	own x12          |
@line:1658  Cycle @199.00: [w]	writeback        | x11          | 0x21212000
@line:1747  Cycle @199.00: [d]	raw: 0x00c59733  | addr: 0x002ec |
@line:2937  Cycle @199.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @199.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @199.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002f0 | new_cnt: 1
@line:1723  Cycle @199.00: [W1]	ownning: 12      | releasing: 11| reg_onwrite[0]: 00000000
@line:498   Cycle @200.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @200.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @200.00: [e]	exe_bypass.reg: x12 | .data: 0000000e
@line:1250  Cycle @200.00: [e]	pc: 0x000002ec   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @200.00: [e]	0x00000020       | a: 21212121  | b: 0000000e   | imm: 00000000 | result: 48484000
@line:1262  Cycle @200.00: [e]	0x00000020       |a.a:21212121  |a.b:0000000e   | res: 48484000 |
@line:1507  Cycle @200.00: [e]	own x14          |
@line:1658  Cycle @200.00: [w]	writeback        | x11          | 0x21212121
@line:1747  Cycle @200.00: [d]	raw: 0x484843b7  | addr: 0x002f0 |
@line:1892  Cycle @200.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x48484
@line:181   Cycle @200.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @200.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x002f4 | new_cnt: 1
@line:1723  Cycle @200.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @201.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @201.00: [e]	exe_bypass.reg: x14 | .data: 48484000
@line:1250  Cycle @201.00: [e]	pc: 0x000002f0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @201.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 48484000 | result: 48484000
@line:1262  Cycle @201.00: [e]	0x00000001       |a.a:00000000  |a.b:48484000   | res: 48484000 |
@line:1507  Cycle @201.00: [e]	own x07          |
@line:1658  Cycle @201.00: [w]	writeback        | x12          | 0x0000000e
@line:1747  Cycle @201.00: [d]	raw: 0x3e771463  | addr: 0x002f4 |
@line:2432  Cycle @201.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x3e8
@line:181   Cycle @201.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x002dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @201.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x002f8 | new_cnt: 1
@line:1723  Cycle @201.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @202.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @202.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @202.00: [e]	exe_bypass.reg: x07 | .data: 48484000
@line:1250  Cycle @202.00: [e]	pc: 0x000002f4   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @202.00: [e]	0x00000001       | a: 48484000  | b: 48484000   | imm: 000003e8 | result: 000006dc
@line:1262  Cycle @202.00: [e]	0x00000001       |a.a:000002f4  |a.b:000003e8   | res: 000006dc |
@line:1401  Cycle @202.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000002f8   |
@line:1658  Cycle @202.00: [w]	writeback        | x14          | 0x48484000
@line:181   Cycle @202.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x002dc | ongoing: 1 | jump_flag: 0
@line:205   Cycle @202.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x002f8 | new_cnt: 0
@line:1723  Cycle @202.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @203.00: [w]	writeback        | x07          | 0x48484000
@line:181   Cycle @203.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002f8 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @203.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x002f8 | new_cnt: 0
@line:1723  Cycle @203.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @204.00: [d]	raw: 0x01000193  | addr: 0x002f8 |
@line:2122  Cycle @204.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x10
@line:181   Cycle @204.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002f8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @204.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x002fc | new_cnt: 1
@line:1723  Cycle @204.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @205.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @205.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @205.00: [e]	pc: 0x000002f8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @205.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000010 | result: 00000010
@line:1262  Cycle @205.00: [e]	0x00000001       |a.a:00000000  |a.b:00000010   | res: 00000010 |
@line:1507  Cycle @205.00: [e]	own x03          |
@line:1747  Cycle @205.00: [d]	raw: 0x212125b7  | addr: 0x002fc |
@line:1892  Cycle @205.00: [d]	u.lui.0110111    | rd: x11      |               |               |imm: 0x21212
@line:181   Cycle @205.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @205.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00300 | new_cnt: 1
@line:1723  Cycle @205.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @206.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @206.00: [e]	exe_bypass.reg: x03 | .data: 00000010
@line:1250  Cycle @206.00: [e]	pc: 0x000002fc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @206.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @206.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @206.00: [e]	own x11          |
@line:1747  Cycle @206.00: [d]	raw: 0x12158593  | addr: 0x00300 |
@line:2122  Cycle @206.00: [d]	i.addi.0010011   | rd: x11      | rs1: x11      |               |imm: 0x121
@line:181   Cycle @206.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @206.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00304 | new_cnt: 1
@line:1723  Cycle @206.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @207.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @207.00: [e]	exe_bypass.reg: x11 | .data: 21212000
@line:1250  Cycle @207.00: [e]	pc: 0x00000300   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @207.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @207.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @207.00: [e]	own x11          |
@line:1658  Cycle @207.00: [w]	writeback        | x03          | 0x00000010
@line:1747  Cycle @207.00: [d]	raw: 0x01f00613  | addr: 0x00304 |
@line:2122  Cycle @207.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @207.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @207.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00308 | new_cnt: 1
@line:1723  Cycle @207.00: [W1]	ownning: 11      | releasing: 03| reg_onwrite[0]: 00000808
@line:1133  Cycle @208.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @208.00: [e]	exe_bypass.reg: x11 | .data: 21212121
@line:1250  Cycle @208.00: [e]	pc: 0x00000304   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @208.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @208.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @208.00: [e]	own x12          |
@line:1658  Cycle @208.00: [w]	writeback        | x11          | 0x21212000
@line:1747  Cycle @208.00: [d]	raw: 0x00c59733  | addr: 0x00308 |
@line:2937  Cycle @208.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @208.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @208.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0030c | new_cnt: 1
@line:1723  Cycle @208.00: [W1]	ownning: 12      | releasing: 11| reg_onwrite[0]: 00000000
@line:498   Cycle @209.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @209.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @209.00: [e]	exe_bypass.reg: x12 | .data: 0000001f
@line:1250  Cycle @209.00: [e]	pc: 0x00000308   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @209.00: [e]	0x00000020       | a: 21212121  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @209.00: [e]	0x00000020       |a.a:21212121  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @209.00: [e]	own x14          |
@line:1658  Cycle @209.00: [w]	writeback        | x11          | 0x21212121
@line:1747  Cycle @209.00: [d]	raw: 0x800003b7  | addr: 0x0030c |
@line:1892  Cycle @209.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x80000
@line:181   Cycle @209.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x002f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @209.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00310 | new_cnt: 1
@line:1723  Cycle @209.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @210.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @210.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @210.00: [e]	pc: 0x0000030c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @210.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 80000000 | result: 80000000
@line:1262  Cycle @210.00: [e]	0x00000001       |a.a:00000000  |a.b:80000000   | res: 80000000 |
@line:1507  Cycle @210.00: [e]	own x07          |
@line:1658  Cycle @210.00: [w]	writeback        | x12          | 0x0000001f
@line:1747  Cycle @210.00: [d]	raw: 0x3c771663  | addr: 0x00310 |
@line:2432  Cycle @210.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x3cc
@line:181   Cycle @210.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x002f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @210.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00314 | new_cnt: 1
@line:1723  Cycle @210.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @211.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @211.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @211.00: [e]	exe_bypass.reg: x07 | .data: 80000000
@line:1250  Cycle @211.00: [e]	pc: 0x00000310   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @211.00: [e]	0x00000001       | a: 80000000  | b: 80000000   | imm: 000003cc | result: 000006dc
@line:1262  Cycle @211.00: [e]	0x00000001       |a.a:00000310  |a.b:000003cc   | res: 000006dc |
@line:1401  Cycle @211.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000314   |
@line:1658  Cycle @211.00: [w]	writeback        | x14          | 0x80000000
@line:181   Cycle @211.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x002f8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @211.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00314 | new_cnt: 0
@line:1723  Cycle @211.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @212.00: [w]	writeback        | x07          | 0x80000000
@line:181   Cycle @212.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00314 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @212.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00314 | new_cnt: 0
@line:1723  Cycle @212.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @213.00: [d]	raw: 0x01100193  | addr: 0x00314 |
@line:2122  Cycle @213.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x11
@line:181   Cycle @213.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00314 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @213.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00318 | new_cnt: 1
@line:1723  Cycle @213.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @214.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @214.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @214.00: [e]	pc: 0x00000314   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @214.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000011 | result: 00000011
@line:1262  Cycle @214.00: [e]	0x00000001       |a.a:00000000  |a.b:00000011   | res: 00000011 |
@line:1507  Cycle @214.00: [e]	own x03          |
@line:1747  Cycle @214.00: [d]	raw: 0x212125b7  | addr: 0x00318 |
@line:1892  Cycle @214.00: [d]	u.lui.0110111    | rd: x11      |               |               |imm: 0x21212
@line:181   Cycle @214.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00314 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @214.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0031c | new_cnt: 1
@line:1723  Cycle @214.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @215.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @215.00: [e]	exe_bypass.reg: x03 | .data: 00000011
@line:1250  Cycle @215.00: [e]	pc: 0x00000318   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @215.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @215.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @215.00: [e]	own x11          |
@line:1747  Cycle @215.00: [d]	raw: 0x12158593  | addr: 0x0031c |
@line:2122  Cycle @215.00: [d]	i.addi.0010011   | rd: x11      | rs1: x11      |               |imm: 0x121
@line:181   Cycle @215.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00314 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @215.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00320 | new_cnt: 1
@line:1723  Cycle @215.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @216.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @216.00: [e]	exe_bypass.reg: x11 | .data: 21212000
@line:1250  Cycle @216.00: [e]	pc: 0x0000031c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @216.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @216.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @216.00: [e]	own x11          |
@line:1658  Cycle @216.00: [w]	writeback        | x03          | 0x00000011
@line:1747  Cycle @216.00: [d]	raw: 0xfc000613  | addr: 0x00320 |
@line:2122  Cycle @216.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0xfc0
@line:181   Cycle @216.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00314 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @216.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00324 | new_cnt: 1
@line:1723  Cycle @216.00: [W1]	ownning: 11      | releasing: 03| reg_onwrite[0]: 00000808
@line:1133  Cycle @217.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @217.00: [e]	exe_bypass.reg: x11 | .data: 21212121
@line:1250  Cycle @217.00: [e]	pc: 0x00000320   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @217.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffffc0 | result: ffffffc0
@line:1262  Cycle @217.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffffc0   | res: ffffffc0 |
@line:1507  Cycle @217.00: [e]	own x12          |
@line:1658  Cycle @217.00: [w]	writeback        | x11          | 0x21212000
@line:1747  Cycle @217.00: [d]	raw: 0x00c59733  | addr: 0x00324 |
@line:2937  Cycle @217.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @217.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00314 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @217.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00328 | new_cnt: 1
@line:1723  Cycle @217.00: [W1]	ownning: 12      | releasing: 11| reg_onwrite[0]: 00000000
@line:498   Cycle @218.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @218.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @218.00: [e]	exe_bypass.reg: x12 | .data: ffffffc0
@line:1250  Cycle @218.00: [e]	pc: 0x00000324   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @218.00: [e]	0x00000020       | a: 21212121  | b: ffffffc0   | imm: 00000000 | result: 21212121
@line:1262  Cycle @218.00: [e]	0x00000020       |a.a:21212121  |a.b:ffffffc0   | res: 21212121 |
@line:1507  Cycle @218.00: [e]	own x14          |
@line:1658  Cycle @218.00: [w]	writeback        | x11          | 0x21212121
@line:1747  Cycle @218.00: [d]	raw: 0x212123b7  | addr: 0x00328 |
@line:1892  Cycle @218.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x21212
@line:181   Cycle @218.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00314 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @218.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0032c | new_cnt: 1
@line:1723  Cycle @218.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @219.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @219.00: [e]	exe_bypass.reg: x14 | .data: 21212121
@line:1250  Cycle @219.00: [e]	pc: 0x00000328   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @219.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @219.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @219.00: [e]	own x07          |
@line:1658  Cycle @219.00: [w]	writeback        | x12          | 0xffffffc0
@line:1747  Cycle @219.00: [d]	raw: 0x12138393  | addr: 0x0032c |
@line:2122  Cycle @219.00: [d]	i.addi.0010011   | rd: x07      | rs1: x07      |               |imm: 0x121
@line:181   Cycle @219.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00314 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @219.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00330 | new_cnt: 1
@line:1723  Cycle @219.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:1133  Cycle @220.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @220.00: [e]	exe_bypass.reg: x07 | .data: 21212000
@line:1250  Cycle @220.00: [e]	pc: 0x0000032c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @220.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @220.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @220.00: [e]	own x07          |
@line:1658  Cycle @220.00: [w]	writeback        | x14          | 0x21212121
@line:1747  Cycle @220.00: [d]	raw: 0x3a771663  | addr: 0x00330 |
@line:2432  Cycle @220.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x3ac
@line:181   Cycle @220.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00314 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @220.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00334 | new_cnt: 1
@line:1723  Cycle @220.00: [W1]	ownning: 07      | releasing: 14| reg_onwrite[0]: 00004080
@line:1133  Cycle @221.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @221.00: [e]	exe_bypass.reg: x07 | .data: 21212121
@line:1250  Cycle @221.00: [e]	pc: 0x00000330   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @221.00: [e]	0x00000001       | a: 21212121  | b: 21212121   | imm: 000003ac | result: 000006dc
@line:1262  Cycle @221.00: [e]	0x00000001       |a.a:00000330  |a.b:000003ac   | res: 000006dc |
@line:1401  Cycle @221.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000334   |
@line:1658  Cycle @221.00: [w]	writeback        | x07          | 0x21212000
@line:181   Cycle @221.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00314 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @221.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00334 | new_cnt: 0
@line:1723  Cycle @221.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000000
@line:1658  Cycle @222.00: [w]	writeback        | x07          | 0x21212121
@line:181   Cycle @222.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00334 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @222.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00334 | new_cnt: 0
@line:1723  Cycle @222.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @223.00: [d]	raw: 0x01200193  | addr: 0x00334 |
@line:2122  Cycle @223.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x12
@line:181   Cycle @223.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00334 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @223.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00338 | new_cnt: 1
@line:1723  Cycle @223.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @224.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @224.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @224.00: [e]	pc: 0x00000334   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @224.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000012 | result: 00000012
@line:1262  Cycle @224.00: [e]	0x00000001       |a.a:00000000  |a.b:00000012   | res: 00000012 |
@line:1507  Cycle @224.00: [e]	own x03          |
@line:1747  Cycle @224.00: [d]	raw: 0x212125b7  | addr: 0x00338 |
@line:1892  Cycle @224.00: [d]	u.lui.0110111    | rd: x11      |               |               |imm: 0x21212
@line:181   Cycle @224.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00334 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @224.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0033c | new_cnt: 1
@line:1723  Cycle @224.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @225.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @225.00: [e]	exe_bypass.reg: x03 | .data: 00000012
@line:1250  Cycle @225.00: [e]	pc: 0x00000338   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @225.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @225.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @225.00: [e]	own x11          |
@line:1747  Cycle @225.00: [d]	raw: 0x12158593  | addr: 0x0033c |
@line:2122  Cycle @225.00: [d]	i.addi.0010011   | rd: x11      | rs1: x11      |               |imm: 0x121
@line:181   Cycle @225.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00334 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @225.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00340 | new_cnt: 1
@line:1723  Cycle @225.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @226.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @226.00: [e]	exe_bypass.reg: x11 | .data: 21212000
@line:1250  Cycle @226.00: [e]	pc: 0x0000033c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @226.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @226.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @226.00: [e]	own x11          |
@line:1658  Cycle @226.00: [w]	writeback        | x03          | 0x00000012
@line:1747  Cycle @226.00: [d]	raw: 0xfc100613  | addr: 0x00340 |
@line:2122  Cycle @226.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0xfc1
@line:181   Cycle @226.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00334 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @226.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00344 | new_cnt: 1
@line:1723  Cycle @226.00: [W1]	ownning: 11      | releasing: 03| reg_onwrite[0]: 00000808
@line:1133  Cycle @227.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @227.00: [e]	exe_bypass.reg: x11 | .data: 21212121
@line:1250  Cycle @227.00: [e]	pc: 0x00000340   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @227.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffffc1 | result: ffffffc1
@line:1262  Cycle @227.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffffc1   | res: ffffffc1 |
@line:1507  Cycle @227.00: [e]	own x12          |
@line:1658  Cycle @227.00: [w]	writeback        | x11          | 0x21212000
@line:1747  Cycle @227.00: [d]	raw: 0x00c59733  | addr: 0x00344 |
@line:2937  Cycle @227.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @227.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00334 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @227.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00348 | new_cnt: 1
@line:1723  Cycle @227.00: [W1]	ownning: 12      | releasing: 11| reg_onwrite[0]: 00000000
@line:498   Cycle @228.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @228.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @228.00: [e]	exe_bypass.reg: x12 | .data: ffffffc1
@line:1250  Cycle @228.00: [e]	pc: 0x00000344   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @228.00: [e]	0x00000020       | a: 21212121  | b: ffffffc1   | imm: 00000000 | result: 42424242
@line:1262  Cycle @228.00: [e]	0x00000020       |a.a:21212121  |a.b:ffffffc1   | res: 42424242 |
@line:1507  Cycle @228.00: [e]	own x14          |
@line:1658  Cycle @228.00: [w]	writeback        | x11          | 0x21212121
@line:1747  Cycle @228.00: [d]	raw: 0x424243b7  | addr: 0x00348 |
@line:1892  Cycle @228.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x42424
@line:181   Cycle @228.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00334 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @228.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0034c | new_cnt: 1
@line:1723  Cycle @228.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @229.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @229.00: [e]	exe_bypass.reg: x14 | .data: 42424242
@line:1250  Cycle @229.00: [e]	pc: 0x00000348   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @229.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 42424000 | result: 42424000
@line:1262  Cycle @229.00: [e]	0x00000001       |a.a:00000000  |a.b:42424000   | res: 42424000 |
@line:1507  Cycle @229.00: [e]	own x07          |
@line:1658  Cycle @229.00: [w]	writeback        | x12          | 0xffffffc1
@line:1747  Cycle @229.00: [d]	raw: 0x24238393  | addr: 0x0034c |
@line:2122  Cycle @229.00: [d]	i.addi.0010011   | rd: x07      | rs1: x07      |               |imm: 0x242
@line:181   Cycle @229.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00334 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @229.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00350 | new_cnt: 1
@line:1723  Cycle @229.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:1133  Cycle @230.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @230.00: [e]	exe_bypass.reg: x07 | .data: 42424000
@line:1250  Cycle @230.00: [e]	pc: 0x0000034c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @230.00: [e]	0x00000001       | a: 42424000  | b: 00000000   | imm: 00000242 | result: 42424242
@line:1262  Cycle @230.00: [e]	0x00000001       |a.a:42424000  |a.b:00000242   | res: 42424242 |
@line:1507  Cycle @230.00: [e]	own x07          |
@line:1658  Cycle @230.00: [w]	writeback        | x14          | 0x42424242
@line:1747  Cycle @230.00: [d]	raw: 0x38771663  | addr: 0x00350 |
@line:2432  Cycle @230.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x38c
@line:181   Cycle @230.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00334 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @230.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00354 | new_cnt: 1
@line:1723  Cycle @230.00: [W1]	ownning: 07      | releasing: 14| reg_onwrite[0]: 00004080
@line:1133  Cycle @231.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @231.00: [e]	exe_bypass.reg: x07 | .data: 42424242
@line:1250  Cycle @231.00: [e]	pc: 0x00000350   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @231.00: [e]	0x00000001       | a: 42424242  | b: 42424242   | imm: 0000038c | result: 000006dc
@line:1262  Cycle @231.00: [e]	0x00000001       |a.a:00000350  |a.b:0000038c   | res: 000006dc |
@line:1401  Cycle @231.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000354   |
@line:1658  Cycle @231.00: [w]	writeback        | x07          | 0x42424000
@line:181   Cycle @231.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00334 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @231.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00354 | new_cnt: 0
@line:1723  Cycle @231.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000000
@line:1658  Cycle @232.00: [w]	writeback        | x07          | 0x42424242
@line:181   Cycle @232.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00354 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @232.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00354 | new_cnt: 0
@line:1723  Cycle @232.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @233.00: [d]	raw: 0x01300193  | addr: 0x00354 |
@line:2122  Cycle @233.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x13
@line:181   Cycle @233.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00354 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @233.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00358 | new_cnt: 1
@line:1723  Cycle @233.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @234.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @234.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @234.00: [e]	pc: 0x00000354   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @234.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000013 | result: 00000013
@line:1262  Cycle @234.00: [e]	0x00000001       |a.a:00000000  |a.b:00000013   | res: 00000013 |
@line:1507  Cycle @234.00: [e]	own x03          |
@line:1747  Cycle @234.00: [d]	raw: 0x212125b7  | addr: 0x00358 |
@line:1892  Cycle @234.00: [d]	u.lui.0110111    | rd: x11      |               |               |imm: 0x21212
@line:181   Cycle @234.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00354 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @234.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0035c | new_cnt: 1
@line:1723  Cycle @234.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @235.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @235.00: [e]	exe_bypass.reg: x03 | .data: 00000013
@line:1250  Cycle @235.00: [e]	pc: 0x00000358   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @235.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @235.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @235.00: [e]	own x11          |
@line:1747  Cycle @235.00: [d]	raw: 0x12158593  | addr: 0x0035c |
@line:2122  Cycle @235.00: [d]	i.addi.0010011   | rd: x11      | rs1: x11      |               |imm: 0x121
@line:181   Cycle @235.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00354 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @235.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00360 | new_cnt: 1
@line:1723  Cycle @235.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @236.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @236.00: [e]	exe_bypass.reg: x11 | .data: 21212000
@line:1250  Cycle @236.00: [e]	pc: 0x0000035c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @236.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @236.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @236.00: [e]	own x11          |
@line:1658  Cycle @236.00: [w]	writeback        | x03          | 0x00000013
@line:1747  Cycle @236.00: [d]	raw: 0xfc700613  | addr: 0x00360 |
@line:2122  Cycle @236.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0xfc7
@line:181   Cycle @236.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00354 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @236.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00364 | new_cnt: 1
@line:1723  Cycle @236.00: [W1]	ownning: 11      | releasing: 03| reg_onwrite[0]: 00000808
@line:1133  Cycle @237.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @237.00: [e]	exe_bypass.reg: x11 | .data: 21212121
@line:1250  Cycle @237.00: [e]	pc: 0x00000360   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @237.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffffc7 | result: ffffffc7
@line:1262  Cycle @237.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffffc7   | res: ffffffc7 |
@line:1507  Cycle @237.00: [e]	own x12          |
@line:1658  Cycle @237.00: [w]	writeback        | x11          | 0x21212000
@line:1747  Cycle @237.00: [d]	raw: 0x00c59733  | addr: 0x00364 |
@line:2937  Cycle @237.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @237.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00354 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @237.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00368 | new_cnt: 1
@line:1723  Cycle @237.00: [W1]	ownning: 12      | releasing: 11| reg_onwrite[0]: 00000000
@line:498   Cycle @238.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @238.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @238.00: [e]	exe_bypass.reg: x12 | .data: ffffffc7
@line:1250  Cycle @238.00: [e]	pc: 0x00000364   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @238.00: [e]	0x00000020       | a: 21212121  | b: ffffffc7   | imm: 00000000 | result: 90909080
@line:1262  Cycle @238.00: [e]	0x00000020       |a.a:21212121  |a.b:ffffffc7   | res: 90909080 |
@line:1507  Cycle @238.00: [e]	own x14          |
@line:1658  Cycle @238.00: [w]	writeback        | x11          | 0x21212121
@line:1747  Cycle @238.00: [d]	raw: 0x909093b7  | addr: 0x00368 |
@line:1892  Cycle @238.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x90909
@line:181   Cycle @238.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00354 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @238.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0036c | new_cnt: 1
@line:1723  Cycle @238.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @239.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @239.00: [e]	exe_bypass.reg: x14 | .data: 90909080
@line:1250  Cycle @239.00: [e]	pc: 0x00000368   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @239.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 90909000 | result: 90909000
@line:1262  Cycle @239.00: [e]	0x00000001       |a.a:00000000  |a.b:90909000   | res: 90909000 |
@line:1507  Cycle @239.00: [e]	own x07          |
@line:1658  Cycle @239.00: [w]	writeback        | x12          | 0xffffffc7
@line:1747  Cycle @239.00: [d]	raw: 0x08038393  | addr: 0x0036c |
@line:2122  Cycle @239.00: [d]	i.addi.0010011   | rd: x07      | rs1: x07      |               |imm: 0x80
@line:181   Cycle @239.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00354 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @239.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00370 | new_cnt: 1
@line:1723  Cycle @239.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:1133  Cycle @240.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @240.00: [e]	exe_bypass.reg: x07 | .data: 90909000
@line:1250  Cycle @240.00: [e]	pc: 0x0000036c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @240.00: [e]	0x00000001       | a: 90909000  | b: 00000000   | imm: 00000080 | result: 90909080
@line:1262  Cycle @240.00: [e]	0x00000001       |a.a:90909000  |a.b:00000080   | res: 90909080 |
@line:1507  Cycle @240.00: [e]	own x07          |
@line:1658  Cycle @240.00: [w]	writeback        | x14          | 0x90909080
@line:1747  Cycle @240.00: [d]	raw: 0x36771663  | addr: 0x00370 |
@line:2432  Cycle @240.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x36c
@line:181   Cycle @240.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00354 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @240.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00374 | new_cnt: 1
@line:1723  Cycle @240.00: [W1]	ownning: 07      | releasing: 14| reg_onwrite[0]: 00004080
@line:1133  Cycle @241.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @241.00: [e]	exe_bypass.reg: x07 | .data: 90909080
@line:1250  Cycle @241.00: [e]	pc: 0x00000370   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @241.00: [e]	0x00000001       | a: 90909080  | b: 90909080   | imm: 0000036c | result: 000006dc
@line:1262  Cycle @241.00: [e]	0x00000001       |a.a:00000370  |a.b:0000036c   | res: 000006dc |
@line:1401  Cycle @241.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000374   |
@line:1658  Cycle @241.00: [w]	writeback        | x07          | 0x90909000
@line:181   Cycle @241.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00354 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @241.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00374 | new_cnt: 0
@line:1723  Cycle @241.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000000
@line:1658  Cycle @242.00: [w]	writeback        | x07          | 0x90909080
@line:181   Cycle @242.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00374 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @242.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00374 | new_cnt: 0
@line:1723  Cycle @242.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @243.00: [d]	raw: 0x01400193  | addr: 0x00374 |
@line:2122  Cycle @243.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x14
@line:181   Cycle @243.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00374 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @243.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00378 | new_cnt: 1
@line:1723  Cycle @243.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @244.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @244.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @244.00: [e]	pc: 0x00000374   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @244.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000014 | result: 00000014
@line:1262  Cycle @244.00: [e]	0x00000001       |a.a:00000000  |a.b:00000014   | res: 00000014 |
@line:1507  Cycle @244.00: [e]	own x03          |
@line:1747  Cycle @244.00: [d]	raw: 0x212125b7  | addr: 0x00378 |
@line:1892  Cycle @244.00: [d]	u.lui.0110111    | rd: x11      |               |               |imm: 0x21212
@line:181   Cycle @244.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00374 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @244.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0037c | new_cnt: 1
@line:1723  Cycle @244.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @245.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @245.00: [e]	exe_bypass.reg: x03 | .data: 00000014
@line:1250  Cycle @245.00: [e]	pc: 0x00000378   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @245.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 21212000 | result: 21212000
@line:1262  Cycle @245.00: [e]	0x00000001       |a.a:00000000  |a.b:21212000   | res: 21212000 |
@line:1507  Cycle @245.00: [e]	own x11          |
@line:1747  Cycle @245.00: [d]	raw: 0x12158593  | addr: 0x0037c |
@line:2122  Cycle @245.00: [d]	i.addi.0010011   | rd: x11      | rs1: x11      |               |imm: 0x121
@line:181   Cycle @245.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00374 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @245.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00380 | new_cnt: 1
@line:1723  Cycle @245.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @246.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @246.00: [e]	exe_bypass.reg: x11 | .data: 21212000
@line:1250  Cycle @246.00: [e]	pc: 0x0000037c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @246.00: [e]	0x00000001       | a: 21212000  | b: 00000000   | imm: 00000121 | result: 21212121
@line:1262  Cycle @246.00: [e]	0x00000001       |a.a:21212000  |a.b:00000121   | res: 21212121 |
@line:1507  Cycle @246.00: [e]	own x11          |
@line:1658  Cycle @246.00: [w]	writeback        | x03          | 0x00000014
@line:1747  Cycle @246.00: [d]	raw: 0xfce00613  | addr: 0x00380 |
@line:2122  Cycle @246.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0xfce
@line:181   Cycle @246.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00374 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @246.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00384 | new_cnt: 1
@line:1723  Cycle @246.00: [W1]	ownning: 11      | releasing: 03| reg_onwrite[0]: 00000808
@line:1133  Cycle @247.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @247.00: [e]	exe_bypass.reg: x11 | .data: 21212121
@line:1250  Cycle @247.00: [e]	pc: 0x00000380   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @247.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: ffffffce | result: ffffffce
@line:1262  Cycle @247.00: [e]	0x00000001       |a.a:00000000  |a.b:ffffffce   | res: ffffffce |
@line:1507  Cycle @247.00: [e]	own x12          |
@line:1658  Cycle @247.00: [w]	writeback        | x11          | 0x21212000
@line:1747  Cycle @247.00: [d]	raw: 0x00c59733  | addr: 0x00384 |
@line:2937  Cycle @247.00: [d]	r.sll.0110011    | rd: x14      | rs1: x11      | rs2: x12      
@line:181   Cycle @247.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00374 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @247.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00388 | new_cnt: 1
@line:1723  Cycle @247.00: [W1]	ownning: 12      | releasing: 11| reg_onwrite[0]: 00000000
@line:498   Cycle @248.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @248.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @248.00: [e]	exe_bypass.reg: x12 | .data: ffffffce
@line:1250  Cycle @248.00: [e]	pc: 0x00000384   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @248.00: [e]	0x00000020       | a: 21212121  | b: ffffffce   | imm: 00000000 | result: 48484000
@line:1262  Cycle @248.00: [e]	0x00000020       |a.a:21212121  |a.b:ffffffce   | res: 48484000 |
@line:1507  Cycle @248.00: [e]	own x14          |
@line:1658  Cycle @248.00: [w]	writeback        | x11          | 0x21212121
@line:1747  Cycle @248.00: [d]	raw: 0x484843b7  | addr: 0x00388 |
@line:1892  Cycle @248.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x48484
@line:181   Cycle @248.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00374 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @248.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0038c | new_cnt: 1
@line:1723  Cycle @248.00: [W1]	ownning: 14      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @249.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @249.00: [e]	exe_bypass.reg: x14 | .data: 48484000
@line:1250  Cycle @249.00: [e]	pc: 0x00000388   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @249.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 48484000 | result: 48484000
@line:1262  Cycle @249.00: [e]	0x00000001       |a.a:00000000  |a.b:48484000   | res: 48484000 |
@line:1507  Cycle @249.00: [e]	own x07          |
@line:1658  Cycle @249.00: [w]	writeback        | x12          | 0xffffffce
@line:1747  Cycle @249.00: [d]	raw: 0x34771863  | addr: 0x0038c |
@line:2432  Cycle @249.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x350
@line:181   Cycle @249.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00374 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @249.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00390 | new_cnt: 1
@line:1723  Cycle @249.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00005000
@line:498   Cycle @250.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @250.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @250.00: [e]	exe_bypass.reg: x07 | .data: 48484000
@line:1250  Cycle @250.00: [e]	pc: 0x0000038c   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @250.00: [e]	0x00000001       | a: 48484000  | b: 48484000   | imm: 00000350 | result: 000006dc
@line:1262  Cycle @250.00: [e]	0x00000001       |a.a:0000038c  |a.b:00000350   | res: 000006dc |
@line:1401  Cycle @250.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000390   |
@line:1658  Cycle @250.00: [w]	writeback        | x14          | 0x48484000
@line:181   Cycle @250.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00374 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @250.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00390 | new_cnt: 0
@line:1723  Cycle @250.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004080
@line:1658  Cycle @251.00: [w]	writeback        | x07          | 0x48484000
@line:181   Cycle @251.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00390 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @251.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00390 | new_cnt: 0
@line:1723  Cycle @251.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @252.00: [d]	raw: 0x01600193  | addr: 0x00390 |
@line:2122  Cycle @252.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x16
@line:181   Cycle @252.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00390 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @252.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00394 | new_cnt: 1
@line:1723  Cycle @252.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @253.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @253.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @253.00: [e]	pc: 0x00000390   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @253.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000016 | result: 00000016
@line:1262  Cycle @253.00: [e]	0x00000001       |a.a:00000000  |a.b:00000016   | res: 00000016 |
@line:1507  Cycle @253.00: [e]	own x03          |
@line:1747  Cycle @253.00: [d]	raw: 0x00100593  | addr: 0x00394 |
@line:2122  Cycle @253.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @253.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00390 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @253.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00398 | new_cnt: 1
@line:1723  Cycle @253.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @254.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @254.00: [e]	exe_bypass.reg: x03 | .data: 00000016
@line:1250  Cycle @254.00: [e]	pc: 0x00000394   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @254.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @254.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @254.00: [e]	own x11          |
@line:1747  Cycle @254.00: [d]	raw: 0x00700613  | addr: 0x00398 |
@line:2122  Cycle @254.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @254.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00390 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @254.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0039c | new_cnt: 1
@line:1723  Cycle @254.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @255.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @255.00: [e]	exe_bypass.reg: x11 | .data: 00000001
@line:1250  Cycle @255.00: [e]	pc: 0x00000398   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @255.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @255.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @255.00: [e]	own x12          |
@line:1658  Cycle @255.00: [w]	writeback        | x03          | 0x00000016
@line:1747  Cycle @255.00: [d]	raw: 0x00c595b3  | addr: 0x0039c |
@line:2937  Cycle @255.00: [d]	r.sll.0110011    | rd: x11      | rs1: x11      | rs2: x12      
@line:181   Cycle @255.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00390 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @255.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003a0 | new_cnt: 1
@line:1723  Cycle @255.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @256.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:594   Cycle @256.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rd_valid: 0 | (~(on_write >> rd))[0:0]: 0 |
@line:1133  Cycle @256.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @256.00: [e]	exe_bypass.reg: x12 | .data: 00000007
@line:1250  Cycle @256.00: [e]	pc: 0x0000039c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @256.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @256.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @256.00: [e]	own x11          |
@line:1658  Cycle @256.00: [w]	writeback        | x11          | 0x00000001
@line:1747  Cycle @256.00: [d]	raw: 0x08000393  | addr: 0x003a0 |
@line:2122  Cycle @256.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x80
@line:181   Cycle @256.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00390 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @256.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003a4 | new_cnt: 1
@line:1723  Cycle @256.00: [W1]	ownning: 11      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @257.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @257.00: [e]	exe_bypass.reg: x11 | .data: 00000080
@line:1250  Cycle @257.00: [e]	pc: 0x000003a0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @257.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000080 | result: 00000080
@line:1262  Cycle @257.00: [e]	0x00000001       |a.a:00000000  |a.b:00000080   | res: 00000080 |
@line:1507  Cycle @257.00: [e]	own x07          |
@line:1658  Cycle @257.00: [w]	writeback        | x12          | 0x00000007
@line:1747  Cycle @257.00: [d]	raw: 0x32759c63  | addr: 0x003a4 |
@line:2432  Cycle @257.00: [d]	b.bne.1100011    |              | rs1: x11      | rs2: x07      |imm: 0x338
@line:181   Cycle @257.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00390 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @257.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x003a8 | new_cnt: 1
@line:1723  Cycle @257.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00001800
@line:498   Cycle @258.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @258.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @258.00: [e]	exe_bypass.reg: x07 | .data: 00000080
@line:1250  Cycle @258.00: [e]	pc: 0x000003a4   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @258.00: [e]	0x00000001       | a: 00000080  | b: 00000080   | imm: 00000338 | result: 000006dc
@line:1262  Cycle @258.00: [e]	0x00000001       |a.a:000003a4  |a.b:00000338   | res: 000006dc |
@line:1401  Cycle @258.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000003a8   |
@line:1658  Cycle @258.00: [w]	writeback        | x11          | 0x00000080
@line:181   Cycle @258.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00390 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @258.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x003a8 | new_cnt: 0
@line:1723  Cycle @258.00: [W1]	ownning: 00      | releasing: 11| reg_onwrite[0]: 00000880
@line:1658  Cycle @259.00: [w]	writeback        | x07          | 0x00000080
@line:181   Cycle @259.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003a8 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @259.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x003a8 | new_cnt: 0
@line:1723  Cycle @259.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @260.00: [d]	raw: 0x01700193  | addr: 0x003a8 |
@line:2122  Cycle @260.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x17
@line:181   Cycle @260.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003a8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @260.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x003ac | new_cnt: 1
@line:1723  Cycle @260.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @261.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @261.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @261.00: [e]	pc: 0x000003a8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @261.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000017 | result: 00000017
@line:1262  Cycle @261.00: [e]	0x00000001       |a.a:00000000  |a.b:00000017   | res: 00000017 |
@line:1507  Cycle @261.00: [e]	own x03          |
@line:1747  Cycle @261.00: [d]	raw: 0x00100593  | addr: 0x003ac |
@line:2122  Cycle @261.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @261.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003a8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @261.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003b0 | new_cnt: 1
@line:1723  Cycle @261.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @262.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @262.00: [e]	exe_bypass.reg: x03 | .data: 00000017
@line:1250  Cycle @262.00: [e]	pc: 0x000003ac   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @262.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @262.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @262.00: [e]	own x11          |
@line:1747  Cycle @262.00: [d]	raw: 0x00e00613  | addr: 0x003b0 |
@line:2122  Cycle @262.00: [d]	i.addi.0010011   | rd: x12      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @262.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003a8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @262.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003b4 | new_cnt: 1
@line:1723  Cycle @262.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @263.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @263.00: [e]	exe_bypass.reg: x11 | .data: 00000001
@line:1250  Cycle @263.00: [e]	pc: 0x000003b0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @263.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @263.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @263.00: [e]	own x12          |
@line:1658  Cycle @263.00: [w]	writeback        | x03          | 0x00000017
@line:1747  Cycle @263.00: [d]	raw: 0x00c59633  | addr: 0x003b4 |
@line:2937  Cycle @263.00: [d]	r.sll.0110011    | rd: x12      | rs1: x11      | rs2: x12      
@line:181   Cycle @263.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003a8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @263.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003b8 | new_cnt: 1
@line:1723  Cycle @263.00: [W1]	ownning: 12      | releasing: 03| reg_onwrite[0]: 00000808
@line:498   Cycle @264.00: [e]	exec_bypass_reg: x12 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @264.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @264.00: [e]	exe_bypass.reg: x12 | .data: 0000000e
@line:1250  Cycle @264.00: [e]	pc: 0x000003b4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @264.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @264.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @264.00: [e]	own x12          |
@line:1658  Cycle @264.00: [w]	writeback        | x11          | 0x00000001
@line:1747  Cycle @264.00: [d]	raw: 0x000043b7  | addr: 0x003b8 |
@line:1892  Cycle @264.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x4
@line:181   Cycle @264.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003a8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @264.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003bc | new_cnt: 1
@line:1723  Cycle @264.00: [W1]	ownning: 12      | releasing: 11| reg_onwrite[0]: 00001800
@line:1133  Cycle @265.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @265.00: [e]	exe_bypass.reg: x12 | .data: 00004000
@line:1250  Cycle @265.00: [e]	pc: 0x000003b8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @265.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00004000 | result: 00004000
@line:1262  Cycle @265.00: [e]	0x00000001       |a.a:00000000  |a.b:00004000   | res: 00004000 |
@line:1507  Cycle @265.00: [e]	own x07          |
@line:1658  Cycle @265.00: [w]	writeback        | x12          | 0x0000000e
@line:1747  Cycle @265.00: [d]	raw: 0x32761063  | addr: 0x003bc |
@line:2432  Cycle @265.00: [d]	b.bne.1100011    |              | rs1: x12      | rs2: x07      |imm: 0x320
@line:181   Cycle @265.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x003a8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @265.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x003c0 | new_cnt: 1
@line:1723  Cycle @265.00: [W1]	ownning: 07      | releasing: 12| reg_onwrite[0]: 00000000
@line:498   Cycle @266.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @266.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @266.00: [e]	exe_bypass.reg: x07 | .data: 00004000
@line:1250  Cycle @266.00: [e]	pc: 0x000003bc   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @266.00: [e]	0x00000001       | a: 00004000  | b: 00004000   | imm: 00000320 | result: 000006dc
@line:1262  Cycle @266.00: [e]	0x00000001       |a.a:000003bc  |a.b:00000320   | res: 000006dc |
@line:1401  Cycle @266.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000003c0   |
@line:1658  Cycle @266.00: [w]	writeback        | x12          | 0x00004000
@line:181   Cycle @266.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x003a8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @266.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x003c0 | new_cnt: 0
@line:1723  Cycle @266.00: [W1]	ownning: 00      | releasing: 12| reg_onwrite[0]: 00001080
@line:1658  Cycle @267.00: [w]	writeback        | x07          | 0x00004000
@line:181   Cycle @267.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003c0 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @267.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x003c0 | new_cnt: 0
@line:1723  Cycle @267.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @268.00: [d]	raw: 0x01800193  | addr: 0x003c0 |
@line:2122  Cycle @268.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x18
@line:181   Cycle @268.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003c0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @268.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x003c4 | new_cnt: 1
@line:1723  Cycle @268.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @269.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @269.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @269.00: [e]	pc: 0x000003c0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @269.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000018 | result: 00000018
@line:1262  Cycle @269.00: [e]	0x00000001       |a.a:00000000  |a.b:00000018   | res: 00000018 |
@line:1507  Cycle @269.00: [e]	own x03          |
@line:1747  Cycle @269.00: [d]	raw: 0x00300593  | addr: 0x003c4 |
@line:2122  Cycle @269.00: [d]	i.addi.0010011   | rd: x11      | rs1: x00      |               |imm: 0x3
@line:181   Cycle @269.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @269.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003c8 | new_cnt: 1
@line:1723  Cycle @269.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @270.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @270.00: [e]	exe_bypass.reg: x03 | .data: 00000018
@line:1250  Cycle @270.00: [e]	pc: 0x000003c4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @270.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000003 | result: 00000003
@line:1262  Cycle @270.00: [e]	0x00000001       |a.a:00000000  |a.b:00000003   | res: 00000003 |
@line:1507  Cycle @270.00: [e]	own x11          |
@line:1747  Cycle @270.00: [d]	raw: 0x00b595b3  | addr: 0x003c8 |
@line:2937  Cycle @270.00: [d]	r.sll.0110011    | rd: x11      | rs1: x11      | rs2: x11      
@line:181   Cycle @270.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @270.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003cc | new_cnt: 1
@line:1723  Cycle @270.00: [W1]	ownning: 11      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @271.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @271.00: [e]	exe_bypass.reg: x11 | .data: 00000003
@line:1250  Cycle @271.00: [e]	pc: 0x000003c8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @271.00: [e]	0x00000020       | a: 00000003  | b: 00000003   | imm: 00000000 | result: 00000018
@line:1262  Cycle @271.00: [e]	0x00000020       |a.a:00000003  |a.b:00000003   | res: 00000018 |
@line:1507  Cycle @271.00: [e]	own x11          |
@line:1658  Cycle @271.00: [w]	writeback        | x03          | 0x00000018
@line:1747  Cycle @271.00: [d]	raw: 0x01800393  | addr: 0x003cc |
@line:2122  Cycle @271.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x18
@line:181   Cycle @271.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @271.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003d0 | new_cnt: 1
@line:1723  Cycle @271.00: [W1]	ownning: 11      | releasing: 03| reg_onwrite[0]: 00000808
@line:1133  Cycle @272.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @272.00: [e]	exe_bypass.reg: x11 | .data: 00000018
@line:1250  Cycle @272.00: [e]	pc: 0x000003cc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @272.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000018 | result: 00000018
@line:1262  Cycle @272.00: [e]	0x00000001       |a.a:00000000  |a.b:00000018   | res: 00000018 |
@line:1507  Cycle @272.00: [e]	own x07          |
@line:1658  Cycle @272.00: [w]	writeback        | x11          | 0x00000003
@line:1747  Cycle @272.00: [d]	raw: 0x30759663  | addr: 0x003d0 |
@line:2432  Cycle @272.00: [d]	b.bne.1100011    |              | rs1: x11      | rs2: x07      |imm: 0x30c
@line:181   Cycle @272.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x003c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @272.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x003d4 | new_cnt: 1
@line:1723  Cycle @272.00: [W1]	ownning: 07      | releasing: 11| reg_onwrite[0]: 00000000
@line:498   Cycle @273.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @273.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @273.00: [e]	exe_bypass.reg: x07 | .data: 00000018
@line:1250  Cycle @273.00: [e]	pc: 0x000003d0   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @273.00: [e]	0x00000001       | a: 00000018  | b: 00000018   | imm: 0000030c | result: 000006dc
@line:1262  Cycle @273.00: [e]	0x00000001       |a.a:000003d0  |a.b:0000030c   | res: 000006dc |
@line:1401  Cycle @273.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000003d4   |
@line:1658  Cycle @273.00: [w]	writeback        | x11          | 0x00000018
@line:181   Cycle @273.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x003c0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @273.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x003d4 | new_cnt: 0
@line:1723  Cycle @273.00: [W1]	ownning: 00      | releasing: 11| reg_onwrite[0]: 00000880
@line:1658  Cycle @274.00: [w]	writeback        | x07          | 0x00000018
@line:181   Cycle @274.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003d4 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @274.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x003d4 | new_cnt: 0
@line:1723  Cycle @274.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @275.00: [d]	raw: 0x01900193  | addr: 0x003d4 |
@line:2122  Cycle @275.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x19
@line:181   Cycle @275.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003d4 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @275.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x003d8 | new_cnt: 1
@line:1723  Cycle @275.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @276.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @276.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @276.00: [e]	pc: 0x000003d4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @276.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000019 | result: 00000019
@line:1262  Cycle @276.00: [e]	0x00000001       |a.a:00000000  |a.b:00000019   | res: 00000019 |
@line:1507  Cycle @276.00: [e]	own x03          |
@line:1747  Cycle @276.00: [d]	raw: 0x00000213  | addr: 0x003d8 |
@line:2122  Cycle @276.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @276.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @276.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003dc | new_cnt: 1
@line:1723  Cycle @276.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @277.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @277.00: [e]	exe_bypass.reg: x03 | .data: 00000019
@line:1250  Cycle @277.00: [e]	pc: 0x000003d8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @277.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @277.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @277.00: [e]	own x04          |
@line:1747  Cycle @277.00: [d]	raw: 0x00100093  | addr: 0x003dc |
@line:2122  Cycle @277.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @277.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @277.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003e0 | new_cnt: 1
@line:1723  Cycle @277.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @278.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @278.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @278.00: [e]	pc: 0x000003dc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @278.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @278.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @278.00: [e]	own x01          |
@line:1658  Cycle @278.00: [w]	writeback        | x03          | 0x00000019
@line:1747  Cycle @278.00: [d]	raw: 0x00700113  | addr: 0x003e0 |
@line:2122  Cycle @278.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @278.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @278.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003e4 | new_cnt: 1
@line:1723  Cycle @278.00: [W1]	ownning: 01      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @279.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @279.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @279.00: [e]	pc: 0x000003e0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @279.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @279.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @279.00: [e]	own x02          |
@line:1658  Cycle @279.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @279.00: [d]	raw: 0x00209733  | addr: 0x003e4 |
@line:2937  Cycle @279.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @279.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @279.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003e8 | new_cnt: 1
@line:1723  Cycle @279.00: [W1]	ownning: 02      | releasing: 04| reg_onwrite[0]: 00000012
@line:498   Cycle @280.00: [e]	exec_bypass_reg: x02 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @280.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @280.00: [e]	exe_bypass.reg: x02 | .data: 00000007
@line:1250  Cycle @280.00: [e]	pc: 0x000003e4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @280.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @280.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @280.00: [e]	own x14          |
@line:1658  Cycle @280.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @280.00: [d]	raw: 0x00070313  | addr: 0x003e8 |
@line:2122  Cycle @280.00: [d]	i.addi.0010011   | rd: x06      | rs1: x14      |               |imm: 0x0
@line:181   Cycle @280.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @280.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003ec | new_cnt: 1
@line:1723  Cycle @280.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @281.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @281.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @281.00: [e]	pc: 0x000003e8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @281.00: [e]	0x00000001       | a: 00000080  | b: 00000000   | imm: 00000000 | result: 00000080
@line:1262  Cycle @281.00: [e]	0x00000001       |a.a:00000080  |a.b:00000000   | res: 00000080 |
@line:1507  Cycle @281.00: [e]	own x06          |
@line:1658  Cycle @281.00: [w]	writeback        | x02          | 0x00000007
@line:1747  Cycle @281.00: [d]	raw: 0x00120213  | addr: 0x003ec |
@line:2122  Cycle @281.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @281.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @281.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003f0 | new_cnt: 1
@line:1723  Cycle @281.00: [W1]	ownning: 06      | releasing: 02| reg_onwrite[0]: 00004004
@line:1133  Cycle @282.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @282.00: [e]	exe_bypass.reg: x06 | .data: 00000080
@line:1250  Cycle @282.00: [e]	pc: 0x000003ec   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @282.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @282.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @282.00: [e]	own x04          |
@line:1658  Cycle @282.00: [w]	writeback        | x14          | 0x00000080
@line:1747  Cycle @282.00: [d]	raw: 0x00200293  | addr: 0x003f0 |
@line:2122  Cycle @282.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @282.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @282.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003f4 | new_cnt: 1
@line:1723  Cycle @282.00: [W1]	ownning: 04      | releasing: 14| reg_onwrite[0]: 00004040
@line:1133  Cycle @283.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @283.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @283.00: [e]	pc: 0x000003f0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @283.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @283.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @283.00: [e]	own x05          |
@line:1658  Cycle @283.00: [w]	writeback        | x06          | 0x00000080
@line:1747  Cycle @283.00: [d]	raw: 0xfe5214e3  | addr: 0x003f4 |
@line:2432  Cycle @283.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe8
@line:181   Cycle @283.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x003d4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @283.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x003f8 | new_cnt: 1
@line:1723  Cycle @283.00: [W1]	ownning: 05      | releasing: 06| reg_onwrite[0]: 00000050
@line:498   Cycle @284.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @284.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @284.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @284.00: [e]	pc: 0x000003f4   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @284.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe8 | result: 000003dc
@line:1262  Cycle @284.00: [e]	0x00000001       |a.a:000003f4  |a.b:ffffffe8   | res: 000003dc |
@line:1401  Cycle @284.00: [e]	condition: 1.a.b | a: 000003dc  | b: 000003f8   |
@line:1658  Cycle @284.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @284.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x003d4 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @284.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x003f8 | new_cnt: 0
@line:1723  Cycle @284.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @285.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @285.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x003dc | ongoing: 0 | jump_flag: 1
@line:205   Cycle @285.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x003dc | new_cnt: 0
@line:1723  Cycle @285.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @286.00: [d]	raw: 0x00100093  | addr: 0x003dc |
@line:2122  Cycle @286.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @286.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003dc | ongoing: 1 | jump_flag: 0
@line:205   Cycle @286.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x003e0 | new_cnt: 1
@line:1723  Cycle @286.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @287.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @287.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @287.00: [e]	pc: 0x000003dc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @287.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @287.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @287.00: [e]	own x01          |
@line:1747  Cycle @287.00: [d]	raw: 0x00700113  | addr: 0x003e0 |
@line:2122  Cycle @287.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @287.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @287.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003e4 | new_cnt: 1
@line:1723  Cycle @287.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @288.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @288.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @288.00: [e]	pc: 0x000003e0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @288.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @288.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @288.00: [e]	own x02          |
@line:1747  Cycle @288.00: [d]	raw: 0x00209733  | addr: 0x003e4 |
@line:2937  Cycle @288.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @288.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @288.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003e8 | new_cnt: 1
@line:1723  Cycle @288.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000002
@line:498   Cycle @289.00: [e]	exec_bypass_reg: x02 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @289.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @289.00: [e]	exe_bypass.reg: x02 | .data: 00000007
@line:1250  Cycle @289.00: [e]	pc: 0x000003e4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @289.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @289.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @289.00: [e]	own x14          |
@line:1658  Cycle @289.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @289.00: [d]	raw: 0x00070313  | addr: 0x003e8 |
@line:2122  Cycle @289.00: [d]	i.addi.0010011   | rd: x06      | rs1: x14      |               |imm: 0x0
@line:181   Cycle @289.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @289.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003ec | new_cnt: 1
@line:1723  Cycle @289.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @290.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @290.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @290.00: [e]	pc: 0x000003e8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @290.00: [e]	0x00000001       | a: 00000080  | b: 00000000   | imm: 00000000 | result: 00000080
@line:1262  Cycle @290.00: [e]	0x00000001       |a.a:00000080  |a.b:00000000   | res: 00000080 |
@line:1507  Cycle @290.00: [e]	own x06          |
@line:1658  Cycle @290.00: [w]	writeback        | x02          | 0x00000007
@line:1747  Cycle @290.00: [d]	raw: 0x00120213  | addr: 0x003ec |
@line:2122  Cycle @290.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @290.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @290.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003f0 | new_cnt: 1
@line:1723  Cycle @290.00: [W1]	ownning: 06      | releasing: 02| reg_onwrite[0]: 00004004
@line:1133  Cycle @291.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @291.00: [e]	exe_bypass.reg: x06 | .data: 00000080
@line:1250  Cycle @291.00: [e]	pc: 0x000003ec   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @291.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @291.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @291.00: [e]	own x04          |
@line:1658  Cycle @291.00: [w]	writeback        | x14          | 0x00000080
@line:1747  Cycle @291.00: [d]	raw: 0x00200293  | addr: 0x003f0 |
@line:2122  Cycle @291.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @291.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @291.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x003f4 | new_cnt: 1
@line:1723  Cycle @291.00: [W1]	ownning: 04      | releasing: 14| reg_onwrite[0]: 00004040
@line:1133  Cycle @292.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @292.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @292.00: [e]	pc: 0x000003f0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @292.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @292.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @292.00: [e]	own x05          |
@line:1658  Cycle @292.00: [w]	writeback        | x06          | 0x00000080
@line:1747  Cycle @292.00: [d]	raw: 0xfe5214e3  | addr: 0x003f4 |
@line:2432  Cycle @292.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe8
@line:181   Cycle @292.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x003dc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @292.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x003f8 | new_cnt: 1
@line:1723  Cycle @292.00: [W1]	ownning: 05      | releasing: 06| reg_onwrite[0]: 00000050
@line:498   Cycle @293.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @293.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @293.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @293.00: [e]	pc: 0x000003f4   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @293.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe8 | result: 000003dc
@line:1262  Cycle @293.00: [e]	0x00000001       |a.a:000003f4  |a.b:ffffffe8   | res: 000003dc |
@line:1401  Cycle @293.00: [e]	condition: 0.a.b | a: 000003dc  | b: 000003f8   |
@line:1658  Cycle @293.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @293.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x003dc | ongoing: 1 | jump_flag: 0
@line:205   Cycle @293.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x003f8 | new_cnt: 0
@line:1723  Cycle @293.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @294.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @294.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003f8 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @294.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x003f8 | new_cnt: 0
@line:1723  Cycle @294.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @295.00: [d]	raw: 0x08000393  | addr: 0x003f8 |
@line:2122  Cycle @295.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x80
@line:181   Cycle @295.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x003f8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @295.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x003fc | new_cnt: 1
@line:1723  Cycle @295.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @296.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @296.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @296.00: [e]	pc: 0x000003f8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @296.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000080 | result: 00000080
@line:1262  Cycle @296.00: [e]	0x00000001       |a.a:00000000  |a.b:00000080   | res: 00000080 |
@line:1507  Cycle @296.00: [e]	own x07          |
@line:1747  Cycle @296.00: [d]	raw: 0x2e731063  | addr: 0x003fc |
@line:2432  Cycle @296.00: [d]	b.bne.1100011    |              | rs1: x06      | rs2: x07      |imm: 0x2e0
@line:181   Cycle @296.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x003f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @296.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00400 | new_cnt: 1
@line:1723  Cycle @296.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @297.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @297.00: [e]	exe_bypass.reg: x07 | .data: 00000080
@line:1250  Cycle @297.00: [e]	pc: 0x000003fc   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @297.00: [e]	0x00000001       | a: 00000080  | b: 00000080   | imm: 000002e0 | result: 000006dc
@line:1262  Cycle @297.00: [e]	0x00000001       |a.a:000003fc  |a.b:000002e0   | res: 000006dc |
@line:1401  Cycle @297.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000400   |
@line:181   Cycle @297.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x003f8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @297.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00400 | new_cnt: 0
@line:1723  Cycle @297.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @298.00: [w]	writeback        | x07          | 0x00000080
@line:181   Cycle @298.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00400 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @298.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00400 | new_cnt: 0
@line:1723  Cycle @298.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @299.00: [d]	raw: 0x01a00193  | addr: 0x00400 |
@line:2122  Cycle @299.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x1a
@line:181   Cycle @299.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00400 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @299.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00404 | new_cnt: 1
@line:1723  Cycle @299.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @300.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @300.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @300.00: [e]	pc: 0x00000400   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @300.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001a | result: 0000001a
@line:1262  Cycle @300.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001a   | res: 0000001a |
@line:1507  Cycle @300.00: [e]	own x03          |
@line:1747  Cycle @300.00: [d]	raw: 0x00000213  | addr: 0x00404 |
@line:2122  Cycle @300.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @300.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00400 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @300.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00408 | new_cnt: 1
@line:1723  Cycle @300.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @301.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @301.00: [e]	exe_bypass.reg: x03 | .data: 0000001a
@line:1250  Cycle @301.00: [e]	pc: 0x00000404   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @301.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @301.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @301.00: [e]	own x04          |
@line:1747  Cycle @301.00: [d]	raw: 0x00100093  | addr: 0x00408 |
@line:2122  Cycle @301.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @301.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00400 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @301.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0040c | new_cnt: 1
@line:1723  Cycle @301.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @302.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @302.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @302.00: [e]	pc: 0x00000408   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @302.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @302.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @302.00: [e]	own x01          |
@line:1658  Cycle @302.00: [w]	writeback        | x03          | 0x0000001a
@line:1747  Cycle @302.00: [d]	raw: 0x00e00113  | addr: 0x0040c |
@line:2122  Cycle @302.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @302.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00400 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @302.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00410 | new_cnt: 1
@line:1723  Cycle @302.00: [W1]	ownning: 01      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @303.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @303.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @303.00: [e]	pc: 0x0000040c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @303.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @303.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @303.00: [e]	own x02          |
@line:1658  Cycle @303.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @303.00: [d]	raw: 0x00209733  | addr: 0x00410 |
@line:2937  Cycle @303.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @303.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00400 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @303.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00414 | new_cnt: 1
@line:1723  Cycle @303.00: [W1]	ownning: 02      | releasing: 04| reg_onwrite[0]: 00000012
@line:498   Cycle @304.00: [e]	exec_bypass_reg: x02 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @304.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @304.00: [e]	exe_bypass.reg: x02 | .data: 0000000e
@line:1250  Cycle @304.00: [e]	pc: 0x00000410   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @304.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @304.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @304.00: [e]	own x14          |
@line:1658  Cycle @304.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @304.00: [d]	raw: 0x00000013  | addr: 0x00414 |
@line:2122  Cycle @304.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @304.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00400 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @304.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00418 | new_cnt: 1
@line:1723  Cycle @304.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @305.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @305.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @305.00: [e]	pc: 0x00000414   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @305.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @305.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @305.00: [w]	writeback        | x02          | 0x0000000e
@line:1747  Cycle @305.00: [d]	raw: 0x00070313  | addr: 0x00418 |
@line:2122  Cycle @305.00: [d]	i.addi.0010011   | rd: x06      | rs1: x14      |               |imm: 0x0
@line:181   Cycle @305.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00400 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @305.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0041c | new_cnt: 1
@line:1723  Cycle @305.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00004004
@line:498   Cycle @306.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @306.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @306.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @306.00: [e]	pc: 0x00000418   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @306.00: [e]	0x00000001       | a: 00004000  | b: 00000000   | imm: 00000000 | result: 00004000
@line:1262  Cycle @306.00: [e]	0x00000001       |a.a:00004000  |a.b:00000000   | res: 00004000 |
@line:1507  Cycle @306.00: [e]	own x06          |
@line:1658  Cycle @306.00: [w]	writeback        | x14          | 0x00004000
@line:1747  Cycle @306.00: [d]	raw: 0x00120213  | addr: 0x0041c |
@line:2122  Cycle @306.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @306.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00400 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @306.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00420 | new_cnt: 1
@line:1723  Cycle @306.00: [W1]	ownning: 06      | releasing: 14| reg_onwrite[0]: 00004000
@line:1133  Cycle @307.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @307.00: [e]	exe_bypass.reg: x06 | .data: 00004000
@line:1250  Cycle @307.00: [e]	pc: 0x0000041c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @307.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @307.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @307.00: [e]	own x04          |
@line:1747  Cycle @307.00: [d]	raw: 0x00200293  | addr: 0x00420 |
@line:2122  Cycle @307.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @307.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00400 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @307.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00424 | new_cnt: 1
@line:1723  Cycle @307.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000040
@line:1133  Cycle @308.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @308.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @308.00: [e]	pc: 0x00000420   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @308.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @308.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @308.00: [e]	own x05          |
@line:1658  Cycle @308.00: [w]	writeback        | x06          | 0x00004000
@line:1747  Cycle @308.00: [d]	raw: 0xfe5212e3  | addr: 0x00424 |
@line:2432  Cycle @308.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @308.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00400 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @308.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00428 | new_cnt: 1
@line:1723  Cycle @308.00: [W1]	ownning: 05      | releasing: 06| reg_onwrite[0]: 00000050
@line:498   Cycle @309.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @309.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @309.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @309.00: [e]	pc: 0x00000424   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @309.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe4 | result: 00000408
@line:1262  Cycle @309.00: [e]	0x00000001       |a.a:00000424  |a.b:ffffffe4   | res: 00000408 |
@line:1401  Cycle @309.00: [e]	condition: 1.a.b | a: 00000408  | b: 00000428   |
@line:1658  Cycle @309.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @309.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00400 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @309.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00428 | new_cnt: 0
@line:1723  Cycle @309.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @310.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @310.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x00408 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @310.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00408 | new_cnt: 0
@line:1723  Cycle @310.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @311.00: [d]	raw: 0x00100093  | addr: 0x00408 |
@line:2122  Cycle @311.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @311.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00408 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @311.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0040c | new_cnt: 1
@line:1723  Cycle @311.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @312.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @312.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @312.00: [e]	pc: 0x00000408   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @312.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @312.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @312.00: [e]	own x01          |
@line:1747  Cycle @312.00: [d]	raw: 0x00e00113  | addr: 0x0040c |
@line:2122  Cycle @312.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @312.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00408 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @312.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00410 | new_cnt: 1
@line:1723  Cycle @312.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @313.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @313.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @313.00: [e]	pc: 0x0000040c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @313.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @313.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @313.00: [e]	own x02          |
@line:1747  Cycle @313.00: [d]	raw: 0x00209733  | addr: 0x00410 |
@line:2937  Cycle @313.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @313.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00408 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @313.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00414 | new_cnt: 1
@line:1723  Cycle @313.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000002
@line:498   Cycle @314.00: [e]	exec_bypass_reg: x02 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @314.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @314.00: [e]	exe_bypass.reg: x02 | .data: 0000000e
@line:1250  Cycle @314.00: [e]	pc: 0x00000410   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @314.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @314.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @314.00: [e]	own x14          |
@line:1658  Cycle @314.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @314.00: [d]	raw: 0x00000013  | addr: 0x00414 |
@line:2122  Cycle @314.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @314.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00408 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @314.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00418 | new_cnt: 1
@line:1723  Cycle @314.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @315.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @315.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @315.00: [e]	pc: 0x00000414   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @315.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @315.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @315.00: [w]	writeback        | x02          | 0x0000000e
@line:1747  Cycle @315.00: [d]	raw: 0x00070313  | addr: 0x00418 |
@line:2122  Cycle @315.00: [d]	i.addi.0010011   | rd: x06      | rs1: x14      |               |imm: 0x0
@line:181   Cycle @315.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00408 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @315.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0041c | new_cnt: 1
@line:1723  Cycle @315.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00004004
@line:498   Cycle @316.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @316.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @316.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @316.00: [e]	pc: 0x00000418   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @316.00: [e]	0x00000001       | a: 00004000  | b: 00000000   | imm: 00000000 | result: 00004000
@line:1262  Cycle @316.00: [e]	0x00000001       |a.a:00004000  |a.b:00000000   | res: 00004000 |
@line:1507  Cycle @316.00: [e]	own x06          |
@line:1658  Cycle @316.00: [w]	writeback        | x14          | 0x00004000
@line:1747  Cycle @316.00: [d]	raw: 0x00120213  | addr: 0x0041c |
@line:2122  Cycle @316.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @316.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00408 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @316.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00420 | new_cnt: 1
@line:1723  Cycle @316.00: [W1]	ownning: 06      | releasing: 14| reg_onwrite[0]: 00004000
@line:1133  Cycle @317.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @317.00: [e]	exe_bypass.reg: x06 | .data: 00004000
@line:1250  Cycle @317.00: [e]	pc: 0x0000041c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @317.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @317.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @317.00: [e]	own x04          |
@line:1747  Cycle @317.00: [d]	raw: 0x00200293  | addr: 0x00420 |
@line:2122  Cycle @317.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @317.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00408 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @317.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00424 | new_cnt: 1
@line:1723  Cycle @317.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000040
@line:1133  Cycle @318.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @318.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @318.00: [e]	pc: 0x00000420   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @318.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @318.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @318.00: [e]	own x05          |
@line:1658  Cycle @318.00: [w]	writeback        | x06          | 0x00004000
@line:1747  Cycle @318.00: [d]	raw: 0xfe5212e3  | addr: 0x00424 |
@line:2432  Cycle @318.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @318.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00408 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @318.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00428 | new_cnt: 1
@line:1723  Cycle @318.00: [W1]	ownning: 05      | releasing: 06| reg_onwrite[0]: 00000050
@line:498   Cycle @319.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @319.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @319.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @319.00: [e]	pc: 0x00000424   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @319.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe4 | result: 00000408
@line:1262  Cycle @319.00: [e]	0x00000001       |a.a:00000424  |a.b:ffffffe4   | res: 00000408 |
@line:1401  Cycle @319.00: [e]	condition: 0.a.b | a: 00000408  | b: 00000428   |
@line:1658  Cycle @319.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @319.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00408 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @319.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00428 | new_cnt: 0
@line:1723  Cycle @319.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @320.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @320.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00428 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @320.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00428 | new_cnt: 0
@line:1723  Cycle @320.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @321.00: [d]	raw: 0x000043b7  | addr: 0x00428 |
@line:1892  Cycle @321.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x4
@line:181   Cycle @321.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00428 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @321.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0042c | new_cnt: 1
@line:1723  Cycle @321.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @322.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @322.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @322.00: [e]	pc: 0x00000428   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @322.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00004000 | result: 00004000
@line:1262  Cycle @322.00: [e]	0x00000001       |a.a:00000000  |a.b:00004000   | res: 00004000 |
@line:1507  Cycle @322.00: [e]	own x07          |
@line:1747  Cycle @322.00: [d]	raw: 0x2a731863  | addr: 0x0042c |
@line:2432  Cycle @322.00: [d]	b.bne.1100011    |              | rs1: x06      | rs2: x07      |imm: 0x2b0
@line:181   Cycle @322.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00428 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @322.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00430 | new_cnt: 1
@line:1723  Cycle @322.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @323.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @323.00: [e]	exe_bypass.reg: x07 | .data: 00004000
@line:1250  Cycle @323.00: [e]	pc: 0x0000042c   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @323.00: [e]	0x00000001       | a: 00004000  | b: 00004000   | imm: 000002b0 | result: 000006dc
@line:1262  Cycle @323.00: [e]	0x00000001       |a.a:0000042c  |a.b:000002b0   | res: 000006dc |
@line:1401  Cycle @323.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000430   |
@line:181   Cycle @323.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00428 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @323.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00430 | new_cnt: 0
@line:1723  Cycle @323.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @324.00: [w]	writeback        | x07          | 0x00004000
@line:181   Cycle @324.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @324.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00430 | new_cnt: 0
@line:1723  Cycle @324.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @325.00: [d]	raw: 0x01b00193  | addr: 0x00430 |
@line:2122  Cycle @325.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x1b
@line:181   Cycle @325.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @325.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00434 | new_cnt: 1
@line:1723  Cycle @325.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @326.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @326.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @326.00: [e]	pc: 0x00000430   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @326.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001b | result: 0000001b
@line:1262  Cycle @326.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001b   | res: 0000001b |
@line:1507  Cycle @326.00: [e]	own x03          |
@line:1747  Cycle @326.00: [d]	raw: 0x00000213  | addr: 0x00434 |
@line:2122  Cycle @326.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @326.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @326.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00438 | new_cnt: 1
@line:1723  Cycle @326.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @327.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @327.00: [e]	exe_bypass.reg: x03 | .data: 0000001b
@line:1250  Cycle @327.00: [e]	pc: 0x00000434   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @327.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @327.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @327.00: [e]	own x04          |
@line:1747  Cycle @327.00: [d]	raw: 0x00100093  | addr: 0x00438 |
@line:2122  Cycle @327.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @327.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @327.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0043c | new_cnt: 1
@line:1723  Cycle @327.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @328.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @328.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @328.00: [e]	pc: 0x00000438   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @328.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @328.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @328.00: [e]	own x01          |
@line:1658  Cycle @328.00: [w]	writeback        | x03          | 0x0000001b
@line:1747  Cycle @328.00: [d]	raw: 0x01f00113  | addr: 0x0043c |
@line:2122  Cycle @328.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @328.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @328.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00440 | new_cnt: 1
@line:1723  Cycle @328.00: [W1]	ownning: 01      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @329.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @329.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @329.00: [e]	pc: 0x0000043c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @329.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @329.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @329.00: [e]	own x02          |
@line:1658  Cycle @329.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @329.00: [d]	raw: 0x00209733  | addr: 0x00440 |
@line:2937  Cycle @329.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @329.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @329.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00444 | new_cnt: 1
@line:1723  Cycle @329.00: [W1]	ownning: 02      | releasing: 04| reg_onwrite[0]: 00000012
@line:498   Cycle @330.00: [e]	exec_bypass_reg: x02 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @330.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @330.00: [e]	exe_bypass.reg: x02 | .data: 0000001f
@line:1250  Cycle @330.00: [e]	pc: 0x00000440   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @330.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @330.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @330.00: [e]	own x14          |
@line:1658  Cycle @330.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @330.00: [d]	raw: 0x00000013  | addr: 0x00444 |
@line:2122  Cycle @330.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @330.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @330.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00448 | new_cnt: 1
@line:1723  Cycle @330.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @331.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @331.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @331.00: [e]	pc: 0x00000444   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @331.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @331.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @331.00: [w]	writeback        | x02          | 0x0000001f
@line:1747  Cycle @331.00: [d]	raw: 0x00000013  | addr: 0x00448 |
@line:2122  Cycle @331.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @331.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @331.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0044c | new_cnt: 1
@line:1723  Cycle @331.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00004004
@line:1133  Cycle @332.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @332.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @332.00: [e]	pc: 0x00000448   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @332.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @332.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @332.00: [w]	writeback        | x14          | 0x80000000
@line:1747  Cycle @332.00: [d]	raw: 0x00070313  | addr: 0x0044c |
@line:2122  Cycle @332.00: [d]	i.addi.0010011   | rd: x06      | rs1: x14      |               |imm: 0x0
@line:181   Cycle @332.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @332.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00450 | new_cnt: 1
@line:1723  Cycle @332.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004000
@line:1133  Cycle @333.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @333.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @333.00: [e]	pc: 0x0000044c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @333.00: [e]	0x00000001       | a: 80000000  | b: 00000000   | imm: 00000000 | result: 80000000
@line:1262  Cycle @333.00: [e]	0x00000001       |a.a:80000000  |a.b:00000000   | res: 80000000 |
@line:1507  Cycle @333.00: [e]	own x06          |
@line:1747  Cycle @333.00: [d]	raw: 0x00120213  | addr: 0x00450 |
@line:2122  Cycle @333.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @333.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @333.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00454 | new_cnt: 1
@line:1723  Cycle @333.00: [W1]	ownning: 06      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @334.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @334.00: [e]	exe_bypass.reg: x06 | .data: 80000000
@line:1250  Cycle @334.00: [e]	pc: 0x00000450   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @334.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @334.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @334.00: [e]	own x04          |
@line:1747  Cycle @334.00: [d]	raw: 0x00200293  | addr: 0x00454 |
@line:2122  Cycle @334.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @334.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00430 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @334.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00458 | new_cnt: 1
@line:1723  Cycle @334.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000040
@line:1133  Cycle @335.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @335.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @335.00: [e]	pc: 0x00000454   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @335.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @335.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @335.00: [e]	own x05          |
@line:1658  Cycle @335.00: [w]	writeback        | x06          | 0x80000000
@line:1747  Cycle @335.00: [d]	raw: 0xfe5210e3  | addr: 0x00458 |
@line:2432  Cycle @335.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe0
@line:181   Cycle @335.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00430 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @335.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0045c | new_cnt: 1
@line:1723  Cycle @335.00: [W1]	ownning: 05      | releasing: 06| reg_onwrite[0]: 00000050
@line:498   Cycle @336.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @336.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @336.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @336.00: [e]	pc: 0x00000458   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @336.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe0 | result: 00000438
@line:1262  Cycle @336.00: [e]	0x00000001       |a.a:00000458  |a.b:ffffffe0   | res: 00000438 |
@line:1401  Cycle @336.00: [e]	condition: 1.a.b | a: 00000438  | b: 0000045c   |
@line:1658  Cycle @336.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @336.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00430 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @336.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0045c | new_cnt: 0
@line:1723  Cycle @336.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @337.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @337.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x00438 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @337.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00438 | new_cnt: 0
@line:1723  Cycle @337.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @338.00: [d]	raw: 0x00100093  | addr: 0x00438 |
@line:2122  Cycle @338.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @338.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00438 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @338.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0043c | new_cnt: 1
@line:1723  Cycle @338.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @339.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @339.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @339.00: [e]	pc: 0x00000438   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @339.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @339.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @339.00: [e]	own x01          |
@line:1747  Cycle @339.00: [d]	raw: 0x01f00113  | addr: 0x0043c |
@line:2122  Cycle @339.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @339.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00438 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @339.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00440 | new_cnt: 1
@line:1723  Cycle @339.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @340.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @340.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @340.00: [e]	pc: 0x0000043c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @340.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @340.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @340.00: [e]	own x02          |
@line:1747  Cycle @340.00: [d]	raw: 0x00209733  | addr: 0x00440 |
@line:2937  Cycle @340.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @340.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00438 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @340.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00444 | new_cnt: 1
@line:1723  Cycle @340.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000002
@line:498   Cycle @341.00: [e]	exec_bypass_reg: x02 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @341.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @341.00: [e]	exe_bypass.reg: x02 | .data: 0000001f
@line:1250  Cycle @341.00: [e]	pc: 0x00000440   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @341.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @341.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @341.00: [e]	own x14          |
@line:1658  Cycle @341.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @341.00: [d]	raw: 0x00000013  | addr: 0x00444 |
@line:2122  Cycle @341.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @341.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00438 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @341.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00448 | new_cnt: 1
@line:1723  Cycle @341.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @342.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @342.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @342.00: [e]	pc: 0x00000444   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @342.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @342.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @342.00: [w]	writeback        | x02          | 0x0000001f
@line:1747  Cycle @342.00: [d]	raw: 0x00000013  | addr: 0x00448 |
@line:2122  Cycle @342.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @342.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00438 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @342.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0044c | new_cnt: 1
@line:1723  Cycle @342.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00004004
@line:1133  Cycle @343.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @343.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @343.00: [e]	pc: 0x00000448   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @343.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @343.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @343.00: [w]	writeback        | x14          | 0x80000000
@line:1747  Cycle @343.00: [d]	raw: 0x00070313  | addr: 0x0044c |
@line:2122  Cycle @343.00: [d]	i.addi.0010011   | rd: x06      | rs1: x14      |               |imm: 0x0
@line:181   Cycle @343.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00438 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @343.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00450 | new_cnt: 1
@line:1723  Cycle @343.00: [W1]	ownning: 00      | releasing: 14| reg_onwrite[0]: 00004000
@line:1133  Cycle @344.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @344.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @344.00: [e]	pc: 0x0000044c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @344.00: [e]	0x00000001       | a: 80000000  | b: 00000000   | imm: 00000000 | result: 80000000
@line:1262  Cycle @344.00: [e]	0x00000001       |a.a:80000000  |a.b:00000000   | res: 80000000 |
@line:1507  Cycle @344.00: [e]	own x06          |
@line:1747  Cycle @344.00: [d]	raw: 0x00120213  | addr: 0x00450 |
@line:2122  Cycle @344.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @344.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00438 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @344.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00454 | new_cnt: 1
@line:1723  Cycle @344.00: [W1]	ownning: 06      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @345.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @345.00: [e]	exe_bypass.reg: x06 | .data: 80000000
@line:1250  Cycle @345.00: [e]	pc: 0x00000450   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @345.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @345.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @345.00: [e]	own x04          |
@line:1747  Cycle @345.00: [d]	raw: 0x00200293  | addr: 0x00454 |
@line:2122  Cycle @345.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @345.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00438 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @345.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00458 | new_cnt: 1
@line:1723  Cycle @345.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000040
@line:1133  Cycle @346.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @346.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @346.00: [e]	pc: 0x00000454   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @346.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @346.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @346.00: [e]	own x05          |
@line:1658  Cycle @346.00: [w]	writeback        | x06          | 0x80000000
@line:1747  Cycle @346.00: [d]	raw: 0xfe5210e3  | addr: 0x00458 |
@line:2432  Cycle @346.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe0
@line:181   Cycle @346.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00438 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @346.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0045c | new_cnt: 1
@line:1723  Cycle @346.00: [W1]	ownning: 05      | releasing: 06| reg_onwrite[0]: 00000050
@line:498   Cycle @347.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @347.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @347.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @347.00: [e]	pc: 0x00000458   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @347.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe0 | result: 00000438
@line:1262  Cycle @347.00: [e]	0x00000001       |a.a:00000458  |a.b:ffffffe0   | res: 00000438 |
@line:1401  Cycle @347.00: [e]	condition: 0.a.b | a: 00000438  | b: 0000045c   |
@line:1658  Cycle @347.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @347.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00438 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @347.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0045c | new_cnt: 0
@line:1723  Cycle @347.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @348.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @348.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0045c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @348.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0045c | new_cnt: 0
@line:1723  Cycle @348.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @349.00: [d]	raw: 0x800003b7  | addr: 0x0045c |
@line:1892  Cycle @349.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x80000
@line:181   Cycle @349.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0045c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @349.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00460 | new_cnt: 1
@line:1723  Cycle @349.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @350.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @350.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @350.00: [e]	pc: 0x0000045c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @350.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 80000000 | result: 80000000
@line:1262  Cycle @350.00: [e]	0x00000001       |a.a:00000000  |a.b:80000000   | res: 80000000 |
@line:1507  Cycle @350.00: [e]	own x07          |
@line:1747  Cycle @350.00: [d]	raw: 0x26731e63  | addr: 0x00460 |
@line:2432  Cycle @350.00: [d]	b.bne.1100011    |              | rs1: x06      | rs2: x07      |imm: 0x27c
@line:181   Cycle @350.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0045c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @350.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00464 | new_cnt: 1
@line:1723  Cycle @350.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @351.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @351.00: [e]	exe_bypass.reg: x07 | .data: 80000000
@line:1250  Cycle @351.00: [e]	pc: 0x00000460   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @351.00: [e]	0x00000001       | a: 80000000  | b: 80000000   | imm: 0000027c | result: 000006dc
@line:1262  Cycle @351.00: [e]	0x00000001       |a.a:00000460  |a.b:0000027c   | res: 000006dc |
@line:1401  Cycle @351.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000464   |
@line:181   Cycle @351.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0045c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @351.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00464 | new_cnt: 0
@line:1723  Cycle @351.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @352.00: [w]	writeback        | x07          | 0x80000000
@line:181   Cycle @352.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00464 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @352.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00464 | new_cnt: 0
@line:1723  Cycle @352.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @353.00: [d]	raw: 0x01c00193  | addr: 0x00464 |
@line:2122  Cycle @353.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x1c
@line:181   Cycle @353.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00464 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @353.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00468 | new_cnt: 1
@line:1723  Cycle @353.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @354.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @354.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @354.00: [e]	pc: 0x00000464   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @354.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001c | result: 0000001c
@line:1262  Cycle @354.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001c   | res: 0000001c |
@line:1507  Cycle @354.00: [e]	own x03          |
@line:1747  Cycle @354.00: [d]	raw: 0x00000213  | addr: 0x00468 |
@line:2122  Cycle @354.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @354.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00464 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @354.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0046c | new_cnt: 1
@line:1723  Cycle @354.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @355.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @355.00: [e]	exe_bypass.reg: x03 | .data: 0000001c
@line:1250  Cycle @355.00: [e]	pc: 0x00000468   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @355.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @355.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @355.00: [e]	own x04          |
@line:1747  Cycle @355.00: [d]	raw: 0x00100093  | addr: 0x0046c |
@line:2122  Cycle @355.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @355.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00464 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @355.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00470 | new_cnt: 1
@line:1723  Cycle @355.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @356.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @356.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @356.00: [e]	pc: 0x0000046c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @356.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @356.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @356.00: [e]	own x01          |
@line:1658  Cycle @356.00: [w]	writeback        | x03          | 0x0000001c
@line:1747  Cycle @356.00: [d]	raw: 0x00700113  | addr: 0x00470 |
@line:2122  Cycle @356.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @356.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00464 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @356.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00474 | new_cnt: 1
@line:1723  Cycle @356.00: [W1]	ownning: 01      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @357.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @357.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @357.00: [e]	pc: 0x00000470   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @357.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @357.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @357.00: [e]	own x02          |
@line:1658  Cycle @357.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @357.00: [d]	raw: 0x00209733  | addr: 0x00474 |
@line:2937  Cycle @357.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @357.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00464 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @357.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00478 | new_cnt: 1
@line:1723  Cycle @357.00: [W1]	ownning: 02      | releasing: 04| reg_onwrite[0]: 00000012
@line:498   Cycle @358.00: [e]	exec_bypass_reg: x02 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @358.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @358.00: [e]	exe_bypass.reg: x02 | .data: 00000007
@line:1250  Cycle @358.00: [e]	pc: 0x00000474   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @358.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @358.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @358.00: [e]	own x14          |
@line:1658  Cycle @358.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @358.00: [d]	raw: 0x00120213  | addr: 0x00478 |
@line:2122  Cycle @358.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @358.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00464 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @358.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0047c | new_cnt: 1
@line:1723  Cycle @358.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @359.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @359.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @359.00: [e]	pc: 0x00000478   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @359.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @359.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @359.00: [e]	own x04          |
@line:1658  Cycle @359.00: [w]	writeback        | x02          | 0x00000007
@line:1747  Cycle @359.00: [d]	raw: 0x00200293  | addr: 0x0047c |
@line:2122  Cycle @359.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @359.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00464 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @359.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00480 | new_cnt: 1
@line:1723  Cycle @359.00: [W1]	ownning: 04      | releasing: 02| reg_onwrite[0]: 00004004
@line:1133  Cycle @360.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @360.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @360.00: [e]	pc: 0x0000047c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @360.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @360.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @360.00: [e]	own x05          |
@line:1658  Cycle @360.00: [w]	writeback        | x14          | 0x00000080
@line:1747  Cycle @360.00: [d]	raw: 0xfe5216e3  | addr: 0x00480 |
@line:2432  Cycle @360.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fec
@line:181   Cycle @360.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00464 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @360.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00484 | new_cnt: 1
@line:1723  Cycle @360.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @361.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @361.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @361.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @361.00: [e]	pc: 0x00000480   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @361.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffec | result: 0000046c
@line:1262  Cycle @361.00: [e]	0x00000001       |a.a:00000480  |a.b:ffffffec   | res: 0000046c |
@line:1401  Cycle @361.00: [e]	condition: 1.a.b | a: 0000046c  | b: 00000484   |
@line:1658  Cycle @361.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @361.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00464 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @361.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00484 | new_cnt: 0
@line:1723  Cycle @361.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @362.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @362.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x0046c | ongoing: 0 | jump_flag: 1
@line:205   Cycle @362.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0046c | new_cnt: 0
@line:1723  Cycle @362.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @363.00: [d]	raw: 0x00100093  | addr: 0x0046c |
@line:2122  Cycle @363.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @363.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0046c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @363.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00470 | new_cnt: 1
@line:1723  Cycle @363.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @364.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @364.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @364.00: [e]	pc: 0x0000046c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @364.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @364.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @364.00: [e]	own x01          |
@line:1747  Cycle @364.00: [d]	raw: 0x00700113  | addr: 0x00470 |
@line:2122  Cycle @364.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @364.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0046c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @364.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00474 | new_cnt: 1
@line:1723  Cycle @364.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @365.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @365.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @365.00: [e]	pc: 0x00000470   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @365.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @365.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @365.00: [e]	own x02          |
@line:1747  Cycle @365.00: [d]	raw: 0x00209733  | addr: 0x00474 |
@line:2937  Cycle @365.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @365.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0046c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @365.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00478 | new_cnt: 1
@line:1723  Cycle @365.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000002
@line:498   Cycle @366.00: [e]	exec_bypass_reg: x02 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @366.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @366.00: [e]	exe_bypass.reg: x02 | .data: 00000007
@line:1250  Cycle @366.00: [e]	pc: 0x00000474   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @366.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @366.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @366.00: [e]	own x14          |
@line:1658  Cycle @366.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @366.00: [d]	raw: 0x00120213  | addr: 0x00478 |
@line:2122  Cycle @366.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @366.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0046c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @366.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0047c | new_cnt: 1
@line:1723  Cycle @366.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @367.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @367.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @367.00: [e]	pc: 0x00000478   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @367.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @367.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @367.00: [e]	own x04          |
@line:1658  Cycle @367.00: [w]	writeback        | x02          | 0x00000007
@line:1747  Cycle @367.00: [d]	raw: 0x00200293  | addr: 0x0047c |
@line:2122  Cycle @367.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @367.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0046c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @367.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00480 | new_cnt: 1
@line:1723  Cycle @367.00: [W1]	ownning: 04      | releasing: 02| reg_onwrite[0]: 00004004
@line:1133  Cycle @368.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @368.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @368.00: [e]	pc: 0x0000047c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @368.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @368.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @368.00: [e]	own x05          |
@line:1658  Cycle @368.00: [w]	writeback        | x14          | 0x00000080
@line:1747  Cycle @368.00: [d]	raw: 0xfe5216e3  | addr: 0x00480 |
@line:2432  Cycle @368.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fec
@line:181   Cycle @368.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0046c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @368.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00484 | new_cnt: 1
@line:1723  Cycle @368.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @369.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @369.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @369.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @369.00: [e]	pc: 0x00000480   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @369.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffec | result: 0000046c
@line:1262  Cycle @369.00: [e]	0x00000001       |a.a:00000480  |a.b:ffffffec   | res: 0000046c |
@line:1401  Cycle @369.00: [e]	condition: 0.a.b | a: 0000046c  | b: 00000484   |
@line:1658  Cycle @369.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @369.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0046c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @369.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00484 | new_cnt: 0
@line:1723  Cycle @369.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @370.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @370.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00484 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @370.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00484 | new_cnt: 0
@line:1723  Cycle @370.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @371.00: [d]	raw: 0x08000393  | addr: 0x00484 |
@line:2122  Cycle @371.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x80
@line:181   Cycle @371.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00484 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @371.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00488 | new_cnt: 1
@line:1723  Cycle @371.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @372.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @372.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @372.00: [e]	pc: 0x00000484   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @372.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000080 | result: 00000080
@line:1262  Cycle @372.00: [e]	0x00000001       |a.a:00000000  |a.b:00000080   | res: 00000080 |
@line:1507  Cycle @372.00: [e]	own x07          |
@line:1747  Cycle @372.00: [d]	raw: 0x24771a63  | addr: 0x00488 |
@line:2432  Cycle @372.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x254
@line:181   Cycle @372.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00484 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @372.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0048c | new_cnt: 1
@line:1723  Cycle @372.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @373.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @373.00: [e]	exe_bypass.reg: x07 | .data: 00000080
@line:1250  Cycle @373.00: [e]	pc: 0x00000488   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @373.00: [e]	0x00000001       | a: 00000080  | b: 00000080   | imm: 00000254 | result: 000006dc
@line:1262  Cycle @373.00: [e]	0x00000001       |a.a:00000488  |a.b:00000254   | res: 000006dc |
@line:1401  Cycle @373.00: [e]	condition: 0.a.b | a: 000006dc  | b: 0000048c   |
@line:181   Cycle @373.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00484 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @373.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0048c | new_cnt: 0
@line:1723  Cycle @373.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @374.00: [w]	writeback        | x07          | 0x00000080
@line:181   Cycle @374.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0048c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @374.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0048c | new_cnt: 0
@line:1723  Cycle @374.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @375.00: [d]	raw: 0x01d00193  | addr: 0x0048c |
@line:2122  Cycle @375.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x1d
@line:181   Cycle @375.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0048c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @375.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00490 | new_cnt: 1
@line:1723  Cycle @375.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @376.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @376.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @376.00: [e]	pc: 0x0000048c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @376.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001d | result: 0000001d
@line:1262  Cycle @376.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001d   | res: 0000001d |
@line:1507  Cycle @376.00: [e]	own x03          |
@line:1747  Cycle @376.00: [d]	raw: 0x00000213  | addr: 0x00490 |
@line:2122  Cycle @376.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @376.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0048c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @376.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00494 | new_cnt: 1
@line:1723  Cycle @376.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @377.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @377.00: [e]	exe_bypass.reg: x03 | .data: 0000001d
@line:1250  Cycle @377.00: [e]	pc: 0x00000490   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @377.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @377.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @377.00: [e]	own x04          |
@line:1747  Cycle @377.00: [d]	raw: 0x00100093  | addr: 0x00494 |
@line:2122  Cycle @377.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @377.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0048c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @377.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00498 | new_cnt: 1
@line:1723  Cycle @377.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @378.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @378.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @378.00: [e]	pc: 0x00000494   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @378.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @378.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @378.00: [e]	own x01          |
@line:1658  Cycle @378.00: [w]	writeback        | x03          | 0x0000001d
@line:1747  Cycle @378.00: [d]	raw: 0x00e00113  | addr: 0x00498 |
@line:2122  Cycle @378.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @378.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0048c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @378.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0049c | new_cnt: 1
@line:1723  Cycle @378.00: [W1]	ownning: 01      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @379.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @379.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @379.00: [e]	pc: 0x00000498   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @379.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @379.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @379.00: [e]	own x02          |
@line:1658  Cycle @379.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @379.00: [d]	raw: 0x00000013  | addr: 0x0049c |
@line:2122  Cycle @379.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @379.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0048c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @379.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004a0 | new_cnt: 1
@line:1723  Cycle @379.00: [W1]	ownning: 02      | releasing: 04| reg_onwrite[0]: 00000012
@line:1133  Cycle @380.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @380.00: [e]	exe_bypass.reg: x02 | .data: 0000000e
@line:1250  Cycle @380.00: [e]	pc: 0x0000049c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @380.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @380.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @380.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @380.00: [d]	raw: 0x00209733  | addr: 0x004a0 |
@line:2937  Cycle @380.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @380.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0048c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @380.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004a4 | new_cnt: 1
@line:1723  Cycle @380.00: [W1]	ownning: 00      | releasing: 01| reg_onwrite[0]: 00000006
@line:546   Cycle @381.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rs2_valid: 0 | (~(on_write >> rs2))[0:0]: 0 |
@line:1133  Cycle @381.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @381.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @381.00: [e]	pc: 0x000004a0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @381.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @381.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @381.00: [e]	own x14          |
@line:1658  Cycle @381.00: [w]	writeback        | x02          | 0x0000000e
@line:1747  Cycle @381.00: [d]	raw: 0x00120213  | addr: 0x004a4 |
@line:2122  Cycle @381.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @381.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0048c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @381.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004a8 | new_cnt: 1
@line:1723  Cycle @381.00: [W1]	ownning: 14      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @382.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @382.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @382.00: [e]	pc: 0x000004a4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @382.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @382.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @382.00: [e]	own x04          |
@line:1747  Cycle @382.00: [d]	raw: 0x00200293  | addr: 0x004a8 |
@line:2122  Cycle @382.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @382.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0048c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @382.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004ac | new_cnt: 1
@line:1723  Cycle @382.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @383.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @383.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @383.00: [e]	pc: 0x000004a8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @383.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @383.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @383.00: [e]	own x05          |
@line:1658  Cycle @383.00: [w]	writeback        | x14          | 0x00004000
@line:1747  Cycle @383.00: [d]	raw: 0xfe5214e3  | addr: 0x004ac |
@line:2432  Cycle @383.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe8
@line:181   Cycle @383.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0048c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @383.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x004b0 | new_cnt: 1
@line:1723  Cycle @383.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @384.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @384.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @384.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @384.00: [e]	pc: 0x000004ac   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @384.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe8 | result: 00000494
@line:1262  Cycle @384.00: [e]	0x00000001       |a.a:000004ac  |a.b:ffffffe8   | res: 00000494 |
@line:1401  Cycle @384.00: [e]	condition: 1.a.b | a: 00000494  | b: 000004b0   |
@line:1658  Cycle @384.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @384.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0048c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @384.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x004b0 | new_cnt: 0
@line:1723  Cycle @384.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @385.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @385.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x00494 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @385.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00494 | new_cnt: 0
@line:1723  Cycle @385.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @386.00: [d]	raw: 0x00100093  | addr: 0x00494 |
@line:2122  Cycle @386.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @386.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00494 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @386.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00498 | new_cnt: 1
@line:1723  Cycle @386.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @387.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @387.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @387.00: [e]	pc: 0x00000494   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @387.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @387.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @387.00: [e]	own x01          |
@line:1747  Cycle @387.00: [d]	raw: 0x00e00113  | addr: 0x00498 |
@line:2122  Cycle @387.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @387.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00494 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @387.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0049c | new_cnt: 1
@line:1723  Cycle @387.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @388.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @388.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @388.00: [e]	pc: 0x00000498   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @388.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @388.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @388.00: [e]	own x02          |
@line:1747  Cycle @388.00: [d]	raw: 0x00000013  | addr: 0x0049c |
@line:2122  Cycle @388.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @388.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00494 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @388.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004a0 | new_cnt: 1
@line:1723  Cycle @388.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000002
@line:1133  Cycle @389.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @389.00: [e]	exe_bypass.reg: x02 | .data: 0000000e
@line:1250  Cycle @389.00: [e]	pc: 0x0000049c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @389.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @389.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @389.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @389.00: [d]	raw: 0x00209733  | addr: 0x004a0 |
@line:2937  Cycle @389.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @389.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00494 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @389.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004a4 | new_cnt: 1
@line:1723  Cycle @389.00: [W1]	ownning: 00      | releasing: 01| reg_onwrite[0]: 00000006
@line:546   Cycle @390.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rs2_valid: 0 | (~(on_write >> rs2))[0:0]: 0 |
@line:1133  Cycle @390.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @390.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @390.00: [e]	pc: 0x000004a0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @390.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @390.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @390.00: [e]	own x14          |
@line:1658  Cycle @390.00: [w]	writeback        | x02          | 0x0000000e
@line:1747  Cycle @390.00: [d]	raw: 0x00120213  | addr: 0x004a4 |
@line:2122  Cycle @390.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @390.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00494 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @390.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004a8 | new_cnt: 1
@line:1723  Cycle @390.00: [W1]	ownning: 14      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @391.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @391.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @391.00: [e]	pc: 0x000004a4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @391.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @391.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @391.00: [e]	own x04          |
@line:1747  Cycle @391.00: [d]	raw: 0x00200293  | addr: 0x004a8 |
@line:2122  Cycle @391.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @391.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00494 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @391.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004ac | new_cnt: 1
@line:1723  Cycle @391.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @392.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @392.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @392.00: [e]	pc: 0x000004a8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @392.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @392.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @392.00: [e]	own x05          |
@line:1658  Cycle @392.00: [w]	writeback        | x14          | 0x00004000
@line:1747  Cycle @392.00: [d]	raw: 0xfe5214e3  | addr: 0x004ac |
@line:2432  Cycle @392.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe8
@line:181   Cycle @392.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00494 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @392.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x004b0 | new_cnt: 1
@line:1723  Cycle @392.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @393.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @393.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @393.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @393.00: [e]	pc: 0x000004ac   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @393.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe8 | result: 00000494
@line:1262  Cycle @393.00: [e]	0x00000001       |a.a:000004ac  |a.b:ffffffe8   | res: 00000494 |
@line:1401  Cycle @393.00: [e]	condition: 0.a.b | a: 00000494  | b: 000004b0   |
@line:1658  Cycle @393.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @393.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00494 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @393.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x004b0 | new_cnt: 0
@line:1723  Cycle @393.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @394.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @394.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b0 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @394.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004b0 | new_cnt: 0
@line:1723  Cycle @394.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @395.00: [d]	raw: 0x000043b7  | addr: 0x004b0 |
@line:1892  Cycle @395.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x4
@line:181   Cycle @395.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @395.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004b4 | new_cnt: 1
@line:1723  Cycle @395.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @396.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @396.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @396.00: [e]	pc: 0x000004b0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @396.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00004000 | result: 00004000
@line:1262  Cycle @396.00: [e]	0x00000001       |a.a:00000000  |a.b:00004000   | res: 00004000 |
@line:1507  Cycle @396.00: [e]	own x07          |
@line:1747  Cycle @396.00: [d]	raw: 0x22771463  | addr: 0x004b4 |
@line:2432  Cycle @396.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x228
@line:181   Cycle @396.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004b0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @396.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x004b8 | new_cnt: 1
@line:1723  Cycle @396.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @397.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @397.00: [e]	exe_bypass.reg: x07 | .data: 00004000
@line:1250  Cycle @397.00: [e]	pc: 0x000004b4   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @397.00: [e]	0x00000001       | a: 00004000  | b: 00004000   | imm: 00000228 | result: 000006dc
@line:1262  Cycle @397.00: [e]	0x00000001       |a.a:000004b4  |a.b:00000228   | res: 000006dc |
@line:1401  Cycle @397.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000004b8   |
@line:181   Cycle @397.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004b0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @397.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x004b8 | new_cnt: 0
@line:1723  Cycle @397.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @398.00: [w]	writeback        | x07          | 0x00004000
@line:181   Cycle @398.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b8 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @398.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004b8 | new_cnt: 0
@line:1723  Cycle @398.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @399.00: [d]	raw: 0x01e00193  | addr: 0x004b8 |
@line:2122  Cycle @399.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x1e
@line:181   Cycle @399.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @399.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004bc | new_cnt: 1
@line:1723  Cycle @399.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @400.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @400.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @400.00: [e]	pc: 0x000004b8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @400.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001e | result: 0000001e
@line:1262  Cycle @400.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001e   | res: 0000001e |
@line:1507  Cycle @400.00: [e]	own x03          |
@line:1747  Cycle @400.00: [d]	raw: 0x00000213  | addr: 0x004bc |
@line:2122  Cycle @400.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @400.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @400.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004c0 | new_cnt: 1
@line:1723  Cycle @400.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @401.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @401.00: [e]	exe_bypass.reg: x03 | .data: 0000001e
@line:1250  Cycle @401.00: [e]	pc: 0x000004bc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @401.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @401.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @401.00: [e]	own x04          |
@line:1747  Cycle @401.00: [d]	raw: 0x00100093  | addr: 0x004c0 |
@line:2122  Cycle @401.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @401.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @401.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004c4 | new_cnt: 1
@line:1723  Cycle @401.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @402.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @402.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @402.00: [e]	pc: 0x000004c0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @402.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @402.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @402.00: [e]	own x01          |
@line:1658  Cycle @402.00: [w]	writeback        | x03          | 0x0000001e
@line:1747  Cycle @402.00: [d]	raw: 0x01f00113  | addr: 0x004c4 |
@line:2122  Cycle @402.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @402.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @402.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004c8 | new_cnt: 1
@line:1723  Cycle @402.00: [W1]	ownning: 01      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @403.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @403.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @403.00: [e]	pc: 0x000004c4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @403.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @403.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @403.00: [e]	own x02          |
@line:1658  Cycle @403.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @403.00: [d]	raw: 0x00000013  | addr: 0x004c8 |
@line:2122  Cycle @403.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @403.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @403.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004cc | new_cnt: 1
@line:1723  Cycle @403.00: [W1]	ownning: 02      | releasing: 04| reg_onwrite[0]: 00000012
@line:1133  Cycle @404.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @404.00: [e]	exe_bypass.reg: x02 | .data: 0000001f
@line:1250  Cycle @404.00: [e]	pc: 0x000004c8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @404.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @404.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @404.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @404.00: [d]	raw: 0x00000013  | addr: 0x004cc |
@line:2122  Cycle @404.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @404.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @404.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004d0 | new_cnt: 1
@line:1723  Cycle @404.00: [W1]	ownning: 00      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @405.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @405.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @405.00: [e]	pc: 0x000004cc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @405.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @405.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @405.00: [w]	writeback        | x02          | 0x0000001f
@line:1747  Cycle @405.00: [d]	raw: 0x00209733  | addr: 0x004d0 |
@line:2937  Cycle @405.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @405.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @405.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004d4 | new_cnt: 1
@line:1723  Cycle @405.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @406.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @406.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @406.00: [e]	pc: 0x000004d0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @406.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @406.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @406.00: [e]	own x14          |
@line:1747  Cycle @406.00: [d]	raw: 0x00120213  | addr: 0x004d4 |
@line:2122  Cycle @406.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @406.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @406.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004d8 | new_cnt: 1
@line:1723  Cycle @406.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @407.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @407.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @407.00: [e]	pc: 0x000004d4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @407.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @407.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @407.00: [e]	own x04          |
@line:1747  Cycle @407.00: [d]	raw: 0x00200293  | addr: 0x004d8 |
@line:2122  Cycle @407.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @407.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004b8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @407.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004dc | new_cnt: 1
@line:1723  Cycle @407.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @408.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @408.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @408.00: [e]	pc: 0x000004d8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @408.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @408.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @408.00: [e]	own x05          |
@line:1658  Cycle @408.00: [w]	writeback        | x14          | 0x80000000
@line:1747  Cycle @408.00: [d]	raw: 0xfe5212e3  | addr: 0x004dc |
@line:2432  Cycle @408.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @408.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004b8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @408.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x004e0 | new_cnt: 1
@line:1723  Cycle @408.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @409.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @409.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @409.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @409.00: [e]	pc: 0x000004dc   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @409.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe4 | result: 000004c0
@line:1262  Cycle @409.00: [e]	0x00000001       |a.a:000004dc  |a.b:ffffffe4   | res: 000004c0 |
@line:1401  Cycle @409.00: [e]	condition: 1.a.b | a: 000004c0  | b: 000004e0   |
@line:1658  Cycle @409.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @409.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004b8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @409.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x004e0 | new_cnt: 0
@line:1723  Cycle @409.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @410.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @410.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x004c0 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @410.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004c0 | new_cnt: 0
@line:1723  Cycle @410.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @411.00: [d]	raw: 0x00100093  | addr: 0x004c0 |
@line:2122  Cycle @411.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @411.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004c0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @411.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004c4 | new_cnt: 1
@line:1723  Cycle @411.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @412.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @412.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @412.00: [e]	pc: 0x000004c0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @412.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @412.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @412.00: [e]	own x01          |
@line:1747  Cycle @412.00: [d]	raw: 0x01f00113  | addr: 0x004c4 |
@line:2122  Cycle @412.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @412.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @412.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004c8 | new_cnt: 1
@line:1723  Cycle @412.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @413.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @413.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @413.00: [e]	pc: 0x000004c4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @413.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @413.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @413.00: [e]	own x02          |
@line:1747  Cycle @413.00: [d]	raw: 0x00000013  | addr: 0x004c8 |
@line:2122  Cycle @413.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @413.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @413.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004cc | new_cnt: 1
@line:1723  Cycle @413.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000002
@line:1133  Cycle @414.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @414.00: [e]	exe_bypass.reg: x02 | .data: 0000001f
@line:1250  Cycle @414.00: [e]	pc: 0x000004c8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @414.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @414.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @414.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @414.00: [d]	raw: 0x00000013  | addr: 0x004cc |
@line:2122  Cycle @414.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @414.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @414.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004d0 | new_cnt: 1
@line:1723  Cycle @414.00: [W1]	ownning: 00      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @415.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @415.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @415.00: [e]	pc: 0x000004cc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @415.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @415.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @415.00: [w]	writeback        | x02          | 0x0000001f
@line:1747  Cycle @415.00: [d]	raw: 0x00209733  | addr: 0x004d0 |
@line:2937  Cycle @415.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @415.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @415.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004d4 | new_cnt: 1
@line:1723  Cycle @415.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @416.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @416.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @416.00: [e]	pc: 0x000004d0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @416.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @416.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @416.00: [e]	own x14          |
@line:1747  Cycle @416.00: [d]	raw: 0x00120213  | addr: 0x004d4 |
@line:2122  Cycle @416.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @416.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @416.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004d8 | new_cnt: 1
@line:1723  Cycle @416.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @417.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @417.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @417.00: [e]	pc: 0x000004d4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @417.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @417.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @417.00: [e]	own x04          |
@line:1747  Cycle @417.00: [d]	raw: 0x00200293  | addr: 0x004d8 |
@line:2122  Cycle @417.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @417.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @417.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004dc | new_cnt: 1
@line:1723  Cycle @417.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @418.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @418.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @418.00: [e]	pc: 0x000004d8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @418.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @418.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @418.00: [e]	own x05          |
@line:1658  Cycle @418.00: [w]	writeback        | x14          | 0x80000000
@line:1747  Cycle @418.00: [d]	raw: 0xfe5212e3  | addr: 0x004dc |
@line:2432  Cycle @418.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @418.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @418.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x004e0 | new_cnt: 1
@line:1723  Cycle @418.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @419.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @419.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @419.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @419.00: [e]	pc: 0x000004dc   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @419.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe4 | result: 000004c0
@line:1262  Cycle @419.00: [e]	0x00000001       |a.a:000004dc  |a.b:ffffffe4   | res: 000004c0 |
@line:1401  Cycle @419.00: [e]	condition: 0.a.b | a: 000004c0  | b: 000004e0   |
@line:1658  Cycle @419.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @419.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004c0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @419.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x004e0 | new_cnt: 0
@line:1723  Cycle @419.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @420.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @420.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e0 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @420.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004e0 | new_cnt: 0
@line:1723  Cycle @420.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @421.00: [d]	raw: 0x800003b7  | addr: 0x004e0 |
@line:1892  Cycle @421.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x80000
@line:181   Cycle @421.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @421.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004e4 | new_cnt: 1
@line:1723  Cycle @421.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @422.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @422.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @422.00: [e]	pc: 0x000004e0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @422.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 80000000 | result: 80000000
@line:1262  Cycle @422.00: [e]	0x00000001       |a.a:00000000  |a.b:80000000   | res: 80000000 |
@line:1507  Cycle @422.00: [e]	own x07          |
@line:1747  Cycle @422.00: [d]	raw: 0x1e771c63  | addr: 0x004e4 |
@line:2432  Cycle @422.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x1f8
@line:181   Cycle @422.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004e0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @422.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x004e8 | new_cnt: 1
@line:1723  Cycle @422.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @423.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @423.00: [e]	exe_bypass.reg: x07 | .data: 80000000
@line:1250  Cycle @423.00: [e]	pc: 0x000004e4   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @423.00: [e]	0x00000001       | a: 80000000  | b: 80000000   | imm: 000001f8 | result: 000006dc
@line:1262  Cycle @423.00: [e]	0x00000001       |a.a:000004e4  |a.b:000001f8   | res: 000006dc |
@line:1401  Cycle @423.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000004e8   |
@line:181   Cycle @423.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004e0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @423.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x004e8 | new_cnt: 0
@line:1723  Cycle @423.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @424.00: [w]	writeback        | x07          | 0x80000000
@line:181   Cycle @424.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e8 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @424.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004e8 | new_cnt: 0
@line:1723  Cycle @424.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @425.00: [d]	raw: 0x01f00193  | addr: 0x004e8 |
@line:2122  Cycle @425.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @425.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @425.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004ec | new_cnt: 1
@line:1723  Cycle @425.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @426.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @426.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @426.00: [e]	pc: 0x000004e8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @426.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @426.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @426.00: [e]	own x03          |
@line:1747  Cycle @426.00: [d]	raw: 0x00000213  | addr: 0x004ec |
@line:2122  Cycle @426.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @426.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @426.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004f0 | new_cnt: 1
@line:1723  Cycle @426.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @427.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @427.00: [e]	exe_bypass.reg: x03 | .data: 0000001f
@line:1250  Cycle @427.00: [e]	pc: 0x000004ec   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @427.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @427.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @427.00: [e]	own x04          |
@line:1747  Cycle @427.00: [d]	raw: 0x00100093  | addr: 0x004f0 |
@line:2122  Cycle @427.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @427.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @427.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004f4 | new_cnt: 1
@line:1723  Cycle @427.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @428.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @428.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @428.00: [e]	pc: 0x000004f0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @428.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @428.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @428.00: [e]	own x01          |
@line:1658  Cycle @428.00: [w]	writeback        | x03          | 0x0000001f
@line:1747  Cycle @428.00: [d]	raw: 0x00000013  | addr: 0x004f4 |
@line:2122  Cycle @428.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @428.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @428.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004f8 | new_cnt: 1
@line:1723  Cycle @428.00: [W1]	ownning: 01      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @429.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @429.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @429.00: [e]	pc: 0x000004f4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @429.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @429.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @429.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @429.00: [d]	raw: 0x00700113  | addr: 0x004f8 |
@line:2122  Cycle @429.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @429.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @429.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004fc | new_cnt: 1
@line:1723  Cycle @429.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000012
@line:1133  Cycle @430.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @430.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @430.00: [e]	pc: 0x000004f8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @430.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @430.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @430.00: [e]	own x02          |
@line:1658  Cycle @430.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @430.00: [d]	raw: 0x00209733  | addr: 0x004fc |
@line:2937  Cycle @430.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @430.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @430.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00500 | new_cnt: 1
@line:1723  Cycle @430.00: [W1]	ownning: 02      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @431.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @431.00: [e]	exe_bypass.reg: x02 | .data: 00000007
@line:1250  Cycle @431.00: [e]	pc: 0x000004fc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @431.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @431.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @431.00: [e]	own x14          |
@line:1747  Cycle @431.00: [d]	raw: 0x00120213  | addr: 0x00500 |
@line:2122  Cycle @431.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @431.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @431.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00504 | new_cnt: 1
@line:1723  Cycle @431.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000004
@line:1133  Cycle @432.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @432.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @432.00: [e]	pc: 0x00000500   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @432.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @432.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @432.00: [e]	own x04          |
@line:1658  Cycle @432.00: [w]	writeback        | x02          | 0x00000007
@line:1747  Cycle @432.00: [d]	raw: 0x00200293  | addr: 0x00504 |
@line:2122  Cycle @432.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @432.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004e8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @432.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00508 | new_cnt: 1
@line:1723  Cycle @432.00: [W1]	ownning: 04      | releasing: 02| reg_onwrite[0]: 00004004
@line:1133  Cycle @433.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @433.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @433.00: [e]	pc: 0x00000504   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @433.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @433.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @433.00: [e]	own x05          |
@line:1658  Cycle @433.00: [w]	writeback        | x14          | 0x00000080
@line:1747  Cycle @433.00: [d]	raw: 0xfe5214e3  | addr: 0x00508 |
@line:2432  Cycle @433.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe8
@line:181   Cycle @433.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004e8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @433.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0050c | new_cnt: 1
@line:1723  Cycle @433.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @434.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @434.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @434.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @434.00: [e]	pc: 0x00000508   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @434.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe8 | result: 000004f0
@line:1262  Cycle @434.00: [e]	0x00000001       |a.a:00000508  |a.b:ffffffe8   | res: 000004f0 |
@line:1401  Cycle @434.00: [e]	condition: 1.a.b | a: 000004f0  | b: 0000050c   |
@line:1658  Cycle @434.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @434.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004e8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @434.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0050c | new_cnt: 0
@line:1723  Cycle @434.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @435.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @435.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x004f0 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @435.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004f0 | new_cnt: 0
@line:1723  Cycle @435.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @436.00: [d]	raw: 0x00100093  | addr: 0x004f0 |
@line:2122  Cycle @436.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @436.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004f0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @436.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x004f4 | new_cnt: 1
@line:1723  Cycle @436.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @437.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @437.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @437.00: [e]	pc: 0x000004f0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @437.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @437.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @437.00: [e]	own x01          |
@line:1747  Cycle @437.00: [d]	raw: 0x00000013  | addr: 0x004f4 |
@line:2122  Cycle @437.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @437.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004f0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @437.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004f8 | new_cnt: 1
@line:1723  Cycle @437.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @438.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @438.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @438.00: [e]	pc: 0x000004f4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @438.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @438.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1747  Cycle @438.00: [d]	raw: 0x00700113  | addr: 0x004f8 |
@line:2122  Cycle @438.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @438.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004f0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @438.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x004fc | new_cnt: 1
@line:1723  Cycle @438.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000002
@line:1133  Cycle @439.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @439.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @439.00: [e]	pc: 0x000004f8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @439.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @439.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @439.00: [e]	own x02          |
@line:1658  Cycle @439.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @439.00: [d]	raw: 0x00209733  | addr: 0x004fc |
@line:2937  Cycle @439.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @439.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004f0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @439.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00500 | new_cnt: 1
@line:1723  Cycle @439.00: [W1]	ownning: 02      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @440.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @440.00: [e]	exe_bypass.reg: x02 | .data: 00000007
@line:1250  Cycle @440.00: [e]	pc: 0x000004fc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @440.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @440.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @440.00: [e]	own x14          |
@line:1747  Cycle @440.00: [d]	raw: 0x00120213  | addr: 0x00500 |
@line:2122  Cycle @440.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @440.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004f0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @440.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00504 | new_cnt: 1
@line:1723  Cycle @440.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000004
@line:1133  Cycle @441.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @441.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @441.00: [e]	pc: 0x00000500   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @441.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @441.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @441.00: [e]	own x04          |
@line:1658  Cycle @441.00: [w]	writeback        | x02          | 0x00000007
@line:1747  Cycle @441.00: [d]	raw: 0x00200293  | addr: 0x00504 |
@line:2122  Cycle @441.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @441.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x004f0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @441.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00508 | new_cnt: 1
@line:1723  Cycle @441.00: [W1]	ownning: 04      | releasing: 02| reg_onwrite[0]: 00004004
@line:1133  Cycle @442.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @442.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @442.00: [e]	pc: 0x00000504   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @442.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @442.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @442.00: [e]	own x05          |
@line:1658  Cycle @442.00: [w]	writeback        | x14          | 0x00000080
@line:1747  Cycle @442.00: [d]	raw: 0xfe5214e3  | addr: 0x00508 |
@line:2432  Cycle @442.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe8
@line:181   Cycle @442.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004f0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @442.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0050c | new_cnt: 1
@line:1723  Cycle @442.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @443.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @443.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @443.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @443.00: [e]	pc: 0x00000508   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @443.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe8 | result: 000004f0
@line:1262  Cycle @443.00: [e]	0x00000001       |a.a:00000508  |a.b:ffffffe8   | res: 000004f0 |
@line:1401  Cycle @443.00: [e]	condition: 0.a.b | a: 000004f0  | b: 0000050c   |
@line:1658  Cycle @443.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @443.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x004f0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @443.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0050c | new_cnt: 0
@line:1723  Cycle @443.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @444.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @444.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0050c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @444.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0050c | new_cnt: 0
@line:1723  Cycle @444.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @445.00: [d]	raw: 0x08000393  | addr: 0x0050c |
@line:2122  Cycle @445.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x80
@line:181   Cycle @445.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0050c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @445.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00510 | new_cnt: 1
@line:1723  Cycle @445.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @446.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @446.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @446.00: [e]	pc: 0x0000050c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @446.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000080 | result: 00000080
@line:1262  Cycle @446.00: [e]	0x00000001       |a.a:00000000  |a.b:00000080   | res: 00000080 |
@line:1507  Cycle @446.00: [e]	own x07          |
@line:1747  Cycle @446.00: [d]	raw: 0x1c771663  | addr: 0x00510 |
@line:2432  Cycle @446.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x1cc
@line:181   Cycle @446.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0050c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @446.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00514 | new_cnt: 1
@line:1723  Cycle @446.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @447.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @447.00: [e]	exe_bypass.reg: x07 | .data: 00000080
@line:1250  Cycle @447.00: [e]	pc: 0x00000510   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @447.00: [e]	0x00000001       | a: 00000080  | b: 00000080   | imm: 000001cc | result: 000006dc
@line:1262  Cycle @447.00: [e]	0x00000001       |a.a:00000510  |a.b:000001cc   | res: 000006dc |
@line:1401  Cycle @447.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000514   |
@line:181   Cycle @447.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0050c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @447.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00514 | new_cnt: 0
@line:1723  Cycle @447.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @448.00: [w]	writeback        | x07          | 0x00000080
@line:181   Cycle @448.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00514 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @448.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00514 | new_cnt: 0
@line:1723  Cycle @448.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @449.00: [d]	raw: 0x02000193  | addr: 0x00514 |
@line:2122  Cycle @449.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x20
@line:181   Cycle @449.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00514 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @449.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00518 | new_cnt: 1
@line:1723  Cycle @449.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @450.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @450.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @450.00: [e]	pc: 0x00000514   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @450.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000020 | result: 00000020
@line:1262  Cycle @450.00: [e]	0x00000001       |a.a:00000000  |a.b:00000020   | res: 00000020 |
@line:1507  Cycle @450.00: [e]	own x03          |
@line:1747  Cycle @450.00: [d]	raw: 0x00000213  | addr: 0x00518 |
@line:2122  Cycle @450.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @450.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00514 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @450.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0051c | new_cnt: 1
@line:1723  Cycle @450.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @451.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @451.00: [e]	exe_bypass.reg: x03 | .data: 00000020
@line:1250  Cycle @451.00: [e]	pc: 0x00000518   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @451.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @451.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @451.00: [e]	own x04          |
@line:1747  Cycle @451.00: [d]	raw: 0x00100093  | addr: 0x0051c |
@line:2122  Cycle @451.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @451.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00514 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @451.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00520 | new_cnt: 1
@line:1723  Cycle @451.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @452.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @452.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @452.00: [e]	pc: 0x0000051c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @452.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @452.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @452.00: [e]	own x01          |
@line:1658  Cycle @452.00: [w]	writeback        | x03          | 0x00000020
@line:1747  Cycle @452.00: [d]	raw: 0x00000013  | addr: 0x00520 |
@line:2122  Cycle @452.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @452.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00514 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @452.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00524 | new_cnt: 1
@line:1723  Cycle @452.00: [W1]	ownning: 01      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @453.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @453.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @453.00: [e]	pc: 0x00000520   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @453.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @453.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @453.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @453.00: [d]	raw: 0x00e00113  | addr: 0x00524 |
@line:2122  Cycle @453.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @453.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00514 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @453.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00528 | new_cnt: 1
@line:1723  Cycle @453.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000012
@line:1133  Cycle @454.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @454.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @454.00: [e]	pc: 0x00000524   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @454.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @454.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @454.00: [e]	own x02          |
@line:1658  Cycle @454.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @454.00: [d]	raw: 0x00000013  | addr: 0x00528 |
@line:2122  Cycle @454.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @454.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00514 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @454.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0052c | new_cnt: 1
@line:1723  Cycle @454.00: [W1]	ownning: 02      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @455.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @455.00: [e]	exe_bypass.reg: x02 | .data: 0000000e
@line:1250  Cycle @455.00: [e]	pc: 0x00000528   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @455.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @455.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1747  Cycle @455.00: [d]	raw: 0x00209733  | addr: 0x0052c |
@line:2937  Cycle @455.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @455.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00514 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @455.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00530 | new_cnt: 1
@line:1723  Cycle @455.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000004
@line:546   Cycle @456.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rs2_valid: 0 | (~(on_write >> rs2))[0:0]: 0 |
@line:1133  Cycle @456.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @456.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @456.00: [e]	pc: 0x0000052c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @456.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @456.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @456.00: [e]	own x14          |
@line:1658  Cycle @456.00: [w]	writeback        | x02          | 0x0000000e
@line:1747  Cycle @456.00: [d]	raw: 0x00120213  | addr: 0x00530 |
@line:2122  Cycle @456.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @456.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00514 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @456.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00534 | new_cnt: 1
@line:1723  Cycle @456.00: [W1]	ownning: 14      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @457.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @457.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @457.00: [e]	pc: 0x00000530   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @457.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @457.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @457.00: [e]	own x04          |
@line:1747  Cycle @457.00: [d]	raw: 0x00200293  | addr: 0x00534 |
@line:2122  Cycle @457.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @457.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00514 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @457.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00538 | new_cnt: 1
@line:1723  Cycle @457.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @458.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @458.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @458.00: [e]	pc: 0x00000534   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @458.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @458.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @458.00: [e]	own x05          |
@line:1658  Cycle @458.00: [w]	writeback        | x14          | 0x00004000
@line:1747  Cycle @458.00: [d]	raw: 0xfe5212e3  | addr: 0x00538 |
@line:2432  Cycle @458.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @458.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00514 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @458.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0053c | new_cnt: 1
@line:1723  Cycle @458.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @459.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @459.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @459.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @459.00: [e]	pc: 0x00000538   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @459.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe4 | result: 0000051c
@line:1262  Cycle @459.00: [e]	0x00000001       |a.a:00000538  |a.b:ffffffe4   | res: 0000051c |
@line:1401  Cycle @459.00: [e]	condition: 1.a.b | a: 0000051c  | b: 0000053c   |
@line:1658  Cycle @459.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @459.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00514 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @459.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0053c | new_cnt: 0
@line:1723  Cycle @459.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @460.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @460.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x0051c | ongoing: 0 | jump_flag: 1
@line:205   Cycle @460.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0051c | new_cnt: 0
@line:1723  Cycle @460.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @461.00: [d]	raw: 0x00100093  | addr: 0x0051c |
@line:2122  Cycle @461.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @461.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0051c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @461.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00520 | new_cnt: 1
@line:1723  Cycle @461.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @462.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @462.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @462.00: [e]	pc: 0x0000051c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @462.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @462.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @462.00: [e]	own x01          |
@line:1747  Cycle @462.00: [d]	raw: 0x00000013  | addr: 0x00520 |
@line:2122  Cycle @462.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @462.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0051c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @462.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00524 | new_cnt: 1
@line:1723  Cycle @462.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @463.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @463.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @463.00: [e]	pc: 0x00000520   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @463.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @463.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1747  Cycle @463.00: [d]	raw: 0x00e00113  | addr: 0x00524 |
@line:2122  Cycle @463.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @463.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0051c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @463.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00528 | new_cnt: 1
@line:1723  Cycle @463.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000002
@line:1133  Cycle @464.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @464.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @464.00: [e]	pc: 0x00000524   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @464.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @464.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @464.00: [e]	own x02          |
@line:1658  Cycle @464.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @464.00: [d]	raw: 0x00000013  | addr: 0x00528 |
@line:2122  Cycle @464.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @464.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0051c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @464.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0052c | new_cnt: 1
@line:1723  Cycle @464.00: [W1]	ownning: 02      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @465.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @465.00: [e]	exe_bypass.reg: x02 | .data: 0000000e
@line:1250  Cycle @465.00: [e]	pc: 0x00000528   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @465.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @465.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1747  Cycle @465.00: [d]	raw: 0x00209733  | addr: 0x0052c |
@line:2937  Cycle @465.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @465.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0051c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @465.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00530 | new_cnt: 1
@line:1723  Cycle @465.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000004
@line:546   Cycle @466.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rs2_valid: 0 | (~(on_write >> rs2))[0:0]: 0 |
@line:1133  Cycle @466.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @466.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @466.00: [e]	pc: 0x0000052c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @466.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @466.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @466.00: [e]	own x14          |
@line:1658  Cycle @466.00: [w]	writeback        | x02          | 0x0000000e
@line:1747  Cycle @466.00: [d]	raw: 0x00120213  | addr: 0x00530 |
@line:2122  Cycle @466.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @466.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0051c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @466.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00534 | new_cnt: 1
@line:1723  Cycle @466.00: [W1]	ownning: 14      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @467.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @467.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @467.00: [e]	pc: 0x00000530   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @467.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @467.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @467.00: [e]	own x04          |
@line:1747  Cycle @467.00: [d]	raw: 0x00200293  | addr: 0x00534 |
@line:2122  Cycle @467.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @467.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0051c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @467.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00538 | new_cnt: 1
@line:1723  Cycle @467.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @468.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @468.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @468.00: [e]	pc: 0x00000534   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @468.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @468.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @468.00: [e]	own x05          |
@line:1658  Cycle @468.00: [w]	writeback        | x14          | 0x00004000
@line:1747  Cycle @468.00: [d]	raw: 0xfe5212e3  | addr: 0x00538 |
@line:2432  Cycle @468.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @468.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0051c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @468.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0053c | new_cnt: 1
@line:1723  Cycle @468.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @469.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @469.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @469.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @469.00: [e]	pc: 0x00000538   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @469.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe4 | result: 0000051c
@line:1262  Cycle @469.00: [e]	0x00000001       |a.a:00000538  |a.b:ffffffe4   | res: 0000051c |
@line:1401  Cycle @469.00: [e]	condition: 0.a.b | a: 0000051c  | b: 0000053c   |
@line:1658  Cycle @469.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @469.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0051c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @469.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0053c | new_cnt: 0
@line:1723  Cycle @469.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @470.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @470.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0053c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @470.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0053c | new_cnt: 0
@line:1723  Cycle @470.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @471.00: [d]	raw: 0x000043b7  | addr: 0x0053c |
@line:1892  Cycle @471.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x4
@line:181   Cycle @471.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0053c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @471.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00540 | new_cnt: 1
@line:1723  Cycle @471.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @472.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @472.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @472.00: [e]	pc: 0x0000053c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @472.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00004000 | result: 00004000
@line:1262  Cycle @472.00: [e]	0x00000001       |a.a:00000000  |a.b:00004000   | res: 00004000 |
@line:1507  Cycle @472.00: [e]	own x07          |
@line:1747  Cycle @472.00: [d]	raw: 0x18771e63  | addr: 0x00540 |
@line:2432  Cycle @472.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x19c
@line:181   Cycle @472.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0053c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @472.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00544 | new_cnt: 1
@line:1723  Cycle @472.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @473.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @473.00: [e]	exe_bypass.reg: x07 | .data: 00004000
@line:1250  Cycle @473.00: [e]	pc: 0x00000540   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @473.00: [e]	0x00000001       | a: 00004000  | b: 00004000   | imm: 0000019c | result: 000006dc
@line:1262  Cycle @473.00: [e]	0x00000001       |a.a:00000540  |a.b:0000019c   | res: 000006dc |
@line:1401  Cycle @473.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000544   |
@line:181   Cycle @473.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0053c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @473.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00544 | new_cnt: 0
@line:1723  Cycle @473.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @474.00: [w]	writeback        | x07          | 0x00004000
@line:181   Cycle @474.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00544 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @474.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00544 | new_cnt: 0
@line:1723  Cycle @474.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @475.00: [d]	raw: 0x02100193  | addr: 0x00544 |
@line:2122  Cycle @475.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x21
@line:181   Cycle @475.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00544 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @475.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00548 | new_cnt: 1
@line:1723  Cycle @475.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @476.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @476.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @476.00: [e]	pc: 0x00000544   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @476.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000021 | result: 00000021
@line:1262  Cycle @476.00: [e]	0x00000001       |a.a:00000000  |a.b:00000021   | res: 00000021 |
@line:1507  Cycle @476.00: [e]	own x03          |
@line:1747  Cycle @476.00: [d]	raw: 0x00000213  | addr: 0x00548 |
@line:2122  Cycle @476.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @476.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00544 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @476.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0054c | new_cnt: 1
@line:1723  Cycle @476.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @477.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @477.00: [e]	exe_bypass.reg: x03 | .data: 00000021
@line:1250  Cycle @477.00: [e]	pc: 0x00000548   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @477.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @477.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @477.00: [e]	own x04          |
@line:1747  Cycle @477.00: [d]	raw: 0x00100093  | addr: 0x0054c |
@line:2122  Cycle @477.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @477.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00544 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @477.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00550 | new_cnt: 1
@line:1723  Cycle @477.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @478.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @478.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @478.00: [e]	pc: 0x0000054c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @478.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @478.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @478.00: [e]	own x01          |
@line:1658  Cycle @478.00: [w]	writeback        | x03          | 0x00000021
@line:1747  Cycle @478.00: [d]	raw: 0x00000013  | addr: 0x00550 |
@line:2122  Cycle @478.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @478.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00544 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @478.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00554 | new_cnt: 1
@line:1723  Cycle @478.00: [W1]	ownning: 01      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @479.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @479.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @479.00: [e]	pc: 0x00000550   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @479.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @479.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @479.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @479.00: [d]	raw: 0x00000013  | addr: 0x00554 |
@line:2122  Cycle @479.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @479.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00544 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @479.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00558 | new_cnt: 1
@line:1723  Cycle @479.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000012
@line:1133  Cycle @480.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @480.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @480.00: [e]	pc: 0x00000554   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @480.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @480.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @480.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @480.00: [d]	raw: 0x01f00113  | addr: 0x00558 |
@line:2122  Cycle @480.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @480.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00544 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @480.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0055c | new_cnt: 1
@line:1723  Cycle @480.00: [W1]	ownning: 00      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @481.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @481.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @481.00: [e]	pc: 0x00000558   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @481.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @481.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @481.00: [e]	own x02          |
@line:1747  Cycle @481.00: [d]	raw: 0x00209733  | addr: 0x0055c |
@line:2937  Cycle @481.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @481.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00544 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @481.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00560 | new_cnt: 1
@line:1723  Cycle @481.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @482.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @482.00: [e]	exe_bypass.reg: x02 | .data: 0000001f
@line:1250  Cycle @482.00: [e]	pc: 0x0000055c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @482.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @482.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @482.00: [e]	own x14          |
@line:1747  Cycle @482.00: [d]	raw: 0x00120213  | addr: 0x00560 |
@line:2122  Cycle @482.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @482.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00544 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @482.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00564 | new_cnt: 1
@line:1723  Cycle @482.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000004
@line:1133  Cycle @483.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @483.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @483.00: [e]	pc: 0x00000560   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @483.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @483.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @483.00: [e]	own x04          |
@line:1658  Cycle @483.00: [w]	writeback        | x02          | 0x0000001f
@line:1747  Cycle @483.00: [d]	raw: 0x00200293  | addr: 0x00564 |
@line:2122  Cycle @483.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @483.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00544 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @483.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00568 | new_cnt: 1
@line:1723  Cycle @483.00: [W1]	ownning: 04      | releasing: 02| reg_onwrite[0]: 00004004
@line:1133  Cycle @484.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @484.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @484.00: [e]	pc: 0x00000564   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @484.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @484.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @484.00: [e]	own x05          |
@line:1658  Cycle @484.00: [w]	writeback        | x14          | 0x80000000
@line:1747  Cycle @484.00: [d]	raw: 0xfe5212e3  | addr: 0x00568 |
@line:2432  Cycle @484.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @484.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00544 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @484.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0056c | new_cnt: 1
@line:1723  Cycle @484.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @485.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @485.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @485.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @485.00: [e]	pc: 0x00000568   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @485.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe4 | result: 0000054c
@line:1262  Cycle @485.00: [e]	0x00000001       |a.a:00000568  |a.b:ffffffe4   | res: 0000054c |
@line:1401  Cycle @485.00: [e]	condition: 1.a.b | a: 0000054c  | b: 0000056c   |
@line:1658  Cycle @485.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @485.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00544 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @485.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0056c | new_cnt: 0
@line:1723  Cycle @485.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @486.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @486.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x0054c | ongoing: 0 | jump_flag: 1
@line:205   Cycle @486.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0054c | new_cnt: 0
@line:1723  Cycle @486.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @487.00: [d]	raw: 0x00100093  | addr: 0x0054c |
@line:2122  Cycle @487.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @487.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0054c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @487.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00550 | new_cnt: 1
@line:1723  Cycle @487.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @488.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @488.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @488.00: [e]	pc: 0x0000054c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @488.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @488.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @488.00: [e]	own x01          |
@line:1747  Cycle @488.00: [d]	raw: 0x00000013  | addr: 0x00550 |
@line:2122  Cycle @488.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @488.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0054c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @488.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00554 | new_cnt: 1
@line:1723  Cycle @488.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @489.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @489.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @489.00: [e]	pc: 0x00000550   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @489.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @489.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1747  Cycle @489.00: [d]	raw: 0x00000013  | addr: 0x00554 |
@line:2122  Cycle @489.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @489.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0054c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @489.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00558 | new_cnt: 1
@line:1723  Cycle @489.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000002
@line:1133  Cycle @490.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @490.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @490.00: [e]	pc: 0x00000554   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @490.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @490.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @490.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @490.00: [d]	raw: 0x01f00113  | addr: 0x00558 |
@line:2122  Cycle @490.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @490.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0054c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @490.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0055c | new_cnt: 1
@line:1723  Cycle @490.00: [W1]	ownning: 00      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @491.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @491.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @491.00: [e]	pc: 0x00000558   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @491.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @491.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @491.00: [e]	own x02          |
@line:1747  Cycle @491.00: [d]	raw: 0x00209733  | addr: 0x0055c |
@line:2937  Cycle @491.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @491.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0054c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @491.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00560 | new_cnt: 1
@line:1723  Cycle @491.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @492.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @492.00: [e]	exe_bypass.reg: x02 | .data: 0000001f
@line:1250  Cycle @492.00: [e]	pc: 0x0000055c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @492.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @492.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @492.00: [e]	own x14          |
@line:1747  Cycle @492.00: [d]	raw: 0x00120213  | addr: 0x00560 |
@line:2122  Cycle @492.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @492.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0054c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @492.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00564 | new_cnt: 1
@line:1723  Cycle @492.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000004
@line:1133  Cycle @493.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @493.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @493.00: [e]	pc: 0x00000560   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @493.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @493.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @493.00: [e]	own x04          |
@line:1658  Cycle @493.00: [w]	writeback        | x02          | 0x0000001f
@line:1747  Cycle @493.00: [d]	raw: 0x00200293  | addr: 0x00564 |
@line:2122  Cycle @493.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @493.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0054c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @493.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00568 | new_cnt: 1
@line:1723  Cycle @493.00: [W1]	ownning: 04      | releasing: 02| reg_onwrite[0]: 00004004
@line:1133  Cycle @494.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @494.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @494.00: [e]	pc: 0x00000564   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @494.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @494.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @494.00: [e]	own x05          |
@line:1658  Cycle @494.00: [w]	writeback        | x14          | 0x80000000
@line:1747  Cycle @494.00: [d]	raw: 0xfe5212e3  | addr: 0x00568 |
@line:2432  Cycle @494.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @494.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0054c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @494.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0056c | new_cnt: 1
@line:1723  Cycle @494.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @495.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @495.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @495.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @495.00: [e]	pc: 0x00000568   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @495.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe4 | result: 0000054c
@line:1262  Cycle @495.00: [e]	0x00000001       |a.a:00000568  |a.b:ffffffe4   | res: 0000054c |
@line:1401  Cycle @495.00: [e]	condition: 0.a.b | a: 0000054c  | b: 0000056c   |
@line:1658  Cycle @495.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @495.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0054c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @495.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0056c | new_cnt: 0
@line:1723  Cycle @495.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @496.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @496.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0056c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @496.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0056c | new_cnt: 0
@line:1723  Cycle @496.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @497.00: [d]	raw: 0x800003b7  | addr: 0x0056c |
@line:1892  Cycle @497.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x80000
@line:181   Cycle @497.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0056c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @497.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00570 | new_cnt: 1
@line:1723  Cycle @497.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @498.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @498.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @498.00: [e]	pc: 0x0000056c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @498.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 80000000 | result: 80000000
@line:1262  Cycle @498.00: [e]	0x00000001       |a.a:00000000  |a.b:80000000   | res: 80000000 |
@line:1507  Cycle @498.00: [e]	own x07          |
@line:1747  Cycle @498.00: [d]	raw: 0x16771663  | addr: 0x00570 |
@line:2432  Cycle @498.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x16c
@line:181   Cycle @498.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0056c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @498.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00574 | new_cnt: 1
@line:1723  Cycle @498.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @499.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @499.00: [e]	exe_bypass.reg: x07 | .data: 80000000
@line:1250  Cycle @499.00: [e]	pc: 0x00000570   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @499.00: [e]	0x00000001       | a: 80000000  | b: 80000000   | imm: 0000016c | result: 000006dc
@line:1262  Cycle @499.00: [e]	0x00000001       |a.a:00000570  |a.b:0000016c   | res: 000006dc |
@line:1401  Cycle @499.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000574   |
@line:181   Cycle @499.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0056c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @499.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00574 | new_cnt: 0
@line:1723  Cycle @499.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @500.00: [w]	writeback        | x07          | 0x80000000
@line:181   Cycle @500.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00574 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @500.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00574 | new_cnt: 0
@line:1723  Cycle @500.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @501.00: [d]	raw: 0x02200193  | addr: 0x00574 |
@line:2122  Cycle @501.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x22
@line:181   Cycle @501.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00574 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @501.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00578 | new_cnt: 1
@line:1723  Cycle @501.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @502.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @502.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @502.00: [e]	pc: 0x00000574   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @502.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000022 | result: 00000022
@line:1262  Cycle @502.00: [e]	0x00000001       |a.a:00000000  |a.b:00000022   | res: 00000022 |
@line:1507  Cycle @502.00: [e]	own x03          |
@line:1747  Cycle @502.00: [d]	raw: 0x00000213  | addr: 0x00578 |
@line:2122  Cycle @502.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @502.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00574 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @502.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0057c | new_cnt: 1
@line:1723  Cycle @502.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @503.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @503.00: [e]	exe_bypass.reg: x03 | .data: 00000022
@line:1250  Cycle @503.00: [e]	pc: 0x00000578   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @503.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @503.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @503.00: [e]	own x04          |
@line:1747  Cycle @503.00: [d]	raw: 0x00700113  | addr: 0x0057c |
@line:2122  Cycle @503.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @503.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00574 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @503.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00580 | new_cnt: 1
@line:1723  Cycle @503.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @504.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @504.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @504.00: [e]	pc: 0x0000057c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @504.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @504.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @504.00: [e]	own x02          |
@line:1658  Cycle @504.00: [w]	writeback        | x03          | 0x00000022
@line:1747  Cycle @504.00: [d]	raw: 0x00100093  | addr: 0x00580 |
@line:2122  Cycle @504.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @504.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00574 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @504.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00584 | new_cnt: 1
@line:1723  Cycle @504.00: [W1]	ownning: 02      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @505.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @505.00: [e]	exe_bypass.reg: x02 | .data: 00000007
@line:1250  Cycle @505.00: [e]	pc: 0x00000580   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @505.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @505.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @505.00: [e]	own x01          |
@line:1658  Cycle @505.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @505.00: [d]	raw: 0x00209733  | addr: 0x00584 |
@line:2937  Cycle @505.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @505.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00574 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @505.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00588 | new_cnt: 1
@line:1723  Cycle @505.00: [W1]	ownning: 01      | releasing: 04| reg_onwrite[0]: 00000014
@line:546   Cycle @506.00: [e]	exec_bypass_reg: x01 | mem_bypass_reg: x00 | ~signals.rs2_valid: 0 | (~(on_write >> rs2))[0:0]: 0 |
@line:1133  Cycle @506.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @506.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @506.00: [e]	pc: 0x00000584   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @506.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @506.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @506.00: [e]	own x14          |
@line:1658  Cycle @506.00: [w]	writeback        | x02          | 0x00000007
@line:1747  Cycle @506.00: [d]	raw: 0x00120213  | addr: 0x00588 |
@line:2122  Cycle @506.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @506.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00574 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @506.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0058c | new_cnt: 1
@line:1723  Cycle @506.00: [W1]	ownning: 14      | releasing: 02| reg_onwrite[0]: 00000006
@line:1133  Cycle @507.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @507.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @507.00: [e]	pc: 0x00000588   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @507.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @507.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @507.00: [e]	own x04          |
@line:1658  Cycle @507.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @507.00: [d]	raw: 0x00200293  | addr: 0x0058c |
@line:2122  Cycle @507.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @507.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00574 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @507.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00590 | new_cnt: 1
@line:1723  Cycle @507.00: [W1]	ownning: 04      | releasing: 01| reg_onwrite[0]: 00004002
@line:1133  Cycle @508.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @508.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @508.00: [e]	pc: 0x0000058c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @508.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @508.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @508.00: [e]	own x05          |
@line:1658  Cycle @508.00: [w]	writeback        | x14          | 0x00000080
@line:1747  Cycle @508.00: [d]	raw: 0xfe5216e3  | addr: 0x00590 |
@line:2432  Cycle @508.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fec
@line:181   Cycle @508.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00574 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @508.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00594 | new_cnt: 1
@line:1723  Cycle @508.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @509.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @509.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @509.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @509.00: [e]	pc: 0x00000590   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @509.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffec | result: 0000057c
@line:1262  Cycle @509.00: [e]	0x00000001       |a.a:00000590  |a.b:ffffffec   | res: 0000057c |
@line:1401  Cycle @509.00: [e]	condition: 1.a.b | a: 0000057c  | b: 00000594   |
@line:1658  Cycle @509.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @509.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00574 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @509.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00594 | new_cnt: 0
@line:1723  Cycle @509.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @510.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @510.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x0057c | ongoing: 0 | jump_flag: 1
@line:205   Cycle @510.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0057c | new_cnt: 0
@line:1723  Cycle @510.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @511.00: [d]	raw: 0x00700113  | addr: 0x0057c |
@line:2122  Cycle @511.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @511.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0057c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @511.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00580 | new_cnt: 1
@line:1723  Cycle @511.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @512.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @512.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @512.00: [e]	pc: 0x0000057c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @512.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @512.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @512.00: [e]	own x02          |
@line:1747  Cycle @512.00: [d]	raw: 0x00100093  | addr: 0x00580 |
@line:2122  Cycle @512.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @512.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0057c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @512.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00584 | new_cnt: 1
@line:1723  Cycle @512.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @513.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @513.00: [e]	exe_bypass.reg: x02 | .data: 00000007
@line:1250  Cycle @513.00: [e]	pc: 0x00000580   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @513.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @513.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @513.00: [e]	own x01          |
@line:1747  Cycle @513.00: [d]	raw: 0x00209733  | addr: 0x00584 |
@line:2937  Cycle @513.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @513.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0057c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @513.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00588 | new_cnt: 1
@line:1723  Cycle @513.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000004
@line:546   Cycle @514.00: [e]	exec_bypass_reg: x01 | mem_bypass_reg: x00 | ~signals.rs2_valid: 0 | (~(on_write >> rs2))[0:0]: 0 |
@line:1133  Cycle @514.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @514.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @514.00: [e]	pc: 0x00000584   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @514.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @514.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @514.00: [e]	own x14          |
@line:1658  Cycle @514.00: [w]	writeback        | x02          | 0x00000007
@line:1747  Cycle @514.00: [d]	raw: 0x00120213  | addr: 0x00588 |
@line:2122  Cycle @514.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @514.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0057c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @514.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0058c | new_cnt: 1
@line:1723  Cycle @514.00: [W1]	ownning: 14      | releasing: 02| reg_onwrite[0]: 00000006
@line:1133  Cycle @515.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @515.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @515.00: [e]	pc: 0x00000588   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @515.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @515.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @515.00: [e]	own x04          |
@line:1658  Cycle @515.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @515.00: [d]	raw: 0x00200293  | addr: 0x0058c |
@line:2122  Cycle @515.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @515.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0057c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @515.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00590 | new_cnt: 1
@line:1723  Cycle @515.00: [W1]	ownning: 04      | releasing: 01| reg_onwrite[0]: 00004002
@line:1133  Cycle @516.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @516.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @516.00: [e]	pc: 0x0000058c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @516.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @516.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @516.00: [e]	own x05          |
@line:1658  Cycle @516.00: [w]	writeback        | x14          | 0x00000080
@line:1747  Cycle @516.00: [d]	raw: 0xfe5216e3  | addr: 0x00590 |
@line:2432  Cycle @516.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fec
@line:181   Cycle @516.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0057c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @516.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00594 | new_cnt: 1
@line:1723  Cycle @516.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @517.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @517.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @517.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @517.00: [e]	pc: 0x00000590   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @517.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffec | result: 0000057c
@line:1262  Cycle @517.00: [e]	0x00000001       |a.a:00000590  |a.b:ffffffec   | res: 0000057c |
@line:1401  Cycle @517.00: [e]	condition: 0.a.b | a: 0000057c  | b: 00000594   |
@line:1658  Cycle @517.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @517.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0057c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @517.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00594 | new_cnt: 0
@line:1723  Cycle @517.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @518.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @518.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00594 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @518.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00594 | new_cnt: 0
@line:1723  Cycle @518.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @519.00: [d]	raw: 0x08000393  | addr: 0x00594 |
@line:2122  Cycle @519.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x80
@line:181   Cycle @519.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00594 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @519.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00598 | new_cnt: 1
@line:1723  Cycle @519.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @520.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @520.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @520.00: [e]	pc: 0x00000594   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @520.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000080 | result: 00000080
@line:1262  Cycle @520.00: [e]	0x00000001       |a.a:00000000  |a.b:00000080   | res: 00000080 |
@line:1507  Cycle @520.00: [e]	own x07          |
@line:1747  Cycle @520.00: [d]	raw: 0x14771263  | addr: 0x00598 |
@line:2432  Cycle @520.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x144
@line:181   Cycle @520.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00594 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @520.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0059c | new_cnt: 1
@line:1723  Cycle @520.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @521.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @521.00: [e]	exe_bypass.reg: x07 | .data: 00000080
@line:1250  Cycle @521.00: [e]	pc: 0x00000598   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @521.00: [e]	0x00000001       | a: 00000080  | b: 00000080   | imm: 00000144 | result: 000006dc
@line:1262  Cycle @521.00: [e]	0x00000001       |a.a:00000598  |a.b:00000144   | res: 000006dc |
@line:1401  Cycle @521.00: [e]	condition: 0.a.b | a: 000006dc  | b: 0000059c   |
@line:181   Cycle @521.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00594 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @521.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0059c | new_cnt: 0
@line:1723  Cycle @521.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @522.00: [w]	writeback        | x07          | 0x00000080
@line:181   Cycle @522.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0059c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @522.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0059c | new_cnt: 0
@line:1723  Cycle @522.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @523.00: [d]	raw: 0x02300193  | addr: 0x0059c |
@line:2122  Cycle @523.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x23
@line:181   Cycle @523.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0059c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @523.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005a0 | new_cnt: 1
@line:1723  Cycle @523.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @524.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @524.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @524.00: [e]	pc: 0x0000059c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @524.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000023 | result: 00000023
@line:1262  Cycle @524.00: [e]	0x00000001       |a.a:00000000  |a.b:00000023   | res: 00000023 |
@line:1507  Cycle @524.00: [e]	own x03          |
@line:1747  Cycle @524.00: [d]	raw: 0x00000213  | addr: 0x005a0 |
@line:2122  Cycle @524.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @524.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0059c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @524.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005a4 | new_cnt: 1
@line:1723  Cycle @524.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @525.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @525.00: [e]	exe_bypass.reg: x03 | .data: 00000023
@line:1250  Cycle @525.00: [e]	pc: 0x000005a0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @525.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @525.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @525.00: [e]	own x04          |
@line:1747  Cycle @525.00: [d]	raw: 0x00e00113  | addr: 0x005a4 |
@line:2122  Cycle @525.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @525.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0059c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @525.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005a8 | new_cnt: 1
@line:1723  Cycle @525.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @526.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @526.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @526.00: [e]	pc: 0x000005a4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @526.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @526.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @526.00: [e]	own x02          |
@line:1658  Cycle @526.00: [w]	writeback        | x03          | 0x00000023
@line:1747  Cycle @526.00: [d]	raw: 0x00100093  | addr: 0x005a8 |
@line:2122  Cycle @526.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @526.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0059c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @526.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005ac | new_cnt: 1
@line:1723  Cycle @526.00: [W1]	ownning: 02      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @527.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @527.00: [e]	exe_bypass.reg: x02 | .data: 0000000e
@line:1250  Cycle @527.00: [e]	pc: 0x000005a8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @527.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @527.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @527.00: [e]	own x01          |
@line:1658  Cycle @527.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @527.00: [d]	raw: 0x00000013  | addr: 0x005ac |
@line:2122  Cycle @527.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @527.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0059c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @527.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005b0 | new_cnt: 1
@line:1723  Cycle @527.00: [W1]	ownning: 01      | releasing: 04| reg_onwrite[0]: 00000014
@line:1133  Cycle @528.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @528.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @528.00: [e]	pc: 0x000005ac   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @528.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @528.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @528.00: [w]	writeback        | x02          | 0x0000000e
@line:1747  Cycle @528.00: [d]	raw: 0x00209733  | addr: 0x005b0 |
@line:2937  Cycle @528.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @528.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0059c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @528.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005b4 | new_cnt: 1
@line:1723  Cycle @528.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000006
@line:498   Cycle @529.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @529.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @529.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @529.00: [e]	pc: 0x000005b0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @529.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @529.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @529.00: [e]	own x14          |
@line:1658  Cycle @529.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @529.00: [d]	raw: 0x00120213  | addr: 0x005b4 |
@line:2122  Cycle @529.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @529.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0059c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @529.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005b8 | new_cnt: 1
@line:1723  Cycle @529.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @530.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @530.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @530.00: [e]	pc: 0x000005b4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @530.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @530.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @530.00: [e]	own x04          |
@line:1747  Cycle @530.00: [d]	raw: 0x00200293  | addr: 0x005b8 |
@line:2122  Cycle @530.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @530.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0059c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @530.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005bc | new_cnt: 1
@line:1723  Cycle @530.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @531.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @531.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @531.00: [e]	pc: 0x000005b8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @531.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @531.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @531.00: [e]	own x05          |
@line:1658  Cycle @531.00: [w]	writeback        | x14          | 0x00004000
@line:1747  Cycle @531.00: [d]	raw: 0xfe5214e3  | addr: 0x005bc |
@line:2432  Cycle @531.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe8
@line:181   Cycle @531.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0059c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @531.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x005c0 | new_cnt: 1
@line:1723  Cycle @531.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @532.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @532.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @532.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @532.00: [e]	pc: 0x000005bc   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @532.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe8 | result: 000005a4
@line:1262  Cycle @532.00: [e]	0x00000001       |a.a:000005bc  |a.b:ffffffe8   | res: 000005a4 |
@line:1401  Cycle @532.00: [e]	condition: 1.a.b | a: 000005a4  | b: 000005c0   |
@line:1658  Cycle @532.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @532.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0059c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @532.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x005c0 | new_cnt: 0
@line:1723  Cycle @532.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @533.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @533.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x005a4 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @533.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005a4 | new_cnt: 0
@line:1723  Cycle @533.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @534.00: [d]	raw: 0x00e00113  | addr: 0x005a4 |
@line:2122  Cycle @534.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @534.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005a4 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @534.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005a8 | new_cnt: 1
@line:1723  Cycle @534.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @535.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @535.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @535.00: [e]	pc: 0x000005a4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @535.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @535.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @535.00: [e]	own x02          |
@line:1747  Cycle @535.00: [d]	raw: 0x00100093  | addr: 0x005a8 |
@line:2122  Cycle @535.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @535.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @535.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005ac | new_cnt: 1
@line:1723  Cycle @535.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @536.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @536.00: [e]	exe_bypass.reg: x02 | .data: 0000000e
@line:1250  Cycle @536.00: [e]	pc: 0x000005a8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @536.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @536.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @536.00: [e]	own x01          |
@line:1747  Cycle @536.00: [d]	raw: 0x00000013  | addr: 0x005ac |
@line:2122  Cycle @536.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @536.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @536.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005b0 | new_cnt: 1
@line:1723  Cycle @536.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000004
@line:1133  Cycle @537.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @537.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @537.00: [e]	pc: 0x000005ac   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @537.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @537.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @537.00: [w]	writeback        | x02          | 0x0000000e
@line:1747  Cycle @537.00: [d]	raw: 0x00209733  | addr: 0x005b0 |
@line:2937  Cycle @537.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @537.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @537.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005b4 | new_cnt: 1
@line:1723  Cycle @537.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000006
@line:498   Cycle @538.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @538.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @538.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @538.00: [e]	pc: 0x000005b0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @538.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @538.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @538.00: [e]	own x14          |
@line:1658  Cycle @538.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @538.00: [d]	raw: 0x00120213  | addr: 0x005b4 |
@line:2122  Cycle @538.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @538.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @538.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005b8 | new_cnt: 1
@line:1723  Cycle @538.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @539.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @539.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @539.00: [e]	pc: 0x000005b4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @539.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @539.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @539.00: [e]	own x04          |
@line:1747  Cycle @539.00: [d]	raw: 0x00200293  | addr: 0x005b8 |
@line:2122  Cycle @539.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @539.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @539.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005bc | new_cnt: 1
@line:1723  Cycle @539.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @540.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @540.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @540.00: [e]	pc: 0x000005b8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @540.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @540.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @540.00: [e]	own x05          |
@line:1658  Cycle @540.00: [w]	writeback        | x14          | 0x00004000
@line:1747  Cycle @540.00: [d]	raw: 0xfe5214e3  | addr: 0x005bc |
@line:2432  Cycle @540.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe8
@line:181   Cycle @540.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005a4 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @540.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x005c0 | new_cnt: 1
@line:1723  Cycle @540.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @541.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @541.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @541.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @541.00: [e]	pc: 0x000005bc   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @541.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe8 | result: 000005a4
@line:1262  Cycle @541.00: [e]	0x00000001       |a.a:000005bc  |a.b:ffffffe8   | res: 000005a4 |
@line:1401  Cycle @541.00: [e]	condition: 0.a.b | a: 000005a4  | b: 000005c0   |
@line:1658  Cycle @541.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @541.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005a4 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @541.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x005c0 | new_cnt: 0
@line:1723  Cycle @541.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @542.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @542.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c0 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @542.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005c0 | new_cnt: 0
@line:1723  Cycle @542.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @543.00: [d]	raw: 0x000043b7  | addr: 0x005c0 |
@line:1892  Cycle @543.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x4
@line:181   Cycle @543.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @543.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005c4 | new_cnt: 1
@line:1723  Cycle @543.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @544.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @544.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @544.00: [e]	pc: 0x000005c0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @544.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00004000 | result: 00004000
@line:1262  Cycle @544.00: [e]	0x00000001       |a.a:00000000  |a.b:00004000   | res: 00004000 |
@line:1507  Cycle @544.00: [e]	own x07          |
@line:1747  Cycle @544.00: [d]	raw: 0x10771c63  | addr: 0x005c4 |
@line:2432  Cycle @544.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x118
@line:181   Cycle @544.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005c0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @544.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x005c8 | new_cnt: 1
@line:1723  Cycle @544.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @545.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @545.00: [e]	exe_bypass.reg: x07 | .data: 00004000
@line:1250  Cycle @545.00: [e]	pc: 0x000005c4   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @545.00: [e]	0x00000001       | a: 00004000  | b: 00004000   | imm: 00000118 | result: 000006dc
@line:1262  Cycle @545.00: [e]	0x00000001       |a.a:000005c4  |a.b:00000118   | res: 000006dc |
@line:1401  Cycle @545.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000005c8   |
@line:181   Cycle @545.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005c0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @545.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x005c8 | new_cnt: 0
@line:1723  Cycle @545.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @546.00: [w]	writeback        | x07          | 0x00004000
@line:181   Cycle @546.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c8 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @546.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005c8 | new_cnt: 0
@line:1723  Cycle @546.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @547.00: [d]	raw: 0x02400193  | addr: 0x005c8 |
@line:2122  Cycle @547.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x24
@line:181   Cycle @547.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @547.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005cc | new_cnt: 1
@line:1723  Cycle @547.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @548.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @548.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @548.00: [e]	pc: 0x000005c8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @548.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000024 | result: 00000024
@line:1262  Cycle @548.00: [e]	0x00000001       |a.a:00000000  |a.b:00000024   | res: 00000024 |
@line:1507  Cycle @548.00: [e]	own x03          |
@line:1747  Cycle @548.00: [d]	raw: 0x00000213  | addr: 0x005cc |
@line:2122  Cycle @548.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @548.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @548.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005d0 | new_cnt: 1
@line:1723  Cycle @548.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @549.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @549.00: [e]	exe_bypass.reg: x03 | .data: 00000024
@line:1250  Cycle @549.00: [e]	pc: 0x000005cc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @549.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @549.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @549.00: [e]	own x04          |
@line:1747  Cycle @549.00: [d]	raw: 0x01f00113  | addr: 0x005d0 |
@line:2122  Cycle @549.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @549.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @549.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005d4 | new_cnt: 1
@line:1723  Cycle @549.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @550.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @550.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @550.00: [e]	pc: 0x000005d0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @550.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @550.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @550.00: [e]	own x02          |
@line:1658  Cycle @550.00: [w]	writeback        | x03          | 0x00000024
@line:1747  Cycle @550.00: [d]	raw: 0x00100093  | addr: 0x005d4 |
@line:2122  Cycle @550.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @550.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @550.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005d8 | new_cnt: 1
@line:1723  Cycle @550.00: [W1]	ownning: 02      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @551.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @551.00: [e]	exe_bypass.reg: x02 | .data: 0000001f
@line:1250  Cycle @551.00: [e]	pc: 0x000005d4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @551.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @551.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @551.00: [e]	own x01          |
@line:1658  Cycle @551.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @551.00: [d]	raw: 0x00000013  | addr: 0x005d8 |
@line:2122  Cycle @551.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @551.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @551.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005dc | new_cnt: 1
@line:1723  Cycle @551.00: [W1]	ownning: 01      | releasing: 04| reg_onwrite[0]: 00000014
@line:1133  Cycle @552.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @552.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @552.00: [e]	pc: 0x000005d8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @552.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @552.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @552.00: [w]	writeback        | x02          | 0x0000001f
@line:1747  Cycle @552.00: [d]	raw: 0x00000013  | addr: 0x005dc |
@line:2122  Cycle @552.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @552.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @552.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005e0 | new_cnt: 1
@line:1723  Cycle @552.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000006
@line:1133  Cycle @553.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @553.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @553.00: [e]	pc: 0x000005dc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @553.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @553.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @553.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @553.00: [d]	raw: 0x00209733  | addr: 0x005e0 |
@line:2937  Cycle @553.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @553.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @553.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005e4 | new_cnt: 1
@line:1723  Cycle @553.00: [W1]	ownning: 00      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @554.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @554.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @554.00: [e]	pc: 0x000005e0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @554.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @554.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @554.00: [e]	own x14          |
@line:1747  Cycle @554.00: [d]	raw: 0x00120213  | addr: 0x005e4 |
@line:2122  Cycle @554.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @554.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @554.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005e8 | new_cnt: 1
@line:1723  Cycle @554.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @555.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @555.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @555.00: [e]	pc: 0x000005e4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @555.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @555.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @555.00: [e]	own x04          |
@line:1747  Cycle @555.00: [d]	raw: 0x00200293  | addr: 0x005e8 |
@line:2122  Cycle @555.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @555.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005c8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @555.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005ec | new_cnt: 1
@line:1723  Cycle @555.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @556.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @556.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @556.00: [e]	pc: 0x000005e8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @556.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @556.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @556.00: [e]	own x05          |
@line:1658  Cycle @556.00: [w]	writeback        | x14          | 0x80000000
@line:1747  Cycle @556.00: [d]	raw: 0xfe5212e3  | addr: 0x005ec |
@line:2432  Cycle @556.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @556.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005c8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @556.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x005f0 | new_cnt: 1
@line:1723  Cycle @556.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @557.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @557.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @557.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @557.00: [e]	pc: 0x000005ec   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @557.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe4 | result: 000005d0
@line:1262  Cycle @557.00: [e]	0x00000001       |a.a:000005ec  |a.b:ffffffe4   | res: 000005d0 |
@line:1401  Cycle @557.00: [e]	condition: 1.a.b | a: 000005d0  | b: 000005f0   |
@line:1658  Cycle @557.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @557.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005c8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @557.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x005f0 | new_cnt: 0
@line:1723  Cycle @557.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @558.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @558.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x005d0 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @558.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005d0 | new_cnt: 0
@line:1723  Cycle @558.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @559.00: [d]	raw: 0x01f00113  | addr: 0x005d0 |
@line:2122  Cycle @559.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @559.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005d0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @559.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005d4 | new_cnt: 1
@line:1723  Cycle @559.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @560.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @560.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @560.00: [e]	pc: 0x000005d0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @560.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @560.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @560.00: [e]	own x02          |
@line:1747  Cycle @560.00: [d]	raw: 0x00100093  | addr: 0x005d4 |
@line:2122  Cycle @560.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @560.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005d0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @560.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005d8 | new_cnt: 1
@line:1723  Cycle @560.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @561.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @561.00: [e]	exe_bypass.reg: x02 | .data: 0000001f
@line:1250  Cycle @561.00: [e]	pc: 0x000005d4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @561.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @561.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @561.00: [e]	own x01          |
@line:1747  Cycle @561.00: [d]	raw: 0x00000013  | addr: 0x005d8 |
@line:2122  Cycle @561.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @561.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005d0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @561.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005dc | new_cnt: 1
@line:1723  Cycle @561.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000004
@line:1133  Cycle @562.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @562.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @562.00: [e]	pc: 0x000005d8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @562.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @562.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @562.00: [w]	writeback        | x02          | 0x0000001f
@line:1747  Cycle @562.00: [d]	raw: 0x00000013  | addr: 0x005dc |
@line:2122  Cycle @562.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @562.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005d0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @562.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005e0 | new_cnt: 1
@line:1723  Cycle @562.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000006
@line:1133  Cycle @563.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @563.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @563.00: [e]	pc: 0x000005dc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @563.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @563.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @563.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @563.00: [d]	raw: 0x00209733  | addr: 0x005e0 |
@line:2937  Cycle @563.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @563.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005d0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @563.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005e4 | new_cnt: 1
@line:1723  Cycle @563.00: [W1]	ownning: 00      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @564.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @564.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @564.00: [e]	pc: 0x000005e0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @564.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @564.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @564.00: [e]	own x14          |
@line:1747  Cycle @564.00: [d]	raw: 0x00120213  | addr: 0x005e4 |
@line:2122  Cycle @564.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @564.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005d0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @564.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005e8 | new_cnt: 1
@line:1723  Cycle @564.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @565.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @565.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @565.00: [e]	pc: 0x000005e4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @565.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @565.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @565.00: [e]	own x04          |
@line:1747  Cycle @565.00: [d]	raw: 0x00200293  | addr: 0x005e8 |
@line:2122  Cycle @565.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @565.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005d0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @565.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x005ec | new_cnt: 1
@line:1723  Cycle @565.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @566.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @566.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @566.00: [e]	pc: 0x000005e8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @566.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @566.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @566.00: [e]	own x05          |
@line:1658  Cycle @566.00: [w]	writeback        | x14          | 0x80000000
@line:1747  Cycle @566.00: [d]	raw: 0xfe5212e3  | addr: 0x005ec |
@line:2432  Cycle @566.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @566.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005d0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @566.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x005f0 | new_cnt: 1
@line:1723  Cycle @566.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @567.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @567.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @567.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @567.00: [e]	pc: 0x000005ec   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @567.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe4 | result: 000005d0
@line:1262  Cycle @567.00: [e]	0x00000001       |a.a:000005ec  |a.b:ffffffe4   | res: 000005d0 |
@line:1401  Cycle @567.00: [e]	condition: 0.a.b | a: 000005d0  | b: 000005f0   |
@line:1658  Cycle @567.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @567.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005d0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @567.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x005f0 | new_cnt: 0
@line:1723  Cycle @567.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @568.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @568.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f0 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @568.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005f0 | new_cnt: 0
@line:1723  Cycle @568.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @569.00: [d]	raw: 0x800003b7  | addr: 0x005f0 |
@line:1892  Cycle @569.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x80000
@line:181   Cycle @569.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @569.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005f4 | new_cnt: 1
@line:1723  Cycle @569.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @570.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @570.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @570.00: [e]	pc: 0x000005f0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @570.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 80000000 | result: 80000000
@line:1262  Cycle @570.00: [e]	0x00000001       |a.a:00000000  |a.b:80000000   | res: 80000000 |
@line:1507  Cycle @570.00: [e]	own x07          |
@line:1747  Cycle @570.00: [d]	raw: 0x0e771463  | addr: 0x005f4 |
@line:2432  Cycle @570.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0xe8
@line:181   Cycle @570.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005f0 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @570.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x005f8 | new_cnt: 1
@line:1723  Cycle @570.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @571.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @571.00: [e]	exe_bypass.reg: x07 | .data: 80000000
@line:1250  Cycle @571.00: [e]	pc: 0x000005f4   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @571.00: [e]	0x00000001       | a: 80000000  | b: 80000000   | imm: 000000e8 | result: 000006dc
@line:1262  Cycle @571.00: [e]	0x00000001       |a.a:000005f4  |a.b:000000e8   | res: 000006dc |
@line:1401  Cycle @571.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000005f8   |
@line:181   Cycle @571.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005f0 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @571.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x005f8 | new_cnt: 0
@line:1723  Cycle @571.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @572.00: [w]	writeback        | x07          | 0x80000000
@line:181   Cycle @572.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f8 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @572.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005f8 | new_cnt: 0
@line:1723  Cycle @572.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @573.00: [d]	raw: 0x02500193  | addr: 0x005f8 |
@line:2122  Cycle @573.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x25
@line:181   Cycle @573.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @573.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x005fc | new_cnt: 1
@line:1723  Cycle @573.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @574.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @574.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @574.00: [e]	pc: 0x000005f8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @574.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000025 | result: 00000025
@line:1262  Cycle @574.00: [e]	0x00000001       |a.a:00000000  |a.b:00000025   | res: 00000025 |
@line:1507  Cycle @574.00: [e]	own x03          |
@line:1747  Cycle @574.00: [d]	raw: 0x00000213  | addr: 0x005fc |
@line:2122  Cycle @574.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @574.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @574.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00600 | new_cnt: 1
@line:1723  Cycle @574.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @575.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @575.00: [e]	exe_bypass.reg: x03 | .data: 00000025
@line:1250  Cycle @575.00: [e]	pc: 0x000005fc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @575.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @575.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @575.00: [e]	own x04          |
@line:1747  Cycle @575.00: [d]	raw: 0x00700113  | addr: 0x00600 |
@line:2122  Cycle @575.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @575.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @575.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00604 | new_cnt: 1
@line:1723  Cycle @575.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @576.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @576.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @576.00: [e]	pc: 0x00000600   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @576.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @576.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @576.00: [e]	own x02          |
@line:1658  Cycle @576.00: [w]	writeback        | x03          | 0x00000025
@line:1747  Cycle @576.00: [d]	raw: 0x00000013  | addr: 0x00604 |
@line:2122  Cycle @576.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @576.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @576.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00608 | new_cnt: 1
@line:1723  Cycle @576.00: [W1]	ownning: 02      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @577.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @577.00: [e]	exe_bypass.reg: x02 | .data: 00000007
@line:1250  Cycle @577.00: [e]	pc: 0x00000604   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @577.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @577.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @577.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @577.00: [d]	raw: 0x00100093  | addr: 0x00608 |
@line:2122  Cycle @577.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @577.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @577.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0060c | new_cnt: 1
@line:1723  Cycle @577.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000014
@line:1133  Cycle @578.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @578.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @578.00: [e]	pc: 0x00000608   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @578.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @578.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @578.00: [e]	own x01          |
@line:1658  Cycle @578.00: [w]	writeback        | x02          | 0x00000007
@line:1747  Cycle @578.00: [d]	raw: 0x00209733  | addr: 0x0060c |
@line:2937  Cycle @578.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @578.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @578.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00610 | new_cnt: 1
@line:1723  Cycle @578.00: [W1]	ownning: 01      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @579.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @579.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @579.00: [e]	pc: 0x0000060c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @579.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @579.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @579.00: [e]	own x14          |
@line:1747  Cycle @579.00: [d]	raw: 0x00120213  | addr: 0x00610 |
@line:2122  Cycle @579.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @579.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @579.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00614 | new_cnt: 1
@line:1723  Cycle @579.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000002
@line:1133  Cycle @580.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @580.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @580.00: [e]	pc: 0x00000610   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @580.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @580.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @580.00: [e]	own x04          |
@line:1658  Cycle @580.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @580.00: [d]	raw: 0x00200293  | addr: 0x00614 |
@line:2122  Cycle @580.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @580.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x005f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @580.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00618 | new_cnt: 1
@line:1723  Cycle @580.00: [W1]	ownning: 04      | releasing: 01| reg_onwrite[0]: 00004002
@line:1133  Cycle @581.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @581.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @581.00: [e]	pc: 0x00000614   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @581.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @581.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @581.00: [e]	own x05          |
@line:1658  Cycle @581.00: [w]	writeback        | x14          | 0x00000080
@line:1747  Cycle @581.00: [d]	raw: 0xfe5214e3  | addr: 0x00618 |
@line:2432  Cycle @581.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe8
@line:181   Cycle @581.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @581.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0061c | new_cnt: 1
@line:1723  Cycle @581.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @582.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @582.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @582.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @582.00: [e]	pc: 0x00000618   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @582.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe8 | result: 00000600
@line:1262  Cycle @582.00: [e]	0x00000001       |a.a:00000618  |a.b:ffffffe8   | res: 00000600 |
@line:1401  Cycle @582.00: [e]	condition: 1.a.b | a: 00000600  | b: 0000061c   |
@line:1658  Cycle @582.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @582.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x005f8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @582.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0061c | new_cnt: 0
@line:1723  Cycle @582.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @583.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @583.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x00600 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @583.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00600 | new_cnt: 0
@line:1723  Cycle @583.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @584.00: [d]	raw: 0x00700113  | addr: 0x00600 |
@line:2122  Cycle @584.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x7
@line:181   Cycle @584.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00600 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @584.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00604 | new_cnt: 1
@line:1723  Cycle @584.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @585.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @585.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @585.00: [e]	pc: 0x00000600   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @585.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000007 | result: 00000007
@line:1262  Cycle @585.00: [e]	0x00000001       |a.a:00000000  |a.b:00000007   | res: 00000007 |
@line:1507  Cycle @585.00: [e]	own x02          |
@line:1747  Cycle @585.00: [d]	raw: 0x00000013  | addr: 0x00604 |
@line:2122  Cycle @585.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @585.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00600 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @585.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00608 | new_cnt: 1
@line:1723  Cycle @585.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @586.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @586.00: [e]	exe_bypass.reg: x02 | .data: 00000007
@line:1250  Cycle @586.00: [e]	pc: 0x00000604   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @586.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @586.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1747  Cycle @586.00: [d]	raw: 0x00100093  | addr: 0x00608 |
@line:2122  Cycle @586.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @586.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00600 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @586.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0060c | new_cnt: 1
@line:1723  Cycle @586.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000004
@line:1133  Cycle @587.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @587.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @587.00: [e]	pc: 0x00000608   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @587.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @587.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @587.00: [e]	own x01          |
@line:1658  Cycle @587.00: [w]	writeback        | x02          | 0x00000007
@line:1747  Cycle @587.00: [d]	raw: 0x00209733  | addr: 0x0060c |
@line:2937  Cycle @587.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @587.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00600 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @587.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00610 | new_cnt: 1
@line:1723  Cycle @587.00: [W1]	ownning: 01      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @588.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @588.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @588.00: [e]	pc: 0x0000060c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @588.00: [e]	0x00000020       | a: 00000001  | b: 00000007   | imm: 00000000 | result: 00000080
@line:1262  Cycle @588.00: [e]	0x00000020       |a.a:00000001  |a.b:00000007   | res: 00000080 |
@line:1507  Cycle @588.00: [e]	own x14          |
@line:1747  Cycle @588.00: [d]	raw: 0x00120213  | addr: 0x00610 |
@line:2122  Cycle @588.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @588.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00600 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @588.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00614 | new_cnt: 1
@line:1723  Cycle @588.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000002
@line:1133  Cycle @589.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @589.00: [e]	exe_bypass.reg: x14 | .data: 00000080
@line:1250  Cycle @589.00: [e]	pc: 0x00000610   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @589.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @589.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @589.00: [e]	own x04          |
@line:1658  Cycle @589.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @589.00: [d]	raw: 0x00200293  | addr: 0x00614 |
@line:2122  Cycle @589.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @589.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00600 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @589.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00618 | new_cnt: 1
@line:1723  Cycle @589.00: [W1]	ownning: 04      | releasing: 01| reg_onwrite[0]: 00004002
@line:1133  Cycle @590.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @590.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @590.00: [e]	pc: 0x00000614   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @590.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @590.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @590.00: [e]	own x05          |
@line:1658  Cycle @590.00: [w]	writeback        | x14          | 0x00000080
@line:1747  Cycle @590.00: [d]	raw: 0xfe5214e3  | addr: 0x00618 |
@line:2432  Cycle @590.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe8
@line:181   Cycle @590.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00600 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @590.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0061c | new_cnt: 1
@line:1723  Cycle @590.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @591.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @591.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @591.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @591.00: [e]	pc: 0x00000618   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @591.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe8 | result: 00000600
@line:1262  Cycle @591.00: [e]	0x00000001       |a.a:00000618  |a.b:ffffffe8   | res: 00000600 |
@line:1401  Cycle @591.00: [e]	condition: 0.a.b | a: 00000600  | b: 0000061c   |
@line:1658  Cycle @591.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @591.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00600 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @591.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0061c | new_cnt: 0
@line:1723  Cycle @591.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @592.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @592.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0061c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @592.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0061c | new_cnt: 0
@line:1723  Cycle @592.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @593.00: [d]	raw: 0x08000393  | addr: 0x0061c |
@line:2122  Cycle @593.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x80
@line:181   Cycle @593.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0061c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @593.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00620 | new_cnt: 1
@line:1723  Cycle @593.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @594.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @594.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @594.00: [e]	pc: 0x0000061c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @594.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000080 | result: 00000080
@line:1262  Cycle @594.00: [e]	0x00000001       |a.a:00000000  |a.b:00000080   | res: 00000080 |
@line:1507  Cycle @594.00: [e]	own x07          |
@line:1747  Cycle @594.00: [d]	raw: 0x0a771e63  | addr: 0x00620 |
@line:2432  Cycle @594.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0xbc
@line:181   Cycle @594.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0061c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @594.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00624 | new_cnt: 1
@line:1723  Cycle @594.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @595.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @595.00: [e]	exe_bypass.reg: x07 | .data: 00000080
@line:1250  Cycle @595.00: [e]	pc: 0x00000620   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @595.00: [e]	0x00000001       | a: 00000080  | b: 00000080   | imm: 000000bc | result: 000006dc
@line:1262  Cycle @595.00: [e]	0x00000001       |a.a:00000620  |a.b:000000bc   | res: 000006dc |
@line:1401  Cycle @595.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000624   |
@line:181   Cycle @595.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0061c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @595.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00624 | new_cnt: 0
@line:1723  Cycle @595.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @596.00: [w]	writeback        | x07          | 0x00000080
@line:181   Cycle @596.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00624 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @596.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00624 | new_cnt: 0
@line:1723  Cycle @596.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @597.00: [d]	raw: 0x02600193  | addr: 0x00624 |
@line:2122  Cycle @597.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x26
@line:181   Cycle @597.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00624 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @597.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00628 | new_cnt: 1
@line:1723  Cycle @597.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @598.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @598.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @598.00: [e]	pc: 0x00000624   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @598.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000026 | result: 00000026
@line:1262  Cycle @598.00: [e]	0x00000001       |a.a:00000000  |a.b:00000026   | res: 00000026 |
@line:1507  Cycle @598.00: [e]	own x03          |
@line:1747  Cycle @598.00: [d]	raw: 0x00000213  | addr: 0x00628 |
@line:2122  Cycle @598.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @598.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00624 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @598.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0062c | new_cnt: 1
@line:1723  Cycle @598.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @599.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @599.00: [e]	exe_bypass.reg: x03 | .data: 00000026
@line:1250  Cycle @599.00: [e]	pc: 0x00000628   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @599.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @599.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @599.00: [e]	own x04          |
@line:1747  Cycle @599.00: [d]	raw: 0x00e00113  | addr: 0x0062c |
@line:2122  Cycle @599.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @599.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00624 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @599.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00630 | new_cnt: 1
@line:1723  Cycle @599.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @600.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @600.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @600.00: [e]	pc: 0x0000062c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @600.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @600.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @600.00: [e]	own x02          |
@line:1658  Cycle @600.00: [w]	writeback        | x03          | 0x00000026
@line:1747  Cycle @600.00: [d]	raw: 0x00000013  | addr: 0x00630 |
@line:2122  Cycle @600.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @600.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00624 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @600.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00634 | new_cnt: 1
@line:1723  Cycle @600.00: [W1]	ownning: 02      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @601.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @601.00: [e]	exe_bypass.reg: x02 | .data: 0000000e
@line:1250  Cycle @601.00: [e]	pc: 0x00000630   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @601.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @601.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @601.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @601.00: [d]	raw: 0x00100093  | addr: 0x00634 |
@line:2122  Cycle @601.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @601.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00624 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @601.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00638 | new_cnt: 1
@line:1723  Cycle @601.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000014
@line:1133  Cycle @602.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @602.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @602.00: [e]	pc: 0x00000634   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @602.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @602.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @602.00: [e]	own x01          |
@line:1658  Cycle @602.00: [w]	writeback        | x02          | 0x0000000e
@line:1747  Cycle @602.00: [d]	raw: 0x00000013  | addr: 0x00638 |
@line:2122  Cycle @602.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @602.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00624 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @602.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0063c | new_cnt: 1
@line:1723  Cycle @602.00: [W1]	ownning: 01      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @603.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @603.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @603.00: [e]	pc: 0x00000638   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @603.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @603.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1747  Cycle @603.00: [d]	raw: 0x00209733  | addr: 0x0063c |
@line:2937  Cycle @603.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @603.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00624 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @603.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00640 | new_cnt: 1
@line:1723  Cycle @603.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000002
@line:498   Cycle @604.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @604.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @604.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @604.00: [e]	pc: 0x0000063c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @604.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @604.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @604.00: [e]	own x14          |
@line:1658  Cycle @604.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @604.00: [d]	raw: 0x00120213  | addr: 0x00640 |
@line:2122  Cycle @604.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @604.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00624 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @604.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00644 | new_cnt: 1
@line:1723  Cycle @604.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @605.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @605.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @605.00: [e]	pc: 0x00000640   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @605.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @605.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @605.00: [e]	own x04          |
@line:1747  Cycle @605.00: [d]	raw: 0x00200293  | addr: 0x00644 |
@line:2122  Cycle @605.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @605.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00624 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @605.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00648 | new_cnt: 1
@line:1723  Cycle @605.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @606.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @606.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @606.00: [e]	pc: 0x00000644   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @606.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @606.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @606.00: [e]	own x05          |
@line:1658  Cycle @606.00: [w]	writeback        | x14          | 0x00004000
@line:1747  Cycle @606.00: [d]	raw: 0xfe5212e3  | addr: 0x00648 |
@line:2432  Cycle @606.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @606.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00624 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @606.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0064c | new_cnt: 1
@line:1723  Cycle @606.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @607.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @607.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @607.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @607.00: [e]	pc: 0x00000648   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @607.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe4 | result: 0000062c
@line:1262  Cycle @607.00: [e]	0x00000001       |a.a:00000648  |a.b:ffffffe4   | res: 0000062c |
@line:1401  Cycle @607.00: [e]	condition: 1.a.b | a: 0000062c  | b: 0000064c   |
@line:1658  Cycle @607.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @607.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00624 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @607.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0064c | new_cnt: 0
@line:1723  Cycle @607.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @608.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @608.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x0062c | ongoing: 0 | jump_flag: 1
@line:205   Cycle @608.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0062c | new_cnt: 0
@line:1723  Cycle @608.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @609.00: [d]	raw: 0x00e00113  | addr: 0x0062c |
@line:2122  Cycle @609.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0xe
@line:181   Cycle @609.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0062c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @609.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00630 | new_cnt: 1
@line:1723  Cycle @609.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @610.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @610.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @610.00: [e]	pc: 0x0000062c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @610.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000e | result: 0000000e
@line:1262  Cycle @610.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000e   | res: 0000000e |
@line:1507  Cycle @610.00: [e]	own x02          |
@line:1747  Cycle @610.00: [d]	raw: 0x00000013  | addr: 0x00630 |
@line:2122  Cycle @610.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @610.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0062c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @610.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00634 | new_cnt: 1
@line:1723  Cycle @610.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @611.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @611.00: [e]	exe_bypass.reg: x02 | .data: 0000000e
@line:1250  Cycle @611.00: [e]	pc: 0x00000630   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @611.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @611.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1747  Cycle @611.00: [d]	raw: 0x00100093  | addr: 0x00634 |
@line:2122  Cycle @611.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @611.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0062c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @611.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00638 | new_cnt: 1
@line:1723  Cycle @611.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000004
@line:1133  Cycle @612.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @612.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @612.00: [e]	pc: 0x00000634   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @612.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @612.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @612.00: [e]	own x01          |
@line:1658  Cycle @612.00: [w]	writeback        | x02          | 0x0000000e
@line:1747  Cycle @612.00: [d]	raw: 0x00000013  | addr: 0x00638 |
@line:2122  Cycle @612.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @612.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0062c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @612.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0063c | new_cnt: 1
@line:1723  Cycle @612.00: [W1]	ownning: 01      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @613.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @613.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @613.00: [e]	pc: 0x00000638   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @613.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @613.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1747  Cycle @613.00: [d]	raw: 0x00209733  | addr: 0x0063c |
@line:2937  Cycle @613.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @613.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0062c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @613.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00640 | new_cnt: 1
@line:1723  Cycle @613.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000002
@line:498   Cycle @614.00: [e]	exec_bypass_reg: x00 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @614.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @614.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @614.00: [e]	pc: 0x0000063c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @614.00: [e]	0x00000020       | a: 00000001  | b: 0000000e   | imm: 00000000 | result: 00004000
@line:1262  Cycle @614.00: [e]	0x00000020       |a.a:00000001  |a.b:0000000e   | res: 00004000 |
@line:1507  Cycle @614.00: [e]	own x14          |
@line:1658  Cycle @614.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @614.00: [d]	raw: 0x00120213  | addr: 0x00640 |
@line:2122  Cycle @614.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @614.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0062c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @614.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00644 | new_cnt: 1
@line:1723  Cycle @614.00: [W1]	ownning: 14      | releasing: 01| reg_onwrite[0]: 00000002
@line:1133  Cycle @615.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @615.00: [e]	exe_bypass.reg: x14 | .data: 00004000
@line:1250  Cycle @615.00: [e]	pc: 0x00000640   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @615.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @615.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @615.00: [e]	own x04          |
@line:1747  Cycle @615.00: [d]	raw: 0x00200293  | addr: 0x00644 |
@line:2122  Cycle @615.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @615.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0062c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @615.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00648 | new_cnt: 1
@line:1723  Cycle @615.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00004000
@line:1133  Cycle @616.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @616.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @616.00: [e]	pc: 0x00000644   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @616.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @616.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @616.00: [e]	own x05          |
@line:1658  Cycle @616.00: [w]	writeback        | x14          | 0x00004000
@line:1747  Cycle @616.00: [d]	raw: 0xfe5212e3  | addr: 0x00648 |
@line:2432  Cycle @616.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @616.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0062c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @616.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0064c | new_cnt: 1
@line:1723  Cycle @616.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @617.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @617.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @617.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @617.00: [e]	pc: 0x00000648   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @617.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe4 | result: 0000062c
@line:1262  Cycle @617.00: [e]	0x00000001       |a.a:00000648  |a.b:ffffffe4   | res: 0000062c |
@line:1401  Cycle @617.00: [e]	condition: 0.a.b | a: 0000062c  | b: 0000064c   |
@line:1658  Cycle @617.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @617.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0062c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @617.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0064c | new_cnt: 0
@line:1723  Cycle @617.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @618.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @618.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0064c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @618.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0064c | new_cnt: 0
@line:1723  Cycle @618.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @619.00: [d]	raw: 0x000043b7  | addr: 0x0064c |
@line:1892  Cycle @619.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x4
@line:181   Cycle @619.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0064c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @619.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00650 | new_cnt: 1
@line:1723  Cycle @619.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @620.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @620.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @620.00: [e]	pc: 0x0000064c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @620.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00004000 | result: 00004000
@line:1262  Cycle @620.00: [e]	0x00000001       |a.a:00000000  |a.b:00004000   | res: 00004000 |
@line:1507  Cycle @620.00: [e]	own x07          |
@line:1747  Cycle @620.00: [d]	raw: 0x08771663  | addr: 0x00650 |
@line:2432  Cycle @620.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x8c
@line:181   Cycle @620.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0064c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @620.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00654 | new_cnt: 1
@line:1723  Cycle @620.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @621.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @621.00: [e]	exe_bypass.reg: x07 | .data: 00004000
@line:1250  Cycle @621.00: [e]	pc: 0x00000650   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @621.00: [e]	0x00000001       | a: 00004000  | b: 00004000   | imm: 0000008c | result: 000006dc
@line:1262  Cycle @621.00: [e]	0x00000001       |a.a:00000650  |a.b:0000008c   | res: 000006dc |
@line:1401  Cycle @621.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000654   |
@line:181   Cycle @621.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0064c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @621.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00654 | new_cnt: 0
@line:1723  Cycle @621.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @622.00: [w]	writeback        | x07          | 0x00004000
@line:181   Cycle @622.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00654 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @622.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00654 | new_cnt: 0
@line:1723  Cycle @622.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @623.00: [d]	raw: 0x02700193  | addr: 0x00654 |
@line:2122  Cycle @623.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x27
@line:181   Cycle @623.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00654 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @623.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00658 | new_cnt: 1
@line:1723  Cycle @623.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @624.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @624.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @624.00: [e]	pc: 0x00000654   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @624.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000027 | result: 00000027
@line:1262  Cycle @624.00: [e]	0x00000001       |a.a:00000000  |a.b:00000027   | res: 00000027 |
@line:1507  Cycle @624.00: [e]	own x03          |
@line:1747  Cycle @624.00: [d]	raw: 0x00000213  | addr: 0x00658 |
@line:2122  Cycle @624.00: [d]	i.addi.0010011   | rd: x04      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @624.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00654 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @624.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0065c | new_cnt: 1
@line:1723  Cycle @624.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @625.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @625.00: [e]	exe_bypass.reg: x03 | .data: 00000027
@line:1250  Cycle @625.00: [e]	pc: 0x00000658   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @625.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @625.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @625.00: [e]	own x04          |
@line:1747  Cycle @625.00: [d]	raw: 0x01f00113  | addr: 0x0065c |
@line:2122  Cycle @625.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @625.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00654 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @625.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00660 | new_cnt: 1
@line:1723  Cycle @625.00: [W1]	ownning: 04      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @626.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @626.00: [e]	exe_bypass.reg: x04 | .data: 00000000
@line:1250  Cycle @626.00: [e]	pc: 0x0000065c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @626.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @626.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @626.00: [e]	own x02          |
@line:1658  Cycle @626.00: [w]	writeback        | x03          | 0x00000027
@line:1747  Cycle @626.00: [d]	raw: 0x00000013  | addr: 0x00660 |
@line:2122  Cycle @626.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @626.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00654 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @626.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00664 | new_cnt: 1
@line:1723  Cycle @626.00: [W1]	ownning: 02      | releasing: 03| reg_onwrite[0]: 00000018
@line:1133  Cycle @627.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @627.00: [e]	exe_bypass.reg: x02 | .data: 0000001f
@line:1250  Cycle @627.00: [e]	pc: 0x00000660   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @627.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @627.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @627.00: [w]	writeback        | x04          | 0x00000000
@line:1747  Cycle @627.00: [d]	raw: 0x00000013  | addr: 0x00664 |
@line:2122  Cycle @627.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @627.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00654 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @627.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00668 | new_cnt: 1
@line:1723  Cycle @627.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000014
@line:1133  Cycle @628.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @628.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @628.00: [e]	pc: 0x00000664   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @628.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @628.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @628.00: [w]	writeback        | x02          | 0x0000001f
@line:1747  Cycle @628.00: [d]	raw: 0x00100093  | addr: 0x00668 |
@line:2122  Cycle @628.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @628.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00654 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @628.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0066c | new_cnt: 1
@line:1723  Cycle @628.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @629.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @629.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @629.00: [e]	pc: 0x00000668   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @629.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @629.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @629.00: [e]	own x01          |
@line:1747  Cycle @629.00: [d]	raw: 0x00209733  | addr: 0x0066c |
@line:2937  Cycle @629.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @629.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00654 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @629.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00670 | new_cnt: 1
@line:1723  Cycle @629.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @630.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @630.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @630.00: [e]	pc: 0x0000066c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @630.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @630.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @630.00: [e]	own x14          |
@line:1747  Cycle @630.00: [d]	raw: 0x00120213  | addr: 0x00670 |
@line:2122  Cycle @630.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @630.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00654 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @630.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00674 | new_cnt: 1
@line:1723  Cycle @630.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000002
@line:1133  Cycle @631.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @631.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @631.00: [e]	pc: 0x00000670   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @631.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @631.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @631.00: [e]	own x04          |
@line:1658  Cycle @631.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @631.00: [d]	raw: 0x00200293  | addr: 0x00674 |
@line:2122  Cycle @631.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @631.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00654 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @631.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00678 | new_cnt: 1
@line:1723  Cycle @631.00: [W1]	ownning: 04      | releasing: 01| reg_onwrite[0]: 00004002
@line:1133  Cycle @632.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @632.00: [e]	exe_bypass.reg: x04 | .data: 00000001
@line:1250  Cycle @632.00: [e]	pc: 0x00000674   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @632.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @632.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @632.00: [e]	own x05          |
@line:1658  Cycle @632.00: [w]	writeback        | x14          | 0x80000000
@line:1747  Cycle @632.00: [d]	raw: 0xfe5212e3  | addr: 0x00678 |
@line:2432  Cycle @632.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @632.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00654 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @632.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0067c | new_cnt: 1
@line:1723  Cycle @632.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @633.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @633.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @633.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @633.00: [e]	pc: 0x00000678   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @633.00: [e]	0x00000001       | a: 00000001  | b: 00000002   | imm: ffffffe4 | result: 0000065c
@line:1262  Cycle @633.00: [e]	0x00000001       |a.a:00000678  |a.b:ffffffe4   | res: 0000065c |
@line:1401  Cycle @633.00: [e]	condition: 1.a.b | a: 0000065c  | b: 0000067c   |
@line:1658  Cycle @633.00: [w]	writeback        | x04          | 0x00000001
@line:181   Cycle @633.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00654 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @633.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0067c | new_cnt: 0
@line:1723  Cycle @633.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @634.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @634.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x0065c | ongoing: 0 | jump_flag: 1
@line:205   Cycle @634.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0065c | new_cnt: 0
@line:1723  Cycle @634.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @635.00: [d]	raw: 0x01f00113  | addr: 0x0065c |
@line:2122  Cycle @635.00: [d]	i.addi.0010011   | rd: x02      | rs1: x00      |               |imm: 0x1f
@line:181   Cycle @635.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0065c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @635.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00660 | new_cnt: 1
@line:1723  Cycle @635.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @636.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @636.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @636.00: [e]	pc: 0x0000065c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @636.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000001f | result: 0000001f
@line:1262  Cycle @636.00: [e]	0x00000001       |a.a:00000000  |a.b:0000001f   | res: 0000001f |
@line:1507  Cycle @636.00: [e]	own x02          |
@line:1747  Cycle @636.00: [d]	raw: 0x00000013  | addr: 0x00660 |
@line:2122  Cycle @636.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @636.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0065c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @636.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00664 | new_cnt: 1
@line:1723  Cycle @636.00: [W1]	ownning: 02      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @637.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @637.00: [e]	exe_bypass.reg: x02 | .data: 0000001f
@line:1250  Cycle @637.00: [e]	pc: 0x00000660   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @637.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @637.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1747  Cycle @637.00: [d]	raw: 0x00000013  | addr: 0x00664 |
@line:2122  Cycle @637.00: [d]	i.addi.0010011   | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @637.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0065c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @637.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00668 | new_cnt: 1
@line:1723  Cycle @637.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000004
@line:1133  Cycle @638.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @638.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @638.00: [e]	pc: 0x00000664   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @638.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @638.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1658  Cycle @638.00: [w]	writeback        | x02          | 0x0000001f
@line:1747  Cycle @638.00: [d]	raw: 0x00100093  | addr: 0x00668 |
@line:2122  Cycle @638.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @638.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0065c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @638.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0066c | new_cnt: 1
@line:1723  Cycle @638.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @639.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @639.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @639.00: [e]	pc: 0x00000668   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @639.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @639.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @639.00: [e]	own x01          |
@line:1747  Cycle @639.00: [d]	raw: 0x00209733  | addr: 0x0066c |
@line:2937  Cycle @639.00: [d]	r.sll.0110011    | rd: x14      | rs1: x01      | rs2: x02      
@line:181   Cycle @639.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0065c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @639.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00670 | new_cnt: 1
@line:1723  Cycle @639.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @640.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @640.00: [e]	exe_bypass.reg: x01 | .data: 00000001
@line:1250  Cycle @640.00: [e]	pc: 0x0000066c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @640.00: [e]	0x00000020       | a: 00000001  | b: 0000001f   | imm: 00000000 | result: 80000000
@line:1262  Cycle @640.00: [e]	0x00000020       |a.a:00000001  |a.b:0000001f   | res: 80000000 |
@line:1507  Cycle @640.00: [e]	own x14          |
@line:1747  Cycle @640.00: [d]	raw: 0x00120213  | addr: 0x00670 |
@line:2122  Cycle @640.00: [d]	i.addi.0010011   | rd: x04      | rs1: x04      |               |imm: 0x1
@line:181   Cycle @640.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0065c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @640.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00674 | new_cnt: 1
@line:1723  Cycle @640.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000002
@line:1133  Cycle @641.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @641.00: [e]	exe_bypass.reg: x14 | .data: 80000000
@line:1250  Cycle @641.00: [e]	pc: 0x00000670   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @641.00: [e]	0x00000001       | a: 00000001  | b: 00000000   | imm: 00000001 | result: 00000002
@line:1262  Cycle @641.00: [e]	0x00000001       |a.a:00000001  |a.b:00000001   | res: 00000002 |
@line:1507  Cycle @641.00: [e]	own x04          |
@line:1658  Cycle @641.00: [w]	writeback        | x01          | 0x00000001
@line:1747  Cycle @641.00: [d]	raw: 0x00200293  | addr: 0x00674 |
@line:2122  Cycle @641.00: [d]	i.addi.0010011   | rd: x05      | rs1: x00      |               |imm: 0x2
@line:181   Cycle @641.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0065c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @641.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00678 | new_cnt: 1
@line:1723  Cycle @641.00: [W1]	ownning: 04      | releasing: 01| reg_onwrite[0]: 00004002
@line:1133  Cycle @642.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @642.00: [e]	exe_bypass.reg: x04 | .data: 00000002
@line:1250  Cycle @642.00: [e]	pc: 0x00000674   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @642.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000002 | result: 00000002
@line:1262  Cycle @642.00: [e]	0x00000001       |a.a:00000000  |a.b:00000002   | res: 00000002 |
@line:1507  Cycle @642.00: [e]	own x05          |
@line:1658  Cycle @642.00: [w]	writeback        | x14          | 0x80000000
@line:1747  Cycle @642.00: [d]	raw: 0xfe5212e3  | addr: 0x00678 |
@line:2432  Cycle @642.00: [d]	b.bne.1100011    |              | rs1: x04      | rs2: x05      |imm: 0x1fe4
@line:181   Cycle @642.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0065c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @642.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x0067c | new_cnt: 1
@line:1723  Cycle @642.00: [W1]	ownning: 05      | releasing: 14| reg_onwrite[0]: 00004010
@line:498   Cycle @643.00: [e]	exec_bypass_reg: x05 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @643.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @643.00: [e]	exe_bypass.reg: x05 | .data: 00000002
@line:1250  Cycle @643.00: [e]	pc: 0x00000678   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @643.00: [e]	0x00000001       | a: 00000002  | b: 00000002   | imm: ffffffe4 | result: 0000065c
@line:1262  Cycle @643.00: [e]	0x00000001       |a.a:00000678  |a.b:ffffffe4   | res: 0000065c |
@line:1401  Cycle @643.00: [e]	condition: 0.a.b | a: 0000065c  | b: 0000067c   |
@line:1658  Cycle @643.00: [w]	writeback        | x04          | 0x00000002
@line:181   Cycle @643.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0065c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @643.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x0067c | new_cnt: 0
@line:1723  Cycle @643.00: [W1]	ownning: 00      | releasing: 04| reg_onwrite[0]: 00000030
@line:1658  Cycle @644.00: [w]	writeback        | x05          | 0x00000002
@line:181   Cycle @644.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0067c | ongoing: 0 | jump_flag: 0
@line:205   Cycle @644.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0067c | new_cnt: 0
@line:1723  Cycle @644.00: [W1]	ownning: 00      | releasing: 05| reg_onwrite[0]: 00000020
@line:1747  Cycle @645.00: [d]	raw: 0x800003b7  | addr: 0x0067c |
@line:1892  Cycle @645.00: [d]	u.lui.0110111    | rd: x07      |               |               |imm: 0x80000
@line:181   Cycle @645.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x0067c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @645.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00680 | new_cnt: 1
@line:1723  Cycle @645.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @646.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @646.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @646.00: [e]	pc: 0x0000067c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @646.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 80000000 | result: 80000000
@line:1262  Cycle @646.00: [e]	0x00000001       |a.a:00000000  |a.b:80000000   | res: 80000000 |
@line:1507  Cycle @646.00: [e]	own x07          |
@line:1747  Cycle @646.00: [d]	raw: 0x04771e63  | addr: 0x00680 |
@line:2432  Cycle @646.00: [d]	b.bne.1100011    |              | rs1: x14      | rs2: x07      |imm: 0x5c
@line:181   Cycle @646.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0067c | ongoing: 2 | jump_flag: 0
@line:205   Cycle @646.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00684 | new_cnt: 1
@line:1723  Cycle @646.00: [W1]	ownning: 07      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @647.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @647.00: [e]	exe_bypass.reg: x07 | .data: 80000000
@line:1250  Cycle @647.00: [e]	pc: 0x00000680   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @647.00: [e]	0x00000001       | a: 80000000  | b: 80000000   | imm: 0000005c | result: 000006dc
@line:1262  Cycle @647.00: [e]	0x00000001       |a.a:00000680  |a.b:0000005c   | res: 000006dc |
@line:1401  Cycle @647.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000684   |
@line:181   Cycle @647.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x0067c | ongoing: 1 | jump_flag: 0
@line:205   Cycle @647.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00684 | new_cnt: 0
@line:1723  Cycle @647.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @648.00: [w]	writeback        | x07          | 0x80000000
@line:181   Cycle @648.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00684 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @648.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00684 | new_cnt: 0
@line:1723  Cycle @648.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @649.00: [d]	raw: 0x02800193  | addr: 0x00684 |
@line:2122  Cycle @649.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x28
@line:181   Cycle @649.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00684 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @649.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00688 | new_cnt: 1
@line:1723  Cycle @649.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @650.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @650.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @650.00: [e]	pc: 0x00000684   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @650.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000028 | result: 00000028
@line:1262  Cycle @650.00: [e]	0x00000001       |a.a:00000000  |a.b:00000028   | res: 00000028 |
@line:1507  Cycle @650.00: [e]	own x03          |
@line:1747  Cycle @650.00: [d]	raw: 0x00f00093  | addr: 0x00688 |
@line:2122  Cycle @650.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0xf
@line:181   Cycle @650.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00684 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @650.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0068c | new_cnt: 1
@line:1723  Cycle @650.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @651.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @651.00: [e]	exe_bypass.reg: x03 | .data: 00000028
@line:1250  Cycle @651.00: [e]	pc: 0x00000688   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @651.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000000f | result: 0000000f
@line:1262  Cycle @651.00: [e]	0x00000001       |a.a:00000000  |a.b:0000000f   | res: 0000000f |
@line:1507  Cycle @651.00: [e]	own x01          |
@line:1747  Cycle @651.00: [d]	raw: 0x00101133  | addr: 0x0068c |
@line:2937  Cycle @651.00: [d]	r.sll.0110011    | rd: x02      | rs1: x00      | rs2: x01      
@line:181   Cycle @651.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00684 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @651.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00690 | new_cnt: 1
@line:1723  Cycle @651.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @652.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @652.00: [e]	exe_bypass.reg: x01 | .data: 0000000f
@line:1250  Cycle @652.00: [e]	pc: 0x0000068c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @652.00: [e]	0x00000020       | a: 00000000  | b: 0000000f   | imm: 00000000 | result: 00000000
@line:1262  Cycle @652.00: [e]	0x00000020       |a.a:00000000  |a.b:0000000f   | res: 00000000 |
@line:1507  Cycle @652.00: [e]	own x02          |
@line:1658  Cycle @652.00: [w]	writeback        | x03          | 0x00000028
@line:1747  Cycle @652.00: [d]	raw: 0x00000393  | addr: 0x00690 |
@line:2122  Cycle @652.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @652.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00684 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @652.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00694 | new_cnt: 1
@line:1723  Cycle @652.00: [W1]	ownning: 02      | releasing: 03| reg_onwrite[0]: 0000000a
@line:1133  Cycle @653.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @653.00: [e]	exe_bypass.reg: x02 | .data: 00000000
@line:1250  Cycle @653.00: [e]	pc: 0x00000690   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @653.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @653.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @653.00: [e]	own x07          |
@line:1658  Cycle @653.00: [w]	writeback        | x01          | 0x0000000f
@line:1747  Cycle @653.00: [d]	raw: 0x04711463  | addr: 0x00694 |
@line:2432  Cycle @653.00: [d]	b.bne.1100011    |              | rs1: x02      | rs2: x07      |imm: 0x48
@line:181   Cycle @653.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00684 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @653.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x00698 | new_cnt: 1
@line:1723  Cycle @653.00: [W1]	ownning: 07      | releasing: 01| reg_onwrite[0]: 00000006
@line:498   Cycle @654.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @654.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @654.00: [e]	exe_bypass.reg: x07 | .data: 00000000
@line:1250  Cycle @654.00: [e]	pc: 0x00000694   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @654.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000048 | result: 000006dc
@line:1262  Cycle @654.00: [e]	0x00000001       |a.a:00000694  |a.b:00000048   | res: 000006dc |
@line:1401  Cycle @654.00: [e]	condition: 0.a.b | a: 000006dc  | b: 00000698   |
@line:1658  Cycle @654.00: [w]	writeback        | x02          | 0x00000000
@line:181   Cycle @654.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00684 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @654.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x00698 | new_cnt: 0
@line:1723  Cycle @654.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000084
@line:1658  Cycle @655.00: [w]	writeback        | x07          | 0x00000000
@line:181   Cycle @655.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00698 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @655.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x00698 | new_cnt: 0
@line:1723  Cycle @655.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @656.00: [d]	raw: 0x02900193  | addr: 0x00698 |
@line:2122  Cycle @656.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x29
@line:181   Cycle @656.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00698 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @656.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x0069c | new_cnt: 1
@line:1723  Cycle @656.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @657.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @657.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @657.00: [e]	pc: 0x00000698   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @657.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000029 | result: 00000029
@line:1262  Cycle @657.00: [e]	0x00000001       |a.a:00000000  |a.b:00000029   | res: 00000029 |
@line:1507  Cycle @657.00: [e]	own x03          |
@line:1747  Cycle @657.00: [d]	raw: 0x02000093  | addr: 0x0069c |
@line:2122  Cycle @657.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x20
@line:181   Cycle @657.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00698 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @657.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x006a0 | new_cnt: 1
@line:1723  Cycle @657.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @658.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @658.00: [e]	exe_bypass.reg: x03 | .data: 00000029
@line:1250  Cycle @658.00: [e]	pc: 0x0000069c   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @658.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000020 | result: 00000020
@line:1262  Cycle @658.00: [e]	0x00000001       |a.a:00000000  |a.b:00000020   | res: 00000020 |
@line:1507  Cycle @658.00: [e]	own x01          |
@line:1747  Cycle @658.00: [d]	raw: 0x00009133  | addr: 0x006a0 |
@line:2937  Cycle @658.00: [d]	r.sll.0110011    | rd: x02      | rs1: x01      | rs2: x00      
@line:181   Cycle @658.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00698 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @658.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x006a4 | new_cnt: 1
@line:1723  Cycle @658.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @659.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @659.00: [e]	exe_bypass.reg: x01 | .data: 00000020
@line:1250  Cycle @659.00: [e]	pc: 0x000006a0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @659.00: [e]	0x00000020       | a: 00000020  | b: 00000000   | imm: 00000000 | result: 00000020
@line:1262  Cycle @659.00: [e]	0x00000020       |a.a:00000020  |a.b:00000000   | res: 00000020 |
@line:1507  Cycle @659.00: [e]	own x02          |
@line:1658  Cycle @659.00: [w]	writeback        | x03          | 0x00000029
@line:1747  Cycle @659.00: [d]	raw: 0x02000393  | addr: 0x006a4 |
@line:2122  Cycle @659.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x20
@line:181   Cycle @659.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x00698 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @659.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x006a8 | new_cnt: 1
@line:1723  Cycle @659.00: [W1]	ownning: 02      | releasing: 03| reg_onwrite[0]: 0000000a
@line:1133  Cycle @660.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @660.00: [e]	exe_bypass.reg: x02 | .data: 00000020
@line:1250  Cycle @660.00: [e]	pc: 0x000006a4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @660.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000020 | result: 00000020
@line:1262  Cycle @660.00: [e]	0x00000001       |a.a:00000000  |a.b:00000020   | res: 00000020 |
@line:1507  Cycle @660.00: [e]	own x07          |
@line:1658  Cycle @660.00: [w]	writeback        | x01          | 0x00000020
@line:1747  Cycle @660.00: [d]	raw: 0x02711a63  | addr: 0x006a8 |
@line:2432  Cycle @660.00: [d]	b.bne.1100011    |              | rs1: x02      | rs2: x07      |imm: 0x34
@line:181   Cycle @660.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00698 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @660.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x006ac | new_cnt: 1
@line:1723  Cycle @660.00: [W1]	ownning: 07      | releasing: 01| reg_onwrite[0]: 00000006
@line:498   Cycle @661.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @661.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @661.00: [e]	exe_bypass.reg: x07 | .data: 00000020
@line:1250  Cycle @661.00: [e]	pc: 0x000006a8   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @661.00: [e]	0x00000001       | a: 00000020  | b: 00000020   | imm: 00000034 | result: 000006dc
@line:1262  Cycle @661.00: [e]	0x00000001       |a.a:000006a8  |a.b:00000034   | res: 000006dc |
@line:1401  Cycle @661.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000006ac   |
@line:1658  Cycle @661.00: [w]	writeback        | x02          | 0x00000020
@line:181   Cycle @661.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x00698 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @661.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x006ac | new_cnt: 0
@line:1723  Cycle @661.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000084
@line:1658  Cycle @662.00: [w]	writeback        | x07          | 0x00000020
@line:181   Cycle @662.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006ac | ongoing: 0 | jump_flag: 0
@line:205   Cycle @662.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x006ac | new_cnt: 0
@line:1723  Cycle @662.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @663.00: [d]	raw: 0x02a00193  | addr: 0x006ac |
@line:2122  Cycle @663.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x2a
@line:181   Cycle @663.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006ac | ongoing: 1 | jump_flag: 0
@line:205   Cycle @663.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x006b0 | new_cnt: 1
@line:1723  Cycle @663.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @664.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @664.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @664.00: [e]	pc: 0x000006ac   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @664.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000002a | result: 0000002a
@line:1262  Cycle @664.00: [e]	0x00000001       |a.a:00000000  |a.b:0000002a   | res: 0000002a |
@line:1507  Cycle @664.00: [e]	own x03          |
@line:1747  Cycle @664.00: [d]	raw: 0x000010b3  | addr: 0x006b0 |
@line:2937  Cycle @664.00: [d]	r.sll.0110011    | rd: x01      | rs1: x00      | rs2: x00      
@line:181   Cycle @664.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006ac | ongoing: 2 | jump_flag: 0
@line:205   Cycle @664.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x006b4 | new_cnt: 1
@line:1723  Cycle @664.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @665.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @665.00: [e]	exe_bypass.reg: x03 | .data: 0000002a
@line:1250  Cycle @665.00: [e]	pc: 0x000006b0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @665.00: [e]	0x00000020       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @665.00: [e]	0x00000020       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @665.00: [e]	own x01          |
@line:1747  Cycle @665.00: [d]	raw: 0x00000393  | addr: 0x006b4 |
@line:2122  Cycle @665.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @665.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006ac | ongoing: 2 | jump_flag: 0
@line:205   Cycle @665.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x006b8 | new_cnt: 1
@line:1723  Cycle @665.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @666.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @666.00: [e]	exe_bypass.reg: x01 | .data: 00000000
@line:1250  Cycle @666.00: [e]	pc: 0x000006b4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @666.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @666.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @666.00: [e]	own x07          |
@line:1658  Cycle @666.00: [w]	writeback        | x03          | 0x0000002a
@line:1747  Cycle @666.00: [d]	raw: 0x02709263  | addr: 0x006b8 |
@line:2432  Cycle @666.00: [d]	b.bne.1100011    |              | rs1: x01      | rs2: x07      |imm: 0x24
@line:181   Cycle @666.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x006ac | ongoing: 2 | jump_flag: 0
@line:205   Cycle @666.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x006bc | new_cnt: 1
@line:1723  Cycle @666.00: [W1]	ownning: 07      | releasing: 03| reg_onwrite[0]: 0000000a
@line:498   Cycle @667.00: [e]	exec_bypass_reg: x07 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:1133  Cycle @667.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @667.00: [e]	exe_bypass.reg: x07 | .data: 00000000
@line:1250  Cycle @667.00: [e]	pc: 0x000006b8   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @667.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000024 | result: 000006dc
@line:1262  Cycle @667.00: [e]	0x00000001       |a.a:000006b8  |a.b:00000024   | res: 000006dc |
@line:1401  Cycle @667.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000006bc   |
@line:1658  Cycle @667.00: [w]	writeback        | x01          | 0x00000000
@line:181   Cycle @667.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x006ac | ongoing: 1 | jump_flag: 0
@line:205   Cycle @667.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x006bc | new_cnt: 0
@line:1723  Cycle @667.00: [W1]	ownning: 00      | releasing: 01| reg_onwrite[0]: 00000082
@line:1658  Cycle @668.00: [w]	writeback        | x07          | 0x00000000
@line:181   Cycle @668.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006bc | ongoing: 0 | jump_flag: 0
@line:205   Cycle @668.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x006bc | new_cnt: 0
@line:1723  Cycle @668.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @669.00: [d]	raw: 0x02b00193  | addr: 0x006bc |
@line:2122  Cycle @669.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x2b
@line:181   Cycle @669.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006bc | ongoing: 1 | jump_flag: 0
@line:205   Cycle @669.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x006c0 | new_cnt: 1
@line:1723  Cycle @669.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @670.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @670.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @670.00: [e]	pc: 0x000006bc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @670.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000002b | result: 0000002b
@line:1262  Cycle @670.00: [e]	0x00000001       |a.a:00000000  |a.b:0000002b   | res: 0000002b |
@line:1507  Cycle @670.00: [e]	own x03          |
@line:1747  Cycle @670.00: [d]	raw: 0x40000093  | addr: 0x006c0 |
@line:2122  Cycle @670.00: [d]	i.addi.0010011   | rd: x01      | rs1: x00      |               |imm: 0x400
@line:181   Cycle @670.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @670.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x006c4 | new_cnt: 1
@line:1723  Cycle @670.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @671.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @671.00: [e]	exe_bypass.reg: x03 | .data: 0000002b
@line:1250  Cycle @671.00: [e]	pc: 0x000006c0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @671.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000400 | result: 00000400
@line:1262  Cycle @671.00: [e]	0x00000001       |a.a:00000000  |a.b:00000400   | res: 00000400 |
@line:1507  Cycle @671.00: [e]	own x01          |
@line:1747  Cycle @671.00: [d]	raw: 0x00001137  | addr: 0x006c4 |
@line:1892  Cycle @671.00: [d]	u.lui.0110111    | rd: x02      |               |               |imm: 0x1
@line:181   Cycle @671.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @671.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x006c8 | new_cnt: 1
@line:1723  Cycle @671.00: [W1]	ownning: 01      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @672.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @672.00: [e]	exe_bypass.reg: x01 | .data: 00000400
@line:1250  Cycle @672.00: [e]	pc: 0x000006c4   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @672.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00001000 | result: 00001000
@line:1262  Cycle @672.00: [e]	0x00000001       |a.a:00000000  |a.b:00001000   | res: 00001000 |
@line:1507  Cycle @672.00: [e]	own x02          |
@line:1658  Cycle @672.00: [w]	writeback        | x03          | 0x0000002b
@line:1747  Cycle @672.00: [d]	raw: 0x80010113  | addr: 0x006c8 |
@line:2122  Cycle @672.00: [d]	i.addi.0010011   | rd: x02      | rs1: x02      |               |imm: 0x800
@line:181   Cycle @672.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @672.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x006cc | new_cnt: 1
@line:1723  Cycle @672.00: [W1]	ownning: 02      | releasing: 03| reg_onwrite[0]: 0000000a
@line:1133  Cycle @673.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @673.00: [e]	exe_bypass.reg: x02 | .data: 00001000
@line:1250  Cycle @673.00: [e]	pc: 0x000006c8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @673.00: [e]	0x00000001       | a: 00001000  | b: 00000000   | imm: fffff800 | result: 00000800
@line:1262  Cycle @673.00: [e]	0x00000001       |a.a:00001000  |a.b:fffff800   | res: 00000800 |
@line:1507  Cycle @673.00: [e]	own x02          |
@line:1658  Cycle @673.00: [w]	writeback        | x01          | 0x00000400
@line:1747  Cycle @673.00: [d]	raw: 0x00209033  | addr: 0x006cc |
@line:2937  Cycle @673.00: [d]	r.sll.0110011    | rd: x00      | rs1: x01      | rs2: x02      
@line:181   Cycle @673.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @673.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x006d0 | new_cnt: 1
@line:1723  Cycle @673.00: [W1]	ownning: 02      | releasing: 01| reg_onwrite[0]: 00000006
@line:1133  Cycle @674.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @674.00: [e]	exe_bypass.reg: x02 | .data: 00000800
@line:1250  Cycle @674.00: [e]	pc: 0x000006cc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @674.00: [e]	0x00000020       | a: 00000400  | b: 00000800   | imm: 00000000 | result: 00000400
@line:1262  Cycle @674.00: [e]	0x00000020       |a.a:00000400  |a.b:00000800   | res: 00000400 |
@line:1658  Cycle @674.00: [w]	writeback        | x02          | 0x00001000
@line:1747  Cycle @674.00: [d]	raw: 0x00000393  | addr: 0x006d0 |
@line:2122  Cycle @674.00: [d]	i.addi.0010011   | rd: x07      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @674.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @674.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x006d4 | new_cnt: 1
@line:1723  Cycle @674.00: [W1]	ownning: 00      | releasing: 02| reg_onwrite[0]: 00000000
@line:1133  Cycle @675.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @675.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @675.00: [e]	pc: 0x000006d0   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @675.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @675.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @675.00: [e]	own x07          |
@line:1658  Cycle @675.00: [w]	writeback        | x02          | 0x00000800
@line:1747  Cycle @675.00: [d]	raw: 0x00701463  | addr: 0x006d4 |
@line:2432  Cycle @675.00: [d]	b.bne.1100011    |              | rs1: x00      | rs2: x07      |imm: 0x8
@line:181   Cycle @675.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x006bc | ongoing: 2 | jump_flag: 0
@line:205   Cycle @675.00: [F1]	on_br: 1         | de_by: 1     | fetch: 0      | addr: 0x006d8 | new_cnt: 1
@line:1723  Cycle @675.00: [W1]	ownning: 07      | releasing: 02| reg_onwrite[0]: 00000004
@line:1133  Cycle @676.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @676.00: [e]	exe_bypass.reg: x07 | .data: 00000000
@line:1250  Cycle @676.00: [e]	pc: 0x000006d4   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @676.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000008 | result: 000006dc
@line:1262  Cycle @676.00: [e]	0x00000001       |a.a:000006d4  |a.b:00000008   | res: 000006dc |
@line:1401  Cycle @676.00: [e]	condition: 0.a.b | a: 000006dc  | b: 000006d8   |
@line:181   Cycle @676.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x006bc | ongoing: 1 | jump_flag: 0
@line:205   Cycle @676.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x006d8 | new_cnt: 0
@line:1723  Cycle @676.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000080
@line:1658  Cycle @677.00: [w]	writeback        | x07          | 0x00000000
@line:181   Cycle @677.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006d8 | ongoing: 0 | jump_flag: 0
@line:205   Cycle @677.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x006d8 | new_cnt: 0
@line:1723  Cycle @677.00: [W1]	ownning: 00      | releasing: 07| reg_onwrite[0]: 00000080
@line:1747  Cycle @678.00: [d]	raw: 0x02301063  | addr: 0x006d8 |
@line:2432  Cycle @678.00: [d]	b.bne.1100011    |              | rs1: x00      | rs2: x03      |imm: 0x20
@line:181   Cycle @678.00: [F1]	on_br: 1         | br_sm: 0     | br_jump: 0      | fetch: 0      | ex_bypass: 0x006d8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @678.00: [F1]	on_br: 1         | de_by: 0     | fetch: 0      | addr: 0x006dc | new_cnt: 1
@line:1723  Cycle @678.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @679.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @679.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @679.00: [e]	pc: 0x000006d8   |is_offset_br: 1| is_pc_calc: 0|
@line:1257  Cycle @679.00: [e]	0x00000001       | a: 00000000  | b: 0000002b   | imm: 00000020 | result: 000006f8
@line:1262  Cycle @679.00: [e]	0x00000001       |a.a:000006d8  |a.b:00000020   | res: 000006f8 |
@line:1401  Cycle @679.00: [e]	condition: 1.a.b | a: 000006f8  | b: 000006dc   |
@line:181   Cycle @679.00: [F1]	on_br: 0         | br_sm: 1     | br_jump: 0      | fetch: 0      | ex_bypass: 0x006d8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @679.00: [F1]	on_br: 0         | de_by: 1     | fetch: 0      | addr: 0x006dc | new_cnt: 0
@line:1723  Cycle @679.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:181   Cycle @680.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 1      | fetch: 1      | ex_bypass: 0x006f8 | ongoing: 0 | jump_flag: 1
@line:205   Cycle @680.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x006f8 | new_cnt: 0
@line:1747  Cycle @681.00: [d]	raw: 0x0ff0000f  | addr: 0x006f8 |
@line:3230  Cycle @681.00: [d]	i.fence.0001111  | rd: x00      | rs1: x00      |               |imm: 0xff
@line:181   Cycle @681.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006f8 | ongoing: 1 | jump_flag: 0
@line:205   Cycle @681.00: [F1]	on_br: 0         | de_by: 0     | fetch: 1      | addr: 0x006fc | new_cnt: 1
@line:1723  Cycle @681.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @682.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @682.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @682.00: [e]	pc: 0x000006f8   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @682.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 000000ff | result: 000000ff
@line:1262  Cycle @682.00: [e]	0x00000001       |a.a:00000000  |a.b:000000ff   | res: 000000ff |
@line:1747  Cycle @682.00: [d]	raw: 0x00100193  | addr: 0x006fc |
@line:2122  Cycle @682.00: [d]	i.addi.0010011   | rd: x03      | rs1: x00      |               |imm: 0x1
@line:181   Cycle @682.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @682.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00700 | new_cnt: 1
@line:1723  Cycle @682.00: [W1]	ownning: 00      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @683.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @683.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:1250  Cycle @683.00: [e]	pc: 0x000006fc   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @683.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000001 | result: 00000001
@line:1262  Cycle @683.00: [e]	0x00000001       |a.a:00000000  |a.b:00000001   | res: 00000001 |
@line:1507  Cycle @683.00: [e]	own x03          |
@line:1747  Cycle @683.00: [d]	raw: 0x05d00893  | addr: 0x00700 |
@line:2122  Cycle @683.00: [d]	i.addi.0010011   | rd: x17      | rs1: x00      |               |imm: 0x5d
@line:181   Cycle @683.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @683.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00704 | new_cnt: 1
@line:1723  Cycle @683.00: [W1]	ownning: 03      | releasing: 00| reg_onwrite[0]: 00000000
@line:1133  Cycle @684.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @684.00: [e]	exe_bypass.reg: x03 | .data: 00000001
@line:1250  Cycle @684.00: [e]	pc: 0x00000700   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @684.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 0000005d | result: 0000005d
@line:1262  Cycle @684.00: [e]	0x00000001       |a.a:00000000  |a.b:0000005d   | res: 0000005d |
@line:1507  Cycle @684.00: [e]	own x17          |
@line:1747  Cycle @684.00: [d]	raw: 0x00000513  | addr: 0x00704 |
@line:2122  Cycle @684.00: [d]	i.addi.0010011   | rd: x10      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @684.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @684.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x00708 | new_cnt: 1
@line:1723  Cycle @684.00: [W1]	ownning: 17      | releasing: 00| reg_onwrite[0]: 00000008
@line:1133  Cycle @685.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:1135  Cycle @685.00: [e]	exe_bypass.reg: x17 | .data: 0000005d
@line:1250  Cycle @685.00: [e]	pc: 0x00000704   |is_offset_br: 0| is_pc_calc: 0|
@line:1257  Cycle @685.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:1262  Cycle @685.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1507  Cycle @685.00: [e]	own x10          |
@line:1658  Cycle @685.00: [w]	writeback        | x03          | 0x00000001
@line:1747  Cycle @685.00: [d]	raw: 0x00000073  | addr: 0x00708 |
@line:3271  Cycle @685.00: [d]	i.ecall.1110011  | rd: x00      | rs1: x00      |               |imm: 0x0
@line:181   Cycle @685.00: [F1]	on_br: 0         | br_sm: 0     | br_jump: 0      | fetch: 1      | ex_bypass: 0x006f8 | ongoing: 2 | jump_flag: 0
@line:205   Cycle @685.00: [F1]	on_br: 0         | de_by: 1     | fetch: 1      | addr: 0x0070c | new_cnt: 1
@line:1723  Cycle @685.00: [W1]	ownning: 10      | releasing: 03| reg_onwrite[0]: 00020008
@line:1002  Cycle @686.00: [e]	ebreak | halt | ecall
