/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [28:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = !(celloutsig_1_8z ? celloutsig_1_7z[1] : celloutsig_1_6z[3]);
  assign celloutsig_1_13z = !(celloutsig_1_8z ? celloutsig_1_5z : in_data[178]);
  always_ff @(negedge out_data[130], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 14'h0000;
    else _00_ <= { in_data[84:73], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[180:175], celloutsig_1_1z } & { in_data[138:136], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_3z <= celloutsig_0_3z;
  assign celloutsig_1_5z = { in_data[184:166], celloutsig_1_2z, celloutsig_1_0z } <= { in_data[162:138], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[149:138] < in_data[175:164];
  assign celloutsig_1_7z = { celloutsig_1_2z[4:0], celloutsig_1_6z, celloutsig_1_5z } % { 1'h1, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[150:149], celloutsig_1_0z, celloutsig_1_5z } * { in_data[163:161], celloutsig_1_5z };
  assign celloutsig_1_1z = in_data[141:126] != in_data[115:100];
  assign celloutsig_1_4z = celloutsig_1_2z[2:1] != celloutsig_1_2z[6:5];
  assign celloutsig_0_0z = in_data[95:85] !== in_data[24:14];
  assign celloutsig_1_8z = { celloutsig_1_2z[5:1], celloutsig_1_4z, celloutsig_1_5z } !== { in_data[184:179], celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_14z[2], celloutsig_1_12z } !== celloutsig_1_7z[5:0];
  assign celloutsig_1_19z = ~ { celloutsig_1_3z[8:4], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_15z };
  assign celloutsig_0_6z = ^ { _00_[12:10], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_7z = ^ _00_[13:4];
  assign celloutsig_1_3z = { in_data[165:158], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } >> { celloutsig_1_2z[6:5], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z } >> { in_data[141:118], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_14z = celloutsig_1_11z[25:22] >> in_data[112:109];
  assign celloutsig_1_12z = { celloutsig_1_11z[26:24], celloutsig_1_0z, celloutsig_1_4z } << celloutsig_1_2z[6:2];
  assign celloutsig_0_3z = in_data[57:52] - in_data[62:57];
  assign celloutsig_0_1z = { in_data[77:74], celloutsig_0_0z } ^ in_data[57:53];
  assign { out_data[130], out_data[134], out_data[137:135], out_data[131], out_data[133] } = ~ { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_11z[22:20], celloutsig_1_8z, celloutsig_1_1z };
  assign { out_data[132], out_data[129:128], out_data[111:96], out_data[32], out_data[0] } = { out_data[134], out_data[131:130], celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
