Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Dec  8 12:15:04 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_465_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 Delay1No25_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.910ns (27.966%)  route 2.344ns (72.034%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 6.292 - 4.000 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.783ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.712ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=38866, routed)       1.966     2.917    Delay1No25_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X155Y538       FDCE                                         r  Delay1No25_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y538       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.996 r  Delay1No25_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.737     3.733    Delay1No24_instance/Y_reg[33]_0[4]
    SLICE_X137Y551       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     3.831 r  Delay1No24_instance/geqOp_carry_i_14__2/O
                         net (fo=1, routed)           0.021     3.852    Sum10_2_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X137Y551       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.013 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.039    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X137Y552       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.054 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.080    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X137Y553       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.132 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.427     4.559    Delay1No24_instance/CO[0]
    SLICE_X133Y552       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.099     4.658 f  Delay1No24_instance/shiftedFracY_d1[32]_i_16__2/O
                         net (fo=2, routed)           0.188     4.846    Delay1No24_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X133Y553       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.969 f  Delay1No24_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.070     5.039    Delay1No24_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X133Y553       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     5.187 r  Delay1No24_instance/shiftedFracY_d1[45]_i_4__2/O
                         net (fo=31, routed)          0.337     5.524    Delay1No25_instance/Y_reg[23]_0
    SLICE_X138Y549       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.560 r  Delay1No25_instance/shiftedFracY_d1[12]_i_2__2/O
                         net (fo=3, routed)           0.189     5.749    Delay1No24_instance/level1__47[0]
    SLICE_X135Y550       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     5.848 r  Delay1No24_instance/shiftedFracY_d1[0]_i_1__2/O
                         net (fo=2, routed)           0.323     6.171    Sum10_2_impl_instance/FPAddSubOp_instance/level4__0[0]
    SLICE_X134Y551       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=38866, routed)       1.632     6.292    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X134Y551       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[0]/C
                         clock pessimism              0.366     6.658    
                         clock uncertainty           -0.035     6.623    
    SLICE_X134Y551       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.648    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  0.477    




