{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574636387127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574636387136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 19:59:47 2019 " "Processing started: Sun Nov 24 19:59:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574636387136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636387136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cpu_pipline -c Cpu_pipline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cpu_pipline -c Cpu_pipline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636387136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574636390773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574636390773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406128 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-Behavioral " "Found design unit 1: mux_2-Behavioral" {  } { { "mux2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406147 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pipline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_pipline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cpu_pipline-Behavioral " "Found design unit 1: Cpu_pipline-Behavioral" {  } { { "Cpu_pipline.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406167 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cpu_pipline " "Found entity 1: Cpu_pipline" {  } { { "Cpu_pipline.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shl_2-Behavioral " "Found design unit 1: shl_2-Behavioral" {  } { { "shl_2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/shl_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406190 ""} { "Info" "ISGN_ENTITY_NAME" "1 shl_2 " "Found entity 1: shl_2" {  } { { "shl_2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/shl_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-tb " "Found design unit 1: extend-tb" {  } { { "extend.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/extend.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406205 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/extend.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma32b-Behavioral " "Found design unit 1: soma32b-Behavioral" {  } { { "soma32b.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/soma32b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406223 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma32b " "Found entity 1: soma32b" {  } { { "soma32b.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/soma32b.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pc-count " "Found design unit 1: reg_pc-count" {  } { { "reg_pc.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/reg_pc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406242 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_pc " "Found entity 1: reg_pc" {  } { { "reg_pc.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/reg_pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mini_mux_2-Behavioral " "Found design unit 1: mini_mux_2-Behavioral" {  } { { "mini_mux_2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/mini_mux_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406261 ""} { "Info" "ISGN_ENTITY_NAME" "1 mini_mux_2 " "Found entity 1: mini_mux_2" {  } { { "mini_mux_2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/mini_mux_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regidex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regidex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIDEX-exe " "Found design unit 1: RegIDEX-exe" {  } { { "RegIDEX.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegIDEX.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406283 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIDEX " "Found entity 1: RegIDEX" {  } { { "RegIDEX.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegIDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIFID-exe " "Found design unit 1: RegIFID-exe" {  } { { "RegIFID.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegIFID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406304 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIFID " "Found entity 1: RegIFID" {  } { { "RegIFID.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegIFID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmemwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmemwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegMEMWB-exe " "Found design unit 1: RegMEMWB-exe" {  } { { "RegMEMWB.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegMEMWB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406319 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegMEMWB " "Found entity 1: RegMEMWB" {  } { { "RegMEMWB.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegMEMWB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regexmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regexmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegEXMEM-exe " "Found design unit 1: RegEXMEM-exe" {  } { { "RegEXMEM.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegEXMEM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406339 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegEXMEM " "Found entity 1: RegEXMEM" {  } { { "RegEXMEM.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegEXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_f-regs " "Found design unit 1: reg_f-regs" {  } { { "reg_f.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406358 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_f " "Found entity 1: reg_f" {  } { { "reg_f.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-imem " "Found design unit 1: data_mem-imem" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406380 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-CONTROL_UNIT " "Found design unit 1: CONTROL-CONTROL_UNIT" {  } { { "CONTROL.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406396 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-instruction " "Found design unit 1: instruction_memory-instruction" {  } { { "instruction_memory.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406410 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-ADDER " "Found design unit 1: somador-ADDER" {  } { { "somador.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/somador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406425 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/somador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_jump-Behavioral " "Found design unit 1: shift_jump-Behavioral" {  } { { "shift_jump.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/shift_jump.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406445 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_jump " "Found entity 1: shift_jump" {  } { { "shift_jump.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/shift_jump.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636406445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636406445 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "pc Cpu_pipline.vhd(347) " "VHDL error at Cpu_pipline.vhd(347): name \"pc\" cannot be used because it is already used for a previously declared item" {  } { { "Cpu_pipline.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 347 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1574636406490 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574636407591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 24 20:00:07 2019 " "Processing ended: Sun Nov 24 20:00:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574636407591 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574636407591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574636407591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636407591 ""}
