Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 71e51cb56bb34c09a4374b21dc3a2f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_controle_behav xil_defaultlib.top_level_controle -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 65535 to 0 [C:/Users/User/Documents/GitHub/Processador_6_instrucoes/MemoryI/memI.vhd:70]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture synth of entity xil_defaultlib.bloco_controle [bloco_controle_default]
Compiling architecture behavorial of entity xil_defaultlib.programCounter [programcounter_default]
Compiling architecture behavorial of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture asynth of entity xil_defaultlib.somador [somador_default]
Compiling architecture uc of entity xil_defaultlib.unidade_de_controle [unidade_de_controle_default]
Compiling architecture behavioral of entity xil_defaultlib.memoryI [memoryi_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_controle
Built simulation snapshot top_level_controle_behav
