[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2920209 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2920209 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2920209 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12962994 heartbeat IPC: 0.9957 cumulative IPC: 0.9957 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21914036 heartbeat IPC: 1.117 cumulative IPC: 1.053 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29643555 heartbeat IPC: 1.294 cumulative IPC: 1.123 (Simulation time: 00 hr 04 min 15 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 35632501 cumulative IPC: 1.123 (Simulation time: 00 hr 05 min 24 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 35632501 cumulative IPC: 1.123 (Simulation time: 00 hr 05 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.123 instructions: 40000001 cycles: 35632501
CPU 0 Branch Prediction Accuracy: 94.54% MPKI: 12.13 Average ROB Occupancy at Mispredict: 40.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.343
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331454 HIT:     329907 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331454 HIT:     329907 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 323.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875303 HIT:     831459 MISS:      43844 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711537 HIT:     678850 MISS:      32687 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43622 HIT:      35560 MISS:       8062 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116928 HIT:     116852 MISS:         76 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        197 MISS:       3019 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4615553 HIT:    4200988 MISS:     414565 MSHR_MERGE:     108043
cpu0->cpu0_L1I LOAD         ACCESS:    4615553 HIT:    4200988 MISS:     414565 MSHR_MERGE:     108043
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.136 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14245884 HIT:   13633109 MISS:     612775 MSHR_MERGE:     160921
cpu0->cpu0_L1D LOAD         ACCESS:    7910061 HIT:    7416199 MISS:     493862 MSHR_MERGE:      88847
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332357 HIT:    6216668 MISS:     115689 MSHR_MERGE:      72066
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3466 HIT:        242 MISS:       3224 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4046333 HIT:    3946164 MISS:     100169 MSHR_MERGE:      63119
cpu0->cpu0_ITLB LOAD         ACCESS:    4046333 HIT:    3946164 MISS:     100169 MSHR_MERGE:      63119
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.847 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13507955 HIT:   13130103 MISS:     377852 MSHR_MERGE:      83448
cpu0->cpu0_DTLB LOAD         ACCESS:   13507955 HIT:   13130103 MISS:     377852 MSHR_MERGE:      83448
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.602 cycles
cpu0->LLC TOTAL        ACCESS:      57565 HIT:      41896 MISS:      15669 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32687 HIT:      23800 MISS:       8887 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8062 HIT:       5310 MISS:       2752 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13797 HIT:      11175 MISS:       2622 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3019 HIT:       1611 MISS:       1408 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 140.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        684
  ROW_BUFFER_MISS:      12363
  AVG DBUS CONGESTED CYCLE: 16.32
Channel 0 WQ ROW_BUFFER_HIT:        346
  ROW_BUFFER_MISS:       2099
  FULL:          0
Channel 0 REFRESHES ISSUED:       2969
