#ifndef OPCODE_H
#define OPCODE_H

/** Opcodes **/
// Can be 1,2, or 3 bytes. A fourth can be in ModRM
enum one_byte_opcodes{
    // Add - done
    OP_ADD_04 = 0x4, // 8 AL imm8
    OP_ADD_05 = 0x5, // 16,32,64 ax,eax,rax imm16,32 
    OP_ADD_80 = 0x80, // 8 modrm imm8 - imm8->rm8
    OP_ADD_81 = 0x81, // 16,32,64 rm imm16,32 - imm8->rm
    OP_ADD_83 = 0x83, // 16,32,64 rm imm8 - imm8->rm
    OP_ADD_00 = 0x0, // 8 modrm - reg->rm
    OP_ADD_01 = 0x1, // 16,32,64 modrm - reg->rm
    OP_ADD_02 = 0x2, // 8 modrm - rm->reg
    OP_ADD_03 = 0x3, // 16,32,64 modrm - rm->reg

    // AND - done
    OP_AND_24 = 0x24, // 8 AL imm8
    OP_AND_25 = 0x25, // 16,32,64 ax,eax,rax imm16,32 
    OP_AND_80 = 0x80, // 8 modrm imm8 - imm8->rm8
    OP_AND_81 = 0x81, // 16,32,64 rm imm16,32 - imm8->rm
    OP_AND_83 = 0x83, // 16,32,64 rm imm8 - imm8->rm
    OP_AND_20 = 0x20, // 8 modrm - reg->rm
    OP_AND_21 = 0x21, // 16,32,64 modrm - reg->rm
    OP_AND_22 = 0x22, // 8 modrm - rm->reg
    OP_AND_23 = 0x23, // 16,32,64 modrm - rm->reg
    

    // Call -done 
    OP_CALL_E8 = 0xe8, // disp 32-> 64 bit sign extend
    OP_CALL_FF = 0xff, // rm64 or jump to different location

    // CMP - done
    OP_CMP_3C = 0x3c, // 8 AL imm8
    OP_CMP_3D = 0x3d, // 16,32,64 ax,eax,rax imm16,32 
    OP_CMP_80 = 0x80, // 8 modrm imm8 - imm8->rm8
    OP_CMP_81 = 0x81, // 16,32,64 rm imm16,32 - imm8->rm
    OP_CMP_83 = 0x83, // 16,32,64 rm imm8 - imm8->rm
    OP_CMP_38 = 0x38, // 8 modrm - reg->rm
    OP_CMP_39 = 0x39, // 16,32,64 modrm - reg->rm
    OP_CMP_3A = 0x3a, // 8 modrm - rm->reg
    OP_CMP_3B = 0x3b, // 16,32,64 modrm - rm->reg

    // JCC -done (see opcode.c for which flags are in the condition)
    // TODO handle instructions that default to 64 bit operands in long mode like jcc
    OP_JCC_70 = 0x70,
    OP_JCC_71 = 0x71,
    OP_JCC_72 = 0x72,
    OP_JCC_73 = 0x73,
    OP_JCC_74 = 0x74,
    OP_JCC_75 = 0x75,
    OP_JCC_76 = 0x76,
    OP_JCC_77 = 0x77,
    OP_JCC_78 = 0x78,
    OP_JCC_79 = 0x79,
    OP_JCC_7a = 0x7a,
    OP_JCC_7b = 0x7b,
    OP_JCC_7c = 0x7c,
    OP_JCC_7d = 0x7d,
    OP_JCC_7e = 0x7e,
    OP_JCC_7f = 0x7f,
    OP_JCC_E3 = 0xe3, // JECXZ or JRCXZ (ECX/RCX = 0)

    // Jmp -done
    OP_JMP_EB = 0xeb,
    OP_JMP_E9 = 0xe9,
    OP_JMP_FF = 0xff,  

    // Lea done
    OP_LEA = 0x8d, // load effective address

    // Mov -done
    OP_MOV_88 = 0x88, // 8 bit regs/mm - reg->rm
    OP_MOV_89 = 0x89, // 16,32,64 regs/mm - reg->rm
    OP_MOV_8A = 0x8a, // 8 bit regs/mm - rm->reg
    OP_MOV_8B = 0x8b, // 16,32,64 regs/mm - rm->reg
    OP_MOV_8C = 0x8c, // mov sreg to 16/64 reg - reg->rm 
    OP_MOV_8E = 0x8e, // mov sreg to 16/64 reg - rm->reg 
    OP_MOV_A0 = 0xa0, // mov moffs8 to AL - moffs is seg:offset or just offset if REX.W 
    OP_MOV_A1 = 0xa1, // mov moffs16,32,64 to AX,EAX,RAX - moffs is seg:offset or just offset if REX.W 
    OP_MOV_A2 = 0xa2, // mov AL to moffs8 - moffs is seg:offset or just offset if REX.W 
    OP_MOV_A3 = 0xa3, // mov AX,EAX,RAX to moffs16,32,64 - moffs is seg:offset or just offset if REX.W 
    OP_MOV_B0 = 0xb0, // 8 bit imm to reg  (get reg from opcode B0-B7)
    OP_MOV_B8 = 0xb8, // imm16,32,64 -> reg16,32,64 (get reg from opcode B8-BF)
    OP_MOV_C6 = 0xc6, // 8 bit imm to reg - use only r/m in modrm
    OP_MOV_C7 = 0xc7, // 16,32,64 rm imm16,32 
    OP_MOVSX_63 = 0x63, // 16,32,64 regs/mm - rm->reg (sign extension move)

    // Neg -done 
    OP_NEG_F6 = 0xf6, // 8 bit rm 
    OP_NEG_F7 = 0xf7, // 16,32,64 bit rm 
    
    // Nop -done
    OP_NOP_90 = 0x90, // nop one byte

    // Or - done
    OP_OR_0C = 0x0c, // 8 AL imm8
    OP_OR_0D = 0x0d, // 16,32,64 ax,eax,rax imm16,32 
    OP_OR_80 = 0x80, // 8 bit rm imm8
    OP_OR_81 = 0x81, // 16,32,64 rm imm16,32 
    OP_OR_83 = 0x83, // 16,32,64 rm imm8 - imm8->rm
    OP_OR_08 = 0x8, // 8bit regs/mm - reg->rm
    OP_OR_09 = 0x9, // normal reg->rm
    OP_OR_0A = 0xa, // 8 bit regs/mm - rm->reg 
    OP_OR_0B = 0xb, // normal rm->reg 

    // Pop-done
    OP_POP_8F = 0x8f, // pop is 58-5f, last 3 bits are for register
    OP_POP_58 = 0x58, // pop is 58-5f, last 3 bits are for register

    // Push -done
    OP_PUSH_FF = 0xff, // push 16,64 bit register 
    OP_PUSH_6A = 0x6a, // push imm8 
    OP_PUSH_68 = 0x68, // push imm16,32 
    OP_PUSH_50 = 0x50, // push is 50-57, last 3 bits are for register

    // Return
    OP_RET_C3 = 0xc3, // near return
    OP_RET_CB = 0xcb, // far return
    OP_RET_C2 = 0xc2, // near return, pop imm16 
    OP_RET_CA = 0xca, // far return, pop imm16 

    // SHL - done (SHL and SAL are the same)
    OP_SHL_C0 = 0xc0, // 8 bit rm shift imm8 number of times 
    OP_SHL_C1 = 0xc1, // 16,32,64 bit rm shift imm8 # of times
    OP_SHL_D0 = 0xd0, // 8 bit rm shift once left 
    OP_SHL_D1 = 0xd1, // 16,32,64 rm shift once left 
    OP_SHL_D2 = 0xd2, // 8 bit rm shift CL register number of times 
    OP_SHL_D3 = 0xd3, // 16,32,64 bit rm shift CL register number of times 
    
    // SAR - done (sign bit)
    OP_SAR_C0 = 0xc0, // 8 bit rm shift imm8 number of times 
    OP_SAR_C1 = 0xc1, // 16,32,64 bit rm shift imm8 # of times
    OP_SAR_D0 = 0xd0, // 8 bit rm shift right once 
    OP_SAR_D1 = 0xd1, // 16,32,64 rm shift once 
    OP_SAR_D2 = 0xd2, // 8 bit rm shift CL register number of times 
    OP_SAR_D3 = 0xd3, // 16,32,64 bit rm shift CL register number of times 
    
    // SHR -done (unsigned) 
    OP_SHR_C0 = 0xc0, // 8 bit rm shift imm8 number of times 
    OP_SHR_C1 = 0xc1, // 16,32,64 bit rm shift imm8 # of times
    OP_SHR_D0 = 0xd0, // 8 bit rm shift right once 
    OP_SHR_D1 = 0xd1, // 16,32,64 rm shift once 
    OP_SHR_D2 = 0xd2, // 8 bit rm shift CL register number of times 
    OP_SHR_D3 = 0xd3, // 16,32,64 bit rm shift CL register number of times 

    // Sub -done
    OP_SUB_2C = 0x2c,  // 8 AL imm8
    OP_SUB_2D = 0x2d,  // 16,32,64 ax,eax,rax imm16,32 
    OP_SUB_80 = 0x80, // 8 bit rm imm8
    OP_SUB_81 = 0x81, // 16,32,64 rm imm16,32 
    OP_SUB_83 = 0x83, // 16,32,64 rm imm8 - imm8->rm
    OP_SUB_28 = 0x28, // 8bit regs/mm - reg->rm  
    OP_SUB_29 = 0x29, // normal reg->rm
    OP_SUB_2A = 0x2a, // 8bit regs/mm - rm->reg  
    OP_SUB_2B = 0x2b, // normal rm->reg 

    // Test - done, no memory writing, just ANDs operands and sets SF PF ZF flags
    OP_TEST_A8 = 0xa8, // 8 AL imm8 
    OP_TEST_A9 = 0xa9, // 16,32,64 ax,eax,rax imm16,32 
    OP_TEST_F6 = 0xf6, // 8 bit rm imm8
    OP_TEST_F7 = 0xf7, // 16,32,64 rm imm16,32 
    OP_TEST_84 = 0x84, // 8bit regs/mm - reg->rm 
    OP_TEST_85 = 0x85, // normal reg->rm 
    
    // XOR -done
    OP_XOR_34 = 0x34, // 8 AL imm8 
    OP_XOR_35 = 0x35, // 16,32,64 ax,eax,rax imm16,32 
    OP_XOR_80 = 0x80, // 8 bit rm imm8
    OP_XOR_81 = 0x81, // 16,32,64 rm imm16,32 
    OP_XOR_83 = 0x83, // 16,32,64 rm imm8 - imm8->rm
    OP_XOR_30 = 0x30, // 8bit regs/mm - reg->rm  
    OP_XOR_31 = 0x31, // normal reg->rm
    OP_XOR_32 = 0x32, // 8bit regs/mm - rm->reg  
    OP_XOR_33 = 0x33, // normal rm->reg 
};

enum two_byte_opcodes{
    OP_CMOV_44 = 0x44, // CMOVZ

    // Done
    OP_JCC_80 = 0x80, // 64 bit mode JCC instructions are 80-8F (see one byte JCC instructions for description)
    OP_MOVSX_BE = 0xbe, // rm8 -> reg16,32,64
    OP_MOVSX_BF = 0xbf, // rm16 -> reg32,64
    OP_NOP_1F = 0x1f, // NOP multi byte (rm32,64)
    OP_POP_A1 = 0xa1, // pop FS register
    OP_POP_A9 = 0xa9, // pop GS register
    OP_PUSH_A0 = 0xa0, // push FS register
    OP_PUSH_A8 = 0xa8, // push GS register
    OP_RDTSC = 0x31, // read time stamp counter
};

void check_opcode(unsigned char * inst, int operand_override, int address_override, int rex);

// In 2 byte mode, it must have one of the following (3 byte is the same except a third opcode):
    // escape opcode 0F primary opcode and then a second opcode
    // mandatory prefix (66, F2, or F3), then escape, then second opcode

#endif
