{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 15:22:15 2017 " "Info: Processing started: Thu Sep 21 15:22:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off div -c div --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off div -c div --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 7 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register num\[0\] register num\[25\] 467.73 MHz 2.138 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 467.73 MHz between source register \"num\[0\]\" and destination register \"num\[25\]\" (period= 2.138 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.948 ns + Longest register register " "Info: + Longest register to register delay is 1.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num\[0\] 1 REG LCFF_X22_Y9_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 4; REG Node = 'num\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[0] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.309 ns) 0.610 ns Add0~2 2 COMB LCCOMB_X21_Y9_N0 2 " "Info: 2: + IC(0.301 ns) + CELL(0.309 ns) = 0.610 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { num[0] Add0~2 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.645 ns Add0~6 3 COMB LCCOMB_X21_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.645 ns; Loc. = LCCOMB_X21_Y9_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.680 ns Add0~10 4 COMB LCCOMB_X21_Y9_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.680 ns; Loc. = LCCOMB_X21_Y9_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.715 ns Add0~14 5 COMB LCCOMB_X21_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.715 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.750 ns Add0~18 6 COMB LCCOMB_X21_Y9_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.750 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.785 ns Add0~22 7 COMB LCCOMB_X21_Y9_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.785 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.820 ns Add0~26 8 COMB LCCOMB_X21_Y9_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.820 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 0.944 ns Add0~30 9 COMB LCCOMB_X21_Y9_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.944 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.979 ns Add0~34 10 COMB LCCOMB_X21_Y9_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.979 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.014 ns Add0~38 11 COMB LCCOMB_X21_Y9_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.014 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.049 ns Add0~42 12 COMB LCCOMB_X21_Y9_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.049 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.084 ns Add0~46 13 COMB LCCOMB_X21_Y9_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.084 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.119 ns Add0~50 14 COMB LCCOMB_X21_Y9_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.119 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.154 ns Add0~54 15 COMB LCCOMB_X21_Y9_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.154 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.189 ns Add0~58 16 COMB LCCOMB_X21_Y9_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.189 ns; Loc. = LCCOMB_X21_Y9_N28; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 1.357 ns Add0~62 17 COMB LCCOMB_X21_Y9_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.168 ns) = 1.357 ns; Loc. = LCCOMB_X21_Y9_N30; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { Add0~58 Add0~62 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.392 ns Add0~66 18 COMB LCCOMB_X21_Y8_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 1.392 ns; Loc. = LCCOMB_X21_Y8_N0; Fanout = 2; COMB Node = 'Add0~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~62 Add0~66 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.427 ns Add0~70 19 COMB LCCOMB_X21_Y8_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.427 ns; Loc. = LCCOMB_X21_Y8_N2; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~66 Add0~70 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.462 ns Add0~74 20 COMB LCCOMB_X21_Y8_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.462 ns; Loc. = LCCOMB_X21_Y8_N4; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~70 Add0~74 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.497 ns Add0~78 21 COMB LCCOMB_X21_Y8_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.497 ns; Loc. = LCCOMB_X21_Y8_N6; Fanout = 2; COMB Node = 'Add0~78'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~74 Add0~78 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.532 ns Add0~82 22 COMB LCCOMB_X21_Y8_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.532 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 2; COMB Node = 'Add0~82'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~78 Add0~82 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.567 ns Add0~86 23 COMB LCCOMB_X21_Y8_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.567 ns; Loc. = LCCOMB_X21_Y8_N10; Fanout = 2; COMB Node = 'Add0~86'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~82 Add0~86 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.602 ns Add0~90 24 COMB LCCOMB_X21_Y8_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.602 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 2; COMB Node = 'Add0~90'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~86 Add0~90 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.726 ns Add0~94 25 COMB LCCOMB_X21_Y8_N14 1 " "Info: 25: + IC(0.000 ns) + CELL(0.124 ns) = 1.726 ns; Loc. = LCCOMB_X21_Y8_N14; Fanout = 1; COMB Node = 'Add0~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add0~90 Add0~94 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.851 ns Add0~97 26 COMB LCCOMB_X21_Y8_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.125 ns) = 1.851 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 1; COMB Node = 'Add0~97'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~94 Add0~97 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.948 ns num\[25\] 27 REG LCFF_X21_Y8_N17 3 " "Info: 27: + IC(0.000 ns) + CELL(0.097 ns) = 1.948 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 3; REG Node = 'num\[25\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Add0~97 num[25] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 84.55 % ) " "Info: Total cell delay = 1.647 ns ( 84.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.301 ns ( 15.45 % ) " "Info: Total interconnect delay = 0.301 ns ( 15.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { num[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~97 num[25] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.948 ns" { num[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~62 {} Add0~66 {} Add0~70 {} Add0~74 {} Add0~78 {} Add0~82 {} Add0~86 {} Add0~90 {} Add0~94 {} Add0~97 {} num[25] {} } { 0.000ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns num\[25\] 3 REG LCFF_X21_Y8_N17 3 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 3; REG Node = 'num\[25\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { CLK~clkctrl num[25] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { CLK CLK~clkctrl num[25] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { CLK {} CLK~combout {} CLK~clkctrl {} num[25] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns num\[0\] 3 REG LCFF_X22_Y9_N17 4 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 4; REG Node = 'num\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { CLK~clkctrl num[0] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl num[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} num[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { CLK CLK~clkctrl num[25] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { CLK {} CLK~combout {} CLK~clkctrl {} num[25] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl num[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} num[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { num[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~78 Add0~82 Add0~86 Add0~90 Add0~94 Add0~97 num[25] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.948 ns" { num[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~62 {} Add0~66 {} Add0~70 {} Add0~74 {} Add0~78 {} Add0~82 {} Add0~86 {} Add0~90 {} Add0~94 {} Add0~97 {} num[25] {} } { 0.000ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { CLK CLK~clkctrl num[25] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { CLK {} CLK~combout {} CLK~clkctrl {} num[25] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { CLK CLK~clkctrl num[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { CLK {} CLK~combout {} CLK~clkctrl {} num[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q num\[16\] 8.195 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q\" through register \"num\[16\]\" is 8.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.474 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns num\[16\] 3 REG LCFF_X21_Y9_N31 5 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X21_Y9_N31; Fanout = 5; REG Node = 'num\[16\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { CLK~clkctrl num[16] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLK CLK~clkctrl num[16] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLK {} CLK~combout {} CLK~clkctrl {} num[16] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.627 ns + Longest register pin " "Info: + Longest register to pin delay is 5.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num\[16\] 1 REG LCFF_X21_Y9_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N31; Fanout = 5; REG Node = 'num\[16\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[16] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.228 ns) 1.029 ns LessThan0~1 2 COMB LCCOMB_X21_Y8_N22 1 " "Info: 2: + IC(0.801 ns) + CELL(0.228 ns) = 1.029 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { num[16] LessThan0~1 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.053 ns) 1.638 ns LessThan0~3 3 COMB LCCOMB_X22_Y9_N18 1 " "Info: 3: + IC(0.556 ns) + CELL(0.053 ns) = 1.638 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.053 ns) 2.222 ns LessThan0~4 4 COMB LCCOMB_X21_Y8_N24 1 " "Info: 4: + IC(0.531 ns) + CELL(0.053 ns) = 2.222 ns; Loc. = LCCOMB_X21_Y8_N24; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.053 ns) 2.736 ns LessThan0~5 5 COMB LCCOMB_X21_Y8_N28 1 " "Info: 5: + IC(0.461 ns) + CELL(0.053 ns) = 2.736 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { LessThan0~4 LessThan0~5 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(1.998 ns) 5.627 ns Q 6 PIN PIN_Y11 0 " "Info: 6: + IC(0.893 ns) + CELL(1.998 ns) = 5.627 ns; Loc. = PIN_Y11; Fanout = 0; PIN Node = 'Q'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { LessThan0~5 Q } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/div/div.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.385 ns ( 42.38 % ) " "Info: Total cell delay = 2.385 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.242 ns ( 57.62 % ) " "Info: Total interconnect delay = 3.242 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.627 ns" { num[16] LessThan0~1 LessThan0~3 LessThan0~4 LessThan0~5 Q } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.627 ns" { num[16] {} LessThan0~1 {} LessThan0~3 {} LessThan0~4 {} LessThan0~5 {} Q {} } { 0.000ns 0.801ns 0.556ns 0.531ns 0.461ns 0.893ns } { 0.000ns 0.228ns 0.053ns 0.053ns 0.053ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLK CLK~clkctrl num[16] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLK {} CLK~combout {} CLK~clkctrl {} num[16] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.627 ns" { num[16] LessThan0~1 LessThan0~3 LessThan0~4 LessThan0~5 Q } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.627 ns" { num[16] {} LessThan0~1 {} LessThan0~3 {} LessThan0~4 {} LessThan0~5 {} Q {} } { 0.000ns 0.801ns 0.556ns 0.531ns 0.461ns 0.893ns } { 0.000ns 0.228ns 0.053ns 0.053ns 0.053ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 15:22:16 2017 " "Info: Processing ended: Thu Sep 21 15:22:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
