$date
	Wed Jul  3 13:47:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sample1_test $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module g1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#50
1#
#100
0#
1"
#150
1!
1#
#200
