{"vcs1":{"timestamp_begin":1679311007.854505272, "rt":0.91, "ut":0.30, "st":0.14}}
{"vcselab":{"timestamp_begin":1679311008.795587302, "rt":0.97, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1679311009.790504994, "rt":0.43, "ut":0.06, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679311007.582801865}
{"VCS_COMP_START_TIME": 1679311007.582801865}
{"VCS_COMP_END_TIME": 1679311010.780196423}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 340532}}
{"stitch_vcselab": {"peak_mem": 239012}}
