[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-16T19:30:58+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jctknb/help_in_understanding_stacks_specified_in/\"> <img src=\"https://a.thumbs.redditmedia.com/WHHMsNt1gSEMDzeaHHTzQDSwWOKKSlo-SsOU6I5qCa0.jpg\" alt=\"Help in understanding stacks specified in privileged documentation\" title=\"Help in understanding stacks specified in privileged documentation\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p><a href=\"https://preview.redd.it/3cn7n8pts3pe1.png?width=1075&amp;format=png&amp;auto=webp&amp;s=fdfa1511adf4ababf48d82fe58b5c4d251418711\">https://preview.redd.it/3cn7n8pts3pe1.png?width=1075&amp;format=png&amp;auto=webp&amp;s=fdfa1511adf4ababf48d82fe58b5c4d251418711</a></p> <p>I\u2019ve been going through the privileged documentation of the RISC-V architecture, and in the initial sections, I came across several implementation stacks with terms like ABI, AEE, SBI, SEE, Hypervisor, HBI, and HEE. The documentation explains them briefly, but I\u2019m still unclear on what these actually repres",
        "id": 2336494,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jctknb/help_in_understanding_stacks_specified_in",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://a.thumbs.redditmedia.com/WHHMsNt1gSEMDzeaHHTzQDSwWOKKSlo-SsOU6I5qCa0.jpg",
        "title": "Help in understanding stacks specified in privileged documentation",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-16T17:34:02+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey there,</p> <p>i&#39;m looking for a very specific inexpensive board with a RISC-V core. There are microcontroller-like boards (RPi Pico 2, CH32xxx) and full SBCs with Linux support (like the Milk V Duo and I believe many others). I need something in between these two.</p> <p>The features I need are:</p> <ul> <li>Supervisor mode support,</li> <li>Address translation (I don&#39;t care if the core is 32bit or 64bit, so either Sv32 or others is fine),</li> <li>Some debugging support (something like OpenOCD + GDB),</li> <li><em>Decent</em> documentation (better than the Milk V Duo, please),</li> <li>(UART)</li> </ul> <p>Does anyone know about a RISC-V CPU/dev board that meets these requirements?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/MartinFPrague\"> /u/MartinFPrague </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jcqu0b/need_help_choosing_a_riscv_board/\">[link]</a></span> &#32; <span><",
        "id": 2335909,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jcqu0b/need_help_choosing_a_riscv_board",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Need help choosing a RISC-V board",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-16T16:30:51+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>There are many examples of writing an OS <em>for</em> RISC-V but not many of writing an OS in RISC-V assembly.</p> <p>The only one I&#39;ve seen is <a href=\"https://github.com/s-rah/pseudos\">https://github.com/s-rah/pseudos</a> which previously had a corresponding YouTube series but this has since been removed.</p> <p>To give some context, I&#39;m using this process as a way to build my understanding for writing a compiler, I don&#39;t want to deal with C or Rust, I just want pure assembly.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Affectionate_Low7298\"> /u/Affectionate_Low7298 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jcpd4o/are_there_any_guides_on_writing_an_os_in_riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jcpd4o/are_there_any_guides_on_writing_an_os_in_riscv/\">[comments]</a></span>",
        "id": 2335522,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jcpd4o/are_there_any_guides_on_writing_an_os_in_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Are there any guides on writing an OS in RISC-V assembly?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-16T03:53:48+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Can someone please suggest some resources to learn about CSR in detail. I want to understand the background behind each functionality it has. Additionally, I want to learn how this CSR module will communicate with other modules like LSU, DECODE and GPIO.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/New-Juggernaut4693\"> /u/New-Juggernaut4693 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jcd28x/resources_to_learn_csrs/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jcd28x/resources_to_learn_csrs/\">[comments]</a></span>",
        "id": 2332455,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jcd28x/resources_to_learn_csrs",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Resources to learn CSRs",
        "vote": 0
    }
]