
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//od_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015a0 <.init>:
  4015a0:	stp	x29, x30, [sp, #-16]!
  4015a4:	mov	x29, sp
  4015a8:	bl	402a80 <ferror@plt+0x10e0>
  4015ac:	ldp	x29, x30, [sp], #16
  4015b0:	ret

Disassembly of section .plt:

00000000004015c0 <mbrtowc@plt-0x20>:
  4015c0:	stp	x16, x30, [sp, #-16]!
  4015c4:	adrp	x16, 41e000 <ferror@plt+0x1c660>
  4015c8:	ldr	x17, [x16, #4088]
  4015cc:	add	x16, x16, #0xff8
  4015d0:	br	x17
  4015d4:	nop
  4015d8:	nop
  4015dc:	nop

00000000004015e0 <mbrtowc@plt>:
  4015e0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4015e4:	ldr	x17, [x16]
  4015e8:	add	x16, x16, #0x0
  4015ec:	br	x17

00000000004015f0 <memcpy@plt>:
  4015f0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4015f4:	ldr	x17, [x16, #8]
  4015f8:	add	x16, x16, #0x8
  4015fc:	br	x17

0000000000401600 <_exit@plt>:
  401600:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401604:	ldr	x17, [x16, #16]
  401608:	add	x16, x16, #0x10
  40160c:	br	x17

0000000000401610 <fwrite_unlocked@plt>:
  401610:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401614:	ldr	x17, [x16, #24]
  401618:	add	x16, x16, #0x18
  40161c:	br	x17

0000000000401620 <strlen@plt>:
  401620:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401624:	ldr	x17, [x16, #32]
  401628:	add	x16, x16, #0x20
  40162c:	br	x17

0000000000401630 <__sprintf_chk@plt>:
  401630:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401634:	ldr	x17, [x16, #40]
  401638:	add	x16, x16, #0x28
  40163c:	br	x17

0000000000401640 <exit@plt>:
  401640:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401644:	ldr	x17, [x16, #48]
  401648:	add	x16, x16, #0x30
  40164c:	br	x17

0000000000401650 <error@plt>:
  401650:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401654:	ldr	x17, [x16, #56]
  401658:	add	x16, x16, #0x38
  40165c:	br	x17

0000000000401660 <strtod@plt>:
  401660:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401664:	ldr	x17, [x16, #64]
  401668:	add	x16, x16, #0x40
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401674:	ldr	x17, [x16, #72]
  401678:	add	x16, x16, #0x48
  40167c:	br	x17

0000000000401680 <setvbuf@plt>:
  401680:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401684:	ldr	x17, [x16, #80]
  401688:	add	x16, x16, #0x50
  40168c:	br	x17

0000000000401690 <lseek@plt>:
  401690:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401694:	ldr	x17, [x16, #88]
  401698:	add	x16, x16, #0x58
  40169c:	br	x17

00000000004016a0 <__fpending@plt>:
  4016a0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4016a4:	ldr	x17, [x16, #96]
  4016a8:	add	x16, x16, #0x60
  4016ac:	br	x17

00000000004016b0 <localeconv@plt>:
  4016b0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4016b4:	ldr	x17, [x16, #104]
  4016b8:	add	x16, x16, #0x68
  4016bc:	br	x17

00000000004016c0 <fileno@plt>:
  4016c0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4016c4:	ldr	x17, [x16, #112]
  4016c8:	add	x16, x16, #0x70
  4016cc:	br	x17

00000000004016d0 <__snprintf_chk@plt>:
  4016d0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4016d4:	ldr	x17, [x16, #120]
  4016d8:	add	x16, x16, #0x78
  4016dc:	br	x17

00000000004016e0 <fclose@plt>:
  4016e0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4016e4:	ldr	x17, [x16, #128]
  4016e8:	add	x16, x16, #0x80
  4016ec:	br	x17

00000000004016f0 <nl_langinfo@plt>:
  4016f0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4016f4:	ldr	x17, [x16, #136]
  4016f8:	add	x16, x16, #0x88
  4016fc:	br	x17

0000000000401700 <fopen@plt>:
  401700:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401704:	ldr	x17, [x16, #144]
  401708:	add	x16, x16, #0x90
  40170c:	br	x17

0000000000401710 <malloc@plt>:
  401710:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401714:	ldr	x17, [x16, #152]
  401718:	add	x16, x16, #0x98
  40171c:	br	x17

0000000000401720 <strncmp@plt>:
  401720:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401724:	ldr	x17, [x16, #160]
  401728:	add	x16, x16, #0xa0
  40172c:	br	x17

0000000000401730 <bindtextdomain@plt>:
  401730:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401734:	ldr	x17, [x16, #168]
  401738:	add	x16, x16, #0xa8
  40173c:	br	x17

0000000000401740 <__libc_start_main@plt>:
  401740:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401744:	ldr	x17, [x16, #176]
  401748:	add	x16, x16, #0xb0
  40174c:	br	x17

0000000000401750 <fgetc@plt>:
  401750:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401754:	ldr	x17, [x16, #184]
  401758:	add	x16, x16, #0xb8
  40175c:	br	x17

0000000000401760 <__printf_chk@plt>:
  401760:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401764:	ldr	x17, [x16, #192]
  401768:	add	x16, x16, #0xc0
  40176c:	br	x17

0000000000401770 <memset@plt>:
  401770:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401774:	ldr	x17, [x16, #200]
  401778:	add	x16, x16, #0xc8
  40177c:	br	x17

0000000000401780 <__vfprintf_chk@plt>:
  401780:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401784:	ldr	x17, [x16, #208]
  401788:	add	x16, x16, #0xd0
  40178c:	br	x17

0000000000401790 <__strtoul_internal@plt>:
  401790:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401794:	ldr	x17, [x16, #216]
  401798:	add	x16, x16, #0xd8
  40179c:	br	x17

00000000004017a0 <calloc@plt>:
  4017a0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4017a4:	ldr	x17, [x16, #224]
  4017a8:	add	x16, x16, #0xe0
  4017ac:	br	x17

00000000004017b0 <realloc@plt>:
  4017b0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4017b4:	ldr	x17, [x16, #232]
  4017b8:	add	x16, x16, #0xe8
  4017bc:	br	x17

00000000004017c0 <strrchr@plt>:
  4017c0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4017c4:	ldr	x17, [x16, #240]
  4017c8:	add	x16, x16, #0xf0
  4017cc:	br	x17

00000000004017d0 <__gmon_start__@plt>:
  4017d0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4017d4:	ldr	x17, [x16, #248]
  4017d8:	add	x16, x16, #0xf8
  4017dc:	br	x17

00000000004017e0 <abort@plt>:
  4017e0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4017e4:	ldr	x17, [x16, #256]
  4017e8:	add	x16, x16, #0x100
  4017ec:	br	x17

00000000004017f0 <mbsinit@plt>:
  4017f0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4017f4:	ldr	x17, [x16, #264]
  4017f8:	add	x16, x16, #0x108
  4017fc:	br	x17

0000000000401800 <__overflow@plt>:
  401800:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401804:	ldr	x17, [x16, #272]
  401808:	add	x16, x16, #0x110
  40180c:	br	x17

0000000000401810 <puts@plt>:
  401810:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401814:	ldr	x17, [x16, #280]
  401818:	add	x16, x16, #0x118
  40181c:	br	x17

0000000000401820 <fread_unlocked@plt>:
  401820:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401824:	ldr	x17, [x16, #288]
  401828:	add	x16, x16, #0x120
  40182c:	br	x17

0000000000401830 <memcmp@plt>:
  401830:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401834:	ldr	x17, [x16, #296]
  401838:	add	x16, x16, #0x128
  40183c:	br	x17

0000000000401840 <textdomain@plt>:
  401840:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401844:	ldr	x17, [x16, #304]
  401848:	add	x16, x16, #0x130
  40184c:	br	x17

0000000000401850 <getopt_long@plt>:
  401850:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401854:	ldr	x17, [x16, #312]
  401858:	add	x16, x16, #0x138
  40185c:	br	x17

0000000000401860 <__fprintf_chk@plt>:
  401860:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401864:	ldr	x17, [x16, #320]
  401868:	add	x16, x16, #0x140
  40186c:	br	x17

0000000000401870 <strcmp@plt>:
  401870:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401874:	ldr	x17, [x16, #328]
  401878:	add	x16, x16, #0x148
  40187c:	br	x17

0000000000401880 <__ctype_b_loc@plt>:
  401880:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401884:	ldr	x17, [x16, #336]
  401888:	add	x16, x16, #0x150
  40188c:	br	x17

0000000000401890 <fseeko@plt>:
  401890:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401894:	ldr	x17, [x16, #344]
  401898:	add	x16, x16, #0x158
  40189c:	br	x17

00000000004018a0 <strtof@plt>:
  4018a0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4018a4:	ldr	x17, [x16, #352]
  4018a8:	add	x16, x16, #0x160
  4018ac:	br	x17

00000000004018b0 <strtold@plt>:
  4018b0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4018b4:	ldr	x17, [x16, #360]
  4018b8:	add	x16, x16, #0x168
  4018bc:	br	x17

00000000004018c0 <free@plt>:
  4018c0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4018c4:	ldr	x17, [x16, #368]
  4018c8:	add	x16, x16, #0x170
  4018cc:	br	x17

00000000004018d0 <__ctype_get_mb_cur_max@plt>:
  4018d0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4018d4:	ldr	x17, [x16, #376]
  4018d8:	add	x16, x16, #0x178
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4018e4:	ldr	x17, [x16, #384]
  4018e8:	add	x16, x16, #0x180
  4018ec:	br	x17

00000000004018f0 <fwrite@plt>:
  4018f0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4018f4:	ldr	x17, [x16, #392]
  4018f8:	add	x16, x16, #0x188
  4018fc:	br	x17

0000000000401900 <fflush@plt>:
  401900:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401904:	ldr	x17, [x16, #400]
  401908:	add	x16, x16, #0x190
  40190c:	br	x17

0000000000401910 <__fxstat@plt>:
  401910:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401914:	ldr	x17, [x16, #408]
  401918:	add	x16, x16, #0x198
  40191c:	br	x17

0000000000401920 <dcgettext@plt>:
  401920:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401924:	ldr	x17, [x16, #416]
  401928:	add	x16, x16, #0x1a0
  40192c:	br	x17

0000000000401930 <fputs_unlocked@plt>:
  401930:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401934:	ldr	x17, [x16, #424]
  401938:	add	x16, x16, #0x1a8
  40193c:	br	x17

0000000000401940 <__freading@plt>:
  401940:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401944:	ldr	x17, [x16, #432]
  401948:	add	x16, x16, #0x1b0
  40194c:	br	x17

0000000000401950 <__fread_unlocked_chk@plt>:
  401950:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401954:	ldr	x17, [x16, #440]
  401958:	add	x16, x16, #0x1b8
  40195c:	br	x17

0000000000401960 <iswprint@plt>:
  401960:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401964:	ldr	x17, [x16, #448]
  401968:	add	x16, x16, #0x1c0
  40196c:	br	x17

0000000000401970 <__assert_fail@plt>:
  401970:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401974:	ldr	x17, [x16, #456]
  401978:	add	x16, x16, #0x1c8
  40197c:	br	x17

0000000000401980 <__errno_location@plt>:
  401980:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401984:	ldr	x17, [x16, #464]
  401988:	add	x16, x16, #0x1d0
  40198c:	br	x17

0000000000401990 <setlocale@plt>:
  401990:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  401994:	ldr	x17, [x16, #472]
  401998:	add	x16, x16, #0x1d8
  40199c:	br	x17

00000000004019a0 <ferror@plt>:
  4019a0:	adrp	x16, 41f000 <ferror@plt+0x1d660>
  4019a4:	ldr	x17, [x16, #480]
  4019a8:	add	x16, x16, #0x1e0
  4019ac:	br	x17

Disassembly of section .text:

00000000004019b0 <.text>:
  4019b0:	stp	x29, x30, [sp, #-160]!
  4019b4:	mov	x29, sp
  4019b8:	stp	x23, x24, [sp, #48]
  4019bc:	mov	w24, w0
  4019c0:	mov	x23, x1
  4019c4:	ldr	x0, [x1]
  4019c8:	stp	x19, x20, [sp, #16]
  4019cc:	adrp	x20, 40a000 <ferror@plt+0x8660>
  4019d0:	stp	x21, x22, [sp, #32]
  4019d4:	add	x20, x20, #0x6e0
  4019d8:	adrp	x22, 40b000 <ferror@plt+0x9660>
  4019dc:	stp	x25, x26, [sp, #64]
  4019e0:	add	x22, x22, #0xb50
  4019e4:	adrp	x26, 402000 <ferror@plt+0x660>
  4019e8:	stp	x27, x28, [sp, #80]
  4019ec:	adrp	x27, 40c000 <ferror@plt+0xa660>
  4019f0:	add	x27, x27, #0x980
  4019f4:	str	wzr, [sp, #104]
  4019f8:	bl	405770 <ferror@plt+0x3dd0>
  4019fc:	mov	x1, x27
  401a00:	mov	w0, #0x6                   	// #6
  401a04:	bl	401990 <setlocale@plt>
  401a08:	adrp	x28, 41f000 <ferror@plt+0x1d660>
  401a0c:	adrp	x1, 40b000 <ferror@plt+0x9660>
  401a10:	add	x1, x1, #0x8b0
  401a14:	mov	x0, x20
  401a18:	bl	401730 <bindtextdomain@plt>
  401a1c:	mov	x0, x20
  401a20:	add	x19, x28, #0x2b0
  401a24:	bl	401840 <textdomain@plt>
  401a28:	adrp	x20, 40b000 <ferror@plt+0x9660>
  401a2c:	adrp	x0, 405000 <ferror@plt+0x3660>
  401a30:	add	x0, x0, #0x2e0
  401a34:	bl	40a688 <ferror@plt+0x8ce8>
  401a38:	add	x20, x20, #0xce0
  401a3c:	adrp	x2, 40c000 <ferror@plt+0xa660>
  401a40:	stp	xzr, xzr, [x19, #112]
  401a44:	mov	w3, #0x7                   	// #7
  401a48:	ldr	d0, [x2, #384]
  401a4c:	add	x26, x26, #0xb48
  401a50:	stp	xzr, xzr, [x19, #160]
  401a54:	mov	w2, #0x8                   	// #8
  401a58:	mov	w6, #0x3                   	// #3
  401a5c:	stp	xzr, xzr, [x19, #176]
  401a60:	mov	w4, #0x5                   	// #5
  401a64:	mov	w5, #0x6                   	// #6
  401a68:	mov	w21, #0x1                   	// #1
  401a6c:	mov	w25, #0x0                   	// #0
  401a70:	str	w3, [x28, #688]
  401a74:	str	w2, [x19, #4]
  401a78:	strb	wzr, [x19, #42]
  401a7c:	stp	xzr, xzr, [x19, #64]
  401a80:	stp	x26, xzr, [x19, #80]
  401a84:	stp	xzr, xzr, [x19, #96]
  401a88:	str	w6, [x19, #112]
  401a8c:	str	w4, [x19, #128]
  401a90:	stp	xzr, xzr, [x19, #144]
  401a94:	str	w5, [x19, #160]
  401a98:	str	w3, [x19, #176]
  401a9c:	stp	xzr, xzr, [x19, #192]
  401aa0:	str	w2, [x19, #208]
  401aa4:	stur	d0, [x19, #100]
  401aa8:	mov	w5, #0xffffffff            	// #-1
  401aac:	add	x4, sp, #0x88
  401ab0:	add	x3, x20, #0x2b0
  401ab4:	add	x2, x20, #0x430
  401ab8:	mov	x1, x23
  401abc:	mov	w0, w24
  401ac0:	str	w5, [sp, #136]
  401ac4:	bl	401850 <getopt_long@plt>
  401ac8:	cmn	w0, #0x1
  401acc:	b.eq	401e90 <ferror@plt+0x4f0>  // b.none
  401ad0:	cmp	w0, #0x101
  401ad4:	b.gt	401f44 <ferror@plt+0x5a4>
  401ad8:	cmp	w0, #0x40
  401adc:	b.le	401e18 <ferror@plt+0x478>
  401ae0:	sub	w0, w0, #0x41
  401ae4:	cmp	w0, #0xc0
  401ae8:	b.hi	401f44 <ferror@plt+0x5a4>  // b.pmore
  401aec:	ldrh	w0, [x22, w0, uxtw #1]
  401af0:	adr	x1, 401afc <ferror@plt+0x15c>
  401af4:	add	x0, x1, w0, sxth #2
  401af8:	br	x0
  401afc:	adrp	x2, 41f000 <ferror@plt+0x1d660>
  401b00:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  401b04:	add	x3, x20, #0x468
  401b08:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401b0c:	ldr	x5, [x2, #520]
  401b10:	add	x0, x0, #0x920
  401b14:	ldr	x1, [x1, #640]
  401b18:	add	x2, x20, #0x470
  401b1c:	mov	x4, #0x4                   	// #4
  401b20:	bl	405168 <ferror@plt+0x37c8>
  401b24:	add	x0, x20, x0, lsl #2
  401b28:	ldr	w0, [x0, #1128]
  401b2c:	cbz	w0, 401e88 <ferror@plt+0x4e8>
  401b30:	cmp	w0, #0x1
  401b34:	b.ne	401aa8 <ferror@plt+0x108>  // b.any
  401b38:	strb	w0, [x19, #8]
  401b3c:	b	401aa8 <ferror@plt+0x108>
  401b40:	mov	w0, #0x1                   	// #1
  401b44:	strb	w0, [x19, #248]
  401b48:	b	401aa8 <ferror@plt+0x108>
  401b4c:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  401b50:	add	x25, x0, #0x280
  401b54:	ldr	x0, [x0, #640]
  401b58:	cbz	x0, 401e68 <ferror@plt+0x4c8>
  401b5c:	mov	x4, x27
  401b60:	add	x3, sp, #0x90
  401b64:	mov	w2, #0xa                   	// #10
  401b68:	mov	x1, #0x0                   	// #0
  401b6c:	bl	409b90 <ferror@plt+0x81f0>
  401b70:	cbnz	w0, 402a1c <ferror@plt+0x107c>
  401b74:	mov	w0, #0x1                   	// #1
  401b78:	mov	w25, w0
  401b7c:	str	w0, [sp, #104]
  401b80:	ldr	x0, [sp, #144]
  401b84:	str	x0, [sp, #112]
  401b88:	b	401aa8 <ferror@plt+0x108>
  401b8c:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  401b90:	mov	w25, #0x1                   	// #1
  401b94:	strb	wzr, [x0, #504]
  401b98:	b	401aa8 <ferror@plt+0x108>
  401b9c:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  401ba0:	ldr	x0, [x0, #640]
  401ba4:	cbz	x0, 4029c0 <ferror@plt+0x1020>
  401ba8:	bl	404068 <ferror@plt+0x26c8>
  401bac:	and	w0, w0, #0xff
  401bb0:	and	w21, w21, w0
  401bb4:	mov	w25, #0x1                   	// #1
  401bb8:	b	401aa8 <ferror@plt+0x108>
  401bbc:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401bc0:	add	x0, x0, #0x990
  401bc4:	bl	404068 <ferror@plt+0x26c8>
  401bc8:	and	w0, w0, #0xff
  401bcc:	and	w21, w21, w0
  401bd0:	b	401aa8 <ferror@plt+0x108>
  401bd4:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  401bd8:	add	x25, x0, #0x280
  401bdc:	add	x4, x20, #0x458
  401be0:	add	x3, x19, #0xe0
  401be4:	ldr	x0, [x0, #640]
  401be8:	mov	w2, #0x0                   	// #0
  401bec:	mov	x1, #0x0                   	// #0
  401bf0:	bl	409b90 <ferror@plt+0x81f0>
  401bf4:	cbnz	w0, 402960 <ferror@plt+0xfc0>
  401bf8:	mov	w25, #0x1                   	// #1
  401bfc:	b	401aa8 <ferror@plt+0x108>
  401c00:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401c04:	add	x0, x0, #0x970
  401c08:	bl	404068 <ferror@plt+0x26c8>
  401c0c:	and	w0, w0, #0xff
  401c10:	and	w21, w21, w0
  401c14:	b	401aa8 <ferror@plt+0x108>
  401c18:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401c1c:	add	x0, x0, #0x998
  401c20:	bl	404068 <ferror@plt+0x26c8>
  401c24:	and	w0, w0, #0xff
  401c28:	and	w21, w21, w0
  401c2c:	b	401aa8 <ferror@plt+0x108>
  401c30:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401c34:	add	x0, x0, #0x960
  401c38:	bl	404068 <ferror@plt+0x26c8>
  401c3c:	and	w0, w0, #0xff
  401c40:	and	w21, w21, w0
  401c44:	b	401aa8 <ferror@plt+0x108>
  401c48:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401c4c:	add	x0, x0, #0x950
  401c50:	bl	404068 <ferror@plt+0x26c8>
  401c54:	and	w0, w0, #0xff
  401c58:	and	w21, w21, w0
  401c5c:	b	401aa8 <ferror@plt+0x108>
  401c60:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401c64:	add	x0, x0, #0x940
  401c68:	bl	404068 <ferror@plt+0x26c8>
  401c6c:	and	w0, w0, #0xff
  401c70:	and	w21, w21, w0
  401c74:	b	401aa8 <ferror@plt+0x108>
  401c78:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401c7c:	add	x0, x0, #0x938
  401c80:	bl	404068 <ferror@plt+0x26c8>
  401c84:	and	w0, w0, #0xff
  401c88:	and	w21, w21, w0
  401c8c:	b	401aa8 <ferror@plt+0x108>
  401c90:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401c94:	add	x0, x0, #0x930
  401c98:	bl	404068 <ferror@plt+0x26c8>
  401c9c:	and	w0, w0, #0xff
  401ca0:	and	w21, w21, w0
  401ca4:	b	401aa8 <ferror@plt+0x108>
  401ca8:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  401cac:	add	x25, x0, #0x280
  401cb0:	ldr	x0, [x0, #640]
  401cb4:	cbz	x0, 401e7c <ferror@plt+0x4dc>
  401cb8:	add	x4, x20, #0x458
  401cbc:	add	x3, sp, #0x90
  401cc0:	mov	w2, #0x0                   	// #0
  401cc4:	mov	x1, #0x0                   	// #0
  401cc8:	bl	409b90 <ferror@plt+0x81f0>
  401ccc:	cbnz	w0, 402a08 <ferror@plt+0x1068>
  401cd0:	ldr	x0, [sp, #144]
  401cd4:	str	x0, [x19, #240]
  401cd8:	mov	w0, #0x1                   	// #1
  401cdc:	mov	w25, #0x1                   	// #1
  401ce0:	strb	w0, [x19, #42]
  401ce4:	b	401aa8 <ferror@plt+0x108>
  401ce8:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401cec:	add	x0, x0, #0x980
  401cf0:	bl	404068 <ferror@plt+0x26c8>
  401cf4:	and	w0, w0, #0xff
  401cf8:	and	w21, w21, w0
  401cfc:	b	401aa8 <ferror@plt+0x108>
  401d00:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  401d04:	add	x25, x0, #0x280
  401d08:	mov	w5, #0x1                   	// #1
  401d0c:	add	x4, x20, #0x458
  401d10:	ldr	x0, [x0, #640]
  401d14:	add	x3, x19, #0xe8
  401d18:	mov	w2, #0x0                   	// #0
  401d1c:	mov	x1, #0x0                   	// #0
  401d20:	strb	w5, [x19, #41]
  401d24:	bl	409b90 <ferror@plt+0x81f0>
  401d28:	cbz	w0, 401bf8 <ferror@plt+0x258>
  401d2c:	ldr	w1, [sp, #136]
  401d30:	add	x3, x20, #0x2b0
  401d34:	ldr	x4, [x25]
  401d38:	mov	w2, #0x4e                  	// #78
  401d3c:	bl	409af0 <ferror@plt+0x8150>
  401d40:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401d44:	add	x0, x0, #0x978
  401d48:	bl	404068 <ferror@plt+0x26c8>
  401d4c:	and	w0, w0, #0xff
  401d50:	and	w21, w21, w0
  401d54:	b	401aa8 <ferror@plt+0x108>
  401d58:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401d5c:	add	x0, x0, #0x968
  401d60:	bl	404068 <ferror@plt+0x26c8>
  401d64:	and	w0, w0, #0xff
  401d68:	and	w21, w21, w0
  401d6c:	b	401aa8 <ferror@plt+0x108>
  401d70:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401d74:	add	x0, x0, #0x958
  401d78:	bl	404068 <ferror@plt+0x26c8>
  401d7c:	and	w0, w0, #0xff
  401d80:	and	w21, w21, w0
  401d84:	b	401aa8 <ferror@plt+0x108>
  401d88:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401d8c:	add	x0, x0, #0x948
  401d90:	bl	404068 <ferror@plt+0x26c8>
  401d94:	and	w0, w0, #0xff
  401d98:	and	w21, w21, w0
  401d9c:	b	401aa8 <ferror@plt+0x108>
  401da0:	adrp	x0, 40b000 <ferror@plt+0x9660>
  401da4:	add	x0, x0, #0x988
  401da8:	bl	404068 <ferror@plt+0x26c8>
  401dac:	and	w0, w0, #0xff
  401db0:	and	w21, w21, w0
  401db4:	b	401aa8 <ferror@plt+0x108>
  401db8:	adrp	x25, 41f000 <ferror@plt+0x1d660>
  401dbc:	ldr	x0, [x25, #640]
  401dc0:	ldrb	w0, [x0]
  401dc4:	cmp	w0, #0x6f
  401dc8:	b.eq	401f64 <ferror@plt+0x5c4>  // b.none
  401dcc:	b.hi	401df8 <ferror@plt+0x458>  // b.pmore
  401dd0:	cmp	w0, #0x64
  401dd4:	b.eq	401f4c <ferror@plt+0x5ac>  // b.none
  401dd8:	cmp	w0, #0x6e
  401ddc:	b.ne	4029dc <ferror@plt+0x103c>  // b.any
  401de0:	adrp	x0, 402000 <ferror@plt+0x660>
  401de4:	mov	w25, #0x1                   	// #1
  401de8:	add	x0, x0, #0xb40
  401dec:	str	wzr, [x19]
  401df0:	str	x0, [x19, #80]
  401df4:	b	401aa8 <ferror@plt+0x108>
  401df8:	cmp	w0, #0x78
  401dfc:	b.ne	4029dc <ferror@plt+0x103c>  // b.any
  401e00:	mov	w0, #0x10                  	// #16
  401e04:	mov	w1, #0x6                   	// #6
  401e08:	mov	w25, #0x1                   	// #1
  401e0c:	stp	w1, w0, [x19]
  401e10:	str	x26, [x19, #80]
  401e14:	b	401aa8 <ferror@plt+0x108>
  401e18:	cmn	w0, #0x3
  401e1c:	b.ne	401e58 <ferror@plt+0x4b8>  // b.any
  401e20:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  401e24:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  401e28:	adrp	x4, 40b000 <ferror@plt+0x9660>
  401e2c:	adrp	x2, 40b000 <ferror@plt+0x9660>
  401e30:	ldr	x3, [x1, #512]
  401e34:	add	x4, x4, #0x9a0
  401e38:	ldr	x0, [x0, #656]
  401e3c:	add	x2, x2, #0x7f8
  401e40:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401e44:	add	x1, x1, #0xa18
  401e48:	mov	x5, #0x0                   	// #0
  401e4c:	bl	409230 <ferror@plt+0x7890>
  401e50:	mov	w0, #0x0                   	// #0
  401e54:	bl	401640 <exit@plt>
  401e58:	cmn	w0, #0x2
  401e5c:	b.ne	401f44 <ferror@plt+0x5a4>  // b.any
  401e60:	mov	w0, #0x0                   	// #0
  401e64:	bl	4049b8 <ferror@plt+0x3018>
  401e68:	mov	w25, #0x1                   	// #1
  401e6c:	mov	x0, #0x20                  	// #32
  401e70:	str	w25, [sp, #104]
  401e74:	str	x0, [sp, #112]
  401e78:	b	401aa8 <ferror@plt+0x108>
  401e7c:	mov	x0, #0x3                   	// #3
  401e80:	str	x0, [x19, #240]
  401e84:	b	401cd8 <ferror@plt+0x338>
  401e88:	strb	wzr, [x19, #8]
  401e8c:	b	401aa8 <ferror@plt+0x108>
  401e90:	cbz	w21, 402384 <ferror@plt+0x9e4>
  401e94:	ldrb	w0, [x19, #42]
  401e98:	cbz	w0, 401ea4 <ferror@plt+0x504>
  401e9c:	ldr	x0, [x19, #64]
  401ea0:	cbnz	x0, 402994 <ferror@plt+0xff4>
  401ea4:	adrp	x22, 41f000 <ferror@plt+0x1d660>
  401ea8:	ldrb	w1, [x19, #248]
  401eac:	ldr	w0, [x22, #648]
  401eb0:	sub	w24, w24, w0
  401eb4:	cbnz	w25, 401f6c <ferror@plt+0x5cc>
  401eb8:	cmp	w24, #0x2
  401ebc:	b.eq	402714 <ferror@plt+0xd74>  // b.none
  401ec0:	cmp	w24, #0x3
  401ec4:	b.eq	4023e8 <ferror@plt+0xa48>  // b.none
  401ec8:	cmp	w24, #0x1
  401ecc:	b.eq	4026f8 <ferror@plt+0xd58>  // b.none
  401ed0:	cbz	w1, 401fac <ferror@plt+0x60c>
  401ed4:	cmp	w24, #0x1
  401ed8:	b.le	401fac <ferror@plt+0x60c>
  401edc:	mov	w2, #0x5                   	// #5
  401ee0:	adrp	x1, 40b000 <ferror@plt+0x9660>
  401ee4:	mov	x0, #0x0                   	// #0
  401ee8:	add	x1, x1, #0x9e0
  401eec:	bl	401920 <dcgettext@plt>
  401ef0:	mov	x19, x0
  401ef4:	ldrsw	x1, [x22, #648]
  401ef8:	add	x1, x1, #0x1
  401efc:	ldr	x0, [x23, x1, lsl #3]
  401f00:	bl	408a58 <ferror@plt+0x70b8>
  401f04:	mov	x3, x0
  401f08:	mov	x2, x19
  401f0c:	mov	w1, #0x0                   	// #0
  401f10:	mov	w0, #0x0                   	// #0
  401f14:	bl	401650 <error@plt>
  401f18:	mov	w2, #0x5                   	// #5
  401f1c:	adrp	x1, 40b000 <ferror@plt+0x9660>
  401f20:	mov	x0, #0x0                   	// #0
  401f24:	add	x1, x1, #0x9f8
  401f28:	bl	401920 <dcgettext@plt>
  401f2c:	mov	x3, x0
  401f30:	adrp	x2, 40c000 <ferror@plt+0xa660>
  401f34:	mov	w1, #0x0                   	// #0
  401f38:	add	x2, x2, #0x1a8
  401f3c:	mov	w0, #0x0                   	// #0
  401f40:	bl	401650 <error@plt>
  401f44:	mov	w0, #0x1                   	// #1
  401f48:	bl	4049b8 <ferror@plt+0x3018>
  401f4c:	mov	w0, #0xa                   	// #10
  401f50:	mov	w1, #0x7                   	// #7
  401f54:	mov	w25, #0x1                   	// #1
  401f58:	stp	w1, w0, [x19]
  401f5c:	str	x26, [x19, #80]
  401f60:	b	401aa8 <ferror@plt+0x108>
  401f64:	mov	w0, #0x8                   	// #8
  401f68:	b	401f50 <ferror@plt+0x5b0>
  401f6c:	cbz	w1, 401fac <ferror@plt+0x60c>
  401f70:	cmp	w24, #0x2
  401f74:	b.eq	402414 <ferror@plt+0xa74>  // b.none
  401f78:	cmp	w24, #0x3
  401f7c:	b.eq	4023ec <ferror@plt+0xa4c>  // b.none
  401f80:	cmp	w24, #0x1
  401f84:	b.ne	401ed4 <ferror@plt+0x534>  // b.any
  401f88:	ldr	x0, [x23, w0, sxtw #3]
  401f8c:	add	x1, sp, #0x88
  401f90:	bl	402c58 <ferror@plt+0x12b8>
  401f94:	tst	w0, #0xff
  401f98:	b.eq	40270c <ferror@plt+0xd6c>  // b.none
  401f9c:	add	x23, x23, #0x8
  401fa0:	mov	w24, #0x0                   	// #0
  401fa4:	ldr	x0, [sp, #136]
  401fa8:	str	x0, [x19, #224]
  401fac:	ldrb	w0, [x19, #249]
  401fb0:	cbz	w0, 401fd4 <ferror@plt+0x634>
  401fb4:	ldr	x1, [x19, #80]
  401fb8:	adrp	x0, 402000 <ferror@plt+0x660>
  401fbc:	add	x0, x0, #0xb40
  401fc0:	cmp	x1, x0
  401fc4:	b.eq	402690 <ferror@plt+0xcf0>  // b.none
  401fc8:	adrp	x0, 404000 <ferror@plt+0x2660>
  401fcc:	add	x0, x0, #0x908
  401fd0:	str	x0, [x19, #80]
  401fd4:	ldrb	w0, [x19, #41]
  401fd8:	cbz	w0, 401fec <ferror@plt+0x64c>
  401fdc:	ldp	x0, x1, [x19, #224]
  401fe0:	adds	x0, x0, x1
  401fe4:	str	x0, [x19, #256]
  401fe8:	b.cs	40293c <ferror@plt+0xf9c>  // b.hs, b.nlast
  401fec:	ldr	x0, [x19, #64]
  401ff0:	cbz	x0, 402394 <ferror@plt+0x9f4>
  401ff4:	cmp	w24, #0x0
  401ff8:	b.le	40238c <ferror@plt+0x9ec>
  401ffc:	ldrsw	x0, [x22, #648]
  402000:	add	x23, x23, x0, lsl #3
  402004:	str	x23, [x19, #32]
  402008:	bl	4039c8 <ferror@plt+0x2028>
  40200c:	ldr	x1, [x19, #16]
  402010:	and	w23, w0, #0xff
  402014:	cbz	x1, 402318 <ferror@plt+0x978>
  402018:	ldr	x0, [x19, #224]
  40201c:	bl	403b00 <ferror@plt+0x2160>
  402020:	and	w23, w23, w0
  402024:	ldr	x1, [x19, #16]
  402028:	cbz	x1, 402318 <ferror@plt+0x978>
  40202c:	ldrb	w0, [x19, #249]
  402030:	cbz	w0, 4023a4 <ferror@plt+0xa04>
  402034:	ldr	x1, [sp, #120]
  402038:	ldr	x0, [x19, #224]
  40203c:	sub	x0, x1, x0
  402040:	ldr	x7, [x19, #64]
  402044:	str	x0, [x19, #216]
  402048:	cbz	x7, 4023c4 <ferror@plt+0xa24>
  40204c:	ldr	x6, [x19, #72]
  402050:	mov	x0, #0x28                  	// #40
  402054:	add	x8, x20, #0x90
  402058:	mov	w4, #0x1                   	// #1
  40205c:	madd	x7, x7, x0, x6
  402060:	ldr	w0, [x6, #4]
  402064:	sxtw	x4, w4
  402068:	mov	x1, x4
  40206c:	ldrsw	x5, [x8, x0, lsl #2]
  402070:	mov	x0, x5
  402074:	nop
  402078:	udiv	x3, x1, x0
  40207c:	mov	x2, x0
  402080:	msub	x0, x3, x0, x1
  402084:	mov	x1, x2
  402088:	cbnz	x0, 402078 <ferror@plt+0x6d8>
  40208c:	udiv	x1, x5, x2
  402090:	add	x6, x6, #0x28
  402094:	cmp	x7, x6
  402098:	mul	w4, w1, w4
  40209c:	b.ne	402060 <ferror@plt+0x6c0>  // b.any
  4020a0:	ldr	w0, [sp, #104]
  4020a4:	cbz	w0, 4023ac <ferror@plt+0xa0c>
  4020a8:	ldr	x1, [sp, #112]
  4020ac:	sxtw	x22, w4
  4020b0:	cbz	x1, 4020c0 <ferror@plt+0x720>
  4020b4:	udiv	x0, x1, x22
  4020b8:	msub	x0, x0, x22, x1
  4020bc:	cbz	x0, 40273c <ferror@plt+0xd9c>
  4020c0:	mov	w2, #0x5                   	// #5
  4020c4:	adrp	x1, 40b000 <ferror@plt+0x9660>
  4020c8:	mov	x0, #0x0                   	// #0
  4020cc:	add	x1, x1, #0xa58
  4020d0:	str	w4, [sp, #104]
  4020d4:	bl	401920 <dcgettext@plt>
  4020d8:	ldr	w4, [sp, #104]
  4020dc:	mov	x2, x0
  4020e0:	ldr	x3, [sp, #112]
  4020e4:	mov	w1, #0x0                   	// #0
  4020e8:	mov	w0, #0x0                   	// #0
  4020ec:	bl	401650 <error@plt>
  4020f0:	str	x22, [x19, #48]
  4020f4:	ldr	x4, [x19, #64]
  4020f8:	cbz	x4, 40216c <ferror@plt+0x7cc>
  4020fc:	ldr	x1, [x19, #72]
  402100:	mov	x0, #0x28                  	// #40
  402104:	ldr	x5, [x19, #48]
  402108:	add	x7, x20, #0x90
  40210c:	madd	x4, x4, x0, x1
  402110:	mov	x2, x1
  402114:	mov	x3, #0x0                   	// #0
  402118:	ldr	w0, [x2, #4]
  40211c:	add	x2, x2, #0x28
  402120:	ldur	w6, [x2, #-12]
  402124:	ldrsw	x0, [x7, x0, lsl #2]
  402128:	udiv	x0, x5, x0
  40212c:	madd	w0, w6, w0, w0
  402130:	sxtw	x0, w0
  402134:	cmp	x3, x0
  402138:	csel	x3, x3, x0, cs  // cs = hs, nlast
  40213c:	cmp	x4, x2
  402140:	b.ne	402118 <ferror@plt+0x778>  // b.any
  402144:	add	x6, x20, #0x90
  402148:	ldr	w2, [x1, #4]
  40214c:	add	x1, x1, #0x28
  402150:	ldur	w0, [x1, #-12]
  402154:	ldrsw	x2, [x6, x2, lsl #2]
  402158:	udiv	x2, x5, x2
  40215c:	msub	w0, w0, w2, w3
  402160:	stur	w0, [x1, #-8]
  402164:	cmp	x1, x4
  402168:	b.ne	402148 <ferror@plt+0x7a8>  // b.any
  40216c:	ldrb	w25, [x19, #42]
  402170:	cbz	w25, 4024c0 <ferror@plt+0xb20>
  402174:	ldr	x0, [x19, #240]
  402178:	mov	x1, #0x64                  	// #100
  40217c:	adrp	x28, 40a000 <ferror@plt+0x8660>
  402180:	mov	w22, w25
  402184:	cmp	x0, x1
  402188:	add	x28, x28, #0x7a0
  40218c:	csel	x0, x0, x1, cs  // cs = hs, nlast
  402190:	str	x0, [sp, #144]
  402194:	bl	409598 <ferror@plt+0x7bf8>
  402198:	mov	x26, x0
  40219c:	ldr	x21, [x19, #224]
  4021a0:	ldrb	w0, [x19, #41]
  4021a4:	ldr	x24, [x19, #240]
  4021a8:	cbz	w0, 4021c4 <ferror@plt+0x824>
  4021ac:	ldr	x0, [x19, #256]
  4021b0:	cmp	x0, x24
  4021b4:	b.cc	4022f8 <ferror@plt+0x958>  // b.lo, b.ul, b.last
  4021b8:	sub	x0, x0, x24
  4021bc:	cmp	x0, x21
  4021c0:	b.ls	4022f8 <ferror@plt+0x958>  // b.plast
  4021c4:	cbz	x24, 402254 <ferror@plt+0x8b4>
  4021c8:	add	x27, x21, #0x1
  4021cc:	mov	x24, #0x0                   	// #0
  4021d0:	ldr	x0, [x19, #16]
  4021d4:	mov	w21, w25
  4021d8:	cbnz	x0, 402210 <ferror@plt+0x870>
  4021dc:	b	402684 <ferror@plt+0xce4>
  4021e0:	bl	401980 <__errno_location@plt>
  4021e4:	ldr	w0, [x0]
  4021e8:	bl	403850 <ferror@plt+0x1eb0>
  4021ec:	and	w20, w0, #0xff
  4021f0:	bl	4039c8 <ferror@plt+0x2028>
  4021f4:	and	w1, w0, #0xff
  4021f8:	ldr	x0, [x19, #16]
  4021fc:	cmp	w20, #0x0
  402200:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402204:	cset	w1, ne  // ne = any
  402208:	and	w21, w21, w1
  40220c:	cbz	x0, 402684 <ferror@plt+0xce4>
  402210:	bl	401750 <fgetc@plt>
  402214:	mov	w20, w0
  402218:	cmn	w0, #0x1
  40221c:	b.eq	4021e0 <ferror@plt+0x840>  // b.none
  402220:	and	w22, w21, w22
  402224:	add	x21, x27, x24
  402228:	and	w22, w22, #0xff
  40222c:	tbnz	w0, #31, 4025b0 <ferror@plt+0xc10>
  402230:	bl	401880 <__ctype_b_loc@plt>
  402234:	ldr	x0, [x0]
  402238:	ldr	x1, [x19, #240]
  40223c:	ldrh	w0, [x0, w20, sxtw #1]
  402240:	tbz	w0, #14, 4021a0 <ferror@plt+0x800>
  402244:	strb	w20, [x26, x24]
  402248:	add	x24, x24, #0x1
  40224c:	cmp	x24, x1
  402250:	b.cc	4021d0 <ferror@plt+0x830>  // b.lo, b.ul, b.last
  402254:	ldrb	w0, [x19, #41]
  402258:	cbz	w0, 402268 <ferror@plt+0x8c8>
  40225c:	ldr	x0, [x19, #256]
  402260:	cmp	x21, x0
  402264:	b.cs	402748 <ferror@plt+0xda8>  // b.hs, b.nlast
  402268:	ldr	x0, [sp, #144]
  40226c:	cmp	x0, x24
  402270:	b.eq	4024ac <ferror@plt+0xb0c>  // b.none
  402274:	ldr	x0, [x19, #16]
  402278:	mov	w27, w25
  40227c:	cbnz	x0, 4022b4 <ferror@plt+0x914>
  402280:	b	4025a8 <ferror@plt+0xc08>
  402284:	bl	401980 <__errno_location@plt>
  402288:	ldr	w0, [x0]
  40228c:	bl	403850 <ferror@plt+0x1eb0>
  402290:	and	w20, w0, #0xff
  402294:	bl	4039c8 <ferror@plt+0x2028>
  402298:	and	w1, w0, #0xff
  40229c:	ldr	x0, [x19, #16]
  4022a0:	cmp	w20, #0x0
  4022a4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4022a8:	cset	w1, ne  // ne = any
  4022ac:	and	w27, w27, w1
  4022b0:	cbz	x0, 4025a8 <ferror@plt+0xc08>
  4022b4:	bl	401750 <fgetc@plt>
  4022b8:	mov	w20, w0
  4022bc:	cmn	w0, #0x1
  4022c0:	b.eq	402284 <ferror@plt+0x8e4>  // b.none
  4022c4:	and	w22, w27, w22
  4022c8:	add	x21, x21, #0x1
  4022cc:	and	w22, w22, #0xff
  4022d0:	cmp	w0, #0x0
  4022d4:	b.lt	4025b0 <ferror@plt+0xc10>  // b.tstop
  4022d8:	b.eq	402748 <ferror@plt+0xda8>  // b.none
  4022dc:	bl	401880 <__ctype_b_loc@plt>
  4022e0:	ldr	x0, [x0]
  4022e4:	ldrh	w0, [x0, w20, sxtw #1]
  4022e8:	tbz	w0, #14, 4021a0 <ferror@plt+0x800>
  4022ec:	strb	w20, [x26, x24]
  4022f0:	add	x24, x24, #0x1
  4022f4:	b	402254 <ferror@plt+0x8b4>
  4022f8:	mov	x0, x26
  4022fc:	bl	4018c0 <free@plt>
  402300:	mov	w0, #0x0                   	// #0
  402304:	bl	403850 <ferror@plt+0x1eb0>
  402308:	and	w0, w0, #0xff
  40230c:	and	w22, w0, w22
  402310:	and	w23, w23, w22
  402314:	and	w23, w23, #0x1
  402318:	ldrb	w0, [x19, #40]
  40231c:	cbnz	w0, 402340 <ferror@plt+0x9a0>
  402320:	eor	w0, w23, #0x1
  402324:	ldp	x19, x20, [sp, #16]
  402328:	ldp	x21, x22, [sp, #32]
  40232c:	ldp	x23, x24, [sp, #48]
  402330:	ldp	x25, x26, [sp, #64]
  402334:	ldp	x27, x28, [sp, #80]
  402338:	ldp	x29, x30, [sp], #160
  40233c:	ret
  402340:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  402344:	ldr	x0, [x0, #664]
  402348:	bl	40a048 <ferror@plt+0x86a8>
  40234c:	cmn	w0, #0x1
  402350:	b.ne	402320 <ferror@plt+0x980>  // b.any
  402354:	bl	401980 <__errno_location@plt>
  402358:	mov	x3, x0
  40235c:	mov	w2, #0x5                   	// #5
  402360:	adrp	x1, 40a000 <ferror@plt+0x8660>
  402364:	mov	x0, #0x0                   	// #0
  402368:	add	x1, x1, #0x7f8
  40236c:	ldr	w19, [x3]
  402370:	bl	401920 <dcgettext@plt>
  402374:	mov	x2, x0
  402378:	mov	w0, #0x1                   	// #1
  40237c:	mov	w1, w19
  402380:	bl	401650 <error@plt>
  402384:	mov	w0, #0x1                   	// #1
  402388:	b	402324 <ferror@plt+0x984>
  40238c:	add	x23, x20, #0x2a0
  402390:	b	402004 <ferror@plt+0x664>
  402394:	adrp	x0, 40b000 <ferror@plt+0x9660>
  402398:	add	x0, x0, #0xa50
  40239c:	bl	404068 <ferror@plt+0x26c8>
  4023a0:	b	401ff4 <ferror@plt+0x654>
  4023a4:	mov	x0, #0x0                   	// #0
  4023a8:	b	402040 <ferror@plt+0x6a0>
  4023ac:	cmp	w4, #0xf
  4023b0:	b.le	4023d0 <ferror@plt+0xa30>
  4023b4:	sxtw	x4, w4
  4023b8:	str	x4, [x19, #48]
  4023bc:	ldr	x4, [x19, #64]
  4023c0:	b	4020fc <ferror@plt+0x75c>
  4023c4:	ldr	w0, [sp, #104]
  4023c8:	cbnz	w0, 4028d0 <ferror@plt+0xf30>
  4023cc:	mov	w4, #0x1                   	// #1
  4023d0:	mov	w0, #0x10                  	// #16
  4023d4:	sdiv	w0, w0, w4
  4023d8:	mul	w0, w0, w4
  4023dc:	sxtw	x0, w0
  4023e0:	str	x0, [x19, #48]
  4023e4:	b	4020f4 <ferror@plt+0x754>
  4023e8:	cbz	w1, 401fac <ferror@plt+0x60c>
  4023ec:	add	x0, x23, w0, sxtw #3
  4023f0:	add	x1, sp, #0x88
  4023f4:	ldr	x0, [x0, #8]
  4023f8:	bl	402c58 <ferror@plt+0x12b8>
  4023fc:	tst	w0, #0xff
  402400:	b.ne	40245c <ferror@plt+0xabc>  // b.any
  402404:	mov	w24, #0x3                   	// #3
  402408:	ldrb	w0, [x19, #248]
  40240c:	cbz	w0, 401fac <ferror@plt+0x60c>
  402410:	b	401edc <ferror@plt+0x53c>
  402414:	add	x0, x23, w0, sxtw #3
  402418:	ldr	x0, [x0, #8]
  40241c:	add	x1, sp, #0x90
  402420:	bl	402c58 <ferror@plt+0x12b8>
  402424:	tst	w0, #0xff
  402428:	b.eq	4028b8 <ferror@plt+0xf18>  // b.none
  40242c:	ldrb	w0, [x19, #248]
  402430:	cbnz	w0, 4028e4 <ferror@plt+0xf44>
  402434:	ldrsw	x0, [x22, #648]
  402438:	mov	w24, #0x1                   	// #1
  40243c:	ldr	x1, [sp, #144]
  402440:	str	x1, [x19, #224]
  402444:	lsl	x0, x0, #3
  402448:	add	x1, x23, x0
  40244c:	ldr	x0, [x23, x0]
  402450:	add	x23, x23, #0x8
  402454:	str	x0, [x1, #8]
  402458:	b	401fac <ferror@plt+0x60c>
  40245c:	ldrsw	x0, [x22, #648]
  402460:	add	x1, sp, #0x90
  402464:	add	x0, x0, #0x2
  402468:	ldr	x0, [x23, x0, lsl #3]
  40246c:	bl	402c58 <ferror@plt+0x12b8>
  402470:	tst	w0, #0xff
  402474:	b.eq	402404 <ferror@plt+0xa64>  // b.none
  402478:	ldrsw	x0, [x22, #648]
  40247c:	mov	w2, #0x1                   	// #1
  402480:	strb	w2, [x19, #249]
  402484:	mov	w24, #0x1                   	// #1
  402488:	ldp	x1, x2, [sp, #136]
  40248c:	lsl	x0, x0, #3
  402490:	str	x1, [x19, #224]
  402494:	add	x1, x23, x0
  402498:	str	x2, [sp, #120]
  40249c:	ldr	x0, [x23, x0]
  4024a0:	add	x23, x23, #0x10
  4024a4:	str	x0, [x1, #16]
  4024a8:	b	401fac <ferror@plt+0x60c>
  4024ac:	mov	x0, x26
  4024b0:	add	x1, sp, #0x90
  4024b4:	bl	409618 <ferror@plt+0x7c78>
  4024b8:	mov	x26, x0
  4024bc:	b	402274 <ferror@plt+0x8d4>
  4024c0:	ldr	x1, [x19, #48]
  4024c4:	cmp	x1, #0x0
  4024c8:	cset	x2, lt  // lt = tstop
  4024cc:	lsl	x0, x1, #1
  4024d0:	tbnz	x1, #62, 402990 <ferror@plt+0xff0>
  4024d4:	cbnz	x2, 402990 <ferror@plt+0xff0>
  4024d8:	bl	409598 <ferror@plt+0x7bf8>
  4024dc:	ldrb	w27, [x19, #41]
  4024e0:	ldr	x1, [x19, #48]
  4024e4:	str	x0, [sp, #112]
  4024e8:	ldr	x26, [x19, #224]
  4024ec:	add	x1, x0, x1
  4024f0:	stp	x0, x1, [sp, #144]
  4024f4:	cbz	w27, 4025bc <ferror@plt+0xc1c>
  4024f8:	add	x21, sp, #0x90
  4024fc:	b	402564 <ferror@plt+0xbc4>
  402500:	ldr	x2, [x19, #48]
  402504:	sub	x0, x1, x26
  402508:	ldr	x3, [x21, w25, sxtw #3]
  40250c:	cmp	x0, x2
  402510:	csel	x0, x0, x2, ls  // ls = plast
  402514:	add	x2, sp, #0x88
  402518:	mov	x1, x3
  40251c:	str	x3, [sp, #104]
  402520:	bl	404818 <ferror@plt+0x2e78>
  402524:	and	w27, w27, w0
  402528:	ldr	x0, [x19, #48]
  40252c:	sxtw	x24, w25
  402530:	ldr	x28, [sp, #136]
  402534:	mov	x22, x21
  402538:	cmp	x28, x0
  40253c:	b.cc	402624 <ferror@plt+0xc84>  // b.lo, b.ul, b.last
  402540:	ldr	x3, [sp, #104]
  402544:	b.ne	402974 <ferror@plt+0xfd4>  // b.any
  402548:	eor	w25, w25, #0x1
  40254c:	mov	x0, x26
  402550:	mov	x1, x28
  402554:	ldr	x2, [x21, w25, sxtw #3]
  402558:	bl	403d08 <ferror@plt+0x2368>
  40255c:	ldr	x0, [sp, #136]
  402560:	add	x26, x26, x0
  402564:	ldr	x1, [x19, #256]
  402568:	cmp	x1, x26
  40256c:	b.hi	402500 <ferror@plt+0xb60>  // b.pmore
  402570:	str	xzr, [sp, #136]
  402574:	ldr	x2, [x19, #80]
  402578:	mov	x0, x26
  40257c:	mov	w1, #0xa                   	// #10
  402580:	blr	x2
  402584:	ldrb	w0, [x19, #41]
  402588:	cbz	w0, 402598 <ferror@plt+0xbf8>
  40258c:	ldr	x0, [x19, #256]
  402590:	cmp	x26, x0
  402594:	b.cs	4028c0 <ferror@plt+0xf20>  // b.hs, b.nlast
  402598:	ldr	x0, [sp, #112]
  40259c:	mov	w22, w27
  4025a0:	bl	4018c0 <free@plt>
  4025a4:	b	402310 <ferror@plt+0x970>
  4025a8:	and	w22, w27, w22
  4025ac:	and	w22, w22, #0xff
  4025b0:	mov	x0, x26
  4025b4:	bl	4018c0 <free@plt>
  4025b8:	b	402310 <ferror@plt+0x970>
  4025bc:	add	x22, sp, #0x90
  4025c0:	mov	x24, #0x0                   	// #0
  4025c4:	b	4025f4 <ferror@plt+0xc54>
  4025c8:	ldr	x3, [sp, #104]
  4025cc:	b.ne	4029a4 <ferror@plt+0x1004>  // b.any
  4025d0:	eor	w25, w25, #0x1
  4025d4:	mov	x0, x26
  4025d8:	mov	x1, x28
  4025dc:	mov	w21, w27
  4025e0:	sxtw	x24, w25
  4025e4:	ldr	x2, [x22, w25, sxtw #3]
  4025e8:	bl	403d08 <ferror@plt+0x2368>
  4025ec:	ldr	x0, [sp, #136]
  4025f0:	add	x26, x26, x0
  4025f4:	ldr	x3, [x22, x24, lsl #3]
  4025f8:	add	x2, sp, #0x88
  4025fc:	ldr	x0, [x19, #48]
  402600:	mov	x1, x3
  402604:	str	x3, [sp, #104]
  402608:	bl	404818 <ferror@plt+0x2e78>
  40260c:	and	w27, w0, #0xff
  402610:	ldr	x0, [x19, #48]
  402614:	and	w27, w27, w21
  402618:	ldr	x28, [sp, #136]
  40261c:	cmp	x28, x0
  402620:	b.cs	4025c8 <ferror@plt+0xc28>  // b.hs, b.nlast
  402624:	cbz	x28, 402574 <ferror@plt+0xbd4>
  402628:	ldp	x8, x9, [x19, #64]
  40262c:	add	x20, x20, #0x90
  402630:	mov	x7, #0x0                   	// #0
  402634:	mov	w5, #0x1                   	// #1
  402638:	mov	x10, #0x28                  	// #40
  40263c:	add	x9, x9, #0x4
  402640:	sxtw	x5, w5
  402644:	cmp	x7, x8
  402648:	b.eq	4026b0 <ferror@plt+0xd10>  // b.none
  40264c:	mul	x0, x7, x10
  402650:	mov	x1, x5
  402654:	ldr	w0, [x9, x0]
  402658:	ldrsw	x6, [x20, x0, lsl #2]
  40265c:	mov	x0, x6
  402660:	udiv	x3, x1, x0
  402664:	mov	x2, x0
  402668:	msub	x0, x3, x0, x1
  40266c:	mov	x1, x2
  402670:	cbnz	x0, 402660 <ferror@plt+0xcc0>
  402674:	udiv	x1, x6, x2
  402678:	add	x7, x7, #0x1
  40267c:	mul	w5, w1, w5
  402680:	b	402640 <ferror@plt+0xca0>
  402684:	and	w22, w22, w21
  402688:	and	w22, w22, #0xff
  40268c:	b	4025b0 <ferror@plt+0xc10>
  402690:	adrp	x0, 403000 <ferror@plt+0x1660>
  402694:	mov	w1, #0x8                   	// #8
  402698:	add	x0, x0, #0xfd0
  40269c:	mov	w2, #0x7                   	// #7
  4026a0:	str	w2, [x28, #688]
  4026a4:	str	w1, [x19, #4]
  4026a8:	str	x0, [x19, #80]
  4026ac:	b	401fd4 <ferror@plt+0x634>
  4026b0:	sub	x2, x28, #0x1
  4026b4:	eor	w25, w25, #0x1
  4026b8:	add	x2, x2, x5
  4026bc:	mov	w1, #0x0                   	// #0
  4026c0:	ldr	x20, [x22, x24, lsl #3]
  4026c4:	udiv	x2, x2, x5
  4026c8:	add	x0, x20, x28
  4026cc:	mul	x2, x2, x5
  4026d0:	sub	x2, x2, x28
  4026d4:	bl	401770 <memset@plt>
  4026d8:	ldr	x2, [x22, w25, sxtw #3]
  4026dc:	mov	x0, x26
  4026e0:	mov	x3, x20
  4026e4:	mov	x1, x28
  4026e8:	bl	403d08 <ferror@plt+0x2368>
  4026ec:	ldr	x0, [sp, #136]
  4026f0:	add	x26, x26, x0
  4026f4:	b	402574 <ferror@plt+0xbd4>
  4026f8:	ldr	x0, [x23, w0, sxtw #3]
  4026fc:	cbnz	w1, 401f8c <ferror@plt+0x5ec>
  402700:	ldrb	w1, [x0]
  402704:	cmp	w1, #0x2b
  402708:	b.eq	401f8c <ferror@plt+0x5ec>  // b.none
  40270c:	mov	w24, #0x1                   	// #1
  402710:	b	401fac <ferror@plt+0x60c>
  402714:	add	x0, x23, w0, sxtw #3
  402718:	ldr	x0, [x0, #8]
  40271c:	cbnz	w1, 40241c <ferror@plt+0xa7c>
  402720:	ldrb	w1, [x0]
  402724:	cmp	w1, #0x2b
  402728:	b.eq	40241c <ferror@plt+0xa7c>  // b.none
  40272c:	sub	w1, w1, #0x30
  402730:	cmp	w1, #0x9
  402734:	b.hi	401fac <ferror@plt+0x60c>  // b.pmore
  402738:	b	40241c <ferror@plt+0xa7c>
  40273c:	ldr	x0, [sp, #112]
  402740:	str	x0, [x19, #48]
  402744:	b	4020f4 <ferror@plt+0x754>
  402748:	ldr	x2, [x19, #80]
  40274c:	strb	wzr, [x26, x24]
  402750:	mvn	x0, x24
  402754:	adrp	x20, 41f000 <ferror@plt+0x1d660>
  402758:	adrp	x24, 40a000 <ferror@plt+0x8660>
  40275c:	add	x0, x0, x21
  402760:	mov	x27, x26
  402764:	add	x20, x20, #0x290
  402768:	add	x24, x24, #0x7b8
  40276c:	mov	w1, #0x20                  	// #32
  402770:	blr	x2
  402774:	ldrb	w1, [x27]
  402778:	ldr	x3, [x20]
  40277c:	cbz	w1, 402860 <ferror@plt+0xec0>
  402780:	cmp	w1, #0xa
  402784:	b.eq	402880 <ferror@plt+0xee0>  // b.none
  402788:	b.hi	4027dc <ferror@plt+0xe3c>  // b.pmore
  40278c:	cmp	w1, #0x8
  402790:	b.eq	402844 <ferror@plt+0xea4>  // b.none
  402794:	cmp	w1, #0x9
  402798:	b.ne	4027b8 <ferror@plt+0xe18>  // b.any
  40279c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4027a0:	mov	x2, #0x2                   	// #2
  4027a4:	add	x0, x0, #0x7b0
  4027a8:	mov	x1, #0x1                   	// #1
  4027ac:	add	x27, x27, #0x1
  4027b0:	bl	401610 <fwrite_unlocked@plt>
  4027b4:	b	402774 <ferror@plt+0xdd4>
  4027b8:	cmp	w1, #0x7
  4027bc:	b.ne	402898 <ferror@plt+0xef8>  // b.any
  4027c0:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4027c4:	mov	x2, #0x2                   	// #2
  4027c8:	add	x0, x0, #0x7a8
  4027cc:	mov	x1, #0x1                   	// #1
  4027d0:	add	x27, x27, #0x1
  4027d4:	bl	401610 <fwrite_unlocked@plt>
  4027d8:	b	402774 <ferror@plt+0xdd4>
  4027dc:	cmp	w1, #0xc
  4027e0:	b.eq	40282c <ferror@plt+0xe8c>  // b.none
  4027e4:	cmp	w1, #0xd
  4027e8:	b.ne	402808 <ferror@plt+0xe68>  // b.any
  4027ec:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4027f0:	mov	x2, #0x2                   	// #2
  4027f4:	add	x0, x0, #0x7c8
  4027f8:	mov	x1, #0x1                   	// #1
  4027fc:	add	x27, x27, #0x1
  402800:	bl	401610 <fwrite_unlocked@plt>
  402804:	b	402774 <ferror@plt+0xdd4>
  402808:	cmp	w1, #0xb
  40280c:	b.ne	402898 <ferror@plt+0xef8>  // b.any
  402810:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402814:	mov	x2, #0x2                   	// #2
  402818:	add	x0, x0, #0x7d0
  40281c:	mov	x1, #0x1                   	// #1
  402820:	add	x27, x27, #0x1
  402824:	bl	401610 <fwrite_unlocked@plt>
  402828:	b	402774 <ferror@plt+0xdd4>
  40282c:	mov	x0, x24
  402830:	mov	x2, #0x2                   	// #2
  402834:	mov	x1, #0x1                   	// #1
  402838:	add	x27, x27, #0x1
  40283c:	bl	401610 <fwrite_unlocked@plt>
  402840:	b	402774 <ferror@plt+0xdd4>
  402844:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402848:	mov	x2, #0x2                   	// #2
  40284c:	add	x0, x0, #0x7c0
  402850:	mov	x1, #0x1                   	// #1
  402854:	add	x27, x27, #0x1
  402858:	bl	401610 <fwrite_unlocked@plt>
  40285c:	b	402774 <ferror@plt+0xdd4>
  402860:	ldp	x0, x1, [x3, #40]
  402864:	cmp	x0, x1
  402868:	b.cs	40292c <ferror@plt+0xf8c>  // b.hs, b.nlast
  40286c:	add	x1, x0, #0x1
  402870:	str	x1, [x3, #40]
  402874:	mov	w1, #0xa                   	// #10
  402878:	strb	w1, [x0]
  40287c:	b	4021a0 <ferror@plt+0x800>
  402880:	mov	x0, x28
  402884:	mov	x2, #0x2                   	// #2
  402888:	mov	x1, #0x1                   	// #1
  40288c:	add	x27, x27, #0x1
  402890:	bl	401610 <fwrite_unlocked@plt>
  402894:	b	402774 <ferror@plt+0xdd4>
  402898:	ldp	x0, x2, [x3, #40]
  40289c:	cmp	x0, x2
  4028a0:	b.cs	40291c <ferror@plt+0xf7c>  // b.hs, b.nlast
  4028a4:	add	x2, x0, #0x1
  4028a8:	str	x2, [x3, #40]
  4028ac:	add	x27, x27, #0x1
  4028b0:	strb	w1, [x0]
  4028b4:	b	402774 <ferror@plt+0xdd4>
  4028b8:	mov	w24, #0x2                   	// #2
  4028bc:	b	402408 <ferror@plt+0xa68>
  4028c0:	mov	w0, #0x0                   	// #0
  4028c4:	bl	403850 <ferror@plt+0x1eb0>
  4028c8:	and	w27, w27, w0
  4028cc:	b	402598 <ferror@plt+0xbf8>
  4028d0:	ldr	x0, [sp, #112]
  4028d4:	cbnz	x0, 40273c <ferror@plt+0xd9c>
  4028d8:	mov	x22, #0x1                   	// #1
  4028dc:	mov	w4, w22
  4028e0:	b	4020c0 <ferror@plt+0x720>
  4028e4:	ldrsw	x0, [x22, #648]
  4028e8:	add	x1, sp, #0x88
  4028ec:	ldr	x0, [x23, x0, lsl #3]
  4028f0:	bl	402c58 <ferror@plt+0x12b8>
  4028f4:	tst	w0, #0xff
  4028f8:	b.eq	402434 <ferror@plt+0xa94>  // b.none
  4028fc:	mov	w0, #0x1                   	// #1
  402900:	strb	w0, [x19, #249]
  402904:	ldp	x1, x0, [sp, #136]
  402908:	add	x23, x23, #0x10
  40290c:	mov	w24, #0x0                   	// #0
  402910:	str	x0, [sp, #120]
  402914:	str	x1, [x19, #224]
  402918:	b	401fac <ferror@plt+0x60c>
  40291c:	mov	x0, x3
  402920:	add	x27, x27, #0x1
  402924:	bl	401800 <__overflow@plt>
  402928:	b	402774 <ferror@plt+0xdd4>
  40292c:	mov	x0, x3
  402930:	mov	w1, #0xa                   	// #10
  402934:	bl	401800 <__overflow@plt>
  402938:	b	4021a0 <ferror@plt+0x800>
  40293c:	adrp	x1, 40b000 <ferror@plt+0x9660>
  402940:	add	x1, x1, #0xa28
  402944:	mov	w2, #0x5                   	// #5
  402948:	mov	x0, #0x0                   	// #0
  40294c:	bl	401920 <dcgettext@plt>
  402950:	mov	w1, #0x0                   	// #0
  402954:	mov	x2, x0
  402958:	mov	w0, #0x1                   	// #1
  40295c:	bl	401650 <error@plt>
  402960:	ldr	w1, [sp, #136]
  402964:	add	x3, x20, #0x2b0
  402968:	ldr	x4, [x25]
  40296c:	mov	w2, #0x6a                  	// #106
  402970:	bl	409af0 <ferror@plt+0x8150>
  402974:	adrp	x1, 40a000 <ferror@plt+0x8660>
  402978:	adrp	x0, 40b000 <ferror@plt+0x9660>
  40297c:	add	x3, x20, #0x488
  402980:	add	x1, x1, #0x888
  402984:	add	x0, x0, #0xa88
  402988:	mov	w2, #0x576                 	// #1398
  40298c:	bl	401970 <__assert_fail@plt>
  402990:	bl	409760 <ferror@plt+0x7dc0>
  402994:	adrp	x1, 40b000 <ferror@plt+0x9660>
  402998:	mov	w2, #0x5                   	// #5
  40299c:	add	x1, x1, #0x9b0
  4029a0:	b	402948 <ferror@plt+0xfa8>
  4029a4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4029a8:	adrp	x0, 40b000 <ferror@plt+0x9660>
  4029ac:	add	x3, x20, #0x488
  4029b0:	add	x1, x1, #0x888
  4029b4:	add	x0, x0, #0xa88
  4029b8:	mov	w2, #0x584                 	// #1412
  4029bc:	bl	401970 <__assert_fail@plt>
  4029c0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4029c4:	adrp	x0, 40b000 <ferror@plt+0x9660>
  4029c8:	add	x3, x20, #0x208
  4029cc:	add	x1, x1, #0x888
  4029d0:	add	x0, x0, #0x910
  4029d4:	mov	w2, #0x3d8                 	// #984
  4029d8:	bl	401970 <__assert_fail@plt>
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	adrp	x1, 40b000 <ferror@plt+0x9660>
  4029e4:	mov	x0, #0x0                   	// #0
  4029e8:	add	x1, x1, #0x8c8
  4029ec:	bl	401920 <dcgettext@plt>
  4029f0:	mov	x2, x0
  4029f4:	ldr	x3, [x25, #640]
  4029f8:	mov	w1, #0x0                   	// #0
  4029fc:	mov	w0, #0x1                   	// #1
  402a00:	ldrb	w3, [x3]
  402a04:	bl	401650 <error@plt>
  402a08:	ldr	w1, [sp, #136]
  402a0c:	add	x3, x20, #0x2b0
  402a10:	ldr	x4, [x25]
  402a14:	mov	w2, #0x53                  	// #83
  402a18:	bl	409af0 <ferror@plt+0x8150>
  402a1c:	ldr	w1, [sp, #136]
  402a20:	add	x3, x20, #0x2b0
  402a24:	ldr	x4, [x25]
  402a28:	mov	w2, #0x77                  	// #119
  402a2c:	bl	409af0 <ferror@plt+0x8150>
  402a30:	mov	x29, #0x0                   	// #0
  402a34:	mov	x30, #0x0                   	// #0
  402a38:	mov	x5, x0
  402a3c:	ldr	x1, [sp]
  402a40:	add	x2, sp, #0x8
  402a44:	mov	x6, sp
  402a48:	movz	x0, #0x0, lsl #48
  402a4c:	movk	x0, #0x0, lsl #32
  402a50:	movk	x0, #0x40, lsl #16
  402a54:	movk	x0, #0x19b0
  402a58:	movz	x3, #0x0, lsl #48
  402a5c:	movk	x3, #0x0, lsl #32
  402a60:	movk	x3, #0x40, lsl #16
  402a64:	movk	x3, #0xa600
  402a68:	movz	x4, #0x0, lsl #48
  402a6c:	movk	x4, #0x0, lsl #32
  402a70:	movk	x4, #0x40, lsl #16
  402a74:	movk	x4, #0xa680
  402a78:	bl	401740 <__libc_start_main@plt>
  402a7c:	bl	4017e0 <abort@plt>
  402a80:	adrp	x0, 41e000 <ferror@plt+0x1c660>
  402a84:	ldr	x0, [x0, #4064]
  402a88:	cbz	x0, 402a90 <ferror@plt+0x10f0>
  402a8c:	b	4017d0 <__gmon_start__@plt>
  402a90:	ret
  402a94:	nop
  402a98:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  402a9c:	add	x0, x0, #0x270
  402aa0:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  402aa4:	add	x1, x1, #0x270
  402aa8:	cmp	x1, x0
  402aac:	b.eq	402ac4 <ferror@plt+0x1124>  // b.none
  402ab0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  402ab4:	ldr	x1, [x1, #1720]
  402ab8:	cbz	x1, 402ac4 <ferror@plt+0x1124>
  402abc:	mov	x16, x1
  402ac0:	br	x16
  402ac4:	ret
  402ac8:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  402acc:	add	x0, x0, #0x270
  402ad0:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  402ad4:	add	x1, x1, #0x270
  402ad8:	sub	x1, x1, x0
  402adc:	lsr	x2, x1, #63
  402ae0:	add	x1, x2, x1, asr #3
  402ae4:	cmp	xzr, x1, asr #1
  402ae8:	asr	x1, x1, #1
  402aec:	b.eq	402b04 <ferror@plt+0x1164>  // b.none
  402af0:	adrp	x2, 40a000 <ferror@plt+0x8660>
  402af4:	ldr	x2, [x2, #1728]
  402af8:	cbz	x2, 402b04 <ferror@plt+0x1164>
  402afc:	mov	x16, x2
  402b00:	br	x16
  402b04:	ret
  402b08:	stp	x29, x30, [sp, #-32]!
  402b0c:	mov	x29, sp
  402b10:	str	x19, [sp, #16]
  402b14:	adrp	x19, 41f000 <ferror@plt+0x1d660>
  402b18:	ldrb	w0, [x19, #680]
  402b1c:	cbnz	w0, 402b2c <ferror@plt+0x118c>
  402b20:	bl	402a98 <ferror@plt+0x10f8>
  402b24:	mov	w0, #0x1                   	// #1
  402b28:	strb	w0, [x19, #680]
  402b2c:	ldr	x19, [sp, #16]
  402b30:	ldp	x29, x30, [sp], #32
  402b34:	ret
  402b38:	b	402ac8 <ferror@plt+0x1128>
  402b3c:	nop
  402b40:	ret
  402b44:	nop
  402b48:	stp	x29, x30, [sp, #-48]!
  402b4c:	adrp	x2, 41f000 <ferror@plt+0x1d660>
  402b50:	add	x3, x2, #0x2b0
  402b54:	mov	x29, sp
  402b58:	ldrsw	x4, [x2, #688]
  402b5c:	add	x2, sp, #0x27
  402b60:	strb	w1, [sp, #39]
  402b64:	ldr	w1, [x3, #4]
  402b68:	sub	x4, x2, x4
  402b6c:	strb	wzr, [sp, #40]
  402b70:	cmp	w1, #0xa
  402b74:	b.eq	402c28 <ferror@plt+0x1288>  // b.none
  402b78:	cmp	w1, #0x10
  402b7c:	b.eq	402be8 <ferror@plt+0x1248>  // b.none
  402b80:	cmp	w1, #0x8
  402b84:	b.eq	402bbc <ferror@plt+0x121c>  // b.none
  402b88:	cmp	x4, x2
  402b8c:	b.cs	402c0c <ferror@plt+0x126c>  // b.hs, b.nlast
  402b90:	sub	x2, x2, x4
  402b94:	mov	x0, x4
  402b98:	mov	w1, #0x30                  	// #48
  402b9c:	bl	401770 <memset@plt>
  402ba0:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  402ba4:	mov	x4, x0
  402ba8:	mov	x0, x4
  402bac:	ldr	x1, [x1, #656]
  402bb0:	bl	401930 <fputs_unlocked@plt>
  402bb4:	ldp	x29, x30, [sp], #48
  402bb8:	ret
  402bbc:	and	w1, w0, #0x7
  402bc0:	lsr	x0, x0, #3
  402bc4:	add	w1, w1, #0x30
  402bc8:	strb	w1, [x2, #-1]!
  402bcc:	cbz	x0, 402b88 <ferror@plt+0x11e8>
  402bd0:	and	w1, w0, #0x7
  402bd4:	lsr	x0, x0, #3
  402bd8:	add	w1, w1, #0x30
  402bdc:	strb	w1, [x2, #-1]!
  402be0:	cbnz	x0, 402bbc <ferror@plt+0x121c>
  402be4:	b	402b88 <ferror@plt+0x11e8>
  402be8:	adrp	x3, 40a000 <ferror@plt+0x8660>
  402bec:	add	x3, x3, #0x758
  402bf0:	and	x1, x0, #0xf
  402bf4:	lsr	x0, x0, #4
  402bf8:	ldrb	w1, [x3, x1]
  402bfc:	strb	w1, [x2, #-1]!
  402c00:	cbnz	x0, 402bf0 <ferror@plt+0x1250>
  402c04:	cmp	x4, x2
  402c08:	b.cc	402b90 <ferror@plt+0x11f0>  // b.lo, b.ul, b.last
  402c0c:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  402c10:	mov	x4, x2
  402c14:	mov	x0, x4
  402c18:	ldr	x1, [x1, #656]
  402c1c:	bl	401930 <fputs_unlocked@plt>
  402c20:	ldp	x29, x30, [sp], #48
  402c24:	ret
  402c28:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  402c2c:	movk	x5, #0xcccd
  402c30:	umulh	x3, x0, x5
  402c34:	cmp	x0, #0x9
  402c38:	lsr	x3, x3, #3
  402c3c:	add	x1, x3, x3, lsl #2
  402c40:	sub	x1, x0, x1, lsl #1
  402c44:	mov	x0, x3
  402c48:	add	w1, w1, #0x30
  402c4c:	strb	w1, [x2, #-1]!
  402c50:	b.hi	402c30 <ferror@plt+0x1290>  // b.pmore
  402c54:	b	402b88 <ferror@plt+0x11e8>
  402c58:	stp	x29, x30, [sp, #-32]!
  402c5c:	mov	x29, sp
  402c60:	stp	x19, x20, [sp, #16]
  402c64:	mov	x19, x0
  402c68:	ldrb	w0, [x0]
  402c6c:	cbz	w0, 402cc4 <ferror@plt+0x1324>
  402c70:	mov	x20, x1
  402c74:	cmp	w0, #0x2b
  402c78:	b.eq	402cbc <ferror@plt+0x131c>  // b.none
  402c7c:	mov	x0, x19
  402c80:	mov	w1, #0x2e                  	// #46
  402c84:	bl	4018e0 <strchr@plt>
  402c88:	cbz	x0, 402ccc <ferror@plt+0x132c>
  402c8c:	mov	w2, #0xa                   	// #10
  402c90:	mov	x3, x20
  402c94:	mov	x0, x19
  402c98:	adrp	x4, 40a000 <ferror@plt+0x8660>
  402c9c:	mov	x1, #0x0                   	// #0
  402ca0:	add	x4, x4, #0x770
  402ca4:	bl	409b90 <ferror@plt+0x81f0>
  402ca8:	cmp	w0, #0x0
  402cac:	cset	w0, eq  // eq = none
  402cb0:	ldp	x19, x20, [sp, #16]
  402cb4:	ldp	x29, x30, [sp], #32
  402cb8:	ret
  402cbc:	add	x19, x19, #0x1
  402cc0:	b	402c7c <ferror@plt+0x12dc>
  402cc4:	mov	w0, #0x0                   	// #0
  402cc8:	b	402cb0 <ferror@plt+0x1310>
  402ccc:	ldrb	w0, [x19]
  402cd0:	cmp	w0, #0x30
  402cd4:	b.eq	402ce0 <ferror@plt+0x1340>  // b.none
  402cd8:	mov	w2, #0x8                   	// #8
  402cdc:	b	402c90 <ferror@plt+0x12f0>
  402ce0:	ldrb	w0, [x19, #1]
  402ce4:	mov	w2, #0x8                   	// #8
  402ce8:	mov	w1, #0x10                  	// #16
  402cec:	and	w0, w0, #0xffffffdf
  402cf0:	and	w0, w0, #0xff
  402cf4:	cmp	w0, #0x58
  402cf8:	csel	w2, w2, w1, ne  // ne = any
  402cfc:	b	402c90 <ferror@plt+0x12f0>
  402d00:	cmp	x0, x1
  402d04:	b.ls	402df4 <ferror@plt+0x1454>  // b.plast
  402d08:	stp	x29, x30, [sp, #-112]!
  402d0c:	sub	x1, x0, x1
  402d10:	mov	x29, sp
  402d14:	stp	x23, x24, [sp, #48]
  402d18:	sxtw	x24, w5
  402d1c:	adrp	x23, 40a000 <ferror@plt+0x8660>
  402d20:	stp	x25, x26, [sp, #64]
  402d24:	sub	x26, x0, #0x1
  402d28:	adrp	x25, 40b000 <ferror@plt+0x9660>
  402d2c:	add	x23, x23, #0x780
  402d30:	add	x25, x25, #0xce0
  402d34:	mul	x26, x26, x24
  402d38:	stp	x19, x20, [sp, #16]
  402d3c:	mov	x20, x0
  402d40:	add	x19, x2, x1
  402d44:	stp	x21, x22, [sp, #32]
  402d48:	adrp	x22, 40a000 <ferror@plt+0x8660>
  402d4c:	mov	w21, w4
  402d50:	add	x22, x22, #0x778
  402d54:	stp	x27, x28, [sp, #80]
  402d58:	mov	x27, x2
  402d5c:	mov	w28, w5
  402d60:	b	402d84 <ferror@plt+0x13e4>
  402d64:	add	x2, x25, x4
  402d68:	sub	w1, w1, w0
  402d6c:	mov	x0, x23
  402d70:	add	w1, w1, w21
  402d74:	bl	4097a8 <ferror@plt+0x7e08>
  402d78:	sub	x26, x26, x24
  402d7c:	cmp	x27, x19
  402d80:	b.eq	402dd8 <ferror@plt+0x1438>  // b.none
  402d84:	udiv	x0, x26, x20
  402d88:	ldrb	w3, [x27], #1
  402d8c:	mov	w1, w28
  402d90:	mov	x2, x22
  402d94:	and	w3, w3, #0x7f
  402d98:	cmp	w3, #0x7f
  402d9c:	mov	w28, w0
  402da0:	b.eq	402d68 <ferror@plt+0x13c8>  // b.none
  402da4:	add	x2, sp, #0x68
  402da8:	ubfiz	x4, x3, #2, #7
  402dac:	cmp	w3, #0x20
  402db0:	b.ls	402d64 <ferror@plt+0x13c4>  // b.plast
  402db4:	sub	w1, w1, w0
  402db8:	mov	x0, x23
  402dbc:	add	w1, w1, w21
  402dc0:	strb	w3, [sp, #104]
  402dc4:	strb	wzr, [sp, #105]
  402dc8:	bl	4097a8 <ferror@plt+0x7e08>
  402dcc:	sub	x26, x26, x24
  402dd0:	cmp	x27, x19
  402dd4:	b.ne	402d84 <ferror@plt+0x13e4>  // b.any
  402dd8:	ldp	x19, x20, [sp, #16]
  402ddc:	ldp	x21, x22, [sp, #32]
  402de0:	ldp	x23, x24, [sp, #48]
  402de4:	ldp	x25, x26, [sp, #64]
  402de8:	ldp	x27, x28, [sp, #80]
  402dec:	ldp	x29, x30, [sp], #112
  402df0:	ret
  402df4:	ret
  402df8:	cmp	x0, x1
  402dfc:	b.ls	402ed4 <ferror@plt+0x1534>  // b.plast
  402e00:	stp	x29, x30, [sp, #-96]!
  402e04:	mov	x29, sp
  402e08:	stp	x19, x20, [sp, #16]
  402e0c:	sub	x19, x0, #0x1
  402e10:	mov	x20, x0
  402e14:	stp	x23, x24, [sp, #48]
  402e18:	sxtw	x24, w5
  402e1c:	adrp	x23, 41f000 <ferror@plt+0x1d660>
  402e20:	add	x23, x23, #0x2b0
  402e24:	stp	x25, x26, [sp, #64]
  402e28:	mul	x19, x19, x24
  402e2c:	stp	x27, x28, [sp, #80]
  402e30:	mov	x27, x2
  402e34:	ldrb	w2, [x23, #8]
  402e38:	stp	x21, x22, [sp, #32]
  402e3c:	mov	x25, x0
  402e40:	mov	x28, x3
  402e44:	udiv	x26, x19, x20
  402e48:	mov	w22, w4
  402e4c:	mov	x21, x1
  402e50:	mov	x0, x28
  402e54:	sub	x25, x25, #0x1
  402e58:	sub	w5, w5, w26
  402e5c:	add	w1, w5, w22
  402e60:	cbnz	w2, 402e9c <ferror@plt+0x14fc>
  402e64:	nop
  402e68:	ldr	x2, [x27], #8
  402e6c:	sub	x19, x19, x24
  402e70:	bl	4097a8 <ferror@plt+0x7e08>
  402e74:	cmp	x25, x21
  402e78:	b.eq	402eb8 <ferror@plt+0x1518>  // b.none
  402e7c:	mov	w5, w26
  402e80:	ldrb	w2, [x23, #8]
  402e84:	udiv	x26, x19, x20
  402e88:	mov	x0, x28
  402e8c:	sub	x25, x25, #0x1
  402e90:	sub	w5, w5, w26
  402e94:	add	w1, w5, w22
  402e98:	cbz	w2, 402e68 <ferror@plt+0x14c8>
  402e9c:	ldr	d0, [x27], #8
  402ea0:	sub	x19, x19, x24
  402ea4:	rev64	v0.8b, v0.8b
  402ea8:	mov	x2, v0.d[0]
  402eac:	bl	4097a8 <ferror@plt+0x7e08>
  402eb0:	cmp	x25, x21
  402eb4:	b.ne	402e7c <ferror@plt+0x14dc>  // b.any
  402eb8:	ldp	x19, x20, [sp, #16]
  402ebc:	ldp	x21, x22, [sp, #32]
  402ec0:	ldp	x23, x24, [sp, #48]
  402ec4:	ldp	x25, x26, [sp, #64]
  402ec8:	ldp	x27, x28, [sp, #80]
  402ecc:	ldp	x29, x30, [sp], #96
  402ed0:	ret
  402ed4:	ret
  402ed8:	cmp	x0, x1
  402edc:	b.ls	402fb4 <ferror@plt+0x1614>  // b.plast
  402ee0:	stp	x29, x30, [sp, #-96]!
  402ee4:	mov	x29, sp
  402ee8:	stp	x19, x20, [sp, #16]
  402eec:	sub	x19, x0, #0x1
  402ef0:	mov	x20, x0
  402ef4:	stp	x23, x24, [sp, #48]
  402ef8:	sxtw	x24, w5
  402efc:	adrp	x23, 41f000 <ferror@plt+0x1d660>
  402f00:	add	x23, x23, #0x2b0
  402f04:	stp	x25, x26, [sp, #64]
  402f08:	mul	x19, x19, x24
  402f0c:	stp	x27, x28, [sp, #80]
  402f10:	mov	x27, x2
  402f14:	ldrb	w2, [x23, #8]
  402f18:	stp	x21, x22, [sp, #32]
  402f1c:	mov	x25, x0
  402f20:	mov	x28, x3
  402f24:	udiv	x26, x19, x20
  402f28:	mov	w22, w4
  402f2c:	mov	x21, x1
  402f30:	mov	x0, x28
  402f34:	sub	x25, x25, #0x1
  402f38:	sub	w5, w5, w26
  402f3c:	add	w1, w5, w22
  402f40:	cbnz	w2, 402f7c <ferror@plt+0x15dc>
  402f44:	nop
  402f48:	ldr	x2, [x27], #8
  402f4c:	sub	x19, x19, x24
  402f50:	bl	4097a8 <ferror@plt+0x7e08>
  402f54:	cmp	x25, x21
  402f58:	b.eq	402f98 <ferror@plt+0x15f8>  // b.none
  402f5c:	mov	w5, w26
  402f60:	ldrb	w2, [x23, #8]
  402f64:	udiv	x26, x19, x20
  402f68:	mov	x0, x28
  402f6c:	sub	x25, x25, #0x1
  402f70:	sub	w5, w5, w26
  402f74:	add	w1, w5, w22
  402f78:	cbz	w2, 402f48 <ferror@plt+0x15a8>
  402f7c:	ldr	d0, [x27], #8
  402f80:	sub	x19, x19, x24
  402f84:	rev64	v0.8b, v0.8b
  402f88:	mov	x2, v0.d[0]
  402f8c:	bl	4097a8 <ferror@plt+0x7e08>
  402f90:	cmp	x25, x21
  402f94:	b.ne	402f5c <ferror@plt+0x15bc>  // b.any
  402f98:	ldp	x19, x20, [sp, #16]
  402f9c:	ldp	x21, x22, [sp, #32]
  402fa0:	ldp	x23, x24, [sp, #48]
  402fa4:	ldp	x25, x26, [sp, #64]
  402fa8:	ldp	x27, x28, [sp, #80]
  402fac:	ldp	x29, x30, [sp], #96
  402fb0:	ret
  402fb4:	ret
  402fb8:	stp	x29, x30, [sp, #-112]!
  402fbc:	cmp	x0, x1
  402fc0:	mov	x29, sp
  402fc4:	str	w4, [sp, #108]
  402fc8:	b.ls	4030a8 <ferror@plt+0x1708>  // b.plast
  402fcc:	stp	x19, x20, [sp, #16]
  402fd0:	sub	x19, x0, #0x1
  402fd4:	mov	x20, x0
  402fd8:	stp	x23, x24, [sp, #48]
  402fdc:	sxtw	x24, w5
  402fe0:	adrp	x23, 41f000 <ferror@plt+0x1d660>
  402fe4:	add	x23, x23, #0x2b0
  402fe8:	stp	x27, x28, [sp, #80]
  402fec:	mul	x19, x19, x24
  402ff0:	stp	x25, x26, [sp, #64]
  402ff4:	mov	x25, x2
  402ff8:	ldrb	w2, [x23, #8]
  402ffc:	stp	x21, x22, [sp, #32]
  403000:	mov	x21, x1
  403004:	ldr	w1, [sp, #108]
  403008:	udiv	x27, x19, x20
  40300c:	mov	x26, x0
  403010:	mov	x28, x3
  403014:	sub	x26, x26, #0x1
  403018:	mov	x0, x28
  40301c:	sub	w5, w5, w27
  403020:	add	w1, w5, w1
  403024:	cbnz	w2, 403060 <ferror@plt+0x16c0>
  403028:	ldr	w2, [x25], #4
  40302c:	sub	x19, x19, x24
  403030:	bl	4097a8 <ferror@plt+0x7e08>
  403034:	cmp	x26, x21
  403038:	b.eq	403094 <ferror@plt+0x16f4>  // b.none
  40303c:	mov	w5, w27
  403040:	ldrb	w2, [x23, #8]
  403044:	udiv	x27, x19, x20
  403048:	ldr	w1, [sp, #108]
  40304c:	mov	x0, x28
  403050:	sub	x26, x26, #0x1
  403054:	sub	w5, w5, w27
  403058:	add	w1, w5, w1
  40305c:	cbz	w2, 403028 <ferror@plt+0x1688>
  403060:	ldrb	w2, [x25, #3]
  403064:	sub	x19, x19, x24
  403068:	ldrb	w4, [x25, #2]
  40306c:	ldrb	w3, [x25, #1]
  403070:	bfxil	w22, w2, #0, #8
  403074:	ldrb	w2, [x25], #4
  403078:	bfi	w22, w4, #8, #8
  40307c:	bfi	w22, w3, #16, #8
  403080:	bfi	w22, w2, #24, #8
  403084:	mov	w2, w22
  403088:	bl	4097a8 <ferror@plt+0x7e08>
  40308c:	cmp	x26, x21
  403090:	b.ne	40303c <ferror@plt+0x169c>  // b.any
  403094:	ldp	x19, x20, [sp, #16]
  403098:	ldp	x21, x22, [sp, #32]
  40309c:	ldp	x23, x24, [sp, #48]
  4030a0:	ldp	x25, x26, [sp, #64]
  4030a4:	ldp	x27, x28, [sp, #80]
  4030a8:	ldp	x29, x30, [sp], #112
  4030ac:	ret
  4030b0:	stp	x29, x30, [sp, #-112]!
  4030b4:	cmp	x0, x1
  4030b8:	mov	x29, sp
  4030bc:	str	w4, [sp, #108]
  4030c0:	b.ls	403190 <ferror@plt+0x17f0>  // b.plast
  4030c4:	stp	x19, x20, [sp, #16]
  4030c8:	sub	x19, x0, #0x1
  4030cc:	mov	x20, x0
  4030d0:	stp	x23, x24, [sp, #48]
  4030d4:	sxtw	x24, w5
  4030d8:	adrp	x23, 41f000 <ferror@plt+0x1d660>
  4030dc:	add	x23, x23, #0x2b0
  4030e0:	stp	x25, x26, [sp, #64]
  4030e4:	mul	x19, x19, x24
  4030e8:	stp	x27, x28, [sp, #80]
  4030ec:	mov	x27, x2
  4030f0:	ldrb	w2, [x23, #8]
  4030f4:	stp	x21, x22, [sp, #32]
  4030f8:	mov	x21, x1
  4030fc:	ldr	w1, [sp, #108]
  403100:	udiv	x26, x19, x20
  403104:	mov	x25, x0
  403108:	mov	x28, x3
  40310c:	sub	x25, x25, #0x1
  403110:	mov	x0, x28
  403114:	sub	w5, w5, w26
  403118:	add	w1, w5, w1
  40311c:	cbnz	w2, 403158 <ferror@plt+0x17b8>
  403120:	ldrh	w2, [x27], #2
  403124:	sub	x19, x19, x24
  403128:	bl	4097a8 <ferror@plt+0x7e08>
  40312c:	cmp	x25, x21
  403130:	b.eq	40317c <ferror@plt+0x17dc>  // b.none
  403134:	mov	w5, w26
  403138:	ldrb	w2, [x23, #8]
  40313c:	udiv	x26, x19, x20
  403140:	ldr	w1, [sp, #108]
  403144:	mov	x0, x28
  403148:	sub	x25, x25, #0x1
  40314c:	sub	w5, w5, w26
  403150:	add	w1, w5, w1
  403154:	cbz	w2, 403120 <ferror@plt+0x1780>
  403158:	ldrb	w3, [x27, #1]
  40315c:	sub	x19, x19, x24
  403160:	ldrb	w2, [x27], #2
  403164:	bfxil	w22, w3, #0, #8
  403168:	bfi	w22, w2, #8, #8
  40316c:	and	w2, w22, #0xffff
  403170:	bl	4097a8 <ferror@plt+0x7e08>
  403174:	cmp	x25, x21
  403178:	b.ne	403134 <ferror@plt+0x1794>  // b.any
  40317c:	ldp	x19, x20, [sp, #16]
  403180:	ldp	x21, x22, [sp, #32]
  403184:	ldp	x23, x24, [sp, #48]
  403188:	ldp	x25, x26, [sp, #64]
  40318c:	ldp	x27, x28, [sp, #80]
  403190:	ldp	x29, x30, [sp], #112
  403194:	ret
  403198:	stp	x29, x30, [sp, #-112]!
  40319c:	cmp	x0, x1
  4031a0:	mov	x29, sp
  4031a4:	str	w4, [sp, #108]
  4031a8:	b.ls	403278 <ferror@plt+0x18d8>  // b.plast
  4031ac:	stp	x19, x20, [sp, #16]
  4031b0:	sub	x19, x0, #0x1
  4031b4:	mov	x20, x0
  4031b8:	stp	x23, x24, [sp, #48]
  4031bc:	sxtw	x24, w5
  4031c0:	adrp	x23, 41f000 <ferror@plt+0x1d660>
  4031c4:	add	x23, x23, #0x2b0
  4031c8:	stp	x25, x26, [sp, #64]
  4031cc:	mul	x19, x19, x24
  4031d0:	stp	x27, x28, [sp, #80]
  4031d4:	mov	x27, x2
  4031d8:	ldrb	w2, [x23, #8]
  4031dc:	stp	x21, x22, [sp, #32]
  4031e0:	mov	x21, x1
  4031e4:	ldr	w1, [sp, #108]
  4031e8:	udiv	x26, x19, x20
  4031ec:	mov	x25, x0
  4031f0:	mov	x28, x3
  4031f4:	sub	x25, x25, #0x1
  4031f8:	mov	x0, x28
  4031fc:	sub	w5, w5, w26
  403200:	add	w1, w5, w1
  403204:	cbnz	w2, 403240 <ferror@plt+0x18a0>
  403208:	ldrsh	w2, [x27], #2
  40320c:	sub	x19, x19, x24
  403210:	bl	4097a8 <ferror@plt+0x7e08>
  403214:	cmp	x25, x21
  403218:	b.eq	403264 <ferror@plt+0x18c4>  // b.none
  40321c:	mov	w5, w26
  403220:	ldrb	w2, [x23, #8]
  403224:	udiv	x26, x19, x20
  403228:	ldr	w1, [sp, #108]
  40322c:	mov	x0, x28
  403230:	sub	x25, x25, #0x1
  403234:	sub	w5, w5, w26
  403238:	add	w1, w5, w1
  40323c:	cbz	w2, 403208 <ferror@plt+0x1868>
  403240:	ldrb	w3, [x27, #1]
  403244:	sub	x19, x19, x24
  403248:	ldrb	w2, [x27], #2
  40324c:	bfxil	w22, w3, #0, #8
  403250:	bfi	w22, w2, #8, #8
  403254:	sxth	w2, w22
  403258:	bl	4097a8 <ferror@plt+0x7e08>
  40325c:	cmp	x25, x21
  403260:	b.ne	40321c <ferror@plt+0x187c>  // b.any
  403264:	ldp	x19, x20, [sp, #16]
  403268:	ldp	x21, x22, [sp, #32]
  40326c:	ldp	x23, x24, [sp, #48]
  403270:	ldp	x25, x26, [sp, #64]
  403274:	ldp	x27, x28, [sp, #80]
  403278:	ldp	x29, x30, [sp], #112
  40327c:	ret
  403280:	cmp	x0, x1
  403284:	b.ls	403308 <ferror@plt+0x1968>  // b.plast
  403288:	stp	x29, x30, [sp, #-80]!
  40328c:	sub	x1, x0, x1
  403290:	mov	x29, sp
  403294:	stp	x19, x20, [sp, #16]
  403298:	sub	x20, x0, #0x1
  40329c:	mov	w19, w5
  4032a0:	stp	x25, x26, [sp, #64]
  4032a4:	sxtw	x25, w5
  4032a8:	mov	x26, x2
  4032ac:	stp	x21, x22, [sp, #32]
  4032b0:	mov	x22, x0
  4032b4:	mul	x20, x20, x25
  4032b8:	add	x21, x2, x1
  4032bc:	stp	x23, x24, [sp, #48]
  4032c0:	mov	x23, x3
  4032c4:	mov	w24, w4
  4032c8:	udiv	x3, x20, x22
  4032cc:	ldrb	w2, [x26], #1
  4032d0:	mov	x0, x23
  4032d4:	sub	x20, x20, x25
  4032d8:	sub	w1, w19, w3
  4032dc:	mov	w19, w3
  4032e0:	add	w1, w1, w24
  4032e4:	bl	4097a8 <ferror@plt+0x7e08>
  4032e8:	cmp	x26, x21
  4032ec:	b.ne	4032c8 <ferror@plt+0x1928>  // b.any
  4032f0:	ldp	x19, x20, [sp, #16]
  4032f4:	ldp	x21, x22, [sp, #32]
  4032f8:	ldp	x23, x24, [sp, #48]
  4032fc:	ldp	x25, x26, [sp, #64]
  403300:	ldp	x29, x30, [sp], #80
  403304:	ret
  403308:	ret
  40330c:	nop
  403310:	cmp	x0, x1
  403314:	b.ls	403398 <ferror@plt+0x19f8>  // b.plast
  403318:	stp	x29, x30, [sp, #-80]!
  40331c:	sub	x1, x0, x1
  403320:	mov	x29, sp
  403324:	stp	x19, x20, [sp, #16]
  403328:	sub	x20, x0, #0x1
  40332c:	mov	w19, w5
  403330:	stp	x25, x26, [sp, #64]
  403334:	sxtw	x25, w5
  403338:	mov	x26, x2
  40333c:	stp	x21, x22, [sp, #32]
  403340:	mov	x22, x0
  403344:	mul	x20, x20, x25
  403348:	add	x21, x2, x1
  40334c:	stp	x23, x24, [sp, #48]
  403350:	mov	x23, x3
  403354:	mov	w24, w4
  403358:	udiv	x3, x20, x22
  40335c:	ldrsb	w2, [x26], #1
  403360:	mov	x0, x23
  403364:	sub	x20, x20, x25
  403368:	sub	w1, w19, w3
  40336c:	mov	w19, w3
  403370:	add	w1, w1, w24
  403374:	bl	4097a8 <ferror@plt+0x7e08>
  403378:	cmp	x26, x21
  40337c:	b.ne	403358 <ferror@plt+0x19b8>  // b.any
  403380:	ldp	x19, x20, [sp, #16]
  403384:	ldp	x21, x22, [sp, #32]
  403388:	ldp	x23, x24, [sp, #48]
  40338c:	ldp	x25, x26, [sp, #64]
  403390:	ldp	x29, x30, [sp], #80
  403394:	ret
  403398:	ret
  40339c:	nop
  4033a0:	stp	x29, x30, [sp, #-176]!
  4033a4:	cmp	x0, x1
  4033a8:	mov	x29, sp
  4033ac:	str	w4, [sp, #108]
  4033b0:	b.ls	403490 <ferror@plt+0x1af0>  // b.plast
  4033b4:	stp	x19, x20, [sp, #16]
  4033b8:	sub	x20, x0, #0x1
  4033bc:	stp	x23, x24, [sp, #48]
  4033c0:	sxtw	x24, w5
  4033c4:	mov	x23, x2
  4033c8:	stp	x21, x22, [sp, #32]
  4033cc:	mov	x21, x0
  4033d0:	mul	x20, x20, x24
  4033d4:	mov	x22, x1
  4033d8:	stp	x25, x26, [sp, #64]
  4033dc:	adrp	x26, 41f000 <ferror@plt+0x1d660>
  4033e0:	adrp	x25, 40a000 <ferror@plt+0x8660>
  4033e4:	add	x26, x26, #0x2b0
  4033e8:	add	x25, x25, #0x780
  4033ec:	stp	x27, x28, [sp, #80]
  4033f0:	mov	x27, x0
  4033f4:	b	403420 <ferror@plt+0x1a80>
  4033f8:	ldr	q0, [x23], #16
  4033fc:	sub	x20, x20, x24
  403400:	bl	405620 <ferror@plt+0x3c80>
  403404:	add	x2, sp, #0x70
  403408:	mov	w1, w19
  40340c:	mov	x0, x25
  403410:	bl	4097a8 <ferror@plt+0x7e08>
  403414:	cmp	x27, x22
  403418:	b.eq	40347c <ferror@plt+0x1adc>  // b.none
  40341c:	mov	w5, w28
  403420:	udiv	x28, x20, x21
  403424:	ldrb	w4, [x26, #8]
  403428:	ldr	w6, [sp, #108]
  40342c:	add	x0, sp, #0x70
  403430:	sub	x27, x27, #0x1
  403434:	mov	w3, #0x0                   	// #0
  403438:	mov	w2, #0x0                   	// #0
  40343c:	mov	x1, #0x3c                  	// #60
  403440:	sub	w5, w5, w28
  403444:	add	w19, w5, w6
  403448:	cbz	w4, 4033f8 <ferror@plt+0x1a58>
  40344c:	adrp	x4, 40c000 <ferror@plt+0xa660>
  403450:	sub	x20, x20, x24
  403454:	ldr	q0, [x23], #16
  403458:	ldr	q1, [x4, #368]
  40345c:	tbl	v0.16b, {v0.16b}, v1.16b
  403460:	bl	405620 <ferror@plt+0x3c80>
  403464:	add	x2, sp, #0x70
  403468:	mov	w1, w19
  40346c:	mov	x0, x25
  403470:	bl	4097a8 <ferror@plt+0x7e08>
  403474:	cmp	x27, x22
  403478:	b.ne	40341c <ferror@plt+0x1a7c>  // b.any
  40347c:	ldp	x19, x20, [sp, #16]
  403480:	ldp	x21, x22, [sp, #32]
  403484:	ldp	x23, x24, [sp, #48]
  403488:	ldp	x25, x26, [sp, #64]
  40348c:	ldp	x27, x28, [sp, #80]
  403490:	ldp	x29, x30, [sp], #176
  403494:	ret
  403498:	stp	x29, x30, [sp, #-160]!
  40349c:	cmp	x0, x1
  4034a0:	mov	x29, sp
  4034a4:	str	w4, [sp, #108]
  4034a8:	b.ls	403580 <ferror@plt+0x1be0>  // b.plast
  4034ac:	stp	x19, x20, [sp, #16]
  4034b0:	sub	x20, x0, #0x1
  4034b4:	stp	x25, x26, [sp, #64]
  4034b8:	sxtw	x26, w5
  4034bc:	adrp	x25, 41f000 <ferror@plt+0x1d660>
  4034c0:	add	x25, x25, #0x2b0
  4034c4:	stp	x21, x22, [sp, #32]
  4034c8:	mul	x20, x20, x26
  4034cc:	mov	x21, x0
  4034d0:	mov	x22, x1
  4034d4:	stp	x23, x24, [sp, #48]
  4034d8:	adrp	x24, 40a000 <ferror@plt+0x8660>
  4034dc:	mov	x23, x2
  4034e0:	add	x24, x24, #0x780
  4034e4:	stp	x27, x28, [sp, #80]
  4034e8:	mov	x27, x0
  4034ec:	b	403518 <ferror@plt+0x1b78>
  4034f0:	ldr	d0, [x23], #8
  4034f4:	sub	x20, x20, x26
  4034f8:	bl	4053c0 <ferror@plt+0x3a20>
  4034fc:	add	x2, sp, #0x78
  403500:	mov	w1, w19
  403504:	mov	x0, x24
  403508:	bl	4097a8 <ferror@plt+0x7e08>
  40350c:	cmp	x27, x22
  403510:	b.eq	40356c <ferror@plt+0x1bcc>  // b.none
  403514:	mov	w5, w28
  403518:	udiv	x28, x20, x21
  40351c:	ldrb	w4, [x25, #8]
  403520:	ldr	w6, [sp, #108]
  403524:	add	x0, sp, #0x78
  403528:	sub	x27, x27, #0x1
  40352c:	mov	w3, #0x0                   	// #0
  403530:	mov	w2, #0x0                   	// #0
  403534:	mov	x1, #0x28                  	// #40
  403538:	sub	w5, w5, w28
  40353c:	add	w19, w5, w6
  403540:	cbz	w4, 4034f0 <ferror@plt+0x1b50>
  403544:	ldr	d0, [x23], #8
  403548:	sub	x20, x20, x26
  40354c:	rev64	v0.8b, v0.8b
  403550:	bl	4053c0 <ferror@plt+0x3a20>
  403554:	add	x2, sp, #0x78
  403558:	mov	w1, w19
  40355c:	mov	x0, x24
  403560:	bl	4097a8 <ferror@plt+0x7e08>
  403564:	cmp	x27, x22
  403568:	b.ne	403514 <ferror@plt+0x1b74>  // b.any
  40356c:	ldp	x19, x20, [sp, #16]
  403570:	ldp	x21, x22, [sp, #32]
  403574:	ldp	x23, x24, [sp, #48]
  403578:	ldp	x25, x26, [sp, #64]
  40357c:	ldp	x27, x28, [sp, #80]
  403580:	ldp	x29, x30, [sp], #160
  403584:	ret
  403588:	stp	x29, x30, [sp, #-144]!
  40358c:	cmp	x0, x1
  403590:	mov	x29, sp
  403594:	str	w4, [sp, #100]
  403598:	b.ls	403698 <ferror@plt+0x1cf8>  // b.plast
  40359c:	stp	x19, x20, [sp, #16]
  4035a0:	sub	x20, x0, #0x1
  4035a4:	stp	x25, x26, [sp, #64]
  4035a8:	sxtw	x26, w5
  4035ac:	adrp	x25, 41f000 <ferror@plt+0x1d660>
  4035b0:	stp	x21, x22, [sp, #32]
  4035b4:	mov	x21, x0
  4035b8:	mul	x20, x20, x26
  4035bc:	add	x0, x25, #0x2b0
  4035c0:	mov	x22, x1
  4035c4:	stp	x23, x24, [sp, #48]
  4035c8:	adrp	x24, 40a000 <ferror@plt+0x8660>
  4035cc:	add	x24, x24, #0x780
  4035d0:	stp	x27, x28, [sp, #80]
  4035d4:	mov	x27, x2
  4035d8:	mov	x28, x21
  4035dc:	str	x0, [sp, #104]
  4035e0:	b	40360c <ferror@plt+0x1c6c>
  4035e4:	ldr	s0, [x27], #4
  4035e8:	sub	x20, x20, x26
  4035ec:	bl	4054f0 <ferror@plt+0x3b50>
  4035f0:	add	x2, sp, #0x70
  4035f4:	mov	w1, w19
  4035f8:	mov	x0, x24
  4035fc:	bl	4097a8 <ferror@plt+0x7e08>
  403600:	cmp	x28, x22
  403604:	b.eq	403684 <ferror@plt+0x1ce4>  // b.none
  403608:	mov	w5, w25
  40360c:	ldr	x0, [sp, #104]
  403610:	sub	x28, x28, #0x1
  403614:	udiv	x25, x20, x21
  403618:	ldr	w4, [sp, #100]
  40361c:	mov	w3, #0x0                   	// #0
  403620:	mov	w2, #0x0                   	// #0
  403624:	ldrb	w6, [x0, #8]
  403628:	mov	x1, #0x1f                  	// #31
  40362c:	add	x0, sp, #0x70
  403630:	sub	w5, w5, w25
  403634:	add	w19, w5, w4
  403638:	cbz	w6, 4035e4 <ferror@plt+0x1c44>
  40363c:	ldrb	w0, [x27, #3]
  403640:	sub	x20, x20, x26
  403644:	ldrb	w8, [x27, #2]
  403648:	ldrb	w6, [x27, #1]
  40364c:	bfxil	w23, w0, #0, #8
  403650:	ldrb	w5, [x27], #4
  403654:	add	x0, sp, #0x70
  403658:	bfi	w23, w8, #8, #8
  40365c:	bfi	w23, w6, #16, #8
  403660:	bfi	w23, w5, #24, #8
  403664:	fmov	s0, w23
  403668:	bl	4054f0 <ferror@plt+0x3b50>
  40366c:	add	x2, sp, #0x70
  403670:	mov	w1, w19
  403674:	mov	x0, x24
  403678:	bl	4097a8 <ferror@plt+0x7e08>
  40367c:	cmp	x28, x22
  403680:	b.ne	403608 <ferror@plt+0x1c68>  // b.any
  403684:	ldp	x19, x20, [sp, #16]
  403688:	ldp	x21, x22, [sp, #32]
  40368c:	ldp	x23, x24, [sp, #48]
  403690:	ldp	x25, x26, [sp, #64]
  403694:	ldp	x27, x28, [sp, #80]
  403698:	ldp	x29, x30, [sp], #144
  40369c:	ret
  4036a0:	cmp	x0, x1
  4036a4:	b.ls	40384c <ferror@plt+0x1eac>  // b.plast
  4036a8:	stp	x29, x30, [sp, #-144]!
  4036ac:	sub	x1, x0, x1
  4036b0:	mov	x29, sp
  4036b4:	stp	x23, x24, [sp, #48]
  4036b8:	sxtw	x23, w5
  4036bc:	mov	x24, x2
  4036c0:	stp	x27, x28, [sp, #80]
  4036c4:	sub	x28, x0, #0x1
  4036c8:	stp	x19, x20, [sp, #16]
  4036cc:	mov	x20, x0
  4036d0:	add	x19, x2, x1
  4036d4:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4036d8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4036dc:	add	x0, x0, #0x790
  4036e0:	add	x1, x1, #0x7a0
  4036e4:	mul	x28, x28, x23
  4036e8:	stp	x21, x22, [sp, #32]
  4036ec:	adrp	x22, 40a000 <ferror@plt+0x8660>
  4036f0:	mov	w21, w4
  4036f4:	add	x22, x22, #0x780
  4036f8:	stp	x25, x26, [sp, #64]
  4036fc:	mov	w25, w5
  403700:	stp	x1, x0, [sp, #104]
  403704:	b	403730 <ferror@plt+0x1d90>
  403708:	adrp	x2, 40a000 <ferror@plt+0x8660>
  40370c:	add	x2, x2, #0x7b0
  403710:	sub	w1, w27, w7
  403714:	mov	x0, x22
  403718:	add	w1, w1, w21
  40371c:	bl	4097a8 <ferror@plt+0x7e08>
  403720:	sub	x28, x28, x23
  403724:	cmp	x24, x19
  403728:	b.eq	40378c <ferror@plt+0x1dec>  // b.none
  40372c:	nop
  403730:	udiv	x7, x28, x20
  403734:	ldrb	w26, [x24], #1
  403738:	mov	w27, w25
  40373c:	cmp	w26, #0xa
  403740:	mov	w25, w7
  403744:	b.eq	403844 <ferror@plt+0x1ea4>  // b.none
  403748:	b.hi	4037a8 <ferror@plt+0x1e08>  // b.pmore
  40374c:	cmp	w26, #0x8
  403750:	b.eq	4037f0 <ferror@plt+0x1e50>  // b.none
  403754:	cmp	w26, #0x9
  403758:	b.eq	403708 <ferror@plt+0x1d68>  // b.none
  40375c:	cbz	w26, 4037d8 <ferror@plt+0x1e38>
  403760:	cmp	w26, #0x7
  403764:	b.ne	4037fc <ferror@plt+0x1e5c>  // b.any
  403768:	sub	w1, w27, w7
  40376c:	mov	x0, x22
  403770:	add	w1, w1, w21
  403774:	adrp	x2, 40a000 <ferror@plt+0x8660>
  403778:	add	x2, x2, #0x7a8
  40377c:	bl	4097a8 <ferror@plt+0x7e08>
  403780:	sub	x28, x28, x23
  403784:	cmp	x24, x19
  403788:	b.ne	403730 <ferror@plt+0x1d90>  // b.any
  40378c:	ldp	x19, x20, [sp, #16]
  403790:	ldp	x21, x22, [sp, #32]
  403794:	ldp	x23, x24, [sp, #48]
  403798:	ldp	x25, x26, [sp, #64]
  40379c:	ldp	x27, x28, [sp, #80]
  4037a0:	ldp	x29, x30, [sp], #144
  4037a4:	ret
  4037a8:	cmp	w26, #0xc
  4037ac:	b.eq	4037e4 <ferror@plt+0x1e44>  // b.none
  4037b0:	cmp	w26, #0xd
  4037b4:	b.ne	4037c4 <ferror@plt+0x1e24>  // b.any
  4037b8:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4037bc:	add	x2, x2, #0x7c8
  4037c0:	b	403710 <ferror@plt+0x1d70>
  4037c4:	cmp	w26, #0xb
  4037c8:	b.ne	4037fc <ferror@plt+0x1e5c>  // b.any
  4037cc:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4037d0:	add	x2, x2, #0x7d0
  4037d4:	b	403710 <ferror@plt+0x1d70>
  4037d8:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4037dc:	add	x2, x2, #0x798
  4037e0:	b	403710 <ferror@plt+0x1d70>
  4037e4:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4037e8:	add	x2, x2, #0x7b8
  4037ec:	b	403710 <ferror@plt+0x1d70>
  4037f0:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4037f4:	add	x2, x2, #0x7c0
  4037f8:	b	403710 <ferror@plt+0x1d70>
  4037fc:	str	x7, [sp, #120]
  403800:	bl	401880 <__ctype_b_loc@plt>
  403804:	ldr	x9, [x0]
  403808:	ubfiz	x8, x26, #1, #8
  40380c:	ldr	x5, [sp, #112]
  403810:	adrp	x3, 40a000 <ferror@plt+0x8660>
  403814:	ldrh	w8, [x9, x8]
  403818:	add	x3, x3, #0x788
  40381c:	mov	x2, #0x4                   	// #4
  403820:	mov	w4, w26
  403824:	add	x0, sp, #0x88
  403828:	mov	w1, #0x1                   	// #1
  40382c:	tst	x8, #0x4000
  403830:	csel	x3, x3, x5, ne  // ne = any
  403834:	bl	401630 <__sprintf_chk@plt>
  403838:	add	x2, sp, #0x88
  40383c:	ldr	x7, [sp, #120]
  403840:	b	403710 <ferror@plt+0x1d70>
  403844:	ldr	x2, [sp, #104]
  403848:	b	403710 <ferror@plt+0x1d70>
  40384c:	ret
  403850:	stp	x29, x30, [sp, #-48]!
  403854:	mov	w1, #0x1                   	// #1
  403858:	mov	x29, sp
  40385c:	stp	x19, x20, [sp, #16]
  403860:	adrp	x19, 41f000 <ferror@plt+0x1d660>
  403864:	add	x19, x19, #0x2b0
  403868:	mov	w20, w0
  40386c:	ldr	x0, [x19, #16]
  403870:	cbz	x0, 4038a0 <ferror@plt+0x1f00>
  403874:	ldr	w1, [x0]
  403878:	tbnz	w1, #5, 4038c0 <ferror@plt+0x1f20>
  40387c:	ldr	x1, [x19, #32]
  403880:	ldur	x1, [x1, #-8]
  403884:	ldrb	w2, [x1]
  403888:	cmp	w2, #0x2d
  40388c:	b.eq	403964 <ferror@plt+0x1fc4>  // b.none
  403890:	bl	40a048 <ferror@plt+0x86a8>
  403894:	cbnz	w0, 40398c <ferror@plt+0x1fec>
  403898:	mov	w1, #0x1                   	// #1
  40389c:	str	xzr, [x19, #16]
  4038a0:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  4038a4:	ldr	x0, [x0, #656]
  4038a8:	ldr	w0, [x0]
  4038ac:	tbnz	w0, #5, 40392c <ferror@plt+0x1f8c>
  4038b0:	mov	w0, w1
  4038b4:	ldp	x19, x20, [sp, #16]
  4038b8:	ldp	x29, x30, [sp], #48
  4038bc:	ret
  4038c0:	mov	w2, #0x5                   	// #5
  4038c4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4038c8:	mov	x0, #0x0                   	// #0
  4038cc:	add	x1, x1, #0x7d8
  4038d0:	str	x21, [sp, #32]
  4038d4:	bl	401920 <dcgettext@plt>
  4038d8:	ldr	x2, [x19, #24]
  4038dc:	mov	x21, x0
  4038e0:	mov	w1, #0x3                   	// #3
  4038e4:	mov	w0, #0x0                   	// #0
  4038e8:	bl	408150 <ferror@plt+0x67b0>
  4038ec:	mov	x3, x0
  4038f0:	mov	w1, w20
  4038f4:	mov	w0, #0x0                   	// #0
  4038f8:	mov	x2, x21
  4038fc:	bl	401650 <error@plt>
  403900:	ldr	x0, [x19, #32]
  403904:	ldur	x0, [x0, #-8]
  403908:	ldrb	w1, [x0]
  40390c:	cmp	w1, #0x2d
  403910:	b.ne	403974 <ferror@plt+0x1fd4>  // b.any
  403914:	ldrb	w0, [x0, #1]
  403918:	mov	w1, #0x0                   	// #0
  40391c:	cbnz	w0, 403974 <ferror@plt+0x1fd4>
  403920:	str	xzr, [x19, #16]
  403924:	ldr	x21, [sp, #32]
  403928:	b	4038a0 <ferror@plt+0x1f00>
  40392c:	mov	w2, #0x5                   	// #5
  403930:	adrp	x1, 40a000 <ferror@plt+0x8660>
  403934:	mov	x0, #0x0                   	// #0
  403938:	add	x1, x1, #0x7e8
  40393c:	bl	401920 <dcgettext@plt>
  403940:	mov	x2, x0
  403944:	mov	w1, #0x0                   	// #0
  403948:	mov	w0, #0x0                   	// #0
  40394c:	bl	401650 <error@plt>
  403950:	mov	w1, #0x0                   	// #0
  403954:	mov	w0, w1
  403958:	ldp	x19, x20, [sp, #16]
  40395c:	ldp	x29, x30, [sp], #48
  403960:	ret
  403964:	ldrb	w1, [x1, #1]
  403968:	cbnz	w1, 403890 <ferror@plt+0x1ef0>
  40396c:	mov	w1, #0x1                   	// #1
  403970:	b	40389c <ferror@plt+0x1efc>
  403974:	ldr	x0, [x19, #16]
  403978:	bl	40a048 <ferror@plt+0x86a8>
  40397c:	str	xzr, [x19, #16]
  403980:	mov	w1, #0x0                   	// #0
  403984:	ldr	x21, [sp, #32]
  403988:	b	4038a0 <ferror@plt+0x1f00>
  40398c:	bl	401980 <__errno_location@plt>
  403990:	ldr	w20, [x0]
  403994:	ldr	x2, [x19, #24]
  403998:	mov	w1, #0x3                   	// #3
  40399c:	mov	w0, #0x0                   	// #0
  4039a0:	bl	408150 <ferror@plt+0x67b0>
  4039a4:	mov	x3, x0
  4039a8:	mov	w1, w20
  4039ac:	adrp	x2, 40c000 <ferror@plt+0xa660>
  4039b0:	mov	w0, #0x0                   	// #0
  4039b4:	add	x2, x2, #0x1a8
  4039b8:	bl	401650 <error@plt>
  4039bc:	str	xzr, [x19, #16]
  4039c0:	mov	w1, #0x0                   	// #0
  4039c4:	b	4038a0 <ferror@plt+0x1f00>
  4039c8:	stp	x29, x30, [sp, #-64]!
  4039cc:	mov	x29, sp
  4039d0:	stp	x19, x20, [sp, #16]
  4039d4:	adrp	x19, 41f000 <ferror@plt+0x1d660>
  4039d8:	add	x19, x19, #0x2b0
  4039dc:	stp	x21, x22, [sp, #32]
  4039e0:	adrp	x20, 40a000 <ferror@plt+0x8660>
  4039e4:	add	x20, x20, #0x808
  4039e8:	ldr	x0, [x19, #32]
  4039ec:	adrp	x21, 40c000 <ferror@plt+0xa660>
  4039f0:	mov	x1, x20
  4039f4:	add	x21, x21, #0x1a8
  4039f8:	add	x4, x0, #0x8
  4039fc:	mov	w22, #0x1                   	// #1
  403a00:	ldr	x3, [x0]
  403a04:	str	x3, [x19, #24]
  403a08:	mov	x0, x3
  403a0c:	cbz	x3, 403a74 <ferror@plt+0x20d4>
  403a10:	ldrb	w5, [x3]
  403a14:	adrp	x6, 40a000 <ferror@plt+0x8660>
  403a18:	str	x4, [x19, #32]
  403a1c:	mov	w2, #0x5                   	// #5
  403a20:	cmp	w5, #0x2d
  403a24:	b.ne	403a88 <ferror@plt+0x20e8>  // b.any
  403a28:	ldrb	w3, [x3, #1]
  403a2c:	cbnz	w3, 403a88 <ferror@plt+0x20e8>
  403a30:	add	x1, x6, #0x7f8
  403a34:	mov	x0, #0x0                   	// #0
  403a38:	bl	401920 <dcgettext@plt>
  403a3c:	str	x0, [x19, #24]
  403a40:	adrp	x2, 41f000 <ferror@plt+0x1d660>
  403a44:	mov	w1, #0x1                   	// #1
  403a48:	strb	w1, [x19, #40]
  403a4c:	ldr	x0, [x2, #664]
  403a50:	str	x0, [x19, #16]
  403a54:	cbnz	x0, 403a94 <ferror@plt+0x20f4>
  403a58:	ldr	x0, [x19, #32]
  403a5c:	mov	x1, x20
  403a60:	add	x4, x0, #0x8
  403a64:	ldr	x3, [x0]
  403a68:	str	x3, [x19, #24]
  403a6c:	mov	x0, x3
  403a70:	cbnz	x3, 403a10 <ferror@plt+0x2070>
  403a74:	mov	w0, w22
  403a78:	ldp	x19, x20, [sp, #16]
  403a7c:	ldp	x21, x22, [sp, #32]
  403a80:	ldp	x29, x30, [sp], #64
  403a84:	ret
  403a88:	bl	401700 <fopen@plt>
  403a8c:	str	x0, [x19, #16]
  403a90:	cbz	x0, 403ab8 <ferror@plt+0x2118>
  403a94:	ldrb	w1, [x19, #41]
  403a98:	cbz	w1, 403a74 <ferror@plt+0x20d4>
  403a9c:	ldrb	w1, [x19, #42]
  403aa0:	cbnz	w1, 403a74 <ferror@plt+0x20d4>
  403aa4:	mov	x3, #0x0                   	// #0
  403aa8:	mov	w2, #0x2                   	// #2
  403aac:	mov	x1, #0x0                   	// #0
  403ab0:	bl	401680 <setvbuf@plt>
  403ab4:	b	403a74 <ferror@plt+0x20d4>
  403ab8:	str	x23, [sp, #48]
  403abc:	bl	401980 <__errno_location@plt>
  403ac0:	ldr	x2, [x19, #24]
  403ac4:	mov	w1, #0x3                   	// #3
  403ac8:	ldr	w23, [x0]
  403acc:	mov	w0, #0x0                   	// #0
  403ad0:	mov	w22, #0x0                   	// #0
  403ad4:	bl	408150 <ferror@plt+0x67b0>
  403ad8:	mov	x3, x0
  403adc:	mov	w1, w23
  403ae0:	mov	w0, #0x0                   	// #0
  403ae4:	mov	x2, x21
  403ae8:	bl	401650 <error@plt>
  403aec:	ldr	x0, [x19, #16]
  403af0:	ldr	x23, [sp, #48]
  403af4:	cbz	x0, 403a58 <ferror@plt+0x20b8>
  403af8:	b	403a94 <ferror@plt+0x20f4>
  403afc:	nop
  403b00:	mov	x12, #0x20d0                	// #8400
  403b04:	sub	sp, sp, x12
  403b08:	stp	x29, x30, [sp]
  403b0c:	mov	x29, sp
  403b10:	str	x25, [sp, #64]
  403b14:	cbz	x0, 403cfc <ferror@plt+0x235c>
  403b18:	stp	x21, x22, [sp, #32]
  403b1c:	adrp	x22, 41f000 <ferror@plt+0x1d660>
  403b20:	add	x22, x22, #0x2b0
  403b24:	stp	x19, x20, [sp, #16]
  403b28:	ldr	x21, [x22, #16]
  403b2c:	stp	x23, x24, [sp, #48]
  403b30:	cbz	x21, 403c10 <ferror@plt+0x2270>
  403b34:	adrp	x24, 40c000 <ferror@plt+0xa660>
  403b38:	mov	x19, x0
  403b3c:	add	x24, x24, #0x1a8
  403b40:	mov	w25, #0x1                   	// #1
  403b44:	mov	w23, #0xd000                	// #53248
  403b48:	b	403ba4 <ferror@plt+0x2204>
  403b4c:	ldr	w0, [sp, #96]
  403b50:	and	w0, w0, w23
  403b54:	cmp	w0, #0x8, lsl #12
  403b58:	b.ne	403c34 <ferror@plt+0x2294>  // b.any
  403b5c:	ldr	w0, [sp, #136]
  403b60:	mov	w2, #0x200                 	// #512
  403b64:	ldr	x1, [sp, #128]
  403b68:	cmp	w0, #0x0
  403b6c:	csel	w0, w0, w2, gt
  403b70:	cmp	x1, w0, sxtw
  403b74:	b.le	403c34 <ferror@plt+0x2294>
  403b78:	cmp	x1, x19
  403b7c:	b.cs	403cac <ferror@plt+0x230c>  // b.hs, b.nlast
  403b80:	sub	x19, x19, x1
  403b84:	mov	w0, #0x0                   	// #0
  403b88:	bl	403850 <ferror@plt+0x1eb0>
  403b8c:	and	w20, w0, #0xff
  403b90:	bl	4039c8 <ferror@plt+0x2028>
  403b94:	ldr	x21, [x22, #16]
  403b98:	and	w25, w25, w20
  403b9c:	and	w25, w25, w0
  403ba0:	cbz	x21, 403c10 <ferror@plt+0x2270>
  403ba4:	mov	x0, x21
  403ba8:	bl	4016c0 <fileno@plt>
  403bac:	add	x2, sp, #0x50
  403bb0:	mov	w1, w0
  403bb4:	mov	w0, #0x0                   	// #0
  403bb8:	bl	401910 <__fxstat@plt>
  403bbc:	cbz	w0, 403b4c <ferror@plt+0x21ac>
  403bc0:	bl	401980 <__errno_location@plt>
  403bc4:	ldr	w20, [x0]
  403bc8:	ldr	x2, [x22, #24]
  403bcc:	mov	w1, #0x3                   	// #3
  403bd0:	mov	w0, #0x0                   	// #0
  403bd4:	mov	w25, #0x0                   	// #0
  403bd8:	bl	408150 <ferror@plt+0x67b0>
  403bdc:	mov	x3, x0
  403be0:	mov	w1, w20
  403be4:	mov	x2, x24
  403be8:	mov	w0, #0x0                   	// #0
  403bec:	bl	401650 <error@plt>
  403bf0:	mov	w0, #0x0                   	// #0
  403bf4:	bl	403850 <ferror@plt+0x1eb0>
  403bf8:	and	w20, w0, #0xff
  403bfc:	bl	4039c8 <ferror@plt+0x2028>
  403c00:	and	w25, w25, w20
  403c04:	ldr	x21, [x22, #16]
  403c08:	and	w25, w25, w0
  403c0c:	cbnz	x21, 403ba4 <ferror@plt+0x2204>
  403c10:	mov	w2, #0x5                   	// #5
  403c14:	adrp	x1, 40a000 <ferror@plt+0x8660>
  403c18:	mov	x0, #0x0                   	// #0
  403c1c:	add	x1, x1, #0x810
  403c20:	bl	401920 <dcgettext@plt>
  403c24:	mov	x2, x0
  403c28:	mov	w1, #0x0                   	// #0
  403c2c:	mov	w0, #0x1                   	// #1
  403c30:	bl	401650 <error@plt>
  403c34:	mov	x20, #0x2000                	// #8192
  403c38:	cmp	x20, x19
  403c3c:	mov	x4, x21
  403c40:	csel	x20, x20, x19, ls  // ls = plast
  403c44:	add	x0, sp, #0xd0
  403c48:	mov	x3, x20
  403c4c:	mov	x2, #0x1                   	// #1
  403c50:	mov	x1, #0x2000                	// #8192
  403c54:	bl	401950 <__fread_unlocked_chk@plt>
  403c58:	sub	x19, x19, x0
  403c5c:	cmp	x20, x0
  403c60:	b.eq	403c74 <ferror@plt+0x22d4>  // b.none
  403c64:	ldr	x0, [x22, #16]
  403c68:	ldr	w1, [x0]
  403c6c:	tbnz	w1, #5, 403ce8 <ferror@plt+0x2348>
  403c70:	tbnz	w1, #4, 403c80 <ferror@plt+0x22e0>
  403c74:	cbz	x19, 403c88 <ferror@plt+0x22e8>
  403c78:	ldr	x21, [x22, #16]
  403c7c:	b	403c38 <ferror@plt+0x2298>
  403c80:	cbnz	x19, 403b84 <ferror@plt+0x21e4>
  403c84:	nop
  403c88:	ldp	x19, x20, [sp, #16]
  403c8c:	ldp	x21, x22, [sp, #32]
  403c90:	ldp	x23, x24, [sp, #48]
  403c94:	mov	w0, w25
  403c98:	mov	x12, #0x20d0                	// #8400
  403c9c:	ldp	x29, x30, [sp]
  403ca0:	ldr	x25, [sp, #64]
  403ca4:	add	sp, sp, x12
  403ca8:	ret
  403cac:	mov	x1, x19
  403cb0:	mov	x0, x21
  403cb4:	mov	w2, #0x1                   	// #1
  403cb8:	bl	40a130 <ferror@plt+0x8790>
  403cbc:	cmp	w0, #0x0
  403cc0:	mov	x12, #0x20d0                	// #8400
  403cc4:	csel	w25, w25, wzr, eq  // eq = none
  403cc8:	mov	w0, w25
  403ccc:	ldp	x29, x30, [sp]
  403cd0:	ldp	x19, x20, [sp, #16]
  403cd4:	ldp	x21, x22, [sp, #32]
  403cd8:	ldp	x23, x24, [sp, #48]
  403cdc:	ldr	x25, [sp, #64]
  403ce0:	add	sp, sp, x12
  403ce4:	ret
  403ce8:	mov	w25, #0x0                   	// #0
  403cec:	ldp	x19, x20, [sp, #16]
  403cf0:	ldp	x21, x22, [sp, #32]
  403cf4:	ldp	x23, x24, [sp, #48]
  403cf8:	b	403c94 <ferror@plt+0x22f4>
  403cfc:	mov	w25, #0x1                   	// #1
  403d00:	b	403c94 <ferror@plt+0x22f4>
  403d04:	nop
  403d08:	stp	x29, x30, [sp, #-128]!
  403d0c:	adrp	x4, 41f000 <ferror@plt+0x1d660>
  403d10:	mov	x29, sp
  403d14:	ldrb	w5, [x4, #504]
  403d18:	stp	x23, x24, [sp, #48]
  403d1c:	mov	x24, x1
  403d20:	add	x1, x4, #0x1f8
  403d24:	stp	x25, x26, [sp, #64]
  403d28:	mov	x25, x3
  403d2c:	stp	x27, x28, [sp, #80]
  403d30:	str	x0, [sp, #104]
  403d34:	str	x1, [sp, #120]
  403d38:	cbz	w5, 403d44 <ferror@plt+0x23a4>
  403d3c:	ldrb	w1, [x1, #1]
  403d40:	cbz	w1, 403f7c <ferror@plt+0x25dc>
  403d44:	adrp	x6, 41f000 <ferror@plt+0x1d660>
  403d48:	add	x27, x6, #0x2b0
  403d4c:	ldr	x0, [x27, #64]
  403d50:	strb	wzr, [x27, #56]
  403d54:	cbz	x0, 403f60 <ferror@plt+0x25c0>
  403d58:	adrp	x26, 40b000 <ferror@plt+0x9660>
  403d5c:	adrp	x23, 41f000 <ferror@plt+0x1d660>
  403d60:	adrp	x28, 40c000 <ferror@plt+0xa660>
  403d64:	add	x26, x26, #0xce0
  403d68:	add	x23, x23, #0x290
  403d6c:	add	x28, x28, #0x980
  403d70:	stp	x19, x20, [sp, #16]
  403d74:	mov	x20, #0x0                   	// #0
  403d78:	stp	x21, x22, [sp, #32]
  403d7c:	mov	x22, #0x0                   	// #0
  403d80:	b	403e00 <ferror@plt+0x2460>
  403d84:	ldr	x2, [x27, #80]
  403d88:	mov	w1, #0x0                   	// #0
  403d8c:	ldr	x0, [sp, #104]
  403d90:	blr	x2
  403d94:	ldr	x5, [x27, #72]
  403d98:	sxtw	x1, w21
  403d9c:	sxtw	x0, w19
  403da0:	mov	x2, x25
  403da4:	add	x5, x5, x20
  403da8:	add	x3, x5, #0x10
  403dac:	ldr	w4, [x5, #28]
  403db0:	ldr	x7, [x5, #8]
  403db4:	ldr	w5, [x5, #32]
  403db8:	blr	x7
  403dbc:	ldr	x0, [x27, #72]
  403dc0:	add	x0, x0, x20
  403dc4:	ldrb	w1, [x0, #24]
  403dc8:	cbnz	w1, 403e44 <ferror@plt+0x24a4>
  403dcc:	ldr	x0, [x23]
  403dd0:	ldp	x1, x2, [x0, #40]
  403dd4:	cmp	x1, x2
  403dd8:	b.cs	403f38 <ferror@plt+0x2598>  // b.hs, b.nlast
  403ddc:	add	x2, x1, #0x1
  403de0:	str	x2, [x0, #40]
  403de4:	ldr	x0, [x27, #64]
  403de8:	mov	w2, #0xa                   	// #10
  403dec:	strb	w2, [x1]
  403df0:	add	x22, x22, #0x1
  403df4:	add	x20, x20, #0x28
  403df8:	cmp	x0, x22
  403dfc:	b.ls	403f58 <ferror@plt+0x25b8>  // b.plast
  403e00:	ldr	x1, [x27, #72]
  403e04:	add	x0, x26, #0x90
  403e08:	ldr	x19, [x27, #48]
  403e0c:	add	x1, x1, x20
  403e10:	sub	x21, x19, x24
  403e14:	ldr	w1, [x1, #4]
  403e18:	ldrsw	x0, [x0, x1, lsl #2]
  403e1c:	udiv	x19, x19, x0
  403e20:	udiv	x21, x21, x0
  403e24:	cbz	x22, 403d84 <ferror@plt+0x23e4>
  403e28:	ldr	w2, [x27]
  403e2c:	mov	x3, x28
  403e30:	adrp	x1, 40a000 <ferror@plt+0x8660>
  403e34:	mov	w0, #0x1                   	// #1
  403e38:	add	x1, x1, #0x780
  403e3c:	bl	401760 <__printf_chk@plt>
  403e40:	b	403d94 <ferror@plt+0x23f4>
  403e44:	ldp	w2, w4, [x0, #28]
  403e48:	mov	x3, x28
  403e4c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  403e50:	mov	w0, #0x1                   	// #1
  403e54:	add	x1, x1, #0x780
  403e58:	mul	w4, w4, w21
  403e5c:	sdiv	w19, w4, w19
  403e60:	madd	w2, w2, w21, w19
  403e64:	bl	401760 <__printf_chk@plt>
  403e68:	ldr	x3, [x23]
  403e6c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  403e70:	mov	x2, #0x3                   	// #3
  403e74:	add	x0, x0, #0x840
  403e78:	mov	x1, #0x1                   	// #1
  403e7c:	bl	401610 <fwrite_unlocked@plt>
  403e80:	cbz	x24, 403f08 <ferror@plt+0x2568>
  403e84:	bl	401880 <__ctype_b_loc@plt>
  403e88:	mov	x19, x25
  403e8c:	mov	x21, x0
  403e90:	add	x7, x25, x24
  403e94:	b	403ec0 <ferror@plt+0x2520>
  403e98:	ldr	x0, [x23]
  403e9c:	mov	w1, w2
  403ea0:	ldp	x3, x5, [x0, #40]
  403ea4:	add	x4, x3, #0x1
  403ea8:	cmp	x3, x5
  403eac:	b.cs	403ef0 <ferror@plt+0x2550>  // b.hs, b.nlast
  403eb0:	str	x4, [x0, #40]
  403eb4:	cmp	x19, x7
  403eb8:	strb	w2, [x3]
  403ebc:	b.eq	403f08 <ferror@plt+0x2568>  // b.none
  403ec0:	ldrb	w2, [x19], #1
  403ec4:	mov	w1, #0x2e                  	// #46
  403ec8:	ldr	x4, [x21]
  403ecc:	ubfiz	x3, x2, #1, #8
  403ed0:	ldrh	w3, [x4, x3]
  403ed4:	tbnz	w3, #14, 403e98 <ferror@plt+0x24f8>
  403ed8:	ldr	x0, [x23]
  403edc:	mov	w2, w1
  403ee0:	ldp	x3, x5, [x0, #40]
  403ee4:	add	x4, x3, #0x1
  403ee8:	cmp	x3, x5
  403eec:	b.cc	403eb0 <ferror@plt+0x2510>  // b.lo, b.ul, b.last
  403ef0:	str	x7, [sp, #112]
  403ef4:	bl	401800 <__overflow@plt>
  403ef8:	ldr	x7, [sp, #112]
  403efc:	cmp	x19, x7
  403f00:	b.ne	403ec0 <ferror@plt+0x2520>  // b.any
  403f04:	nop
  403f08:	ldr	x0, [x23]
  403f0c:	ldp	x1, x2, [x0, #40]
  403f10:	cmp	x1, x2
  403f14:	b.cs	403fc0 <ferror@plt+0x2620>  // b.hs, b.nlast
  403f18:	add	x2, x1, #0x1
  403f1c:	str	x2, [x0, #40]
  403f20:	mov	w0, #0x3c                  	// #60
  403f24:	strb	w0, [x1]
  403f28:	ldr	x0, [x23]
  403f2c:	ldp	x1, x2, [x0, #40]
  403f30:	cmp	x1, x2
  403f34:	b.cc	403ddc <ferror@plt+0x243c>  // b.lo, b.ul, b.last
  403f38:	mov	w1, #0xa                   	// #10
  403f3c:	bl	401800 <__overflow@plt>
  403f40:	ldr	x0, [x27, #64]
  403f44:	add	x22, x22, #0x1
  403f48:	add	x20, x20, #0x28
  403f4c:	cmp	x22, x0
  403f50:	b.cc	403e00 <ferror@plt+0x2460>  // b.lo, b.ul, b.last
  403f54:	nop
  403f58:	ldp	x19, x20, [sp, #16]
  403f5c:	ldp	x21, x22, [sp, #32]
  403f60:	ldr	x0, [sp, #120]
  403f64:	ldp	x23, x24, [sp, #48]
  403f68:	ldp	x25, x26, [sp, #64]
  403f6c:	ldp	x27, x28, [sp, #80]
  403f70:	strb	wzr, [x0, #1]
  403f74:	ldp	x29, x30, [sp], #128
  403f78:	ret
  403f7c:	adrp	x6, 41f000 <ferror@plt+0x1d660>
  403f80:	add	x27, x6, #0x2b0
  403f84:	mov	x0, x2
  403f88:	ldr	x2, [x27, #48]
  403f8c:	cmp	x2, x24
  403f90:	b.ne	403d4c <ferror@plt+0x23ac>  // b.any
  403f94:	mov	x1, x3
  403f98:	bl	401830 <memcmp@plt>
  403f9c:	cbnz	w0, 403d4c <ferror@plt+0x23ac>
  403fa0:	ldrb	w0, [x27, #56]
  403fa4:	cbnz	w0, 403f60 <ferror@plt+0x25c0>
  403fa8:	adrp	x0, 40a000 <ferror@plt+0x8660>
  403fac:	add	x0, x0, #0x838
  403fb0:	bl	401810 <puts@plt>
  403fb4:	mov	w0, #0x1                   	// #1
  403fb8:	strb	w0, [x27, #56]
  403fbc:	b	403f60 <ferror@plt+0x25c0>
  403fc0:	mov	w1, #0x3c                  	// #60
  403fc4:	bl	401800 <__overflow@plt>
  403fc8:	b	403dcc <ferror@plt+0x242c>
  403fcc:	nop
  403fd0:	stp	x29, x30, [sp, #-48]!
  403fd4:	mov	x29, sp
  403fd8:	str	x21, [sp, #32]
  403fdc:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  403fe0:	stp	x19, x20, [sp, #16]
  403fe4:	mov	x19, x0
  403fe8:	and	w20, w1, #0xff
  403fec:	ldr	x0, [x21, #656]
  403ff0:	ldp	x1, x2, [x0, #40]
  403ff4:	cmp	x1, x2
  403ff8:	b.cs	40405c <ferror@plt+0x26bc>  // b.hs, b.nlast
  403ffc:	add	x2, x1, #0x1
  404000:	str	x2, [x0, #40]
  404004:	mov	w0, #0x28                  	// #40
  404008:	strb	w0, [x1]
  40400c:	mov	x0, x19
  404010:	mov	w1, #0x29                  	// #41
  404014:	bl	402b48 <ferror@plt+0x11a8>
  404018:	cbz	w20, 404038 <ferror@plt+0x2698>
  40401c:	ldr	x0, [x21, #656]
  404020:	ldp	x1, x2, [x0, #40]
  404024:	cmp	x1, x2
  404028:	b.cs	404048 <ferror@plt+0x26a8>  // b.hs, b.nlast
  40402c:	add	x2, x1, #0x1
  404030:	str	x2, [x0, #40]
  404034:	strb	w20, [x1]
  404038:	ldp	x19, x20, [sp, #16]
  40403c:	ldr	x21, [sp, #32]
  404040:	ldp	x29, x30, [sp], #48
  404044:	ret
  404048:	mov	w1, w20
  40404c:	ldp	x19, x20, [sp, #16]
  404050:	ldr	x21, [sp, #32]
  404054:	ldp	x29, x30, [sp], #48
  404058:	b	401800 <__overflow@plt>
  40405c:	mov	w1, #0x28                  	// #40
  404060:	bl	401800 <__overflow@plt>
  404064:	b	40400c <ferror@plt+0x266c>
  404068:	stp	x29, x30, [sp, #-112]!
  40406c:	mov	x29, sp
  404070:	stp	x21, x22, [sp, #32]
  404074:	mov	x21, x0
  404078:	stp	x27, x28, [sp, #80]
  40407c:	ldrb	w0, [x0]
  404080:	cbz	w0, 4045fc <ferror@plt+0x2c5c>
  404084:	stp	x25, x26, [sp, #64]
  404088:	adrp	x25, 41f000 <ferror@plt+0x1d660>
  40408c:	add	x25, x25, #0x2b0
  404090:	adrp	x22, 40b000 <ferror@plt+0x9660>
  404094:	mov	x26, x21
  404098:	add	x0, x22, #0xce0
  40409c:	stp	x19, x20, [sp, #16]
  4040a0:	mov	x20, #0xcccccccccccccccc    	// #-3689348814741910324
  4040a4:	ldr	x1, [x25, #64]
  4040a8:	movk	x20, #0xcccd
  4040ac:	stp	x23, x24, [sp, #48]
  4040b0:	str	x0, [sp, #96]
  4040b4:	add	x0, x0, #0x170
  4040b8:	str	x0, [sp, #104]
  4040bc:	nop
  4040c0:	ldr	x2, [x25, #88]
  4040c4:	ldr	x0, [x25, #72]
  4040c8:	cmp	x2, x1
  4040cc:	b.ls	40417c <ferror@plt+0x27dc>  // b.plast
  4040d0:	add	x1, x1, x1, lsl #2
  4040d4:	adds	x19, x0, x1, lsl #3
  4040d8:	b.eq	4047d0 <ferror@plt+0x2e30>  // b.none
  4040dc:	ldrb	w0, [x26]
  4040e0:	cmp	w0, #0x61
  4040e4:	b.eq	4041b4 <ferror@plt+0x2814>  // b.none
  4040e8:	sub	w1, w0, #0x63
  4040ec:	and	w1, w1, #0xff
  4040f0:	cmp	w1, #0x15
  4040f4:	b.hi	40411c <ferror@plt+0x277c>  // b.pmore
  4040f8:	mov	x27, #0x1                   	// #1
  4040fc:	mov	x4, #0x1002                	// #4098
  404100:	movk	x4, #0x24, lsl #16
  404104:	lsl	x1, x27, x1
  404108:	ands	x4, x1, x4
  40410c:	b.ne	4042e8 <ferror@plt+0x2948>  // b.any
  404110:	and	w28, w1, #0x1
  404114:	tbnz	w1, #0, 4042d0 <ferror@plt+0x2930>
  404118:	tbnz	w1, #3, 404210 <ferror@plt+0x2870>
  40411c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404120:	add	x1, x1, #0x9a0
  404124:	mov	w2, #0x5                   	// #5
  404128:	mov	x0, #0x0                   	// #0
  40412c:	bl	401920 <dcgettext@plt>
  404130:	ldrb	w20, [x26]
  404134:	mov	x19, x0
  404138:	mov	x0, x21
  40413c:	bl	408a58 <ferror@plt+0x70b8>
  404140:	mov	w28, #0x0                   	// #0
  404144:	mov	x4, x0
  404148:	mov	w3, w20
  40414c:	mov	x2, x19
  404150:	mov	w1, #0x0                   	// #0
  404154:	mov	w0, #0x0                   	// #0
  404158:	bl	401650 <error@plt>
  40415c:	mov	w0, w28
  404160:	ldp	x19, x20, [sp, #16]
  404164:	ldp	x21, x22, [sp, #32]
  404168:	ldp	x23, x24, [sp, #48]
  40416c:	ldp	x25, x26, [sp, #64]
  404170:	ldp	x27, x28, [sp, #80]
  404174:	ldp	x29, x30, [sp], #112
  404178:	ret
  40417c:	cbz	x0, 404510 <ferror@plt+0x2b70>
  404180:	mov	x1, #0x2222222222222222    	// #2459565876494606882
  404184:	movk	x1, #0x222, lsl #48
  404188:	cmp	x2, x1
  40418c:	b.cs	404530 <ferror@plt+0x2b90>  // b.hs, b.nlast
  404190:	add	x1, x2, #0x1
  404194:	add	x2, x1, x2, lsr #1
  404198:	add	x1, x2, x2, lsl #2
  40419c:	lsl	x1, x1, #3
  4041a0:	str	x2, [x25, #88]
  4041a4:	bl	4095c8 <ferror@plt+0x7c28>
  4041a8:	str	x0, [x25, #72]
  4041ac:	ldr	x1, [x25, #64]
  4041b0:	b	4040d0 <ferror@plt+0x2730>
  4041b4:	adrp	x0, 402000 <ferror@plt+0x660>
  4041b8:	add	x24, x26, #0x1
  4041bc:	add	x0, x0, #0xd00
  4041c0:	mov	w28, #0x3                   	// #3
  4041c4:	mov	w23, #0x5                   	// #5
  4041c8:	mov	w27, #0x1                   	// #1
  4041cc:	stp	w23, w27, [x19]
  4041d0:	str	x0, [x19, #8]
  4041d4:	str	w28, [x19, #28]
  4041d8:	ldrb	w0, [x24]
  4041dc:	cmp	w0, #0x7a
  4041e0:	cset	w0, eq  // eq = none
  4041e4:	strb	w0, [x19, #24]
  4041e8:	add	x24, x24, x0
  4041ec:	cmp	x24, x26
  4041f0:	b.eq	4047ac <ferror@plt+0x2e0c>  // b.none
  4041f4:	ldr	x1, [x25, #64]
  4041f8:	ldrb	w0, [x24]
  4041fc:	add	x1, x1, #0x1
  404200:	str	x1, [x25, #64]
  404204:	cbz	w0, 4045f0 <ferror@plt+0x2c50>
  404208:	mov	x26, x24
  40420c:	b	4040c0 <ferror@plt+0x2720>
  404210:	ldrb	w0, [x26, #1]
  404214:	cmp	w0, #0x46
  404218:	b.eq	4045ac <ferror@plt+0x2c0c>  // b.none
  40421c:	cmp	w0, #0x4c
  404220:	b.eq	404534 <ferror@plt+0x2b94>  // b.none
  404224:	cmp	w0, #0x44
  404228:	b.eq	4045b8 <ferror@plt+0x2c18>  // b.none
  40422c:	sub	w0, w0, #0x30
  404230:	add	x2, x26, #0x1
  404234:	cmp	w0, #0x9
  404238:	add	x24, x26, #0x2
  40423c:	sxtw	x0, w0
  404240:	b.hi	404790 <ferror@plt+0x2df0>  // b.pmore
  404244:	nop
  404248:	ldrb	w1, [x24]
  40424c:	add	x4, x4, x4, lsl #2
  404250:	sub	w1, w1, #0x30
  404254:	add	x4, x0, x4, lsl #1
  404258:	cmp	w1, #0x9
  40425c:	b.hi	4046f8 <ferror@plt+0x2d58>  // b.pmore
  404260:	sxtw	x0, w1
  404264:	add	x24, x24, #0x1
  404268:	mvn	x1, x0
  40426c:	umulh	x1, x1, x20
  404270:	cmp	x4, x1, lsr #3
  404274:	b.ls	404248 <ferror@plt+0x28a8>  // b.plast
  404278:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40427c:	add	x1, x1, #0x9e0
  404280:	mov	w2, #0x5                   	// #5
  404284:	mov	x0, #0x0                   	// #0
  404288:	bl	401920 <dcgettext@plt>
  40428c:	mov	x19, x0
  404290:	mov	x0, x21
  404294:	bl	408a58 <ferror@plt+0x70b8>
  404298:	mov	x2, x19
  40429c:	mov	x3, x0
  4042a0:	mov	w1, #0x0                   	// #0
  4042a4:	mov	w0, #0x0                   	// #0
  4042a8:	mov	w28, #0x0                   	// #0
  4042ac:	bl	401650 <error@plt>
  4042b0:	mov	w0, w28
  4042b4:	ldp	x19, x20, [sp, #16]
  4042b8:	ldp	x21, x22, [sp, #32]
  4042bc:	ldp	x23, x24, [sp, #48]
  4042c0:	ldp	x25, x26, [sp, #64]
  4042c4:	ldp	x27, x28, [sp, #80]
  4042c8:	ldp	x29, x30, [sp], #112
  4042cc:	ret
  4042d0:	adrp	x0, 403000 <ferror@plt+0x1660>
  4042d4:	add	x24, x26, #0x1
  4042d8:	add	x0, x0, #0x6a0
  4042dc:	mov	w28, #0x3                   	// #3
  4042e0:	mov	w23, #0x6                   	// #6
  4042e4:	b	4041cc <ferror@plt+0x282c>
  4042e8:	ldrb	w1, [x26, #1]
  4042ec:	cmp	w1, #0x4c
  4042f0:	b.eq	4045e0 <ferror@plt+0x2c40>  // b.none
  4042f4:	b.hi	4043b0 <ferror@plt+0x2a10>  // b.pmore
  4042f8:	cmp	w1, #0x43
  4042fc:	b.eq	4045d0 <ferror@plt+0x2c30>  // b.none
  404300:	cmp	w1, #0x49
  404304:	b.ne	404614 <ferror@plt+0x2c74>  // b.any
  404308:	ldr	w27, [x25, #112]
  40430c:	add	x24, x26, #0x2
  404310:	mov	x28, #0x4                   	// #4
  404314:	cmp	w0, #0x75
  404318:	b.eq	4043cc <ferror@plt+0x2a2c>  // b.none
  40431c:	b.hi	40446c <ferror@plt+0x2acc>  // b.pmore
  404320:	cmp	w0, #0x64
  404324:	b.ne	404414 <ferror@plt+0x2a74>  // b.any
  404328:	ldr	x1, [sp, #96]
  40432c:	sub	w0, w27, #0x4
  404330:	cmp	w0, #0x2
  404334:	add	x22, x19, #0x10
  404338:	add	x5, x1, #0xd0
  40433c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  404340:	adrp	x4, 40a000 <ferror@plt+0x8660>
  404344:	add	x0, x0, #0x850
  404348:	add	x4, x4, #0x848
  40434c:	adrp	x3, 40a000 <ferror@plt+0x8660>
  404350:	csel	x4, x4, x0, cc  // cc = lo, ul, last
  404354:	ldr	w28, [x5, x28, lsl #2]
  404358:	mov	x0, x22
  40435c:	add	x3, x3, #0x8f8
  404360:	mov	x2, #0x8                   	// #8
  404364:	mov	w23, #0x0                   	// #0
  404368:	mov	w1, #0x1                   	// #1
  40436c:	bl	401630 <__sprintf_chk@plt>
  404370:	mov	x0, x22
  404374:	bl	401620 <strlen@plt>
  404378:	cmp	x0, #0x7
  40437c:	b.hi	4047f4 <ferror@plt+0x2e54>  // b.pmore
  404380:	cmp	w27, #0x3
  404384:	b.eq	404770 <ferror@plt+0x2dd0>  // b.none
  404388:	b.hi	4044e8 <ferror@plt+0x2b48>  // b.pmore
  40438c:	cmp	w27, #0x1
  404390:	b.ne	4044c4 <ferror@plt+0x2b24>  // b.any
  404394:	cmp	w23, #0x0
  404398:	adrp	x1, 403000 <ferror@plt+0x1660>
  40439c:	adrp	x0, 403000 <ferror@plt+0x1660>
  4043a0:	add	x1, x1, #0x280
  4043a4:	add	x0, x0, #0x310
  4043a8:	csel	x0, x0, x1, eq  // eq = none
  4043ac:	b	4041cc <ferror@plt+0x282c>
  4043b0:	cmp	w1, #0x53
  4043b4:	b.ne	40479c <ferror@plt+0x2dfc>  // b.any
  4043b8:	ldr	w27, [x25, #104]
  4043bc:	add	x24, x26, #0x2
  4043c0:	cmp	w0, #0x75
  4043c4:	mov	x28, #0x2                   	// #2
  4043c8:	b.ne	40431c <ferror@plt+0x297c>  // b.any
  4043cc:	sub	w0, w27, #0x4
  4043d0:	add	x22, x19, #0x10
  4043d4:	ldr	x5, [sp, #104]
  4043d8:	cmp	w0, #0x2
  4043dc:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4043e0:	adrp	x4, 40a000 <ferror@plt+0x8660>
  4043e4:	add	x1, x1, #0x870
  4043e8:	add	x4, x4, #0x868
  4043ec:	csel	x4, x4, x1, cc  // cc = lo, ul, last
  4043f0:	ldr	w28, [x5, x28, lsl #2]
  4043f4:	mov	w1, #0x1                   	// #1
  4043f8:	mov	x0, x22
  4043fc:	mov	w23, w1
  404400:	adrp	x3, 40a000 <ferror@plt+0x8660>
  404404:	mov	x2, #0x8                   	// #8
  404408:	add	x3, x3, #0x8f8
  40440c:	bl	401630 <__sprintf_chk@plt>
  404410:	b	404370 <ferror@plt+0x29d0>
  404414:	cmp	w0, #0x6f
  404418:	b.ne	404814 <ferror@plt+0x2e74>  // b.any
  40441c:	ldr	x0, [sp, #96]
  404420:	add	x22, x19, #0x10
  404424:	adrp	x5, 40a000 <ferror@plt+0x8660>
  404428:	add	x5, x5, #0x858
  40442c:	add	x1, x0, #0x120
  404430:	sub	w0, w27, #0x4
  404434:	cmp	w0, #0x2
  404438:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40443c:	add	x0, x0, #0x860
  404440:	adrp	x3, 40a000 <ferror@plt+0x8660>
  404444:	ldr	w28, [x1, x28, lsl #2]
  404448:	csel	x5, x5, x0, cc  // cc = lo, ul, last
  40444c:	add	x3, x3, #0x900
  404450:	mov	x0, x22
  404454:	mov	w4, w28
  404458:	mov	x2, #0x8                   	// #8
  40445c:	mov	w23, #0x2                   	// #2
  404460:	mov	w1, #0x1                   	// #1
  404464:	bl	401630 <__sprintf_chk@plt>
  404468:	b	404370 <ferror@plt+0x29d0>
  40446c:	cmp	w0, #0x78
  404470:	b.ne	404814 <ferror@plt+0x2e74>  // b.any
  404474:	ldr	x0, [sp, #96]
  404478:	add	x22, x19, #0x10
  40447c:	adrp	x5, 40a000 <ferror@plt+0x8660>
  404480:	add	x5, x5, #0x878
  404484:	add	x1, x0, #0x1c0
  404488:	sub	w0, w27, #0x4
  40448c:	cmp	w0, #0x2
  404490:	adrp	x0, 40a000 <ferror@plt+0x8660>
  404494:	add	x0, x0, #0x880
  404498:	adrp	x3, 40a000 <ferror@plt+0x8660>
  40449c:	ldr	w28, [x1, x28, lsl #2]
  4044a0:	csel	x5, x5, x0, cc  // cc = lo, ul, last
  4044a4:	add	x3, x3, #0x900
  4044a8:	mov	x0, x22
  4044ac:	mov	w4, w28
  4044b0:	mov	x2, #0x8                   	// #8
  4044b4:	mov	w23, #0x3                   	// #3
  4044b8:	mov	w1, #0x1                   	// #1
  4044bc:	bl	401630 <__sprintf_chk@plt>
  4044c0:	b	404370 <ferror@plt+0x29d0>
  4044c4:	cmp	w27, #0x2
  4044c8:	b.ne	404814 <ferror@plt+0x2e74>  // b.any
  4044cc:	cmp	w23, #0x0
  4044d0:	adrp	x1, 403000 <ferror@plt+0x1660>
  4044d4:	adrp	x0, 403000 <ferror@plt+0x1660>
  4044d8:	add	x1, x1, #0xb0
  4044dc:	add	x0, x0, #0x198
  4044e0:	csel	x0, x0, x1, eq  // eq = none
  4044e4:	b	4041cc <ferror@plt+0x282c>
  4044e8:	cmp	w27, #0x4
  4044ec:	b.ne	4044fc <ferror@plt+0x2b5c>  // b.any
  4044f0:	adrp	x0, 402000 <ferror@plt+0x660>
  4044f4:	add	x0, x0, #0xed8
  4044f8:	b	4041cc <ferror@plt+0x282c>
  4044fc:	cmp	w27, #0x5
  404500:	b.ne	404814 <ferror@plt+0x2e74>  // b.any
  404504:	adrp	x0, 402000 <ferror@plt+0x660>
  404508:	add	x0, x0, #0xdf8
  40450c:	b	4041cc <ferror@plt+0x282c>
  404510:	cbz	x2, 4045c4 <ferror@plt+0x2c24>
  404514:	mov	x1, #0x28                  	// #40
  404518:	umulh	x3, x2, x1
  40451c:	mul	x1, x2, x1
  404520:	cmp	x3, #0x0
  404524:	cset	x3, ne  // ne = any
  404528:	tbnz	x1, #63, 404530 <ferror@plt+0x2b90>
  40452c:	cbz	x3, 404198 <ferror@plt+0x27f8>
  404530:	bl	409760 <ferror@plt+0x7dc0>
  404534:	ldr	w27, [x25, #208]
  404538:	add	x24, x26, #0x2
  40453c:	bl	4016b0 <localeconv@plt>
  404540:	mov	x28, #0x1                   	// #1
  404544:	ldr	x0, [x0]
  404548:	ldrb	w1, [x0]
  40454c:	cbz	w1, 404558 <ferror@plt+0x2bb8>
  404550:	bl	401620 <strlen@plt>
  404554:	mov	x28, x0
  404558:	cmp	w27, #0x7
  40455c:	b.eq	404598 <ferror@plt+0x2bf8>  // b.none
  404560:	cmp	w27, #0x8
  404564:	b.ne	40457c <ferror@plt+0x2bdc>  // b.any
  404568:	adrp	x0, 403000 <ferror@plt+0x1660>
  40456c:	add	w28, w28, #0x2b
  404570:	add	x0, x0, #0x3a0
  404574:	mov	w23, #0x4                   	// #4
  404578:	b	4041cc <ferror@plt+0x282c>
  40457c:	cmp	w27, #0x6
  404580:	b.ne	404814 <ferror@plt+0x2e74>  // b.any
  404584:	adrp	x0, 403000 <ferror@plt+0x1660>
  404588:	add	w28, w28, #0xe
  40458c:	add	x0, x0, #0x588
  404590:	mov	w23, #0x4                   	// #4
  404594:	b	4041cc <ferror@plt+0x282c>
  404598:	adrp	x0, 403000 <ferror@plt+0x1660>
  40459c:	add	w28, w28, #0x17
  4045a0:	add	x0, x0, #0x498
  4045a4:	mov	w23, #0x4                   	// #4
  4045a8:	b	4041cc <ferror@plt+0x282c>
  4045ac:	ldr	w27, [x25, #160]
  4045b0:	add	x24, x26, #0x2
  4045b4:	b	40453c <ferror@plt+0x2b9c>
  4045b8:	ldr	w27, [x25, #176]
  4045bc:	add	x24, x26, #0x2
  4045c0:	b	40453c <ferror@plt+0x2b9c>
  4045c4:	mov	x1, #0x78                  	// #120
  4045c8:	mov	x2, #0x3                   	// #3
  4045cc:	b	4041a0 <ferror@plt+0x2800>
  4045d0:	mov	x28, x27
  4045d4:	add	x24, x26, #0x2
  4045d8:	ldr	w27, [x25, #100]
  4045dc:	b	404314 <ferror@plt+0x2974>
  4045e0:	ldr	w27, [x25, #128]
  4045e4:	add	x24, x26, #0x2
  4045e8:	mov	x28, #0x8                   	// #8
  4045ec:	b	404314 <ferror@plt+0x2974>
  4045f0:	ldp	x19, x20, [sp, #16]
  4045f4:	ldp	x23, x24, [sp, #48]
  4045f8:	ldp	x25, x26, [sp, #64]
  4045fc:	mov	w28, #0x1                   	// #1
  404600:	mov	w0, w28
  404604:	ldp	x21, x22, [sp, #32]
  404608:	ldp	x27, x28, [sp, #80]
  40460c:	ldp	x29, x30, [sp], #112
  404610:	ret
  404614:	sub	w1, w1, #0x30
  404618:	add	x3, x26, #0x1
  40461c:	mov	x24, x3
  404620:	cmp	w1, #0x9
  404624:	b.hi	4047a0 <ferror@plt+0x2e00>  // b.pmore
  404628:	mov	x28, #0x0                   	// #0
  40462c:	ldrb	w2, [x26, #2]
  404630:	add	x27, x28, x28, lsl #2
  404634:	sxtw	x1, w1
  404638:	sub	w2, w2, #0x30
  40463c:	add	x24, x26, #0x2
  404640:	add	x28, x1, x27, lsl #1
  404644:	cmp	w2, #0x9
  404648:	b.hi	404680 <ferror@plt+0x2ce0>  // b.pmore
  40464c:	nop
  404650:	sxtw	x1, w2
  404654:	add	x24, x24, #0x1
  404658:	mvn	x2, x1
  40465c:	umulh	x2, x2, x20
  404660:	cmp	x28, x2, lsr #3
  404664:	b.hi	404278 <ferror@plt+0x28d8>  // b.pmore
  404668:	ldrb	w2, [x24]
  40466c:	add	x27, x28, x28, lsl #2
  404670:	sub	w2, w2, #0x30
  404674:	add	x28, x1, x27, lsl #1
  404678:	cmp	w2, #0x9
  40467c:	b.ls	404650 <ferror@plt+0x2cb0>  // b.plast
  404680:	cmp	x3, x24
  404684:	b.eq	404784 <ferror@plt+0x2de4>  // b.none
  404688:	cmp	x28, #0x8
  40468c:	b.hi	40469c <ferror@plt+0x2cfc>  // b.pmore
  404690:	add	x1, x25, #0x60
  404694:	ldr	w27, [x1, x28, lsl #2]
  404698:	cbnz	w27, 404314 <ferror@plt+0x2974>
  40469c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4046a0:	add	x1, x1, #0x8a8
  4046a4:	mov	w2, #0x5                   	// #5
  4046a8:	mov	x0, #0x0                   	// #0
  4046ac:	bl	401920 <dcgettext@plt>
  4046b0:	mov	x19, x0
  4046b4:	mov	x0, x21
  4046b8:	bl	408a58 <ferror@plt+0x70b8>
  4046bc:	mov	x4, x28
  4046c0:	mov	x3, x0
  4046c4:	mov	x2, x19
  4046c8:	mov	w1, #0x0                   	// #0
  4046cc:	mov	w0, #0x0                   	// #0
  4046d0:	mov	w28, #0x0                   	// #0
  4046d4:	bl	401650 <error@plt>
  4046d8:	mov	w0, w28
  4046dc:	ldp	x19, x20, [sp, #16]
  4046e0:	ldp	x21, x22, [sp, #32]
  4046e4:	ldp	x23, x24, [sp, #48]
  4046e8:	ldp	x25, x26, [sp, #64]
  4046ec:	ldp	x27, x28, [sp, #80]
  4046f0:	ldp	x29, x30, [sp], #112
  4046f4:	ret
  4046f8:	cmp	x2, x24
  4046fc:	b.eq	40477c <ferror@plt+0x2ddc>  // b.none
  404700:	cmp	x4, #0x10
  404704:	b.hi	404714 <ferror@plt+0x2d74>  // b.pmore
  404708:	add	x0, x25, #0x90
  40470c:	ldr	w27, [x0, x4, lsl #2]
  404710:	cbnz	w27, 40453c <ferror@plt+0x2b9c>
  404714:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404718:	add	x1, x1, #0x948
  40471c:	mov	w2, #0x5                   	// #5
  404720:	mov	x0, #0x0                   	// #0
  404724:	str	x4, [sp, #96]
  404728:	bl	401920 <dcgettext@plt>
  40472c:	mov	x19, x0
  404730:	mov	x0, x21
  404734:	bl	408a58 <ferror@plt+0x70b8>
  404738:	mov	x3, x0
  40473c:	ldr	x4, [sp, #96]
  404740:	mov	x2, x19
  404744:	mov	w1, #0x0                   	// #0
  404748:	mov	w0, #0x0                   	// #0
  40474c:	bl	401650 <error@plt>
  404750:	mov	w0, w28
  404754:	ldp	x19, x20, [sp, #16]
  404758:	ldp	x21, x22, [sp, #32]
  40475c:	ldp	x23, x24, [sp, #48]
  404760:	ldp	x25, x26, [sp, #64]
  404764:	ldp	x27, x28, [sp, #80]
  404768:	ldp	x29, x30, [sp], #112
  40476c:	ret
  404770:	adrp	x0, 402000 <ferror@plt+0x660>
  404774:	add	x0, x0, #0xfb8
  404778:	b	4041cc <ferror@plt+0x282c>
  40477c:	ldr	w27, [x25, #176]
  404780:	b	40453c <ferror@plt+0x2b9c>
  404784:	ldr	w27, [x25, #112]
  404788:	mov	x28, #0x4                   	// #4
  40478c:	b	404314 <ferror@plt+0x2974>
  404790:	ldr	w27, [x25, #176]
  404794:	mov	x24, x2
  404798:	b	40453c <ferror@plt+0x2b9c>
  40479c:	add	x24, x26, #0x1
  4047a0:	ldr	w27, [x25, #112]
  4047a4:	mov	x28, #0x4                   	// #4
  4047a8:	b	404314 <ferror@plt+0x2974>
  4047ac:	adrp	x3, 40b000 <ferror@plt+0x9660>
  4047b0:	add	x3, x3, #0xce0
  4047b4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4047b8:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4047bc:	add	x3, x3, #0x208
  4047c0:	add	x1, x1, #0x888
  4047c4:	add	x0, x0, #0x9d0
  4047c8:	mov	w2, #0x3e4                 	// #996
  4047cc:	bl	401970 <__assert_fail@plt>
  4047d0:	adrp	x3, 40b000 <ferror@plt+0x9660>
  4047d4:	add	x3, x3, #0xce0
  4047d8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4047dc:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4047e0:	add	x3, x3, #0xb8
  4047e4:	add	x1, x1, #0x888
  4047e8:	add	x0, x0, #0x898
  4047ec:	mov	w2, #0x286                 	// #646
  4047f0:	bl	401970 <__assert_fail@plt>
  4047f4:	ldr	x0, [sp, #96]
  4047f8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4047fc:	mov	w2, #0x2e9                 	// #745
  404800:	add	x1, x1, #0x888
  404804:	add	x3, x0, #0xb8
  404808:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40480c:	add	x0, x0, #0x910
  404810:	bl	401970 <__assert_fail@plt>
  404814:	bl	4017e0 <abort@plt>
  404818:	stp	x29, x30, [sp, #-64]!
  40481c:	mov	x29, sp
  404820:	stp	x19, x20, [sp, #16]
  404824:	stp	x21, x22, [sp, #32]
  404828:	stp	x23, x24, [sp, #48]
  40482c:	cbz	x0, 4048e0 <ferror@plt+0x2f40>
  404830:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  404834:	add	x21, x21, #0x2b0
  404838:	mov	x20, x0
  40483c:	ldr	x0, [x21, #48]
  404840:	cmp	x0, x20
  404844:	b.cc	4048e0 <ferror@plt+0x2f40>  // b.lo, b.ul, b.last
  404848:	ldr	x3, [x21, #16]
  40484c:	str	xzr, [x2]
  404850:	mov	x24, x2
  404854:	cbz	x3, 4048d8 <ferror@plt+0x2f38>
  404858:	mov	x22, x1
  40485c:	mov	x0, #0x0                   	// #0
  404860:	mov	w19, #0x1                   	// #1
  404864:	b	404898 <ferror@plt+0x2ef8>
  404868:	bl	401980 <__errno_location@plt>
  40486c:	ldr	w0, [x0]
  404870:	bl	403850 <ferror@plt+0x1eb0>
  404874:	and	w23, w0, #0xff
  404878:	bl	4039c8 <ferror@plt+0x2028>
  40487c:	and	w0, w0, #0xff
  404880:	ldr	x3, [x21, #16]
  404884:	cmp	w23, #0x0
  404888:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40488c:	csel	w19, w19, wzr, ne  // ne = any
  404890:	cbz	x3, 4048c0 <ferror@plt+0x2f20>
  404894:	ldr	x0, [x24]
  404898:	sub	x23, x20, x0
  40489c:	mov	x2, x23
  4048a0:	add	x0, x22, x0
  4048a4:	mov	x1, #0x1                   	// #1
  4048a8:	bl	401820 <fread_unlocked@plt>
  4048ac:	ldr	x3, [x24]
  4048b0:	cmp	x23, x0
  4048b4:	add	x0, x3, x0
  4048b8:	str	x0, [x24]
  4048bc:	b.ne	404868 <ferror@plt+0x2ec8>  // b.any
  4048c0:	mov	w0, w19
  4048c4:	ldp	x19, x20, [sp, #16]
  4048c8:	ldp	x21, x22, [sp, #32]
  4048cc:	ldp	x23, x24, [sp, #48]
  4048d0:	ldp	x29, x30, [sp], #64
  4048d4:	ret
  4048d8:	mov	w19, #0x1                   	// #1
  4048dc:	b	4048c0 <ferror@plt+0x2f20>
  4048e0:	adrp	x3, 40b000 <ferror@plt+0x9660>
  4048e4:	add	x3, x3, #0xce0
  4048e8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4048ec:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4048f0:	add	x3, x3, #0x220
  4048f4:	add	x1, x1, #0x888
  4048f8:	add	x0, x0, #0x9f8
  4048fc:	mov	w2, #0x508                 	// #1288
  404900:	bl	401970 <__assert_fail@plt>
  404904:	nop
  404908:	stp	x29, x30, [sp, #-48]!
  40490c:	mov	x29, sp
  404910:	stp	x19, x20, [sp, #16]
  404914:	mov	x19, x0
  404918:	and	w20, w1, #0xff
  40491c:	mov	w1, #0x20                  	// #32
  404920:	str	x21, [sp, #32]
  404924:	bl	402b48 <ferror@plt+0x11a8>
  404928:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  40492c:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  404930:	ldr	x0, [x21, #656]
  404934:	ldr	x2, [x1, #904]
  404938:	add	x19, x19, x2
  40493c:	ldp	x1, x2, [x0, #40]
  404940:	cmp	x1, x2
  404944:	b.cs	4049a8 <ferror@plt+0x3008>  // b.hs, b.nlast
  404948:	add	x2, x1, #0x1
  40494c:	str	x2, [x0, #40]
  404950:	mov	w0, #0x28                  	// #40
  404954:	strb	w0, [x1]
  404958:	mov	x0, x19
  40495c:	mov	w1, #0x29                  	// #41
  404960:	bl	402b48 <ferror@plt+0x11a8>
  404964:	cbz	w20, 404984 <ferror@plt+0x2fe4>
  404968:	ldr	x0, [x21, #656]
  40496c:	ldp	x1, x2, [x0, #40]
  404970:	cmp	x1, x2
  404974:	b.cs	404994 <ferror@plt+0x2ff4>  // b.hs, b.nlast
  404978:	add	x2, x1, #0x1
  40497c:	str	x2, [x0, #40]
  404980:	strb	w20, [x1]
  404984:	ldp	x19, x20, [sp, #16]
  404988:	ldr	x21, [sp, #32]
  40498c:	ldp	x29, x30, [sp], #48
  404990:	ret
  404994:	mov	w1, w20
  404998:	ldp	x19, x20, [sp, #16]
  40499c:	ldr	x21, [sp, #32]
  4049a0:	ldp	x29, x30, [sp], #48
  4049a4:	b	401800 <__overflow@plt>
  4049a8:	mov	w1, #0x28                  	// #40
  4049ac:	bl	401800 <__overflow@plt>
  4049b0:	b	404958 <ferror@plt+0x2fb8>
  4049b4:	nop
  4049b8:	stp	x29, x30, [sp, #-176]!
  4049bc:	mov	x29, sp
  4049c0:	stp	x19, x20, [sp, #16]
  4049c4:	mov	w20, w0
  4049c8:	stp	x21, x22, [sp, #32]
  4049cc:	str	x23, [sp, #48]
  4049d0:	cbz	w0, 404a10 <ferror@plt+0x3070>
  4049d4:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  4049d8:	mov	w2, #0x5                   	// #5
  4049dc:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4049e0:	add	x1, x1, #0xa30
  4049e4:	ldr	x19, [x0, #632]
  4049e8:	mov	x0, #0x0                   	// #0
  4049ec:	bl	401920 <dcgettext@plt>
  4049f0:	mov	x2, x0
  4049f4:	adrp	x3, 41f000 <ferror@plt+0x1d660>
  4049f8:	mov	x0, x19
  4049fc:	mov	w1, #0x1                   	// #1
  404a00:	ldr	x3, [x3, #968]
  404a04:	bl	401860 <__fprintf_chk@plt>
  404a08:	mov	w0, w20
  404a0c:	bl	401640 <exit@plt>
  404a10:	mov	w2, #0x5                   	// #5
  404a14:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404a18:	mov	x0, #0x0                   	// #0
  404a1c:	add	x1, x1, #0xa58
  404a20:	bl	401920 <dcgettext@plt>
  404a24:	adrp	x19, 41f000 <ferror@plt+0x1d660>
  404a28:	adrp	x2, 41f000 <ferror@plt+0x1d660>
  404a2c:	mov	x1, x0
  404a30:	mov	w0, #0x1                   	// #1
  404a34:	ldr	x4, [x2, #968]
  404a38:	mov	x3, x4
  404a3c:	mov	x2, x4
  404a40:	bl	401760 <__printf_chk@plt>
  404a44:	mov	w2, #0x5                   	// #5
  404a48:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404a4c:	mov	x0, #0x0                   	// #0
  404a50:	add	x1, x1, #0xb00
  404a54:	bl	401920 <dcgettext@plt>
  404a58:	ldr	x1, [x19, #656]
  404a5c:	bl	401930 <fputs_unlocked@plt>
  404a60:	mov	w2, #0x5                   	// #5
  404a64:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404a68:	mov	x0, #0x0                   	// #0
  404a6c:	add	x1, x1, #0xbb8
  404a70:	bl	401920 <dcgettext@plt>
  404a74:	ldr	x1, [x19, #656]
  404a78:	bl	401930 <fputs_unlocked@plt>
  404a7c:	mov	w2, #0x5                   	// #5
  404a80:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404a84:	mov	x0, #0x0                   	// #0
  404a88:	add	x1, x1, #0xbf0
  404a8c:	bl	401920 <dcgettext@plt>
  404a90:	ldr	x1, [x19, #656]
  404a94:	bl	401930 <fputs_unlocked@plt>
  404a98:	mov	w2, #0x5                   	// #5
  404a9c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404aa0:	mov	x0, #0x0                   	// #0
  404aa4:	add	x1, x1, #0xd78
  404aa8:	bl	401920 <dcgettext@plt>
  404aac:	ldr	x1, [x19, #656]
  404ab0:	bl	401930 <fputs_unlocked@plt>
  404ab4:	mov	w2, #0x5                   	// #5
  404ab8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404abc:	mov	x0, #0x0                   	// #0
  404ac0:	add	x1, x1, #0xdc8
  404ac4:	bl	401920 <dcgettext@plt>
  404ac8:	ldr	x1, [x19, #656]
  404acc:	bl	401930 <fputs_unlocked@plt>
  404ad0:	mov	w2, #0x5                   	// #5
  404ad4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404ad8:	mov	x0, #0x0                   	// #0
  404adc:	add	x1, x1, #0xee8
  404ae0:	bl	401920 <dcgettext@plt>
  404ae4:	ldr	x1, [x19, #656]
  404ae8:	bl	401930 <fputs_unlocked@plt>
  404aec:	mov	w2, #0x5                   	// #5
  404af0:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404af4:	mov	x0, #0x0                   	// #0
  404af8:	add	x1, x1, #0x110
  404afc:	bl	401920 <dcgettext@plt>
  404b00:	ldr	x1, [x19, #656]
  404b04:	bl	401930 <fputs_unlocked@plt>
  404b08:	mov	w2, #0x5                   	// #5
  404b0c:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404b10:	mov	x0, #0x0                   	// #0
  404b14:	add	x1, x1, #0x140
  404b18:	bl	401920 <dcgettext@plt>
  404b1c:	ldr	x1, [x19, #656]
  404b20:	bl	401930 <fputs_unlocked@plt>
  404b24:	mov	w2, #0x5                   	// #5
  404b28:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404b2c:	mov	x0, #0x0                   	// #0
  404b30:	add	x1, x1, #0x178
  404b34:	bl	401920 <dcgettext@plt>
  404b38:	ldr	x1, [x19, #656]
  404b3c:	bl	401930 <fputs_unlocked@plt>
  404b40:	mov	w2, #0x5                   	// #5
  404b44:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404b48:	mov	x0, #0x0                   	// #0
  404b4c:	add	x1, x1, #0x2b8
  404b50:	bl	401920 <dcgettext@plt>
  404b54:	ldr	x1, [x19, #656]
  404b58:	bl	401930 <fputs_unlocked@plt>
  404b5c:	mov	w2, #0x5                   	// #5
  404b60:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404b64:	mov	x0, #0x0                   	// #0
  404b68:	add	x1, x1, #0x3d0
  404b6c:	bl	401920 <dcgettext@plt>
  404b70:	ldr	x1, [x19, #656]
  404b74:	bl	401930 <fputs_unlocked@plt>
  404b78:	mov	w2, #0x5                   	// #5
  404b7c:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404b80:	mov	x0, #0x0                   	// #0
  404b84:	add	x1, x1, #0x478
  404b88:	bl	401920 <dcgettext@plt>
  404b8c:	ldr	x1, [x19, #656]
  404b90:	bl	401930 <fputs_unlocked@plt>
  404b94:	mov	w2, #0x5                   	// #5
  404b98:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404b9c:	mov	x0, #0x0                   	// #0
  404ba0:	add	x1, x1, #0x578
  404ba4:	bl	401920 <dcgettext@plt>
  404ba8:	ldr	x1, [x19, #656]
  404bac:	bl	401930 <fputs_unlocked@plt>
  404bb0:	mov	w2, #0x5                   	// #5
  404bb4:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404bb8:	mov	x0, #0x0                   	// #0
  404bbc:	add	x1, x1, #0x670
  404bc0:	bl	401920 <dcgettext@plt>
  404bc4:	ldr	x1, [x19, #656]
  404bc8:	bl	401930 <fputs_unlocked@plt>
  404bcc:	mov	w2, #0x5                   	// #5
  404bd0:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404bd4:	mov	x0, #0x0                   	// #0
  404bd8:	add	x1, x1, #0x6d0
  404bdc:	bl	401920 <dcgettext@plt>
  404be0:	ldr	x1, [x19, #656]
  404be4:	bl	401930 <fputs_unlocked@plt>
  404be8:	adrp	x2, 40b000 <ferror@plt+0x9660>
  404bec:	add	x2, x2, #0xce0
  404bf0:	add	x2, x2, #0x230
  404bf4:	add	x0, sp, #0x40
  404bf8:	ldr	x1, [x2]
  404bfc:	ldr	x3, [x2, #8]
  404c00:	stp	x1, x3, [sp, #64]
  404c04:	ldp	x4, x5, [x2, #16]
  404c08:	stp	x4, x5, [sp, #80]
  404c0c:	ldp	x4, x5, [x2, #32]
  404c10:	stp	x4, x5, [sp, #96]
  404c14:	ldp	x4, x5, [x2, #48]
  404c18:	stp	x4, x5, [sp, #112]
  404c1c:	ldp	x4, x5, [x2, #64]
  404c20:	stp	x4, x5, [sp, #128]
  404c24:	ldp	x4, x5, [x2, #80]
  404c28:	stp	x4, x5, [sp, #144]
  404c2c:	ldp	x2, x3, [x2, #96]
  404c30:	stp	x2, x3, [sp, #160]
  404c34:	cbz	x1, 404c6c <ferror@plt+0x32cc>
  404c38:	mov	w4, #0x6f                  	// #111
  404c3c:	mov	w3, #0x64                  	// #100
  404c40:	b	404c4c <ferror@plt+0x32ac>
  404c44:	ldr	x1, [x0, #16]!
  404c48:	cbz	x1, 404c6c <ferror@plt+0x32cc>
  404c4c:	ldrb	w2, [x1]
  404c50:	cmp	w4, w2
  404c54:	b.ne	404c44 <ferror@plt+0x32a4>  // b.any
  404c58:	ldrb	w2, [x1, #1]
  404c5c:	cmp	w3, w2
  404c60:	b.ne	404c44 <ferror@plt+0x32a4>  // b.any
  404c64:	ldrb	w1, [x1, #2]
  404c68:	cbnz	w1, 404c44 <ferror@plt+0x32a4>
  404c6c:	ldr	x21, [x0, #8]
  404c70:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404c74:	mov	w2, #0x5                   	// #5
  404c78:	add	x1, x1, #0x7b8
  404c7c:	mov	x0, #0x0                   	// #0
  404c80:	cbz	x21, 404d3c <ferror@plt+0x339c>
  404c84:	bl	401920 <dcgettext@plt>
  404c88:	adrp	x22, 40b000 <ferror@plt+0x9660>
  404c8c:	add	x22, x22, #0x7d0
  404c90:	adrp	x2, 40b000 <ferror@plt+0x9660>
  404c94:	mov	x3, x22
  404c98:	add	x2, x2, #0x7f8
  404c9c:	mov	x1, x0
  404ca0:	mov	w0, #0x1                   	// #1
  404ca4:	bl	401760 <__printf_chk@plt>
  404ca8:	mov	x1, #0x0                   	// #0
  404cac:	mov	w0, #0x5                   	// #5
  404cb0:	bl	401990 <setlocale@plt>
  404cb4:	cbz	x0, 404e04 <ferror@plt+0x3464>
  404cb8:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404cbc:	mov	x2, #0x3                   	// #3
  404cc0:	add	x1, x1, #0x808
  404cc4:	adrp	x23, 40a000 <ferror@plt+0x8660>
  404cc8:	bl	401720 <strncmp@plt>
  404ccc:	add	x23, x23, #0xa18
  404cd0:	cbnz	w0, 404de4 <ferror@plt+0x3444>
  404cd4:	mov	w2, #0x5                   	// #5
  404cd8:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404cdc:	mov	x0, #0x0                   	// #0
  404ce0:	add	x1, x1, #0x858
  404ce4:	bl	401920 <dcgettext@plt>
  404ce8:	mov	x1, x0
  404cec:	mov	x3, x23
  404cf0:	mov	x2, x22
  404cf4:	mov	w0, #0x1                   	// #1
  404cf8:	bl	401760 <__printf_chk@plt>
  404cfc:	mov	w2, #0x5                   	// #5
  404d00:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404d04:	mov	x0, #0x0                   	// #0
  404d08:	add	x1, x1, #0x878
  404d0c:	bl	401920 <dcgettext@plt>
  404d10:	mov	x1, x0
  404d14:	cmp	x21, x23
  404d18:	adrp	x2, 40c000 <ferror@plt+0xa660>
  404d1c:	adrp	x3, 40a000 <ferror@plt+0x8660>
  404d20:	add	x2, x2, #0x980
  404d24:	add	x3, x3, #0xa20
  404d28:	csel	x3, x3, x2, eq  // eq = none
  404d2c:	mov	x2, x21
  404d30:	mov	w0, #0x1                   	// #1
  404d34:	bl	401760 <__printf_chk@plt>
  404d38:	b	404a08 <ferror@plt+0x3068>
  404d3c:	bl	401920 <dcgettext@plt>
  404d40:	adrp	x22, 40b000 <ferror@plt+0x9660>
  404d44:	add	x22, x22, #0x7d0
  404d48:	adrp	x2, 40b000 <ferror@plt+0x9660>
  404d4c:	mov	x3, x22
  404d50:	add	x2, x2, #0x7f8
  404d54:	mov	x1, x0
  404d58:	mov	w0, #0x1                   	// #1
  404d5c:	bl	401760 <__printf_chk@plt>
  404d60:	mov	x1, #0x0                   	// #0
  404d64:	mov	w0, #0x5                   	// #5
  404d68:	bl	401990 <setlocale@plt>
  404d6c:	cbz	x0, 404d84 <ferror@plt+0x33e4>
  404d70:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404d74:	mov	x2, #0x3                   	// #3
  404d78:	add	x1, x1, #0x808
  404d7c:	bl	401720 <strncmp@plt>
  404d80:	cbnz	w0, 404dd8 <ferror@plt+0x3438>
  404d84:	mov	w2, #0x5                   	// #5
  404d88:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404d8c:	mov	x0, #0x0                   	// #0
  404d90:	add	x1, x1, #0x858
  404d94:	adrp	x21, 40a000 <ferror@plt+0x8660>
  404d98:	bl	401920 <dcgettext@plt>
  404d9c:	add	x21, x21, #0xa18
  404da0:	mov	x1, x0
  404da4:	mov	x3, x21
  404da8:	mov	x2, x22
  404dac:	mov	w0, #0x1                   	// #1
  404db0:	bl	401760 <__printf_chk@plt>
  404db4:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404db8:	mov	w2, #0x5                   	// #5
  404dbc:	add	x1, x1, #0x878
  404dc0:	mov	x0, #0x0                   	// #0
  404dc4:	bl	401920 <dcgettext@plt>
  404dc8:	mov	x1, x0
  404dcc:	adrp	x3, 40a000 <ferror@plt+0x8660>
  404dd0:	add	x3, x3, #0xa20
  404dd4:	b	404d2c <ferror@plt+0x338c>
  404dd8:	adrp	x23, 40a000 <ferror@plt+0x8660>
  404ddc:	add	x23, x23, #0xa18
  404de0:	mov	x21, x23
  404de4:	mov	w2, #0x5                   	// #5
  404de8:	adrp	x1, 40b000 <ferror@plt+0x9660>
  404dec:	mov	x0, #0x0                   	// #0
  404df0:	add	x1, x1, #0x810
  404df4:	bl	401920 <dcgettext@plt>
  404df8:	ldr	x1, [x19, #656]
  404dfc:	bl	401930 <fputs_unlocked@plt>
  404e00:	b	404cd4 <ferror@plt+0x3334>
  404e04:	adrp	x23, 40a000 <ferror@plt+0x8660>
  404e08:	add	x23, x23, #0xa18
  404e0c:	b	404cd4 <ferror@plt+0x3334>
  404e10:	mov	w0, #0x1                   	// #1
  404e14:	b	4049b8 <ferror@plt+0x3018>
  404e18:	stp	x29, x30, [sp, #-96]!
  404e1c:	mov	x29, sp
  404e20:	stp	x23, x24, [sp, #48]
  404e24:	mov	x23, x1
  404e28:	stp	x21, x22, [sp, #32]
  404e2c:	mov	x22, x3
  404e30:	stp	x25, x26, [sp, #64]
  404e34:	mov	x26, x2
  404e38:	mov	x25, x0
  404e3c:	stp	x27, x28, [sp, #80]
  404e40:	bl	401620 <strlen@plt>
  404e44:	ldr	x28, [x23]
  404e48:	cbz	x28, 404f88 <ferror@plt+0x35e8>
  404e4c:	stp	x19, x20, [sp, #16]
  404e50:	mov	x21, x0
  404e54:	cbz	x26, 404f30 <ferror@plt+0x3590>
  404e58:	mov	x20, x26
  404e5c:	mov	w27, #0x0                   	// #0
  404e60:	mov	x24, #0xffffffffffffffff    	// #-1
  404e64:	mov	x19, #0x0                   	// #0
  404e68:	b	404e88 <ferror@plt+0x34e8>
  404e6c:	bl	401830 <memcmp@plt>
  404e70:	cmp	w0, #0x0
  404e74:	csinc	w27, w27, wzr, eq  // eq = none
  404e78:	add	x19, x19, #0x1
  404e7c:	add	x20, x20, x22
  404e80:	ldr	x28, [x23, x19, lsl #3]
  404e84:	cbz	x28, 404ee0 <ferror@plt+0x3540>
  404e88:	mov	x1, x25
  404e8c:	mov	x2, x21
  404e90:	mov	x0, x28
  404e94:	bl	401720 <strncmp@plt>
  404e98:	mov	w1, w0
  404e9c:	mov	x0, x28
  404ea0:	cbnz	w1, 404e78 <ferror@plt+0x34d8>
  404ea4:	bl	401620 <strlen@plt>
  404ea8:	mov	x3, x0
  404eac:	mov	x2, x22
  404eb0:	madd	x0, x24, x22, x26
  404eb4:	mov	x1, x20
  404eb8:	cmp	x21, x3
  404ebc:	b.eq	404f0c <ferror@plt+0x356c>  // b.none
  404ec0:	cmn	x24, #0x1
  404ec4:	b.ne	404e6c <ferror@plt+0x34cc>  // b.any
  404ec8:	mov	x24, x19
  404ecc:	add	x19, x19, #0x1
  404ed0:	add	x20, x20, x22
  404ed4:	ldr	x28, [x23, x19, lsl #3]
  404ed8:	cbnz	x28, 404e88 <ferror@plt+0x34e8>
  404edc:	nop
  404ee0:	ldp	x19, x20, [sp, #16]
  404ee4:	cmp	w27, #0x0
  404ee8:	mov	x0, #0xfffffffffffffffe    	// #-2
  404eec:	csel	x24, x24, x0, eq  // eq = none
  404ef0:	mov	x0, x24
  404ef4:	ldp	x21, x22, [sp, #32]
  404ef8:	ldp	x23, x24, [sp, #48]
  404efc:	ldp	x25, x26, [sp, #64]
  404f00:	ldp	x27, x28, [sp, #80]
  404f04:	ldp	x29, x30, [sp], #96
  404f08:	ret
  404f0c:	mov	x24, x19
  404f10:	mov	x0, x24
  404f14:	ldp	x19, x20, [sp, #16]
  404f18:	ldp	x21, x22, [sp, #32]
  404f1c:	ldp	x23, x24, [sp, #48]
  404f20:	ldp	x25, x26, [sp, #64]
  404f24:	ldp	x27, x28, [sp, #80]
  404f28:	ldp	x29, x30, [sp], #96
  404f2c:	ret
  404f30:	mov	w27, #0x0                   	// #0
  404f34:	mov	x24, #0xffffffffffffffff    	// #-1
  404f38:	mov	x19, #0x0                   	// #0
  404f3c:	b	404f50 <ferror@plt+0x35b0>
  404f40:	mov	w27, #0x1                   	// #1
  404f44:	add	x19, x19, #0x1
  404f48:	ldr	x28, [x23, x19, lsl #3]
  404f4c:	cbz	x28, 404ee0 <ferror@plt+0x3540>
  404f50:	mov	x1, x25
  404f54:	mov	x2, x21
  404f58:	mov	x0, x28
  404f5c:	bl	401720 <strncmp@plt>
  404f60:	mov	w1, w0
  404f64:	mov	x0, x28
  404f68:	cbnz	w1, 404f44 <ferror@plt+0x35a4>
  404f6c:	bl	401620 <strlen@plt>
  404f70:	cmp	x0, x21
  404f74:	b.eq	404f0c <ferror@plt+0x356c>  // b.none
  404f78:	cmn	x24, #0x1
  404f7c:	b.ne	404f40 <ferror@plt+0x35a0>  // b.any
  404f80:	mov	x24, x19
  404f84:	b	404f44 <ferror@plt+0x35a4>
  404f88:	mov	x24, #0xffffffffffffffff    	// #-1
  404f8c:	b	404ef0 <ferror@plt+0x3550>
  404f90:	stp	x29, x30, [sp, #-48]!
  404f94:	cmn	x2, #0x1
  404f98:	mov	x29, sp
  404f9c:	stp	x19, x20, [sp, #16]
  404fa0:	mov	x20, x0
  404fa4:	str	x21, [sp, #32]
  404fa8:	mov	x21, x1
  404fac:	b.eq	40500c <ferror@plt+0x366c>  // b.none
  404fb0:	adrp	x1, 40c000 <ferror@plt+0xa660>
  404fb4:	mov	w2, #0x5                   	// #5
  404fb8:	add	x1, x1, #0x1b0
  404fbc:	mov	x0, #0x0                   	// #0
  404fc0:	bl	401920 <dcgettext@plt>
  404fc4:	mov	x19, x0
  404fc8:	mov	x2, x21
  404fcc:	mov	w1, #0x8                   	// #8
  404fd0:	mov	w0, #0x0                   	// #0
  404fd4:	bl	407730 <ferror@plt+0x5d90>
  404fd8:	mov	x1, x20
  404fdc:	mov	x20, x0
  404fe0:	mov	w0, #0x1                   	// #1
  404fe4:	bl	4088d8 <ferror@plt+0x6f38>
  404fe8:	mov	x3, x20
  404fec:	mov	x2, x19
  404ff0:	ldp	x19, x20, [sp, #16]
  404ff4:	mov	x4, x0
  404ff8:	ldr	x21, [sp, #32]
  404ffc:	mov	w1, #0x0                   	// #0
  405000:	ldp	x29, x30, [sp], #48
  405004:	mov	w0, #0x0                   	// #0
  405008:	b	401650 <error@plt>
  40500c:	adrp	x1, 40c000 <ferror@plt+0xa660>
  405010:	mov	w2, #0x5                   	// #5
  405014:	add	x1, x1, #0x190
  405018:	mov	x0, #0x0                   	// #0
  40501c:	bl	401920 <dcgettext@plt>
  405020:	mov	x19, x0
  405024:	b	404fc8 <ferror@plt+0x3628>
  405028:	stp	x29, x30, [sp, #-112]!
  40502c:	mov	x29, sp
  405030:	stp	x27, x28, [sp, #80]
  405034:	adrp	x28, 41f000 <ferror@plt+0x1d660>
  405038:	stp	x19, x20, [sp, #16]
  40503c:	mov	x20, x1
  405040:	adrp	x1, 40c000 <ferror@plt+0xa660>
  405044:	add	x1, x1, #0x1d0
  405048:	stp	x21, x22, [sp, #32]
  40504c:	mov	x22, x2
  405050:	mov	w2, #0x5                   	// #5
  405054:	stp	x23, x24, [sp, #48]
  405058:	mov	x24, x0
  40505c:	mov	x0, #0x0                   	// #0
  405060:	bl	401920 <dcgettext@plt>
  405064:	ldr	x1, [x28, #632]
  405068:	bl	401930 <fputs_unlocked@plt>
  40506c:	ldr	x21, [x24]
  405070:	cbz	x21, 4050e8 <ferror@plt+0x3748>
  405074:	adrp	x27, 40c000 <ferror@plt+0xa660>
  405078:	add	x27, x27, #0x1f0
  40507c:	stp	x25, x26, [sp, #64]
  405080:	adrp	x26, 40c000 <ferror@plt+0xa660>
  405084:	add	x25, x28, #0x278
  405088:	add	x26, x26, #0x1e8
  40508c:	mov	x23, #0x0                   	// #0
  405090:	mov	x19, #0x0                   	// #0
  405094:	nop
  405098:	cbz	x19, 4050b0 <ferror@plt+0x3710>
  40509c:	mov	x2, x22
  4050a0:	mov	x1, x20
  4050a4:	mov	x0, x23
  4050a8:	bl	401830 <memcmp@plt>
  4050ac:	cbz	w0, 405120 <ferror@plt+0x3780>
  4050b0:	ldr	x23, [x25]
  4050b4:	mov	x0, x21
  4050b8:	bl	408a58 <ferror@plt+0x70b8>
  4050bc:	mov	x3, x0
  4050c0:	mov	x2, x26
  4050c4:	mov	x0, x23
  4050c8:	mov	w1, #0x1                   	// #1
  4050cc:	mov	x23, x20
  4050d0:	bl	401860 <__fprintf_chk@plt>
  4050d4:	add	x19, x19, #0x1
  4050d8:	add	x20, x20, x22
  4050dc:	ldr	x21, [x24, x19, lsl #3]
  4050e0:	cbnz	x21, 405098 <ferror@plt+0x36f8>
  4050e4:	ldp	x25, x26, [sp, #64]
  4050e8:	ldr	x0, [x28, #632]
  4050ec:	ldp	x1, x2, [x0, #40]
  4050f0:	cmp	x1, x2
  4050f4:	b.cs	40514c <ferror@plt+0x37ac>  // b.hs, b.nlast
  4050f8:	add	x2, x1, #0x1
  4050fc:	str	x2, [x0, #40]
  405100:	mov	w0, #0xa                   	// #10
  405104:	strb	w0, [x1]
  405108:	ldp	x19, x20, [sp, #16]
  40510c:	ldp	x21, x22, [sp, #32]
  405110:	ldp	x23, x24, [sp, #48]
  405114:	ldp	x27, x28, [sp, #80]
  405118:	ldp	x29, x30, [sp], #112
  40511c:	ret
  405120:	ldr	x1, [x25]
  405124:	mov	x0, x21
  405128:	str	x1, [sp, #104]
  40512c:	bl	408a58 <ferror@plt+0x70b8>
  405130:	mov	x3, x0
  405134:	ldr	x1, [sp, #104]
  405138:	mov	x2, x27
  40513c:	mov	x0, x1
  405140:	mov	w1, #0x1                   	// #1
  405144:	bl	401860 <__fprintf_chk@plt>
  405148:	b	4050d4 <ferror@plt+0x3734>
  40514c:	ldp	x19, x20, [sp, #16]
  405150:	mov	w1, #0xa                   	// #10
  405154:	ldp	x21, x22, [sp, #32]
  405158:	ldp	x23, x24, [sp, #48]
  40515c:	ldp	x27, x28, [sp, #80]
  405160:	ldp	x29, x30, [sp], #112
  405164:	b	401800 <__overflow@plt>
  405168:	stp	x29, x30, [sp, #-80]!
  40516c:	mov	x29, sp
  405170:	stp	x19, x20, [sp, #16]
  405174:	mov	x19, x2
  405178:	mov	x20, x3
  40517c:	stp	x21, x22, [sp, #32]
  405180:	mov	x22, x1
  405184:	mov	x21, x4
  405188:	mov	x3, x4
  40518c:	mov	x2, x20
  405190:	mov	x1, x19
  405194:	stp	x23, x24, [sp, #48]
  405198:	mov	x24, x0
  40519c:	mov	x23, x5
  4051a0:	mov	x0, x22
  4051a4:	bl	404e18 <ferror@plt+0x3478>
  4051a8:	tbnz	x0, #63, 4051c0 <ferror@plt+0x3820>
  4051ac:	ldp	x19, x20, [sp, #16]
  4051b0:	ldp	x21, x22, [sp, #32]
  4051b4:	ldp	x23, x24, [sp, #48]
  4051b8:	ldp	x29, x30, [sp], #80
  4051bc:	ret
  4051c0:	str	x25, [sp, #64]
  4051c4:	cmn	x0, #0x1
  4051c8:	b.eq	40523c <ferror@plt+0x389c>  // b.none
  4051cc:	adrp	x1, 40c000 <ferror@plt+0xa660>
  4051d0:	mov	w2, #0x5                   	// #5
  4051d4:	add	x1, x1, #0x1b0
  4051d8:	mov	x0, #0x0                   	// #0
  4051dc:	bl	401920 <dcgettext@plt>
  4051e0:	mov	x25, x0
  4051e4:	mov	x2, x22
  4051e8:	mov	w1, #0x8                   	// #8
  4051ec:	mov	w0, #0x0                   	// #0
  4051f0:	bl	407730 <ferror@plt+0x5d90>
  4051f4:	mov	x1, x24
  4051f8:	mov	x22, x0
  4051fc:	mov	w0, #0x1                   	// #1
  405200:	bl	4088d8 <ferror@plt+0x6f38>
  405204:	mov	x3, x22
  405208:	mov	x4, x0
  40520c:	mov	x2, x25
  405210:	mov	w1, #0x0                   	// #0
  405214:	mov	w0, #0x0                   	// #0
  405218:	bl	401650 <error@plt>
  40521c:	mov	x0, x19
  405220:	mov	x2, x21
  405224:	mov	x1, x20
  405228:	bl	405028 <ferror@plt+0x3688>
  40522c:	blr	x23
  405230:	mov	x0, #0xffffffffffffffff    	// #-1
  405234:	ldr	x25, [sp, #64]
  405238:	b	4051ac <ferror@plt+0x380c>
  40523c:	adrp	x1, 40c000 <ferror@plt+0xa660>
  405240:	mov	w2, #0x5                   	// #5
  405244:	add	x1, x1, #0x190
  405248:	mov	x0, #0x0                   	// #0
  40524c:	bl	401920 <dcgettext@plt>
  405250:	mov	x25, x0
  405254:	b	4051e4 <ferror@plt+0x3844>
  405258:	stp	x29, x30, [sp, #-64]!
  40525c:	mov	x29, sp
  405260:	stp	x21, x22, [sp, #32]
  405264:	ldr	x22, [x1]
  405268:	cbz	x22, 4052b0 <ferror@plt+0x3910>
  40526c:	mov	x21, x3
  405270:	stp	x19, x20, [sp, #16]
  405274:	mov	x19, x2
  405278:	add	x20, x1, #0x8
  40527c:	str	x23, [sp, #48]
  405280:	mov	x23, x0
  405284:	b	405294 <ferror@plt+0x38f4>
  405288:	ldr	x22, [x20], #8
  40528c:	add	x19, x19, x21
  405290:	cbz	x22, 4052a8 <ferror@plt+0x3908>
  405294:	mov	x2, x21
  405298:	mov	x1, x19
  40529c:	mov	x0, x23
  4052a0:	bl	401830 <memcmp@plt>
  4052a4:	cbnz	w0, 405288 <ferror@plt+0x38e8>
  4052a8:	ldp	x19, x20, [sp, #16]
  4052ac:	ldr	x23, [sp, #48]
  4052b0:	mov	x0, x22
  4052b4:	ldp	x21, x22, [sp, #32]
  4052b8:	ldp	x29, x30, [sp], #64
  4052bc:	ret
  4052c0:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  4052c4:	str	x0, [x1, #952]
  4052c8:	ret
  4052cc:	nop
  4052d0:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  4052d4:	strb	w0, [x1, #960]
  4052d8:	ret
  4052dc:	nop
  4052e0:	stp	x29, x30, [sp, #-48]!
  4052e4:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  4052e8:	mov	x29, sp
  4052ec:	ldr	x0, [x0, #656]
  4052f0:	bl	40a238 <ferror@plt+0x8898>
  4052f4:	cbz	w0, 40532c <ferror@plt+0x398c>
  4052f8:	stp	x19, x20, [sp, #16]
  4052fc:	adrp	x20, 41f000 <ferror@plt+0x1d660>
  405300:	add	x0, x20, #0x3b8
  405304:	str	x21, [sp, #32]
  405308:	ldrb	w21, [x0, #8]
  40530c:	bl	401980 <__errno_location@plt>
  405310:	mov	x19, x0
  405314:	cbz	w21, 405344 <ferror@plt+0x39a4>
  405318:	ldr	w0, [x0]
  40531c:	cmp	w0, #0x20
  405320:	b.ne	405344 <ferror@plt+0x39a4>  // b.any
  405324:	ldp	x19, x20, [sp, #16]
  405328:	ldr	x21, [sp, #32]
  40532c:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  405330:	ldr	x0, [x0, #632]
  405334:	bl	40a238 <ferror@plt+0x8898>
  405338:	cbnz	w0, 405398 <ferror@plt+0x39f8>
  40533c:	ldp	x29, x30, [sp], #48
  405340:	ret
  405344:	mov	w2, #0x5                   	// #5
  405348:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40534c:	mov	x0, #0x0                   	// #0
  405350:	add	x1, x1, #0x7e8
  405354:	bl	401920 <dcgettext@plt>
  405358:	ldr	x2, [x20, #952]
  40535c:	mov	x20, x0
  405360:	cbz	x2, 4053a4 <ferror@plt+0x3a04>
  405364:	ldr	w19, [x19]
  405368:	mov	x0, x2
  40536c:	bl	407e30 <ferror@plt+0x6490>
  405370:	mov	x3, x0
  405374:	adrp	x2, 40c000 <ferror@plt+0xa660>
  405378:	mov	w1, w19
  40537c:	mov	x4, x20
  405380:	add	x2, x2, #0x1f8
  405384:	mov	w0, #0x0                   	// #0
  405388:	bl	401650 <error@plt>
  40538c:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  405390:	ldr	w0, [x0, #528]
  405394:	bl	401600 <_exit@plt>
  405398:	stp	x19, x20, [sp, #16]
  40539c:	str	x21, [sp, #32]
  4053a0:	b	40538c <ferror@plt+0x39ec>
  4053a4:	ldr	w1, [x19]
  4053a8:	mov	x3, x0
  4053ac:	adrp	x2, 40c000 <ferror@plt+0xa660>
  4053b0:	mov	w0, #0x0                   	// #0
  4053b4:	add	x2, x2, #0x1a8
  4053b8:	bl	401650 <error@plt>
  4053bc:	b	40538c <ferror@plt+0x39ec>
  4053c0:	stp	x29, x30, [sp, #-80]!
  4053c4:	fcmpe	d0, #0.0
  4053c8:	mov	x4, #0x10000000000000      	// #4503599627370496
  4053cc:	mov	x29, sp
  4053d0:	str	d8, [sp, #56]
  4053d4:	fmov	d8, d0
  4053d8:	fneg	d0, d0
  4053dc:	and	x11, x2, #0x1
  4053e0:	fmov	d1, x4
  4053e4:	add	x4, sp, #0x41
  4053e8:	add	x10, x4, x11
  4053ec:	ubfx	x9, x2, #1, #1
  4053f0:	add	x8, x10, x9
  4053f4:	ubfx	x7, x2, #2, #1
  4053f8:	fcsel	d0, d0, d8, mi  // mi = first
  4053fc:	tst	x2, #0x10
  405400:	mov	w6, #0x67                  	// #103
  405404:	mov	w12, #0x2d25                	// #11557
  405408:	mov	w5, #0x47                  	// #71
  40540c:	csel	w5, w5, w6, ne  // ne = any
  405410:	stp	x19, x20, [sp, #16]
  405414:	ubfx	x2, x2, #3, #1
  405418:	fcmpe	d0, d1
  40541c:	stp	x21, x22, [sp, #32]
  405420:	add	x6, x8, x7
  405424:	mov	x22, x0
  405428:	str	x23, [sp, #48]
  40542c:	mov	w0, #0x2e2a                	// #11818
  405430:	strh	w12, [sp, #64]
  405434:	mov	w12, #0x2b                  	// #43
  405438:	strb	w12, [x4, x11]
  40543c:	add	x4, x6, x2
  405440:	mov	w11, #0x20                  	// #32
  405444:	strb	w11, [x10, x9]
  405448:	mov	w9, #0x30                  	// #48
  40544c:	strb	w9, [x8, x7]
  405450:	mov	w20, #0xf                   	// #15
  405454:	mov	x21, x1
  405458:	mov	w23, w3
  40545c:	csinc	w20, w20, wzr, pl  // pl = nfrst
  405460:	strh	w0, [x6, x2]
  405464:	mov	w0, #0x2a                  	// #42
  405468:	strb	w0, [x4, #2]
  40546c:	strb	w5, [x4, #3]
  405470:	strb	wzr, [x4, #4]
  405474:	nop
  405478:	fmov	d0, d8
  40547c:	mov	w6, w20
  405480:	mov	w5, w23
  405484:	add	x4, sp, #0x40
  405488:	mov	x1, x21
  40548c:	mov	x0, x22
  405490:	mov	x3, #0xffffffffffffffff    	// #-1
  405494:	mov	w2, #0x1                   	// #1
  405498:	bl	4016d0 <__snprintf_chk@plt>
  40549c:	cmp	w0, #0x0
  4054a0:	mov	w19, w0
  4054a4:	ccmp	w20, #0x10, #0x0, ge  // ge = tcont
  4054a8:	b.gt	4054d0 <ferror@plt+0x3b30>
  4054ac:	cmp	x21, w0, sxtw
  4054b0:	b.hi	4054bc <ferror@plt+0x3b1c>  // b.pmore
  4054b4:	add	w20, w20, #0x1
  4054b8:	b	405478 <ferror@plt+0x3ad8>
  4054bc:	mov	x0, x22
  4054c0:	mov	x1, #0x0                   	// #0
  4054c4:	bl	401660 <strtod@plt>
  4054c8:	fcmp	d0, d8
  4054cc:	b.ne	4054b4 <ferror@plt+0x3b14>  // b.any
  4054d0:	mov	w0, w19
  4054d4:	ldr	d8, [sp, #56]
  4054d8:	ldp	x19, x20, [sp, #16]
  4054dc:	ldp	x21, x22, [sp, #32]
  4054e0:	ldr	x23, [sp, #48]
  4054e4:	ldp	x29, x30, [sp], #80
  4054e8:	ret
  4054ec:	nop
  4054f0:	stp	x29, x30, [sp, #-96]!
  4054f4:	fcmpe	s0, #0.0
  4054f8:	movi	v1.2s, #0x80, lsl #16
  4054fc:	mov	x29, sp
  405500:	stp	d8, d9, [sp, #64]
  405504:	fmov	s9, s0
  405508:	fneg	s0, s0
  40550c:	and	x11, x2, #0x1
  405510:	add	x12, sp, #0x51
  405514:	ubfx	x9, x2, #1, #1
  405518:	add	x10, x12, x11
  40551c:	add	x8, x10, x9
  405520:	ubfx	x7, x2, #2, #1
  405524:	fcsel	s0, s0, s9, mi  // mi = first
  405528:	tst	x2, #0x10
  40552c:	mov	w6, #0x67                  	// #103
  405530:	mov	w5, #0x2d25                	// #11557
  405534:	mov	w4, #0x47                  	// #71
  405538:	csel	w4, w4, w6, ne  // ne = any
  40553c:	stp	x19, x20, [sp, #16]
  405540:	add	x6, x8, x7
  405544:	fcmpe	s0, s1
  405548:	stp	x21, x22, [sp, #32]
  40554c:	mov	w13, #0x2b                  	// #43
  405550:	fcvt	d8, s9
  405554:	str	x23, [sp, #48]
  405558:	mov	x22, x0
  40555c:	strh	w5, [sp, #80]
  405560:	ubfx	x5, x2, #3, #1
  405564:	strb	w13, [x12, x11]
  405568:	add	x2, x6, x5
  40556c:	mov	w11, #0x20                  	// #32
  405570:	strb	w11, [x10, x9]
  405574:	mov	w9, #0x30                  	// #48
  405578:	strb	w9, [x8, x7]
  40557c:	mov	w0, #0x2e2a                	// #11818
  405580:	mov	w20, #0x6                   	// #6
  405584:	mov	x21, x1
  405588:	csinc	w20, w20, wzr, pl  // pl = nfrst
  40558c:	mov	w23, w3
  405590:	strh	w0, [x6, x5]
  405594:	mov	w0, #0x2a                  	// #42
  405598:	strb	w0, [x2, #2]
  40559c:	strb	w4, [x2, #3]
  4055a0:	strb	wzr, [x2, #4]
  4055a4:	nop
  4055a8:	fmov	d0, d8
  4055ac:	mov	w6, w20
  4055b0:	mov	w5, w23
  4055b4:	add	x4, sp, #0x50
  4055b8:	mov	x1, x21
  4055bc:	mov	x0, x22
  4055c0:	mov	x3, #0xffffffffffffffff    	// #-1
  4055c4:	mov	w2, #0x1                   	// #1
  4055c8:	bl	4016d0 <__snprintf_chk@plt>
  4055cc:	cmp	w0, #0x0
  4055d0:	mov	w19, w0
  4055d4:	ccmp	w20, #0x8, #0x0, ge  // ge = tcont
  4055d8:	b.gt	405600 <ferror@plt+0x3c60>
  4055dc:	cmp	x21, w0, sxtw
  4055e0:	b.hi	4055ec <ferror@plt+0x3c4c>  // b.pmore
  4055e4:	add	w20, w20, #0x1
  4055e8:	b	4055a8 <ferror@plt+0x3c08>
  4055ec:	mov	x0, x22
  4055f0:	mov	x1, #0x0                   	// #0
  4055f4:	bl	4018a0 <strtof@plt>
  4055f8:	fcmp	s0, s9
  4055fc:	b.ne	4055e4 <ferror@plt+0x3c44>  // b.any
  405600:	mov	w0, w19
  405604:	ldp	x19, x20, [sp, #16]
  405608:	ldp	x21, x22, [sp, #32]
  40560c:	ldr	x23, [sp, #48]
  405610:	ldp	d8, d9, [sp, #64]
  405614:	ldp	x29, x30, [sp], #96
  405618:	ret
  40561c:	nop
  405620:	movi	v1.2d, #0x0
  405624:	stp	x29, x30, [sp, #-112]!
  405628:	mov	x29, sp
  40562c:	stp	x21, x22, [sp, #32]
  405630:	mov	x21, x1
  405634:	stp	x23, x24, [sp, #48]
  405638:	mov	x24, x0
  40563c:	str	q0, [sp, #80]
  405640:	ldp	x23, x22, [sp, #80]
  405644:	stp	x19, x20, [sp, #16]
  405648:	mov	w19, w2
  40564c:	str	x25, [sp, #64]
  405650:	mov	w25, w3
  405654:	bl	40a450 <ferror@plt+0x8ab0>
  405658:	cmp	w0, #0x0
  40565c:	and	x1, x19, #0x1
  405660:	add	x8, sp, #0x61
  405664:	add	x7, x8, x1
  405668:	ubfx	x6, x19, #1, #1
  40566c:	add	x5, x7, x6
  405670:	ubfx	x4, x19, #2, #1
  405674:	mov	w2, #0x2d25                	// #11557
  405678:	strh	w2, [sp, #96]
  40567c:	add	x3, x5, x4
  405680:	ubfx	x2, x19, #3, #1
  405684:	mov	w9, #0x2b                  	// #43
  405688:	eor	x0, x22, #0x8000000000000000
  40568c:	strb	w9, [x8, x1]
  405690:	csel	x0, x0, x22, lt  // lt = tstop
  405694:	mov	w8, #0x20                  	// #32
  405698:	strb	w8, [x7, x6]
  40569c:	mov	w6, #0x30                  	// #48
  4056a0:	strb	w6, [x5, x4]
  4056a4:	stp	x23, x0, [sp, #80]
  4056a8:	mov	w0, #0x2e2a                	// #11818
  4056ac:	add	x1, x3, x2
  4056b0:	tst	x19, #0x10
  4056b4:	movk	w0, #0x4c2a, lsl #16
  4056b8:	str	w0, [x3, x2]
  4056bc:	mov	w2, #0x67                  	// #103
  4056c0:	mov	w0, #0x47                  	// #71
  4056c4:	csel	w0, w0, w2, ne  // ne = any
  4056c8:	adrp	x2, 40c000 <ferror@plt+0xa660>
  4056cc:	add	x2, x2, #0x200
  4056d0:	ldr	q0, [sp, #80]
  4056d4:	mov	w20, #0x21                  	// #33
  4056d8:	strb	w0, [x1, #4]
  4056dc:	ldr	q1, [x2]
  4056e0:	strb	wzr, [x1, #5]
  4056e4:	bl	40a450 <ferror@plt+0x8ab0>
  4056e8:	cmp	w0, #0x0
  4056ec:	csinc	w20, w20, wzr, ge  // ge = tcont
  4056f0:	stp	x23, x22, [sp, #80]
  4056f4:	mov	w6, w20
  4056f8:	mov	w5, w25
  4056fc:	ldr	q0, [sp, #80]
  405700:	add	x4, sp, #0x60
  405704:	mov	x1, x21
  405708:	mov	x0, x24
  40570c:	mov	x3, #0xffffffffffffffff    	// #-1
  405710:	mov	w2, #0x1                   	// #1
  405714:	bl	4016d0 <__snprintf_chk@plt>
  405718:	mov	w19, w0
  40571c:	cmp	w20, #0x23
  405720:	ccmp	w0, #0x0, #0x1, le
  405724:	b.lt	405754 <ferror@plt+0x3db4>  // b.tstop
  405728:	cmp	x21, w0, sxtw
  40572c:	b.hi	405738 <ferror@plt+0x3d98>  // b.pmore
  405730:	add	w20, w20, #0x1
  405734:	b	4056f0 <ferror@plt+0x3d50>
  405738:	mov	x0, x24
  40573c:	mov	x1, #0x0                   	// #0
  405740:	bl	4018b0 <strtold@plt>
  405744:	stp	x23, x22, [sp, #80]
  405748:	ldr	q1, [sp, #80]
  40574c:	bl	40a348 <ferror@plt+0x89a8>
  405750:	cbnz	w0, 405730 <ferror@plt+0x3d90>
  405754:	mov	w0, w19
  405758:	ldp	x19, x20, [sp, #16]
  40575c:	ldp	x21, x22, [sp, #32]
  405760:	ldp	x23, x24, [sp, #48]
  405764:	ldr	x25, [sp, #64]
  405768:	ldp	x29, x30, [sp], #112
  40576c:	ret
  405770:	stp	x29, x30, [sp, #-48]!
  405774:	mov	x29, sp
  405778:	stp	x19, x20, [sp, #16]
  40577c:	cbz	x0, 405854 <ferror@plt+0x3eb4>
  405780:	mov	x19, x0
  405784:	mov	w1, #0x2f                  	// #47
  405788:	bl	4017c0 <strrchr@plt>
  40578c:	mov	x20, x0
  405790:	cbz	x0, 4057f4 <ferror@plt+0x3e54>
  405794:	str	x21, [sp, #32]
  405798:	add	x21, x0, #0x1
  40579c:	sub	x0, x21, x19
  4057a0:	cmp	x0, #0x6
  4057a4:	b.le	405810 <ferror@plt+0x3e70>
  4057a8:	adrp	x1, 40c000 <ferror@plt+0xa660>
  4057ac:	sub	x0, x20, #0x6
  4057b0:	add	x1, x1, #0x248
  4057b4:	mov	x2, #0x7                   	// #7
  4057b8:	bl	401720 <strncmp@plt>
  4057bc:	cbnz	w0, 405810 <ferror@plt+0x3e70>
  4057c0:	ldrb	w0, [x20, #1]
  4057c4:	cmp	w0, #0x6c
  4057c8:	b.ne	405830 <ferror@plt+0x3e90>  // b.any
  4057cc:	ldrb	w0, [x21, #1]
  4057d0:	cmp	w0, #0x74
  4057d4:	b.ne	405830 <ferror@plt+0x3e90>  // b.any
  4057d8:	ldrb	w0, [x21, #2]
  4057dc:	cmp	w0, #0x2d
  4057e0:	b.ne	405830 <ferror@plt+0x3e90>  // b.any
  4057e4:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  4057e8:	add	x19, x20, #0x4
  4057ec:	ldr	x21, [sp, #32]
  4057f0:	str	x19, [x0, #672]
  4057f4:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  4057f8:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  4057fc:	str	x19, [x1, #968]
  405800:	str	x19, [x0, #624]
  405804:	ldp	x19, x20, [sp, #16]
  405808:	ldp	x29, x30, [sp], #48
  40580c:	ret
  405810:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  405814:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  405818:	ldr	x21, [sp, #32]
  40581c:	str	x19, [x1, #968]
  405820:	str	x19, [x0, #624]
  405824:	ldp	x19, x20, [sp, #16]
  405828:	ldp	x29, x30, [sp], #48
  40582c:	ret
  405830:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  405834:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  405838:	mov	x19, x21
  40583c:	str	x19, [x1, #968]
  405840:	str	x19, [x0, #624]
  405844:	ldp	x19, x20, [sp, #16]
  405848:	ldr	x21, [sp, #32]
  40584c:	ldp	x29, x30, [sp], #48
  405850:	ret
  405854:	adrp	x3, 41f000 <ferror@plt+0x1d660>
  405858:	mov	x2, #0x37                  	// #55
  40585c:	mov	x1, #0x1                   	// #1
  405860:	adrp	x0, 40c000 <ferror@plt+0xa660>
  405864:	ldr	x3, [x3, #632]
  405868:	add	x0, x0, #0x210
  40586c:	str	x21, [sp, #32]
  405870:	bl	4018f0 <fwrite@plt>
  405874:	bl	4017e0 <abort@plt>
  405878:	stp	x29, x30, [sp, #-48]!
  40587c:	mov	w2, #0x5                   	// #5
  405880:	mov	x29, sp
  405884:	stp	x19, x20, [sp, #16]
  405888:	mov	x20, x0
  40588c:	str	x21, [sp, #32]
  405890:	mov	w21, w1
  405894:	mov	x1, x0
  405898:	mov	x0, #0x0                   	// #0
  40589c:	bl	401920 <dcgettext@plt>
  4058a0:	mov	x19, x0
  4058a4:	cmp	x20, x0
  4058a8:	b.eq	4058c0 <ferror@plt+0x3f20>  // b.none
  4058ac:	mov	x0, x19
  4058b0:	ldp	x19, x20, [sp, #16]
  4058b4:	ldr	x21, [sp, #32]
  4058b8:	ldp	x29, x30, [sp], #48
  4058bc:	ret
  4058c0:	bl	40a308 <ferror@plt+0x8968>
  4058c4:	ldrb	w1, [x0]
  4058c8:	and	w1, w1, #0xffffffdf
  4058cc:	cmp	w1, #0x55
  4058d0:	b.ne	405934 <ferror@plt+0x3f94>  // b.any
  4058d4:	ldrb	w1, [x0, #1]
  4058d8:	and	w1, w1, #0xffffffdf
  4058dc:	cmp	w1, #0x54
  4058e0:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  4058e4:	ldrb	w1, [x0, #2]
  4058e8:	and	w1, w1, #0xffffffdf
  4058ec:	cmp	w1, #0x46
  4058f0:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  4058f4:	ldrb	w1, [x0, #3]
  4058f8:	cmp	w1, #0x2d
  4058fc:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  405900:	ldrb	w1, [x0, #4]
  405904:	cmp	w1, #0x38
  405908:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  40590c:	ldrb	w0, [x0, #5]
  405910:	cbnz	w0, 4059b0 <ferror@plt+0x4010>
  405914:	ldrb	w1, [x19]
  405918:	adrp	x0, 40c000 <ferror@plt+0xa660>
  40591c:	adrp	x19, 40c000 <ferror@plt+0xa660>
  405920:	add	x0, x0, #0x258
  405924:	cmp	w1, #0x60
  405928:	add	x19, x19, #0x270
  40592c:	csel	x19, x19, x0, eq  // eq = none
  405930:	b	4058ac <ferror@plt+0x3f0c>
  405934:	cmp	w1, #0x47
  405938:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  40593c:	ldrb	w1, [x0, #1]
  405940:	and	w1, w1, #0xffffffdf
  405944:	cmp	w1, #0x42
  405948:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  40594c:	ldrb	w1, [x0, #2]
  405950:	cmp	w1, #0x31
  405954:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  405958:	ldrb	w1, [x0, #3]
  40595c:	cmp	w1, #0x38
  405960:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  405964:	ldrb	w1, [x0, #4]
  405968:	cmp	w1, #0x30
  40596c:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  405970:	ldrb	w1, [x0, #5]
  405974:	cmp	w1, #0x33
  405978:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  40597c:	ldrb	w1, [x0, #6]
  405980:	cmp	w1, #0x30
  405984:	b.ne	4059b0 <ferror@plt+0x4010>  // b.any
  405988:	ldrb	w0, [x0, #7]
  40598c:	cbnz	w0, 4059b0 <ferror@plt+0x4010>
  405990:	ldrb	w1, [x19]
  405994:	adrp	x0, 40c000 <ferror@plt+0xa660>
  405998:	adrp	x19, 40c000 <ferror@plt+0xa660>
  40599c:	add	x0, x0, #0x260
  4059a0:	cmp	w1, #0x60
  4059a4:	add	x19, x19, #0x268
  4059a8:	csel	x19, x19, x0, eq  // eq = none
  4059ac:	b	4058ac <ferror@plt+0x3f0c>
  4059b0:	cmp	w21, #0x9
  4059b4:	adrp	x0, 40c000 <ferror@plt+0xa660>
  4059b8:	adrp	x19, 40c000 <ferror@plt+0xa660>
  4059bc:	add	x0, x0, #0x278
  4059c0:	add	x19, x19, #0x250
  4059c4:	csel	x19, x19, x0, eq  // eq = none
  4059c8:	mov	x0, x19
  4059cc:	ldp	x19, x20, [sp, #16]
  4059d0:	ldr	x21, [sp, #32]
  4059d4:	ldp	x29, x30, [sp], #48
  4059d8:	ret
  4059dc:	nop
  4059e0:	sub	sp, sp, #0x100
  4059e4:	stp	x29, x30, [sp, #16]
  4059e8:	add	x29, sp, #0x10
  4059ec:	stp	x19, x20, [sp, #32]
  4059f0:	mov	w19, w5
  4059f4:	and	w20, w5, #0x2
  4059f8:	stp	x21, x22, [sp, #48]
  4059fc:	mov	w21, w4
  405a00:	stp	x23, x24, [sp, #64]
  405a04:	mov	x23, x1
  405a08:	mov	x24, x3
  405a0c:	stp	x25, x26, [sp, #80]
  405a10:	mov	x26, x6
  405a14:	stp	x27, x28, [sp, #96]
  405a18:	mov	x28, x0
  405a1c:	mov	x27, x2
  405a20:	str	w4, [sp, #116]
  405a24:	str	w5, [sp, #184]
  405a28:	str	x7, [sp, #200]
  405a2c:	bl	4018d0 <__ctype_get_mb_cur_max@plt>
  405a30:	mov	x1, x19
  405a34:	str	x0, [sp, #176]
  405a38:	cmp	w21, #0x4
  405a3c:	ubfx	x10, x1, #1, #1
  405a40:	b.eq	4066d0 <ferror@plt+0x4d30>  // b.none
  405a44:	ldr	w0, [sp, #116]
  405a48:	b.ls	405dd8 <ferror@plt+0x4438>  // b.plast
  405a4c:	cmp	w0, #0x7
  405a50:	b.eq	40673c <ferror@plt+0x4d9c>  // b.none
  405a54:	b.ls	4063e4 <ferror@plt+0x4a44>  // b.plast
  405a58:	ldr	w0, [sp, #116]
  405a5c:	sub	w0, w0, #0x8
  405a60:	cmp	w0, #0x2
  405a64:	b.hi	406b7c <ferror@plt+0x51dc>  // b.pmore
  405a68:	ldr	w19, [sp, #116]
  405a6c:	cmp	w19, #0xa
  405a70:	b.ne	4065c8 <ferror@plt+0x4c28>  // b.any
  405a74:	mov	x19, #0x0                   	// #0
  405a78:	cbz	w20, 4069bc <ferror@plt+0x501c>
  405a7c:	ldr	x0, [sp, #256]
  405a80:	str	w10, [sp, #124]
  405a84:	mov	w25, #0x0                   	// #0
  405a88:	bl	401620 <strlen@plt>
  405a8c:	cmp	x0, #0x0
  405a90:	ldr	w10, [sp, #124]
  405a94:	mov	x12, x0
  405a98:	mov	w11, #0x1                   	// #1
  405a9c:	mov	w5, w11
  405aa0:	csel	w0, w10, wzr, ne  // ne = any
  405aa4:	str	w0, [sp, #208]
  405aa8:	ldr	w0, [sp, #184]
  405aac:	mov	w7, #0x0                   	// #0
  405ab0:	stp	w11, wzr, [sp, #120]
  405ab4:	and	w1, w0, w11
  405ab8:	and	w0, w0, #0x4
  405abc:	stp	w1, w0, [sp, #212]
  405ac0:	ldr	x0, [sp, #256]
  405ac4:	str	wzr, [sp, #144]
  405ac8:	str	x0, [sp, #168]
  405acc:	str	wzr, [sp, #188]
  405ad0:	str	xzr, [sp, #192]
  405ad4:	nop
  405ad8:	mov	x4, x26
  405adc:	mov	w26, w5
  405ae0:	mov	x20, #0x0                   	// #0
  405ae4:	nop
  405ae8:	cmp	x24, x20
  405aec:	cset	w21, ne  // ne = any
  405af0:	cmn	x24, #0x1
  405af4:	b.eq	405e48 <ferror@plt+0x44a8>  // b.none
  405af8:	cbz	w21, 405e58 <ferror@plt+0x44b8>
  405afc:	add	x3, x27, x20
  405b00:	cbz	w11, 40610c <ferror@plt+0x476c>
  405b04:	cbz	x12, 4062b8 <ferror@plt+0x4918>
  405b08:	cmp	x12, #0x1
  405b0c:	add	x22, x20, x12
  405b10:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  405b14:	b.ne	405b44 <ferror@plt+0x41a4>  // b.any
  405b18:	mov	x0, x27
  405b1c:	stp	x3, x12, [sp, #128]
  405b20:	stp	w10, w7, [sp, #148]
  405b24:	str	w11, [sp, #156]
  405b28:	str	x4, [sp, #160]
  405b2c:	bl	401620 <strlen@plt>
  405b30:	ldp	x3, x12, [sp, #128]
  405b34:	mov	x24, x0
  405b38:	ldp	w10, w7, [sp, #148]
  405b3c:	ldr	w11, [sp, #156]
  405b40:	ldr	x4, [sp, #160]
  405b44:	cmp	x22, x24
  405b48:	b.hi	4062b8 <ferror@plt+0x4918>  // b.pmore
  405b4c:	ldr	x1, [sp, #168]
  405b50:	mov	x2, x12
  405b54:	mov	x0, x3
  405b58:	stp	x3, x12, [sp, #128]
  405b5c:	stp	w10, w7, [sp, #148]
  405b60:	str	w11, [sp, #156]
  405b64:	str	x4, [sp, #160]
  405b68:	bl	401830 <memcmp@plt>
  405b6c:	ldp	w10, w7, [sp, #148]
  405b70:	ldr	w11, [sp, #156]
  405b74:	ldp	x3, x12, [sp, #128]
  405b78:	ldr	x4, [sp, #160]
  405b7c:	cbnz	w0, 4062b8 <ferror@plt+0x4918>
  405b80:	cbnz	w10, 40609c <ferror@plt+0x46fc>
  405b84:	ldrb	w22, [x3]
  405b88:	cmp	w22, #0x7e
  405b8c:	b.ls	405ef4 <ferror@plt+0x4554>  // b.plast
  405b90:	ldr	x0, [sp, #176]
  405b94:	mov	w5, w11
  405b98:	cmp	x0, #0x1
  405b9c:	b.eq	406128 <ferror@plt+0x4788>  // b.none
  405ba0:	str	xzr, [sp, #248]
  405ba4:	cmn	x24, #0x1
  405ba8:	b.ne	405be0 <ferror@plt+0x4240>  // b.any
  405bac:	mov	x0, x27
  405bb0:	str	w5, [sp, #128]
  405bb4:	str	x12, [sp, #136]
  405bb8:	stp	w10, w7, [sp, #148]
  405bbc:	str	w11, [sp, #156]
  405bc0:	str	x4, [sp, #160]
  405bc4:	bl	401620 <strlen@plt>
  405bc8:	ldr	w5, [sp, #128]
  405bcc:	mov	x24, x0
  405bd0:	ldp	w10, w7, [sp, #148]
  405bd4:	ldr	w11, [sp, #156]
  405bd8:	ldr	x12, [sp, #136]
  405bdc:	ldr	x4, [sp, #160]
  405be0:	str	w22, [sp, #220]
  405be4:	ldr	w22, [sp, #144]
  405be8:	mov	x8, #0x0                   	// #0
  405bec:	stp	x19, x4, [sp, #224]
  405bf0:	mov	w19, w21
  405bf4:	mov	x21, x8
  405bf8:	str	x12, [sp, #128]
  405bfc:	str	w10, [sp, #136]
  405c00:	stp	w25, w5, [sp, #148]
  405c04:	stp	w7, w11, [sp, #156]
  405c08:	add	x25, x20, x21
  405c0c:	add	x3, sp, #0xf8
  405c10:	sub	x2, x24, x25
  405c14:	add	x1, x27, x25
  405c18:	add	x0, sp, #0xf4
  405c1c:	bl	40a1b8 <ferror@plt+0x8818>
  405c20:	mov	x13, #0x2b                  	// #43
  405c24:	mov	x3, x0
  405c28:	movk	x13, #0x2, lsl #32
  405c2c:	cbz	x0, 405c68 <ferror@plt+0x42c8>
  405c30:	cmn	x0, #0x1
  405c34:	b.eq	406a00 <ferror@plt+0x5060>  // b.none
  405c38:	cmn	x0, #0x2
  405c3c:	mov	x6, #0x1                   	// #1
  405c40:	b.eq	406a38 <ferror@plt+0x5098>  // b.none
  405c44:	cbnz	w22, 406534 <ferror@plt+0x4b94>
  405c48:	ldr	w0, [sp, #244]
  405c4c:	add	x21, x21, x3
  405c50:	bl	401960 <iswprint@plt>
  405c54:	cmp	w0, #0x0
  405c58:	csel	w19, w19, wzr, ne  // ne = any
  405c5c:	add	x0, sp, #0xf8
  405c60:	bl	4017f0 <mbsinit@plt>
  405c64:	cbz	w0, 405c08 <ferror@plt+0x4268>
  405c68:	eor	w1, w19, #0x1
  405c6c:	ldr	w0, [sp, #120]
  405c70:	mov	x8, x21
  405c74:	mov	w21, w19
  405c78:	ldp	x19, x4, [sp, #224]
  405c7c:	and	w1, w0, w1
  405c80:	ldr	w10, [sp, #136]
  405c84:	and	w1, w1, #0xff
  405c88:	ldp	w25, w5, [sp, #148]
  405c8c:	ldp	w7, w11, [sp, #156]
  405c90:	ldr	w22, [sp, #220]
  405c94:	ldr	x12, [sp, #128]
  405c98:	cmp	x8, #0x1
  405c9c:	b.hi	405cb0 <ferror@plt+0x4310>  // b.pmore
  405ca0:	cbz	w1, 40619c <ferror@plt+0x47fc>
  405ca4:	nop
  405ca8:	ldr	w1, [sp, #120]
  405cac:	mov	w21, #0x0                   	// #0
  405cb0:	add	x8, x8, x20
  405cb4:	mov	w9, #0x0                   	// #0
  405cb8:	mov	w2, #0x27                  	// #39
  405cbc:	mov	w3, #0x5c                  	// #92
  405cc0:	mov	w6, #0x24                  	// #36
  405cc4:	cbz	w1, 405d7c <ferror@plt+0x43dc>
  405cc8:	cbnz	w10, 4065b4 <ferror@plt+0x4c14>
  405ccc:	eor	w0, w25, #0x1
  405cd0:	ands	w0, w7, w0
  405cd4:	b.eq	405d0c <ferror@plt+0x436c>  // b.none
  405cd8:	cmp	x23, x19
  405cdc:	b.ls	405ce4 <ferror@plt+0x4344>  // b.plast
  405ce0:	strb	w2, [x28, x19]
  405ce4:	add	x9, x19, #0x1
  405ce8:	cmp	x23, x9
  405cec:	b.ls	405cf4 <ferror@plt+0x4354>  // b.plast
  405cf0:	strb	w6, [x28, x9]
  405cf4:	add	x9, x19, #0x2
  405cf8:	cmp	x23, x9
  405cfc:	b.ls	405d04 <ferror@plt+0x4364>  // b.plast
  405d00:	strb	w2, [x28, x9]
  405d04:	add	x19, x19, #0x3
  405d08:	mov	w25, w0
  405d0c:	cmp	x23, x19
  405d10:	b.ls	405d18 <ferror@plt+0x4378>  // b.plast
  405d14:	strb	w3, [x28, x19]
  405d18:	add	x0, x19, #0x1
  405d1c:	cmp	x23, x0
  405d20:	b.ls	405d30 <ferror@plt+0x4390>  // b.plast
  405d24:	lsr	w9, w22, #6
  405d28:	add	w9, w9, #0x30
  405d2c:	strb	w9, [x28, x0]
  405d30:	add	x0, x19, #0x2
  405d34:	cmp	x23, x0
  405d38:	b.ls	405d48 <ferror@plt+0x43a8>  // b.plast
  405d3c:	ubfx	x9, x22, #3, #3
  405d40:	add	w9, w9, #0x30
  405d44:	strb	w9, [x28, x0]
  405d48:	and	w22, w22, #0x7
  405d4c:	add	x20, x20, #0x1
  405d50:	add	w22, w22, #0x30
  405d54:	cmp	x8, x20
  405d58:	add	x19, x19, #0x3
  405d5c:	b.ls	405f9c <ferror@plt+0x45fc>  // b.plast
  405d60:	mov	w9, w1
  405d64:	cmp	x23, x19
  405d68:	b.ls	405d70 <ferror@plt+0x43d0>  // b.plast
  405d6c:	strb	w22, [x28, x19]
  405d70:	ldrb	w22, [x27, x20]
  405d74:	add	x19, x19, #0x1
  405d78:	cbnz	w1, 405cc8 <ferror@plt+0x4328>
  405d7c:	eor	w0, w9, #0x1
  405d80:	and	w0, w25, w0
  405d84:	and	w0, w0, #0xff
  405d88:	cbz	w5, 405d9c <ferror@plt+0x43fc>
  405d8c:	cmp	x23, x19
  405d90:	b.ls	405d98 <ferror@plt+0x43f8>  // b.plast
  405d94:	strb	w3, [x28, x19]
  405d98:	add	x19, x19, #0x1
  405d9c:	add	x20, x20, #0x1
  405da0:	cmp	x20, x8
  405da4:	b.cs	406038 <ferror@plt+0x4698>  // b.hs, b.nlast
  405da8:	cbz	w0, 406784 <ferror@plt+0x4de4>
  405dac:	cmp	x23, x19
  405db0:	b.ls	405db8 <ferror@plt+0x4418>  // b.plast
  405db4:	strb	w2, [x28, x19]
  405db8:	add	x0, x19, #0x1
  405dbc:	cmp	x23, x0
  405dc0:	b.ls	405dc8 <ferror@plt+0x4428>  // b.plast
  405dc4:	strb	w2, [x28, x0]
  405dc8:	add	x19, x19, #0x2
  405dcc:	mov	w5, #0x0                   	// #0
  405dd0:	mov	w25, #0x0                   	// #0
  405dd4:	b	405d64 <ferror@plt+0x43c4>
  405dd8:	cmp	w21, #0x1
  405ddc:	b.eq	4067d8 <ferror@plt+0x4e38>  // b.none
  405de0:	b.ls	406398 <ferror@plt+0x49f8>  // b.plast
  405de4:	cmp	w0, #0x2
  405de8:	b.eq	406850 <ferror@plt+0x4eb0>  // b.none
  405dec:	adrp	x0, 40c000 <ferror@plt+0xa660>
  405df0:	add	x0, x0, #0x278
  405df4:	str	x0, [sp, #168]
  405df8:	mov	w1, #0x1                   	// #1
  405dfc:	ldr	w0, [sp, #184]
  405e00:	mov	w7, w1
  405e04:	mov	w5, w1
  405e08:	mov	w10, w1
  405e0c:	stp	w1, w1, [sp, #120]
  405e10:	mov	w11, #0x0                   	// #0
  405e14:	str	w1, [sp, #144]
  405e18:	mov	w25, #0x0                   	// #0
  405e1c:	str	w1, [sp, #208]
  405e20:	and	w1, w0, w1
  405e24:	and	w0, w0, #0x4
  405e28:	mov	x12, #0x1                   	// #1
  405e2c:	mov	x19, #0x0                   	// #0
  405e30:	str	wzr, [sp, #188]
  405e34:	str	xzr, [sp, #192]
  405e38:	stp	w1, w0, [sp, #212]
  405e3c:	mov	w0, #0x2                   	// #2
  405e40:	str	w0, [sp, #116]
  405e44:	b	405ad8 <ferror@plt+0x4138>
  405e48:	ldrb	w0, [x27, x20]
  405e4c:	cmp	w0, #0x0
  405e50:	cset	w21, ne  // ne = any
  405e54:	cbnz	w21, 405afc <ferror@plt+0x415c>
  405e58:	ldr	w0, [sp, #144]
  405e5c:	cmp	x19, #0x0
  405e60:	mov	w5, w26
  405e64:	mov	x26, x4
  405e68:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  405e6c:	b.ne	4061cc <ferror@plt+0x482c>  // b.any
  405e70:	eor	w10, w10, #0x1
  405e74:	ands	w7, w10, w7
  405e78:	b.eq	406a88 <ferror@plt+0x50e8>  // b.none
  405e7c:	ldr	w0, [sp, #188]
  405e80:	cbz	w0, 406a8c <ferror@plt+0x50ec>
  405e84:	cbnz	w5, 406ae8 <ferror@plt+0x5148>
  405e88:	ldr	x2, [sp, #192]
  405e8c:	cmp	x23, #0x0
  405e90:	cset	w0, eq  // eq = none
  405e94:	cmp	x2, #0x0
  405e98:	mov	x1, x2
  405e9c:	csel	w0, w0, wzr, ne  // ne = any
  405ea0:	cbz	w0, 406ae0 <ferror@plt+0x5140>
  405ea4:	str	w0, [sp, #188]
  405ea8:	mov	w0, #0x27                  	// #39
  405eac:	ldr	x23, [sp, #192]
  405eb0:	str	x1, [sp, #192]
  405eb4:	mov	w1, #0x1                   	// #1
  405eb8:	mov	x12, #0x1                   	// #1
  405ebc:	mov	w7, w1
  405ec0:	mov	x19, x12
  405ec4:	mov	w11, #0x0                   	// #0
  405ec8:	mov	w10, #0x0                   	// #0
  405ecc:	strb	w0, [x28]
  405ed0:	mov	w0, #0x2                   	// #2
  405ed4:	str	w0, [sp, #116]
  405ed8:	str	w1, [sp, #124]
  405edc:	adrp	x1, 40c000 <ferror@plt+0xa660>
  405ee0:	add	x1, x1, #0x278
  405ee4:	str	wzr, [sp, #144]
  405ee8:	str	x1, [sp, #168]
  405eec:	str	wzr, [sp, #208]
  405ef0:	b	405ad8 <ferror@plt+0x4138>
  405ef4:	adrp	x0, 40c000 <ferror@plt+0xa660>
  405ef8:	add	x0, x0, #0x2f0
  405efc:	ldrh	w0, [x0, w22, uxtw #1]
  405f00:	adr	x1, 405f0c <ferror@plt+0x456c>
  405f04:	add	x0, x1, w0, sxth #2
  405f08:	br	x0
  405f0c:	ldr	w0, [sp, #124]
  405f10:	cbnz	w0, 406a28 <ferror@plt+0x5088>
  405f14:	mov	w0, w25
  405f18:	mov	w21, w11
  405f1c:	mov	w5, w11
  405f20:	cbz	x4, 406030 <ferror@plt+0x4690>
  405f24:	ubfx	x1, x22, #5, #8
  405f28:	ldr	w1, [x4, x1, lsl #2]
  405f2c:	lsr	w1, w1, w22
  405f30:	tbz	w1, #0, 406030 <ferror@plt+0x4690>
  405f34:	cbnz	w10, 40607c <ferror@plt+0x46dc>
  405f38:	eor	w1, w25, #0x1
  405f3c:	ands	w1, w7, w1
  405f40:	b.eq	405f84 <ferror@plt+0x45e4>  // b.none
  405f44:	cmp	x23, x19
  405f48:	b.ls	405f54 <ferror@plt+0x45b4>  // b.plast
  405f4c:	mov	w0, #0x27                  	// #39
  405f50:	strb	w0, [x28, x19]
  405f54:	add	x0, x19, #0x1
  405f58:	cmp	x23, x0
  405f5c:	b.ls	405f68 <ferror@plt+0x45c8>  // b.plast
  405f60:	mov	w2, #0x24                  	// #36
  405f64:	strb	w2, [x28, x0]
  405f68:	add	x0, x19, #0x2
  405f6c:	cmp	x23, x0
  405f70:	b.ls	405f7c <ferror@plt+0x45dc>  // b.plast
  405f74:	mov	w2, #0x27                  	// #39
  405f78:	strb	w2, [x28, x0]
  405f7c:	add	x19, x19, #0x3
  405f80:	mov	w25, w1
  405f84:	cmp	x23, x19
  405f88:	b.ls	405f94 <ferror@plt+0x45f4>  // b.plast
  405f8c:	mov	w0, #0x5c                  	// #92
  405f90:	strb	w0, [x28, x19]
  405f94:	add	x19, x19, #0x1
  405f98:	add	x20, x20, #0x1
  405f9c:	cmp	x19, x23
  405fa0:	b.cs	405fa8 <ferror@plt+0x4608>  // b.hs, b.nlast
  405fa4:	strb	w22, [x28, x19]
  405fa8:	cmp	w21, #0x0
  405fac:	add	x19, x19, #0x1
  405fb0:	csel	w26, w26, wzr, ne  // ne = any
  405fb4:	b	405ae8 <ferror@plt+0x4148>
  405fb8:	cbnz	w10, 4061d4 <ferror@plt+0x4834>
  405fbc:	mov	w5, #0x0                   	// #0
  405fc0:	ldr	x1, [sp, #192]
  405fc4:	cmp	x23, #0x0
  405fc8:	mov	x0, #0x0                   	// #0
  405fcc:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  405fd0:	b.eq	406014 <ferror@plt+0x4674>  // b.none
  405fd4:	cmp	x23, x19
  405fd8:	b.ls	405fe4 <ferror@plt+0x4644>  // b.plast
  405fdc:	mov	w0, #0x27                  	// #39
  405fe0:	strb	w0, [x28, x19]
  405fe4:	add	x0, x19, #0x1
  405fe8:	cmp	x23, x0
  405fec:	b.ls	405ff8 <ferror@plt+0x4658>  // b.plast
  405ff0:	mov	w1, #0x5c                  	// #92
  405ff4:	strb	w1, [x28, x0]
  405ff8:	add	x1, x19, #0x2
  405ffc:	mov	x0, x23
  406000:	cmp	x23, x1
  406004:	b.ls	406b18 <ferror@plt+0x5178>  // b.plast
  406008:	ldr	x23, [sp, #192]
  40600c:	mov	w2, #0x27                  	// #39
  406010:	strb	w2, [x28, x1]
  406014:	add	x19, x19, #0x3
  406018:	mov	w22, #0x27                  	// #39
  40601c:	mov	w25, #0x0                   	// #0
  406020:	str	w21, [sp, #188]
  406024:	str	x23, [sp, #192]
  406028:	mov	x23, x0
  40602c:	mov	w0, #0x0                   	// #0
  406030:	cbnz	w5, 405f34 <ferror@plt+0x4594>
  406034:	add	x20, x20, #0x1
  406038:	cbz	w0, 405f9c <ferror@plt+0x45fc>
  40603c:	cmp	x23, x19
  406040:	b.ls	40604c <ferror@plt+0x46ac>  // b.plast
  406044:	mov	w0, #0x27                  	// #39
  406048:	strb	w0, [x28, x19]
  40604c:	add	x0, x19, #0x1
  406050:	cmp	x23, x0
  406054:	b.ls	406060 <ferror@plt+0x46c0>  // b.plast
  406058:	mov	w1, #0x27                  	// #39
  40605c:	strb	w1, [x28, x0]
  406060:	add	x19, x19, #0x2
  406064:	mov	w25, #0x0                   	// #0
  406068:	b	405f9c <ferror@plt+0x45fc>
  40606c:	mov	w22, #0x66                  	// #102
  406070:	mov	w21, #0x0                   	// #0
  406074:	nop
  406078:	cbz	w10, 405f38 <ferror@plt+0x4598>
  40607c:	ldr	w0, [sp, #120]
  406080:	and	w0, w0, w7
  406084:	str	w0, [sp, #120]
  406088:	ldp	w1, w0, [sp, #116]
  40608c:	cmp	w0, #0x0
  406090:	mov	w0, #0x4                   	// #4
  406094:	csel	w0, w1, w0, eq  // eq = none
  406098:	str	w0, [sp, #116]
  40609c:	ldr	w4, [sp, #116]
  4060a0:	mov	x3, x24
  4060a4:	ldr	x7, [sp, #200]
  4060a8:	mov	x2, x27
  4060ac:	ldr	x0, [sp, #256]
  4060b0:	str	x0, [sp]
  4060b4:	ldr	w0, [sp, #184]
  4060b8:	mov	x1, x23
  4060bc:	mov	x6, #0x0                   	// #0
  4060c0:	and	w5, w0, #0xfffffffd
  4060c4:	mov	x0, x28
  4060c8:	bl	4059e0 <ferror@plt+0x4040>
  4060cc:	mov	x19, x0
  4060d0:	mov	x0, x19
  4060d4:	ldp	x29, x30, [sp, #16]
  4060d8:	ldp	x19, x20, [sp, #32]
  4060dc:	ldp	x21, x22, [sp, #48]
  4060e0:	ldp	x23, x24, [sp, #64]
  4060e4:	ldp	x25, x26, [sp, #80]
  4060e8:	ldp	x27, x28, [sp, #96]
  4060ec:	add	sp, sp, #0x100
  4060f0:	ret
  4060f4:	mov	w22, #0x62                  	// #98
  4060f8:	mov	w21, #0x0                   	// #0
  4060fc:	b	406078 <ferror@plt+0x46d8>
  406100:	mov	w22, #0x61                  	// #97
  406104:	mov	w21, #0x0                   	// #0
  406108:	b	406078 <ferror@plt+0x46d8>
  40610c:	ldrb	w22, [x27, x20]
  406110:	cmp	w22, #0x7e
  406114:	b.ls	40617c <ferror@plt+0x47dc>  // b.plast
  406118:	ldr	x0, [sp, #176]
  40611c:	mov	w5, #0x0                   	// #0
  406120:	cmp	x0, #0x1
  406124:	b.ne	405ba0 <ferror@plt+0x4200>  // b.any
  406128:	str	w5, [sp, #128]
  40612c:	str	x12, [sp, #136]
  406130:	stp	w10, w7, [sp, #148]
  406134:	str	w11, [sp, #156]
  406138:	str	x4, [sp, #160]
  40613c:	bl	401880 <__ctype_b_loc@plt>
  406140:	ldr	x0, [x0]
  406144:	ldr	w5, [sp, #128]
  406148:	ldp	w10, w7, [sp, #148]
  40614c:	ldrh	w21, [x0, w22, uxtw #1]
  406150:	ldr	w11, [sp, #156]
  406154:	ands	w0, w21, #0x4000
  406158:	ldr	w0, [sp, #120]
  40615c:	cset	w1, eq  // eq = none
  406160:	ubfx	x21, x21, #14, #1
  406164:	and	w1, w0, w1
  406168:	ldr	x12, [sp, #136]
  40616c:	ldr	x4, [sp, #160]
  406170:	ldr	x8, [sp, #176]
  406174:	cbz	w1, 40619c <ferror@plt+0x47fc>
  406178:	b	405ca8 <ferror@plt+0x4308>
  40617c:	adrp	x0, 40c000 <ferror@plt+0xa660>
  406180:	add	x0, x0, #0x3f0
  406184:	ldrh	w0, [x0, w22, uxtw #1]
  406188:	adr	x1, 406194 <ferror@plt+0x47f4>
  40618c:	add	x0, x1, w0, sxth #2
  406190:	br	x0
  406194:	mov	w21, w11
  406198:	mov	w5, #0x0                   	// #0
  40619c:	ldr	w1, [sp, #124]
  4061a0:	mov	w0, w25
  4061a4:	cbz	w1, 405f20 <ferror@plt+0x4580>
  4061a8:	mov	w0, w25
  4061ac:	cbnz	w10, 405f20 <ferror@plt+0x4580>
  4061b0:	mov	w0, w25
  4061b4:	cbnz	w5, 405f34 <ferror@plt+0x4594>
  4061b8:	b	406034 <ferror@plt+0x4694>
  4061bc:	mov	w5, #0x0                   	// #0
  4061c0:	mov	w21, #0x0                   	// #0
  4061c4:	ldr	w0, [sp, #144]
  4061c8:	cbz	w0, 40619c <ferror@plt+0x47fc>
  4061cc:	mov	w0, #0x2                   	// #2
  4061d0:	str	w0, [sp, #116]
  4061d4:	ldp	w1, w0, [sp, #116]
  4061d8:	cmp	w0, #0x0
  4061dc:	mov	w0, #0x4                   	// #4
  4061e0:	csel	w0, w1, w0, eq  // eq = none
  4061e4:	str	w0, [sp, #116]
  4061e8:	b	40609c <ferror@plt+0x46fc>
  4061ec:	ldr	w0, [sp, #116]
  4061f0:	cmp	w0, #0x2
  4061f4:	b.eq	406518 <ferror@plt+0x4b78>  // b.none
  4061f8:	mov	w5, #0x0                   	// #0
  4061fc:	ldr	w0, [sp, #116]
  406200:	cmp	w0, #0x5
  406204:	b.ne	406228 <ferror@plt+0x4888>  // b.any
  406208:	ldr	w0, [sp, #216]
  40620c:	cbz	w0, 406228 <ferror@plt+0x4888>
  406210:	add	x6, x20, #0x2
  406214:	cmp	x6, x24
  406218:	b.cs	406228 <ferror@plt+0x4888>  // b.hs, b.nlast
  40621c:	ldrb	w22, [x3, #1]
  406220:	cmp	w22, #0x3f
  406224:	b.eq	40686c <ferror@plt+0x4ecc>  // b.none
  406228:	mov	w21, #0x0                   	// #0
  40622c:	mov	w22, #0x3f                  	// #63
  406230:	b	40619c <ferror@plt+0x47fc>
  406234:	ldr	w0, [sp, #116]
  406238:	cmp	w0, #0x2
  40623c:	b.eq	405fb8 <ferror@plt+0x4618>  // b.none
  406240:	mov	w5, #0x0                   	// #0
  406244:	mov	w22, #0x27                  	// #39
  406248:	str	w21, [sp, #188]
  40624c:	b	40619c <ferror@plt+0x47fc>
  406250:	mov	w5, #0x0                   	// #0
  406254:	mov	w0, #0x74                  	// #116
  406258:	ldr	w1, [sp, #144]
  40625c:	cbnz	w1, 4061cc <ferror@plt+0x482c>
  406260:	ldr	w1, [sp, #120]
  406264:	cbnz	w1, 406278 <ferror@plt+0x48d8>
  406268:	mov	w0, w25
  40626c:	mov	w21, #0x0                   	// #0
  406270:	cbnz	w10, 405f20 <ferror@plt+0x4580>
  406274:	b	4061b0 <ferror@plt+0x4810>
  406278:	mov	w22, w0
  40627c:	mov	w21, #0x0                   	// #0
  406280:	b	406078 <ferror@plt+0x46d8>
  406284:	mov	w5, #0x0                   	// #0
  406288:	mov	w0, #0x66                  	// #102
  40628c:	b	406260 <ferror@plt+0x48c0>
  406290:	mov	w5, #0x0                   	// #0
  406294:	mov	w0, #0x62                  	// #98
  406298:	b	406260 <ferror@plt+0x48c0>
  40629c:	ldr	w0, [sp, #120]
  4062a0:	cbnz	w0, 4062e8 <ferror@plt+0x4948>
  4062a4:	ldr	w0, [sp, #212]
  4062a8:	mov	w5, #0x0                   	// #0
  4062ac:	cbz	w0, 406268 <ferror@plt+0x48c8>
  4062b0:	add	x20, x20, #0x1
  4062b4:	b	405ae8 <ferror@plt+0x4148>
  4062b8:	ldrb	w22, [x3]
  4062bc:	cmp	w22, #0x7e
  4062c0:	b.hi	406118 <ferror@plt+0x4778>  // b.pmore
  4062c4:	adrp	x0, 40c000 <ferror@plt+0xa660>
  4062c8:	add	x0, x0, #0x4f0
  4062cc:	ldrh	w0, [x0, w22, uxtw #1]
  4062d0:	adr	x1, 4062dc <ferror@plt+0x493c>
  4062d4:	add	x0, x1, w0, sxth #2
  4062d8:	br	x0
  4062dc:	mov	w5, #0x0                   	// #0
  4062e0:	mov	w21, #0x0                   	// #0
  4062e4:	b	40619c <ferror@plt+0x47fc>
  4062e8:	cbnz	w10, 4065b4 <ferror@plt+0x4c14>
  4062ec:	mov	w5, #0x0                   	// #0
  4062f0:	eor	w0, w25, #0x1
  4062f4:	ands	w0, w7, w0
  4062f8:	b.eq	4064b4 <ferror@plt+0x4b14>  // b.none
  4062fc:	cmp	x23, x19
  406300:	b.ls	40630c <ferror@plt+0x496c>  // b.plast
  406304:	mov	w1, #0x27                  	// #39
  406308:	strb	w1, [x28, x19]
  40630c:	add	x1, x19, #0x1
  406310:	cmp	x23, x1
  406314:	b.ls	406320 <ferror@plt+0x4980>  // b.plast
  406318:	mov	w2, #0x24                  	// #36
  40631c:	strb	w2, [x28, x1]
  406320:	add	x1, x19, #0x2
  406324:	cmp	x23, x1
  406328:	b.ls	406334 <ferror@plt+0x4994>  // b.plast
  40632c:	mov	w2, #0x27                  	// #39
  406330:	strb	w2, [x28, x1]
  406334:	add	x1, x19, #0x3
  406338:	cmp	x23, x1
  40633c:	b.ls	406580 <ferror@plt+0x4be0>  // b.plast
  406340:	mov	w25, w0
  406344:	mov	w0, #0x5c                  	// #92
  406348:	strb	w0, [x28, x1]
  40634c:	ldr	w0, [sp, #116]
  406350:	add	x19, x1, #0x1
  406354:	cmp	w0, #0x2
  406358:	b.eq	406588 <ferror@plt+0x4be8>  // b.none
  40635c:	add	x0, x20, #0x1
  406360:	cmp	x0, x24
  406364:	b.cs	40659c <ferror@plt+0x4bfc>  // b.hs, b.nlast
  406368:	ldrb	w2, [x27, x0]
  40636c:	mov	w22, #0x30                  	// #48
  406370:	mov	w0, #0x0                   	// #0
  406374:	sub	w2, w2, #0x30
  406378:	and	w2, w2, #0xff
  40637c:	cmp	w2, #0x9
  406380:	b.ls	4065fc <ferror@plt+0x4c5c>  // b.plast
  406384:	ldr	w1, [sp, #124]
  406388:	mov	w21, #0x0                   	// #0
  40638c:	cbz	w1, 405f20 <ferror@plt+0x4580>
  406390:	cbnz	w5, 405f34 <ferror@plt+0x4594>
  406394:	b	406034 <ferror@plt+0x4694>
  406398:	cbnz	w0, 406b7c <ferror@plt+0x51dc>
  40639c:	ldr	w0, [sp, #184]
  4063a0:	mov	w5, #0x1                   	// #1
  4063a4:	mov	w7, #0x0                   	// #0
  4063a8:	mov	w11, #0x0                   	// #0
  4063ac:	and	w1, w0, w5
  4063b0:	mov	w25, #0x0                   	// #0
  4063b4:	and	w0, w0, #0x4
  4063b8:	mov	w10, #0x0                   	// #0
  4063bc:	mov	x12, #0x0                   	// #0
  4063c0:	mov	x19, #0x0                   	// #0
  4063c4:	stp	wzr, w5, [sp, #120]
  4063c8:	str	wzr, [sp, #144]
  4063cc:	str	xzr, [sp, #168]
  4063d0:	str	wzr, [sp, #188]
  4063d4:	str	xzr, [sp, #192]
  4063d8:	stp	wzr, w1, [sp, #208]
  4063dc:	str	w0, [sp, #216]
  4063e0:	b	405ad8 <ferror@plt+0x4138>
  4063e4:	cmp	w0, #0x5
  4063e8:	b.ne	40644c <ferror@plt+0x4aac>  // b.any
  4063ec:	ldr	w0, [sp, #184]
  4063f0:	and	w1, w0, #0x1
  4063f4:	and	w0, w0, #0x4
  4063f8:	stp	w1, w0, [sp, #212]
  4063fc:	cbnz	w20, 4068f4 <ferror@plt+0x4f54>
  406400:	cbz	x23, 406810 <ferror@plt+0x4e70>
  406404:	mov	w11, #0x1                   	// #1
  406408:	mov	w0, #0x22                  	// #34
  40640c:	mov	x12, #0x1                   	// #1
  406410:	adrp	x1, 40c000 <ferror@plt+0xa660>
  406414:	mov	w5, w11
  406418:	add	x1, x1, #0x250
  40641c:	mov	x19, x12
  406420:	mov	w7, #0x0                   	// #0
  406424:	mov	w25, #0x0                   	// #0
  406428:	mov	w10, #0x0                   	// #0
  40642c:	strb	w0, [x28]
  406430:	stp	w11, wzr, [sp, #120]
  406434:	str	wzr, [sp, #144]
  406438:	str	x1, [sp, #168]
  40643c:	str	wzr, [sp, #188]
  406440:	str	xzr, [sp, #192]
  406444:	str	wzr, [sp, #208]
  406448:	b	405ad8 <ferror@plt+0x4138>
  40644c:	cmp	w0, #0x6
  406450:	b.ne	406b7c <ferror@plt+0x51dc>  // b.any
  406454:	mov	w0, #0x1                   	// #1
  406458:	mov	w1, w0
  40645c:	adrp	x0, 40c000 <ferror@plt+0xa660>
  406460:	add	x0, x0, #0x250
  406464:	str	x0, [sp, #168]
  406468:	mov	w11, w1
  40646c:	ldr	w0, [sp, #184]
  406470:	mov	w5, w1
  406474:	mov	w10, w1
  406478:	stp	w1, wzr, [sp, #120]
  40647c:	str	w1, [sp, #208]
  406480:	and	w1, w0, w1
  406484:	and	w0, w0, #0x4
  406488:	mov	w7, #0x0                   	// #0
  40648c:	mov	w25, #0x0                   	// #0
  406490:	mov	x12, #0x1                   	// #1
  406494:	mov	x19, #0x0                   	// #0
  406498:	str	wzr, [sp, #144]
  40649c:	str	wzr, [sp, #188]
  4064a0:	str	xzr, [sp, #192]
  4064a4:	stp	w1, w0, [sp, #212]
  4064a8:	mov	w0, #0x5                   	// #5
  4064ac:	str	w0, [sp, #116]
  4064b0:	b	405ad8 <ferror@plt+0x4138>
  4064b4:	mov	x1, x19
  4064b8:	cmp	x23, x19
  4064bc:	b.ls	40634c <ferror@plt+0x49ac>  // b.plast
  4064c0:	mov	w0, w25
  4064c4:	mov	w25, w0
  4064c8:	mov	w0, #0x5c                  	// #92
  4064cc:	strb	w0, [x28, x1]
  4064d0:	b	40634c <ferror@plt+0x49ac>
  4064d4:	mov	w5, #0x0                   	// #0
  4064d8:	cmp	x24, #0x1
  4064dc:	cset	w0, ne  // ne = any
  4064e0:	cmn	x24, #0x1
  4064e4:	b.eq	4064f8 <ferror@plt+0x4b58>  // b.none
  4064e8:	cbnz	w0, 4062e0 <ferror@plt+0x4940>
  4064ec:	cbz	x20, 4061c4 <ferror@plt+0x4824>
  4064f0:	mov	w21, #0x0                   	// #0
  4064f4:	b	40619c <ferror@plt+0x47fc>
  4064f8:	ldrb	w0, [x27, #1]
  4064fc:	cmp	w0, #0x0
  406500:	cset	w0, ne  // ne = any
  406504:	cbnz	w0, 4062e0 <ferror@plt+0x4940>
  406508:	b	4064ec <ferror@plt+0x4b4c>
  40650c:	mov	w5, #0x0                   	// #0
  406510:	cbnz	x20, 4064f0 <ferror@plt+0x4b50>
  406514:	b	4061c4 <ferror@plt+0x4824>
  406518:	cbnz	w10, 4061d4 <ferror@plt+0x4834>
  40651c:	mov	w5, #0x0                   	// #0
  406520:	mov	w0, w25
  406524:	mov	w21, #0x0                   	// #0
  406528:	mov	w22, #0x3f                  	// #63
  40652c:	cbnz	w5, 405f34 <ferror@plt+0x4594>
  406530:	b	406034 <ferror@plt+0x4694>
  406534:	cmp	x0, #0x1
  406538:	b.eq	405c48 <ferror@plt+0x42a8>  // b.none
  40653c:	add	x2, x25, #0x1
  406540:	add	x0, x27, x0
  406544:	add	x2, x27, x2
  406548:	add	x9, x0, x25
  40654c:	b	40655c <ferror@plt+0x4bbc>
  406550:	add	x2, x2, #0x1
  406554:	cmp	x9, x2
  406558:	b.eq	405c48 <ferror@plt+0x42a8>  // b.none
  40655c:	ldrb	w0, [x2]
  406560:	sub	w0, w0, #0x5b
  406564:	and	w0, w0, #0xff
  406568:	cmp	w0, #0x21
  40656c:	b.hi	406550 <ferror@plt+0x4bb0>  // b.pmore
  406570:	lsl	x0, x6, x0
  406574:	tst	x0, x13
  406578:	b.eq	406550 <ferror@plt+0x4bb0>  // b.none
  40657c:	b	4061cc <ferror@plt+0x482c>
  406580:	add	x19, x19, #0x4
  406584:	mov	w25, w0
  406588:	mov	w0, #0x0                   	// #0
  40658c:	mov	w21, #0x0                   	// #0
  406590:	mov	w22, #0x30                  	// #48
  406594:	cbnz	w5, 405f34 <ferror@plt+0x4594>
  406598:	b	406034 <ferror@plt+0x4694>
  40659c:	ldr	w1, [sp, #124]
  4065a0:	mov	w0, #0x0                   	// #0
  4065a4:	mov	w22, #0x30                  	// #48
  4065a8:	mov	w21, #0x0                   	// #0
  4065ac:	cbz	w1, 405f20 <ferror@plt+0x4580>
  4065b0:	b	406390 <ferror@plt+0x49f0>
  4065b4:	str	w7, [sp, #120]
  4065b8:	b	4061d4 <ferror@plt+0x4834>
  4065bc:	mov	w5, w11
  4065c0:	mov	w21, #0x0                   	// #0
  4065c4:	b	40619c <ferror@plt+0x47fc>
  4065c8:	mov	w1, w19
  4065cc:	adrp	x0, 40c000 <ferror@plt+0xa660>
  4065d0:	add	x0, x0, #0x280
  4065d4:	str	w10, [sp, #120]
  4065d8:	bl	405878 <ferror@plt+0x3ed8>
  4065dc:	str	x0, [sp, #200]
  4065e0:	adrp	x1, 40c000 <ferror@plt+0xa660>
  4065e4:	add	x0, x1, #0x278
  4065e8:	mov	w1, w19
  4065ec:	bl	405878 <ferror@plt+0x3ed8>
  4065f0:	ldr	w10, [sp, #120]
  4065f4:	str	x0, [sp, #256]
  4065f8:	b	405a74 <ferror@plt+0x40d4>
  4065fc:	cmp	x23, x19
  406600:	b.ls	406608 <ferror@plt+0x4c68>  // b.plast
  406604:	strb	w22, [x28, x19]
  406608:	add	x0, x1, #0x2
  40660c:	cmp	x23, x0
  406610:	b.ls	40661c <ferror@plt+0x4c7c>  // b.plast
  406614:	mov	w2, #0x30                  	// #48
  406618:	strb	w2, [x28, x0]
  40661c:	add	x19, x1, #0x3
  406620:	mov	w0, #0x0                   	// #0
  406624:	mov	w22, #0x30                  	// #48
  406628:	b	406384 <ferror@plt+0x49e4>
  40662c:	mov	w5, #0x0                   	// #0
  406630:	ldr	w0, [sp, #116]
  406634:	cmp	w0, #0x2
  406638:	b.eq	4066b8 <ferror@plt+0x4d18>  // b.none
  40663c:	ldr	w1, [sp, #208]
  406640:	mov	w22, #0x5c                  	// #92
  406644:	mov	w0, w22
  406648:	cbz	w1, 406260 <ferror@plt+0x48c0>
  40664c:	add	x20, x20, #0x1
  406650:	mov	w0, w25
  406654:	mov	w21, #0x0                   	// #0
  406658:	b	406038 <ferror@plt+0x4698>
  40665c:	mov	w5, #0x0                   	// #0
  406660:	mov	w0, #0x76                  	// #118
  406664:	b	406260 <ferror@plt+0x48c0>
  406668:	mov	w21, w11
  40666c:	mov	w5, #0x0                   	// #0
  406670:	b	4061c4 <ferror@plt+0x4824>
  406674:	mov	w5, #0x0                   	// #0
  406678:	mov	w0, #0x72                  	// #114
  40667c:	b	406258 <ferror@plt+0x48b8>
  406680:	mov	w5, #0x0                   	// #0
  406684:	mov	w0, #0x6e                  	// #110
  406688:	b	406258 <ferror@plt+0x48b8>
  40668c:	mov	w5, #0x0                   	// #0
  406690:	mov	w0, #0x61                  	// #97
  406694:	b	406260 <ferror@plt+0x48c0>
  406698:	mov	w5, #0x0                   	// #0
  40669c:	mov	w22, #0xa                   	// #10
  4066a0:	mov	w0, #0x6e                  	// #110
  4066a4:	b	406260 <ferror@plt+0x48c0>
  4066a8:	mov	w5, #0x0                   	// #0
  4066ac:	mov	w22, #0xd                   	// #13
  4066b0:	mov	w0, #0x72                  	// #114
  4066b4:	b	406260 <ferror@plt+0x48c0>
  4066b8:	cbnz	w10, 4061d4 <ferror@plt+0x4834>
  4066bc:	add	x20, x20, #0x1
  4066c0:	mov	w0, w25
  4066c4:	mov	w21, #0x0                   	// #0
  4066c8:	mov	w22, #0x5c                  	// #92
  4066cc:	b	406038 <ferror@plt+0x4698>
  4066d0:	ldr	w0, [sp, #184]
  4066d4:	and	w1, w0, #0x1
  4066d8:	and	w0, w0, #0x4
  4066dc:	stp	w1, w0, [sp, #212]
  4066e0:	cbnz	w20, 40678c <ferror@plt+0x4dec>
  4066e4:	mov	w0, #0x1                   	// #1
  4066e8:	str	w0, [sp, #120]
  4066ec:	cbnz	x23, 406b64 <ferror@plt+0x51c4>
  4066f0:	mov	w0, #0x1                   	// #1
  4066f4:	mov	w5, w0
  4066f8:	mov	w7, w0
  4066fc:	adrp	x0, 40c000 <ferror@plt+0xa660>
  406700:	add	x0, x0, #0x278
  406704:	mov	x12, #0x1                   	// #1
  406708:	mov	w11, #0x0                   	// #0
  40670c:	mov	x19, x12
  406710:	mov	w25, #0x0                   	// #0
  406714:	mov	w10, #0x0                   	// #0
  406718:	str	w5, [sp, #124]
  40671c:	str	wzr, [sp, #144]
  406720:	str	x0, [sp, #168]
  406724:	mov	w0, #0x2                   	// #2
  406728:	str	w0, [sp, #116]
  40672c:	str	wzr, [sp, #188]
  406730:	str	xzr, [sp, #192]
  406734:	str	wzr, [sp, #208]
  406738:	b	405ad8 <ferror@plt+0x4138>
  40673c:	ldr	w0, [sp, #184]
  406740:	mov	w11, #0x1                   	// #1
  406744:	mov	w7, #0x0                   	// #0
  406748:	mov	w5, w11
  40674c:	and	w1, w0, w11
  406750:	mov	w25, #0x0                   	// #0
  406754:	and	w0, w0, #0x4
  406758:	mov	w10, #0x0                   	// #0
  40675c:	mov	x12, #0x0                   	// #0
  406760:	mov	x19, #0x0                   	// #0
  406764:	stp	w11, wzr, [sp, #120]
  406768:	str	wzr, [sp, #144]
  40676c:	str	xzr, [sp, #168]
  406770:	str	wzr, [sp, #188]
  406774:	str	xzr, [sp, #192]
  406778:	stp	wzr, w1, [sp, #208]
  40677c:	str	w0, [sp, #216]
  406780:	b	405ad8 <ferror@plt+0x4138>
  406784:	mov	w5, #0x0                   	// #0
  406788:	b	405d64 <ferror@plt+0x43c4>
  40678c:	mov	w1, #0x1                   	// #1
  406790:	mov	w10, w1
  406794:	mov	w7, w1
  406798:	mov	w5, w1
  40679c:	adrp	x0, 40c000 <ferror@plt+0xa660>
  4067a0:	add	x0, x0, #0x278
  4067a4:	str	w1, [sp, #124]
  4067a8:	str	w1, [sp, #144]
  4067ac:	str	x0, [sp, #168]
  4067b0:	mov	w0, #0x2                   	// #2
  4067b4:	mov	w11, #0x0                   	// #0
  4067b8:	mov	w25, #0x0                   	// #0
  4067bc:	mov	x12, #0x1                   	// #1
  4067c0:	mov	x19, #0x0                   	// #0
  4067c4:	stp	w0, wzr, [sp, #116]
  4067c8:	str	wzr, [sp, #188]
  4067cc:	str	xzr, [sp, #192]
  4067d0:	str	wzr, [sp, #208]
  4067d4:	b	405ad8 <ferror@plt+0x4138>
  4067d8:	ldr	w1, [sp, #184]
  4067dc:	mov	w10, w0
  4067e0:	mov	w7, w0
  4067e4:	mov	w5, w0
  4067e8:	str	w0, [sp, #124]
  4067ec:	and	w2, w1, #0x1
  4067f0:	str	w0, [sp, #144]
  4067f4:	adrp	x0, 40c000 <ferror@plt+0xa660>
  4067f8:	add	x0, x0, #0x278
  4067fc:	str	x0, [sp, #168]
  406800:	and	w0, w1, #0x4
  406804:	str	w2, [sp, #212]
  406808:	str	w0, [sp, #216]
  40680c:	b	4067b0 <ferror@plt+0x4e10>
  406810:	mov	w11, #0x1                   	// #1
  406814:	mov	x12, #0x1                   	// #1
  406818:	adrp	x0, 40c000 <ferror@plt+0xa660>
  40681c:	mov	w5, w11
  406820:	add	x0, x0, #0x250
  406824:	mov	x19, x12
  406828:	mov	w7, #0x0                   	// #0
  40682c:	mov	w25, #0x0                   	// #0
  406830:	mov	w10, #0x0                   	// #0
  406834:	stp	w11, wzr, [sp, #120]
  406838:	str	wzr, [sp, #144]
  40683c:	str	x0, [sp, #168]
  406840:	str	wzr, [sp, #188]
  406844:	str	xzr, [sp, #192]
  406848:	str	wzr, [sp, #208]
  40684c:	b	405ad8 <ferror@plt+0x4138>
  406850:	ldr	w0, [sp, #184]
  406854:	and	w1, w0, #0x1
  406858:	and	w0, w0, #0x4
  40685c:	stp	w1, w0, [sp, #212]
  406860:	cbnz	w20, 406b20 <ferror@plt+0x5180>
  406864:	str	wzr, [sp, #120]
  406868:	b	4066ec <ferror@plt+0x4d4c>
  40686c:	ldrb	w2, [x27, x6]
  406870:	cmp	w2, #0x3e
  406874:	b.hi	4062e0 <ferror@plt+0x4940>  // b.pmore
  406878:	mov	x1, #0x1                   	// #1
  40687c:	mov	x0, #0xa38200000000        	// #179778741075968
  406880:	movk	x0, #0x7000, lsl #48
  406884:	lsl	x1, x1, x2
  406888:	mov	w21, #0x0                   	// #0
  40688c:	tst	x1, x0
  406890:	b.eq	40619c <ferror@plt+0x47fc>  // b.none
  406894:	cbnz	w10, 40609c <ferror@plt+0x46fc>
  406898:	cmp	x23, x19
  40689c:	b.ls	4068a4 <ferror@plt+0x4f04>  // b.plast
  4068a0:	strb	w22, [x28, x19]
  4068a4:	add	x0, x19, #0x1
  4068a8:	cmp	x23, x0
  4068ac:	b.ls	4068b8 <ferror@plt+0x4f18>  // b.plast
  4068b0:	mov	w1, #0x22                  	// #34
  4068b4:	strb	w1, [x28, x0]
  4068b8:	add	x0, x19, #0x2
  4068bc:	cmp	x23, x0
  4068c0:	b.ls	4068cc <ferror@plt+0x4f2c>  // b.plast
  4068c4:	mov	w1, #0x22                  	// #34
  4068c8:	strb	w1, [x28, x0]
  4068cc:	add	x0, x19, #0x3
  4068d0:	cmp	x23, x0
  4068d4:	b.ls	4068e0 <ferror@plt+0x4f40>  // b.plast
  4068d8:	mov	w1, #0x3f                  	// #63
  4068dc:	strb	w1, [x28, x0]
  4068e0:	add	x19, x19, #0x4
  4068e4:	mov	w22, w2
  4068e8:	mov	x20, x6
  4068ec:	mov	w0, w25
  4068f0:	b	406384 <ferror@plt+0x49e4>
  4068f4:	mov	w0, #0x1                   	// #1
  4068f8:	mov	w1, w0
  4068fc:	mov	w11, w1
  406900:	adrp	x0, 40c000 <ferror@plt+0xa660>
  406904:	mov	w5, w1
  406908:	add	x0, x0, #0x250
  40690c:	mov	w10, w1
  406910:	mov	w7, #0x0                   	// #0
  406914:	mov	w25, #0x0                   	// #0
  406918:	mov	x12, #0x1                   	// #1
  40691c:	mov	x19, #0x0                   	// #0
  406920:	stp	w1, wzr, [sp, #120]
  406924:	str	wzr, [sp, #144]
  406928:	str	x0, [sp, #168]
  40692c:	str	wzr, [sp, #188]
  406930:	str	xzr, [sp, #192]
  406934:	str	w1, [sp, #208]
  406938:	b	405ad8 <ferror@plt+0x4138>
  40693c:	mov	w5, w11
  406940:	cbnz	x20, 4064f0 <ferror@plt+0x4b50>
  406944:	b	4061c4 <ferror@plt+0x4824>
  406948:	mov	w5, w11
  40694c:	b	4064d8 <ferror@plt+0x4b38>
  406950:	mov	w5, w11
  406954:	b	4066ac <ferror@plt+0x4d0c>
  406958:	mov	w5, w11
  40695c:	mov	w0, #0x76                  	// #118
  406960:	b	406260 <ferror@plt+0x48c0>
  406964:	mov	w5, w11
  406968:	b	406630 <ferror@plt+0x4c90>
  40696c:	ldr	w0, [sp, #116]
  406970:	mov	w5, w11
  406974:	cmp	w0, #0x2
  406978:	b.ne	4061fc <ferror@plt+0x485c>  // b.any
  40697c:	b	406520 <ferror@plt+0x4b80>
  406980:	mov	w5, w11
  406984:	mov	w21, w11
  406988:	b	4061c4 <ferror@plt+0x4824>
  40698c:	mov	w5, w11
  406990:	b	40669c <ferror@plt+0x4cfc>
  406994:	mov	w5, w11
  406998:	mov	w0, #0x74                  	// #116
  40699c:	b	406258 <ferror@plt+0x48b8>
  4069a0:	mov	w5, w11
  4069a4:	b	4062f0 <ferror@plt+0x4950>
  4069a8:	ldr	w0, [sp, #116]
  4069ac:	mov	w5, w11
  4069b0:	cmp	w0, #0x2
  4069b4:	b.ne	406244 <ferror@plt+0x48a4>  // b.any
  4069b8:	b	405fc0 <ferror@plt+0x4620>
  4069bc:	ldr	x0, [sp, #200]
  4069c0:	ldrb	w0, [x0]
  4069c4:	cbz	w0, 405a7c <ferror@plt+0x40dc>
  4069c8:	cmp	x23, x19
  4069cc:	b.ls	4069ec <ferror@plt+0x504c>  // b.plast
  4069d0:	strb	w0, [x28, x19]
  4069d4:	add	x19, x19, #0x1
  4069d8:	ldr	x0, [sp, #200]
  4069dc:	ldrb	w0, [x0, x19]
  4069e0:	cbz	w0, 405a7c <ferror@plt+0x40dc>
  4069e4:	cmp	x23, x19
  4069e8:	b.hi	4069d0 <ferror@plt+0x5030>  // b.pmore
  4069ec:	ldr	x0, [sp, #200]
  4069f0:	add	x19, x19, #0x1
  4069f4:	ldrb	w0, [x0, x19]
  4069f8:	cbnz	w0, 4069c8 <ferror@plt+0x5028>
  4069fc:	b	405a7c <ferror@plt+0x40dc>
  406a00:	mov	x8, x21
  406a04:	ldr	w1, [sp, #120]
  406a08:	ldr	w10, [sp, #136]
  406a0c:	mov	w21, #0x0                   	// #0
  406a10:	ldp	w25, w5, [sp, #148]
  406a14:	ldp	w7, w11, [sp, #156]
  406a18:	ldr	w22, [sp, #220]
  406a1c:	ldr	x12, [sp, #128]
  406a20:	ldp	x19, x4, [sp, #224]
  406a24:	b	405c98 <ferror@plt+0x42f8>
  406a28:	ldr	w5, [sp, #124]
  406a2c:	mov	w0, w25
  406a30:	mov	w21, w5
  406a34:	b	4061b4 <ferror@plt+0x4814>
  406a38:	mov	x9, x25
  406a3c:	cmp	x25, x24
  406a40:	ldr	w10, [sp, #136]
  406a44:	mov	x8, x21
  406a48:	ldp	w25, w5, [sp, #148]
  406a4c:	ldp	w7, w11, [sp, #156]
  406a50:	ldr	w22, [sp, #220]
  406a54:	ldr	x12, [sp, #128]
  406a58:	ldp	x19, x4, [sp, #224]
  406a5c:	b.cc	406a74 <ferror@plt+0x50d4>  // b.lo, b.ul, b.last
  406a60:	b	406a7c <ferror@plt+0x50dc>
  406a64:	add	x8, x8, #0x1
  406a68:	add	x9, x20, x8
  406a6c:	cmp	x24, x9
  406a70:	b.ls	406a7c <ferror@plt+0x50dc>  // b.plast
  406a74:	ldrb	w0, [x27, x9]
  406a78:	cbnz	w0, 406a64 <ferror@plt+0x50c4>
  406a7c:	ldr	w1, [sp, #120]
  406a80:	mov	w21, #0x0                   	// #0
  406a84:	b	405c98 <ferror@plt+0x42f8>
  406a88:	mov	w7, w10
  406a8c:	ldr	x0, [sp, #168]
  406a90:	cmp	x0, #0x0
  406a94:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  406a98:	b.eq	406ac0 <ferror@plt+0x5120>  // b.none
  406a9c:	ldrb	w1, [x0]
  406aa0:	cbz	w1, 406ac0 <ferror@plt+0x5120>
  406aa4:	sub	x0, x0, x19
  406aa8:	cmp	x23, x19
  406aac:	b.ls	406ad0 <ferror@plt+0x5130>  // b.plast
  406ab0:	strb	w1, [x28, x19]
  406ab4:	add	x19, x19, #0x1
  406ab8:	ldrb	w1, [x0, x19]
  406abc:	cbnz	w1, 406aa8 <ferror@plt+0x5108>
  406ac0:	cmp	x23, x19
  406ac4:	b.ls	4060d0 <ferror@plt+0x4730>  // b.plast
  406ac8:	strb	wzr, [x28, x19]
  406acc:	b	4060d0 <ferror@plt+0x4730>
  406ad0:	add	x19, x19, #0x1
  406ad4:	ldrb	w1, [x0, x19]
  406ad8:	cbnz	w1, 406aa8 <ferror@plt+0x5108>
  406adc:	b	406ac0 <ferror@plt+0x5120>
  406ae0:	ldr	w7, [sp, #188]
  406ae4:	b	406a8c <ferror@plt+0x50ec>
  406ae8:	ldp	x1, x7, [sp, #192]
  406aec:	mov	x6, x4
  406af0:	ldr	w5, [sp, #184]
  406af4:	mov	x3, x24
  406af8:	ldr	x0, [sp, #256]
  406afc:	str	x0, [sp]
  406b00:	mov	x2, x27
  406b04:	mov	x0, x28
  406b08:	mov	w4, #0x5                   	// #5
  406b0c:	bl	4059e0 <ferror@plt+0x4040>
  406b10:	mov	x19, x0
  406b14:	b	4060d0 <ferror@plt+0x4730>
  406b18:	ldr	x23, [sp, #192]
  406b1c:	b	406014 <ferror@plt+0x4674>
  406b20:	mov	w1, #0x1                   	// #1
  406b24:	adrp	x0, 40c000 <ferror@plt+0xa660>
  406b28:	mov	w10, w1
  406b2c:	add	x0, x0, #0x278
  406b30:	mov	w7, w1
  406b34:	mov	w5, w1
  406b38:	mov	w11, #0x0                   	// #0
  406b3c:	mov	w25, #0x0                   	// #0
  406b40:	mov	x12, #0x1                   	// #1
  406b44:	mov	x19, #0x0                   	// #0
  406b48:	stp	wzr, w1, [sp, #120]
  406b4c:	str	w1, [sp, #144]
  406b50:	str	x0, [sp, #168]
  406b54:	str	wzr, [sp, #188]
  406b58:	str	xzr, [sp, #192]
  406b5c:	str	wzr, [sp, #208]
  406b60:	b	405ad8 <ferror@plt+0x4138>
  406b64:	mov	w25, #0x0                   	// #0
  406b68:	mov	w0, #0x0                   	// #0
  406b6c:	mov	w5, #0x1                   	// #1
  406b70:	mov	x1, #0x0                   	// #0
  406b74:	str	x23, [sp, #192]
  406b78:	b	405ea4 <ferror@plt+0x4504>
  406b7c:	bl	4017e0 <abort@plt>
  406b80:	sub	sp, sp, #0x80
  406b84:	stp	x29, x30, [sp, #16]
  406b88:	add	x29, sp, #0x10
  406b8c:	stp	x19, x20, [sp, #32]
  406b90:	mov	w19, w0
  406b94:	mov	x20, x3
  406b98:	stp	x21, x22, [sp, #48]
  406b9c:	stp	x23, x24, [sp, #64]
  406ba0:	mov	x23, x1
  406ba4:	mov	x24, x2
  406ba8:	stp	x25, x26, [sp, #80]
  406bac:	stp	x27, x28, [sp, #96]
  406bb0:	bl	401980 <__errno_location@plt>
  406bb4:	mov	x22, x0
  406bb8:	ldr	w0, [x0]
  406bbc:	adrp	x27, 41f000 <ferror@plt+0x1d660>
  406bc0:	str	w0, [sp, #116]
  406bc4:	ldr	x21, [x27, #536]
  406bc8:	tbnz	w19, #31, 406d20 <ferror@plt+0x5380>
  406bcc:	add	x26, x27, #0x218
  406bd0:	ldr	w0, [x26, #8]
  406bd4:	cmp	w0, w19
  406bd8:	b.gt	406c28 <ferror@plt+0x5288>
  406bdc:	mov	w0, #0x7fffffff            	// #2147483647
  406be0:	cmp	w19, w0
  406be4:	b.eq	406d1c <ferror@plt+0x537c>  // b.none
  406be8:	add	w28, w19, #0x1
  406bec:	add	x0, x26, #0x10
  406bf0:	cmp	x21, x0
  406bf4:	sbfiz	x1, x28, #4, #32
  406bf8:	b.eq	406d00 <ferror@plt+0x5360>  // b.none
  406bfc:	mov	x0, x21
  406c00:	bl	4095c8 <ferror@plt+0x7c28>
  406c04:	mov	x21, x0
  406c08:	str	x0, [x27, #536]
  406c0c:	ldr	w0, [x26, #8]
  406c10:	mov	w1, #0x0                   	// #0
  406c14:	sub	w2, w28, w0
  406c18:	add	x0, x21, w0, sxtw #4
  406c1c:	sbfiz	x2, x2, #4, #32
  406c20:	bl	401770 <memset@plt>
  406c24:	str	w28, [x26, #8]
  406c28:	sbfiz	x19, x19, #4, #32
  406c2c:	add	x26, x20, #0x8
  406c30:	add	x0, x21, x19
  406c34:	str	x0, [sp, #120]
  406c38:	ldp	w4, w5, [x20]
  406c3c:	mov	x6, x26
  406c40:	ldr	x7, [x20, #40]
  406c44:	orr	w25, w5, #0x1
  406c48:	ldr	x27, [x21, x19]
  406c4c:	mov	x3, x24
  406c50:	ldr	x28, [x0, #8]
  406c54:	mov	x1, x27
  406c58:	ldr	x0, [x20, #48]
  406c5c:	str	x0, [sp]
  406c60:	mov	x2, x23
  406c64:	mov	w5, w25
  406c68:	mov	x0, x28
  406c6c:	bl	4059e0 <ferror@plt+0x4040>
  406c70:	cmp	x27, x0
  406c74:	b.hi	406cd4 <ferror@plt+0x5334>  // b.pmore
  406c78:	add	x27, x0, #0x1
  406c7c:	str	x27, [x21, x19]
  406c80:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  406c84:	add	x0, x0, #0x3d0
  406c88:	cmp	x28, x0
  406c8c:	b.eq	406c98 <ferror@plt+0x52f8>  // b.none
  406c90:	mov	x0, x28
  406c94:	bl	4018c0 <free@plt>
  406c98:	mov	x0, x27
  406c9c:	bl	409598 <ferror@plt+0x7bf8>
  406ca0:	ldr	x1, [sp, #120]
  406ca4:	mov	x28, x0
  406ca8:	ldr	w4, [x20]
  406cac:	mov	x6, x26
  406cb0:	ldr	x7, [x20, #40]
  406cb4:	str	x0, [x1, #8]
  406cb8:	ldr	x1, [x20, #48]
  406cbc:	str	x1, [sp]
  406cc0:	mov	w5, w25
  406cc4:	mov	x3, x24
  406cc8:	mov	x2, x23
  406ccc:	mov	x1, x27
  406cd0:	bl	4059e0 <ferror@plt+0x4040>
  406cd4:	ldr	w0, [sp, #116]
  406cd8:	ldp	x29, x30, [sp, #16]
  406cdc:	ldp	x19, x20, [sp, #32]
  406ce0:	ldp	x23, x24, [sp, #64]
  406ce4:	ldp	x25, x26, [sp, #80]
  406ce8:	str	w0, [x22]
  406cec:	mov	x0, x28
  406cf0:	ldp	x21, x22, [sp, #48]
  406cf4:	ldp	x27, x28, [sp, #96]
  406cf8:	add	sp, sp, #0x80
  406cfc:	ret
  406d00:	mov	x0, #0x0                   	// #0
  406d04:	bl	4095c8 <ferror@plt+0x7c28>
  406d08:	mov	x21, x0
  406d0c:	str	x0, [x27, #536]
  406d10:	ldp	x0, x1, [x26, #16]
  406d14:	stp	x0, x1, [x21]
  406d18:	b	406c0c <ferror@plt+0x526c>
  406d1c:	bl	409760 <ferror@plt+0x7dc0>
  406d20:	bl	4017e0 <abort@plt>
  406d24:	nop
  406d28:	stp	x29, x30, [sp, #-48]!
  406d2c:	mov	x29, sp
  406d30:	stp	x19, x20, [sp, #16]
  406d34:	mov	x20, x0
  406d38:	str	x21, [sp, #32]
  406d3c:	bl	401980 <__errno_location@plt>
  406d40:	adrp	x2, 41f000 <ferror@plt+0x1d660>
  406d44:	mov	x19, x0
  406d48:	add	x2, x2, #0x3d0
  406d4c:	cmp	x20, #0x0
  406d50:	add	x2, x2, #0x100
  406d54:	mov	x1, #0x38                  	// #56
  406d58:	ldr	w21, [x19]
  406d5c:	csel	x0, x2, x20, eq  // eq = none
  406d60:	bl	4096e0 <ferror@plt+0x7d40>
  406d64:	str	w21, [x19]
  406d68:	ldp	x19, x20, [sp, #16]
  406d6c:	ldr	x21, [sp, #32]
  406d70:	ldp	x29, x30, [sp], #48
  406d74:	ret
  406d78:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  406d7c:	add	x1, x1, #0x3d0
  406d80:	cmp	x0, #0x0
  406d84:	add	x1, x1, #0x100
  406d88:	csel	x0, x1, x0, eq  // eq = none
  406d8c:	ldr	w0, [x0]
  406d90:	ret
  406d94:	nop
  406d98:	adrp	x2, 41f000 <ferror@plt+0x1d660>
  406d9c:	add	x2, x2, #0x3d0
  406da0:	cmp	x0, #0x0
  406da4:	add	x2, x2, #0x100
  406da8:	csel	x0, x2, x0, eq  // eq = none
  406dac:	str	w1, [x0]
  406db0:	ret
  406db4:	nop
  406db8:	adrp	x3, 41f000 <ferror@plt+0x1d660>
  406dbc:	add	x3, x3, #0x3d0
  406dc0:	cmp	x0, #0x0
  406dc4:	add	x3, x3, #0x100
  406dc8:	csel	x0, x3, x0, eq  // eq = none
  406dcc:	ubfx	x4, x1, #5, #3
  406dd0:	add	x3, x0, #0x8
  406dd4:	and	w1, w1, #0x1f
  406dd8:	ldr	w5, [x3, x4, lsl #2]
  406ddc:	lsr	w0, w5, w1
  406de0:	eor	w2, w0, w2
  406de4:	and	w2, w2, #0x1
  406de8:	and	w0, w0, #0x1
  406dec:	lsl	w2, w2, w1
  406df0:	eor	w2, w2, w5
  406df4:	str	w2, [x3, x4, lsl #2]
  406df8:	ret
  406dfc:	nop
  406e00:	adrp	x3, 41f000 <ferror@plt+0x1d660>
  406e04:	add	x3, x3, #0x3d0
  406e08:	cmp	x0, #0x0
  406e0c:	add	x3, x3, #0x100
  406e10:	csel	x2, x3, x0, eq  // eq = none
  406e14:	ldr	w0, [x2, #4]
  406e18:	str	w1, [x2, #4]
  406e1c:	ret
  406e20:	adrp	x3, 41f000 <ferror@plt+0x1d660>
  406e24:	add	x3, x3, #0x3d0
  406e28:	cmp	x0, #0x0
  406e2c:	add	x3, x3, #0x100
  406e30:	csel	x0, x3, x0, eq  // eq = none
  406e34:	mov	w3, #0xa                   	// #10
  406e38:	cmp	x1, #0x0
  406e3c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406e40:	str	w3, [x0]
  406e44:	b.eq	406e50 <ferror@plt+0x54b0>  // b.none
  406e48:	stp	x1, x2, [x0, #40]
  406e4c:	ret
  406e50:	stp	x29, x30, [sp, #-16]!
  406e54:	mov	x29, sp
  406e58:	bl	4017e0 <abort@plt>
  406e5c:	nop
  406e60:	sub	sp, sp, #0x50
  406e64:	adrp	x5, 41f000 <ferror@plt+0x1d660>
  406e68:	stp	x29, x30, [sp, #16]
  406e6c:	add	x29, sp, #0x10
  406e70:	stp	x19, x20, [sp, #32]
  406e74:	mov	x19, x4
  406e78:	add	x4, x5, #0x3d0
  406e7c:	cmp	x19, #0x0
  406e80:	add	x4, x4, #0x100
  406e84:	csel	x19, x4, x19, eq  // eq = none
  406e88:	mov	x20, x3
  406e8c:	stp	x21, x22, [sp, #48]
  406e90:	mov	x21, x0
  406e94:	mov	x22, x1
  406e98:	str	x23, [sp, #64]
  406e9c:	mov	x23, x2
  406ea0:	bl	401980 <__errno_location@plt>
  406ea4:	ldp	x7, x8, [x19, #40]
  406ea8:	mov	x3, x20
  406eac:	mov	x20, x0
  406eb0:	mov	x0, x21
  406eb4:	ldp	w4, w5, [x19]
  406eb8:	mov	x2, x23
  406ebc:	ldr	w21, [x20]
  406ec0:	mov	x1, x22
  406ec4:	str	x8, [sp]
  406ec8:	add	x6, x19, #0x8
  406ecc:	bl	4059e0 <ferror@plt+0x4040>
  406ed0:	ldp	x29, x30, [sp, #16]
  406ed4:	ldr	x23, [sp, #64]
  406ed8:	str	w21, [x20]
  406edc:	ldp	x19, x20, [sp, #32]
  406ee0:	ldp	x21, x22, [sp, #48]
  406ee4:	add	sp, sp, #0x50
  406ee8:	ret
  406eec:	nop
  406ef0:	sub	sp, sp, #0x60
  406ef4:	adrp	x4, 41f000 <ferror@plt+0x1d660>
  406ef8:	add	x4, x4, #0x3d0
  406efc:	cmp	x2, #0x0
  406f00:	add	x4, x4, #0x100
  406f04:	stp	x29, x30, [sp, #16]
  406f08:	add	x29, sp, #0x10
  406f0c:	stp	x19, x20, [sp, #32]
  406f10:	csel	x19, x4, x2, eq  // eq = none
  406f14:	stp	x21, x22, [sp, #48]
  406f18:	mov	x22, x0
  406f1c:	stp	x23, x24, [sp, #64]
  406f20:	mov	x23, x1
  406f24:	stp	x25, x26, [sp, #80]
  406f28:	bl	401980 <__errno_location@plt>
  406f2c:	ldr	w26, [x0]
  406f30:	ldp	w4, w24, [x19]
  406f34:	mov	x20, x0
  406f38:	ldp	x7, x0, [x19, #40]
  406f3c:	add	x25, x19, #0x8
  406f40:	orr	w24, w24, #0x1
  406f44:	mov	x6, x25
  406f48:	mov	x3, x23
  406f4c:	mov	x2, x22
  406f50:	mov	w5, w24
  406f54:	str	x0, [sp]
  406f58:	mov	x1, #0x0                   	// #0
  406f5c:	mov	x0, #0x0                   	// #0
  406f60:	bl	4059e0 <ferror@plt+0x4040>
  406f64:	add	x21, x0, #0x1
  406f68:	mov	x0, x21
  406f6c:	bl	409598 <ferror@plt+0x7bf8>
  406f70:	ldp	x7, x1, [x19, #40]
  406f74:	mov	w5, w24
  406f78:	ldr	w4, [x19]
  406f7c:	mov	x6, x25
  406f80:	str	x1, [sp]
  406f84:	mov	x3, x23
  406f88:	mov	x2, x22
  406f8c:	mov	x19, x0
  406f90:	mov	x1, x21
  406f94:	bl	4059e0 <ferror@plt+0x4040>
  406f98:	mov	x0, x19
  406f9c:	ldp	x29, x30, [sp, #16]
  406fa0:	ldp	x21, x22, [sp, #48]
  406fa4:	ldp	x23, x24, [sp, #64]
  406fa8:	str	w26, [x20]
  406fac:	ldp	x19, x20, [sp, #32]
  406fb0:	ldp	x25, x26, [sp, #80]
  406fb4:	add	sp, sp, #0x60
  406fb8:	ret
  406fbc:	nop
  406fc0:	sub	sp, sp, #0x70
  406fc4:	adrp	x4, 41f000 <ferror@plt+0x1d660>
  406fc8:	add	x4, x4, #0x3d0
  406fcc:	cmp	x3, #0x0
  406fd0:	add	x4, x4, #0x100
  406fd4:	stp	x29, x30, [sp, #16]
  406fd8:	add	x29, sp, #0x10
  406fdc:	stp	x19, x20, [sp, #32]
  406fe0:	csel	x19, x4, x3, eq  // eq = none
  406fe4:	mov	x20, x2
  406fe8:	stp	x21, x22, [sp, #48]
  406fec:	mov	x22, x0
  406ff0:	stp	x23, x24, [sp, #64]
  406ff4:	mov	x23, x1
  406ff8:	stp	x25, x26, [sp, #80]
  406ffc:	stp	x27, x28, [sp, #96]
  407000:	bl	401980 <__errno_location@plt>
  407004:	ldr	w28, [x0]
  407008:	ldp	w4, w5, [x19]
  40700c:	mov	x21, x0
  407010:	ldp	x7, x0, [x19, #40]
  407014:	cmp	x20, #0x0
  407018:	cset	w24, eq  // eq = none
  40701c:	add	x27, x19, #0x8
  407020:	orr	w24, w24, w5
  407024:	mov	x6, x27
  407028:	mov	x3, x23
  40702c:	mov	x2, x22
  407030:	mov	w5, w24
  407034:	str	x0, [sp]
  407038:	mov	x1, #0x0                   	// #0
  40703c:	mov	x0, #0x0                   	// #0
  407040:	bl	4059e0 <ferror@plt+0x4040>
  407044:	add	x26, x0, #0x1
  407048:	mov	x25, x0
  40704c:	mov	x0, x26
  407050:	bl	409598 <ferror@plt+0x7bf8>
  407054:	ldp	x7, x1, [x19, #40]
  407058:	mov	w5, w24
  40705c:	ldr	w4, [x19]
  407060:	mov	x6, x27
  407064:	str	x1, [sp]
  407068:	mov	x3, x23
  40706c:	mov	x2, x22
  407070:	mov	x19, x0
  407074:	mov	x1, x26
  407078:	bl	4059e0 <ferror@plt+0x4040>
  40707c:	str	w28, [x21]
  407080:	cbz	x20, 407088 <ferror@plt+0x56e8>
  407084:	str	x25, [x20]
  407088:	mov	x0, x19
  40708c:	ldp	x29, x30, [sp, #16]
  407090:	ldp	x19, x20, [sp, #32]
  407094:	ldp	x21, x22, [sp, #48]
  407098:	ldp	x23, x24, [sp, #64]
  40709c:	ldp	x25, x26, [sp, #80]
  4070a0:	ldp	x27, x28, [sp, #96]
  4070a4:	add	sp, sp, #0x70
  4070a8:	ret
  4070ac:	nop
  4070b0:	stp	x29, x30, [sp, #-64]!
  4070b4:	mov	x29, sp
  4070b8:	stp	x21, x22, [sp, #32]
  4070bc:	str	x23, [sp, #48]
  4070c0:	adrp	x23, 41f000 <ferror@plt+0x1d660>
  4070c4:	add	x22, x23, #0x218
  4070c8:	stp	x19, x20, [sp, #16]
  4070cc:	ldr	x21, [x23, #536]
  4070d0:	ldr	w20, [x22, #8]
  4070d4:	cmp	w20, #0x1
  4070d8:	b.le	407100 <ferror@plt+0x5760>
  4070dc:	sub	w0, w20, #0x2
  4070e0:	add	x20, x21, #0x28
  4070e4:	add	x19, x21, #0x18
  4070e8:	add	x20, x20, w0, uxtw #4
  4070ec:	nop
  4070f0:	ldr	x0, [x19], #16
  4070f4:	bl	4018c0 <free@plt>
  4070f8:	cmp	x19, x20
  4070fc:	b.ne	4070f0 <ferror@plt+0x5750>  // b.any
  407100:	ldr	x0, [x21, #8]
  407104:	adrp	x19, 41f000 <ferror@plt+0x1d660>
  407108:	add	x19, x19, #0x3d0
  40710c:	cmp	x0, x19
  407110:	b.eq	407120 <ferror@plt+0x5780>  // b.none
  407114:	bl	4018c0 <free@plt>
  407118:	mov	x0, #0x100                 	// #256
  40711c:	stp	x0, x19, [x22, #16]
  407120:	add	x19, x22, #0x10
  407124:	cmp	x21, x19
  407128:	b.eq	407138 <ferror@plt+0x5798>  // b.none
  40712c:	mov	x0, x21
  407130:	bl	4018c0 <free@plt>
  407134:	str	x19, [x23, #536]
  407138:	mov	w0, #0x1                   	// #1
  40713c:	str	w0, [x22, #8]
  407140:	ldp	x19, x20, [sp, #16]
  407144:	ldp	x21, x22, [sp, #32]
  407148:	ldr	x23, [sp, #48]
  40714c:	ldp	x29, x30, [sp], #64
  407150:	ret
  407154:	nop
  407158:	sub	sp, sp, #0x70
  40715c:	stp	x29, x30, [sp, #16]
  407160:	add	x29, sp, #0x10
  407164:	stp	x21, x22, [sp, #48]
  407168:	adrp	x22, 41f000 <ferror@plt+0x1d660>
  40716c:	stp	x19, x20, [sp, #32]
  407170:	mov	w19, w0
  407174:	stp	x23, x24, [sp, #64]
  407178:	mov	x24, x1
  40717c:	stp	x25, x26, [sp, #80]
  407180:	stp	x27, x28, [sp, #96]
  407184:	bl	401980 <__errno_location@plt>
  407188:	ldr	w25, [x0]
  40718c:	ldr	x20, [x22, #536]
  407190:	tbnz	w19, #31, 4072d8 <ferror@plt+0x5938>
  407194:	add	x21, x22, #0x218
  407198:	mov	x23, x0
  40719c:	ldr	w0, [x21, #8]
  4071a0:	cmp	w19, w0
  4071a4:	b.lt	4071f4 <ferror@plt+0x5854>  // b.tstop
  4071a8:	mov	w0, #0x7fffffff            	// #2147483647
  4071ac:	cmp	w19, w0
  4071b0:	b.eq	4072d4 <ferror@plt+0x5934>  // b.none
  4071b4:	add	w26, w19, #0x1
  4071b8:	add	x0, x21, #0x10
  4071bc:	cmp	x20, x0
  4071c0:	sbfiz	x1, x26, #4, #32
  4071c4:	b.eq	4072b8 <ferror@plt+0x5918>  // b.none
  4071c8:	mov	x0, x20
  4071cc:	bl	4095c8 <ferror@plt+0x7c28>
  4071d0:	mov	x20, x0
  4071d4:	str	x0, [x22, #536]
  4071d8:	ldr	w0, [x21, #8]
  4071dc:	mov	w1, #0x0                   	// #0
  4071e0:	sub	w2, w26, w0
  4071e4:	add	x0, x20, w0, sxtw #4
  4071e8:	sbfiz	x2, x2, #4, #32
  4071ec:	bl	401770 <memset@plt>
  4071f0:	str	w26, [x21, #8]
  4071f4:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  4071f8:	add	x21, x21, #0x3d0
  4071fc:	sbfiz	x19, x19, #4, #32
  407200:	add	x6, x21, #0x108
  407204:	add	x26, x20, x19
  407208:	mov	x2, x24
  40720c:	ldp	x7, x0, [x21, #296]
  407210:	mov	x3, #0xffffffffffffffff    	// #-1
  407214:	ldr	w4, [x21, #256]
  407218:	ldr	w28, [x21, #260]
  40721c:	ldr	x22, [x20, x19]
  407220:	orr	w28, w28, #0x1
  407224:	ldr	x27, [x26, #8]
  407228:	str	x0, [sp]
  40722c:	mov	x1, x22
  407230:	mov	w5, w28
  407234:	mov	x0, x27
  407238:	bl	4059e0 <ferror@plt+0x4040>
  40723c:	cmp	x22, x0
  407240:	b.hi	407290 <ferror@plt+0x58f0>  // b.pmore
  407244:	add	x22, x0, #0x1
  407248:	str	x22, [x20, x19]
  40724c:	cmp	x27, x21
  407250:	b.eq	40725c <ferror@plt+0x58bc>  // b.none
  407254:	mov	x0, x27
  407258:	bl	4018c0 <free@plt>
  40725c:	mov	x0, x22
  407260:	bl	409598 <ferror@plt+0x7bf8>
  407264:	ldp	x7, x1, [x21, #296]
  407268:	str	x0, [x26, #8]
  40726c:	ldr	w4, [x21, #256]
  407270:	mov	x27, x0
  407274:	str	x1, [sp]
  407278:	mov	w5, w28
  40727c:	mov	x2, x24
  407280:	add	x6, x21, #0x108
  407284:	mov	x1, x22
  407288:	mov	x3, #0xffffffffffffffff    	// #-1
  40728c:	bl	4059e0 <ferror@plt+0x4040>
  407290:	mov	x0, x27
  407294:	ldp	x29, x30, [sp, #16]
  407298:	ldp	x19, x20, [sp, #32]
  40729c:	ldp	x21, x22, [sp, #48]
  4072a0:	ldp	x27, x28, [sp, #96]
  4072a4:	str	w25, [x23]
  4072a8:	ldp	x23, x24, [sp, #64]
  4072ac:	ldp	x25, x26, [sp, #80]
  4072b0:	add	sp, sp, #0x70
  4072b4:	ret
  4072b8:	mov	x0, #0x0                   	// #0
  4072bc:	bl	4095c8 <ferror@plt+0x7c28>
  4072c0:	mov	x20, x0
  4072c4:	str	x0, [x22, #536]
  4072c8:	ldp	x0, x1, [x21, #16]
  4072cc:	stp	x0, x1, [x20]
  4072d0:	b	4071d8 <ferror@plt+0x5838>
  4072d4:	bl	409760 <ferror@plt+0x7dc0>
  4072d8:	bl	4017e0 <abort@plt>
  4072dc:	nop
  4072e0:	sub	sp, sp, #0x80
  4072e4:	stp	x29, x30, [sp, #16]
  4072e8:	add	x29, sp, #0x10
  4072ec:	stp	x19, x20, [sp, #32]
  4072f0:	mov	w19, w0
  4072f4:	stp	x21, x22, [sp, #48]
  4072f8:	stp	x23, x24, [sp, #64]
  4072fc:	mov	x23, x1
  407300:	mov	x24, x2
  407304:	stp	x25, x26, [sp, #80]
  407308:	adrp	x26, 41f000 <ferror@plt+0x1d660>
  40730c:	stp	x27, x28, [sp, #96]
  407310:	bl	401980 <__errno_location@plt>
  407314:	mov	x22, x0
  407318:	ldr	w0, [x0]
  40731c:	str	w0, [sp, #124]
  407320:	ldr	x20, [x26, #536]
  407324:	tbnz	w19, #31, 40746c <ferror@plt+0x5acc>
  407328:	add	x21, x26, #0x218
  40732c:	ldr	w0, [x21, #8]
  407330:	cmp	w19, w0
  407334:	b.lt	407384 <ferror@plt+0x59e4>  // b.tstop
  407338:	mov	w0, #0x7fffffff            	// #2147483647
  40733c:	cmp	w19, w0
  407340:	b.eq	407468 <ferror@plt+0x5ac8>  // b.none
  407344:	add	w27, w19, #0x1
  407348:	add	x0, x21, #0x10
  40734c:	cmp	x20, x0
  407350:	sbfiz	x1, x27, #4, #32
  407354:	b.eq	40744c <ferror@plt+0x5aac>  // b.none
  407358:	mov	x0, x20
  40735c:	bl	4095c8 <ferror@plt+0x7c28>
  407360:	mov	x20, x0
  407364:	str	x0, [x26, #536]
  407368:	ldr	w0, [x21, #8]
  40736c:	mov	w1, #0x0                   	// #0
  407370:	sub	w2, w27, w0
  407374:	add	x0, x20, w0, sxtw #4
  407378:	sbfiz	x2, x2, #4, #32
  40737c:	bl	401770 <memset@plt>
  407380:	str	w27, [x21, #8]
  407384:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  407388:	add	x21, x21, #0x3d0
  40738c:	sbfiz	x19, x19, #4, #32
  407390:	add	x6, x21, #0x108
  407394:	add	x26, x20, x19
  407398:	mov	x3, x24
  40739c:	ldp	x7, x0, [x21, #296]
  4073a0:	mov	x2, x23
  4073a4:	ldr	w4, [x21, #256]
  4073a8:	ldr	w5, [x21, #260]
  4073ac:	ldr	x27, [x20, x19]
  4073b0:	orr	w25, w5, #0x1
  4073b4:	ldr	x28, [x26, #8]
  4073b8:	str	x0, [sp]
  4073bc:	mov	x1, x27
  4073c0:	mov	w5, w25
  4073c4:	mov	x0, x28
  4073c8:	bl	4059e0 <ferror@plt+0x4040>
  4073cc:	cmp	x27, x0
  4073d0:	b.hi	407420 <ferror@plt+0x5a80>  // b.pmore
  4073d4:	add	x27, x0, #0x1
  4073d8:	str	x27, [x20, x19]
  4073dc:	cmp	x28, x21
  4073e0:	b.eq	4073ec <ferror@plt+0x5a4c>  // b.none
  4073e4:	mov	x0, x28
  4073e8:	bl	4018c0 <free@plt>
  4073ec:	mov	x0, x27
  4073f0:	bl	409598 <ferror@plt+0x7bf8>
  4073f4:	ldp	x7, x1, [x21, #296]
  4073f8:	str	x0, [x26, #8]
  4073fc:	ldr	w4, [x21, #256]
  407400:	mov	x28, x0
  407404:	str	x1, [sp]
  407408:	mov	w5, w25
  40740c:	mov	x3, x24
  407410:	mov	x2, x23
  407414:	add	x6, x21, #0x108
  407418:	mov	x1, x27
  40741c:	bl	4059e0 <ferror@plt+0x4040>
  407420:	ldr	w0, [sp, #124]
  407424:	ldp	x29, x30, [sp, #16]
  407428:	ldp	x19, x20, [sp, #32]
  40742c:	ldp	x23, x24, [sp, #64]
  407430:	ldp	x25, x26, [sp, #80]
  407434:	str	w0, [x22]
  407438:	mov	x0, x28
  40743c:	ldp	x21, x22, [sp, #48]
  407440:	ldp	x27, x28, [sp, #96]
  407444:	add	sp, sp, #0x80
  407448:	ret
  40744c:	mov	x0, #0x0                   	// #0
  407450:	bl	4095c8 <ferror@plt+0x7c28>
  407454:	mov	x20, x0
  407458:	str	x0, [x26, #536]
  40745c:	ldp	x0, x1, [x21, #16]
  407460:	stp	x0, x1, [x20]
  407464:	b	407368 <ferror@plt+0x59c8>
  407468:	bl	409760 <ferror@plt+0x7dc0>
  40746c:	bl	4017e0 <abort@plt>
  407470:	sub	sp, sp, #0x60
  407474:	stp	x29, x30, [sp, #16]
  407478:	add	x29, sp, #0x10
  40747c:	stp	x19, x20, [sp, #32]
  407480:	stp	x21, x22, [sp, #48]
  407484:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  407488:	add	x20, x21, #0x218
  40748c:	stp	x23, x24, [sp, #64]
  407490:	mov	x24, x0
  407494:	stp	x25, x26, [sp, #80]
  407498:	bl	401980 <__errno_location@plt>
  40749c:	mov	x23, x0
  4074a0:	ldr	w0, [x20, #8]
  4074a4:	ldr	x19, [x21, #536]
  4074a8:	cmp	w0, #0x0
  4074ac:	ldr	w25, [x23]
  4074b0:	b.gt	4074f4 <ferror@plt+0x5b54>
  4074b4:	add	x0, x20, #0x10
  4074b8:	cmp	x19, x0
  4074bc:	b.eq	4075a8 <ferror@plt+0x5c08>  // b.none
  4074c0:	mov	x0, x19
  4074c4:	mov	x1, #0x10                  	// #16
  4074c8:	bl	4095c8 <ferror@plt+0x7c28>
  4074cc:	mov	x19, x0
  4074d0:	str	x0, [x21, #536]
  4074d4:	ldr	w0, [x20, #8]
  4074d8:	mov	w21, #0x1                   	// #1
  4074dc:	mov	w1, #0x0                   	// #0
  4074e0:	sub	w2, w21, w0
  4074e4:	add	x0, x19, w0, sxtw #4
  4074e8:	sbfiz	x2, x2, #4, #32
  4074ec:	bl	401770 <memset@plt>
  4074f0:	str	w21, [x20, #8]
  4074f4:	adrp	x20, 41f000 <ferror@plt+0x1d660>
  4074f8:	add	x20, x20, #0x3d0
  4074fc:	ldp	x21, x22, [x19]
  407500:	add	x6, x20, #0x108
  407504:	ldp	x7, x0, [x20, #296]
  407508:	mov	x2, x24
  40750c:	ldr	w4, [x20, #256]
  407510:	mov	x3, #0xffffffffffffffff    	// #-1
  407514:	ldr	w26, [x20, #260]
  407518:	str	x0, [sp]
  40751c:	mov	x1, x21
  407520:	orr	w26, w26, #0x1
  407524:	mov	x0, x22
  407528:	mov	w5, w26
  40752c:	bl	4059e0 <ferror@plt+0x4040>
  407530:	cmp	x21, x0
  407534:	b.hi	407584 <ferror@plt+0x5be4>  // b.pmore
  407538:	add	x21, x0, #0x1
  40753c:	str	x21, [x19]
  407540:	cmp	x22, x20
  407544:	b.eq	407550 <ferror@plt+0x5bb0>  // b.none
  407548:	mov	x0, x22
  40754c:	bl	4018c0 <free@plt>
  407550:	mov	x0, x21
  407554:	bl	409598 <ferror@plt+0x7bf8>
  407558:	ldp	x7, x1, [x20, #296]
  40755c:	str	x0, [x19, #8]
  407560:	ldr	w4, [x20, #256]
  407564:	mov	x22, x0
  407568:	str	x1, [sp]
  40756c:	mov	w5, w26
  407570:	mov	x2, x24
  407574:	add	x6, x20, #0x108
  407578:	mov	x1, x21
  40757c:	mov	x3, #0xffffffffffffffff    	// #-1
  407580:	bl	4059e0 <ferror@plt+0x4040>
  407584:	mov	x0, x22
  407588:	ldp	x29, x30, [sp, #16]
  40758c:	ldp	x19, x20, [sp, #32]
  407590:	ldp	x21, x22, [sp, #48]
  407594:	str	w25, [x23]
  407598:	ldp	x23, x24, [sp, #64]
  40759c:	ldp	x25, x26, [sp, #80]
  4075a0:	add	sp, sp, #0x60
  4075a4:	ret
  4075a8:	mov	x1, #0x10                  	// #16
  4075ac:	mov	x0, #0x0                   	// #0
  4075b0:	bl	4095c8 <ferror@plt+0x7c28>
  4075b4:	mov	x19, x0
  4075b8:	str	x0, [x21, #536]
  4075bc:	ldp	x0, x1, [x20, #16]
  4075c0:	stp	x0, x1, [x19]
  4075c4:	b	4074d4 <ferror@plt+0x5b34>
  4075c8:	sub	sp, sp, #0x70
  4075cc:	stp	x29, x30, [sp, #16]
  4075d0:	add	x29, sp, #0x10
  4075d4:	stp	x19, x20, [sp, #32]
  4075d8:	stp	x21, x22, [sp, #48]
  4075dc:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  4075e0:	add	x20, x21, #0x218
  4075e4:	stp	x23, x24, [sp, #64]
  4075e8:	mov	x23, x0
  4075ec:	mov	x24, x1
  4075f0:	stp	x25, x26, [sp, #80]
  4075f4:	str	x27, [sp, #96]
  4075f8:	bl	401980 <__errno_location@plt>
  4075fc:	mov	x22, x0
  407600:	ldr	w0, [x20, #8]
  407604:	ldr	x19, [x21, #536]
  407608:	cmp	w0, #0x0
  40760c:	ldr	w25, [x22]
  407610:	b.gt	407654 <ferror@plt+0x5cb4>
  407614:	add	x0, x20, #0x10
  407618:	cmp	x19, x0
  40761c:	b.eq	40770c <ferror@plt+0x5d6c>  // b.none
  407620:	mov	x0, x19
  407624:	mov	x1, #0x10                  	// #16
  407628:	bl	4095c8 <ferror@plt+0x7c28>
  40762c:	mov	x19, x0
  407630:	str	x0, [x21, #536]
  407634:	ldr	w0, [x20, #8]
  407638:	mov	w21, #0x1                   	// #1
  40763c:	mov	w1, #0x0                   	// #0
  407640:	sub	w2, w21, w0
  407644:	add	x0, x19, w0, sxtw #4
  407648:	sbfiz	x2, x2, #4, #32
  40764c:	bl	401770 <memset@plt>
  407650:	str	w21, [x20, #8]
  407654:	adrp	x20, 41f000 <ferror@plt+0x1d660>
  407658:	add	x20, x20, #0x3d0
  40765c:	ldp	x21, x26, [x19]
  407660:	add	x6, x20, #0x108
  407664:	ldp	x7, x0, [x20, #296]
  407668:	mov	x3, x24
  40766c:	ldr	w4, [x20, #256]
  407670:	mov	x2, x23
  407674:	ldr	w27, [x20, #260]
  407678:	str	x0, [sp]
  40767c:	mov	x1, x21
  407680:	orr	w27, w27, #0x1
  407684:	mov	x0, x26
  407688:	mov	w5, w27
  40768c:	bl	4059e0 <ferror@plt+0x4040>
  407690:	cmp	x21, x0
  407694:	b.hi	4076e4 <ferror@plt+0x5d44>  // b.pmore
  407698:	add	x21, x0, #0x1
  40769c:	str	x21, [x19]
  4076a0:	cmp	x26, x20
  4076a4:	b.eq	4076b0 <ferror@plt+0x5d10>  // b.none
  4076a8:	mov	x0, x26
  4076ac:	bl	4018c0 <free@plt>
  4076b0:	mov	x0, x21
  4076b4:	bl	409598 <ferror@plt+0x7bf8>
  4076b8:	ldp	x7, x1, [x20, #296]
  4076bc:	str	x0, [x19, #8]
  4076c0:	ldr	w4, [x20, #256]
  4076c4:	mov	x26, x0
  4076c8:	str	x1, [sp]
  4076cc:	mov	w5, w27
  4076d0:	mov	x3, x24
  4076d4:	mov	x2, x23
  4076d8:	add	x6, x20, #0x108
  4076dc:	mov	x1, x21
  4076e0:	bl	4059e0 <ferror@plt+0x4040>
  4076e4:	mov	x0, x26
  4076e8:	ldp	x29, x30, [sp, #16]
  4076ec:	ldp	x19, x20, [sp, #32]
  4076f0:	ldp	x23, x24, [sp, #64]
  4076f4:	ldr	x27, [sp, #96]
  4076f8:	str	w25, [x22]
  4076fc:	ldp	x21, x22, [sp, #48]
  407700:	ldp	x25, x26, [sp, #80]
  407704:	add	sp, sp, #0x70
  407708:	ret
  40770c:	mov	x1, #0x10                  	// #16
  407710:	mov	x0, #0x0                   	// #0
  407714:	bl	4095c8 <ferror@plt+0x7c28>
  407718:	mov	x19, x0
  40771c:	str	x0, [x21, #536]
  407720:	ldp	x0, x1, [x20, #16]
  407724:	stp	x0, x1, [x19]
  407728:	b	407634 <ferror@plt+0x5c94>
  40772c:	nop
  407730:	stp	x29, x30, [sp, #-128]!
  407734:	cmp	w1, #0xa
  407738:	mov	x29, sp
  40773c:	stp	xzr, xzr, [sp, #72]
  407740:	b.eq	407778 <ferror@plt+0x5dd8>  // b.none
  407744:	mov	w3, w1
  407748:	str	w3, [sp, #72]
  40774c:	mov	x1, x2
  407750:	add	x3, sp, #0x10
  407754:	ldp	x4, x5, [sp, #72]
  407758:	mov	x2, #0xffffffffffffffff    	// #-1
  40775c:	stp	x4, x5, [sp, #16]
  407760:	stp	xzr, xzr, [sp, #32]
  407764:	stp	xzr, xzr, [sp, #48]
  407768:	str	xzr, [sp, #64]
  40776c:	bl	406b80 <ferror@plt+0x51e0>
  407770:	ldp	x29, x30, [sp], #128
  407774:	ret
  407778:	bl	4017e0 <abort@plt>
  40777c:	nop
  407780:	stp	x29, x30, [sp, #-128]!
  407784:	cmp	w1, #0xa
  407788:	mov	x29, sp
  40778c:	stp	xzr, xzr, [sp, #72]
  407790:	b.eq	4077c8 <ferror@plt+0x5e28>  // b.none
  407794:	mov	w4, w1
  407798:	str	w4, [sp, #72]
  40779c:	mov	x1, x2
  4077a0:	mov	x2, x3
  4077a4:	ldp	x4, x5, [sp, #72]
  4077a8:	add	x3, sp, #0x10
  4077ac:	stp	x4, x5, [sp, #16]
  4077b0:	stp	xzr, xzr, [sp, #32]
  4077b4:	stp	xzr, xzr, [sp, #48]
  4077b8:	str	xzr, [sp, #64]
  4077bc:	bl	406b80 <ferror@plt+0x51e0>
  4077c0:	ldp	x29, x30, [sp], #128
  4077c4:	ret
  4077c8:	bl	4017e0 <abort@plt>
  4077cc:	nop
  4077d0:	sub	sp, sp, #0xd0
  4077d4:	cmp	w0, #0xa
  4077d8:	stp	x29, x30, [sp, #16]
  4077dc:	add	x29, sp, #0x10
  4077e0:	stp	x19, x20, [sp, #32]
  4077e4:	stp	x21, x22, [sp, #48]
  4077e8:	stp	x23, x24, [sp, #64]
  4077ec:	str	x25, [sp, #80]
  4077f0:	stp	xzr, xzr, [sp, #152]
  4077f4:	stp	xzr, xzr, [sp, #168]
  4077f8:	stp	xzr, xzr, [sp, #184]
  4077fc:	str	xzr, [sp, #200]
  407800:	b.eq	407954 <ferror@plt+0x5fb4>  // b.none
  407804:	str	w0, [sp, #152]
  407808:	mov	x23, x1
  40780c:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  407810:	add	x20, x21, #0x218
  407814:	ldp	x0, x1, [sp, #152]
  407818:	stp	x0, x1, [sp, #96]
  40781c:	stp	xzr, xzr, [sp, #112]
  407820:	stp	xzr, xzr, [sp, #128]
  407824:	str	xzr, [sp, #144]
  407828:	bl	401980 <__errno_location@plt>
  40782c:	ldr	w1, [x20, #8]
  407830:	mov	x22, x0
  407834:	ldr	x19, [x21, #536]
  407838:	cmp	w1, #0x0
  40783c:	ldr	w25, [x0]
  407840:	b.gt	407884 <ferror@plt+0x5ee4>
  407844:	add	x0, x20, #0x10
  407848:	cmp	x19, x0
  40784c:	b.eq	407934 <ferror@plt+0x5f94>  // b.none
  407850:	mov	x0, x19
  407854:	mov	x1, #0x10                  	// #16
  407858:	bl	4095c8 <ferror@plt+0x7c28>
  40785c:	mov	x19, x0
  407860:	str	x0, [x21, #536]
  407864:	ldr	w0, [x20, #8]
  407868:	mov	w21, #0x1                   	// #1
  40786c:	mov	w1, #0x0                   	// #0
  407870:	sub	w2, w21, w0
  407874:	add	x0, x19, w0, sxtw #4
  407878:	sbfiz	x2, x2, #4, #32
  40787c:	bl	401770 <memset@plt>
  407880:	str	w21, [x20, #8]
  407884:	ldp	x20, x21, [x19]
  407888:	add	x6, sp, #0x68
  40788c:	ldp	x7, x0, [sp, #136]
  407890:	str	x0, [sp]
  407894:	ldp	w4, w24, [sp, #96]
  407898:	mov	x2, x23
  40789c:	mov	x1, x20
  4078a0:	mov	x0, x21
  4078a4:	orr	w24, w24, #0x1
  4078a8:	mov	x3, #0xffffffffffffffff    	// #-1
  4078ac:	mov	w5, w24
  4078b0:	bl	4059e0 <ferror@plt+0x4040>
  4078b4:	cmp	x20, x0
  4078b8:	b.hi	407910 <ferror@plt+0x5f70>  // b.pmore
  4078bc:	add	x20, x0, #0x1
  4078c0:	str	x20, [x19]
  4078c4:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  4078c8:	add	x0, x0, #0x3d0
  4078cc:	cmp	x21, x0
  4078d0:	b.eq	4078dc <ferror@plt+0x5f3c>  // b.none
  4078d4:	mov	x0, x21
  4078d8:	bl	4018c0 <free@plt>
  4078dc:	mov	x0, x20
  4078e0:	bl	409598 <ferror@plt+0x7bf8>
  4078e4:	ldp	x7, x1, [sp, #136]
  4078e8:	str	x0, [x19, #8]
  4078ec:	ldr	w4, [sp, #96]
  4078f0:	mov	x21, x0
  4078f4:	str	x1, [sp]
  4078f8:	add	x6, sp, #0x68
  4078fc:	mov	w5, w24
  407900:	mov	x2, x23
  407904:	mov	x1, x20
  407908:	mov	x3, #0xffffffffffffffff    	// #-1
  40790c:	bl	4059e0 <ferror@plt+0x4040>
  407910:	ldp	x29, x30, [sp, #16]
  407914:	mov	x0, x21
  407918:	ldp	x19, x20, [sp, #32]
  40791c:	ldp	x23, x24, [sp, #64]
  407920:	str	w25, [x22]
  407924:	ldp	x21, x22, [sp, #48]
  407928:	ldr	x25, [sp, #80]
  40792c:	add	sp, sp, #0xd0
  407930:	ret
  407934:	mov	x1, #0x10                  	// #16
  407938:	mov	x0, #0x0                   	// #0
  40793c:	bl	4095c8 <ferror@plt+0x7c28>
  407940:	mov	x19, x0
  407944:	str	x0, [x21, #536]
  407948:	ldp	x0, x1, [x20, #16]
  40794c:	stp	x0, x1, [x19]
  407950:	b	407864 <ferror@plt+0x5ec4>
  407954:	bl	4017e0 <abort@plt>
  407958:	sub	sp, sp, #0xd0
  40795c:	cmp	w0, #0xa
  407960:	stp	x29, x30, [sp, #16]
  407964:	add	x29, sp, #0x10
  407968:	stp	x19, x20, [sp, #32]
  40796c:	stp	x21, x22, [sp, #48]
  407970:	stp	x23, x24, [sp, #64]
  407974:	stp	x25, x26, [sp, #80]
  407978:	stp	xzr, xzr, [sp, #152]
  40797c:	stp	xzr, xzr, [sp, #168]
  407980:	stp	xzr, xzr, [sp, #184]
  407984:	str	xzr, [sp, #200]
  407988:	b.eq	407ae0 <ferror@plt+0x6140>  // b.none
  40798c:	str	w0, [sp, #152]
  407990:	mov	x23, x1
  407994:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  407998:	add	x20, x21, #0x218
  40799c:	ldp	x0, x1, [sp, #152]
  4079a0:	mov	x24, x2
  4079a4:	stp	x0, x1, [sp, #96]
  4079a8:	stp	xzr, xzr, [sp, #112]
  4079ac:	stp	xzr, xzr, [sp, #128]
  4079b0:	str	xzr, [sp, #144]
  4079b4:	bl	401980 <__errno_location@plt>
  4079b8:	ldr	w1, [x20, #8]
  4079bc:	mov	x22, x0
  4079c0:	ldr	x19, [x21, #536]
  4079c4:	cmp	w1, #0x0
  4079c8:	ldr	w25, [x0]
  4079cc:	b.gt	407a10 <ferror@plt+0x6070>
  4079d0:	add	x0, x20, #0x10
  4079d4:	cmp	x19, x0
  4079d8:	b.eq	407ac0 <ferror@plt+0x6120>  // b.none
  4079dc:	mov	x0, x19
  4079e0:	mov	x1, #0x10                  	// #16
  4079e4:	bl	4095c8 <ferror@plt+0x7c28>
  4079e8:	mov	x19, x0
  4079ec:	str	x0, [x21, #536]
  4079f0:	ldr	w0, [x20, #8]
  4079f4:	mov	w21, #0x1                   	// #1
  4079f8:	mov	w1, #0x0                   	// #0
  4079fc:	sub	w2, w21, w0
  407a00:	add	x0, x19, w0, sxtw #4
  407a04:	sbfiz	x2, x2, #4, #32
  407a08:	bl	401770 <memset@plt>
  407a0c:	str	w21, [x20, #8]
  407a10:	ldp	x20, x21, [x19]
  407a14:	add	x6, sp, #0x68
  407a18:	ldp	x7, x0, [sp, #136]
  407a1c:	str	x0, [sp]
  407a20:	ldp	w4, w26, [sp, #96]
  407a24:	mov	x3, x24
  407a28:	mov	x2, x23
  407a2c:	mov	x1, x20
  407a30:	orr	w26, w26, #0x1
  407a34:	mov	x0, x21
  407a38:	mov	w5, w26
  407a3c:	bl	4059e0 <ferror@plt+0x4040>
  407a40:	cmp	x20, x0
  407a44:	b.hi	407a9c <ferror@plt+0x60fc>  // b.pmore
  407a48:	add	x20, x0, #0x1
  407a4c:	str	x20, [x19]
  407a50:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  407a54:	add	x0, x0, #0x3d0
  407a58:	cmp	x21, x0
  407a5c:	b.eq	407a68 <ferror@plt+0x60c8>  // b.none
  407a60:	mov	x0, x21
  407a64:	bl	4018c0 <free@plt>
  407a68:	mov	x0, x20
  407a6c:	bl	409598 <ferror@plt+0x7bf8>
  407a70:	ldp	x7, x1, [sp, #136]
  407a74:	str	x0, [x19, #8]
  407a78:	ldr	w4, [sp, #96]
  407a7c:	mov	x21, x0
  407a80:	str	x1, [sp]
  407a84:	add	x6, sp, #0x68
  407a88:	mov	w5, w26
  407a8c:	mov	x3, x24
  407a90:	mov	x2, x23
  407a94:	mov	x1, x20
  407a98:	bl	4059e0 <ferror@plt+0x4040>
  407a9c:	ldp	x29, x30, [sp, #16]
  407aa0:	mov	x0, x21
  407aa4:	ldp	x19, x20, [sp, #32]
  407aa8:	ldp	x23, x24, [sp, #64]
  407aac:	str	w25, [x22]
  407ab0:	ldp	x21, x22, [sp, #48]
  407ab4:	ldp	x25, x26, [sp, #80]
  407ab8:	add	sp, sp, #0xd0
  407abc:	ret
  407ac0:	mov	x1, #0x10                  	// #16
  407ac4:	mov	x0, #0x0                   	// #0
  407ac8:	bl	4095c8 <ferror@plt+0x7c28>
  407acc:	mov	x19, x0
  407ad0:	str	x0, [x21, #536]
  407ad4:	ldp	x0, x1, [x20, #16]
  407ad8:	stp	x0, x1, [x19]
  407adc:	b	4079f0 <ferror@plt+0x6050>
  407ae0:	bl	4017e0 <abort@plt>
  407ae4:	nop
  407ae8:	sub	sp, sp, #0xb0
  407aec:	ubfx	x6, x2, #5, #3
  407af0:	add	x5, sp, #0x80
  407af4:	and	w2, w2, #0x1f
  407af8:	stp	x29, x30, [sp, #16]
  407afc:	add	x29, sp, #0x10
  407b00:	stp	x19, x20, [sp, #32]
  407b04:	adrp	x20, 41f000 <ferror@plt+0x1d660>
  407b08:	add	x20, x20, #0x3d0
  407b0c:	stp	x21, x22, [sp, #48]
  407b10:	mov	x22, x1
  407b14:	mov	x21, x0
  407b18:	ldp	x8, x9, [x20, #256]
  407b1c:	stp	x8, x9, [sp, #120]
  407b20:	ldp	x8, x9, [x20, #272]
  407b24:	stp	x8, x9, [sp, #136]
  407b28:	ldp	x8, x9, [x20, #288]
  407b2c:	stp	x8, x9, [sp, #152]
  407b30:	ldr	x3, [x20, #304]
  407b34:	str	x3, [sp, #168]
  407b38:	stp	x23, x24, [sp, #64]
  407b3c:	adrp	x24, 41f000 <ferror@plt+0x1d660>
  407b40:	ldr	w4, [x5, x6, lsl #2]
  407b44:	stp	x25, x26, [sp, #80]
  407b48:	add	x23, x24, #0x218
  407b4c:	lsr	w3, w4, w2
  407b50:	mvn	w3, w3
  407b54:	and	w3, w3, #0x1
  407b58:	str	x27, [sp, #96]
  407b5c:	lsl	w3, w3, w2
  407b60:	eor	w3, w3, w4
  407b64:	str	w3, [x5, x6, lsl #2]
  407b68:	bl	401980 <__errno_location@plt>
  407b6c:	ldr	w26, [x0]
  407b70:	ldr	w1, [x23, #8]
  407b74:	mov	x25, x0
  407b78:	ldr	x19, [x24, #536]
  407b7c:	cmp	w1, #0x0
  407b80:	b.gt	407bc4 <ferror@plt+0x6224>
  407b84:	add	x0, x23, #0x10
  407b88:	cmp	x19, x0
  407b8c:	b.eq	407c70 <ferror@plt+0x62d0>  // b.none
  407b90:	mov	x0, x19
  407b94:	mov	x1, #0x10                  	// #16
  407b98:	bl	4095c8 <ferror@plt+0x7c28>
  407b9c:	mov	x19, x0
  407ba0:	str	x0, [x24, #536]
  407ba4:	ldr	w0, [x23, #8]
  407ba8:	mov	w24, #0x1                   	// #1
  407bac:	mov	w1, #0x0                   	// #0
  407bb0:	sub	w2, w24, w0
  407bb4:	add	x0, x19, w0, sxtw #4
  407bb8:	sbfiz	x2, x2, #4, #32
  407bbc:	bl	401770 <memset@plt>
  407bc0:	str	w24, [x23, #8]
  407bc4:	ldp	x23, x24, [x19]
  407bc8:	add	x6, sp, #0x80
  407bcc:	ldp	x7, x0, [sp, #160]
  407bd0:	str	x0, [sp]
  407bd4:	ldp	w4, w27, [sp, #120]
  407bd8:	mov	x3, x22
  407bdc:	mov	x2, x21
  407be0:	mov	x1, x23
  407be4:	orr	w27, w27, #0x1
  407be8:	mov	x0, x24
  407bec:	mov	w5, w27
  407bf0:	bl	4059e0 <ferror@plt+0x4040>
  407bf4:	cmp	x23, x0
  407bf8:	b.hi	407c48 <ferror@plt+0x62a8>  // b.pmore
  407bfc:	add	x23, x0, #0x1
  407c00:	str	x23, [x19]
  407c04:	cmp	x24, x20
  407c08:	b.eq	407c14 <ferror@plt+0x6274>  // b.none
  407c0c:	mov	x0, x24
  407c10:	bl	4018c0 <free@plt>
  407c14:	mov	x0, x23
  407c18:	bl	409598 <ferror@plt+0x7bf8>
  407c1c:	ldp	x7, x1, [sp, #160]
  407c20:	str	x0, [x19, #8]
  407c24:	ldr	w4, [sp, #120]
  407c28:	mov	x24, x0
  407c2c:	str	x1, [sp]
  407c30:	add	x6, sp, #0x80
  407c34:	mov	w5, w27
  407c38:	mov	x3, x22
  407c3c:	mov	x2, x21
  407c40:	mov	x1, x23
  407c44:	bl	4059e0 <ferror@plt+0x4040>
  407c48:	mov	x0, x24
  407c4c:	ldp	x29, x30, [sp, #16]
  407c50:	ldp	x19, x20, [sp, #32]
  407c54:	ldp	x21, x22, [sp, #48]
  407c58:	ldp	x23, x24, [sp, #64]
  407c5c:	ldr	x27, [sp, #96]
  407c60:	str	w26, [x25]
  407c64:	ldp	x25, x26, [sp, #80]
  407c68:	add	sp, sp, #0xb0
  407c6c:	ret
  407c70:	mov	x1, #0x10                  	// #16
  407c74:	mov	x0, #0x0                   	// #0
  407c78:	bl	4095c8 <ferror@plt+0x7c28>
  407c7c:	mov	x19, x0
  407c80:	str	x0, [x24, #536]
  407c84:	ldp	x0, x1, [x23, #16]
  407c88:	stp	x0, x1, [x19]
  407c8c:	b	407ba4 <ferror@plt+0x6204>
  407c90:	sub	sp, sp, #0xa0
  407c94:	ubfx	x5, x1, #5, #3
  407c98:	add	x4, sp, #0x70
  407c9c:	and	w1, w1, #0x1f
  407ca0:	stp	x29, x30, [sp, #16]
  407ca4:	add	x29, sp, #0x10
  407ca8:	stp	x21, x22, [sp, #48]
  407cac:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  407cb0:	add	x21, x21, #0x3d0
  407cb4:	mov	x22, x0
  407cb8:	stp	x19, x20, [sp, #32]
  407cbc:	ldp	x6, x7, [x21, #256]
  407cc0:	stp	x6, x7, [sp, #104]
  407cc4:	ldp	x6, x7, [x21, #272]
  407cc8:	stp	x6, x7, [sp, #120]
  407ccc:	ldp	x6, x7, [x21, #288]
  407cd0:	stp	x6, x7, [sp, #136]
  407cd4:	ldr	x2, [x21, #304]
  407cd8:	str	x2, [sp, #152]
  407cdc:	stp	x23, x24, [sp, #64]
  407ce0:	adrp	x23, 41f000 <ferror@plt+0x1d660>
  407ce4:	ldr	w0, [x4, x5, lsl #2]
  407ce8:	stp	x25, x26, [sp, #80]
  407cec:	add	x20, x23, #0x218
  407cf0:	lsr	w2, w0, w1
  407cf4:	mvn	w2, w2
  407cf8:	and	w2, w2, #0x1
  407cfc:	lsl	w2, w2, w1
  407d00:	eor	w2, w2, w0
  407d04:	str	w2, [x4, x5, lsl #2]
  407d08:	bl	401980 <__errno_location@plt>
  407d0c:	ldr	w25, [x0]
  407d10:	ldr	w1, [x20, #8]
  407d14:	mov	x24, x0
  407d18:	ldr	x19, [x23, #536]
  407d1c:	cmp	w1, #0x0
  407d20:	b.gt	407d64 <ferror@plt+0x63c4>
  407d24:	add	x0, x20, #0x10
  407d28:	cmp	x19, x0
  407d2c:	b.eq	407e0c <ferror@plt+0x646c>  // b.none
  407d30:	mov	x0, x19
  407d34:	mov	x1, #0x10                  	// #16
  407d38:	bl	4095c8 <ferror@plt+0x7c28>
  407d3c:	mov	x19, x0
  407d40:	str	x0, [x23, #536]
  407d44:	ldr	w0, [x20, #8]
  407d48:	mov	w23, #0x1                   	// #1
  407d4c:	mov	w1, #0x0                   	// #0
  407d50:	sub	w2, w23, w0
  407d54:	add	x0, x19, w0, sxtw #4
  407d58:	sbfiz	x2, x2, #4, #32
  407d5c:	bl	401770 <memset@plt>
  407d60:	str	w23, [x20, #8]
  407d64:	ldp	x20, x23, [x19]
  407d68:	add	x6, sp, #0x70
  407d6c:	ldp	x7, x0, [sp, #144]
  407d70:	str	x0, [sp]
  407d74:	ldp	w4, w26, [sp, #104]
  407d78:	mov	x2, x22
  407d7c:	mov	x1, x20
  407d80:	mov	x0, x23
  407d84:	orr	w26, w26, #0x1
  407d88:	mov	x3, #0xffffffffffffffff    	// #-1
  407d8c:	mov	w5, w26
  407d90:	bl	4059e0 <ferror@plt+0x4040>
  407d94:	cmp	x20, x0
  407d98:	b.hi	407de8 <ferror@plt+0x6448>  // b.pmore
  407d9c:	add	x20, x0, #0x1
  407da0:	str	x20, [x19]
  407da4:	cmp	x23, x21
  407da8:	b.eq	407db4 <ferror@plt+0x6414>  // b.none
  407dac:	mov	x0, x23
  407db0:	bl	4018c0 <free@plt>
  407db4:	mov	x0, x20
  407db8:	bl	409598 <ferror@plt+0x7bf8>
  407dbc:	ldp	x7, x1, [sp, #144]
  407dc0:	str	x0, [x19, #8]
  407dc4:	ldr	w4, [sp, #104]
  407dc8:	mov	x23, x0
  407dcc:	str	x1, [sp]
  407dd0:	add	x6, sp, #0x70
  407dd4:	mov	w5, w26
  407dd8:	mov	x2, x22
  407ddc:	mov	x1, x20
  407de0:	mov	x3, #0xffffffffffffffff    	// #-1
  407de4:	bl	4059e0 <ferror@plt+0x4040>
  407de8:	ldp	x29, x30, [sp, #16]
  407dec:	mov	x0, x23
  407df0:	ldp	x19, x20, [sp, #32]
  407df4:	ldp	x21, x22, [sp, #48]
  407df8:	str	w25, [x24]
  407dfc:	ldp	x23, x24, [sp, #64]
  407e00:	ldp	x25, x26, [sp, #80]
  407e04:	add	sp, sp, #0xa0
  407e08:	ret
  407e0c:	mov	x1, #0x10                  	// #16
  407e10:	mov	x0, #0x0                   	// #0
  407e14:	bl	4095c8 <ferror@plt+0x7c28>
  407e18:	mov	x19, x0
  407e1c:	str	x0, [x23, #536]
  407e20:	ldp	x0, x1, [x20, #16]
  407e24:	stp	x0, x1, [x19]
  407e28:	b	407d44 <ferror@plt+0x63a4>
  407e2c:	nop
  407e30:	sub	sp, sp, #0xa0
  407e34:	stp	x29, x30, [sp, #16]
  407e38:	add	x29, sp, #0x10
  407e3c:	stp	x23, x24, [sp, #64]
  407e40:	adrp	x23, 41f000 <ferror@plt+0x1d660>
  407e44:	add	x23, x23, #0x3d0
  407e48:	stp	x21, x22, [sp, #48]
  407e4c:	mov	x22, x0
  407e50:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  407e54:	ldp	x4, x5, [x23, #256]
  407e58:	stp	x4, x5, [sp, #104]
  407e5c:	ldr	w0, [sp, #116]
  407e60:	ldp	x4, x5, [x23, #272]
  407e64:	stp	x4, x5, [sp, #120]
  407e68:	mvn	w1, w0, lsr #26
  407e6c:	ldp	x4, x5, [x23, #288]
  407e70:	ubfiz	w1, w1, #26, #1
  407e74:	ldr	x2, [x23, #304]
  407e78:	eor	w1, w1, w0
  407e7c:	stp	x19, x20, [sp, #32]
  407e80:	add	x20, x21, #0x218
  407e84:	stp	x25, x26, [sp, #80]
  407e88:	str	w1, [sp, #116]
  407e8c:	stp	x4, x5, [sp, #136]
  407e90:	str	x2, [sp, #152]
  407e94:	bl	401980 <__errno_location@plt>
  407e98:	ldr	w1, [x20, #8]
  407e9c:	mov	x24, x0
  407ea0:	ldr	x19, [x21, #536]
  407ea4:	cmp	w1, #0x0
  407ea8:	ldr	w25, [x0]
  407eac:	b.gt	407ef0 <ferror@plt+0x6550>
  407eb0:	add	x0, x20, #0x10
  407eb4:	cmp	x19, x0
  407eb8:	b.eq	407f98 <ferror@plt+0x65f8>  // b.none
  407ebc:	mov	x0, x19
  407ec0:	mov	x1, #0x10                  	// #16
  407ec4:	bl	4095c8 <ferror@plt+0x7c28>
  407ec8:	mov	x19, x0
  407ecc:	str	x0, [x21, #536]
  407ed0:	ldr	w0, [x20, #8]
  407ed4:	mov	w21, #0x1                   	// #1
  407ed8:	mov	w1, #0x0                   	// #0
  407edc:	sub	w2, w21, w0
  407ee0:	add	x0, x19, w0, sxtw #4
  407ee4:	sbfiz	x2, x2, #4, #32
  407ee8:	bl	401770 <memset@plt>
  407eec:	str	w21, [x20, #8]
  407ef0:	ldp	x20, x21, [x19]
  407ef4:	add	x6, sp, #0x70
  407ef8:	ldp	x7, x0, [sp, #144]
  407efc:	str	x0, [sp]
  407f00:	ldp	w4, w26, [sp, #104]
  407f04:	mov	x2, x22
  407f08:	mov	x1, x20
  407f0c:	mov	x0, x21
  407f10:	orr	w26, w26, #0x1
  407f14:	mov	x3, #0xffffffffffffffff    	// #-1
  407f18:	mov	w5, w26
  407f1c:	bl	4059e0 <ferror@plt+0x4040>
  407f20:	cmp	x20, x0
  407f24:	b.hi	407f74 <ferror@plt+0x65d4>  // b.pmore
  407f28:	add	x20, x0, #0x1
  407f2c:	str	x20, [x19]
  407f30:	cmp	x21, x23
  407f34:	b.eq	407f40 <ferror@plt+0x65a0>  // b.none
  407f38:	mov	x0, x21
  407f3c:	bl	4018c0 <free@plt>
  407f40:	mov	x0, x20
  407f44:	bl	409598 <ferror@plt+0x7bf8>
  407f48:	ldp	x7, x1, [sp, #144]
  407f4c:	str	x0, [x19, #8]
  407f50:	ldr	w4, [sp, #104]
  407f54:	mov	x21, x0
  407f58:	str	x1, [sp]
  407f5c:	add	x6, sp, #0x70
  407f60:	mov	w5, w26
  407f64:	mov	x2, x22
  407f68:	mov	x1, x20
  407f6c:	mov	x3, #0xffffffffffffffff    	// #-1
  407f70:	bl	4059e0 <ferror@plt+0x4040>
  407f74:	mov	x0, x21
  407f78:	ldp	x29, x30, [sp, #16]
  407f7c:	ldp	x19, x20, [sp, #32]
  407f80:	ldp	x21, x22, [sp, #48]
  407f84:	str	w25, [x24]
  407f88:	ldp	x23, x24, [sp, #64]
  407f8c:	ldp	x25, x26, [sp, #80]
  407f90:	add	sp, sp, #0xa0
  407f94:	ret
  407f98:	mov	x1, #0x10                  	// #16
  407f9c:	mov	x0, #0x0                   	// #0
  407fa0:	bl	4095c8 <ferror@plt+0x7c28>
  407fa4:	mov	x19, x0
  407fa8:	str	x0, [x21, #536]
  407fac:	ldp	x0, x1, [x20, #16]
  407fb0:	stp	x0, x1, [x19]
  407fb4:	b	407ed0 <ferror@plt+0x6530>
  407fb8:	sub	sp, sp, #0xb0
  407fbc:	stp	x29, x30, [sp, #16]
  407fc0:	add	x29, sp, #0x10
  407fc4:	stp	x21, x22, [sp, #48]
  407fc8:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  407fcc:	add	x21, x21, #0x3d0
  407fd0:	mov	x22, x0
  407fd4:	stp	x19, x20, [sp, #32]
  407fd8:	ldp	x4, x5, [x21, #256]
  407fdc:	stp	x4, x5, [sp, #120]
  407fe0:	ldr	w4, [sp, #132]
  407fe4:	ldp	x6, x7, [x21, #272]
  407fe8:	stp	x6, x7, [sp, #136]
  407fec:	mvn	w2, w4, lsr #26
  407ff0:	ldp	x6, x7, [x21, #288]
  407ff4:	ubfiz	w2, w2, #26, #1
  407ff8:	ldr	x0, [x21, #304]
  407ffc:	eor	w2, w2, w4
  408000:	stp	x23, x24, [sp, #64]
  408004:	adrp	x24, 41f000 <ferror@plt+0x1d660>
  408008:	add	x20, x24, #0x218
  40800c:	mov	x23, x1
  408010:	stp	x25, x26, [sp, #80]
  408014:	str	x27, [sp, #96]
  408018:	str	w2, [sp, #132]
  40801c:	stp	x6, x7, [sp, #152]
  408020:	str	x0, [sp, #168]
  408024:	bl	401980 <__errno_location@plt>
  408028:	ldr	w1, [x20, #8]
  40802c:	mov	x25, x0
  408030:	ldr	x19, [x24, #536]
  408034:	cmp	w1, #0x0
  408038:	ldr	w26, [x0]
  40803c:	b.gt	408080 <ferror@plt+0x66e0>
  408040:	add	x0, x20, #0x10
  408044:	cmp	x19, x0
  408048:	b.eq	40812c <ferror@plt+0x678c>  // b.none
  40804c:	mov	x0, x19
  408050:	mov	x1, #0x10                  	// #16
  408054:	bl	4095c8 <ferror@plt+0x7c28>
  408058:	mov	x19, x0
  40805c:	str	x0, [x24, #536]
  408060:	ldr	w0, [x20, #8]
  408064:	mov	w24, #0x1                   	// #1
  408068:	mov	w1, #0x0                   	// #0
  40806c:	sub	w2, w24, w0
  408070:	add	x0, x19, w0, sxtw #4
  408074:	sbfiz	x2, x2, #4, #32
  408078:	bl	401770 <memset@plt>
  40807c:	str	w24, [x20, #8]
  408080:	ldp	x20, x24, [x19]
  408084:	add	x6, sp, #0x80
  408088:	ldp	x7, x0, [sp, #160]
  40808c:	str	x0, [sp]
  408090:	ldp	w4, w27, [sp, #120]
  408094:	mov	x3, x23
  408098:	mov	x2, x22
  40809c:	mov	x1, x20
  4080a0:	orr	w27, w27, #0x1
  4080a4:	mov	x0, x24
  4080a8:	mov	w5, w27
  4080ac:	bl	4059e0 <ferror@plt+0x4040>
  4080b0:	cmp	x20, x0
  4080b4:	b.hi	408104 <ferror@plt+0x6764>  // b.pmore
  4080b8:	add	x20, x0, #0x1
  4080bc:	str	x20, [x19]
  4080c0:	cmp	x24, x21
  4080c4:	b.eq	4080d0 <ferror@plt+0x6730>  // b.none
  4080c8:	mov	x0, x24
  4080cc:	bl	4018c0 <free@plt>
  4080d0:	mov	x0, x20
  4080d4:	bl	409598 <ferror@plt+0x7bf8>
  4080d8:	ldp	x7, x1, [sp, #160]
  4080dc:	str	x0, [x19, #8]
  4080e0:	ldr	w4, [sp, #120]
  4080e4:	mov	x24, x0
  4080e8:	str	x1, [sp]
  4080ec:	add	x6, sp, #0x80
  4080f0:	mov	w5, w27
  4080f4:	mov	x3, x23
  4080f8:	mov	x2, x22
  4080fc:	mov	x1, x20
  408100:	bl	4059e0 <ferror@plt+0x4040>
  408104:	mov	x0, x24
  408108:	ldp	x29, x30, [sp, #16]
  40810c:	ldp	x19, x20, [sp, #32]
  408110:	ldp	x21, x22, [sp, #48]
  408114:	ldp	x23, x24, [sp, #64]
  408118:	ldr	x27, [sp, #96]
  40811c:	str	w26, [x25]
  408120:	ldp	x25, x26, [sp, #80]
  408124:	add	sp, sp, #0xb0
  408128:	ret
  40812c:	mov	x1, #0x10                  	// #16
  408130:	mov	x0, #0x0                   	// #0
  408134:	bl	4095c8 <ferror@plt+0x7c28>
  408138:	mov	x19, x0
  40813c:	str	x0, [x24, #536]
  408140:	ldp	x0, x1, [x20, #16]
  408144:	stp	x0, x1, [x19]
  408148:	b	408060 <ferror@plt+0x66c0>
  40814c:	nop
  408150:	stp	x29, x30, [sp, #-128]!
  408154:	cmp	w1, #0xa
  408158:	mov	x29, sp
  40815c:	stp	xzr, xzr, [sp, #16]
  408160:	stp	xzr, xzr, [sp, #32]
  408164:	stp	xzr, xzr, [sp, #48]
  408168:	str	xzr, [sp, #64]
  40816c:	b.eq	408198 <ferror@plt+0x67f8>  // b.none
  408170:	mov	w4, w1
  408174:	mov	w5, #0x4000000             	// #67108864
  408178:	mov	x1, x2
  40817c:	add	x3, sp, #0x10
  408180:	mov	x2, #0xffffffffffffffff    	// #-1
  408184:	str	w4, [sp, #16]
  408188:	str	w5, [sp, #28]
  40818c:	bl	406b80 <ferror@plt+0x51e0>
  408190:	ldp	x29, x30, [sp], #128
  408194:	ret
  408198:	bl	4017e0 <abort@plt>
  40819c:	nop
  4081a0:	adrp	x4, 41f000 <ferror@plt+0x1d660>
  4081a4:	add	x4, x4, #0x3d0
  4081a8:	stp	x29, x30, [sp, #-80]!
  4081ac:	mov	x5, x1
  4081b0:	mov	w1, #0xa                   	// #10
  4081b4:	mov	x29, sp
  4081b8:	ldp	x8, x9, [x4, #256]
  4081bc:	stp	x8, x9, [sp, #24]
  4081c0:	cmp	x5, #0x0
  4081c4:	str	w1, [sp, #24]
  4081c8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4081cc:	ldp	x10, x11, [x4, #272]
  4081d0:	stp	x10, x11, [sp, #40]
  4081d4:	ldp	x8, x9, [x4, #288]
  4081d8:	stp	x8, x9, [sp, #56]
  4081dc:	ldr	x1, [x4, #304]
  4081e0:	str	x1, [sp, #72]
  4081e4:	b.eq	408208 <ferror@plt+0x6868>  // b.none
  4081e8:	mov	x4, x2
  4081ec:	mov	x1, x3
  4081f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4081f4:	add	x3, sp, #0x18
  4081f8:	stp	x5, x4, [sp, #64]
  4081fc:	bl	406b80 <ferror@plt+0x51e0>
  408200:	ldp	x29, x30, [sp], #80
  408204:	ret
  408208:	bl	4017e0 <abort@plt>
  40820c:	nop
  408210:	adrp	x5, 41f000 <ferror@plt+0x1d660>
  408214:	add	x5, x5, #0x3d0
  408218:	stp	x29, x30, [sp, #-80]!
  40821c:	mov	x6, x1
  408220:	mov	w1, #0xa                   	// #10
  408224:	mov	x29, sp
  408228:	ldp	x8, x9, [x5, #256]
  40822c:	stp	x8, x9, [sp, #24]
  408230:	cmp	x6, #0x0
  408234:	str	w1, [sp, #24]
  408238:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40823c:	ldp	x10, x11, [x5, #272]
  408240:	stp	x10, x11, [sp, #40]
  408244:	ldp	x8, x9, [x5, #288]
  408248:	stp	x8, x9, [sp, #56]
  40824c:	ldr	x1, [x5, #304]
  408250:	str	x1, [sp, #72]
  408254:	b.eq	408278 <ferror@plt+0x68d8>  // b.none
  408258:	mov	x5, x2
  40825c:	mov	x1, x3
  408260:	mov	x2, x4
  408264:	add	x3, sp, #0x18
  408268:	stp	x6, x5, [sp, #64]
  40826c:	bl	406b80 <ferror@plt+0x51e0>
  408270:	ldp	x29, x30, [sp], #80
  408274:	ret
  408278:	bl	4017e0 <abort@plt>
  40827c:	nop
  408280:	sub	sp, sp, #0xb0
  408284:	cmp	x0, #0x0
  408288:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40828c:	stp	x29, x30, [sp, #16]
  408290:	add	x29, sp, #0x10
  408294:	stp	x21, x22, [sp, #48]
  408298:	adrp	x22, 41f000 <ferror@plt+0x1d660>
  40829c:	add	x22, x22, #0x3d0
  4082a0:	mov	x21, x0
  4082a4:	stp	x19, x20, [sp, #32]
  4082a8:	mov	w19, #0xa                   	// #10
  4082ac:	ldp	x4, x5, [x22, #256]
  4082b0:	stp	x4, x5, [sp, #120]
  4082b4:	ldp	x4, x5, [x22, #272]
  4082b8:	stp	x23, x24, [sp, #64]
  4082bc:	ldp	x6, x7, [x22, #288]
  4082c0:	stp	x25, x26, [sp, #80]
  4082c4:	ldr	x0, [x22, #304]
  4082c8:	str	x27, [sp, #96]
  4082cc:	str	w19, [sp, #120]
  4082d0:	stp	x4, x5, [sp, #136]
  4082d4:	stp	x6, x7, [sp, #152]
  4082d8:	str	x0, [sp, #168]
  4082dc:	b.eq	40842c <ferror@plt+0x6a8c>  // b.none
  4082e0:	adrp	x27, 41f000 <ferror@plt+0x1d660>
  4082e4:	add	x26, x27, #0x218
  4082e8:	mov	x20, x1
  4082ec:	mov	x24, x2
  4082f0:	stp	x21, x1, [sp, #160]
  4082f4:	bl	401980 <__errno_location@plt>
  4082f8:	ldr	w1, [x26, #8]
  4082fc:	mov	w4, w19
  408300:	ldr	w25, [x0]
  408304:	ldr	x19, [x27, #536]
  408308:	mov	x23, x0
  40830c:	cmp	w1, #0x0
  408310:	b.gt	408360 <ferror@plt+0x69c0>
  408314:	add	x0, x26, #0x10
  408318:	cmp	x19, x0
  40831c:	b.eq	40840c <ferror@plt+0x6a6c>  // b.none
  408320:	mov	x0, x19
  408324:	mov	x1, #0x10                  	// #16
  408328:	bl	4095c8 <ferror@plt+0x7c28>
  40832c:	mov	x19, x0
  408330:	str	x0, [x27, #536]
  408334:	ldr	w0, [x26, #8]
  408338:	mov	w20, #0x1                   	// #1
  40833c:	mov	w1, #0x0                   	// #0
  408340:	sub	w2, w20, w0
  408344:	add	x0, x19, w0, sxtw #4
  408348:	sbfiz	x2, x2, #4, #32
  40834c:	bl	401770 <memset@plt>
  408350:	ldr	w4, [sp, #120]
  408354:	str	w20, [x26, #8]
  408358:	ldr	x21, [sp, #160]
  40835c:	ldr	x20, [sp, #168]
  408360:	mov	x7, x21
  408364:	ldp	x27, x21, [x19]
  408368:	str	x20, [sp]
  40836c:	ldr	w26, [sp, #124]
  408370:	add	x6, sp, #0x80
  408374:	mov	x2, x24
  408378:	mov	x3, #0xffffffffffffffff    	// #-1
  40837c:	orr	w26, w26, #0x1
  408380:	mov	w5, w26
  408384:	mov	x1, x27
  408388:	mov	x0, x21
  40838c:	bl	4059e0 <ferror@plt+0x4040>
  408390:	cmp	x27, x0
  408394:	b.hi	4083e4 <ferror@plt+0x6a44>  // b.pmore
  408398:	add	x20, x0, #0x1
  40839c:	str	x20, [x19]
  4083a0:	cmp	x21, x22
  4083a4:	b.eq	4083b0 <ferror@plt+0x6a10>  // b.none
  4083a8:	mov	x0, x21
  4083ac:	bl	4018c0 <free@plt>
  4083b0:	mov	x0, x20
  4083b4:	bl	409598 <ferror@plt+0x7bf8>
  4083b8:	ldp	x7, x1, [sp, #160]
  4083bc:	str	x0, [x19, #8]
  4083c0:	ldr	w4, [sp, #120]
  4083c4:	mov	x21, x0
  4083c8:	str	x1, [sp]
  4083cc:	add	x6, sp, #0x80
  4083d0:	mov	w5, w26
  4083d4:	mov	x2, x24
  4083d8:	mov	x1, x20
  4083dc:	mov	x3, #0xffffffffffffffff    	// #-1
  4083e0:	bl	4059e0 <ferror@plt+0x4040>
  4083e4:	mov	x0, x21
  4083e8:	ldp	x29, x30, [sp, #16]
  4083ec:	ldp	x19, x20, [sp, #32]
  4083f0:	ldp	x21, x22, [sp, #48]
  4083f4:	ldr	x27, [sp, #96]
  4083f8:	str	w25, [x23]
  4083fc:	ldp	x23, x24, [sp, #64]
  408400:	ldp	x25, x26, [sp, #80]
  408404:	add	sp, sp, #0xb0
  408408:	ret
  40840c:	mov	x1, #0x10                  	// #16
  408410:	mov	x0, #0x0                   	// #0
  408414:	bl	4095c8 <ferror@plt+0x7c28>
  408418:	mov	x19, x0
  40841c:	str	x0, [x27, #536]
  408420:	ldp	x0, x1, [x26, #16]
  408424:	stp	x0, x1, [x19]
  408428:	b	408334 <ferror@plt+0x6994>
  40842c:	bl	4017e0 <abort@plt>
  408430:	sub	sp, sp, #0xb0
  408434:	cmp	x0, #0x0
  408438:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40843c:	stp	x29, x30, [sp, #16]
  408440:	add	x29, sp, #0x10
  408444:	stp	x21, x22, [sp, #48]
  408448:	adrp	x22, 41f000 <ferror@plt+0x1d660>
  40844c:	add	x22, x22, #0x3d0
  408450:	mov	x21, x0
  408454:	stp	x19, x20, [sp, #32]
  408458:	mov	w19, #0xa                   	// #10
  40845c:	ldp	x6, x7, [x22, #256]
  408460:	stp	x6, x7, [sp, #120]
  408464:	add	x4, x22, #0x100
  408468:	ldp	x6, x7, [x4, #16]
  40846c:	stp	x23, x24, [sp, #64]
  408470:	ldp	x8, x9, [x4, #32]
  408474:	stp	x25, x26, [sp, #80]
  408478:	ldr	x0, [x4, #48]
  40847c:	stp	x27, x28, [sp, #96]
  408480:	str	w19, [sp, #120]
  408484:	stp	x6, x7, [sp, #136]
  408488:	stp	x8, x9, [sp, #152]
  40848c:	str	x0, [sp, #168]
  408490:	b.eq	4085e4 <ferror@plt+0x6c44>  // b.none
  408494:	adrp	x28, 41f000 <ferror@plt+0x1d660>
  408498:	add	x27, x28, #0x218
  40849c:	mov	x20, x1
  4084a0:	mov	x24, x2
  4084a4:	mov	x25, x3
  4084a8:	stp	x21, x1, [sp, #160]
  4084ac:	bl	401980 <__errno_location@plt>
  4084b0:	ldr	w1, [x27, #8]
  4084b4:	mov	w4, w19
  4084b8:	ldr	w26, [x0]
  4084bc:	mov	x23, x0
  4084c0:	ldr	x19, [x28, #536]
  4084c4:	cmp	w1, #0x0
  4084c8:	b.gt	408518 <ferror@plt+0x6b78>
  4084cc:	add	x0, x27, #0x10
  4084d0:	cmp	x19, x0
  4084d4:	b.eq	4085c4 <ferror@plt+0x6c24>  // b.none
  4084d8:	mov	x0, x19
  4084dc:	mov	x1, #0x10                  	// #16
  4084e0:	bl	4095c8 <ferror@plt+0x7c28>
  4084e4:	mov	x19, x0
  4084e8:	str	x0, [x28, #536]
  4084ec:	ldr	w0, [x27, #8]
  4084f0:	mov	w20, #0x1                   	// #1
  4084f4:	mov	w1, #0x0                   	// #0
  4084f8:	sub	w2, w20, w0
  4084fc:	add	x0, x19, w0, sxtw #4
  408500:	sbfiz	x2, x2, #4, #32
  408504:	bl	401770 <memset@plt>
  408508:	ldr	w4, [sp, #120]
  40850c:	str	w20, [x27, #8]
  408510:	ldr	x21, [sp, #160]
  408514:	ldr	x20, [sp, #168]
  408518:	mov	x7, x21
  40851c:	ldp	x28, x21, [x19]
  408520:	str	x20, [sp]
  408524:	ldr	w27, [sp, #124]
  408528:	add	x6, sp, #0x80
  40852c:	mov	x3, x25
  408530:	mov	x2, x24
  408534:	orr	w27, w27, #0x1
  408538:	mov	w5, w27
  40853c:	mov	x1, x28
  408540:	mov	x0, x21
  408544:	bl	4059e0 <ferror@plt+0x4040>
  408548:	cmp	x28, x0
  40854c:	b.hi	40859c <ferror@plt+0x6bfc>  // b.pmore
  408550:	add	x20, x0, #0x1
  408554:	str	x20, [x19]
  408558:	cmp	x21, x22
  40855c:	b.eq	408568 <ferror@plt+0x6bc8>  // b.none
  408560:	mov	x0, x21
  408564:	bl	4018c0 <free@plt>
  408568:	mov	x0, x20
  40856c:	bl	409598 <ferror@plt+0x7bf8>
  408570:	ldp	x7, x1, [sp, #160]
  408574:	str	x0, [x19, #8]
  408578:	ldr	w4, [sp, #120]
  40857c:	mov	x21, x0
  408580:	str	x1, [sp]
  408584:	add	x6, sp, #0x80
  408588:	mov	w5, w27
  40858c:	mov	x3, x25
  408590:	mov	x2, x24
  408594:	mov	x1, x20
  408598:	bl	4059e0 <ferror@plt+0x4040>
  40859c:	mov	x0, x21
  4085a0:	ldp	x29, x30, [sp, #16]
  4085a4:	ldp	x19, x20, [sp, #32]
  4085a8:	ldp	x21, x22, [sp, #48]
  4085ac:	ldp	x27, x28, [sp, #96]
  4085b0:	str	w26, [x23]
  4085b4:	ldp	x23, x24, [sp, #64]
  4085b8:	ldp	x25, x26, [sp, #80]
  4085bc:	add	sp, sp, #0xb0
  4085c0:	ret
  4085c4:	mov	x1, #0x10                  	// #16
  4085c8:	mov	x0, #0x0                   	// #0
  4085cc:	bl	4095c8 <ferror@plt+0x7c28>
  4085d0:	mov	x19, x0
  4085d4:	str	x0, [x28, #536]
  4085d8:	ldp	x0, x1, [x27, #16]
  4085dc:	stp	x0, x1, [x19]
  4085e0:	b	4084ec <ferror@plt+0x6b4c>
  4085e4:	bl	4017e0 <abort@plt>
  4085e8:	sub	sp, sp, #0x80
  4085ec:	stp	x29, x30, [sp, #16]
  4085f0:	add	x29, sp, #0x10
  4085f4:	stp	x19, x20, [sp, #32]
  4085f8:	mov	w19, w0
  4085fc:	stp	x21, x22, [sp, #48]
  408600:	stp	x23, x24, [sp, #64]
  408604:	mov	x23, x1
  408608:	mov	x24, x2
  40860c:	stp	x25, x26, [sp, #80]
  408610:	adrp	x26, 41f000 <ferror@plt+0x1d660>
  408614:	stp	x27, x28, [sp, #96]
  408618:	bl	401980 <__errno_location@plt>
  40861c:	mov	x22, x0
  408620:	ldr	w0, [x0]
  408624:	str	w0, [sp, #124]
  408628:	ldr	x21, [x26, #536]
  40862c:	tbnz	w19, #31, 408770 <ferror@plt+0x6dd0>
  408630:	add	x20, x26, #0x218
  408634:	ldr	w0, [x20, #8]
  408638:	cmp	w19, w0
  40863c:	b.lt	40868c <ferror@plt+0x6cec>  // b.tstop
  408640:	mov	w0, #0x7fffffff            	// #2147483647
  408644:	cmp	w19, w0
  408648:	b.eq	40876c <ferror@plt+0x6dcc>  // b.none
  40864c:	add	w27, w19, #0x1
  408650:	add	x0, x20, #0x10
  408654:	cmp	x21, x0
  408658:	sbfiz	x1, x27, #4, #32
  40865c:	b.eq	408750 <ferror@plt+0x6db0>  // b.none
  408660:	mov	x0, x21
  408664:	bl	4095c8 <ferror@plt+0x7c28>
  408668:	mov	x21, x0
  40866c:	str	x0, [x26, #536]
  408670:	ldr	w0, [x20, #8]
  408674:	mov	w1, #0x0                   	// #0
  408678:	sub	w2, w27, w0
  40867c:	add	x0, x21, w0, sxtw #4
  408680:	sbfiz	x2, x2, #4, #32
  408684:	bl	401770 <memset@plt>
  408688:	str	w27, [x20, #8]
  40868c:	sbfiz	x19, x19, #4, #32
  408690:	add	x6, x20, #0x28
  408694:	add	x26, x21, x19
  408698:	mov	x3, x24
  40869c:	ldp	x7, x0, [x20, #72]
  4086a0:	mov	x2, x23
  4086a4:	ldp	w4, w5, [x20, #32]
  4086a8:	ldr	x27, [x21, x19]
  4086ac:	orr	w25, w5, #0x1
  4086b0:	ldr	x28, [x26, #8]
  4086b4:	str	x0, [sp]
  4086b8:	mov	x1, x27
  4086bc:	mov	w5, w25
  4086c0:	mov	x0, x28
  4086c4:	bl	4059e0 <ferror@plt+0x4040>
  4086c8:	cmp	x27, x0
  4086cc:	b.hi	408724 <ferror@plt+0x6d84>  // b.pmore
  4086d0:	add	x27, x0, #0x1
  4086d4:	str	x27, [x21, x19]
  4086d8:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  4086dc:	add	x0, x0, #0x3d0
  4086e0:	cmp	x28, x0
  4086e4:	b.eq	4086f0 <ferror@plt+0x6d50>  // b.none
  4086e8:	mov	x0, x28
  4086ec:	bl	4018c0 <free@plt>
  4086f0:	mov	x0, x27
  4086f4:	bl	409598 <ferror@plt+0x7bf8>
  4086f8:	ldp	x7, x1, [x20, #72]
  4086fc:	str	x0, [x26, #8]
  408700:	ldr	w4, [x20, #32]
  408704:	mov	x28, x0
  408708:	str	x1, [sp]
  40870c:	mov	w5, w25
  408710:	mov	x3, x24
  408714:	mov	x2, x23
  408718:	add	x6, x20, #0x28
  40871c:	mov	x1, x27
  408720:	bl	4059e0 <ferror@plt+0x4040>
  408724:	ldr	w0, [sp, #124]
  408728:	ldp	x29, x30, [sp, #16]
  40872c:	ldp	x19, x20, [sp, #32]
  408730:	ldp	x23, x24, [sp, #64]
  408734:	ldp	x25, x26, [sp, #80]
  408738:	str	w0, [x22]
  40873c:	mov	x0, x28
  408740:	ldp	x21, x22, [sp, #48]
  408744:	ldp	x27, x28, [sp, #96]
  408748:	add	sp, sp, #0x80
  40874c:	ret
  408750:	mov	x0, #0x0                   	// #0
  408754:	bl	4095c8 <ferror@plt+0x7c28>
  408758:	mov	x21, x0
  40875c:	str	x0, [x26, #536]
  408760:	ldp	x0, x1, [x20, #16]
  408764:	stp	x0, x1, [x21]
  408768:	b	408670 <ferror@plt+0x6cd0>
  40876c:	bl	409760 <ferror@plt+0x7dc0>
  408770:	bl	4017e0 <abort@plt>
  408774:	nop
  408778:	sub	sp, sp, #0x70
  40877c:	stp	x29, x30, [sp, #16]
  408780:	add	x29, sp, #0x10
  408784:	stp	x19, x20, [sp, #32]
  408788:	stp	x21, x22, [sp, #48]
  40878c:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  408790:	add	x19, x21, #0x218
  408794:	stp	x23, x24, [sp, #64]
  408798:	mov	x24, x0
  40879c:	stp	x25, x26, [sp, #80]
  4087a0:	mov	x25, x1
  4087a4:	str	x27, [sp, #96]
  4087a8:	bl	401980 <__errno_location@plt>
  4087ac:	mov	x23, x0
  4087b0:	ldr	w0, [x19, #8]
  4087b4:	ldr	x20, [x21, #536]
  4087b8:	cmp	w0, #0x0
  4087bc:	ldr	w26, [x23]
  4087c0:	b.gt	408804 <ferror@plt+0x6e64>
  4087c4:	add	x0, x19, #0x10
  4087c8:	cmp	x20, x0
  4087cc:	b.eq	4088b8 <ferror@plt+0x6f18>  // b.none
  4087d0:	mov	x0, x20
  4087d4:	mov	x1, #0x10                  	// #16
  4087d8:	bl	4095c8 <ferror@plt+0x7c28>
  4087dc:	mov	x20, x0
  4087e0:	str	x0, [x21, #536]
  4087e4:	ldr	w0, [x19, #8]
  4087e8:	mov	w21, #0x1                   	// #1
  4087ec:	mov	w1, #0x0                   	// #0
  4087f0:	sub	w2, w21, w0
  4087f4:	add	x0, x20, w0, sxtw #4
  4087f8:	sbfiz	x2, x2, #4, #32
  4087fc:	bl	401770 <memset@plt>
  408800:	str	w21, [x19, #8]
  408804:	ldp	x21, x22, [x20]
  408808:	add	x6, x19, #0x28
  40880c:	ldp	x7, x0, [x19, #72]
  408810:	str	x0, [sp]
  408814:	ldp	w4, w27, [x19, #32]
  408818:	mov	x3, x25
  40881c:	mov	x2, x24
  408820:	mov	x1, x21
  408824:	orr	w27, w27, #0x1
  408828:	mov	x0, x22
  40882c:	mov	w5, w27
  408830:	bl	4059e0 <ferror@plt+0x4040>
  408834:	cmp	x21, x0
  408838:	b.hi	408890 <ferror@plt+0x6ef0>  // b.pmore
  40883c:	add	x21, x0, #0x1
  408840:	str	x21, [x20]
  408844:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  408848:	add	x0, x0, #0x3d0
  40884c:	cmp	x22, x0
  408850:	b.eq	40885c <ferror@plt+0x6ebc>  // b.none
  408854:	mov	x0, x22
  408858:	bl	4018c0 <free@plt>
  40885c:	mov	x0, x21
  408860:	bl	409598 <ferror@plt+0x7bf8>
  408864:	ldp	x7, x1, [x19, #72]
  408868:	str	x0, [x20, #8]
  40886c:	ldr	w4, [x19, #32]
  408870:	mov	x22, x0
  408874:	str	x1, [sp]
  408878:	mov	w5, w27
  40887c:	mov	x3, x25
  408880:	mov	x2, x24
  408884:	add	x6, x19, #0x28
  408888:	mov	x1, x21
  40888c:	bl	4059e0 <ferror@plt+0x4040>
  408890:	mov	x0, x22
  408894:	ldp	x29, x30, [sp, #16]
  408898:	ldp	x19, x20, [sp, #32]
  40889c:	ldp	x21, x22, [sp, #48]
  4088a0:	ldr	x27, [sp, #96]
  4088a4:	str	w26, [x23]
  4088a8:	ldp	x23, x24, [sp, #64]
  4088ac:	ldp	x25, x26, [sp, #80]
  4088b0:	add	sp, sp, #0x70
  4088b4:	ret
  4088b8:	mov	x1, #0x10                  	// #16
  4088bc:	mov	x0, #0x0                   	// #0
  4088c0:	bl	4095c8 <ferror@plt+0x7c28>
  4088c4:	mov	x20, x0
  4088c8:	str	x0, [x21, #536]
  4088cc:	ldp	x0, x1, [x19, #16]
  4088d0:	stp	x0, x1, [x20]
  4088d4:	b	4087e4 <ferror@plt+0x6e44>
  4088d8:	sub	sp, sp, #0x70
  4088dc:	stp	x29, x30, [sp, #16]
  4088e0:	add	x29, sp, #0x10
  4088e4:	stp	x21, x22, [sp, #48]
  4088e8:	adrp	x22, 41f000 <ferror@plt+0x1d660>
  4088ec:	stp	x19, x20, [sp, #32]
  4088f0:	mov	w19, w0
  4088f4:	stp	x23, x24, [sp, #64]
  4088f8:	mov	x24, x1
  4088fc:	stp	x25, x26, [sp, #80]
  408900:	stp	x27, x28, [sp, #96]
  408904:	bl	401980 <__errno_location@plt>
  408908:	ldr	w25, [x0]
  40890c:	ldr	x21, [x22, #536]
  408910:	tbnz	w19, #31, 408a54 <ferror@plt+0x70b4>
  408914:	add	x20, x22, #0x218
  408918:	mov	x23, x0
  40891c:	ldr	w0, [x20, #8]
  408920:	cmp	w19, w0
  408924:	b.lt	408974 <ferror@plt+0x6fd4>  // b.tstop
  408928:	mov	w0, #0x7fffffff            	// #2147483647
  40892c:	cmp	w19, w0
  408930:	b.eq	408a50 <ferror@plt+0x70b0>  // b.none
  408934:	add	w26, w19, #0x1
  408938:	add	x0, x20, #0x10
  40893c:	cmp	x21, x0
  408940:	sbfiz	x1, x26, #4, #32
  408944:	b.eq	408a34 <ferror@plt+0x7094>  // b.none
  408948:	mov	x0, x21
  40894c:	bl	4095c8 <ferror@plt+0x7c28>
  408950:	mov	x21, x0
  408954:	str	x0, [x22, #536]
  408958:	ldr	w0, [x20, #8]
  40895c:	mov	w1, #0x0                   	// #0
  408960:	sub	w2, w26, w0
  408964:	add	x0, x21, w0, sxtw #4
  408968:	sbfiz	x2, x2, #4, #32
  40896c:	bl	401770 <memset@plt>
  408970:	str	w26, [x20, #8]
  408974:	sbfiz	x19, x19, #4, #32
  408978:	add	x6, x20, #0x28
  40897c:	add	x26, x21, x19
  408980:	mov	x2, x24
  408984:	ldp	x7, x0, [x20, #72]
  408988:	mov	x3, #0xffffffffffffffff    	// #-1
  40898c:	ldp	w4, w28, [x20, #32]
  408990:	ldr	x22, [x21, x19]
  408994:	orr	w28, w28, #0x1
  408998:	ldr	x27, [x26, #8]
  40899c:	str	x0, [sp]
  4089a0:	mov	x1, x22
  4089a4:	mov	w5, w28
  4089a8:	mov	x0, x27
  4089ac:	bl	4059e0 <ferror@plt+0x4040>
  4089b0:	cmp	x22, x0
  4089b4:	b.hi	408a0c <ferror@plt+0x706c>  // b.pmore
  4089b8:	add	x22, x0, #0x1
  4089bc:	str	x22, [x21, x19]
  4089c0:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  4089c4:	add	x0, x0, #0x3d0
  4089c8:	cmp	x27, x0
  4089cc:	b.eq	4089d8 <ferror@plt+0x7038>  // b.none
  4089d0:	mov	x0, x27
  4089d4:	bl	4018c0 <free@plt>
  4089d8:	mov	x0, x22
  4089dc:	bl	409598 <ferror@plt+0x7bf8>
  4089e0:	ldp	x7, x1, [x20, #72]
  4089e4:	str	x0, [x26, #8]
  4089e8:	ldr	w4, [x20, #32]
  4089ec:	mov	x27, x0
  4089f0:	str	x1, [sp]
  4089f4:	mov	w5, w28
  4089f8:	mov	x2, x24
  4089fc:	add	x6, x20, #0x28
  408a00:	mov	x1, x22
  408a04:	mov	x3, #0xffffffffffffffff    	// #-1
  408a08:	bl	4059e0 <ferror@plt+0x4040>
  408a0c:	mov	x0, x27
  408a10:	ldp	x29, x30, [sp, #16]
  408a14:	ldp	x19, x20, [sp, #32]
  408a18:	ldp	x21, x22, [sp, #48]
  408a1c:	ldp	x27, x28, [sp, #96]
  408a20:	str	w25, [x23]
  408a24:	ldp	x23, x24, [sp, #64]
  408a28:	ldp	x25, x26, [sp, #80]
  408a2c:	add	sp, sp, #0x70
  408a30:	ret
  408a34:	mov	x0, #0x0                   	// #0
  408a38:	bl	4095c8 <ferror@plt+0x7c28>
  408a3c:	mov	x21, x0
  408a40:	str	x0, [x22, #536]
  408a44:	ldp	x0, x1, [x20, #16]
  408a48:	stp	x0, x1, [x21]
  408a4c:	b	408958 <ferror@plt+0x6fb8>
  408a50:	bl	409760 <ferror@plt+0x7dc0>
  408a54:	bl	4017e0 <abort@plt>
  408a58:	sub	sp, sp, #0x60
  408a5c:	stp	x29, x30, [sp, #16]
  408a60:	add	x29, sp, #0x10
  408a64:	stp	x19, x20, [sp, #32]
  408a68:	stp	x21, x22, [sp, #48]
  408a6c:	adrp	x21, 41f000 <ferror@plt+0x1d660>
  408a70:	add	x19, x21, #0x218
  408a74:	stp	x23, x24, [sp, #64]
  408a78:	mov	x24, x0
  408a7c:	stp	x25, x26, [sp, #80]
  408a80:	bl	401980 <__errno_location@plt>
  408a84:	mov	x23, x0
  408a88:	ldr	w0, [x19, #8]
  408a8c:	ldr	x20, [x21, #536]
  408a90:	cmp	w0, #0x0
  408a94:	ldr	w25, [x23]
  408a98:	b.gt	408adc <ferror@plt+0x713c>
  408a9c:	add	x0, x19, #0x10
  408aa0:	cmp	x20, x0
  408aa4:	b.eq	408b8c <ferror@plt+0x71ec>  // b.none
  408aa8:	mov	x0, x20
  408aac:	mov	x1, #0x10                  	// #16
  408ab0:	bl	4095c8 <ferror@plt+0x7c28>
  408ab4:	mov	x20, x0
  408ab8:	str	x0, [x21, #536]
  408abc:	ldr	w0, [x19, #8]
  408ac0:	mov	w21, #0x1                   	// #1
  408ac4:	mov	w1, #0x0                   	// #0
  408ac8:	sub	w2, w21, w0
  408acc:	add	x0, x20, w0, sxtw #4
  408ad0:	sbfiz	x2, x2, #4, #32
  408ad4:	bl	401770 <memset@plt>
  408ad8:	str	w21, [x19, #8]
  408adc:	ldp	x21, x22, [x20]
  408ae0:	add	x6, x19, #0x28
  408ae4:	ldp	x7, x0, [x19, #72]
  408ae8:	str	x0, [sp]
  408aec:	ldp	w4, w26, [x19, #32]
  408af0:	mov	x2, x24
  408af4:	mov	x1, x21
  408af8:	mov	x0, x22
  408afc:	orr	w26, w26, #0x1
  408b00:	mov	x3, #0xffffffffffffffff    	// #-1
  408b04:	mov	w5, w26
  408b08:	bl	4059e0 <ferror@plt+0x4040>
  408b0c:	cmp	x21, x0
  408b10:	b.hi	408b68 <ferror@plt+0x71c8>  // b.pmore
  408b14:	add	x21, x0, #0x1
  408b18:	str	x21, [x20]
  408b1c:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  408b20:	add	x0, x0, #0x3d0
  408b24:	cmp	x22, x0
  408b28:	b.eq	408b34 <ferror@plt+0x7194>  // b.none
  408b2c:	mov	x0, x22
  408b30:	bl	4018c0 <free@plt>
  408b34:	mov	x0, x21
  408b38:	bl	409598 <ferror@plt+0x7bf8>
  408b3c:	ldp	x7, x1, [x19, #72]
  408b40:	str	x0, [x20, #8]
  408b44:	ldr	w4, [x19, #32]
  408b48:	mov	x22, x0
  408b4c:	str	x1, [sp]
  408b50:	mov	w5, w26
  408b54:	mov	x2, x24
  408b58:	add	x6, x19, #0x28
  408b5c:	mov	x1, x21
  408b60:	mov	x3, #0xffffffffffffffff    	// #-1
  408b64:	bl	4059e0 <ferror@plt+0x4040>
  408b68:	mov	x0, x22
  408b6c:	ldp	x29, x30, [sp, #16]
  408b70:	ldp	x19, x20, [sp, #32]
  408b74:	ldp	x21, x22, [sp, #48]
  408b78:	str	w25, [x23]
  408b7c:	ldp	x23, x24, [sp, #64]
  408b80:	ldp	x25, x26, [sp, #80]
  408b84:	add	sp, sp, #0x60
  408b88:	ret
  408b8c:	mov	x1, #0x10                  	// #16
  408b90:	mov	x0, #0x0                   	// #0
  408b94:	bl	4095c8 <ferror@plt+0x7c28>
  408b98:	mov	x20, x0
  408b9c:	str	x0, [x21, #536]
  408ba0:	ldp	x0, x1, [x19, #16]
  408ba4:	stp	x0, x1, [x20]
  408ba8:	b	408abc <ferror@plt+0x711c>
  408bac:	nop
  408bb0:	sub	sp, sp, #0x50
  408bb4:	stp	x29, x30, [sp, #32]
  408bb8:	add	x29, sp, #0x20
  408bbc:	stp	x19, x20, [sp, #48]
  408bc0:	mov	x19, x5
  408bc4:	mov	x20, x4
  408bc8:	str	x21, [sp, #64]
  408bcc:	mov	x5, x3
  408bd0:	mov	x21, x0
  408bd4:	cbz	x1, 408db0 <ferror@plt+0x7410>
  408bd8:	mov	x4, x2
  408bdc:	mov	x3, x1
  408be0:	adrp	x2, 40c000 <ferror@plt+0xa660>
  408be4:	mov	w1, #0x1                   	// #1
  408be8:	add	x2, x2, #0x678
  408bec:	bl	401860 <__fprintf_chk@plt>
  408bf0:	mov	w2, #0x5                   	// #5
  408bf4:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408bf8:	mov	x0, #0x0                   	// #0
  408bfc:	add	x1, x1, #0x690
  408c00:	bl	401920 <dcgettext@plt>
  408c04:	mov	x3, x0
  408c08:	mov	w4, #0x7e3                 	// #2019
  408c0c:	mov	w1, #0x1                   	// #1
  408c10:	mov	x0, x21
  408c14:	adrp	x2, 40c000 <ferror@plt+0xa660>
  408c18:	add	x2, x2, #0x990
  408c1c:	bl	401860 <__fprintf_chk@plt>
  408c20:	mov	w2, #0x5                   	// #5
  408c24:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408c28:	mov	x0, #0x0                   	// #0
  408c2c:	add	x1, x1, #0x698
  408c30:	bl	401920 <dcgettext@plt>
  408c34:	mov	x1, x21
  408c38:	bl	401930 <fputs_unlocked@plt>
  408c3c:	cmp	x19, #0x5
  408c40:	b.eq	408dcc <ferror@plt+0x742c>  // b.none
  408c44:	b.hi	408c98 <ferror@plt+0x72f8>  // b.pmore
  408c48:	cmp	x19, #0x2
  408c4c:	b.eq	408e0c <ferror@plt+0x746c>  // b.none
  408c50:	b.ls	408d0c <ferror@plt+0x736c>  // b.plast
  408c54:	cmp	x19, #0x3
  408c58:	b.eq	408e8c <ferror@plt+0x74ec>  // b.none
  408c5c:	mov	w2, #0x5                   	// #5
  408c60:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408c64:	mov	x0, #0x0                   	// #0
  408c68:	add	x1, x1, #0x7b0
  408c6c:	bl	401920 <dcgettext@plt>
  408c70:	mov	x2, x0
  408c74:	ldp	x3, x4, [x20]
  408c78:	mov	x0, x21
  408c7c:	ldp	x5, x6, [x20, #16]
  408c80:	mov	w1, #0x1                   	// #1
  408c84:	ldp	x29, x30, [sp, #32]
  408c88:	ldp	x19, x20, [sp, #48]
  408c8c:	ldr	x21, [sp, #64]
  408c90:	add	sp, sp, #0x50
  408c94:	b	401860 <__fprintf_chk@plt>
  408c98:	cmp	x19, #0x8
  408c9c:	b.eq	408ec8 <ferror@plt+0x7528>  // b.none
  408ca0:	b.ls	408d50 <ferror@plt+0x73b0>  // b.plast
  408ca4:	cmp	x19, #0x9
  408ca8:	b.ne	408e7c <ferror@plt+0x74dc>  // b.any
  408cac:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408cb0:	add	x1, x1, #0x880
  408cb4:	mov	w2, #0x5                   	// #5
  408cb8:	mov	x0, #0x0                   	// #0
  408cbc:	bl	401920 <dcgettext@plt>
  408cc0:	ldp	x7, x8, [x20, #32]
  408cc4:	mov	x2, x0
  408cc8:	ldp	x3, x4, [x20]
  408ccc:	mov	x0, x21
  408cd0:	ldp	x5, x6, [x20, #16]
  408cd4:	str	x8, [sp]
  408cd8:	mov	w1, #0x1                   	// #1
  408cdc:	ldr	x8, [x20, #48]
  408ce0:	str	x8, [sp, #8]
  408ce4:	ldr	x8, [x20, #56]
  408ce8:	str	x8, [sp, #16]
  408cec:	ldr	x8, [x20, #64]
  408cf0:	str	x8, [sp, #24]
  408cf4:	bl	401860 <__fprintf_chk@plt>
  408cf8:	ldp	x29, x30, [sp, #32]
  408cfc:	ldp	x19, x20, [sp, #48]
  408d00:	ldr	x21, [sp, #64]
  408d04:	add	sp, sp, #0x50
  408d08:	ret
  408d0c:	cbz	x19, 408d9c <ferror@plt+0x73fc>
  408d10:	cmp	x19, #0x1
  408d14:	b.ne	408e7c <ferror@plt+0x74dc>  // b.any
  408d18:	mov	w2, #0x5                   	// #5
  408d1c:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408d20:	mov	x0, #0x0                   	// #0
  408d24:	add	x1, x1, #0x768
  408d28:	bl	401920 <dcgettext@plt>
  408d2c:	mov	x2, x0
  408d30:	mov	w1, w19
  408d34:	mov	x0, x21
  408d38:	ldr	x3, [x20]
  408d3c:	ldp	x29, x30, [sp, #32]
  408d40:	ldp	x19, x20, [sp, #48]
  408d44:	ldr	x21, [sp, #64]
  408d48:	add	sp, sp, #0x50
  408d4c:	b	401860 <__fprintf_chk@plt>
  408d50:	cmp	x19, #0x6
  408d54:	b.eq	408e44 <ferror@plt+0x74a4>  // b.none
  408d58:	cmp	x19, #0x7
  408d5c:	b.ne	408e7c <ferror@plt+0x74dc>  // b.any
  408d60:	mov	w2, #0x5                   	// #5
  408d64:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408d68:	mov	x0, #0x0                   	// #0
  408d6c:	add	x1, x1, #0x820
  408d70:	bl	401920 <dcgettext@plt>
  408d74:	mov	x2, x0
  408d78:	ldp	x7, x8, [x20, #32]
  408d7c:	mov	x0, x21
  408d80:	ldp	x3, x4, [x20]
  408d84:	mov	w1, #0x1                   	// #1
  408d88:	ldp	x5, x6, [x20, #16]
  408d8c:	str	x8, [sp]
  408d90:	ldr	x8, [x20, #48]
  408d94:	str	x8, [sp, #8]
  408d98:	bl	401860 <__fprintf_chk@plt>
  408d9c:	ldp	x29, x30, [sp, #32]
  408da0:	ldp	x19, x20, [sp, #48]
  408da4:	ldr	x21, [sp, #64]
  408da8:	add	sp, sp, #0x50
  408dac:	ret
  408db0:	mov	x4, x3
  408db4:	mov	w1, #0x1                   	// #1
  408db8:	mov	x3, x2
  408dbc:	adrp	x2, 40c000 <ferror@plt+0xa660>
  408dc0:	add	x2, x2, #0x688
  408dc4:	bl	401860 <__fprintf_chk@plt>
  408dc8:	b	408bf0 <ferror@plt+0x7250>
  408dcc:	mov	w2, w19
  408dd0:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408dd4:	mov	x0, #0x0                   	// #0
  408dd8:	add	x1, x1, #0x7d0
  408ddc:	bl	401920 <dcgettext@plt>
  408de0:	mov	x2, x0
  408de4:	ldp	x3, x4, [x20]
  408de8:	mov	x0, x21
  408dec:	ldp	x5, x6, [x20, #16]
  408df0:	mov	w1, #0x1                   	// #1
  408df4:	ldp	x29, x30, [sp, #32]
  408df8:	ldr	x7, [x20, #32]
  408dfc:	ldp	x19, x20, [sp, #48]
  408e00:	ldr	x21, [sp, #64]
  408e04:	add	sp, sp, #0x50
  408e08:	b	401860 <__fprintf_chk@plt>
  408e0c:	mov	w2, #0x5                   	// #5
  408e10:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408e14:	mov	x0, #0x0                   	// #0
  408e18:	add	x1, x1, #0x778
  408e1c:	bl	401920 <dcgettext@plt>
  408e20:	mov	x2, x0
  408e24:	ldp	x3, x4, [x20]
  408e28:	mov	x0, x21
  408e2c:	ldp	x29, x30, [sp, #32]
  408e30:	mov	w1, #0x1                   	// #1
  408e34:	ldp	x19, x20, [sp, #48]
  408e38:	ldr	x21, [sp, #64]
  408e3c:	add	sp, sp, #0x50
  408e40:	b	401860 <__fprintf_chk@plt>
  408e44:	mov	w2, #0x5                   	// #5
  408e48:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408e4c:	mov	x0, #0x0                   	// #0
  408e50:	add	x1, x1, #0x7f8
  408e54:	bl	401920 <dcgettext@plt>
  408e58:	mov	x2, x0
  408e5c:	ldp	x3, x4, [x20]
  408e60:	mov	x0, x21
  408e64:	ldp	x5, x6, [x20, #16]
  408e68:	mov	w1, #0x1                   	// #1
  408e6c:	ldp	x7, x8, [x20, #32]
  408e70:	str	x8, [sp]
  408e74:	bl	401860 <__fprintf_chk@plt>
  408e78:	b	408d9c <ferror@plt+0x73fc>
  408e7c:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408e80:	mov	w2, #0x5                   	// #5
  408e84:	add	x1, x1, #0x8b8
  408e88:	b	408cb8 <ferror@plt+0x7318>
  408e8c:	mov	w2, #0x5                   	// #5
  408e90:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408e94:	mov	x0, #0x0                   	// #0
  408e98:	add	x1, x1, #0x790
  408e9c:	bl	401920 <dcgettext@plt>
  408ea0:	mov	x2, x0
  408ea4:	ldp	x3, x4, [x20]
  408ea8:	mov	x0, x21
  408eac:	ldr	x5, [x20, #16]
  408eb0:	mov	w1, #0x1                   	// #1
  408eb4:	ldp	x29, x30, [sp, #32]
  408eb8:	ldp	x19, x20, [sp, #48]
  408ebc:	ldr	x21, [sp, #64]
  408ec0:	add	sp, sp, #0x50
  408ec4:	b	401860 <__fprintf_chk@plt>
  408ec8:	mov	w2, #0x5                   	// #5
  408ecc:	adrp	x1, 40c000 <ferror@plt+0xa660>
  408ed0:	mov	x0, #0x0                   	// #0
  408ed4:	add	x1, x1, #0x850
  408ed8:	bl	401920 <dcgettext@plt>
  408edc:	mov	x2, x0
  408ee0:	ldp	x7, x8, [x20, #32]
  408ee4:	mov	x0, x21
  408ee8:	ldp	x3, x4, [x20]
  408eec:	mov	w1, #0x1                   	// #1
  408ef0:	ldp	x5, x6, [x20, #16]
  408ef4:	str	x8, [sp]
  408ef8:	ldr	x8, [x20, #48]
  408efc:	str	x8, [sp, #8]
  408f00:	ldr	x8, [x20, #56]
  408f04:	str	x8, [sp, #16]
  408f08:	bl	401860 <__fprintf_chk@plt>
  408f0c:	b	408d9c <ferror@plt+0x73fc>
  408f10:	ldr	x5, [x4]
  408f14:	cbz	x5, 408f30 <ferror@plt+0x7590>
  408f18:	mov	x5, #0x0                   	// #0
  408f1c:	nop
  408f20:	add	x5, x5, #0x1
  408f24:	ldr	x6, [x4, x5, lsl #3]
  408f28:	cbnz	x6, 408f20 <ferror@plt+0x7580>
  408f2c:	b	408bb0 <ferror@plt+0x7210>
  408f30:	mov	x5, #0x0                   	// #0
  408f34:	b	408bb0 <ferror@plt+0x7210>
  408f38:	stp	x29, x30, [sp, #-96]!
  408f3c:	mov	x29, sp
  408f40:	ldp	x6, x8, [x4]
  408f44:	ldr	w7, [x4, #24]
  408f48:	add	x5, x6, #0xf
  408f4c:	and	x5, x5, #0xfffffffffffffff8
  408f50:	tbnz	w7, #31, 409038 <ferror@plt+0x7698>
  408f54:	ldr	x4, [x6]
  408f58:	str	x4, [sp, #16]
  408f5c:	cbz	x4, 409088 <ferror@plt+0x76e8>
  408f60:	add	x4, x5, #0xf
  408f64:	ldr	x5, [x5]
  408f68:	str	x5, [sp, #24]
  408f6c:	and	x4, x4, #0xfffffffffffffff8
  408f70:	cbz	x5, 409074 <ferror@plt+0x76d4>
  408f74:	add	x5, x4, #0xf
  408f78:	and	x5, x5, #0xfffffffffffffff8
  408f7c:	ldr	x4, [x4]
  408f80:	str	x4, [sp, #32]
  408f84:	cbz	x4, 409024 <ferror@plt+0x7684>
  408f88:	add	x6, x5, #0xf
  408f8c:	and	x6, x6, #0xfffffffffffffff8
  408f90:	ldr	x4, [x5]
  408f94:	str	x4, [sp, #40]
  408f98:	cbz	x4, 40909c <ferror@plt+0x76fc>
  408f9c:	ldr	x5, [x6]
  408fa0:	str	x5, [sp, #48]
  408fa4:	add	x4, x6, #0xf
  408fa8:	and	x4, x4, #0xfffffffffffffff8
  408fac:	cbz	x5, 4090b0 <ferror@plt+0x7710>
  408fb0:	add	x6, x4, #0xf
  408fb4:	and	x6, x6, #0xfffffffffffffff8
  408fb8:	ldr	x4, [x4]
  408fbc:	str	x4, [sp, #56]
  408fc0:	cbz	x4, 4090b8 <ferror@plt+0x7718>
  408fc4:	ldr	x5, [x6]
  408fc8:	str	x5, [sp, #64]
  408fcc:	add	x4, x6, #0xf
  408fd0:	and	x4, x4, #0xfffffffffffffff8
  408fd4:	cbz	x5, 4090c0 <ferror@plt+0x7720>
  408fd8:	add	x5, x4, #0xf
  408fdc:	and	x5, x5, #0xfffffffffffffff8
  408fe0:	ldr	x4, [x4]
  408fe4:	str	x4, [sp, #72]
  408fe8:	cbz	x4, 4090c8 <ferror@plt+0x7728>
  408fec:	add	x6, x5, #0xf
  408ff0:	and	x6, x6, #0xfffffffffffffff8
  408ff4:	ldr	x4, [x5]
  408ff8:	str	x4, [sp, #80]
  408ffc:	cbz	x4, 4090d0 <ferror@plt+0x7730>
  409000:	ldr	x4, [x6]
  409004:	str	x4, [sp, #88]
  409008:	cmp	x4, #0x0
  40900c:	cset	x5, ne  // ne = any
  409010:	add	x5, x5, #0x9
  409014:	add	x4, sp, #0x10
  409018:	bl	408bb0 <ferror@plt+0x7210>
  40901c:	ldp	x29, x30, [sp], #96
  409020:	ret
  409024:	add	x4, sp, #0x10
  409028:	mov	x5, #0x2                   	// #2
  40902c:	bl	408bb0 <ferror@plt+0x7210>
  409030:	ldp	x29, x30, [sp], #96
  409034:	ret
  409038:	add	w4, w7, #0x8
  40903c:	cmp	w4, #0x0
  409040:	b.gt	408f54 <ferror@plt+0x75b4>
  409044:	ldr	x9, [x8, w7, sxtw]
  409048:	str	x9, [sp, #16]
  40904c:	cbz	x9, 409088 <ferror@plt+0x76e8>
  409050:	cbz	w4, 409200 <ferror@plt+0x7860>
  409054:	add	w9, w7, #0x10
  409058:	cmp	w9, #0x0
  40905c:	b.le	4090d8 <ferror@plt+0x7738>
  409060:	mov	x4, x5
  409064:	mov	x5, x6
  409068:	ldr	x5, [x5]
  40906c:	str	x5, [sp, #24]
  409070:	cbnz	x5, 408f74 <ferror@plt+0x75d4>
  409074:	add	x4, sp, #0x10
  409078:	mov	x5, #0x1                   	// #1
  40907c:	bl	408bb0 <ferror@plt+0x7210>
  409080:	ldp	x29, x30, [sp], #96
  409084:	ret
  409088:	add	x4, sp, #0x10
  40908c:	mov	x5, #0x0                   	// #0
  409090:	bl	408bb0 <ferror@plt+0x7210>
  409094:	ldp	x29, x30, [sp], #96
  409098:	ret
  40909c:	add	x4, sp, #0x10
  4090a0:	mov	x5, #0x3                   	// #3
  4090a4:	bl	408bb0 <ferror@plt+0x7210>
  4090a8:	ldp	x29, x30, [sp], #96
  4090ac:	ret
  4090b0:	mov	x5, #0x4                   	// #4
  4090b4:	b	409014 <ferror@plt+0x7674>
  4090b8:	mov	x5, #0x5                   	// #5
  4090bc:	b	409014 <ferror@plt+0x7674>
  4090c0:	mov	x5, #0x6                   	// #6
  4090c4:	b	409014 <ferror@plt+0x7674>
  4090c8:	mov	x5, #0x7                   	// #7
  4090cc:	b	409014 <ferror@plt+0x7674>
  4090d0:	mov	x5, #0x8                   	// #8
  4090d4:	b	409014 <ferror@plt+0x7674>
  4090d8:	ldr	x4, [x8, w4, sxtw]
  4090dc:	str	x4, [sp, #24]
  4090e0:	cbz	x4, 409074 <ferror@plt+0x76d4>
  4090e4:	cbz	w9, 409228 <ferror@plt+0x7888>
  4090e8:	add	w10, w7, #0x18
  4090ec:	mov	x4, x6
  4090f0:	cmp	w10, #0x0
  4090f4:	b.gt	408f7c <ferror@plt+0x75dc>
  4090f8:	ldr	x4, [x8, w9, sxtw]
  4090fc:	str	x4, [sp, #32]
  409100:	cbz	x4, 409024 <ferror@plt+0x7684>
  409104:	cbz	w10, 409220 <ferror@plt+0x7880>
  409108:	add	w4, w7, #0x20
  40910c:	cmp	w4, #0x0
  409110:	b.le	409124 <ferror@plt+0x7784>
  409114:	add	x4, x6, #0xf
  409118:	mov	x5, x6
  40911c:	and	x6, x4, #0xfffffffffffffff8
  409120:	b	408f90 <ferror@plt+0x75f0>
  409124:	ldr	x5, [x8, w10, sxtw]
  409128:	str	x5, [sp, #40]
  40912c:	cbz	x5, 40909c <ferror@plt+0x76fc>
  409130:	cbz	w4, 408f9c <ferror@plt+0x75fc>
  409134:	add	w5, w7, #0x28
  409138:	cmp	w5, #0x0
  40913c:	b.gt	408f9c <ferror@plt+0x75fc>
  409140:	ldr	x4, [x8, w4, sxtw]
  409144:	str	x4, [sp, #48]
  409148:	cbz	x4, 4090b0 <ferror@plt+0x7710>
  40914c:	cbz	w5, 409218 <ferror@plt+0x7878>
  409150:	add	w4, w7, #0x30
  409154:	cmp	w4, #0x0
  409158:	b.le	40916c <ferror@plt+0x77cc>
  40915c:	add	x5, x6, #0xf
  409160:	mov	x4, x6
  409164:	and	x6, x5, #0xfffffffffffffff8
  409168:	b	408fb8 <ferror@plt+0x7618>
  40916c:	ldr	x5, [x8, w5, sxtw]
  409170:	str	x5, [sp, #56]
  409174:	cbz	x5, 4090b8 <ferror@plt+0x7718>
  409178:	cbz	w4, 408fc4 <ferror@plt+0x7624>
  40917c:	add	w5, w7, #0x38
  409180:	cmp	w5, #0x0
  409184:	b.gt	408fc4 <ferror@plt+0x7624>
  409188:	ldr	x4, [x8, w4, sxtw]
  40918c:	str	x4, [sp, #64]
  409190:	cbz	x4, 4090c0 <ferror@plt+0x7720>
  409194:	cbz	w5, 409210 <ferror@plt+0x7870>
  409198:	add	w9, w7, #0x40
  40919c:	cmp	w9, #0x0
  4091a0:	b.le	4091b4 <ferror@plt+0x7814>
  4091a4:	add	x5, x6, #0xf
  4091a8:	mov	x4, x6
  4091ac:	and	x5, x5, #0xfffffffffffffff8
  4091b0:	b	408fe0 <ferror@plt+0x7640>
  4091b4:	ldr	x4, [x8, w5, sxtw]
  4091b8:	str	x4, [sp, #72]
  4091bc:	cbz	x4, 4090c8 <ferror@plt+0x7728>
  4091c0:	cbz	w9, 409208 <ferror@plt+0x7868>
  4091c4:	add	w4, w7, #0x48
  4091c8:	cmp	w4, #0x0
  4091cc:	b.le	4091e0 <ferror@plt+0x7840>
  4091d0:	add	x4, x6, #0xf
  4091d4:	mov	x5, x6
  4091d8:	and	x6, x4, #0xfffffffffffffff8
  4091dc:	b	408ff4 <ferror@plt+0x7654>
  4091e0:	ldr	x5, [x8, w9, sxtw]
  4091e4:	str	x5, [sp, #80]
  4091e8:	cbz	x5, 4090d0 <ferror@plt+0x7730>
  4091ec:	cbz	w4, 409000 <ferror@plt+0x7660>
  4091f0:	add	x8, x8, w4, sxtw
  4091f4:	cmn	w7, #0x4f
  4091f8:	csel	x6, x8, x6, lt  // lt = tstop
  4091fc:	b	409000 <ferror@plt+0x7660>
  409200:	mov	x5, x6
  409204:	b	408f60 <ferror@plt+0x75c0>
  409208:	mov	x5, x6
  40920c:	b	408fec <ferror@plt+0x764c>
  409210:	mov	x4, x6
  409214:	b	408fd8 <ferror@plt+0x7638>
  409218:	mov	x4, x6
  40921c:	b	408fb0 <ferror@plt+0x7610>
  409220:	mov	x5, x6
  409224:	b	408f88 <ferror@plt+0x75e8>
  409228:	mov	x4, x6
  40922c:	b	408f74 <ferror@plt+0x75d4>
  409230:	stp	x29, x30, [sp, #-288]!
  409234:	mov	w10, #0xffffffe0            	// #-32
  409238:	mov	w9, #0xffffff80            	// #-128
  40923c:	mov	x29, sp
  409240:	add	x11, sp, #0x100
  409244:	add	x12, sp, #0x120
  409248:	stp	x12, x12, [sp, #16]
  40924c:	str	x11, [sp, #32]
  409250:	stp	w10, w9, [sp, #40]
  409254:	str	x4, [sp, #48]
  409258:	str	q0, [sp, #128]
  40925c:	str	q1, [sp, #144]
  409260:	str	q2, [sp, #160]
  409264:	str	q3, [sp, #176]
  409268:	str	q4, [sp, #192]
  40926c:	str	q5, [sp, #208]
  409270:	str	q6, [sp, #224]
  409274:	str	q7, [sp, #240]
  409278:	stp	x4, x5, [sp, #256]
  40927c:	stp	x6, x7, [sp, #272]
  409280:	cbz	x4, 409370 <ferror@plt+0x79d0>
  409284:	str	x5, [sp, #56]
  409288:	cbz	x5, 409368 <ferror@plt+0x79c8>
  40928c:	str	x6, [sp, #64]
  409290:	mov	x5, #0x2                   	// #2
  409294:	cbz	x6, 409308 <ferror@plt+0x7968>
  409298:	str	x7, [sp, #72]
  40929c:	mov	x5, #0x3                   	// #3
  4092a0:	cbz	x7, 409308 <ferror@plt+0x7968>
  4092a4:	ldr	x4, [sp, #288]
  4092a8:	str	x4, [sp, #80]
  4092ac:	mov	x5, #0x4                   	// #4
  4092b0:	cbz	x4, 409308 <ferror@plt+0x7968>
  4092b4:	ldr	x5, [sp, #296]
  4092b8:	str	x5, [sp, #88]
  4092bc:	add	x4, sp, #0x130
  4092c0:	cbz	x5, 409318 <ferror@plt+0x7978>
  4092c4:	ldr	x5, [x4]
  4092c8:	str	x5, [sp, #96]
  4092cc:	add	x4, x4, #0x8
  4092d0:	cbz	x5, 40932c <ferror@plt+0x798c>
  4092d4:	ldr	x5, [x4]
  4092d8:	str	x5, [sp, #104]
  4092dc:	add	x4, x4, #0x8
  4092e0:	cbz	x5, 409340 <ferror@plt+0x79a0>
  4092e4:	ldr	x5, [x4]
  4092e8:	str	x5, [sp, #112]
  4092ec:	add	x4, x4, #0x8
  4092f0:	cbz	x5, 409354 <ferror@plt+0x79b4>
  4092f4:	ldr	x4, [x4]
  4092f8:	str	x4, [sp, #120]
  4092fc:	cmp	x4, #0x0
  409300:	cset	x5, ne  // ne = any
  409304:	add	x5, x5, #0x9
  409308:	add	x4, sp, #0x30
  40930c:	bl	408bb0 <ferror@plt+0x7210>
  409310:	ldp	x29, x30, [sp], #288
  409314:	ret
  409318:	add	x4, sp, #0x30
  40931c:	mov	x5, #0x5                   	// #5
  409320:	bl	408bb0 <ferror@plt+0x7210>
  409324:	ldp	x29, x30, [sp], #288
  409328:	ret
  40932c:	add	x4, sp, #0x30
  409330:	mov	x5, #0x6                   	// #6
  409334:	bl	408bb0 <ferror@plt+0x7210>
  409338:	ldp	x29, x30, [sp], #288
  40933c:	ret
  409340:	add	x4, sp, #0x30
  409344:	mov	x5, #0x7                   	// #7
  409348:	bl	408bb0 <ferror@plt+0x7210>
  40934c:	ldp	x29, x30, [sp], #288
  409350:	ret
  409354:	add	x4, sp, #0x30
  409358:	mov	x5, #0x8                   	// #8
  40935c:	bl	408bb0 <ferror@plt+0x7210>
  409360:	ldp	x29, x30, [sp], #288
  409364:	ret
  409368:	mov	x5, #0x1                   	// #1
  40936c:	b	409308 <ferror@plt+0x7968>
  409370:	mov	x5, #0x0                   	// #0
  409374:	b	409308 <ferror@plt+0x7968>
  409378:	stp	x29, x30, [sp, #-16]!
  40937c:	mov	w2, #0x5                   	// #5
  409380:	adrp	x1, 40c000 <ferror@plt+0xa660>
  409384:	mov	x29, sp
  409388:	add	x1, x1, #0x8f8
  40938c:	mov	x0, #0x0                   	// #0
  409390:	bl	401920 <dcgettext@plt>
  409394:	mov	x1, x0
  409398:	adrp	x2, 40c000 <ferror@plt+0xa660>
  40939c:	mov	w0, #0x1                   	// #1
  4093a0:	add	x2, x2, #0x910
  4093a4:	bl	401760 <__printf_chk@plt>
  4093a8:	mov	w2, #0x5                   	// #5
  4093ac:	adrp	x1, 40c000 <ferror@plt+0xa660>
  4093b0:	mov	x0, #0x0                   	// #0
  4093b4:	add	x1, x1, #0x928
  4093b8:	bl	401920 <dcgettext@plt>
  4093bc:	mov	x1, x0
  4093c0:	adrp	x3, 40b000 <ferror@plt+0x9660>
  4093c4:	add	x3, x3, #0x7d0
  4093c8:	adrp	x2, 40b000 <ferror@plt+0x9660>
  4093cc:	mov	w0, #0x1                   	// #1
  4093d0:	add	x2, x2, #0x7f8
  4093d4:	bl	401760 <__printf_chk@plt>
  4093d8:	mov	w2, #0x5                   	// #5
  4093dc:	adrp	x1, 40c000 <ferror@plt+0xa660>
  4093e0:	mov	x0, #0x0                   	// #0
  4093e4:	add	x1, x1, #0x940
  4093e8:	bl	401920 <dcgettext@plt>
  4093ec:	ldp	x29, x30, [sp], #16
  4093f0:	adrp	x1, 41f000 <ferror@plt+0x1d660>
  4093f4:	ldr	x1, [x1, #656]
  4093f8:	b	401930 <fputs_unlocked@plt>
  4093fc:	nop
  409400:	stp	x29, x30, [sp, #-32]!
  409404:	umulh	x2, x0, x1
  409408:	mov	x29, sp
  40940c:	str	x19, [sp, #16]
  409410:	mul	x19, x0, x1
  409414:	cmp	x2, #0x0
  409418:	cset	x0, ne  // ne = any
  40941c:	tbnz	x19, #63, 409444 <ferror@plt+0x7aa4>
  409420:	cbnz	x0, 409444 <ferror@plt+0x7aa4>
  409424:	mov	x0, x19
  409428:	bl	401710 <malloc@plt>
  40942c:	cmp	x0, #0x0
  409430:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409434:	b.ne	409444 <ferror@plt+0x7aa4>  // b.any
  409438:	ldr	x19, [sp, #16]
  40943c:	ldp	x29, x30, [sp], #32
  409440:	ret
  409444:	bl	409760 <ferror@plt+0x7dc0>
  409448:	stp	x29, x30, [sp, #-32]!
  40944c:	umulh	x4, x1, x2
  409450:	mov	x29, sp
  409454:	str	x19, [sp, #16]
  409458:	mul	x19, x1, x2
  40945c:	cmp	x4, #0x0
  409460:	cset	x1, ne  // ne = any
  409464:	tbnz	x19, #63, 4094ac <ferror@plt+0x7b0c>
  409468:	cbnz	x1, 4094ac <ferror@plt+0x7b0c>
  40946c:	cmp	x19, #0x0
  409470:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  409474:	b.ne	409498 <ferror@plt+0x7af8>  // b.any
  409478:	mov	x1, x19
  40947c:	bl	4017b0 <realloc@plt>
  409480:	cmp	x0, #0x0
  409484:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409488:	b.ne	4094ac <ferror@plt+0x7b0c>  // b.any
  40948c:	ldr	x19, [sp, #16]
  409490:	ldp	x29, x30, [sp], #32
  409494:	ret
  409498:	bl	4018c0 <free@plt>
  40949c:	mov	x0, #0x0                   	// #0
  4094a0:	ldr	x19, [sp, #16]
  4094a4:	ldp	x29, x30, [sp], #32
  4094a8:	ret
  4094ac:	bl	409760 <ferror@plt+0x7dc0>
  4094b0:	stp	x29, x30, [sp, #-32]!
  4094b4:	mov	x4, x0
  4094b8:	mov	x29, sp
  4094bc:	ldr	x3, [x1]
  4094c0:	str	x19, [sp, #16]
  4094c4:	cbz	x0, 409514 <ferror@plt+0x7b74>
  4094c8:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  4094cc:	movk	x5, #0x5554
  4094d0:	udiv	x5, x5, x2
  4094d4:	cmp	x5, x3
  4094d8:	b.ls	409560 <ferror@plt+0x7bc0>  // b.plast
  4094dc:	add	x19, x3, #0x1
  4094e0:	add	x19, x19, x3, lsr #1
  4094e4:	str	x19, [x1]
  4094e8:	mul	x19, x2, x19
  4094ec:	cbz	x19, 40954c <ferror@plt+0x7bac>
  4094f0:	mov	x0, x4
  4094f4:	mov	x1, x19
  4094f8:	bl	4017b0 <realloc@plt>
  4094fc:	cmp	x0, #0x0
  409500:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409504:	b.ne	409560 <ferror@plt+0x7bc0>  // b.any
  409508:	ldr	x19, [sp, #16]
  40950c:	ldp	x29, x30, [sp], #32
  409510:	ret
  409514:	cbz	x3, 409538 <ferror@plt+0x7b98>
  409518:	umulh	x0, x3, x2
  40951c:	mul	x19, x3, x2
  409520:	cmp	x0, #0x0
  409524:	cset	x0, ne  // ne = any
  409528:	tbnz	x19, #63, 409560 <ferror@plt+0x7bc0>
  40952c:	cbnz	x0, 409560 <ferror@plt+0x7bc0>
  409530:	str	x3, [x1]
  409534:	b	4094f0 <ferror@plt+0x7b50>
  409538:	mov	x3, #0x80                  	// #128
  40953c:	cmp	x2, x3
  409540:	udiv	x3, x3, x2
  409544:	cinc	x3, x3, hi  // hi = pmore
  409548:	b	409518 <ferror@plt+0x7b78>
  40954c:	bl	4018c0 <free@plt>
  409550:	mov	x0, #0x0                   	// #0
  409554:	ldr	x19, [sp, #16]
  409558:	ldp	x29, x30, [sp], #32
  40955c:	ret
  409560:	bl	409760 <ferror@plt+0x7dc0>
  409564:	nop
  409568:	stp	x29, x30, [sp, #-32]!
  40956c:	mov	x29, sp
  409570:	str	x19, [sp, #16]
  409574:	mov	x19, x0
  409578:	bl	401710 <malloc@plt>
  40957c:	cmp	x0, #0x0
  409580:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409584:	b.ne	409594 <ferror@plt+0x7bf4>  // b.any
  409588:	ldr	x19, [sp, #16]
  40958c:	ldp	x29, x30, [sp], #32
  409590:	ret
  409594:	bl	409760 <ferror@plt+0x7dc0>
  409598:	stp	x29, x30, [sp, #-32]!
  40959c:	mov	x29, sp
  4095a0:	str	x19, [sp, #16]
  4095a4:	mov	x19, x0
  4095a8:	bl	401710 <malloc@plt>
  4095ac:	cmp	x0, #0x0
  4095b0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4095b4:	b.ne	4095c4 <ferror@plt+0x7c24>  // b.any
  4095b8:	ldr	x19, [sp, #16]
  4095bc:	ldp	x29, x30, [sp], #32
  4095c0:	ret
  4095c4:	bl	409760 <ferror@plt+0x7dc0>
  4095c8:	stp	x29, x30, [sp, #-32]!
  4095cc:	cmp	x1, #0x0
  4095d0:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  4095d4:	mov	x29, sp
  4095d8:	b.ne	409600 <ferror@plt+0x7c60>  // b.any
  4095dc:	str	x19, [sp, #16]
  4095e0:	mov	x19, x1
  4095e4:	bl	4017b0 <realloc@plt>
  4095e8:	cmp	x0, #0x0
  4095ec:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4095f0:	b.ne	409610 <ferror@plt+0x7c70>  // b.any
  4095f4:	ldr	x19, [sp, #16]
  4095f8:	ldp	x29, x30, [sp], #32
  4095fc:	ret
  409600:	bl	4018c0 <free@plt>
  409604:	mov	x0, #0x0                   	// #0
  409608:	ldp	x29, x30, [sp], #32
  40960c:	ret
  409610:	bl	409760 <ferror@plt+0x7dc0>
  409614:	nop
  409618:	stp	x29, x30, [sp, #-16]!
  40961c:	mov	x2, x1
  409620:	mov	x29, sp
  409624:	ldr	x1, [x1]
  409628:	cbz	x0, 409658 <ferror@plt+0x7cb8>
  40962c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  409630:	movk	x3, #0x5553
  409634:	cmp	x1, x3
  409638:	b.hi	40966c <ferror@plt+0x7ccc>  // b.pmore
  40963c:	add	x3, x1, #0x1
  409640:	add	x1, x3, x1, lsr #1
  409644:	str	x1, [x2]
  409648:	bl	4017b0 <realloc@plt>
  40964c:	cbz	x0, 40966c <ferror@plt+0x7ccc>
  409650:	ldp	x29, x30, [sp], #16
  409654:	ret
  409658:	cmp	x1, #0x0
  40965c:	cbnz	x1, 409668 <ferror@plt+0x7cc8>
  409660:	mov	x1, #0x80                  	// #128
  409664:	b	409644 <ferror@plt+0x7ca4>
  409668:	b.ge	409644 <ferror@plt+0x7ca4>  // b.tcont
  40966c:	bl	409760 <ferror@plt+0x7dc0>
  409670:	stp	x29, x30, [sp, #-32]!
  409674:	mov	x1, #0x1                   	// #1
  409678:	mov	x29, sp
  40967c:	str	x19, [sp, #16]
  409680:	mov	x19, x0
  409684:	bl	4017a0 <calloc@plt>
  409688:	cmp	x0, #0x0
  40968c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409690:	b.ne	4096a0 <ferror@plt+0x7d00>  // b.any
  409694:	ldr	x19, [sp, #16]
  409698:	ldp	x29, x30, [sp], #32
  40969c:	ret
  4096a0:	bl	409760 <ferror@plt+0x7dc0>
  4096a4:	nop
  4096a8:	umulh	x4, x0, x1
  4096ac:	stp	x29, x30, [sp, #-16]!
  4096b0:	mul	x2, x0, x1
  4096b4:	cmp	x4, #0x0
  4096b8:	mov	x29, sp
  4096bc:	cset	x3, ne  // ne = any
  4096c0:	tbnz	x2, #63, 4096d8 <ferror@plt+0x7d38>
  4096c4:	cbnz	x3, 4096d8 <ferror@plt+0x7d38>
  4096c8:	bl	4017a0 <calloc@plt>
  4096cc:	cbz	x0, 4096d8 <ferror@plt+0x7d38>
  4096d0:	ldp	x29, x30, [sp], #16
  4096d4:	ret
  4096d8:	bl	409760 <ferror@plt+0x7dc0>
  4096dc:	nop
  4096e0:	stp	x29, x30, [sp, #-32]!
  4096e4:	mov	x29, sp
  4096e8:	stp	x19, x20, [sp, #16]
  4096ec:	mov	x19, x1
  4096f0:	mov	x20, x0
  4096f4:	mov	x0, x1
  4096f8:	bl	401710 <malloc@plt>
  4096fc:	cmp	x0, #0x0
  409700:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409704:	b.ne	40971c <ferror@plt+0x7d7c>  // b.any
  409708:	mov	x2, x19
  40970c:	mov	x1, x20
  409710:	ldp	x19, x20, [sp, #16]
  409714:	ldp	x29, x30, [sp], #32
  409718:	b	4015f0 <memcpy@plt>
  40971c:	bl	409760 <ferror@plt+0x7dc0>
  409720:	stp	x29, x30, [sp, #-32]!
  409724:	mov	x29, sp
  409728:	stp	x19, x20, [sp, #16]
  40972c:	mov	x20, x0
  409730:	bl	401620 <strlen@plt>
  409734:	add	x19, x0, #0x1
  409738:	mov	x0, x19
  40973c:	bl	401710 <malloc@plt>
  409740:	cbz	x0, 409758 <ferror@plt+0x7db8>
  409744:	mov	x2, x19
  409748:	mov	x1, x20
  40974c:	ldp	x19, x20, [sp, #16]
  409750:	ldp	x29, x30, [sp], #32
  409754:	b	4015f0 <memcpy@plt>
  409758:	bl	409760 <ferror@plt+0x7dc0>
  40975c:	nop
  409760:	stp	x29, x30, [sp, #-32]!
  409764:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  409768:	mov	w2, #0x5                   	// #5
  40976c:	mov	x29, sp
  409770:	str	x19, [sp, #16]
  409774:	adrp	x1, 40c000 <ferror@plt+0xa660>
  409778:	ldr	w19, [x0, #528]
  40977c:	add	x1, x1, #0x9c0
  409780:	mov	x0, #0x0                   	// #0
  409784:	bl	401920 <dcgettext@plt>
  409788:	adrp	x2, 40c000 <ferror@plt+0xa660>
  40978c:	mov	x3, x0
  409790:	add	x2, x2, #0x1a8
  409794:	mov	w0, w19
  409798:	mov	w1, #0x0                   	// #0
  40979c:	bl	401650 <error@plt>
  4097a0:	bl	4017e0 <abort@plt>
  4097a4:	nop
  4097a8:	stp	x29, x30, [sp, #-368]!
  4097ac:	mov	w9, #0xffffffc8            	// #-56
  4097b0:	mov	w8, #0xffffff80            	// #-128
  4097b4:	mov	x29, sp
  4097b8:	add	x10, sp, #0x130
  4097bc:	add	x11, sp, #0x170
  4097c0:	stp	x11, x11, [sp, #80]
  4097c4:	mov	x12, x0
  4097c8:	str	x10, [sp, #96]
  4097cc:	stp	w9, w8, [sp, #104]
  4097d0:	stp	x19, x20, [sp, #16]
  4097d4:	adrp	x20, 41f000 <ferror@plt+0x1d660>
  4097d8:	ldp	x10, x11, [sp, #80]
  4097dc:	stp	x10, x11, [sp, #48]
  4097e0:	ldp	x8, x9, [sp, #96]
  4097e4:	stp	x8, x9, [sp, #64]
  4097e8:	ldr	x0, [x20, #656]
  4097ec:	stp	x10, x11, [sp, #112]
  4097f0:	stp	x8, x9, [sp, #128]
  4097f4:	stp	x10, x11, [sp, #144]
  4097f8:	str	q0, [sp, #176]
  4097fc:	str	q1, [sp, #192]
  409800:	str	q2, [sp, #208]
  409804:	str	q3, [sp, #224]
  409808:	str	q4, [sp, #240]
  40980c:	str	q5, [sp, #256]
  409810:	str	q6, [sp, #272]
  409814:	str	q7, [sp, #288]
  409818:	stp	x1, x2, [sp, #312]
  40981c:	mov	x2, x12
  409820:	mov	w1, #0x1                   	// #1
  409824:	stp	x3, x4, [sp, #328]
  409828:	add	x3, sp, #0x30
  40982c:	stp	x5, x6, [sp, #344]
  409830:	stp	x8, x9, [sp, #160]
  409834:	str	x7, [sp, #360]
  409838:	bl	401780 <__vfprintf_chk@plt>
  40983c:	mov	w19, w0
  409840:	tbnz	w0, #31, 409854 <ferror@plt+0x7eb4>
  409844:	mov	w0, w19
  409848:	ldp	x19, x20, [sp, #16]
  40984c:	ldp	x29, x30, [sp], #368
  409850:	ret
  409854:	ldr	x0, [x20, #656]
  409858:	bl	4019a0 <ferror@plt>
  40985c:	cbnz	w0, 409844 <ferror@plt+0x7ea4>
  409860:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  409864:	str	x21, [sp, #32]
  409868:	ldr	w20, [x0, #528]
  40986c:	bl	401980 <__errno_location@plt>
  409870:	mov	x3, x0
  409874:	mov	w2, #0x5                   	// #5
  409878:	adrp	x1, 40c000 <ferror@plt+0xa660>
  40987c:	mov	x0, #0x0                   	// #0
  409880:	add	x1, x1, #0x9d8
  409884:	ldr	w21, [x3]
  409888:	bl	401920 <dcgettext@plt>
  40988c:	mov	x2, x0
  409890:	mov	w0, w20
  409894:	mov	w1, w21
  409898:	bl	401650 <error@plt>
  40989c:	ldr	x21, [sp, #32]
  4098a0:	b	409844 <ferror@plt+0x7ea4>
  4098a4:	nop
  4098a8:	stp	x29, x30, [sp, #-112]!
  4098ac:	mov	x2, x0
  4098b0:	mov	x29, sp
  4098b4:	stp	x19, x20, [sp, #16]
  4098b8:	adrp	x20, 41f000 <ferror@plt+0x1d660>
  4098bc:	add	x3, sp, #0x30
  4098c0:	ldp	x6, x7, [x1]
  4098c4:	stp	x6, x7, [sp, #80]
  4098c8:	ldp	x4, x5, [x1, #16]
  4098cc:	mov	w1, #0x1                   	// #1
  4098d0:	ldr	x0, [x20, #656]
  4098d4:	stp	x6, x7, [sp, #48]
  4098d8:	stp	x4, x5, [sp, #64]
  4098dc:	stp	x4, x5, [sp, #96]
  4098e0:	bl	401780 <__vfprintf_chk@plt>
  4098e4:	mov	w19, w0
  4098e8:	tbnz	w0, #31, 4098fc <ferror@plt+0x7f5c>
  4098ec:	mov	w0, w19
  4098f0:	ldp	x19, x20, [sp, #16]
  4098f4:	ldp	x29, x30, [sp], #112
  4098f8:	ret
  4098fc:	ldr	x0, [x20, #656]
  409900:	bl	4019a0 <ferror@plt>
  409904:	cbnz	w0, 4098ec <ferror@plt+0x7f4c>
  409908:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  40990c:	str	x21, [sp, #32]
  409910:	ldr	w20, [x0, #528]
  409914:	bl	401980 <__errno_location@plt>
  409918:	mov	x3, x0
  40991c:	mov	w2, #0x5                   	// #5
  409920:	adrp	x1, 40c000 <ferror@plt+0xa660>
  409924:	mov	x0, #0x0                   	// #0
  409928:	add	x1, x1, #0x9d8
  40992c:	ldr	w21, [x3]
  409930:	bl	401920 <dcgettext@plt>
  409934:	mov	x2, x0
  409938:	mov	w0, w20
  40993c:	mov	w1, w21
  409940:	bl	401650 <error@plt>
  409944:	ldr	x21, [sp, #32]
  409948:	b	4098ec <ferror@plt+0x7f4c>
  40994c:	nop
  409950:	stp	x29, x30, [sp, #-352]!
  409954:	mov	w9, #0xffffffd0            	// #-48
  409958:	mov	w8, #0xffffff80            	// #-128
  40995c:	mov	x29, sp
  409960:	add	x10, sp, #0x130
  409964:	add	x11, sp, #0x160
  409968:	stp	x11, x11, [sp, #80]
  40996c:	mov	x12, x1
  409970:	mov	w1, #0x1                   	// #1
  409974:	str	x10, [sp, #96]
  409978:	stp	w9, w8, [sp, #104]
  40997c:	ldp	x10, x11, [sp, #80]
  409980:	stp	x19, x20, [sp, #16]
  409984:	mov	x20, x0
  409988:	ldp	x8, x9, [sp, #96]
  40998c:	stp	x10, x11, [sp, #48]
  409990:	stp	x8, x9, [sp, #64]
  409994:	stp	x10, x11, [sp, #112]
  409998:	stp	x8, x9, [sp, #128]
  40999c:	stp	x10, x11, [sp, #144]
  4099a0:	stp	x8, x9, [sp, #160]
  4099a4:	str	q0, [sp, #176]
  4099a8:	str	q1, [sp, #192]
  4099ac:	str	q2, [sp, #208]
  4099b0:	str	q3, [sp, #224]
  4099b4:	str	q4, [sp, #240]
  4099b8:	str	q5, [sp, #256]
  4099bc:	str	q6, [sp, #272]
  4099c0:	str	q7, [sp, #288]
  4099c4:	stp	x2, x3, [sp, #304]
  4099c8:	mov	x2, x12
  4099cc:	add	x3, sp, #0x30
  4099d0:	stp	x4, x5, [sp, #320]
  4099d4:	stp	x6, x7, [sp, #336]
  4099d8:	bl	401780 <__vfprintf_chk@plt>
  4099dc:	mov	w19, w0
  4099e0:	tbnz	w0, #31, 4099f4 <ferror@plt+0x8054>
  4099e4:	mov	w0, w19
  4099e8:	ldp	x19, x20, [sp, #16]
  4099ec:	ldp	x29, x30, [sp], #352
  4099f0:	ret
  4099f4:	mov	x0, x20
  4099f8:	bl	4019a0 <ferror@plt>
  4099fc:	cbnz	w0, 4099e4 <ferror@plt+0x8044>
  409a00:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  409a04:	str	x21, [sp, #32]
  409a08:	ldr	w20, [x0, #528]
  409a0c:	bl	401980 <__errno_location@plt>
  409a10:	mov	x3, x0
  409a14:	mov	w2, #0x5                   	// #5
  409a18:	adrp	x1, 40c000 <ferror@plt+0xa660>
  409a1c:	mov	x0, #0x0                   	// #0
  409a20:	add	x1, x1, #0x9d8
  409a24:	ldr	w21, [x3]
  409a28:	bl	401920 <dcgettext@plt>
  409a2c:	mov	x2, x0
  409a30:	mov	w0, w20
  409a34:	mov	w1, w21
  409a38:	bl	401650 <error@plt>
  409a3c:	ldr	x21, [sp, #32]
  409a40:	b	4099e4 <ferror@plt+0x8044>
  409a44:	nop
  409a48:	mov	x4, x2
  409a4c:	stp	x29, x30, [sp, #-112]!
  409a50:	mov	x2, x1
  409a54:	mov	x29, sp
  409a58:	ldp	x6, x7, [x4]
  409a5c:	stp	x6, x7, [sp, #48]
  409a60:	add	x3, sp, #0x30
  409a64:	ldp	x4, x5, [x4, #16]
  409a68:	mov	w1, #0x1                   	// #1
  409a6c:	stp	x19, x20, [sp, #16]
  409a70:	mov	x20, x0
  409a74:	stp	x4, x5, [sp, #64]
  409a78:	stp	x6, x7, [sp, #80]
  409a7c:	stp	x4, x5, [sp, #96]
  409a80:	bl	401780 <__vfprintf_chk@plt>
  409a84:	mov	w19, w0
  409a88:	tbnz	w0, #31, 409a9c <ferror@plt+0x80fc>
  409a8c:	mov	w0, w19
  409a90:	ldp	x19, x20, [sp, #16]
  409a94:	ldp	x29, x30, [sp], #112
  409a98:	ret
  409a9c:	mov	x0, x20
  409aa0:	bl	4019a0 <ferror@plt>
  409aa4:	cbnz	w0, 409a8c <ferror@plt+0x80ec>
  409aa8:	adrp	x0, 41f000 <ferror@plt+0x1d660>
  409aac:	str	x21, [sp, #32]
  409ab0:	ldr	w20, [x0, #528]
  409ab4:	bl	401980 <__errno_location@plt>
  409ab8:	mov	x3, x0
  409abc:	mov	w2, #0x5                   	// #5
  409ac0:	adrp	x1, 40c000 <ferror@plt+0xa660>
  409ac4:	mov	x0, #0x0                   	// #0
  409ac8:	add	x1, x1, #0x9d8
  409acc:	ldr	w21, [x3]
  409ad0:	bl	401920 <dcgettext@plt>
  409ad4:	mov	x2, x0
  409ad8:	mov	w0, w20
  409adc:	mov	w1, w21
  409ae0:	bl	401650 <error@plt>
  409ae4:	ldr	x21, [sp, #32]
  409ae8:	b	409a8c <ferror@plt+0x80ec>
  409aec:	nop
  409af0:	stp	x29, x30, [sp, #-64]!
  409af4:	adrp	x5, 41f000 <ferror@plt+0x1d660>
  409af8:	sub	w0, w0, #0x1
  409afc:	mov	x29, sp
  409b00:	stp	x21, x22, [sp, #32]
  409b04:	cmp	w0, #0x3
  409b08:	ldr	w21, [x5, #528]
  409b0c:	stp	x19, x20, [sp, #16]
  409b10:	b.hi	409b68 <ferror@plt+0x81c8>  // b.pmore
  409b14:	mov	w6, w1
  409b18:	adrp	x1, 40c000 <ferror@plt+0xa660>
  409b1c:	add	x1, x1, #0xa68
  409b20:	mov	x20, x4
  409b24:	sxtw	x4, w6
  409b28:	ldr	x1, [x1, w0, uxtw #3]
  409b2c:	tbnz	w6, #31, 409b6c <ferror@plt+0x81cc>
  409b30:	lsl	x4, x4, #5
  409b34:	adrp	x19, 40c000 <ferror@plt+0xa660>
  409b38:	add	x19, x19, #0x9f8
  409b3c:	ldr	x22, [x3, x4]
  409b40:	mov	w2, #0x5                   	// #5
  409b44:	mov	x0, #0x0                   	// #0
  409b48:	bl	401920 <dcgettext@plt>
  409b4c:	mov	x5, x20
  409b50:	mov	x2, x0
  409b54:	mov	x4, x22
  409b58:	mov	x3, x19
  409b5c:	mov	w0, w21
  409b60:	mov	w1, #0x0                   	// #0
  409b64:	bl	401650 <error@plt>
  409b68:	bl	4017e0 <abort@plt>
  409b6c:	adrp	x19, 40c000 <ferror@plt+0xa660>
  409b70:	add	x19, x19, #0x9f8
  409b74:	and	w2, w2, #0xff
  409b78:	sub	x19, x19, x4
  409b7c:	add	x22, sp, #0x38
  409b80:	strb	w2, [sp, #56]
  409b84:	strb	wzr, [sp, #57]
  409b88:	b	409b40 <ferror@plt+0x81a0>
  409b8c:	nop
  409b90:	stp	x29, x30, [sp, #-112]!
  409b94:	cmp	w2, #0x24
  409b98:	mov	x29, sp
  409b9c:	stp	x19, x20, [sp, #16]
  409ba0:	stp	x21, x22, [sp, #32]
  409ba4:	stp	x23, x24, [sp, #48]
  409ba8:	stp	x25, x26, [sp, #64]
  409bac:	b.hi	40a024 <ferror@plt+0x8684>  // b.pmore
  409bb0:	cmp	x1, #0x0
  409bb4:	mov	x19, x0
  409bb8:	add	x0, sp, #0x68
  409bbc:	mov	w24, w2
  409bc0:	mov	x21, x3
  409bc4:	mov	x20, x4
  409bc8:	csel	x23, x0, x1, eq  // eq = none
  409bcc:	bl	401980 <__errno_location@plt>
  409bd0:	str	wzr, [x0]
  409bd4:	mov	x22, x0
  409bd8:	bl	401880 <__ctype_b_loc@plt>
  409bdc:	ldrb	w5, [x19]
  409be0:	ldr	x6, [x0]
  409be4:	ubfiz	x0, x5, #1, #8
  409be8:	ldrh	w0, [x6, x0]
  409bec:	tbz	w0, #13, 409c08 <ferror@plt+0x8268>
  409bf0:	mov	x3, x19
  409bf4:	nop
  409bf8:	ldrb	w5, [x3, #1]!
  409bfc:	ubfiz	x4, x5, #1, #8
  409c00:	ldrh	w4, [x6, x4]
  409c04:	tbnz	w4, #13, 409bf8 <ferror@plt+0x8258>
  409c08:	cmp	w5, #0x2d
  409c0c:	b.eq	409c88 <ferror@plt+0x82e8>  // b.none
  409c10:	mov	w2, w24
  409c14:	mov	x1, x23
  409c18:	mov	x0, x19
  409c1c:	mov	w3, #0x0                   	// #0
  409c20:	bl	401790 <__strtoul_internal@plt>
  409c24:	mov	x24, x0
  409c28:	ldr	x25, [x23]
  409c2c:	cmp	x25, x19
  409c30:	b.eq	409c7c <ferror@plt+0x82dc>  // b.none
  409c34:	ldr	w0, [x22]
  409c38:	cbz	w0, 409c74 <ferror@plt+0x82d4>
  409c3c:	cmp	w0, #0x22
  409c40:	mov	w26, #0x1                   	// #1
  409c44:	b.ne	409c88 <ferror@plt+0x82e8>  // b.any
  409c48:	cbz	x20, 409c54 <ferror@plt+0x82b4>
  409c4c:	ldrb	w22, [x25]
  409c50:	cbnz	w22, 409d4c <ferror@plt+0x83ac>
  409c54:	str	x24, [x21]
  409c58:	mov	w0, w26
  409c5c:	ldp	x19, x20, [sp, #16]
  409c60:	ldp	x21, x22, [sp, #32]
  409c64:	ldp	x23, x24, [sp, #48]
  409c68:	ldp	x25, x26, [sp, #64]
  409c6c:	ldp	x29, x30, [sp], #112
  409c70:	ret
  409c74:	mov	w26, #0x0                   	// #0
  409c78:	b	409c48 <ferror@plt+0x82a8>
  409c7c:	cbz	x20, 409c88 <ferror@plt+0x82e8>
  409c80:	ldrb	w22, [x19]
  409c84:	cbnz	w22, 409ca8 <ferror@plt+0x8308>
  409c88:	mov	w26, #0x4                   	// #4
  409c8c:	mov	w0, w26
  409c90:	ldp	x19, x20, [sp, #16]
  409c94:	ldp	x21, x22, [sp, #32]
  409c98:	ldp	x23, x24, [sp, #48]
  409c9c:	ldp	x25, x26, [sp, #64]
  409ca0:	ldp	x29, x30, [sp], #112
  409ca4:	ret
  409ca8:	mov	w1, w22
  409cac:	mov	x0, x20
  409cb0:	mov	w26, #0x0                   	// #0
  409cb4:	mov	x24, #0x1                   	// #1
  409cb8:	bl	4018e0 <strchr@plt>
  409cbc:	cbz	x0, 409c88 <ferror@plt+0x82e8>
  409cc0:	sub	w2, w22, #0x45
  409cc4:	and	w2, w2, #0xff
  409cc8:	cmp	w2, #0x2f
  409ccc:	b.hi	409d64 <ferror@plt+0x83c4>  // b.pmore
  409cd0:	mov	x6, #0x8945                	// #35141
  409cd4:	mov	x5, #0x1                   	// #1
  409cd8:	movk	x6, #0x30, lsl #16
  409cdc:	lsl	x2, x5, x2
  409ce0:	movk	x6, #0x8144, lsl #32
  409ce4:	mov	x19, #0x400                 	// #1024
  409ce8:	tst	x2, x6
  409cec:	b.ne	409ea8 <ferror@plt+0x8508>  // b.any
  409cf0:	cmp	w22, #0x5a
  409cf4:	b.eq	409dac <ferror@plt+0x840c>  // b.none
  409cf8:	b.hi	409dc8 <ferror@plt+0x8428>  // b.pmore
  409cfc:	cmp	w22, #0x4d
  409d00:	b.eq	409e88 <ferror@plt+0x84e8>  // b.none
  409d04:	b.hi	409d90 <ferror@plt+0x83f0>  // b.pmore
  409d08:	cmp	w22, #0x45
  409d0c:	b.eq	409fec <ferror@plt+0x864c>  // b.none
  409d10:	b.ls	409d70 <ferror@plt+0x83d0>  // b.plast
  409d14:	cmp	w22, #0x47
  409d18:	b.eq	409de4 <ferror@plt+0x8444>  // b.none
  409d1c:	cmp	w22, #0x4b
  409d20:	b.ne	409d5c <ferror@plt+0x83bc>  // b.any
  409d24:	umulh	x0, x24, x19
  409d28:	cbnz	x0, 409e9c <ferror@plt+0x84fc>
  409d2c:	mul	x24, x24, x19
  409d30:	add	x0, x25, x5
  409d34:	str	x0, [x23]
  409d38:	orr	w0, w26, #0x2
  409d3c:	ldrb	w1, [x25, x5]
  409d40:	cmp	w1, #0x0
  409d44:	csel	w26, w0, w26, ne  // ne = any
  409d48:	b	409c54 <ferror@plt+0x82b4>
  409d4c:	mov	w1, w22
  409d50:	mov	x0, x20
  409d54:	bl	4018e0 <strchr@plt>
  409d58:	cbnz	x0, 409cc0 <ferror@plt+0x8320>
  409d5c:	orr	w26, w26, #0x2
  409d60:	b	409c54 <ferror@plt+0x82b4>
  409d64:	mov	x19, #0x400                 	// #1024
  409d68:	mov	x5, #0x1                   	// #1
  409d6c:	b	409cf0 <ferror@plt+0x8350>
  409d70:	cmp	w22, #0x42
  409d74:	b.ne	409d5c <ferror@plt+0x83bc>  // b.any
  409d78:	lsr	x0, x24, #54
  409d7c:	lsl	x24, x24, #10
  409d80:	cmp	x0, #0x0
  409d84:	csinc	w26, w26, wzr, eq  // eq = none
  409d88:	csinv	x24, x24, xzr, eq  // eq = none
  409d8c:	b	409d30 <ferror@plt+0x8390>
  409d90:	cmp	w22, #0x54
  409d94:	b.eq	409e70 <ferror@plt+0x84d0>  // b.none
  409d98:	cmp	w22, #0x59
  409d9c:	b.ne	409e5c <ferror@plt+0x84bc>  // b.any
  409da0:	umulh	x0, x24, x19
  409da4:	cbnz	x0, 409ff4 <ferror@plt+0x8654>
  409da8:	mul	x24, x19, x24
  409dac:	umulh	x0, x24, x19
  409db0:	cbnz	x0, 409ff4 <ferror@plt+0x8654>
  409db4:	mul	x24, x19, x24
  409db8:	umulh	x0, x24, x19
  409dbc:	cbnz	x0, 409ff4 <ferror@plt+0x8654>
  409dc0:	mul	x24, x19, x24
  409dc4:	b	409e64 <ferror@plt+0x84c4>
  409dc8:	cmp	w22, #0x6b
  409dcc:	b.eq	409d24 <ferror@plt+0x8384>  // b.none
  409dd0:	b.hi	409e34 <ferror@plt+0x8494>  // b.pmore
  409dd4:	cmp	w22, #0x63
  409dd8:	b.eq	409d30 <ferror@plt+0x8390>  // b.none
  409ddc:	cmp	w22, #0x67
  409de0:	b.ne	409e14 <ferror@plt+0x8474>  // b.any
  409de4:	umulh	x0, x24, x19
  409de8:	cbnz	x0, 409ff4 <ferror@plt+0x8654>
  409dec:	mul	x24, x24, x19
  409df0:	umulh	x0, x24, x19
  409df4:	cbnz	x0, 409ff4 <ferror@plt+0x8654>
  409df8:	mul	x24, x24, x19
  409dfc:	umulh	x0, x24, x19
  409e00:	cbnz	x0, 409ff4 <ferror@plt+0x8654>
  409e04:	mov	w0, #0x0                   	// #0
  409e08:	mul	x24, x24, x19
  409e0c:	orr	w26, w26, w0
  409e10:	b	409d30 <ferror@plt+0x8390>
  409e14:	cmp	w22, #0x62
  409e18:	b.ne	409d5c <ferror@plt+0x83bc>  // b.any
  409e1c:	lsr	x0, x24, #55
  409e20:	lsl	x24, x24, #9
  409e24:	cmp	x0, #0x0
  409e28:	csinc	w26, w26, wzr, eq  // eq = none
  409e2c:	csinv	x24, x24, xzr, eq  // eq = none
  409e30:	b	409d30 <ferror@plt+0x8390>
  409e34:	cmp	w22, #0x74
  409e38:	b.eq	409e70 <ferror@plt+0x84d0>  // b.none
  409e3c:	cmp	w22, #0x77
  409e40:	b.ne	409e80 <ferror@plt+0x84e0>  // b.any
  409e44:	lsr	x0, x24, #63
  409e48:	lsl	x24, x24, #1
  409e4c:	cmp	x0, #0x0
  409e50:	csinc	w26, w26, wzr, eq  // eq = none
  409e54:	csinv	x24, x24, xzr, eq  // eq = none
  409e58:	b	409d30 <ferror@plt+0x8390>
  409e5c:	cmp	w22, #0x50
  409e60:	b.ne	409d5c <ferror@plt+0x83bc>  // b.any
  409e64:	umulh	x0, x24, x19
  409e68:	cbnz	x0, 409ff4 <ferror@plt+0x8654>
  409e6c:	mul	x24, x24, x19
  409e70:	umulh	x0, x24, x19
  409e74:	cbnz	x0, 409ff4 <ferror@plt+0x8654>
  409e78:	mul	x24, x24, x19
  409e7c:	b	409de4 <ferror@plt+0x8444>
  409e80:	cmp	w22, #0x6d
  409e84:	b.ne	409d5c <ferror@plt+0x83bc>  // b.any
  409e88:	umulh	x0, x24, x19
  409e8c:	cbnz	x0, 409e9c <ferror@plt+0x84fc>
  409e90:	mul	x24, x19, x24
  409e94:	umulh	x0, x24, x19
  409e98:	cbz	x0, 409d2c <ferror@plt+0x838c>
  409e9c:	mov	w26, #0x1                   	// #1
  409ea0:	mov	x24, #0xffffffffffffffff    	// #-1
  409ea4:	b	409d30 <ferror@plt+0x8390>
  409ea8:	mov	x0, x20
  409eac:	mov	w1, #0x30                  	// #48
  409eb0:	str	x5, [sp, #88]
  409eb4:	bl	4018e0 <strchr@plt>
  409eb8:	ldr	x5, [sp, #88]
  409ebc:	cbz	x0, 409cf0 <ferror@plt+0x8350>
  409ec0:	ldrb	w0, [x25, #1]
  409ec4:	cmp	w0, #0x44
  409ec8:	b.eq	409f30 <ferror@plt+0x8590>  // b.none
  409ecc:	cmp	w0, #0x69
  409ed0:	b.eq	409f1c <ferror@plt+0x857c>  // b.none
  409ed4:	cmp	w0, #0x42
  409ed8:	b.eq	409f30 <ferror@plt+0x8590>  // b.none
  409edc:	cmp	w22, #0x5a
  409ee0:	b.eq	409dac <ferror@plt+0x840c>  // b.none
  409ee4:	b.hi	409f6c <ferror@plt+0x85cc>  // b.pmore
  409ee8:	cmp	w22, #0x4d
  409eec:	b.eq	409e88 <ferror@plt+0x84e8>  // b.none
  409ef0:	b.hi	409f50 <ferror@plt+0x85b0>  // b.pmore
  409ef4:	cmp	w22, #0x45
  409ef8:	b.eq	409fe4 <ferror@plt+0x8644>  // b.none
  409efc:	b.ls	409f3c <ferror@plt+0x859c>  // b.plast
  409f00:	cmp	w22, #0x47
  409f04:	b.eq	40a004 <ferror@plt+0x8664>  // b.none
  409f08:	cmp	w22, #0x4b
  409f0c:	b.ne	409d5c <ferror@plt+0x83bc>  // b.any
  409f10:	mov	x5, #0x1                   	// #1
  409f14:	mov	x19, #0x400                 	// #1024
  409f18:	b	409d24 <ferror@plt+0x8384>
  409f1c:	ldrb	w1, [x25, #2]
  409f20:	mov	x0, #0x3                   	// #3
  409f24:	cmp	w1, #0x42
  409f28:	csel	x5, x5, x0, ne  // ne = any
  409f2c:	b	409cf0 <ferror@plt+0x8350>
  409f30:	mov	x19, #0x3e8                 	// #1000
  409f34:	mov	x5, #0x2                   	// #2
  409f38:	b	409cf0 <ferror@plt+0x8350>
  409f3c:	cmp	w22, #0x42
  409f40:	mov	x5, #0x1                   	// #1
  409f44:	b.eq	409d78 <ferror@plt+0x83d8>  // b.none
  409f48:	orr	w26, w26, #0x2
  409f4c:	b	409c54 <ferror@plt+0x82b4>
  409f50:	cmp	w22, #0x54
  409f54:	b.eq	40a018 <ferror@plt+0x8678>  // b.none
  409f58:	cmp	w22, #0x59
  409f5c:	b.ne	409f98 <ferror@plt+0x85f8>  // b.any
  409f60:	mov	x5, #0x1                   	// #1
  409f64:	mov	x19, #0x400                 	// #1024
  409f68:	b	409da0 <ferror@plt+0x8400>
  409f6c:	cmp	w22, #0x67
  409f70:	b.eq	409de4 <ferror@plt+0x8444>  // b.none
  409f74:	b.ls	409fc8 <ferror@plt+0x8628>  // b.plast
  409f78:	cmp	w22, #0x74
  409f7c:	b.eq	40a018 <ferror@plt+0x8678>  // b.none
  409f80:	b.ls	409fac <ferror@plt+0x860c>  // b.plast
  409f84:	cmp	w22, #0x77
  409f88:	mov	x5, #0x1                   	// #1
  409f8c:	b.eq	409e44 <ferror@plt+0x84a4>  // b.none
  409f90:	orr	w26, w26, #0x2
  409f94:	b	409c54 <ferror@plt+0x82b4>
  409f98:	cmp	w22, #0x50
  409f9c:	b.ne	409d5c <ferror@plt+0x83bc>  // b.any
  409fa0:	mov	x5, #0x1                   	// #1
  409fa4:	mov	x19, #0x400                 	// #1024
  409fa8:	b	409e64 <ferror@plt+0x84c4>
  409fac:	cmp	w22, #0x6b
  409fb0:	b.eq	409f10 <ferror@plt+0x8570>  // b.none
  409fb4:	cmp	w22, #0x6d
  409fb8:	b.ne	409d5c <ferror@plt+0x83bc>  // b.any
  409fbc:	mov	x5, #0x1                   	// #1
  409fc0:	mov	x19, #0x400                 	// #1024
  409fc4:	b	409e88 <ferror@plt+0x84e8>
  409fc8:	cmp	w22, #0x62
  409fcc:	b.eq	40a010 <ferror@plt+0x8670>  // b.none
  409fd0:	cmp	w22, #0x63
  409fd4:	mov	x5, #0x1                   	// #1
  409fd8:	b.eq	409d30 <ferror@plt+0x8390>  // b.none
  409fdc:	orr	w26, w26, #0x2
  409fe0:	b	409c54 <ferror@plt+0x82b4>
  409fe4:	mov	x5, #0x1                   	// #1
  409fe8:	mov	x19, #0x400                 	// #1024
  409fec:	umulh	x0, x24, x19
  409ff0:	cbz	x0, 409dc0 <ferror@plt+0x8420>
  409ff4:	mov	w0, #0x1                   	// #1
  409ff8:	mov	x24, #0xffffffffffffffff    	// #-1
  409ffc:	orr	w26, w26, w0
  40a000:	b	409d30 <ferror@plt+0x8390>
  40a004:	mov	x5, #0x1                   	// #1
  40a008:	mov	x19, #0x400                 	// #1024
  40a00c:	b	409de4 <ferror@plt+0x8444>
  40a010:	mov	x5, #0x1                   	// #1
  40a014:	b	409e1c <ferror@plt+0x847c>
  40a018:	mov	x5, #0x1                   	// #1
  40a01c:	mov	x19, #0x400                 	// #1024
  40a020:	b	409e70 <ferror@plt+0x84d0>
  40a024:	adrp	x3, 40c000 <ferror@plt+0xa660>
  40a028:	adrp	x1, 40c000 <ferror@plt+0xa660>
  40a02c:	adrp	x0, 40c000 <ferror@plt+0xa660>
  40a030:	add	x3, x3, #0xac0
  40a034:	add	x1, x1, #0xa88
  40a038:	add	x0, x0, #0xa98
  40a03c:	mov	w2, #0x54                  	// #84
  40a040:	bl	401970 <__assert_fail@plt>
  40a044:	nop
  40a048:	stp	x29, x30, [sp, #-32]!
  40a04c:	mov	x29, sp
  40a050:	stp	x19, x20, [sp, #16]
  40a054:	mov	x19, x0
  40a058:	bl	4016c0 <fileno@plt>
  40a05c:	tbnz	w0, #31, 40a0b8 <ferror@plt+0x8718>
  40a060:	mov	x0, x19
  40a064:	bl	401940 <__freading@plt>
  40a068:	cbnz	w0, 40a09c <ferror@plt+0x86fc>
  40a06c:	mov	x0, x19
  40a070:	bl	40a0d8 <ferror@plt+0x8738>
  40a074:	cbz	w0, 40a0b8 <ferror@plt+0x8718>
  40a078:	bl	401980 <__errno_location@plt>
  40a07c:	mov	x20, x0
  40a080:	mov	x0, x19
  40a084:	ldr	w19, [x20]
  40a088:	bl	4016e0 <fclose@plt>
  40a08c:	cbnz	w19, 40a0c8 <ferror@plt+0x8728>
  40a090:	ldp	x19, x20, [sp, #16]
  40a094:	ldp	x29, x30, [sp], #32
  40a098:	ret
  40a09c:	mov	x0, x19
  40a0a0:	bl	4016c0 <fileno@plt>
  40a0a4:	mov	w2, #0x1                   	// #1
  40a0a8:	mov	x1, #0x0                   	// #0
  40a0ac:	bl	401690 <lseek@plt>
  40a0b0:	cmn	x0, #0x1
  40a0b4:	b.ne	40a06c <ferror@plt+0x86cc>  // b.any
  40a0b8:	mov	x0, x19
  40a0bc:	ldp	x19, x20, [sp, #16]
  40a0c0:	ldp	x29, x30, [sp], #32
  40a0c4:	b	4016e0 <fclose@plt>
  40a0c8:	mov	w0, #0xffffffff            	// #-1
  40a0cc:	str	w19, [x20]
  40a0d0:	b	40a090 <ferror@plt+0x86f0>
  40a0d4:	nop
  40a0d8:	stp	x29, x30, [sp, #-32]!
  40a0dc:	mov	x29, sp
  40a0e0:	str	x19, [sp, #16]
  40a0e4:	mov	x19, x0
  40a0e8:	cbz	x0, 40a0fc <ferror@plt+0x875c>
  40a0ec:	bl	401940 <__freading@plt>
  40a0f0:	cbz	w0, 40a0fc <ferror@plt+0x875c>
  40a0f4:	ldr	w0, [x19]
  40a0f8:	tbnz	w0, #8, 40a10c <ferror@plt+0x876c>
  40a0fc:	mov	x0, x19
  40a100:	ldr	x19, [sp, #16]
  40a104:	ldp	x29, x30, [sp], #32
  40a108:	b	401900 <fflush@plt>
  40a10c:	mov	x0, x19
  40a110:	mov	w2, #0x1                   	// #1
  40a114:	mov	x1, #0x0                   	// #0
  40a118:	bl	40a130 <ferror@plt+0x8790>
  40a11c:	mov	x0, x19
  40a120:	ldr	x19, [sp, #16]
  40a124:	ldp	x29, x30, [sp], #32
  40a128:	b	401900 <fflush@plt>
  40a12c:	nop
  40a130:	stp	x29, x30, [sp, #-48]!
  40a134:	mov	x29, sp
  40a138:	ldp	x3, x4, [x0, #8]
  40a13c:	str	x19, [sp, #16]
  40a140:	mov	x19, x0
  40a144:	cmp	x4, x3
  40a148:	b.eq	40a15c <ferror@plt+0x87bc>  // b.none
  40a14c:	mov	x0, x19
  40a150:	ldr	x19, [sp, #16]
  40a154:	ldp	x29, x30, [sp], #48
  40a158:	b	401890 <fseeko@plt>
  40a15c:	ldp	x3, x4, [x0, #32]
  40a160:	cmp	x4, x3
  40a164:	b.ne	40a14c <ferror@plt+0x87ac>  // b.any
  40a168:	ldr	x3, [x0, #72]
  40a16c:	cbnz	x3, 40a14c <ferror@plt+0x87ac>
  40a170:	str	x1, [sp, #32]
  40a174:	str	w2, [sp, #44]
  40a178:	bl	4016c0 <fileno@plt>
  40a17c:	ldr	w2, [sp, #44]
  40a180:	ldr	x1, [sp, #32]
  40a184:	bl	401690 <lseek@plt>
  40a188:	mov	x1, x0
  40a18c:	cmn	x0, #0x1
  40a190:	b.eq	40a1a8 <ferror@plt+0x8808>  // b.none
  40a194:	ldr	w2, [x19]
  40a198:	mov	w0, #0x0                   	// #0
  40a19c:	str	x1, [x19, #144]
  40a1a0:	and	w1, w2, #0xffffffef
  40a1a4:	str	w1, [x19]
  40a1a8:	ldr	x19, [sp, #16]
  40a1ac:	ldp	x29, x30, [sp], #48
  40a1b0:	ret
  40a1b4:	nop
  40a1b8:	stp	x29, x30, [sp, #-64]!
  40a1bc:	cmp	x0, #0x0
  40a1c0:	add	x4, sp, #0x3c
  40a1c4:	mov	x29, sp
  40a1c8:	stp	x19, x20, [sp, #16]
  40a1cc:	csel	x19, x4, x0, eq  // eq = none
  40a1d0:	mov	x20, x2
  40a1d4:	mov	x0, x19
  40a1d8:	str	x21, [sp, #32]
  40a1dc:	mov	x21, x1
  40a1e0:	bl	4015e0 <mbrtowc@plt>
  40a1e4:	cmp	x20, #0x0
  40a1e8:	mov	x20, x0
  40a1ec:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40a1f0:	b.hi	40a208 <ferror@plt+0x8868>  // b.pmore
  40a1f4:	mov	x0, x20
  40a1f8:	ldp	x19, x20, [sp, #16]
  40a1fc:	ldr	x21, [sp, #32]
  40a200:	ldp	x29, x30, [sp], #64
  40a204:	ret
  40a208:	mov	w0, #0x0                   	// #0
  40a20c:	bl	40a2a8 <ferror@plt+0x8908>
  40a210:	tst	w0, #0xff
  40a214:	b.ne	40a1f4 <ferror@plt+0x8854>  // b.any
  40a218:	ldrb	w0, [x21]
  40a21c:	mov	x20, #0x1                   	// #1
  40a220:	str	w0, [x19]
  40a224:	mov	x0, x20
  40a228:	ldp	x19, x20, [sp, #16]
  40a22c:	ldr	x21, [sp, #32]
  40a230:	ldp	x29, x30, [sp], #64
  40a234:	ret
  40a238:	stp	x29, x30, [sp, #-32]!
  40a23c:	mov	x29, sp
  40a240:	stp	x19, x20, [sp, #16]
  40a244:	mov	x19, x0
  40a248:	bl	4016a0 <__fpending@plt>
  40a24c:	mov	x20, x0
  40a250:	mov	x0, x19
  40a254:	ldr	w19, [x19]
  40a258:	and	w19, w19, #0x20
  40a25c:	bl	40a048 <ferror@plt+0x86a8>
  40a260:	cbnz	w19, 40a288 <ferror@plt+0x88e8>
  40a264:	cbz	w0, 40a27c <ferror@plt+0x88dc>
  40a268:	cbnz	x20, 40a2a0 <ferror@plt+0x8900>
  40a26c:	bl	401980 <__errno_location@plt>
  40a270:	ldr	w0, [x0]
  40a274:	cmp	w0, #0x9
  40a278:	csetm	w0, ne  // ne = any
  40a27c:	ldp	x19, x20, [sp, #16]
  40a280:	ldp	x29, x30, [sp], #32
  40a284:	ret
  40a288:	cbnz	w0, 40a2a0 <ferror@plt+0x8900>
  40a28c:	bl	401980 <__errno_location@plt>
  40a290:	mov	x1, x0
  40a294:	mov	w0, #0xffffffff            	// #-1
  40a298:	str	wzr, [x1]
  40a29c:	b	40a27c <ferror@plt+0x88dc>
  40a2a0:	mov	w0, #0xffffffff            	// #-1
  40a2a4:	b	40a27c <ferror@plt+0x88dc>
  40a2a8:	stp	x29, x30, [sp, #-16]!
  40a2ac:	mov	x1, #0x0                   	// #0
  40a2b0:	mov	x29, sp
  40a2b4:	bl	401990 <setlocale@plt>
  40a2b8:	mov	w1, #0x1                   	// #1
  40a2bc:	cbz	x0, 40a2e0 <ferror@plt+0x8940>
  40a2c0:	ldrb	w1, [x0]
  40a2c4:	cmp	w1, #0x43
  40a2c8:	b.eq	40a2ec <ferror@plt+0x894c>  // b.none
  40a2cc:	adrp	x1, 40c000 <ferror@plt+0xa660>
  40a2d0:	add	x1, x1, #0xad0
  40a2d4:	bl	401870 <strcmp@plt>
  40a2d8:	cmp	w0, #0x0
  40a2dc:	cset	w1, ne  // ne = any
  40a2e0:	mov	w0, w1
  40a2e4:	ldp	x29, x30, [sp], #16
  40a2e8:	ret
  40a2ec:	ldrb	w2, [x0, #1]
  40a2f0:	mov	w1, #0x0                   	// #0
  40a2f4:	cbnz	w2, 40a2cc <ferror@plt+0x892c>
  40a2f8:	mov	w0, w1
  40a2fc:	ldp	x29, x30, [sp], #16
  40a300:	ret
  40a304:	nop
  40a308:	stp	x29, x30, [sp, #-16]!
  40a30c:	mov	w0, #0xe                   	// #14
  40a310:	mov	x29, sp
  40a314:	bl	4016f0 <nl_langinfo@plt>
  40a318:	cbz	x0, 40a338 <ferror@plt+0x8998>
  40a31c:	ldrb	w2, [x0]
  40a320:	adrp	x1, 40c000 <ferror@plt+0xa660>
  40a324:	add	x1, x1, #0xad8
  40a328:	cmp	w2, #0x0
  40a32c:	csel	x0, x1, x0, eq  // eq = none
  40a330:	ldp	x29, x30, [sp], #16
  40a334:	ret
  40a338:	ldp	x29, x30, [sp], #16
  40a33c:	adrp	x0, 40c000 <ferror@plt+0xa660>
  40a340:	add	x0, x0, #0xad8
  40a344:	ret
  40a348:	stp	x29, x30, [sp, #-48]!
  40a34c:	mov	x29, sp
  40a350:	str	q0, [sp, #16]
  40a354:	str	q1, [sp, #32]
  40a358:	ldp	x6, x1, [sp, #16]
  40a35c:	ldp	x7, x0, [sp, #32]
  40a360:	mrs	x2, fpcr
  40a364:	ubfx	x4, x1, #48, #15
  40a368:	lsr	x2, x1, #63
  40a36c:	lsr	x3, x0, #63
  40a370:	ubfx	x9, x0, #0, #48
  40a374:	mov	x5, #0x7fff                	// #32767
  40a378:	mov	x10, x6
  40a37c:	cmp	x4, x5
  40a380:	and	w2, w2, #0xff
  40a384:	ubfx	x1, x1, #0, #48
  40a388:	and	w3, w3, #0xff
  40a38c:	ubfx	x0, x0, #48, #15
  40a390:	b.eq	40a3c4 <ferror@plt+0x8a24>  // b.none
  40a394:	cmp	x0, x5
  40a398:	b.eq	40a3b0 <ferror@plt+0x8a10>  // b.none
  40a39c:	cmp	x4, x0
  40a3a0:	mov	w0, #0x1                   	// #1
  40a3a4:	b.eq	40a3dc <ferror@plt+0x8a3c>  // b.none
  40a3a8:	ldp	x29, x30, [sp], #48
  40a3ac:	ret
  40a3b0:	orr	x8, x9, x7
  40a3b4:	cbnz	x8, 40a440 <ferror@plt+0x8aa0>
  40a3b8:	mov	w0, #0x1                   	// #1
  40a3bc:	ldp	x29, x30, [sp], #48
  40a3c0:	ret
  40a3c4:	orr	x5, x1, x6
  40a3c8:	cbnz	x5, 40a410 <ferror@plt+0x8a70>
  40a3cc:	cmp	x0, x4
  40a3d0:	b.ne	40a3b8 <ferror@plt+0x8a18>  // b.any
  40a3d4:	orr	x8, x9, x7
  40a3d8:	cbnz	x8, 40a440 <ferror@plt+0x8aa0>
  40a3dc:	cmp	x1, x9
  40a3e0:	mov	w0, #0x1                   	// #1
  40a3e4:	ccmp	x6, x7, #0x0, eq  // eq = none
  40a3e8:	b.ne	40a3a8 <ferror@plt+0x8a08>  // b.any
  40a3ec:	cmp	w2, w3
  40a3f0:	mov	w0, #0x0                   	// #0
  40a3f4:	b.eq	40a3a8 <ferror@plt+0x8a08>  // b.none
  40a3f8:	mov	w0, #0x1                   	// #1
  40a3fc:	cbnz	x4, 40a3a8 <ferror@plt+0x8a08>
  40a400:	orr	x1, x1, x10
  40a404:	cmp	x1, #0x0
  40a408:	cset	w0, ne  // ne = any
  40a40c:	b	40a3a8 <ferror@plt+0x8a08>
  40a410:	tst	x1, #0x800000000000
  40a414:	b.ne	40a42c <ferror@plt+0x8a8c>  // b.any
  40a418:	mov	w0, #0x1                   	// #1
  40a41c:	bl	40a590 <ferror@plt+0x8bf0>
  40a420:	mov	w0, #0x1                   	// #1
  40a424:	ldp	x29, x30, [sp], #48
  40a428:	ret
  40a42c:	cmp	x0, x4
  40a430:	mov	w0, #0x1                   	// #1
  40a434:	b.ne	40a3a8 <ferror@plt+0x8a08>  // b.any
  40a438:	orr	x8, x9, x7
  40a43c:	cbz	x8, 40a3a8 <ferror@plt+0x8a08>
  40a440:	tst	x9, #0x800000000000
  40a444:	b.eq	40a418 <ferror@plt+0x8a78>  // b.none
  40a448:	b	40a3b8 <ferror@plt+0x8a18>
  40a44c:	nop
  40a450:	stp	x29, x30, [sp, #-48]!
  40a454:	mov	x29, sp
  40a458:	str	q0, [sp, #16]
  40a45c:	str	q1, [sp, #32]
  40a460:	ldp	x8, x1, [sp, #16]
  40a464:	ldp	x9, x0, [sp, #32]
  40a468:	mrs	x2, fpcr
  40a46c:	ubfx	x4, x1, #48, #15
  40a470:	ubfx	x10, x1, #0, #48
  40a474:	lsr	x2, x1, #63
  40a478:	mov	x5, #0x7fff                	// #32767
  40a47c:	mov	x6, x8
  40a480:	cmp	x4, x5
  40a484:	ubfx	x11, x0, #0, #48
  40a488:	ubfx	x7, x0, #48, #15
  40a48c:	lsr	x1, x0, #63
  40a490:	mov	x3, x9
  40a494:	b.eq	40a4cc <ferror@plt+0x8b2c>  // b.none
  40a498:	cmp	x7, x5
  40a49c:	b.eq	40a4dc <ferror@plt+0x8b3c>  // b.none
  40a4a0:	cbnz	x4, 40a508 <ferror@plt+0x8b68>
  40a4a4:	orr	x6, x10, x8
  40a4a8:	cmp	x6, #0x0
  40a4ac:	cset	w0, eq  // eq = none
  40a4b0:	cbnz	x7, 40a4f4 <ferror@plt+0x8b54>
  40a4b4:	orr	x3, x11, x9
  40a4b8:	cbnz	x3, 40a4f4 <ferror@plt+0x8b54>
  40a4bc:	mov	w0, #0x0                   	// #0
  40a4c0:	cbnz	x6, 40a51c <ferror@plt+0x8b7c>
  40a4c4:	ldp	x29, x30, [sp], #48
  40a4c8:	ret
  40a4cc:	orr	x0, x10, x8
  40a4d0:	cbnz	x0, 40a530 <ferror@plt+0x8b90>
  40a4d4:	cmp	x7, x4
  40a4d8:	b.ne	40a508 <ferror@plt+0x8b68>  // b.any
  40a4dc:	orr	x3, x11, x3
  40a4e0:	cbnz	x3, 40a530 <ferror@plt+0x8b90>
  40a4e4:	cbnz	x4, 40a514 <ferror@plt+0x8b74>
  40a4e8:	orr	x6, x10, x6
  40a4ec:	cmp	x6, #0x0
  40a4f0:	cset	w0, eq  // eq = none
  40a4f4:	cbz	w0, 40a514 <ferror@plt+0x8b74>
  40a4f8:	cmp	x1, #0x0
  40a4fc:	csinv	w0, w0, wzr, ne  // ne = any
  40a500:	ldp	x29, x30, [sp], #48
  40a504:	ret
  40a508:	cbnz	x7, 40a514 <ferror@plt+0x8b74>
  40a50c:	orr	x3, x11, x3
  40a510:	cbz	x3, 40a51c <ferror@plt+0x8b7c>
  40a514:	cmp	x2, x1
  40a518:	b.eq	40a544 <ferror@plt+0x8ba4>  // b.none
  40a51c:	cmp	x2, #0x0
  40a520:	mov	w0, #0xffffffff            	// #-1
  40a524:	cneg	w0, w0, eq  // eq = none
  40a528:	ldp	x29, x30, [sp], #48
  40a52c:	ret
  40a530:	mov	w0, #0x1                   	// #1
  40a534:	bl	40a590 <ferror@plt+0x8bf0>
  40a538:	mov	w0, #0x2                   	// #2
  40a53c:	ldp	x29, x30, [sp], #48
  40a540:	ret
  40a544:	cmp	x4, x7
  40a548:	b.gt	40a51c <ferror@plt+0x8b7c>
  40a54c:	b.lt	40a580 <ferror@plt+0x8be0>  // b.tstop
  40a550:	cmp	x10, x11
  40a554:	b.hi	40a51c <ferror@plt+0x8b7c>  // b.pmore
  40a558:	cset	w0, eq  // eq = none
  40a55c:	cmp	w0, #0x0
  40a560:	ccmp	x8, x9, #0x0, ne  // ne = any
  40a564:	b.hi	40a51c <ferror@plt+0x8b7c>  // b.pmore
  40a568:	cmp	x10, x11
  40a56c:	b.cc	40a580 <ferror@plt+0x8be0>  // b.lo, b.ul, b.last
  40a570:	cmp	w0, #0x0
  40a574:	mov	w0, #0x0                   	// #0
  40a578:	ccmp	x8, x9, #0x2, ne  // ne = any
  40a57c:	b.cs	40a4c4 <ferror@plt+0x8b24>  // b.hs, b.nlast
  40a580:	cmp	x2, #0x0
  40a584:	mov	w0, #0x1                   	// #1
  40a588:	cneg	w0, w0, eq  // eq = none
  40a58c:	b	40a4c4 <ferror@plt+0x8b24>
  40a590:	tbz	w0, #0, 40a5a0 <ferror@plt+0x8c00>
  40a594:	movi	v1.2s, #0x0
  40a598:	fdiv	s0, s1, s1
  40a59c:	mrs	x1, fpsr
  40a5a0:	tbz	w0, #1, 40a5b4 <ferror@plt+0x8c14>
  40a5a4:	fmov	s1, #1.000000000000000000e+00
  40a5a8:	movi	v2.2s, #0x0
  40a5ac:	fdiv	s0, s1, s2
  40a5b0:	mrs	x1, fpsr
  40a5b4:	tbz	w0, #2, 40a5d4 <ferror@plt+0x8c34>
  40a5b8:	mov	w2, #0xc5ae                	// #50606
  40a5bc:	mov	w1, #0x7f7fffff            	// #2139095039
  40a5c0:	movk	w2, #0x749d, lsl #16
  40a5c4:	fmov	s1, w1
  40a5c8:	fmov	s2, w2
  40a5cc:	fadd	s0, s1, s2
  40a5d0:	mrs	x1, fpsr
  40a5d4:	tbz	w0, #3, 40a5e4 <ferror@plt+0x8c44>
  40a5d8:	movi	v1.2s, #0x80, lsl #16
  40a5dc:	fmul	s0, s1, s1
  40a5e0:	mrs	x1, fpsr
  40a5e4:	tbz	w0, #4, 40a5fc <ferror@plt+0x8c5c>
  40a5e8:	mov	w0, #0x7f7fffff            	// #2139095039
  40a5ec:	fmov	s2, #1.000000000000000000e+00
  40a5f0:	fmov	s1, w0
  40a5f4:	fsub	s0, s1, s2
  40a5f8:	mrs	x0, fpsr
  40a5fc:	ret
  40a600:	stp	x29, x30, [sp, #-64]!
  40a604:	mov	x29, sp
  40a608:	stp	x19, x20, [sp, #16]
  40a60c:	adrp	x20, 41e000 <ferror@plt+0x1c660>
  40a610:	add	x20, x20, #0xdf0
  40a614:	stp	x21, x22, [sp, #32]
  40a618:	adrp	x21, 41e000 <ferror@plt+0x1c660>
  40a61c:	add	x21, x21, #0xde8
  40a620:	sub	x20, x20, x21
  40a624:	mov	w22, w0
  40a628:	stp	x23, x24, [sp, #48]
  40a62c:	mov	x23, x1
  40a630:	mov	x24, x2
  40a634:	bl	4015a0 <mbrtowc@plt-0x40>
  40a638:	cmp	xzr, x20, asr #3
  40a63c:	b.eq	40a668 <ferror@plt+0x8cc8>  // b.none
  40a640:	asr	x20, x20, #3
  40a644:	mov	x19, #0x0                   	// #0
  40a648:	ldr	x3, [x21, x19, lsl #3]
  40a64c:	mov	x2, x24
  40a650:	add	x19, x19, #0x1
  40a654:	mov	x1, x23
  40a658:	mov	w0, w22
  40a65c:	blr	x3
  40a660:	cmp	x20, x19
  40a664:	b.ne	40a648 <ferror@plt+0x8ca8>  // b.any
  40a668:	ldp	x19, x20, [sp, #16]
  40a66c:	ldp	x21, x22, [sp, #32]
  40a670:	ldp	x23, x24, [sp, #48]
  40a674:	ldp	x29, x30, [sp], #64
  40a678:	ret
  40a67c:	nop
  40a680:	ret
  40a684:	nop
  40a688:	adrp	x2, 41f000 <ferror@plt+0x1d660>
  40a68c:	mov	x1, #0x0                   	// #0
  40a690:	ldr	x2, [x2, #496]
  40a694:	b	401670 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a698 <.fini>:
  40a698:	stp	x29, x30, [sp, #-16]!
  40a69c:	mov	x29, sp
  40a6a0:	ldp	x29, x30, [sp], #16
  40a6a4:	ret
