#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 11 23:20:58 2018
# Process ID: 13107
# Current directory: /home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.runs/synth_1
# Command line: vivado -log lab0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab0_wrapper.tcl
# Log file: /home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.runs/synth_1/lab0_wrapper.vds
# Journal file: /home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab0_wrapper.tcl -notrace
Command: synth_design -top lab0_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13116 
WARNING: [Synth 8-2490] overwriting previous definition of module shiftregister [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/shiftregister.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module inputconditioner [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1257.723 ; gain = 72.273 ; free physical = 153 ; free virtual = 1923
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab0_wrapper' [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/lab2_wrapper.v:95]
INFO: [Synth 8-6157] synthesizing module 'jkff1' [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/lab2_wrapper.v:52]
INFO: [Synth 8-6155] done synthesizing module 'jkff1' (1#1) [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/lab2_wrapper.v:52]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/lab2_wrapper.v:73]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/lab2_wrapper.v:73]
INFO: [Synth 8-6157] synthesizing module 'inputconditioner' [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
	Parameter counterwidth bound to: 3 - type: integer 
	Parameter waittime bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inputconditioner' (3#1) [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftregister' [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/shiftregister.v:9]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftregister' (4#1) [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/shiftregister.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lab0_wrapper' (5#1) [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/lab2_wrapper.v:95]
WARNING: [Synth 8-3331] design shiftregister has unconnected port clk
WARNING: [Synth 8-3331] design lab0_wrapper has unconnected port sw[3]
WARNING: [Synth 8-3331] design lab0_wrapper has unconnected port sw[2]
WARNING: [Synth 8-3331] design lab0_wrapper has unconnected port btn[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1285.848 ; gain = 100.398 ; free physical = 166 ; free virtual = 1937
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1285.848 ; gain = 100.398 ; free physical = 165 ; free virtual = 1936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1285.848 ; gain = 100.398 ; free physical = 165 ; free virtual = 1936
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/constrs_1/imports/lab2/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/constrs_1/imports/lab2/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/constrs_1/imports/lab2/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab0_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab0_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.945 ; gain = 0.000 ; free physical = 133 ; free virtual = 1701
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:55 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 202 ; free virtual = 1770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:55 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 202 ; free virtual = 1770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:55 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 204 ; free virtual = 1772
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "conditioned" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:57 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 195 ; free virtual = 1763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module jkff1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module inputconditioner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shiftregister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element ic1/positiveedge_reg was removed.  [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/inputconditioner.v:29]
WARNING: [Synth 8-6014] Unused sequential element ic2/positiveedge_reg was removed.  [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/inputconditioner.v:29]
WARNING: [Synth 8-6014] Unused sequential element ic2/negativeedge_reg was removed.  [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/inputconditioner.v:30]
WARNING: [Synth 8-6014] Unused sequential element ic3/negativeedge_reg was removed.  [/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.srcs/sources_1/imports/Lab2/inputconditioner.v:30]
WARNING: [Synth 8-3331] design lab0_wrapper has unconnected port sw[3]
WARNING: [Synth 8-3331] design lab0_wrapper has unconnected port sw[2]
WARNING: [Synth 8-3331] design lab0_wrapper has unconnected port btn[1]
WARNING: [Synth 8-3332] Sequential element (ic1/counter_reg[2]) is unused and will be removed from module lab0_wrapper.
WARNING: [Synth 8-3332] Sequential element (ic2/counter_reg[2]) is unused and will be removed from module lab0_wrapper.
WARNING: [Synth 8-3332] Sequential element (ic3/counter_reg[2]) is unused and will be removed from module lab0_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:58 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 182 ; free virtual = 1754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:02:47 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 102 ; free virtual = 1626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:02:47 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 102 ; free virtual = 1626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:02:47 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 114 ; free virtual = 1626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:02:51 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 114 ; free virtual = 1626
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:02:51 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 114 ; free virtual = 1626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:02:51 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 114 ; free virtual = 1626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:02:52 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 114 ; free virtual = 1626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:02:52 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 114 ; free virtual = 1626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:02:52 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 114 ; free virtual = 1626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     8|
|4     |LUT4 |     6|
|5     |LUT5 |     2|
|6     |FDRE |    26|
|7     |IBUF |     6|
|8     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-------------------+------+
|      |Instance        |Module             |Cells |
+------+----------------+-------------------+------+
|1     |top             |                   |    56|
|2     |  dut           |shiftregister      |    11|
|3     |  ic1           |inputconditioner   |    10|
|4     |  ic2           |inputconditioner_0 |     8|
|5     |  ic3           |inputconditioner_1 |    10|
|6     |  output_select |mux2               |     4|
|7     |  src_sel       |jkff1              |     2|
+------+----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:02:52 . Memory (MB): peak = 1582.945 ; gain = 397.496 ; free physical = 114 ; free virtual = 1626
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:31 . Memory (MB): peak = 1582.945 ; gain = 100.398 ; free physical = 173 ; free virtual = 1684
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:02:52 . Memory (MB): peak = 1582.953 ; gain = 397.496 ; free physical = 184 ; free virtual = 1696
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:02:57 . Memory (MB): peak = 1582.953 ; gain = 397.605 ; free physical = 167 ; free virtual = 1680
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/comparch/Documents/ComputerArchitecture/Lab2/lab2/lab2.runs/synth_1/lab0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab0_wrapper_utilization_synth.rpt -pb lab0_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1582.953 ; gain = 0.000 ; free physical = 166 ; free virtual = 1681
INFO: [Common 17-206] Exiting Vivado at Thu Oct 11 23:24:17 2018...
