# æ§‹é€ è¨˜è¿° (Structural Description)

## ã¯ã˜ã‚ã«

æ§‹é€ è¨˜è¿°ã¨ã¯ã€å›è·¯å›³ã‚’ã‚³ãƒ¼ãƒ‰ã§è¡¨ç¾ã—ãŸã‚‚ã®ã§ã™ã€‚
æ—¢å­˜ã®ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆï¼ˆãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼‰ã‚’æ¥ç¶šã™ã‚‹ã“ã¨ã§ã€ã‚ˆã‚Šå¤§ããªå›è·¯ã‚’æ§‹ç¯‰ã—ã¾ã™ã€‚

## åŸºæœ¬åŸå‰‡: å›è·¯å›³ã‚’è¨­è¨ˆã—ã¦ã‹ã‚‰ã€ã‚³ãƒ¼ãƒ‰ã‚’æ›¸ã

æ§‹é€ è¨˜è¿°ã§ã¯ã€ã€Œå›è·¯è¨­è¨ˆã€ã¨ã¯å›è·¯å›³ã‚’ä½œæˆã™ã‚‹ã“ã¨ã§ã™ã€‚
å›è·¯å›³ã®å„ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆã«å¯¾ã—ã¦ã€æ—¢å­˜ã®ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚’ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–ã—ã€
å›è·¯å›³ã«ç¤ºã•ã‚Œã¦ã„ã‚‹ã‚ˆã†ã«æ¥ç¶šã—ã¦ã„ãã¾ã™ã€‚

æ§‹é€ è¨˜è¿°ã«ãŠã‘ã‚‹ä¸»ãªå‰µé€ æ€§ã¯ã€å›è·¯å›³ã®ãƒ‘ã‚¿ãƒ¼ãƒ³ï¼ˆã¾ãŸã¯ä¾‹å¤–ï¼‰ã‚’
`generate`æ§‹æ–‡ã§è¨˜è¿°ã§ãã‚‹ã‚ˆã†ã«è­˜åˆ¥ã™ã‚‹ã“ã¨ã§ã™ã€‚

## å­¦ç¿’ã®æ¨å¥¨é †åº

å‡¡ä¾‹: âœ“ = ã‚µãƒ³ãƒ—ãƒ«å®Ÿè£…æ¸ˆã¿ (examples/) | ğŸ“ = æ¼”ç¿’å•é¡Œ (exercises/ â†’ solutions/)

### 1. ğŸ“ åŸºæœ¬çš„ãªãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ– (exercises/module_inst.sv)
- **å­¦ç¿’å†…å®¹**:
  - ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–
  - åå‰ä»˜ããƒãƒ¼ãƒˆæ¥ç¶š
  - ä½ç½®ãƒ™ãƒ¼ã‚¹ãƒãƒ¼ãƒˆæ¥ç¶š
- **æ¼”ç¿’**: `../combinational/examples/`ã®ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚’ä½¿ã£ã¦4:1ãƒãƒ«ãƒãƒ—ãƒ¬ã‚¯ã‚µã‚’æ§‹é€ è¨˜è¿°ã§å®Ÿè£…ã—ã¦ãã ã•ã„
- **è§£ç­”**: `solutions/module_inst.sv`ï¼ˆè©°ã¾ã£ãŸã‚‰å‚ç…§ï¼‰

### 2. ğŸ“ generateæ§‹æ–‡ (exercises/generate_example.sv)
- **å­¦ç¿’å†…å®¹**:
  - `for generate` - ç¹°ã‚Šè¿”ã—ãƒ‘ã‚¿ãƒ¼ãƒ³
  - `if generate` - æ¡ä»¶ä»˜ãç”Ÿæˆ
  - `case generate` - é¸æŠçš„ç”Ÿæˆ
- **æ¼”ç¿’**: ãƒªãƒƒãƒ—ãƒ«ã‚­ãƒ£ãƒªãƒ¼åŠ ç®—å™¨ã‚’`for generate`ã§å®Ÿè£…ã—ã¦ãã ã•ã„
- **è§£ç­”**: `solutions/generate_example.sv`ï¼ˆè©°ã¾ã£ãŸã‚‰å‚ç…§ï¼‰

### 3. ğŸ“ ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿åŒ– (exercises/param_design.sv)
- **å­¦ç¿’å†…å®¹**:
  - ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã‚ªãƒ¼ãƒãƒ¼ãƒ©ã‚¤ãƒ‰
  - `localparam`ã®ä½¿ç”¨
  - `$clog2`ãªã©ã®ã‚·ã‚¹ãƒ†ãƒ é–¢æ•°
- **æ¼”ç¿’**: ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿åŒ–ã•ã‚ŒãŸåŠ ç®—å™¨ãƒ„ãƒªãƒ¼ã‚’å®Ÿè£…ã—ã¦ãã ã•ã„
- **è§£ç­”**: `solutions/param_design.sv`ï¼ˆè©°ã¾ã£ãŸã‚‰å‚ç…§ï¼‰

## ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–ã®åŸºæœ¬

### åå‰ä»˜ãæ¥ç¶šï¼ˆæ¨å¥¨ï¼‰
```systemverilog
// æ˜ç¤ºçš„ã§ã‚¨ãƒ©ãƒ¼ãŒå°‘ãªã„
adder u_adder (
    .a(input_a),
    .b(input_b),
    .sum(result),
    .cout(carry)
);
```

### ä½ç½®ãƒ™ãƒ¼ã‚¹æ¥ç¶šï¼ˆéæ¨å¥¨ï¼‰
```systemverilog
// é †åºé–“é•ã„ã®ãƒªã‚¹ã‚¯ã‚ã‚Š
adder u_adder (input_a, input_b, result, carry);
```

### ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ä»˜ãã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åŒ–
```systemverilog
// æ–¹æ³•1: åå‰ä»˜ã
adder #(.WIDTH(16)) u_adder16 (
    .a(a), .b(b), .sum(sum), .cout(cout)
);

// æ–¹æ³•2: ä½ç½®ãƒ™ãƒ¼ã‚¹
adder #(16) u_adder16 (
    .a(a), .b(b), .sum(sum), .cout(cout)
);
```

## generateæ§‹æ–‡

### for generateï¼ˆç¹°ã‚Šè¿”ã—ãƒ‘ã‚¿ãƒ¼ãƒ³ï¼‰
```systemverilog
generate
    for (genvar i = 0; i < 4; i++) begin : gen_adder
        adder u_adder (
            .a(a[i]),
            .b(b[i]),
            .sum(sum[i]),
            .cout(carry[i+1])
        );
    end
endgenerate
```

### if generateï¼ˆæ¡ä»¶ä»˜ãç”Ÿæˆï¼‰
```systemverilog
generate
    if (USE_FAST_ADDER) begin : fast_adder
        carry_lookahead_adder u_adder (...);
    end else begin : ripple_adder
        ripple_carry_adder u_adder (...);
    end
endgenerate
```

### case generateï¼ˆé¸æŠçš„ç”Ÿæˆï¼‰
```systemverilog
generate
    case (ADDER_TYPE)
        "RIPPLE": ripple_carry_adder u_adder (...);
        "CLA":    carry_lookahead_adder u_adder (...);
        "CSA":    carry_select_adder u_adder (...);
    endcase
endgenerate
```

## ãƒ™ã‚¹ãƒˆãƒ—ãƒ©ã‚¯ãƒ†ã‚£ã‚¹

1. **åå‰ä»˜ãæ¥ç¶šã‚’ä½¿ç”¨**: å¯èª­æ€§ã¨ãƒ¡ãƒ³ãƒ†ãƒŠãƒ³ã‚¹æ€§å‘ä¸Š
2. **ãƒ©ãƒ™ãƒ«ã‚’ä»˜ã‘ã‚‹**: generate ãƒ–ãƒ­ãƒƒã‚¯ã«ã¯å¿…ãšãƒ©ãƒ™ãƒ«
3. **ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã§æ±ç”¨åŒ–**: å†åˆ©ç”¨æ€§ã‚’é«˜ã‚ã‚‹
4. **éšå±¤çš„ãªè¨­è¨ˆ**: å°ã•ãªãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‹ã‚‰æ§‹ç¯‰
5. **å‘½åè¦å‰‡**: ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åã¯`u_`ã€generate ã¯`gen_`

## ã‚ˆãã‚ã‚‹ãƒ‘ã‚¿ãƒ¼ãƒ³

### ãƒ‘ã‚¿ãƒ¼ãƒ³1: ãƒªãƒƒãƒ—ãƒ«ã‚­ãƒ£ãƒªãƒ¼åŠ ç®—å™¨
```systemverilog
// 1ãƒ“ãƒƒãƒˆå…¨åŠ ç®—å™¨ã‚’é€£é–
generate
    for (genvar i = 0; i < WIDTH; i++) begin : gen_fa
        full_adder u_fa (
            .a(a[i]),
            .b(b[i]),
            .cin(carry[i]),
            .sum(sum[i]),
            .cout(carry[i+1])
        );
    end
endgenerate
```

### ãƒ‘ã‚¿ãƒ¼ãƒ³2: ãƒ„ãƒªãƒ¼æ§‹é€ 
```systemverilog
// åŠ ç®—å™¨ãƒ„ãƒªãƒ¼ï¼ˆä¸¦åˆ—å‰Šæ¸›ï¼‰
generate
    for (genvar level = 0; level < LEVELS; level++) begin : gen_level
        for (genvar i = 0; i < (N >> (level+1)); i++) begin : gen_adder
            adder u_adder (
                .a(data[level][i*2]),
                .b(data[level][i*2+1]),
                .sum(data[level+1][i])
            );
        end
    end
endgenerate
```

### ãƒ‘ã‚¿ãƒ¼ãƒ³3: æ¡ä»¶ä»˜ãã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆ
```systemverilog
// ã‚ªãƒ—ã‚·ãƒ§ãƒ³æ©Ÿèƒ½
generate
    if (ENABLE_PARITY) begin : gen_parity
        parity_checker u_parity (...);
    end
endgenerate
```

## æ¬¡ã®ã‚¹ãƒ†ãƒƒãƒ—

- **é–¢é€£**: `../combinational/` - çµ„ã¿åˆã‚ã›å›è·¯ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«
- **é–¢é€£**: `../sequential/` - é †åºå›è·¯ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«
- **æ¬¡**: å®Ÿè·µçš„ãªæ§‹é€ è¨­è¨ˆï¼ˆãƒ—ãƒ­ã‚»ãƒƒã‚µã€ãƒ¡ãƒ¢ãƒªã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©ç­‰ï¼‰
