SDVM_AARCH64_REG_DEF(Integer, 8, X0, 0)
SDVM_AARCH64_REG_DEF(Integer, 8, X1, 1)
SDVM_AARCH64_REG_DEF(Integer, 8, X2, 2)
SDVM_AARCH64_REG_DEF(Integer, 8, X3, 3)
SDVM_AARCH64_REG_DEF(Integer, 8, X4, 4)
SDVM_AARCH64_REG_DEF(Integer, 8, X5, 5)
SDVM_AARCH64_REG_DEF(Integer, 8, X6, 6)
SDVM_AARCH64_REG_DEF(Integer, 8, X7, 7)
SDVM_AARCH64_REG_DEF(Integer, 8, X8, 8) 
SDVM_AARCH64_REG_DEF(Integer, 8, X9, 9)
SDVM_AARCH64_REG_DEF(Integer, 8, X10, 10)
SDVM_AARCH64_REG_DEF(Integer, 8, X11, 11)
SDVM_AARCH64_REG_DEF(Integer, 8, X12, 12)
SDVM_AARCH64_REG_DEF(Integer, 8, X13, 13)
SDVM_AARCH64_REG_DEF(Integer, 8, X14, 14)
SDVM_AARCH64_REG_DEF(Integer, 8, X15, 15)
SDVM_AARCH64_REG_DEF(Integer, 8, X16, 16)
SDVM_AARCH64_REG_DEF(Integer, 8, X17, 17)
SDVM_AARCH64_REG_DEF(Integer, 8, X18, 18)
SDVM_AARCH64_REG_DEF(Integer, 8, X19, 19)
SDVM_AARCH64_REG_DEF(Integer, 8, X20, 20)
SDVM_AARCH64_REG_DEF(Integer, 8, X21, 21)
SDVM_AARCH64_REG_DEF(Integer, 8, X22, 22)
SDVM_AARCH64_REG_DEF(Integer, 8, X23, 23)
SDVM_AARCH64_REG_DEF(Integer, 8, X24, 24)
SDVM_AARCH64_REG_DEF(Integer, 8, X25, 25)
SDVM_AARCH64_REG_DEF(Integer, 8, X26, 26)
SDVM_AARCH64_REG_DEF(Integer, 8, X27, 27)
SDVM_AARCH64_REG_DEF(Integer, 8, X28, 28)
SDVM_AARCH64_REG_DEF(Integer, 8, X29, 29)
SDVM_AARCH64_REG_DEF(Integer, 8, X30, 30)
SDVM_AARCH64_REG_DEF(Integer, 8, X31, 31)
SDVM_AARCH64_REG_DEF(Integer, 8, XZR, 31)

SDVM_AARCH64_REG_DEF(Integer, 8, IP0, 16)
SDVM_AARCH64_REG_DEF(Integer, 8, IP1, 17)
SDVM_AARCH64_REG_DEF(Integer, 8, FP, 29)
SDVM_AARCH64_REG_DEF(Integer, 8, LR, 30)
SDVM_AARCH64_REG_DEF(Integer, 8, SP, 31)

SDVM_AARCH64_REG_DEF(Integer, 4, W0, 0)
SDVM_AARCH64_REG_DEF(Integer, 4, W1, 1)
SDVM_AARCH64_REG_DEF(Integer, 4, W2, 2)
SDVM_AARCH64_REG_DEF(Integer, 4, W3, 3)
SDVM_AARCH64_REG_DEF(Integer, 4, W4, 4)
SDVM_AARCH64_REG_DEF(Integer, 4, W5, 5)
SDVM_AARCH64_REG_DEF(Integer, 4, W6, 6)
SDVM_AARCH64_REG_DEF(Integer, 4, W7, 7)
SDVM_AARCH64_REG_DEF(Integer, 4, W8, 8) 
SDVM_AARCH64_REG_DEF(Integer, 4, W9, 9)
SDVM_AARCH64_REG_DEF(Integer, 4, W10, 10)
SDVM_AARCH64_REG_DEF(Integer, 4, W11, 11)
SDVM_AARCH64_REG_DEF(Integer, 4, W12, 12)
SDVM_AARCH64_REG_DEF(Integer, 4, W13, 13)
SDVM_AARCH64_REG_DEF(Integer, 4, W14, 14)
SDVM_AARCH64_REG_DEF(Integer, 4, W15, 15)
SDVM_AARCH64_REG_DEF(Integer, 4, W16, 16)
SDVM_AARCH64_REG_DEF(Integer, 4, W17, 17)
SDVM_AARCH64_REG_DEF(Integer, 4, W18, 18)
SDVM_AARCH64_REG_DEF(Integer, 4, W19, 19)
SDVM_AARCH64_REG_DEF(Integer, 4, W20, 20)
SDVM_AARCH64_REG_DEF(Integer, 4, W21, 21)
SDVM_AARCH64_REG_DEF(Integer, 4, W22, 22)
SDVM_AARCH64_REG_DEF(Integer, 4, W23, 23)
SDVM_AARCH64_REG_DEF(Integer, 4, W24, 24)
SDVM_AARCH64_REG_DEF(Integer, 4, W25, 25)
SDVM_AARCH64_REG_DEF(Integer, 4, W26, 26)
SDVM_AARCH64_REG_DEF(Integer, 4, W27, 27)
SDVM_AARCH64_REG_DEF(Integer, 4, W28, 28)
SDVM_AARCH64_REG_DEF(Integer, 4, W29, 29)
SDVM_AARCH64_REG_DEF(Integer, 4, W30, 30)
SDVM_AARCH64_REG_DEF(Integer, 4, W31, 31)
SDVM_AARCH64_REG_DEF(Integer, 4, WZR, 31)

SDVM_AARCH64_REG_DEF(VectorFloat, 16, V0, 0)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V1, 1)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V2, 2)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V3, 3)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V4, 4)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V5, 5)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V6, 6)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V7, 7)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V8, 8) 
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V9, 9)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V10, 10)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V11, 11)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V12, 12)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V13, 13)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V14, 14)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V15, 15)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V16, 16)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V17, 17)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V18, 18)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V19, 19)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V20, 20)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V21, 21)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V22, 22)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V23, 23)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V24, 24)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V25, 25)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V26, 26)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V27, 27)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V28, 28)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V29, 29)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V30, 30)
SDVM_AARCH64_REG_DEF(VectorFloat, 16, V31, 31)

SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI0, 0)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI1, 1)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI2, 2)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI3, 3)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI4, 4)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI5, 5)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI6, 6)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI7, 7)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI8, 8) 
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI9, 9)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI10, 10)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI11, 11)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI12, 12)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI13, 13)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI14, 14)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI15, 15)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI16, 16)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI17, 17)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI18, 18)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI19, 19)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI20, 20)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI21, 21)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI22, 22)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI23, 23)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI24, 24)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI25, 25)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI26, 26)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI27, 27)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI28, 28)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI29, 29)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI30, 30)
SDVM_AARCH64_REG_DEF(VectorInteger, 16, VI31, 31)
