{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435981187187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435981187188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 11:39:46 2015 " "Processing started: Sat Jul 04 11:39:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435981187188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435981187188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPLD_EXTEN -c CPLD_EXTEN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPLD_EXTEN -c CPLD_EXTEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435981187188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435981187611 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(61) " "Verilog HDL warning at FPGA2MCU.v(61): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1435981187690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 5 5 " "Found 5 design units, including 5 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981187693 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981187693 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981187693 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981187693 ""} { "Info" "ISGN_ENTITY_NAME" "5 TEST_Block " "Found entity 5: TEST_Block" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981187693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435981187693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpld_exten.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpld_exten.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPLD_EXTEN " "Found entity 1: CPLD_EXTEN" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981187697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435981187697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9854.v 2 2 " "Found 2 design units, including 2 entities, in source file ad9854.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD9854 " "Found entity 1: AD9854" {  } { { "AD9854.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/AD9854.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981187701 ""} { "Info" "ISGN_ENTITY_NAME" "2 AD9854_CON " "Found entity 2: AD9854_CON" {  } { { "AD9854.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/AD9854.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435981187701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435981187701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPLD_EXTEN " "Elaborating entity \"CPLD_EXTEN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1435981187746 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 -232 -64 472 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1435981187752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9854 AD9854:inst3 " "Elaborating entity \"AD9854\" for hierarchy \"AD9854:inst3\"" {  } { { "CPLD_EXTEN.bdf" "inst3" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 432 624 864 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981187771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst\"" {  } { { "CPLD_EXTEN.bdf" "inst" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 168 320 536 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981187775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst26 " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst26\"" {  } { { "CPLD_EXTEN.bdf" "inst26" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 280 40 248 424 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981187779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9854_CON AD9854_CON:inst4 " "Elaborating entity \"AD9854_CON\" for hierarchy \"AD9854_CON:inst4\"" {  } { { "CPLD_EXTEN.bdf" "inst4" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 312 648 848 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981187782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_SEND_DATA BUFF_SEND_DATA:inst11 " "Elaborating entity \"BUFF_SEND_DATA\" for hierarchy \"BUFF_SEND_DATA:inst11\"" {  } { { "CPLD_EXTEN.bdf" "inst11" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 520 240 488 632 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981187785 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT FPGA2MCU.v(55) " "Verilog HDL Always Construct warning at FPGA2MCU.v(55): inferring latch(es) for variable \"DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1435981187787 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FINISH FPGA2MCU.v(55) " "Verilog HDL Always Construct warning at FPGA2MCU.v(55): inferring latch(es) for variable \"FINISH\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1435981187787 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FINISH FPGA2MCU.v(55) " "Inferred latch for \"FINISH\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187787 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[0\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187787 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[1\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187787 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[2\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187787 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[3\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187787 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[4\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187788 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[5\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187788 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[6\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187788 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[7\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187788 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[8\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187788 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[9\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187788 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[10\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187788 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[11\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187788 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[12\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187788 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[13\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187788 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[14\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187789 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] FPGA2MCU.v(55) " "Inferred latch for \"DATA_OUT\[15\]\" at FPGA2MCU.v(55)" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435981187789 "|CPLD_EXTEN|BUFF_SEND_DATA:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF BUFF:inst1 " "Elaborating entity \"BUFF\" for hierarchy \"BUFF:inst1\"" {  } { { "CPLD_EXTEN.bdf" "inst1" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 520 -176 72 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435981187790 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en2 FPGA2MCU.v(72) " "Verilog HDL or VHDL warning at FPGA2MCU.v(72): object \"en2\" assigned a value but never read" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435981187792 "|CPLD_EXTEN|BUFF:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_RD VCC " "Pin \"DAC_RD\" is stuck at VCC" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 552 912 1088 568 "DAC_RD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1435981188267 "|CPLD_EXTEN|DAC_RD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1435981188267 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[5\] AD_IN\[13\] " "Output pin \"DAC_ADDR\[5\]\" driven by bidirectional pin \"AD_IN\[13\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188270 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[4\] AD_IN\[12\] " "Output pin \"DAC_ADDR\[4\]\" driven by bidirectional pin \"AD_IN\[12\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188270 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[3\] AD_IN\[11\] " "Output pin \"DAC_ADDR\[3\]\" driven by bidirectional pin \"AD_IN\[11\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188270 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[2\] AD_IN\[10\] " "Output pin \"DAC_ADDR\[2\]\" driven by bidirectional pin \"AD_IN\[10\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188271 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[1\] AD_IN\[9\] " "Output pin \"DAC_ADDR\[1\]\" driven by bidirectional pin \"AD_IN\[9\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188271 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_ADDR\[0\] AD_IN\[8\] " "Output pin \"DAC_ADDR\[0\]\" driven by bidirectional pin \"AD_IN\[8\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 896 1079 472 "DAC_ADDR\[5..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188271 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[7\] AD_IN\[7\] " "Output pin \"DAC_DAT\[7\]\" driven by bidirectional pin \"AD_IN\[7\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188271 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[6\] AD_IN\[6\] " "Output pin \"DAC_DAT\[6\]\" driven by bidirectional pin \"AD_IN\[6\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188272 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[5\] AD_IN\[5\] " "Output pin \"DAC_DAT\[5\]\" driven by bidirectional pin \"AD_IN\[5\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188272 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[4\] AD_IN\[4\] " "Output pin \"DAC_DAT\[4\]\" driven by bidirectional pin \"AD_IN\[4\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188272 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[3\] AD_IN\[3\] " "Output pin \"DAC_DAT\[3\]\" driven by bidirectional pin \"AD_IN\[3\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188272 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[2\] AD_IN\[2\] " "Output pin \"DAC_DAT\[2\]\" driven by bidirectional pin \"AD_IN\[2\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188272 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[1\] AD_IN\[1\] " "Output pin \"DAC_DAT\[1\]\" driven by bidirectional pin \"AD_IN\[1\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188273 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "DAC_DAT\[0\] AD_IN\[0\] " "Output pin \"DAC_DAT\[0\]\" driven by bidirectional pin \"AD_IN\[0\]\" cannot be tri-stated" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 472 896 1072 488 "DAC_DAT\[7..0\]" "" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 320 -200 -24 336 "AD_IN\[15..0\]" "" } { 568 -240 -166 584 "AD_IN\[15..0\]" "" } { 536 488 562 552 "AD_IN\[15..0\]" "" } { 480 560 634 496 "AD_IN\[15..0\]" "" } { 360 584 658 376 "AD_IN\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1435981188273 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 456 -232 -64 472 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435981188309 "|CPLD_EXTEN|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1435981188309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1435981188311 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1435981188311 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1435981188311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1435981188311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1435981188311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/output_files/CPLD_EXTEN.map.smsg " "Generated suppressed messages file E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/output_files/CPLD_EXTEN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1435981188405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435981188456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 11:39:48 2015 " "Processing ended: Sat Jul 04 11:39:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435981188456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435981188456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435981188456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435981188456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435981189855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435981189856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 11:39:49 2015 " "Processing started: Sat Jul 04 11:39:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435981189856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1435981189856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPLD_EXTEN -c CPLD_EXTEN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPLD_EXTEN -c CPLD_EXTEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1435981189857 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1435981189983 ""}
{ "Info" "0" "" "Project  = CPLD_EXTEN" {  } {  } 0 0 "Project  = CPLD_EXTEN" 0 0 "Fitter" 0 0 1435981189985 ""}
{ "Info" "0" "" "Revision = CPLD_EXTEN" {  } {  } 0 0 "Revision = CPLD_EXTEN" 0 0 "Fitter" 0 0 1435981189985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1435981190068 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPLD_EXTEN EPM240T100C5 " "Selected device EPM240T100C5 for design \"CPLD_EXTEN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1435981190083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1435981190171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1435981190171 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1435981190255 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435981190426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435981190426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435981190426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435981190426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435981190426 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1435981190426 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1435981190542 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPLD_EXTEN.sdc " "Synopsys Design Constraints File file not found: 'CPLD_EXTEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1435981190543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1435981190543 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1435981190548 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1435981190548 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435981190548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435981190548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         NADV " "   1.000         NADV" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435981190548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          NWE " "   1.000          NWE" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435981190548 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 SAVE_ADDR:inst26\|ADDR\[0\] " "   1.000 SAVE_ADDR:inst26\|ADDR\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1435981190548 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1435981190548 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1435981190551 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1435981190552 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1435981190555 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "NADV Global clock " "Automatically promoted signal \"NADV\" to use Global clock" {  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 304 -192 -24 320 "NADV" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1435981190560 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "NADV " "Pin \"NADV\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NADV } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 304 -192 -24 320 "NADV" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1435981190560 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "NWE Global clock " "Automatically promoted some destinations of signal \"NWE\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "AD9854:inst3\|WR~0 " "Destination \"AD9854:inst3\|WR~0\" may be non-global or may not use global clock" {  } { { "AD9854.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/AD9854.v" 2 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""}  } { { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 440 -232 -64 456 "NWE" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1435981190561 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "NWE " "Pin \"NWE\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NWE } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NWE" } } } } { "CPLD_EXTEN.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/CPLD_EXTEN.bdf" { { 440 -232 -64 456 "NWE" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1435981190561 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "SELECT_ADDR:inst\|Equal0~6 Global clock " "Automatically promoted some destinations of signal \"SELECT_ADDR:inst\|Equal0~6\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF:inst1\|DATA_OUT\[13\] " "Destination \"BUFF:inst1\|DATA_OUT\[13\]\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF:inst1\|DATA_OUT\[12\] " "Destination \"BUFF:inst1\|DATA_OUT\[12\]\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF:inst1\|DATA_OUT\[11\] " "Destination \"BUFF:inst1\|DATA_OUT\[11\]\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF:inst1\|DATA_OUT\[10\] " "Destination \"BUFF:inst1\|DATA_OUT\[10\]\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF:inst1\|DATA_OUT\[9\] " "Destination \"BUFF:inst1\|DATA_OUT\[9\]\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF:inst1\|DATA_OUT\[8\] " "Destination \"BUFF:inst1\|DATA_OUT\[8\]\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF:inst1\|DATA_OUT\[7\] " "Destination \"BUFF:inst1\|DATA_OUT\[7\]\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF:inst1\|DATA_OUT\[6\] " "Destination \"BUFF:inst1\|DATA_OUT\[6\]\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF:inst1\|DATA_OUT\[5\] " "Destination \"BUFF:inst1\|DATA_OUT\[5\]\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "BUFF:inst1\|DATA_OUT\[4\] " "Destination \"BUFF:inst1\|DATA_OUT\[4\]\" may be non-global or may not use global clock" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 73 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1435981190561 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1435981190561 ""}  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/FPGA2MCU.v" 22 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1435981190561 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1435981190563 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1435981190564 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1435981190579 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1435981190579 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1435981190610 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1435981190611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1435981190611 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1435981190611 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435981190649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1435981190773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435981190882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1435981190897 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1435981191294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435981191295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1435981191327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1435981191587 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1435981191587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435981191774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1435981191776 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1435981191776 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1435981191783 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435981191788 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1435981191831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/output_files/CPLD_EXTEN.fit.smsg " "Generated suppressed messages file E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/CPLD_EXTERN/output_files/CPLD_EXTEN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1435981191926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435981191995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 11:39:51 2015 " "Processing ended: Sat Jul 04 11:39:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435981191995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435981191995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435981191995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1435981191995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1435981193188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435981193189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 11:39:52 2015 " "Processing started: Sat Jul 04 11:39:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435981193189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1435981193189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPLD_EXTEN -c CPLD_EXTEN " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPLD_EXTEN -c CPLD_EXTEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1435981193189 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1435981193564 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1435981193574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435981193880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 11:39:53 2015 " "Processing ended: Sat Jul 04 11:39:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435981193880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435981193880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435981193880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1435981193880 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1435981194496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1435981195278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435981195279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 11:39:54 2015 " "Processing started: Sat Jul 04 11:39:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435981195279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435981195279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPLD_EXTEN -c CPLD_EXTEN " "Command: quartus_sta CPLD_EXTEN -c CPLD_EXTEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435981195279 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1435981195416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435981195612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1435981195696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1435981195696 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1435981195782 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1435981196021 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1435981196175 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPLD_EXTEN.sdc " "Synopsys Design Constraints File file not found: 'CPLD_EXTEN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1435981196201 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1435981196202 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NADV NADV " "create_clock -period 1.000 -name NADV NADV" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196203 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SAVE_ADDR:inst26\|ADDR\[0\] SAVE_ADDR:inst26\|ADDR\[0\] " "create_clock -period 1.000 -name SAVE_ADDR:inst26\|ADDR\[0\] SAVE_ADDR:inst26\|ADDR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196203 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NWE NWE " "create_clock -period 1.000 -name NWE NWE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196203 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196203 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1435981196206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1435981196220 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1435981196226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.095 " "Worst-case setup slack is -8.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.095      -147.857 NWE  " "   -8.095      -147.857 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108       -28.998 SAVE_ADDR:inst26\|ADDR\[0\]  " "   -2.108       -28.998 SAVE_ADDR:inst26\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435981196229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.037 " "Worst-case hold slack is -3.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.037       -32.350 NWE  " "   -3.037       -32.350 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328         0.000 SAVE_ADDR:inst26\|ADDR\[0\]  " "    0.328         0.000 SAVE_ADDR:inst26\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435981196238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1435981196244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1435981196248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 NADV  " "   -2.289        -2.289 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 NWE  " "   -2.289        -2.289 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SAVE_ADDR:inst26\|ADDR\[0\]  " "    0.500         0.000 SAVE_ADDR:inst26\|ADDR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1435981196255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1435981196255 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1435981196359 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1435981196397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1435981196398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435981196513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 11:39:56 2015 " "Processing ended: Sat Jul 04 11:39:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435981196513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435981196513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435981196513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435981196513 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435981197212 ""}
