$date
	Sun Oct 23 07:46:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#819036
b10 !
1"
#819038
b10 &
b10 %
1$
#819039
0"
#819042
b1 &
b1 %
1#
#819046
b0 &
0#
b0 %
0$
#1827817
b11110 !
1"
#1827818
b11110 &
b11110 %
1$
#1827819
0"
#1827822
b1111 &
b1111 %
#1827826
b101110 &
b101110 %
#1827830
b10111 &
b10111 %
#1827834
b1000110 &
b1000110 %
#1827838
b100011 &
b100011 %
#1827842
b1101010 &
b1101010 %
#1827846
b110101 &
b110101 %
#1827850
b10100000 &
b10100000 %
#1827854
b1010000 &
b1010000 %
#1827858
b101000 &
b101000 %
#1827862
b10100 &
b10100 %
#1827866
b1010 &
b1010 %
#1827870
b101 &
b101 %
#1827874
b10000 &
b10000 %
#1827878
b1000 &
b1000 %
#1827882
b100 &
b100 %
#1827886
b10 &
b10 %
#1827890
b1 &
b1 %
1#
#1827894
b0 &
0#
b0 %
0$
#2832659
b10 !
1"
#2832662
b10 &
b10 %
1$
#2832663
0"
#2832666
b1 &
b1 %
1#
#2832670
b0 &
0#
b0 %
0$
#4500012
