{"title": "SBIR Phase II: A hardware FPGA implementation of H.265/HEVC low latency video encoder algorithms for professional applications", "id": "1632567"}