#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024dfb1c9310 .scope module, "top_async_fifo" "top_async_fifo" 2 1;
 .timescale 0 0;
P_0000024dfaf16ab0 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
P_0000024dfaf16ae8 .param/l "DEPTH" 0 2 3, +C4<00000000000000000000000000010000>;
v0000024dfb1c3010_0 .var "din", 7 0;
v0000024dfb1c38d0_0 .net "dout", 7 0, v0000024dfaf168a0_0;  1 drivers
v0000024dfb1c2c50_0 .net "empty", 0 0, v0000024dfb1b7280_0;  1 drivers
v0000024dfb1c3330_0 .net "full", 0 0, v0000024dfb1c96d0_0;  1 drivers
v0000024dfb1c36f0_0 .var "rd_clk", 0 0;
v0000024dfb1c3470_0 .var "rd_en", 0 0;
v0000024dfb1c2cf0_0 .var "rst", 0 0;
v0000024dfb1c3790_0 .var "wr_clk", 0 0;
v0000024dfb1c31f0_0 .var "wr_en", 0 0;
S_0000024dfb1c94a0 .scope module, "fifo_inst" "async_fifo" 2 11, 3 1 0, S_0000024dfb1c9310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "rd_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 8 "din";
    .port_info 6 /OUTPUT 8 "dout";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
P_0000024dfaf1bd30 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0000024dfaf1bd68 .param/l "DEPTH" 0 3 3, +C4<00000000000000000000000000010000>;
v0000024dfaf16e00_0 .net "din", 7 0, v0000024dfb1c3010_0;  1 drivers
v0000024dfaf168a0_0 .var "dout", 7 0;
v0000024dfb1b7280_0 .var "empty", 0 0;
v0000024dfb1c9630 .array "fifo_mem", 15 0, 7 0;
v0000024dfb1c96d0_0 .var "full", 0 0;
v0000024dfb1c2660_0 .net "rd_clk", 0 0, v0000024dfb1c36f0_0;  1 drivers
v0000024dfb1c2700_0 .net "rd_en", 0 0, v0000024dfb1c3470_0;  1 drivers
v0000024dfb1c27a0_0 .var "rd_ptr", 4 0;
v0000024dfb1c2840_0 .net "rst", 0 0, v0000024dfb1c2cf0_0;  1 drivers
v0000024dfb1c28e0_0 .net "wr_clk", 0 0, v0000024dfb1c3790_0;  1 drivers
v0000024dfb1c2f70_0 .net "wr_en", 0 0, v0000024dfb1c31f0_0;  1 drivers
v0000024dfb1c3150_0 .var "wr_ptr", 4 0;
E_0000024dfaf193f0 .event posedge, v0000024dfb1c2840_0, v0000024dfb1c2660_0;
E_0000024dfaf197b0 .event posedge, v0000024dfb1c2840_0, v0000024dfb1c28e0_0;
    .scope S_0000024dfb1c94a0;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024dfb1c3150_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024dfb1c27a0_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0000024dfb1c94a0;
T_1 ;
    %wait E_0000024dfaf197b0;
    %load/vec4 v0000024dfb1c2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024dfb1c3150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024dfb1c96d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024dfb1c2f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000024dfb1c96d0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000024dfaf16e00_0;
    %load/vec4 v0000024dfb1c3150_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dfb1c9630, 0, 4;
    %load/vec4 v0000024dfb1c3150_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000024dfb1c3150_0, 0;
    %load/vec4 v0000024dfb1c3150_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0000024dfb1c27a0_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dfb1c96d0_0, 0;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024dfb1b7280_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024dfb1c94a0;
T_2 ;
    %wait E_0000024dfaf193f0;
    %load/vec4 v0000024dfb1c2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024dfb1c27a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dfb1b7280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024dfb1c2700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000024dfb1b7280_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000024dfb1c27a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000024dfb1c9630, 4;
    %assign/vec4 v0000024dfaf168a0_0, 0;
    %load/vec4 v0000024dfb1c27a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000024dfb1c27a0_0, 0;
    %load/vec4 v0000024dfb1c27a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0000024dfb1c3150_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_2.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dfb1b7280_0, 0;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024dfb1c96d0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024dfb1c9310;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000024dfb1c3790_0;
    %inv;
    %store/vec4 v0000024dfb1c3790_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024dfb1c9310;
T_4 ;
    %delay 8, 0;
    %load/vec4 v0000024dfb1c36f0_0;
    %inv;
    %store/vec4 v0000024dfb1c36f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024dfb1c9310;
T_5 ;
    %vpi_call 2 29 "$dumpfile", "waveform_fifo.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024dfb1c9310 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfb1c3790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfb1c36f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfb1c2cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfb1c31f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfb1c3470_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024dfb1c3010_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfb1c2cf0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfb1c31f0_0, 0, 1;
    %load/vec4 v0000024dfb1c3010_0;
    %addi 1, 0, 8;
    %store/vec4 v0000024dfb1c3010_0, 0, 8;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfb1c31f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfb1c3470_0, 0, 1;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfb1c3470_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "top_async_fifo.v";
    "async_fifo.v";
