// Seed: 3248091069
module module_0 (
    input tri id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    output wor id_7#(
        .id_19(1),
        .id_20(-1),
        .id_21(1),
        .sum  (1),
        .id_22(1),
        .id_23(1)
    ),
    input tri1 id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri id_11,
    input supply1 id_12,
    input tri1 id_13,
    output tri id_14,
    input tri0 id_15,
    input wor id_16,
    input wire id_17
);
  assign id_21 = -1'b0;
  always_comb id_19 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input wor id_3,
    output tri id_4
);
  wire id_6;
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_4,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_17 = 0;
endmodule
