#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan 25 10:01:33 2021
# Process ID: 15048
# Current directory: D:/SmartCamera-master/SmartCamera-master/HLS_COMMON/Background_subtractor/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/Background_subtractor/xsim_script.tcl}
# Log file: D:/SmartCamera-master/SmartCamera-master/HLS_COMMON/Background_subtractor/solution1/sim/verilog/xsim.log
# Journal file: D:/SmartCamera-master/SmartCamera-master/HLS_COMMON/Background_subtractor/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/Background_subtractor/xsim_script.tcl
# xsim {Background_subtractor} -autoloadwcfg -tclbatch {Background_subtractor.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source Background_subtractor.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set stream_out_group [add_wave_group stream_out(axis) -into $coutputgroup]
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/stream_out_V_TREADY -into $stream_out_group -color #ffff00 -radix hex
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/stream_out_V_TVALID -into $stream_out_group -color #ffff00 -radix hex
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/stream_out_V_TDATA -into $stream_out_group -radix hex
## set frame_done_group [add_wave_group frame_done(wire) -into $coutputgroup]
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/frame_done_V -into $frame_done_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set enable_group [add_wave_group enable(wire) -into $cinputgroup]
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/enable_V -into $enable_group -radix hex
## set stream_in_group [add_wave_group stream_in(axis) -into $cinputgroup]
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/stream_in_V_TREADY -into $stream_in_group -color #ffff00 -radix hex
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/stream_in_V_TVALID -into $stream_in_group -color #ffff00 -radix hex
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/stream_in_V_TDATA -into $stream_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/ap_start -into $blocksiggroup
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/ap_done -into $blocksiggroup
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/ap_idle -into $blocksiggroup
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_Background_subtractor_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_Background_subtractor_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_Background_subtractor_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_Background_subtractor_top/LENGTH_stream_in_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_Background_subtractor_top/LENGTH_enable_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_Background_subtractor_top/LENGTH_frame_done_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_Background_subtractor_top/LENGTH_stream_out_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_stream_out_group [add_wave_group stream_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_Background_subtractor_top/stream_out_V_TREADY -into $tb_stream_out_group -color #ffff00 -radix hex
## add_wave /apatb_Background_subtractor_top/stream_out_V_TVALID -into $tb_stream_out_group -color #ffff00 -radix hex
## add_wave /apatb_Background_subtractor_top/stream_out_V_TDATA -into $tb_stream_out_group -radix hex
## set tb_frame_done_group [add_wave_group frame_done(wire) -into $tbcoutputgroup]
## add_wave /apatb_Background_subtractor_top/frame_done_V -into $tb_frame_done_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_enable_group [add_wave_group enable(wire) -into $tbcinputgroup]
## add_wave /apatb_Background_subtractor_top/enable_V -into $tb_enable_group -radix hex
## set tb_stream_in_group [add_wave_group stream_in(axis) -into $tbcinputgroup]
## add_wave /apatb_Background_subtractor_top/stream_in_V_TREADY -into $tb_stream_in_group -color #ffff00 -radix hex
## add_wave /apatb_Background_subtractor_top/stream_in_V_TVALID -into $tb_stream_in_group -color #ffff00 -radix hex
## add_wave /apatb_Background_subtractor_top/stream_in_V_TDATA -into $tb_stream_in_group -radix hex
## save_wave_config Background_subtractor.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_Background_subtractor_top/AESL_inst_Background_subtractor/Background_subtrabkb_U1/Background_subtractor_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: D:\Vivado\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "755000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 795 ns : File "D:/SmartCamera-master/SmartCamera-master/HLS_COMMON/Background_subtractor/solution1/sim/verilog/Background_subtractor.autotb.v" Line 362
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jan 25 10:01:40 2021...
