<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p536" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_536{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_536{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_536{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_536{left:69px;bottom:1084px;letter-spacing:-0.08px;}
#t5_536{left:155px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_536{left:69px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_536{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t8_536{left:69px;bottom:1025px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t9_536{left:69px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_536{left:69px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_536{left:69px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tc_536{left:69px;bottom:953px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_536{left:69px;bottom:936px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_536{left:69px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_536{left:69px;bottom:903px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_536{left:69px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_536{left:69px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_536{left:69px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tj_536{left:69px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tk_536{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_536{left:69px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tm_536{left:69px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_536{left:69px;bottom:529px;letter-spacing:-0.13px;word-spacing:-0.93px;}
#to_536{left:69px;bottom:512px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tp_536{left:69px;bottom:495px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tq_536{left:69px;bottom:445px;letter-spacing:-0.09px;}
#tr_536{left:154px;bottom:445px;letter-spacing:-0.1px;word-spacing:0.02px;}
#ts_536{left:69px;bottom:424px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#tt_536{left:69px;bottom:407px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_536{left:69px;bottom:381px;}
#tv_536{left:95px;bottom:384px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tw_536{left:69px;bottom:358px;}
#tx_536{left:95px;bottom:361px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ty_536{left:69px;bottom:303px;letter-spacing:0.12px;}
#tz_536{left:151px;bottom:303px;letter-spacing:0.15px;word-spacing:0.01px;}
#t10_536{left:69px;bottom:282px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#t11_536{left:69px;bottom:265px;letter-spacing:-0.13px;word-spacing:-0.58px;}
#t12_536{left:69px;bottom:248px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t13_536{left:69px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_536{left:69px;bottom:210px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t15_536{left:69px;bottom:193px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t16_536{left:340px;bottom:831px;letter-spacing:0.11px;word-spacing:0.03px;}
#t17_536{left:416px;bottom:831px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t18_536{left:77px;bottom:810px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t19_536{left:315px;bottom:810px;letter-spacing:-0.12px;word-spacing:-1.69px;}
#t1a_536{left:315px;bottom:794px;letter-spacing:-0.13px;}
#t1b_536{left:446px;bottom:810px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1c_536{left:446px;bottom:794px;letter-spacing:-0.13px;}
#t1d_536{left:551px;bottom:810px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1e_536{left:77px;bottom:770px;letter-spacing:-0.14px;}
#t1f_536{left:171px;bottom:770px;letter-spacing:-0.14px;}
#t1g_536{left:315px;bottom:770px;letter-spacing:-0.12px;}
#t1h_536{left:446px;bottom:770px;letter-spacing:-0.12px;}
#t1i_536{left:551px;bottom:770px;letter-spacing:-0.11px;}
#t1j_536{left:551px;bottom:753px;letter-spacing:-0.11px;}
#t1k_536{left:551px;bottom:736px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t1l_536{left:551px;bottom:719px;letter-spacing:-0.11px;}
#t1m_536{left:171px;bottom:745px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_536{left:77px;bottom:695px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_536{left:171px;bottom:695px;letter-spacing:-0.12px;}
#t1p_536{left:315px;bottom:695px;letter-spacing:-0.12px;}
#t1q_536{left:446px;bottom:695px;letter-spacing:-0.12px;}
#t1r_536{left:551px;bottom:695px;letter-spacing:-0.15px;}
#t1s_536{left:171px;bottom:671px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_536{left:171px;bottom:646px;letter-spacing:-0.1px;}

.s1_536{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_536{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_536{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_536{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_536{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_536{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_536{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_536{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_536{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts536" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg536Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg536" style="-webkit-user-select: none;"><object width="935" height="1210" data="536/536.svg" type="image/svg+xml" id="pdf536" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_536" class="t s1_536">2-12 </span><span id="t2_536" class="t s1_536">Vol. 2A </span>
<span id="t3_536" class="t s2_536">INSTRUCTION FORMAT </span>
<span id="t4_536" class="t s3_536">2.2.1.6 </span><span id="t5_536" class="t s3_536">RIP-Relative Addressing </span>
<span id="t6_536" class="t s4_536">A new addressing form, RIP-relative (relative instruction-pointer) addressing, is implemented in 64-bit mode. An </span>
<span id="t7_536" class="t s4_536">effective address is formed by adding displacement to the 64-bit RIP of the next instruction. </span>
<span id="t8_536" class="t s4_536">In IA-32 architecture and compatibility mode, addressing relative to the instruction pointer is available only with </span>
<span id="t9_536" class="t s4_536">control-transfer instructions. In 64-bit mode, instructions that use ModR/M addressing can use RIP-relative </span>
<span id="ta_536" class="t s4_536">addressing. Without RIP-relative addressing, all ModR/M modes address memory relative to zero. </span>
<span id="tb_536" class="t s4_536">RIP-relative addressing allows specific ModR/M modes to address memory relative to the 64-bit RIP using a signed </span>
<span id="tc_536" class="t s4_536">32-bit displacement. This provides an offset range of Â±2GB from the RIP. Table 2-7 shows the ModR/M and SIB </span>
<span id="td_536" class="t s4_536">encodings for RIP-relative addressing. Redundant forms of 32-bit displacement-addressing exist in the current </span>
<span id="te_536" class="t s4_536">ModR/M and SIB encodings. There is one ModR/M encoding and there are several SIB encodings. RIP-relative </span>
<span id="tf_536" class="t s4_536">addressing is encoded using a redundant form. </span>
<span id="tg_536" class="t s4_536">In 64-bit mode, the ModR/M Disp32 (32-bit displacement) encoding is re-defined to be RIP+Disp32 rather than </span>
<span id="th_536" class="t s4_536">displacement-only. See Table 2-7. </span>
<span id="ti_536" class="t s4_536">The ModR/M encoding for RIP-relative addressing does not depend on using a prefix. Specifically, the r/m bit field </span>
<span id="tj_536" class="t s4_536">encoding of 101B (used to select RIP-relative addressing) is not affected by the REX prefix. For example, selecting </span>
<span id="tk_536" class="t s4_536">R13 (REX.B = 1, r/m = 101B) with mod = 00B still results in RIP-relative addressing. The 4-bit r/m field of REX.B </span>
<span id="tl_536" class="t s4_536">combined with ModR/M is not fully decoded. In order to address R13 with no displacement, software must encode </span>
<span id="tm_536" class="t s4_536">R13 + 0 using a 1-byte displacement of zero. </span>
<span id="tn_536" class="t s4_536">RIP-relative addressing is enabled by 64-bit mode, not by a 64-bit address-size. The use of the address-size prefix </span>
<span id="to_536" class="t s4_536">does not disable RIP-relative addressing. The effect of the address-size prefix is to truncate and zero-extend the </span>
<span id="tp_536" class="t s4_536">computed effective address to 32 bits. </span>
<span id="tq_536" class="t s3_536">2.2.1.7 </span><span id="tr_536" class="t s3_536">Default 64-Bit Operand Size </span>
<span id="ts_536" class="t s4_536">In 64-bit mode, two groups of instructions have a default operand size of 64 bits (do not need a REX prefix for this </span>
<span id="tt_536" class="t s4_536">operand size). These are: </span>
<span id="tu_536" class="t s5_536">â¢ </span><span id="tv_536" class="t s4_536">Near branches. </span>
<span id="tw_536" class="t s5_536">â¢ </span><span id="tx_536" class="t s4_536">All instructions, except far branches, that implicitly reference the RSP. </span>
<span id="ty_536" class="t s6_536">2.2.2 </span><span id="tz_536" class="t s6_536">Additional Encodings for Control and Debug Registers </span>
<span id="t10_536" class="t s4_536">In 64-bit mode, more encodings for control and debug registers are available. The REX.R bit is used to modify the </span>
<span id="t11_536" class="t s4_536">ModR/M reg field when that field encodes a control or debug register (see Table 2-4). These encodings enable the </span>
<span id="t12_536" class="t s4_536">processor to address CR8-CR15 and DR8- DR15. An additional control register (CR8) is defined in 64-bit mode. CR8 </span>
<span id="t13_536" class="t s4_536">becomes the Task Priority Register (TPR). </span>
<span id="t14_536" class="t s4_536">In the first implementation of IA-32e mode, CR9-CR15 and DR8-DR15 are not implemented. Any attempt to access </span>
<span id="t15_536" class="t s4_536">unimplemented registers results in an invalid-opcode exception (#UD). </span>
<span id="t16_536" class="t s7_536">Table 2-7. </span><span id="t17_536" class="t s7_536">RIP-Relative Addressing </span>
<span id="t18_536" class="t s8_536">ModR/M and SIB Sub-field Encodings </span><span id="t19_536" class="t s8_536">Compatibility Mode </span>
<span id="t1a_536" class="t s8_536">Operation </span>
<span id="t1b_536" class="t s8_536">64-bit Mode </span>
<span id="t1c_536" class="t s8_536">Operation </span>
<span id="t1d_536" class="t s8_536">Additional Implications in 64-bit mode </span>
<span id="t1e_536" class="t s9_536">ModR/M Byte </span><span id="t1f_536" class="t s9_536">mod = 00 </span><span id="t1g_536" class="t s9_536">Disp32 </span><span id="t1h_536" class="t s9_536">RIP + Disp32 </span><span id="t1i_536" class="t s9_536">In 64-bit mode, if one wants to use a Disp32 </span>
<span id="t1j_536" class="t s9_536">without specifying a base register, one can use a </span>
<span id="t1k_536" class="t s9_536">SIB byte encoding (indicated by ModR/M.r/m=100) </span>
<span id="t1l_536" class="t s9_536">as described in the next row. </span>
<span id="t1m_536" class="t s9_536">r/m = 101 (none) </span>
<span id="t1n_536" class="t s9_536">SIB Byte </span><span id="t1o_536" class="t s9_536">base = 101 (none) </span><span id="t1p_536" class="t s9_536">If mod = 00, Disp32 </span><span id="t1q_536" class="t s9_536">Same as legacy </span><span id="t1r_536" class="t s9_536">None </span>
<span id="t1s_536" class="t s9_536">index = 100 (none) </span>
<span id="t1t_536" class="t s9_536">scale = 0, 1, 2, 4 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
