../../../spiMon/uart16550/rtl/raminfr.v
../../../spiMon/uart16550/rtl/uart_transmitter.v
../../../spiMon/uart16550/rtl/uart_wb.v
../../../spiMon/uart16550/rtl/uart_tfifo.v
../../../spiMon/uart16550/rtl/uart_sync_flops.v
../../../spiMon/uart16550/rtl/uart_rfifo.v
../../../spiMon/uart16550/rtl/uart_regs.v
../../../spiMon/uart16550/rtl/uart_receiver.v
../../../spiMon/uart16550/rtl/uart_debug_if.v
../../../spiMon/uart16550/rtl/uart_top.v

../rtl/dpMem_dc.v
../rtl/fifoRTL.v
../rtl/uartAccess.v
../rtl/uart_simple.v

../rtl/spi_simple.v
../rtl/spiInSM.v
../rtl/qspiMonitor.v

../model/uartHostModel.v
../model/spiTrafficModel.v

../bench/testHarness.v
../bench/testCase0.v



+incdir+../rtl 
+incdir+../bench
+incdir+../model
+incdir+../../../includes
+incdir+../../../spiMon/uart16550/rtl

+define+SIM_COMPILE
+define+ICARUS_COMPILE

