# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: NALINI P
RegisterNumber:  23009745
*/

## Output:
## code:
![image](https://github.com/Nalini23009745/Experiment--02-Implementation-of-combinational-logic-/assets/149347484/e542c151-9157-4246-b4da-b95837ac69d3)

## truth table

![image](https://github.com/Nalini23009745/Experiment--02-Implementation-of-combinational-logic-/assets/149347484/b6e3e85b-3ee2-45e8-8868-077c3c50674b)


## RTL diagram

![image](https://github.com/Nalini23009745/Experiment--02-Implementation-of-combinational-logic-/assets/149347484/4bf1eb82-eb86-4bce-b8f2-72bda9658e56)


## Timing Diagram

![image](https://github.com/Nalini23009745/Experiment--02-Implementation-of-combinational-logic-/assets/149347484/7b3011d1-341d-4cdd-b993-c1b8a597f8df)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
