Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 02:51:32 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/wGenerator_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------+
|      Characteristics      |                             Path #1                             |
+---------------------------+-----------------------------------------------------------------+
| Requirement               | 10.000                                                          |
| Path Delay                | 2.807                                                           |
| Logic Delay               | 0.854(31%)                                                      |
| Net Delay                 | 1.953(69%)                                                      |
| Clock Skew                | -0.039                                                          |
| Slack                     | 6.952                                                           |
| Clock Uncertainty         | 0.035                                                           |
| Clock Pair Classification | Timed                                                           |
| Clock Delay Group         | Same Clock                                                      |
| Logic Levels              | 3                                                               |
| Routes                    | 4                                                               |
| Logical Path              | FDRE/C-(12)-LUT2-(2)-LUT6-(5)-LUT4-(1)-FDRE/D                   |
| Start Point Clock         | ap_clk                                                          |
| End Point Clock           | ap_clk                                                          |
| DSP Block                 | None                                                            |
| RAM Registers             | None-None                                                       |
| IO Crossings              | 0                                                               |
| Config Crossings          | 0                                                               |
| SLR Crossings             | 0                                                               |
| PBlocks                   | 0                                                               |
| High Fanout               | 12                                                              |
| ASYNC REG                 | 0                                                               |
| Dont Touch                | 0                                                               |
| Mark Debug                | 0                                                               |
| Start Point Pin Primitive | FDRE/C                                                          |
| End Point Pin Primitive   | FDRE/D                                                          |
| Start Point Pin           | grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/C |
| End Point Pin             | grp_wGenerator_Pipeline_VITIS_LOOP_9_1_fu_24_ap_start_reg_reg/D |
+---------------------------+-----------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (148, 99)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+---+
| End Point Clock | Requirement |  0 |  1 |  2 | 3 |
+-----------------+-------------+----+----+----+---+
| ap_clk          | 10.000ns    | 58 | 93 | 18 | 5 |
+-----------------+-------------+----+----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 174 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No router congested regions found.
** No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


