<stg><name>lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2</name>


<trans_list>

<trans id="703" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %zext_ln8_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="zext_ln8_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %sext_ln8_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln8_1

]]></Node>
<StgValue><ssdm name="sext_ln8_1_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %mul_ln8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln8

]]></Node>
<StgValue><ssdm name="mul_ln8_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="7">
<![CDATA[
newFuncRoot:6 %zext_ln8_1_cast = sext i7 %zext_ln8_1_read

]]></Node>
<StgValue><ssdm name="zext_ln8_1_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:7 %zext_ln8_1_cast_cast = zext i8 %zext_ln8_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln8_1_cast_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="7">
<![CDATA[
newFuncRoot:8 %sext_ln8_1_cast = sext i7 %sext_ln8_1_read

]]></Node>
<StgValue><ssdm name="sext_ln8_1_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i16 0, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln9 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln10 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten_load = load i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i:1 %icmp_ln9 = icmp_eq  i16 %indvar_flatten_load, i16 %mul_ln8_read

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i:2 %add_ln9 = add i16 %indvar_flatten_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln9 = br i1 %icmp_ln9, void %for.inc9.i, void %_Z20convert_to_circulantP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA256_S2_i.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc9.i:0 %j_load = load i8 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc9.i:1 %i_load = load i8 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc9.i:4 %icmp_ln10 = icmp_eq  i8 %j_load, i8 %sext_ln8_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc9.i:5 %select_ln9 = select i1 %icmp_ln10, i8 0, i8 %j_load

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc9.i:6 %add_ln9_1 = add i8 %i_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc9.i:7 %select_ln9_1 = select i1 %icmp_ln10, i8 %add_ln9_1, i8 %i_load

]]></Node>
<StgValue><ssdm name="select_ln9_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="8">
<![CDATA[
for.inc9.i:209 %zext_ln10 = zext i8 %select_ln9_1

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="8">
<![CDATA[
for.inc9.i:211 %zext_ln12_1 = zext i8 %select_ln9

]]></Node>
<StgValue><ssdm name="zext_ln12_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:212 %add_ln12 = add i9 %zext_ln12_1, i9 %zext_ln10

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0" op_32_bw="8" op_33_bw="0" op_34_bw="8" op_35_bw="0" op_36_bw="8" op_37_bw="0" op_38_bw="8" op_39_bw="0" op_40_bw="8" op_41_bw="0" op_42_bw="8" op_43_bw="0" op_44_bw="8" op_45_bw="0" op_46_bw="8" op_47_bw="0" op_48_bw="8" op_49_bw="0" op_50_bw="8" op_51_bw="0" op_52_bw="8" op_53_bw="0" op_54_bw="8" op_55_bw="0" op_56_bw="8" op_57_bw="0" op_58_bw="8" op_59_bw="0" op_60_bw="8" op_61_bw="0" op_62_bw="8" op_63_bw="0" op_64_bw="8" op_65_bw="0" op_66_bw="8" op_67_bw="0" op_68_bw="8" op_69_bw="0" op_70_bw="8" op_71_bw="0" op_72_bw="8" op_73_bw="0" op_74_bw="8" op_75_bw="0" op_76_bw="8" op_77_bw="0" op_78_bw="8" op_79_bw="0" op_80_bw="8" op_81_bw="0" op_82_bw="8" op_83_bw="0" op_84_bw="8" op_85_bw="0" op_86_bw="8" op_87_bw="0" op_88_bw="8" op_89_bw="0" op_90_bw="8" op_91_bw="0" op_92_bw="8" op_93_bw="0" op_94_bw="8" op_95_bw="0" op_96_bw="8" op_97_bw="0" op_98_bw="8" op_99_bw="0" op_100_bw="8" op_101_bw="0" op_102_bw="8" op_103_bw="0" op_104_bw="8" op_105_bw="0" op_106_bw="8" op_107_bw="0" op_108_bw="8" op_109_bw="0" op_110_bw="8" op_111_bw="0" op_112_bw="8" op_113_bw="0" op_114_bw="8" op_115_bw="0" op_116_bw="8" op_117_bw="0" op_118_bw="8" op_119_bw="0" op_120_bw="8" op_121_bw="0" op_122_bw="8" op_123_bw="0" op_124_bw="8" op_125_bw="0" op_126_bw="8" op_127_bw="0" op_128_bw="8" op_129_bw="0" op_130_bw="8" op_131_bw="0" op_132_bw="8" op_133_bw="0" op_134_bw="8" op_135_bw="0" op_136_bw="8" op_137_bw="0" op_138_bw="8" op_139_bw="0" op_140_bw="8" op_141_bw="0" op_142_bw="8" op_143_bw="0" op_144_bw="8" op_145_bw="0" op_146_bw="8" op_147_bw="0" op_148_bw="8" op_149_bw="0" op_150_bw="8" op_151_bw="0" op_152_bw="8" op_153_bw="0" op_154_bw="8" op_155_bw="0" op_156_bw="8" op_157_bw="0" op_158_bw="8" op_159_bw="0" op_160_bw="8" op_161_bw="0" op_162_bw="8" op_163_bw="0" op_164_bw="8" op_165_bw="0" op_166_bw="8" op_167_bw="0" op_168_bw="8" op_169_bw="0" op_170_bw="8" op_171_bw="0" op_172_bw="8" op_173_bw="0" op_174_bw="8" op_175_bw="0" op_176_bw="8" op_177_bw="0" op_178_bw="8" op_179_bw="0" op_180_bw="8" op_181_bw="0" op_182_bw="8" op_183_bw="0" op_184_bw="8" op_185_bw="0" op_186_bw="8" op_187_bw="0" op_188_bw="8" op_189_bw="0" op_190_bw="8" op_191_bw="0" op_192_bw="8" op_193_bw="0" op_194_bw="8" op_195_bw="0" op_196_bw="8" op_197_bw="0" op_198_bw="8" op_199_bw="0" op_200_bw="8" op_201_bw="0" op_202_bw="8" op_203_bw="0" op_204_bw="8" op_205_bw="0" op_206_bw="8" op_207_bw="0" op_208_bw="8" op_209_bw="0" op_210_bw="8" op_211_bw="0" op_212_bw="8" op_213_bw="0" op_214_bw="8" op_215_bw="0" op_216_bw="8" op_217_bw="0" op_218_bw="8" op_219_bw="0" op_220_bw="8" op_221_bw="0" op_222_bw="8" op_223_bw="0" op_224_bw="8" op_225_bw="0" op_226_bw="8" op_227_bw="0" op_228_bw="8" op_229_bw="0" op_230_bw="8" op_231_bw="0" op_232_bw="8" op_233_bw="0" op_234_bw="8" op_235_bw="0" op_236_bw="8" op_237_bw="0" op_238_bw="8" op_239_bw="0" op_240_bw="8" op_241_bw="0" op_242_bw="8" op_243_bw="0" op_244_bw="8" op_245_bw="0" op_246_bw="8" op_247_bw="0" op_248_bw="8" op_249_bw="0" op_250_bw="8" op_251_bw="0" op_252_bw="8" op_253_bw="0" op_254_bw="8" op_255_bw="0" op_256_bw="8" op_257_bw="0" op_258_bw="8" op_259_bw="0" op_260_bw="8" op_261_bw="0" op_262_bw="8" op_263_bw="0" op_264_bw="8" op_265_bw="0" op_266_bw="8" op_267_bw="0" op_268_bw="8" op_269_bw="0" op_270_bw="8" op_271_bw="0" op_272_bw="8" op_273_bw="0" op_274_bw="8" op_275_bw="0" op_276_bw="8" op_277_bw="0" op_278_bw="8" op_279_bw="0" op_280_bw="8" op_281_bw="0" op_282_bw="8" op_283_bw="0" op_284_bw="8" op_285_bw="0" op_286_bw="8" op_287_bw="0" op_288_bw="8" op_289_bw="0" op_290_bw="8" op_291_bw="0" op_292_bw="8" op_293_bw="0" op_294_bw="8" op_295_bw="0" op_296_bw="8" op_297_bw="0" op_298_bw="8" op_299_bw="0" op_300_bw="8" op_301_bw="0" op_302_bw="8" op_303_bw="0" op_304_bw="8" op_305_bw="0" op_306_bw="8" op_307_bw="0" op_308_bw="8" op_309_bw="0" op_310_bw="8" op_311_bw="0" op_312_bw="8" op_313_bw="0" op_314_bw="8" op_315_bw="0" op_316_bw="8" op_317_bw="0" op_318_bw="8" op_319_bw="0" op_320_bw="8" op_321_bw="0" op_322_bw="8" op_323_bw="0" op_324_bw="8" op_325_bw="0" op_326_bw="8" op_327_bw="0" op_328_bw="8" op_329_bw="0" op_330_bw="8" op_331_bw="0" op_332_bw="8" op_333_bw="0" op_334_bw="8" op_335_bw="0" op_336_bw="8" op_337_bw="0" op_338_bw="8" op_339_bw="0" op_340_bw="8" op_341_bw="0" op_342_bw="8" op_343_bw="0" op_344_bw="8" op_345_bw="0" op_346_bw="8" op_347_bw="0" op_348_bw="8" op_349_bw="0" op_350_bw="8" op_351_bw="0" op_352_bw="8" op_353_bw="0" op_354_bw="8" op_355_bw="0" op_356_bw="8" op_357_bw="0" op_358_bw="8" op_359_bw="0" op_360_bw="8" op_361_bw="0" op_362_bw="8" op_363_bw="0" op_364_bw="8" op_365_bw="0" op_366_bw="8" op_367_bw="0" op_368_bw="8" op_369_bw="0" op_370_bw="8" op_371_bw="0" op_372_bw="8" op_373_bw="0" op_374_bw="8" op_375_bw="0" op_376_bw="8" op_377_bw="0" op_378_bw="8" op_379_bw="0" op_380_bw="8" op_381_bw="0" op_382_bw="8" op_383_bw="0" op_384_bw="8" op_385_bw="0" op_386_bw="8" op_387_bw="0" op_388_bw="8" op_389_bw="0" op_390_bw="8" op_391_bw="0" op_392_bw="8" op_393_bw="0" op_394_bw="8" op_395_bw="0" op_396_bw="8" op_397_bw="0" op_398_bw="8" op_399_bw="0">
<![CDATA[
for.inc9.i:217 %switch_ln12 = switch i8 %select_ln9, void %arrayidx81.i35.case.0, i8 199, void %arrayidx81.i35.case.199, i8 1, void %arrayidx81.i35.case.1, i8 2, void %arrayidx81.i35.case.2, i8 3, void %arrayidx81.i35.case.3, i8 4, void %arrayidx81.i35.case.4, i8 5, void %arrayidx81.i35.case.5, i8 6, void %arrayidx81.i35.case.6, i8 7, void %arrayidx81.i35.case.7, i8 8, void %arrayidx81.i35.case.8, i8 9, void %arrayidx81.i35.case.9, i8 10, void %arrayidx81.i35.case.10, i8 11, void %arrayidx81.i35.case.11, i8 12, void %arrayidx81.i35.case.12, i8 13, void %arrayidx81.i35.case.13, i8 14, void %arrayidx81.i35.case.14, i8 15, void %arrayidx81.i35.case.15, i8 16, void %arrayidx81.i35.case.16, i8 17, void %arrayidx81.i35.case.17, i8 18, void %arrayidx81.i35.case.18, i8 19, void %arrayidx81.i35.case.19, i8 20, void %arrayidx81.i35.case.20, i8 21, void %arrayidx81.i35.case.21, i8 22, void %arrayidx81.i35.case.22, i8 23, void %arrayidx81.i35.case.23, i8 24, void %arrayidx81.i35.case.24, i8 25, void %arrayidx81.i35.case.25, i8 26, void %arrayidx81.i35.case.26, i8 27, void %arrayidx81.i35.case.27, i8 28, void %arrayidx81.i35.case.28, i8 29, void %arrayidx81.i35.case.29, i8 30, void %arrayidx81.i35.case.30, i8 31, void %arrayidx81.i35.case.31, i8 32, void %arrayidx81.i35.case.32, i8 33, void %arrayidx81.i35.case.33, i8 34, void %arrayidx81.i35.case.34, i8 35, void %arrayidx81.i35.case.35, i8 36, void %arrayidx81.i35.case.36, i8 37, void %arrayidx81.i35.case.37, i8 38, void %arrayidx81.i35.case.38, i8 39, void %arrayidx81.i35.case.39, i8 40, void %arrayidx81.i35.case.40, i8 41, void %arrayidx81.i35.case.41, i8 42, void %arrayidx81.i35.case.42, i8 43, void %arrayidx81.i35.case.43, i8 44, void %arrayidx81.i35.case.44, i8 45, void %arrayidx81.i35.case.45, i8 46, void %arrayidx81.i35.case.46, i8 47, void %arrayidx81.i35.case.47, i8 48, void %arrayidx81.i35.case.48, i8 49, void %arrayidx81.i35.case.49, i8 50, void %arrayidx81.i35.case.50, i8 51, void %arrayidx81.i35.case.51, i8 52, void %arrayidx81.i35.case.52, i8 53, void %arrayidx81.i35.case.53, i8 54, void %arrayidx81.i35.case.54, i8 55, void %arrayidx81.i35.case.55, i8 56, void %arrayidx81.i35.case.56, i8 57, void %arrayidx81.i35.case.57, i8 58, void %arrayidx81.i35.case.58, i8 59, void %arrayidx81.i35.case.59, i8 60, void %arrayidx81.i35.case.60, i8 61, void %arrayidx81.i35.case.61, i8 62, void %arrayidx81.i35.case.62, i8 63, void %arrayidx81.i35.case.63, i8 64, void %arrayidx81.i35.case.64, i8 65, void %arrayidx81.i35.case.65, i8 66, void %arrayidx81.i35.case.66, i8 67, void %arrayidx81.i35.case.67, i8 68, void %arrayidx81.i35.case.68, i8 69, void %arrayidx81.i35.case.69, i8 70, void %arrayidx81.i35.case.70, i8 71, void %arrayidx81.i35.case.71, i8 72, void %arrayidx81.i35.case.72, i8 73, void %arrayidx81.i35.case.73, i8 74, void %arrayidx81.i35.case.74, i8 75, void %arrayidx81.i35.case.75, i8 76, void %arrayidx81.i35.case.76, i8 77, void %arrayidx81.i35.case.77, i8 78, void %arrayidx81.i35.case.78, i8 79, void %arrayidx81.i35.case.79, i8 80, void %arrayidx81.i35.case.80, i8 81, void %arrayidx81.i35.case.81, i8 82, void %arrayidx81.i35.case.82, i8 83, void %arrayidx81.i35.case.83, i8 84, void %arrayidx81.i35.case.84, i8 85, void %arrayidx81.i35.case.85, i8 86, void %arrayidx81.i35.case.86, i8 87, void %arrayidx81.i35.case.87, i8 88, void %arrayidx81.i35.case.88, i8 89, void %arrayidx81.i35.case.89, i8 90, void %arrayidx81.i35.case.90, i8 91, void %arrayidx81.i35.case.91, i8 92, void %arrayidx81.i35.case.92, i8 93, void %arrayidx81.i35.case.93, i8 94, void %arrayidx81.i35.case.94, i8 95, void %arrayidx81.i35.case.95, i8 96, void %arrayidx81.i35.case.96, i8 97, void %arrayidx81.i35.case.97, i8 98, void %arrayidx81.i35.case.98, i8 99, void %arrayidx81.i35.case.99, i8 100, void %arrayidx81.i35.case.100, i8 101, void %arrayidx81.i35.case.101, i8 102, void %arrayidx81.i35.case.102, i8 103, void %arrayidx81.i35.case.103, i8 104, void %arrayidx81.i35.case.104, i8 105, void %arrayidx81.i35.case.105, i8 106, void %arrayidx81.i35.case.106, i8 107, void %arrayidx81.i35.case.107, i8 108, void %arrayidx81.i35.case.108, i8 109, void %arrayidx81.i35.case.109, i8 110, void %arrayidx81.i35.case.110, i8 111, void %arrayidx81.i35.case.111, i8 112, void %arrayidx81.i35.case.112, i8 113, void %arrayidx81.i35.case.113, i8 114, void %arrayidx81.i35.case.114, i8 115, void %arrayidx81.i35.case.115, i8 116, void %arrayidx81.i35.case.116, i8 117, void %arrayidx81.i35.case.117, i8 118, void %arrayidx81.i35.case.118, i8 119, void %arrayidx81.i35.case.119, i8 120, void %arrayidx81.i35.case.120, i8 121, void %arrayidx81.i35.case.121, i8 122, void %arrayidx81.i35.case.122, i8 123, void %arrayidx81.i35.case.123, i8 124, void %arrayidx81.i35.case.124, i8 125, void %arrayidx81.i35.case.125, i8 126, void %arrayidx81.i35.case.126, i8 127, void %arrayidx81.i35.case.127, i8 128, void %arrayidx81.i35.case.128, i8 129, void %arrayidx81.i35.case.129, i8 130, void %arrayidx81.i35.case.130, i8 131, void %arrayidx81.i35.case.131, i8 132, void %arrayidx81.i35.case.132, i8 133, void %arrayidx81.i35.case.133, i8 134, void %arrayidx81.i35.case.134, i8 135, void %arrayidx81.i35.case.135, i8 136, void %arrayidx81.i35.case.136, i8 137, void %arrayidx81.i35.case.137, i8 138, void %arrayidx81.i35.case.138, i8 139, void %arrayidx81.i35.case.139, i8 140, void %arrayidx81.i35.case.140, i8 141, void %arrayidx81.i35.case.141, i8 142, void %arrayidx81.i35.case.142, i8 143, void %arrayidx81.i35.case.143, i8 144, void %arrayidx81.i35.case.144, i8 145, void %arrayidx81.i35.case.145, i8 146, void %arrayidx81.i35.case.146, i8 147, void %arrayidx81.i35.case.147, i8 148, void %arrayidx81.i35.case.148, i8 149, void %arrayidx81.i35.case.149, i8 150, void %arrayidx81.i35.case.150, i8 151, void %arrayidx81.i35.case.151, i8 152, void %arrayidx81.i35.case.152, i8 153, void %arrayidx81.i35.case.153, i8 154, void %arrayidx81.i35.case.154, i8 155, void %arrayidx81.i35.case.155, i8 156, void %arrayidx81.i35.case.156, i8 157, void %arrayidx81.i35.case.157, i8 158, void %arrayidx81.i35.case.158, i8 159, void %arrayidx81.i35.case.159, i8 160, void %arrayidx81.i35.case.160, i8 161, void %arrayidx81.i35.case.161, i8 162, void %arrayidx81.i35.case.162, i8 163, void %arrayidx81.i35.case.163, i8 164, void %arrayidx81.i35.case.164, i8 165, void %arrayidx81.i35.case.165, i8 166, void %arrayidx81.i35.case.166, i8 167, void %arrayidx81.i35.case.167, i8 168, void %arrayidx81.i35.case.168, i8 169, void %arrayidx81.i35.case.169, i8 170, void %arrayidx81.i35.case.170, i8 171, void %arrayidx81.i35.case.171, i8 172, void %arrayidx81.i35.case.172, i8 173, void %arrayidx81.i35.case.173, i8 174, void %arrayidx81.i35.case.174, i8 175, void %arrayidx81.i35.case.175, i8 176, void %arrayidx81.i35.case.176, i8 177, void %arrayidx81.i35.case.177, i8 178, void %arrayidx81.i35.case.178, i8 179, void %arrayidx81.i35.case.179, i8 180, void %arrayidx81.i35.case.180, i8 181, void %arrayidx81.i35.case.181, i8 182, void %arrayidx81.i35.case.182, i8 183, void %arrayidx81.i35.case.183, i8 184, void %arrayidx81.i35.case.184, i8 185, void %arrayidx81.i35.case.185, i8 186, void %arrayidx81.i35.case.186, i8 187, void %arrayidx81.i35.case.187, i8 188, void %arrayidx81.i35.case.188, i8 189, void %arrayidx81.i35.case.189, i8 190, void %arrayidx81.i35.case.190, i8 191, void %arrayidx81.i35.case.191, i8 192, void %arrayidx81.i35.case.192, i8 193, void %arrayidx81.i35.case.193, i8 194, void %arrayidx81.i35.case.194, i8 195, void %arrayidx81.i35.case.195, i8 196, void %arrayidx81.i35.case.196, i8 197, void %arrayidx81.i35.case.197, i8 198, void %arrayidx81.i35.case.198

]]></Node>
<StgValue><ssdm name="switch_ln12"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx81.i35.exit:0 %add_ln10 = add i8 %select_ln9, i8 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx81.i35.exit:1 %store_ln9 = store i16 %add_ln9, i16 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx81.i35.exit:2 %store_ln9 = store i8 %select_ln9_1, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx81.i35.exit:3 %store_ln10 = store i8 %add_ln10, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.exit:4 %br_ln10 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="52" st_id="4" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="53" st_id="5" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="54" st_id="6" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="55" st_id="7" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="56" st_id="8" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="57" st_id="9" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="58" st_id="10" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="59" st_id="11" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="60" st_id="12" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="61" st_id="13" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc9.i:213 %urem_ln12 = urem i9 %add_ln12, i9 %zext_ln8_1_cast_cast

]]></Node>
<StgValue><ssdm name="urem_ln12"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="9">
<![CDATA[
for.inc9.i:214 %zext_ln12 = zext i9 %urem_ln12

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:215 %matrix_row_addr = getelementptr i16 %matrix_row, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="matrix_row_addr"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="8">
<![CDATA[
for.inc9.i:216 %matrix_row_load = load i8 %matrix_row_addr

]]></Node>
<StgValue><ssdm name="matrix_row_load"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0">
<![CDATA[
_Z20convert_to_circulantP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA256_S2_i.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="65" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc9.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 40000, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="8">
<![CDATA[
for.inc9.i:8 %zext_ln9 = zext i8 %select_ln9_1

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:9 %circulant_matrix_addr = getelementptr i16 %circulant_matrix, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_addr"/></StgValue>
</operation>

<operation id="69" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:10 %circulant_matrix_1_addr = getelementptr i16 %circulant_matrix_1, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_1_addr"/></StgValue>
</operation>

<operation id="70" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:11 %circulant_matrix_2_addr = getelementptr i16 %circulant_matrix_2, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:12 %circulant_matrix_3_addr = getelementptr i16 %circulant_matrix_3, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:13 %circulant_matrix_4_addr = getelementptr i16 %circulant_matrix_4, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_4_addr"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:14 %circulant_matrix_5_addr = getelementptr i16 %circulant_matrix_5, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_5_addr"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:15 %circulant_matrix_6_addr = getelementptr i16 %circulant_matrix_6, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_6_addr"/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:16 %circulant_matrix_7_addr = getelementptr i16 %circulant_matrix_7, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_7_addr"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:17 %circulant_matrix_8_addr = getelementptr i16 %circulant_matrix_8, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_8_addr"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:18 %circulant_matrix_9_addr = getelementptr i16 %circulant_matrix_9, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_9_addr"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:19 %circulant_matrix_10_addr = getelementptr i16 %circulant_matrix_10, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_10_addr"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:20 %circulant_matrix_11_addr = getelementptr i16 %circulant_matrix_11, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_11_addr"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:21 %circulant_matrix_12_addr = getelementptr i16 %circulant_matrix_12, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_12_addr"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:22 %circulant_matrix_13_addr = getelementptr i16 %circulant_matrix_13, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_13_addr"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:23 %circulant_matrix_14_addr = getelementptr i16 %circulant_matrix_14, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_14_addr"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:24 %circulant_matrix_15_addr = getelementptr i16 %circulant_matrix_15, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_15_addr"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:25 %circulant_matrix_16_addr = getelementptr i16 %circulant_matrix_16, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_16_addr"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:26 %circulant_matrix_17_addr = getelementptr i16 %circulant_matrix_17, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_17_addr"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:27 %circulant_matrix_18_addr = getelementptr i16 %circulant_matrix_18, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_18_addr"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:28 %circulant_matrix_19_addr = getelementptr i16 %circulant_matrix_19, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_19_addr"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:29 %circulant_matrix_20_addr = getelementptr i16 %circulant_matrix_20, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_20_addr"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:30 %circulant_matrix_21_addr = getelementptr i16 %circulant_matrix_21, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_21_addr"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:31 %circulant_matrix_22_addr = getelementptr i16 %circulant_matrix_22, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_22_addr"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:32 %circulant_matrix_23_addr = getelementptr i16 %circulant_matrix_23, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_23_addr"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:33 %circulant_matrix_24_addr = getelementptr i16 %circulant_matrix_24, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_24_addr"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:34 %circulant_matrix_25_addr = getelementptr i16 %circulant_matrix_25, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_25_addr"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:35 %circulant_matrix_26_addr = getelementptr i16 %circulant_matrix_26, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_26_addr"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:36 %circulant_matrix_27_addr = getelementptr i16 %circulant_matrix_27, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_27_addr"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:37 %circulant_matrix_28_addr = getelementptr i16 %circulant_matrix_28, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_28_addr"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:38 %circulant_matrix_29_addr = getelementptr i16 %circulant_matrix_29, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_29_addr"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:39 %circulant_matrix_30_addr = getelementptr i16 %circulant_matrix_30, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_30_addr"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:40 %circulant_matrix_31_addr = getelementptr i16 %circulant_matrix_31, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_31_addr"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:41 %circulant_matrix_32_addr = getelementptr i16 %circulant_matrix_32, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_32_addr"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:42 %circulant_matrix_33_addr = getelementptr i16 %circulant_matrix_33, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_33_addr"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:43 %circulant_matrix_34_addr = getelementptr i16 %circulant_matrix_34, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_34_addr"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:44 %circulant_matrix_35_addr = getelementptr i16 %circulant_matrix_35, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_35_addr"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:45 %circulant_matrix_36_addr = getelementptr i16 %circulant_matrix_36, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_36_addr"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:46 %circulant_matrix_37_addr = getelementptr i16 %circulant_matrix_37, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_37_addr"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:47 %circulant_matrix_38_addr = getelementptr i16 %circulant_matrix_38, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_38_addr"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:48 %circulant_matrix_39_addr = getelementptr i16 %circulant_matrix_39, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_39_addr"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:49 %circulant_matrix_40_addr = getelementptr i16 %circulant_matrix_40, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_40_addr"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:50 %circulant_matrix_41_addr = getelementptr i16 %circulant_matrix_41, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_41_addr"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:51 %circulant_matrix_42_addr = getelementptr i16 %circulant_matrix_42, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_42_addr"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:52 %circulant_matrix_43_addr = getelementptr i16 %circulant_matrix_43, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_43_addr"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:53 %circulant_matrix_44_addr = getelementptr i16 %circulant_matrix_44, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_44_addr"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:54 %circulant_matrix_45_addr = getelementptr i16 %circulant_matrix_45, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_45_addr"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:55 %circulant_matrix_46_addr = getelementptr i16 %circulant_matrix_46, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_46_addr"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:56 %circulant_matrix_47_addr = getelementptr i16 %circulant_matrix_47, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_47_addr"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:57 %circulant_matrix_48_addr = getelementptr i16 %circulant_matrix_48, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_48_addr"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:58 %circulant_matrix_49_addr = getelementptr i16 %circulant_matrix_49, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_49_addr"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:59 %circulant_matrix_50_addr = getelementptr i16 %circulant_matrix_50, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_50_addr"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:60 %circulant_matrix_51_addr = getelementptr i16 %circulant_matrix_51, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_51_addr"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:61 %circulant_matrix_52_addr = getelementptr i16 %circulant_matrix_52, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_52_addr"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:62 %circulant_matrix_53_addr = getelementptr i16 %circulant_matrix_53, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_53_addr"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:63 %circulant_matrix_54_addr = getelementptr i16 %circulant_matrix_54, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_54_addr"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:64 %circulant_matrix_55_addr = getelementptr i16 %circulant_matrix_55, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_55_addr"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:65 %circulant_matrix_56_addr = getelementptr i16 %circulant_matrix_56, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_56_addr"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:66 %circulant_matrix_57_addr = getelementptr i16 %circulant_matrix_57, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_57_addr"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:67 %circulant_matrix_58_addr = getelementptr i16 %circulant_matrix_58, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_58_addr"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:68 %circulant_matrix_59_addr = getelementptr i16 %circulant_matrix_59, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_59_addr"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:69 %circulant_matrix_60_addr = getelementptr i16 %circulant_matrix_60, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_60_addr"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:70 %circulant_matrix_61_addr = getelementptr i16 %circulant_matrix_61, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_61_addr"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:71 %circulant_matrix_62_addr = getelementptr i16 %circulant_matrix_62, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_62_addr"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:72 %circulant_matrix_63_addr = getelementptr i16 %circulant_matrix_63, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_63_addr"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:73 %circulant_matrix_64_addr = getelementptr i16 %circulant_matrix_64, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_64_addr"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:74 %circulant_matrix_65_addr = getelementptr i16 %circulant_matrix_65, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_65_addr"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:75 %circulant_matrix_66_addr = getelementptr i16 %circulant_matrix_66, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_66_addr"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:76 %circulant_matrix_67_addr = getelementptr i16 %circulant_matrix_67, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_67_addr"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:77 %circulant_matrix_68_addr = getelementptr i16 %circulant_matrix_68, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_68_addr"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:78 %circulant_matrix_69_addr = getelementptr i16 %circulant_matrix_69, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_69_addr"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:79 %circulant_matrix_70_addr = getelementptr i16 %circulant_matrix_70, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_70_addr"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:80 %circulant_matrix_71_addr = getelementptr i16 %circulant_matrix_71, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_71_addr"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:81 %circulant_matrix_72_addr = getelementptr i16 %circulant_matrix_72, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_72_addr"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:82 %circulant_matrix_73_addr = getelementptr i16 %circulant_matrix_73, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_73_addr"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:83 %circulant_matrix_74_addr = getelementptr i16 %circulant_matrix_74, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_74_addr"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:84 %circulant_matrix_75_addr = getelementptr i16 %circulant_matrix_75, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_75_addr"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:85 %circulant_matrix_76_addr = getelementptr i16 %circulant_matrix_76, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_76_addr"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:86 %circulant_matrix_77_addr = getelementptr i16 %circulant_matrix_77, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_77_addr"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:87 %circulant_matrix_78_addr = getelementptr i16 %circulant_matrix_78, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_78_addr"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:88 %circulant_matrix_79_addr = getelementptr i16 %circulant_matrix_79, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_79_addr"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:89 %circulant_matrix_80_addr = getelementptr i16 %circulant_matrix_80, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_80_addr"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:90 %circulant_matrix_81_addr = getelementptr i16 %circulant_matrix_81, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_81_addr"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:91 %circulant_matrix_82_addr = getelementptr i16 %circulant_matrix_82, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_82_addr"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:92 %circulant_matrix_83_addr = getelementptr i16 %circulant_matrix_83, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_83_addr"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:93 %circulant_matrix_84_addr = getelementptr i16 %circulant_matrix_84, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_84_addr"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:94 %circulant_matrix_85_addr = getelementptr i16 %circulant_matrix_85, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_85_addr"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:95 %circulant_matrix_86_addr = getelementptr i16 %circulant_matrix_86, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_86_addr"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:96 %circulant_matrix_87_addr = getelementptr i16 %circulant_matrix_87, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_87_addr"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:97 %circulant_matrix_88_addr = getelementptr i16 %circulant_matrix_88, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_88_addr"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:98 %circulant_matrix_89_addr = getelementptr i16 %circulant_matrix_89, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_89_addr"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:99 %circulant_matrix_90_addr = getelementptr i16 %circulant_matrix_90, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_90_addr"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:100 %circulant_matrix_91_addr = getelementptr i16 %circulant_matrix_91, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_91_addr"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:101 %circulant_matrix_92_addr = getelementptr i16 %circulant_matrix_92, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_92_addr"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:102 %circulant_matrix_93_addr = getelementptr i16 %circulant_matrix_93, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_93_addr"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:103 %circulant_matrix_94_addr = getelementptr i16 %circulant_matrix_94, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_94_addr"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:104 %circulant_matrix_95_addr = getelementptr i16 %circulant_matrix_95, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_95_addr"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:105 %circulant_matrix_96_addr = getelementptr i16 %circulant_matrix_96, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_96_addr"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:106 %circulant_matrix_97_addr = getelementptr i16 %circulant_matrix_97, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_97_addr"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:107 %circulant_matrix_98_addr = getelementptr i16 %circulant_matrix_98, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_98_addr"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:108 %circulant_matrix_99_addr = getelementptr i16 %circulant_matrix_99, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_99_addr"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:109 %circulant_matrix_100_addr = getelementptr i16 %circulant_matrix_100, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_100_addr"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:110 %circulant_matrix_101_addr = getelementptr i16 %circulant_matrix_101, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_101_addr"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:111 %circulant_matrix_102_addr = getelementptr i16 %circulant_matrix_102, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_102_addr"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:112 %circulant_matrix_103_addr = getelementptr i16 %circulant_matrix_103, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_103_addr"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:113 %circulant_matrix_104_addr = getelementptr i16 %circulant_matrix_104, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_104_addr"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:114 %circulant_matrix_105_addr = getelementptr i16 %circulant_matrix_105, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_105_addr"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:115 %circulant_matrix_106_addr = getelementptr i16 %circulant_matrix_106, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_106_addr"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:116 %circulant_matrix_107_addr = getelementptr i16 %circulant_matrix_107, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_107_addr"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:117 %circulant_matrix_108_addr = getelementptr i16 %circulant_matrix_108, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_108_addr"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:118 %circulant_matrix_109_addr = getelementptr i16 %circulant_matrix_109, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_109_addr"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:119 %circulant_matrix_110_addr = getelementptr i16 %circulant_matrix_110, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_110_addr"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:120 %circulant_matrix_111_addr = getelementptr i16 %circulant_matrix_111, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_111_addr"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:121 %circulant_matrix_112_addr = getelementptr i16 %circulant_matrix_112, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_112_addr"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:122 %circulant_matrix_113_addr = getelementptr i16 %circulant_matrix_113, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_113_addr"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:123 %circulant_matrix_114_addr = getelementptr i16 %circulant_matrix_114, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_114_addr"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:124 %circulant_matrix_115_addr = getelementptr i16 %circulant_matrix_115, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_115_addr"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:125 %circulant_matrix_116_addr = getelementptr i16 %circulant_matrix_116, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_116_addr"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:126 %circulant_matrix_117_addr = getelementptr i16 %circulant_matrix_117, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_117_addr"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:127 %circulant_matrix_118_addr = getelementptr i16 %circulant_matrix_118, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_118_addr"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:128 %circulant_matrix_119_addr = getelementptr i16 %circulant_matrix_119, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_119_addr"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:129 %circulant_matrix_120_addr = getelementptr i16 %circulant_matrix_120, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_120_addr"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:130 %circulant_matrix_121_addr = getelementptr i16 %circulant_matrix_121, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_121_addr"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:131 %circulant_matrix_122_addr = getelementptr i16 %circulant_matrix_122, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_122_addr"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:132 %circulant_matrix_123_addr = getelementptr i16 %circulant_matrix_123, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_123_addr"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:133 %circulant_matrix_124_addr = getelementptr i16 %circulant_matrix_124, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_124_addr"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:134 %circulant_matrix_125_addr = getelementptr i16 %circulant_matrix_125, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_125_addr"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:135 %circulant_matrix_126_addr = getelementptr i16 %circulant_matrix_126, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_126_addr"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:136 %circulant_matrix_127_addr = getelementptr i16 %circulant_matrix_127, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_127_addr"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:137 %circulant_matrix_128_addr = getelementptr i16 %circulant_matrix_128, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_128_addr"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:138 %circulant_matrix_129_addr = getelementptr i16 %circulant_matrix_129, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_129_addr"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:139 %circulant_matrix_130_addr = getelementptr i16 %circulant_matrix_130, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_130_addr"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:140 %circulant_matrix_131_addr = getelementptr i16 %circulant_matrix_131, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_131_addr"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:141 %circulant_matrix_132_addr = getelementptr i16 %circulant_matrix_132, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_132_addr"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:142 %circulant_matrix_133_addr = getelementptr i16 %circulant_matrix_133, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_133_addr"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:143 %circulant_matrix_134_addr = getelementptr i16 %circulant_matrix_134, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_134_addr"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:144 %circulant_matrix_135_addr = getelementptr i16 %circulant_matrix_135, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_135_addr"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:145 %circulant_matrix_136_addr = getelementptr i16 %circulant_matrix_136, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_136_addr"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:146 %circulant_matrix_137_addr = getelementptr i16 %circulant_matrix_137, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_137_addr"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:147 %circulant_matrix_138_addr = getelementptr i16 %circulant_matrix_138, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_138_addr"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:148 %circulant_matrix_139_addr = getelementptr i16 %circulant_matrix_139, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_139_addr"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:149 %circulant_matrix_140_addr = getelementptr i16 %circulant_matrix_140, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_140_addr"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:150 %circulant_matrix_141_addr = getelementptr i16 %circulant_matrix_141, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_141_addr"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:151 %circulant_matrix_142_addr = getelementptr i16 %circulant_matrix_142, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_142_addr"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:152 %circulant_matrix_143_addr = getelementptr i16 %circulant_matrix_143, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_143_addr"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:153 %circulant_matrix_144_addr = getelementptr i16 %circulant_matrix_144, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_144_addr"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:154 %circulant_matrix_145_addr = getelementptr i16 %circulant_matrix_145, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_145_addr"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:155 %circulant_matrix_146_addr = getelementptr i16 %circulant_matrix_146, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_146_addr"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:156 %circulant_matrix_147_addr = getelementptr i16 %circulant_matrix_147, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_147_addr"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:157 %circulant_matrix_148_addr = getelementptr i16 %circulant_matrix_148, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_148_addr"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:158 %circulant_matrix_149_addr = getelementptr i16 %circulant_matrix_149, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_149_addr"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:159 %circulant_matrix_150_addr = getelementptr i16 %circulant_matrix_150, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_150_addr"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:160 %circulant_matrix_151_addr = getelementptr i16 %circulant_matrix_151, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_151_addr"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:161 %circulant_matrix_152_addr = getelementptr i16 %circulant_matrix_152, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_152_addr"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:162 %circulant_matrix_153_addr = getelementptr i16 %circulant_matrix_153, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_153_addr"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:163 %circulant_matrix_154_addr = getelementptr i16 %circulant_matrix_154, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_154_addr"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:164 %circulant_matrix_155_addr = getelementptr i16 %circulant_matrix_155, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_155_addr"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:165 %circulant_matrix_156_addr = getelementptr i16 %circulant_matrix_156, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_156_addr"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:166 %circulant_matrix_157_addr = getelementptr i16 %circulant_matrix_157, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_157_addr"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:167 %circulant_matrix_158_addr = getelementptr i16 %circulant_matrix_158, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_158_addr"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:168 %circulant_matrix_159_addr = getelementptr i16 %circulant_matrix_159, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_159_addr"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:169 %circulant_matrix_160_addr = getelementptr i16 %circulant_matrix_160, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_160_addr"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:170 %circulant_matrix_161_addr = getelementptr i16 %circulant_matrix_161, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_161_addr"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:171 %circulant_matrix_162_addr = getelementptr i16 %circulant_matrix_162, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_162_addr"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:172 %circulant_matrix_163_addr = getelementptr i16 %circulant_matrix_163, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_163_addr"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:173 %circulant_matrix_164_addr = getelementptr i16 %circulant_matrix_164, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_164_addr"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:174 %circulant_matrix_165_addr = getelementptr i16 %circulant_matrix_165, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_165_addr"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:175 %circulant_matrix_166_addr = getelementptr i16 %circulant_matrix_166, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_166_addr"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:176 %circulant_matrix_167_addr = getelementptr i16 %circulant_matrix_167, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_167_addr"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:177 %circulant_matrix_168_addr = getelementptr i16 %circulant_matrix_168, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_168_addr"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:178 %circulant_matrix_169_addr = getelementptr i16 %circulant_matrix_169, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_169_addr"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:179 %circulant_matrix_170_addr = getelementptr i16 %circulant_matrix_170, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_170_addr"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:180 %circulant_matrix_171_addr = getelementptr i16 %circulant_matrix_171, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_171_addr"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:181 %circulant_matrix_172_addr = getelementptr i16 %circulant_matrix_172, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_172_addr"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:182 %circulant_matrix_173_addr = getelementptr i16 %circulant_matrix_173, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_173_addr"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:183 %circulant_matrix_174_addr = getelementptr i16 %circulant_matrix_174, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_174_addr"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:184 %circulant_matrix_175_addr = getelementptr i16 %circulant_matrix_175, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_175_addr"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:185 %circulant_matrix_176_addr = getelementptr i16 %circulant_matrix_176, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_176_addr"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:186 %circulant_matrix_177_addr = getelementptr i16 %circulant_matrix_177, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_177_addr"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:187 %circulant_matrix_178_addr = getelementptr i16 %circulant_matrix_178, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_178_addr"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:188 %circulant_matrix_179_addr = getelementptr i16 %circulant_matrix_179, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_179_addr"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:189 %circulant_matrix_180_addr = getelementptr i16 %circulant_matrix_180, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_180_addr"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:190 %circulant_matrix_181_addr = getelementptr i16 %circulant_matrix_181, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_181_addr"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:191 %circulant_matrix_182_addr = getelementptr i16 %circulant_matrix_182, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_182_addr"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:192 %circulant_matrix_183_addr = getelementptr i16 %circulant_matrix_183, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_183_addr"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:193 %circulant_matrix_184_addr = getelementptr i16 %circulant_matrix_184, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_184_addr"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:194 %circulant_matrix_185_addr = getelementptr i16 %circulant_matrix_185, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_185_addr"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:195 %circulant_matrix_186_addr = getelementptr i16 %circulant_matrix_186, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_186_addr"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:196 %circulant_matrix_187_addr = getelementptr i16 %circulant_matrix_187, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_187_addr"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:197 %circulant_matrix_188_addr = getelementptr i16 %circulant_matrix_188, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_188_addr"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:198 %circulant_matrix_189_addr = getelementptr i16 %circulant_matrix_189, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_189_addr"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:199 %circulant_matrix_190_addr = getelementptr i16 %circulant_matrix_190, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_190_addr"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:200 %circulant_matrix_191_addr = getelementptr i16 %circulant_matrix_191, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_191_addr"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:201 %circulant_matrix_192_addr = getelementptr i16 %circulant_matrix_192, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_192_addr"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:202 %circulant_matrix_193_addr = getelementptr i16 %circulant_matrix_193, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_193_addr"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:203 %circulant_matrix_194_addr = getelementptr i16 %circulant_matrix_194, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_194_addr"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:204 %circulant_matrix_195_addr = getelementptr i16 %circulant_matrix_195, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_195_addr"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:205 %circulant_matrix_196_addr = getelementptr i16 %circulant_matrix_196, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_196_addr"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:206 %circulant_matrix_197_addr = getelementptr i16 %circulant_matrix_197, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_197_addr"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:207 %circulant_matrix_198_addr = getelementptr i16 %circulant_matrix_198, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_198_addr"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc9.i:208 %circulant_matrix_199_addr = getelementptr i16 %circulant_matrix_199, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="circulant_matrix_199_addr"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc9.i:210 %specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln11"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="8">
<![CDATA[
for.inc9.i:216 %matrix_row_load = load i8 %matrix_row_addr

]]></Node>
<StgValue><ssdm name="matrix_row_load"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.198:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_198_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.198:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.197:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_197_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.197:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.196:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_196_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.196:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.195:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_195_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.195:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.194:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_194_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.194:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.193:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_193_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.193:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.192:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_192_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.192:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-65"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.191:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_191_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-65"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.191:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-66"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.190:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_190_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-66"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.190:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-67"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.189:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_189_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-67"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.189:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-68"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.188:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_188_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-68"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.188:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-69"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.187:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_187_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-69"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.187:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-70"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.186:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_186_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-70"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.186:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-71"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.185:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_185_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-71"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.185:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-72"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.184:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_184_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-72"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.184:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-73"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.183:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_183_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-73"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.183:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-74"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.182:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_182_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-74"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.182:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-75"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.181:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_181_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-75"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.181:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-76"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.180:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_180_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-76"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.180:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-77"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.179:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_179_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-77"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.179:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-78"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.178:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_178_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-78"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.178:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-79"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.177:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_177_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-79"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.177:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-80"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.176:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_176_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-80"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.176:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-81"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.175:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_175_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-81"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.175:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-82"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.174:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_174_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-82"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.174:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-83"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.173:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_173_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-83"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.173:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-84"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.172:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_172_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-84"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.172:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-85"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.171:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_171_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-85"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.171:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-86"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.170:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_170_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-86"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.170:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-87"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.169:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_169_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-87"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.169:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-88"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.168:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_168_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-88"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.168:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-89"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.167:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_167_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-89"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.167:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-90"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.166:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_166_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-90"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.166:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-91"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.165:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_165_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-91"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.165:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-92"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.164:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_164_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-92"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.164:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-93"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.163:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_163_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-93"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.163:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-94"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.162:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_162_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-94"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.162:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-95"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.161:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_161_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-95"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.161:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-96"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.160:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_160_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-96"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.160:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.159:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_159_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-97"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.159:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.158:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_158_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-98"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.158:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.157:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_157_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-99"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.157:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.156:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_156_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-100"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.156:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.155:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_155_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-101"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.155:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.154:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_154_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-102"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.154:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.153:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_153_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-103"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.153:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.152:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_152_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-104"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.152:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.151:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_151_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-105"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.151:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.150:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_150_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-106"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.150:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.149:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_149_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-107"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.149:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.148:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_148_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-108"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.148:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.147:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_147_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-109"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.147:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.146:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_146_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-110"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.146:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.145:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_145_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-111"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.145:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.144:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_144_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-112"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.144:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-113"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.143:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_143_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-113"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.143:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-114"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.142:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_142_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-114"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.142:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-115"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.141:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_141_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-115"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.141:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-116"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.140:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_140_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-116"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.140:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-117"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.139:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_139_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-117"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.139:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-118"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.138:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_138_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-118"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.138:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-119"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.137:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_137_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-119"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.137:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-120"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.136:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_136_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-120"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.136:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.135:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_135_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.135:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-122"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.134:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_134_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-122"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.134:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-123"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.133:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_133_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-123"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.133:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-124"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.132:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_132_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-124"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.132:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-125"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.131:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_131_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-125"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.131:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-126"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.130:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_130_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-126"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.130:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-127"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.129:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_129_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-127"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.129:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-128"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.128:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_128_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-128"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.128:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="127"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.127:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_127_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="127"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.127:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="126"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.126:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_126_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="126"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.126:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="125"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.125:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_125_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="125"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.125:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="124"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.124:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_124_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="124"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.124:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="123"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.123:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_123_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="123"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.123:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="122"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.122:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_122_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="122"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.122:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="121"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.121:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_121_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="121"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.121:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="120"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.120:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_120_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="120"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.120:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="119"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.119:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_119_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="119"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.119:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="118"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.118:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_118_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="118"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.118:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="117"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.117:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_117_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="117"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.117:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.116:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_116_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="116"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.116:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.115:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_115_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="115"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.115:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="114"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.114:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_114_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="114"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.114:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="113"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.113:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_113_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="113"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.113:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="112"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.112:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_112_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="112"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.112:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="111"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.111:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_111_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="111"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.111:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="110"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.110:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_110_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="110"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.110:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.109:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_109_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="109"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.109:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="108"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.108:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_108_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="108"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.108:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="107"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.107:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_107_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="107"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.107:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="106"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.106:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_106_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="106"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.106:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="105"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.105:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_105_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="105"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.105:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.104:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_104_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="104"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.104:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="103"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.103:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_103_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="103"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.103:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="102"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.102:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_102_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="102"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.102:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="101"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.101:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_101_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="101"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.101:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="100"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.100:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_100_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="100"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.100:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="99"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.99:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_99_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="99"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.99:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="98"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.98:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_98_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="98"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.98:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="97"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.97:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_97_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="97"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.97:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="96"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.96:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_96_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="96"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.96:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="95"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.95:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_95_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="95"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.95:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.94:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_94_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="94"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.94:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.93:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_93_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="93"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.93:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.92:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_92_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="92"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.92:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.91:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_91_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="91"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.91:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.90:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_90_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.90:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.89:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_89_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="89"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.89:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.88:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_88_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="88"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.88:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.87:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_87_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="87"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.87:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.86:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_86_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="86"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.86:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.85:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_85_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="85"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.85:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.84:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_84_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="84"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.84:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.83:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_83_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="83"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.83:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.82:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_82_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="82"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.82:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.81:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_81_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="505" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="81"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.81:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.80:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_80_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="80"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.80:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.79:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_79_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="79"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.79:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.78:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_78_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="78"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.78:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.77:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_77_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="77"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.77:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.76:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_76_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="76"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.76:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.75:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_75_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="75"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.75:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.74:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_74_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="74"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.74:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.73:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_73_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="73"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.73:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.72:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_72_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="72"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.72:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.71:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_71_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="71"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.71:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.70:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_70_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="70"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.70:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.69:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_69_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="69"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.69:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.68:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_68_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="68"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.68:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.67:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_67_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="67"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.67:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.66:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_66_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="66"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.66:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.65:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_65_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="65"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.65:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.64:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_64_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="64"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.64:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.63:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_63_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.63:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.62:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_62_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.62:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.61:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_61_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.61:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.60:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_60_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.60:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.59:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_59_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.59:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.58:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_58_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.58:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.57:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_57_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.57:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.56:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_56_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.56:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.55:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_55_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="557" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.55:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="558" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.54:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_54_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.54:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.53:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_53_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.53:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.52:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_52_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.52:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.51:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_51_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.51:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.50:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_50_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.50:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.49:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_49_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.49:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.48:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_48_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.48:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.47:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_47_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.47:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.46:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_46_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.46:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.45:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_45_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.45:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.44:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_44_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.44:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.43:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_43_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.43:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.42:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_42_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.42:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.41:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_41_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.41:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.40:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_40_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.40:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.39:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_39_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.39:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.38:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_38_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.38:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.37:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_37_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.37:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.36:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_36_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.36:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.35:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_35_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.35:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.34:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_34_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.34:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.33:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_33_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.33:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.32:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_32_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.32:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.31:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_31_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.31:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.30:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_30_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.30:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.29:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_29_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.29:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.28:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_28_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.28:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.27:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_27_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.27:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.26:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_26_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.26:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.25:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_25_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.25:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.24:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_24_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.24:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.23:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_23_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.23:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.22:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_22_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.22:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.21:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_21_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.21:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.20:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_20_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.20:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.19:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_19_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.19:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.18:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_18_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.18:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.17:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_17_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.17:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.16:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_16_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.16:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.15:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_15_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.15:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="638" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.14:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_14_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="639" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.14:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="640" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.13:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_13_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="641" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.13:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="642" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.12:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_12_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="643" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.12:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="644" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.11:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_11_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="645" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.11:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="646" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.10:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_10_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="647" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.10:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="648" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.9:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_9_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="649" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.9:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="650" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.8:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_8_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="651" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.8:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="652" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.7:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_7_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="653" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.7:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="654" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.6:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_6_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="655" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.6:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="656" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.5:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_5_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="657" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.5:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="658" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.4:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_4_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="659" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.4:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="660" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.3:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_3_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="661" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.3:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="662" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.2:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_2_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="663" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.2:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="664" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.1:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_1_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="665" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.1:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="666" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.199:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_199_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.199:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-1"/>
</and_exp><and_exp><literal name="select_ln9" val="-2"/>
</and_exp><and_exp><literal name="select_ln9" val="-3"/>
</and_exp><and_exp><literal name="select_ln9" val="-4"/>
</and_exp><and_exp><literal name="select_ln9" val="-5"/>
</and_exp><and_exp><literal name="select_ln9" val="-6"/>
</and_exp><and_exp><literal name="select_ln9" val="-7"/>
</and_exp><and_exp><literal name="select_ln9" val="-8"/>
</and_exp><and_exp><literal name="select_ln9" val="-9"/>
</and_exp><and_exp><literal name="select_ln9" val="-10"/>
</and_exp><and_exp><literal name="select_ln9" val="-11"/>
</and_exp><and_exp><literal name="select_ln9" val="-12"/>
</and_exp><and_exp><literal name="select_ln9" val="-13"/>
</and_exp><and_exp><literal name="select_ln9" val="-14"/>
</and_exp><and_exp><literal name="select_ln9" val="-15"/>
</and_exp><and_exp><literal name="select_ln9" val="-16"/>
</and_exp><and_exp><literal name="select_ln9" val="-17"/>
</and_exp><and_exp><literal name="select_ln9" val="-18"/>
</and_exp><and_exp><literal name="select_ln9" val="-19"/>
</and_exp><and_exp><literal name="select_ln9" val="-20"/>
</and_exp><and_exp><literal name="select_ln9" val="-21"/>
</and_exp><and_exp><literal name="select_ln9" val="-22"/>
</and_exp><and_exp><literal name="select_ln9" val="-23"/>
</and_exp><and_exp><literal name="select_ln9" val="-24"/>
</and_exp><and_exp><literal name="select_ln9" val="-25"/>
</and_exp><and_exp><literal name="select_ln9" val="-26"/>
</and_exp><and_exp><literal name="select_ln9" val="-27"/>
</and_exp><and_exp><literal name="select_ln9" val="-28"/>
</and_exp><and_exp><literal name="select_ln9" val="-29"/>
</and_exp><and_exp><literal name="select_ln9" val="-30"/>
</and_exp><and_exp><literal name="select_ln9" val="-31"/>
</and_exp><and_exp><literal name="select_ln9" val="-32"/>
</and_exp><and_exp><literal name="select_ln9" val="-33"/>
</and_exp><and_exp><literal name="select_ln9" val="-34"/>
</and_exp><and_exp><literal name="select_ln9" val="-35"/>
</and_exp><and_exp><literal name="select_ln9" val="-36"/>
</and_exp><and_exp><literal name="select_ln9" val="-37"/>
</and_exp><and_exp><literal name="select_ln9" val="-38"/>
</and_exp><and_exp><literal name="select_ln9" val="-39"/>
</and_exp><and_exp><literal name="select_ln9" val="-40"/>
</and_exp><and_exp><literal name="select_ln9" val="-41"/>
</and_exp><and_exp><literal name="select_ln9" val="-42"/>
</and_exp><and_exp><literal name="select_ln9" val="-43"/>
</and_exp><and_exp><literal name="select_ln9" val="-44"/>
</and_exp><and_exp><literal name="select_ln9" val="-45"/>
</and_exp><and_exp><literal name="select_ln9" val="-46"/>
</and_exp><and_exp><literal name="select_ln9" val="-47"/>
</and_exp><and_exp><literal name="select_ln9" val="-48"/>
</and_exp><and_exp><literal name="select_ln9" val="-49"/>
</and_exp><and_exp><literal name="select_ln9" val="-50"/>
</and_exp><and_exp><literal name="select_ln9" val="-51"/>
</and_exp><and_exp><literal name="select_ln9" val="-52"/>
</and_exp><and_exp><literal name="select_ln9" val="-53"/>
</and_exp><and_exp><literal name="select_ln9" val="-54"/>
</and_exp><and_exp><literal name="select_ln9" val="-55"/>
</and_exp><and_exp><literal name="select_ln9" val="-56"/>
</and_exp><and_exp><literal name="select_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx81.i35.case.0:0 %store_ln12 = store i16 %matrix_row_load, i8 %circulant_matrix_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln9" val="-1"/>
</and_exp><and_exp><literal name="select_ln9" val="-2"/>
</and_exp><and_exp><literal name="select_ln9" val="-3"/>
</and_exp><and_exp><literal name="select_ln9" val="-4"/>
</and_exp><and_exp><literal name="select_ln9" val="-5"/>
</and_exp><and_exp><literal name="select_ln9" val="-6"/>
</and_exp><and_exp><literal name="select_ln9" val="-7"/>
</and_exp><and_exp><literal name="select_ln9" val="-8"/>
</and_exp><and_exp><literal name="select_ln9" val="-9"/>
</and_exp><and_exp><literal name="select_ln9" val="-10"/>
</and_exp><and_exp><literal name="select_ln9" val="-11"/>
</and_exp><and_exp><literal name="select_ln9" val="-12"/>
</and_exp><and_exp><literal name="select_ln9" val="-13"/>
</and_exp><and_exp><literal name="select_ln9" val="-14"/>
</and_exp><and_exp><literal name="select_ln9" val="-15"/>
</and_exp><and_exp><literal name="select_ln9" val="-16"/>
</and_exp><and_exp><literal name="select_ln9" val="-17"/>
</and_exp><and_exp><literal name="select_ln9" val="-18"/>
</and_exp><and_exp><literal name="select_ln9" val="-19"/>
</and_exp><and_exp><literal name="select_ln9" val="-20"/>
</and_exp><and_exp><literal name="select_ln9" val="-21"/>
</and_exp><and_exp><literal name="select_ln9" val="-22"/>
</and_exp><and_exp><literal name="select_ln9" val="-23"/>
</and_exp><and_exp><literal name="select_ln9" val="-24"/>
</and_exp><and_exp><literal name="select_ln9" val="-25"/>
</and_exp><and_exp><literal name="select_ln9" val="-26"/>
</and_exp><and_exp><literal name="select_ln9" val="-27"/>
</and_exp><and_exp><literal name="select_ln9" val="-28"/>
</and_exp><and_exp><literal name="select_ln9" val="-29"/>
</and_exp><and_exp><literal name="select_ln9" val="-30"/>
</and_exp><and_exp><literal name="select_ln9" val="-31"/>
</and_exp><and_exp><literal name="select_ln9" val="-32"/>
</and_exp><and_exp><literal name="select_ln9" val="-33"/>
</and_exp><and_exp><literal name="select_ln9" val="-34"/>
</and_exp><and_exp><literal name="select_ln9" val="-35"/>
</and_exp><and_exp><literal name="select_ln9" val="-36"/>
</and_exp><and_exp><literal name="select_ln9" val="-37"/>
</and_exp><and_exp><literal name="select_ln9" val="-38"/>
</and_exp><and_exp><literal name="select_ln9" val="-39"/>
</and_exp><and_exp><literal name="select_ln9" val="-40"/>
</and_exp><and_exp><literal name="select_ln9" val="-41"/>
</and_exp><and_exp><literal name="select_ln9" val="-42"/>
</and_exp><and_exp><literal name="select_ln9" val="-43"/>
</and_exp><and_exp><literal name="select_ln9" val="-44"/>
</and_exp><and_exp><literal name="select_ln9" val="-45"/>
</and_exp><and_exp><literal name="select_ln9" val="-46"/>
</and_exp><and_exp><literal name="select_ln9" val="-47"/>
</and_exp><and_exp><literal name="select_ln9" val="-48"/>
</and_exp><and_exp><literal name="select_ln9" val="-49"/>
</and_exp><and_exp><literal name="select_ln9" val="-50"/>
</and_exp><and_exp><literal name="select_ln9" val="-51"/>
</and_exp><and_exp><literal name="select_ln9" val="-52"/>
</and_exp><and_exp><literal name="select_ln9" val="-53"/>
</and_exp><and_exp><literal name="select_ln9" val="-54"/>
</and_exp><and_exp><literal name="select_ln9" val="-55"/>
</and_exp><and_exp><literal name="select_ln9" val="-56"/>
</and_exp><and_exp><literal name="select_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
arrayidx81.i35.case.0:1 %br_ln12 = br void %arrayidx81.i35.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
