
---------- Begin Simulation Statistics ----------
final_tick                               102467580004001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2618111                       # Simulator instruction rate (inst/s)
host_mem_usage                                1727484                       # Number of bytes of host memory used
host_op_rate                                  2699555                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2485.42                       # Real time elapsed on the host
host_tick_rate                              109992306                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6507104064                       # Number of instructions simulated
sim_ops                                    6709527201                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.273377                       # Number of seconds simulated
sim_ticks                                273377044501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       131072                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           32                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           32                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            3                      
system.ruby.DMA_Controller.I.allocI_store |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2048                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        1027    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         1027                      
system.ruby.DMA_Controller.M.allocTBE    |        1033    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1033                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2048                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       15308    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        15308                      
system.ruby.DMA_Controller.S.SloadSEvent |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total            1                      
system.ruby.DMA_Controller.S.allocTBE    |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            2                      
system.ruby.DMA_Controller.S.deallocTBE  |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            8                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            3                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total            6                      
system.ruby.DMA_Controller.SloadSEvent   |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total            1                      
system.ruby.DMA_Controller.Stallmandatory_in |       15314    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        15314                      
system.ruby.DMA_Controller.allocI_load   |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            3                      
system.ruby.DMA_Controller.allocI_store  |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2048                      
system.ruby.DMA_Controller.allocTBE      |        1035    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1035                      
system.ruby.DMA_Controller.deallocTBE    |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            8                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        1027    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         1027                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            3                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2048                      
system.ruby.Directory_Controller.I.allocTBE |     1644049     24.56%     24.56% |     1708962     25.53%     50.09% |     1679283     25.09%     75.17% |     1661951     24.83%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      6694245                      
system.ruby.Directory_Controller.I.deallocTBE |     1643248     24.56%     24.56% |     1708184     25.53%     50.09% |     1678497     25.09%     75.17% |     1661131     24.83%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      6691060                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |           4     44.44%     44.44% |           3     33.33%     77.78% |           0      0.00%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |         387     10.33%     10.33% |         291      7.76%     18.09% |        2370     63.23%     81.32% |         700     18.68%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total         3748                      
system.ruby.Directory_Controller.M.allocTBE |      639335     24.34%     24.34% |      708261     26.96%     51.30% |      640823     24.40%     75.70% |      638397     24.30%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      2626816                      
system.ruby.Directory_Controller.M.deallocTBE |      639729     24.34%     24.34% |      708639     26.96%     51.30% |      641208     24.40%     75.70% |      638801     24.30%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      2628377                      
system.ruby.Directory_Controller.M_GetM.Progress |        4644     24.70%     24.70% |        4651     24.74%     49.45% |        4871     25.91%     75.36% |        4632     24.64%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        18798                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.M_GetS.Progress |        1100     29.67%     29.67% |         757     20.42%     50.08% |        1012     27.29%     77.37% |         839     22.63%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         3708                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |          35     53.03%     53.03% |          14     21.21%     74.24% |           7     10.61%     84.85% |          10     15.15%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           66                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |          47     21.96%     21.96% |          28     13.08%     35.05% |         108     50.47%     85.51% |          31     14.49%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          214                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           1     14.29%     14.29% |           0      0.00%     14.29% |           6     85.71%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            7                      
system.ruby.Directory_Controller.Progress |        5744     25.52%     25.52% |        5408     24.03%     49.55% |        5883     26.14%     75.69% |        5471     24.31%    100.00%
system.ruby.Directory_Controller.Progress::total        22506                      
system.ruby.Directory_Controller.S.allocTBE |     2240630     24.28%     24.28% |     2161135     23.41%     47.69% |     2561823     27.75%     75.44% |     2266551     24.56%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      9230139                      
system.ruby.Directory_Controller.S.deallocTBE |     2241037     24.28%     24.28% |     2161535     23.41%     47.69% |     2562223     27.75%     75.44% |     2266966     24.56%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      9231761                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |          66     39.76%     39.76% |          51     30.72%     70.48% |          31     18.67%     89.16% |          18     10.84%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total          166                      
system.ruby.Directory_Controller.S_GetM.allocTBE |         807     25.61%     25.61% |         755     23.96%     49.57% |         871     27.64%     77.21% |         718     22.79%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total         3151                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |         807     25.61%     25.61% |         755     23.96%     49.57% |         871     27.64%     77.21% |         718     22.79%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total         3151                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total            5                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |           8     88.89%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.S_GetML1C1C1_3.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_3.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |        6737     19.29%     19.29% |        2471      7.08%     26.37% |       22214     63.61%     89.98% |        3501     10.02%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total        34923                      
system.ruby.Directory_Controller.Stallreqto_in |        7290     18.62%     18.62% |        2859      7.30%     25.92% |       24737     63.19%     89.11% |        4263     10.89%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        39149                      
system.ruby.Directory_Controller.allocTBE |     4524821     24.39%     24.39% |     4579113     24.68%     49.07% |     4882800     26.32%     75.38% |     4567617     24.62%    100.00%
system.ruby.Directory_Controller.allocTBE::total     18554351                      
system.ruby.Directory_Controller.deallocTBE |     4524821     24.39%     24.39% |     4579113     24.68%     49.07% |     4882799     26.32%     75.38% |     4567616     24.62%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     18554349                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    385659943                      
system.ruby.IFETCH.hit_latency_hist_seqr |   385659943    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    385659943                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    387032510                      
system.ruby.IFETCH.latency_hist_seqr     |   387032510    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    387032510                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      1372567                      
system.ruby.IFETCH.miss_latency_hist_seqr |     1372567    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      1372567                      
system.ruby.L1Cache_Controller.I.allocI_load |     1644642     24.44%     24.44% |     1656413     24.61%     49.05% |     1643079     24.42%     73.47% |     1785368     26.53%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      6729502                      
system.ruby.L1Cache_Controller.I.allocI_store |      604940     24.30%     24.30% |      602600     24.21%     48.51% |      601704     24.17%     72.68% |      679923     27.32%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      2489167                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     2248575     24.40%     24.40% |     2258011     24.50%     48.91% |     2243773     24.35%     73.26% |     2464286     26.74%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      9214645                      
system.ruby.L1Cache_Controller.I_store.Progress |         532     45.51%     45.51% |         181     15.48%     60.99% |         172     14.71%     75.71% |         284     24.29%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         1169                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |          20     64.52%     64.52% |           6     19.35%     83.87% |           4     12.90%     96.77% |           1      3.23%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           31                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     5356995     25.30%     25.30% |     5285218     24.96%     50.26% |     5269251     24.89%     75.15% |     5261840     24.85%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     21173304                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     6634428     25.28%     25.28% |     6557799     24.99%     50.27% |     6550829     24.96%     75.23% |     6501951     24.77%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     26245007                      
system.ruby.L1Cache_Controller.M.allocTBE |      640845     24.41%     24.41% |      636876     24.25%     48.66% |      635217     24.19%     72.85% |      712839     27.15%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2625777                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      640981     24.41%     24.41% |      637006     24.25%     48.66% |      635348     24.19%     72.85% |      712988     27.15%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      2626323                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         782     26.36%     26.36% |         687     23.15%     49.51% |         716     24.13%     73.64% |         782     26.36%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         2967                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            2                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           3     42.86%     42.86% |           0      0.00%     42.86% |           4     57.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            7                      
system.ruby.L1Cache_Controller.MloadMEvent |     5356995     25.30%     25.30% |     5285218     24.96%     50.26% |     5269251     24.89%     75.15% |     5261840     24.85%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     21173304                      
system.ruby.L1Cache_Controller.MstoreMEvent |     6634428     25.28%     25.28% |     6557799     24.99%     50.27% |     6550829     24.96%     75.23% |     6501951     24.77%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     26245007                      
system.ruby.L1Cache_Controller.Progress  |       37456     26.62%     26.62% |       35097     24.94%     51.56% |       34286     24.36%     75.92% |       33882     24.08%    100.00%
system.ruby.L1Cache_Controller.Progress::total       140721                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   112702586     25.07%     25.07% |   112317801     24.99%     50.06% |   112286903     24.98%     75.04% |   112171943     24.96%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    449479233                      
system.ruby.L1Cache_Controller.S.allocTBE |     1645537     24.45%     24.45% |     1656160     24.61%     49.06% |     1642724     24.41%     73.47% |     1785302     26.53%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      6729723                      
system.ruby.L1Cache_Controller.S.deallocTBE |        1766     47.74%     47.74% |         619     16.73%     64.48% |         524     14.17%     78.64% |         790     21.36%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         3699                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     1644641     24.44%     24.44% |     1656413     24.61%     49.05% |     1643078     24.42%     73.47% |     1785368     26.53%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      6729500                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         610     26.23%     26.23% |         500     21.50%     47.72% |         522     22.44%     70.16% |         694     29.84%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         2326                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           1     25.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            4                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           5     25.00%     25.00% |           0      0.00%     25.00% |          10     50.00%     75.00% |           5     25.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total           20                      
system.ruby.L1Cache_Controller.S_store.Progress |       36922     26.46%     26.46% |       34916     25.02%     51.48% |       34111     24.44%     75.92% |       33596     24.08%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       139545                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total            2                      
system.ruby.L1Cache_Controller.SloadSEvent |   112702586     25.07%     25.07% |   112317801     24.99%     50.06% |   112286903     24.98%     75.04% |   112171943     24.96%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    449479233                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |          20     60.61%     60.61% |           6     18.18%     78.79% |           4     12.12%     90.91% |           3      9.09%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           33                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1400     26.32%     26.32% |        1187     22.31%     48.63% |        1252     23.53%     72.16% |        1481     27.84%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         5320                      
system.ruby.L1Cache_Controller.allocI_load |     1644642     24.44%     24.44% |     1656413     24.61%     49.05% |     1643079     24.42%     73.47% |     1785368     26.53%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      6729502                      
system.ruby.L1Cache_Controller.allocI_store |      604940     24.30%     24.30% |      602600     24.21%     48.51% |      601704     24.17%     72.68% |      679923     27.32%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      2489167                      
system.ruby.L1Cache_Controller.allocTBE  |     2286382     24.44%     24.44% |     2293036     24.51%     48.95% |     2277941     24.35%     73.30% |     2498141     26.70%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      9355500                      
system.ruby.L1Cache_Controller.deallocTBE |        1766     47.74%     47.74% |         619     16.73%     64.48% |         524     14.17%     78.64% |         790     21.36%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         3699                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     2248575     24.40%     24.40% |     2258011     24.50%     48.91% |     2243773     24.35%     73.26% |     2464286     26.74%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      9214645                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     1644641     24.44%     24.44% |     1656413     24.61%     49.05% |     1643078     24.42%     73.47% |     1785368     26.53%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      6729500                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      640981     24.41%     24.41% |      637006     24.25%     48.66% |      635348     24.19%     72.85% |      712988     27.15%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      2626323                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     84992594                      
system.ruby.LD.hit_latency_hist_seqr     |    84992594    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     84992594                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     90349527                      
system.ruby.LD.latency_hist_seqr         |    90349527    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      90349527                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      5356933                      
system.ruby.LD.miss_latency_hist_seqr    |     5356933    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      5356933                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      2641824                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     2641824    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      2641824                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      5026671                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     5026671    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      5026671                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples      2384847                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |     2384847    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total      2384847                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      5026671                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     5026671    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      5026671                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      5026671                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     5026671    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      5026671                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       127887                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      127887    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       127887                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       143246                      
system.ruby.RMW_Read.latency_hist_seqr   |      143246    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       143246                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        15359                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       15359    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        15359                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     18448625                      
system.ruby.ST.hit_latency_hist_seqr     |    18448625    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     18448625                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     18674742                      
system.ruby.ST.latency_hist_seqr         |    18674742    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      18674742                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       226117                      
system.ruby.ST.miss_latency_hist_seqr    |      226117    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       226117                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.024672                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.975157                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.008408                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5332.368154                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.005325                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999992                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.025002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.479630                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  5473.872213                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005345                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999837                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.024957                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.887619                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.008426                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5303.531852                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.005502                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999799                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.025314                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.602860                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  5327.321581                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.005523                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999645                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.026629                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.846250                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.009381                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5268.531499                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.005656                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999384                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.027010                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3001.258138                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  5360.743579                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.005678                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999230                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.024910                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.991583                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.008431                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5185.579947                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.005362                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999784                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.025276                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3001.255656                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  5743.434640                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.005382                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999631                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         2767                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  3514.033746                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 90818.616801                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000554                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  6217.679666                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 58114.718570                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   540.335008                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    496897544                      
system.ruby.hit_latency_hist_seqr        |   496897544    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    496897544                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     2.196933                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6483.446193                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.350272                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  5939.970586                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.008283                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.004183                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16495.198273                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   933.440474                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.004131                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6562.010086                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.350246                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  5983.465401                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.008315                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.004196                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16609.676622                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   948.351690                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.383188                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6445.137873                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.348428                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  5901.279838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.008260                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.334331                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.004168                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16402.700584                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   917.933590                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.437932                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6454.145181                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.359947                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  6401.126929                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.009066                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.004571                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16470.110514                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   933.398416                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      506253367                      
system.ruby.latency_hist_seqr            |   506253367    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        506253367                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      9355823                      
system.ruby.miss_latency_hist_seqr       |     9355823    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      9355823                      
system.ruby.network.average_flit_latency    16.350643                      
system.ruby.network.average_flit_network_latency    12.048077                      
system.ruby.network.average_flit_queueing_latency     4.302566                      
system.ruby.network.average_flit_vnet_latency |   15.014994                       |    4.987980                       |    9.498367                      
system.ruby.network.average_flit_vqueue_latency |    5.993287                       |    6.000004                       |    1.028947                      
system.ruby.network.average_hops             0.994327                      
system.ruby.network.average_packet_latency    14.953062                      
system.ruby.network.average_packet_network_latency    11.445312                      
system.ruby.network.average_packet_queueing_latency     3.507751                      
system.ruby.network.average_packet_vnet_latency |   24.986981                       |    4.987980                       |    7.802194                      
system.ruby.network.average_packet_vqueue_latency |    5.984035                       |    6.000004                       |    1.016152                      
system.ruby.network.avg_link_utilization     0.465623                      
system.ruby.network.avg_vc_load          |    0.191081     41.04%     41.04% |    0.022498      4.83%     45.87% |    0.021426      4.60%     50.47% |    0.021420      4.60%     55.07% |    0.037787      8.12%     63.19% |    0.004245      0.91%     64.10% |    0.004216      0.91%     65.00% |    0.004216      0.91%     65.91% |    0.116563     25.03%     90.94% |    0.015652      3.36%     94.30% |    0.013293      2.85%     97.16% |    0.013226      2.84%    100.00%
system.ruby.network.avg_vc_load::total       0.465623                      
system.ruby.network.ext_in_link_utilization     85021231                      
system.ruby.network.ext_out_link_utilization     85021231                      
system.ruby.network.flit_network_latency |   703203458                       |    45986118                       |   275152755                      
system.ruby.network.flit_queueing_latency |   280686104                       |    55316361                       |    29806966                      
system.ruby.network.flits_injected       |    46833416     55.08%     55.08% |     9219387     10.84%     65.93% |    28968428     34.07%    100.00%
system.ruby.network.flits_injected::total     85021231                      
system.ruby.network.flits_received       |    46833416     55.08%     55.08% |     9219387     10.84%     65.93% |    28968428     34.07%    100.00%
system.ruby.network.flits_received::total     85021231                      
system.ruby.network.int_link_utilization     84538886                      
system.ruby.network.packet_network_latency |   234554994                       |    45986118                       |   144740056                      
system.ruby.network.packet_queueing_latency |    56172664                       |    55316361                       |    18850830                      
system.ruby.network.packets_injected     |     9387088     25.26%     25.26% |     9219387     24.81%     50.07% |    18551200     49.93%    100.00%
system.ruby.network.packets_injected::total     37157675                      
system.ruby.network.packets_received     |     9387088     25.26%     25.26% |     9219387     24.81%     50.07% |    18551200     49.93%    100.00%
system.ruby.network.packets_received::total     37157675                      
system.ruby.network.routers0.buffer_reads     41434283                      
system.ruby.network.routers0.buffer_writes     41434283                      
system.ruby.network.routers0.crossbar_activity     41434283                      
system.ruby.network.routers0.sw_input_arbiter_activity     41540519                      
system.ruby.network.routers0.sw_output_arbiter_activity     41434283                      
system.ruby.network.routers1.buffer_reads     42267076                      
system.ruby.network.routers1.buffer_writes     42267076                      
system.ruby.network.routers1.crossbar_activity     42267076                      
system.ruby.network.routers1.sw_input_arbiter_activity     42371626                      
system.ruby.network.routers1.sw_output_arbiter_activity     42267076                      
system.ruby.network.routers2.buffer_reads     42442797                      
system.ruby.network.routers2.buffer_writes     42442797                      
system.ruby.network.routers2.crossbar_activity     42442797                      
system.ruby.network.routers2.sw_input_arbiter_activity     42550648                      
system.ruby.network.routers2.sw_output_arbiter_activity     42442797                      
system.ruby.network.routers3.buffer_reads     43415961                      
system.ruby.network.routers3.buffer_writes     43415961                      
system.ruby.network.routers3.crossbar_activity     43415961                      
system.ruby.network.routers3.sw_input_arbiter_activity     43523347                      
system.ruby.network.routers3.sw_output_arbiter_activity     43415961                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    506253369                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000183                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   506253352    100.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    506253369                      
system.switch_cpus0.Branches                  5983915                       # Number of branches fetched
system.switch_cpus0.committedInsts           69040427                       # Number of instructions committed
system.switch_cpus0.committedOps            119998944                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           20408370                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses              1178456                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            5978883                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 1066                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.041749                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           97046779                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 2992                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.958251                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               546754020                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      523927442.880866                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     41946738                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     38102007                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      4395551                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      39510901                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             39510901                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     72518642                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     38271797                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1208439                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      22826577.119134                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     85253081                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            85253081                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    179723014                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     66574185                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           19229917                       # Number of load instructions
system.switch_cpus0.num_mem_refs             25207787                       # number of memory refs
system.switch_cpus0.num_store_insts           5977870                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       380809      0.32%      0.32% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         59908387     49.92%     50.24% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            8164      0.01%     50.25% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            19141      0.02%     50.26% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         869328      0.72%     50.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     50.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            640      0.00%     50.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     50.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     50.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     50.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     50.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     50.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd          203226      0.17%     51.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     51.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        18927588     15.77%     66.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             224      0.00%     66.93% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        4370895      3.64%     70.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift        203613      0.17%     70.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.74% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd      4808865      4.01%     74.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      4455851      3.71%     78.46% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv        71365      0.06%     78.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult       563066      0.47%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        16490310     13.74%     92.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        5417173      4.51%     97.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      2739607      2.28%     99.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       560697      0.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         119998949                       # Class of executed instruction
system.switch_cpus1.Branches                  5898123                       # Number of branches fetched
system.switch_cpus1.committedInsts           68777403                       # Number of instructions committed
system.switch_cpus1.committedOps            119266881                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           20306746                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses              1178494                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            5904376                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 1092                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.040897                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           96697271                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 3024                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.959103                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               546744052                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      524383831.479885                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     41435547                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     37890377                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      4325172                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses      39457408                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts             39457408                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     72420749                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     38220439                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1191360                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      22360220.520115                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     84601105                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            84601105                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    178376535                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     66052034                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           19128448                       # Number of load instructions
system.switch_cpus1.num_mem_refs             25031844                       # number of memory refs
system.switch_cpus1.num_store_insts           5903396                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       341463      0.29%      0.29% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         59437103     49.84%     50.12% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            7167      0.01%     50.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            18663      0.02%     50.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         868112      0.73%     50.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     50.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            576      0.00%     50.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     50.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     50.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     50.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     50.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     50.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd          202552      0.17%     51.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     51.04% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        18904390     15.85%     66.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             120      0.00%     66.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        4365668      3.66%     70.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift        202961      0.17%     70.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     70.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.72% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd      4802695      4.03%     74.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.75% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      4450691      3.73%     78.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv        71229      0.06%     78.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult       561650      0.47%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        16393279     13.75%     92.76% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        5343693      4.48%     97.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      2735169      2.29%     99.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite       559703      0.47%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         119266884                       # Class of executed instruction
system.switch_cpus2.Branches                  5883604                       # Number of branches fetched
system.switch_cpus2.committedInsts           68735550                       # Number of instructions committed
system.switch_cpus2.committedOps            119169846                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           20296241                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses              1177998                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            5896030                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 1049                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.046181                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           96648773                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 2955                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.953819                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               546754050                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      521504413.801243                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     41372259                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     37859589                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      4316717                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      39480045                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             39480045                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     72463307                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     38242594                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1188272                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      25249636.198757                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     84488301                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            84488301                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    178165879                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     65959965                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           19118241                       # Number of load instructions
system.switch_cpus2.num_mem_refs             25013257                       # number of memory refs
system.switch_cpus2.num_store_insts           5895016                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       341426      0.29%      0.29% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         59339815     49.79%     50.08% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            6566      0.01%     50.09% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            19481      0.02%     50.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         869148      0.73%     50.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     50.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            576      0.00%     50.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     50.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     50.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     50.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     50.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     50.83% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd          202604      0.17%     51.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     51.00% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        18911752     15.87%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             224      0.00%     66.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        4367872      3.67%     70.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift        203000      0.17%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd      4806636      4.03%     74.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      4452719      3.74%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv        71330      0.06%     78.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult       563444      0.47%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        16380830     13.75%     92.76% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        5335437      4.48%     97.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      2737411      2.30%     99.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite       559579      0.47%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         119169850                       # Class of executed instruction
system.switch_cpus3.Branches                  5898301                       # Number of branches fetched
system.switch_cpus3.committedInsts           68735226                       # Number of instructions committed
system.switch_cpus3.committedOps            119276072                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           20307799                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses              1178463                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            5927971                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 1195                       # TLB misses on write requests
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           96651843                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 3184                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               546753850                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles         546753850                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     41472691                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     37899001                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      4342326                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      39489887                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             39489887                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     72479514                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     38251175                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1181870                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     84568207                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            84568207                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    178383975                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     66011365                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           19129328                       # Number of load instructions
system.switch_cpus3.num_mem_refs             25056117                       # number of memory refs
system.switch_cpus3.num_store_insts           5926789                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       368930      0.31%      0.31% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         59373127     49.78%     50.09% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            7693      0.01%     50.09% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            15223      0.01%     50.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         869657      0.73%     50.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     50.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            256      0.00%     50.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     50.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     50.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     50.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     50.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     50.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd          202776      0.17%     51.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     51.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        18913803     15.86%     66.86% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             568      0.00%     66.86% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        4369086      3.66%     70.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     70.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     70.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift        203087      0.17%     70.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     70.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     70.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     70.70% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd      4807055      4.03%     74.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.73% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      4453479      3.73%     78.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv        71307      0.06%     78.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.52% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult       563919      0.47%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        16390547     13.74%     92.73% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        5366776      4.50%     97.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      2738781      2.30%     99.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       560013      0.47%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         119276083                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           98                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           48                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 255434645.833333                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 169526548.073581                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       984000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    641589000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           48                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 260752225501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  12260863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 102194566915500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 102467580004001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           93                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           46                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean    248115000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 160472187.320662                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           46    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      5328000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    512205500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           46                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 261906560501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  11413290000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 102194260153500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           84                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           42                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 266197988.119048                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 126094282.493675                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      5018501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    465169000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           42                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 261794076000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  11180315501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 102194605612500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 273377044501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 273377044501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 273377044501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 273377044501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      7382400                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           7382400                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       115350                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             115350                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     27004462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             27004462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     27004462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            27004462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    115351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000669500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             300742                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     115351                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   115351                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             7304                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             7146                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             7108                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             7234                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             7341                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             7225                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             7189                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             7131                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             7109                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             7285                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            7174                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            7226                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            7306                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            7270                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            7147                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            7156                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  2392838955                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 576755000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             4555670205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    20743.98                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               39493.98                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    2604                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                 2.26                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               115351                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 111485                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   3396                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    111                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     34                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     34                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     41                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     49                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     94                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     50                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       112744                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean    65.478181                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    64.684916                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    23.604195                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       111409     98.82%     98.82% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1160      1.03%     99.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           67      0.06%     99.90% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           33      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            7      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           16      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            9      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           11      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           32      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       112744                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               7382464                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                7382464                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       27.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    27.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 273376678000                       # Total gap between requests
system.mem_ctrls2.avgGap                   2369954.99                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      7382464                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 27004696.072690900415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       115351                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   4555670205                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     39493.98                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                    2.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      2976849                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      2976849                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      2976849                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      2976849                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       115351                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       115351                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       115351                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       115351                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  10496420650                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  10496420650                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  10496420650                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  10496420650                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      3092200                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      3092200                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      3092200                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      3092200                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.037304                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.037304                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.037304                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.037304                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 90995.488986                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 90995.488986                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 90995.488986                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 90995.488986                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       115351                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       115351                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       115351                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       115351                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   8127732408                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   8127732408                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   8127732408                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   8127732408                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.037304                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.037304                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.037304                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.037304                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 70460.875138                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 70460.875138                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 70460.875138                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 70460.875138                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      2340898                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      2340898                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       115351                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       115351                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  10496420650                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  10496420650                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      2456249                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      2456249                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.046962                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.046962                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 90995.488986                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 90995.488986                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       115351                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       115351                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   8127732408                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   8127732408                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.046962                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.046962                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 70460.875138                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 70460.875138                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       635951                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       635951                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       635951                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       635951                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     86148.702474                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  102194203359500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 86148.702474                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.328631                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.328631                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       115350                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          779                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       114397                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.440025                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      49590550                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      3092199                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           401817780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy           213563625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          411785220                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    21580010400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     53186856180                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     60187679520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      135981712725                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       497.414525                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 155935645251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF   9128600000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 108312799250                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           403195800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy           214299855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          411820920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    21580010400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     53094823410                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy     60265221600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      135969371985                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       497.369383                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 156139236501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF   9128600000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 108109208000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      7393920                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           7393920                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       115530                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             115530                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     27046602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             27046602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     27046602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            27046602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    115530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000630000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             301085                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     115530                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   115530                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             7265                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             7154                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             7140                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             7218                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             7325                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             7254                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             7197                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             7129                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             7113                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             7293                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            7238                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            7238                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            7326                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            7288                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            7193                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            7159                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  2383369717                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 577650000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             4549557217                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    20629.88                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               39379.88                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    2638                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                 2.28                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               115530                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 111680                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   3357                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    132                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     36                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     35                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     40                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     49                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     99                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     53                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       112890                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean    65.495544                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    64.699267                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    23.566227                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       111516     98.78%     98.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1196      1.06%     99.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           71      0.06%     99.91% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           35      0.03%     99.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            4      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           15      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           10      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           11      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           32      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       112890                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               7393920                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                7393920                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       27.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    27.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 273376001000                       # Total gap between requests
system.mem_ctrls3.avgGap                   2366277.17                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      7393920                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 27046601.566332150251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       115530                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   4549557217                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     39379.88                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                    2.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      2815950                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      2815950                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      2815950                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      2815950                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       115530                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       115530                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       115530                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       115530                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  10499540470                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  10499540470                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  10499540470                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  10499540470                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      2931480                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      2931480                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      2931480                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      2931480                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.039410                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.039410                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.039410                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.039410                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 90881.506708                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 90881.506708                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 90881.506708                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 90881.506708                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       115530                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       115530                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       115530                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       115530                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   8127149723                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   8127149723                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   8127149723                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   8127149723                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.039410                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.039410                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.039410                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.039410                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 70346.660807                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 70346.660807                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 70346.660807                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 70346.660807                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      2182186                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      2182186                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       115530                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       115530                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  10499540470                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  10499540470                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      2297716                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      2297716                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.050280                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.050280                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 90881.506708                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 90881.506708                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       115530                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       115530                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   8127149723                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   8127149723                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.050280                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.050280                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 70346.660807                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 70346.660807                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       633764                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       633764                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       633764                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       633764                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     86374.515084                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  102194203140500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 86374.515084                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.329493                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.329493                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       115530                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          781                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       114558                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.440712                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      47019210                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      2931480                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           402995880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy           214193595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          413034720                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    21580010400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     53430230220                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     59982857760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      136023322575                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       497.566732                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 155401742002                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF   9128600000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 108846702499                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           403053000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy           214223955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          411849480                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    21580010400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     53212135680                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy     60166478400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      135987750915                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       497.436612                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 155879988002                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF   9128600000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 108368456499                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      7391616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           7391616                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       115494                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             115494                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     27038174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             27038174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     27038174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            27038174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    115494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000581000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             301031                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     115494                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   115494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             7346                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             7144                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             7166                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             7191                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             7334                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             7264                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             7167                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             7114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             7129                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             7333                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            7165                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            7248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            7311                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            7253                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            7123                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            7206                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  2378146967                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 577470000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             4543659467                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20591.09                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39341.09                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    2654                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                 2.30                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               115494                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 111678                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   3345                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    106                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     36                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     35                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     40                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     41                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    100                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       112835                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    65.504781                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    64.700142                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    23.899463                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       111456     98.78%     98.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1198      1.06%     99.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           74      0.07%     99.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           32      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            9      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           10      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           10      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           13      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           33      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       112835                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               7391616                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                7391616                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       27.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    27.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 273376938000                       # Total gap between requests
system.mem_ctrls0.avgGap                   2367022.86                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      7391616                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 27038173.645823296160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       115494                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   4543659467                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     39341.09                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                    2.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      2795755                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      2795755                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      2795755                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      2795755                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       115494                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       115494                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       115494                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       115494                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  10491629006                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  10491629006                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  10491629006                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  10491629006                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      2911249                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      2911249                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      2911249                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      2911249                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.039672                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.039672                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.039672                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.039672                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 90841.333801                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 90841.333801                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 90841.333801                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 90841.333801                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       115494                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       115494                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       115494                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       115494                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   8120088514                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   8120088514                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   8120088514                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   8120088514                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.039672                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.039672                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.039672                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.039672                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 70307.448993                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 70307.448993                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 70307.448993                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 70307.448993                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      2161066                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      2161066                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       115494                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       115494                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  10491629006                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  10491629006                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      2276560                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      2276560                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.050732                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.050732                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 90841.333801                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 90841.333801                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       115494                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       115494                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   8120088514                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   8120088514                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.050732                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.050732                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 70307.448993                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 70307.448993                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       634689                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       634689                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       634689                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       634689                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     86164.830184                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  102194203027500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 86164.830184                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.328693                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.328693                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       115494                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          814                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       114494                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.440575                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      46695478                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      2911249                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           402446100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           213893790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          412463520                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    21580010400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     53242445430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     60141036000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      135992295240                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       497.453235                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 155813554750                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   9128600000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 108434889751                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           403231500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           214315035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          412163640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    21580010400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     53413444290                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     59997036480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      136020201345                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       497.555314                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 155438736503                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   9128600000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 108809707998                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      7382976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           7382976                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       115359                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             115359                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     27006569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             27006569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     27006569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            27006569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    115359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000626000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             300750                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     115359                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   115359                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             7269                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             7179                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             7130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             7227                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             7365                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             7231                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             7156                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             7142                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             7181                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             7238                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            7112                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            7257                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            7270                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            7305                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            7134                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            7163                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  2393421723                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 576795000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             4556402973                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20747.59                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39497.59                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    2645                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                 2.29                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               115359                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 111566                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   3313                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    118                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     34                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     49                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     96                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     57                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       112711                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    65.501894                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    64.691112                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    23.876338                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       111376     98.82%     98.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1148      1.02%     99.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           73      0.06%     99.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           37      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           11      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           12      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           12      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           10      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           32      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       112711                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               7382976                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                7382976                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       27.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    27.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.21                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 273376458000                       # Total gap between requests
system.mem_ctrls1.avgGap                   2369788.73                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      7382976                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 27006568.943915091455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       115359                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   4556402973                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     39497.59                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                    2.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      2893094                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      2893094                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      2893094                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      2893094                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       115359                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       115359                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       115359                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       115359                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  10497558141                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  10497558141                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  10497558141                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  10497558141                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      3008453                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      3008453                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      3008453                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      3008453                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.038345                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.038345                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.038345                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.038345                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 90999.039009                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 90999.039009                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 90999.039009                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 90999.039009                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       115359                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       115359                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       115359                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       115359                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   8128705147                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   8128705147                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   8128705147                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   8128705147                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.038345                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.038345                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.038345                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.038345                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 70464.421042                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 70464.421042                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 70464.421042                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 70464.421042                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      2189486                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      2189486                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       115359                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       115359                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  10497558141                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  10497558141                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      2304845                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      2304845                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.050051                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.050051                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 90999.039009                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 90999.039009                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       115359                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       115359                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   8128705147                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   8128705147                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.050051                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.050051                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 70464.421042                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 70464.421042                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       703608                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       703608                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       703608                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       703608                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     86140.064573                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  102194203132500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 86140.064573                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.328598                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.328598                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       115359                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          745                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       114433                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.440060                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      48250607                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      3008453                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           401596440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           213449775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          411692400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    21580010400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     53120407860                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     60243641280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      135970798155                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       497.374600                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 156081165752                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   9128600000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 108167278749                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           403181520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           214288470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          411970860                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    21580010400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     53213407350                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     60165448800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      135988307400                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       497.438648                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 155876867001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   9128600000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 108371577500                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  314                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 314                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1722                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1722                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          538                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          662                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          642                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          658                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1378                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1316                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          269                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1615                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1284                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1316                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2756                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     7271                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 102467580004001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy              885199                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy              896199                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              342000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1046691                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1083000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy              977000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              492500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              100499                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              505000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1246175                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
