
---------- Begin Simulation Statistics ----------
final_tick                                  482182500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24870                       # Simulator instruction rate (inst/s)
host_mem_usage                                5160812                       # Number of bytes of host memory used
host_op_rate                                    24926                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.73                       # Real time elapsed on the host
host_tick_rate                               71643700                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      167379                       # Number of instructions simulated
sim_ops                                        167761                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000482                       # Number of seconds simulated
sim_ticks                                   482182500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22351                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.005510                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.994490                       # Percentage of non-idle cycles
system.cpu00.numCycles                         964365                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             959051.000011                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15929                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6422                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              5313.999989                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98833                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98833                       # number of integer instructions
system.cpu00.num_int_register_reads            120837                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64472                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20284                       # Number of load instructions
system.cpu00.num_mem_refs                       36549                       # number of memory refs
system.cpu00.num_store_insts                    16265                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62922     62.69%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20569     20.49%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15968     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2657000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2657000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2657000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     479525500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2657000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             912                       # Number of branches fetched
system.cpu01.committedInsts                      4860                       # Number of instructions committed
system.cpu01.committedOps                        4866                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.976250                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.023750                       # Percentage of non-idle cycles
system.cpu01.numCycles                         964364                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             22903.978202                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          477                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       435                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             941460.021798                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4782                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4782                       # number of integer instructions
system.cpu01.num_int_register_reads              5509                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3547                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1189                       # Number of load instructions
system.cpu01.num_mem_refs                        1762                       # number of memory refs
system.cpu01.num_store_insts                      573                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu01.op_class::IntAlu                    3093     63.54%     63.74% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.80% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu01.op_class::MemRead                   1193     24.51%     88.31% # Class of executed instruction
system.cpu01.op_class::MemWrite                   557     11.44%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4868                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean       89745000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value     89745000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value     89745000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     392437500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED     89745000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             910                       # Number of branches fetched
system.cpu02.committedInsts                      4851                       # Number of instructions committed
system.cpu02.committedOps                        4857                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.979574                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.020426                       # Percentage of non-idle cycles
system.cpu02.numCycles                         964364                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             19697.981533                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          476                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       434                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             944666.018467                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4773                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4773                       # number of integer instructions
system.cpu02.num_int_register_reads              5499                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3539                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1185                       # Number of load instructions
system.cpu02.num_mem_refs                        1758                       # number of memory refs
system.cpu02.num_store_insts                      573                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu02.op_class::IntAlu                    3088     63.55%     63.76% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::MemRead                   1189     24.47%     88.29% # Class of executed instruction
system.cpu02.op_class::MemWrite                   557     11.46%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4859                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean       85243500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     85243500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value     85243500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     396939000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED     85243500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             917                       # Number of branches fetched
system.cpu03.committedInsts                      4855                       # Number of instructions committed
system.cpu03.committedOps                        4861                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.979582                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.020418                       # Percentage of non-idle cycles
system.cpu03.numCycles                         964365                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             19690.001959                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          466                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       451                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             944674.998041                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4761                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4761                       # number of integer instructions
system.cpu03.num_int_register_reads              5491                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3535                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1186                       # Number of load instructions
system.cpu03.num_mem_refs                        1757                       # number of memory refs
system.cpu03.num_store_insts                      571                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu03.op_class::IntAlu                    3093     63.60%     63.81% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.83% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.87% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.87% # Class of executed instruction
system.cpu03.op_class::MemRead                   1190     24.47%     88.34% # Class of executed instruction
system.cpu03.op_class::MemWrite                   555     11.41%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4863                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       78737000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     78737000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     78737000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     403445500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     78737000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             908                       # Number of branches fetched
system.cpu04.committedInsts                      4796                       # Number of instructions committed
system.cpu04.committedOps                        4802                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.979674                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.020326                       # Percentage of non-idle cycles
system.cpu04.numCycles                         964365                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             19602.001959                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          459                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       449                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             944762.998041                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4700                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4700                       # number of integer instructions
system.cpu04.num_int_register_reads              5423                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3489                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1173                       # Number of load instructions
system.cpu04.num_mem_refs                        1737                       # number of memory refs
system.cpu04.num_store_insts                      564                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu04.op_class::IntAlu                    3054     63.57%     63.78% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.84% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.84% # Class of executed instruction
system.cpu04.op_class::MemRead                   1177     24.50%     88.34% # Class of executed instruction
system.cpu04.op_class::MemWrite                   548     11.41%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4804                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       71578500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     71578500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     71578500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     410604000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     71578500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             916                       # Number of branches fetched
system.cpu05.committedInsts                      4851                       # Number of instructions committed
system.cpu05.committedOps                        4857                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.979964                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.020036                       # Percentage of non-idle cycles
system.cpu05.numCycles                         964364                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             19321.981924                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          467                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       449                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             945042.018076                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4759                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4759                       # number of integer instructions
system.cpu05.num_int_register_reads              5487                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3532                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1185                       # Number of load instructions
system.cpu05.num_mem_refs                        1756                       # number of memory refs
system.cpu05.num_store_insts                      571                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu05.op_class::IntAlu                    3090     63.59%     63.80% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.82% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu05.op_class::MemRead                   1189     24.47%     88.33% # Class of executed instruction
system.cpu05.op_class::MemWrite                   555     11.42%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4859                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       65292000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     65292000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     65292000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     416890500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     65292000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             906                       # Number of branches fetched
system.cpu06.committedInsts                      4790                       # Number of instructions committed
system.cpu06.committedOps                        4796                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.979956                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.020044                       # Percentage of non-idle cycles
system.cpu06.numCycles                         964364                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             19329.981916                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          459                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       447                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             945034.018084                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4696                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4696                       # number of integer instructions
system.cpu06.num_int_register_reads              5416                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3486                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1171                       # Number of load instructions
system.cpu06.num_mem_refs                        1735                       # number of memory refs
system.cpu06.num_store_insts                      564                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu06.op_class::IntAlu                    3050     63.57%     63.78% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.84% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.84% # Class of executed instruction
system.cpu06.op_class::MemRead                   1175     24.49%     88.33% # Class of executed instruction
system.cpu06.op_class::MemWrite                   548     11.42%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4798                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       59057500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     59057500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     59057500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     423125000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     59057500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             888                       # Number of branches fetched
system.cpu07.committedInsts                      4693                       # Number of instructions committed
system.cpu07.committedOps                        4699                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.980109                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.019891                       # Percentage of non-idle cycles
system.cpu07.numCycles                         964365                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             19182.001960                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          450                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       438                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             945182.998040                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4601                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4601                       # number of integer instructions
system.cpu07.num_int_register_reads              5307                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3414                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1147                       # Number of load instructions
system.cpu07.num_mem_refs                        1701                       # number of memory refs
system.cpu07.num_store_insts                      554                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2987     63.54%     63.75% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu07.op_class::MemRead                   1151     24.48%     88.30% # Class of executed instruction
system.cpu07.op_class::MemWrite                   538     11.44%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4701                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       52986000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     52986000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     52986000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     429196500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     52986000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             861                       # Number of branches fetched
system.cpu08.committedInsts                      4551                       # Number of instructions committed
system.cpu08.committedOps                        4557                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.980980                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.019020                       # Percentage of non-idle cycles
system.cpu08.numCycles                         964365                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             18342.001962                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          438                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       423                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             946022.998038                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4463                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4463                       # number of integer instructions
system.cpu08.num_int_register_reads              5148                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3309                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1112                       # Number of load instructions
system.cpu08.num_mem_refs                        1651                       # number of memory refs
system.cpu08.num_store_insts                      539                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2895     63.50%     63.72% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.04%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu08.op_class::MemRead                   1116     24.48%     88.26% # Class of executed instruction
system.cpu08.op_class::MemWrite                   523     11.47%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4559                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       45925000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     45925000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     45925000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     436257500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     45925000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             849                       # Number of branches fetched
system.cpu09.committedInsts                      4480                       # Number of instructions committed
system.cpu09.committedOps                        4486                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.981652                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.018348                       # Percentage of non-idle cycles
system.cpu09.numCycles                         964364                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             17693.983615                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          427                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       422                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             946670.016385                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4388                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4388                       # number of integer instructions
system.cpu09.num_int_register_reads              5063                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3255                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1093                       # Number of load instructions
system.cpu09.num_mem_refs                        1624                       # number of memory refs
system.cpu09.num_store_insts                      531                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2851     63.52%     63.75% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.04%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::MemRead                   1097     24.44%     88.26% # Class of executed instruction
system.cpu09.op_class::MemWrite                   515     11.48%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4488                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       39179500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     39179500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     39179500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     443003000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     39179500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             826                       # Number of branches fetched
system.cpu10.committedInsts                      4358                       # Number of instructions committed
system.cpu10.committedOps                        4364                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.981775                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.018225                       # Percentage of non-idle cycles
system.cpu10.numCycles                         964364                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             17575.983738                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          417                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       409                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             946788.016262                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4270                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4270                       # number of integer instructions
system.cpu10.num_int_register_reads              4928                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3165                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1064                       # Number of load instructions
system.cpu10.num_mem_refs                        1582                       # number of memory refs
system.cpu10.num_store_insts                      518                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2771     63.47%     63.70% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::MemRead                   1068     24.46%     88.23% # Class of executed instruction
system.cpu10.op_class::MemWrite                   502     11.50%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4366                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       33134500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     33134500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     33134500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     449048000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     33134500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             801                       # Number of branches fetched
system.cpu11.committedInsts                      4228                       # Number of instructions committed
system.cpu11.committedOps                        4234                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.981582                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.018418                       # Percentage of non-idle cycles
system.cpu11.numCycles                         964365                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             17762.001963                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          405                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       396                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             946602.998037                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4144                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4144                       # number of integer instructions
system.cpu11.num_int_register_reads              4784                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3069                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1030                       # Number of load instructions
system.cpu11.num_mem_refs                        1536                       # number of memory refs
system.cpu11.num_store_insts                      506                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2687     63.43%     63.67% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.69% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu11.op_class::MemRead                   1034     24.41%     88.15% # Class of executed instruction
system.cpu11.op_class::MemWrite                   490     11.57%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4236                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       26702000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     26702000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     26702000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     455480500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     26702000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             779                       # Number of branches fetched
system.cpu12.committedInsts                      4110                       # Number of instructions committed
system.cpu12.committedOps                        4116                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.982237                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.017763                       # Percentage of non-idle cycles
system.cpu12.numCycles                         964365                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             17130.001964                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          396                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       383                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             947234.998036                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4030                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4030                       # number of integer instructions
system.cpu12.num_int_register_reads              4652                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             2982                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1001                       # Number of load instructions
system.cpu12.num_mem_refs                        1494                       # number of memory refs
system.cpu12.num_store_insts                      493                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2611     63.40%     63.65% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.67% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.72% # Class of executed instruction
system.cpu12.op_class::MemRead                   1005     24.41%     88.13% # Class of executed instruction
system.cpu12.op_class::MemWrite                   477     11.58%     99.71% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4118                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       20721000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     20721000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     20721000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     461461500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     20721000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             760                       # Number of branches fetched
system.cpu13.committedInsts                      4015                       # Number of instructions committed
system.cpu13.committedOps                        4021                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.983039                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.016961                       # Percentage of non-idle cycles
system.cpu13.numCycles                         964364                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             16356.985005                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          385                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       375                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             948007.014995                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                3936                       # Number of integer alu accesses
system.cpu13.num_int_insts                       3936                       # number of integer instructions
system.cpu13.num_int_register_reads              4545                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             2913                       # number of times the integer registers were written
system.cpu13.num_load_insts                       977                       # Number of load instructions
system.cpu13.num_mem_refs                        1460                       # number of memory refs
system.cpu13.num_store_insts                      483                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2550     63.39%     63.63% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.66% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.71% # Class of executed instruction
system.cpu13.op_class::MemRead                    981     24.38%     88.09% # Class of executed instruction
system.cpu13.op_class::MemWrite                   467     11.61%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4023                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       13498500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     13498500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     13498500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     468684000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     13498500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             744                       # Number of branches fetched
system.cpu14.committedInsts                      3941                       # Number of instructions committed
system.cpu14.committedOps                        3947                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.983273                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.016727                       # Percentage of non-idle cycles
system.cpu14.numCycles                         964365                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             16131.001967                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          378                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       366                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             948233.998033                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                3867                       # Number of integer alu accesses
system.cpu14.num_int_insts                       3867                       # number of integer instructions
system.cpu14.num_int_register_reads              4463                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2861                       # number of times the integer registers were written
system.cpu14.num_load_insts                       961                       # Number of load instructions
system.cpu14.num_mem_refs                        1437                       # number of memory refs
system.cpu14.num_store_insts                      476                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2499     63.28%     63.54% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.03%     63.56% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.61% # Class of executed instruction
system.cpu14.op_class::MemRead                    965     24.44%     88.05% # Class of executed instruction
system.cpu14.op_class::MemWrite                   460     11.65%     99.70% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     3949                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        7532000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      7532000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      7532000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     474650500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      7532000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             825                       # Number of branches fetched
system.cpu15.committedInsts                      3999                       # Number of instructions committed
system.cpu15.committedOps                        4004                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.980160                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.019840                       # Percentage of non-idle cycles
system.cpu15.numCycles                         964365                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             19133.001960                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          476                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       349                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             945231.998040                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                3936                       # Number of integer alu accesses
system.cpu15.num_int_insts                       3936                       # number of integer instructions
system.cpu15.num_int_register_reads              4554                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2887                       # number of times the integer registers were written
system.cpu15.num_load_insts                       901                       # Number of load instructions
system.cpu15.num_mem_refs                        1349                       # number of memory refs
system.cpu15.num_store_insts                      448                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.57%      0.57% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2646     65.80%     66.38% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.02%     66.40% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.45% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.45% # Class of executed instruction
system.cpu15.op_class::MemRead                    904     22.48%     88.93% # Class of executed instruction
system.cpu15.op_class::MemWrite                   433     10.77%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     4021                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     482182500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    921031.07                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               46694.07                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    27944.07                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       68.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    68.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.04                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.53                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     68223131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             68223131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     68355861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            68355861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0       132730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              132730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          248                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   132.645161                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   108.864903                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   100.633636                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          119     47.98%     47.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           64     25.81%     73.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           37     14.92%     88.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           11      4.44%     93.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            7      2.82%     95.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            3      1.21%     97.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            2      0.81%     97.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            2      0.81%     98.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            2      0.81%     99.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::704-767            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          248                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32896                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32896                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0           64                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          514                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     46694.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32896                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 68223131.283279672265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     24000750                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0            1                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1144                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          514                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                514                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0            1                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   51.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               11                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               73                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               41                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              55                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              53                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              51                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              21                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    511                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  514                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        514                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                51.75                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     266                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2570000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    474331000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               24000750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    14363250                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             9086940                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      129567270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           496.759671                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      2511500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     14300000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     49557000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    124616750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7072750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    284124500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1458240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       47848320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1463700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        15244740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             239528820                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           455852250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            11265480                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1128120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      154101210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           524.039632                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      2084000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     11161750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    104697750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     10685250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    337953750                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1412640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  599610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       40203360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2206260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         4887660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             252682740                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           451351250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    880420.22                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               43342.94                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    24592.94                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       71.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    71.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.06                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.56                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     71408647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             71408647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     71541377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            71541377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1       132730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total              132730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          255                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   135.027451                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   109.152817                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   103.860878                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          129     50.59%     50.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           54     21.18%     71.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           34     13.33%     85.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           17      6.67%     91.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383           10      3.92%     95.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            5      1.96%     97.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            2      0.78%     98.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            2      0.78%     99.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            1      0.39%     99.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            1      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          255                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 34432                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  34432                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        34432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             34432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1           64                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          538                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     43342.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        34432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 71408647.140864714980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     23318500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1            1                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1         0.00                       # Per-master write average memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1194                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                538                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1            1                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   52.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               77                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               41                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              60                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              55                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    534                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  538                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        538                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                52.60                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     283                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2690000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    474546500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               23318500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    13231000                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy             9491070                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  692580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      123740730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           499.309857                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      3674000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     36783000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    147958750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7573500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    271373250                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2017920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  368115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       56820000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1556520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        11037060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             240758475                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           455915500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            11408550                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1128120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      157110810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           526.809289                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      2083000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      6387250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    102553500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11019000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    344539750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1327200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  599610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       39378240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2284800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         3797460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             254018220                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           452128750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    887977.65                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               49700.00                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    30950.00                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       71.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    71.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.05                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.55                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     71010458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             71010458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     71275917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            71275917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2       265460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total              265460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          255                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   134.274510                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   111.159171                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    95.583265                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          116     45.49%     45.49% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           72     28.24%     73.73% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           34     13.33%     87.06% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           14      5.49%     92.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            9      3.53%     96.08% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            4      1.57%     97.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            1      0.39%     98.04% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575            4      1.57%     99.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639            1      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          255                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 34240                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  34240                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                 128                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        34240                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             34240                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2          128                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total            128                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          535                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     49700.00                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        34240                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 71010457.658666580915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     26589500                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            2                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1188                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          535                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                535                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            2                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 2                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   52.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               15                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               13                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               70                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               47                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               26                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              58                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              55                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              52                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              40                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              46                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    534                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      535                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  535                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        535                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                52.34                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     280                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2675000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    476844000                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               26589500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    16558250                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   2                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         2                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy             9004860                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      118475070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           497.185391                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2769000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     14300000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     47077500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    151314250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      6910750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    259811000                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1559040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  345345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       58105920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1406580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        16308660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             239734095                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           454105250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            11767080                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1170960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      165339900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           530.022554                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      1096000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      2491000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN     88469000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     11666250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    362600250                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1085760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  622380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       33972480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2413320                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy    1702680.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             255567600                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           449661750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    930892.58                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               47686.40                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    28936.40                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       67.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    67.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.01                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.53                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     67824942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             67824942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     67957672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            67957672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3       132730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total              132730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          245                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   133.224490                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   109.347554                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    96.293963                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          118     48.16%     48.16% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           66     26.94%     75.10% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           24      9.80%     84.90% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           16      6.53%     91.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383           10      4.08%     95.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            7      2.86%     98.37% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            1      0.41%     98.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575            2      0.82%     99.59% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639            1      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          245                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 32704                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  32704                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        32704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             32704                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3           64                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          511                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     47686.40                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        32704                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 67824941.801081538200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     24367750                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3            1                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3         0.00                       # Per-master write average memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1136                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          511                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                511                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3            1                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   51.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               52                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               12                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               27                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               44                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              58                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              47                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              31                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              47                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    505                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  511                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        511                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                51.86                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     265                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2555000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    476617000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               24367750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    14786500                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy             8665710                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      118246500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           487.032120                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      3106500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     13520000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     70782750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    128657500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      6800750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    259315000                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1701600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  322575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       49403040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1420860                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        22509900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             234838365                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           455280250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            11418240                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1149540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      160718340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           527.286370                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1028000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF       826250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    101120000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     10863500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    352484750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1049760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  607200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       38833920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2227680                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy    750540.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             254248260                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           448718500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           4     40.00%     40.00% |           0      0.00%     40.00% |           5     50.00%     90.00% |           1     10.00%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           10                      
system.ruby.Directory_Controller.Data    |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.Data::total            5                      
system.ruby.Directory_Controller.Fetch   |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.Fetch::total         2098                      
system.ruby.Directory_Controller.I.Fetch |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2098                      
system.ruby.Directory_Controller.IM.Memory_Data |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2098                      
system.ruby.Directory_Controller.M.CleanReplacement |           4     40.00%     40.00% |           0      0.00%     40.00% |           5     50.00%     90.00% |           1     10.00%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           10                      
system.ruby.Directory_Controller.M.Data  |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            5                      
system.ruby.Directory_Controller.MI.Memory_Ack |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            5                      
system.ruby.Directory_Controller.Memory_Ack |           1     20.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            5                      
system.ruby.Directory_Controller.Memory_Data |         514     24.50%     24.50% |         538     25.64%     50.14% |         535     25.50%     75.64% |         511     24.36%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2098                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       192672                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      192672    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       192672                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       198004                      
system.ruby.IFETCH.latency_hist_seqr::mean     2.666229                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.106522                      
system.ruby.IFETCH.latency_hist_seqr::stdev    18.847776                      
system.ruby.IFETCH.latency_hist_seqr     |      197002     99.49%     99.49% |         950      0.48%     99.97% |          10      0.01%     99.98% |           6      0.00%     99.98% |           5      0.00%     99.98% |          10      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          21      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       198004                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5332                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    62.875469                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    42.899520                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    97.303825                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4330     81.21%     81.21% |         950     17.82%     99.02% |          10      0.19%     99.21% |           6      0.11%     99.32% |           5      0.09%     99.42% |          10      0.19%     99.61% |           0      0.00%     99.61% |           0      0.00%     99.61% |           0      0.00%     99.61% |          21      0.39%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5332                      
system.ruby.L1Cache_Controller.Ack       |           3      4.48%      4.48% |           2      2.99%      7.46% |           4      5.97%     13.43% |           3      4.48%     17.91% |           4      5.97%     23.88% |           5      7.46%     31.34% |           3      4.48%     35.82% |           3      4.48%     40.30% |           5      7.46%     47.76% |           3      4.48%     52.24% |           4      5.97%     58.21% |           3      4.48%     62.69% |           4      5.97%     68.66% |           3      4.48%     73.13% |           6      8.96%     82.09% |          12     17.91%    100.00%
system.ruby.L1Cache_Controller.Ack::total           67                      
system.ruby.L1Cache_Controller.Ack_all   |           3      4.69%      4.69% |           2      3.12%      7.81% |           4      6.25%     14.06% |           3      4.69%     18.75% |           4      6.25%     25.00% |           5      7.81%     32.81% |           3      4.69%     37.50% |           3      4.69%     42.19% |           5      7.81%     50.00% |           3      4.69%     54.69% |           4      6.25%     60.94% |           3      4.69%     65.62% |           4      6.25%     71.88% |           3      4.69%     76.56% |           5      7.81%     84.38% |          10     15.62%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           64                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           4     36.36%    100.00%
system.ruby.L1Cache_Controller.Data::total           11                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      2.53%      2.53% |           3      3.80%      6.33% |          10     12.66%     18.99% |           4      5.06%     24.05% |           4      5.06%     29.11% |           6      7.59%     36.71% |           5      6.33%     43.04% |           6      7.59%     50.63% |           6      7.59%     58.23% |           4      5.06%     63.29% |           4      5.06%     68.35% |           5      6.33%     74.68% |           5      6.33%     81.01% |           4      5.06%     86.08% |           5      6.33%     92.41% |           6      7.59%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           79                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3921     95.84%     95.84% |          17      0.42%     96.26% |           8      0.20%     96.46% |          10      0.24%     96.70% |          11      0.27%     96.97% |          11      0.27%     97.24% |          12      0.29%     97.53% |          10      0.24%     97.78% |          10      0.24%     98.02% |          13      0.32%     98.34% |          13      0.32%     98.66% |          12      0.29%     98.95% |           9      0.22%     99.17% |          11      0.27%     99.44% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4091                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6436     85.56%     85.56% |          68      0.90%     86.47% |          69      0.92%     87.38% |          74      0.98%     88.37% |          73      0.97%     89.34% |          72      0.96%     90.30% |          74      0.98%     91.28% |          73      0.97%     92.25% |          73      0.97%     93.22% |          74      0.98%     94.20% |          72      0.96%     95.16% |          73      0.97%     96.13% |          71      0.94%     97.08% |          72      0.96%     98.03% |          70      0.93%     98.96% |          78      1.04%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7522                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           5     55.56%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            9                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3254     97.34%     97.34% |           5      0.15%     97.49% |           4      0.12%     97.61% |           6      0.18%     97.79% |           5      0.15%     97.94% |           6      0.18%     98.12% |           6      0.18%     98.29% |           5      0.15%     98.44% |           7      0.21%     98.65% |           7      0.21%     98.86% |           6      0.18%     99.04% |           7      0.21%     99.25% |           6      0.18%     99.43% |           6      0.18%     99.61% |           6      0.18%     99.79% |           7      0.21%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3343                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7244     96.81%     96.81% |          22      0.29%     97.10% |           9      0.12%     97.22% |          14      0.19%     97.41% |          17      0.23%     97.63% |          15      0.20%     97.84% |          16      0.21%     98.05% |           9      0.12%     98.17% |          16      0.21%     98.38% |          16      0.21%     98.60% |          20      0.27%     98.86% |          17      0.23%     99.09% |          12      0.16%     99.25% |          19      0.25%     99.51% |          18      0.24%     99.75% |          19      0.25%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7483                      
system.ruby.L1Cache_Controller.E.Store   |         575     92.59%     92.59% |           4      0.64%     93.24% |           2      0.32%     93.56% |           3      0.48%     94.04% |           3      0.48%     94.52% |           3      0.48%     95.01% |           3      0.48%     95.49% |           3      0.48%     95.97% |           2      0.32%     96.30% |           4      0.64%     96.94% |           4      0.64%     97.58% |           3      0.48%     98.07% |           2      0.32%     98.39% |           3      0.48%     98.87% |           4      0.64%     99.52% |           3      0.48%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          621                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          25     27.78%     27.78% |           7      7.78%     35.56% |           2      2.22%     37.78% |           5      5.56%     43.33% |           4      4.44%     47.78% |           2      2.22%     50.00% |           4      4.44%     54.44% |           5      5.56%     60.00% |           2      2.22%     62.22% |           5      5.56%     67.78% |           3      3.33%     71.11% |           5      5.56%     76.67% |           2      2.22%     78.89% |           6      6.67%     85.56% |           2      2.22%     87.78% |          11     12.22%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           90                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.27%      1.27% |           6      7.59%      8.86% |           6      7.59%     16.46% |           4      5.06%     21.52% |           4      5.06%     26.58% |           5      6.33%     32.91% |           6      7.59%     40.51% |           4      5.06%     45.57% |           6      7.59%     53.16% |           4      5.06%     58.23% |           6      7.59%     65.82% |           3      3.80%     69.62% |           6      7.59%     77.22% |           2      2.53%     79.75% |           6      7.59%     87.34% |          10     12.66%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           79                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          18     45.00%     45.00% |           2      5.00%     50.00% |           2      5.00%     55.00% |           2      5.00%     60.00% |           2      5.00%     65.00% |           1      2.50%     67.50% |           3      7.50%     75.00% |           2      5.00%     80.00% |           1      2.50%     82.50% |           2      5.00%     87.50% |           2      5.00%     92.50% |           0      0.00%     92.50% |           1      2.50%     95.00% |           1      2.50%     97.50% |           1      2.50%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           40                      
system.ruby.L1Cache_Controller.I.LL      |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            4                      
system.ruby.L1Cache_Controller.I.Load    |           1      5.56%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           3     16.67%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           18                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            7                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     88.52%     88.52% |           0      0.00%     88.52% |           1      1.64%     90.16% |           1      1.64%     91.80% |           0      0.00%     91.80% |           0      0.00%     91.80% |           1      1.64%     93.44% |           1      1.64%     95.08% |           0      0.00%     95.08% |           1      1.64%     96.72% |           0      0.00%     96.72% |           1      1.64%     98.36% |           0      0.00%     98.36% |           1      1.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           61                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           3     75.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            4                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1752     85.51%     85.51% |          20      0.98%     86.48% |          19      0.93%     87.41% |          19      0.93%     88.34% |          20      0.98%     89.31% |          20      0.98%     90.29% |          20      0.98%     91.26% |          20      0.98%     92.24% |          20      0.98%     93.22% |          20      0.98%     94.19% |          20      0.98%     95.17% |          20      0.98%     96.14% |          19      0.93%     97.07% |          19      0.93%     98.00% |          18      0.88%     98.88% |          23      1.12%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2049                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      2.53%      2.53% |           3      3.80%      6.33% |          10     12.66%     18.99% |           4      5.06%     24.05% |           4      5.06%     29.11% |           6      7.59%     36.71% |           5      6.33%     43.04% |           6      7.59%     50.63% |           6      7.59%     58.23% |           4      5.06%     63.29% |           4      5.06%     68.35% |           5      6.33%     74.68% |           5      6.33%     81.01% |           4      5.06%     86.08% |           5      6.33%     92.41% |           6      7.59%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           79                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3921     95.84%     95.84% |          17      0.42%     96.26% |           8      0.20%     96.46% |          10      0.24%     96.70% |          11      0.27%     96.97% |          11      0.27%     97.24% |          12      0.29%     97.53% |          10      0.24%     97.78% |          10      0.24%     98.02% |          13      0.32%     98.34% |          13      0.32%     98.66% |          12      0.29%     98.95% |           9      0.22%     99.17% |          11      0.27%     99.44% |          12      0.29%     99.73% |          11      0.27%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4091                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4630     85.58%     85.58% |          48      0.89%     86.47% |          48      0.89%     87.36% |          53      0.98%     88.34% |          53      0.98%     89.32% |          52      0.96%     90.28% |          53      0.98%     91.26% |          52      0.96%     92.22% |          53      0.98%     93.20% |          53      0.98%     94.18% |          52      0.96%     95.14% |          52      0.96%     96.10% |          52      0.96%     97.06% |          52      0.96%     98.02% |          52      0.96%     98.98% |          55      1.02%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5410                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            2                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      120285     60.75%     60.75% |        5589      2.82%     63.57% |        5577      2.82%     66.39% |        5584      2.82%     69.21% |        5518      2.79%     72.00% |        5579      2.82%     74.81% |        5511      2.78%     77.60% |        5399      2.73%     80.32% |        5236      2.64%     82.97% |        5155      2.60%     85.57% |        5016      2.53%     88.10% |        4867      2.46%     90.56% |        4732      2.39%     92.95% |        4622      2.33%     95.29% |        4538      2.29%     97.58% |        4796      2.42%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       198004                      
system.ruby.L1Cache_Controller.Inv       |          28     32.56%     32.56% |           4      4.65%     37.21% |           3      3.49%     40.70% |           5      5.81%     46.51% |           4      4.65%     51.16% |           3      3.49%     54.65% |           4      4.65%     59.30% |           4      4.65%     63.95% |           3      3.49%     67.44% |           5      5.81%     73.26% |           3      3.49%     76.74% |           4      4.65%     81.40% |           3      3.49%     84.88% |           5      5.81%     90.70% |           2      2.33%     93.02% |           6      6.98%    100.00%
system.ruby.L1Cache_Controller.Inv::total           86                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      9.09%      9.09% |           1      9.09%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           5     45.45%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total           11                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           0      0.00%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.L.LL      |           1      3.03%      3.03% |           1      3.03%      6.06% |           1      3.03%      9.09% |           1      3.03%     12.12% |           1      3.03%     15.15% |           1      3.03%     18.18% |           1      3.03%     21.21% |           1      3.03%     24.24% |           1      3.03%     27.27% |           1      3.03%     30.30% |           1      3.03%     33.33% |           1      3.03%     36.36% |           1      3.03%     39.39% |           1      3.03%     42.42% |           0      0.00%     42.42% |          19     57.58%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           33                      
system.ruby.L1Cache_Controller.L.Load    |         317     86.14%     86.14% |           2      0.54%     86.68% |           2      0.54%     87.23% |           2      0.54%     87.77% |           2      0.54%     88.32% |           2      0.54%     88.86% |           2      0.54%     89.40% |           2      0.54%     89.95% |           2      0.54%     90.49% |           2      0.54%     91.03% |           2      0.54%     91.58% |           2      0.54%     92.12% |           2      0.54%     92.66% |           2      0.54%     93.21% |           2      0.54%     93.75% |          23      6.25%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          368                      
system.ruby.L1Cache_Controller.L.Store   |         614     85.40%     85.40% |           6      0.83%     86.23% |           6      0.83%     87.07% |           6      0.83%     87.90% |           6      0.83%     88.73% |           6      0.83%     89.57% |           6      0.83%     90.40% |           6      0.83%     91.24% |           6      0.83%     92.07% |           6      0.83%     92.91% |           6      0.83%     93.74% |           6      0.83%     94.58% |           6      0.83%     95.41% |           6      0.83%     96.24% |           6      0.83%     97.08% |          21      2.92%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          719                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.22%     78.22% |           4      1.23%     79.45% |           4      1.23%     80.67% |           4      1.23%     81.90% |           4      1.23%     83.13% |           4      1.23%     84.36% |           4      1.23%     85.58% |           4      1.23%     86.81% |           4      1.23%     88.04% |           4      1.23%     89.26% |           4      1.23%     90.49% |           4      1.23%     91.72% |           4      1.23%     92.94% |           4      1.23%     94.17% |           4      1.23%     95.40% |          15      4.60%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          326                      
system.ruby.L1Cache_Controller.L1_Replacement |       10324     92.72%     92.72% |          54      0.48%     93.20% |          52      0.47%     93.67% |          53      0.48%     94.14% |          54      0.48%     94.63% |          55      0.49%     95.12% |          56      0.50%     95.63% |          54      0.48%     96.11% |          55      0.49%     96.61% |          56      0.50%     97.11% |          55      0.49%     97.60% |          55      0.49%     98.10% |          51      0.46%     98.55% |          52      0.47%     99.02% |          54      0.48%     99.51% |          55      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11135                      
system.ruby.L1Cache_Controller.LL        |         256     71.31%     71.31% |           5      1.39%     72.70% |           5      1.39%     74.09% |           5      1.39%     75.49% |           5      1.39%     76.88% |           5      1.39%     78.27% |           5      1.39%     79.67% |           5      1.39%     81.06% |           5      1.39%     82.45% |           5      1.39%     83.84% |           5      1.39%     85.24% |           5      1.39%     86.63% |           5      1.39%     88.02% |           5      1.39%     89.42% |           4      1.11%     90.53% |          34      9.47%    100.00%
system.ruby.L1Cache_Controller.LL::total          359                      
system.ruby.L1Cache_Controller.Load      |       20048     55.20%     55.20% |        1184      3.26%     58.46% |        1180      3.25%     61.71% |        1181      3.25%     64.96% |        1168      3.22%     68.17% |        1180      3.25%     71.42% |        1166      3.21%     74.63% |        1142      3.14%     77.78% |        1107      3.05%     80.83% |        1088      3.00%     83.82% |        1059      2.92%     86.74% |        1025      2.82%     89.56% |         996      2.74%     92.30% |         972      2.68%     94.98% |         957      2.63%     97.61% |         867      2.39%    100.00%
system.ruby.L1Cache_Controller.Load::total        36320                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          25     35.71%     35.71% |           2      2.86%     38.57% |           2      2.86%     41.43% |           4      5.71%     47.14% |           3      4.29%     51.43% |           2      2.86%     54.29% |           3      4.29%     58.57% |           4      5.71%     64.29% |           2      2.86%     67.14% |           4      5.71%     72.86% |           2      2.86%     75.71% |           3      4.29%     80.00% |           2      2.86%     82.86% |           4      5.71%     88.57% |           2      2.86%     91.43% |           6      8.57%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           70                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      1.89%      1.89% |           4      7.55%      9.43% |           4      7.55%     16.98% |           3      5.66%     22.64% |           3      5.66%     28.30% |           3      5.66%     33.96% |           4      7.55%     41.51% |           3      5.66%     47.17% |           4      7.55%     54.72% |           3      5.66%     60.38% |           4      7.55%     67.92% |           2      3.77%     71.70% |           4      7.55%     79.25% |           1      1.89%     81.13% |           4      7.55%     88.68% |           6     11.32%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           53                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2438     92.35%     92.35% |          13      0.49%     92.84% |          12      0.45%     93.30% |          11      0.42%     93.71% |          14      0.53%     94.24% |          15      0.57%     94.81% |          14      0.53%     95.34% |          14      0.53%     95.87% |          14      0.53%     96.40% |          14      0.53%     96.93% |          14      0.53%     97.46% |          14      0.53%     97.99% |          12      0.45%     98.45% |          13      0.49%     98.94% |          14      0.53%     99.47% |          14      0.53%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2640                      
system.ruby.L1Cache_Controller.M.LL      |         110     73.83%     73.83% |           2      1.34%     75.17% |           2      1.34%     76.51% |           2      1.34%     77.85% |           2      1.34%     79.19% |           2      1.34%     80.54% |           2      1.34%     81.88% |           2      1.34%     83.22% |           2      1.34%     84.56% |           2      1.34%     85.91% |           2      1.34%     87.25% |           2      1.34%     88.59% |           2      1.34%     89.93% |           2      1.34%     91.28% |           2      1.34%     92.62% |          11      7.38%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          149                      
system.ruby.L1Cache_Controller.M.Load    |        8505     36.23%     36.23% |        1100      4.69%     40.91% |        1096      4.67%     45.58% |        1094      4.66%     50.24% |        1077      4.59%     54.83% |        1089      4.64%     59.47% |        1077      4.59%     64.06% |        1053      4.49%     68.54% |        1019      4.34%     72.88% |         999      4.26%     77.14% |         972      4.14%     81.28% |         942      4.01%     85.29% |         920      3.92%     89.21% |         891      3.80%     93.01% |         876      3.73%     96.74% |         766      3.26%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        23476                      
system.ruby.L1Cache_Controller.M.Store   |       13321     64.04%     64.04% |         542      2.61%     66.65% |         543      2.61%     69.26% |         541      2.60%     71.86% |         533      2.56%     74.42% |         539      2.59%     77.01% |         533      2.56%     79.58% |         523      2.51%     82.09% |         508      2.44%     84.53% |         499      2.40%     86.93% |         486      2.34%     89.27% |         475      2.28%     91.55% |         464      2.23%     93.78% |         453      2.18%     95.96% |         445      2.14%     98.10% |         395      1.90%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        20800                      
system.ruby.L1Cache_Controller.M_I.Load  |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           20                      
system.ruby.L1Cache_Controller.M_I.Store |         102    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total          102                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5692     95.14%     95.14% |          18      0.30%     95.44% |          16      0.27%     95.70% |          17      0.28%     95.99% |          19      0.32%     96.31% |          21      0.35%     96.66% |          20      0.33%     96.99% |          19      0.32%     97.31% |          21      0.35%     97.66% |          21      0.35%     98.01% |          20      0.33%     98.35% |          21      0.35%     98.70% |          18      0.30%     99.00% |          19      0.32%     99.31% |          20      0.33%     99.65% |          21      0.35%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5983                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4624     86.72%     86.72% |          47      0.88%     87.60% |          47      0.88%     88.48% |          47      0.88%     89.37% |          47      0.88%     90.25% |          47      0.88%     91.13% |          47      0.88%     92.01% |          47      0.88%     92.89% |          47      0.88%     93.77% |          47      0.88%     94.65% |          47      0.88%     95.54% |          47      0.88%     96.42% |          47      0.88%     97.30% |          47      0.88%     98.18% |          47      0.88%     99.06% |          50      0.94%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5332                      
system.ruby.L1Cache_Controller.NP.Inv    |           8     88.89%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total            9                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3928     92.82%     92.82% |          20      0.47%     93.29% |          19      0.45%     93.74% |          20      0.47%     94.21% |          20      0.47%     94.68% |          21      0.50%     95.18% |          22      0.52%     95.70% |          20      0.47%     96.17% |          21      0.50%     96.67% |          22      0.52%     97.19% |          21      0.50%     97.68% |          21      0.50%     98.18% |          18      0.43%     98.61% |          19      0.45%     99.05% |          21      0.50%     99.55% |          19      0.45%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4232                      
system.ruby.L1Cache_Controller.NP.Store  |        1751     86.26%     86.26% |          19      0.94%     87.19% |          18      0.89%     88.08% |          18      0.89%     88.97% |          19      0.94%     89.90% |          19      0.94%     90.84% |          19      0.94%     91.77% |          19      0.94%     92.71% |          19      0.94%     93.65% |          19      0.94%     94.58% |          19      0.94%     95.52% |          19      0.94%     96.45% |          18      0.89%     97.34% |          18      0.89%     98.23% |          18      0.89%     99.11% |          18      0.89%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         2030                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115661     60.03%     60.03% |        5542      2.88%     62.91% |        5530      2.87%     65.78% |        5537      2.87%     68.65% |        5471      2.84%     71.49% |        5532      2.87%     74.36% |        5464      2.84%     77.20% |        5352      2.78%     79.97% |        5189      2.69%     82.67% |        5108      2.65%     85.32% |        4969      2.58%     87.90% |        4820      2.50%     90.40% |        4685      2.43%     92.83% |        4575      2.37%     95.21% |        4491      2.33%     97.54% |        4746      2.46%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       192672                      
system.ruby.L1Cache_Controller.S.Inv     |          20     33.33%     33.33% |           2      3.33%     36.67% |           2      3.33%     40.00% |           4      6.67%     46.67% |           3      5.00%     51.67% |           2      3.33%     55.00% |           3      5.00%     60.00% |           3      5.00%     65.00% |           2      3.33%     68.33% |           4      6.67%     75.00% |           2      3.33%     78.33% |           3      5.00%     83.33% |           2      3.33%     86.67% |           4      6.67%     93.33% |           2      3.33%     96.67% |           2      3.33%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           60                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4614     90.26%     90.26% |          34      0.67%     90.92% |          34      0.67%     91.59% |          34      0.67%     92.25% |          33      0.65%     92.90% |          33      0.65%     93.54% |          33      0.65%     94.19% |          33      0.65%     94.84% |          33      0.65%     95.48% |          33      0.65%     96.13% |          33      0.65%     96.77% |          34      0.67%     97.44% |          32      0.63%     98.06% |          32      0.63%     98.69% |          33      0.65%     99.33% |          34      0.67%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         5112                      
system.ruby.L1Cache_Controller.S.LL      |           1      3.45%      3.45% |           1      3.45%      6.90% |           1      3.45%     10.34% |           1      3.45%     13.79% |           2      6.90%     20.69% |           2      6.90%     27.59% |           2      6.90%     34.48% |           2      6.90%     41.38% |           2      6.90%     48.28% |           2      6.90%     55.17% |           2      6.90%     62.07% |           2      6.90%     68.97% |           2      6.90%     75.86% |           2      6.90%     82.76% |           2      6.90%     89.66% |           3     10.34%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           29                      
system.ruby.L1Cache_Controller.S.Load    |          33      4.56%      4.56% |          39      5.39%      9.96% |          53      7.33%     17.29% |          50      6.92%     24.20% |          51      7.05%     31.26% |          52      7.19%     38.45% |          48      6.64%     45.09% |          57      7.88%     52.97% |          48      6.64%     59.61% |          48      6.64%     66.25% |          43      5.95%     72.20% |          42      5.81%     78.01% |          43      5.95%     83.96% |          40      5.53%     89.49% |          39      5.39%     94.88% |          37      5.12%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          723                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.13%      5.13% |           1      2.56%      7.69% |           3      7.69%     15.38% |           2      5.13%     20.51% |           2      5.13%     25.64% |           3      7.69%     33.33% |           2      5.13%     38.46% |           2      5.13%     43.59% |           3      7.69%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           2      5.13%     71.79% |           2      5.13%     76.92% |           2      5.13%     82.05% |           7     17.95%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           39                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      3.57%      3.57% |           1      3.57%      7.14% |           1      3.57%     10.71% |           1      3.57%     14.29% |           2      7.14%     21.43% |           2      7.14%     28.57% |           1      3.57%     32.14% |           1      3.57%     35.71% |           2      7.14%     42.86% |           1      3.57%     46.43% |           2      7.14%     53.57% |           1      3.57%     57.14% |           2      7.14%     64.29% |           1      3.57%     67.86% |           3     10.71%     78.57% |           6     21.43%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           28                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      4.00%      4.00% |           1      4.00%      8.00% |           1      4.00%     12.00% |           1      4.00%     16.00% |           2      8.00%     24.00% |           2      8.00%     32.00% |           1      4.00%     36.00% |           1      4.00%     40.00% |           2      8.00%     48.00% |           1      4.00%     52.00% |           2      8.00%     60.00% |           1      4.00%     64.00% |           2      8.00%     72.00% |           1      4.00%     76.00% |           2      8.00%     84.00% |           4     16.00%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           25                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total           11                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      5.13%      5.13% |           1      2.56%      7.69% |           3      7.69%     15.38% |           2      5.13%     20.51% |           2      5.13%     25.64% |           3      7.69%     33.33% |           2      5.13%     38.46% |           2      5.13%     43.59% |           3      7.69%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           2      5.13%     71.79% |           2      5.13%     76.92% |           3      7.69%     84.62% |           6     15.38%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           39                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      5.13%      5.13% |           1      2.56%      7.69% |           3      7.69%     15.38% |           2      5.13%     20.51% |           2      5.13%     25.64% |           3      7.69%     33.33% |           2      5.13%     38.46% |           2      5.13%     43.59% |           3      7.69%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           2      5.13%     71.79% |           2      5.13%     76.92% |           3      7.69%     84.62% |           6     15.38%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           39                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            4                      
system.ruby.L1Cache_Controller.Store     |       16366     67.27%     67.27% |         573      2.36%     69.62% |         573      2.36%     71.98% |         571      2.35%     74.32% |         564      2.32%     76.64% |         571      2.35%     78.99% |         564      2.32%     81.31% |         554      2.28%     83.58% |         539      2.22%     85.80% |         531      2.18%     87.98% |         518      2.13%     90.11% |         506      2.08%     92.19% |         493      2.03%     94.22% |         483      1.99%     96.20% |         476      1.96%     98.16% |         448      1.84%    100.00%
system.ruby.L1Cache_Controller.Store::total        24330                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.22%     78.22% |           4      1.23%     79.45% |           4      1.23%     80.67% |           4      1.23%     81.90% |           4      1.23%     83.13% |           4      1.23%     84.36% |           4      1.23%     85.58% |           4      1.23%     86.81% |           4      1.23%     88.04% |           4      1.23%     89.26% |           4      1.23%     90.49% |           4      1.23%     91.72% |           4      1.23%     92.94% |           4      1.23%     94.17% |           4      1.23%     95.40% |          15      4.60%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          326                      
system.ruby.L1Cache_Controller.WB_Ack    |        5692     95.14%     95.14% |          18      0.30%     95.44% |          16      0.27%     95.70% |          17      0.28%     95.99% |          19      0.32%     96.31% |          21      0.35%     96.66% |          20      0.33%     96.99% |          19      0.32%     97.31% |          21      0.35%     97.66% |          21      0.35%     98.01% |          20      0.33%     98.35% |          21      0.35%     98.70% |          18      0.30%     99.00% |          19      0.32%     99.31% |          20      0.33%     99.65% |          21      0.35%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5983                      
system.ruby.L2Cache_Controller.Ack_all   |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total            8                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         341      5.44%      5.44% |         587      9.37%     14.81% |         293      4.68%     19.49% |         398      6.35%     25.84% |         741     11.83%     37.67% |         332      5.30%     42.97% |         250      3.99%     46.96% |         278      4.44%     51.40% |         208      3.32%     54.72% |         223      3.56%     58.28% |         295      4.71%     62.98% |         324      5.17%     68.16% |        1000     15.96%     84.12% |         351      5.60%     89.72% |         357      5.70%     95.42% |         287      4.58%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6265                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      6.67%      6.67% |           3     20.00%     26.67% |           1      6.67%     33.33% |           2     13.33%     46.67% |           3     20.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     13.33%     80.00% |           3     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           15                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          62      6.25%      6.25% |          62      6.25%     12.50% |          49      4.94%     17.44% |          53      5.34%     22.78% |          54      5.44%     28.23% |          58      5.85%     34.07% |          71      7.16%     41.23% |          69      6.96%     48.19% |          66      6.65%     54.84% |          70      7.06%     61.90% |          80      8.06%     69.96% |          60      6.05%     76.01% |          63      6.35%     82.36% |          61      6.15%     88.51% |          54      5.44%     93.95% |          60      6.05%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total          992                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          23      7.88%      7.88% |          21      7.19%     15.07% |          16      5.48%     20.55% |          21      7.19%     27.74% |          20      6.85%     34.59% |          14      4.79%     39.38% |          13      4.45%     43.84% |          14      4.79%     48.63% |          20      6.85%     55.48% |          15      5.14%     60.62% |          22      7.53%     68.15% |          20      6.85%     75.00% |          22      7.53%     82.53% |          18      6.16%     88.70% |          18      6.16%     94.86% |          15      5.14%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          292                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.L1_GETS   |         208      4.85%      4.85% |         437     10.19%     15.03% |         177      4.13%     19.16% |         315      7.34%     26.50% |         648     15.10%     41.61% |         240      5.59%     47.20% |         176      4.10%     51.31% |         165      3.85%     55.15% |         127      2.96%     58.11% |         162      3.78%     61.89% |         211      4.92%     66.81% |         223      5.20%     72.00% |         662     15.43%     87.44% |         211      4.92%     92.35% |         148      3.45%     95.80% |         180      4.20%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4290                      
system.ruby.L2Cache_Controller.L1_GETX   |         138      6.39%      6.39% |         169      7.82%     14.21% |         116      5.37%     19.58% |          85      3.94%     23.52% |          93      4.31%     27.82% |          93      4.31%     32.13% |          92      4.26%     36.39% |         113      5.23%     41.62% |          83      3.84%     45.46% |          61      2.82%     48.29% |         101      4.68%     52.96% |         119      5.51%     58.47% |         338     15.65%     74.12% |         142      6.57%     80.69% |         225     10.42%     91.11% |         192      8.89%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2160                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         362      6.79%      6.79% |         427      8.01%     14.80% |         247      4.63%     19.43% |         221      4.14%     23.57% |         434      8.14%     31.71% |         279      5.23%     36.95% |         297      5.57%     42.52% |         310      5.81%     48.33% |         267      5.01%     53.34% |         275      5.16%     58.50% |         338      6.34%     64.83% |         276      5.18%     70.01% |         477      8.95%     78.96% |         623     11.68%     90.64% |         277      5.20%     95.84% |         222      4.16%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5332                      
system.ruby.L2Cache_Controller.L1_PUTX   |         297      4.96%      4.96% |         568      9.49%     14.46% |         265      4.43%     18.89% |         391      6.54%     25.42% |         729     12.18%     37.61% |         322      5.38%     42.99% |         240      4.01%     47.00% |         266      4.45%     51.45% |         202      3.38%     54.82% |         220      3.68%     58.50% |         291      4.86%     63.36% |         303      5.06%     68.43% |         973     16.26%     84.69% |         328      5.48%     90.17% |         350      5.85%     96.02% |         238      3.98%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5983                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          16     22.22%     22.22% |           0      0.00%     22.22% |          15     20.83%     43.06% |           0      0.00%     43.06% |           0      0.00%     43.06% |           0      0.00%     43.06% |           2      2.78%     45.83% |           0      0.00%     45.83% |           0      0.00%     45.83% |           0      0.00%     45.83% |           0      0.00%     45.83% |           1      1.39%     47.22% |           0      0.00%     47.22% |           0      0.00%     47.22% |           1      1.39%     48.61% |          37     51.39%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           72                      
system.ruby.L2Cache_Controller.L2_Replacement |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           2     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           2     20.00%     50.00% |           0      0.00%     50.00% |           2     20.00%     70.00% |           3     30.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           10                      
system.ruby.L2Cache_Controller.M.L1_GETS |         165      4.34%      4.34% |         397     10.45%     14.79% |         146      3.84%     18.64% |         292      7.69%     26.32% |         628     16.53%     42.85% |         225      5.92%     48.78% |         143      3.76%     52.54% |         151      3.97%     56.51% |         105      2.76%     59.28% |         147      3.87%     63.15% |         172      4.53%     67.68% |         184      4.84%     72.52% |         640     16.85%     89.37% |         191      5.03%     94.39% |         113      2.97%     97.37% |         100      2.63%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3799                      
system.ruby.L2Cache_Controller.M.L1_GETX |          64      5.21%      5.21% |          83      6.75%     11.96% |          55      4.48%     16.44% |          54      4.39%     20.83% |          57      4.64%     25.47% |          62      5.04%     30.51% |          60      4.88%     35.39% |          75      6.10%     41.50% |          54      4.39%     45.89% |          32      2.60%     48.49% |          25      2.03%     50.53% |          59      4.80%     55.33% |         275     22.38%     77.71% |          80      6.51%     84.21% |         135     10.98%     95.20% |          59      4.80%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1229                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            5                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            2                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          19     24.05%     24.05% |           2      2.53%     26.58% |          15     18.99%     45.57% |           1      1.27%     46.84% |           0      0.00%     46.84% |           1      1.27%     48.10% |           3      3.80%     51.90% |           0      0.00%     51.90% |           1      1.27%     53.16% |           0      0.00%     53.16% |           1      1.27%     54.43% |           3      3.80%     58.23% |           0      0.00%     58.23% |           2      2.53%     60.76% |           3      3.80%     64.56% |          28     35.44%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           79                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     22.39%     22.39% |          14     20.90%     43.28% |           0      0.00%     43.28% |           3      4.48%     47.76% |           7     10.45%     58.21% |           3      4.48%     62.69% |           4      5.97%     68.66% |           7     10.45%     79.10% |           1      1.49%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           0      0.00%     80.60% |           1      1.49%     82.09% |          12     17.91%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           67                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         297      4.96%      4.96% |         568      9.49%     14.46% |         265      4.43%     18.89% |         391      6.54%     25.42% |         729     12.18%     37.61% |         322      5.38%     42.99% |         240      4.01%     47.00% |         266      4.45%     51.45% |         202      3.38%     54.82% |         220      3.68%     58.50% |         291      4.86%     63.36% |         303      5.06%     68.43% |         973     16.26%     84.69% |         328      5.48%     90.17% |         350      5.85%     96.02% |         238      3.98%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5983                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           1      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |          10     83.33%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           12                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           15                      
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total            3                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          18     26.09%     26.09% |           1      1.45%     27.54% |          15     21.74%     49.28% |           1      1.45%     50.72% |           0      0.00%     50.72% |           0      0.00%     50.72% |           3      4.35%     55.07% |           0      0.00%     55.07% |           0      0.00%     55.07% |           0      0.00%     55.07% |           0      0.00%     55.07% |           1      1.45%     56.52% |           0      0.00%     56.52% |           0      0.00%     56.52% |           2      2.90%     59.42% |          28     40.58%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           69                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           2     22.22%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            9                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         324      5.22%      5.22% |         587      9.47%     14.69% |         278      4.48%     19.17% |         398      6.42%     25.59% |         741     11.95%     37.54% |         332      5.35%     42.90% |         248      4.00%     46.90% |         278      4.48%     51.38% |         208      3.35%     54.73% |         223      3.60%     58.33% |         295      4.76%     63.09% |         323      5.21%     68.30% |        1000     16.13%     84.42% |         351      5.66%     90.08% |         356      5.74%     95.82% |         259      4.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6201                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           2     10.53%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           0      0.00%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           0      0.00%     21.05% |           0      0.00%     21.05% |           0      0.00%     21.05% |          15     78.95%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           19                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           1      6.67%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |           0      0.00%      6.67% |          14     93.33%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           15                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          19     24.36%     24.36% |           2      2.56%     26.92% |          15     19.23%     46.15% |           1      1.28%     47.44% |           0      0.00%     47.44% |           1      1.28%     48.72% |           3      3.85%     52.56% |           0      0.00%     52.56% |           0      0.00%     52.56% |           0      0.00%     52.56% |           1      1.28%     53.85% |           3      3.85%     57.69% |           0      0.00%     57.69% |           2      2.56%     60.26% |           3      3.85%     64.10% |          28     35.90%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           78                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           3     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           3     20.00%     40.00% |           1      6.67%     46.67% |           2     13.33%     60.00% |           0      0.00%     60.00% |           3     20.00%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Ack   |           3     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           3     20.00%     40.00% |           1      6.67%     46.67% |           2     13.33%     60.00% |           0      0.00%     60.00% |           3     20.00%     80.00% |           3     20.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           15                      
system.ruby.L2Cache_Controller.Mem_Data  |         142      6.77%      6.77% |         155      7.39%     14.16% |         126      6.01%     20.16% |         102      4.86%     25.02% |         103      4.91%     29.93% |         100      4.77%     34.70% |         112      5.34%     40.04% |         114      5.43%     45.47% |         114      5.43%     50.91% |         114      5.43%     56.34% |         178      8.48%     64.82% |         140      6.67%     71.50% |         148      7.05%     78.55% |         141      6.72%     85.27% |         161      7.67%     92.95% |         148      7.05%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2098                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          23      7.85%      7.85% |          21      7.17%     15.02% |          16      5.46%     20.48% |          21      7.17%     27.65% |          20      6.83%     34.47% |          14      4.78%     39.25% |          14      4.78%     44.03% |          14      4.78%     48.81% |          20      6.83%     55.63% |          15      5.12%     60.75% |          22      7.51%     68.26% |          20      6.83%     75.09% |          22      7.51%     82.59% |          18      6.14%     88.74% |          18      6.14%     94.88% |          15      5.12%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          28      3.44%     26.78% |          29      3.56%     30.34% |          28      3.44%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          60      7.37%     64.74% |          63      7.74%     72.48% |          62      7.62%     80.10% |          89     10.93%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          62      6.26%      6.26% |          62      6.26%     12.51% |          49      4.94%     17.46% |          53      5.35%     22.81% |          54      5.45%     28.25% |          58      5.85%     34.11% |          70      7.06%     41.17% |          69      6.96%     48.13% |          66      6.66%     54.79% |          70      7.06%     61.86% |          80      8.07%     69.93% |          60      6.05%     75.98% |          63      6.36%     82.34% |          61      6.16%     88.50% |          54      5.45%     93.95% |          60      6.05%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total          991                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           1      1.28%      1.28% |          14     17.95%     19.23% |           0      0.00%     19.23% |           1      1.28%     20.51% |           0      0.00%     20.51% |           0      0.00%     20.51% |          15     19.23%     39.74% |           0      0.00%     39.74% |           1      1.28%     41.03% |           0      0.00%     41.03% |          14     17.95%     58.97% |          15     19.23%     78.21% |           0      0.00%     78.21% |           0      0.00%     78.21% |          14     17.95%     96.15% |           3      3.85%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           78                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1      9.09%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |           0      0.00%      9.09% |          10     90.91%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         300      6.93%      6.93% |         364      8.41%     15.35% |         195      4.51%     19.86% |         167      3.86%     23.72% |         378      8.74%     32.45% |         218      5.04%     37.49% |         227      5.25%     42.74% |         241      5.57%     48.31% |         201      4.65%     52.96% |         203      4.69%     57.65% |         255      5.89%     63.55% |         216      4.99%     68.54% |         414      9.57%     78.11% |         562     12.99%     91.10% |         223      5.15%     96.26% |         162      3.74%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4326                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     30.19%     30.19% |           0      0.00%     30.19% |          15     28.30%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           2      3.77%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           0      0.00%     62.26% |           1      1.89%     64.15% |           0      0.00%     64.15% |           0      0.00%     64.15% |           1      1.89%     66.04% |          18     33.96%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           53                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          17     26.56%     26.56% |           0      0.00%     26.56% |          15     23.44%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2      3.12%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           0      0.00%     53.12% |           1      1.56%     54.69% |           0      0.00%     54.69% |           0      0.00%     54.69% |           1      1.56%     56.25% |          28     43.75%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           64                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            9                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total            9                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total           15                      
system.ruby.L2Cache_Controller.Unblock   |          19     24.05%     24.05% |           2      2.53%     26.58% |          15     18.99%     45.57% |           1      1.27%     46.84% |           0      0.00%     46.84% |           1      1.27%     48.10% |           3      3.80%     51.90% |           0      0.00%     51.90% |           1      1.27%     53.16% |           0      0.00%     53.16% |           1      1.27%     54.43% |           3      3.80%     58.23% |           0      0.00%     58.23% |           2      2.53%     60.76% |           3      3.80%     64.56% |          28     35.44%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           79                      
system.ruby.L2Cache_Controller.WB_Data   |          18     25.71%     25.71% |           1      1.43%     27.14% |          15     21.43%     48.57% |           1      1.43%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           3      4.29%     54.29% |           0      0.00%     54.29% |           1      1.43%     55.71% |           0      0.00%     55.71% |           0      0.00%     55.71% |           1      1.43%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2      2.86%     60.00% |          28     40.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           70                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           2     22.22%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            9                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        32050                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       32050    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        32050                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        36300                      
system.ruby.LD.latency_hist_seqr::mean       6.005978                      
system.ruby.LD.latency_hist_seqr::gmean      1.516993                      
system.ruby.LD.latency_hist_seqr::stdev     24.471535                      
system.ruby.LD.latency_hist_seqr         |       35996     99.16%     99.16% |         284      0.78%     99.94% |           4      0.01%     99.96% |           4      0.01%     99.97% |           5      0.01%     99.98% |           3      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           4      0.01%    100.00%
system.ruby.LD.latency_hist_seqr::total         36300                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         4250                      
system.ruby.LD.miss_latency_hist_seqr::mean    43.756941                      
system.ruby.LD.miss_latency_hist_seqr::gmean    35.140903                      
system.ruby.LD.miss_latency_hist_seqr::stdev    59.173495                      
system.ruby.LD.miss_latency_hist_seqr    |        3946     92.85%     92.85% |         284      6.68%     99.53% |           4      0.09%     99.62% |           4      0.09%     99.72% |           5      0.12%     99.84% |           3      0.07%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           4      0.09%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4250                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          273                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         273    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          273                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          359                      
system.ruby.Load_Linked.latency_hist_seqr::mean    23.417827                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.607099                      
system.ruby.Load_Linked.latency_hist_seqr::stdev    76.220632                      
system.ruby.Load_Linked.latency_hist_seqr |         342     95.26%     95.26% |           7      1.95%     97.21% |           5      1.39%     98.61% |           4      1.11%     99.72% |           0      0.00%     99.72% |           1      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          359                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           86                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean    94.581395                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    54.602886                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   133.156561                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          69     80.23%     80.23% |           7      8.14%     88.37% |           5      5.81%     94.19% |           4      4.65%     98.84% |           0      0.00%     98.84% |           1      1.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           86                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21810                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21810    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21810                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        23891                      
system.ruby.ST.latency_hist_seqr::mean       9.368967                      
system.ruby.ST.latency_hist_seqr::gmean      1.434849                      
system.ruby.ST.latency_hist_seqr::stdev     46.019702                      
system.ruby.ST.latency_hist_seqr         |       23079     96.60%     96.60% |         772      3.23%     99.83% |           5      0.02%     99.85% |           3      0.01%     99.87% |          13      0.05%     99.92% |           5      0.02%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |          14      0.06%    100.00%
system.ruby.ST.latency_hist_seqr::total         23891                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         2081                      
system.ruby.ST.miss_latency_hist_seqr::mean    97.080250                      
system.ruby.ST.miss_latency_hist_seqr::gmean    63.127488                      
system.ruby.ST.miss_latency_hist_seqr::stdev   126.067167                      
system.ruby.ST.miss_latency_hist_seqr    |        1269     60.98%     60.98% |         772     37.10%     98.08% |           5      0.24%     98.32% |           3      0.14%     98.46% |          13      0.62%     99.09% |           5      0.24%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |          14      0.67%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2081                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          337                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     5.454006                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.117565                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    31.471621                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     97.92%     97.92% |           0      0.00%     97.92% |           3      0.89%     98.81% |           3      0.89%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          337                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            7                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean   215.428571                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   210.855008                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev    54.196732                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     42.86%     42.86% |           3     42.86%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            7                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  4                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  39                       # delay histogram for all message
system.ruby.delayHist::samples                  44332                       # delay histogram for all message
system.ruby.delayHist::mean                 12.437855                       # delay histogram for all message
system.ruby.delayHist::gmean                11.301278                       # delay histogram for all message
system.ruby.delayHist::stdev                 5.821233                       # delay histogram for all message
system.ruby.delayHist                    |           0      0.00%      0.00% |        7386     16.66%     16.66% |       15574     35.13%     51.79% |       13128     29.61%     81.40% |        5007     11.29%     92.70% |         584      1.32%     94.02% |         625      1.41%     95.43% |        1076      2.43%     97.85% |         835      1.88%     99.74% |         117      0.26%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    44332                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            4                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           39                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         24083                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        11.944276                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.489247                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        6.995589                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           0      0.00%      0.00% |        5657     23.49%     23.49% |        9417     39.10%     62.59% |        5646     23.44%     86.04% |         722      3.00%     89.03% |           1      0.00%     89.04% |         616      2.56%     91.60% |        1073      4.46%     96.05% |         835      3.47%     99.52% |         116      0.48%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           24083                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         20017                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.065294                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.395652                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.906299                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |        1682      8.40%      8.40% |        6034     30.14%     38.55% |        7434     37.14%     75.69% |        4272     21.34%     97.03% |         582      2.91%     99.94% |           9      0.04%     99.98% |           3      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           20017                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           232                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.538793                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.938321                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        3.340458                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          47     20.26%     20.26% |         123     53.02%     73.28% |          48     20.69%     93.97% |          13      5.60%     99.57% |           1      0.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             232                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5637.203751                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000538                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.356053                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000692                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.356571                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  1617.671754                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000558                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7456.557422                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000559                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   498.991564                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000727                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   498.992083                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time   533.645473                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000555                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7208.151481                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000562                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.928969                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000727                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.929487                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time   751.378388                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5541.921884                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000532                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.840309                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000686                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.840828                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   637.423605                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       247135                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      247135    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       247135                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36548                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30810                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5738                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120285                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115661                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4624                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.163179                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   508.318946                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls          122                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.039070                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1262.195330                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1504.490536                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   332.980771                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.016650                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  7822.194912                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.033846                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62531.344463                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005944                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.720541                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1762                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1719                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         5589                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         5542                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.007623                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   104.935891                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000243                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   213.548295                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time   883.215903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   206.676935                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1377.600818                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13154.256015                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   104.898043                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1582                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1536                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5016                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         4969                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.006842                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    43.471093                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    90.840088                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   599.626711                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    75.694371                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   665.826230                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5363.015163                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    43.435318                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1536                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1490                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         4867                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         4820                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.006640                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    36.897338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000258                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    76.516155                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   513.651486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    62.869870                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   638.759717                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4497.948514                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.857415                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1494                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1452                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         4732                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         4685                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.006456                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    30.367652                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    67.010419                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   320.069176                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    46.743714                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   588.896332                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3683.717390                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    30.323582                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1460                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1417                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         4622                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         4575                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.006307                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    22.477486                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    49.649253                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   235.277113                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    34.417468                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   409.208154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2690.566458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    22.435490                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1437                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1392                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         4538                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         4491                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.006196                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    16.173338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000253                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    34.855581                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   168.780509                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    21.657777                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   261.194170                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1881.312702                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    16.133415                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1349                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1294                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           55                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         4796                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         4746                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.006372                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.919482                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000283                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    22.164329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.001174                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   204.256187                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            9                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    15.922397                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000147                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   165.868746                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001991                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1073.917164                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.875411                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1758                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1714                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         5577                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         5530                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.007606                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time    98.605819                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   197.813070                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time   935.713665                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   185.546968                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1213.534301                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 12419.729151                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time    98.570044                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1757                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1713                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         5584                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         5537                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.007612                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    91.854745                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   187.463773                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1040.484681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   170.798921                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1328.265252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 11554.131584                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    91.814822                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1737                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1692                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         5518                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         5471                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.007523                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    84.386099                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000250                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   172.645214                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time   644.229111                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   157.767548                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1504.142640                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 10592.570351                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    84.346177                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1756                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1709                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         5579                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         5532                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.007606                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    77.722129                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   159.424079                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time   792.289754                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   144.328135                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1208.438720                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time  9751.063247                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    77.684280                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1735                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1688                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         5511                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         5464                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.007514                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    71.261401                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000257                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   146.349154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   858.781695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   131.935006                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1006.144470                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  8914.002593                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    71.225108                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1701                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1656                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         5399                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         5352                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.007362                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    64.888814                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000250                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   134.905354                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   806.453999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   116.099198                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1010.875044                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8107.005244                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    64.848891                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1651                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1604                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5236                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5189                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.007141                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    57.131378                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   120.296259                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   573.897341                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   101.401961                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1071.342808                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7115.247975                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    57.091455                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1624                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1577                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5155                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5108                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.007029                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    49.800647                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   100.247833                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   563.474421                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    88.857437                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   875.446550                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6185.740996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    49.762798                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   995.765089                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   148.369135                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001099                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  6076.763979                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          723                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          547                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          176                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001579                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   738.076870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000172                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7285.698363                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000373                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3153.208588                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.579096                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time    99.476340                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  6713.896707                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses         1030                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          858                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002529                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   713.010633                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000163                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7246.489667                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000611                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4074.036285                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000369                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.197399                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    39.416612                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.001036                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9644.673948                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          648                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          466                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          182                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001459                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   686.998181                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  8158.449861                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000307                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6865.937684                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000290                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.608032                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   103.589409                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000982                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 11247.538003                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          618                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          475                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001446                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   707.129563                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  8045.817711                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000339                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7883.459056                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000307                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.112748                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    56.206417                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.002541                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  8215.239058                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses         1477                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits         1329                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          148                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.003923                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   773.249236                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000158                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9658.863084                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.001037                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  6005.185798                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000292                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.476718                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time    97.504576                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001352                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  9420.476681                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          976                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          833                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002214                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   788.834622                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000148                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9833.377405                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000366                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6883.830291                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000334                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.302510                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time    97.452210                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.001038                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 11302.793018                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          651                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          486                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001543                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   709.288496                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000175                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7233.462958                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000373                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7841.288821                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000307                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.729076                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time    97.171715                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.008862                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 11442.294148                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls           91                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          540                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          352                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          188                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           12                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001119                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   693.575047                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7318.911422                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000327                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8589.689589                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000261                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.985483                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   104.910486                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000850                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  7666.069921                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          555                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          411                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          144                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001242                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   738.156196                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000146                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10071.872165                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000319                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5072.030822                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.804016                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time    97.309111                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.001049                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  9274.914579                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          621                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          514                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          107                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001577                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   677.826342                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10025.339987                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000414                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5970.392957                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000214                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.749156                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    76.461196                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001974                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  5504.483786                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses         1175                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits         1063                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.003067                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   794.647255                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8128.899324                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000768                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4042.987879                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000207                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.649889                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    63.815050                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000969                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  7511.430836                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          612                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          505                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          107                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001485                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   759.536587                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8083.248563                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5021.962641                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.009711                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time    97.245857                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000837                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  7830.602516                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          567                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          447                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          120                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001290                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   748.855983                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9177.391342                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5963.782383                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000236                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   999.395457                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    63.559960                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000886                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  9321.378309                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          467                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          121                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001363                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   713.027744                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8845.864899                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000288                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6737.255081                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000236                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   998.833429                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    56.029616                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000704                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  7032.502757                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          477                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          361                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          116                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001076                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   706.063057                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  9175.233965                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4927.161401                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000236                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   996.938918                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000745                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  8694.018858                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          382                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          116                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001139                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   691.324862                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  9142.616126                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5865.949096                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples         258891                      
system.ruby.latency_hist_seqr::mean          3.785454                      
system.ruby.latency_hist_seqr::gmean         1.186063                      
system.ruby.latency_hist_seqr::stdev        23.779613                      
system.ruby.latency_hist_seqr            |      256749     99.17%     99.17% |        2019      0.78%     99.95% |          25      0.01%     99.96% |          17      0.01%     99.97% |          23      0.01%     99.98% |          19      0.01%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          39      0.02%    100.00%
system.ruby.latency_hist_seqr::total           258891                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        11756                      
system.ruby.miss_latency_hist_seqr::mean    62.341358                      
system.ruby.miss_latency_hist_seqr::gmean    42.855460                      
system.ruby.miss_latency_hist_seqr::stdev    94.136096                      
system.ruby.miss_latency_hist_seqr       |        9614     81.78%     81.78% |        2019     17.17%     98.95% |          25      0.21%     99.17% |          17      0.14%     99.31% |          23      0.20%     99.51% |          19      0.16%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |          39      0.33%    100.00%
system.ruby.miss_latency_hist_seqr::total        11756                      
system.ruby.network.average_flit_latency    12.928340                      
system.ruby.network.average_flit_network_latency    11.172029                      
system.ruby.network.average_flit_queueing_latency     1.756311                      
system.ruby.network.average_flit_vnet_latency |   13.023555                       |   10.665855                       |    8.430505                      
system.ruby.network.average_flit_vqueue_latency |    2.192815                       |    1.646549                       |           1                      
system.ruby.network.average_hops             2.806966                      
system.ruby.network.average_packet_latency    12.959350                      
system.ruby.network.average_packet_network_latency    11.193993                      
system.ruby.network.average_packet_queueing_latency     1.765357                      
system.ruby.network.average_packet_vnet_latency |   11.236024                       |   12.059555                       |    8.430505                      
system.ruby.network.average_packet_vqueue_latency |    2.295458                       |    1.491663                       |           1                      
system.ruby.network.avg_link_utilization     0.560991                      
system.ruby.network.avg_vc_load          |    0.107872     19.23%     19.23% |    0.020959      3.74%     22.96% |    0.004144      0.74%     23.70% |    0.003710      0.66%     24.36% |    0.004015      0.72%     25.08% |    0.003888      0.69%     25.77% |    0.004131      0.74%     26.51% |    0.003780      0.67%     27.18% |    0.277039     49.38%     76.57% |    0.040602      7.24%     83.81% |    0.010119      1.80%     85.61% |    0.009569      1.71%     87.31% |    0.009975      1.78%     89.09% |    0.009680      1.73%     90.82% |    0.009947      1.77%     92.59% |    0.009464      1.69%     94.28% |    0.026134      4.66%     98.94% |    0.000875      0.16%     99.09% |    0.000853      0.15%     99.25% |    0.000853      0.15%     99.40% |    0.000849      0.15%     99.55% |    0.000847      0.15%     99.70% |    0.000844      0.15%     99.85% |    0.000840      0.15%    100.00%
system.ruby.network.avg_vc_load::total       0.560991                      
system.ruby.network.ext_in_link_utilization       112545                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       112545                      
system.ruby.network.flit_network_latency |      395877                       |      806040                       |       55439                      
system.ruby.network.flit_queueing_latency |       66655                       |      124433                       |        6576                      
system.ruby.network.flits_injected       |       30397     27.01%     27.01% |       75572     67.15%     94.16% |        6576      5.84%    100.00%
system.ruby.network.flits_injected::total       112545                      
system.ruby.network.flits_received       |       30397     27.01%     27.01% |       75572     67.15%     94.16% |        6576      5.84%    100.00%
system.ruby.network.flits_received::total       112545                      
system.ruby.network.int_link_utilization       315910                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      222889                       |      241577                       |       55439                      
system.ruby.network.packet_queueing_latency |       45535                       |       29881                       |        6576                      
system.ruby.network.packets_injected     |       19837     42.71%     42.71% |       20032     43.13%     85.84% |        6576     14.16%    100.00%
system.ruby.network.packets_injected::total        46445                      
system.ruby.network.packets_received     |       19837     42.71%     42.71% |       20032     43.13%     85.84% |        6576     14.16%    100.00%
system.ruby.network.packets_received::total        46445                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        94892                      
system.ruby.network.routers00.buffer_writes        94892                      
system.ruby.network.routers00.crossbar_activity        94892                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        94951                      
system.ruby.network.routers00.sw_output_arbiter_activity        94892                      
system.ruby.network.routers01.buffer_reads        38568                      
system.ruby.network.routers01.buffer_writes        38568                      
system.ruby.network.routers01.crossbar_activity        38568                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        38607                      
system.ruby.network.routers01.sw_output_arbiter_activity        38568                      
system.ruby.network.routers02.buffer_reads        24881                      
system.ruby.network.routers02.buffer_writes        24881                      
system.ruby.network.routers02.crossbar_activity        24881                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        24899                      
system.ruby.network.routers02.sw_output_arbiter_activity        24881                      
system.ruby.network.routers03.buffer_reads        15398                      
system.ruby.network.routers03.buffer_writes        15398                      
system.ruby.network.routers03.crossbar_activity        15398                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15411                      
system.ruby.network.routers03.sw_output_arbiter_activity        15398                      
system.ruby.network.routers04.buffer_reads        56800                      
system.ruby.network.routers04.buffer_writes        56800                      
system.ruby.network.routers04.crossbar_activity        56800                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        56818                      
system.ruby.network.routers04.sw_output_arbiter_activity        56800                      
system.ruby.network.routers05.buffer_reads        18430                      
system.ruby.network.routers05.buffer_writes        18430                      
system.ruby.network.routers05.crossbar_activity        18430                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        18457                      
system.ruby.network.routers05.sw_output_arbiter_activity        18430                      
system.ruby.network.routers06.buffer_reads        15009                      
system.ruby.network.routers06.buffer_writes        15009                      
system.ruby.network.routers06.crossbar_activity        15009                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        15027                      
system.ruby.network.routers06.sw_output_arbiter_activity        15009                      
system.ruby.network.routers07.buffer_reads        11783                      
system.ruby.network.routers07.buffer_writes        11783                      
system.ruby.network.routers07.crossbar_activity        11783                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11784                      
system.ruby.network.routers07.sw_output_arbiter_activity        11783                      
system.ruby.network.routers08.buffer_reads        38714                      
system.ruby.network.routers08.buffer_writes        38714                      
system.ruby.network.routers08.crossbar_activity        38714                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        38731                      
system.ruby.network.routers08.sw_output_arbiter_activity        38714                      
system.ruby.network.routers09.buffer_reads        16209                      
system.ruby.network.routers09.buffer_writes        16209                      
system.ruby.network.routers09.crossbar_activity        16209                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        16223                      
system.ruby.network.routers09.sw_output_arbiter_activity        16209                      
system.ruby.network.routers10.buffer_reads        15155                      
system.ruby.network.routers10.buffer_writes        15155                      
system.ruby.network.routers10.crossbar_activity        15155                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        15163                      
system.ruby.network.routers10.sw_output_arbiter_activity        15155                      
system.ruby.network.routers11.buffer_reads        11204                      
system.ruby.network.routers11.buffer_writes        11204                      
system.ruby.network.routers11.crossbar_activity        11204                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        11206                      
system.ruby.network.routers11.sw_output_arbiter_activity        11204                      
system.ruby.network.routers12.buffer_reads        28594                      
system.ruby.network.routers12.buffer_writes        28594                      
system.ruby.network.routers12.crossbar_activity        28594                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        28601                      
system.ruby.network.routers12.sw_output_arbiter_activity        28594                      
system.ruby.network.routers13.buffer_reads        18479                      
system.ruby.network.routers13.buffer_writes        18479                      
system.ruby.network.routers13.crossbar_activity        18479                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        18489                      
system.ruby.network.routers13.sw_output_arbiter_activity        18479                      
system.ruby.network.routers14.buffer_reads        14285                      
system.ruby.network.routers14.buffer_writes        14285                      
system.ruby.network.routers14.crossbar_activity        14285                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        14289                      
system.ruby.network.routers14.sw_output_arbiter_activity        14285                      
system.ruby.network.routers15.buffer_reads        10054                      
system.ruby.network.routers15.buffer_writes        10054                      
system.ruby.network.routers15.crossbar_activity        10054                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10055                      
system.ruby.network.routers15.sw_output_arbiter_activity        10054                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       258900                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      258900    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       258900                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    482182500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
