Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto d7a43cba44ed40c6ae6727e86dbbdeb7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot memtest_tb_behav xil_defaultlib.memtest_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture sync_read of entity xil_defaultlib.ram [\ram(num_words=32768,word_width=...]
Compiling architecture behavior of entity xil_defaultlib.memtest_tb
Built simulation snapshot memtest_tb_behav
