EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# FILTER-hackrf-one-packages
#
DEF FILTER-hackrf-one-packages FB 0 40 Y N 1 F N
F0 "FB" 0 150 50 H V C CNN
F1 "FILTER-hackrf-one-packages" 0 -100 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
A -150 0 50 1 1799 0 1 0 N -100 0 -200 0
A -50 0 50 1 1799 0 1 0 N 0 0 -100 0
A 0 0 0 0 0 0 1 0 N 0 0 0 0
A 50 0 50 1 1799 0 1 0 N 100 0 0 0
A 150 0 50 1 1799 0 1 0 N 200 0 100 0
S -225 75 225 -50 0 1 0 N
X 1 1 -350 0 150 R 40 40 1 1 P
X 2 2 350 0 150 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# MAX5864-quacho-packages
#
DEF MAX5864-quacho-packages U 0 40 Y Y 1 F N
F0 "U" 0 50 60 H V C CNN
F1 "MAX5864-quacho-packages" 0 -50 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -900 900 900 -900 0 1 0 N
X EP 0 -1200 800 300 R 50 50 1 1 W
X REFP 1 -1200 550 300 R 50 50 1 1 O
X QA+ 10 -1200 -350 300 R 50 50 1 1 I
X VDD 11 -1200 -450 300 R 50 50 1 1 W
X GND 12 -1200 -550 300 R 50 50 1 1 W
X DA0 13 -550 -1200 300 U 50 50 1 1 O
X DA1 14 -450 -1200 300 U 50 50 1 1 O
X DA2 15 -350 -1200 300 U 50 50 1 1 O
X DA3 16 -250 -1200 300 U 50 50 1 1 O
X OGND 17 -150 -1200 300 U 50 50 1 1 W
X OVDD 18 -50 -1200 300 U 50 50 1 1 W
X DA4 19 50 -1200 300 U 50 50 1 1 O
X VDD 2 -1200 450 300 R 50 50 1 1 W
X DA5 20 150 -1200 300 U 50 50 1 1 O
X DA6 21 250 -1200 300 U 50 50 1 1 O
X DA7 22 350 -1200 300 U 50 50 1 1 O
X DD0 23 450 -1200 300 U 50 50 1 1 I
X DD1 24 550 -1200 300 U 50 50 1 1 I
X DD2 25 1200 -550 300 L 50 50 1 1 I
X DD3 26 1200 -450 300 L 50 50 1 1 I
X DD4 27 1200 -350 300 L 50 50 1 1 I
X DD5 28 1200 -250 300 L 50 50 1 1 I
X DD6 29 1200 -150 300 L 50 50 1 1 I
X IA+ 3 -1200 350 300 R 50 50 1 1 I
X DD7 30 1200 -50 300 L 50 50 1 1 I
X DD8 31 1200 50 300 L 50 50 1 1 I
X DD9 32 1200 150 300 L 50 50 1 1 I
X VDD 33 1200 250 300 L 50 50 1 1 W
X DIN 34 1200 350 300 L 50 50 1 1 I
X SCLK 35 1200 450 300 L 50 50 1 1 I
X CS 36 1200 550 300 L 50 50 1 1 I
X GND 37 550 1200 300 D 50 50 1 1 W
X NC 38 450 1200 300 D 50 50 1 1 N
X VDD 39 350 1200 300 D 50 50 1 1 W
X IA- 4 -1200 250 300 R 50 50 1 1 I
X QD+ 40 250 1200 300 D 50 50 1 1 O
X QD- 41 150 1200 300 D 50 50 1 1 O
X GND 42 50 1200 300 D 50 50 1 1 W
X VDD 43 -50 1200 300 D 50 50 1 1 W
X ID- 44 -150 1200 300 D 50 50 1 1 O
X ID+ 45 -250 1200 300 D 50 50 1 1 O
X REFIN 46 -350 1200 300 D 50 50 1 1 I
X COM 47 -450 1200 300 D 50 50 1 1 O
X REFN 48 -550 1200 300 D 50 50 1 1 O
X GND 5 -1200 150 300 R 50 50 1 1 W
X CLK 6 -1200 50 300 R 50 50 1 1 I
X GND 7 -1200 -50 300 R 50 50 1 1 W
X VDD 8 -1200 -150 300 R 50 50 1 1 W
X QA- 9 -1200 -250 300 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# MOSFET_P-hackrf-one-packages
#
DEF MOSFET_P-hackrf-one-packages Q 0 40 Y N 1 F N
F0 "Q" 0 190 60 H V R CNN
F1 "MOSFET_P-hackrf-one-packages" 0 -180 60 H V R CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 8 -50 -100 -50 100 N
P 2 0 1 10 0 -150 0 150 N
P 2 0 1 8 30 0 0 0 N
P 2 0 1 0 100 -100 0 -100 N
P 2 0 1 0 100 100 0 100 N
P 3 0 1 0 80 0 100 0 100 -100 N
P 5 0 1 8 30 40 30 -30 80 0 30 40 30 40 N
X D D 100 200 100 D 40 40 1 1 P
X G G -200 0 150 R 40 40 1 1 I
X S S 100 -200 100 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# STM32F722ZET
#
DEF STM32F722ZET U 0 40 Y Y 1 F N
F0 "U" -800 1950 50 H V C CNN
F1 "STM32F722ZET" -800 2050 50 H V C CNN
F2 "" -800 1950 50 H I C CNN
F3 "" -800 1950 50 H I C CNN
DRAW
S -700 -5750 7800 1700 1 1 10 f
X (PE2)(TRACECLK)(SPI4_SCK)(SAI1_MCLK_A)(QUADSPI_BK1_IO2)(FMC_A23)(EVENTOUT) 1 -900 -4350 200 R 50 50 1 1 B
X (PF0)(I2C2_SDA)(FMC_A0)(EVENTOUT) 10 -900 -2450 200 R 50 50 1 1 B
X (MCO1)(TIM1_CH1)(TIM8_BKIN2)(I2C3_SCL)(USART1_CK)(OTG_FS_SOF)(EVENTOUT)(PA8) 100 8000 200 200 L 50 50 1 1 B
X (TIM1_CH2)(I2C3_SMBA)(SPI2_SCK/I2S2_CK)(USART1_TX)(EVENTOUT)(OTG_FS_VBUS)(PA9) 101 8000 100 200 L 50 50 1 1 B
X (TIM1_CH3)(USART1_RX)(OTG_FS_ID)(EVENTOUT)(PA10) 102 8000 0 200 L 50 50 1 1 B
X (TIM1_CH4)(USART1_CTS)(CAN1_RX)(OTG_FS_DM)(EVENTOUT)(PA11) 103 8000 -100 200 L 50 50 1 1 B
X (TIM1_ETR)(USART1_RTS)(SAI2_FS_B)(CAN1_TX)(OTG_FS_DP)(EVENTOUT)(PA12) 104 8000 -200 200 L 50 50 1 1 B
X (JTMS-SWDIO)(EVENTOUT)(PA13) 105 8000 -300 200 L 50 50 1 1 B
X VCAP_2 106 -900 350 200 R 50 50 1 1 W
X VSS 107 3000 -5950 200 U 50 50 1 1 W
X VDD 108 3100 1900 200 D 50 50 1 1 W
X (JTCK-SWCLK)(EVENTOUT)(PA14) 109 8000 -400 200 L 50 50 1 1 B
X (PF1)(I2C2_SCL)(FMC_A1)(EVENTOUT) 11 -900 -2550 200 R 50 50 1 1 B
X (JTDI)(TIM2_CH1/TIM2_ETR)(SPI1_NSS/I2S1_WS)(SPI3_NSS/I2S3_WS)(UART4_RTS)(EVENTOUT)(PA15) 110 8000 -500 200 L 50 50 1 1 B
X (SPI3_SCK/I2S3_CK)(USART3_TX)(UART4_TX)(QUADSPI_BK1_IO1)(SDMMC1_D2)(EVENTOUT)(PC10) 111 8000 -3400 200 L 50 50 1 1 B
X (SPI3_MISO)(USART3_RX)(UART4_RX)(QUADSPI_BK2_NCS)(SDMMC1_D3)(EVENTOUT)(PC11) 112 8000 -3500 200 L 50 50 1 1 B
X (TRACED3)(SPI3_MOSI/I2S3_SD)(USART3_CK)(UART5_TX)(SDMMC1_CK)(EVENTOUT)(PC12) 113 8000 -3600 200 L 50 50 1 1 B
X (CAN1_RX,_FMC_D2)(EVENTOUT)(PD0) 114 8000 -4100 200 L 50 50 1 1 B
X (PD1)(CAN1_TX)(FMC_D3)(EVENTOUT) 115 8000 -4200 200 L 50 50 1 1 B
X (TRACED2)(TIM3_ETR)(UART5_RX)(SDMMC1_CMD)(EVENTOUT)(PD2) 116 8000 -4300 200 L 50 50 1 1 B
X (SPI2_SCK/I2S2_CK)(USART2_CTS)(FMC_CLK)(EVENTOUT)(PD3) 117 8000 -4400 200 L 50 50 1 1 B
X (USART2_RTS)(FMC_NOE)(EVENTOUT)(PD4) 118 8000 -4500 200 L 50 50 1 1 B
X (USART2_TX)(FMC_NWE)(EVENTOUT)(PD5) 119 8000 -4600 200 L 50 50 1 1 B
X (PF2)(I2C2_SMBA)(FMC_A2)(EVENTOUT) 12 -900 -2650 200 R 50 50 1 1 B
X VSS 120 3100 -5950 200 U 50 50 1 1 W
X VDDSDMMC 121 3500 1900 200 D 50 50 1 1 W
X (SPI3_MOSI/I2S3_SD)(SAI1_SD_A)(USART2_RX)(SDMMC2_CK)(FMC_NWAIT)(EVENTOUT)(PD6) 122 8000 -4700 200 L 50 50 1 1 B
X (USART2_CK_SDMMC2_CMD)(FMC_NE1)(EVENTOUT)(PD7) 123 8000 -4800 200 L 50 50 1 1 B
X (USART6_RX)(QUADSPI_BK2_IO2)(SAI2_FS_B)(SDMMC2_D0)(FMC_NE2/FMC_NCE)(EVENTOUT)(PG9) 124 -900 -1650 200 R 50 50 1 1 B
X (PG10)(SAI2_SD_B)(SDMMC2_D1)(FMC_NE3)(EVENTOUT) 125 -900 -1750 200 R 50 50 1 1 B
X (PG11)(SDMMC2_D2)(FMC_INT)(EVENTOUT) 126 -900 -1850 200 R 50 50 1 1 B
X (PG12)(LPTIM1_IN1)(USART6_RTS)(SDMMC2_D3)(FMC_NE4)(EVENTOUT) 127 -900 -1950 200 R 50 50 1 1 B
X (PG13)(TRACED0)(LPTIM1_OUT)(USART6_CTS)(FMC_A24)(EVENTOUT) 128 -900 -2050 200 R 50 50 1 1 B
X (PG14)(TRACED1)(LPTIM1_ETR)(USART6_TX)(QUADSPI_BK2_IO3)(FMC_A25)(EVENTOUT) 129 -900 -2150 200 R 50 50 1 1 B
X (PF3)(FMC_A3)(EVENTOUT)(ADC3_IN9) 13 -900 -2750 200 R 50 50 1 1 B
X VSS 130 3200 -5950 200 U 50 50 1 1 W
X VDD 131 3200 1900 200 D 50 50 1 1 W
X (PG15)(USART6_CTS)(FMC_SDNCAS)(EVENTOUT) 132 -900 -2250 200 R 50 50 1 1 B
X (JTDO/TRACESWO)(TIM2_CH2)(SPI1_SCK/I2S1_CK)(SPI3_SCK/I2S3_CK)(SDMMC2_D2)(EVENTOUT)(PB3) 133 8000 -1000 200 L 50 50 1 1 B
X (NJTRST)(TIM3_CH1)(SPI1_MISO,_SPI3_MISO)(SPI2_NSS/I2S2_WS)(SDMMC2_D3)(EVENTOUT)(PB4) 134 8000 -1100 200 L 50 50 1 1 B
X (TIM3_CH2)(I2C1_SMBA)(SPI1_MOSI/I2S1_SD)(SPI3_MOSI/I2S3_SD)(OTG_HS_ULPI_D7)(FMC_SDCKE1)(EVENTOUT)(PB5) 135 8000 -1200 200 L 50 50 1 1 B
X (TIM4_CH1)(I2C1_SCL)(USART1_TX)(QUAD_SPI_BK1_NCS)(FMC_SDNE1)(EVENTOUT)(PB6) 136 8000 -1300 200 L 50 50 1 1 B
X (TIM4_CH2)(I2C1_SDA)(USART1_RX)(FMC_NL)(EVENTOUT)(PB7) 137 8000 -1400 200 L 50 50 1 1 B
X BOOT0 138 -900 650 200 R 50 50 1 1 I
X (TIM4_CH3)(TIM10_CH1)(I2C1_SCL)(CAN1_RX)(SDMMC2_D4)(SDMMC1_D4)(EVENTOUT)(PB8) 139 8000 -1500 200 L 50 50 1 1 B
X (PF4)(FMC_A4)(EVENTOUT)(ADC3_IN14) 14 -900 -2850 200 R 50 50 1 1 B
X (TIM4_CH4)(TIM11_CH1)(I2C1_SDA)(SPI2_NSS/I2S2_WS)(CAN1_TX)(SDMMC2_D5)(SDMMC1_D5)(EVENTOUT)(PB9) 140 8000 -1600 200 L 50 50 1 1 B
X (PE0)(TIM4_ETR)(LPTIM1_ETR)(UART8_Rx)(SAI2_MCK_A)(FMC_NBL0)(EVENTOUT) 141 -900 -4150 200 R 50 50 1 1 B
X (PE1)(LPTIM1_IN2)(UART8_Tx)(FMC_NBL1)(EVENTOUT) 142 -900 -4250 200 R 50 50 1 1 B
X PDR_ON 143 -900 850 200 R 50 50 1 1 I
X VDD 144 3300 1900 200 D 50 50 1 1 W
X (PF5)(FMC_A5)(EVENTOUT)(ADC3_IN15) 15 -900 -2950 200 R 50 50 1 1 B
X VSS 16 2400 -5950 200 U 50 50 1 1 W
X VDD 17 2400 1900 200 D 50 50 1 1 W
X (PF6)(TIM10_CH1)(SPI5_NSS)(SAI1_SD_B)(UART7_RX)(QUADSPI_BK1_IO3)(EVENTOUT)(ADC3_IN4) 18 -900 -3050 200 R 50 50 1 1 B
X (PF7)(TIM11_CH1)(SPI5_SCK)(SAI1_MCLK_B)(UART7_TX)(QUADSPI_BK1_IO2)(EVENTOUT)(ADC3_IN5) 19 -900 -3150 200 R 50 50 1 1 B
X (PE3)(TRACED0)(SAI1_SD_B)(FMC_A19)(EVENTOUT) 2 -900 -4450 200 R 50 50 1 1 B
X (PF8)(SPI5_MISO)(SAI1_SCK_B)(UART7_RTS)(TIM13_CH1)(QUADSPI_BK1_IO0)(EVENTOUT)(ADC3_IN6) 20 -900 -3250 200 R 50 50 1 1 B
X (PF9)(SPI5_MOSI)(SAI1_FS_B)(UART7_CTS)(TIM14_CH1)(QUADSPI_BK1_IO1)(EVENTOUT)(ADC3_IN7) 21 -900 -3350 200 R 50 50 1 1 B
X (PF10)(EVENTOUT)(ADC3_IN8) 22 -900 -3450 200 R 50 50 1 1 B
X (PH0)(EVENTOUT)(OSC_IN) 23 -900 -450 200 R 50 50 1 1 I
X (PH1)(EVENTOUT)(OSC_OUT) 24 -900 -550 200 R 50 50 1 1 I
X NRST 25 -900 950 200 R 50 50 1 1 I
X (SAI2_FS_B)(OTG_HS_ULPI_STP)(FMC_SDNWE)(EVENTOUT)(ADC1_IN10)(ADC2_IN10)(ADC3_IN10)(PC0) 26 8000 -2400 200 L 50 50 1 1 B
X (TRACED0)(SPI2_MOSI/I2S2_SD)(SAI1_SD_A)(EVENTOUT)(ADC1_IN11)(ADC2_IN11)(ADC3_IN11)(RTC_TAMP3)(WKUP3)(PC1) 27 8000 -2500 200 L 50 50 1 1 B
X (SPI2_MISO)(OTG_HS_ULPI_DIR)(FMC_SDNE0)(EVENTOUT)(ADC1_IN12)(ADC2_IN12)(ADC3_IN12)(PC2) 28 8000 -2600 200 L 50 50 1 1 B
X (SPI2_MOSI/I2S2_SD)(OTG_HS_ULPI_NXT)(FMC_SDCKE0)(EVENTOUT)(ADC1_IN13)(ADC2_IN13)(ADC3_IN13)(PC3) 29 8000 -2700 200 L 50 50 1 1 B
X (PE4)(TRACED1)(SPI4_NSS)(SAI1_FS_A)(FMC_A20)(EVENTOUT) 3 -900 -4550 200 R 50 50 1 1 B
X VDD 30 2500 1900 200 D 50 50 1 1 W
X VSSA 31 3300 -5950 200 U 50 50 1 1 W
X VREF+ 32 -900 250 200 R 50 50 1 1 W
X VDDA 33 3400 1900 200 D 50 50 1 1 W
X (TIM2_CH1/TIM2_ETR)(TIM5_CH1)(TIM8_ETR)(USART2_CTS)(UART4_TX)(SAI2_SD_B)(EVENTOUT)(ADC1_IN0)(ADC2_IN0)(ADC3_IN0)(WKUP1)(PA0) 34 8000 1000 200 L 50 50 1 1 B
X (TIM2_CH2)(TIM5_CH2)(USART2_RTS)(UART4_RX)(QUADSPI_BK1_IO3)(SAI2_MCK_B)(EVENTOUT)(ADC1_IN1)(ADC2_IN1)(ADC3_IN1)(PA1) 35 8000 900 200 L 50 50 1 1 B
X (TIM2_CH3)(TIM5_CH3)(TIM9_CH1)(USART2_TX)(SAI2_SCK_B)(EVENTOUT)(ADC1_IN2)(ADC2_IN2)(ADC3_IN2)(WKUP2)(PA2) 36 8000 800 200 L 50 50 1 1 B
X (TIM2_CH4)(TIM5_CH4)(TIM9_CH2)(USART2_RX)(OTG_HS_ULPI_D0)(EVENTOUT)(ADC1_IN3)(ADC2_IN3)(ADC3_IN3)(PA3) 37 8000 700 200 L 50 50 1 1 B
X VSS 38 2500 -5950 200 U 50 50 1 1 W
X VDD 39 2600 1900 200 D 50 50 1 1 W
X (PE5)(TRACED2)(TIM9_CH1)(SPI4_MISO)(SAI1_SCK_A)(FMC_A21)(EVENTOUT) 4 -900 -4650 200 R 50 50 1 1 B
X (SPI1_NSS/I2S1_WS)(SPI3_NSS/I2S3_WS)(USART2_CK)_OTG_HS_SOF)(EVENTOUT)(ADC1_IN4)(ADC2_IN4)(DAC_OUT1)(PA4) 40 8000 600 200 L 50 50 1 1 B
X (TIM2_CH1/TIM2_ETR)(TIM8_CH1N)(SPI1_SCK/I2S1_CK)(OTG_HS_ULPI_CK)(EVENTOUT)(ADC1_IN5)(ADC2_IN5)(DAC_OUT2)(PA5) 41 8000 500 200 L 50 50 1 1 B
X (TIM1_BKIN)(TIM3_CH1)(TIM8_BKIN)(SPI1_MISO)(TIM13_CH1)(EVENTOUT)(ADC1_IN6)(ADC2_IN6)(PA6) 42 8000 400 200 L 50 50 1 1 B
X (TIM1_CH1N)(TIM3_CH2)(TIM8_CH1N)(SPI1_MOSI/I2S1_SD)(TIM14_CH1)(FMC_SDNWE)(EVENTOUT)(ADC1_IN7)(ADC2_IN7)(PA7) 43 8000 300 200 L 50 50 1 1 B
X (I2S1_MCK)(FMC_SDNE0)(EVENTOUT)(ADC1_IN14)(ADC2_IN14)(PC4) 44 8000 -2800 200 L 50 50 1 1 B
X (FMC_SDCKE0)(EVENTOUT)(ADC1_IN15)(ADC2_IN15)(PC5) 45 8000 -2900 200 L 50 50 1 1 B
X (TIM1_CH2N)(TIM3_CH3)(TIM8_CH2N)(UART4_CTS)(OTG_HS_ULPI_D1)(EVENTOUT)(ADC1_IN8)ADC2_IN8)(PB0) 46 8000 -700 200 L 50 50 1 1 B
X (TIM1_CH3N)(TIM3_CH4)(TIM8_CH3N)(OTG_HS_ULPI_D2)(EVENTOUT)(ADC1_IN9)(ADC2_IN9)(PB1) 47 8000 -800 200 L 50 50 1 1 B
X (SAI1_SD_A)(SPI3_MOSI/I2S3_SD)(QUADSPI_CLK)(EVENTOUT)(PB2) 48 8000 -900 200 L 50 50 1 1 B
X (PF11)(SPI5_MOSI)(SAI2_SD_B)(FMC_SDNRAS)(EVENTOUT) 49 -900 -3550 200 R 50 50 1 1 B
X (PE6)(TRACED3)(TIM1_BKIN2)(TIM9_CH2)(SPI4_MOSI)(SAI1_SD_A)(SAI2_MCK_B)(FMC_A22)(EVENTOUT) 5 -900 -4750 200 R 50 50 1 1 B
X (PF12)(FMC_A6)(EVENTOUT) 50 -900 -3650 200 R 50 50 1 1 B
X VSS 51 2600 -5950 200 U 50 50 1 1 W
X VDD 52 2700 1900 200 D 50 50 1 1 W
X (PF13)(FMC_A7)(EVENTOUT) 53 -900 -3750 200 R 50 50 1 1 B
X (PF14)(FMC_A8)(EVENTOUT) 54 -900 -3850 200 R 50 50 1 1 B
X (PF15)(FMC_A9)(EVENTOUT) 55 -900 -3950 200 R 50 50 1 1 B
X (PG0)(FMC_A10)(EVENTOUT) 56 -900 -750 200 R 50 50 1 1 B
X (PG1)(FMC_A11)(EVENTOUT) 57 -900 -850 200 R 50 50 1 1 B
X (PE7)(TIM1_ETR)(UART7_Rx)(QUADSPI_BK2_IO0)(FMC_D4)(EVENTOUT) 58 -900 -4850 200 R 50 50 1 1 B
X (PE8)(TIM1_CH1N)(UART7_Tx)(QUADSPI_BK2_IO1)(FMC_D5)(EVENTOUT) 59 -900 -4950 200 R 50 50 1 1 B
X VBAT 6 2300 1900 200 D 50 50 1 1 W
X (PE9)(TIM1_CH1)(UART7_RTS)(QUADSPI_BK2_IO2)(FMC_D6)(EVENTOUT) 60 -900 -5050 200 R 50 50 1 1 B
X VSS 61 2700 -5950 200 U 50 50 1 1 W
X VDD 62 2800 1900 200 D 50 50 1 1 W
X (PE10)(TIM1_CH2N)(UART7_CTS)(QUADSPI_BK2_IO3)(FMC_D7)(EVENTOUT) 63 -900 -5150 200 R 50 50 1 1 B
X (PE11)(TIM1_CH2)(SPI4_NSS)(SAI2_SD_B)(FMC_D8)(EVENTOUT) 64 -900 -5250 200 R 50 50 1 1 B
X (PE12)(TIM1_CH3N)(SPI4_SCK)(SAI2_SCK_B)(FMC_D9)(EVENTOUT) 65 -900 -5350 200 R 50 50 1 1 B
X (PE13)(TIM1_CH3)(SPI4_MISO)(SAI2_FS_B)(FMC_D10)(EVENTOUT) 66 -900 -5450 200 R 50 50 1 1 B
X (PE14)(TIM1_CH4)(SPI4_MOSI)(SAI2_MCK_B)(FMC_D11)(EVENTOUT) 67 -900 -5550 200 R 50 50 1 1 B
X (PE15)(TIM1_BKIN)(FMC_D12)(EVENTOUT) 68 -900 -5650 200 R 50 50 1 1 B
X (TIM2_CH3)(I2C2_SCL)(SPI2_SCK/I2S2_CK)(USART3_TX)(OTG_HS_ULPI_D3)(EVENTOUT)(PB10) 69 8000 -1700 200 L 50 50 1 1 B
X (EVENTOUT)(RTC_TAMP1/RTC_TS/RTC_OUT)(WKUP4)(PC13) 7 8000 -3700 200 L 50 50 1 1 B
X (TIM2_CH4)(I2C2_SDA)(USART3_RX)(OTG_HS_ULPI_D4)(EVENTOUT)(PB11) 70 8000 -1800 200 L 50 50 1 1 B
X VCAP_1 71 -900 450 200 R 50 50 1 1 W
X VDD 72 2900 1900 200 D 50 50 1 1 W
X (TIM1_BKIN)(I2C2_SMBA)(SPI2_NSS/I2S2_WS)(USART3_CK)(OTG_HS_ULPI_D5)(OTG_HS_ID)(EVENTOUT)(PB12) 73 8000 -1900 200 L 50 50 1 1 B
X (TIM1_CH1N)(SPI2_SCK/I2S2_CK)(USART3_CTS)(OTG_HS_ULPI_D6)(EVENTOUT)(OTG_HS_VBUS)(PB13) 74 8000 -2000 200 L 50 50 1 1 B
X (TIM1_CH2N)(TIM8_CH2N)(SPI2_MISO)(USART3_RTS)(TIM12_CH1)(SDMMC2_D0)(OTG_HS_DM)(EVENTOUT)(PB14) 75 8000 -2100 200 L 50 50 1 1 B
X (RTC_REFIN)(TIM1_CH3N)(TIM8_CH3N)(SPI2_MOSI/I2S2_SD)(TIM12_CH2)(SDMMC2_D1)(OTG_HS_DP)(EVENTOUT)(PB15) 76 8000 -2200 200 L 50 50 1 1 B
X (USART3_TX)(FMC_D13)(EVENTOUT)(PD8) 77 8000 -4900 200 L 50 50 1 1 B
X (USART3_RX)(FMC_D14)(EVENTOUT)(PD9) 78 8000 -5000 200 L 50 50 1 1 B
X (USART3_CK)(FMC_D15)(EVENTOUT)(PD10) 79 8000 -5100 200 L 50 50 1 1 B
X (EVENTOUT)(OSC32_IN)(PC14) 8 8000 -3800 200 L 50 50 1 1 B
X (USART3_CTS)(QUADSPI_BK1_IO0)(SAI2_SD_A)(FMC_A16/FMC_CLE)(EVENTOUT)(PD11) 80 8000 -5200 200 L 50 50 1 1 B
X (TIM4_CH1)(LPTIM1_IN1)(USART3_RTS)(QUADSPI_BK1_IO1)(SAI2_FS_A)(FMC_A17/FMC_ALE)(EVENTOUT)(PD12) 81 8000 -5300 200 L 50 50 1 1 B
X (TIM4_CH2)(LPTIM1_OUT)(QUADSPI_BK1_IO3)(SAI2_SCK_A)(FMC_A18)(EVENTOUT)(PD13) 82 8000 -5400 200 L 50 50 1 1 B
X VSS 83 2800 -5950 200 U 50 50 1 1 W
X VDD 84 3000 1900 200 D 50 50 1 1 W
X (TIM4_CH3)(UART8_CTS)(FMC_D0)(EVENTOUT)(PD14) 85 8000 -5500 200 L 50 50 1 1 B
X (TIM4_CH4)(UART8_RTS)(FMC_D1)(EVENTOUT)(PD15) 86 8000 -5600 200 L 50 50 1 1 B
X (PG2)(FMC_A12)(EVENTOUT) 87 -900 -950 200 R 50 50 1 1 B
X (PG3)(FMC_A13)(EVENTOUT) 88 -900 -1050 200 R 50 50 1 1 B
X (PG4)(FMC_A14/FMC_BA0)(EVENTOUT) 89 -900 -1150 200 R 50 50 1 1 B
X (EVENTOUT)(OSC32_OUT)(PC15) 9 8000 -3900 200 L 50 50 1 1 B
X (PG5)(FMC_A15/FMC_BA1)(EVENTOUT) 90 -900 -1250 200 R 50 50 1 1 B
X (PG6)(EVENTOUT) 91 -900 -1350 200 R 50 50 1 1 B
X (PG7)(USART6_CK)(FMC_INT)(EVENTOUT) 92 -900 -1450 200 R 50 50 1 1 B
X (PG8)(USART6_RTS)(FMC_SDCLK)(EVENTOUT) 93 -900 -1550 200 R 50 50 1 1 B
X VSS 94 2900 -5950 200 U 50 50 1 1 W
X VDDUSB 95 3600 1900 200 D 50 50 1 1 W
X (TIM3_CH1)(TIM8_CH1)(I2S2_MCK)(USART6_TX)(SDMMC2_D6)(SDMMC1_D6)(EVENTOUT)(PC6) 96 8000 -3000 200 L 50 50 1 1 B
X (TIM3_CH2)(TIM8_CH2)(I2S3_MCK)(USART6_RX)(SDMMC2_D7)(SDMMC1_D7)(EVENTOUT)(PC7) 97 8000 -3100 200 L 50 50 1 1 B
X (PC8)(TRACED1)(TIM3_CH3)(TIM8_CH3)(UART5_RTS)(USART6_CK)(SDMMC1_D0)(EVENTOUT) 98 8000 -3200 200 L 50 50 1 1 B
X (MCO2)(TIM3_CH4)(TIM8_CH4)(I2C3_SDA)(I2S_CKIN)(UART5_CTS)(QUADSPI_BK1_IO0)(SDMMC1_D1)(EVENTOUT)(PC9) 99 8000 -3300 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# STM32F722ZET-shield_SDR_UN-rescue
#
DEF STM32F722ZET-shield_SDR_UN-rescue U 0 40 Y Y 1 F N
F0 "U" -800 1950 50 H V C CNN
F1 "STM32F722ZET-shield_SDR_UN-rescue" -800 2050 50 H V C CNN
F2 "" -800 1950 50 H I C CNN
F3 "" -800 1950 50 H I C CNN
DRAW
S -700 -5750 7300 1700 1 1 10 f
X (PE2)(TRACECLK)(SPI4_SCK)(SAI1_MCLK_A)(QUADSPI_BK1_IO2)(FMC_A23)(EVENTOUT) 1 -900 -4350 200 R 50 50 1 1 B
X (PF0)(I2C2_SDA)(FMC_A0)(EVENTOUT) 10 -900 -2450 200 R 50 50 1 1 B
X (MCO1)(TIM1_CH1)(TIM8_BKIN2)(I2C3_SCL)(USART1_CK)(OTG_FS_SOF)(EVENTOUT)(PA8) 100 7500 200 200 L 50 50 1 1 B
X (TIM1_CH2)(I2C3_SMBA)(SPI2_SCK/I2S2_CK)(USART1_TX)(EVENTOUT)(OTG_FS_VBUS)(PA9) 101 7500 100 200 L 50 50 1 1 B
X (TIM1_CH3)(USART1_RX)(OTG_FS_ID)(EVENTOUT)(PA10) 102 7500 0 200 L 50 50 1 1 B
X (TIM1_CH4)(USART1_CTS)(CAN1_RX)(OTG_FS_DM)(EVENTOUT)(PA11) 103 7500 -100 200 L 50 50 1 1 B
X (TIM1_ETR)(USART1_RTS)(SAI2_FS_B)(CAN1_TX)(OTG_FS_DP)(EVENTOUT)(PA12) 104 7500 -200 200 L 50 50 1 1 B
X (JTMS-SWDIO)(EVENTOUT)(PA13) 105 7500 -300 200 L 50 50 1 1 B
X VCAP_2 106 -900 350 200 R 50 50 1 1 W
X VSS 107 3000 -5950 200 U 50 50 1 1 W
X VDD 108 3100 1900 200 D 50 50 1 1 W
X (JTCK-SWCLK)(EVENTOUT)(PA14) 109 7500 -400 200 L 50 50 1 1 B
X (PF1)(I2C2_SCL)(FMC_A1)(EVENTOUT) 11 -900 -2550 200 R 50 50 1 1 B
X (JTDI)(TIM2_CH1/TIM2_ETR)(SPI1_NSS/I2S1_WS)(SPI3_NSS/I2S3_WS)(UART4_RTS)(EVENTOUT)(PA15) 110 7500 -500 200 L 50 50 1 1 B
X (SPI3_SCK/I2S3_CK)(USART3_TX)(UART4_TX)(QUADSPI_BK1_IO1)(SDMMC1_D2)(EVENTOUT)(PC10) 111 7500 -3400 200 L 50 50 1 1 B
X (SPI3_MISO)(USART3_RX)(UART4_RX)(QUADSPI_BK2_NCS)(SDMMC1_D3)(EVENTOUT)(PC11) 112 7500 -3500 200 L 50 50 1 1 B
X (TRACED3)(SPI3_MOSI/I2S3_SD)(USART3_CK)(UART5_TX)(SDMMC1_CK)(EVENTOUT)(PC12) 113 7500 -3600 200 L 50 50 1 1 B
X (CAN1_RX,_FMC_D2)(EVENTOUT)(PD0) 114 7500 -4100 200 L 50 50 1 1 B
X (PD1)(CAN1_TX)(FMC_D3)(EVENTOUT) 115 7500 -4200 200 L 50 50 1 1 B
X (TRACED2)(TIM3_ETR)(UART5_RX)(SDMMC1_CMD)(EVENTOUT)(PD2) 116 7500 -4300 200 L 50 50 1 1 B
X (SPI2_SCK/I2S2_CK)(USART2_CTS)(FMC_CLK)(EVENTOUT)(PD3) 117 7500 -4400 200 L 50 50 1 1 B
X (USART2_RTS)(FMC_NOE)(EVENTOUT)(PD4) 118 7500 -4500 200 L 50 50 1 1 B
X (USART2_TX)(FMC_NWE)(EVENTOUT)(PD5) 119 7500 -4600 200 L 50 50 1 1 B
X (PF2)(I2C2_SMBA)(FMC_A2)(EVENTOUT) 12 -900 -2650 200 R 50 50 1 1 B
X VSS 120 3100 -5950 200 U 50 50 1 1 W
X VDDSDMMC 121 3500 1900 200 D 50 50 1 1 W
X (SPI3_MOSI/I2S3_SD)(SAI1_SD_A)(USART2_RX)(SDMMC2_CK)(FMC_NWAIT)(EVENTOUT)(PD6) 122 7500 -4700 200 L 50 50 1 1 B
X (USART2_CK_SDMMC2_CMD)(FMC_NE1)(EVENTOUT)(PD7) 123 7500 -4800 200 L 50 50 1 1 B
X (USART6_RX)(QUADSPI_BK2_IO2)(SAI2_FS_B)(SDMMC2_D0)(FMC_NE2/FMC_NCE)(EVENTOUT)(PG9) 124 -900 -1650 200 R 50 50 1 1 B
X (PG10)(SAI2_SD_B)(SDMMC2_D1)(FMC_NE3)(EVENTOUT) 125 -900 -1750 200 R 50 50 1 1 B
X (PG11)(SDMMC2_D2)(FMC_INT)(EVENTOUT) 126 -900 -1850 200 R 50 50 1 1 B
X (PG12)(LPTIM1_IN1)(USART6_RTS)(SDMMC2_D3)(FMC_NE4)(EVENTOUT) 127 -900 -1950 200 R 50 50 1 1 B
X (PG13)(TRACED0)(LPTIM1_OUT)(USART6_CTS)(FMC_A24)(EVENTOUT) 128 -900 -2050 200 R 50 50 1 1 B
X (PG14)(TRACED1)(LPTIM1_ETR)(USART6_TX)(QUADSPI_BK2_IO3)(FMC_A25)(EVENTOUT) 129 -900 -2150 200 R 50 50 1 1 B
X (PF3)(FMC_A3)(EVENTOUT)(ADC3_IN9) 13 -900 -2750 200 R 50 50 1 1 B
X VSS 130 3200 -5950 200 U 50 50 1 1 W
X VDD 131 3200 1900 200 D 50 50 1 1 W
X (PG15)(USART6_CTS)(FMC_SDNCAS)(EVENTOUT) 132 -900 -2250 200 R 50 50 1 1 B
X (JTDO/TRACESWO)(TIM2_CH2)(SPI1_SCK/I2S1_CK)(SPI3_SCK/I2S3_CK)(SDMMC2_D2)(EVENTOUT)(PB3) 133 7500 -1000 200 L 50 50 1 1 B
X (NJTRST)(TIM3_CH1)(SPI1_MISO,_SPI3_MISO)(SPI2_NSS/I2S2_WS)(SDMMC2_D3)(EVENTOUT)(PB4) 134 7500 -1100 200 L 50 50 1 1 B
X (TIM3_CH2)(I2C1_SMBA)(SPI1_MOSI/I2S1_SD)(SPI3_MOSI/I2S3_SD)(OTG_HS_ULPI_D7)(FMC_SDCKE1)(EVENTOUT)(PB5) 135 7500 -1200 200 L 50 50 1 1 B
X (TIM4_CH1)(I2C1_SCL)(USART1_TX)(QUAD_SPI_BK1_NCS)(FMC_SDNE1)(EVENTOUT)(PB6) 136 7500 -1300 200 L 50 50 1 1 B
X (TIM4_CH2)(I2C1_SDA)(USART1_RX)(FMC_NL)(EVENTOUT)(PB7) 137 7500 -1400 200 L 50 50 1 1 B
X BOOT0 138 -900 650 200 R 50 50 1 1 I
X (TIM4_CH3)(TIM10_CH1)(I2C1_SCL)(CAN1_RX)(SDMMC2_D4)(SDMMC1_D4)(EVENTOUT)(PB8) 139 7500 -1500 200 L 50 50 1 1 B
X (PF4)(FMC_A4)(EVENTOUT)(ADC3_IN14) 14 -900 -2850 200 R 50 50 1 1 B
X (TIM4_CH4)(TIM11_CH1)(I2C1_SDA)(SPI2_NSS/I2S2_WS)(CAN1_TX)(SDMMC2_D5)(SDMMC1_D5)(EVENTOUT)(PB9) 140 7500 -1600 200 L 50 50 1 1 B
X (PE0)(TIM4_ETR)(LPTIM1_ETR)(UART8_Rx)(SAI2_MCK_A)(FMC_NBL0)(EVENTOUT) 141 -900 -4150 200 R 50 50 1 1 B
X (PE1)(LPTIM1_IN2)(UART8_Tx)(FMC_NBL1)(EVENTOUT) 142 -900 -4250 200 R 50 50 1 1 B
X PDR_ON 143 -900 850 200 R 50 50 1 1 I
X VDD 144 3300 1900 200 D 50 50 1 1 W
X (PF5)(FMC_A5)(EVENTOUT)(ADC3_IN15) 15 -900 -2950 200 R 50 50 1 1 B
X VSS 16 2400 -5950 200 U 50 50 1 1 W
X VDD 17 2400 1900 200 D 50 50 1 1 W
X (PF6)(TIM10_CH1)(SPI5_NSS)(SAI1_SD_B)(UART7_RX)(QUADSPI_BK1_IO3)(EVENTOUT)(ADC3_IN4) 18 -900 -3050 200 R 50 50 1 1 B
X (PF7)(TIM11_CH1)(SPI5_SCK)(SAI1_MCLK_B)(UART7_TX)(QUADSPI_BK1_IO2)(EVENTOUT)(ADC3_IN5) 19 -900 -3150 200 R 50 50 1 1 B
X (PE3)(TRACED0)(SAI1_SD_B)(FMC_A19)(EVENTOUT) 2 -900 -4450 200 R 50 50 1 1 B
X (PF8)(SPI5_MISO)(SAI1_SCK_B)(UART7_RTS)(TIM13_CH1)(QUADSPI_BK1_IO0)(EVENTOUT)(ADC3_IN6) 20 -900 -3250 200 R 50 50 1 1 B
X (PF9)(SPI5_MOSI)(SAI1_FS_B)(UART7_CTS)(TIM14_CH1)(QUADSPI_BK1_IO1)(EVENTOUT)(ADC3_IN7) 21 -900 -3350 200 R 50 50 1 1 B
X (PF10)(EVENTOUT)(ADC3_IN8) 22 -900 -3450 200 R 50 50 1 1 B
X (PH0)(EVENTOUT)(OSC_IN) 23 -900 -450 200 R 50 50 1 1 I
X (PH1)(EVENTOUT)(OSC_OUT) 24 -900 -550 200 R 50 50 1 1 I
X NRST 25 -900 950 200 R 50 50 1 1 I
X (SAI2_FS_B)(OTG_HS_ULPI_STP)(FMC_SDNWE)(EVENTOUT)(ADC1_IN10)(ADC2_IN10)(ADC3_IN10)(PC0) 26 7500 -2400 200 L 50 50 1 1 B
X (TRACED0)(SPI2_MOSI/I2S2_SD)(SAI1_SD_A)(EVENTOUT)(ADC1_IN11)(ADC2_IN11)(ADC3_IN11)(RTC_TAMP3)(WKUP3)(PC1) 27 7500 -2500 200 L 50 50 1 1 B
X (SPI2_MISO)(OTG_HS_ULPI_DIR)(FMC_SDNE0)(EVENTOUT)(ADC1_IN12)(ADC2_IN12)(ADC3_IN12)(PC2) 28 7500 -2600 200 L 50 50 1 1 B
X (SPI2_MOSI/I2S2_SD)(OTG_HS_ULPI_NXT)(FMC_SDCKE0)(EVENTOUT)(ADC1_IN13)(ADC2_IN13)(ADC3_IN13)(PC3) 29 7500 -2700 200 L 50 50 1 1 B
X (PE4)(TRACED1)(SPI4_NSS)(SAI1_FS_A)(FMC_A20)(EVENTOUT) 3 -900 -4550 200 R 50 50 1 1 B
X VDD 30 2500 1900 200 D 50 50 1 1 W
X VSSA 31 3300 -5950 200 U 50 50 1 1 W
X VREF+ 32 -900 250 200 R 50 50 1 1 W
X VDDA 33 3400 1900 200 D 50 50 1 1 W
X (TIM2_CH1/TIM2_ETR)(TIM5_CH1)(TIM8_ETR)(USART2_CTS)(UART4_TX)(SAI2_SD_B)(EVENTOUT)(ADC1_IN0)(ADC2_IN0)(ADC3_IN0)(WKUP1)(PA0) 34 7500 1000 200 L 50 50 1 1 B
X (TIM2_CH2)(TIM5_CH2)(USART2_RTS)(UART4_RX)(QUADSPI_BK1_IO3)(SAI2_MCK_B)(EVENTOUT)(ADC1_IN1)(ADC2_IN1)(ADC3_IN1)(PA1) 35 7500 900 200 L 50 50 1 1 B
X (TIM2_CH3)(TIM5_CH3)(TIM9_CH1)(USART2_TX)(SAI2_SCK_B)(EVENTOUT)(ADC1_IN2)(ADC2_IN2)(ADC3_IN2)(WKUP2)(PA2) 36 7500 800 200 L 50 50 1 1 B
X (TIM2_CH4)(TIM5_CH4)(TIM9_CH2)(USART2_RX)(OTG_HS_ULPI_D0)(EVENTOUT)(ADC1_IN3)(ADC2_IN3)(ADC3_IN3)(PA3) 37 7500 700 200 L 50 50 1 1 B
X VSS 38 2500 -5950 200 U 50 50 1 1 W
X VDD 39 2600 1900 200 D 50 50 1 1 W
X (PE5)(TRACED2)(TIM9_CH1)(SPI4_MISO)(SAI1_SCK_A)(FMC_A21)(EVENTOUT) 4 -900 -4650 200 R 50 50 1 1 B
X (SPI1_NSS/I2S1_WS)(SPI3_NSS/I2S3_WS)(USART2_CK)_OTG_HS_SOF)(EVENTOUT)(ADC1_IN4)(ADC2_IN4)(DAC_OUT1)(PA4) 40 7500 600 200 L 50 50 1 1 B
X (TIM2_CH1/TIM2_ETR)(TIM8_CH1N)(SPI1_SCK/I2S1_CK)(OTG_HS_ULPI_CK)(EVENTOUT)(ADC1_IN5)(ADC2_IN5)(DAC_OUT2)(PA5) 41 7500 500 200 L 50 50 1 1 B
X (TIM1_BKIN)(TIM3_CH1)(TIM8_BKIN)(SPI1_MISO)(TIM13_CH1)(EVENTOUT)(ADC1_IN6)(ADC2_IN6)(PA6) 42 7500 400 200 L 50 50 1 1 B
X (TIM1_CH1N)(TIM3_CH2)(TIM8_CH1N)(SPI1_MOSI/I2S1_SD)(TIM14_CH1)(FMC_SDNWE)(EVENTOUT)(ADC1_IN7)(ADC2_IN7)(PA7) 43 7500 300 200 L 50 50 1 1 B
X (I2S1_MCK)(FMC_SDNE0)(EVENTOUT)(ADC1_IN14)(ADC2_IN14)(PC4) 44 7500 -2800 200 L 50 50 1 1 B
X (FMC_SDCKE0)(EVENTOUT)(ADC1_IN15)(ADC2_IN15)(PC5) 45 7500 -2900 200 L 50 50 1 1 B
X (TIM1_CH2N)(TIM3_CH3)(TIM8_CH2N)(UART4_CTS)(OTG_HS_ULPI_D1)(EVENTOUT)(ADC1_IN8)ADC2_IN8)(PB0) 46 7500 -700 200 L 50 50 1 1 B
X (TIM1_CH3N)(TIM3_CH4)(TIM8_CH3N)(OTG_HS_ULPI_D2)(EVENTOUT)(ADC1_IN9)(ADC2_IN9)(PB1) 47 7500 -800 200 L 50 50 1 1 B
X (SAI1_SD_A)(SPI3_MOSI/I2S3_SD)(QUADSPI_CLK)(EVENTOUT)(PB2) 48 7500 -900 200 L 50 50 1 1 B
X (PF11)(SPI5_MOSI)(SAI2_SD_B)(FMC_SDNRAS)(EVENTOUT) 49 -900 -3550 200 R 50 50 1 1 B
X (PE6)(TRACED3)(TIM1_BKIN2)(TIM9_CH2)(SPI4_MOSI)(SAI1_SD_A)(SAI2_MCK_B)(FMC_A22)(EVENTOUT) 5 -900 -4750 200 R 50 50 1 1 B
X (PF12)(FMC_A6)(EVENTOUT) 50 -900 -3650 200 R 50 50 1 1 B
X VSS 51 2600 -5950 200 U 50 50 1 1 W
X VDD 52 2700 1900 200 D 50 50 1 1 W
X (PF13)(FMC_A7)(EVENTOUT) 53 -900 -3750 200 R 50 50 1 1 B
X (PF14)(FMC_A8)(EVENTOUT) 54 -900 -3850 200 R 50 50 1 1 B
X (PF15)(FMC_A9)(EVENTOUT) 55 -900 -3950 200 R 50 50 1 1 B
X (PG0)(FMC_A10)(EVENTOUT) 56 -900 -750 200 R 50 50 1 1 B
X (PG1)(FMC_A11)(EVENTOUT) 57 -900 -850 200 R 50 50 1 1 B
X (PE7)(TIM1_ETR)(UART7_Rx)(QUADSPI_BK2_IO0)(FMC_D4)(EVENTOUT) 58 -900 -4850 200 R 50 50 1 1 B
X (PE8)(TIM1_CH1N)(UART7_Tx)(QUADSPI_BK2_IO1)(FMC_D5)(EVENTOUT) 59 -900 -4950 200 R 50 50 1 1 B
X VBAT 6 2300 1900 200 D 50 50 1 1 W
X (PE9)(TIM1_CH1)(UART7_RTS)(QUADSPI_BK2_IO2)(FMC_D6)(EVENTOUT) 60 -900 -5050 200 R 50 50 1 1 B
X VSS 61 2700 -5950 200 U 50 50 1 1 W
X VDD 62 2800 1900 200 D 50 50 1 1 W
X (PE10)(TIM1_CH2N)(UART7_CTS)(QUADSPI_BK2_IO3)(FMC_D7)(EVENTOUT) 63 -900 -5150 200 R 50 50 1 1 B
X (PE11)(TIM1_CH2)(SPI4_NSS)(SAI2_SD_B)(FMC_D8)(EVENTOUT) 64 -900 -5250 200 R 50 50 1 1 B
X (PE12)(TIM1_CH3N)(SPI4_SCK)(SAI2_SCK_B)(FMC_D9)(EVENTOUT) 65 -900 -5350 200 R 50 50 1 1 B
X (PE13)(TIM1_CH3)(SPI4_MISO)(SAI2_FS_B)(FMC_D10)(EVENTOUT) 66 -900 -5450 200 R 50 50 1 1 B
X (PE14)(TIM1_CH4)(SPI4_MOSI)(SAI2_MCK_B)(FMC_D11)(EVENTOUT) 67 -900 -5550 200 R 50 50 1 1 B
X (PE15)(TIM1_BKIN)(FMC_D12)(EVENTOUT) 68 -900 -5650 200 R 50 50 1 1 B
X (TIM2_CH3)(I2C2_SCL)(SPI2_SCK/I2S2_CK)(USART3_TX)(OTG_HS_ULPI_D3)(EVENTOUT)(PB10) 69 7500 -1700 200 L 50 50 1 1 B
X (EVENTOUT)(RTC_TAMP1/RTC_TS/RTC_OUT)(WKUP4)(PC13) 7 7500 -3700 200 L 50 50 1 1 B
X (TIM2_CH4)(I2C2_SDA)(USART3_RX)(OTG_HS_ULPI_D4)(EVENTOUT)(PB11) 70 7500 -1800 200 L 50 50 1 1 B
X VCAP_1 71 -900 450 200 R 50 50 1 1 W
X VDD 72 2900 1900 200 D 50 50 1 1 W
X (TIM1_BKIN)(I2C2_SMBA)(SPI2_NSS/I2S2_WS)(USART3_CK)(OTG_HS_ULPI_D5)(OTG_HS_ID)(EVENTOUT)(PB12) 73 7500 -1900 200 L 50 50 1 1 B
X (TIM1_CH1N)(SPI2_SCK/I2S2_CK)(USART3_CTS)(OTG_HS_ULPI_D6)(EVENTOUT)(OTG_HS_VBUS)(PB13) 74 7500 -2000 200 L 50 50 1 1 B
X (TIM1_CH2N)(TIM8_CH2N)(SPI2_MISO)(USART3_RTS)(TIM12_CH1)(SDMMC2_D0)(OTG_HS_DM)(EVENTOUT)(PB14) 75 7500 -2100 200 L 50 50 1 1 B
X (RTC_REFIN)(TIM1_CH3N)(TIM8_CH3N)(SPI2_MOSI/I2S2_SD)(TIM12_CH2)(SDMMC2_D1)(OTG_HS_DP)(EVENTOUT)(PB15) 76 7500 -2200 200 L 50 50 1 1 B
X (USART3_TX)(FMC_D13)(EVENTOUT)(PD8) 77 7500 -4900 200 L 50 50 1 1 B
X (USART3_RX)(FMC_D14)(EVENTOUT)(PD9) 78 7500 -5000 200 L 50 50 1 1 B
X (USART3_CK)(FMC_D15)(EVENTOUT)(PD10) 79 7500 -5100 200 L 50 50 1 1 B
X (EVENTOUT)(OSC32_IN)(PC14) 8 7500 -3800 200 L 50 50 1 1 B
X (USART3_CTS)(QUADSPI_BK1_IO0)(SAI2_SD_A)(FMC_A16/FMC_CLE)(EVENTOUT)(PD11) 80 7500 -5200 200 L 50 50 1 1 B
X (TIM4_CH1)(LPTIM1_IN1)(USART3_RTS)(QUADSPI_BK1_IO1)(SAI2_FS_A)(FMC_A17/FMC_ALE)(EVENTOUT)(PD12) 81 7500 -5300 200 L 50 50 1 1 B
X (TIM4_CH2)(LPTIM1_OUT)(QUADSPI_BK1_IO3)(SAI2_SCK_A)(FMC_A18)(EVENTOUT)(PD13) 82 7500 -5400 200 L 50 50 1 1 B
X VSS 83 2800 -5950 200 U 50 50 1 1 W
X VDD 84 3000 1900 200 D 50 50 1 1 W
X (TIM4_CH3)(UART8_CTS)(FMC_D0)(EVENTOUT)(PD14) 85 7500 -5500 200 L 50 50 1 1 B
X (TIM4_CH4)(UART8_RTS)(FMC_D1)(EVENTOUT)(PD15) 86 7500 -5600 200 L 50 50 1 1 B
X (PG2)(FMC_A12)(EVENTOUT) 87 -900 -950 200 R 50 50 1 1 B
X (PG3)(FMC_A13)(EVENTOUT) 88 -900 -1050 200 R 50 50 1 1 B
X (PG4)(FMC_A14/FMC_BA0)(EVENTOUT) 89 -900 -1150 200 R 50 50 1 1 B
X (EVENTOUT)(OSC32_OUT)(PC15) 9 7500 -3900 200 L 50 50 1 1 B
X (PG5)(FMC_A15/FMC_BA1)(EVENTOUT) 90 -900 -1250 200 R 50 50 1 1 B
X (PG6)(EVENTOUT) 91 -900 -1350 200 R 50 50 1 1 B
X (PG7)(USART6_CK)(FMC_INT)(EVENTOUT) 92 -900 -1450 200 R 50 50 1 1 B
X (PG8)(USART6_RTS)(FMC_SDCLK)(EVENTOUT) 93 -900 -1550 200 R 50 50 1 1 B
X VSS 94 2900 -5950 200 U 50 50 1 1 W
X VDDUSB 95 3600 1900 200 D 50 50 1 1 W
X (TIM3_CH1)(TIM8_CH1)(I2S2_MCK)(USART6_TX)(SDMMC2_D6)(SDMMC1_D6)(EVENTOUT)(PC6) 96 7500 -3000 200 L 50 50 1 1 B
X (TIM3_CH2)(TIM8_CH2)(I2S3_MCK)(USART6_RX)(SDMMC2_D7)(SDMMC1_D7)(EVENTOUT)(PC7) 97 7500 -3100 200 L 50 50 1 1 B
X (PC8)(TRACED1)(TIM3_CH3)(TIM8_CH3)(UART5_RTS)(USART6_CK)(SDMMC1_D0)(EVENTOUT) 98 7500 -3200 200 L 50 50 1 1 B
X (MCO2)(TIM3_CH4)(TIM8_CH4)(I2C3_SDA)(I2S_CKIN)(UART5_CTS)(QUADSPI_BK1_IO0)(SDMMC1_D1)(EVENTOUT)(PC9) 99 7500 -3300 200 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
