-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16/amc_cnn_16w16a_src_Switch.vhd
-- Created: 2023-07-03 13:16:43
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_src_Switch
-- Source Path: amc_model_w16a16/DUT HDL/Switch
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_src_Switch IS
  PORT( validOut_l4                       :   IN    std_logic;
        ready                             :   IN    std_logic;
        Out1                              :   OUT   std_logic
        );
END amc_cnn_16w16a_src_Switch;


ARCHITECTURE rtl OF amc_cnn_16w16a_src_Switch IS

  -- Signals
  SIGNAL Constant_out1                    : std_logic;
  SIGNAL Switch_out1                      : std_logic;

BEGIN
  Constant_out1 <= '0';

  
  Switch_out1 <= Constant_out1 WHEN ready = '0' ELSE
      validOut_l4;

  Out1 <= Switch_out1;

END rtl;

