--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml test_largenum_display.twx test_largenum_display.ncd -o
test_largenum_display.twr test_largenum_display.pcf

Design file:              test_largenum_display.ncd
Physical constraint file: test_largenum_display.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   10.406(R)|clk_BUFGP         |   0.000|
an<1>       |   12.017(R)|clk_BUFGP         |   0.000|
an<2>       |   11.990(R)|clk_BUFGP         |   0.000|
an<3>       |   11.955(R)|clk_BUFGP         |   0.000|
hex<0>      |   15.441(R)|clk_BUFGP         |   0.000|
hex<1>      |   15.365(R)|clk_BUFGP         |   0.000|
hex<2>      |   14.866(R)|clk_BUFGP         |   0.000|
hex<3>      |   14.940(R)|clk_BUFGP         |   0.000|
hex<4>      |   14.143(R)|clk_BUFGP         |   0.000|
hex<5>      |   15.712(R)|clk_BUFGP         |   0.000|
hex<6>      |   15.149(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.173|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |hex<0>         |   11.485|
sw<0>          |hex<1>         |   11.204|
sw<0>          |hex<2>         |   11.374|
sw<0>          |hex<3>         |   11.105|
sw<0>          |hex<4>         |   10.779|
sw<0>          |hex<5>         |   11.475|
sw<0>          |hex<6>         |   11.733|
sw<1>          |hex<0>         |   28.103|
sw<1>          |hex<1>         |   28.027|
sw<1>          |hex<2>         |   27.981|
sw<1>          |hex<3>         |   27.605|
sw<1>          |hex<4>         |   27.069|
sw<1>          |hex<5>         |   28.374|
sw<1>          |hex<6>         |   28.249|
sw<2>          |hex<0>         |   35.926|
sw<2>          |hex<1>         |   35.850|
sw<2>          |hex<2>         |   35.804|
sw<2>          |hex<3>         |   35.428|
sw<2>          |hex<4>         |   34.892|
sw<2>          |hex<5>         |   36.197|
sw<2>          |hex<6>         |   36.072|
sw<3>          |hex<0>         |   36.500|
sw<3>          |hex<1>         |   36.424|
sw<3>          |hex<2>         |   36.378|
sw<3>          |hex<3>         |   36.002|
sw<3>          |hex<4>         |   35.466|
sw<3>          |hex<5>         |   36.771|
sw<3>          |hex<6>         |   36.646|
sw<4>          |hex<0>         |   37.292|
sw<4>          |hex<1>         |   37.216|
sw<4>          |hex<2>         |   37.170|
sw<4>          |hex<3>         |   36.794|
sw<4>          |hex<4>         |   36.258|
sw<4>          |hex<5>         |   37.563|
sw<4>          |hex<6>         |   37.438|
sw<5>          |hex<0>         |   36.244|
sw<5>          |hex<1>         |   36.168|
sw<5>          |hex<2>         |   36.122|
sw<5>          |hex<3>         |   35.746|
sw<5>          |hex<4>         |   35.210|
sw<5>          |hex<5>         |   36.515|
sw<5>          |hex<6>         |   36.390|
sw<6>          |hex<0>         |   35.345|
sw<6>          |hex<1>         |   35.269|
sw<6>          |hex<2>         |   35.223|
sw<6>          |hex<3>         |   34.847|
sw<6>          |hex<4>         |   34.311|
sw<6>          |hex<5>         |   35.616|
sw<6>          |hex<6>         |   35.491|
sw<7>          |hex<0>         |   35.322|
sw<7>          |hex<1>         |   35.246|
sw<7>          |hex<2>         |   35.200|
sw<7>          |hex<3>         |   34.824|
sw<7>          |hex<4>         |   34.288|
sw<7>          |hex<5>         |   35.593|
sw<7>          |hex<6>         |   35.468|
---------------+---------------+---------+


Analysis completed Sat Sep 16 14:56:49 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 114 MB



