# Kernel Instrumentation Report

## Run configuration
- forest_height: 10
- rounds: 16
- batch_size: 256
- n_cores: 1
- cycles: 2620

## Slot utilization

| Engine | Slot limit | Total slots | Bundles | Avg slots/cycle | Utilization |
| --- | --- | --- | --- | --- | --- |
| alu | 12 | 97 | 75 | 0.04 | 0.31% |
| valu | 6 | 12816 | 2555 | 4.89 | 81.53% |
| load | 2 | 4220 | 2117 | 1.61 | 80.53% |
| store | 2 | 64 | 64 | 0.02 | 1.22% |
| flow | 1 | 3 | 3 | 0.00 | 0.11% |
| debug | 64 | 0 | 0 | 0.00 | 0.00% |

## Bundle composition

| (valu, load, store, alu, flow) | Bundles | Share |
| --- | --- | --- |
| (6, 2, 0, 0, 0) | 1417 | 54.08% |
| (5, 2, 0, 0, 0) | 362 | 13.82% |
| (6, 0, 0, 0, 0) | 161 | 6.15% |
| (2, 0, 0, 0, 0) | 148 | 5.65% |
| (1, 2, 0, 0, 0) | 132 | 5.04% |
| (4, 2, 0, 0, 0) | 75 | 2.86% |
| (4, 0, 0, 0, 0) | 69 | 2.63% |
| (2, 2, 0, 0, 0) | 58 | 2.21% |
| (3, 0, 0, 0, 0) | 36 | 1.37% |
| (0, 2, 0, 0, 0) | 29 | 1.11% |
| (0, 1, 0, 0, 0) | 10 | 0.38% |
| (3, 2, 0, 0, 0) | 10 | 0.38% |
| (1, 0, 1, 1, 0) | 8 | 0.31% |
| (6, 0, 0, 1, 0) | 8 | 0.31% |
| (0, 2, 0, 1, 0) | 6 | 0.23% |
| (2, 0, 1, 1, 0) | 6 | 0.23% |
| (0, 0, 1, 0, 0) | 6 | 0.23% |
| (0, 0, 1, 1, 0) | 5 | 0.19% |
| (1, 0, 1, 0, 0) | 5 | 0.19% |
| (3, 0, 1, 0, 0) | 4 | 0.15% |
| (6, 0, 1, 1, 0) | 4 | 0.15% |
| (5, 0, 1, 1, 0) | 4 | 0.15% |
| (4, 0, 1, 0, 0) | 4 | 0.15% |
| (4, 0, 0, 1, 0) | 4 | 0.15% |
| (1, 0, 0, 1, 0) | 4 | 0.15% |
| (1, 2, 0, 1, 0) | 3 | 0.11% |
| (5, 0, 0, 1, 0) | 3 | 0.11% |
| (1, 0, 0, 0, 0) | 3 | 0.11% |
| (1, 1, 0, 0, 0) | 2 | 0.08% |
| (0, 0, 0, 0, 1) | 2 | 0.08% |
| (0, 2, 0, 4, 0) | 2 | 0.08% |
| (0, 2, 0, 6, 0) | 2 | 0.08% |
| (4, 0, 1, 1, 0) | 2 | 0.08% |
| (1, 0, 1, 2, 0) | 2 | 0.08% |
| (3, 0, 1, 1, 0) | 2 | 0.08% |
| (3, 0, 0, 1, 0) | 2 | 0.08% |
| (2, 0, 0, 1, 0) | 2 | 0.08% |
| (5, 0, 1, 0, 0) | 2 | 0.08% |
| (5, 2, 1, 0, 0) | 2 | 0.08% |
| (5, 0, 0, 0, 0) | 2 | 0.08% |
| (0, 2, 0, 0, 1) | 1 | 0.04% |
| (1, 1, 0, 1, 0) | 1 | 0.04% |
| (0, 2, 0, 2, 0) | 1 | 0.04% |
| (6, 1, 0, 0, 0) | 1 | 0.04% |
| (3, 0, 1, 2, 0) | 1 | 0.04% |
| (2, 0, 1, 2, 0) | 1 | 0.04% |
| (0, 0, 1, 2, 0) | 1 | 0.04% |
| (6, 2, 1, 0, 0) | 1 | 0.04% |
| (4, 2, 1, 0, 0) | 1 | 0.04% |
| (6, 2, 1, 1, 0) | 1 | 0.04% |
| (6, 0, 1, 0, 0) | 1 | 0.04% |
| (2, 0, 1, 0, 0) | 1 | 0.04% |

## Bundle overlap summary

- Total bundles: 2620
- Bundles with both valu+load: 2066 (78.85%)
- Avg valu slots when load>0: 5.16
- Avg load slots when valu>0: 1.62

## Ready-ops summary

- Avg ready ops per cycle: alu=0.04, valu=5.32, load=6.46, store=0.02, flow=0.00, debug=0.00

## Notes
- Slot utilization is derived from static instruction bundles vs. measured cycles.
- Debug slots are tracked but do not contribute to cycles in the simulator.