
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkg-config_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000403468 <.init>:
  403468:	stp	x29, x30, [sp, #-16]!
  40346c:	mov	x29, sp
  403470:	bl	404040 <ferror@plt+0x60>
  403474:	ldp	x29, x30, [sp], #16
  403478:	ret

Disassembly of section .plt:

0000000000403480 <memcpy@plt-0x20>:
  403480:	stp	x16, x30, [sp, #-16]!
  403484:	adrp	x16, 48d000 <ferror@plt+0x89020>
  403488:	ldr	x17, [x16, #4088]
  40348c:	add	x16, x16, #0xff8
  403490:	br	x17
  403494:	nop
  403498:	nop
  40349c:	nop

00000000004034a0 <memcpy@plt>:
  4034a0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4034a4:	ldr	x17, [x16]
  4034a8:	add	x16, x16, #0x0
  4034ac:	br	x17

00000000004034b0 <getpwnam_r@plt>:
  4034b0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4034b4:	ldr	x17, [x16, #8]
  4034b8:	add	x16, x16, #0x8
  4034bc:	br	x17

00000000004034c0 <memmove@plt>:
  4034c0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4034c4:	ldr	x17, [x16, #16]
  4034c8:	add	x16, x16, #0x10
  4034cc:	br	x17

00000000004034d0 <pthread_sigmask@plt>:
  4034d0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4034d4:	ldr	x17, [x16, #24]
  4034d8:	add	x16, x16, #0x18
  4034dc:	br	x17

00000000004034e0 <_exit@plt>:
  4034e0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4034e4:	ldr	x17, [x16, #32]
  4034e8:	add	x16, x16, #0x20
  4034ec:	br	x17

00000000004034f0 <getcwd@plt>:
  4034f0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4034f4:	ldr	x17, [x16, #40]
  4034f8:	add	x16, x16, #0x28
  4034fc:	br	x17

0000000000403500 <strtoul@plt>:
  403500:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403504:	ldr	x17, [x16, #48]
  403508:	add	x16, x16, #0x30
  40350c:	br	x17

0000000000403510 <strlen@plt>:
  403510:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403514:	ldr	x17, [x16, #56]
  403518:	add	x16, x16, #0x38
  40351c:	br	x17

0000000000403520 <pthread_mutexattr_settype@plt>:
  403520:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403524:	ldr	x17, [x16, #64]
  403528:	add	x16, x16, #0x40
  40352c:	br	x17

0000000000403530 <fputs@plt>:
  403530:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403534:	ldr	x17, [x16, #72]
  403538:	add	x16, x16, #0x48
  40353c:	br	x17

0000000000403540 <exit@plt>:
  403540:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403544:	ldr	x17, [x16, #80]
  403548:	add	x16, x16, #0x50
  40354c:	br	x17

0000000000403550 <raise@plt>:
  403550:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403554:	ldr	x17, [x16, #88]
  403558:	add	x16, x16, #0x58
  40355c:	br	x17

0000000000403560 <strtoll_l@plt>:
  403560:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403564:	ldr	x17, [x16, #96]
  403568:	add	x16, x16, #0x60
  40356c:	br	x17

0000000000403570 <getegid@plt>:
  403570:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403574:	ldr	x17, [x16, #104]
  403578:	add	x16, x16, #0x68
  40357c:	br	x17

0000000000403580 <strtod@plt>:
  403580:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403584:	ldr	x17, [x16, #112]
  403588:	add	x16, x16, #0x70
  40358c:	br	x17

0000000000403590 <geteuid@plt>:
  403590:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403594:	ldr	x17, [x16, #120]
  403598:	add	x16, x16, #0x78
  40359c:	br	x17

00000000004035a0 <iconv_close@plt>:
  4035a0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4035a4:	ldr	x17, [x16, #128]
  4035a8:	add	x16, x16, #0x80
  4035ac:	br	x17

00000000004035b0 <remove@plt>:
  4035b0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4035b4:	ldr	x17, [x16, #136]
  4035b8:	add	x16, x16, #0x88
  4035bc:	br	x17

00000000004035c0 <getresuid@plt>:
  4035c0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4035c4:	ldr	x17, [x16, #144]
  4035c8:	add	x16, x16, #0x90
  4035cc:	br	x17

00000000004035d0 <pthread_mutex_trylock@plt>:
  4035d0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4035d4:	ldr	x17, [x16, #152]
  4035d8:	add	x16, x16, #0x98
  4035dc:	br	x17

00000000004035e0 <pthread_key_create@plt>:
  4035e0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4035e4:	ldr	x17, [x16, #160]
  4035e8:	add	x16, x16, #0xa0
  4035ec:	br	x17

00000000004035f0 <setenv@plt>:
  4035f0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4035f4:	ldr	x17, [x16, #168]
  4035f8:	add	x16, x16, #0xa8
  4035fc:	br	x17

0000000000403600 <readlink@plt>:
  403600:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403604:	ldr	x17, [x16, #176]
  403608:	add	x16, x16, #0xb0
  40360c:	br	x17

0000000000403610 <pthread_mutexattr_init@plt>:
  403610:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403614:	ldr	x17, [x16, #184]
  403618:	add	x16, x16, #0xb8
  40361c:	br	x17

0000000000403620 <fgets_unlocked@plt>:
  403620:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403624:	ldr	x17, [x16, #192]
  403628:	add	x16, x16, #0xc0
  40362c:	br	x17

0000000000403630 <sprintf@plt>:
  403630:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403634:	ldr	x17, [x16, #200]
  403638:	add	x16, x16, #0xc8
  40363c:	br	x17

0000000000403640 <getuid@plt>:
  403640:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403644:	ldr	x17, [x16, #208]
  403648:	add	x16, x16, #0xd0
  40364c:	br	x17

0000000000403650 <pipe@plt>:
  403650:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403654:	ldr	x17, [x16, #216]
  403658:	add	x16, x16, #0xd8
  40365c:	br	x17

0000000000403660 <opendir@plt>:
  403660:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403664:	ldr	x17, [x16, #224]
  403668:	add	x16, x16, #0xe0
  40366c:	br	x17

0000000000403670 <__cxa_atexit@plt>:
  403670:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403674:	ldr	x17, [x16, #232]
  403678:	add	x16, x16, #0xe8
  40367c:	br	x17

0000000000403680 <pthread_attr_init@plt>:
  403680:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403684:	ldr	x17, [x16, #240]
  403688:	add	x16, x16, #0xf0
  40368c:	br	x17

0000000000403690 <fputc@plt>:
  403690:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403694:	ldr	x17, [x16, #248]
  403698:	add	x16, x16, #0xf8
  40369c:	br	x17

00000000004036a0 <clock_gettime@plt>:
  4036a0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4036a4:	ldr	x17, [x16, #256]
  4036a8:	add	x16, x16, #0x100
  4036ac:	br	x17

00000000004036b0 <setrlimit@plt>:
  4036b0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4036b4:	ldr	x17, [x16, #264]
  4036b8:	add	x16, x16, #0x108
  4036bc:	br	x17

00000000004036c0 <setvbuf@plt>:
  4036c0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4036c4:	ldr	x17, [x16, #272]
  4036c8:	add	x16, x16, #0x110
  4036cc:	br	x17

00000000004036d0 <kill@plt>:
  4036d0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4036d4:	ldr	x17, [x16, #280]
  4036d8:	add	x16, x16, #0x118
  4036dc:	br	x17

00000000004036e0 <getpwuid_r@plt>:
  4036e0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4036e4:	ldr	x17, [x16, #288]
  4036e8:	add	x16, x16, #0x120
  4036ec:	br	x17

00000000004036f0 <fork@plt>:
  4036f0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4036f4:	ldr	x17, [x16, #296]
  4036f8:	add	x16, x16, #0x128
  4036fc:	br	x17

0000000000403700 <pthread_rwlock_trywrlock@plt>:
  403700:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403704:	ldr	x17, [x16, #304]
  403708:	add	x16, x16, #0x130
  40370c:	br	x17

0000000000403710 <lseek@plt>:
  403710:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403714:	ldr	x17, [x16, #312]
  403718:	add	x16, x16, #0x138
  40371c:	br	x17

0000000000403720 <pthread_mutexattr_destroy@plt>:
  403720:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403724:	ldr	x17, [x16, #320]
  403728:	add	x16, x16, #0x140
  40372c:	br	x17

0000000000403730 <sigfillset@plt>:
  403730:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403734:	ldr	x17, [x16, #328]
  403738:	add	x16, x16, #0x148
  40373c:	br	x17

0000000000403740 <strtoull_l@plt>:
  403740:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403744:	ldr	x17, [x16, #336]
  403748:	add	x16, x16, #0x150
  40374c:	br	x17

0000000000403750 <__ctype_tolower_loc@plt>:
  403750:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403754:	ldr	x17, [x16, #344]
  403758:	add	x16, x16, #0x158
  40375c:	br	x17

0000000000403760 <snprintf@plt>:
  403760:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403764:	ldr	x17, [x16, #352]
  403768:	add	x16, x16, #0x160
  40376c:	br	x17

0000000000403770 <stpcpy@plt>:
  403770:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403774:	ldr	x17, [x16, #360]
  403778:	add	x16, x16, #0x168
  40377c:	br	x17

0000000000403780 <signal@plt>:
  403780:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403784:	ldr	x17, [x16, #368]
  403788:	add	x16, x16, #0x170
  40378c:	br	x17

0000000000403790 <fclose@plt>:
  403790:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403794:	ldr	x17, [x16, #376]
  403798:	add	x16, x16, #0x178
  40379c:	br	x17

00000000004037a0 <fsync@plt>:
  4037a0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4037a4:	ldr	x17, [x16, #384]
  4037a8:	add	x16, x16, #0x180
  4037ac:	br	x17

00000000004037b0 <getpid@plt>:
  4037b0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4037b4:	ldr	x17, [x16, #392]
  4037b8:	add	x16, x16, #0x188
  4037bc:	br	x17

00000000004037c0 <nl_langinfo@plt>:
  4037c0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4037c4:	ldr	x17, [x16, #400]
  4037c8:	add	x16, x16, #0x190
  4037cc:	br	x17

00000000004037d0 <fopen@plt>:
  4037d0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4037d4:	ldr	x17, [x16, #408]
  4037d8:	add	x16, x16, #0x198
  4037dc:	br	x17

00000000004037e0 <malloc@plt>:
  4037e0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4037e4:	ldr	x17, [x16, #416]
  4037e8:	add	x16, x16, #0x1a0
  4037ec:	br	x17

00000000004037f0 <chmod@plt>:
  4037f0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4037f4:	ldr	x17, [x16, #424]
  4037f8:	add	x16, x16, #0x1a8
  4037fc:	br	x17

0000000000403800 <open@plt>:
  403800:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403804:	ldr	x17, [x16, #432]
  403808:	add	x16, x16, #0x1b0
  40380c:	br	x17

0000000000403810 <pthread_condattr_destroy@plt>:
  403810:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403814:	ldr	x17, [x16, #440]
  403818:	add	x16, x16, #0x1b8
  40381c:	br	x17

0000000000403820 <poll@plt>:
  403820:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403824:	ldr	x17, [x16, #448]
  403828:	add	x16, x16, #0x1c0
  40382c:	br	x17

0000000000403830 <pthread_attr_destroy@plt>:
  403830:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403834:	ldr	x17, [x16, #456]
  403838:	add	x16, x16, #0x1c8
  40383c:	br	x17

0000000000403840 <__isoc99_fscanf@plt>:
  403840:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403844:	ldr	x17, [x16, #464]
  403848:	add	x16, x16, #0x1d0
  40384c:	br	x17

0000000000403850 <getppid@plt>:
  403850:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403854:	ldr	x17, [x16, #472]
  403858:	add	x16, x16, #0x1d8
  40385c:	br	x17

0000000000403860 <sigemptyset@plt>:
  403860:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403864:	ldr	x17, [x16, #480]
  403868:	add	x16, x16, #0x1e0
  40386c:	br	x17

0000000000403870 <pthread_cond_signal@plt>:
  403870:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403874:	ldr	x17, [x16, #488]
  403878:	add	x16, x16, #0x1e8
  40387c:	br	x17

0000000000403880 <strncmp@plt>:
  403880:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403884:	ldr	x17, [x16, #496]
  403888:	add	x16, x16, #0x1f0
  40388c:	br	x17

0000000000403890 <__libc_start_main@plt>:
  403890:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403894:	ldr	x17, [x16, #504]
  403898:	add	x16, x16, #0x1f8
  40389c:	br	x17

00000000004038a0 <strtod_l@plt>:
  4038a0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4038a4:	ldr	x17, [x16, #512]
  4038a8:	add	x16, x16, #0x200
  4038ac:	br	x17

00000000004038b0 <pthread_detach@plt>:
  4038b0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4038b4:	ldr	x17, [x16, #520]
  4038b8:	add	x16, x16, #0x208
  4038bc:	br	x17

00000000004038c0 <fstatfs@plt>:
  4038c0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4038c4:	ldr	x17, [x16, #528]
  4038c8:	add	x16, x16, #0x210
  4038cc:	br	x17

00000000004038d0 <memset@plt>:
  4038d0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4038d4:	ldr	x17, [x16, #536]
  4038d8:	add	x16, x16, #0x218
  4038dc:	br	x17

00000000004038e0 <fdopen@plt>:
  4038e0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4038e4:	ldr	x17, [x16, #544]
  4038e8:	add	x16, x16, #0x220
  4038ec:	br	x17

00000000004038f0 <strpbrk@plt>:
  4038f0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4038f4:	ldr	x17, [x16, #552]
  4038f8:	add	x16, x16, #0x228
  4038fc:	br	x17

0000000000403900 <gettimeofday@plt>:
  403900:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403904:	ldr	x17, [x16, #560]
  403908:	add	x16, x16, #0x230
  40390c:	br	x17

0000000000403910 <gmtime_r@plt>:
  403910:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403914:	ldr	x17, [x16, #568]
  403918:	add	x16, x16, #0x238
  40391c:	br	x17

0000000000403920 <posix_memalign@plt>:
  403920:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403924:	ldr	x17, [x16, #576]
  403928:	add	x16, x16, #0x240
  40392c:	br	x17

0000000000403930 <pthread_attr_setstacksize@plt>:
  403930:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403934:	ldr	x17, [x16, #584]
  403938:	add	x16, x16, #0x248
  40393c:	br	x17

0000000000403940 <calloc@plt>:
  403940:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403944:	ldr	x17, [x16, #592]
  403948:	add	x16, x16, #0x250
  40394c:	br	x17

0000000000403950 <pthread_rwlock_destroy@plt>:
  403950:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403954:	ldr	x17, [x16, #600]
  403958:	add	x16, x16, #0x258
  40395c:	br	x17

0000000000403960 <pthread_cond_broadcast@plt>:
  403960:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403964:	ldr	x17, [x16, #608]
  403968:	add	x16, x16, #0x260
  40396c:	br	x17

0000000000403970 <bcmp@plt>:
  403970:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403974:	ldr	x17, [x16, #616]
  403978:	add	x16, x16, #0x268
  40397c:	br	x17

0000000000403980 <execv@plt>:
  403980:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403984:	ldr	x17, [x16, #624]
  403988:	add	x16, x16, #0x270
  40398c:	br	x17

0000000000403990 <strcasecmp@plt>:
  403990:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403994:	ldr	x17, [x16, #632]
  403998:	add	x16, x16, #0x278
  40399c:	br	x17

00000000004039a0 <pthread_getspecific@plt>:
  4039a0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4039a4:	ldr	x17, [x16, #640]
  4039a8:	add	x16, x16, #0x280
  4039ac:	br	x17

00000000004039b0 <readdir@plt>:
  4039b0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4039b4:	ldr	x17, [x16, #648]
  4039b8:	add	x16, x16, #0x288
  4039bc:	br	x17

00000000004039c0 <realloc@plt>:
  4039c0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4039c4:	ldr	x17, [x16, #656]
  4039c8:	add	x16, x16, #0x290
  4039cc:	br	x17

00000000004039d0 <__ctype_toupper_loc@plt>:
  4039d0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4039d4:	ldr	x17, [x16, #664]
  4039d8:	add	x16, x16, #0x298
  4039dc:	br	x17

00000000004039e0 <getc@plt>:
  4039e0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4039e4:	ldr	x17, [x16, #672]
  4039e8:	add	x16, x16, #0x2a0
  4039ec:	br	x17

00000000004039f0 <closedir@plt>:
  4039f0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  4039f4:	ldr	x17, [x16, #680]
  4039f8:	add	x16, x16, #0x2a8
  4039fc:	br	x17

0000000000403a00 <strerror@plt>:
  403a00:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403a04:	ldr	x17, [x16, #688]
  403a08:	add	x16, x16, #0x2b0
  403a0c:	br	x17

0000000000403a10 <pthread_mutex_init@plt>:
  403a10:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403a14:	ldr	x17, [x16, #696]
  403a18:	add	x16, x16, #0x2b8
  403a1c:	br	x17

0000000000403a20 <close@plt>:
  403a20:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403a24:	ldr	x17, [x16, #704]
  403a28:	add	x16, x16, #0x2c0
  403a2c:	br	x17

0000000000403a30 <sigaction@plt>:
  403a30:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403a34:	ldr	x17, [x16, #712]
  403a38:	add	x16, x16, #0x2c8
  403a3c:	br	x17

0000000000403a40 <strrchr@plt>:
  403a40:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403a44:	ldr	x17, [x16, #720]
  403a48:	add	x16, x16, #0x2d0
  403a4c:	br	x17

0000000000403a50 <pthread_create@plt>:
  403a50:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403a54:	ldr	x17, [x16, #728]
  403a58:	add	x16, x16, #0x2d8
  403a5c:	br	x17

0000000000403a60 <__gmon_start__@plt>:
  403a60:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403a64:	ldr	x17, [x16, #736]
  403a68:	add	x16, x16, #0x2e0
  403a6c:	br	x17

0000000000403a70 <mktime@plt>:
  403a70:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403a74:	ldr	x17, [x16, #744]
  403a78:	add	x16, x16, #0x2e8
  403a7c:	br	x17

0000000000403a80 <write@plt>:
  403a80:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403a84:	ldr	x17, [x16, #752]
  403a88:	add	x16, x16, #0x2f0
  403a8c:	br	x17

0000000000403a90 <pthread_join@plt>:
  403a90:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403a94:	ldr	x17, [x16, #760]
  403a98:	add	x16, x16, #0x2f8
  403a9c:	br	x17

0000000000403aa0 <abort@plt>:
  403aa0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403aa4:	ldr	x17, [x16, #768]
  403aa8:	add	x16, x16, #0x300
  403aac:	br	x17

0000000000403ab0 <pthread_exit@plt>:
  403ab0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ab4:	ldr	x17, [x16, #776]
  403ab8:	add	x16, x16, #0x308
  403abc:	br	x17

0000000000403ac0 <access@plt>:
  403ac0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ac4:	ldr	x17, [x16, #784]
  403ac8:	add	x16, x16, #0x310
  403acc:	br	x17

0000000000403ad0 <feof@plt>:
  403ad0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ad4:	ldr	x17, [x16, #792]
  403ad8:	add	x16, x16, #0x318
  403adc:	br	x17

0000000000403ae0 <puts@plt>:
  403ae0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ae4:	ldr	x17, [x16, #800]
  403ae8:	add	x16, x16, #0x320
  403aec:	br	x17

0000000000403af0 <pipe2@plt>:
  403af0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403af4:	ldr	x17, [x16, #808]
  403af8:	add	x16, x16, #0x328
  403afc:	br	x17

0000000000403b00 <fread_unlocked@plt>:
  403b00:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403b04:	ldr	x17, [x16, #816]
  403b08:	add	x16, x16, #0x330
  403b0c:	br	x17

0000000000403b10 <memcmp@plt>:
  403b10:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403b14:	ldr	x17, [x16, #824]
  403b18:	add	x16, x16, #0x338
  403b1c:	br	x17

0000000000403b20 <pthread_rwlock_tryrdlock@plt>:
  403b20:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403b24:	ldr	x17, [x16, #832]
  403b28:	add	x16, x16, #0x340
  403b2c:	br	x17

0000000000403b30 <strcmp@plt>:
  403b30:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403b34:	ldr	x17, [x16, #840]
  403b38:	add	x16, x16, #0x348
  403b3c:	br	x17

0000000000403b40 <getpwuid@plt>:
  403b40:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403b44:	ldr	x17, [x16, #848]
  403b48:	add	x16, x16, #0x350
  403b4c:	br	x17

0000000000403b50 <iconv@plt>:
  403b50:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403b54:	ldr	x17, [x16, #856]
  403b58:	add	x16, x16, #0x358
  403b5c:	br	x17

0000000000403b60 <__ctype_b_loc@plt>:
  403b60:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403b64:	ldr	x17, [x16, #864]
  403b68:	add	x16, x16, #0x360
  403b6c:	br	x17

0000000000403b70 <uselocale@plt>:
  403b70:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403b74:	ldr	x17, [x16, #872]
  403b78:	add	x16, x16, #0x368
  403b7c:	br	x17

0000000000403b80 <rewinddir@plt>:
  403b80:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403b84:	ldr	x17, [x16, #880]
  403b88:	add	x16, x16, #0x370
  403b8c:	br	x17

0000000000403b90 <rmdir@plt>:
  403b90:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403b94:	ldr	x17, [x16, #888]
  403b98:	add	x16, x16, #0x378
  403b9c:	br	x17

0000000000403ba0 <strtol@plt>:
  403ba0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ba4:	ldr	x17, [x16, #896]
  403ba8:	add	x16, x16, #0x380
  403bac:	br	x17

0000000000403bb0 <sched_yield@plt>:
  403bb0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403bb4:	ldr	x17, [x16, #904]
  403bb8:	add	x16, x16, #0x388
  403bbc:	br	x17

0000000000403bc0 <fread@plt>:
  403bc0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403bc4:	ldr	x17, [x16, #912]
  403bc8:	add	x16, x16, #0x390
  403bcc:	br	x17

0000000000403bd0 <pthread_rwlock_rdlock@plt>:
  403bd0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403bd4:	ldr	x17, [x16, #920]
  403bd8:	add	x16, x16, #0x398
  403bdc:	br	x17

0000000000403be0 <chdir@plt>:
  403be0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403be4:	ldr	x17, [x16, #928]
  403be8:	add	x16, x16, #0x3a0
  403bec:	br	x17

0000000000403bf0 <free@plt>:
  403bf0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403bf4:	ldr	x17, [x16, #936]
  403bf8:	add	x16, x16, #0x3a8
  403bfc:	br	x17

0000000000403c00 <ungetc@plt>:
  403c00:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403c04:	ldr	x17, [x16, #944]
  403c08:	add	x16, x16, #0x3b0
  403c0c:	br	x17

0000000000403c10 <getgid@plt>:
  403c10:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403c14:	ldr	x17, [x16, #952]
  403c18:	add	x16, x16, #0x3b8
  403c1c:	br	x17

0000000000403c20 <pthread_rwlock_wrlock@plt>:
  403c20:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403c24:	ldr	x17, [x16, #960]
  403c28:	add	x16, x16, #0x3c0
  403c2c:	br	x17

0000000000403c30 <pthread_cond_wait@plt>:
  403c30:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403c34:	ldr	x17, [x16, #968]
  403c38:	add	x16, x16, #0x3c8
  403c3c:	br	x17

0000000000403c40 <pthread_key_delete@plt>:
  403c40:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403c44:	ldr	x17, [x16, #976]
  403c48:	add	x16, x16, #0x3d0
  403c4c:	br	x17

0000000000403c50 <strncasecmp@plt>:
  403c50:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403c54:	ldr	x17, [x16, #984]
  403c58:	add	x16, x16, #0x3d8
  403c5c:	br	x17

0000000000403c60 <nanosleep@plt>:
  403c60:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403c64:	ldr	x17, [x16, #992]
  403c68:	add	x16, x16, #0x3e0
  403c6c:	br	x17

0000000000403c70 <vasprintf@plt>:
  403c70:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403c74:	ldr	x17, [x16, #1000]
  403c78:	add	x16, x16, #0x3e8
  403c7c:	br	x17

0000000000403c80 <freopen@plt>:
  403c80:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403c84:	ldr	x17, [x16, #1008]
  403c88:	add	x16, x16, #0x3f0
  403c8c:	br	x17

0000000000403c90 <pthread_condattr_init@plt>:
  403c90:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403c94:	ldr	x17, [x16, #1016]
  403c98:	add	x16, x16, #0x3f8
  403c9c:	br	x17

0000000000403ca0 <strchr@plt>:
  403ca0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ca4:	ldr	x17, [x16, #1024]
  403ca8:	add	x16, x16, #0x400
  403cac:	br	x17

0000000000403cb0 <pthread_setspecific@plt>:
  403cb0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403cb4:	ldr	x17, [x16, #1032]
  403cb8:	add	x16, x16, #0x408
  403cbc:	br	x17

0000000000403cc0 <execve@plt>:
  403cc0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403cc4:	ldr	x17, [x16, #1040]
  403cc8:	add	x16, x16, #0x410
  403ccc:	br	x17

0000000000403cd0 <rename@plt>:
  403cd0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403cd4:	ldr	x17, [x16, #1048]
  403cd8:	add	x16, x16, #0x418
  403cdc:	br	x17

0000000000403ce0 <fwrite@plt>:
  403ce0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ce4:	ldr	x17, [x16, #1056]
  403ce8:	add	x16, x16, #0x420
  403cec:	br	x17

0000000000403cf0 <utime@plt>:
  403cf0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403cf4:	ldr	x17, [x16, #1064]
  403cf8:	add	x16, x16, #0x428
  403cfc:	br	x17

0000000000403d00 <fcntl@plt>:
  403d00:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403d04:	ldr	x17, [x16, #1072]
  403d08:	add	x16, x16, #0x430
  403d0c:	br	x17

0000000000403d10 <fflush@plt>:
  403d10:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403d14:	ldr	x17, [x16, #1080]
  403d18:	add	x16, x16, #0x438
  403d1c:	br	x17

0000000000403d20 <pthread_mutex_destroy@plt>:
  403d20:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403d24:	ldr	x17, [x16, #1088]
  403d28:	add	x16, x16, #0x440
  403d2c:	br	x17

0000000000403d30 <strcpy@plt>:
  403d30:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403d34:	ldr	x17, [x16, #1096]
  403d38:	add	x16, x16, #0x448
  403d3c:	br	x17

0000000000403d40 <dirfd@plt>:
  403d40:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403d44:	ldr	x17, [x16, #1104]
  403d48:	add	x16, x16, #0x450
  403d4c:	br	x17

0000000000403d50 <pthread_cond_init@plt>:
  403d50:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403d54:	ldr	x17, [x16, #1112]
  403d58:	add	x16, x16, #0x458
  403d5c:	br	x17

0000000000403d60 <getrlimit@plt>:
  403d60:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403d64:	ldr	x17, [x16, #1120]
  403d68:	add	x16, x16, #0x460
  403d6c:	br	x17

0000000000403d70 <unsetenv@plt>:
  403d70:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403d74:	ldr	x17, [x16, #1128]
  403d78:	add	x16, x16, #0x468
  403d7c:	br	x17

0000000000403d80 <iconv_open@plt>:
  403d80:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403d84:	ldr	x17, [x16, #1136]
  403d88:	add	x16, x16, #0x470
  403d8c:	br	x17

0000000000403d90 <vsprintf@plt>:
  403d90:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403d94:	ldr	x17, [x16, #1144]
  403d98:	add	x16, x16, #0x478
  403d9c:	br	x17

0000000000403da0 <__lxstat@plt>:
  403da0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403da4:	ldr	x17, [x16, #1152]
  403da8:	add	x16, x16, #0x480
  403dac:	br	x17

0000000000403db0 <read@plt>:
  403db0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403db4:	ldr	x17, [x16, #1160]
  403db8:	add	x16, x16, #0x488
  403dbc:	br	x17

0000000000403dc0 <memchr@plt>:
  403dc0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403dc4:	ldr	x17, [x16, #1168]
  403dc8:	add	x16, x16, #0x490
  403dcc:	br	x17

0000000000403dd0 <getresgid@plt>:
  403dd0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403dd4:	ldr	x17, [x16, #1176]
  403dd8:	add	x16, x16, #0x498
  403ddc:	br	x17

0000000000403de0 <sysconf@plt>:
  403de0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403de4:	ldr	x17, [x16, #1184]
  403de8:	add	x16, x16, #0x4a0
  403dec:	br	x17

0000000000403df0 <gethostname@plt>:
  403df0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403df4:	ldr	x17, [x16, #1192]
  403df8:	add	x16, x16, #0x4a8
  403dfc:	br	x17

0000000000403e00 <pthread_condattr_setclock@plt>:
  403e00:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403e04:	ldr	x17, [x16, #1200]
  403e08:	add	x16, x16, #0x4b0
  403e0c:	br	x17

0000000000403e10 <select@plt>:
  403e10:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403e14:	ldr	x17, [x16, #1208]
  403e18:	add	x16, x16, #0x4b8
  403e1c:	br	x17

0000000000403e20 <__fxstat@plt>:
  403e20:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403e24:	ldr	x17, [x16, #1216]
  403e28:	add	x16, x16, #0x4c0
  403e2c:	br	x17

0000000000403e30 <strstr@plt>:
  403e30:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403e34:	ldr	x17, [x16, #1224]
  403e38:	add	x16, x16, #0x4c8
  403e3c:	br	x17

0000000000403e40 <pthread_rwlock_init@plt>:
  403e40:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403e44:	ldr	x17, [x16, #1232]
  403e48:	add	x16, x16, #0x4d0
  403e4c:	br	x17

0000000000403e50 <vsnprintf@plt>:
  403e50:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403e54:	ldr	x17, [x16, #1240]
  403e58:	add	x16, x16, #0x4d8
  403e5c:	br	x17

0000000000403e60 <dup2@plt>:
  403e60:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403e64:	ldr	x17, [x16, #1248]
  403e68:	add	x16, x16, #0x4e0
  403e6c:	br	x17

0000000000403e70 <strncpy@plt>:
  403e70:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403e74:	ldr	x17, [x16, #1256]
  403e78:	add	x16, x16, #0x4e8
  403e7c:	br	x17

0000000000403e80 <strsignal@plt>:
  403e80:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403e84:	ldr	x17, [x16, #1264]
  403e88:	add	x16, x16, #0x4f0
  403e8c:	br	x17

0000000000403e90 <fallocate@plt>:
  403e90:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403e94:	ldr	x17, [x16, #1272]
  403e98:	add	x16, x16, #0x4f8
  403e9c:	br	x17

0000000000403ea0 <pthread_cond_destroy@plt>:
  403ea0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ea4:	ldr	x17, [x16, #1280]
  403ea8:	add	x16, x16, #0x500
  403eac:	br	x17

0000000000403eb0 <vfprintf@plt>:
  403eb0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403eb4:	ldr	x17, [x16, #1288]
  403eb8:	add	x16, x16, #0x508
  403ebc:	br	x17

0000000000403ec0 <printf@plt>:
  403ec0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ec4:	ldr	x17, [x16, #1296]
  403ec8:	add	x16, x16, #0x510
  403ecc:	br	x17

0000000000403ed0 <pthread_rwlock_unlock@plt>:
  403ed0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ed4:	ldr	x17, [x16, #1304]
  403ed8:	add	x16, x16, #0x518
  403edc:	br	x17

0000000000403ee0 <__errno_location@plt>:
  403ee0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ee4:	ldr	x17, [x16, #1312]
  403ee8:	add	x16, x16, #0x520
  403eec:	br	x17

0000000000403ef0 <getenv@plt>:
  403ef0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403ef4:	ldr	x17, [x16, #1320]
  403ef8:	add	x16, x16, #0x528
  403efc:	br	x17

0000000000403f00 <putchar@plt>:
  403f00:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403f04:	ldr	x17, [x16, #1328]
  403f08:	add	x16, x16, #0x530
  403f0c:	br	x17

0000000000403f10 <__xstat@plt>:
  403f10:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403f14:	ldr	x17, [x16, #1336]
  403f18:	add	x16, x16, #0x538
  403f1c:	br	x17

0000000000403f20 <prctl@plt>:
  403f20:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403f24:	ldr	x17, [x16, #1344]
  403f28:	add	x16, x16, #0x540
  403f2c:	br	x17

0000000000403f30 <pthread_mutex_lock@plt>:
  403f30:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403f34:	ldr	x17, [x16, #1352]
  403f38:	add	x16, x16, #0x548
  403f3c:	br	x17

0000000000403f40 <timegm@plt>:
  403f40:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403f44:	ldr	x17, [x16, #1360]
  403f48:	add	x16, x16, #0x550
  403f4c:	br	x17

0000000000403f50 <pthread_mutex_unlock@plt>:
  403f50:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403f54:	ldr	x17, [x16, #1368]
  403f58:	add	x16, x16, #0x558
  403f5c:	br	x17

0000000000403f60 <waitpid@plt>:
  403f60:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403f64:	ldr	x17, [x16, #1376]
  403f68:	add	x16, x16, #0x560
  403f6c:	br	x17

0000000000403f70 <unlink@plt>:
  403f70:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403f74:	ldr	x17, [x16, #1384]
  403f78:	add	x16, x16, #0x568
  403f7c:	br	x17

0000000000403f80 <mkdir@plt>:
  403f80:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403f84:	ldr	x17, [x16, #1392]
  403f88:	add	x16, x16, #0x570
  403f8c:	br	x17

0000000000403f90 <newlocale@plt>:
  403f90:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403f94:	ldr	x17, [x16, #1400]
  403f98:	add	x16, x16, #0x578
  403f9c:	br	x17

0000000000403fa0 <fprintf@plt>:
  403fa0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403fa4:	ldr	x17, [x16, #1408]
  403fa8:	add	x16, x16, #0x580
  403fac:	br	x17

0000000000403fb0 <pthread_cond_timedwait@plt>:
  403fb0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403fb4:	ldr	x17, [x16, #1416]
  403fb8:	add	x16, x16, #0x588
  403fbc:	br	x17

0000000000403fc0 <creat@plt>:
  403fc0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403fc4:	ldr	x17, [x16, #1424]
  403fc8:	add	x16, x16, #0x590
  403fcc:	br	x17

0000000000403fd0 <setlocale@plt>:
  403fd0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403fd4:	ldr	x17, [x16, #1432]
  403fd8:	add	x16, x16, #0x598
  403fdc:	br	x17

0000000000403fe0 <ferror@plt>:
  403fe0:	adrp	x16, 48e000 <ferror@plt+0x8a020>
  403fe4:	ldr	x17, [x16, #1440]
  403fe8:	add	x16, x16, #0x5a0
  403fec:	br	x17

Disassembly of section .text:

0000000000403ff0 <.text>:
  403ff0:	mov	x29, #0x0                   	// #0
  403ff4:	mov	x30, #0x0                   	// #0
  403ff8:	mov	x5, x0
  403ffc:	ldr	x1, [sp]
  404000:	add	x2, sp, #0x8
  404004:	mov	x6, sp
  404008:	movz	x0, #0x0, lsl #48
  40400c:	movk	x0, #0x0, lsl #32
  404010:	movk	x0, #0x40, lsl #16
  404014:	movk	x0, #0x7910
  404018:	movz	x3, #0x0, lsl #48
  40401c:	movk	x3, #0x0, lsl #32
  404020:	movk	x3, #0x43, lsl #16
  404024:	movk	x3, #0xc1b8
  404028:	movz	x4, #0x0, lsl #48
  40402c:	movk	x4, #0x0, lsl #32
  404030:	movk	x4, #0x43, lsl #16
  404034:	movk	x4, #0xc238
  404038:	bl	403890 <__libc_start_main@plt>
  40403c:	bl	403aa0 <abort@plt>
  404040:	adrp	x0, 48d000 <ferror@plt+0x89020>
  404044:	ldr	x0, [x0, #4064]
  404048:	cbz	x0, 404050 <ferror@plt+0x70>
  40404c:	b	403a60 <__gmon_start__@plt>
  404050:	ret
  404054:	nop
  404058:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40405c:	add	x0, x0, #0x8f8
  404060:	adrp	x1, 48e000 <ferror@plt+0x8a020>
  404064:	add	x1, x1, #0x8f8
  404068:	cmp	x1, x0
  40406c:	b.eq	404084 <ferror@plt+0xa4>  // b.none
  404070:	adrp	x1, 43c000 <ferror@plt+0x38020>
  404074:	ldr	x1, [x1, #616]
  404078:	cbz	x1, 404084 <ferror@plt+0xa4>
  40407c:	mov	x16, x1
  404080:	br	x16
  404084:	ret
  404088:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40408c:	add	x0, x0, #0x8f8
  404090:	adrp	x1, 48e000 <ferror@plt+0x8a020>
  404094:	add	x1, x1, #0x8f8
  404098:	sub	x1, x1, x0
  40409c:	lsr	x2, x1, #63
  4040a0:	add	x1, x2, x1, asr #3
  4040a4:	cmp	xzr, x1, asr #1
  4040a8:	asr	x1, x1, #1
  4040ac:	b.eq	4040c4 <ferror@plt+0xe4>  // b.none
  4040b0:	adrp	x2, 43c000 <ferror@plt+0x38020>
  4040b4:	ldr	x2, [x2, #624]
  4040b8:	cbz	x2, 4040c4 <ferror@plt+0xe4>
  4040bc:	mov	x16, x2
  4040c0:	br	x16
  4040c4:	ret
  4040c8:	stp	x29, x30, [sp, #-32]!
  4040cc:	mov	x29, sp
  4040d0:	str	x19, [sp, #16]
  4040d4:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  4040d8:	ldrb	w0, [x19, #2320]
  4040dc:	cbnz	w0, 4040ec <ferror@plt+0x10c>
  4040e0:	bl	404058 <ferror@plt+0x78>
  4040e4:	mov	w0, #0x1                   	// #1
  4040e8:	strb	w0, [x19, #2320]
  4040ec:	ldr	x19, [sp, #16]
  4040f0:	ldp	x29, x30, [sp], #32
  4040f4:	ret
  4040f8:	b	404088 <ferror@plt+0xa8>
  4040fc:	stp	x29, x30, [sp, #-32]!
  404100:	stp	x20, x19, [sp, #16]
  404104:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  404108:	ldr	x19, [x20, #2336]
  40410c:	mov	x29, sp
  404110:	bl	41f868 <ferror@plt+0x1b888>
  404114:	mov	x1, x0
  404118:	mov	x0, x19
  40411c:	bl	40d230 <ferror@plt+0x9250>
  404120:	str	x0, [x20, #2336]
  404124:	ldp	x20, x19, [sp, #16]
  404128:	ldp	x29, x30, [sp], #32
  40412c:	ret
  404130:	stp	x29, x30, [sp, #-64]!
  404134:	mov	w2, #0xffffffff            	// #-1
  404138:	str	x23, [sp, #16]
  40413c:	stp	x22, x21, [sp, #32]
  404140:	stp	x20, x19, [sp, #48]
  404144:	mov	x29, sp
  404148:	bl	420ee0 <ferror@plt+0x1cf00>
  40414c:	ldr	x1, [x0]
  404150:	mov	x19, x0
  404154:	cbz	x1, 404194 <ferror@plt+0x1b4>
  404158:	adrp	x20, 43c000 <ferror@plt+0x38020>
  40415c:	add	x22, x19, #0x8
  404160:	add	x20, x20, #0x2b8
  404164:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  404168:	mov	x0, x20
  40416c:	bl	407734 <ferror@plt+0x3754>
  404170:	ldur	x0, [x22, #-8]
  404174:	ldr	x21, [x23, #2336]
  404178:	bl	41f868 <ferror@plt+0x1b888>
  40417c:	mov	x1, x0
  404180:	mov	x0, x21
  404184:	bl	40d230 <ferror@plt+0x9250>
  404188:	ldr	x1, [x22], #8
  40418c:	str	x0, [x23, #2336]
  404190:	cbnz	x1, 404168 <ferror@plt+0x188>
  404194:	mov	x0, x19
  404198:	ldp	x20, x19, [sp, #48]
  40419c:	ldp	x22, x21, [sp, #32]
  4041a0:	ldr	x23, [sp, #16]
  4041a4:	ldp	x29, x30, [sp], #64
  4041a8:	b	4212b0 <ferror@plt+0x1d2d0>
  4041ac:	stp	x29, x30, [sp, #-32]!
  4041b0:	str	x19, [sp, #16]
  4041b4:	mov	x29, sp
  4041b8:	mov	x19, x0
  4041bc:	bl	403510 <strlen@plt>
  4041c0:	cmp	w0, #0xd
  4041c4:	b.lt	4041e0 <ferror@plt+0x200>  // b.tstop
  4041c8:	add	x8, x19, w0, sxtw
  4041cc:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4041d0:	sub	x0, x8, #0xc
  4041d4:	add	x1, x1, #0xb53
  4041d8:	bl	403b30 <strcmp@plt>
  4041dc:	cbz	w0, 4041e8 <ferror@plt+0x208>
  4041e0:	mov	w0, wzr
  4041e4:	b	4041ec <ferror@plt+0x20c>
  4041e8:	mov	w0, #0x1                   	// #1
  4041ec:	ldr	x19, [sp, #16]
  4041f0:	ldp	x29, x30, [sp], #32
  4041f4:	ret
  4041f8:	stp	x29, x30, [sp, #-48]!
  4041fc:	str	x21, [sp, #16]
  404200:	stp	x20, x19, [sp, #32]
  404204:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  404208:	ldr	x8, [x21, #2344]
  40420c:	mov	x29, sp
  404210:	cbz	x8, 404224 <ferror@plt+0x244>
  404214:	ldp	x20, x19, [sp, #32]
  404218:	ldr	x21, [sp, #16]
  40421c:	ldp	x29, x30, [sp], #48
  404220:	ret
  404224:	mov	w19, w0
  404228:	adrp	x0, 40d000 <ferror@plt+0x9020>
  40422c:	adrp	x1, 40d000 <ferror@plt+0x9020>
  404230:	add	x0, x0, #0xec
  404234:	add	x1, x1, #0xd0
  404238:	bl	40b878 <ferror@plt+0x7898>
  40423c:	str	x0, [x21, #2344]
  404240:	cbz	w19, 404268 <ferror@plt+0x288>
  404244:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  404248:	ldr	x0, [x8, #2336]
  40424c:	ldp	x20, x19, [sp, #32]
  404250:	ldr	x21, [sp, #16]
  404254:	adrp	x1, 404000 <ferror@plt+0x20>
  404258:	add	x1, x1, #0x328
  40425c:	mov	x2, xzr
  404260:	ldp	x29, x30, [sp], #48
  404264:	b	40d1f0 <ferror@plt+0x9210>
  404268:	mov	w0, #0x90                  	// #144
  40426c:	bl	4141b0 <ferror@plt+0x101d0>
  404270:	adrp	x20, 43d000 <ferror@plt+0x39020>
  404274:	add	x20, x20, #0x428
  404278:	mov	x19, x0
  40427c:	mov	x0, x20
  404280:	bl	41f868 <ferror@plt+0x1b888>
  404284:	str	x0, [x19]
  404288:	adrp	x0, 43c000 <ferror@plt+0x38020>
  40428c:	add	x0, x0, #0x48d
  404290:	bl	41f868 <ferror@plt+0x1b888>
  404294:	str	x0, [x19, #16]
  404298:	mov	x0, x20
  40429c:	bl	41f868 <ferror@plt+0x1b888>
  4042a0:	str	x0, [x19, #8]
  4042a4:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4042a8:	add	x0, x0, #0x494
  4042ac:	bl	41f868 <ferror@plt+0x1b888>
  4042b0:	str	x0, [x19, #24]
  4042b4:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4042b8:	add	x0, x0, #0x4d9
  4042bc:	bl	41f868 <ferror@plt+0x1b888>
  4042c0:	ldr	x8, [x19, #96]
  4042c4:	str	x0, [x19, #32]
  4042c8:	cbnz	x8, 4042e8 <ferror@plt+0x308>
  4042cc:	adrp	x0, 40d000 <ferror@plt+0x9020>
  4042d0:	adrp	x1, 40d000 <ferror@plt+0x9020>
  4042d4:	add	x0, x0, #0xec
  4042d8:	add	x1, x1, #0xd0
  4042dc:	bl	40b878 <ferror@plt+0x7898>
  4042e0:	mov	x8, x0
  4042e4:	str	x0, [x19, #96]
  4042e8:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  4042ec:	ldr	x2, [x9, #2376]
  4042f0:	adrp	x1, 43c000 <ferror@plt+0x38020>
  4042f4:	add	x1, x1, #0x4fc
  4042f8:	mov	x0, x8
  4042fc:	bl	40c3fc <ferror@plt+0x841c>
  404300:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404304:	add	x0, x0, #0x504
  404308:	bl	407734 <ferror@plt+0x3754>
  40430c:	ldr	x0, [x21, #2344]
  404310:	ldr	x1, [x19]
  404314:	mov	x2, x19
  404318:	ldp	x20, x19, [sp, #32]
  40431c:	ldr	x21, [sp, #16]
  404320:	ldp	x29, x30, [sp], #48
  404324:	b	40c3fc <ferror@plt+0x841c>
  404328:	stp	x29, x30, [sp, #-48]!
  40432c:	str	x21, [sp, #16]
  404330:	stp	x20, x19, [sp, #32]
  404334:	mov	x29, sp
  404338:	mov	x19, x0
  40433c:	bl	403510 <strlen@plt>
  404340:	mov	x20, x0
  404344:	mov	x0, x19
  404348:	bl	41f868 <ferror@plt+0x1b888>
  40434c:	cmp	w20, #0x2
  404350:	mov	x21, x0
  404354:	b.lt	404370 <ferror@plt+0x390>  // b.tstop
  404358:	sub	w8, w20, #0x1
  40435c:	sxtw	x8, w8
  404360:	ldrb	w9, [x19, x8]
  404364:	cmp	w9, #0x2f
  404368:	b.ne	404370 <ferror@plt+0x390>  // b.any
  40436c:	strb	wzr, [x21, x8]
  404370:	mov	x0, x21
  404374:	mov	w1, wzr
  404378:	mov	x2, xzr
  40437c:	bl	408884 <ferror@plt+0x48a4>
  404380:	mov	x20, x0
  404384:	mov	x0, x21
  404388:	bl	414260 <ferror@plt+0x10280>
  40438c:	cbz	x20, 4043f4 <ferror@plt+0x414>
  404390:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404394:	add	x0, x0, #0x474
  404398:	mov	x1, x19
  40439c:	bl	407734 <ferror@plt+0x3754>
  4043a0:	mov	x0, x20
  4043a4:	bl	4089b4 <ferror@plt+0x49d4>
  4043a8:	cbz	x0, 4043e0 <ferror@plt+0x400>
  4043ac:	mov	x1, x0
  4043b0:	mov	x0, x19
  4043b4:	mov	x2, xzr
  4043b8:	bl	40afb0 <ferror@plt+0x6fd0>
  4043bc:	mov	w1, wzr
  4043c0:	mov	x21, x0
  4043c4:	bl	40442c <ferror@plt+0x44c>
  4043c8:	mov	x0, x21
  4043cc:	bl	414260 <ferror@plt+0x10280>
  4043d0:	mov	x0, x20
  4043d4:	bl	4089b4 <ferror@plt+0x49d4>
  4043d8:	mov	x1, x0
  4043dc:	cbnz	x0, 4043b0 <ferror@plt+0x3d0>
  4043e0:	mov	x0, x20
  4043e4:	ldp	x20, x19, [sp, #32]
  4043e8:	ldr	x21, [sp, #16]
  4043ec:	ldp	x29, x30, [sp], #48
  4043f0:	b	408a7c <ferror@plt+0x4a9c>
  4043f4:	bl	403ee0 <__errno_location@plt>
  4043f8:	ldr	w0, [x0]
  4043fc:	bl	42003c <ferror@plt+0x1c05c>
  404400:	mov	x1, x19
  404404:	ldp	x20, x19, [sp, #32]
  404408:	ldr	x21, [sp, #16]
  40440c:	adrp	x8, 43c000 <ferror@plt+0x38020>
  404410:	add	x8, x8, #0x43d
  404414:	mov	x2, x0
  404418:	mov	x0, x8
  40441c:	ldp	x29, x30, [sp], #48
  404420:	b	407734 <ferror@plt+0x3754>
  404424:	mov	w1, #0x1                   	// #1
  404428:	b	40442c <ferror@plt+0x44c>
  40442c:	sub	sp, sp, #0x70
  404430:	stp	x26, x25, [sp, #48]
  404434:	adrp	x25, 48e000 <ferror@plt+0x8a020>
  404438:	ldr	x8, [x25, #2344]
  40443c:	stp	x22, x21, [sp, #80]
  404440:	mov	x21, x0
  404444:	stp	x20, x19, [sp, #96]
  404448:	mov	w20, w1
  40444c:	mov	x0, x8
  404450:	mov	x1, x21
  404454:	stp	x29, x30, [sp, #16]
  404458:	stp	x28, x27, [sp, #32]
  40445c:	stp	x24, x23, [sp, #64]
  404460:	add	x29, sp, #0x10
  404464:	bl	40c170 <ferror@plt+0x8190>
  404468:	cbz	x0, 404474 <ferror@plt+0x494>
  40446c:	mov	x19, x0
  404470:	b	404618 <ferror@plt+0x638>
  404474:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404478:	add	x0, x0, #0x543
  40447c:	mov	x1, x21
  404480:	bl	407734 <ferror@plt+0x3754>
  404484:	mov	x0, x21
  404488:	bl	403510 <strlen@plt>
  40448c:	cmp	w0, #0x4
  404490:	b.lt	404510 <ferror@plt+0x530>  // b.tstop
  404494:	mov	x9, #0xfffd00000000        	// #281462091808768
  404498:	lsl	x8, x0, #32
  40449c:	movk	x9, #0xffff, lsl #48
  4044a0:	add	x9, x8, x9
  4044a4:	asr	x9, x9, #32
  4044a8:	ldrb	w9, [x21, x9]
  4044ac:	cmp	w9, #0x2e
  4044b0:	b.ne	404510 <ferror@plt+0x530>  // b.any
  4044b4:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  4044b8:	add	x9, x8, x9
  4044bc:	asr	x9, x9, #32
  4044c0:	ldrb	w9, [x21, x9]
  4044c4:	cmp	w9, #0x70
  4044c8:	b.ne	404510 <ferror@plt+0x530>  // b.any
  4044cc:	mov	x9, #0xffffffff00000000    	// #-4294967296
  4044d0:	add	x8, x8, x9
  4044d4:	asr	x8, x8, #32
  4044d8:	ldrb	w8, [x21, x8]
  4044dc:	cmp	w8, #0x63
  4044e0:	b.ne	404510 <ferror@plt+0x530>  // b.any
  4044e4:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4044e8:	add	x0, x0, #0x55d
  4044ec:	mov	x1, x21
  4044f0:	bl	407734 <ferror@plt+0x3754>
  4044f4:	mov	x0, x21
  4044f8:	bl	41f868 <ferror@plt+0x1b888>
  4044fc:	mov	x23, x0
  404500:	mov	x0, x21
  404504:	bl	41f868 <ferror@plt+0x1b888>
  404508:	mov	w22, wzr
  40450c:	b	4045d8 <ferror@plt+0x5f8>
  404510:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  404514:	ldr	w8, [x8, #2328]
  404518:	cbz	w8, 404570 <ferror@plt+0x590>
  40451c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  404520:	ldr	x24, [x8, #2336]
  404524:	cbz	x24, 4045fc <ferror@plt+0x61c>
  404528:	adrp	x19, 43c000 <ferror@plt+0x38020>
  40452c:	mov	w22, #0x1                   	// #1
  404530:	add	x19, x19, #0x5cb
  404534:	ldr	x1, [x24]
  404538:	mov	w2, #0x2f                  	// #47
  40453c:	mov	x0, x19
  404540:	mov	x3, x21
  404544:	bl	41fa28 <ferror@plt+0x1ba48>
  404548:	mov	w1, #0x1                   	// #1
  40454c:	mov	x23, x0
  404550:	bl	409ac8 <ferror@plt+0x5ae8>
  404554:	cbnz	w0, 4045d4 <ferror@plt+0x5f4>
  404558:	mov	x0, x23
  40455c:	bl	414260 <ferror@plt+0x10280>
  404560:	ldr	x24, [x24, #8]
  404564:	add	w22, w22, #0x1
  404568:	cbnz	x24, 404534 <ferror@plt+0x554>
  40456c:	b	4045fc <ferror@plt+0x61c>
  404570:	cmp	w0, #0xd
  404574:	b.lt	404590 <ferror@plt+0x5b0>  // b.tstop
  404578:	add	x8, x21, w0, sxtw
  40457c:	adrp	x1, 43d000 <ferror@plt+0x39020>
  404580:	sub	x0, x8, #0xc
  404584:	add	x1, x1, #0xb53
  404588:	bl	403b30 <strcmp@plt>
  40458c:	cbz	w0, 40451c <ferror@plt+0x53c>
  404590:	adrp	x1, 43d000 <ferror@plt+0x39020>
  404594:	add	x1, x1, #0xb53
  404598:	mov	x0, x21
  40459c:	mov	x2, xzr
  4045a0:	bl	41fab0 <ferror@plt+0x1bad0>
  4045a4:	mov	w1, wzr
  4045a8:	mov	x22, x0
  4045ac:	bl	40442c <ferror@plt+0x44c>
  4045b0:	mov	x19, x0
  4045b4:	mov	x0, x22
  4045b8:	bl	414260 <ferror@plt+0x10280>
  4045bc:	cbz	x19, 40451c <ferror@plt+0x53c>
  4045c0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4045c4:	add	x0, x0, #0x59b
  4045c8:	mov	x1, x21
  4045cc:	bl	407734 <ferror@plt+0x3754>
  4045d0:	b	404618 <ferror@plt+0x638>
  4045d4:	mov	x0, xzr
  4045d8:	cbz	x23, 4045fc <ferror@plt+0x61c>
  4045dc:	cbz	x0, 40463c <ferror@plt+0x65c>
  4045e0:	mov	x0, x21
  4045e4:	bl	40b1a8 <ferror@plt+0x71c8>
  4045e8:	mov	x24, x0
  4045ec:	bl	403510 <strlen@plt>
  4045f0:	add	x8, x0, x24
  4045f4:	sturb	wzr, [x8, #-3]
  4045f8:	b	404648 <ferror@plt+0x668>
  4045fc:	cbz	w20, 404614 <ferror@plt+0x634>
  404600:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404604:	add	x0, x0, #0x5d5
  404608:	mov	x1, x21
  40460c:	mov	x2, x21
  404610:	bl	407818 <ferror@plt+0x3838>
  404614:	mov	x19, xzr
  404618:	mov	x0, x19
  40461c:	ldp	x20, x19, [sp, #96]
  404620:	ldp	x22, x21, [sp, #80]
  404624:	ldp	x24, x23, [sp, #64]
  404628:	ldp	x26, x25, [sp, #48]
  40462c:	ldp	x28, x27, [sp, #32]
  404630:	ldp	x29, x30, [sp, #16]
  404634:	add	sp, sp, #0x70
  404638:	ret
  40463c:	mov	x0, x21
  404640:	bl	41f868 <ferror@plt+0x1b888>
  404644:	mov	x24, x0
  404648:	adrp	x0, 43c000 <ferror@plt+0x38020>
  40464c:	add	x0, x0, #0x672
  404650:	mov	x1, x21
  404654:	mov	x2, x23
  404658:	bl	407734 <ferror@plt+0x3754>
  40465c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  404660:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  404664:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  404668:	ldr	w2, [x8, #2332]
  40466c:	ldr	w3, [x9, #1468]
  404670:	ldr	w4, [x10, #1464]
  404674:	mov	x0, x24
  404678:	mov	x1, x23
  40467c:	bl	40611c <ferror@plt+0x213c>
  404680:	mov	x19, x0
  404684:	mov	x0, x24
  404688:	bl	414260 <ferror@plt+0x10280>
  40468c:	cbz	x19, 404a44 <ferror@plt+0xa64>
  404690:	adrp	x1, 43c000 <ferror@plt+0x38020>
  404694:	add	x1, x1, #0x68f
  404698:	mov	x0, x23
  40469c:	bl	403e30 <strstr@plt>
  4046a0:	cbz	x0, 4046ac <ferror@plt+0x6cc>
  4046a4:	mov	w8, #0x1                   	// #1
  4046a8:	str	w8, [x19, #120]
  4046ac:	mov	x0, x23
  4046b0:	bl	414260 <ferror@plt+0x10280>
  4046b4:	ldr	x1, [x19]
  4046b8:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4046bc:	add	x0, x0, #0x6b4
  4046c0:	mov	w2, w22
  4046c4:	str	w22, [x19, #124]
  4046c8:	bl	407734 <ferror@plt+0x3754>
  4046cc:	ldr	x1, [x19]
  4046d0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4046d4:	add	x0, x0, #0x6d1
  4046d8:	bl	407734 <ferror@plt+0x3754>
  4046dc:	ldr	x0, [x25, #2344]
  4046e0:	ldr	x1, [x19]
  4046e4:	mov	x2, x19
  4046e8:	bl	40c3fc <ferror@plt+0x841c>
  4046ec:	ldr	x26, [x19, #48]
  4046f0:	cbz	x26, 404778 <ferror@plt+0x798>
  4046f4:	adrp	x21, 43c000 <ferror@plt+0x38020>
  4046f8:	adrp	x22, 40d000 <ferror@plt+0x9020>
  4046fc:	adrp	x23, 40d000 <ferror@plt+0x9020>
  404700:	add	x21, x21, #0x6f8
  404704:	add	x22, x22, #0xec
  404708:	add	x23, x23, #0xd0
  40470c:	b	404734 <ferror@plt+0x754>
  404710:	ldr	x1, [x24]
  404714:	mov	x2, x24
  404718:	bl	40c3fc <ferror@plt+0x841c>
  40471c:	ldr	x0, [x19, #56]
  404720:	mov	x1, x25
  404724:	bl	40d2a8 <ferror@plt+0x92c8>
  404728:	str	x0, [x19, #56]
  40472c:	ldr	x26, [x26, #8]
  404730:	cbz	x26, 404778 <ferror@plt+0x798>
  404734:	ldr	x24, [x26]
  404738:	ldr	x1, [x19]
  40473c:	mov	x0, x21
  404740:	ldr	x2, [x24]
  404744:	bl	407734 <ferror@plt+0x3754>
  404748:	ldr	x0, [x24]
  40474c:	mov	w1, w20
  404750:	bl	40442c <ferror@plt+0x44c>
  404754:	cbz	x0, 404e08 <ferror@plt+0xe28>
  404758:	mov	x25, x0
  40475c:	ldr	x0, [x19, #104]
  404760:	cbnz	x0, 404710 <ferror@plt+0x730>
  404764:	mov	x0, x22
  404768:	mov	x1, x23
  40476c:	bl	40b878 <ferror@plt+0x7898>
  404770:	str	x0, [x19, #104]
  404774:	b	404710 <ferror@plt+0x730>
  404778:	ldr	x26, [x19, #64]
  40477c:	cbz	x26, 404804 <ferror@plt+0x824>
  404780:	adrp	x21, 43c000 <ferror@plt+0x38020>
  404784:	adrp	x22, 40d000 <ferror@plt+0x9020>
  404788:	adrp	x23, 40d000 <ferror@plt+0x9020>
  40478c:	add	x21, x21, #0x748
  404790:	add	x22, x22, #0xec
  404794:	add	x23, x23, #0xd0
  404798:	b	4047c0 <ferror@plt+0x7e0>
  40479c:	ldr	x1, [x24]
  4047a0:	mov	x2, x24
  4047a4:	bl	40c3fc <ferror@plt+0x841c>
  4047a8:	ldr	x0, [x19, #72]
  4047ac:	mov	x1, x25
  4047b0:	bl	40d2a8 <ferror@plt+0x92c8>
  4047b4:	str	x0, [x19, #72]
  4047b8:	ldr	x26, [x26, #8]
  4047bc:	cbz	x26, 404804 <ferror@plt+0x824>
  4047c0:	ldr	x24, [x26]
  4047c4:	ldr	x1, [x19]
  4047c8:	mov	x0, x21
  4047cc:	ldr	x2, [x24]
  4047d0:	bl	407734 <ferror@plt+0x3754>
  4047d4:	ldr	x0, [x24]
  4047d8:	mov	w1, w20
  4047dc:	bl	40442c <ferror@plt+0x44c>
  4047e0:	cbz	x0, 404e08 <ferror@plt+0xe28>
  4047e4:	mov	x25, x0
  4047e8:	ldr	x0, [x19, #104]
  4047ec:	cbnz	x0, 40479c <ferror@plt+0x7bc>
  4047f0:	mov	x0, x22
  4047f4:	mov	x1, x23
  4047f8:	bl	40b878 <ferror@plt+0x7898>
  4047fc:	str	x0, [x19, #104]
  404800:	b	40479c <ferror@plt+0x7bc>
  404804:	ldr	x0, [x19, #56]
  404808:	bl	40d79c <ferror@plt+0x97bc>
  40480c:	ldr	x1, [x19, #72]
  404810:	bl	40d4fc <ferror@plt+0x951c>
  404814:	ldr	x8, [x19, #56]
  404818:	str	x0, [x19, #72]
  40481c:	mov	x0, x8
  404820:	bl	40d8ec <ferror@plt+0x990c>
  404824:	ldr	x8, [x19, #72]
  404828:	str	x0, [x19, #56]
  40482c:	mov	x0, x8
  404830:	bl	40d8ec <ferror@plt+0x990c>
  404834:	str	x0, [x19, #72]
  404838:	str	xzr, [sp, #8]
  40483c:	ldr	x1, [x19]
  404840:	cbz	x1, 404e44 <ferror@plt+0xe64>
  404844:	ldr	x8, [x19, #8]
  404848:	cbz	x8, 404e68 <ferror@plt+0xe88>
  40484c:	ldr	x8, [x19, #16]
  404850:	cbz	x8, 404e74 <ferror@plt+0xe94>
  404854:	ldr	x8, [x19, #24]
  404858:	cbz	x8, 404e80 <ferror@plt+0xea0>
  40485c:	mov	x20, x0
  404860:	cbnz	x0, 4048b4 <ferror@plt+0x8d4>
  404864:	adrp	x0, 40d000 <ferror@plt+0x9020>
  404868:	adrp	x1, 40d000 <ferror@plt+0x9020>
  40486c:	add	x0, x0, #0xec
  404870:	add	x1, x1, #0xd0
  404874:	bl	40b878 <ferror@plt+0x7898>
  404878:	mov	x20, x0
  40487c:	add	x3, sp, #0x8
  404880:	mov	w1, #0x1                   	// #1
  404884:	mov	x0, x19
  404888:	mov	x2, x20
  40488c:	bl	405a88 <ferror@plt+0x1aa8>
  404890:	mov	x0, x20
  404894:	bl	40bff8 <ferror@plt+0x8018>
  404898:	ldr	x20, [sp, #8]
  40489c:	cbz	x20, 4049d8 <ferror@plt+0x9f8>
  4048a0:	ldr	x21, [x19, #112]
  4048a4:	mov	x22, x20
  4048a8:	b	404944 <ferror@plt+0x964>
  4048ac:	ldr	x20, [x20, #8]
  4048b0:	cbz	x20, 404864 <ferror@plt+0x884>
  4048b4:	ldr	x0, [x19, #104]
  4048b8:	cbz	x0, 4048ac <ferror@plt+0x8cc>
  4048bc:	ldr	x22, [x20]
  4048c0:	ldr	x1, [x22]
  4048c4:	bl	40c170 <ferror@plt+0x8190>
  4048c8:	cbz	x0, 4048ac <ferror@plt+0x8cc>
  4048cc:	mov	x21, x0
  4048d0:	ldr	w0, [x0, #8]
  4048d4:	ldr	x1, [x22, #16]
  4048d8:	ldr	x2, [x21, #16]
  4048dc:	bl	405818 <ferror@plt+0x1838>
  4048e0:	cbnz	w0, 4048ac <ferror@plt+0x8cc>
  4048e4:	ldrsw	x8, [x21, #8]
  4048e8:	cmp	w8, #0x7
  4048ec:	b.cs	404e24 <ferror@plt+0xe44>  // b.hs, b.nlast
  4048f0:	adrp	x9, 43c000 <ferror@plt+0x38020>
  4048f4:	ldr	x2, [x22]
  4048f8:	add	x9, x9, #0x280
  4048fc:	ldr	x1, [x19]
  404900:	ldr	x4, [x21, #16]
  404904:	ldr	x3, [x9, x8, lsl #3]
  404908:	ldr	x6, [x22, #16]
  40490c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404910:	add	x0, x0, #0x82c
  404914:	mov	x5, x2
  404918:	bl	407818 <ferror@plt+0x3838>
  40491c:	ldr	x2, [x22, #32]
  404920:	cbz	x2, 404934 <ferror@plt+0x954>
  404924:	ldr	x1, [x22, #8]
  404928:	adrp	x0, 43c000 <ferror@plt+0x38020>
  40492c:	add	x0, x0, #0x866
  404930:	bl	407818 <ferror@plt+0x3838>
  404934:	mov	w0, #0x1                   	// #1
  404938:	bl	403540 <exit@plt>
  40493c:	ldr	x22, [x22, #8]
  404940:	cbz	x22, 4049d8 <ferror@plt+0x9f8>
  404944:	cbz	x21, 40493c <ferror@plt+0x95c>
  404948:	ldr	x24, [x22]
  40494c:	mov	x25, x21
  404950:	b	40495c <ferror@plt+0x97c>
  404954:	ldr	x25, [x25, #8]
  404958:	cbz	x25, 40493c <ferror@plt+0x95c>
  40495c:	ldr	x23, [x25]
  404960:	ldr	x1, [x24]
  404964:	ldr	x0, [x23]
  404968:	bl	403b30 <strcmp@plt>
  40496c:	cbnz	w0, 404954 <ferror@plt+0x974>
  404970:	ldr	w0, [x23, #8]
  404974:	ldr	x1, [x24, #16]
  404978:	ldr	x2, [x23, #16]
  40497c:	bl	405818 <ferror@plt+0x1838>
  404980:	cbz	w0, 404954 <ferror@plt+0x974>
  404984:	ldr	w0, [x23, #8]
  404988:	ldr	x19, [x24, #16]
  40498c:	ldr	x20, [x24]
  404990:	ldr	x21, [x23]
  404994:	bl	40590c <ferror@plt+0x192c>
  404998:	ldp	x9, x8, [x23, #16]
  40499c:	mov	x4, x0
  4049a0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4049a4:	add	x0, x0, #0x88d
  4049a8:	ldr	x6, [x8]
  4049ac:	ldr	x7, [x8, #16]
  4049b0:	adrp	x8, 43c000 <ferror@plt+0x38020>
  4049b4:	add	x8, x8, #0x425
  4049b8:	cmp	x9, #0x0
  4049bc:	csel	x5, x8, x9, eq  // eq = none
  4049c0:	mov	x1, x19
  4049c4:	mov	x2, x20
  4049c8:	mov	x3, x21
  4049cc:	bl	407818 <ferror@plt+0x3838>
  4049d0:	mov	w0, #0x1                   	// #1
  4049d4:	bl	403540 <exit@plt>
  4049d8:	mov	x0, x20
  4049dc:	bl	40d184 <ferror@plt+0x91a4>
  4049e0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4049e4:	add	x0, x0, #0x8d3
  4049e8:	bl	408dfc <ferror@plt+0x4e1c>
  4049ec:	adrp	x8, 43c000 <ferror@plt+0x38020>
  4049f0:	add	x8, x8, #0x8f2
  4049f4:	cmp	x0, #0x0
  4049f8:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4049fc:	csel	x0, x8, x0, eq  // eq = none
  404a00:	add	x1, x1, #0xf5d
  404a04:	mov	w2, wzr
  404a08:	bl	420ee0 <ferror@plt+0x1cf00>
  404a0c:	ldr	x8, [x0]
  404a10:	mov	x20, x0
  404a14:	cbz	x8, 404a60 <ferror@plt+0xa80>
  404a18:	mov	x21, xzr
  404a1c:	add	x22, x20, #0x8
  404a20:	mov	x0, x8
  404a24:	bl	41f868 <ferror@plt+0x1b888>
  404a28:	mov	x1, x0
  404a2c:	mov	x0, x21
  404a30:	bl	40d230 <ferror@plt+0x9250>
  404a34:	ldr	x8, [x22], #8
  404a38:	mov	x21, x0
  404a3c:	cbnz	x8, 404a20 <ferror@plt+0xa40>
  404a40:	b	404a64 <ferror@plt+0xa84>
  404a44:	mov	x0, x23
  404a48:	bl	414260 <ferror@plt+0x10280>
  404a4c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404a50:	add	x0, x0, #0x69e
  404a54:	mov	x1, x23
  404a58:	bl	407734 <ferror@plt+0x3754>
  404a5c:	b	404618 <ferror@plt+0x638>
  404a60:	mov	x21, xzr
  404a64:	mov	x0, x20
  404a68:	bl	4212b0 <ferror@plt+0x1d2d0>
  404a6c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404a70:	add	x0, x0, #0xa1c
  404a74:	bl	408dfc <ferror@plt+0x4e1c>
  404a78:	cbz	x0, 404ac4 <ferror@plt+0xae4>
  404a7c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  404a80:	add	x1, x1, #0xf5d
  404a84:	mov	w2, wzr
  404a88:	bl	420ee0 <ferror@plt+0x1cf00>
  404a8c:	ldr	x8, [x0]
  404a90:	mov	x20, x0
  404a94:	cbz	x8, 404abc <ferror@plt+0xadc>
  404a98:	add	x22, x20, #0x8
  404a9c:	mov	x0, x8
  404aa0:	bl	41f868 <ferror@plt+0x1b888>
  404aa4:	mov	x1, x0
  404aa8:	mov	x0, x21
  404aac:	bl	40d230 <ferror@plt+0x9250>
  404ab0:	ldr	x8, [x22], #8
  404ab4:	mov	x21, x0
  404ab8:	cbnz	x8, 404a9c <ferror@plt+0xabc>
  404abc:	mov	x0, x20
  404ac0:	bl	4212b0 <ferror@plt+0x1d2d0>
  404ac4:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404ac8:	add	x0, x0, #0xa22
  404acc:	bl	408dfc <ferror@plt+0x4e1c>
  404ad0:	cbz	x0, 404b1c <ferror@plt+0xb3c>
  404ad4:	adrp	x1, 440000 <ferror@plt+0x3c020>
  404ad8:	add	x1, x1, #0xf5d
  404adc:	mov	w2, wzr
  404ae0:	bl	420ee0 <ferror@plt+0x1cf00>
  404ae4:	ldr	x8, [x0]
  404ae8:	mov	x20, x0
  404aec:	cbz	x8, 404b14 <ferror@plt+0xb34>
  404af0:	add	x22, x20, #0x8
  404af4:	mov	x0, x8
  404af8:	bl	41f868 <ferror@plt+0x1b888>
  404afc:	mov	x1, x0
  404b00:	mov	x0, x21
  404b04:	bl	40d230 <ferror@plt+0x9250>
  404b08:	ldr	x8, [x22], #8
  404b0c:	mov	x21, x0
  404b10:	cbnz	x8, 404af4 <ferror@plt+0xb14>
  404b14:	mov	x0, x20
  404b18:	bl	4212b0 <ferror@plt+0x1d2d0>
  404b1c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404b20:	add	x0, x0, #0xa31
  404b24:	bl	408dfc <ferror@plt+0x4e1c>
  404b28:	cbz	x0, 404b74 <ferror@plt+0xb94>
  404b2c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  404b30:	add	x1, x1, #0xf5d
  404b34:	mov	w2, wzr
  404b38:	bl	420ee0 <ferror@plt+0x1cf00>
  404b3c:	ldr	x8, [x0]
  404b40:	mov	x20, x0
  404b44:	cbz	x8, 404b6c <ferror@plt+0xb8c>
  404b48:	add	x22, x20, #0x8
  404b4c:	mov	x0, x8
  404b50:	bl	41f868 <ferror@plt+0x1b888>
  404b54:	mov	x1, x0
  404b58:	mov	x0, x21
  404b5c:	bl	40d230 <ferror@plt+0x9250>
  404b60:	ldr	x8, [x22], #8
  404b64:	mov	x21, x0
  404b68:	cbnz	x8, 404b4c <ferror@plt+0xb6c>
  404b6c:	mov	x0, x20
  404b70:	bl	4212b0 <ferror@plt+0x1d2d0>
  404b74:	ldr	x28, [x19, #88]
  404b78:	cbz	x28, 404c6c <ferror@plt+0xc8c>
  404b7c:	adrp	x20, 43d000 <ferror@plt+0x39020>
  404b80:	adrp	x22, 43c000 <ferror@plt+0x38020>
  404b84:	adrp	x23, 43c000 <ferror@plt+0x38020>
  404b88:	mov	w27, wzr
  404b8c:	add	x20, x20, #0xa7a
  404b90:	add	x22, x22, #0x903
  404b94:	add	x23, x23, #0x920
  404b98:	b	404bc8 <ferror@plt+0xbe8>
  404b9c:	ldr	x1, [x24, #8]
  404ba0:	ldr	x2, [x19]
  404ba4:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404ba8:	add	x0, x0, #0x93f
  404bac:	bl	407734 <ferror@plt+0x3754>
  404bb0:	add	w27, w27, #0x1
  404bb4:	str	xzr, [x28]
  404bb8:	adrp	x20, 43d000 <ferror@plt+0x39020>
  404bbc:	add	x20, x20, #0xa7a
  404bc0:	ldr	x28, [x28, #8]
  404bc4:	cbz	x28, 404c50 <ferror@plt+0xc70>
  404bc8:	ldr	x24, [x28]
  404bcc:	ldrb	w8, [x24]
  404bd0:	tbz	w8, #3, 404bc0 <ferror@plt+0xbe0>
  404bd4:	ldr	x26, [x24, #8]
  404bd8:	mov	w2, #0x2                   	// #2
  404bdc:	mov	x1, x20
  404be0:	mov	x0, x26
  404be4:	bl	403880 <strncmp@plt>
  404be8:	mov	w25, #0x2                   	// #2
  404bec:	cbz	w0, 404c0c <ferror@plt+0xc2c>
  404bf0:	adrp	x1, 43c000 <ferror@plt+0x38020>
  404bf4:	mov	w2, #0x3                   	// #3
  404bf8:	mov	x0, x26
  404bfc:	add	x1, x1, #0x8ff
  404c00:	bl	403880 <strncmp@plt>
  404c04:	mov	w25, #0x3                   	// #3
  404c08:	cbnz	w0, 404bc0 <ferror@plt+0xbe0>
  404c0c:	cbz	x21, 404bc0 <ferror@plt+0xbe0>
  404c10:	mov	x20, x21
  404c14:	ldr	x0, [x20]
  404c18:	add	x1, x26, x25
  404c1c:	bl	403b30 <strcmp@plt>
  404c20:	cbnz	w0, 404c40 <ferror@plt+0xc60>
  404c24:	ldr	x1, [x19]
  404c28:	mov	x0, x22
  404c2c:	mov	x2, x26
  404c30:	bl	407734 <ferror@plt+0x3754>
  404c34:	mov	x0, x23
  404c38:	bl	408dfc <ferror@plt+0x4e1c>
  404c3c:	cbz	x0, 404b9c <ferror@plt+0xbbc>
  404c40:	ldr	x20, [x20, #8]
  404c44:	cbz	x20, 404bb8 <ferror@plt+0xbd8>
  404c48:	ldr	x26, [x24, #8]
  404c4c:	b	404c14 <ferror@plt+0xc34>
  404c50:	cbz	w27, 404c6c <ferror@plt+0xc8c>
  404c54:	ldr	x0, [x19, #88]
  404c58:	mov	x1, xzr
  404c5c:	bl	40d52c <ferror@plt+0x954c>
  404c60:	subs	w27, w27, #0x1
  404c64:	str	x0, [x19, #88]
  404c68:	b.ne	404c58 <ferror@plt+0xc78>  // b.any
  404c6c:	adrp	x1, 414000 <ferror@plt+0x10020>
  404c70:	add	x1, x1, #0x260
  404c74:	mov	x0, x21
  404c78:	mov	x2, xzr
  404c7c:	bl	40d1f0 <ferror@plt+0x9210>
  404c80:	mov	x0, x21
  404c84:	bl	40d184 <ferror@plt+0x91a4>
  404c88:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404c8c:	add	x0, x0, #0x95f
  404c90:	bl	408dfc <ferror@plt+0x4e1c>
  404c94:	adrp	x8, 43c000 <ferror@plt+0x38020>
  404c98:	add	x8, x8, #0x97e
  404c9c:	cmp	x0, #0x0
  404ca0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  404ca4:	csel	x0, x8, x0, eq  // eq = none
  404ca8:	add	x1, x1, #0xf5d
  404cac:	mov	w2, wzr
  404cb0:	bl	420ee0 <ferror@plt+0x1cf00>
  404cb4:	ldr	x8, [x0]
  404cb8:	mov	x21, x0
  404cbc:	cbz	x8, 404cec <ferror@plt+0xd0c>
  404cc0:	mov	x23, xzr
  404cc4:	add	x20, x21, #0x8
  404cc8:	mov	x0, x8
  404ccc:	bl	41f868 <ferror@plt+0x1b888>
  404cd0:	mov	x1, x0
  404cd4:	mov	x0, x23
  404cd8:	bl	40d230 <ferror@plt+0x9250>
  404cdc:	ldr	x8, [x20], #8
  404ce0:	mov	x23, x0
  404ce4:	cbnz	x8, 404cc8 <ferror@plt+0xce8>
  404ce8:	b	404cf0 <ferror@plt+0xd10>
  404cec:	mov	x23, xzr
  404cf0:	mov	x0, x21
  404cf4:	bl	4212b0 <ferror@plt+0x1d2d0>
  404cf8:	ldr	x24, [x19, #80]
  404cfc:	cbz	x24, 404dfc <ferror@plt+0xe1c>
  404d00:	adrp	x21, 43c000 <ferror@plt+0x38020>
  404d04:	adrp	x25, 43d000 <ferror@plt+0x39020>
  404d08:	mov	w28, wzr
  404d0c:	add	x21, x21, #0x98c
  404d10:	add	x25, x25, #0xa61
  404d14:	b	404d3c <ferror@plt+0xd5c>
  404d18:	str	xzr, [x24]
  404d1c:	ldr	x2, [x19]
  404d20:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404d24:	add	x0, x0, #0x9cb
  404d28:	mov	x1, x26
  404d2c:	add	w28, w28, #0x1
  404d30:	bl	407734 <ferror@plt+0x3754>
  404d34:	ldr	x24, [x24, #8]
  404d38:	cbz	x24, 404dd4 <ferror@plt+0xdf4>
  404d3c:	cbz	x23, 404d34 <ferror@plt+0xd54>
  404d40:	ldr	x22, [x24]
  404d44:	ldrb	w8, [x22]
  404d48:	tbz	w8, #1, 404d34 <ferror@plt+0xd54>
  404d4c:	mov	x20, x23
  404d50:	b	404d80 <ferror@plt+0xda0>
  404d54:	ldr	x1, [x19]
  404d58:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404d5c:	add	x0, x0, #0x990
  404d60:	mov	x2, x26
  404d64:	bl	407734 <ferror@plt+0x3754>
  404d68:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404d6c:	add	x0, x0, #0x9ae
  404d70:	bl	408dfc <ferror@plt+0x4e1c>
  404d74:	cbz	x0, 404d18 <ferror@plt+0xd38>
  404d78:	ldr	x20, [x20, #8]
  404d7c:	cbz	x20, 404d34 <ferror@plt+0xd54>
  404d80:	ldr	x27, [x22, #8]
  404d84:	ldr	x26, [x20]
  404d88:	mov	w2, #0x3                   	// #3
  404d8c:	mov	x1, x21
  404d90:	mov	x0, x27
  404d94:	bl	403880 <strncmp@plt>
  404d98:	cbnz	w0, 404dac <ferror@plt+0xdcc>
  404d9c:	add	x0, x27, #0x3
  404da0:	mov	x1, x26
  404da4:	bl	403b30 <strcmp@plt>
  404da8:	cbz	w0, 404d54 <ferror@plt+0xd74>
  404dac:	mov	w2, #0x2                   	// #2
  404db0:	mov	x0, x27
  404db4:	mov	x1, x25
  404db8:	bl	403880 <strncmp@plt>
  404dbc:	cbnz	w0, 404d78 <ferror@plt+0xd98>
  404dc0:	add	x0, x27, #0x2
  404dc4:	mov	x1, x26
  404dc8:	bl	403b30 <strcmp@plt>
  404dcc:	cbnz	w0, 404d78 <ferror@plt+0xd98>
  404dd0:	b	404d54 <ferror@plt+0xd74>
  404dd4:	mov	x0, x23
  404dd8:	bl	40d184 <ferror@plt+0x91a4>
  404ddc:	cbz	w28, 404618 <ferror@plt+0x638>
  404de0:	ldr	x0, [x19, #80]
  404de4:	mov	x1, xzr
  404de8:	bl	40d52c <ferror@plt+0x954c>
  404dec:	subs	w28, w28, #0x1
  404df0:	str	x0, [x19, #80]
  404df4:	b.ne	404de4 <ferror@plt+0xe04>  // b.any
  404df8:	b	404618 <ferror@plt+0x638>
  404dfc:	mov	x0, x23
  404e00:	bl	40d184 <ferror@plt+0x91a4>
  404e04:	b	404618 <ferror@plt+0x638>
  404e08:	ldr	x1, [x24]
  404e0c:	ldr	x2, [x19]
  404e10:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404e14:	add	x0, x0, #0x71d
  404e18:	bl	407818 <ferror@plt+0x3838>
  404e1c:	mov	w0, #0x1                   	// #1
  404e20:	bl	403540 <exit@plt>
  404e24:	adrp	x1, 43c000 <ferror@plt+0x38020>
  404e28:	adrp	x3, 43c000 <ferror@plt+0x38020>
  404e2c:	add	x1, x1, #0x407
  404e30:	add	x3, x3, #0x42b
  404e34:	mov	w2, #0x484                 	// #1156
  404e38:	mov	x0, xzr
  404e3c:	mov	x4, xzr
  404e40:	bl	426194 <ferror@plt+0x221b4>
  404e44:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  404e48:	ldr	x3, [x8, #2296]
  404e4c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404e50:	add	x0, x0, #0x775
  404e54:	mov	w1, #0x49                  	// #73
  404e58:	mov	w2, #0x1                   	// #1
  404e5c:	bl	403ce0 <fwrite@plt>
  404e60:	mov	w0, #0x1                   	// #1
  404e64:	bl	403540 <exit@plt>
  404e68:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404e6c:	add	x0, x0, #0x7bf
  404e70:	b	404e88 <ferror@plt+0xea8>
  404e74:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404e78:	add	x0, x0, #0x7e0
  404e7c:	b	404e88 <ferror@plt+0xea8>
  404e80:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404e84:	add	x0, x0, #0x804
  404e88:	bl	407818 <ferror@plt+0x3838>
  404e8c:	mov	w0, #0x1                   	// #1
  404e90:	bl	403540 <exit@plt>
  404e94:	mov	w1, wzr
  404e98:	b	40442c <ferror@plt+0x44c>
  404e9c:	stp	x29, x30, [sp, #-64]!
  404ea0:	stp	x20, x19, [sp, #48]
  404ea4:	mov	x20, x0
  404ea8:	mov	x0, xzr
  404eac:	str	x23, [sp, #16]
  404eb0:	stp	x22, x21, [sp, #32]
  404eb4:	mov	x29, sp
  404eb8:	mov	w21, w1
  404ebc:	bl	421e10 <ferror@plt+0x1de30>
  404ec0:	mov	x19, x0
  404ec4:	and	w22, w21, #0xff
  404ec8:	tbnz	w21, #4, 404fb8 <ferror@plt+0xfd8>
  404ecc:	tbnz	w22, #3, 404ff8 <ferror@plt+0x1018>
  404ed0:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  404ed4:	tbz	w22, #1, 404f1c <ferror@plt+0xf3c>
  404ed8:	ldr	w8, [x23, #1468]
  404edc:	mov	w1, #0x2                   	// #2
  404ee0:	mov	w2, #0x1                   	// #1
  404ee4:	mov	x0, x20
  404ee8:	cmp	w8, #0x0
  404eec:	cset	w3, eq  // eq = none
  404ef0:	bl	405040 <ferror@plt+0x1060>
  404ef4:	mov	x21, x0
  404ef8:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404efc:	add	x0, x0, #0x322
  404f00:	mov	x1, x21
  404f04:	bl	407734 <ferror@plt+0x3754>
  404f08:	mov	x0, x19
  404f0c:	mov	x1, x21
  404f10:	bl	422284 <ferror@plt+0x1e2a4>
  404f14:	mov	x0, x21
  404f18:	bl	414260 <ferror@plt+0x10280>
  404f1c:	mov	w8, #0x5                   	// #5
  404f20:	ands	w1, w22, w8
  404f24:	b.eq	404f68 <ferror@plt+0xf88>  // b.none
  404f28:	ldr	w8, [x23, #1468]
  404f2c:	mov	x0, x20
  404f30:	mov	w2, wzr
  404f34:	cmp	w8, #0x0
  404f38:	cset	w3, eq  // eq = none
  404f3c:	bl	405040 <ferror@plt+0x1060>
  404f40:	mov	x20, x0
  404f44:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404f48:	add	x0, x0, #0x33d
  404f4c:	mov	x1, x20
  404f50:	bl	407734 <ferror@plt+0x3754>
  404f54:	mov	x0, x19
  404f58:	mov	x1, x20
  404f5c:	bl	422284 <ferror@plt+0x1e2a4>
  404f60:	mov	x0, x20
  404f64:	bl	414260 <ferror@plt+0x10280>
  404f68:	ldr	x8, [x19, #8]
  404f6c:	cbz	x8, 404f8c <ferror@plt+0xfac>
  404f70:	ldr	x9, [x19]
  404f74:	sub	x1, x8, #0x1
  404f78:	ldrb	w8, [x9, x1]
  404f7c:	cmp	w8, #0x20
  404f80:	b.ne	404f8c <ferror@plt+0xfac>  // b.any
  404f84:	mov	x0, x19
  404f88:	bl	42222c <ferror@plt+0x1e24c>
  404f8c:	ldr	x1, [x19]
  404f90:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404f94:	add	x0, x0, #0x365
  404f98:	bl	407734 <ferror@plt+0x3754>
  404f9c:	mov	x0, x19
  404fa0:	ldp	x20, x19, [sp, #48]
  404fa4:	ldp	x22, x21, [sp, #32]
  404fa8:	ldr	x23, [sp, #16]
  404fac:	mov	w1, wzr
  404fb0:	ldp	x29, x30, [sp], #64
  404fb4:	b	422054 <ferror@plt+0x1e074>
  404fb8:	mov	w1, #0x10                  	// #16
  404fbc:	mov	w3, #0x1                   	// #1
  404fc0:	mov	x0, x20
  404fc4:	mov	w2, wzr
  404fc8:	bl	405040 <ferror@plt+0x1060>
  404fcc:	mov	x21, x0
  404fd0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  404fd4:	add	x0, x0, #0x2e4
  404fd8:	mov	x1, x21
  404fdc:	bl	407734 <ferror@plt+0x3754>
  404fe0:	mov	x0, x19
  404fe4:	mov	x1, x21
  404fe8:	bl	422284 <ferror@plt+0x1e2a4>
  404fec:	mov	x0, x21
  404ff0:	bl	414260 <ferror@plt+0x10280>
  404ff4:	tbz	w22, #3, 404ed0 <ferror@plt+0xef0>
  404ff8:	mov	w1, #0x8                   	// #8
  404ffc:	mov	w2, #0x1                   	// #1
  405000:	mov	w3, #0x1                   	// #1
  405004:	mov	x0, x20
  405008:	bl	405040 <ferror@plt+0x1060>
  40500c:	mov	x21, x0
  405010:	adrp	x0, 43c000 <ferror@plt+0x38020>
  405014:	add	x0, x0, #0x305
  405018:	mov	x1, x21
  40501c:	bl	407734 <ferror@plt+0x3754>
  405020:	mov	x0, x19
  405024:	mov	x1, x21
  405028:	bl	422284 <ferror@plt+0x1e2a4>
  40502c:	mov	x0, x21
  405030:	bl	414260 <ferror@plt+0x10280>
  405034:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  405038:	tbnz	w22, #1, 404ed8 <ferror@plt+0xef8>
  40503c:	b	404f1c <ferror@plt+0xf3c>
  405040:	sub	sp, sp, #0x70
  405044:	stp	x24, x23, [sp, #64]
  405048:	stp	x20, x19, [sp, #96]
  40504c:	mov	w20, w1
  405050:	mov	x23, x0
  405054:	adrp	x0, 40d000 <ferror@plt+0x9020>
  405058:	adrp	x1, 40d000 <ferror@plt+0x9020>
  40505c:	add	x0, x0, #0xec
  405060:	add	x1, x1, #0xd0
  405064:	stp	x29, x30, [sp, #16]
  405068:	stp	x28, x27, [sp, #32]
  40506c:	stp	x26, x25, [sp, #48]
  405070:	stp	x22, x21, [sp, #80]
  405074:	add	x29, sp, #0x10
  405078:	mov	w21, w3
  40507c:	mov	w19, w2
  405080:	str	xzr, [sp, #8]
  405084:	bl	40b878 <ferror@plt+0x7898>
  405088:	mov	x22, x0
  40508c:	mov	x0, x23
  405090:	bl	40d288 <ferror@plt+0x92a8>
  405094:	cbz	x0, 4050c0 <ferror@plt+0x10e0>
  405098:	mov	x23, x0
  40509c:	ldr	x0, [x23]
  4050a0:	add	x3, sp, #0x8
  4050a4:	mov	w1, w21
  4050a8:	mov	x2, x22
  4050ac:	bl	405a88 <ferror@plt+0x1aa8>
  4050b0:	ldr	x23, [x23, #16]
  4050b4:	cbnz	x23, 40509c <ferror@plt+0x10bc>
  4050b8:	ldr	x21, [sp, #8]
  4050bc:	b	4050c4 <ferror@plt+0x10e4>
  4050c0:	mov	x21, xzr
  4050c4:	mov	x0, x22
  4050c8:	bl	40bff8 <ferror@plt+0x8018>
  4050cc:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4050d0:	adrp	x1, 43c000 <ferror@plt+0x38020>
  4050d4:	add	x0, x0, #0xa61
  4050d8:	add	x1, x1, #0xa42
  4050dc:	bl	407734 <ferror@plt+0x3754>
  4050e0:	cbz	x21, 405108 <ferror@plt+0x1128>
  4050e4:	adrp	x22, 444000 <ferror@plt+0x40020>
  4050e8:	add	x22, x22, #0xf94
  4050ec:	mov	x23, x21
  4050f0:	ldr	x8, [x23]
  4050f4:	mov	x0, x22
  4050f8:	ldr	x1, [x8]
  4050fc:	bl	407734 <ferror@plt+0x3754>
  405100:	ldr	x23, [x23, #8]
  405104:	cbnz	x23, 4050f0 <ferror@plt+0x1110>
  405108:	adrp	x0, 441000 <ferror@plt+0x3d020>
  40510c:	add	x0, x0, #0x4d0
  405110:	bl	407734 <ferror@plt+0x3754>
  405114:	cbz	w19, 4051c0 <ferror@plt+0x11e0>
  405118:	adrp	x0, 43c000 <ferror@plt+0x38020>
  40511c:	adrp	x1, 43c000 <ferror@plt+0x38020>
  405120:	add	x0, x0, #0xa61
  405124:	add	x1, x1, #0xa4f
  405128:	bl	407734 <ferror@plt+0x3754>
  40512c:	cbz	x21, 405154 <ferror@plt+0x1174>
  405130:	adrp	x19, 444000 <ferror@plt+0x40020>
  405134:	add	x19, x19, #0xf94
  405138:	mov	x22, x21
  40513c:	ldr	x8, [x22]
  405140:	mov	x0, x19
  405144:	ldr	x1, [x8]
  405148:	bl	407734 <ferror@plt+0x3754>
  40514c:	ldr	x22, [x22, #8]
  405150:	cbnz	x22, 40513c <ferror@plt+0x115c>
  405154:	adrp	x0, 441000 <ferror@plt+0x3d020>
  405158:	add	x0, x0, #0x4d0
  40515c:	bl	407734 <ferror@plt+0x3754>
  405160:	adrp	x1, 405000 <ferror@plt+0x1020>
  405164:	add	x1, x1, #0xb54
  405168:	mov	x0, x21
  40516c:	bl	40dbbc <ferror@plt+0x9bdc>
  405170:	mov	x21, x0
  405174:	str	x0, [sp, #8]
  405178:	adrp	x0, 43c000 <ferror@plt+0x38020>
  40517c:	adrp	x1, 43c000 <ferror@plt+0x38020>
  405180:	add	x0, x0, #0xa61
  405184:	add	x1, x1, #0xa58
  405188:	bl	407734 <ferror@plt+0x3754>
  40518c:	cbz	x21, 4051b4 <ferror@plt+0x11d4>
  405190:	adrp	x19, 444000 <ferror@plt+0x40020>
  405194:	add	x19, x19, #0xf94
  405198:	mov	x22, x21
  40519c:	ldr	x8, [x22]
  4051a0:	mov	x0, x19
  4051a4:	ldr	x1, [x8]
  4051a8:	bl	407734 <ferror@plt+0x3754>
  4051ac:	ldr	x22, [x22, #8]
  4051b0:	cbnz	x22, 40519c <ferror@plt+0x11bc>
  4051b4:	adrp	x0, 441000 <ferror@plt+0x3d020>
  4051b8:	add	x0, x0, #0x4d0
  4051bc:	bl	407734 <ferror@plt+0x3754>
  4051c0:	cbz	x21, 405254 <ferror@plt+0x1274>
  4051c4:	mov	x22, xzr
  4051c8:	mov	x19, xzr
  4051cc:	and	w23, w20, #0x7
  4051d0:	mov	w24, #0x50                  	// #80
  4051d4:	mov	w25, #0x58                  	// #88
  4051d8:	mov	x26, x21
  4051dc:	b	4051e8 <ferror@plt+0x1208>
  4051e0:	ldr	x26, [x26, #8]
  4051e4:	cbz	x26, 405258 <ferror@plt+0x1278>
  4051e8:	ldr	x8, [x26]
  4051ec:	cmp	w23, #0x0
  4051f0:	csel	x9, x25, x24, eq  // eq = none
  4051f4:	ldr	x27, [x8, x9]
  4051f8:	cbnz	x27, 405218 <ferror@plt+0x1238>
  4051fc:	b	4051e0 <ferror@plt+0x1200>
  405200:	mov	x0, xzr
  405204:	bl	40d2a8 <ferror@plt+0x92c8>
  405208:	mov	x19, x0
  40520c:	mov	x22, x0
  405210:	ldr	x27, [x27, #8]
  405214:	cbz	x27, 4051e0 <ferror@plt+0x1200>
  405218:	ldr	x1, [x27]
  40521c:	ldrb	w8, [x1]
  405220:	tst	w20, w8
  405224:	b.eq	405210 <ferror@plt+0x1230>  // b.none
  405228:	cbz	x22, 405200 <ferror@plt+0x1220>
  40522c:	mov	x0, x22
  405230:	bl	40d230 <ferror@plt+0x9250>
  405234:	cbz	x0, 40524c <ferror@plt+0x126c>
  405238:	ldr	x1, [x27]
  40523c:	mov	x0, x22
  405240:	bl	40d230 <ferror@plt+0x9250>
  405244:	ldr	x22, [x0, #8]
  405248:	b	405210 <ferror@plt+0x1230>
  40524c:	mov	x22, xzr
  405250:	b	405210 <ferror@plt+0x1230>
  405254:	mov	x19, xzr
  405258:	mov	x0, x21
  40525c:	bl	40d184 <ferror@plt+0x91a4>
  405260:	cbz	x19, 4052ec <ferror@plt+0x130c>
  405264:	ldr	x21, [x19, #8]
  405268:	cbz	x21, 405300 <ferror@plt+0x1320>
  40526c:	adrp	x20, 43c000 <ferror@plt+0x38020>
  405270:	add	x20, x20, #0xa66
  405274:	b	405280 <ferror@plt+0x12a0>
  405278:	ldr	x21, [x21, #8]
  40527c:	cbz	x21, 4052d4 <ferror@plt+0x12f4>
  405280:	ldr	x8, [x21, #16]
  405284:	ldr	x22, [x21]
  405288:	ldr	x8, [x8]
  40528c:	ldrb	w9, [x22]
  405290:	ldrb	w10, [x8]
  405294:	cmp	w9, w10
  405298:	b.ne	405278 <ferror@plt+0x1298>  // b.any
  40529c:	ldr	x0, [x22, #8]
  4052a0:	ldr	x1, [x8, #8]
  4052a4:	bl	4255dc <ferror@plt+0x215fc>
  4052a8:	cbnz	w0, 405278 <ferror@plt+0x1298>
  4052ac:	ldr	x1, [x22, #8]
  4052b0:	mov	x0, x20
  4052b4:	bl	407734 <ferror@plt+0x3754>
  4052b8:	ldr	x22, [x21, #16]
  4052bc:	mov	x0, x19
  4052c0:	mov	x1, x21
  4052c4:	bl	40d668 <ferror@plt+0x9688>
  4052c8:	mov	x19, x0
  4052cc:	mov	x21, x22
  4052d0:	cbnz	x22, 405278 <ferror@plt+0x1298>
  4052d4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4052d8:	add	x0, x0, #0x4cf
  4052dc:	bl	421e10 <ferror@plt+0x1de30>
  4052e0:	mov	x20, x0
  4052e4:	cbnz	x19, 405310 <ferror@plt+0x1330>
  4052e8:	b	405484 <ferror@plt+0x14a4>
  4052ec:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4052f0:	add	x0, x0, #0x4cf
  4052f4:	bl	421e10 <ferror@plt+0x1de30>
  4052f8:	mov	x20, x0
  4052fc:	b	405484 <ferror@plt+0x14a4>
  405300:	adrp	x0, 47d000 <ferror@plt+0x79020>
  405304:	add	x0, x0, #0x4cf
  405308:	bl	421e10 <ferror@plt+0x1de30>
  40530c:	mov	x20, x0
  405310:	adrp	x21, 43d000 <ferror@plt+0x39020>
  405314:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  405318:	mov	w25, #0x20                  	// #32
  40531c:	mov	w26, #0xa                   	// #10
  405320:	mov	w27, #0x2d                  	// #45
  405324:	add	x21, x21, #0xa7a
  405328:	mov	x28, x19
  40532c:	b	405348 <ferror@plt+0x1368>
  405330:	mov	x1, #0xffffffffffffffff    	// #-1
  405334:	mov	w2, #0x20                  	// #32
  405338:	mov	x0, x20
  40533c:	bl	4229d8 <ferror@plt+0x1e9f8>
  405340:	ldr	x28, [x28, #8]
  405344:	cbz	x28, 405484 <ferror@plt+0x14a4>
  405348:	ldr	x8, [x28]
  40534c:	ldr	x9, [x24, #2368]
  405350:	ldr	x22, [x8, #8]
  405354:	cbz	x9, 4053c4 <ferror@plt+0x13e4>
  405358:	ldrb	w8, [x8]
  40535c:	tst	w8, w26
  405360:	b.eq	4053c4 <ferror@plt+0x13e4>  // b.none
  405364:	tbz	w8, #3, 4053d0 <ferror@plt+0x13f0>
  405368:	mov	w2, #0x2                   	// #2
  40536c:	mov	x0, x22
  405370:	mov	x1, x21
  405374:	bl	403880 <strncmp@plt>
  405378:	cbz	w0, 4053d0 <ferror@plt+0x13f0>
  40537c:	mov	w1, #0x20                  	// #32
  405380:	mov	x0, x22
  405384:	bl	403ca0 <strchr@plt>
  405388:	cbz	x0, 4054c0 <ferror@plt+0x14e0>
  40538c:	mov	x23, x0
  405390:	ldrb	w8, [x23, #1]!
  405394:	cbz	w8, 4054c0 <ferror@plt+0x14e0>
  405398:	sub	x8, x0, x22
  40539c:	add	x2, x8, #0x1
  4053a0:	mov	x0, x20
  4053a4:	mov	x1, x22
  4053a8:	bl	421f20 <ferror@plt+0x1df40>
  4053ac:	ldr	x1, [x24, #2368]
  4053b0:	mov	x0, x20
  4053b4:	bl	422284 <ferror@plt+0x1e2a4>
  4053b8:	mov	x0, x20
  4053bc:	mov	x1, x23
  4053c0:	b	405454 <ferror@plt+0x1474>
  4053c4:	mov	x0, x20
  4053c8:	mov	x1, x22
  4053cc:	b	405454 <ferror@plt+0x1474>
  4053d0:	ldp	x8, x10, [x20, #8]
  4053d4:	add	x9, x8, #0x1
  4053d8:	cmp	x9, x10
  4053dc:	b.cs	4053f8 <ferror@plt+0x1418>  // b.hs, b.nlast
  4053e0:	ldr	x10, [x20]
  4053e4:	str	x9, [x20, #8]
  4053e8:	strb	w27, [x10, x8]
  4053ec:	ldp	x8, x9, [x20]
  4053f0:	strb	wzr, [x8, x9]
  4053f4:	b	405408 <ferror@plt+0x1428>
  4053f8:	mov	x1, #0xffffffffffffffff    	// #-1
  4053fc:	mov	w2, #0x2d                  	// #45
  405400:	mov	x0, x20
  405404:	bl	4229d8 <ferror@plt+0x1e9f8>
  405408:	ldp	x8, x10, [x20, #8]
  40540c:	ldrb	w2, [x22, #1]
  405410:	add	x9, x8, #0x1
  405414:	cmp	x9, x10
  405418:	b.cs	405434 <ferror@plt+0x1454>  // b.hs, b.nlast
  40541c:	ldr	x10, [x20]
  405420:	str	x9, [x20, #8]
  405424:	strb	w2, [x10, x8]
  405428:	ldp	x8, x9, [x20]
  40542c:	strb	wzr, [x8, x9]
  405430:	b	405440 <ferror@plt+0x1460>
  405434:	mov	x1, #0xffffffffffffffff    	// #-1
  405438:	mov	x0, x20
  40543c:	bl	4229d8 <ferror@plt+0x1e9f8>
  405440:	ldr	x1, [x24, #2368]
  405444:	mov	x0, x20
  405448:	bl	422284 <ferror@plt+0x1e2a4>
  40544c:	add	x1, x22, #0x2
  405450:	mov	x0, x20
  405454:	bl	422284 <ferror@plt+0x1e2a4>
  405458:	ldp	x8, x10, [x20, #8]
  40545c:	add	x9, x8, #0x1
  405460:	cmp	x9, x10
  405464:	b.cs	405330 <ferror@plt+0x1350>  // b.hs, b.nlast
  405468:	ldr	x10, [x20]
  40546c:	str	x9, [x20, #8]
  405470:	strb	w25, [x10, x8]
  405474:	ldp	x8, x9, [x20]
  405478:	strb	wzr, [x8, x9]
  40547c:	ldr	x28, [x28, #8]
  405480:	cbnz	x28, 405348 <ferror@plt+0x1368>
  405484:	ldr	x21, [x20]
  405488:	mov	x0, x20
  40548c:	mov	w1, wzr
  405490:	bl	422054 <ferror@plt+0x1e074>
  405494:	mov	x0, x19
  405498:	bl	40d184 <ferror@plt+0x91a4>
  40549c:	mov	x0, x21
  4054a0:	ldp	x20, x19, [sp, #96]
  4054a4:	ldp	x22, x21, [sp, #80]
  4054a8:	ldp	x24, x23, [sp, #64]
  4054ac:	ldp	x26, x25, [sp, #48]
  4054b0:	ldp	x28, x27, [sp, #32]
  4054b4:	ldp	x29, x30, [sp, #16]
  4054b8:	add	sp, sp, #0x70
  4054bc:	ret
  4054c0:	adrp	x1, 43c000 <ferror@plt+0x38020>
  4054c4:	adrp	x3, 43c000 <ferror@plt+0x38020>
  4054c8:	adrp	x4, 43c000 <ferror@plt+0x38020>
  4054cc:	add	x1, x1, #0x407
  4054d0:	add	x3, x3, #0xa80
  4054d4:	add	x4, x4, #0xa94
  4054d8:	mov	w2, #0x1ba                 	// #442
  4054dc:	mov	x0, xzr
  4054e0:	bl	426194 <ferror@plt+0x221b4>
  4054e4:	stp	x29, x30, [sp, #-48]!
  4054e8:	stp	x22, x21, [sp, #16]
  4054ec:	stp	x20, x19, [sp, #32]
  4054f0:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  4054f4:	ldr	x8, [x21, #2352]
  4054f8:	mov	x19, x1
  4054fc:	mov	x20, x0
  405500:	mov	x29, sp
  405504:	cbnz	x8, 405524 <ferror@plt+0x1544>
  405508:	adrp	x0, 40d000 <ferror@plt+0x9020>
  40550c:	adrp	x1, 40d000 <ferror@plt+0x9020>
  405510:	add	x0, x0, #0xec
  405514:	add	x1, x1, #0xd0
  405518:	bl	40b878 <ferror@plt+0x7898>
  40551c:	mov	x8, x0
  405520:	str	x0, [x21, #2352]
  405524:	mov	x0, x8
  405528:	mov	x1, x20
  40552c:	bl	40c170 <ferror@plt+0x8190>
  405530:	cbnz	x0, 40557c <ferror@plt+0x159c>
  405534:	ldr	x21, [x21, #2352]
  405538:	mov	x0, x20
  40553c:	bl	41f868 <ferror@plt+0x1b888>
  405540:	mov	x22, x0
  405544:	mov	x0, x19
  405548:	bl	41f868 <ferror@plt+0x1b888>
  40554c:	mov	x2, x0
  405550:	mov	x0, x21
  405554:	mov	x1, x22
  405558:	bl	40c3fc <ferror@plt+0x841c>
  40555c:	mov	x1, x20
  405560:	mov	x2, x19
  405564:	ldp	x20, x19, [sp, #32]
  405568:	ldp	x22, x21, [sp, #16]
  40556c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  405570:	add	x0, x0, #0x3a8
  405574:	ldp	x29, x30, [sp], #48
  405578:	b	407734 <ferror@plt+0x3754>
  40557c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  405580:	add	x0, x0, #0x382
  405584:	mov	x1, x20
  405588:	bl	407818 <ferror@plt+0x3838>
  40558c:	mov	w0, #0x1                   	// #1
  405590:	bl	403540 <exit@plt>
  405594:	stp	x29, x30, [sp, #-48]!
  405598:	mov	x3, x1
  40559c:	mov	x1, x0
  4055a0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4055a4:	adrp	x2, 43c000 <ferror@plt+0x38020>
  4055a8:	add	x0, x0, #0x3d0
  4055ac:	add	x2, x2, #0x3da
  4055b0:	mov	x4, xzr
  4055b4:	stp	x22, x21, [sp, #16]
  4055b8:	stp	x20, x19, [sp, #32]
  4055bc:	mov	x29, sp
  4055c0:	bl	41fab0 <ferror@plt+0x1bad0>
  4055c4:	mov	x19, x0
  4055c8:	ldrb	w0, [x0]
  4055cc:	cbz	w0, 405608 <ferror@plt+0x1628>
  4055d0:	adrp	x8, 442000 <ferror@plt+0x3e020>
  4055d4:	ldr	x20, [x8, #3688]
  4055d8:	add	x21, x19, #0x1
  4055dc:	mov	w22, #0x5f                  	// #95
  4055e0:	bl	4204b4 <ferror@plt+0x1c4d4>
  4055e4:	mov	w8, w0
  4055e8:	and	x9, x8, #0xff
  4055ec:	ldrh	w9, [x20, x9, lsl #1]
  4055f0:	ldrb	w0, [x21]
  4055f4:	tst	w9, #0x1
  4055f8:	csel	w8, w22, w8, eq  // eq = none
  4055fc:	sturb	w8, [x21, #-1]
  405600:	add	x21, x21, #0x1
  405604:	cbnz	w0, 4055e0 <ferror@plt+0x1600>
  405608:	mov	x0, x19
  40560c:	ldp	x20, x19, [sp, #32]
  405610:	ldp	x22, x21, [sp, #16]
  405614:	ldp	x29, x30, [sp], #48
  405618:	ret
  40561c:	stp	x29, x30, [sp, #-80]!
  405620:	stp	x24, x23, [sp, #32]
  405624:	stp	x22, x21, [sp, #48]
  405628:	stp	x20, x19, [sp, #64]
  40562c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  405630:	ldr	x8, [x8, #2352]
  405634:	mov	x19, x1
  405638:	mov	x20, x0
  40563c:	str	x25, [sp, #16]
  405640:	mov	x29, sp
  405644:	cbz	x8, 405668 <ferror@plt+0x1688>
  405648:	mov	x0, x8
  40564c:	mov	x1, x19
  405650:	bl	40c170 <ferror@plt+0x8190>
  405654:	bl	41f868 <ferror@plt+0x1b888>
  405658:	mov	x21, x0
  40565c:	ldr	x1, [x20]
  405660:	cbnz	x1, 405674 <ferror@plt+0x1694>
  405664:	b	405704 <ferror@plt+0x1724>
  405668:	mov	x21, xzr
  40566c:	ldr	x1, [x20]
  405670:	cbz	x1, 405704 <ferror@plt+0x1724>
  405674:	adrp	x0, 43c000 <ferror@plt+0x38020>
  405678:	adrp	x2, 43c000 <ferror@plt+0x38020>
  40567c:	add	x0, x0, #0x3d0
  405680:	add	x2, x2, #0x3da
  405684:	mov	x3, x19
  405688:	mov	x4, xzr
  40568c:	bl	41fab0 <ferror@plt+0x1bad0>
  405690:	mov	x22, x0
  405694:	ldrb	w0, [x0]
  405698:	cbz	w0, 4056d4 <ferror@plt+0x16f4>
  40569c:	adrp	x8, 442000 <ferror@plt+0x3e020>
  4056a0:	ldr	x23, [x8, #3688]
  4056a4:	add	x24, x22, #0x1
  4056a8:	mov	w25, #0x5f                  	// #95
  4056ac:	bl	4204b4 <ferror@plt+0x1c4d4>
  4056b0:	mov	w8, w0
  4056b4:	and	x9, x8, #0xff
  4056b8:	ldrh	w9, [x23, x9, lsl #1]
  4056bc:	ldrb	w0, [x24]
  4056c0:	tst	w9, #0x1
  4056c4:	csel	w8, w25, w8, eq  // eq = none
  4056c8:	sturb	w8, [x24, #-1]
  4056cc:	add	x24, x24, #0x1
  4056d0:	cbnz	w0, 4056ac <ferror@plt+0x16cc>
  4056d4:	mov	x0, x22
  4056d8:	bl	408dfc <ferror@plt+0x4e1c>
  4056dc:	mov	x23, x0
  4056e0:	mov	x0, x22
  4056e4:	bl	414260 <ferror@plt+0x10280>
  4056e8:	cbz	x23, 405704 <ferror@plt+0x1724>
  4056ec:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4056f0:	add	x0, x0, #0x3dc
  4056f4:	mov	x1, x19
  4056f8:	bl	407734 <ferror@plt+0x3754>
  4056fc:	mov	x0, x23
  405700:	b	405734 <ferror@plt+0x1754>
  405704:	cbz	x21, 405724 <ferror@plt+0x1744>
  405708:	mov	x0, x21
  40570c:	ldp	x20, x19, [sp, #64]
  405710:	ldp	x22, x21, [sp, #48]
  405714:	ldp	x24, x23, [sp, #32]
  405718:	ldr	x25, [sp, #16]
  40571c:	ldp	x29, x30, [sp], #80
  405720:	ret
  405724:	ldr	x0, [x20, #96]
  405728:	cbz	x0, 40574c <ferror@plt+0x176c>
  40572c:	mov	x1, x19
  405730:	bl	40c170 <ferror@plt+0x8190>
  405734:	ldp	x20, x19, [sp, #64]
  405738:	ldp	x22, x21, [sp, #48]
  40573c:	ldp	x24, x23, [sp, #32]
  405740:	ldr	x25, [sp, #16]
  405744:	ldp	x29, x30, [sp], #80
  405748:	b	41f868 <ferror@plt+0x1b888>
  40574c:	mov	x21, xzr
  405750:	b	405708 <ferror@plt+0x1728>
  405754:	stp	x29, x30, [sp, #-64]!
  405758:	stp	x20, x19, [sp, #48]
  40575c:	mov	x20, x0
  405760:	mov	x0, xzr
  405764:	str	x23, [sp, #16]
  405768:	stp	x22, x21, [sp, #32]
  40576c:	mov	x29, sp
  405770:	mov	x19, x1
  405774:	bl	421e10 <ferror@plt+0x1de30>
  405778:	mov	x21, x0
  40577c:	cbz	x20, 4057f8 <ferror@plt+0x1818>
  405780:	mov	w23, #0x20                  	// #32
  405784:	b	4057b4 <ferror@plt+0x17d4>
  405788:	mov	x1, #0xffffffffffffffff    	// #-1
  40578c:	mov	w2, #0x20                  	// #32
  405790:	mov	x0, x21
  405794:	bl	4229d8 <ferror@plt+0x1e9f8>
  405798:	mov	x0, x21
  40579c:	mov	x1, x22
  4057a0:	bl	422284 <ferror@plt+0x1e2a4>
  4057a4:	mov	x0, x22
  4057a8:	bl	414260 <ferror@plt+0x10280>
  4057ac:	ldr	x20, [x20, #8]
  4057b0:	cbz	x20, 4057f8 <ferror@plt+0x1818>
  4057b4:	ldr	x0, [x20]
  4057b8:	mov	x1, x19
  4057bc:	bl	406e34 <ferror@plt+0x2e54>
  4057c0:	cbz	x0, 4057ac <ferror@plt+0x17cc>
  4057c4:	ldr	x8, [x21, #8]
  4057c8:	mov	x22, x0
  4057cc:	cbz	x8, 405798 <ferror@plt+0x17b8>
  4057d0:	ldr	x10, [x21, #16]
  4057d4:	add	x9, x8, #0x1
  4057d8:	cmp	x9, x10
  4057dc:	b.cs	405788 <ferror@plt+0x17a8>  // b.hs, b.nlast
  4057e0:	ldr	x10, [x21]
  4057e4:	str	x9, [x21, #8]
  4057e8:	strb	w23, [x10, x8]
  4057ec:	ldp	x8, x9, [x21]
  4057f0:	strb	wzr, [x8, x9]
  4057f4:	b	405798 <ferror@plt+0x17b8>
  4057f8:	mov	x0, x21
  4057fc:	ldp	x20, x19, [sp, #48]
  405800:	ldp	x22, x21, [sp, #32]
  405804:	ldr	x23, [sp, #16]
  405808:	mov	w1, wzr
  40580c:	ldp	x29, x30, [sp], #64
  405810:	b	422054 <ferror@plt+0x1e074>
  405814:	b	40748c <ferror@plt+0x34ac>
  405818:	stp	x29, x30, [sp, #-16]!
  40581c:	cmp	w0, #0x6
  405820:	mov	x29, sp
  405824:	b.hi	4058ec <ferror@plt+0x190c>  // b.pmore
  405828:	adrp	x9, 43c000 <ferror@plt+0x38020>
  40582c:	mov	w8, w0
  405830:	add	x9, x9, #0x278
  405834:	adr	x10, 405848 <ferror@plt+0x1868>
  405838:	ldrb	w11, [x9, x8]
  40583c:	add	x10, x10, x11, lsl #2
  405840:	mov	w0, #0x1                   	// #1
  405844:	br	x10
  405848:	mov	x0, x1
  40584c:	mov	x1, x2
  405850:	bl	40748c <ferror@plt+0x34ac>
  405854:	lsr	w0, w0, #31
  405858:	ldp	x29, x30, [sp], #16
  40585c:	ret
  405860:	mov	x0, x1
  405864:	mov	x1, x2
  405868:	bl	40748c <ferror@plt+0x34ac>
  40586c:	mvn	w8, w0
  405870:	lsr	w0, w8, #31
  405874:	ldp	x29, x30, [sp], #16
  405878:	ret
  40587c:	mov	x0, x1
  405880:	mov	x1, x2
  405884:	bl	40748c <ferror@plt+0x34ac>
  405888:	cmp	w0, #0x0
  40588c:	cset	w0, gt
  405890:	ldp	x29, x30, [sp], #16
  405894:	ret
  405898:	mov	x0, x1
  40589c:	mov	x1, x2
  4058a0:	bl	40748c <ferror@plt+0x34ac>
  4058a4:	cmp	w0, #0x1
  4058a8:	cset	w0, lt  // lt = tstop
  4058ac:	ldp	x29, x30, [sp], #16
  4058b0:	ret
  4058b4:	mov	x0, x1
  4058b8:	mov	x1, x2
  4058bc:	bl	40748c <ferror@plt+0x34ac>
  4058c0:	cmp	w0, #0x0
  4058c4:	cset	w0, eq  // eq = none
  4058c8:	ldp	x29, x30, [sp], #16
  4058cc:	ret
  4058d0:	mov	x0, x1
  4058d4:	mov	x1, x2
  4058d8:	bl	40748c <ferror@plt+0x34ac>
  4058dc:	cmp	w0, #0x0
  4058e0:	cset	w0, ne  // ne = any
  4058e4:	ldp	x29, x30, [sp], #16
  4058e8:	ret
  4058ec:	adrp	x1, 43c000 <ferror@plt+0x38020>
  4058f0:	adrp	x3, 43c000 <ferror@plt+0x38020>
  4058f4:	add	x1, x1, #0x407
  4058f8:	add	x3, x3, #0x40d
  4058fc:	mov	w2, #0x45b                 	// #1115
  405900:	mov	x0, xzr
  405904:	mov	x4, xzr
  405908:	bl	426194 <ferror@plt+0x221b4>
  40590c:	stp	x29, x30, [sp, #-16]!
  405910:	cmp	w0, #0x7
  405914:	mov	x29, sp
  405918:	b.cs	405930 <ferror@plt+0x1950>  // b.hs, b.nlast
  40591c:	adrp	x8, 43c000 <ferror@plt+0x38020>
  405920:	add	x8, x8, #0x280
  405924:	ldr	x0, [x8, w0, sxtw #3]
  405928:	ldp	x29, x30, [sp], #16
  40592c:	ret
  405930:	adrp	x1, 43c000 <ferror@plt+0x38020>
  405934:	adrp	x3, 43c000 <ferror@plt+0x38020>
  405938:	add	x1, x1, #0x407
  40593c:	add	x3, x3, #0x42b
  405940:	mov	w2, #0x484                 	// #1156
  405944:	mov	x0, xzr
  405948:	mov	x4, xzr
  40594c:	bl	426194 <ferror@plt+0x221b4>
  405950:	stp	x29, x30, [sp, #-32]!
  405954:	str	x19, [sp, #16]
  405958:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  40595c:	ldr	x0, [x19, #2344]
  405960:	mov	x29, sp
  405964:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  405968:	mov	w9, #0x1                   	// #1
  40596c:	adrp	x1, 405000 <ferror@plt+0x1020>
  405970:	str	w9, [x8, #2332]
  405974:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  405978:	add	x1, x1, #0x9b0
  40597c:	add	x2, x29, #0x1c
  405980:	str	wzr, [x29, #28]
  405984:	str	w9, [x8, #1464]
  405988:	bl	40cd80 <ferror@plt+0x8da0>
  40598c:	ldrsw	x8, [x29, #28]
  405990:	ldr	x0, [x19, #2344]
  405994:	adrp	x1, 405000 <ferror@plt+0x1020>
  405998:	add	x1, x1, #0x9e0
  40599c:	add	x2, x8, #0x1
  4059a0:	bl	40cd80 <ferror@plt+0x8da0>
  4059a4:	ldr	x19, [sp, #16]
  4059a8:	ldp	x29, x30, [sp], #32
  4059ac:	ret
  4059b0:	stp	x29, x30, [sp, #-32]!
  4059b4:	stp	x20, x19, [sp, #16]
  4059b8:	ldrsw	x20, [x2]
  4059bc:	mov	x29, sp
  4059c0:	mov	x19, x2
  4059c4:	bl	403510 <strlen@plt>
  4059c8:	cmp	x0, x20
  4059cc:	csel	x8, x20, x0, cc  // cc = lo, ul, last
  4059d0:	str	w8, [x19]
  4059d4:	ldp	x20, x19, [sp, #16]
  4059d8:	ldp	x29, x30, [sp], #32
  4059dc:	ret
  4059e0:	stp	x29, x30, [sp, #-32]!
  4059e4:	stp	x20, x19, [sp, #16]
  4059e8:	ldr	x0, [x1]
  4059ec:	mov	x29, sp
  4059f0:	mov	x19, x1
  4059f4:	sxtw	x20, w2
  4059f8:	bl	403510 <strlen@plt>
  4059fc:	sub	x0, x20, x0
  405a00:	mov	w1, #0x20                  	// #32
  405a04:	bl	41f948 <ferror@plt+0x1b968>
  405a08:	ldp	x1, x3, [x19]
  405a0c:	ldr	x4, [x19, #24]
  405a10:	mov	x19, x0
  405a14:	adrp	x0, 43c000 <ferror@plt+0x38020>
  405a18:	add	x0, x0, #0xab6
  405a1c:	mov	x2, x19
  405a20:	bl	403ec0 <printf@plt>
  405a24:	mov	x0, x19
  405a28:	ldp	x20, x19, [sp, #16]
  405a2c:	ldp	x29, x30, [sp], #32
  405a30:	b	414260 <ferror@plt+0x10280>
  405a34:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  405a38:	str	wzr, [x8, #1468]
  405a3c:	ret
  405a40:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  405a44:	mov	w9, #0x1                   	// #1
  405a48:	str	w9, [x8, #1468]
  405a4c:	ret
  405a50:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  405a54:	str	wzr, [x8, #2332]
  405a58:	ret
  405a5c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  405a60:	mov	w9, #0x1                   	// #1
  405a64:	str	w9, [x8, #2332]
  405a68:	ret
  405a6c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  405a70:	str	wzr, [x8, #1464]
  405a74:	ret
  405a78:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  405a7c:	mov	w9, #0x1                   	// #1
  405a80:	str	w9, [x8, #1464]
  405a84:	ret
  405a88:	stp	x29, x30, [sp, #-64]!
  405a8c:	stp	x22, x21, [sp, #32]
  405a90:	stp	x20, x19, [sp, #48]
  405a94:	ldr	x8, [x0]
  405a98:	mov	x19, x3
  405a9c:	mov	x21, x2
  405aa0:	mov	x20, x0
  405aa4:	mov	w22, w1
  405aa8:	mov	x0, x2
  405aac:	mov	x1, x8
  405ab0:	mov	x2, xzr
  405ab4:	mov	x3, xzr
  405ab8:	str	x23, [sp, #16]
  405abc:	mov	x29, sp
  405ac0:	bl	40c2a0 <ferror@plt+0x82c0>
  405ac4:	ldr	x1, [x20]
  405ac8:	cbz	w0, 405ae8 <ferror@plt+0x1b08>
  405acc:	ldp	x20, x19, [sp, #48]
  405ad0:	ldp	x22, x21, [sp, #32]
  405ad4:	ldr	x23, [sp, #16]
  405ad8:	adrp	x0, 43c000 <ferror@plt+0x38020>
  405adc:	add	x0, x0, #0x9ec
  405ae0:	ldp	x29, x30, [sp], #64
  405ae4:	b	407734 <ferror@plt+0x3754>
  405ae8:	mov	x0, x21
  405aec:	mov	x2, x1
  405af0:	bl	40c630 <ferror@plt+0x8650>
  405af4:	cmp	w22, #0x0
  405af8:	mov	w8, #0x48                  	// #72
  405afc:	mov	w9, #0x38                  	// #56
  405b00:	csel	x8, x9, x8, eq  // eq = none
  405b04:	ldr	x0, [x20, x8]
  405b08:	bl	40d288 <ferror@plt+0x92a8>
  405b0c:	cbz	x0, 405b30 <ferror@plt+0x1b50>
  405b10:	mov	x23, x0
  405b14:	ldr	x0, [x23]
  405b18:	mov	w1, w22
  405b1c:	mov	x2, x21
  405b20:	mov	x3, x19
  405b24:	bl	405a88 <ferror@plt+0x1aa8>
  405b28:	ldr	x23, [x23, #16]
  405b2c:	cbnz	x23, 405b14 <ferror@plt+0x1b34>
  405b30:	ldr	x0, [x19]
  405b34:	mov	x1, x20
  405b38:	bl	40d2a8 <ferror@plt+0x92c8>
  405b3c:	str	x0, [x19]
  405b40:	ldp	x20, x19, [sp, #48]
  405b44:	ldp	x22, x21, [sp, #32]
  405b48:	ldr	x23, [sp, #16]
  405b4c:	ldp	x29, x30, [sp], #64
  405b50:	ret
  405b54:	ldr	w8, [x0, #124]
  405b58:	ldr	w9, [x1, #124]
  405b5c:	cmp	w8, w9
  405b60:	cset	w8, gt
  405b64:	csinv	w0, w8, wzr, ge  // ge = tcont
  405b68:	ret
  405b6c:	sub	sp, sp, #0x70
  405b70:	stp	x29, x30, [sp, #16]
  405b74:	stp	x28, x27, [sp, #32]
  405b78:	stp	x26, x25, [sp, #48]
  405b7c:	stp	x24, x23, [sp, #64]
  405b80:	stp	x22, x21, [sp, #80]
  405b84:	stp	x20, x19, [sp, #96]
  405b88:	ldrb	w28, [x1]
  405b8c:	mov	x19, x2
  405b90:	mov	x20, x0
  405b94:	add	x29, sp, #0x10
  405b98:	cbz	w28, 405d7c <ferror@plt+0x1d9c>
  405b9c:	adrp	x24, 43c000 <ferror@plt+0x38020>
  405ba0:	mov	x26, #0x200000000           	// #8589934592
  405ba4:	mov	x22, x1
  405ba8:	mov	x21, xzr
  405bac:	mov	w27, wzr
  405bb0:	add	x24, x24, #0xac3
  405bb4:	mov	w25, #0x1                   	// #1
  405bb8:	movk	x26, #0x7000, lsl #48
  405bbc:	mov	x23, x1
  405bc0:	b	405bec <ferror@plt+0x1c0c>
  405bc4:	bl	403b60 <__ctype_b_loc@plt>
  405bc8:	ldr	x8, [x0]
  405bcc:	and	x9, x28, #0xff
  405bd0:	ldrh	w8, [x8, x9, lsl #1]
  405bd4:	tst	w8, #0x2000
  405bd8:	mov	w8, #0x4                   	// #4
  405bdc:	cinc	w8, w8, eq  // eq = none
  405be0:	ldrb	w28, [x22, #1]!
  405be4:	mov	w27, w8
  405be8:	cbz	w28, 405d58 <ferror@plt+0x1d78>
  405bec:	cmp	w27, #0x5
  405bf0:	b.hi	4060b8 <ferror@plt+0x20d8>  // b.pmore
  405bf4:	mov	w8, w27
  405bf8:	adr	x9, 405bc4 <ferror@plt+0x1be4>
  405bfc:	ldrb	w10, [x24, x8]
  405c00:	add	x9, x9, x10, lsl #2
  405c04:	br	x9
  405c08:	and	w8, w28, #0xff
  405c0c:	cmp	w8, #0x2c
  405c10:	b.ne	405cc0 <ferror@plt+0x1ce0>  // b.any
  405c14:	mov	w8, wzr
  405c18:	b	405be0 <ferror@plt+0x1c00>
  405c1c:	bl	403b60 <__ctype_b_loc@plt>
  405c20:	ldr	x8, [x0]
  405c24:	and	x9, x28, #0xff
  405c28:	ldrh	w8, [x8, x9, lsl #1]
  405c2c:	tbnz	w8, #13, 405d48 <ferror@plt+0x1d68>
  405c30:	and	w9, w28, #0xff
  405c34:	sub	w8, w9, #0x3c
  405c38:	cmp	w8, #0x3
  405c3c:	mov	w8, #0x3                   	// #3
  405c40:	b.cc	405be0 <ferror@plt+0x1c00>  // b.lo, b.ul, b.last
  405c44:	cmp	w9, #0x21
  405c48:	b.eq	405be0 <ferror@plt+0x1c00>  // b.none
  405c4c:	b	406104 <ferror@plt+0x2124>
  405c50:	and	w8, w28, #0xff
  405c54:	cmp	w8, #0x3e
  405c58:	b.hi	405d50 <ferror@plt+0x1d70>  // b.pmore
  405c5c:	and	x8, x28, #0xff
  405c60:	lsl	x8, x25, x8
  405c64:	tst	x8, x26
  405c68:	b.eq	405d50 <ferror@plt+0x1d70>  // b.none
  405c6c:	mov	w8, #0x3                   	// #3
  405c70:	b	405be0 <ferror@plt+0x1c00>
  405c74:	bl	403b60 <__ctype_b_loc@plt>
  405c78:	ldr	x8, [x0]
  405c7c:	and	x9, x28, #0xff
  405c80:	ldrh	w9, [x8, x9, lsl #1]
  405c84:	tbnz	w9, #13, 405cd8 <ferror@plt+0x1cf8>
  405c88:	and	w8, w28, #0xff
  405c8c:	cmp	w8, #0x2c
  405c90:	cset	w8, ne  // ne = any
  405c94:	b	405cf8 <ferror@plt+0x1d18>
  405c98:	and	w8, w28, #0xff
  405c9c:	cmp	w8, #0x2c
  405ca0:	b.eq	405cf4 <ferror@plt+0x1d14>  // b.none
  405ca4:	bl	403b60 <__ctype_b_loc@plt>
  405ca8:	ldr	x8, [x0]
  405cac:	and	x9, x28, #0xff
  405cb0:	ldrh	w8, [x8, x9, lsl #1]
  405cb4:	tbnz	w8, #13, 405cf4 <ferror@plt+0x1d14>
  405cb8:	mov	w8, #0x5                   	// #5
  405cbc:	b	405be0 <ferror@plt+0x1c00>
  405cc0:	bl	403b60 <__ctype_b_loc@plt>
  405cc4:	ldr	x8, [x0]
  405cc8:	and	x9, x28, #0xff
  405ccc:	ldrh	w8, [x8, x9, lsl #1]
  405cd0:	bic	w8, w25, w8, lsr #13
  405cd4:	b	405be0 <ferror@plt+0x1c00>
  405cd8:	mov	w9, #0x1                   	// #1
  405cdc:	and	x10, x28, #0xff
  405ce0:	ldrh	w10, [x8, x10, lsl #1]
  405ce4:	tbz	w10, #13, 405d28 <ferror@plt+0x1d48>
  405ce8:	ldrb	w28, [x22, x9]
  405cec:	add	x9, x9, #0x1
  405cf0:	cbnz	w28, 405cdc <ferror@plt+0x1cfc>
  405cf4:	mov	w8, wzr
  405cf8:	cbz	w27, 405be0 <ferror@plt+0x1c00>
  405cfc:	cbnz	w8, 405be0 <ferror@plt+0x1c00>
  405d00:	sub	x1, x22, x23
  405d04:	mov	x0, x23
  405d08:	bl	41f90c <ferror@plt+0x1b92c>
  405d0c:	mov	x1, x0
  405d10:	mov	x0, x21
  405d14:	bl	40d2a8 <ferror@plt+0x92c8>
  405d18:	mov	x21, x0
  405d1c:	mov	w8, wzr
  405d20:	mov	x23, x22
  405d24:	b	405be0 <ferror@plt+0x1c00>
  405d28:	and	w8, w28, #0xff
  405d2c:	cmp	w8, #0x3e
  405d30:	mov	w8, wzr
  405d34:	b.hi	405cf8 <ferror@plt+0x1d18>  // b.pmore
  405d38:	and	x9, x28, #0xff
  405d3c:	lsl	x9, x25, x9
  405d40:	tst	x9, x26
  405d44:	b.eq	405cf8 <ferror@plt+0x1d18>  // b.none
  405d48:	mov	w8, #0x2                   	// #2
  405d4c:	b	405be0 <ferror@plt+0x1c00>
  405d50:	mov	w8, #0x4                   	// #4
  405d54:	b	405be0 <ferror@plt+0x1c00>
  405d58:	subs	x1, x22, x23
  405d5c:	b.eq	405d80 <ferror@plt+0x1da0>  // b.none
  405d60:	mov	x0, x23
  405d64:	bl	41f90c <ferror@plt+0x1b92c>
  405d68:	mov	x1, x0
  405d6c:	mov	x0, x21
  405d70:	bl	40d2a8 <ferror@plt+0x92c8>
  405d74:	mov	x21, x0
  405d78:	b	405d80 <ferror@plt+0x1da0>
  405d7c:	mov	x21, xzr
  405d80:	mov	x0, x21
  405d84:	bl	40d8ec <ferror@plt+0x990c>
  405d88:	mov	x22, xzr
  405d8c:	str	x0, [sp, #8]
  405d90:	cbz	x0, 406074 <ferror@plt+0x2094>
  405d94:	mov	w27, #0x6                   	// #6
  405d98:	mov	x21, x0
  405d9c:	b	405dc0 <ferror@plt+0x1de0>
  405da0:	cbz	w8, 405db0 <ferror@plt+0x1dd0>
  405da4:	mov	x0, x26
  405da8:	bl	41f868 <ferror@plt+0x1b888>
  405dac:	str	x0, [x28, #16]
  405db0:	ldr	x8, [x28]
  405db4:	cbz	x8, 4060d8 <ferror@plt+0x20f8>
  405db8:	ldr	x21, [x21, #8]
  405dbc:	cbz	x21, 406074 <ferror@plt+0x2094>
  405dc0:	ldr	x25, [x21]
  405dc4:	mov	w0, #0x20                  	// #32
  405dc8:	bl	4141b0 <ferror@plt+0x101d0>
  405dcc:	mov	x28, x0
  405dd0:	str	w27, [x0, #8]
  405dd4:	str	x20, [x0, #24]
  405dd8:	mov	x0, x22
  405ddc:	mov	x1, x28
  405de0:	bl	40d2a8 <ferror@plt+0x92c8>
  405de4:	mov	x22, x0
  405de8:	b	405df0 <ferror@plt+0x1e10>
  405dec:	add	x25, x25, #0x1
  405df0:	ldrb	w23, [x25]
  405df4:	cmp	w23, #0x2c
  405df8:	b.eq	405dec <ferror@plt+0x1e0c>  // b.none
  405dfc:	cbz	w23, 405e38 <ferror@plt+0x1e58>
  405e00:	bl	403b60 <__ctype_b_loc@plt>
  405e04:	ldr	x8, [x0]
  405e08:	ldrh	w8, [x8, x23, lsl #1]
  405e0c:	tbnz	w8, #13, 405dec <ferror@plt+0x1e0c>
  405e10:	cbz	w23, 405e38 <ferror@plt+0x1e58>
  405e14:	bl	403b60 <__ctype_b_loc@plt>
  405e18:	ldr	x8, [x0]
  405e1c:	mov	x24, x25
  405e20:	and	x9, x23, #0xff
  405e24:	ldrh	w9, [x8, x9, lsl #1]
  405e28:	tbnz	w9, #13, 405e48 <ferror@plt+0x1e68>
  405e2c:	ldrb	w23, [x24, #1]!
  405e30:	cbnz	w23, 405e20 <ferror@plt+0x1e40>
  405e34:	b	405e48 <ferror@plt+0x1e68>
  405e38:	mov	x24, x25
  405e3c:	b	405e48 <ferror@plt+0x1e68>
  405e40:	strb	wzr, [x24]
  405e44:	ldrb	w23, [x24, #1]!
  405e48:	and	w8, w23, #0xff
  405e4c:	cmp	w8, #0x2c
  405e50:	b.eq	405e40 <ferror@plt+0x1e60>  // b.none
  405e54:	cbz	w8, 405e6c <ferror@plt+0x1e8c>
  405e58:	bl	403b60 <__ctype_b_loc@plt>
  405e5c:	ldr	x8, [x0]
  405e60:	and	x9, x23, #0xff
  405e64:	ldrh	w8, [x8, x9, lsl #1]
  405e68:	tbnz	w8, #13, 405e40 <ferror@plt+0x1e60>
  405e6c:	ldrb	w8, [x25]
  405e70:	cbz	w8, 405eb4 <ferror@plt+0x1ed4>
  405e74:	mov	x0, x25
  405e78:	bl	41f868 <ferror@plt+0x1b888>
  405e7c:	str	x0, [x28]
  405e80:	ldrb	w23, [x24]
  405e84:	cbz	w23, 405ed4 <ferror@plt+0x1ef4>
  405e88:	bl	403b60 <__ctype_b_loc@plt>
  405e8c:	ldr	x8, [x0]
  405e90:	mov	x26, x24
  405e94:	and	x9, x23, #0xff
  405e98:	ldrh	w9, [x8, x9, lsl #1]
  405e9c:	tbnz	w9, #13, 405edc <ferror@plt+0x1efc>
  405ea0:	ldrb	w23, [x26, #1]!
  405ea4:	cbnz	w23, 405e94 <ferror@plt+0x1eb4>
  405ea8:	mov	w8, #0x1                   	// #1
  405eac:	cbnz	w8, 405f04 <ferror@plt+0x1f24>
  405eb0:	b	405fc8 <ferror@plt+0x1fe8>
  405eb4:	adrp	x0, 43c000 <ferror@plt+0x38020>
  405eb8:	add	x0, x0, #0xac9
  405ebc:	mov	x1, x19
  405ec0:	bl	407818 <ferror@plt+0x3838>
  405ec4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  405ec8:	ldr	w8, [x8, #1472]
  405ecc:	cbz	w8, 405db8 <ferror@plt+0x1dd8>
  405ed0:	b	4060fc <ferror@plt+0x211c>
  405ed4:	mov	x26, x24
  405ed8:	b	405fc8 <ferror@plt+0x1fe8>
  405edc:	bl	403b60 <__ctype_b_loc@plt>
  405ee0:	ldr	x8, [x0]
  405ee4:	and	x9, x23, #0xff
  405ee8:	ldrh	w8, [x8, x9, lsl #1]
  405eec:	tbz	w8, #13, 405efc <ferror@plt+0x1f1c>
  405ef0:	strb	wzr, [x26]
  405ef4:	ldrb	w23, [x26, #1]!
  405ef8:	cbnz	w23, 405ee0 <ferror@plt+0x1f00>
  405efc:	ldrb	w8, [x24]
  405f00:	cbz	w8, 405fc8 <ferror@plt+0x1fe8>
  405f04:	adrp	x1, 43c000 <ferror@plt+0x38020>
  405f08:	mov	x0, x24
  405f0c:	add	x1, x1, #0x423
  405f10:	bl	403b30 <strcmp@plt>
  405f14:	cbz	w0, 405f98 <ferror@plt+0x1fb8>
  405f18:	adrp	x1, 43c000 <ferror@plt+0x38020>
  405f1c:	mov	x0, x24
  405f20:	add	x1, x1, #0x41f
  405f24:	bl	403b30 <strcmp@plt>
  405f28:	cbz	w0, 405fa0 <ferror@plt+0x1fc0>
  405f2c:	adrp	x1, 43c000 <ferror@plt+0x38020>
  405f30:	mov	x0, x24
  405f34:	add	x1, x1, #0x41c
  405f38:	bl	403b30 <strcmp@plt>
  405f3c:	cbz	w0, 405fa8 <ferror@plt+0x1fc8>
  405f40:	adrp	x1, 441000 <ferror@plt+0x3d020>
  405f44:	mov	x0, x24
  405f48:	add	x1, x1, #0x57d
  405f4c:	bl	403b30 <strcmp@plt>
  405f50:	cbz	w0, 405fb0 <ferror@plt+0x1fd0>
  405f54:	adrp	x1, 43c000 <ferror@plt+0x38020>
  405f58:	mov	x0, x24
  405f5c:	add	x1, x1, #0x41a
  405f60:	bl	403b30 <strcmp@plt>
  405f64:	cbz	w0, 405fb8 <ferror@plt+0x1fd8>
  405f68:	adrp	x1, 43c000 <ferror@plt+0x38020>
  405f6c:	mov	x0, x24
  405f70:	add	x1, x1, #0x422
  405f74:	bl	403b30 <strcmp@plt>
  405f78:	cbz	w0, 405fc0 <ferror@plt+0x1fe0>
  405f7c:	ldr	x2, [x28]
  405f80:	adrp	x0, 43c000 <ferror@plt+0x38020>
  405f84:	add	x0, x0, #0xb03
  405f88:	mov	x1, x24
  405f8c:	mov	x3, x19
  405f90:	bl	407818 <ferror@plt+0x3838>
  405f94:	b	405ec4 <ferror@plt+0x1ee4>
  405f98:	mov	w8, #0x4                   	// #4
  405f9c:	b	405fc4 <ferror@plt+0x1fe4>
  405fa0:	mov	w8, #0x3                   	// #3
  405fa4:	b	405fc4 <ferror@plt+0x1fe4>
  405fa8:	mov	w8, #0x2                   	// #2
  405fac:	b	405fc4 <ferror@plt+0x1fe4>
  405fb0:	mov	w8, #0x1                   	// #1
  405fb4:	b	405fc4 <ferror@plt+0x1fe4>
  405fb8:	str	wzr, [x28, #8]
  405fbc:	b	405fc8 <ferror@plt+0x1fe8>
  405fc0:	mov	w8, #0x5                   	// #5
  405fc4:	str	w8, [x28, #8]
  405fc8:	add	x23, x26, #0x1
  405fcc:	mov	x25, x26
  405fd0:	ldrb	w24, [x25]
  405fd4:	cmp	w24, #0x2c
  405fd8:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  405fdc:	b.eq	406008 <ferror@plt+0x2028>  // b.none
  405fe0:	bl	403b60 <__ctype_b_loc@plt>
  405fe4:	ldr	x8, [x0]
  405fe8:	ldrh	w8, [x8, x24, lsl #1]
  405fec:	tbnz	w8, #13, 406008 <ferror@plt+0x2028>
  405ff0:	add	x25, x25, #0x1
  405ff4:	add	x23, x23, #0x1
  405ff8:	b	405fd0 <ferror@plt+0x1ff0>
  405ffc:	ldrb	w24, [x23]
  406000:	sturb	wzr, [x23, #-1]
  406004:	add	x23, x23, #0x1
  406008:	and	w8, w24, #0xff
  40600c:	cmp	w8, #0x2c
  406010:	b.eq	405ffc <ferror@plt+0x201c>  // b.none
  406014:	cbz	w8, 40602c <ferror@plt+0x204c>
  406018:	bl	403b60 <__ctype_b_loc@plt>
  40601c:	ldr	x8, [x0]
  406020:	and	x9, x24, #0xff
  406024:	ldrh	w8, [x8, x9, lsl #1]
  406028:	tbnz	w8, #13, 405ffc <ferror@plt+0x201c>
  40602c:	ldr	w9, [x28, #8]
  406030:	ldrb	w8, [x26]
  406034:	cmp	w9, #0x6
  406038:	b.eq	405da0 <ferror@plt+0x1dc0>  // b.none
  40603c:	cbnz	w8, 405da4 <ferror@plt+0x1dc4>
  406040:	ldr	x1, [x28]
  406044:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406048:	add	x0, x0, #0xb52
  40604c:	mov	x2, x19
  406050:	bl	407818 <ferror@plt+0x3838>
  406054:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  406058:	ldr	w8, [x8, #1472]
  40605c:	cbnz	w8, 4060fc <ferror@plt+0x211c>
  406060:	adrp	x0, 47d000 <ferror@plt+0x79020>
  406064:	add	x0, x0, #0x2f2
  406068:	bl	41f868 <ferror@plt+0x1b888>
  40606c:	str	x0, [x28, #16]
  406070:	b	405db8 <ferror@plt+0x1dd8>
  406074:	ldr	x19, [sp, #8]
  406078:	adrp	x1, 414000 <ferror@plt+0x10020>
  40607c:	add	x1, x1, #0x260
  406080:	mov	x2, xzr
  406084:	mov	x0, x19
  406088:	bl	40d1f0 <ferror@plt+0x9210>
  40608c:	mov	x0, x19
  406090:	bl	40d184 <ferror@plt+0x91a4>
  406094:	mov	x0, x22
  406098:	ldp	x20, x19, [sp, #96]
  40609c:	ldp	x22, x21, [sp, #80]
  4060a0:	ldp	x24, x23, [sp, #64]
  4060a4:	ldp	x26, x25, [sp, #48]
  4060a8:	ldp	x28, x27, [sp, #32]
  4060ac:	ldp	x29, x30, [sp, #16]
  4060b0:	add	sp, sp, #0x70
  4060b4:	b	40d8ec <ferror@plt+0x990c>
  4060b8:	adrp	x1, 43c000 <ferror@plt+0x38020>
  4060bc:	adrp	x3, 43c000 <ferror@plt+0x38020>
  4060c0:	add	x1, x1, #0xb9b
  4060c4:	add	x3, x3, #0xc7d
  4060c8:	mov	w2, #0x173                 	// #371
  4060cc:	mov	x0, xzr
  4060d0:	mov	x4, xzr
  4060d4:	bl	426194 <ferror@plt+0x221b4>
  4060d8:	adrp	x1, 43c000 <ferror@plt+0x38020>
  4060dc:	adrp	x3, 43c000 <ferror@plt+0x38020>
  4060e0:	adrp	x4, 43c000 <ferror@plt+0x38020>
  4060e4:	add	x1, x1, #0xb9b
  4060e8:	add	x3, x3, #0xba3
  4060ec:	add	x4, x4, #0xbb5
  4060f0:	mov	w2, #0x20b                 	// #523
  4060f4:	mov	x0, xzr
  4060f8:	bl	426194 <ferror@plt+0x221b4>
  4060fc:	mov	w0, #0x1                   	// #1
  406100:	bl	403540 <exit@plt>
  406104:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406108:	adrp	x3, 43c000 <ferror@plt+0x38020>
  40610c:	add	x1, x1, #0xb9b
  406110:	add	x3, x3, #0xc7d
  406114:	mov	w2, #0x160                 	// #352
  406118:	b	4060cc <ferror@plt+0x20ec>
  40611c:	sub	sp, sp, #0xb0
  406120:	stp	x20, x19, [sp, #160]
  406124:	mov	x19, x1
  406128:	adrp	x1, 47c000 <ferror@plt+0x78020>
  40612c:	stp	x22, x21, [sp, #144]
  406130:	mov	x22, x0
  406134:	add	x1, x1, #0xed7
  406138:	mov	x0, x19
  40613c:	stp	x29, x30, [sp, #80]
  406140:	stp	x28, x27, [sp, #96]
  406144:	stp	x26, x25, [sp, #112]
  406148:	stp	x24, x23, [sp, #128]
  40614c:	add	x29, sp, #0x50
  406150:	mov	w23, w4
  406154:	mov	w24, w3
  406158:	mov	w26, w2
  40615c:	bl	4037d0 <fopen@plt>
  406160:	cbz	x0, 4061a0 <ferror@plt+0x21c0>
  406164:	mov	x21, x0
  406168:	adrp	x0, 43c000 <ferror@plt+0x38020>
  40616c:	add	x0, x0, #0xbd8
  406170:	mov	x1, x19
  406174:	bl	407734 <ferror@plt+0x3754>
  406178:	mov	w0, #0x90                  	// #144
  40617c:	bl	4141b0 <ferror@plt+0x101d0>
  406180:	mov	x20, x0
  406184:	mov	x0, x22
  406188:	bl	41f868 <ferror@plt+0x1b888>
  40618c:	str	x0, [x20]
  406190:	cbz	x19, 4061c8 <ferror@plt+0x21e8>
  406194:	mov	x0, x19
  406198:	bl	40b2b0 <ferror@plt+0x72d0>
  40619c:	b	4061e0 <ferror@plt+0x2200>
  4061a0:	bl	403ee0 <__errno_location@plt>
  4061a4:	ldr	w0, [x0]
  4061a8:	bl	403a00 <strerror@plt>
  4061ac:	mov	x2, x0
  4061b0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4061b4:	add	x0, x0, #0xbbf
  4061b8:	mov	x1, x19
  4061bc:	bl	407818 <ferror@plt+0x3838>
  4061c0:	mov	x20, xzr
  4061c4:	b	4062a8 <ferror@plt+0x22c8>
  4061c8:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4061cc:	add	x0, x0, #0xbf3
  4061d0:	bl	407734 <ferror@plt+0x3754>
  4061d4:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4061d8:	add	x0, x0, #0xc18
  4061dc:	bl	41f868 <ferror@plt+0x1b888>
  4061e0:	mov	x2, x0
  4061e4:	ldr	x0, [x20, #96]
  4061e8:	str	x2, [x20, #40]
  4061ec:	cbnz	x0, 40620c <ferror@plt+0x222c>
  4061f0:	adrp	x0, 40d000 <ferror@plt+0x9020>
  4061f4:	adrp	x1, 40d000 <ferror@plt+0x9020>
  4061f8:	add	x0, x0, #0xec
  4061fc:	add	x1, x1, #0xd0
  406200:	bl	40b878 <ferror@plt+0x7898>
  406204:	ldr	x2, [x20, #40]
  406208:	str	x0, [x20, #96]
  40620c:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406210:	add	x1, x1, #0xc20
  406214:	bl	40c3fc <ferror@plt+0x841c>
  406218:	adrp	x0, 47d000 <ferror@plt+0x79020>
  40621c:	add	x0, x0, #0x4cf
  406220:	bl	421e10 <ferror@plt+0x1de30>
  406224:	mov	x1, xzr
  406228:	mov	x25, x0
  40622c:	bl	42222c <ferror@plt+0x1e24c>
  406230:	mov	x0, x21
  406234:	bl	4039e0 <getc@plt>
  406238:	cmn	w0, #0x1
  40623c:	b.eq	406268 <ferror@plt+0x2288>  // b.none
  406240:	str	w26, [sp, #36]
  406244:	adrp	x26, 43c000 <ferror@plt+0x38020>
  406248:	mov	w22, w0
  40624c:	str	w23, [sp, #40]
  406250:	stur	x19, [x29, #-32]
  406254:	mov	w23, wzr
  406258:	mov	w19, wzr
  40625c:	add	x26, x26, #0xc8f
  406260:	stur	w24, [x29, #-36]
  406264:	b	406368 <ferror@plt+0x2388>
  406268:	adrp	x0, 43c000 <ferror@plt+0x38020>
  40626c:	add	x0, x0, #0xc2a
  406270:	mov	x1, x19
  406274:	bl	407818 <ferror@plt+0x3838>
  406278:	mov	w1, #0x1                   	// #1
  40627c:	mov	x0, x25
  406280:	bl	422054 <ferror@plt+0x1e074>
  406284:	mov	x0, x21
  406288:	bl	403790 <fclose@plt>
  40628c:	ldr	x0, [x20, #88]
  406290:	bl	40d8ec <ferror@plt+0x990c>
  406294:	ldr	x8, [x20, #80]
  406298:	str	x0, [x20, #88]
  40629c:	mov	x0, x8
  4062a0:	bl	40d8ec <ferror@plt+0x990c>
  4062a4:	str	x0, [x20, #80]
  4062a8:	mov	x0, x20
  4062ac:	ldp	x20, x19, [sp, #160]
  4062b0:	ldp	x22, x21, [sp, #144]
  4062b4:	ldp	x24, x23, [sp, #128]
  4062b8:	ldp	x26, x25, [sp, #112]
  4062bc:	ldp	x28, x27, [sp, #96]
  4062c0:	ldp	x29, x30, [sp, #80]
  4062c4:	add	sp, sp, #0xb0
  4062c8:	ret
  4062cc:	ldr	x0, [x20, #40]
  4062d0:	bl	40b1a8 <ferror@plt+0x71c8>
  4062d4:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4062d8:	add	x1, x1, #0x3b3
  4062dc:	mov	x19, x0
  4062e0:	bl	420700 <ferror@plt+0x1c720>
  4062e4:	mov	w23, w0
  4062e8:	mov	x0, x19
  4062ec:	bl	414260 <ferror@plt+0x10280>
  4062f0:	cbz	w23, 406890 <ferror@plt+0x28b0>
  4062f4:	ldr	x0, [x20, #96]
  4062f8:	mov	x1, x27
  4062fc:	bl	40c170 <ferror@plt+0x8190>
  406300:	cbz	x0, 4067e8 <ferror@plt+0x2808>
  406304:	ldur	x2, [x29, #-32]
  406308:	adrp	x0, 43c000 <ferror@plt+0x38020>
  40630c:	add	x0, x0, #0xd4b
  406310:	mov	x1, x27
  406314:	bl	407818 <ferror@plt+0x3838>
  406318:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40631c:	ldr	w8, [x8, #1472]
  406320:	cbnz	w8, 406e2c <ferror@plt+0x2e4c>
  406324:	mov	x0, x28
  406328:	bl	414260 <ferror@plt+0x10280>
  40632c:	mov	x0, x27
  406330:	bl	414260 <ferror@plt+0x10280>
  406334:	mov	x0, x25
  406338:	mov	x1, xzr
  40633c:	bl	42222c <ferror@plt+0x1e24c>
  406340:	mov	x0, x25
  406344:	mov	x1, xzr
  406348:	bl	42222c <ferror@plt+0x1e24c>
  40634c:	mov	x0, x21
  406350:	bl	4039e0 <getc@plt>
  406354:	mov	w22, w0
  406358:	mov	w23, wzr
  40635c:	cmn	w0, #0x1
  406360:	mov	w19, wzr
  406364:	b.eq	406278 <ferror@plt+0x2298>  // b.none
  406368:	cmp	w22, #0xa
  40636c:	cbz	w23, 4063ac <ferror@plt+0x23cc>
  406370:	b.eq	4063cc <ferror@plt+0x23ec>  // b.none
  406374:	cmp	w22, #0xd
  406378:	b.eq	4063cc <ferror@plt+0x23ec>  // b.none
  40637c:	cmp	w22, #0x23
  406380:	b.ne	406400 <ferror@plt+0x2420>  // b.any
  406384:	ldp	x8, x10, [x25, #8]
  406388:	add	x9, x8, #0x1
  40638c:	cmp	x9, x10
  406390:	b.cs	406470 <ferror@plt+0x2490>  // b.hs, b.nlast
  406394:	ldr	x10, [x25]
  406398:	str	x9, [x25, #8]
  40639c:	mov	w9, #0x23                  	// #35
  4063a0:	mov	w23, wzr
  4063a4:	strb	w9, [x10, x8]
  4063a8:	b	4064b0 <ferror@plt+0x24d0>
  4063ac:	b.eq	406438 <ferror@plt+0x2458>  // b.none
  4063b0:	cmp	w22, #0x23
  4063b4:	b.eq	40642c <ferror@plt+0x244c>  // b.none
  4063b8:	cmp	w22, #0x5c
  4063bc:	b.ne	406454 <ferror@plt+0x2474>  // b.any
  4063c0:	cmp	w19, #0x0
  4063c4:	cset	w23, eq  // eq = none
  4063c8:	b	4064d0 <ferror@plt+0x24f0>
  4063cc:	mov	x0, x21
  4063d0:	bl	4039e0 <getc@plt>
  4063d4:	cmp	w22, #0xd
  4063d8:	b.ne	4063e4 <ferror@plt+0x2404>  // b.any
  4063dc:	cmp	w0, #0xa
  4063e0:	b.eq	4064cc <ferror@plt+0x24ec>  // b.none
  4063e4:	cmp	w22, #0xa
  4063e8:	b.ne	4063f4 <ferror@plt+0x2414>  // b.any
  4063ec:	cmp	w0, #0xd
  4063f0:	b.eq	4064cc <ferror@plt+0x24ec>  // b.none
  4063f4:	mov	x1, x21
  4063f8:	bl	403c00 <ungetc@plt>
  4063fc:	b	4064cc <ferror@plt+0x24ec>
  406400:	ldp	x8, x10, [x25, #8]
  406404:	add	x9, x8, #0x1
  406408:	cmp	x9, x10
  40640c:	b.cs	406480 <ferror@plt+0x24a0>  // b.hs, b.nlast
  406410:	ldr	x10, [x25]
  406414:	str	x9, [x25, #8]
  406418:	mov	w9, #0x5c                  	// #92
  40641c:	strb	w9, [x10, x8]
  406420:	ldp	x8, x9, [x25]
  406424:	strb	wzr, [x8, x9]
  406428:	b	406490 <ferror@plt+0x24b0>
  40642c:	mov	w23, wzr
  406430:	mov	w19, #0x1                   	// #1
  406434:	b	4064d0 <ferror@plt+0x24f0>
  406438:	mov	x0, x21
  40643c:	bl	4039e0 <getc@plt>
  406440:	cmp	w0, #0xd
  406444:	b.eq	406524 <ferror@plt+0x2544>  // b.none
  406448:	mov	x1, x21
  40644c:	bl	403c00 <ungetc@plt>
  406450:	b	406524 <ferror@plt+0x2544>
  406454:	cbnz	w19, 4064cc <ferror@plt+0x24ec>
  406458:	ldp	x8, x10, [x25, #8]
  40645c:	add	x9, x8, #0x1
  406460:	cmp	x9, x10
  406464:	b.cs	4067bc <ferror@plt+0x27dc>  // b.hs, b.nlast
  406468:	mov	w19, wzr
  40646c:	b	4064a0 <ferror@plt+0x24c0>
  406470:	mov	x1, #0xffffffffffffffff    	// #-1
  406474:	mov	w2, #0x23                  	// #35
  406478:	mov	x0, x25
  40647c:	b	4064c8 <ferror@plt+0x24e8>
  406480:	mov	x1, #0xffffffffffffffff    	// #-1
  406484:	mov	w2, #0x5c                  	// #92
  406488:	mov	x0, x25
  40648c:	bl	4229d8 <ferror@plt+0x1e9f8>
  406490:	ldp	x8, x10, [x25, #8]
  406494:	add	x9, x8, #0x1
  406498:	cmp	x9, x10
  40649c:	b.cs	4064bc <ferror@plt+0x24dc>  // b.hs, b.nlast
  4064a0:	ldr	x10, [x25]
  4064a4:	mov	w23, wzr
  4064a8:	str	x9, [x25, #8]
  4064ac:	strb	w22, [x10, x8]
  4064b0:	ldp	x8, x9, [x25]
  4064b4:	strb	wzr, [x8, x9]
  4064b8:	b	4064d0 <ferror@plt+0x24f0>
  4064bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4064c0:	mov	x0, x25
  4064c4:	mov	w2, w22
  4064c8:	bl	4229d8 <ferror@plt+0x1e9f8>
  4064cc:	mov	w23, wzr
  4064d0:	mov	x0, x21
  4064d4:	bl	4039e0 <getc@plt>
  4064d8:	mov	w22, w0
  4064dc:	cmn	w0, #0x1
  4064e0:	b.ne	406368 <ferror@plt+0x2388>  // b.any
  4064e4:	cbz	w23, 406524 <ferror@plt+0x2544>
  4064e8:	ldp	x8, x10, [x25, #8]
  4064ec:	add	x9, x8, #0x1
  4064f0:	cmp	x9, x10
  4064f4:	b.cs	406514 <ferror@plt+0x2534>  // b.hs, b.nlast
  4064f8:	ldr	x10, [x25]
  4064fc:	str	x9, [x25, #8]
  406500:	mov	w9, #0x5c                  	// #92
  406504:	strb	w9, [x10, x8]
  406508:	ldp	x8, x9, [x25]
  40650c:	strb	wzr, [x8, x9]
  406510:	b	406524 <ferror@plt+0x2544>
  406514:	mov	x1, #0xffffffffffffffff    	// #-1
  406518:	mov	w2, #0x5c                  	// #92
  40651c:	mov	x0, x25
  406520:	bl	4229d8 <ferror@plt+0x1e9f8>
  406524:	ldr	x19, [x25]
  406528:	mov	x0, x26
  40652c:	mov	x1, x19
  406530:	bl	407734 <ferror@plt+0x3754>
  406534:	mov	x0, x19
  406538:	bl	406ed4 <ferror@plt+0x2ef4>
  40653c:	ldrb	w8, [x0]
  406540:	mov	x28, x0
  406544:	cbz	w8, 4065d4 <ferror@plt+0x25f4>
  406548:	add	x19, x28, #0x1
  40654c:	mov	x22, x28
  406550:	b	40655c <ferror@plt+0x257c>
  406554:	ldrb	w8, [x22, #1]!
  406558:	add	x19, x19, #0x1
  40655c:	sub	w10, w8, #0x30
  406560:	and	w9, w8, #0xffffffdf
  406564:	and	w10, w10, #0xff
  406568:	cmp	w10, #0xa
  40656c:	sub	w9, w9, #0x41
  406570:	b.cc	406554 <ferror@plt+0x2574>  // b.lo, b.ul, b.last
  406574:	and	w9, w9, #0xff
  406578:	cmp	w9, #0x1a
  40657c:	b.cc	406554 <ferror@plt+0x2574>  // b.lo, b.ul, b.last
  406580:	and	w8, w8, #0xff
  406584:	cmp	w8, #0x5f
  406588:	b.eq	406554 <ferror@plt+0x2574>  // b.none
  40658c:	cmp	w8, #0x2e
  406590:	b.eq	406554 <ferror@plt+0x2574>  // b.none
  406594:	sub	x1, x22, x28
  406598:	mov	x0, x28
  40659c:	bl	41f90c <ferror@plt+0x1b92c>
  4065a0:	ldrb	w23, [x22]
  4065a4:	mov	x27, x0
  4065a8:	cbz	w23, 406324 <ferror@plt+0x2344>
  4065ac:	bl	403b60 <__ctype_b_loc@plt>
  4065b0:	ldr	x8, [x0]
  4065b4:	mov	x24, x0
  4065b8:	and	x9, x23, #0xff
  4065bc:	ldrh	w9, [x8, x9, lsl #1]
  4065c0:	tbz	w9, #13, 4065dc <ferror@plt+0x25fc>
  4065c4:	ldrb	w23, [x22, #1]!
  4065c8:	add	x19, x19, #0x1
  4065cc:	cbnz	w23, 4065b8 <ferror@plt+0x25d8>
  4065d0:	b	406324 <ferror@plt+0x2344>
  4065d4:	mov	x27, x28
  4065d8:	b	40632c <ferror@plt+0x234c>
  4065dc:	and	w9, w23, #0xff
  4065e0:	cmp	w9, #0x3a
  4065e4:	b.eq	4066a8 <ferror@plt+0x26c8>  // b.none
  4065e8:	cmp	w9, #0x3d
  4065ec:	b.ne	406324 <ferror@plt+0x2344>  // b.any
  4065f0:	ldrb	w9, [x19]
  4065f4:	mov	x22, x19
  4065f8:	cbz	x9, 406608 <ferror@plt+0x2628>
  4065fc:	ldrh	w9, [x8, x9, lsl #1]
  406600:	add	x19, x22, #0x1
  406604:	tbnz	w9, #13, 4065f0 <ferror@plt+0x2610>
  406608:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40660c:	ldr	w8, [x8, #2360]
  406610:	cbz	w8, 4062f4 <ferror@plt+0x2314>
  406614:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  406618:	ldr	x23, [x8, #1480]
  40661c:	mov	x0, x27
  406620:	mov	x1, x23
  406624:	bl	403b30 <strcmp@plt>
  406628:	cbz	w0, 4062cc <ferror@plt+0x22ec>
  40662c:	ldr	x24, [x20, #136]
  406630:	cbz	x24, 4062f4 <ferror@plt+0x2314>
  406634:	ldrb	w8, [x24]
  406638:	cbz	w8, 4062f4 <ferror@plt+0x2314>
  40663c:	mov	x0, x24
  406640:	bl	403510 <strlen@plt>
  406644:	mov	x19, x0
  406648:	mov	x0, x22
  40664c:	mov	x1, x24
  406650:	mov	x2, x19
  406654:	bl	403880 <strncmp@plt>
  406658:	cbnz	w0, 4062f4 <ferror@plt+0x2314>
  40665c:	ldrb	w8, [x22, x19]
  406660:	cmp	w8, #0x2f
  406664:	b.ne	4062f4 <ferror@plt+0x2314>  // b.any
  406668:	ldr	x0, [x20, #96]
  40666c:	mov	x1, x23
  406670:	bl	40c170 <ferror@plt+0x8190>
  406674:	ldr	x8, [x20, #136]
  406678:	mov	x19, x0
  40667c:	mov	x0, x8
  406680:	bl	403510 <strlen@plt>
  406684:	add	x1, x22, x0
  406688:	mov	x0, x19
  40668c:	mov	x2, xzr
  406690:	bl	41fab0 <ferror@plt+0x1bad0>
  406694:	mov	x22, x0
  406698:	mov	x0, x28
  40669c:	bl	414260 <ferror@plt+0x10280>
  4066a0:	mov	x28, x22
  4066a4:	b	4062f4 <ferror@plt+0x2314>
  4066a8:	ldrb	w9, [x19]
  4066ac:	mov	x22, x19
  4066b0:	cbz	x9, 4066c0 <ferror@plt+0x26e0>
  4066b4:	ldrh	w9, [x8, x9, lsl #1]
  4066b8:	add	x19, x22, #0x1
  4066bc:	tbnz	w9, #13, 4066a8 <ferror@plt+0x26c8>
  4066c0:	adrp	x1, 43c000 <ferror@plt+0x38020>
  4066c4:	mov	x0, x27
  4066c8:	add	x1, x1, #0xc9a
  4066cc:	bl	403b30 <strcmp@plt>
  4066d0:	cbz	w0, 4067d4 <ferror@plt+0x27f4>
  4066d4:	adrp	x1, 43c000 <ferror@plt+0x38020>
  4066d8:	mov	x0, x27
  4066dc:	add	x1, x1, #0xc9f
  4066e0:	bl	403b30 <strcmp@plt>
  4066e4:	cbz	w0, 40682c <ferror@plt+0x284c>
  4066e8:	adrp	x1, 43c000 <ferror@plt+0x38020>
  4066ec:	mov	x0, x27
  4066f0:	add	x1, x1, #0xcab
  4066f4:	bl	403b30 <strcmp@plt>
  4066f8:	cbz	w0, 406840 <ferror@plt+0x2860>
  4066fc:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406700:	mov	x0, x27
  406704:	add	x1, x1, #0xcb3
  406708:	bl	403b30 <strcmp@plt>
  40670c:	cbz	w0, 406874 <ferror@plt+0x2894>
  406710:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406714:	mov	x0, x27
  406718:	add	x1, x1, #0xcc4
  40671c:	bl	403b30 <strcmp@plt>
  406720:	cbz	w0, 406940 <ferror@plt+0x2960>
  406724:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406728:	mov	x0, x27
  40672c:	add	x1, x1, #0xccd
  406730:	bl	403b30 <strcmp@plt>
  406734:	ldur	w8, [x29, #-36]
  406738:	orr	w8, w0, w8
  40673c:	cbz	w8, 406974 <ferror@plt+0x2994>
  406740:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406744:	mov	x0, x27
  406748:	add	x1, x1, #0xcda
  40674c:	bl	403b30 <strcmp@plt>
  406750:	cbz	w0, 4069b8 <ferror@plt+0x29d8>
  406754:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406758:	mov	x0, x27
  40675c:	add	x1, x1, #0xcdf
  406760:	bl	403b30 <strcmp@plt>
  406764:	cbz	w0, 406998 <ferror@plt+0x29b8>
  406768:	adrp	x1, 43c000 <ferror@plt+0x38020>
  40676c:	mov	x0, x27
  406770:	add	x1, x1, #0xce6
  406774:	bl	403b30 <strcmp@plt>
  406778:	cbz	w0, 406998 <ferror@plt+0x29b8>
  40677c:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406780:	mov	x0, x27
  406784:	add	x1, x1, #0xced
  406788:	bl	403b30 <strcmp@plt>
  40678c:	cbz	w0, 406ce8 <ferror@plt+0x2d08>
  406790:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406794:	mov	x0, x27
  406798:	add	x1, x1, #0xcf7
  40679c:	bl	403b30 <strcmp@plt>
  4067a0:	cbz	w0, 406d2c <ferror@plt+0x2d4c>
  4067a4:	ldur	x2, [x29, #-32]
  4067a8:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4067ac:	add	x0, x0, #0xcfb
  4067b0:	mov	x1, x27
  4067b4:	bl	407734 <ferror@plt+0x3754>
  4067b8:	b	406324 <ferror@plt+0x2344>
  4067bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4067c0:	mov	x0, x25
  4067c4:	mov	w2, w22
  4067c8:	bl	4229d8 <ferror@plt+0x1e9f8>
  4067cc:	mov	w19, wzr
  4067d0:	b	4064cc <ferror@plt+0x24ec>
  4067d4:	ldr	x8, [x20, #8]
  4067d8:	cbz	x8, 40685c <ferror@plt+0x287c>
  4067dc:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4067e0:	add	x0, x0, #0xdd2
  4067e4:	b	406850 <ferror@plt+0x2870>
  4067e8:	mov	x0, x27
  4067ec:	bl	41f868 <ferror@plt+0x1b888>
  4067f0:	ldur	x2, [x29, #-32]
  4067f4:	mov	x19, x0
  4067f8:	mov	x0, x20
  4067fc:	mov	x1, x22
  406800:	bl	407098 <ferror@plt+0x30b8>
  406804:	mov	x22, x0
  406808:	adrp	x0, 43c000 <ferror@plt+0x38020>
  40680c:	add	x0, x0, #0xd7a
  406810:	mov	x1, x19
  406814:	mov	x2, x22
  406818:	bl	407734 <ferror@plt+0x3754>
  40681c:	ldr	x0, [x20, #96]
  406820:	mov	x1, x19
  406824:	mov	x2, x22
  406828:	b	406920 <ferror@plt+0x2940>
  40682c:	ldr	x8, [x20, #24]
  406830:	cbz	x8, 406928 <ferror@plt+0x2948>
  406834:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406838:	add	x0, x0, #0xdf3
  40683c:	b	406850 <ferror@plt+0x2870>
  406840:	ldr	x8, [x20, #16]
  406844:	cbz	x8, 40695c <ferror@plt+0x297c>
  406848:	adrp	x0, 43c000 <ferror@plt+0x38020>
  40684c:	add	x0, x0, #0xe1b
  406850:	ldur	x1, [x29, #-32]
  406854:	bl	407818 <ferror@plt+0x3838>
  406858:	b	406318 <ferror@plt+0x2338>
  40685c:	ldur	x2, [x29, #-32]
  406860:	mov	x0, x20
  406864:	mov	x1, x22
  406868:	bl	407098 <ferror@plt+0x30b8>
  40686c:	str	x0, [x20, #8]
  406870:	b	406324 <ferror@plt+0x2344>
  406874:	ldr	w8, [sp, #40]
  406878:	cbnz	w8, 406324 <ferror@plt+0x2344>
  40687c:	ldr	x8, [x20, #72]
  406880:	cbz	x8, 406a20 <ferror@plt+0x2a40>
  406884:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406888:	add	x0, x0, #0xe3f
  40688c:	b	406850 <ferror@plt+0x2870>
  406890:	mov	x0, x22
  406894:	bl	41f868 <ferror@plt+0x1b888>
  406898:	ldr	x8, [x20, #40]
  40689c:	str	x0, [x20, #136]
  4068a0:	mov	x0, x8
  4068a4:	bl	40b2b0 <ferror@plt+0x72d0>
  4068a8:	mov	x19, x0
  4068ac:	bl	40b2b0 <ferror@plt+0x72d0>
  4068b0:	mov	x22, x0
  4068b4:	mov	x0, x19
  4068b8:	bl	414260 <ferror@plt+0x10280>
  4068bc:	mov	x8, x22
  4068c0:	mov	w10, #0x2f                  	// #47
  4068c4:	b	4068d0 <ferror@plt+0x28f0>
  4068c8:	strb	w10, [x8]
  4068cc:	add	x8, x8, #0x1
  4068d0:	ldrb	w9, [x8]
  4068d4:	cmp	w9, #0x5c
  4068d8:	b.eq	4068c8 <ferror@plt+0x28e8>  // b.none
  4068dc:	cbnz	w9, 4068cc <ferror@plt+0x28ec>
  4068e0:	mov	x0, x22
  4068e4:	bl	406f9c <ferror@plt+0x2fbc>
  4068e8:	mov	x19, x0
  4068ec:	mov	x0, x22
  4068f0:	bl	414260 <ferror@plt+0x10280>
  4068f4:	mov	x0, x27
  4068f8:	bl	41f868 <ferror@plt+0x1b888>
  4068fc:	mov	x22, x0
  406900:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406904:	add	x0, x0, #0xd19
  406908:	mov	x1, x27
  40690c:	mov	x2, x19
  406910:	bl	407734 <ferror@plt+0x3754>
  406914:	ldr	x0, [x20, #96]
  406918:	mov	x1, x22
  40691c:	mov	x2, x19
  406920:	bl	40c3fc <ferror@plt+0x841c>
  406924:	b	406324 <ferror@plt+0x2344>
  406928:	ldur	x2, [x29, #-32]
  40692c:	mov	x0, x20
  406930:	mov	x1, x22
  406934:	bl	407098 <ferror@plt+0x30b8>
  406938:	str	x0, [x20, #24]
  40693c:	b	406324 <ferror@plt+0x2344>
  406940:	ldr	w8, [sp, #36]
  406944:	cbnz	w8, 406324 <ferror@plt+0x2344>
  406948:	ldr	x8, [x20, #56]
  40694c:	cbz	x8, 406ca4 <ferror@plt+0x2cc4>
  406950:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406954:	add	x0, x0, #0xe6c
  406958:	b	406850 <ferror@plt+0x2870>
  40695c:	ldur	x2, [x29, #-32]
  406960:	mov	x0, x20
  406964:	mov	x1, x22
  406968:	bl	407098 <ferror@plt+0x30b8>
  40696c:	str	x0, [x20, #16]
  406970:	b	406324 <ferror@plt+0x2344>
  406974:	ldr	w8, [x20, #132]
  406978:	stur	xzr, [x29, #-8]
  40697c:	stur	wzr, [x29, #-12]
  406980:	stur	xzr, [x29, #-24]
  406984:	cmp	w8, #0x1
  406988:	b.lt	4069dc <ferror@plt+0x29fc>  // b.tstop
  40698c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406990:	add	x0, x0, #0xe91
  406994:	b	406850 <ferror@plt+0x2870>
  406998:	ldr	x8, [x20, #88]
  40699c:	stur	xzr, [x29, #-8]
  4069a0:	stur	wzr, [x29, #-12]
  4069a4:	stur	xzr, [x29, #-24]
  4069a8:	cbz	x8, 406a50 <ferror@plt+0x2a70>
  4069ac:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4069b0:	add	x0, x0, #0xf66
  4069b4:	b	406850 <ferror@plt+0x2870>
  4069b8:	ldr	w8, [x20, #128]
  4069bc:	stur	xzr, [x29, #-8]
  4069c0:	stur	wzr, [x29, #-12]
  4069c4:	stur	xzr, [x29, #-24]
  4069c8:	cmp	w8, #0x1
  4069cc:	b.lt	406c30 <ferror@plt+0x2c50>  // b.tstop
  4069d0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4069d4:	add	x0, x0, #0xf0e
  4069d8:	b	406850 <ferror@plt+0x2870>
  4069dc:	ldur	x2, [x29, #-32]
  4069e0:	mov	x0, x20
  4069e4:	mov	x1, x22
  4069e8:	bl	407098 <ferror@plt+0x30b8>
  4069ec:	mov	x22, x0
  4069f0:	cbz	x0, 406c74 <ferror@plt+0x2c94>
  4069f4:	ldrb	w8, [x22]
  4069f8:	cbz	w8, 406c74 <ferror@plt+0x2c94>
  4069fc:	sub	x1, x29, #0xc
  406a00:	sub	x2, x29, #0x8
  406a04:	sub	x3, x29, #0x18
  406a08:	mov	x0, x22
  406a0c:	bl	41ce44 <ferror@plt+0x18e64>
  406a10:	cbz	w0, 406d78 <ferror@plt+0x2d98>
  406a14:	ldur	w1, [x29, #-12]
  406a18:	ldur	x2, [x29, #-8]
  406a1c:	b	406c7c <ferror@plt+0x2c9c>
  406a20:	mov	x1, x22
  406a24:	ldur	x22, [x29, #-32]
  406a28:	mov	x0, x20
  406a2c:	mov	x2, x22
  406a30:	bl	407098 <ferror@plt+0x30b8>
  406a34:	mov	x19, x0
  406a38:	mov	x0, x20
  406a3c:	mov	x1, x19
  406a40:	mov	x2, x22
  406a44:	bl	405b6c <ferror@plt+0x1b8c>
  406a48:	str	x0, [x20, #64]
  406a4c:	b	406d6c <ferror@plt+0x2d8c>
  406a50:	ldur	x2, [x29, #-32]
  406a54:	mov	x0, x20
  406a58:	mov	x1, x22
  406a5c:	bl	407098 <ferror@plt+0x30b8>
  406a60:	str	x0, [sp, #16]
  406a64:	cbz	x0, 406cd4 <ferror@plt+0x2cf4>
  406a68:	ldr	x8, [sp, #16]
  406a6c:	ldrb	w8, [x8]
  406a70:	cbz	w8, 406cd4 <ferror@plt+0x2cf4>
  406a74:	ldr	x0, [sp, #16]
  406a78:	sub	x1, x29, #0xc
  406a7c:	sub	x2, x29, #0x8
  406a80:	sub	x3, x29, #0x18
  406a84:	bl	41ce44 <ferror@plt+0x18e64>
  406a88:	cbz	w0, 406da0 <ferror@plt+0x2dc0>
  406a8c:	ldur	w8, [x29, #-12]
  406a90:	cmp	w8, #0x1
  406a94:	b.lt	406cd4 <ferror@plt+0x2cf4>  // b.tstop
  406a98:	mov	w23, wzr
  406a9c:	b	406aec <ferror@plt+0x2b0c>
  406aa0:	ldr	x19, [sp, #24]
  406aa4:	adrp	x0, 43d000 <ferror@plt+0x39020>
  406aa8:	mov	w8, #0x8                   	// #8
  406aac:	add	x0, x0, #0xa7a
  406ab0:	mov	x2, xzr
  406ab4:	strb	w8, [x19]
  406ab8:	bl	41fab0 <ferror@plt+0x1bad0>
  406abc:	ldr	x8, [x20, #88]
  406ac0:	str	x0, [x19, #8]
  406ac4:	mov	x1, x19
  406ac8:	mov	x0, x8
  406acc:	bl	40d2a8 <ferror@plt+0x92c8>
  406ad0:	str	x0, [x20, #88]
  406ad4:	mov	x0, x22
  406ad8:	bl	414260 <ferror@plt+0x10280>
  406adc:	ldur	w8, [x29, #-12]
  406ae0:	add	w23, w23, #0x1
  406ae4:	cmp	w23, w8
  406ae8:	b.ge	406cd4 <ferror@plt+0x2cf4>  // b.tcont
  406aec:	mov	w0, #0x10                  	// #16
  406af0:	bl	4140ec <ferror@plt+0x1010c>
  406af4:	ldur	x8, [x29, #-8]
  406af8:	str	x0, [sp, #24]
  406afc:	ldr	x8, [x8, w23, sxtw #3]
  406b00:	mov	x0, x8
  406b04:	bl	406ed4 <ferror@plt+0x2ef4>
  406b08:	mov	x19, x0
  406b0c:	bl	406f9c <ferror@plt+0x2fbc>
  406b10:	mov	x22, x0
  406b14:	mov	x0, x19
  406b18:	bl	414260 <ferror@plt+0x10280>
  406b1c:	ldrb	w19, [x22]
  406b20:	cmp	w19, #0x2d
  406b24:	b.ne	406b5c <ferror@plt+0x2b7c>  // b.any
  406b28:	ldrb	w8, [x22, #1]
  406b2c:	cmp	w8, #0x49
  406b30:	b.ne	406b5c <ferror@plt+0x2b7c>  // b.any
  406b34:	mov	x1, x22
  406b38:	ldrb	w9, [x1, #2]!
  406b3c:	cbz	w9, 406aa0 <ferror@plt+0x2ac0>
  406b40:	ldr	x8, [x24]
  406b44:	and	x9, x9, #0xff
  406b48:	ldrh	w9, [x8, x9, lsl #1]
  406b4c:	tbz	w9, #13, 406aa0 <ferror@plt+0x2ac0>
  406b50:	ldrb	w9, [x1, #1]!
  406b54:	cbnz	w9, 406b44 <ferror@plt+0x2b64>
  406b58:	b	406aa0 <ferror@plt+0x2ac0>
  406b5c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406b60:	add	x0, x0, #0xfc2
  406b64:	mov	x1, x22
  406b68:	bl	403b30 <strcmp@plt>
  406b6c:	cbz	w0, 406b84 <ferror@plt+0x2ba4>
  406b70:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406b74:	add	x0, x0, #0xfcd
  406b78:	mov	x1, x22
  406b7c:	bl	403b30 <strcmp@plt>
  406b80:	cbnz	w0, 406c08 <ferror@plt+0x2c28>
  406b84:	ldur	w8, [x29, #-12]
  406b88:	sxtw	x9, w23
  406b8c:	add	x9, x9, #0x1
  406b90:	cmp	w9, w8
  406b94:	b.ge	406c08 <ferror@plt+0x2c28>  // b.tcont
  406b98:	ldur	x8, [x29, #-8]
  406b9c:	str	x9, [sp, #8]
  406ba0:	ldr	x0, [x8, x9, lsl #3]
  406ba4:	bl	406ed4 <ferror@plt+0x2ef4>
  406ba8:	str	x0, [sp]
  406bac:	bl	406f9c <ferror@plt+0x2fbc>
  406bb0:	ldr	x19, [sp, #24]
  406bb4:	mov	x23, x0
  406bb8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  406bbc:	mov	w8, #0x8                   	// #8
  406bc0:	mov	x0, x22
  406bc4:	add	x1, x1, #0x68
  406bc8:	mov	x2, x23
  406bcc:	mov	x3, xzr
  406bd0:	strb	w8, [x19]
  406bd4:	bl	41fab0 <ferror@plt+0x1bad0>
  406bd8:	ldr	x8, [x20, #88]
  406bdc:	str	x0, [x19, #8]
  406be0:	mov	x1, x19
  406be4:	mov	x0, x8
  406be8:	bl	40d2a8 <ferror@plt+0x92c8>
  406bec:	str	x0, [x20, #88]
  406bf0:	mov	x0, x23
  406bf4:	bl	414260 <ferror@plt+0x10280>
  406bf8:	ldr	x0, [sp]
  406bfc:	bl	414260 <ferror@plt+0x10280>
  406c00:	ldr	x23, [sp, #8]
  406c04:	b	406ad4 <ferror@plt+0x2af4>
  406c08:	cbz	w19, 406c24 <ferror@plt+0x2c44>
  406c0c:	ldr	x19, [sp, #24]
  406c10:	mov	w8, #0x10                  	// #16
  406c14:	mov	x0, x22
  406c18:	strb	w8, [x19]
  406c1c:	bl	41f868 <ferror@plt+0x1b888>
  406c20:	b	406abc <ferror@plt+0x2adc>
  406c24:	ldr	x0, [sp, #24]
  406c28:	bl	414260 <ferror@plt+0x10280>
  406c2c:	b	406ad4 <ferror@plt+0x2af4>
  406c30:	ldur	x2, [x29, #-32]
  406c34:	mov	x0, x20
  406c38:	mov	x1, x22
  406c3c:	bl	407098 <ferror@plt+0x30b8>
  406c40:	mov	x22, x0
  406c44:	cbz	x0, 406cfc <ferror@plt+0x2d1c>
  406c48:	ldrb	w8, [x22]
  406c4c:	cbz	w8, 406cfc <ferror@plt+0x2d1c>
  406c50:	sub	x1, x29, #0xc
  406c54:	sub	x2, x29, #0x8
  406c58:	sub	x3, x29, #0x18
  406c5c:	mov	x0, x22
  406c60:	bl	41ce44 <ferror@plt+0x18e64>
  406c64:	cbz	w0, 406db0 <ferror@plt+0x2dd0>
  406c68:	ldur	w1, [x29, #-12]
  406c6c:	ldur	x2, [x29, #-8]
  406c70:	b	406d04 <ferror@plt+0x2d24>
  406c74:	mov	x2, xzr
  406c78:	mov	w1, wzr
  406c7c:	mov	x0, x20
  406c80:	bl	40725c <ferror@plt+0x327c>
  406c84:	ldur	x0, [x29, #-8]
  406c88:	bl	4212b0 <ferror@plt+0x1d2d0>
  406c8c:	mov	x0, x22
  406c90:	bl	414260 <ferror@plt+0x10280>
  406c94:	ldr	w8, [x20, #132]
  406c98:	add	w8, w8, #0x1
  406c9c:	str	w8, [x20, #132]
  406ca0:	b	406324 <ferror@plt+0x2344>
  406ca4:	mov	x1, x22
  406ca8:	ldur	x22, [x29, #-32]
  406cac:	mov	x0, x20
  406cb0:	mov	x2, x22
  406cb4:	bl	407098 <ferror@plt+0x30b8>
  406cb8:	mov	x19, x0
  406cbc:	mov	x0, x20
  406cc0:	mov	x1, x19
  406cc4:	mov	x2, x22
  406cc8:	bl	405b6c <ferror@plt+0x1b8c>
  406ccc:	str	x0, [x20, #48]
  406cd0:	b	406d6c <ferror@plt+0x2d8c>
  406cd4:	ldur	x0, [x29, #-8]
  406cd8:	bl	4212b0 <ferror@plt+0x1d2d0>
  406cdc:	ldr	x0, [sp, #16]
  406ce0:	bl	414260 <ferror@plt+0x10280>
  406ce4:	b	406324 <ferror@plt+0x2344>
  406ce8:	ldr	x8, [x20, #112]
  406cec:	cbz	x8, 406d40 <ferror@plt+0x2d60>
  406cf0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406cf4:	add	x0, x0, #0xfd6
  406cf8:	b	406850 <ferror@plt+0x2870>
  406cfc:	mov	x2, xzr
  406d00:	mov	w1, wzr
  406d04:	mov	x0, x20
  406d08:	bl	40725c <ferror@plt+0x327c>
  406d0c:	mov	x0, x22
  406d10:	bl	414260 <ferror@plt+0x10280>
  406d14:	ldur	x0, [x29, #-8]
  406d18:	bl	4212b0 <ferror@plt+0x1d2d0>
  406d1c:	ldr	w8, [x20, #128]
  406d20:	add	w8, w8, #0x1
  406d24:	str	w8, [x20, #128]
  406d28:	b	406324 <ferror@plt+0x2344>
  406d2c:	ldr	x8, [x20, #32]
  406d30:	cbz	x8, 406d88 <ferror@plt+0x2da8>
  406d34:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406d38:	add	x0, x0, #0xffc
  406d3c:	b	406850 <ferror@plt+0x2870>
  406d40:	mov	x1, x22
  406d44:	ldur	x22, [x29, #-32]
  406d48:	mov	x0, x20
  406d4c:	mov	x2, x22
  406d50:	bl	407098 <ferror@plt+0x30b8>
  406d54:	mov	x19, x0
  406d58:	mov	x0, x20
  406d5c:	mov	x1, x19
  406d60:	mov	x2, x22
  406d64:	bl	405b6c <ferror@plt+0x1b8c>
  406d68:	str	x0, [x20, #112]
  406d6c:	mov	x0, x19
  406d70:	bl	414260 <ferror@plt+0x10280>
  406d74:	b	406324 <ferror@plt+0x2344>
  406d78:	ldur	x8, [x29, #-24]
  406d7c:	cbz	x8, 406dc8 <ferror@plt+0x2de8>
  406d80:	ldr	x1, [x8, #8]
  406d84:	b	406dd0 <ferror@plt+0x2df0>
  406d88:	ldur	x2, [x29, #-32]
  406d8c:	mov	x0, x20
  406d90:	mov	x1, x22
  406d94:	bl	407098 <ferror@plt+0x30b8>
  406d98:	str	x0, [x20, #32]
  406d9c:	b	406324 <ferror@plt+0x2344>
  406da0:	ldur	x8, [x29, #-24]
  406da4:	cbz	x8, 406df4 <ferror@plt+0x2e14>
  406da8:	ldr	x1, [x8, #8]
  406dac:	b	406dfc <ferror@plt+0x2e1c>
  406db0:	ldur	x8, [x29, #-24]
  406db4:	cbz	x8, 406e18 <ferror@plt+0x2e38>
  406db8:	ldr	x1, [x8, #8]
  406dbc:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406dc0:	add	x0, x0, #0xf2f
  406dc4:	b	406dd8 <ferror@plt+0x2df8>
  406dc8:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406dcc:	add	x1, x1, #0xc75
  406dd0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406dd4:	add	x0, x0, #0xeba
  406dd8:	bl	407818 <ferror@plt+0x3838>
  406ddc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  406de0:	ldr	w8, [x8, #1472]
  406de4:	cbnz	w8, 406e2c <ferror@plt+0x2e4c>
  406de8:	mov	x0, x22
  406dec:	bl	414260 <ferror@plt+0x10280>
  406df0:	b	406324 <ferror@plt+0x2344>
  406df4:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406df8:	add	x1, x1, #0xc75
  406dfc:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406e00:	add	x0, x0, #0xf89
  406e04:	bl	407818 <ferror@plt+0x3838>
  406e08:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  406e0c:	ldr	w8, [x8, #1472]
  406e10:	cbz	w8, 406cdc <ferror@plt+0x2cfc>
  406e14:	b	406e2c <ferror@plt+0x2e4c>
  406e18:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406e1c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406e20:	add	x1, x1, #0xc75
  406e24:	add	x0, x0, #0xf2f
  406e28:	b	406dd8 <ferror@plt+0x2df8>
  406e2c:	mov	w0, #0x1                   	// #1
  406e30:	bl	403540 <exit@plt>
  406e34:	stp	x29, x30, [sp, #-48]!
  406e38:	mov	x29, sp
  406e3c:	str	x21, [sp, #16]
  406e40:	stp	x20, x19, [sp, #32]
  406e44:	mov	x20, x1
  406e48:	str	xzr, [x29, #24]
  406e4c:	bl	40561c <ferror@plt+0x163c>
  406e50:	mov	x19, x0
  406e54:	cbz	x0, 406ec0 <ferror@plt+0x2ee0>
  406e58:	ldrb	w8, [x19]
  406e5c:	cmp	w8, #0x27
  406e60:	b.eq	406e6c <ferror@plt+0x2e8c>  // b.none
  406e64:	cmp	w8, #0x22
  406e68:	b.ne	406ec0 <ferror@plt+0x2ee0>  // b.any
  406e6c:	add	x1, x29, #0x18
  406e70:	mov	x0, x19
  406e74:	bl	41ca60 <ferror@plt+0x18a80>
  406e78:	cbz	x0, 406e90 <ferror@plt+0x2eb0>
  406e7c:	mov	x21, x0
  406e80:	mov	x0, x19
  406e84:	bl	414260 <ferror@plt+0x10280>
  406e88:	mov	x19, x21
  406e8c:	b	406ec0 <ferror@plt+0x2ee0>
  406e90:	ldr	x8, [x29, #24]
  406e94:	cbz	x8, 406ea0 <ferror@plt+0x2ec0>
  406e98:	ldr	x2, [x8, #8]
  406e9c:	b	406ea8 <ferror@plt+0x2ec8>
  406ea0:	adrp	x2, 43c000 <ferror@plt+0x38020>
  406ea4:	add	x2, x2, #0xc75
  406ea8:	adrp	x0, 43c000 <ferror@plt+0x38020>
  406eac:	add	x0, x0, #0xc51
  406eb0:	mov	x1, x20
  406eb4:	bl	407734 <ferror@plt+0x3754>
  406eb8:	add	x0, x29, #0x18
  406ebc:	bl	409694 <ferror@plt+0x56b4>
  406ec0:	mov	x0, x19
  406ec4:	ldp	x20, x19, [sp, #32]
  406ec8:	ldr	x21, [sp, #16]
  406ecc:	ldp	x29, x30, [sp], #48
  406ed0:	ret
  406ed4:	stp	x29, x30, [sp, #-64]!
  406ed8:	str	x23, [sp, #16]
  406edc:	stp	x22, x21, [sp, #32]
  406ee0:	stp	x20, x19, [sp, #48]
  406ee4:	mov	x29, sp
  406ee8:	cbz	x0, 406f70 <ferror@plt+0x2f90>
  406eec:	ldrb	w20, [x0]
  406ef0:	mov	x19, x0
  406ef4:	cbz	w20, 406f14 <ferror@plt+0x2f34>
  406ef8:	bl	403b60 <__ctype_b_loc@plt>
  406efc:	ldr	x8, [x0]
  406f00:	and	x9, x20, #0xff
  406f04:	ldrh	w9, [x8, x9, lsl #1]
  406f08:	tbz	w9, #13, 406f14 <ferror@plt+0x2f34>
  406f0c:	ldrb	w20, [x19, #1]!
  406f10:	cbnz	w20, 406f00 <ferror@plt+0x2f20>
  406f14:	mov	x0, x19
  406f18:	bl	403510 <strlen@plt>
  406f1c:	lsl	x8, x0, #32
  406f20:	sxtw	x21, w0
  406f24:	mov	x20, #0xffffffff00000000    	// #-4294967296
  406f28:	subs	x23, x21, #0x1
  406f2c:	mov	x22, x8
  406f30:	b.lt	406f54 <ferror@plt+0x2f74>  // b.tstop
  406f34:	bl	403b60 <__ctype_b_loc@plt>
  406f38:	add	x9, x19, x21
  406f3c:	ldr	x8, [x0]
  406f40:	ldurb	w9, [x9, #-1]
  406f44:	mov	x21, x23
  406f48:	ldrh	w9, [x8, x9, lsl #1]
  406f4c:	add	x8, x22, x20
  406f50:	tbnz	w9, #13, 406f28 <ferror@plt+0x2f48>
  406f54:	asr	x1, x22, #32
  406f58:	mov	x0, x19
  406f5c:	ldp	x20, x19, [sp, #48]
  406f60:	ldp	x22, x21, [sp, #32]
  406f64:	ldr	x23, [sp, #16]
  406f68:	ldp	x29, x30, [sp], #64
  406f6c:	b	41f90c <ferror@plt+0x1b92c>
  406f70:	adrp	x1, 43c000 <ferror@plt+0x38020>
  406f74:	adrp	x2, 43c000 <ferror@plt+0x38020>
  406f78:	add	x1, x1, #0xda6
  406f7c:	add	x2, x2, #0xdc6
  406f80:	bl	415310 <ferror@plt+0x11330>
  406f84:	ldp	x20, x19, [sp, #48]
  406f88:	ldp	x22, x21, [sp, #32]
  406f8c:	ldr	x23, [sp, #16]
  406f90:	mov	x0, xzr
  406f94:	ldp	x29, x30, [sp], #64
  406f98:	ret
  406f9c:	stp	x29, x30, [sp, #-64]!
  406fa0:	stp	x24, x23, [sp, #16]
  406fa4:	stp	x22, x21, [sp, #32]
  406fa8:	stp	x20, x19, [sp, #48]
  406fac:	mov	x29, sp
  406fb0:	mov	x20, x0
  406fb4:	bl	403510 <strlen@plt>
  406fb8:	add	x19, x0, #0xa
  406fbc:	mov	x0, x19
  406fc0:	bl	4140ec <ferror@plt+0x1010c>
  406fc4:	ldrb	w8, [x20]
  406fc8:	cbz	w8, 40707c <ferror@plt+0x309c>
  406fcc:	mov	x23, #0x1                   	// #1
  406fd0:	movk	x23, #0x36, lsl #16
  406fd4:	mov	x9, xzr
  406fd8:	add	x20, x20, #0x1
  406fdc:	mov	w21, #0x5c                  	// #92
  406fe0:	mov	w22, #0x1                   	// #1
  406fe4:	movk	x23, #0x4e, lsl #48
  406fe8:	b	406ff8 <ferror@plt+0x3018>
  406fec:	ldrb	w8, [x20], #1
  406ff0:	mov	x9, x24
  406ff4:	cbz	w8, 407080 <ferror@plt+0x30a0>
  406ff8:	and	w10, w8, #0xff
  406ffc:	cmp	w10, #0x24
  407000:	b.cc	407030 <ferror@plt+0x3050>  // b.lo, b.ul, b.last
  407004:	b.eq	407014 <ferror@plt+0x3034>  // b.none
  407008:	and	w10, w8, #0xff
  40700c:	cmp	w10, #0x28
  407010:	b.cc	407030 <ferror@plt+0x3050>  // b.lo, b.ul, b.last
  407014:	and	w10, w8, #0xff
  407018:	sub	w11, w10, #0x2a
  40701c:	cmp	w11, #0x36
  407020:	b.hi	407060 <ferror@plt+0x3080>  // b.pmore
  407024:	lsl	x11, x22, x11
  407028:	tst	x11, x23
  40702c:	b.eq	407060 <ferror@plt+0x3080>  // b.none
  407030:	strb	w21, [x0, x9]
  407034:	ldurb	w8, [x20, #-1]
  407038:	add	x9, x9, #0x1
  40703c:	strb	w8, [x0, x9]
  407040:	add	x8, x9, #0x3
  407044:	cmp	x8, x19
  407048:	add	x24, x9, #0x1
  40704c:	b.cc	406fec <ferror@plt+0x300c>  // b.lo, b.ul, b.last
  407050:	lsl	x19, x19, #1
  407054:	mov	x1, x19
  407058:	bl	414200 <ferror@plt+0x10220>
  40705c:	b	406fec <ferror@plt+0x300c>
  407060:	cmp	w10, #0x7e
  407064:	b.hi	407030 <ferror@plt+0x3050>  // b.pmore
  407068:	sub	w10, w8, #0x7b
  40706c:	and	w10, w10, #0xff
  407070:	cmp	w10, #0x2
  407074:	b.hi	40703c <ferror@plt+0x305c>  // b.pmore
  407078:	b	407030 <ferror@plt+0x3050>
  40707c:	mov	x24, xzr
  407080:	strb	wzr, [x0, x24]
  407084:	ldp	x20, x19, [sp, #48]
  407088:	ldp	x22, x21, [sp, #32]
  40708c:	ldp	x24, x23, [sp, #16]
  407090:	ldp	x29, x30, [sp], #64
  407094:	ret
  407098:	stp	x29, x30, [sp, #-96]!
  40709c:	stp	x20, x19, [sp, #80]
  4070a0:	mov	x20, x0
  4070a4:	mov	x0, x1
  4070a8:	stp	x28, x27, [sp, #16]
  4070ac:	stp	x26, x25, [sp, #32]
  4070b0:	stp	x24, x23, [sp, #48]
  4070b4:	stp	x22, x21, [sp, #64]
  4070b8:	mov	x29, sp
  4070bc:	mov	x19, x2
  4070c0:	bl	406ed4 <ferror@plt+0x2ef4>
  4070c4:	mov	x21, x0
  4070c8:	adrp	x0, 47d000 <ferror@plt+0x79020>
  4070cc:	add	x0, x0, #0x4cf
  4070d0:	bl	421e10 <ferror@plt+0x1de30>
  4070d4:	adrp	x23, 43d000 <ferror@plt+0x39020>
  4070d8:	mov	x22, x0
  4070dc:	add	x23, x23, #0x1c
  4070e0:	adrp	x26, 48e000 <ferror@plt+0x8a020>
  4070e4:	mov	w27, #0x24                  	// #36
  4070e8:	mov	x28, x21
  4070ec:	b	407108 <ferror@plt+0x3128>
  4070f0:	ldr	x10, [x22]
  4070f4:	str	x9, [x22, #8]
  4070f8:	add	x28, x28, #0x1
  4070fc:	strb	w2, [x10, x8]
  407100:	ldp	x8, x9, [x22]
  407104:	strb	wzr, [x8, x9]
  407108:	ldrb	w2, [x28]
  40710c:	cmp	w2, #0x24
  407110:	b.eq	40711c <ferror@plt+0x313c>  // b.none
  407114:	cbnz	w2, 40715c <ferror@plt+0x317c>
  407118:	b	40721c <ferror@plt+0x323c>
  40711c:	ldrb	w8, [x28, #1]
  407120:	cmp	w8, #0x7b
  407124:	b.eq	407180 <ferror@plt+0x31a0>  // b.none
  407128:	cmp	w8, #0x24
  40712c:	b.ne	40715c <ferror@plt+0x317c>  // b.any
  407130:	ldp	x8, x10, [x22, #8]
  407134:	add	x9, x8, #0x1
  407138:	cmp	x9, x10
  40713c:	b.cs	407204 <ferror@plt+0x3224>  // b.hs, b.nlast
  407140:	ldr	x10, [x22]
  407144:	str	x9, [x22, #8]
  407148:	add	x28, x28, #0x2
  40714c:	strb	w27, [x10, x8]
  407150:	ldp	x8, x9, [x22]
  407154:	strb	wzr, [x8, x9]
  407158:	b	407108 <ferror@plt+0x3128>
  40715c:	ldp	x8, x10, [x22, #8]
  407160:	add	x9, x8, #0x1
  407164:	cmp	x9, x10
  407168:	b.cc	4070f0 <ferror@plt+0x3110>  // b.lo, b.ul, b.last
  40716c:	mov	x1, #0xffffffffffffffff    	// #-1
  407170:	mov	x0, x22
  407174:	bl	4229d8 <ferror@plt+0x1e9f8>
  407178:	add	x28, x28, #0x1
  40717c:	b	407108 <ferror@plt+0x3128>
  407180:	add	x0, x28, #0x2
  407184:	add	x28, x28, #0x1
  407188:	mov	w8, #0x24                  	// #36
  40718c:	ands	w8, w8, #0xff
  407190:	b.eq	4071a8 <ferror@plt+0x31c8>  // b.none
  407194:	cmp	w8, #0x7d
  407198:	b.eq	4071a8 <ferror@plt+0x31c8>  // b.none
  40719c:	ldrb	w8, [x28], #1
  4071a0:	ands	w8, w8, #0xff
  4071a4:	b.ne	407194 <ferror@plt+0x31b4>  // b.any
  4071a8:	mvn	x8, x0
  4071ac:	add	x1, x8, x28
  4071b0:	bl	41f90c <ferror@plt+0x1b92c>
  4071b4:	mov	x25, x0
  4071b8:	mov	x0, x20
  4071bc:	mov	x1, x25
  4071c0:	bl	40561c <ferror@plt+0x163c>
  4071c4:	mov	x24, x0
  4071c8:	cbnz	x0, 4071e4 <ferror@plt+0x3204>
  4071cc:	mov	x0, x23
  4071d0:	mov	x1, x25
  4071d4:	mov	x2, x19
  4071d8:	bl	407818 <ferror@plt+0x3838>
  4071dc:	ldr	w8, [x26, #1472]
  4071e0:	cbnz	w8, 407254 <ferror@plt+0x3274>
  4071e4:	mov	x0, x25
  4071e8:	bl	414260 <ferror@plt+0x10280>
  4071ec:	mov	x0, x22
  4071f0:	mov	x1, x24
  4071f4:	bl	422284 <ferror@plt+0x1e2a4>
  4071f8:	mov	x0, x24
  4071fc:	bl	414260 <ferror@plt+0x10280>
  407200:	b	407108 <ferror@plt+0x3128>
  407204:	mov	x1, #0xffffffffffffffff    	// #-1
  407208:	mov	w2, #0x24                  	// #36
  40720c:	mov	x0, x22
  407210:	bl	4229d8 <ferror@plt+0x1e9f8>
  407214:	add	x28, x28, #0x2
  407218:	b	407108 <ferror@plt+0x3128>
  40721c:	mov	x0, x21
  407220:	bl	414260 <ferror@plt+0x10280>
  407224:	ldr	x19, [x22]
  407228:	mov	x0, x22
  40722c:	mov	w1, wzr
  407230:	bl	422054 <ferror@plt+0x1e074>
  407234:	mov	x0, x19
  407238:	ldp	x20, x19, [sp, #80]
  40723c:	ldp	x22, x21, [sp, #64]
  407240:	ldp	x24, x23, [sp, #48]
  407244:	ldp	x26, x25, [sp, #32]
  407248:	ldp	x28, x27, [sp, #16]
  40724c:	ldp	x29, x30, [sp], #96
  407250:	ret
  407254:	mov	w0, #0x1                   	// #1
  407258:	bl	403540 <exit@plt>
  40725c:	stp	x29, x30, [sp, #-96]!
  407260:	cmp	w1, #0x1
  407264:	stp	x28, x27, [sp, #16]
  407268:	stp	x26, x25, [sp, #32]
  40726c:	stp	x24, x23, [sp, #48]
  407270:	stp	x22, x21, [sp, #64]
  407274:	stp	x20, x19, [sp, #80]
  407278:	mov	x29, sp
  40727c:	b.lt	407470 <ferror@plt+0x3490>  // b.tstop
  407280:	adrp	x26, 43c000 <ferror@plt+0x38020>
  407284:	mov	x19, x2
  407288:	mov	w20, w1
  40728c:	mov	x21, x0
  407290:	mov	w23, wzr
  407294:	add	x26, x26, #0xf03
  407298:	mov	w27, #0x4                   	// #4
  40729c:	b	4072d8 <ferror@plt+0x32f8>
  4072a0:	cbz	w24, 40741c <ferror@plt+0x343c>
  4072a4:	mov	x0, x22
  4072a8:	strb	w27, [x25]
  4072ac:	bl	41f868 <ferror@plt+0x1b888>
  4072b0:	str	x0, [x25, #8]
  4072b4:	ldr	x0, [x21, #80]
  4072b8:	mov	x1, x25
  4072bc:	bl	40d2a8 <ferror@plt+0x92c8>
  4072c0:	str	x0, [x21, #80]
  4072c4:	mov	x0, x22
  4072c8:	bl	414260 <ferror@plt+0x10280>
  4072cc:	add	w23, w23, #0x1
  4072d0:	cmp	w23, w20
  4072d4:	b.ge	407470 <ferror@plt+0x3490>  // b.tcont
  4072d8:	mov	w0, #0x10                  	// #16
  4072dc:	bl	4140ec <ferror@plt+0x1010c>
  4072e0:	ldr	x8, [x19, w23, sxtw #3]
  4072e4:	mov	x25, x0
  4072e8:	mov	x0, x8
  4072ec:	bl	406ed4 <ferror@plt+0x2ef4>
  4072f0:	mov	x24, x0
  4072f4:	bl	406f9c <ferror@plt+0x2fbc>
  4072f8:	mov	x22, x0
  4072fc:	mov	x0, x24
  407300:	bl	414260 <ferror@plt+0x10280>
  407304:	ldrb	w24, [x22]
  407308:	cmp	w24, #0x2d
  40730c:	b.ne	40738c <ferror@plt+0x33ac>  // b.any
  407310:	ldrb	w8, [x22, #1]
  407314:	cmp	w8, #0x4c
  407318:	b.eq	407428 <ferror@plt+0x3448>  // b.none
  40731c:	cmp	w8, #0x6c
  407320:	b.ne	40738c <ferror@plt+0x33ac>  // b.any
  407324:	adrp	x1, 43c000 <ferror@plt+0x38020>
  407328:	mov	w2, #0x5                   	// #5
  40732c:	mov	x0, x22
  407330:	add	x1, x1, #0xef9
  407334:	bl	403880 <strncmp@plt>
  407338:	cbz	w0, 40738c <ferror@plt+0x33ac>
  40733c:	mov	x24, x22
  407340:	ldrb	w28, [x24, #2]!
  407344:	cbz	w28, 407364 <ferror@plt+0x3384>
  407348:	bl	403b60 <__ctype_b_loc@plt>
  40734c:	ldr	x8, [x0]
  407350:	and	x9, x28, #0xff
  407354:	ldrh	w9, [x8, x9, lsl #1]
  407358:	tbz	w9, #13, 407364 <ferror@plt+0x3384>
  40735c:	ldrb	w28, [x24, #1]!
  407360:	cbnz	w28, 407350 <ferror@plt+0x3370>
  407364:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407368:	adrp	x2, 47d000 <ferror@plt+0x79020>
  40736c:	mov	w8, #0x1                   	// #1
  407370:	add	x0, x0, #0xa41
  407374:	mov	x1, x24
  407378:	add	x2, x2, #0x4cf
  40737c:	mov	x3, xzr
  407380:	strb	w8, [x25]
  407384:	bl	41fab0 <ferror@plt+0x1bad0>
  407388:	b	4072b0 <ferror@plt+0x32d0>
  40738c:	mov	x0, x26
  407390:	mov	x1, x22
  407394:	bl	403b30 <strcmp@plt>
  407398:	cbz	w0, 4073b0 <ferror@plt+0x33d0>
  40739c:	adrp	x0, 43c000 <ferror@plt+0x38020>
  4073a0:	add	x0, x0, #0xeff
  4073a4:	mov	x1, x22
  4073a8:	bl	403b30 <strcmp@plt>
  4073ac:	cbnz	w0, 4072a0 <ferror@plt+0x32c0>
  4073b0:	sxtw	x8, w23
  4073b4:	add	x28, x8, #0x1
  4073b8:	cmp	w28, w20
  4073bc:	b.ge	4072a0 <ferror@plt+0x32c0>  // b.tcont
  4073c0:	ldr	x0, [x19, x28, lsl #3]
  4073c4:	bl	406ed4 <ferror@plt+0x2ef4>
  4073c8:	mov	x24, x0
  4073cc:	bl	406f9c <ferror@plt+0x2fbc>
  4073d0:	mov	x23, x0
  4073d4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4073d8:	mov	x0, x22
  4073dc:	add	x1, x1, #0x68
  4073e0:	mov	x2, x23
  4073e4:	mov	x3, xzr
  4073e8:	strb	w27, [x25]
  4073ec:	bl	41fab0 <ferror@plt+0x1bad0>
  4073f0:	str	x0, [x25, #8]
  4073f4:	ldr	x0, [x21, #80]
  4073f8:	mov	x1, x25
  4073fc:	bl	40d2a8 <ferror@plt+0x92c8>
  407400:	str	x0, [x21, #80]
  407404:	mov	x0, x23
  407408:	bl	414260 <ferror@plt+0x10280>
  40740c:	mov	x0, x24
  407410:	bl	414260 <ferror@plt+0x10280>
  407414:	mov	w23, w28
  407418:	b	4072c4 <ferror@plt+0x32e4>
  40741c:	mov	x0, x25
  407420:	bl	414260 <ferror@plt+0x10280>
  407424:	b	4072c4 <ferror@plt+0x32e4>
  407428:	mov	x24, x22
  40742c:	ldrb	w28, [x24, #2]!
  407430:	cbz	w28, 407450 <ferror@plt+0x3470>
  407434:	bl	403b60 <__ctype_b_loc@plt>
  407438:	ldr	x8, [x0]
  40743c:	and	x9, x28, #0xff
  407440:	ldrh	w9, [x8, x9, lsl #1]
  407444:	tbz	w9, #13, 407450 <ferror@plt+0x3470>
  407448:	ldrb	w28, [x24, #1]!
  40744c:	cbnz	w28, 40743c <ferror@plt+0x345c>
  407450:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407454:	mov	w8, #0x2                   	// #2
  407458:	add	x0, x0, #0xa61
  40745c:	mov	x1, x24
  407460:	mov	x2, xzr
  407464:	strb	w8, [x25]
  407468:	bl	41fab0 <ferror@plt+0x1bad0>
  40746c:	b	4072b0 <ferror@plt+0x32d0>
  407470:	ldp	x20, x19, [sp, #80]
  407474:	ldp	x22, x21, [sp, #64]
  407478:	ldp	x24, x23, [sp, #48]
  40747c:	ldp	x26, x25, [sp, #32]
  407480:	ldp	x28, x27, [sp, #16]
  407484:	ldp	x29, x30, [sp], #96
  407488:	ret
  40748c:	stp	x29, x30, [sp, #-80]!
  407490:	str	x25, [sp, #16]
  407494:	stp	x24, x23, [sp, #32]
  407498:	stp	x22, x21, [sp, #48]
  40749c:	stp	x20, x19, [sp, #64]
  4074a0:	mov	x29, sp
  4074a4:	mov	x21, x1
  4074a8:	mov	x22, x0
  4074ac:	bl	403b30 <strcmp@plt>
  4074b0:	cbz	w0, 4076f8 <ferror@plt+0x3718>
  4074b4:	mov	x0, x22
  4074b8:	bl	403510 <strlen@plt>
  4074bc:	add	x9, x0, #0x10
  4074c0:	mov	x8, sp
  4074c4:	and	x9, x9, #0xfffffffffffffff0
  4074c8:	sub	x20, x8, x9
  4074cc:	mov	sp, x20
  4074d0:	mov	x0, x21
  4074d4:	bl	403510 <strlen@plt>
  4074d8:	add	x9, x0, #0x10
  4074dc:	mov	x8, sp
  4074e0:	and	x9, x9, #0xfffffffffffffff0
  4074e4:	sub	x19, x8, x9
  4074e8:	mov	sp, x19
  4074ec:	mov	x0, x20
  4074f0:	mov	x1, x22
  4074f4:	bl	403d30 <strcpy@plt>
  4074f8:	mov	x0, x19
  4074fc:	mov	x1, x21
  407500:	bl	403d30 <strcpy@plt>
  407504:	ldrb	w23, [x20]
  407508:	cbz	w23, 4076e4 <ferror@plt+0x3704>
  40750c:	ldrb	w24, [x19]
  407510:	tst	w24, #0xff
  407514:	b.eq	4076dc <ferror@plt+0x36fc>  // b.none
  407518:	bl	403b60 <__ctype_b_loc@plt>
  40751c:	ldr	x8, [x0]
  407520:	and	x9, x23, #0xff
  407524:	ldrh	w9, [x8, x9, lsl #1]
  407528:	tbnz	w9, #3, 40753c <ferror@plt+0x355c>
  40752c:	ldrb	w23, [x20, #1]!
  407530:	cbnz	w23, 407520 <ferror@plt+0x3540>
  407534:	mov	w25, #0x1                   	// #1
  407538:	b	407540 <ferror@plt+0x3560>
  40753c:	mov	w25, wzr
  407540:	mov	x21, x20
  407544:	bl	403b60 <__ctype_b_loc@plt>
  407548:	ldr	x8, [x0]
  40754c:	sub	x22, x19, #0x1
  407550:	and	x9, x24, #0xff
  407554:	ldrh	w9, [x8, x9, lsl #1]
  407558:	tbnz	w9, #3, 40756c <ferror@plt+0x358c>
  40755c:	ldrb	w24, [x19, #1]!
  407560:	add	x22, x22, #0x1
  407564:	cbnz	w24, 407550 <ferror@plt+0x3570>
  407568:	b	4076d4 <ferror@plt+0x36f4>
  40756c:	tbnz	w25, #0, 4076d4 <ferror@plt+0x36f4>
  407570:	bl	403b60 <__ctype_b_loc@plt>
  407574:	ldr	x8, [x0]
  407578:	and	x9, x23, #0xff
  40757c:	ldrh	w9, [x8, x9, lsl #1]
  407580:	tbnz	w9, #11, 4075cc <ferror@plt+0x35ec>
  407584:	tst	w23, #0xff
  407588:	mov	x20, x21
  40758c:	b.eq	407614 <ferror@plt+0x3634>  // b.none
  407590:	and	x9, x23, #0xff
  407594:	ldrh	w9, [x8, x9, lsl #1]
  407598:	tbz	w9, #10, 4075a4 <ferror@plt+0x35c4>
  40759c:	ldrb	w23, [x20, #1]!
  4075a0:	cbnz	w23, 407590 <ferror@plt+0x35b0>
  4075a4:	ldrb	w9, [x19]
  4075a8:	cbz	w9, 407624 <ferror@plt+0x3644>
  4075ac:	mov	x25, x19
  4075b0:	and	x9, x9, #0xff
  4075b4:	ldrh	w9, [x8, x9, lsl #1]
  4075b8:	tbz	w9, #10, 4075c4 <ferror@plt+0x35e4>
  4075bc:	ldrb	w9, [x25, #1]!
  4075c0:	cbnz	w9, 4075b0 <ferror@plt+0x35d0>
  4075c4:	mov	w8, wzr
  4075c8:	b	407644 <ferror@plt+0x3664>
  4075cc:	tst	w23, #0xff
  4075d0:	mov	x20, x21
  4075d4:	b.eq	40762c <ferror@plt+0x364c>  // b.none
  4075d8:	and	x9, x23, #0xff
  4075dc:	ldrh	w9, [x8, x9, lsl #1]
  4075e0:	tbz	w9, #11, 4075ec <ferror@plt+0x360c>
  4075e4:	ldrb	w23, [x20, #1]!
  4075e8:	cbnz	w23, 4075d8 <ferror@plt+0x35f8>
  4075ec:	ldrb	w9, [x19]
  4075f0:	cbz	w9, 40763c <ferror@plt+0x365c>
  4075f4:	mov	x25, x19
  4075f8:	and	x9, x9, #0xff
  4075fc:	ldrh	w9, [x8, x9, lsl #1]
  407600:	tbz	w9, #11, 40760c <ferror@plt+0x362c>
  407604:	ldrb	w9, [x25, #1]!
  407608:	cbnz	w9, 4075f8 <ferror@plt+0x3618>
  40760c:	mov	w8, #0x1                   	// #1
  407610:	b	407644 <ferror@plt+0x3664>
  407614:	mov	w23, wzr
  407618:	mov	x20, x21
  40761c:	ldrb	w9, [x19]
  407620:	cbnz	w9, 4075ac <ferror@plt+0x35cc>
  407624:	mov	w8, wzr
  407628:	b	407640 <ferror@plt+0x3660>
  40762c:	mov	w23, wzr
  407630:	mov	x20, x21
  407634:	ldrb	w9, [x19]
  407638:	cbnz	w9, 4075f4 <ferror@plt+0x3614>
  40763c:	mov	w8, #0x1                   	// #1
  407640:	mov	x25, x19
  407644:	ldrb	w24, [x25]
  407648:	cmp	x21, x20
  40764c:	strb	wzr, [x20]
  407650:	strb	wzr, [x25]
  407654:	b.eq	4076ec <ferror@plt+0x370c>  // b.none
  407658:	cmp	x25, x19
  40765c:	b.eq	407714 <ferror@plt+0x3734>  // b.none
  407660:	cbz	w8, 4076a8 <ferror@plt+0x36c8>
  407664:	sub	x21, x21, #0x1
  407668:	ldrb	w8, [x21, #1]!
  40766c:	cmp	w8, #0x30
  407670:	b.eq	407668 <ferror@plt+0x3688>  // b.none
  407674:	ldrb	w8, [x22, #1]!
  407678:	cmp	w8, #0x30
  40767c:	b.eq	407674 <ferror@plt+0x3694>  // b.none
  407680:	mov	x0, x21
  407684:	bl	403510 <strlen@plt>
  407688:	mov	x19, x0
  40768c:	mov	x0, x22
  407690:	bl	403510 <strlen@plt>
  407694:	cmp	x19, x0
  407698:	b.hi	4076dc <ferror@plt+0x36fc>  // b.pmore
  40769c:	cmp	x0, x19
  4076a0:	b.ls	4076ac <ferror@plt+0x36cc>  // b.plast
  4076a4:	b	4076ec <ferror@plt+0x370c>
  4076a8:	mov	x22, x19
  4076ac:	mov	x0, x21
  4076b0:	mov	x1, x22
  4076b4:	bl	403b30 <strcmp@plt>
  4076b8:	cbnz	w0, 407724 <ferror@plt+0x3744>
  4076bc:	strb	w23, [x20]
  4076c0:	and	w23, w23, #0xff
  4076c4:	mov	x19, x25
  4076c8:	strb	w24, [x25]
  4076cc:	cbnz	w23, 407510 <ferror@plt+0x3530>
  4076d0:	b	4076e8 <ferror@plt+0x3708>
  4076d4:	tst	w23, #0xff
  4076d8:	b.eq	4076e4 <ferror@plt+0x3704>  // b.none
  4076dc:	mov	w0, #0x1                   	// #1
  4076e0:	b	4076f8 <ferror@plt+0x3718>
  4076e4:	ldrb	w24, [x19]
  4076e8:	cbz	w24, 4076f4 <ferror@plt+0x3714>
  4076ec:	mov	w0, #0xffffffff            	// #-1
  4076f0:	b	4076f8 <ferror@plt+0x3718>
  4076f4:	mov	w0, wzr
  4076f8:	mov	sp, x29
  4076fc:	ldp	x20, x19, [sp, #64]
  407700:	ldp	x22, x21, [sp, #48]
  407704:	ldp	x24, x23, [sp, #32]
  407708:	ldr	x25, [sp, #16]
  40770c:	ldp	x29, x30, [sp], #80
  407710:	ret
  407714:	cmp	w8, #0x0
  407718:	mov	w8, #0x1                   	// #1
  40771c:	cneg	w0, w8, eq  // eq = none
  407720:	b	4076f8 <ferror@plt+0x3718>
  407724:	cmp	w0, #0x1
  407728:	mov	w8, #0xffffffff            	// #-1
  40772c:	cneg	w0, w8, ge  // ge = tcont
  407730:	b	4076f8 <ferror@plt+0x3718>
  407734:	sub	sp, sp, #0x130
  407738:	stp	x29, x30, [sp, #256]
  40773c:	add	x29, sp, #0x100
  407740:	str	x28, [sp, #272]
  407744:	stp	x20, x19, [sp, #288]
  407748:	stp	x1, x2, [x29, #-120]
  40774c:	stp	x3, x4, [x29, #-104]
  407750:	stp	x5, x6, [x29, #-88]
  407754:	stur	x7, [x29, #-72]
  407758:	stp	q0, q1, [sp]
  40775c:	stp	q2, q3, [sp, #32]
  407760:	stp	q4, q5, [sp, #64]
  407764:	stp	q6, q7, [sp, #96]
  407768:	cbz	x0, 407800 <ferror@plt+0x3820>
  40776c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407770:	ldr	w8, [x8, #2384]
  407774:	cbz	w8, 4077ec <ferror@plt+0x380c>
  407778:	mov	x8, #0xffffffffffffffc8    	// #-56
  40777c:	mov	x10, sp
  407780:	sub	x11, x29, #0x78
  407784:	movk	x8, #0xff80, lsl #32
  407788:	add	x9, x29, #0x30
  40778c:	add	x10, x10, #0x80
  407790:	add	x11, x11, #0x38
  407794:	stp	x10, x8, [x29, #-16]
  407798:	stp	x9, x11, [x29, #-32]
  40779c:	ldp	q0, q1, [x29, #-32]
  4077a0:	sub	x1, x29, #0x40
  4077a4:	stp	q0, q1, [x29, #-64]
  4077a8:	bl	41f9ec <ferror@plt+0x1ba0c>
  4077ac:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4077b0:	ldr	w8, [x8, #2388]
  4077b4:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  4077b8:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  4077bc:	add	x9, x9, #0x8f8
  4077c0:	add	x10, x10, #0x900
  4077c4:	cmp	w8, #0x0
  4077c8:	csel	x8, x9, x10, eq  // eq = none
  4077cc:	ldr	x19, [x8]
  4077d0:	mov	x20, x0
  4077d4:	mov	x1, x19
  4077d8:	bl	403530 <fputs@plt>
  4077dc:	mov	x0, x19
  4077e0:	bl	403d10 <fflush@plt>
  4077e4:	mov	x0, x20
  4077e8:	bl	414260 <ferror@plt+0x10280>
  4077ec:	ldp	x20, x19, [sp, #288]
  4077f0:	ldr	x28, [sp, #272]
  4077f4:	ldp	x29, x30, [sp, #256]
  4077f8:	add	sp, sp, #0x130
  4077fc:	ret
  407800:	adrp	x1, 43d000 <ferror@plt+0x39020>
  407804:	adrp	x2, 43d000 <ferror@plt+0x39020>
  407808:	add	x1, x1, #0x3f
  40780c:	add	x2, x2, #0x62
  407810:	bl	415310 <ferror@plt+0x11330>
  407814:	b	4077ec <ferror@plt+0x380c>
  407818:	sub	sp, sp, #0x130
  40781c:	stp	x29, x30, [sp, #256]
  407820:	add	x29, sp, #0x100
  407824:	str	x28, [sp, #272]
  407828:	stp	x20, x19, [sp, #288]
  40782c:	stp	x1, x2, [x29, #-120]
  407830:	stp	x3, x4, [x29, #-104]
  407834:	stp	x5, x6, [x29, #-88]
  407838:	stur	x7, [x29, #-72]
  40783c:	stp	q0, q1, [sp]
  407840:	stp	q2, q3, [sp, #32]
  407844:	stp	q4, q5, [sp, #64]
  407848:	stp	q6, q7, [sp, #96]
  40784c:	cbz	x0, 4078e4 <ferror@plt+0x3904>
  407850:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407854:	ldr	w8, [x8, #2392]
  407858:	cbz	w8, 4078d0 <ferror@plt+0x38f0>
  40785c:	mov	x8, #0xffffffffffffffc8    	// #-56
  407860:	mov	x10, sp
  407864:	sub	x11, x29, #0x78
  407868:	movk	x8, #0xff80, lsl #32
  40786c:	add	x9, x29, #0x30
  407870:	add	x10, x10, #0x80
  407874:	add	x11, x11, #0x38
  407878:	stp	x10, x8, [x29, #-16]
  40787c:	stp	x9, x11, [x29, #-32]
  407880:	ldp	q0, q1, [x29, #-32]
  407884:	sub	x1, x29, #0x40
  407888:	stp	q0, q1, [x29, #-64]
  40788c:	bl	41f9ec <ferror@plt+0x1ba0c>
  407890:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407894:	ldr	w8, [x8, #2388]
  407898:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  40789c:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  4078a0:	add	x9, x9, #0x8f8
  4078a4:	add	x10, x10, #0x900
  4078a8:	cmp	w8, #0x0
  4078ac:	csel	x8, x9, x10, eq  // eq = none
  4078b0:	ldr	x19, [x8]
  4078b4:	mov	x20, x0
  4078b8:	mov	x1, x19
  4078bc:	bl	403530 <fputs@plt>
  4078c0:	mov	x0, x19
  4078c4:	bl	403d10 <fflush@plt>
  4078c8:	mov	x0, x20
  4078cc:	bl	414260 <ferror@plt+0x10280>
  4078d0:	ldp	x20, x19, [sp, #288]
  4078d4:	ldr	x28, [sp, #272]
  4078d8:	ldp	x29, x30, [sp, #256]
  4078dc:	add	sp, sp, #0x130
  4078e0:	ret
  4078e4:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4078e8:	adrp	x2, 43d000 <ferror@plt+0x39020>
  4078ec:	add	x1, x1, #0x71
  4078f0:	add	x2, x2, #0x62
  4078f4:	bl	415310 <ferror@plt+0x11330>
  4078f8:	b	4078d0 <ferror@plt+0x38f0>
  4078fc:	adrp	x8, 444000 <ferror@plt+0x40020>
  407900:	add	x8, x8, #0x367
  407904:	mov	x1, x0
  407908:	mov	x0, x8
  40790c:	b	4166b4 <ferror@plt+0x126d4>
  407910:	sub	sp, sp, #0x80
  407914:	stp	x29, x30, [sp, #32]
  407918:	add	x29, sp, #0x20
  40791c:	stur	w0, [x29, #-4]
  407920:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407924:	add	x0, x0, #0x97
  407928:	stp	x28, x27, [sp, #48]
  40792c:	stp	x26, x25, [sp, #64]
  407930:	stp	x24, x23, [sp, #80]
  407934:	stp	x22, x21, [sp, #96]
  407938:	stp	x20, x19, [sp, #112]
  40793c:	stp	xzr, x1, [sp, #8]
  407940:	bl	403ef0 <getenv@plt>
  407944:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  407948:	cbz	x0, 407970 <ferror@plt+0x3990>
  40794c:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407950:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407954:	mov	w9, #0x1                   	// #1
  407958:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  40795c:	add	x0, x0, #0xad
  407960:	str	w9, [x8, #2384]
  407964:	str	w9, [x20, #2392]
  407968:	str	wzr, [x10, #2396]
  40796c:	bl	407734 <ferror@plt+0x3754>
  407970:	adrp	x8, 43d000 <ferror@plt+0x39020>
  407974:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407978:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  40797c:	add	x8, x8, #0x395
  407980:	add	x0, x0, #0xe1
  407984:	str	x8, [x19, #2376]
  407988:	bl	403ef0 <getenv@plt>
  40798c:	cbz	x0, 40799c <ferror@plt+0x39bc>
  407990:	adrp	x1, 440000 <ferror@plt+0x3c020>
  407994:	add	x1, x1, #0xf5d
  407998:	bl	404130 <ferror@plt+0x150>
  40799c:	adrp	x0, 43d000 <ferror@plt+0x39020>
  4079a0:	add	x0, x0, #0xf1
  4079a4:	bl	403ef0 <getenv@plt>
  4079a8:	cbnz	x0, 4079b0 <ferror@plt+0x39d0>
  4079ac:	ldr	x0, [x19, #2376]
  4079b0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4079b4:	add	x1, x1, #0xf5d
  4079b8:	bl	404130 <ferror@plt+0x150>
  4079bc:	adrp	x0, 43d000 <ferror@plt+0x39020>
  4079c0:	add	x0, x0, #0x103
  4079c4:	bl	403ef0 <getenv@plt>
  4079c8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4079cc:	str	x0, [x8, #2368]
  4079d0:	cbz	x0, 4079e4 <ferror@plt+0x3a04>
  4079d4:	mov	x1, x0
  4079d8:	adrp	x0, 43d000 <ferror@plt+0x39020>
  4079dc:	add	x0, x0, #0x11a
  4079e0:	b	4079f4 <ferror@plt+0x3a14>
  4079e4:	adrp	x0, 43d000 <ferror@plt+0x39020>
  4079e8:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4079ec:	add	x0, x0, #0x11a
  4079f0:	add	x1, x1, #0xd4
  4079f4:	bl	4054e4 <ferror@plt+0x1504>
  4079f8:	adrp	x0, 43d000 <ferror@plt+0x39020>
  4079fc:	add	x0, x0, #0x128
  407a00:	bl	403ef0 <getenv@plt>
  407a04:	cbz	x0, 407a18 <ferror@plt+0x3a38>
  407a08:	mov	x1, x0
  407a0c:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407a10:	add	x0, x0, #0x141
  407a14:	b	407a28 <ferror@plt+0x3a48>
  407a18:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407a1c:	adrp	x1, 43d000 <ferror@plt+0x39020>
  407a20:	add	x0, x0, #0x141
  407a24:	add	x1, x1, #0x151
  407a28:	bl	4054e4 <ferror@plt+0x1504>
  407a2c:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407a30:	add	x0, x0, #0x161
  407a34:	bl	403ef0 <getenv@plt>
  407a38:	cbz	x0, 407a54 <ferror@plt+0x3a74>
  407a3c:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407a40:	add	x0, x0, #0x180
  407a44:	bl	407734 <ferror@plt+0x3754>
  407a48:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407a4c:	mov	w9, #0x1                   	// #1
  407a50:	str	w9, [x8, #2328]
  407a54:	mov	x0, xzr
  407a58:	bl	4169e4 <ferror@plt+0x12a04>
  407a5c:	adrp	x1, 43d000 <ferror@plt+0x39020>
  407a60:	add	x1, x1, #0xc70
  407a64:	mov	x2, xzr
  407a68:	mov	x19, x0
  407a6c:	bl	416f48 <ferror@plt+0x12f68>
  407a70:	sub	x1, x29, #0x4
  407a74:	add	x2, sp, #0x10
  407a78:	add	x3, sp, #0x8
  407a7c:	mov	x0, x19
  407a80:	bl	4181b8 <ferror@plt+0x141d8>
  407a84:	cbz	w0, 407b1c <ferror@plt+0x3b3c>
  407a88:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407a8c:	ldrb	w8, [x8, #2400]
  407a90:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  407a94:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  407a98:	tbz	w8, #0, 407ae4 <ferror@plt+0x3b04>
  407a9c:	ldrb	w8, [x23, #2404]
  407aa0:	tbnz	w8, #0, 407af8 <ferror@plt+0x3b18>
  407aa4:	ldrb	w8, [x21, #2408]
  407aa8:	tbnz	w8, #0, 407af8 <ferror@plt+0x3b18>
  407aac:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  407ab0:	ldr	w1, [x22, #2396]
  407ab4:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407ab8:	add	x0, x0, #0x28d
  407abc:	bl	407734 <ferror@plt+0x3754>
  407ac0:	ldr	w8, [x22, #2396]
  407ac4:	cbz	w8, 407ad8 <ferror@plt+0x3af8>
  407ac8:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407acc:	add	x0, x0, #0x97
  407ad0:	bl	403ef0 <getenv@plt>
  407ad4:	cbz	x0, 407b40 <ferror@plt+0x3b60>
  407ad8:	mov	w8, #0x1                   	// #1
  407adc:	str	w8, [x20, #2392]
  407ae0:	b	407b10 <ferror@plt+0x3b30>
  407ae4:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407ae8:	add	x0, x0, #0x1b4
  407aec:	bl	407734 <ferror@plt+0x3754>
  407af0:	mov	w8, #0x1                   	// #1
  407af4:	strb	w8, [x23, #2404]
  407af8:	ldr	w1, [x20, #2392]
  407afc:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407b00:	add	x0, x0, #0x1e2
  407b04:	bl	407734 <ferror@plt+0x3754>
  407b08:	ldr	w8, [x20, #2392]
  407b0c:	cbz	w8, 407b44 <ferror@plt+0x3b64>
  407b10:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407b14:	add	x0, x0, #0x328
  407b18:	b	407b4c <ferror@plt+0x3b6c>
  407b1c:	ldr	x8, [sp, #8]
  407b20:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  407b24:	ldr	x0, [x9, #2296]
  407b28:	adrp	x1, 444000 <ferror@plt+0x40020>
  407b2c:	ldr	x2, [x8, #8]
  407b30:	add	x1, x1, #0x367
  407b34:	bl	403fa0 <fprintf@plt>
  407b38:	mov	w20, #0x1                   	// #1
  407b3c:	b	407c14 <ferror@plt+0x3c34>
  407b40:	str	wzr, [x20, #2392]
  407b44:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407b48:	add	x0, x0, #0x340
  407b4c:	bl	407734 <ferror@plt+0x3754>
  407b50:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  407b54:	ldr	w8, [x20, #2412]
  407b58:	cbz	w8, 407b64 <ferror@plt+0x3b84>
  407b5c:	bl	405a34 <ferror@plt+0x1a54>
  407b60:	b	407b68 <ferror@plt+0x3b88>
  407b64:	bl	405a40 <ferror@plt+0x1a60>
  407b68:	ldrb	w8, [x23, #2404]
  407b6c:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  407b70:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  407b74:	tbnz	w8, #0, 407b9c <ferror@plt+0x3bbc>
  407b78:	ldrb	w8, [x9, #2420]
  407b7c:	tbnz	w8, #0, 407b9c <ferror@plt+0x3bbc>
  407b80:	ldrb	w8, [x22, #2416]
  407b84:	and	w9, w8, #0x18
  407b88:	cbnz	w9, 407b9c <ferror@plt+0x3bbc>
  407b8c:	tst	w8, #0x7
  407b90:	b.eq	407ba8 <ferror@plt+0x3bc8>  // b.none
  407b94:	ldr	w10, [x20, #2412]
  407b98:	cbz	w10, 407ba8 <ferror@plt+0x3bc8>
  407b9c:	bl	405a6c <ferror@plt+0x1a8c>
  407ba0:	ldrb	w8, [x22, #2416]
  407ba4:	ldrb	w9, [x23, #2404]
  407ba8:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  407bac:	cbnz	w8, 407bc0 <ferror@plt+0x3be0>
  407bb0:	ldrb	w8, [x10, #2424]
  407bb4:	tbnz	w8, #0, 407bc0 <ferror@plt+0x3be0>
  407bb8:	tbnz	w9, #0, 407bc0 <ferror@plt+0x3be0>
  407bbc:	bl	405a5c <ferror@plt+0x1a7c>
  407bc0:	ldrb	w0, [x21, #2408]
  407bc4:	cmp	w0, #0x1
  407bc8:	b.ne	407bd4 <ferror@plt+0x3bf4>  // b.any
  407bcc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407bd0:	str	wzr, [x8, #1472]
  407bd4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407bd8:	ldrb	w8, [x8, #2428]
  407bdc:	cmp	w8, #0x1
  407be0:	b.ne	407bf8 <ferror@plt+0x3c18>  // b.any
  407be4:	adrp	x0, 43c000 <ferror@plt+0x38020>
  407be8:	add	x0, x0, #0x48d
  407bec:	bl	403ae0 <puts@plt>
  407bf0:	mov	w20, wzr
  407bf4:	b	407c14 <ferror@plt+0x3c34>
  407bf8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407bfc:	ldr	x1, [x8, #2432]
  407c00:	cbz	x1, 407c38 <ferror@plt+0x3c58>
  407c04:	adrp	x0, 43c000 <ferror@plt+0x38020>
  407c08:	add	x0, x0, #0x48d
  407c0c:	bl	405814 <ferror@plt+0x1834>
  407c10:	lsr	w20, w0, #31
  407c14:	mov	w0, w20
  407c18:	ldp	x20, x19, [sp, #112]
  407c1c:	ldp	x22, x21, [sp, #96]
  407c20:	ldp	x24, x23, [sp, #80]
  407c24:	ldp	x26, x25, [sp, #64]
  407c28:	ldp	x28, x27, [sp, #48]
  407c2c:	ldp	x29, x30, [sp, #32]
  407c30:	add	sp, sp, #0x80
  407c34:	ret
  407c38:	bl	4041f8 <ferror@plt+0x218>
  407c3c:	ldrb	w8, [x21, #2408]
  407c40:	cmp	w8, #0x1
  407c44:	b.ne	407c50 <ferror@plt+0x3c70>  // b.any
  407c48:	bl	405950 <ferror@plt+0x1970>
  407c4c:	b	407bf0 <ferror@plt+0x3c10>
  407c50:	adrp	x0, 47d000 <ferror@plt+0x79020>
  407c54:	add	x0, x0, #0x4cf
  407c58:	bl	421e10 <ferror@plt+0x1de30>
  407c5c:	ldur	w8, [x29, #-4]
  407c60:	mov	x20, x0
  407c64:	cmp	w8, #0x2
  407c68:	b.lt	407cac <ferror@plt+0x3ccc>  // b.tstop
  407c6c:	adrp	x21, 441000 <ferror@plt+0x3d020>
  407c70:	add	x21, x21, #0x68
  407c74:	ldr	x9, [sp, #16]
  407c78:	sub	w8, w8, #0x1
  407c7c:	stur	w8, [x29, #-4]
  407c80:	mov	x0, x20
  407c84:	add	x8, x9, #0x8
  407c88:	str	x8, [sp, #16]
  407c8c:	ldr	x1, [x9, #8]
  407c90:	bl	422284 <ferror@plt+0x1e2a4>
  407c94:	mov	x0, x20
  407c98:	mov	x1, x21
  407c9c:	bl	422284 <ferror@plt+0x1e2a4>
  407ca0:	ldur	w8, [x29, #-4]
  407ca4:	cmp	w8, #0x1
  407ca8:	b.gt	407c74 <ferror@plt+0x3c94>
  407cac:	mov	x0, x19
  407cb0:	bl	416a2c <ferror@plt+0x12a4c>
  407cb4:	ldr	x0, [x20]
  407cb8:	bl	420de0 <ferror@plt+0x1ce00>
  407cbc:	bl	420e68 <ferror@plt+0x1ce88>
  407cc0:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407cc4:	add	x0, x0, #0x359
  407cc8:	bl	403ef0 <getenv@plt>
  407ccc:	cbz	x0, 407d14 <ferror@plt+0x3d34>
  407cd0:	adrp	x1, 444000 <ferror@plt+0x40020>
  407cd4:	add	x1, x1, #0xf7d
  407cd8:	bl	4037d0 <fopen@plt>
  407cdc:	mov	x21, x0
  407ce0:	cbnz	x0, 407d18 <ferror@plt+0x3d38>
  407ce4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407ce8:	ldr	x19, [x8, #2296]
  407cec:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407cf0:	add	x0, x0, #0x359
  407cf4:	bl	403ef0 <getenv@plt>
  407cf8:	adrp	x1, 43d000 <ferror@plt+0x39020>
  407cfc:	mov	x2, x0
  407d00:	add	x1, x1, #0x368
  407d04:	mov	x0, x19
  407d08:	bl	403fa0 <fprintf@plt>
  407d0c:	mov	w0, #0x1                   	// #1
  407d10:	bl	403540 <exit@plt>
  407d14:	mov	x21, xzr
  407d18:	ldr	x1, [x20]
  407d1c:	adrp	x2, 43d000 <ferror@plt+0x39020>
  407d20:	add	x2, x2, #0xbca
  407d24:	mov	x0, xzr
  407d28:	bl	405b6c <ferror@plt+0x1b8c>
  407d2c:	cbz	x0, 40818c <ferror@plt+0x41ac>
  407d30:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  407d34:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  407d38:	add	x28, x28, #0x9b0
  407d3c:	mov	x19, x0
  407d40:	mov	x22, xzr
  407d44:	mov	w26, #0x1                   	// #1
  407d48:	add	x24, x24, #0x9b8
  407d4c:	mov	x27, x28
  407d50:	b	407d70 <ferror@plt+0x3d90>
  407d54:	mov	x0, x22
  407d58:	mov	x1, x28
  407d5c:	bl	40d2a8 <ferror@plt+0x92c8>
  407d60:	mov	x22, x0
  407d64:	ldr	x19, [x19, #8]
  407d68:	mov	x28, x27
  407d6c:	cbz	x19, 407ec0 <ferror@plt+0x3ee0>
  407d70:	ldr	x8, [x24]
  407d74:	ldr	x23, [x19]
  407d78:	cbz	x8, 407d88 <ferror@plt+0x3da8>
  407d7c:	mov	w25, #0x4                   	// #4
  407d80:	mov	x28, x24
  407d84:	b	407db4 <ferror@plt+0x3dd4>
  407d88:	ldr	x8, [x28]
  407d8c:	cbz	x8, 407d98 <ferror@plt+0x3db8>
  407d90:	mov	w25, #0x3                   	// #3
  407d94:	b	407db4 <ferror@plt+0x3dd4>
  407d98:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407d9c:	add	x8, x8, #0x9c0
  407da0:	ldr	x8, [x8]
  407da4:	cbz	x8, 407dcc <ferror@plt+0x3dec>
  407da8:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  407dac:	mov	w25, #0x2                   	// #2
  407db0:	add	x28, x28, #0x9c0
  407db4:	ldr	x0, [x23, #16]
  407db8:	bl	414260 <ferror@plt+0x10280>
  407dbc:	str	w25, [x23, #8]
  407dc0:	ldr	x0, [x28]
  407dc4:	bl	41f868 <ferror@plt+0x1b888>
  407dc8:	str	x0, [x23, #16]
  407dcc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407dd0:	ldr	w8, [x8, #2472]
  407dd4:	ldr	x0, [x23]
  407dd8:	cbz	w8, 407e28 <ferror@plt+0x3e48>
  407ddc:	bl	404e94 <ferror@plt+0xeb4>
  407de0:	mov	x28, x0
  407de4:	cbz	x21, 407e34 <ferror@plt+0x3e54>
  407de8:	ldr	x25, [x23]
  407dec:	cbz	x28, 407e94 <ferror@plt+0x3eb4>
  407df0:	ldr	w0, [x23, #8]
  407df4:	bl	40590c <ferror@plt+0x192c>
  407df8:	ldr	x8, [x23, #16]
  407dfc:	adrp	x9, 43d000 <ferror@plt+0x39020>
  407e00:	add	x9, x9, #0xc21
  407e04:	adrp	x1, 43d000 <ferror@plt+0x39020>
  407e08:	cmp	x8, #0x0
  407e0c:	mov	x3, x0
  407e10:	csel	x4, x9, x8, eq  // eq = none
  407e14:	mov	x0, x21
  407e18:	add	x1, x1, #0x38b
  407e1c:	mov	x2, x25
  407e20:	bl	403fa0 <fprintf@plt>
  407e24:	b	407e38 <ferror@plt+0x3e58>
  407e28:	bl	404424 <ferror@plt+0x444>
  407e2c:	mov	x28, x0
  407e30:	cbnz	x21, 407de8 <ferror@plt+0x3e08>
  407e34:	cbz	x28, 407ea8 <ferror@plt+0x3ec8>
  407e38:	ldr	w0, [x23, #8]
  407e3c:	ldr	x1, [x28, #16]
  407e40:	ldr	x2, [x23, #16]
  407e44:	bl	405818 <ferror@plt+0x1838>
  407e48:	cbnz	w0, 407d54 <ferror@plt+0x3d74>
  407e4c:	ldr	w0, [x23, #8]
  407e50:	ldr	x25, [x23]
  407e54:	bl	40590c <ferror@plt+0x192c>
  407e58:	ldr	x3, [x23, #16]
  407e5c:	ldp	x4, x5, [x28, #8]
  407e60:	mov	x2, x0
  407e64:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407e68:	add	x0, x0, #0xc3f
  407e6c:	mov	x1, x25
  407e70:	bl	407818 <ferror@plt+0x3838>
  407e74:	ldr	x2, [x28, #32]
  407e78:	cbz	x2, 407eb8 <ferror@plt+0x3ed8>
  407e7c:	ldr	x1, [x28, #8]
  407e80:	adrp	x0, 43c000 <ferror@plt+0x38020>
  407e84:	add	x0, x0, #0x866
  407e88:	bl	407818 <ferror@plt+0x3838>
  407e8c:	mov	w26, wzr
  407e90:	b	407d64 <ferror@plt+0x3d84>
  407e94:	adrp	x1, 43d000 <ferror@plt+0x39020>
  407e98:	mov	x0, x21
  407e9c:	add	x1, x1, #0xc13
  407ea0:	mov	x2, x25
  407ea4:	bl	403fa0 <fprintf@plt>
  407ea8:	ldr	x1, [x23]
  407eac:	adrp	x0, 43d000 <ferror@plt+0x39020>
  407eb0:	add	x0, x0, #0xc28
  407eb4:	bl	407818 <ferror@plt+0x3838>
  407eb8:	mov	w26, wzr
  407ebc:	b	407d64 <ferror@plt+0x3d84>
  407ec0:	mov	x0, x22
  407ec4:	bl	40d8ec <ferror@plt+0x990c>
  407ec8:	cbz	w26, 407f9c <ferror@plt+0x3fbc>
  407ecc:	mov	x19, x0
  407ed0:	cbz	x21, 407edc <ferror@plt+0x3efc>
  407ed4:	mov	x0, x21
  407ed8:	bl	403790 <fclose@plt>
  407edc:	mov	w1, #0x1                   	// #1
  407ee0:	mov	x0, x20
  407ee4:	bl	422054 <ferror@plt+0x1e074>
  407ee8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407eec:	ldrb	w8, [x8, #2404]
  407ef0:	mov	w20, wzr
  407ef4:	tbnz	w8, #0, 407c14 <ferror@plt+0x3c34>
  407ef8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407efc:	ldrb	w8, [x8, #2440]
  407f00:	tbnz	w8, #0, 407c14 <ferror@plt+0x3c34>
  407f04:	cbz	x19, 407f6c <ferror@plt+0x3f8c>
  407f08:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407f0c:	ldrb	w8, [x8, #2444]
  407f10:	cbz	w8, 407f6c <ferror@plt+0x3f8c>
  407f14:	adrp	x20, 425000 <ferror@plt+0x21020>
  407f18:	adrp	x21, 407000 <ferror@plt+0x3020>
  407f1c:	add	x20, x20, #0x5dc
  407f20:	add	x21, x21, #0x8fc
  407f24:	mov	x23, x19
  407f28:	ldr	x8, [x23]
  407f2c:	ldr	x0, [x8, #96]
  407f30:	cbz	x0, 407f58 <ferror@plt+0x3f78>
  407f34:	bl	40cfc0 <ferror@plt+0x8fe0>
  407f38:	mov	x1, x20
  407f3c:	bl	40dbbc <ferror@plt+0x9bdc>
  407f40:	mov	x1, x21
  407f44:	mov	x2, xzr
  407f48:	mov	x22, x0
  407f4c:	bl	40d1f0 <ferror@plt+0x9210>
  407f50:	mov	x0, x22
  407f54:	bl	40d184 <ferror@plt+0x91a4>
  407f58:	ldr	x23, [x23, #8]
  407f5c:	cbz	x23, 407f6c <ferror@plt+0x3f8c>
  407f60:	mov	w0, #0xa                   	// #10
  407f64:	bl	403f00 <putchar@plt>
  407f68:	b	407f28 <ferror@plt+0x3f48>
  407f6c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407f70:	ldrb	w8, [x8, #2448]
  407f74:	cmp	w8, #0x1
  407f78:	b.ne	407fa4 <ferror@plt+0x3fc4>  // b.any
  407f7c:	cbz	x19, 407f9c <ferror@plt+0x3fbc>
  407f80:	ldr	x0, [x19]
  407f84:	bl	408200 <ferror@plt+0x4220>
  407f88:	cbnz	w0, 407bf0 <ferror@plt+0x3c10>
  407f8c:	ldr	x19, [x19, #8]
  407f90:	mov	w20, #0x1                   	// #1
  407f94:	cbnz	x19, 407f80 <ferror@plt+0x3fa0>
  407f98:	b	407c14 <ferror@plt+0x3c34>
  407f9c:	mov	w20, #0x1                   	// #1
  407fa0:	b	407c14 <ferror@plt+0x3c34>
  407fa4:	cbz	x19, 407fcc <ferror@plt+0x3fec>
  407fa8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407fac:	ldrb	w8, [x8, #2452]
  407fb0:	cbz	w8, 407fcc <ferror@plt+0x3fec>
  407fb4:	mov	x20, x19
  407fb8:	ldr	x8, [x20]
  407fbc:	ldr	x0, [x8, #16]
  407fc0:	bl	403ae0 <puts@plt>
  407fc4:	ldr	x20, [x20, #8]
  407fc8:	cbnz	x20, 407fb8 <ferror@plt+0x3fd8>
  407fcc:	cbz	x19, 408024 <ferror@plt+0x4044>
  407fd0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  407fd4:	ldrb	w8, [x8, #2456]
  407fd8:	cbz	w8, 408024 <ferror@plt+0x4044>
  407fdc:	adrp	x20, 43d000 <ferror@plt+0x39020>
  407fe0:	add	x20, x20, #0x382
  407fe4:	mov	x21, x19
  407fe8:	b	407ff4 <ferror@plt+0x4014>
  407fec:	ldr	x21, [x21, #8]
  407ff0:	cbz	x21, 408024 <ferror@plt+0x4044>
  407ff4:	ldr	x8, [x21]
  407ff8:	ldr	x1, [x8]
  407ffc:	ldrb	w9, [x1]
  408000:	cmp	w9, #0x2f
  408004:	b.ne	408010 <ferror@plt+0x4030>  // b.any
  408008:	add	x1, x1, #0x1
  40800c:	b	407ffc <ferror@plt+0x401c>
  408010:	cbz	w9, 407fec <ferror@plt+0x400c>
  408014:	ldr	x2, [x8, #16]
  408018:	mov	x0, x20
  40801c:	bl	403ec0 <printf@plt>
  408020:	b	407fec <ferror@plt+0x400c>
  408024:	cbz	x19, 4080b8 <ferror@plt+0x40d8>
  408028:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40802c:	ldrb	w8, [x8, #2424]
  408030:	cbz	w8, 4080b8 <ferror@plt+0x40d8>
  408034:	adrp	x20, 43d000 <ferror@plt+0x39020>
  408038:	add	x20, x20, #0x38b
  40803c:	mov	x23, x19
  408040:	b	40804c <ferror@plt+0x406c>
  408044:	ldr	x23, [x23, #8]
  408048:	cbz	x23, 4080b8 <ferror@plt+0x40d8>
  40804c:	ldr	x24, [x23]
  408050:	ldr	x25, [x24, #56]
  408054:	cbnz	x25, 40806c <ferror@plt+0x408c>
  408058:	b	408044 <ferror@plt+0x4064>
  40805c:	ldr	x0, [x22]
  408060:	bl	403ae0 <puts@plt>
  408064:	ldr	x25, [x25, #8]
  408068:	cbz	x25, 408044 <ferror@plt+0x4064>
  40806c:	ldr	x22, [x25]
  408070:	ldr	x0, [x24, #104]
  408074:	ldr	x1, [x22]
  408078:	bl	40c170 <ferror@plt+0x8190>
  40807c:	cbz	x0, 40805c <ferror@plt+0x407c>
  408080:	mov	x21, x0
  408084:	ldr	w0, [x0, #8]
  408088:	cmp	w0, #0x6
  40808c:	b.eq	40805c <ferror@plt+0x407c>  // b.none
  408090:	ldr	x22, [x22]
  408094:	bl	40590c <ferror@plt+0x192c>
  408098:	ldr	x3, [x21, #16]
  40809c:	mov	x2, x0
  4080a0:	mov	x0, x20
  4080a4:	mov	x1, x22
  4080a8:	bl	403ec0 <printf@plt>
  4080ac:	ldr	x25, [x25, #8]
  4080b0:	cbnz	x25, 40806c <ferror@plt+0x408c>
  4080b4:	b	408044 <ferror@plt+0x4064>
  4080b8:	cbz	x19, 408154 <ferror@plt+0x4174>
  4080bc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4080c0:	ldrb	w8, [x8, #2420]
  4080c4:	cbz	w8, 408154 <ferror@plt+0x4174>
  4080c8:	adrp	x20, 43d000 <ferror@plt+0x39020>
  4080cc:	add	x20, x20, #0x38b
  4080d0:	mov	x23, x19
  4080d4:	b	4080e0 <ferror@plt+0x4100>
  4080d8:	ldr	x23, [x23, #8]
  4080dc:	cbz	x23, 408154 <ferror@plt+0x4174>
  4080e0:	ldr	x24, [x23]
  4080e4:	ldr	x25, [x24, #72]
  4080e8:	cbnz	x25, 408100 <ferror@plt+0x4120>
  4080ec:	b	4080d8 <ferror@plt+0x40f8>
  4080f0:	ldr	x0, [x21]
  4080f4:	bl	403ae0 <puts@plt>
  4080f8:	ldr	x25, [x25, #8]
  4080fc:	cbz	x25, 4080d8 <ferror@plt+0x40f8>
  408100:	ldr	x21, [x25]
  408104:	ldr	x0, [x24, #56]
  408108:	mov	x1, x21
  40810c:	bl	40d970 <ferror@plt+0x9990>
  408110:	cbnz	x0, 4080f8 <ferror@plt+0x4118>
  408114:	ldr	x0, [x24, #104]
  408118:	ldr	x1, [x21]
  40811c:	bl	40c170 <ferror@plt+0x8190>
  408120:	cbz	x0, 4080f0 <ferror@plt+0x4110>
  408124:	mov	x22, x0
  408128:	ldr	w0, [x0, #8]
  40812c:	cmp	w0, #0x6
  408130:	b.eq	4080f0 <ferror@plt+0x4110>  // b.none
  408134:	ldr	x21, [x21]
  408138:	bl	40590c <ferror@plt+0x192c>
  40813c:	ldr	x3, [x22, #16]
  408140:	mov	x2, x0
  408144:	mov	x0, x20
  408148:	mov	x1, x21
  40814c:	bl	403ec0 <printf@plt>
  408150:	b	4080f8 <ferror@plt+0x4118>
  408154:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408158:	ldr	x1, [x8, #2464]
  40815c:	cbz	x1, 4081b8 <ferror@plt+0x41d8>
  408160:	mov	x0, x19
  408164:	bl	405754 <ferror@plt+0x1774>
  408168:	mov	x20, x0
  40816c:	adrp	x0, 444000 <ferror@plt+0x40020>
  408170:	add	x0, x0, #0xf95
  408174:	mov	x1, x20
  408178:	bl	403ec0 <printf@plt>
  40817c:	mov	x0, x20
  408180:	bl	414260 <ferror@plt+0x10280>
  408184:	mov	w8, #0x1                   	// #1
  408188:	b	4081bc <ferror@plt+0x41dc>
  40818c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  408190:	ldr	x3, [x19, #2296]
  408194:	adrp	x0, 43d000 <ferror@plt+0x39020>
  408198:	add	x0, x0, #0xbe3
  40819c:	mov	w1, #0x2f                  	// #47
  4081a0:	mov	w2, #0x1                   	// #1
  4081a4:	mov	w20, #0x1                   	// #1
  4081a8:	bl	403ce0 <fwrite@plt>
  4081ac:	ldr	x0, [x19, #2296]
  4081b0:	bl	403d10 <fflush@plt>
  4081b4:	b	407c14 <ferror@plt+0x3c34>
  4081b8:	mov	w8, wzr
  4081bc:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  4081c0:	ldrb	w1, [x9, #2416]
  4081c4:	cbz	w1, 4081f0 <ferror@plt+0x4210>
  4081c8:	mov	x0, x19
  4081cc:	bl	404e9c <ferror@plt+0xebc>
  4081d0:	mov	x19, x0
  4081d4:	adrp	x0, 444000 <ferror@plt+0x40020>
  4081d8:	add	x0, x0, #0xf95
  4081dc:	mov	x1, x19
  4081e0:	bl	403ec0 <printf@plt>
  4081e4:	mov	x0, x19
  4081e8:	bl	414260 <ferror@plt+0x10280>
  4081ec:	b	4081f4 <ferror@plt+0x4214>
  4081f0:	cbz	w8, 407bf0 <ferror@plt+0x3c10>
  4081f4:	mov	w0, #0xa                   	// #10
  4081f8:	bl	403f00 <putchar@plt>
  4081fc:	b	407bf0 <ferror@plt+0x3c10>
  408200:	stp	x29, x30, [sp, #-32]!
  408204:	ldr	w8, [x0, #120]
  408208:	str	x19, [sp, #16]
  40820c:	mov	x29, sp
  408210:	cbz	w8, 40821c <ferror@plt+0x423c>
  408214:	mov	w0, #0x1                   	// #1
  408218:	b	40823c <ferror@plt+0x425c>
  40821c:	ldr	x19, [x0, #56]
  408220:	cbz	x19, 408238 <ferror@plt+0x4258>
  408224:	ldr	x0, [x19]
  408228:	bl	408200 <ferror@plt+0x4220>
  40822c:	cbnz	w0, 408214 <ferror@plt+0x4234>
  408230:	ldr	x19, [x19, #8]
  408234:	cbnz	x19, 408224 <ferror@plt+0x4244>
  408238:	mov	w0, wzr
  40823c:	ldr	x19, [sp, #16]
  408240:	ldp	x29, x30, [sp], #32
  408244:	ret
  408248:	stp	x29, x30, [sp, #-48]!
  40824c:	stp	x22, x21, [sp, #16]
  408250:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  408254:	ldrb	w8, [x21, #2400]
  408258:	stp	x20, x19, [sp, #32]
  40825c:	mov	x20, x1
  408260:	mov	x19, x0
  408264:	cmp	w8, #0x1
  408268:	mov	x29, sp
  40826c:	b.ne	4083e4 <ferror@plt+0x4404>  // b.any
  408270:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408274:	ldrb	w8, [x8, #2416]
  408278:	cbz	w8, 408308 <ferror@plt+0x4328>
  40827c:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408280:	add	x1, x1, #0xa2f
  408284:	mov	x0, x19
  408288:	bl	403b30 <strcmp@plt>
  40828c:	cbz	w0, 408310 <ferror@plt+0x4330>
  408290:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408294:	add	x1, x1, #0xa36
  408298:	mov	x0, x19
  40829c:	bl	403b30 <strcmp@plt>
  4082a0:	cbz	w0, 408310 <ferror@plt+0x4330>
  4082a4:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4082a8:	add	x1, x1, #0xa44
  4082ac:	mov	x0, x19
  4082b0:	bl	403b30 <strcmp@plt>
  4082b4:	cbz	w0, 408310 <ferror@plt+0x4330>
  4082b8:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4082bc:	add	x1, x1, #0xa56
  4082c0:	mov	x0, x19
  4082c4:	bl	403b30 <strcmp@plt>
  4082c8:	cbz	w0, 408310 <ferror@plt+0x4330>
  4082cc:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4082d0:	add	x1, x1, #0xa64
  4082d4:	mov	x0, x19
  4082d8:	bl	403b30 <strcmp@plt>
  4082dc:	cbz	w0, 408310 <ferror@plt+0x4330>
  4082e0:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4082e4:	add	x1, x1, #0xa6d
  4082e8:	mov	x0, x19
  4082ec:	bl	403b30 <strcmp@plt>
  4082f0:	cbz	w0, 408310 <ferror@plt+0x4330>
  4082f4:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4082f8:	add	x1, x1, #0xa7d
  4082fc:	mov	x0, x19
  408300:	bl	403b30 <strcmp@plt>
  408304:	cbz	w0, 408310 <ferror@plt+0x4330>
  408308:	mov	w22, #0x1                   	// #1
  40830c:	b	408314 <ferror@plt+0x4334>
  408310:	mov	w22, wzr
  408314:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408318:	ldrb	w8, [x8, #2424]
  40831c:	cmp	w8, #0x1
  408320:	b.ne	408338 <ferror@plt+0x4358>  // b.any
  408324:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408328:	add	x1, x1, #0xa91
  40832c:	mov	x0, x19
  408330:	bl	403b30 <strcmp@plt>
  408334:	cbz	w0, 40835c <ferror@plt+0x437c>
  408338:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40833c:	ldrb	w8, [x8, #2420]
  408340:	cmp	w8, #0x1
  408344:	b.ne	408360 <ferror@plt+0x4380>  // b.any
  408348:	adrp	x1, 43d000 <ferror@plt+0x39020>
  40834c:	add	x1, x1, #0xaaa
  408350:	mov	x0, x19
  408354:	bl	403b30 <strcmp@plt>
  408358:	cbnz	w0, 408360 <ferror@plt+0x4380>
  40835c:	mov	w22, wzr
  408360:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408364:	ldrb	w8, [x8, #2476]
  408368:	tbnz	w8, #0, 4083e0 <ferror@plt+0x4400>
  40836c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408370:	ldrb	w8, [x8, #2404]
  408374:	cbz	w8, 4083e0 <ferror@plt+0x4400>
  408378:	adrp	x1, 43d000 <ferror@plt+0x39020>
  40837c:	add	x1, x1, #0xabb
  408380:	mov	x0, x19
  408384:	bl	403b30 <strcmp@plt>
  408388:	cbz	w0, 4083e4 <ferror@plt+0x4404>
  40838c:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408390:	add	x1, x1, #0xacd
  408394:	mov	x0, x19
  408398:	bl	403b30 <strcmp@plt>
  40839c:	cbz	w0, 4083e4 <ferror@plt+0x4404>
  4083a0:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4083a4:	add	x1, x1, #0xadd
  4083a8:	mov	x0, x19
  4083ac:	bl	403b30 <strcmp@plt>
  4083b0:	cbz	w22, 4083e4 <ferror@plt+0x4404>
  4083b4:	cbz	w0, 4083e4 <ferror@plt+0x4404>
  4083b8:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  4083bc:	ldr	x0, [x20, #2296]
  4083c0:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4083c4:	add	x1, x1, #0xaeb
  4083c8:	mov	x2, x19
  4083cc:	bl	403fa0 <fprintf@plt>
  4083d0:	ldr	x0, [x20, #2296]
  4083d4:	bl	403d10 <fflush@plt>
  4083d8:	mov	w0, #0x1                   	// #1
  4083dc:	b	4086ec <ferror@plt+0x470c>
  4083e0:	cbnz	w22, 4083b8 <ferror@plt+0x43d8>
  4083e4:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4083e8:	add	x1, x1, #0xb15
  4083ec:	mov	x0, x19
  4083f0:	bl	403b30 <strcmp@plt>
  4083f4:	cbz	w0, 408590 <ferror@plt+0x45b0>
  4083f8:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4083fc:	add	x1, x1, #0xb1f
  408400:	mov	x0, x19
  408404:	bl	403b30 <strcmp@plt>
  408408:	cbz	w0, 4085a0 <ferror@plt+0x45c0>
  40840c:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408410:	add	x1, x1, #0xa2f
  408414:	mov	x0, x19
  408418:	bl	403b30 <strcmp@plt>
  40841c:	cbz	w0, 4085b0 <ferror@plt+0x45d0>
  408420:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408424:	add	x1, x1, #0xa36
  408428:	mov	x0, x19
  40842c:	bl	403b30 <strcmp@plt>
  408430:	cbz	w0, 4085c4 <ferror@plt+0x45e4>
  408434:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408438:	add	x1, x1, #0xa44
  40843c:	mov	x0, x19
  408440:	bl	403b30 <strcmp@plt>
  408444:	cbz	w0, 4085d8 <ferror@plt+0x45f8>
  408448:	adrp	x1, 43d000 <ferror@plt+0x39020>
  40844c:	add	x1, x1, #0xa56
  408450:	mov	x0, x19
  408454:	bl	403b30 <strcmp@plt>
  408458:	cbz	w0, 4085ec <ferror@plt+0x460c>
  40845c:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408460:	add	x1, x1, #0xa64
  408464:	mov	x0, x19
  408468:	bl	403b30 <strcmp@plt>
  40846c:	cbz	w0, 408600 <ferror@plt+0x4620>
  408470:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408474:	add	x1, x1, #0xa6d
  408478:	mov	x0, x19
  40847c:	bl	403b30 <strcmp@plt>
  408480:	cbz	w0, 408614 <ferror@plt+0x4634>
  408484:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408488:	add	x1, x1, #0xa7d
  40848c:	mov	x0, x19
  408490:	bl	403b30 <strcmp@plt>
  408494:	cbz	w0, 408628 <ferror@plt+0x4648>
  408498:	adrp	x1, 43d000 <ferror@plt+0x39020>
  40849c:	add	x1, x1, #0xb2c
  4084a0:	mov	x0, x19
  4084a4:	bl	403b30 <strcmp@plt>
  4084a8:	cbz	w0, 40863c <ferror@plt+0x465c>
  4084ac:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4084b0:	add	x1, x1, #0xb37
  4084b4:	mov	x0, x19
  4084b8:	bl	403b30 <strcmp@plt>
  4084bc:	cbz	w0, 408650 <ferror@plt+0x4670>
  4084c0:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4084c4:	add	x1, x1, #0xb40
  4084c8:	mov	x0, x19
  4084cc:	bl	403b30 <strcmp@plt>
  4084d0:	cbz	w0, 408660 <ferror@plt+0x4680>
  4084d4:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4084d8:	add	x1, x1, #0xb52
  4084dc:	mov	x0, x19
  4084e0:	bl	403b30 <strcmp@plt>
  4084e4:	cbz	w0, 408670 <ferror@plt+0x4690>
  4084e8:	adrp	x1, 43d000 <ferror@plt+0x39020>
  4084ec:	add	x1, x1, #0xabb
  4084f0:	mov	x0, x19
  4084f4:	bl	403b30 <strcmp@plt>
  4084f8:	cbz	w0, 408680 <ferror@plt+0x46a0>
  4084fc:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408500:	add	x1, x1, #0xacd
  408504:	mov	x0, x19
  408508:	bl	403b30 <strcmp@plt>
  40850c:	cbz	w0, 4086a0 <ferror@plt+0x46c0>
  408510:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408514:	add	x1, x1, #0xadd
  408518:	mov	x0, x19
  40851c:	bl	403b30 <strcmp@plt>
  408520:	cbz	w0, 4086c0 <ferror@plt+0x46e0>
  408524:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408528:	add	x1, x1, #0xb60
  40852c:	mov	x0, x19
  408530:	bl	403b30 <strcmp@plt>
  408534:	cbz	w0, 4086fc <ferror@plt+0x471c>
  408538:	adrp	x1, 43d000 <ferror@plt+0x39020>
  40853c:	add	x1, x1, #0xb6b
  408540:	mov	x0, x19
  408544:	bl	403b30 <strcmp@plt>
  408548:	cbz	w0, 40870c <ferror@plt+0x472c>
  40854c:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408550:	add	x1, x1, #0xaaa
  408554:	mov	x0, x19
  408558:	bl	403b30 <strcmp@plt>
  40855c:	cbz	w0, 40871c <ferror@plt+0x473c>
  408560:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408564:	add	x1, x1, #0xa91
  408568:	mov	x0, x19
  40856c:	bl	403b30 <strcmp@plt>
  408570:	cbz	w0, 40872c <ferror@plt+0x474c>
  408574:	adrp	x1, 43d000 <ferror@plt+0x39020>
  408578:	add	x1, x1, #0xb7c
  40857c:	mov	x0, x19
  408580:	bl	403b30 <strcmp@plt>
  408584:	cbz	w0, 40873c <ferror@plt+0x475c>
  408588:	mov	w0, wzr
  40858c:	b	4086ec <ferror@plt+0x470c>
  408590:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408594:	mov	w9, #0x1                   	// #1
  408598:	strb	w9, [x8, #2428]
  40859c:	b	4086e4 <ferror@plt+0x4704>
  4085a0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4085a4:	mov	w9, #0x1                   	// #1
  4085a8:	strb	w9, [x8, #2452]
  4085ac:	b	4086e4 <ferror@plt+0x4704>
  4085b0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4085b4:	ldrb	w9, [x8, #2416]
  4085b8:	orr	w9, w9, #0x7
  4085bc:	strb	w9, [x8, #2416]
  4085c0:	b	4086e4 <ferror@plt+0x4704>
  4085c4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4085c8:	ldrb	w9, [x8, #2416]
  4085cc:	orr	w9, w9, #0x1
  4085d0:	strb	w9, [x8, #2416]
  4085d4:	b	4086e4 <ferror@plt+0x4704>
  4085d8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4085dc:	ldrb	w9, [x8, #2416]
  4085e0:	orr	w9, w9, #0x4
  4085e4:	strb	w9, [x8, #2416]
  4085e8:	b	4086e4 <ferror@plt+0x4704>
  4085ec:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4085f0:	ldrb	w9, [x8, #2416]
  4085f4:	orr	w9, w9, #0x2
  4085f8:	strb	w9, [x8, #2416]
  4085fc:	b	4086e4 <ferror@plt+0x4704>
  408600:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408604:	ldrb	w9, [x8, #2416]
  408608:	orr	w9, w9, #0x18
  40860c:	strb	w9, [x8, #2416]
  408610:	b	4086e4 <ferror@plt+0x4704>
  408614:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408618:	ldrb	w9, [x8, #2416]
  40861c:	orr	w9, w9, #0x8
  408620:	strb	w9, [x8, #2416]
  408624:	b	4086e4 <ferror@plt+0x4704>
  408628:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40862c:	ldrb	w9, [x8, #2416]
  408630:	orr	w9, w9, #0x10
  408634:	strb	w9, [x8, #2416]
  408638:	b	4086e4 <ferror@plt+0x4704>
  40863c:	mov	x0, x20
  408640:	bl	41f868 <ferror@plt+0x1b888>
  408644:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408648:	str	x0, [x8, #2464]
  40864c:	b	4086e4 <ferror@plt+0x4704>
  408650:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408654:	mov	w9, #0x1                   	// #1
  408658:	strb	w9, [x8, #2404]
  40865c:	b	4086e4 <ferror@plt+0x4704>
  408660:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408664:	mov	w9, #0x1                   	// #1
  408668:	strb	w9, [x8, #2444]
  40866c:	b	4086e4 <ferror@plt+0x4704>
  408670:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408674:	mov	w9, #0x1                   	// #1
  408678:	strb	w9, [x8, #2448]
  40867c:	b	4086e4 <ferror@plt+0x4704>
  408680:	mov	x0, x20
  408684:	bl	41f868 <ferror@plt+0x1b888>
  408688:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40868c:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  408690:	mov	w10, #0x1                   	// #1
  408694:	adrp	x11, 48e000 <ferror@plt+0x8a020>
  408698:	str	x0, [x8, #2480]
  40869c:	b	4086dc <ferror@plt+0x46fc>
  4086a0:	mov	x0, x20
  4086a4:	bl	41f868 <ferror@plt+0x1b888>
  4086a8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4086ac:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  4086b0:	mov	w10, #0x1                   	// #1
  4086b4:	adrp	x11, 48e000 <ferror@plt+0x8a020>
  4086b8:	str	x0, [x8, #2488]
  4086bc:	b	4086dc <ferror@plt+0x46fc>
  4086c0:	mov	x0, x20
  4086c4:	bl	41f868 <ferror@plt+0x1b888>
  4086c8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4086cc:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  4086d0:	mov	w10, #0x1                   	// #1
  4086d4:	adrp	x11, 48e000 <ferror@plt+0x8a020>
  4086d8:	str	x0, [x8, #2496]
  4086dc:	strb	w10, [x9, #2404]
  4086e0:	strb	w10, [x11, #2476]
  4086e4:	mov	w0, #0x1                   	// #1
  4086e8:	strb	w0, [x21, #2400]
  4086ec:	ldp	x20, x19, [sp, #32]
  4086f0:	ldp	x22, x21, [sp, #16]
  4086f4:	ldp	x29, x30, [sp], #48
  4086f8:	ret
  4086fc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408700:	mov	w9, #0x1                   	// #1
  408704:	strb	w9, [x8, #2408]
  408708:	b	4086e4 <ferror@plt+0x4704>
  40870c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408710:	mov	w9, #0x1                   	// #1
  408714:	strb	w9, [x8, #2456]
  408718:	b	4086e4 <ferror@plt+0x4704>
  40871c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408720:	mov	w9, #0x1                   	// #1
  408724:	strb	w9, [x8, #2424]
  408728:	b	4086e4 <ferror@plt+0x4704>
  40872c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408730:	mov	w9, #0x1                   	// #1
  408734:	strb	w9, [x8, #2420]
  408738:	b	4086e4 <ferror@plt+0x4704>
  40873c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408740:	mov	w9, #0x1                   	// #1
  408744:	strb	w9, [x8, #2440]
  408748:	b	4086e4 <ferror@plt+0x4704>
  40874c:	stp	x29, x30, [sp, #-32]!
  408750:	mov	x0, x1
  408754:	stp	x20, x19, [sp, #16]
  408758:	mov	x29, sp
  40875c:	bl	41f868 <ferror@plt+0x1b888>
  408760:	ldrb	w20, [x0]
  408764:	mov	x19, x0
  408768:	cbz	w20, 408790 <ferror@plt+0x47b0>
  40876c:	bl	403b60 <__ctype_b_loc@plt>
  408770:	ldr	x8, [x0]
  408774:	mov	x0, x19
  408778:	and	x9, x20, #0xff
  40877c:	ldrh	w9, [x8, x9, lsl #1]
  408780:	tbz	w9, #13, 408794 <ferror@plt+0x47b4>
  408784:	ldrb	w20, [x0, #1]!
  408788:	cbnz	w20, 408778 <ferror@plt+0x4798>
  40878c:	b	408794 <ferror@plt+0x47b4>
  408790:	mov	x0, x19
  408794:	mov	x9, #0x100000001           	// #4294967297
  408798:	mov	w8, #0x1                   	// #1
  40879c:	movk	x9, #0x2000, lsl #48
  4087a0:	mov	x1, x0
  4087a4:	b	4087ac <ferror@plt+0x47cc>
  4087a8:	ldrb	w20, [x1, #1]!
  4087ac:	and	w10, w20, #0xff
  4087b0:	cmp	w10, #0x3d
  4087b4:	and	x10, x20, #0xff
  4087b8:	b.hi	4087a8 <ferror@plt+0x47c8>  // b.pmore
  4087bc:	lsl	x10, x8, x10
  4087c0:	tst	x10, x9
  4087c4:	b.eq	4087a8 <ferror@plt+0x47c8>  // b.none
  4087c8:	b	4087d4 <ferror@plt+0x47f4>
  4087cc:	strb	wzr, [x1]
  4087d0:	ldrb	w20, [x1, #1]!
  4087d4:	and	w8, w20, #0xff
  4087d8:	cmp	w8, #0x20
  4087dc:	b.eq	4087cc <ferror@plt+0x47ec>  // b.none
  4087e0:	cmp	w8, #0x3d
  4087e4:	b.eq	4087cc <ferror@plt+0x47ec>  // b.none
  4087e8:	cbz	w8, 408808 <ferror@plt+0x4828>
  4087ec:	bl	4054e4 <ferror@plt+0x1504>
  4087f0:	mov	x0, x19
  4087f4:	bl	414260 <ferror@plt+0x10280>
  4087f8:	ldp	x20, x19, [sp, #16]
  4087fc:	mov	w0, #0x1                   	// #1
  408800:	ldp	x29, x30, [sp], #32
  408804:	ret
  408808:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40880c:	ldr	x3, [x8, #2296]
  408810:	adrp	x0, 43d000 <ferror@plt+0x39020>
  408814:	add	x0, x0, #0xb87
  408818:	mov	w1, #0x42                  	// #66
  40881c:	mov	w2, #0x1                   	// #1
  408820:	bl	403ce0 <fwrite@plt>
  408824:	mov	w0, #0x1                   	// #1
  408828:	bl	403540 <exit@plt>
  40882c:	sub	sp, sp, #0x20
  408830:	stp	x29, x30, [sp, #16]
  408834:	add	x29, sp, #0x10
  408838:	cbz	x0, 408860 <ferror@plt+0x4880>
  40883c:	bl	403660 <opendir@plt>
  408840:	str	x0, [sp, #8]
  408844:	cbz	x0, 408854 <ferror@plt+0x4874>
  408848:	add	x0, sp, #0x8
  40884c:	mov	w1, #0x8                   	// #8
  408850:	bl	41f8bc <ferror@plt+0x1b8dc>
  408854:	ldp	x29, x30, [sp, #16]
  408858:	add	sp, sp, #0x20
  40885c:	ret
  408860:	adrp	x0, 445000 <ferror@plt+0x41020>
  408864:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408868:	adrp	x2, 444000 <ferror@plt+0x40020>
  40886c:	add	x0, x0, #0x2f
  408870:	add	x1, x1, #0x2a0
  408874:	add	x2, x2, #0x39
  408878:	bl	415310 <ferror@plt+0x11330>
  40887c:	mov	x0, xzr
  408880:	b	408854 <ferror@plt+0x4874>
  408884:	stp	x29, x30, [sp, #-64]!
  408888:	stp	x20, x19, [sp, #48]
  40888c:	mov	x19, x2
  408890:	mov	x20, x0
  408894:	str	x23, [sp, #16]
  408898:	stp	x22, x21, [sp, #32]
  40889c:	mov	x29, sp
  4088a0:	cbz	x0, 408944 <ferror@plt+0x4964>
  4088a4:	mov	x0, x20
  4088a8:	bl	403660 <opendir@plt>
  4088ac:	str	x0, [x29, #24]
  4088b0:	cbz	x0, 4088c4 <ferror@plt+0x48e4>
  4088b4:	add	x0, x29, #0x18
  4088b8:	mov	w1, #0x8                   	// #8
  4088bc:	bl	41f8bc <ferror@plt+0x1b8dc>
  4088c0:	cbnz	x0, 408930 <ferror@plt+0x4950>
  4088c4:	bl	403ee0 <__errno_location@plt>
  4088c8:	ldr	w21, [x0]
  4088cc:	mov	x1, #0xffffffffffffffff    	// #-1
  4088d0:	mov	x0, x20
  4088d4:	mov	x2, xzr
  4088d8:	mov	x3, xzr
  4088dc:	mov	x4, xzr
  4088e0:	bl	43698c <ferror@plt+0x329ac>
  4088e4:	mov	x20, x0
  4088e8:	bl	409bb8 <ferror@plt+0x5bd8>
  4088ec:	mov	w22, w0
  4088f0:	mov	w0, w21
  4088f4:	bl	409bf0 <ferror@plt+0x5c10>
  4088f8:	mov	w23, w0
  4088fc:	mov	w0, w21
  408900:	bl	42003c <ferror@plt+0x1c05c>
  408904:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  408908:	mov	x5, x0
  40890c:	add	x3, x3, #0x2d2
  408910:	mov	x0, x19
  408914:	mov	w1, w22
  408918:	mov	w2, w23
  40891c:	mov	x4, x20
  408920:	bl	40939c <ferror@plt+0x53bc>
  408924:	mov	x0, x20
  408928:	bl	414260 <ferror@plt+0x10280>
  40892c:	mov	x0, xzr
  408930:	ldp	x20, x19, [sp, #48]
  408934:	ldp	x22, x21, [sp, #32]
  408938:	ldr	x23, [sp, #16]
  40893c:	ldp	x29, x30, [sp], #64
  408940:	ret
  408944:	adrp	x0, 445000 <ferror@plt+0x41020>
  408948:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40894c:	adrp	x2, 444000 <ferror@plt+0x40020>
  408950:	add	x0, x0, #0x2f
  408954:	add	x1, x1, #0x2a0
  408958:	add	x2, x2, #0x39
  40895c:	bl	415310 <ferror@plt+0x11330>
  408960:	b	4088c4 <ferror@plt+0x48e4>
  408964:	stp	x29, x30, [sp, #-32]!
  408968:	str	x19, [sp, #16]
  40896c:	mov	x29, sp
  408970:	cbz	x0, 408990 <ferror@plt+0x49b0>
  408974:	mov	x19, x0
  408978:	mov	w0, #0x8                   	// #8
  40897c:	bl	4140ec <ferror@plt+0x1010c>
  408980:	str	x19, [x0]
  408984:	ldr	x19, [sp, #16]
  408988:	ldp	x29, x30, [sp], #32
  40898c:	ret
  408990:	adrp	x0, 445000 <ferror@plt+0x41020>
  408994:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408998:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40899c:	add	x0, x0, #0x2f
  4089a0:	add	x1, x1, #0x2f3
  4089a4:	add	x2, x2, #0x317
  4089a8:	bl	415310 <ferror@plt+0x11330>
  4089ac:	mov	x0, xzr
  4089b0:	b	408984 <ferror@plt+0x49a4>
  4089b4:	stp	x29, x30, [sp, #-48]!
  4089b8:	stp	x22, x21, [sp, #16]
  4089bc:	stp	x20, x19, [sp, #32]
  4089c0:	mov	x29, sp
  4089c4:	cbz	x0, 408a20 <ferror@plt+0x4a40>
  4089c8:	mov	x19, x0
  4089cc:	ldr	x0, [x0]
  4089d0:	bl	4039b0 <readdir@plt>
  4089d4:	cbz	x0, 408a3c <ferror@plt+0x4a5c>
  4089d8:	adrp	x20, 47a000 <ferror@plt+0x76020>
  4089dc:	adrp	x21, 43e000 <ferror@plt+0x3a020>
  4089e0:	add	x20, x20, #0x698
  4089e4:	add	x21, x21, #0x355
  4089e8:	b	4089f8 <ferror@plt+0x4a18>
  4089ec:	ldr	x0, [x19]
  4089f0:	bl	4039b0 <readdir@plt>
  4089f4:	cbz	x0, 408a3c <ferror@plt+0x4a5c>
  4089f8:	add	x22, x0, #0x13
  4089fc:	mov	x0, x22
  408a00:	mov	x1, x20
  408a04:	bl	403b30 <strcmp@plt>
  408a08:	cbz	w0, 4089ec <ferror@plt+0x4a0c>
  408a0c:	mov	x0, x22
  408a10:	mov	x1, x21
  408a14:	bl	403b30 <strcmp@plt>
  408a18:	cbz	w0, 4089ec <ferror@plt+0x4a0c>
  408a1c:	b	408a40 <ferror@plt+0x4a60>
  408a20:	adrp	x0, 445000 <ferror@plt+0x41020>
  408a24:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408a28:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408a2c:	add	x0, x0, #0x2f
  408a30:	add	x1, x1, #0x324
  408a34:	add	x2, x2, #0x349
  408a38:	bl	415310 <ferror@plt+0x11330>
  408a3c:	mov	x22, xzr
  408a40:	mov	x0, x22
  408a44:	ldp	x20, x19, [sp, #32]
  408a48:	ldp	x22, x21, [sp, #16]
  408a4c:	ldp	x29, x30, [sp], #48
  408a50:	ret
  408a54:	cbz	x0, 408a60 <ferror@plt+0x4a80>
  408a58:	ldr	x0, [x0]
  408a5c:	b	403b80 <rewinddir@plt>
  408a60:	adrp	x0, 445000 <ferror@plt+0x41020>
  408a64:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408a68:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408a6c:	add	x0, x0, #0x2f
  408a70:	add	x1, x1, #0x358
  408a74:	add	x2, x2, #0x349
  408a78:	b	415310 <ferror@plt+0x11330>
  408a7c:	cbz	x0, 408aa8 <ferror@plt+0x4ac8>
  408a80:	stp	x29, x30, [sp, #-32]!
  408a84:	str	x19, [sp, #16]
  408a88:	mov	x19, x0
  408a8c:	ldr	x0, [x0]
  408a90:	mov	x29, sp
  408a94:	bl	4039f0 <closedir@plt>
  408a98:	mov	x0, x19
  408a9c:	ldr	x19, [sp, #16]
  408aa0:	ldp	x29, x30, [sp], #32
  408aa4:	b	414260 <ferror@plt+0x10280>
  408aa8:	adrp	x0, 445000 <ferror@plt+0x41020>
  408aac:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408ab0:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408ab4:	add	x0, x0, #0x2f
  408ab8:	add	x1, x1, #0x372
  408abc:	add	x2, x2, #0x349
  408ac0:	b	415310 <ferror@plt+0x11330>
  408ac4:	stp	x29, x30, [sp, #-80]!
  408ac8:	str	x25, [sp, #16]
  408acc:	stp	x24, x23, [sp, #32]
  408ad0:	stp	x22, x21, [sp, #48]
  408ad4:	stp	x20, x19, [sp, #64]
  408ad8:	mov	x29, sp
  408adc:	cbz	x1, 408b60 <ferror@plt+0x4b80>
  408ae0:	mov	x20, x0
  408ae4:	cbz	x0, 408b7c <ferror@plt+0x4b9c>
  408ae8:	ldr	x21, [x20]
  408aec:	cbz	x21, 408b7c <ferror@plt+0x4b9c>
  408af0:	mov	x0, x1
  408af4:	mov	x19, x1
  408af8:	bl	403510 <strlen@plt>
  408afc:	mov	x23, xzr
  408b00:	sxtw	x22, w0
  408b04:	mov	w24, #0x1                   	// #1
  408b08:	mov	x25, #0x100000000           	// #4294967296
  408b0c:	b	408b20 <ferror@plt+0x4b40>
  408b10:	ldr	x21, [x20, x24, lsl #3]
  408b14:	add	x23, x23, x25
  408b18:	add	x24, x24, #0x1
  408b1c:	cbz	x21, 408b7c <ferror@plt+0x4b9c>
  408b20:	mov	x0, x21
  408b24:	mov	x1, x19
  408b28:	mov	x2, x22
  408b2c:	bl	403880 <strncmp@plt>
  408b30:	cbnz	w0, 408b10 <ferror@plt+0x4b30>
  408b34:	ldrb	w8, [x21, x22]
  408b38:	cmp	w8, #0x3d
  408b3c:	b.ne	408b10 <ferror@plt+0x4b30>  // b.any
  408b40:	cbz	w24, 408b7c <ferror@plt+0x4b9c>
  408b44:	asr	x8, x23, #29
  408b48:	ldr	x20, [x20, x8]
  408b4c:	mov	x0, x19
  408b50:	bl	403510 <strlen@plt>
  408b54:	add	x8, x20, x0
  408b58:	add	x0, x8, #0x1
  408b5c:	b	408b80 <ferror@plt+0x4ba0>
  408b60:	adrp	x0, 445000 <ferror@plt+0x41020>
  408b64:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408b68:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408b6c:	add	x0, x0, #0x2f
  408b70:	add	x1, x1, #0x38b
  408b74:	add	x2, x2, #0x3c2
  408b78:	bl	415310 <ferror@plt+0x11330>
  408b7c:	mov	x0, xzr
  408b80:	ldp	x20, x19, [sp, #64]
  408b84:	ldp	x22, x21, [sp, #48]
  408b88:	ldp	x24, x23, [sp, #32]
  408b8c:	ldr	x25, [sp, #16]
  408b90:	ldp	x29, x30, [sp], #80
  408b94:	ret
  408b98:	stp	x29, x30, [sp, #-96]!
  408b9c:	str	x27, [sp, #16]
  408ba0:	stp	x26, x25, [sp, #32]
  408ba4:	stp	x24, x23, [sp, #48]
  408ba8:	stp	x22, x21, [sp, #64]
  408bac:	stp	x20, x19, [sp, #80]
  408bb0:	mov	x29, sp
  408bb4:	cbz	x1, 408cc8 <ferror@plt+0x4ce8>
  408bb8:	mov	x21, x1
  408bbc:	mov	x19, x0
  408bc0:	mov	w1, #0x3d                  	// #61
  408bc4:	mov	x0, x21
  408bc8:	mov	w22, w3
  408bcc:	mov	x20, x2
  408bd0:	bl	403ca0 <strchr@plt>
  408bd4:	cbnz	x0, 408ce4 <ferror@plt+0x4d04>
  408bd8:	cbz	x19, 408c70 <ferror@plt+0x4c90>
  408bdc:	ldr	x23, [x19]
  408be0:	cbz	x23, 408c60 <ferror@plt+0x4c80>
  408be4:	mov	x0, x21
  408be8:	bl	403510 <strlen@plt>
  408bec:	mov	x25, xzr
  408bf0:	sxtw	x24, w0
  408bf4:	mov	w26, #0x1                   	// #1
  408bf8:	mov	x27, #0x100000000           	// #4294967296
  408bfc:	b	408c10 <ferror@plt+0x4c30>
  408c00:	ldr	x23, [x19, x26, lsl #3]
  408c04:	add	x25, x25, x27
  408c08:	add	x26, x26, #0x1
  408c0c:	cbz	x23, 408c60 <ferror@plt+0x4c80>
  408c10:	mov	x0, x23
  408c14:	mov	x1, x21
  408c18:	mov	x2, x24
  408c1c:	bl	403880 <strncmp@plt>
  408c20:	cbnz	w0, 408c00 <ferror@plt+0x4c20>
  408c24:	ldrb	w8, [x23, x24]
  408c28:	cmp	w8, #0x3d
  408c2c:	b.ne	408c00 <ferror@plt+0x4c20>  // b.any
  408c30:	cbz	w26, 408c60 <ferror@plt+0x4c80>
  408c34:	cbz	w22, 408ca8 <ferror@plt+0x4cc8>
  408c38:	asr	x22, x25, #29
  408c3c:	ldr	x0, [x19, x22]
  408c40:	bl	414260 <ferror@plt+0x10280>
  408c44:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  408c48:	add	x0, x0, #0x43d
  408c4c:	mov	x1, x21
  408c50:	mov	x2, x20
  408c54:	bl	41fa28 <ferror@plt+0x1ba48>
  408c58:	str	x0, [x19, x22]
  408c5c:	b	408ca8 <ferror@plt+0x4cc8>
  408c60:	mov	x0, x19
  408c64:	bl	421d4c <ferror@plt+0x1dd6c>
  408c68:	mov	w22, w0
  408c6c:	b	408c74 <ferror@plt+0x4c94>
  408c70:	mov	w22, wzr
  408c74:	add	w8, w22, #0x2
  408c78:	sxtw	x1, w8
  408c7c:	mov	w2, #0x8                   	// #8
  408c80:	mov	x0, x19
  408c84:	bl	414440 <ferror@plt+0x10460>
  408c88:	mov	x19, x0
  408c8c:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  408c90:	add	x0, x0, #0x43d
  408c94:	mov	x1, x21
  408c98:	mov	x2, x20
  408c9c:	bl	41fa28 <ferror@plt+0x1ba48>
  408ca0:	add	x8, x19, w22, sxtw #3
  408ca4:	stp	x0, xzr, [x8]
  408ca8:	mov	x0, x19
  408cac:	ldp	x20, x19, [sp, #80]
  408cb0:	ldp	x22, x21, [sp, #64]
  408cb4:	ldp	x24, x23, [sp, #48]
  408cb8:	ldp	x26, x25, [sp, #32]
  408cbc:	ldr	x27, [sp, #16]
  408cc0:	ldp	x29, x30, [sp], #96
  408cc4:	ret
  408cc8:	adrp	x0, 445000 <ferror@plt+0x41020>
  408ccc:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408cd0:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408cd4:	add	x0, x0, #0x2f
  408cd8:	add	x1, x1, #0x3d3
  408cdc:	add	x2, x2, #0x3c2
  408ce0:	b	408cfc <ferror@plt+0x4d1c>
  408ce4:	adrp	x0, 445000 <ferror@plt+0x41020>
  408ce8:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408cec:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408cf0:	add	x0, x0, #0x2f
  408cf4:	add	x1, x1, #0x3d3
  408cf8:	add	x2, x2, #0x41e
  408cfc:	bl	415310 <ferror@plt+0x11330>
  408d00:	mov	x19, xzr
  408d04:	b	408ca8 <ferror@plt+0x4cc8>
  408d08:	stp	x29, x30, [sp, #-64]!
  408d0c:	stp	x24, x23, [sp, #16]
  408d10:	stp	x22, x21, [sp, #32]
  408d14:	stp	x20, x19, [sp, #48]
  408d18:	mov	x29, sp
  408d1c:	cbz	x1, 408dbc <ferror@plt+0x4ddc>
  408d20:	mov	x20, x1
  408d24:	mov	x19, x0
  408d28:	mov	w1, #0x3d                  	// #61
  408d2c:	mov	x0, x20
  408d30:	bl	403ca0 <strchr@plt>
  408d34:	cbnz	x0, 408dd8 <ferror@plt+0x4df8>
  408d38:	cbz	x19, 408da4 <ferror@plt+0x4dc4>
  408d3c:	ldr	x22, [x19]
  408d40:	mov	x23, x19
  408d44:	cbz	x22, 408da0 <ferror@plt+0x4dc0>
  408d48:	mov	x0, x20
  408d4c:	bl	403510 <strlen@plt>
  408d50:	sxtw	x21, w0
  408d54:	add	x24, x19, #0x8
  408d58:	mov	x23, x19
  408d5c:	b	408d70 <ferror@plt+0x4d90>
  408d60:	ldur	x8, [x24, #-8]
  408d64:	str	x8, [x23], #8
  408d68:	ldr	x22, [x24], #8
  408d6c:	cbz	x22, 408da0 <ferror@plt+0x4dc0>
  408d70:	mov	x0, x22
  408d74:	mov	x1, x20
  408d78:	mov	x2, x21
  408d7c:	bl	403880 <strncmp@plt>
  408d80:	cbnz	w0, 408d60 <ferror@plt+0x4d80>
  408d84:	ldrb	w8, [x22, x21]
  408d88:	cmp	w8, #0x3d
  408d8c:	b.ne	408d60 <ferror@plt+0x4d80>  // b.any
  408d90:	mov	x0, x22
  408d94:	bl	414260 <ferror@plt+0x10280>
  408d98:	ldr	x22, [x24], #8
  408d9c:	cbnz	x22, 408d70 <ferror@plt+0x4d90>
  408da0:	str	xzr, [x23]
  408da4:	mov	x0, x19
  408da8:	ldp	x20, x19, [sp, #48]
  408dac:	ldp	x22, x21, [sp, #32]
  408db0:	ldp	x24, x23, [sp, #16]
  408db4:	ldp	x29, x30, [sp], #64
  408db8:	ret
  408dbc:	adrp	x0, 445000 <ferror@plt+0x41020>
  408dc0:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408dc4:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408dc8:	add	x0, x0, #0x2f
  408dcc:	add	x1, x1, #0x443
  408dd0:	add	x2, x2, #0x3c2
  408dd4:	b	408df0 <ferror@plt+0x4e10>
  408dd8:	adrp	x0, 445000 <ferror@plt+0x41020>
  408ddc:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408de0:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408de4:	add	x0, x0, #0x2f
  408de8:	add	x1, x1, #0x443
  408dec:	add	x2, x2, #0x41e
  408df0:	bl	415310 <ferror@plt+0x11330>
  408df4:	mov	x19, xzr
  408df8:	b	408da4 <ferror@plt+0x4dc4>
  408dfc:	cbz	x0, 408e04 <ferror@plt+0x4e24>
  408e00:	b	403ef0 <getenv@plt>
  408e04:	stp	x29, x30, [sp, #-16]!
  408e08:	adrp	x0, 445000 <ferror@plt+0x41020>
  408e0c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408e10:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408e14:	add	x0, x0, #0x2f
  408e18:	add	x1, x1, #0x477
  408e1c:	add	x2, x2, #0x3c2
  408e20:	mov	x29, sp
  408e24:	bl	415310 <ferror@plt+0x11330>
  408e28:	mov	x0, xzr
  408e2c:	ldp	x29, x30, [sp], #16
  408e30:	ret
  408e34:	stp	x29, x30, [sp, #-48]!
  408e38:	str	x21, [sp, #16]
  408e3c:	stp	x20, x19, [sp, #32]
  408e40:	mov	x29, sp
  408e44:	cbz	x0, 408e88 <ferror@plt+0x4ea8>
  408e48:	mov	x20, x1
  408e4c:	mov	w1, #0x3d                  	// #61
  408e50:	mov	w19, w2
  408e54:	mov	x21, x0
  408e58:	bl	403ca0 <strchr@plt>
  408e5c:	cbnz	x0, 408ea4 <ferror@plt+0x4ec4>
  408e60:	mov	x0, x21
  408e64:	mov	x1, x20
  408e68:	mov	w2, w19
  408e6c:	bl	4035f0 <setenv@plt>
  408e70:	cmp	w0, #0x0
  408e74:	cset	w0, eq  // eq = none
  408e78:	ldp	x20, x19, [sp, #32]
  408e7c:	ldr	x21, [sp, #16]
  408e80:	ldp	x29, x30, [sp], #48
  408e84:	ret
  408e88:	adrp	x0, 445000 <ferror@plt+0x41020>
  408e8c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408e90:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408e94:	add	x0, x0, #0x2f
  408e98:	add	x1, x1, #0x49c
  408e9c:	add	x2, x2, #0x3c2
  408ea0:	b	408ebc <ferror@plt+0x4edc>
  408ea4:	adrp	x0, 445000 <ferror@plt+0x41020>
  408ea8:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408eac:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408eb0:	add	x0, x0, #0x2f
  408eb4:	add	x1, x1, #0x49c
  408eb8:	add	x2, x2, #0x41e
  408ebc:	bl	415310 <ferror@plt+0x11330>
  408ec0:	mov	w0, wzr
  408ec4:	b	408e78 <ferror@plt+0x4e98>
  408ec8:	stp	x29, x30, [sp, #-32]!
  408ecc:	str	x19, [sp, #16]
  408ed0:	mov	x29, sp
  408ed4:	cbz	x0, 408ef8 <ferror@plt+0x4f18>
  408ed8:	mov	w1, #0x3d                  	// #61
  408edc:	mov	x19, x0
  408ee0:	bl	403ca0 <strchr@plt>
  408ee4:	cbnz	x0, 408f14 <ferror@plt+0x4f34>
  408ee8:	mov	x0, x19
  408eec:	ldr	x19, [sp, #16]
  408ef0:	ldp	x29, x30, [sp], #32
  408ef4:	b	403d70 <unsetenv@plt>
  408ef8:	adrp	x0, 445000 <ferror@plt+0x41020>
  408efc:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408f00:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408f04:	add	x0, x0, #0x2f
  408f08:	add	x1, x1, #0x4d6
  408f0c:	add	x2, x2, #0x3c2
  408f10:	b	408f2c <ferror@plt+0x4f4c>
  408f14:	adrp	x0, 445000 <ferror@plt+0x41020>
  408f18:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  408f1c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  408f20:	add	x0, x0, #0x2f
  408f24:	add	x1, x1, #0x4d6
  408f28:	add	x2, x2, #0x41e
  408f2c:	ldr	x19, [sp, #16]
  408f30:	ldp	x29, x30, [sp], #32
  408f34:	b	415310 <ferror@plt+0x11330>
  408f38:	stp	x29, x30, [sp, #-64]!
  408f3c:	stp	x22, x21, [sp, #32]
  408f40:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  408f44:	ldr	x0, [x21, #2312]
  408f48:	stp	x24, x23, [sp, #16]
  408f4c:	stp	x20, x19, [sp, #48]
  408f50:	mov	x29, sp
  408f54:	bl	421d4c <ferror@plt+0x1dd6c>
  408f58:	add	w8, w0, #0x1
  408f5c:	mov	w20, w0
  408f60:	sxtw	x0, w8
  408f64:	mov	w1, #0x8                   	// #8
  408f68:	bl	4143c0 <ferror@plt+0x103e0>
  408f6c:	cmp	w20, #0x1
  408f70:	mov	x19, x0
  408f74:	b.lt	408fcc <ferror@plt+0x4fec>  // b.tstop
  408f78:	mov	w8, w20
  408f7c:	mov	x23, xzr
  408f80:	mov	w22, wzr
  408f84:	lsl	x24, x8, #3
  408f88:	b	408f98 <ferror@plt+0x4fb8>
  408f8c:	add	x23, x23, #0x8
  408f90:	cmp	x24, x23
  408f94:	b.eq	408fd0 <ferror@plt+0x4ff0>  // b.none
  408f98:	ldr	x8, [x21, #2312]
  408f9c:	mov	w1, #0x3d                  	// #61
  408fa0:	ldr	x20, [x8, x23]
  408fa4:	mov	x0, x20
  408fa8:	bl	403ca0 <strchr@plt>
  408fac:	cbz	x0, 408f8c <ferror@plt+0x4fac>
  408fb0:	sub	x1, x0, x20
  408fb4:	mov	x0, x20
  408fb8:	bl	41f90c <ferror@plt+0x1b92c>
  408fbc:	add	w8, w22, #0x1
  408fc0:	str	x0, [x19, w22, sxtw #3]
  408fc4:	mov	w22, w8
  408fc8:	b	408f8c <ferror@plt+0x4fac>
  408fcc:	mov	w22, wzr
  408fd0:	str	xzr, [x19, w22, sxtw #3]
  408fd4:	mov	x0, x19
  408fd8:	ldp	x20, x19, [sp, #48]
  408fdc:	ldp	x22, x21, [sp, #32]
  408fe0:	ldp	x24, x23, [sp, #16]
  408fe4:	ldp	x29, x30, [sp], #64
  408fe8:	ret
  408fec:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  408ff0:	ldr	x0, [x8, #2312]
  408ff4:	b	4212f0 <ferror@plt+0x1d310>
  408ff8:	sub	sp, sp, #0x60
  408ffc:	stp	x22, x21, [sp, #64]
  409000:	stp	x20, x19, [sp, #80]
  409004:	mov	x20, x3
  409008:	mov	x19, x2
  40900c:	mov	w21, w1
  409010:	mov	w22, w0
  409014:	stp	x29, x30, [sp, #32]
  409018:	str	x23, [sp, #48]
  40901c:	add	x29, sp, #0x20
  409020:	cbz	w0, 40906c <ferror@plt+0x508c>
  409024:	cbz	x19, 409098 <ferror@plt+0x50b8>
  409028:	mov	w0, #0x10                  	// #16
  40902c:	bl	41d4f8 <ferror@plt+0x19518>
  409030:	stp	w22, w21, [x0]
  409034:	ldp	q1, q0, [x20]
  409038:	mov	x23, x0
  40903c:	mov	x1, sp
  409040:	mov	x0, x19
  409044:	stp	q1, q0, [sp]
  409048:	bl	41f9ec <ferror@plt+0x1ba0c>
  40904c:	str	x0, [x23, #8]
  409050:	mov	x0, x23
  409054:	ldp	x20, x19, [sp, #80]
  409058:	ldp	x22, x21, [sp, #64]
  40905c:	ldr	x23, [sp, #48]
  409060:	ldp	x29, x30, [sp, #32]
  409064:	add	sp, sp, #0x60
  409068:	ret
  40906c:	adrp	x0, 445000 <ferror@plt+0x41020>
  409070:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409074:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  409078:	adrp	x4, 43e000 <ferror@plt+0x3a020>
  40907c:	add	x0, x0, #0x2f
  409080:	add	x1, x1, #0x4f5
  409084:	add	x3, x3, #0x4fe
  409088:	add	x4, x4, #0x5d5
  40908c:	mov	w2, #0x186                 	// #390
  409090:	bl	416248 <ferror@plt+0x12268>
  409094:	cbnz	x19, 409028 <ferror@plt+0x5048>
  409098:	adrp	x0, 445000 <ferror@plt+0x41020>
  40909c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  4090a0:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  4090a4:	adrp	x4, 43d000 <ferror@plt+0x39020>
  4090a8:	add	x0, x0, #0x2f
  4090ac:	add	x1, x1, #0x4f5
  4090b0:	add	x3, x3, #0x4fe
  4090b4:	add	x4, x4, #0x62
  4090b8:	mov	w2, #0x187                 	// #391
  4090bc:	bl	416248 <ferror@plt+0x12268>
  4090c0:	b	409028 <ferror@plt+0x5048>
  4090c4:	sub	sp, sp, #0x150
  4090c8:	stp	x29, x30, [sp, #272]
  4090cc:	str	x28, [sp, #288]
  4090d0:	stp	x22, x21, [sp, #304]
  4090d4:	stp	x20, x19, [sp, #320]
  4090d8:	add	x29, sp, #0x110
  4090dc:	stp	x3, x4, [sp, #136]
  4090e0:	stp	x5, x6, [sp, #152]
  4090e4:	str	x7, [sp, #168]
  4090e8:	stp	q1, q2, [sp, #16]
  4090ec:	stp	q3, q4, [sp, #48]
  4090f0:	str	q0, [sp]
  4090f4:	stp	q5, q6, [sp, #80]
  4090f8:	str	q7, [sp, #112]
  4090fc:	cbz	x2, 409180 <ferror@plt+0x51a0>
  409100:	mov	w21, w0
  409104:	cbz	w0, 40919c <ferror@plt+0x51bc>
  409108:	mov	x8, #0xffffffffffffffd8    	// #-40
  40910c:	mov	x10, sp
  409110:	add	x11, sp, #0x88
  409114:	movk	x8, #0xff80, lsl #32
  409118:	add	x9, x29, #0x40
  40911c:	add	x10, x10, #0x80
  409120:	add	x11, x11, #0x28
  409124:	stp	x10, x8, [x29, #-48]
  409128:	stp	x9, x11, [x29, #-64]
  40912c:	ldp	q0, q1, [x29, #-64]
  409130:	mov	w0, #0x10                  	// #16
  409134:	mov	x19, x2
  409138:	mov	w20, w1
  40913c:	stp	q0, q1, [x29, #-96]
  409140:	bl	41d4f8 <ferror@plt+0x19518>
  409144:	ldp	q0, q1, [x29, #-96]
  409148:	mov	x22, x0
  40914c:	stp	w21, w20, [x0]
  409150:	sub	x1, x29, #0x20
  409154:	mov	x0, x19
  409158:	stp	q0, q1, [x29, #-32]
  40915c:	bl	41f9ec <ferror@plt+0x1ba0c>
  409160:	str	x0, [x22, #8]
  409164:	mov	x0, x22
  409168:	ldp	x20, x19, [sp, #320]
  40916c:	ldp	x22, x21, [sp, #304]
  409170:	ldr	x28, [sp, #288]
  409174:	ldp	x29, x30, [sp, #272]
  409178:	add	sp, sp, #0x150
  40917c:	ret
  409180:	adrp	x0, 445000 <ferror@plt+0x41020>
  409184:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409188:	adrp	x2, 43d000 <ferror@plt+0x39020>
  40918c:	add	x0, x0, #0x2f
  409190:	add	x1, x1, #0x511
  409194:	add	x2, x2, #0x62
  409198:	b	4091b4 <ferror@plt+0x51d4>
  40919c:	adrp	x0, 445000 <ferror@plt+0x41020>
  4091a0:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  4091a4:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  4091a8:	add	x0, x0, #0x2f
  4091ac:	add	x1, x1, #0x511
  4091b0:	add	x2, x2, #0x5d5
  4091b4:	bl	415310 <ferror@plt+0x11330>
  4091b8:	mov	x22, xzr
  4091bc:	b	409164 <ferror@plt+0x5184>
  4091c0:	stp	x29, x30, [sp, #-48]!
  4091c4:	stp	x22, x21, [sp, #16]
  4091c8:	stp	x20, x19, [sp, #32]
  4091cc:	mov	x29, sp
  4091d0:	cbz	x2, 409214 <ferror@plt+0x5234>
  4091d4:	mov	w22, w0
  4091d8:	cbz	w0, 409230 <ferror@plt+0x5250>
  4091dc:	mov	w0, #0x10                  	// #16
  4091e0:	mov	x19, x2
  4091e4:	mov	w20, w1
  4091e8:	bl	41d4f8 <ferror@plt+0x19518>
  4091ec:	mov	x21, x0
  4091f0:	stp	w22, w20, [x0]
  4091f4:	mov	x0, x19
  4091f8:	bl	41f868 <ferror@plt+0x1b888>
  4091fc:	str	x0, [x21, #8]
  409200:	mov	x0, x21
  409204:	ldp	x20, x19, [sp, #32]
  409208:	ldp	x22, x21, [sp, #16]
  40920c:	ldp	x29, x30, [sp], #48
  409210:	ret
  409214:	adrp	x0, 445000 <ferror@plt+0x41020>
  409218:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40921c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  409220:	add	x0, x0, #0x2f
  409224:	add	x1, x1, #0x547
  409228:	add	x2, x2, #0x5e8
  40922c:	b	409248 <ferror@plt+0x5268>
  409230:	adrp	x0, 445000 <ferror@plt+0x41020>
  409234:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409238:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40923c:	add	x0, x0, #0x2f
  409240:	add	x1, x1, #0x547
  409244:	add	x2, x2, #0x5d5
  409248:	bl	415310 <ferror@plt+0x11330>
  40924c:	mov	x21, xzr
  409250:	b	409200 <ferror@plt+0x5220>
  409254:	cbz	x0, 409284 <ferror@plt+0x52a4>
  409258:	stp	x29, x30, [sp, #-32]!
  40925c:	str	x19, [sp, #16]
  409260:	mov	x19, x0
  409264:	ldr	x0, [x0, #8]
  409268:	mov	x29, sp
  40926c:	bl	414260 <ferror@plt+0x10280>
  409270:	mov	x1, x19
  409274:	ldr	x19, [sp, #16]
  409278:	mov	w0, #0x10                  	// #16
  40927c:	ldp	x29, x30, [sp], #32
  409280:	b	41dec0 <ferror@plt+0x19ee0>
  409284:	adrp	x0, 445000 <ferror@plt+0x41020>
  409288:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40928c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  409290:	add	x0, x0, #0x2f
  409294:	add	x1, x1, #0x580
  409298:	add	x2, x2, #0x804
  40929c:	b	415310 <ferror@plt+0x11330>
  4092a0:	stp	x29, x30, [sp, #-32]!
  4092a4:	stp	x20, x19, [sp, #16]
  4092a8:	mov	x29, sp
  4092ac:	cbz	x0, 4092f4 <ferror@plt+0x5314>
  4092b0:	ldr	w8, [x0]
  4092b4:	mov	x19, x0
  4092b8:	cbz	w8, 409318 <ferror@plt+0x5338>
  4092bc:	ldr	x8, [x19, #8]
  4092c0:	cbz	x8, 409348 <ferror@plt+0x5368>
  4092c4:	mov	w0, #0x10                  	// #16
  4092c8:	bl	41d4f8 <ferror@plt+0x19518>
  4092cc:	ldr	x8, [x19]
  4092d0:	mov	x20, x0
  4092d4:	str	x8, [x0]
  4092d8:	ldr	x0, [x19, #8]
  4092dc:	bl	41f868 <ferror@plt+0x1b888>
  4092e0:	str	x0, [x20, #8]
  4092e4:	mov	x0, x20
  4092e8:	ldp	x20, x19, [sp, #16]
  4092ec:	ldp	x29, x30, [sp], #32
  4092f0:	ret
  4092f4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4092f8:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  4092fc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  409300:	add	x0, x0, #0x2f
  409304:	add	x1, x1, #0x59c
  409308:	add	x2, x2, #0x804
  40930c:	bl	415310 <ferror@plt+0x11330>
  409310:	mov	x20, xzr
  409314:	b	4092e4 <ferror@plt+0x5304>
  409318:	adrp	x0, 445000 <ferror@plt+0x41020>
  40931c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409320:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  409324:	adrp	x4, 43e000 <ferror@plt+0x3a020>
  409328:	add	x0, x0, #0x2f
  40932c:	add	x1, x1, #0x4f5
  409330:	add	x3, x3, #0x5c1
  409334:	add	x4, x4, #0x5ce
  409338:	mov	w2, #0x1f0                 	// #496
  40933c:	bl	416248 <ferror@plt+0x12268>
  409340:	ldr	x8, [x19, #8]
  409344:	cbnz	x8, 4092c4 <ferror@plt+0x52e4>
  409348:	adrp	x0, 445000 <ferror@plt+0x41020>
  40934c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409350:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  409354:	adrp	x4, 43e000 <ferror@plt+0x3a020>
  409358:	add	x0, x0, #0x2f
  40935c:	add	x1, x1, #0x4f5
  409360:	add	x3, x3, #0x5c1
  409364:	add	x4, x4, #0x5e1
  409368:	mov	w2, #0x1f1                 	// #497
  40936c:	bl	416248 <ferror@plt+0x12268>
  409370:	b	4092c4 <ferror@plt+0x52e4>
  409374:	cbz	x0, 409390 <ferror@plt+0x53b0>
  409378:	ldr	w8, [x0]
  40937c:	cmp	w8, w1
  409380:	b.ne	409394 <ferror@plt+0x53b4>  // b.any
  409384:	ldr	w8, [x0, #4]
  409388:	cmp	w8, w2
  40938c:	cset	w0, eq  // eq = none
  409390:	ret
  409394:	mov	w0, wzr
  409398:	ret
  40939c:	sub	sp, sp, #0x140
  4093a0:	stp	x29, x30, [sp, #256]
  4093a4:	stp	x28, x23, [sp, #272]
  4093a8:	stp	x22, x21, [sp, #288]
  4093ac:	stp	x20, x19, [sp, #304]
  4093b0:	add	x29, sp, #0x100
  4093b4:	stp	x4, x5, [sp, #128]
  4093b8:	stp	x6, x7, [sp, #144]
  4093bc:	stp	q0, q1, [sp]
  4093c0:	stp	q2, q3, [sp, #32]
  4093c4:	stp	q4, q5, [sp, #64]
  4093c8:	stp	q6, q7, [sp, #96]
  4093cc:	cbz	x0, 409454 <ferror@plt+0x5474>
  4093d0:	mov	x8, #0xffffffffffffffe0    	// #-32
  4093d4:	mov	x10, sp
  4093d8:	add	x11, sp, #0x80
  4093dc:	movk	x8, #0xff80, lsl #32
  4093e0:	add	x9, x29, #0x40
  4093e4:	add	x10, x10, #0x80
  4093e8:	add	x11, x11, #0x20
  4093ec:	stp	x10, x8, [x29, #-48]
  4093f0:	stp	x9, x11, [x29, #-64]
  4093f4:	ldp	q0, q1, [x29, #-64]
  4093f8:	mov	x20, x3
  4093fc:	mov	w21, w2
  409400:	mov	w22, w1
  409404:	mov	x19, x0
  409408:	stp	q0, q1, [x29, #-96]
  40940c:	cbz	w1, 40946c <ferror@plt+0x548c>
  409410:	cbz	x20, 409498 <ferror@plt+0x54b8>
  409414:	mov	w0, #0x10                  	// #16
  409418:	bl	41d4f8 <ferror@plt+0x19518>
  40941c:	ldp	q0, q1, [x29, #-96]
  409420:	mov	x23, x0
  409424:	stp	w22, w21, [x0]
  409428:	sub	x1, x29, #0x20
  40942c:	mov	x0, x20
  409430:	stp	q0, q1, [x29, #-32]
  409434:	bl	41f9ec <ferror@plt+0x1ba0c>
  409438:	str	x0, [x23, #8]
  40943c:	ldr	x8, [x19]
  409440:	cbz	x8, 409450 <ferror@plt+0x5470>
  409444:	mov	x1, x0
  409448:	bl	4094c4 <ferror@plt+0x54e4>
  40944c:	b	409454 <ferror@plt+0x5474>
  409450:	str	x23, [x19]
  409454:	ldp	x20, x19, [sp, #304]
  409458:	ldp	x22, x21, [sp, #288]
  40945c:	ldp	x28, x23, [sp, #272]
  409460:	ldp	x29, x30, [sp, #256]
  409464:	add	sp, sp, #0x140
  409468:	ret
  40946c:	adrp	x0, 445000 <ferror@plt+0x41020>
  409470:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409474:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  409478:	adrp	x4, 43e000 <ferror@plt+0x3a020>
  40947c:	add	x0, x0, #0x2f
  409480:	add	x1, x1, #0x4f5
  409484:	add	x3, x3, #0x4fe
  409488:	add	x4, x4, #0x5d5
  40948c:	mov	w2, #0x186                 	// #390
  409490:	bl	416248 <ferror@plt+0x12268>
  409494:	cbnz	x20, 409414 <ferror@plt+0x5434>
  409498:	adrp	x0, 445000 <ferror@plt+0x41020>
  40949c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  4094a0:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  4094a4:	adrp	x4, 43d000 <ferror@plt+0x39020>
  4094a8:	add	x0, x0, #0x2f
  4094ac:	add	x1, x1, #0x4f5
  4094b0:	add	x3, x3, #0x4fe
  4094b4:	add	x4, x4, #0x62
  4094b8:	mov	w2, #0x187                 	// #391
  4094bc:	bl	416248 <ferror@plt+0x12268>
  4094c0:	b	409414 <ferror@plt+0x5434>
  4094c4:	sub	sp, sp, #0x120
  4094c8:	stp	x29, x30, [sp, #256]
  4094cc:	add	x29, sp, #0x100
  4094d0:	mov	x8, #0xffffffffffffffc8    	// #-56
  4094d4:	mov	x9, sp
  4094d8:	sub	x10, x29, #0x78
  4094dc:	movk	x8, #0xff80, lsl #32
  4094e0:	add	x11, x29, #0x20
  4094e4:	add	x9, x9, #0x80
  4094e8:	add	x10, x10, #0x38
  4094ec:	stp	x9, x8, [x29, #-16]
  4094f0:	stp	x11, x10, [x29, #-32]
  4094f4:	stp	x1, x2, [x29, #-120]
  4094f8:	stp	x3, x4, [x29, #-104]
  4094fc:	stp	x5, x6, [x29, #-88]
  409500:	stur	x7, [x29, #-72]
  409504:	stp	q0, q1, [sp]
  409508:	ldp	q0, q1, [x29, #-32]
  40950c:	adrp	x0, 445000 <ferror@plt+0x41020>
  409510:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  409514:	add	x0, x0, #0x2f
  409518:	add	x2, x2, #0x5f8
  40951c:	sub	x3, x29, #0x40
  409520:	mov	w1, #0x10                  	// #16
  409524:	str	x28, [sp, #272]
  409528:	stp	q2, q3, [sp, #32]
  40952c:	stp	q4, q5, [sp, #64]
  409530:	stp	q6, q7, [sp, #96]
  409534:	stp	q0, q1, [x29, #-64]
  409538:	bl	4155f0 <ferror@plt+0x11610>
  40953c:	ldr	x28, [sp, #272]
  409540:	ldp	x29, x30, [sp, #256]
  409544:	add	sp, sp, #0x120
  409548:	ret
  40954c:	stp	x29, x30, [sp, #-64]!
  409550:	str	x23, [sp, #16]
  409554:	stp	x22, x21, [sp, #32]
  409558:	stp	x20, x19, [sp, #48]
  40955c:	mov	x29, sp
  409560:	cbz	x0, 409600 <ferror@plt+0x5620>
  409564:	mov	x20, x3
  409568:	mov	x19, x0
  40956c:	cbz	x3, 4095b8 <ferror@plt+0x55d8>
  409570:	mov	w23, w1
  409574:	cbz	w1, 4095d4 <ferror@plt+0x55f4>
  409578:	mov	w0, #0x10                  	// #16
  40957c:	mov	w22, w2
  409580:	bl	41d4f8 <ferror@plt+0x19518>
  409584:	mov	x21, x0
  409588:	stp	w23, w22, [x0]
  40958c:	mov	x0, x20
  409590:	bl	41f868 <ferror@plt+0x1b888>
  409594:	str	x0, [x21, #8]
  409598:	ldr	x8, [x19]
  40959c:	cbz	x8, 4095fc <ferror@plt+0x561c>
  4095a0:	ldr	x1, [x21, #8]
  4095a4:	ldp	x20, x19, [sp, #48]
  4095a8:	ldp	x22, x21, [sp, #32]
  4095ac:	ldr	x23, [sp, #16]
  4095b0:	ldp	x29, x30, [sp], #64
  4095b4:	b	4094c4 <ferror@plt+0x54e4>
  4095b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4095bc:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  4095c0:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  4095c4:	add	x0, x0, #0x2f
  4095c8:	add	x1, x1, #0x547
  4095cc:	add	x2, x2, #0x5e8
  4095d0:	b	4095ec <ferror@plt+0x560c>
  4095d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4095d8:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  4095dc:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  4095e0:	add	x0, x0, #0x2f
  4095e4:	add	x1, x1, #0x547
  4095e8:	add	x2, x2, #0x5d5
  4095ec:	bl	415310 <ferror@plt+0x11330>
  4095f0:	mov	x21, xzr
  4095f4:	ldr	x8, [x19]
  4095f8:	cbnz	x8, 4095a0 <ferror@plt+0x55c0>
  4095fc:	str	x21, [x19]
  409600:	ldp	x20, x19, [sp, #48]
  409604:	ldp	x22, x21, [sp, #32]
  409608:	ldr	x23, [sp, #16]
  40960c:	ldp	x29, x30, [sp], #64
  409610:	ret
  409614:	stp	x29, x30, [sp, #-32]!
  409618:	str	x19, [sp, #16]
  40961c:	mov	x29, sp
  409620:	cbz	x1, 409670 <ferror@plt+0x5690>
  409624:	mov	x19, x1
  409628:	cbz	x0, 409644 <ferror@plt+0x5664>
  40962c:	ldr	x8, [x0]
  409630:	cbz	x8, 409660 <ferror@plt+0x5680>
  409634:	ldr	x1, [x19, #8]
  409638:	ldr	x19, [sp, #16]
  40963c:	ldp	x29, x30, [sp], #32
  409640:	b	4094c4 <ferror@plt+0x54e4>
  409644:	ldr	x0, [x19, #8]
  409648:	bl	414260 <ferror@plt+0x10280>
  40964c:	mov	x1, x19
  409650:	ldr	x19, [sp, #16]
  409654:	mov	w0, #0x10                  	// #16
  409658:	ldp	x29, x30, [sp], #32
  40965c:	b	41dec0 <ferror@plt+0x19ee0>
  409660:	str	x19, [x0]
  409664:	ldr	x19, [sp, #16]
  409668:	ldp	x29, x30, [sp], #32
  40966c:	ret
  409670:	ldr	x19, [sp, #16]
  409674:	adrp	x0, 445000 <ferror@plt+0x41020>
  409678:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40967c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  409680:	add	x0, x0, #0x2f
  409684:	add	x1, x1, #0x6be
  409688:	add	x2, x2, #0x6ea
  40968c:	ldp	x29, x30, [sp], #32
  409690:	b	415310 <ferror@plt+0x11330>
  409694:	stp	x29, x30, [sp, #-32]!
  409698:	stp	x20, x19, [sp, #16]
  40969c:	mov	x29, sp
  4096a0:	cbz	x0, 4096c8 <ferror@plt+0x56e8>
  4096a4:	ldr	x20, [x0]
  4096a8:	mov	x19, x0
  4096ac:	cbz	x20, 4096c8 <ferror@plt+0x56e8>
  4096b0:	ldr	x0, [x20, #8]
  4096b4:	bl	414260 <ferror@plt+0x10280>
  4096b8:	mov	w0, #0x10                  	// #16
  4096bc:	mov	x1, x20
  4096c0:	bl	41dec0 <ferror@plt+0x19ee0>
  4096c4:	str	xzr, [x19]
  4096c8:	ldp	x20, x19, [sp, #16]
  4096cc:	ldp	x29, x30, [sp], #32
  4096d0:	ret
  4096d4:	sub	sp, sp, #0x120
  4096d8:	stp	x29, x30, [sp, #240]
  4096dc:	add	x29, sp, #0xf0
  4096e0:	stp	x28, x21, [sp, #256]
  4096e4:	stp	x20, x19, [sp, #272]
  4096e8:	stp	x2, x3, [x29, #-112]
  4096ec:	stp	x4, x5, [x29, #-96]
  4096f0:	stp	x6, x7, [x29, #-80]
  4096f4:	stp	q1, q2, [sp, #16]
  4096f8:	stp	q3, q4, [sp, #48]
  4096fc:	str	q0, [sp]
  409700:	stp	q5, q6, [sp, #80]
  409704:	str	q7, [sp, #112]
  409708:	cbz	x0, 40977c <ferror@plt+0x579c>
  40970c:	ldr	x9, [x0]
  409710:	cbz	x9, 40977c <ferror@plt+0x579c>
  409714:	mov	x9, #0xffffffffffffffd0    	// #-48
  409718:	mov	x11, sp
  40971c:	sub	x12, x29, #0x70
  409720:	movk	x9, #0xff80, lsl #32
  409724:	add	x10, x29, #0x30
  409728:	add	x11, x11, #0x80
  40972c:	add	x12, x12, #0x30
  409730:	stp	x11, x9, [x29, #-48]
  409734:	stp	x10, x12, [x29, #-64]
  409738:	ldp	q0, q1, [x29, #-64]
  40973c:	ldr	x21, [x0]
  409740:	mov	x8, x1
  409744:	sub	x1, x29, #0x20
  409748:	mov	x0, x8
  40974c:	stp	q0, q1, [x29, #-32]
  409750:	bl	41f9ec <ferror@plt+0x1ba0c>
  409754:	ldr	x19, [x21, #8]
  409758:	mov	x2, xzr
  40975c:	mov	x20, x0
  409760:	mov	x1, x19
  409764:	bl	41fab0 <ferror@plt+0x1bad0>
  409768:	str	x0, [x21, #8]
  40976c:	mov	x0, x19
  409770:	bl	414260 <ferror@plt+0x10280>
  409774:	mov	x0, x20
  409778:	bl	414260 <ferror@plt+0x10280>
  40977c:	ldp	x20, x19, [sp, #272]
  409780:	ldp	x28, x21, [sp, #256]
  409784:	ldp	x29, x30, [sp, #240]
  409788:	add	sp, sp, #0x120
  40978c:	ret
  409790:	sub	sp, sp, #0x120
  409794:	stp	x29, x30, [sp, #240]
  409798:	stp	x20, x19, [sp, #272]
  40979c:	add	x29, sp, #0xf0
  4097a0:	mov	x19, x2
  4097a4:	mov	x20, x0
  4097a8:	stp	x28, x21, [sp, #256]
  4097ac:	stp	x3, x4, [x29, #-104]
  4097b0:	stp	x5, x6, [x29, #-88]
  4097b4:	stur	x7, [x29, #-72]
  4097b8:	stp	q1, q2, [sp, #16]
  4097bc:	stp	q3, q4, [sp, #48]
  4097c0:	str	q0, [sp]
  4097c4:	stp	q5, q6, [sp, #80]
  4097c8:	str	q7, [sp, #112]
  4097cc:	cbz	x1, 409894 <ferror@plt+0x58b4>
  4097d0:	mov	x21, x1
  4097d4:	cbz	x20, 4097f4 <ferror@plt+0x5814>
  4097d8:	ldr	x8, [x20]
  4097dc:	cbz	x8, 409818 <ferror@plt+0x5838>
  4097e0:	ldr	x1, [x21, #8]
  4097e4:	bl	4094c4 <ferror@plt+0x54e4>
  4097e8:	ldr	x8, [x20]
  4097ec:	cbnz	x8, 40981c <ferror@plt+0x583c>
  4097f0:	b	409880 <ferror@plt+0x58a0>
  4097f4:	ldr	x0, [x21, #8]
  4097f8:	bl	414260 <ferror@plt+0x10280>
  4097fc:	mov	x1, x21
  409800:	ldp	x20, x19, [sp, #272]
  409804:	ldp	x28, x21, [sp, #256]
  409808:	ldp	x29, x30, [sp, #240]
  40980c:	mov	w0, #0x10                  	// #16
  409810:	add	sp, sp, #0x120
  409814:	b	41dec0 <ferror@plt+0x19ee0>
  409818:	str	x21, [x20]
  40981c:	mov	x8, #0xffffffffffffffd8    	// #-40
  409820:	mov	x10, sp
  409824:	sub	x11, x29, #0x68
  409828:	movk	x8, #0xff80, lsl #32
  40982c:	add	x9, x29, #0x30
  409830:	add	x10, x10, #0x80
  409834:	add	x11, x11, #0x28
  409838:	stp	x10, x8, [x29, #-48]
  40983c:	stp	x9, x11, [x29, #-64]
  409840:	ldp	q0, q1, [x29, #-64]
  409844:	ldr	x21, [x20]
  409848:	sub	x1, x29, #0x20
  40984c:	mov	x0, x19
  409850:	stp	q0, q1, [x29, #-32]
  409854:	bl	41f9ec <ferror@plt+0x1ba0c>
  409858:	ldr	x19, [x21, #8]
  40985c:	mov	x2, xzr
  409860:	mov	x20, x0
  409864:	mov	x1, x19
  409868:	bl	41fab0 <ferror@plt+0x1bad0>
  40986c:	str	x0, [x21, #8]
  409870:	mov	x0, x19
  409874:	bl	414260 <ferror@plt+0x10280>
  409878:	mov	x0, x20
  40987c:	bl	414260 <ferror@plt+0x10280>
  409880:	ldp	x20, x19, [sp, #272]
  409884:	ldp	x28, x21, [sp, #256]
  409888:	ldp	x29, x30, [sp, #240]
  40988c:	add	sp, sp, #0x120
  409890:	ret
  409894:	adrp	x0, 445000 <ferror@plt+0x41020>
  409898:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40989c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  4098a0:	add	x0, x0, #0x2f
  4098a4:	add	x1, x1, #0x6be
  4098a8:	add	x2, x2, #0x6ea
  4098ac:	bl	415310 <ferror@plt+0x11330>
  4098b0:	cbnz	x20, 4097e8 <ferror@plt+0x5808>
  4098b4:	b	409880 <ferror@plt+0x58a0>
  4098b8:	sub	sp, sp, #0xc0
  4098bc:	stp	x29, x30, [sp, #128]
  4098c0:	stp	x24, x23, [sp, #144]
  4098c4:	stp	x22, x21, [sp, #160]
  4098c8:	stp	x20, x19, [sp, #176]
  4098cc:	add	x29, sp, #0x80
  4098d0:	cbz	x0, 4099a4 <ferror@plt+0x59c4>
  4098d4:	ldrb	w8, [x0]
  4098d8:	cbz	w8, 4099a4 <ferror@plt+0x59c4>
  4098dc:	mov	w19, w1
  4098e0:	bl	41f868 <ferror@plt+0x1b888>
  4098e4:	mov	x20, x0
  4098e8:	cbz	x0, 409a08 <ferror@plt+0x5a28>
  4098ec:	ldrb	w8, [x20]
  4098f0:	mov	x22, x20
  4098f4:	cmp	w8, #0x2f
  4098f8:	b.ne	40990c <ferror@plt+0x592c>  // b.any
  4098fc:	mov	x22, x20
  409900:	ldrb	w8, [x22, #1]!
  409904:	cmp	w8, #0x2f
  409908:	b.eq	409900 <ferror@plt+0x5920>  // b.none
  40990c:	mov	w23, #0x2f                  	// #47
  409910:	b	409918 <ferror@plt+0x5938>
  409914:	add	x22, x22, #0x1
  409918:	ldrb	w8, [x22]
  40991c:	cbz	w8, 409930 <ferror@plt+0x5950>
  409920:	cmp	w8, #0x2f
  409924:	b.ne	409914 <ferror@plt+0x5934>  // b.any
  409928:	strb	wzr, [x22]
  40992c:	b	409934 <ferror@plt+0x5954>
  409930:	mov	x22, xzr
  409934:	mov	x0, x20
  409938:	mov	w1, wzr
  40993c:	bl	403ac0 <access@plt>
  409940:	cbz	w0, 40996c <ferror@plt+0x598c>
  409944:	mov	x0, x20
  409948:	mov	w1, w19
  40994c:	bl	403f80 <mkdir@plt>
  409950:	cmn	w0, #0x1
  409954:	b.ne	40998c <ferror@plt+0x59ac>  // b.any
  409958:	bl	403ee0 <__errno_location@plt>
  40995c:	ldr	w24, [x0]
  409960:	cmp	w24, #0x11
  409964:	b.eq	40998c <ferror@plt+0x59ac>  // b.none
  409968:	b	4099f0 <ferror@plt+0x5a10>
  40996c:	mov	x2, sp
  409970:	mov	x1, x20
  409974:	bl	403f10 <__xstat@plt>
  409978:	cbnz	w0, 4099dc <ferror@plt+0x59fc>
  40997c:	ldr	w8, [sp, #16]
  409980:	and	w8, w8, #0xf000
  409984:	cmp	w8, #0x4, lsl #12
  409988:	b.ne	4099dc <ferror@plt+0x59fc>  // b.any
  40998c:	cbz	x22, 4099b8 <ferror@plt+0x59d8>
  409990:	strb	w23, [x22]
  409994:	ldrb	w8, [x22, #1]!
  409998:	cmp	w8, #0x2f
  40999c:	b.eq	409994 <ferror@plt+0x59b4>  // b.none
  4099a0:	b	409918 <ferror@plt+0x5938>
  4099a4:	bl	403ee0 <__errno_location@plt>
  4099a8:	mov	w8, #0x16                  	// #22
  4099ac:	str	w8, [x0]
  4099b0:	mov	w0, #0xffffffff            	// #-1
  4099b4:	b	4099c4 <ferror@plt+0x59e4>
  4099b8:	mov	x0, x20
  4099bc:	bl	414260 <ferror@plt+0x10280>
  4099c0:	mov	w0, wzr
  4099c4:	ldp	x20, x19, [sp, #176]
  4099c8:	ldp	x22, x21, [sp, #160]
  4099cc:	ldp	x24, x23, [sp, #144]
  4099d0:	ldp	x29, x30, [sp, #128]
  4099d4:	add	sp, sp, #0xc0
  4099d8:	ret
  4099dc:	mov	x0, x20
  4099e0:	bl	414260 <ferror@plt+0x10280>
  4099e4:	bl	403ee0 <__errno_location@plt>
  4099e8:	mov	w8, #0x14                  	// #20
  4099ec:	b	4099ac <ferror@plt+0x59cc>
  4099f0:	mov	x21, x0
  4099f4:	mov	x0, x20
  4099f8:	bl	414260 <ferror@plt+0x10280>
  4099fc:	str	w24, [x21]
  409a00:	mov	w0, #0xffffffff            	// #-1
  409a04:	b	4099c4 <ferror@plt+0x59e4>
  409a08:	adrp	x0, 445000 <ferror@plt+0x41020>
  409a0c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409a10:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  409a14:	add	x0, x0, #0x2f
  409a18:	add	x1, x1, #0x883
  409a1c:	add	x2, x2, #0x8ae
  409a20:	bl	415310 <ferror@plt+0x11330>
  409a24:	mov	x22, xzr
  409a28:	b	40990c <ferror@plt+0x592c>
  409a2c:	stp	x29, x30, [sp, #-16]!
  409a30:	mov	x29, sp
  409a34:	cbz	x0, 409a4c <ferror@plt+0x5a6c>
  409a38:	ldrb	w8, [x0]
  409a3c:	cmp	w8, #0x2f
  409a40:	cset	w0, eq  // eq = none
  409a44:	ldp	x29, x30, [sp], #16
  409a48:	ret
  409a4c:	adrp	x0, 445000 <ferror@plt+0x41020>
  409a50:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409a54:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  409a58:	add	x0, x0, #0x2f
  409a5c:	add	x1, x1, #0x883
  409a60:	add	x2, x2, #0x8ae
  409a64:	bl	415310 <ferror@plt+0x11330>
  409a68:	mov	w0, wzr
  409a6c:	ldp	x29, x30, [sp], #16
  409a70:	ret
  409a74:	stp	x29, x30, [sp, #-16]!
  409a78:	mov	x29, sp
  409a7c:	cbz	x0, 409aa0 <ferror@plt+0x5ac0>
  409a80:	ldrb	w8, [x0]
  409a84:	cmp	w8, #0x2f
  409a88:	b.ne	409abc <ferror@plt+0x5adc>  // b.any
  409a8c:	ldrb	w8, [x0, #1]!
  409a90:	cmp	w8, #0x2f
  409a94:	b.eq	409a8c <ferror@plt+0x5aac>  // b.none
  409a98:	ldp	x29, x30, [sp], #16
  409a9c:	ret
  409aa0:	adrp	x0, 445000 <ferror@plt+0x41020>
  409aa4:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409aa8:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  409aac:	add	x0, x0, #0x2f
  409ab0:	add	x1, x1, #0x8c0
  409ab4:	add	x2, x2, #0x8ae
  409ab8:	bl	415310 <ferror@plt+0x11330>
  409abc:	mov	x0, xzr
  409ac0:	ldp	x29, x30, [sp], #16
  409ac4:	ret
  409ac8:	sub	sp, sp, #0xa0
  409acc:	stp	x20, x19, [sp, #144]
  409ad0:	mov	w19, w1
  409ad4:	mov	x20, x0
  409ad8:	stp	x29, x30, [sp, #128]
  409adc:	add	x29, sp, #0x80
  409ae0:	tbz	w1, #4, 409af4 <ferror@plt+0x5b14>
  409ae4:	mov	x0, x20
  409ae8:	mov	w1, wzr
  409aec:	bl	403ac0 <access@plt>
  409af0:	cbz	w0, 409ba4 <ferror@plt+0x5bc4>
  409af4:	tbz	w19, #3, 409b08 <ferror@plt+0x5b28>
  409af8:	mov	w1, #0x1                   	// #1
  409afc:	mov	x0, x20
  409b00:	bl	403ac0 <access@plt>
  409b04:	cbz	w0, 409b5c <ferror@plt+0x5b7c>
  409b08:	and	w19, w19, #0xfffffff7
  409b0c:	tbz	w19, #1, 409b34 <ferror@plt+0x5b54>
  409b10:	mov	x2, sp
  409b14:	mov	w0, wzr
  409b18:	mov	x1, x20
  409b1c:	bl	403da0 <__lxstat@plt>
  409b20:	cbnz	w0, 409b34 <ferror@plt+0x5b54>
  409b24:	ldr	w8, [sp, #16]
  409b28:	and	w8, w8, #0xf000
  409b2c:	cmp	w8, #0xa, lsl #12
  409b30:	b.eq	409ba4 <ferror@plt+0x5bc4>  // b.none
  409b34:	mov	w8, #0xd                   	// #13
  409b38:	tst	w19, w8
  409b3c:	b.eq	409b54 <ferror@plt+0x5b74>  // b.none
  409b40:	mov	x2, sp
  409b44:	mov	w0, wzr
  409b48:	mov	x1, x20
  409b4c:	bl	403f10 <__xstat@plt>
  409b50:	cbz	w0, 409b68 <ferror@plt+0x5b88>
  409b54:	mov	w0, wzr
  409b58:	b	409ba8 <ferror@plt+0x5bc8>
  409b5c:	bl	403640 <getuid@plt>
  409b60:	cbnz	w0, 409ba4 <ferror@plt+0x5bc4>
  409b64:	b	409b0c <ferror@plt+0x5b2c>
  409b68:	tbz	w19, #0, 409b7c <ferror@plt+0x5b9c>
  409b6c:	ldr	w8, [sp, #16]
  409b70:	and	w8, w8, #0xf000
  409b74:	cmp	w8, #0x8, lsl #12
  409b78:	b.eq	409ba4 <ferror@plt+0x5bc4>  // b.none
  409b7c:	tbz	w19, #2, 409b90 <ferror@plt+0x5bb0>
  409b80:	ldr	w8, [sp, #16]
  409b84:	and	w8, w8, #0xf000
  409b88:	cmp	w8, #0x4, lsl #12
  409b8c:	b.eq	409ba4 <ferror@plt+0x5bc4>  // b.none
  409b90:	tbz	w19, #3, 409b54 <ferror@plt+0x5b74>
  409b94:	ldrb	w8, [sp, #16]
  409b98:	mov	w9, #0x49                  	// #73
  409b9c:	tst	w8, w9
  409ba0:	b.eq	409b54 <ferror@plt+0x5b74>  // b.none
  409ba4:	mov	w0, #0x1                   	// #1
  409ba8:	ldp	x20, x19, [sp, #144]
  409bac:	ldp	x29, x30, [sp, #128]
  409bb0:	add	sp, sp, #0xa0
  409bb4:	ret
  409bb8:	stp	x29, x30, [sp, #-32]!
  409bbc:	str	x19, [sp, #16]
  409bc0:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  409bc4:	ldr	w0, [x19, #2504]
  409bc8:	mov	x29, sp
  409bcc:	cbz	w0, 409bdc <ferror@plt+0x5bfc>
  409bd0:	ldr	x19, [sp, #16]
  409bd4:	ldp	x29, x30, [sp], #32
  409bd8:	ret
  409bdc:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  409be0:	add	x0, x0, #0x6f6
  409be4:	bl	41a6d4 <ferror@plt+0x166f4>
  409be8:	str	w0, [x19, #2504]
  409bec:	b	409bd0 <ferror@plt+0x5bf0>
  409bf0:	sub	w8, w0, #0x1
  409bf4:	cmp	w8, #0x27
  409bf8:	b.hi	409c0c <ferror@plt+0x5c2c>  // b.pmore
  409bfc:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  409c00:	add	x9, x9, #0xcf0
  409c04:	ldr	w0, [x9, w8, sxtw #2]
  409c08:	ret
  409c0c:	mov	w0, #0x18                  	// #24
  409c10:	ret
  409c14:	stp	x29, x30, [sp, #-96]!
  409c18:	stp	x28, x27, [sp, #16]
  409c1c:	stp	x26, x25, [sp, #32]
  409c20:	stp	x24, x23, [sp, #48]
  409c24:	stp	x22, x21, [sp, #64]
  409c28:	stp	x20, x19, [sp, #80]
  409c2c:	mov	x29, sp
  409c30:	sub	sp, sp, #0x1, lsl #12
  409c34:	sub	sp, sp, #0xa0
  409c38:	cbz	x0, 40a0fc <ferror@plt+0x611c>
  409c3c:	mov	x21, x1
  409c40:	cbz	x1, 40a118 <ferror@plt+0x6138>
  409c44:	mov	x25, x3
  409c48:	mov	x22, x2
  409c4c:	mov	x23, x0
  409c50:	str	xzr, [x21]
  409c54:	cbz	x2, 409c5c <ferror@plt+0x5c7c>
  409c58:	str	xzr, [x22]
  409c5c:	mov	x0, x23
  409c60:	bl	437398 <ferror@plt+0x333b8>
  409c64:	mov	x20, x0
  409c68:	mov	x0, x23
  409c6c:	mov	w1, wzr
  409c70:	bl	403800 <open@plt>
  409c74:	tbnz	w0, #31, 409d20 <ferror@plt+0x5d40>
  409c78:	mov	w23, w0
  409c7c:	add	x2, sp, #0x18
  409c80:	mov	w0, wzr
  409c84:	mov	w1, w23
  409c88:	bl	403e20 <__fxstat@plt>
  409c8c:	tbnz	w0, #31, 409e40 <ferror@plt+0x5e60>
  409c90:	ldr	x26, [sp, #72]
  409c94:	cmp	x26, #0x1
  409c98:	b.lt	409d50 <ferror@plt+0x5d70>  // b.tstop
  409c9c:	ldr	w8, [sp, #40]
  409ca0:	and	w8, w8, #0xf000
  409ca4:	cmp	w8, #0x8, lsl #12
  409ca8:	b.ne	409d50 <ferror@plt+0x5d70>  // b.any
  409cac:	str	x25, [sp, #16]
  409cb0:	add	x25, x26, #0x1
  409cb4:	mov	x0, x25
  409cb8:	mov	x28, x20
  409cbc:	bl	4142a8 <ferror@plt+0x102c8>
  409cc0:	cbz	x0, 409f84 <ferror@plt+0x5fa4>
  409cc4:	mov	x24, x0
  409cc8:	mov	x27, xzr
  409ccc:	b	409ce8 <ferror@plt+0x5d08>
  409cd0:	bl	403ee0 <__errno_location@plt>
  409cd4:	ldr	w25, [x0]
  409cd8:	cmp	w25, #0x4
  409cdc:	b.ne	409fd0 <ferror@plt+0x5ff0>  // b.any
  409ce0:	cmp	x26, x27
  409ce4:	b.ls	409d04 <ferror@plt+0x5d24>  // b.plast
  409ce8:	add	x1, x24, x27
  409cec:	sub	x2, x26, x27
  409cf0:	mov	w0, w23
  409cf4:	bl	403db0 <read@plt>
  409cf8:	tbnz	x0, #63, 409cd0 <ferror@plt+0x5cf0>
  409cfc:	add	x27, x0, x27
  409d00:	cbnz	x0, 409ce0 <ferror@plt+0x5d00>
  409d04:	strb	wzr, [x24, x27]
  409d08:	cbz	x22, 409d10 <ferror@plt+0x5d30>
  409d0c:	str	x27, [x22]
  409d10:	mov	w20, #0x1                   	// #1
  409d14:	mov	x19, x28
  409d18:	str	x24, [x21]
  409d1c:	b	40a06c <ferror@plt+0x608c>
  409d20:	bl	403ee0 <__errno_location@plt>
  409d24:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  409d28:	ldr	w21, [x19, #2504]
  409d2c:	ldr	w22, [x0]
  409d30:	cbz	w21, 40a13c <ferror@plt+0x615c>
  409d34:	sub	w8, w22, #0x1
  409d38:	cmp	w8, #0x27
  409d3c:	b.hi	409e78 <ferror@plt+0x5e98>  // b.pmore
  409d40:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  409d44:	add	x9, x9, #0xcf0
  409d48:	ldr	w23, [x9, w8, sxtw #2]
  409d4c:	b	409e7c <ferror@plt+0x5e9c>
  409d50:	adrp	x1, 47c000 <ferror@plt+0x78020>
  409d54:	add	x1, x1, #0xed7
  409d58:	mov	w0, w23
  409d5c:	bl	4038e0 <fdopen@plt>
  409d60:	cbz	x0, 409f18 <ferror@plt+0x5f38>
  409d64:	mov	x24, x0
  409d68:	stp	x20, x25, [sp, #8]
  409d6c:	mov	x25, xzr
  409d70:	mov	x26, xzr
  409d74:	mov	x23, xzr
  409d78:	mov	x0, x24
  409d7c:	bl	403ad0 <feof@plt>
  409d80:	cbnz	w0, 40a000 <ferror@plt+0x6020>
  409d84:	add	x0, sp, #0x98
  409d88:	mov	w1, #0x1                   	// #1
  409d8c:	mov	w2, #0x1000                	// #4096
  409d90:	mov	x3, x24
  409d94:	bl	403bc0 <fread@plt>
  409d98:	mov	x27, x0
  409d9c:	bl	403ee0 <__errno_location@plt>
  409da0:	ldr	w8, [x0]
  409da4:	add	x28, x27, x26
  409da8:	add	x20, x28, #0x1
  409dac:	mov	x0, x23
  409db0:	str	w8, [sp, #4]
  409db4:	add	x8, x27, #0x1
  409db8:	cmp	x8, #0x1, lsl #12
  409dbc:	mov	w8, #0x1000                	// #4096
  409dc0:	csinc	x19, x8, x27, cs  // cs = hs, nlast
  409dc4:	cmp	x20, x25
  409dc8:	mov	x23, x0
  409dcc:	b.ls	409df0 <ferror@plt+0x5e10>  // b.plast
  409dd0:	lsl	x8, x25, #1
  409dd4:	cmp	x23, #0x0
  409dd8:	csel	x25, x19, x8, eq  // eq = none
  409ddc:	mov	x0, x23
  409de0:	mov	x1, x25
  409de4:	bl	41430c <ferror@plt+0x1032c>
  409de8:	cbnz	x0, 409dc4 <ferror@plt+0x5de4>
  409dec:	b	409e94 <ferror@plt+0x5eb4>
  409df0:	mov	x0, x24
  409df4:	bl	403fe0 <ferror@plt>
  409df8:	cbnz	w0, 40a0a4 <ferror@plt+0x60c4>
  409dfc:	add	x0, x23, x26
  409e00:	add	x1, sp, #0x98
  409e04:	mov	x2, x27
  409e08:	bl	4034a0 <memcpy@plt>
  409e0c:	cmp	x28, x26
  409e10:	mov	x26, x28
  409e14:	b.cs	409d78 <ferror@plt+0x5d98>  // b.hs, b.nlast
  409e18:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  409e1c:	ldr	w1, [x19, #2504]
  409e20:	cbz	w1, 40a1cc <ferror@plt+0x61ec>
  409e24:	ldp	x19, x0, [sp, #8]
  409e28:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  409e2c:	add	x3, x3, #0xa9b
  409e30:	mov	w2, #0x18                  	// #24
  409e34:	mov	x4, x19
  409e38:	bl	40939c <ferror@plt+0x53bc>
  409e3c:	b	409edc <ferror@plt+0x5efc>
  409e40:	bl	403ee0 <__errno_location@plt>
  409e44:	ldr	w21, [x0]
  409e48:	mov	w0, w23
  409e4c:	bl	403a20 <close@plt>
  409e50:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  409e54:	ldr	w22, [x19, #2504]
  409e58:	cbz	w22, 40a154 <ferror@plt+0x6174>
  409e5c:	sub	w8, w21, #0x1
  409e60:	cmp	w8, #0x27
  409e64:	b.hi	409ef4 <ferror@plt+0x5f14>  // b.pmore
  409e68:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  409e6c:	add	x9, x9, #0xcf0
  409e70:	ldr	w23, [x9, w8, sxtw #2]
  409e74:	b	409ef8 <ferror@plt+0x5f18>
  409e78:	mov	w23, #0x18                  	// #24
  409e7c:	mov	w0, w22
  409e80:	bl	42003c <ferror@plt+0x1c05c>
  409e84:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  409e88:	mov	x5, x0
  409e8c:	add	x3, x3, #0x967
  409e90:	b	409f60 <ferror@plt+0x5f80>
  409e94:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  409e98:	ldr	w21, [x19, #2504]
  409e9c:	cbz	w21, 40a16c <ferror@plt+0x618c>
  409ea0:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  409ea4:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409ea8:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  409eac:	add	x0, x0, #0x9ec
  409eb0:	add	x1, x1, #0x9f3
  409eb4:	add	x2, x2, #0xa21
  409eb8:	mov	x3, x25
  409ebc:	bl	40b7f8 <ferror@plt+0x7818>
  409ec0:	mov	x3, x0
  409ec4:	ldp	x19, x0, [sp, #8]
  409ec8:	mov	w2, #0xd                   	// #13
  409ecc:	mov	w1, w21
  409ed0:	mov	x4, x25
  409ed4:	mov	x5, x19
  409ed8:	bl	40939c <ferror@plt+0x53bc>
  409edc:	mov	x0, x23
  409ee0:	bl	414260 <ferror@plt+0x10280>
  409ee4:	mov	x0, x24
  409ee8:	bl	403790 <fclose@plt>
  409eec:	mov	w20, wzr
  409ef0:	b	40a074 <ferror@plt+0x6094>
  409ef4:	mov	w23, #0x18                  	// #24
  409ef8:	mov	w0, w21
  409efc:	bl	42003c <ferror@plt+0x1c05c>
  409f00:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  409f04:	mov	x5, x0
  409f08:	add	x3, x3, #0x984
  409f0c:	mov	x0, x25
  409f10:	mov	w1, w22
  409f14:	b	409f68 <ferror@plt+0x5f88>
  409f18:	bl	403ee0 <__errno_location@plt>
  409f1c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  409f20:	ldr	w21, [x19, #2504]
  409f24:	ldr	w22, [x0]
  409f28:	cbz	w21, 40a184 <ferror@plt+0x61a4>
  409f2c:	sub	w8, w22, #0x1
  409f30:	cmp	w8, #0x27
  409f34:	b.hi	409f48 <ferror@plt+0x5f68>  // b.pmore
  409f38:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  409f3c:	add	x9, x9, #0xcf0
  409f40:	ldr	w23, [x9, w8, sxtw #2]
  409f44:	b	409f4c <ferror@plt+0x5f6c>
  409f48:	mov	w23, #0x18                  	// #24
  409f4c:	mov	w0, w22
  409f50:	bl	42003c <ferror@plt+0x1c05c>
  409f54:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  409f58:	mov	x5, x0
  409f5c:	add	x3, x3, #0x9be
  409f60:	mov	x0, x25
  409f64:	mov	w1, w21
  409f68:	mov	w2, w23
  409f6c:	mov	x4, x20
  409f70:	bl	40939c <ferror@plt+0x53bc>
  409f74:	mov	x0, x20
  409f78:	bl	414260 <ferror@plt+0x10280>
  409f7c:	mov	w20, wzr
  409f80:	b	40a07c <ferror@plt+0x609c>
  409f84:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  409f88:	ldr	w21, [x19, #2504]
  409f8c:	cbz	w21, 40a19c <ferror@plt+0x61bc>
  409f90:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  409f94:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  409f98:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  409f9c:	add	x0, x0, #0x9ec
  409fa0:	add	x1, x1, #0x9f3
  409fa4:	add	x2, x2, #0xa21
  409fa8:	mov	x3, x25
  409fac:	bl	40b7f8 <ferror@plt+0x7818>
  409fb0:	mov	x3, x0
  409fb4:	ldr	x0, [sp, #16]
  409fb8:	mov	w2, #0xd                   	// #13
  409fbc:	mov	w1, w21
  409fc0:	mov	x4, x25
  409fc4:	mov	x19, x28
  409fc8:	mov	x5, x28
  409fcc:	b	40a064 <ferror@plt+0x6084>
  409fd0:	mov	x0, x24
  409fd4:	bl	414260 <ferror@plt+0x10280>
  409fd8:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  409fdc:	ldr	w21, [x19, #2504]
  409fe0:	cbz	w21, 40a1b4 <ferror@plt+0x61d4>
  409fe4:	sub	w8, w25, #0x1
  409fe8:	cmp	w8, #0x27
  409fec:	b.hi	40a038 <ferror@plt+0x6058>  // b.pmore
  409ff0:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  409ff4:	add	x9, x9, #0xc50
  409ff8:	ldr	w22, [x9, w8, sxtw #2]
  409ffc:	b	40a03c <ferror@plt+0x605c>
  40a000:	mov	x0, x24
  40a004:	bl	403790 <fclose@plt>
  40a008:	cbnz	x25, 40a01c <ferror@plt+0x603c>
  40a00c:	mov	w0, #0x1                   	// #1
  40a010:	bl	4140ec <ferror@plt+0x1010c>
  40a014:	mov	x23, x0
  40a018:	mov	x26, xzr
  40a01c:	strb	wzr, [x23, x26]
  40a020:	cbz	x22, 40a028 <ferror@plt+0x6048>
  40a024:	str	x26, [x22]
  40a028:	ldr	x19, [sp, #8]
  40a02c:	mov	w20, #0x1                   	// #1
  40a030:	str	x23, [x21]
  40a034:	b	40a074 <ferror@plt+0x6094>
  40a038:	mov	w22, #0x18                  	// #24
  40a03c:	mov	w0, w25
  40a040:	bl	42003c <ferror@plt+0x1c05c>
  40a044:	mov	x5, x0
  40a048:	ldr	x0, [sp, #16]
  40a04c:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  40a050:	add	x3, x3, #0xa50
  40a054:	mov	w1, w21
  40a058:	mov	w2, w22
  40a05c:	mov	x19, x28
  40a060:	mov	x4, x28
  40a064:	bl	40939c <ferror@plt+0x53bc>
  40a068:	mov	w20, wzr
  40a06c:	mov	w0, w23
  40a070:	bl	403a20 <close@plt>
  40a074:	mov	x0, x19
  40a078:	bl	414260 <ferror@plt+0x10280>
  40a07c:	mov	w0, w20
  40a080:	add	sp, sp, #0x1, lsl #12
  40a084:	add	sp, sp, #0xa0
  40a088:	ldp	x20, x19, [sp, #80]
  40a08c:	ldp	x22, x21, [sp, #64]
  40a090:	ldp	x24, x23, [sp, #48]
  40a094:	ldp	x26, x25, [sp, #32]
  40a098:	ldp	x28, x27, [sp, #16]
  40a09c:	ldp	x29, x30, [sp], #96
  40a0a0:	ret
  40a0a4:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  40a0a8:	ldr	w21, [x19, #2504]
  40a0ac:	cbz	w21, 40a1e4 <ferror@plt+0x6204>
  40a0b0:	ldr	w0, [sp, #4]
  40a0b4:	ldp	x19, x20, [sp, #8]
  40a0b8:	sub	w8, w0, #0x1
  40a0bc:	cmp	w8, #0x27
  40a0c0:	b.hi	40a0d4 <ferror@plt+0x60f4>  // b.pmore
  40a0c4:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  40a0c8:	add	x9, x9, #0xcf0
  40a0cc:	ldr	w22, [x9, w8, sxtw #2]
  40a0d0:	b	40a0d8 <ferror@plt+0x60f8>
  40a0d4:	mov	w22, #0x18                  	// #24
  40a0d8:	bl	42003c <ferror@plt+0x1c05c>
  40a0dc:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  40a0e0:	mov	x5, x0
  40a0e4:	add	x3, x3, #0xa7f
  40a0e8:	mov	x0, x20
  40a0ec:	mov	w1, w21
  40a0f0:	mov	w2, w22
  40a0f4:	mov	x4, x19
  40a0f8:	b	409ed8 <ferror@plt+0x5ef8>
  40a0fc:	adrp	x0, 445000 <ferror@plt+0x41020>
  40a100:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40a104:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40a108:	add	x0, x0, #0x2f
  40a10c:	add	x1, x1, #0x709
  40a110:	add	x2, x2, #0x753
  40a114:	b	40a130 <ferror@plt+0x6150>
  40a118:	adrp	x0, 445000 <ferror@plt+0x41020>
  40a11c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40a120:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40a124:	add	x0, x0, #0x2f
  40a128:	add	x1, x1, #0x709
  40a12c:	add	x2, x2, #0x764
  40a130:	bl	415310 <ferror@plt+0x11330>
  40a134:	mov	w20, wzr
  40a138:	b	40a07c <ferror@plt+0x609c>
  40a13c:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a140:	add	x0, x0, #0x6f6
  40a144:	bl	41a6d4 <ferror@plt+0x166f4>
  40a148:	mov	w21, w0
  40a14c:	str	w0, [x19, #2504]
  40a150:	b	409d34 <ferror@plt+0x5d54>
  40a154:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a158:	add	x0, x0, #0x6f6
  40a15c:	bl	41a6d4 <ferror@plt+0x166f4>
  40a160:	mov	w22, w0
  40a164:	str	w0, [x19, #2504]
  40a168:	b	409e5c <ferror@plt+0x5e7c>
  40a16c:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a170:	add	x0, x0, #0x6f6
  40a174:	bl	41a6d4 <ferror@plt+0x166f4>
  40a178:	mov	w21, w0
  40a17c:	str	w0, [x19, #2504]
  40a180:	b	409ea0 <ferror@plt+0x5ec0>
  40a184:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a188:	add	x0, x0, #0x6f6
  40a18c:	bl	41a6d4 <ferror@plt+0x166f4>
  40a190:	mov	w21, w0
  40a194:	str	w0, [x19, #2504]
  40a198:	b	409f2c <ferror@plt+0x5f4c>
  40a19c:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a1a0:	add	x0, x0, #0x6f6
  40a1a4:	bl	41a6d4 <ferror@plt+0x166f4>
  40a1a8:	mov	w21, w0
  40a1ac:	str	w0, [x19, #2504]
  40a1b0:	b	409f90 <ferror@plt+0x5fb0>
  40a1b4:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a1b8:	add	x0, x0, #0x6f6
  40a1bc:	bl	41a6d4 <ferror@plt+0x166f4>
  40a1c0:	mov	w21, w0
  40a1c4:	str	w0, [x19, #2504]
  40a1c8:	b	409fe4 <ferror@plt+0x6004>
  40a1cc:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a1d0:	add	x0, x0, #0x6f6
  40a1d4:	bl	41a6d4 <ferror@plt+0x166f4>
  40a1d8:	mov	w1, w0
  40a1dc:	str	w0, [x19, #2504]
  40a1e0:	b	409e24 <ferror@plt+0x5e44>
  40a1e4:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a1e8:	add	x0, x0, #0x6f6
  40a1ec:	bl	41a6d4 <ferror@plt+0x166f4>
  40a1f0:	mov	w21, w0
  40a1f4:	str	w0, [x19, #2504]
  40a1f8:	b	40a0b0 <ferror@plt+0x60d0>
  40a1fc:	sub	sp, sp, #0xe0
  40a200:	stp	x29, x30, [sp, #144]
  40a204:	stp	x26, x25, [sp, #160]
  40a208:	stp	x24, x23, [sp, #176]
  40a20c:	stp	x22, x21, [sp, #192]
  40a210:	stp	x20, x19, [sp, #208]
  40a214:	add	x29, sp, #0x90
  40a218:	str	xzr, [sp, #8]
  40a21c:	cbz	x0, 40a5d0 <ferror@plt+0x65f0>
  40a220:	mov	x19, x3
  40a224:	mov	x25, x2
  40a228:	mov	x24, x1
  40a22c:	mov	x22, x0
  40a230:	cbz	x3, 40a23c <ferror@plt+0x625c>
  40a234:	ldr	x8, [x19]
  40a238:	cbnz	x8, 40a624 <ferror@plt+0x6644>
  40a23c:	cbnz	x24, 40a244 <ferror@plt+0x6264>
  40a240:	cbnz	x25, 40a5ec <ferror@plt+0x660c>
  40a244:	cmn	x25, #0x2
  40a248:	b.le	40a608 <ferror@plt+0x6628>
  40a24c:	cmn	x25, #0x1
  40a250:	b.ne	40a260 <ferror@plt+0x6280>  // b.any
  40a254:	mov	x0, x24
  40a258:	bl	403510 <strlen@plt>
  40a25c:	mov	x25, x0
  40a260:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a264:	add	x0, x0, #0xab2
  40a268:	mov	x1, x22
  40a26c:	bl	41fa28 <ferror@plt+0x1ba48>
  40a270:	mov	x20, x0
  40a274:	bl	403ee0 <__errno_location@plt>
  40a278:	adrp	x1, 40a000 <ferror@plt+0x6020>
  40a27c:	mov	x23, x0
  40a280:	str	wzr, [x0]
  40a284:	add	x1, x1, #0x98c
  40a288:	mov	w2, #0xc2                  	// #194
  40a28c:	mov	w3, #0x1b6                 	// #438
  40a290:	mov	x0, x20
  40a294:	bl	40a708 <ferror@plt+0x6728>
  40a298:	cmn	w0, #0x1
  40a29c:	b.eq	40a388 <ferror@plt+0x63a8>  // b.none
  40a2a0:	mov	w21, w0
  40a2a4:	cmp	x25, #0x1
  40a2a8:	b.lt	40a300 <ferror@plt+0x6320>  // b.tstop
  40a2ac:	mov	w0, w21
  40a2b0:	mov	w1, wzr
  40a2b4:	mov	x2, xzr
  40a2b8:	mov	x3, x25
  40a2bc:	bl	403e90 <fallocate@plt>
  40a2c0:	b	40a2d8 <ferror@plt+0x62f8>
  40a2c4:	ldr	w26, [x23]
  40a2c8:	cmp	w26, #0x4
  40a2cc:	b.ne	40a478 <ferror@plt+0x6498>  // b.any
  40a2d0:	cmp	x25, #0x0
  40a2d4:	b.le	40a300 <ferror@plt+0x6320>
  40a2d8:	mov	w0, w21
  40a2dc:	mov	x1, x24
  40a2e0:	mov	x2, x25
  40a2e4:	bl	403a80 <write@plt>
  40a2e8:	tbnz	x0, #63, 40a2c4 <ferror@plt+0x62e4>
  40a2ec:	subs	x25, x25, x0
  40a2f0:	b.lt	40a6a8 <ferror@plt+0x66c8>  // b.tstop
  40a2f4:	add	x24, x24, x0
  40a2f8:	cmp	x25, #0x0
  40a2fc:	b.gt	40a2d8 <ferror@plt+0x62f8>
  40a300:	add	x1, sp, #0x10
  40a304:	mov	w0, w21
  40a308:	bl	4038c0 <fstatfs@plt>
  40a30c:	cbnz	w0, 40a324 <ferror@plt+0x6344>
  40a310:	ldr	x8, [sp, #16]
  40a314:	mov	w9, #0x683e                	// #26686
  40a318:	movk	w9, #0x9123, lsl #16
  40a31c:	cmp	x8, x9
  40a320:	b.eq	40a33c <ferror@plt+0x635c>  // b.none
  40a324:	add	x2, sp, #0x10
  40a328:	mov	w0, wzr
  40a32c:	mov	x1, x22
  40a330:	str	wzr, [x23]
  40a334:	bl	403da0 <__lxstat@plt>
  40a338:	cbz	w0, 40a404 <ferror@plt+0x6424>
  40a33c:	mov	w0, w21
  40a340:	mov	x1, x19
  40a344:	str	wzr, [x23]
  40a348:	bl	41f7dc <ferror@plt+0x1b7fc>
  40a34c:	cbz	w0, 40a4f4 <ferror@plt+0x6514>
  40a350:	mov	x0, x20
  40a354:	bl	41f868 <ferror@plt+0x1b888>
  40a358:	mov	x21, x0
  40a35c:	mov	x0, x20
  40a360:	bl	414260 <ferror@plt+0x10280>
  40a364:	cbz	x21, 40a508 <ferror@plt+0x6528>
  40a368:	mov	x0, x21
  40a36c:	mov	x1, x22
  40a370:	str	wzr, [x23]
  40a374:	bl	403cd0 <rename@plt>
  40a378:	cmn	w0, #0x1
  40a37c:	b.eq	40a534 <ferror@plt+0x6554>  // b.none
  40a380:	mov	w19, #0x1                   	// #1
  40a384:	b	40a50c <ferror@plt+0x652c>
  40a388:	ldr	w22, [x23]
  40a38c:	mov	x0, x20
  40a390:	bl	437398 <ferror@plt+0x333b8>
  40a394:	mov	x23, x0
  40a398:	mov	w0, w22
  40a39c:	bl	42003c <ferror@plt+0x1c05c>
  40a3a0:	mov	x2, x0
  40a3a4:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a3a8:	add	x0, x0, #0xabc
  40a3ac:	mov	x1, x23
  40a3b0:	bl	41fa28 <ferror@plt+0x1ba48>
  40a3b4:	mov	x21, x0
  40a3b8:	mov	x0, x23
  40a3bc:	bl	414260 <ferror@plt+0x10280>
  40a3c0:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  40a3c4:	ldr	w1, [x23, #2504]
  40a3c8:	cbz	w1, 40a648 <ferror@plt+0x6668>
  40a3cc:	sub	w8, w22, #0x1
  40a3d0:	cmp	w8, #0x27
  40a3d4:	b.hi	40a3e8 <ferror@plt+0x6408>  // b.pmore
  40a3d8:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  40a3dc:	add	x9, x9, #0xcf0
  40a3e0:	ldr	w2, [x9, w8, sxtw #2]
  40a3e4:	b	40a3ec <ferror@plt+0x640c>
  40a3e8:	mov	w2, #0x18                  	// #24
  40a3ec:	mov	x0, x19
  40a3f0:	mov	x3, x21
  40a3f4:	bl	40954c <ferror@plt+0x556c>
  40a3f8:	mov	x0, x21
  40a3fc:	bl	414260 <ferror@plt+0x10280>
  40a400:	b	40a4fc <ferror@plt+0x651c>
  40a404:	ldr	x8, [sp, #64]
  40a408:	cmp	x8, #0x1
  40a40c:	b.lt	40a33c <ferror@plt+0x635c>  // b.tstop
  40a410:	mov	w0, w21
  40a414:	bl	4037a0 <fsync@plt>
  40a418:	cbz	w0, 40a33c <ferror@plt+0x635c>
  40a41c:	ldr	w23, [x23]
  40a420:	mov	x0, x20
  40a424:	bl	437398 <ferror@plt+0x333b8>
  40a428:	mov	x24, x0
  40a42c:	mov	w0, w23
  40a430:	bl	42003c <ferror@plt+0x1c05c>
  40a434:	mov	x2, x0
  40a438:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a43c:	add	x0, x0, #0xb28
  40a440:	mov	x1, x24
  40a444:	bl	41fa28 <ferror@plt+0x1ba48>
  40a448:	mov	x22, x0
  40a44c:	mov	x0, x24
  40a450:	bl	414260 <ferror@plt+0x10280>
  40a454:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  40a458:	ldr	w1, [x24, #2504]
  40a45c:	cbz	w1, 40a690 <ferror@plt+0x66b0>
  40a460:	sub	w8, w23, #0x1
  40a464:	cmp	w8, #0x28
  40a468:	b.cs	40a4d4 <ferror@plt+0x64f4>  // b.hs, b.nlast
  40a46c:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  40a470:	add	x9, x9, #0xcf0
  40a474:	b	40a4cc <ferror@plt+0x64ec>
  40a478:	mov	x0, x20
  40a47c:	bl	437398 <ferror@plt+0x333b8>
  40a480:	mov	x23, x0
  40a484:	mov	w0, w26
  40a488:	bl	42003c <ferror@plt+0x1c05c>
  40a48c:	mov	x2, x0
  40a490:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a494:	add	x0, x0, #0xadb
  40a498:	mov	x1, x23
  40a49c:	bl	41fa28 <ferror@plt+0x1ba48>
  40a4a0:	mov	x22, x0
  40a4a4:	mov	x0, x23
  40a4a8:	bl	414260 <ferror@plt+0x10280>
  40a4ac:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  40a4b0:	ldr	w1, [x23, #2504]
  40a4b4:	cbz	w1, 40a660 <ferror@plt+0x6680>
  40a4b8:	sub	w8, w26, #0x1
  40a4bc:	cmp	w8, #0x27
  40a4c0:	b.hi	40a4d4 <ferror@plt+0x64f4>  // b.pmore
  40a4c4:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  40a4c8:	add	x9, x9, #0xc50
  40a4cc:	ldr	w2, [x9, w8, sxtw #2]
  40a4d0:	b	40a4d8 <ferror@plt+0x64f8>
  40a4d4:	mov	w2, #0x18                  	// #24
  40a4d8:	mov	x0, x19
  40a4dc:	mov	x3, x22
  40a4e0:	bl	40954c <ferror@plt+0x556c>
  40a4e4:	mov	x0, x22
  40a4e8:	bl	414260 <ferror@plt+0x10280>
  40a4ec:	mov	w0, w21
  40a4f0:	bl	403a20 <close@plt>
  40a4f4:	mov	x0, x20
  40a4f8:	bl	41f7c4 <ferror@plt+0x1b7e4>
  40a4fc:	mov	x0, x20
  40a500:	bl	414260 <ferror@plt+0x10280>
  40a504:	mov	x21, xzr
  40a508:	mov	w19, wzr
  40a50c:	mov	x0, x21
  40a510:	bl	414260 <ferror@plt+0x10280>
  40a514:	mov	w0, w19
  40a518:	ldp	x20, x19, [sp, #208]
  40a51c:	ldp	x22, x21, [sp, #192]
  40a520:	ldp	x24, x23, [sp, #176]
  40a524:	ldp	x26, x25, [sp, #160]
  40a528:	ldp	x29, x30, [sp, #144]
  40a52c:	add	sp, sp, #0xe0
  40a530:	ret
  40a534:	ldr	w23, [x23]
  40a538:	mov	x0, x21
  40a53c:	bl	437398 <ferror@plt+0x333b8>
  40a540:	mov	x20, x0
  40a544:	mov	x0, x22
  40a548:	bl	437398 <ferror@plt+0x333b8>
  40a54c:	adrp	x25, 48e000 <ferror@plt+0x8a020>
  40a550:	ldr	w24, [x25, #2504]
  40a554:	mov	x22, x0
  40a558:	cbz	w24, 40a678 <ferror@plt+0x6698>
  40a55c:	sub	w8, w23, #0x1
  40a560:	cmp	w8, #0x27
  40a564:	b.hi	40a578 <ferror@plt+0x6598>  // b.pmore
  40a568:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  40a56c:	add	x9, x9, #0xcf0
  40a570:	ldr	w25, [x9, w8, sxtw #2]
  40a574:	b	40a57c <ferror@plt+0x659c>
  40a578:	mov	w25, #0x18                  	// #24
  40a57c:	mov	w0, w23
  40a580:	bl	42003c <ferror@plt+0x1c05c>
  40a584:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  40a588:	mov	x6, x0
  40a58c:	add	x3, x3, #0xb56
  40a590:	add	x0, sp, #0x8
  40a594:	mov	w1, w24
  40a598:	mov	w2, w25
  40a59c:	mov	x4, x20
  40a5a0:	mov	x5, x22
  40a5a4:	bl	40939c <ferror@plt+0x53bc>
  40a5a8:	mov	x0, x20
  40a5ac:	bl	414260 <ferror@plt+0x10280>
  40a5b0:	mov	x0, x22
  40a5b4:	bl	414260 <ferror@plt+0x10280>
  40a5b8:	mov	x0, x21
  40a5bc:	bl	41f7c4 <ferror@plt+0x1b7e4>
  40a5c0:	ldr	x1, [sp, #8]
  40a5c4:	mov	x0, x19
  40a5c8:	bl	409614 <ferror@plt+0x5634>
  40a5cc:	b	40a508 <ferror@plt+0x6528>
  40a5d0:	adrp	x0, 445000 <ferror@plt+0x41020>
  40a5d4:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40a5d8:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40a5dc:	add	x0, x0, #0x2f
  40a5e0:	add	x1, x1, #0x775
  40a5e4:	add	x2, x2, #0x753
  40a5e8:	b	40a63c <ferror@plt+0x665c>
  40a5ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  40a5f0:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40a5f4:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40a5f8:	add	x0, x0, #0x2f
  40a5fc:	add	x1, x1, #0x775
  40a600:	add	x2, x2, #0x7e3
  40a604:	b	40a63c <ferror@plt+0x665c>
  40a608:	adrp	x0, 445000 <ferror@plt+0x41020>
  40a60c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40a610:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40a614:	add	x0, x0, #0x2f
  40a618:	add	x1, x1, #0x775
  40a61c:	add	x2, x2, #0x803
  40a620:	b	40a63c <ferror@plt+0x665c>
  40a624:	adrp	x0, 445000 <ferror@plt+0x41020>
  40a628:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40a62c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40a630:	add	x0, x0, #0x2f
  40a634:	add	x1, x1, #0x775
  40a638:	add	x2, x2, #0x7c3
  40a63c:	bl	415310 <ferror@plt+0x11330>
  40a640:	mov	w19, wzr
  40a644:	b	40a514 <ferror@plt+0x6534>
  40a648:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a64c:	add	x0, x0, #0x6f6
  40a650:	bl	41a6d4 <ferror@plt+0x166f4>
  40a654:	mov	w1, w0
  40a658:	str	w0, [x23, #2504]
  40a65c:	b	40a3cc <ferror@plt+0x63ec>
  40a660:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a664:	add	x0, x0, #0x6f6
  40a668:	bl	41a6d4 <ferror@plt+0x166f4>
  40a66c:	mov	w1, w0
  40a670:	str	w0, [x23, #2504]
  40a674:	b	40a4b8 <ferror@plt+0x64d8>
  40a678:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a67c:	add	x0, x0, #0x6f6
  40a680:	bl	41a6d4 <ferror@plt+0x166f4>
  40a684:	mov	w24, w0
  40a688:	str	w0, [x25, #2504]
  40a68c:	b	40a55c <ferror@plt+0x657c>
  40a690:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40a694:	add	x0, x0, #0x6f6
  40a698:	bl	41a6d4 <ferror@plt+0x166f4>
  40a69c:	mov	w1, w0
  40a6a0:	str	w0, [x24, #2504]
  40a6a4:	b	40a460 <ferror@plt+0x6480>
  40a6a8:	adrp	x0, 445000 <ferror@plt+0x41020>
  40a6ac:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40a6b0:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  40a6b4:	adrp	x4, 43e000 <ferror@plt+0x3a020>
  40a6b8:	add	x0, x0, #0x2f
  40a6bc:	add	x1, x1, #0xa72
  40a6c0:	add	x3, x3, #0xb09
  40a6c4:	add	x4, x4, #0xb1c
  40a6c8:	mov	w2, #0x44c                 	// #1100
  40a6cc:	bl	426194 <ferror@plt+0x221b4>
  40a6d0:	stp	x29, x30, [sp, #-32]!
  40a6d4:	mov	w3, w1
  40a6d8:	adrp	x1, 40a000 <ferror@plt+0x6020>
  40a6dc:	add	x1, x1, #0x938
  40a6e0:	mov	w2, wzr
  40a6e4:	str	x19, [sp, #16]
  40a6e8:	mov	x29, sp
  40a6ec:	mov	x19, x0
  40a6f0:	bl	40a708 <ferror@plt+0x6728>
  40a6f4:	cmn	w0, #0x1
  40a6f8:	csel	x0, xzr, x19, eq  // eq = none
  40a6fc:	ldr	x19, [sp, #16]
  40a700:	ldp	x29, x30, [sp], #32
  40a704:	ret
  40a708:	sub	sp, sp, #0x70
  40a70c:	stp	x29, x30, [sp, #16]
  40a710:	stp	x28, x27, [sp, #32]
  40a714:	stp	x26, x25, [sp, #48]
  40a718:	stp	x24, x23, [sp, #64]
  40a71c:	stp	x22, x21, [sp, #80]
  40a720:	stp	x20, x19, [sp, #96]
  40a724:	add	x29, sp, #0x10
  40a728:	cbz	x0, 40a918 <ferror@plt+0x6938>
  40a72c:	mov	x21, x1
  40a730:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40a734:	add	x1, x1, #0xc48
  40a738:	mov	w19, w3
  40a73c:	mov	w20, w2
  40a740:	mov	x22, x0
  40a744:	bl	421998 <ferror@plt+0x1d9b8>
  40a748:	cbz	x0, 40a764 <ferror@plt+0x6784>
  40a74c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40a750:	add	x1, x1, #0xc48
  40a754:	mov	w2, #0x6                   	// #6
  40a758:	mov	x23, x0
  40a75c:	bl	403880 <strncmp@plt>
  40a760:	cbz	w0, 40a794 <ferror@plt+0x67b4>
  40a764:	bl	403ee0 <__errno_location@plt>
  40a768:	mov	w8, #0x16                  	// #22
  40a76c:	str	w8, [x0]
  40a770:	mov	w0, #0xffffffff            	// #-1
  40a774:	ldp	x20, x19, [sp, #96]
  40a778:	ldp	x22, x21, [sp, #80]
  40a77c:	ldp	x24, x23, [sp, #64]
  40a780:	ldp	x26, x25, [sp, #48]
  40a784:	ldp	x28, x27, [sp, #32]
  40a788:	ldp	x29, x30, [sp, #16]
  40a78c:	add	sp, sp, #0x70
  40a790:	ret
  40a794:	mov	x0, sp
  40a798:	bl	410c54 <ferror@plt+0xcc74>
  40a79c:	ldp	x9, x8, [sp]
  40a7a0:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  40a7a4:	ldrsw	x11, [x10, #2520]
  40a7a8:	mov	x25, #0x8e39                	// #36409
  40a7ac:	movk	x25, #0x38e3, lsl #16
  40a7b0:	movk	x25, #0xe38e, lsl #32
  40a7b4:	adrp	x27, 43e000 <ferror@plt+0x3a020>
  40a7b8:	eor	x8, x9, x8
  40a7bc:	mov	w24, #0x64                  	// #100
  40a7c0:	movk	x25, #0xe38, lsl #48
  40a7c4:	add	x27, x27, #0xb90
  40a7c8:	mov	w28, #0x24                  	// #36
  40a7cc:	add	w12, w11, #0x1
  40a7d0:	add	x26, x8, x11
  40a7d4:	str	w12, [x10, #2520]
  40a7d8:	mov	x9, #0x8195                	// #33173
  40a7dc:	movk	x9, #0x5ba7, lsl #16
  40a7e0:	movk	x9, #0xc3f3, lsl #32
  40a7e4:	smulh	x8, x26, x25
  40a7e8:	movk	x9, #0x6522, lsl #48
  40a7ec:	mov	x10, #0x8eed                	// #36589
  40a7f0:	smulh	x9, x26, x9
  40a7f4:	movk	x10, #0x7e11, lsl #16
  40a7f8:	mov	x11, #0x94db                	// #38107
  40a7fc:	asr	x13, x8, #1
  40a800:	movk	x10, #0x1c1, lsl #32
  40a804:	movk	x11, #0x5479, lsl #16
  40a808:	mov	x12, #0x8451                	// #33873
  40a80c:	asr	x14, x9, #9
  40a810:	add	x8, x13, x8, lsr #63
  40a814:	movk	x10, #0x2cf3, lsl #48
  40a818:	movk	x11, #0x39ab, lsl #32
  40a81c:	movk	x12, #0x6788, lsl #16
  40a820:	add	x9, x14, x9, lsr #63
  40a824:	smulh	x13, x8, x25
  40a828:	smulh	x10, x26, x10
  40a82c:	movk	x11, #0x13fa, lsl #48
  40a830:	movk	x12, #0xfa5f, lsl #32
  40a834:	smulh	x14, x9, x25
  40a838:	asr	x18, x13, #1
  40a83c:	smulh	x11, x26, x11
  40a840:	movk	x12, #0x11c1, lsl #48
  40a844:	asr	x15, x10, #13
  40a848:	add	x13, x18, x13, lsr #63
  40a84c:	asr	x18, x14, #1
  40a850:	smulh	x12, x26, x12
  40a854:	asr	x16, x11, #17
  40a858:	add	x10, x15, x10, lsr #63
  40a85c:	add	x14, x18, x14, lsr #63
  40a860:	asr	x17, x12, #22
  40a864:	add	x11, x16, x11, lsr #63
  40a868:	smulh	x15, x10, x25
  40a86c:	msub	x9, x14, x28, x9
  40a870:	mov	x14, #0xffffffffffffffdc    	// #-36
  40a874:	add	x12, x17, x12, lsr #63
  40a878:	smulh	x16, x11, x25
  40a87c:	asr	x18, x15, #1
  40a880:	msub	x13, x13, x28, x8
  40a884:	madd	x8, x8, x14, x27
  40a888:	smulh	x17, x12, x25
  40a88c:	add	x15, x18, x15, lsr #63
  40a890:	asr	x18, x16, #1
  40a894:	ldrb	w8, [x8, x26]
  40a898:	add	x16, x18, x16, lsr #63
  40a89c:	asr	x18, x17, #1
  40a8a0:	add	x17, x18, x17, lsr #63
  40a8a4:	msub	x10, x15, x28, x10
  40a8a8:	msub	x11, x16, x28, x11
  40a8ac:	msub	x12, x17, x28, x12
  40a8b0:	ldrb	w13, [x27, x13]
  40a8b4:	strb	w8, [x23]
  40a8b8:	ldrb	w8, [x27, x9]
  40a8bc:	ldrb	w9, [x27, x10]
  40a8c0:	ldrb	w10, [x27, x11]
  40a8c4:	ldrb	w11, [x27, x12]
  40a8c8:	mov	x0, x22
  40a8cc:	mov	w1, w20
  40a8d0:	mov	w2, w19
  40a8d4:	strb	w13, [x23, #1]
  40a8d8:	strb	w8, [x23, #2]
  40a8dc:	strb	w9, [x23, #3]
  40a8e0:	strb	w10, [x23, #4]
  40a8e4:	strb	w11, [x23, #5]
  40a8e8:	blr	x21
  40a8ec:	tbz	w0, #31, 40a774 <ferror@plt+0x6794>
  40a8f0:	bl	403ee0 <__errno_location@plt>
  40a8f4:	ldr	w8, [x0]
  40a8f8:	cmp	w8, #0x11
  40a8fc:	b.ne	40a770 <ferror@plt+0x6790>  // b.any
  40a900:	mov	w8, #0x1e61                	// #7777
  40a904:	subs	w24, w24, #0x1
  40a908:	add	x26, x26, x8
  40a90c:	b.ne	40a7d8 <ferror@plt+0x67f8>  // b.any
  40a910:	mov	w8, #0x11                  	// #17
  40a914:	b	40a76c <ferror@plt+0x678c>
  40a918:	adrp	x0, 445000 <ferror@plt+0x41020>
  40a91c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40a920:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40a924:	add	x0, x0, #0x2f
  40a928:	add	x1, x1, #0xbb5
  40a92c:	add	x2, x2, #0xbec
  40a930:	bl	415310 <ferror@plt+0x11330>
  40a934:	b	40a770 <ferror@plt+0x6790>
  40a938:	mov	w1, w2
  40a93c:	b	403f80 <mkdir@plt>
  40a940:	stp	x29, x30, [sp, #-32]!
  40a944:	adrp	x1, 40a000 <ferror@plt+0x6020>
  40a948:	add	x1, x1, #0x938
  40a94c:	mov	w3, #0x1c0                 	// #448
  40a950:	mov	w2, wzr
  40a954:	str	x19, [sp, #16]
  40a958:	mov	x29, sp
  40a95c:	mov	x19, x0
  40a960:	bl	40a708 <ferror@plt+0x6728>
  40a964:	cmn	w0, #0x1
  40a968:	csel	x0, xzr, x19, eq  // eq = none
  40a96c:	ldr	x19, [sp, #16]
  40a970:	ldp	x29, x30, [sp], #32
  40a974:	ret
  40a978:	mov	w3, w2
  40a97c:	orr	w2, w1, #0xc0
  40a980:	adrp	x1, 40a000 <ferror@plt+0x6020>
  40a984:	add	x1, x1, #0x98c
  40a988:	b	40a708 <ferror@plt+0x6728>
  40a98c:	b	403800 <open@plt>
  40a990:	adrp	x1, 40a000 <ferror@plt+0x6020>
  40a994:	add	x1, x1, #0x98c
  40a998:	mov	w2, #0xc2                  	// #194
  40a99c:	mov	w3, #0x180                 	// #384
  40a9a0:	b	40a708 <ferror@plt+0x6728>
  40a9a4:	sub	sp, sp, #0x30
  40a9a8:	mov	x5, x2
  40a9ac:	adrp	x2, 40a000 <ferror@plt+0x6020>
  40a9b0:	stp	x20, x19, [sp, #32]
  40a9b4:	mov	x19, x1
  40a9b8:	add	x2, x2, #0x98c
  40a9bc:	add	x1, sp, #0x8
  40a9c0:	mov	w3, #0xc2                  	// #194
  40a9c4:	mov	w4, #0x180                 	// #384
  40a9c8:	stp	x29, x30, [sp, #16]
  40a9cc:	add	x29, sp, #0x10
  40a9d0:	bl	40aa08 <ferror@plt+0x6a28>
  40a9d4:	mov	w20, w0
  40a9d8:	cmn	w0, #0x1
  40a9dc:	b.eq	40a9f4 <ferror@plt+0x6a14>  // b.none
  40a9e0:	ldr	x0, [sp, #8]
  40a9e4:	cbz	x19, 40a9f0 <ferror@plt+0x6a10>
  40a9e8:	str	x0, [x19]
  40a9ec:	b	40a9f4 <ferror@plt+0x6a14>
  40a9f0:	bl	414260 <ferror@plt+0x10280>
  40a9f4:	mov	w0, w20
  40a9f8:	ldp	x20, x19, [sp, #32]
  40a9fc:	ldp	x29, x30, [sp, #16]
  40aa00:	add	sp, sp, #0x30
  40aa04:	ret
  40aa08:	stp	x29, x30, [sp, #-80]!
  40aa0c:	adrp	x8, 43e000 <ferror@plt+0x3a020>
  40aa10:	add	x8, x8, #0xab4
  40aa14:	cmp	x0, #0x0
  40aa18:	stp	x20, x19, [sp, #64]
  40aa1c:	csel	x20, x8, x0, eq  // eq = none
  40aa20:	stp	x22, x21, [sp, #48]
  40aa24:	mov	x21, x1
  40aa28:	mov	w1, #0x2f                  	// #47
  40aa2c:	mov	x0, x20
  40aa30:	str	x25, [sp, #16]
  40aa34:	stp	x24, x23, [sp, #32]
  40aa38:	mov	x29, sp
  40aa3c:	mov	x19, x5
  40aa40:	mov	w22, w4
  40aa44:	mov	w23, w3
  40aa48:	mov	x24, x2
  40aa4c:	bl	403ca0 <strchr@plt>
  40aa50:	cbz	x0, 40aabc <ferror@plt+0x6adc>
  40aa54:	mov	x25, x0
  40aa58:	mov	x0, x20
  40aa5c:	bl	437398 <ferror@plt+0x333b8>
  40aa60:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  40aa64:	ldrb	w8, [x25]
  40aa68:	ldr	w1, [x21, #2504]
  40aa6c:	mov	x20, x0
  40aa70:	strb	wzr, [x29, #29]
  40aa74:	strb	w8, [x29, #28]
  40aa78:	cbz	w1, 40abd8 <ferror@plt+0x6bf8>
  40aa7c:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  40aa80:	add	x3, x3, #0xbf9
  40aa84:	add	x5, x29, #0x1c
  40aa88:	mov	w2, #0x18                  	// #24
  40aa8c:	mov	x0, x19
  40aa90:	mov	x4, x20
  40aa94:	bl	40939c <ferror@plt+0x53bc>
  40aa98:	mov	x0, x20
  40aa9c:	bl	414260 <ferror@plt+0x10280>
  40aaa0:	mov	w0, #0xffffffff            	// #-1
  40aaa4:	ldp	x20, x19, [sp, #64]
  40aaa8:	ldp	x22, x21, [sp, #48]
  40aaac:	ldp	x24, x23, [sp, #32]
  40aab0:	ldr	x25, [sp, #16]
  40aab4:	ldp	x29, x30, [sp], #80
  40aab8:	ret
  40aabc:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40aac0:	add	x1, x1, #0xc48
  40aac4:	mov	x0, x20
  40aac8:	bl	403e30 <strstr@plt>
  40aacc:	cbz	x0, 40ab30 <ferror@plt+0x6b50>
  40aad0:	bl	42db20 <ferror@plt+0x29b40>
  40aad4:	mov	x25, x0
  40aad8:	bl	403510 <strlen@plt>
  40aadc:	add	x8, x0, x25
  40aae0:	ldurb	w8, [x8, #-1]
  40aae4:	adrp	x9, 47c000 <ferror@plt+0x78020>
  40aae8:	adrp	x10, 47d000 <ferror@plt+0x79020>
  40aaec:	add	x9, x9, #0xd4
  40aaf0:	add	x10, x10, #0x4cf
  40aaf4:	cmp	w8, #0x2f
  40aaf8:	csel	x1, x10, x9, eq  // eq = none
  40aafc:	mov	x0, x25
  40ab00:	mov	x2, x20
  40ab04:	mov	x3, xzr
  40ab08:	bl	41fab0 <ferror@plt+0x1bad0>
  40ab0c:	mov	x1, x24
  40ab10:	mov	w2, w23
  40ab14:	mov	w3, w22
  40ab18:	mov	x20, x0
  40ab1c:	bl	40a708 <ferror@plt+0x6728>
  40ab20:	cmn	w0, #0x1
  40ab24:	b.eq	40ab64 <ferror@plt+0x6b84>  // b.none
  40ab28:	str	x20, [x21]
  40ab2c:	b	40aaa4 <ferror@plt+0x6ac4>
  40ab30:	mov	x0, x20
  40ab34:	bl	437398 <ferror@plt+0x333b8>
  40ab38:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  40ab3c:	ldr	w1, [x21, #2504]
  40ab40:	mov	x20, x0
  40ab44:	cbz	w1, 40abf0 <ferror@plt+0x6c10>
  40ab48:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  40ab4c:	add	x3, x3, #0xc2a
  40ab50:	mov	w2, #0x18                  	// #24
  40ab54:	mov	x0, x19
  40ab58:	mov	x4, x20
  40ab5c:	bl	40939c <ferror@plt+0x53bc>
  40ab60:	b	40aa98 <ferror@plt+0x6ab8>
  40ab64:	bl	403ee0 <__errno_location@plt>
  40ab68:	ldr	w22, [x0]
  40ab6c:	mov	x0, x20
  40ab70:	bl	437398 <ferror@plt+0x333b8>
  40ab74:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  40ab78:	ldr	w23, [x24, #2504]
  40ab7c:	mov	x21, x0
  40ab80:	cbz	w23, 40ac08 <ferror@plt+0x6c28>
  40ab84:	sub	w8, w22, #0x1
  40ab88:	cmp	w8, #0x27
  40ab8c:	b.hi	40aba0 <ferror@plt+0x6bc0>  // b.pmore
  40ab90:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  40ab94:	add	x9, x9, #0xcf0
  40ab98:	ldr	w24, [x9, w8, sxtw #2]
  40ab9c:	b	40aba4 <ferror@plt+0x6bc4>
  40aba0:	mov	w24, #0x18                  	// #24
  40aba4:	mov	w0, w22
  40aba8:	bl	42003c <ferror@plt+0x1c05c>
  40abac:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  40abb0:	mov	x5, x0
  40abb4:	add	x3, x3, #0xabc
  40abb8:	mov	x0, x19
  40abbc:	mov	w1, w23
  40abc0:	mov	w2, w24
  40abc4:	mov	x4, x21
  40abc8:	bl	40939c <ferror@plt+0x53bc>
  40abcc:	mov	x0, x21
  40abd0:	bl	414260 <ferror@plt+0x10280>
  40abd4:	b	40aa98 <ferror@plt+0x6ab8>
  40abd8:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40abdc:	add	x0, x0, #0x6f6
  40abe0:	bl	41a6d4 <ferror@plt+0x166f4>
  40abe4:	mov	w1, w0
  40abe8:	str	w0, [x21, #2504]
  40abec:	b	40aa7c <ferror@plt+0x6a9c>
  40abf0:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40abf4:	add	x0, x0, #0x6f6
  40abf8:	bl	41a6d4 <ferror@plt+0x166f4>
  40abfc:	mov	w1, w0
  40ac00:	str	w0, [x21, #2504]
  40ac04:	b	40ab48 <ferror@plt+0x6b68>
  40ac08:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40ac0c:	add	x0, x0, #0x6f6
  40ac10:	bl	41a6d4 <ferror@plt+0x166f4>
  40ac14:	mov	w23, w0
  40ac18:	str	w0, [x24, #2504]
  40ac1c:	b	40ab84 <ferror@plt+0x6ba4>
  40ac20:	sub	sp, sp, #0x20
  40ac24:	adrp	x2, 40a000 <ferror@plt+0x6020>
  40ac28:	mov	x5, x1
  40ac2c:	add	x2, x2, #0x938
  40ac30:	add	x1, sp, #0x8
  40ac34:	mov	w4, #0x1c0                 	// #448
  40ac38:	mov	w3, wzr
  40ac3c:	stp	x29, x30, [sp, #16]
  40ac40:	add	x29, sp, #0x10
  40ac44:	bl	40aa08 <ferror@plt+0x6a28>
  40ac48:	ldr	x8, [sp, #8]
  40ac4c:	ldp	x29, x30, [sp, #16]
  40ac50:	cmn	w0, #0x1
  40ac54:	csel	x0, xzr, x8, eq  // eq = none
  40ac58:	add	sp, sp, #0x20
  40ac5c:	ret
  40ac60:	cbz	x1, 40ac74 <ferror@plt+0x6c94>
  40ac64:	mov	x3, x1
  40ac68:	mov	x1, xzr
  40ac6c:	mov	x2, xzr
  40ac70:	b	40ac7c <ferror@plt+0x6c9c>
  40ac74:	mov	x0, xzr
  40ac78:	ret
  40ac7c:	sub	sp, sp, #0xa0
  40ac80:	stp	x29, x30, [sp, #64]
  40ac84:	stp	x28, x27, [sp, #80]
  40ac88:	stp	x26, x25, [sp, #96]
  40ac8c:	stp	x24, x23, [sp, #112]
  40ac90:	stp	x22, x21, [sp, #128]
  40ac94:	stp	x20, x19, [sp, #144]
  40ac98:	add	x29, sp, #0x40
  40ac9c:	mov	x27, x3
  40aca0:	str	x2, [sp, #24]
  40aca4:	mov	x24, x1
  40aca8:	mov	x22, x0
  40acac:	bl	403510 <strlen@plt>
  40acb0:	stur	x0, [x29, #-16]
  40acb4:	mov	x0, xzr
  40acb8:	bl	421e10 <ferror@plt+0x1de30>
  40acbc:	mov	x19, x0
  40acc0:	cbz	x27, 40acd4 <ferror@plt+0x6cf4>
  40acc4:	ldr	x24, [x27]
  40acc8:	mov	w11, #0x1                   	// #1
  40accc:	cbnz	x24, 40acdc <ferror@plt+0x6cfc>
  40acd0:	b	40aedc <ferror@plt+0x6efc>
  40acd4:	mov	w11, wzr
  40acd8:	cbz	x24, 40aedc <ferror@plt+0x6efc>
  40acdc:	ldur	x8, [x29, #-16]
  40ace0:	mov	x23, xzr
  40ace4:	stur	xzr, [x29, #-24]
  40ace8:	stur	wzr, [x29, #-28]
  40acec:	sxtw	x25, w8
  40acf0:	neg	x21, x25
  40acf4:	mov	w8, #0x1                   	// #1
  40acf8:	stur	w8, [x29, #-8]
  40acfc:	stp	x27, x19, [sp, #8]
  40ad00:	b	40ad20 <ferror@plt+0x6d40>
  40ad04:	mov	x0, x19
  40ad08:	mov	x1, x26
  40ad0c:	mov	x2, x28
  40ad10:	bl	421f20 <ferror@plt+0x1df40>
  40ad14:	stur	wzr, [x29, #-8]
  40ad18:	ldur	w11, [x29, #-4]
  40ad1c:	cbz	x24, 40ae94 <ferror@plt+0x6eb4>
  40ad20:	mov	x26, x24
  40ad24:	cbz	x27, 40ad38 <ferror@plt+0x6d58>
  40ad28:	add	w9, w11, #0x1
  40ad2c:	add	x8, x27, w11, sxtw #3
  40ad30:	mov	w11, w9
  40ad34:	b	40ad6c <ferror@plt+0x6d8c>
  40ad38:	ldr	x10, [sp, #24]
  40ad3c:	ldrsw	x8, [x10, #24]
  40ad40:	tbz	w8, #31, 40ad60 <ferror@plt+0x6d80>
  40ad44:	add	w9, w8, #0x8
  40ad48:	cmn	w8, #0x8
  40ad4c:	str	w9, [x10, #24]
  40ad50:	b.gt	40ad60 <ferror@plt+0x6d80>
  40ad54:	ldr	x9, [x10, #8]
  40ad58:	add	x8, x9, x8
  40ad5c:	b	40ad6c <ferror@plt+0x6d8c>
  40ad60:	ldr	x8, [x10]
  40ad64:	add	x9, x8, #0x8
  40ad68:	str	x9, [x10]
  40ad6c:	ldrb	w9, [x26]
  40ad70:	ldr	x24, [x8]
  40ad74:	cbz	w9, 40ad1c <ferror@plt+0x6d3c>
  40ad78:	ldur	x8, [x29, #-16]
  40ad7c:	mov	x0, x26
  40ad80:	stur	w11, [x29, #-4]
  40ad84:	cbz	w8, 40ae2c <ferror@plt+0x6e4c>
  40ad88:	mov	x1, x22
  40ad8c:	mov	x2, x25
  40ad90:	bl	403880 <strncmp@plt>
  40ad94:	mov	x28, x26
  40ad98:	cbnz	w0, 40adb4 <ferror@plt+0x6dd4>
  40ad9c:	add	x28, x28, x25
  40ada0:	mov	x0, x28
  40ada4:	mov	x1, x22
  40ada8:	mov	x2, x25
  40adac:	bl	403880 <strncmp@plt>
  40adb0:	cbz	w0, 40ad9c <ferror@plt+0x6dbc>
  40adb4:	mov	x0, x28
  40adb8:	bl	403510 <strlen@plt>
  40adbc:	add	x27, x28, x0
  40adc0:	add	x23, x28, x25
  40adc4:	mov	x20, x27
  40adc8:	cmp	x27, x23
  40adcc:	b.cc	40ade8 <ferror@plt+0x6e08>  // b.lo, b.ul, b.last
  40add0:	add	x27, x20, x21
  40add4:	mov	x0, x27
  40add8:	mov	x1, x22
  40addc:	mov	x2, x25
  40ade0:	bl	403880 <strncmp@plt>
  40ade4:	cbz	w0, 40adc4 <ferror@plt+0x6de4>
  40ade8:	add	x19, x26, x25
  40adec:	mov	x27, x20
  40adf0:	mov	x23, x27
  40adf4:	cmp	x27, x19
  40adf8:	b.cc	40ae14 <ferror@plt+0x6e34>  // b.lo, b.ul, b.last
  40adfc:	add	x27, x23, x21
  40ae00:	mov	x0, x27
  40ae04:	mov	x1, x22
  40ae08:	mov	x2, x25
  40ae0c:	bl	403880 <strncmp@plt>
  40ae10:	cbz	w0, 40adf0 <ferror@plt+0x6e10>
  40ae14:	ldur	w8, [x29, #-28]
  40ae18:	cbz	w8, 40ae40 <ferror@plt+0x6e60>
  40ae1c:	stur	xzr, [x29, #-24]
  40ae20:	ldr	x19, [sp, #16]
  40ae24:	mov	x26, x28
  40ae28:	b	40ae70 <ferror@plt+0x6e90>
  40ae2c:	bl	403510 <strlen@plt>
  40ae30:	add	x20, x26, x0
  40ae34:	subs	x28, x20, x26
  40ae38:	b.ne	40ae7c <ferror@plt+0x6e9c>  // b.any
  40ae3c:	b	40ad18 <ferror@plt+0x6d38>
  40ae40:	ldur	x8, [x29, #-24]
  40ae44:	cmp	x23, x28
  40ae48:	sub	x2, x28, x26
  40ae4c:	mov	x1, x26
  40ae50:	csel	x8, x8, x26, hi  // hi = pmore
  40ae54:	stur	x8, [x29, #-24]
  40ae58:	ldr	x19, [sp, #16]
  40ae5c:	mov	x0, x19
  40ae60:	bl	421f20 <ferror@plt+0x1df40>
  40ae64:	mov	w8, #0x1                   	// #1
  40ae68:	mov	x26, x28
  40ae6c:	stur	w8, [x29, #-28]
  40ae70:	ldr	x27, [sp, #8]
  40ae74:	subs	x28, x20, x26
  40ae78:	b.eq	40ad18 <ferror@plt+0x6d38>  // b.none
  40ae7c:	ldur	w8, [x29, #-8]
  40ae80:	cbnz	w8, 40ad04 <ferror@plt+0x6d24>
  40ae84:	mov	x0, x19
  40ae88:	mov	x1, x22
  40ae8c:	bl	422284 <ferror@plt+0x1e2a4>
  40ae90:	b	40ad04 <ferror@plt+0x6d24>
  40ae94:	ldur	x20, [x29, #-24]
  40ae98:	cbz	x20, 40aecc <ferror@plt+0x6eec>
  40ae9c:	mov	w1, #0x1                   	// #1
  40aea0:	mov	x0, x19
  40aea4:	bl	422054 <ferror@plt+0x1e074>
  40aea8:	mov	x0, x20
  40aeac:	ldp	x20, x19, [sp, #144]
  40aeb0:	ldp	x22, x21, [sp, #128]
  40aeb4:	ldp	x24, x23, [sp, #112]
  40aeb8:	ldp	x26, x25, [sp, #96]
  40aebc:	ldp	x28, x27, [sp, #80]
  40aec0:	ldp	x29, x30, [sp, #64]
  40aec4:	add	sp, sp, #0xa0
  40aec8:	b	41f868 <ferror@plt+0x1b888>
  40aecc:	cbz	x23, 40aedc <ferror@plt+0x6efc>
  40aed0:	mov	x0, x19
  40aed4:	mov	x1, x23
  40aed8:	bl	422284 <ferror@plt+0x1e2a4>
  40aedc:	mov	x0, x19
  40aee0:	ldp	x20, x19, [sp, #144]
  40aee4:	ldp	x22, x21, [sp, #128]
  40aee8:	ldp	x24, x23, [sp, #112]
  40aeec:	ldp	x26, x25, [sp, #96]
  40aef0:	ldp	x28, x27, [sp, #80]
  40aef4:	ldp	x29, x30, [sp, #64]
  40aef8:	mov	w1, wzr
  40aefc:	add	sp, sp, #0xa0
  40af00:	b	422054 <ferror@plt+0x1e074>
  40af04:	sub	sp, sp, #0xe0
  40af08:	stp	x29, x30, [sp, #208]
  40af0c:	add	x29, sp, #0xd0
  40af10:	stp	x2, x3, [x29, #-80]
  40af14:	stp	x4, x5, [x29, #-64]
  40af18:	stp	x6, x7, [x29, #-48]
  40af1c:	stp	q1, q2, [sp, #16]
  40af20:	stp	q3, q4, [sp, #48]
  40af24:	str	q0, [sp]
  40af28:	stp	q5, q6, [sp, #80]
  40af2c:	str	q7, [sp, #112]
  40af30:	cbz	x0, 40af70 <ferror@plt+0x6f90>
  40af34:	mov	x8, #0xffffffffffffffd0    	// #-48
  40af38:	mov	x10, sp
  40af3c:	sub	x11, x29, #0x50
  40af40:	movk	x8, #0xff80, lsl #32
  40af44:	add	x9, x29, #0x10
  40af48:	add	x10, x10, #0x80
  40af4c:	add	x11, x11, #0x30
  40af50:	sub	x2, x29, #0x20
  40af54:	mov	x3, xzr
  40af58:	stp	x10, x8, [x29, #-16]
  40af5c:	stp	x9, x11, [x29, #-32]
  40af60:	bl	40ac7c <ferror@plt+0x6c9c>
  40af64:	ldp	x29, x30, [sp, #208]
  40af68:	add	sp, sp, #0xe0
  40af6c:	ret
  40af70:	adrp	x0, 445000 <ferror@plt+0x41020>
  40af74:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40af78:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40af7c:	add	x0, x0, #0x2f
  40af80:	add	x1, x1, #0x810
  40af84:	add	x2, x2, #0x847
  40af88:	bl	415310 <ferror@plt+0x11330>
  40af8c:	mov	x0, xzr
  40af90:	b	40af64 <ferror@plt+0x6f84>
  40af94:	adrp	x8, 47c000 <ferror@plt+0x78020>
  40af98:	add	x8, x8, #0xd4
  40af9c:	mov	x3, x0
  40afa0:	mov	x0, x8
  40afa4:	mov	x1, xzr
  40afa8:	mov	x2, xzr
  40afac:	b	40ac7c <ferror@plt+0x6c9c>
  40afb0:	sub	sp, sp, #0xf0
  40afb4:	stp	x29, x30, [sp, #224]
  40afb8:	add	x29, sp, #0xe0
  40afbc:	mov	x8, x0
  40afc0:	mov	x9, #0xffffffffffffffc8    	// #-56
  40afc4:	mov	x10, sp
  40afc8:	sub	x11, x29, #0x58
  40afcc:	adrp	x0, 47c000 <ferror@plt+0x78020>
  40afd0:	stp	x1, x2, [x29, #-88]
  40afd4:	stp	x3, x4, [x29, #-72]
  40afd8:	movk	x9, #0xff80, lsl #32
  40afdc:	add	x12, x29, #0x10
  40afe0:	add	x10, x10, #0x80
  40afe4:	add	x11, x11, #0x38
  40afe8:	add	x0, x0, #0xd4
  40afec:	sub	x2, x29, #0x20
  40aff0:	mov	x1, x8
  40aff4:	mov	x3, xzr
  40aff8:	stp	x5, x6, [x29, #-56]
  40affc:	stur	x7, [x29, #-40]
  40b000:	stp	q0, q1, [sp]
  40b004:	stp	q2, q3, [sp, #32]
  40b008:	stp	q4, q5, [sp, #64]
  40b00c:	stp	q6, q7, [sp, #96]
  40b010:	stp	x10, x9, [x29, #-16]
  40b014:	stp	x12, x11, [x29, #-32]
  40b018:	bl	40ac7c <ferror@plt+0x6c9c>
  40b01c:	ldp	x29, x30, [sp, #224]
  40b020:	add	sp, sp, #0xf0
  40b024:	ret
  40b028:	stp	x29, x30, [sp, #-64]!
  40b02c:	stp	x22, x21, [sp, #32]
  40b030:	mov	x21, x0
  40b034:	mov	w0, #0x100                 	// #256
  40b038:	str	x23, [sp, #16]
  40b03c:	stp	x20, x19, [sp, #48]
  40b040:	mov	x29, sp
  40b044:	mov	x19, x1
  40b048:	bl	4140ec <ferror@plt+0x1010c>
  40b04c:	mov	x20, x0
  40b050:	mov	w2, #0x100                 	// #256
  40b054:	mov	x0, x21
  40b058:	mov	x1, x20
  40b05c:	bl	403600 <readlink@plt>
  40b060:	tbnz	w0, #31, 40b0a8 <ferror@plt+0x70c8>
  40b064:	cmp	w0, #0x100
  40b068:	b.cc	40b0a0 <ferror@plt+0x70c0>  // b.lo, b.ul, b.last
  40b06c:	mov	w22, #0x100                 	// #256
  40b070:	lsl	w22, w22, #1
  40b074:	mov	x0, x20
  40b078:	mov	x1, x22
  40b07c:	bl	414200 <ferror@plt+0x10220>
  40b080:	mov	x20, x0
  40b084:	mov	x0, x21
  40b088:	mov	x1, x20
  40b08c:	mov	x2, x22
  40b090:	bl	403600 <readlink@plt>
  40b094:	tbnz	w0, #31, 40b0a8 <ferror@plt+0x70c8>
  40b098:	cmp	w22, w0
  40b09c:	b.ls	40b070 <ferror@plt+0x7090>  // b.plast
  40b0a0:	strb	wzr, [x20, w0, sxtw]
  40b0a4:	b	40b124 <ferror@plt+0x7144>
  40b0a8:	bl	403ee0 <__errno_location@plt>
  40b0ac:	ldr	w22, [x0]
  40b0b0:	mov	x0, x21
  40b0b4:	bl	437398 <ferror@plt+0x333b8>
  40b0b8:	mov	x21, x0
  40b0bc:	mov	x0, x20
  40b0c0:	bl	414260 <ferror@plt+0x10280>
  40b0c4:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  40b0c8:	ldr	w20, [x23, #2504]
  40b0cc:	cbz	w20, 40b13c <ferror@plt+0x715c>
  40b0d0:	sub	w8, w22, #0x1
  40b0d4:	cmp	w8, #0x27
  40b0d8:	b.hi	40b0ec <ferror@plt+0x710c>  // b.pmore
  40b0dc:	adrp	x9, 43e000 <ferror@plt+0x3a020>
  40b0e0:	add	x9, x9, #0xcf0
  40b0e4:	ldr	w23, [x9, w8, sxtw #2]
  40b0e8:	b	40b0f0 <ferror@plt+0x7110>
  40b0ec:	mov	w23, #0x18                  	// #24
  40b0f0:	mov	w0, w22
  40b0f4:	bl	42003c <ferror@plt+0x1c05c>
  40b0f8:	adrp	x3, 43e000 <ferror@plt+0x3a020>
  40b0fc:	mov	x5, x0
  40b100:	add	x3, x3, #0x859
  40b104:	mov	x0, x19
  40b108:	mov	w1, w20
  40b10c:	mov	w2, w23
  40b110:	mov	x4, x21
  40b114:	bl	40939c <ferror@plt+0x53bc>
  40b118:	mov	x0, x21
  40b11c:	bl	414260 <ferror@plt+0x10280>
  40b120:	mov	x20, xzr
  40b124:	mov	x0, x20
  40b128:	ldp	x20, x19, [sp, #48]
  40b12c:	ldp	x22, x21, [sp, #32]
  40b130:	ldr	x23, [sp, #16]
  40b134:	ldp	x29, x30, [sp], #64
  40b138:	ret
  40b13c:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40b140:	add	x0, x0, #0x6f6
  40b144:	bl	41a6d4 <ferror@plt+0x166f4>
  40b148:	mov	w20, w0
  40b14c:	str	w0, [x23, #2504]
  40b150:	b	40b0d0 <ferror@plt+0x70f0>
  40b154:	stp	x29, x30, [sp, #-32]!
  40b158:	str	x19, [sp, #16]
  40b15c:	mov	x29, sp
  40b160:	cbz	x0, 40b184 <ferror@plt+0x71a4>
  40b164:	mov	w1, #0x2f                  	// #47
  40b168:	mov	x19, x0
  40b16c:	bl	403a40 <strrchr@plt>
  40b170:	cmp	x0, #0x0
  40b174:	csinc	x0, x19, x0, eq  // eq = none
  40b178:	ldr	x19, [sp, #16]
  40b17c:	ldp	x29, x30, [sp], #32
  40b180:	ret
  40b184:	adrp	x0, 445000 <ferror@plt+0x41020>
  40b188:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40b18c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40b190:	add	x0, x0, #0x2f
  40b194:	add	x1, x1, #0x8ed
  40b198:	add	x2, x2, #0x8ae
  40b19c:	bl	415310 <ferror@plt+0x11330>
  40b1a0:	mov	x0, xzr
  40b1a4:	b	40b178 <ferror@plt+0x7198>
  40b1a8:	stp	x29, x30, [sp, #-64]!
  40b1ac:	str	x23, [sp, #16]
  40b1b0:	stp	x22, x21, [sp, #32]
  40b1b4:	stp	x20, x19, [sp, #48]
  40b1b8:	mov	x29, sp
  40b1bc:	cbz	x0, 40b28c <ferror@plt+0x72ac>
  40b1c0:	ldrb	w8, [x0]
  40b1c4:	mov	x19, x0
  40b1c8:	cbz	w8, 40b218 <ferror@plt+0x7238>
  40b1cc:	mov	x0, x19
  40b1d0:	bl	403510 <strlen@plt>
  40b1d4:	sub	x8, x19, #0x1
  40b1d8:	mov	x22, x0
  40b1dc:	subs	x0, x0, #0x1
  40b1e0:	b.mi	40b224 <ferror@plt+0x7244>  // b.first
  40b1e4:	ldrb	w9, [x8, x22]
  40b1e8:	cmp	w9, #0x2f
  40b1ec:	b.eq	40b1d8 <ferror@plt+0x71f8>  // b.none
  40b1f0:	b	40b204 <ferror@plt+0x7224>
  40b1f4:	sub	x23, x0, #0x1
  40b1f8:	cmp	x0, #0x0
  40b1fc:	mov	x0, x23
  40b200:	b.le	40b22c <ferror@plt+0x724c>
  40b204:	ldrb	w8, [x19, x0]
  40b208:	cmp	w8, #0x2f
  40b20c:	b.ne	40b1f4 <ferror@plt+0x7214>  // b.any
  40b210:	mov	x23, x0
  40b214:	b	40b22c <ferror@plt+0x724c>
  40b218:	adrp	x0, 47a000 <ferror@plt+0x76020>
  40b21c:	add	x0, x0, #0x698
  40b220:	b	40b278 <ferror@plt+0x7298>
  40b224:	mov	x23, x0
  40b228:	cbz	x22, 40b270 <ferror@plt+0x7290>
  40b22c:	sub	x0, x22, x23
  40b230:	sub	x21, x0, #0x1
  40b234:	bl	4140ec <ferror@plt+0x1010c>
  40b238:	add	x8, x19, x23
  40b23c:	add	x1, x8, #0x1
  40b240:	mov	x2, x21
  40b244:	mov	x20, x0
  40b248:	bl	4034a0 <memcpy@plt>
  40b24c:	sub	x8, x20, x23
  40b250:	add	x8, x8, x22
  40b254:	sturb	wzr, [x8, #-1]
  40b258:	mov	x0, x20
  40b25c:	ldp	x20, x19, [sp, #48]
  40b260:	ldp	x22, x21, [sp, #32]
  40b264:	ldr	x23, [sp, #16]
  40b268:	ldp	x29, x30, [sp], #64
  40b26c:	ret
  40b270:	adrp	x0, 47c000 <ferror@plt+0x78020>
  40b274:	add	x0, x0, #0xd4
  40b278:	ldp	x20, x19, [sp, #48]
  40b27c:	ldp	x22, x21, [sp, #32]
  40b280:	ldr	x23, [sp, #16]
  40b284:	ldp	x29, x30, [sp], #64
  40b288:	b	41f868 <ferror@plt+0x1b888>
  40b28c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40b290:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40b294:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40b298:	add	x0, x0, #0x2f
  40b29c:	add	x1, x1, #0x914
  40b2a0:	add	x2, x2, #0x8ae
  40b2a4:	bl	415310 <ferror@plt+0x11330>
  40b2a8:	mov	x20, xzr
  40b2ac:	b	40b258 <ferror@plt+0x7278>
  40b2b0:	stp	x29, x30, [sp, #-48]!
  40b2b4:	str	x21, [sp, #16]
  40b2b8:	stp	x20, x19, [sp, #32]
  40b2bc:	mov	x29, sp
  40b2c0:	cbz	x0, 40b344 <ferror@plt+0x7364>
  40b2c4:	mov	w1, #0x2f                  	// #47
  40b2c8:	mov	x19, x0
  40b2cc:	bl	403a40 <strrchr@plt>
  40b2d0:	cbz	x0, 40b32c <ferror@plt+0x734c>
  40b2d4:	cmp	x0, x19
  40b2d8:	b.ls	40b2f4 <ferror@plt+0x7314>  // b.plast
  40b2dc:	ldrb	w8, [x0]
  40b2e0:	cmp	w8, #0x2f
  40b2e4:	b.ne	40b2f4 <ferror@plt+0x7314>  // b.any
  40b2e8:	sub	x0, x0, #0x1
  40b2ec:	cmp	x0, x19
  40b2f0:	b.hi	40b2dc <ferror@plt+0x72fc>  // b.pmore
  40b2f4:	sub	x8, x0, x19
  40b2f8:	add	x0, x8, #0x2
  40b2fc:	add	x21, x8, #0x1
  40b300:	bl	4140ec <ferror@plt+0x1010c>
  40b304:	mov	x1, x19
  40b308:	mov	x2, x21
  40b30c:	mov	x20, x0
  40b310:	bl	4034a0 <memcpy@plt>
  40b314:	strb	wzr, [x20, x21]
  40b318:	mov	x0, x20
  40b31c:	ldp	x20, x19, [sp, #32]
  40b320:	ldr	x21, [sp, #16]
  40b324:	ldp	x29, x30, [sp], #48
  40b328:	ret
  40b32c:	ldp	x20, x19, [sp, #32]
  40b330:	ldr	x21, [sp, #16]
  40b334:	adrp	x0, 47a000 <ferror@plt+0x76020>
  40b338:	add	x0, x0, #0x698
  40b33c:	ldp	x29, x30, [sp], #48
  40b340:	b	41f868 <ferror@plt+0x1b888>
  40b344:	adrp	x0, 445000 <ferror@plt+0x41020>
  40b348:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40b34c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40b350:	add	x0, x0, #0x2f
  40b354:	add	x1, x1, #0x93e
  40b358:	add	x2, x2, #0x8ae
  40b35c:	bl	415310 <ferror@plt+0x11330>
  40b360:	mov	x20, xzr
  40b364:	b	40b318 <ferror@plt+0x7338>
  40b368:	stp	x29, x30, [sp, #-48]!
  40b36c:	stp	x20, x19, [sp, #32]
  40b370:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  40b374:	ldr	x8, [x20, #2512]
  40b378:	str	x21, [sp, #16]
  40b37c:	mov	x29, sp
  40b380:	cbnz	x8, 40b38c <ferror@plt+0x73ac>
  40b384:	mov	w8, #0x1000                	// #4096
  40b388:	str	x8, [x20, #2512]
  40b38c:	mov	x19, xzr
  40b390:	mov	x21, #0x7fffffffffffffff    	// #9223372036854775807
  40b394:	mov	x0, x19
  40b398:	bl	414260 <ferror@plt+0x10280>
  40b39c:	ldr	x8, [x20, #2512]
  40b3a0:	add	x0, x8, #0x1
  40b3a4:	bl	4140ec <ferror@plt+0x1010c>
  40b3a8:	ldr	x1, [x20, #2512]
  40b3ac:	mov	x19, x0
  40b3b0:	strb	wzr, [x0]
  40b3b4:	bl	4034f0 <getcwd@plt>
  40b3b8:	cbnz	x0, 40b3e4 <ferror@plt+0x7404>
  40b3bc:	bl	403ee0 <__errno_location@plt>
  40b3c0:	ldr	w8, [x0]
  40b3c4:	cmp	w8, #0x22
  40b3c8:	b.ne	40b3ec <ferror@plt+0x740c>  // b.any
  40b3cc:	ldr	x8, [x20, #2512]
  40b3d0:	lsl	x8, x8, #1
  40b3d4:	cmp	x8, x21
  40b3d8:	str	x8, [x20, #2512]
  40b3dc:	b.cc	40b394 <ferror@plt+0x73b4>  // b.lo, b.ul, b.last
  40b3e0:	b	40b3ec <ferror@plt+0x740c>
  40b3e4:	ldrb	w8, [x19]
  40b3e8:	cbnz	w8, 40b3f4 <ferror@plt+0x7414>
  40b3ec:	mov	w8, #0x2f                  	// #47
  40b3f0:	strh	w8, [x19]
  40b3f4:	mov	x0, x19
  40b3f8:	bl	41f868 <ferror@plt+0x1b888>
  40b3fc:	mov	x20, x0
  40b400:	mov	x0, x19
  40b404:	bl	414260 <ferror@plt+0x10280>
  40b408:	mov	x0, x20
  40b40c:	ldp	x20, x19, [sp, #32]
  40b410:	ldr	x21, [sp, #16]
  40b414:	ldp	x29, x30, [sp], #48
  40b418:	ret
  40b41c:	stp	x29, x30, [sp, #-32]!
  40b420:	str	x19, [sp, #16]
  40b424:	dmb	ish
  40b428:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40b42c:	ldr	x8, [x8, #2528]
  40b430:	mov	x19, x0
  40b434:	mov	x29, sp
  40b438:	cbnz	x8, 40b45c <ferror@plt+0x747c>
  40b43c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b440:	add	x0, x0, #0x9e0
  40b444:	bl	4279ec <ferror@plt+0x23a0c>
  40b448:	cbz	w0, 40b45c <ferror@plt+0x747c>
  40b44c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b450:	add	x0, x0, #0x9e0
  40b454:	mov	w1, #0x1                   	// #1
  40b458:	bl	427a94 <ferror@plt+0x23ab4>
  40b45c:	dmb	ish
  40b460:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40b464:	ldr	x8, [x8, #2536]
  40b468:	cbnz	x8, 40b47c <ferror@plt+0x749c>
  40b46c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b470:	add	x0, x0, #0x9e8
  40b474:	bl	4279ec <ferror@plt+0x23a0c>
  40b478:	cbnz	w0, 40b48c <ferror@plt+0x74ac>
  40b47c:	mov	x0, x19
  40b480:	ldr	x19, [sp, #16]
  40b484:	ldp	x29, x30, [sp], #32
  40b488:	ret
  40b48c:	mov	w0, #0x5                   	// #5
  40b490:	mov	x1, xzr
  40b494:	bl	403fd0 <setlocale@plt>
  40b498:	cmp	x0, #0x0
  40b49c:	mov	w8, #0x1                   	// #1
  40b4a0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b4a4:	cinc	x1, x8, eq  // eq = none
  40b4a8:	add	x0, x0, #0x9e8
  40b4ac:	bl	427a94 <ferror@plt+0x23ab4>
  40b4b0:	b	40b47c <ferror@plt+0x749c>
  40b4b4:	stp	x29, x30, [sp, #-32]!
  40b4b8:	str	x19, [sp, #16]
  40b4bc:	mov	x19, x1
  40b4c0:	mov	x29, sp
  40b4c4:	cbz	x0, 40b4e8 <ferror@plt+0x7508>
  40b4c8:	dmb	ish
  40b4cc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40b4d0:	ldr	x8, [x8, #2536]
  40b4d4:	cbnz	x8, 40b4e8 <ferror@plt+0x7508>
  40b4d8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b4dc:	add	x0, x0, #0x9e8
  40b4e0:	bl	4279ec <ferror@plt+0x23a0c>
  40b4e4:	cbnz	w0, 40b4f8 <ferror@plt+0x7518>
  40b4e8:	mov	x0, x19
  40b4ec:	ldr	x19, [sp, #16]
  40b4f0:	ldp	x29, x30, [sp], #32
  40b4f4:	ret
  40b4f8:	mov	w0, #0x5                   	// #5
  40b4fc:	mov	x1, xzr
  40b500:	bl	403fd0 <setlocale@plt>
  40b504:	cmp	x0, #0x0
  40b508:	mov	w8, #0x1                   	// #1
  40b50c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b510:	cinc	x1, x8, eq  // eq = none
  40b514:	add	x0, x0, #0x9e8
  40b518:	bl	427a94 <ferror@plt+0x23ab4>
  40b51c:	b	40b4e8 <ferror@plt+0x7508>
  40b520:	stp	x29, x30, [sp, #-32]!
  40b524:	stp	x20, x19, [sp, #16]
  40b528:	dmb	ish
  40b52c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40b530:	ldr	x8, [x8, #2528]
  40b534:	mov	x19, x1
  40b538:	mov	x20, x0
  40b53c:	mov	x29, sp
  40b540:	cbnz	x8, 40b564 <ferror@plt+0x7584>
  40b544:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b548:	add	x0, x0, #0x9e0
  40b54c:	bl	4279ec <ferror@plt+0x23a0c>
  40b550:	cbz	w0, 40b564 <ferror@plt+0x7584>
  40b554:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b558:	add	x0, x0, #0x9e0
  40b55c:	mov	w1, #0x1                   	// #1
  40b560:	bl	427a94 <ferror@plt+0x23ab4>
  40b564:	mov	x1, x20
  40b568:	mov	x2, x19
  40b56c:	ldp	x20, x19, [sp, #16]
  40b570:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  40b574:	add	x0, x0, #0x9ec
  40b578:	ldp	x29, x30, [sp], #32
  40b57c:	b	40b580 <ferror@plt+0x75a0>
  40b580:	stp	x29, x30, [sp, #-48]!
  40b584:	str	x21, [sp, #16]
  40b588:	stp	x20, x19, [sp, #32]
  40b58c:	mov	x21, x2
  40b590:	mov	x19, x1
  40b594:	mov	x20, x0
  40b598:	mov	x29, sp
  40b59c:	cbz	x0, 40b5c0 <ferror@plt+0x75e0>
  40b5a0:	dmb	ish
  40b5a4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40b5a8:	ldr	x8, [x8, #2536]
  40b5ac:	cbnz	x8, 40b5c0 <ferror@plt+0x75e0>
  40b5b0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b5b4:	add	x0, x0, #0x9e8
  40b5b8:	bl	4279ec <ferror@plt+0x23a0c>
  40b5bc:	cbnz	w0, 40b5cc <ferror@plt+0x75ec>
  40b5c0:	cbz	x21, 40b5f4 <ferror@plt+0x7614>
  40b5c4:	add	x19, x19, x21
  40b5c8:	b	40b660 <ferror@plt+0x7680>
  40b5cc:	mov	w0, #0x5                   	// #5
  40b5d0:	mov	x1, xzr
  40b5d4:	bl	403fd0 <setlocale@plt>
  40b5d8:	cmp	x0, #0x0
  40b5dc:	mov	w8, #0x1                   	// #1
  40b5e0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b5e4:	cinc	x1, x8, eq  // eq = none
  40b5e8:	add	x0, x0, #0x9e8
  40b5ec:	bl	427a94 <ferror@plt+0x23ab4>
  40b5f0:	cbnz	x21, 40b5c4 <ferror@plt+0x75e4>
  40b5f4:	mov	w1, #0x7c                  	// #124
  40b5f8:	mov	x0, x19
  40b5fc:	bl	403ca0 <strchr@plt>
  40b600:	cbz	x0, 40b660 <ferror@plt+0x7680>
  40b604:	mov	x21, x0
  40b608:	mov	x0, x19
  40b60c:	bl	403510 <strlen@plt>
  40b610:	add	x9, x0, #0x10
  40b614:	mov	x8, sp
  40b618:	and	x9, x9, #0xfffffffffffffff0
  40b61c:	sub	x0, x8, x9
  40b620:	mov	sp, x0
  40b624:	mov	x1, x19
  40b628:	bl	403d30 <strcpy@plt>
  40b62c:	sub	x8, x21, x19
  40b630:	mov	w9, #0x4                   	// #4
  40b634:	strb	w9, [x0, x8]
  40b638:	cbz	x20, 40b65c <ferror@plt+0x767c>
  40b63c:	dmb	ish
  40b640:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40b644:	ldr	x8, [x8, #2536]
  40b648:	cbnz	x8, 40b65c <ferror@plt+0x767c>
  40b64c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b650:	add	x0, x0, #0x9e8
  40b654:	bl	4279ec <ferror@plt+0x23a0c>
  40b658:	cbnz	w0, 40b678 <ferror@plt+0x7698>
  40b65c:	add	x19, x21, #0x1
  40b660:	mov	x0, x19
  40b664:	mov	sp, x29
  40b668:	ldp	x20, x19, [sp, #32]
  40b66c:	ldr	x21, [sp, #16]
  40b670:	ldp	x29, x30, [sp], #48
  40b674:	ret
  40b678:	mov	w0, #0x5                   	// #5
  40b67c:	mov	x1, xzr
  40b680:	bl	403fd0 <setlocale@plt>
  40b684:	cmp	x0, #0x0
  40b688:	mov	w8, #0x1                   	// #1
  40b68c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b690:	cinc	x1, x8, eq  // eq = none
  40b694:	add	x0, x0, #0x9e8
  40b698:	bl	427a94 <ferror@plt+0x23ab4>
  40b69c:	b	40b65c <ferror@plt+0x767c>
  40b6a0:	stp	x29, x30, [sp, #-32]!
  40b6a4:	str	x19, [sp, #16]
  40b6a8:	mov	x19, x1
  40b6ac:	cmp	x1, x0
  40b6b0:	mov	x29, sp
  40b6b4:	b.ne	40b6cc <ferror@plt+0x76ec>  // b.any
  40b6b8:	mov	w1, #0x7c                  	// #124
  40b6bc:	mov	x0, x19
  40b6c0:	bl	403ca0 <strchr@plt>
  40b6c4:	cbz	x0, 40b6cc <ferror@plt+0x76ec>
  40b6c8:	add	x19, x0, #0x1
  40b6cc:	mov	x0, x19
  40b6d0:	ldr	x19, [sp, #16]
  40b6d4:	ldp	x29, x30, [sp], #32
  40b6d8:	ret
  40b6dc:	stp	x29, x30, [sp, #-32]!
  40b6e0:	stp	x20, x19, [sp, #16]
  40b6e4:	mov	x19, x2
  40b6e8:	mov	x29, sp
  40b6ec:	cbz	x0, 40b72c <ferror@plt+0x774c>
  40b6f0:	dmb	ish
  40b6f4:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  40b6f8:	ldr	x8, [x20, #2536]
  40b6fc:	cbnz	x8, 40b710 <ferror@plt+0x7730>
  40b700:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b704:	add	x0, x0, #0x9e8
  40b708:	bl	4279ec <ferror@plt+0x23a0c>
  40b70c:	cbnz	w0, 40b73c <ferror@plt+0x775c>
  40b710:	dmb	ish
  40b714:	ldr	x8, [x20, #2536]
  40b718:	cbnz	x8, 40b72c <ferror@plt+0x774c>
  40b71c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b720:	add	x0, x0, #0x9e8
  40b724:	bl	4279ec <ferror@plt+0x23a0c>
  40b728:	cbnz	w0, 40b764 <ferror@plt+0x7784>
  40b72c:	mov	x0, x19
  40b730:	ldp	x20, x19, [sp, #16]
  40b734:	ldp	x29, x30, [sp], #32
  40b738:	ret
  40b73c:	mov	w0, #0x5                   	// #5
  40b740:	mov	x1, xzr
  40b744:	bl	403fd0 <setlocale@plt>
  40b748:	cmp	x0, #0x0
  40b74c:	mov	w8, #0x1                   	// #1
  40b750:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b754:	cinc	x1, x8, eq  // eq = none
  40b758:	add	x0, x0, #0x9e8
  40b75c:	bl	427a94 <ferror@plt+0x23ab4>
  40b760:	b	40b710 <ferror@plt+0x7730>
  40b764:	mov	w0, #0x5                   	// #5
  40b768:	mov	x1, xzr
  40b76c:	bl	403fd0 <setlocale@plt>
  40b770:	cmp	x0, #0x0
  40b774:	mov	w8, #0x1                   	// #1
  40b778:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b77c:	cinc	x1, x8, eq  // eq = none
  40b780:	add	x0, x0, #0x9e8
  40b784:	bl	427a94 <ferror@plt+0x23ab4>
  40b788:	b	40b72c <ferror@plt+0x774c>
  40b78c:	stp	x29, x30, [sp, #-32]!
  40b790:	str	x19, [sp, #16]
  40b794:	mov	x19, x1
  40b798:	mov	x29, sp
  40b79c:	cbz	x0, 40b7c0 <ferror@plt+0x77e0>
  40b7a0:	dmb	ish
  40b7a4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40b7a8:	ldr	x8, [x8, #2536]
  40b7ac:	cbnz	x8, 40b7c0 <ferror@plt+0x77e0>
  40b7b0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b7b4:	add	x0, x0, #0x9e8
  40b7b8:	bl	4279ec <ferror@plt+0x23a0c>
  40b7bc:	cbnz	w0, 40b7d0 <ferror@plt+0x77f0>
  40b7c0:	mov	x0, x19
  40b7c4:	ldr	x19, [sp, #16]
  40b7c8:	ldp	x29, x30, [sp], #32
  40b7cc:	ret
  40b7d0:	mov	w0, #0x5                   	// #5
  40b7d4:	mov	x1, xzr
  40b7d8:	bl	403fd0 <setlocale@plt>
  40b7dc:	cmp	x0, #0x0
  40b7e0:	mov	w8, #0x1                   	// #1
  40b7e4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b7e8:	cinc	x1, x8, eq  // eq = none
  40b7ec:	add	x0, x0, #0x9e8
  40b7f0:	bl	427a94 <ferror@plt+0x23ab4>
  40b7f4:	b	40b7c0 <ferror@plt+0x77e0>
  40b7f8:	stp	x29, x30, [sp, #-48]!
  40b7fc:	str	x21, [sp, #16]
  40b800:	stp	x20, x19, [sp, #32]
  40b804:	mov	x20, x3
  40b808:	mov	x19, x2
  40b80c:	mov	x21, x1
  40b810:	mov	x29, sp
  40b814:	cbz	x0, 40b838 <ferror@plt+0x7858>
  40b818:	dmb	ish
  40b81c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40b820:	ldr	x8, [x8, #2536]
  40b824:	cbnz	x8, 40b838 <ferror@plt+0x7858>
  40b828:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b82c:	add	x0, x0, #0x9e8
  40b830:	bl	4279ec <ferror@plt+0x23a0c>
  40b834:	cbnz	w0, 40b850 <ferror@plt+0x7870>
  40b838:	cmp	x20, #0x1
  40b83c:	csel	x0, x21, x19, eq  // eq = none
  40b840:	ldp	x20, x19, [sp, #32]
  40b844:	ldr	x21, [sp, #16]
  40b848:	ldp	x29, x30, [sp], #48
  40b84c:	ret
  40b850:	mov	w0, #0x5                   	// #5
  40b854:	mov	x1, xzr
  40b858:	bl	403fd0 <setlocale@plt>
  40b85c:	cmp	x0, #0x0
  40b860:	mov	w8, #0x1                   	// #1
  40b864:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40b868:	cinc	x1, x8, eq  // eq = none
  40b86c:	add	x0, x0, #0x9e8
  40b870:	bl	427a94 <ferror@plt+0x23ab4>
  40b874:	b	40b838 <ferror@plt+0x7858>
  40b878:	stp	x29, x30, [sp, #-48]!
  40b87c:	stp	x20, x19, [sp, #32]
  40b880:	mov	x20, x0
  40b884:	mov	w0, #0x58                  	// #88
  40b888:	str	x21, [sp, #16]
  40b88c:	mov	x29, sp
  40b890:	mov	x19, x1
  40b894:	bl	41d4f8 <ferror@plt+0x19518>
  40b898:	adrp	x8, 43e000 <ferror@plt+0x3a020>
  40b89c:	ldr	q0, [x8, #3472]
  40b8a0:	adrp	x9, 40b000 <ferror@plt+0x7020>
  40b8a4:	add	x9, x9, #0x99c
  40b8a8:	cmp	x20, #0x0
  40b8ac:	mov	w10, #0x1                   	// #1
  40b8b0:	csel	x8, x9, x20, eq  // eq = none
  40b8b4:	mov	x21, x0
  40b8b8:	str	wzr, [x0, #16]
  40b8bc:	stur	xzr, [x0, #76]
  40b8c0:	stur	xzr, [x0, #68]
  40b8c4:	str	w10, [x0, #64]
  40b8c8:	stp	x8, x19, [x0, #48]
  40b8cc:	str	q0, [x0]
  40b8d0:	str	wzr, [x0, #84]
  40b8d4:	mov	w0, #0x40                  	// #64
  40b8d8:	bl	4141b0 <ferror@plt+0x101d0>
  40b8dc:	str	x0, [x21, #24]
  40b8e0:	str	x0, [x21, #40]
  40b8e4:	mov	w0, #0x20                  	// #32
  40b8e8:	bl	4141b0 <ferror@plt+0x101d0>
  40b8ec:	str	x0, [x21, #32]
  40b8f0:	mov	x0, x21
  40b8f4:	ldp	x20, x19, [sp, #32]
  40b8f8:	ldr	x21, [sp, #16]
  40b8fc:	ldp	x29, x30, [sp], #48
  40b900:	ret
  40b904:	stp	x29, x30, [sp, #-64]!
  40b908:	stp	x22, x21, [sp, #32]
  40b90c:	mov	x22, x0
  40b910:	mov	w0, #0x58                  	// #88
  40b914:	str	x23, [sp, #16]
  40b918:	stp	x20, x19, [sp, #48]
  40b91c:	mov	x29, sp
  40b920:	mov	x19, x3
  40b924:	mov	x20, x2
  40b928:	mov	x21, x1
  40b92c:	bl	41d4f8 <ferror@plt+0x19518>
  40b930:	adrp	x8, 43e000 <ferror@plt+0x3a020>
  40b934:	adrp	x10, 43e000 <ferror@plt+0x3a020>
  40b938:	ldr	q0, [x8, #3472]
  40b93c:	ldr	d1, [x10, #3488]
  40b940:	adrp	x9, 40b000 <ferror@plt+0x7020>
  40b944:	add	x9, x9, #0x99c
  40b948:	cmp	x22, #0x0
  40b94c:	csel	x8, x9, x22, eq  // eq = none
  40b950:	mov	x23, x0
  40b954:	str	wzr, [x0, #16]
  40b958:	stp	x8, x21, [x0, #48]
  40b95c:	str	q0, [x0]
  40b960:	str	d1, [x0, #64]
  40b964:	stp	x20, x19, [x0, #72]
  40b968:	mov	w0, #0x40                  	// #64
  40b96c:	bl	4141b0 <ferror@plt+0x101d0>
  40b970:	str	x0, [x23, #24]
  40b974:	str	x0, [x23, #40]
  40b978:	mov	w0, #0x20                  	// #32
  40b97c:	bl	4141b0 <ferror@plt+0x101d0>
  40b980:	str	x0, [x23, #32]
  40b984:	mov	x0, x23
  40b988:	ldp	x20, x19, [sp, #48]
  40b98c:	ldp	x22, x21, [sp, #32]
  40b990:	ldr	x23, [sp, #16]
  40b994:	ldp	x29, x30, [sp], #64
  40b998:	ret
  40b99c:	ret
  40b9a0:	cbz	x0, 40b9c0 <ferror@plt+0x79e0>
  40b9a4:	cbz	x1, 40b9dc <ferror@plt+0x79fc>
  40b9a8:	mov	w8, #0xffffffff            	// #-1
  40b9ac:	str	x1, [x0]
  40b9b0:	str	w8, [x0, #24]
  40b9b4:	ldr	w8, [x1, #68]
  40b9b8:	str	w8, [x0, #32]
  40b9bc:	ret
  40b9c0:	adrp	x0, 445000 <ferror@plt+0x41020>
  40b9c4:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40b9c8:	adrp	x2, 443000 <ferror@plt+0x3f020>
  40b9cc:	add	x0, x0, #0x2f
  40b9d0:	add	x1, x1, #0xda8
  40b9d4:	add	x2, x2, #0x444
  40b9d8:	b	415310 <ferror@plt+0x11330>
  40b9dc:	adrp	x0, 445000 <ferror@plt+0x41020>
  40b9e0:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40b9e4:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40b9e8:	add	x0, x0, #0x2f
  40b9ec:	add	x1, x1, #0xda8
  40b9f0:	add	x2, x2, #0xde4
  40b9f4:	b	415310 <ferror@plt+0x11330>
  40b9f8:	stp	x29, x30, [sp, #-16]!
  40b9fc:	mov	x29, sp
  40ba00:	cbz	x0, 40ba98 <ferror@plt+0x7ab8>
  40ba04:	ldr	x8, [x0]
  40ba08:	ldr	w9, [x0, #32]
  40ba0c:	ldr	w10, [x8, #68]
  40ba10:	cmp	w9, w10
  40ba14:	b.ne	40bab4 <ferror@plt+0x7ad4>  // b.any
  40ba18:	ldrsw	x10, [x0, #24]
  40ba1c:	ldr	w9, [x8]
  40ba20:	cmp	w10, w9
  40ba24:	b.ge	40bad0 <ferror@plt+0x7af0>  // b.tcont
  40ba28:	sxtw	x11, w9
  40ba2c:	sub	x12, x11, #0x1
  40ba30:	cmp	x12, x10
  40ba34:	b.eq	40ba84 <ferror@plt+0x7aa4>  // b.none
  40ba38:	ldr	x11, [x8, #32]
  40ba3c:	add	x11, x11, x10, lsl #2
  40ba40:	ldr	w13, [x11, #4]
  40ba44:	add	x11, x10, #0x1
  40ba48:	mov	x10, x11
  40ba4c:	cmp	w13, #0x2
  40ba50:	b.cc	40ba30 <ferror@plt+0x7a50>  // b.lo, b.ul, b.last
  40ba54:	cbz	x1, 40ba64 <ferror@plt+0x7a84>
  40ba58:	ldr	x8, [x8, #24]
  40ba5c:	ldr	x8, [x8, x11, lsl #3]
  40ba60:	str	x8, [x1]
  40ba64:	cbz	x2, 40ba78 <ferror@plt+0x7a98>
  40ba68:	ldr	x8, [x0]
  40ba6c:	ldr	x8, [x8, #40]
  40ba70:	ldr	x8, [x8, x11, lsl #3]
  40ba74:	str	x8, [x2]
  40ba78:	mov	w8, #0x1                   	// #1
  40ba7c:	str	w11, [x0, #24]
  40ba80:	b	40ba8c <ferror@plt+0x7aac>
  40ba84:	mov	w8, wzr
  40ba88:	str	w9, [x0, #24]
  40ba8c:	mov	w0, w8
  40ba90:	ldp	x29, x30, [sp], #16
  40ba94:	ret
  40ba98:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ba9c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40baa0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  40baa4:	add	x0, x0, #0x2f
  40baa8:	add	x1, x1, #0xdf7
  40baac:	add	x2, x2, #0x444
  40bab0:	b	40bae8 <ferror@plt+0x7b08>
  40bab4:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bab8:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40babc:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40bac0:	add	x0, x0, #0x2f
  40bac4:	add	x1, x1, #0xdf7
  40bac8:	add	x2, x2, #0xe41
  40bacc:	b	40bae8 <ferror@plt+0x7b08>
  40bad0:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bad4:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40bad8:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40badc:	add	x0, x0, #0x2f
  40bae0:	add	x1, x1, #0xdf7
  40bae4:	add	x2, x2, #0xe68
  40bae8:	bl	415310 <ferror@plt+0x11330>
  40baec:	mov	w8, wzr
  40baf0:	b	40ba8c <ferror@plt+0x7aac>
  40baf4:	stp	x29, x30, [sp, #-16]!
  40baf8:	mov	x29, sp
  40bafc:	cbz	x0, 40bb0c <ferror@plt+0x7b2c>
  40bb00:	ldr	x0, [x0]
  40bb04:	ldp	x29, x30, [sp], #16
  40bb08:	ret
  40bb0c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bb10:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40bb14:	adrp	x2, 443000 <ferror@plt+0x3f020>
  40bb18:	add	x0, x0, #0x2f
  40bb1c:	add	x1, x1, #0xe8c
  40bb20:	add	x2, x2, #0x444
  40bb24:	bl	415310 <ferror@plt+0x11330>
  40bb28:	mov	x0, xzr
  40bb2c:	ldp	x29, x30, [sp], #16
  40bb30:	ret
  40bb34:	mov	w1, #0x1                   	// #1
  40bb38:	b	40bb3c <ferror@plt+0x7b5c>
  40bb3c:	stp	x29, x30, [sp, #-48]!
  40bb40:	str	x21, [sp, #16]
  40bb44:	stp	x20, x19, [sp, #32]
  40bb48:	mov	x29, sp
  40bb4c:	cbz	x0, 40bbfc <ferror@plt+0x7c1c>
  40bb50:	ldr	x21, [x0]
  40bb54:	ldr	w8, [x0, #32]
  40bb58:	mov	x19, x0
  40bb5c:	ldr	w9, [x21, #68]
  40bb60:	cmp	w8, w9
  40bb64:	b.ne	40bc18 <ferror@plt+0x7c38>  // b.any
  40bb68:	ldr	w8, [x19, #24]
  40bb6c:	tbnz	w8, #31, 40bc34 <ferror@plt+0x7c54>
  40bb70:	ldr	w9, [x21]
  40bb74:	cmp	w8, w9
  40bb78:	b.ge	40bc50 <ferror@plt+0x7c70>  // b.tcont
  40bb7c:	ldp	x10, x12, [x21, #24]
  40bb80:	ldr	x11, [x21, #40]
  40bb84:	lsl	x9, x8, #3
  40bb88:	mov	w13, #0x1                   	// #1
  40bb8c:	ldr	x0, [x10, x9]
  40bb90:	ldr	x20, [x11, x9]
  40bb94:	str	w13, [x12, x8, lsl #2]
  40bb98:	str	xzr, [x10, x9]
  40bb9c:	ldr	x8, [x21, #40]
  40bba0:	str	xzr, [x8, x9]
  40bba4:	ldr	w8, [x21, #12]
  40bba8:	sub	w8, w8, #0x1
  40bbac:	str	w8, [x21, #12]
  40bbb0:	cbz	w1, 40bbd0 <ferror@plt+0x7bf0>
  40bbb4:	ldr	x8, [x21, #72]
  40bbb8:	cbz	x8, 40bbc0 <ferror@plt+0x7be0>
  40bbbc:	blr	x8
  40bbc0:	ldr	x8, [x21, #80]
  40bbc4:	cbz	x8, 40bbd0 <ferror@plt+0x7bf0>
  40bbc8:	mov	x0, x20
  40bbcc:	blr	x8
  40bbd0:	ldr	w8, [x19, #32]
  40bbd4:	ldr	x9, [x19]
  40bbd8:	ldr	x21, [sp, #16]
  40bbdc:	add	w8, w8, #0x1
  40bbe0:	str	w8, [x19, #32]
  40bbe4:	ldr	w8, [x9, #68]
  40bbe8:	add	w8, w8, #0x1
  40bbec:	str	w8, [x9, #68]
  40bbf0:	ldp	x20, x19, [sp, #32]
  40bbf4:	ldp	x29, x30, [sp], #48
  40bbf8:	ret
  40bbfc:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bc00:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40bc04:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40bc08:	add	x0, x0, #0x2f
  40bc0c:	add	x1, x1, #0x26c
  40bc10:	add	x2, x2, #0xf06
  40bc14:	b	40bc68 <ferror@plt+0x7c88>
  40bc18:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bc1c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40bc20:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40bc24:	add	x0, x0, #0x2f
  40bc28:	add	x1, x1, #0x26c
  40bc2c:	add	x2, x2, #0xe41
  40bc30:	b	40bc68 <ferror@plt+0x7c88>
  40bc34:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bc38:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40bc3c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40bc40:	add	x0, x0, #0x2f
  40bc44:	add	x1, x1, #0x26c
  40bc48:	add	x2, x2, #0xf11
  40bc4c:	b	40bc68 <ferror@plt+0x7c88>
  40bc50:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bc54:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40bc58:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40bc5c:	add	x0, x0, #0x2f
  40bc60:	add	x1, x1, #0x26c
  40bc64:	add	x2, x2, #0xe68
  40bc68:	ldp	x20, x19, [sp, #32]
  40bc6c:	ldr	x21, [sp, #16]
  40bc70:	ldp	x29, x30, [sp], #48
  40bc74:	b	415310 <ferror@plt+0x11330>
  40bc78:	stp	x29, x30, [sp, #-64]!
  40bc7c:	stp	x24, x23, [sp, #16]
  40bc80:	stp	x22, x21, [sp, #32]
  40bc84:	stp	x20, x19, [sp, #48]
  40bc88:	mov	x29, sp
  40bc8c:	cbz	x0, 40bd80 <ferror@plt+0x7da0>
  40bc90:	ldr	x20, [x0]
  40bc94:	ldr	w8, [x0, #32]
  40bc98:	mov	x19, x0
  40bc9c:	ldr	w9, [x20, #68]
  40bca0:	cmp	w8, w9
  40bca4:	b.ne	40bd9c <ferror@plt+0x7dbc>  // b.any
  40bca8:	ldr	w23, [x19, #24]
  40bcac:	tbnz	w23, #31, 40bdb8 <ferror@plt+0x7dd8>
  40bcb0:	ldr	w8, [x20]
  40bcb4:	cmp	w23, w8
  40bcb8:	b.ge	40bdd4 <ferror@plt+0x7df4>  // b.tcont
  40bcbc:	ldr	x8, [x20, #32]
  40bcc0:	mov	x21, x1
  40bcc4:	ldr	w24, [x8, x23, lsl #2]
  40bcc8:	cmp	w24, #0x2
  40bccc:	b.cc	40bcdc <ferror@plt+0x7cfc>  // b.lo, b.ul, b.last
  40bcd0:	ldr	x8, [x20, #40]
  40bcd4:	ldr	x22, [x8, x23, lsl #3]
  40bcd8:	b	40bce0 <ferror@plt+0x7d00>
  40bcdc:	mov	x22, xzr
  40bce0:	ldr	x0, [x20, #24]
  40bce4:	ldr	x8, [x20, #40]
  40bce8:	cmp	x0, x8
  40bcec:	b.ne	40bd00 <ferror@plt+0x7d20>  // b.any
  40bcf0:	ldr	x8, [x0, x23, lsl #3]
  40bcf4:	cmp	x8, x21
  40bcf8:	b.ne	40be00 <ferror@plt+0x7e20>  // b.any
  40bcfc:	mov	x8, x0
  40bd00:	cmp	w24, #0x1
  40bd04:	str	x21, [x8, x23, lsl #3]
  40bd08:	b.ls	40bd20 <ferror@plt+0x7d40>  // b.plast
  40bd0c:	ldr	x8, [x20, #80]
  40bd10:	cbz	x8, 40bd50 <ferror@plt+0x7d70>
  40bd14:	mov	x0, x22
  40bd18:	blr	x8
  40bd1c:	b	40bd50 <ferror@plt+0x7d70>
  40bd20:	ldr	w8, [x20, #12]
  40bd24:	add	w8, w8, #0x1
  40bd28:	str	w8, [x20, #12]
  40bd2c:	cbnz	w24, 40bd44 <ferror@plt+0x7d64>
  40bd30:	ldr	w8, [x20, #16]
  40bd34:	mov	x0, x20
  40bd38:	add	w8, w8, #0x1
  40bd3c:	str	w8, [x20, #16]
  40bd40:	bl	40c90c <ferror@plt+0x892c>
  40bd44:	ldr	w8, [x20, #68]
  40bd48:	add	w8, w8, #0x1
  40bd4c:	str	w8, [x20, #68]
  40bd50:	ldr	w8, [x19, #32]
  40bd54:	ldr	x9, [x19]
  40bd58:	add	w8, w8, #0x1
  40bd5c:	str	w8, [x19, #32]
  40bd60:	ldr	w8, [x9, #68]
  40bd64:	add	w8, w8, #0x1
  40bd68:	str	w8, [x9, #68]
  40bd6c:	ldp	x20, x19, [sp, #48]
  40bd70:	ldp	x22, x21, [sp, #32]
  40bd74:	ldp	x24, x23, [sp, #16]
  40bd78:	ldp	x29, x30, [sp], #64
  40bd7c:	ret
  40bd80:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bd84:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40bd88:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40bd8c:	add	x0, x0, #0x2f
  40bd90:	add	x1, x1, #0xecb
  40bd94:	add	x2, x2, #0xf06
  40bd98:	b	40bdec <ferror@plt+0x7e0c>
  40bd9c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bda0:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40bda4:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40bda8:	add	x0, x0, #0x2f
  40bdac:	add	x1, x1, #0xecb
  40bdb0:	add	x2, x2, #0xe41
  40bdb4:	b	40bdec <ferror@plt+0x7e0c>
  40bdb8:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bdbc:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40bdc0:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40bdc4:	add	x0, x0, #0x2f
  40bdc8:	add	x1, x1, #0xecb
  40bdcc:	add	x2, x2, #0xf11
  40bdd0:	b	40bdec <ferror@plt+0x7e0c>
  40bdd4:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bdd8:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40bddc:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40bde0:	add	x0, x0, #0x2f
  40bde4:	add	x1, x1, #0xecb
  40bde8:	add	x2, x2, #0xe68
  40bdec:	ldp	x20, x19, [sp, #48]
  40bdf0:	ldp	x22, x21, [sp, #32]
  40bdf4:	ldp	x24, x23, [sp, #16]
  40bdf8:	ldp	x29, x30, [sp], #64
  40bdfc:	b	415310 <ferror@plt+0x11330>
  40be00:	ldr	w8, [x20]
  40be04:	lsl	w1, w8, #3
  40be08:	bl	41f8bc <ferror@plt+0x1b8dc>
  40be0c:	mov	x8, x0
  40be10:	str	x0, [x20, #40]
  40be14:	b	40bd00 <ferror@plt+0x7d20>
  40be18:	mov	w1, wzr
  40be1c:	b	40bb3c <ferror@plt+0x7b5c>
  40be20:	stp	x29, x30, [sp, #-32]!
  40be24:	str	x19, [sp, #16]
  40be28:	mov	x19, x0
  40be2c:	mov	x29, sp
  40be30:	cbz	x0, 40be58 <ferror@plt+0x7e78>
  40be34:	add	x8, x19, #0x40
  40be38:	ldaxr	w9, [x8]
  40be3c:	add	w9, w9, #0x1
  40be40:	stlxr	w10, w9, [x8]
  40be44:	cbnz	w10, 40be38 <ferror@plt+0x7e58>
  40be48:	mov	x0, x19
  40be4c:	ldr	x19, [sp, #16]
  40be50:	ldp	x29, x30, [sp], #32
  40be54:	ret
  40be58:	adrp	x0, 445000 <ferror@plt+0x41020>
  40be5c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40be60:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40be64:	add	x0, x0, #0x2f
  40be68:	add	x1, x1, #0xf23
  40be6c:	add	x2, x2, #0xde4
  40be70:	bl	415310 <ferror@plt+0x11330>
  40be74:	b	40be48 <ferror@plt+0x7e68>
  40be78:	stp	x29, x30, [sp, #-48]!
  40be7c:	str	x21, [sp, #16]
  40be80:	stp	x20, x19, [sp, #32]
  40be84:	mov	x29, sp
  40be88:	cbz	x0, 40bfd0 <ferror@plt+0x7ff0>
  40be8c:	mov	x19, x0
  40be90:	add	x8, x0, #0x40
  40be94:	ldaxr	w9, [x8]
  40be98:	subs	w9, w9, #0x1
  40be9c:	stlxr	w10, w9, [x8]
  40bea0:	cbnz	w10, 40be94 <ferror@plt+0x7eb4>
  40bea4:	b.ne	40bf44 <ferror@plt+0x7f64>  // b.any
  40bea8:	ldr	x8, [x19, #72]
  40beac:	stp	wzr, wzr, [x19, #12]
  40beb0:	cbnz	x8, 40bebc <ferror@plt+0x7edc>
  40beb4:	ldr	x8, [x19, #80]
  40beb8:	cbz	x8, 40bf54 <ferror@plt+0x7f74>
  40bebc:	ldr	w8, [x19]
  40bec0:	cmp	w8, #0x1
  40bec4:	b.lt	40bf90 <ferror@plt+0x7fb0>  // b.tstop
  40bec8:	mov	x21, xzr
  40becc:	b	40bee0 <ferror@plt+0x7f00>
  40bed0:	ldrsw	x8, [x19]
  40bed4:	add	x21, x21, #0x1
  40bed8:	cmp	x21, x8
  40bedc:	b.ge	40bf90 <ferror@plt+0x7fb0>  // b.tcont
  40bee0:	ldr	x8, [x19, #32]
  40bee4:	ldr	w9, [x8, x21, lsl #2]
  40bee8:	cmp	w9, #0x2
  40beec:	b.cc	40bf34 <ferror@plt+0x7f54>  // b.lo, b.ul, b.last
  40bef0:	ldr	x9, [x19, #24]
  40bef4:	ldr	x10, [x19, #40]
  40bef8:	lsl	x11, x21, #3
  40befc:	ldr	x0, [x9, x11]
  40bf00:	ldr	x20, [x10, x11]
  40bf04:	str	wzr, [x8, x21, lsl #2]
  40bf08:	str	xzr, [x9, x11]
  40bf0c:	ldr	x8, [x19, #40]
  40bf10:	str	xzr, [x8, x11]
  40bf14:	ldr	x8, [x19, #72]
  40bf18:	cbz	x8, 40bf20 <ferror@plt+0x7f40>
  40bf1c:	blr	x8
  40bf20:	ldr	x8, [x19, #80]
  40bf24:	cbz	x8, 40bed0 <ferror@plt+0x7ef0>
  40bf28:	mov	x0, x20
  40bf2c:	blr	x8
  40bf30:	b	40bed0 <ferror@plt+0x7ef0>
  40bf34:	cmp	w9, #0x1
  40bf38:	b.ne	40bed0 <ferror@plt+0x7ef0>  // b.any
  40bf3c:	str	wzr, [x8, x21, lsl #2]
  40bf40:	b	40bed0 <ferror@plt+0x7ef0>
  40bf44:	ldp	x20, x19, [sp, #32]
  40bf48:	ldr	x21, [sp, #16]
  40bf4c:	ldp	x29, x30, [sp], #48
  40bf50:	ret
  40bf54:	ldrsw	x8, [x19]
  40bf58:	ldr	x0, [x19, #32]
  40bf5c:	mov	w1, wzr
  40bf60:	lsl	x2, x8, #2
  40bf64:	bl	4038d0 <memset@plt>
  40bf68:	ldrsw	x8, [x19]
  40bf6c:	ldr	x0, [x19, #24]
  40bf70:	mov	w1, wzr
  40bf74:	lsl	x2, x8, #3
  40bf78:	bl	4038d0 <memset@plt>
  40bf7c:	ldrsw	x8, [x19]
  40bf80:	ldr	x0, [x19, #40]
  40bf84:	mov	w1, wzr
  40bf88:	lsl	x2, x8, #3
  40bf8c:	bl	4038d0 <memset@plt>
  40bf90:	ldr	x0, [x19, #24]
  40bf94:	ldr	x8, [x19, #40]
  40bf98:	cmp	x0, x8
  40bf9c:	b.eq	40bfac <ferror@plt+0x7fcc>  // b.none
  40bfa0:	mov	x0, x8
  40bfa4:	bl	414260 <ferror@plt+0x10280>
  40bfa8:	ldr	x0, [x19, #24]
  40bfac:	bl	414260 <ferror@plt+0x10280>
  40bfb0:	ldr	x0, [x19, #32]
  40bfb4:	bl	414260 <ferror@plt+0x10280>
  40bfb8:	mov	x1, x19
  40bfbc:	ldp	x20, x19, [sp, #32]
  40bfc0:	ldr	x21, [sp, #16]
  40bfc4:	mov	w0, #0x58                  	// #88
  40bfc8:	ldp	x29, x30, [sp], #48
  40bfcc:	b	41dec0 <ferror@plt+0x19ee0>
  40bfd0:	ldp	x20, x19, [sp, #32]
  40bfd4:	ldr	x21, [sp, #16]
  40bfd8:	adrp	x0, 445000 <ferror@plt+0x41020>
  40bfdc:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40bfe0:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40bfe4:	add	x0, x0, #0x2f
  40bfe8:	add	x1, x1, #0xf4e
  40bfec:	add	x2, x2, #0xde4
  40bff0:	ldp	x29, x30, [sp], #48
  40bff4:	b	415310 <ferror@plt+0x11330>
  40bff8:	cbz	x0, 40c020 <ferror@plt+0x8040>
  40bffc:	stp	x29, x30, [sp, #-32]!
  40c000:	str	x19, [sp, #16]
  40c004:	mov	x29, sp
  40c008:	mov	x19, x0
  40c00c:	bl	40c03c <ferror@plt+0x805c>
  40c010:	mov	x0, x19
  40c014:	ldr	x19, [sp, #16]
  40c018:	ldp	x29, x30, [sp], #32
  40c01c:	b	40be78 <ferror@plt+0x7e98>
  40c020:	adrp	x0, 445000 <ferror@plt+0x41020>
  40c024:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40c028:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40c02c:	add	x0, x0, #0x2f
  40c030:	add	x1, x1, #0xf74
  40c034:	add	x2, x2, #0xde4
  40c038:	b	415310 <ferror@plt+0x11330>
  40c03c:	cbz	x0, 40c154 <ferror@plt+0x8174>
  40c040:	stp	x29, x30, [sp, #-48]!
  40c044:	stp	x20, x19, [sp, #32]
  40c048:	ldr	w8, [x0, #12]
  40c04c:	mov	x19, x0
  40c050:	str	x21, [sp, #16]
  40c054:	mov	x29, sp
  40c058:	cbz	w8, 40c068 <ferror@plt+0x8088>
  40c05c:	ldr	w8, [x19, #68]
  40c060:	add	w8, w8, #0x1
  40c064:	str	w8, [x19, #68]
  40c068:	ldr	x8, [x19, #72]
  40c06c:	stp	wzr, wzr, [x19, #12]
  40c070:	cbnz	x8, 40c07c <ferror@plt+0x809c>
  40c074:	ldr	x8, [x19, #80]
  40c078:	cbz	x8, 40c104 <ferror@plt+0x8124>
  40c07c:	ldr	w8, [x19]
  40c080:	cmp	w8, #0x1
  40c084:	b.lt	40c140 <ferror@plt+0x8160>  // b.tstop
  40c088:	mov	x21, xzr
  40c08c:	b	40c0a0 <ferror@plt+0x80c0>
  40c090:	ldrsw	x8, [x19]
  40c094:	add	x21, x21, #0x1
  40c098:	cmp	x21, x8
  40c09c:	b.ge	40c140 <ferror@plt+0x8160>  // b.tcont
  40c0a0:	ldr	x8, [x19, #32]
  40c0a4:	ldr	w9, [x8, x21, lsl #2]
  40c0a8:	cmp	w9, #0x2
  40c0ac:	b.cc	40c0f4 <ferror@plt+0x8114>  // b.lo, b.ul, b.last
  40c0b0:	ldr	x9, [x19, #24]
  40c0b4:	ldr	x10, [x19, #40]
  40c0b8:	lsl	x11, x21, #3
  40c0bc:	ldr	x0, [x9, x11]
  40c0c0:	ldr	x20, [x10, x11]
  40c0c4:	str	wzr, [x8, x21, lsl #2]
  40c0c8:	str	xzr, [x9, x11]
  40c0cc:	ldr	x8, [x19, #40]
  40c0d0:	str	xzr, [x8, x11]
  40c0d4:	ldr	x8, [x19, #72]
  40c0d8:	cbz	x8, 40c0e0 <ferror@plt+0x8100>
  40c0dc:	blr	x8
  40c0e0:	ldr	x8, [x19, #80]
  40c0e4:	cbz	x8, 40c090 <ferror@plt+0x80b0>
  40c0e8:	mov	x0, x20
  40c0ec:	blr	x8
  40c0f0:	b	40c090 <ferror@plt+0x80b0>
  40c0f4:	cmp	w9, #0x1
  40c0f8:	b.ne	40c090 <ferror@plt+0x80b0>  // b.any
  40c0fc:	str	wzr, [x8, x21, lsl #2]
  40c100:	b	40c090 <ferror@plt+0x80b0>
  40c104:	ldrsw	x8, [x19]
  40c108:	ldr	x0, [x19, #32]
  40c10c:	mov	w1, wzr
  40c110:	lsl	x2, x8, #2
  40c114:	bl	4038d0 <memset@plt>
  40c118:	ldrsw	x8, [x19]
  40c11c:	ldr	x0, [x19, #24]
  40c120:	mov	w1, wzr
  40c124:	lsl	x2, x8, #3
  40c128:	bl	4038d0 <memset@plt>
  40c12c:	ldrsw	x8, [x19]
  40c130:	ldr	x0, [x19, #40]
  40c134:	mov	w1, wzr
  40c138:	lsl	x2, x8, #3
  40c13c:	bl	4038d0 <memset@plt>
  40c140:	mov	x0, x19
  40c144:	ldp	x20, x19, [sp, #32]
  40c148:	ldr	x21, [sp, #16]
  40c14c:	ldp	x29, x30, [sp], #48
  40c150:	b	40c90c <ferror@plt+0x892c>
  40c154:	adrp	x0, 445000 <ferror@plt+0x41020>
  40c158:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40c15c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40c160:	add	x0, x0, #0x2f
  40c164:	add	x1, x1, #0x6d
  40c168:	add	x2, x2, #0xde4
  40c16c:	b	415310 <ferror@plt+0x11330>
  40c170:	stp	x29, x30, [sp, #-80]!
  40c174:	str	x25, [sp, #16]
  40c178:	stp	x24, x23, [sp, #32]
  40c17c:	stp	x22, x21, [sp, #48]
  40c180:	stp	x20, x19, [sp, #64]
  40c184:	mov	x29, sp
  40c188:	cbz	x0, 40c268 <ferror@plt+0x8288>
  40c18c:	ldr	x8, [x0, #48]
  40c190:	mov	x19, x0
  40c194:	mov	x0, x1
  40c198:	mov	x20, x1
  40c19c:	blr	x8
  40c1a0:	ldr	w9, [x19, #4]
  40c1a4:	cmp	w0, #0x2
  40c1a8:	mov	w10, #0x2                   	// #2
  40c1ac:	ldr	x8, [x19, #32]
  40c1b0:	csel	w24, w0, w10, hi  // hi = pmore
  40c1b4:	udiv	w10, w24, w9
  40c1b8:	msub	w21, w10, w9, w24
  40c1bc:	ldr	w9, [x8, w21, uxtw #2]
  40c1c0:	cbz	w9, 40c248 <ferror@plt+0x8268>
  40c1c4:	mov	w23, wzr
  40c1c8:	mov	w22, wzr
  40c1cc:	mov	w25, #0x1                   	// #1
  40c1d0:	b	40c20c <ferror@plt+0x822c>
  40c1d4:	cmp	w9, #0x1
  40c1d8:	cset	w9, ne  // ne = any
  40c1dc:	cmp	w23, #0x0
  40c1e0:	cset	w10, ne  // ne = any
  40c1e4:	orr	w9, w9, w10
  40c1e8:	cmp	w9, #0x0
  40c1ec:	csel	w22, w22, w21, ne  // ne = any
  40c1f0:	csinc	w23, w23, wzr, ne  // ne = any
  40c1f4:	ldr	w9, [x19, #8]
  40c1f8:	add	w10, w21, w25
  40c1fc:	add	w25, w25, #0x1
  40c200:	and	w21, w9, w10
  40c204:	ldr	w9, [x8, w21, uxtw #2]
  40c208:	cbz	w9, 40c244 <ferror@plt+0x8264>
  40c20c:	cmp	w9, w24
  40c210:	b.ne	40c1d4 <ferror@plt+0x81f4>  // b.any
  40c214:	ldr	x10, [x19, #24]
  40c218:	ldr	x9, [x19, #56]
  40c21c:	ldr	x0, [x10, w21, uxtw #3]
  40c220:	cbz	x9, 40c238 <ferror@plt+0x8258>
  40c224:	mov	x1, x20
  40c228:	blr	x9
  40c22c:	ldr	x8, [x19, #32]
  40c230:	cbz	w0, 40c1f4 <ferror@plt+0x8214>
  40c234:	b	40c248 <ferror@plt+0x8268>
  40c238:	cmp	x0, x20
  40c23c:	b.ne	40c1f4 <ferror@plt+0x8214>  // b.any
  40c240:	b	40c248 <ferror@plt+0x8268>
  40c244:	cbnz	w23, 40c24c <ferror@plt+0x826c>
  40c248:	mov	w22, w21
  40c24c:	ldr	w8, [x8, w22, uxtw #2]
  40c250:	cmp	w8, #0x2
  40c254:	b.cc	40c284 <ferror@plt+0x82a4>  // b.lo, b.ul, b.last
  40c258:	ldr	x8, [x19, #40]
  40c25c:	mov	w9, w22
  40c260:	ldr	x0, [x8, x9, lsl #3]
  40c264:	b	40c288 <ferror@plt+0x82a8>
  40c268:	adrp	x0, 445000 <ferror@plt+0x41020>
  40c26c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40c270:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40c274:	add	x0, x0, #0x2f
  40c278:	add	x1, x1, #0xf9c
  40c27c:	add	x2, x2, #0xde4
  40c280:	bl	415310 <ferror@plt+0x11330>
  40c284:	mov	x0, xzr
  40c288:	ldp	x20, x19, [sp, #64]
  40c28c:	ldp	x22, x21, [sp, #48]
  40c290:	ldp	x24, x23, [sp, #32]
  40c294:	ldr	x25, [sp, #16]
  40c298:	ldp	x29, x30, [sp], #80
  40c29c:	ret
  40c2a0:	stp	x29, x30, [sp, #-96]!
  40c2a4:	str	x27, [sp, #16]
  40c2a8:	stp	x26, x25, [sp, #32]
  40c2ac:	stp	x24, x23, [sp, #48]
  40c2b0:	stp	x22, x21, [sp, #64]
  40c2b4:	stp	x20, x19, [sp, #80]
  40c2b8:	mov	x29, sp
  40c2bc:	cbz	x0, 40c3c0 <ferror@plt+0x83e0>
  40c2c0:	ldr	x8, [x0, #48]
  40c2c4:	mov	x20, x0
  40c2c8:	mov	x0, x1
  40c2cc:	mov	x19, x3
  40c2d0:	mov	x21, x2
  40c2d4:	mov	x22, x1
  40c2d8:	blr	x8
  40c2dc:	ldr	w9, [x20, #4]
  40c2e0:	cmp	w0, #0x2
  40c2e4:	mov	w10, #0x2                   	// #2
  40c2e8:	ldr	x8, [x20, #32]
  40c2ec:	csel	w26, w0, w10, hi  // hi = pmore
  40c2f0:	udiv	w10, w26, w9
  40c2f4:	msub	w23, w10, w9, w26
  40c2f8:	ldr	w9, [x8, w23, uxtw #2]
  40c2fc:	cbz	w9, 40c384 <ferror@plt+0x83a4>
  40c300:	mov	w25, wzr
  40c304:	mov	w24, wzr
  40c308:	mov	w27, #0x1                   	// #1
  40c30c:	b	40c348 <ferror@plt+0x8368>
  40c310:	cmp	w9, #0x1
  40c314:	cset	w9, ne  // ne = any
  40c318:	cmp	w25, #0x0
  40c31c:	cset	w10, ne  // ne = any
  40c320:	orr	w9, w9, w10
  40c324:	cmp	w9, #0x0
  40c328:	csel	w24, w24, w23, ne  // ne = any
  40c32c:	csinc	w25, w25, wzr, ne  // ne = any
  40c330:	ldr	w9, [x20, #8]
  40c334:	add	w10, w23, w27
  40c338:	add	w27, w27, #0x1
  40c33c:	and	w23, w9, w10
  40c340:	ldr	w9, [x8, w23, uxtw #2]
  40c344:	cbz	w9, 40c380 <ferror@plt+0x83a0>
  40c348:	cmp	w9, w26
  40c34c:	b.ne	40c310 <ferror@plt+0x8330>  // b.any
  40c350:	ldr	x10, [x20, #24]
  40c354:	ldr	x9, [x20, #56]
  40c358:	ldr	x0, [x10, w23, uxtw #3]
  40c35c:	cbz	x9, 40c374 <ferror@plt+0x8394>
  40c360:	mov	x1, x22
  40c364:	blr	x9
  40c368:	ldr	x8, [x20, #32]
  40c36c:	cbz	w0, 40c330 <ferror@plt+0x8350>
  40c370:	b	40c384 <ferror@plt+0x83a4>
  40c374:	cmp	x0, x22
  40c378:	b.ne	40c330 <ferror@plt+0x8350>  // b.any
  40c37c:	b	40c384 <ferror@plt+0x83a4>
  40c380:	cbnz	w25, 40c388 <ferror@plt+0x83a8>
  40c384:	mov	w24, w23
  40c388:	ldr	w8, [x8, w24, uxtw #2]
  40c38c:	cmp	w8, #0x2
  40c390:	b.cc	40c3dc <ferror@plt+0x83fc>  // b.lo, b.ul, b.last
  40c394:	mov	w8, w24
  40c398:	cbz	x21, 40c3a8 <ferror@plt+0x83c8>
  40c39c:	ldr	x9, [x20, #24]
  40c3a0:	ldr	x9, [x9, x8, lsl #3]
  40c3a4:	str	x9, [x21]
  40c3a8:	cbz	x19, 40c3b8 <ferror@plt+0x83d8>
  40c3ac:	ldr	x9, [x20, #40]
  40c3b0:	ldr	x8, [x9, x8, lsl #3]
  40c3b4:	str	x8, [x19]
  40c3b8:	mov	w0, #0x1                   	// #1
  40c3bc:	b	40c3e0 <ferror@plt+0x8400>
  40c3c0:	adrp	x0, 445000 <ferror@plt+0x41020>
  40c3c4:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  40c3c8:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40c3cc:	add	x0, x0, #0x2f
  40c3d0:	add	x1, x1, #0xfd6
  40c3d4:	add	x2, x2, #0xde4
  40c3d8:	bl	415310 <ferror@plt+0x11330>
  40c3dc:	mov	w0, wzr
  40c3e0:	ldp	x20, x19, [sp, #80]
  40c3e4:	ldp	x22, x21, [sp, #64]
  40c3e8:	ldp	x24, x23, [sp, #48]
  40c3ec:	ldp	x26, x25, [sp, #32]
  40c3f0:	ldr	x27, [sp, #16]
  40c3f4:	ldp	x29, x30, [sp], #96
  40c3f8:	ret
  40c3fc:	mov	w3, wzr
  40c400:	b	40c404 <ferror@plt+0x8424>
  40c404:	stp	x29, x30, [sp, #-96]!
  40c408:	str	x27, [sp, #16]
  40c40c:	stp	x26, x25, [sp, #32]
  40c410:	stp	x24, x23, [sp, #48]
  40c414:	stp	x22, x21, [sp, #64]
  40c418:	stp	x20, x19, [sp, #80]
  40c41c:	mov	x29, sp
  40c420:	cbz	x0, 40c5e4 <ferror@plt+0x8604>
  40c424:	ldr	x8, [x0, #48]
  40c428:	mov	x19, x0
  40c42c:	mov	x0, x1
  40c430:	mov	w22, w3
  40c434:	mov	x21, x2
  40c438:	mov	x20, x1
  40c43c:	blr	x8
  40c440:	ldr	w9, [x19, #4]
  40c444:	cmp	w0, #0x2
  40c448:	mov	w10, #0x2                   	// #2
  40c44c:	ldr	x8, [x19, #32]
  40c450:	csel	w24, w0, w10, hi  // hi = pmore
  40c454:	udiv	w10, w24, w9
  40c458:	msub	w23, w10, w9, w24
  40c45c:	ldr	w9, [x8, w23, uxtw #2]
  40c460:	cbz	w9, 40c4e8 <ferror@plt+0x8508>
  40c464:	mov	w26, wzr
  40c468:	mov	w25, wzr
  40c46c:	mov	w27, #0x1                   	// #1
  40c470:	b	40c4ac <ferror@plt+0x84cc>
  40c474:	cmp	w9, #0x1
  40c478:	cset	w9, ne  // ne = any
  40c47c:	cmp	w26, #0x0
  40c480:	cset	w10, ne  // ne = any
  40c484:	orr	w9, w9, w10
  40c488:	cmp	w9, #0x0
  40c48c:	csel	w25, w25, w23, ne  // ne = any
  40c490:	csinc	w26, w26, wzr, ne  // ne = any
  40c494:	ldr	w9, [x19, #8]
  40c498:	add	w10, w23, w27
  40c49c:	add	w27, w27, #0x1
  40c4a0:	and	w23, w9, w10
  40c4a4:	ldr	w9, [x8, w23, uxtw #2]
  40c4a8:	cbz	w9, 40c4e4 <ferror@plt+0x8504>
  40c4ac:	cmp	w9, w24
  40c4b0:	b.ne	40c474 <ferror@plt+0x8494>  // b.any
  40c4b4:	ldr	x10, [x19, #24]
  40c4b8:	ldr	x9, [x19, #56]
  40c4bc:	ldr	x0, [x10, w23, uxtw #3]
  40c4c0:	cbz	x9, 40c4d8 <ferror@plt+0x84f8>
  40c4c4:	mov	x1, x20
  40c4c8:	blr	x9
  40c4cc:	ldr	x8, [x19, #32]
  40c4d0:	cbz	w0, 40c494 <ferror@plt+0x84b4>
  40c4d4:	b	40c4e8 <ferror@plt+0x8508>
  40c4d8:	cmp	x0, x20
  40c4dc:	b.ne	40c494 <ferror@plt+0x84b4>  // b.any
  40c4e0:	b	40c4e8 <ferror@plt+0x8508>
  40c4e4:	cbnz	w26, 40c4ec <ferror@plt+0x850c>
  40c4e8:	mov	w25, w23
  40c4ec:	ldr	w26, [x8, w25, uxtw #2]
  40c4f0:	mov	w25, w25
  40c4f4:	cmp	w26, #0x2
  40c4f8:	b.cc	40c518 <ferror@plt+0x8538>  // b.lo, b.ul, b.last
  40c4fc:	ldr	x8, [x19, #40]
  40c500:	ldr	x23, [x8, x25, lsl #3]
  40c504:	cbz	w22, 40c534 <ferror@plt+0x8554>
  40c508:	ldr	x8, [x19, #24]
  40c50c:	add	x8, x8, x25, lsl #3
  40c510:	ldr	x9, [x8]
  40c514:	b	40c52c <ferror@plt+0x854c>
  40c518:	str	w24, [x8, x25, lsl #2]
  40c51c:	ldr	x8, [x19, #24]
  40c520:	mov	x23, xzr
  40c524:	mov	x9, xzr
  40c528:	add	x8, x8, x25, lsl #3
  40c52c:	str	x20, [x8]
  40c530:	mov	x20, x9
  40c534:	ldr	x0, [x19, #24]
  40c538:	ldr	x8, [x19, #40]
  40c53c:	cmp	x0, x8
  40c540:	b.ne	40c554 <ferror@plt+0x8574>  // b.any
  40c544:	ldr	x8, [x0, x25, lsl #3]
  40c548:	cmp	x8, x21
  40c54c:	b.ne	40c618 <ferror@plt+0x8638>  // b.any
  40c550:	mov	x8, x0
  40c554:	cmp	w26, #0x1
  40c558:	str	x21, [x8, x25, lsl #3]
  40c55c:	b.ls	40c598 <ferror@plt+0x85b8>  // b.plast
  40c560:	ldr	x8, [x19, #72]
  40c564:	cbz	x8, 40c570 <ferror@plt+0x8590>
  40c568:	mov	x0, x20
  40c56c:	blr	x8
  40c570:	ldr	x1, [x19, #80]
  40c574:	cbz	x1, 40c5c8 <ferror@plt+0x85e8>
  40c578:	mov	x0, x23
  40c57c:	ldp	x20, x19, [sp, #80]
  40c580:	ldp	x22, x21, [sp, #64]
  40c584:	ldp	x24, x23, [sp, #48]
  40c588:	ldp	x26, x25, [sp, #32]
  40c58c:	ldr	x27, [sp, #16]
  40c590:	ldp	x29, x30, [sp], #96
  40c594:	br	x1
  40c598:	ldr	w8, [x19, #12]
  40c59c:	add	w8, w8, #0x1
  40c5a0:	str	w8, [x19, #12]
  40c5a4:	cbnz	w26, 40c5bc <ferror@plt+0x85dc>
  40c5a8:	ldr	w8, [x19, #16]
  40c5ac:	mov	x0, x19
  40c5b0:	add	w8, w8, #0x1
  40c5b4:	str	w8, [x19, #16]
  40c5b8:	bl	40c90c <ferror@plt+0x892c>
  40c5bc:	ldr	w8, [x19, #68]
  40c5c0:	add	w8, w8, #0x1
  40c5c4:	str	w8, [x19, #68]
  40c5c8:	ldp	x20, x19, [sp, #80]
  40c5cc:	ldp	x22, x21, [sp, #64]
  40c5d0:	ldp	x24, x23, [sp, #48]
  40c5d4:	ldp	x26, x25, [sp, #32]
  40c5d8:	ldr	x27, [sp, #16]
  40c5dc:	ldp	x29, x30, [sp], #96
  40c5e0:	ret
  40c5e4:	ldp	x20, x19, [sp, #80]
  40c5e8:	ldp	x22, x21, [sp, #64]
  40c5ec:	ldp	x24, x23, [sp, #48]
  40c5f0:	ldp	x26, x25, [sp, #32]
  40c5f4:	ldr	x27, [sp, #16]
  40c5f8:	adrp	x0, 445000 <ferror@plt+0x41020>
  40c5fc:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40c600:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40c604:	add	x0, x0, #0x2f
  40c608:	add	x1, x1, #0x29c
  40c60c:	add	x2, x2, #0xde4
  40c610:	ldp	x29, x30, [sp], #96
  40c614:	b	415310 <ferror@plt+0x11330>
  40c618:	ldr	w8, [x19]
  40c61c:	lsl	w1, w8, #3
  40c620:	bl	41f8bc <ferror@plt+0x1b8dc>
  40c624:	mov	x8, x0
  40c628:	str	x0, [x19, #40]
  40c62c:	b	40c554 <ferror@plt+0x8574>
  40c630:	mov	w3, #0x1                   	// #1
  40c634:	b	40c404 <ferror@plt+0x8424>
  40c638:	mov	w3, #0x1                   	// #1
  40c63c:	mov	x2, x1
  40c640:	b	40c404 <ferror@plt+0x8424>
  40c644:	stp	x29, x30, [sp, #-80]!
  40c648:	str	x25, [sp, #16]
  40c64c:	stp	x24, x23, [sp, #32]
  40c650:	stp	x22, x21, [sp, #48]
  40c654:	stp	x20, x19, [sp, #64]
  40c658:	mov	x29, sp
  40c65c:	cbz	x0, 40c744 <ferror@plt+0x8764>
  40c660:	ldr	x8, [x0, #48]
  40c664:	mov	x20, x0
  40c668:	mov	x0, x1
  40c66c:	mov	x19, x1
  40c670:	blr	x8
  40c674:	ldr	w9, [x20, #4]
  40c678:	cmp	w0, #0x2
  40c67c:	mov	w10, #0x2                   	// #2
  40c680:	ldr	x8, [x20, #32]
  40c684:	csel	w24, w0, w10, hi  // hi = pmore
  40c688:	udiv	w10, w24, w9
  40c68c:	msub	w21, w10, w9, w24
  40c690:	ldr	w9, [x8, w21, uxtw #2]
  40c694:	cbz	w9, 40c71c <ferror@plt+0x873c>
  40c698:	mov	w23, wzr
  40c69c:	mov	w22, wzr
  40c6a0:	mov	w25, #0x1                   	// #1
  40c6a4:	b	40c6e0 <ferror@plt+0x8700>
  40c6a8:	cmp	w9, #0x1
  40c6ac:	cset	w9, ne  // ne = any
  40c6b0:	cmp	w23, #0x0
  40c6b4:	cset	w10, ne  // ne = any
  40c6b8:	orr	w9, w9, w10
  40c6bc:	cmp	w9, #0x0
  40c6c0:	csel	w22, w22, w21, ne  // ne = any
  40c6c4:	csinc	w23, w23, wzr, ne  // ne = any
  40c6c8:	ldr	w9, [x20, #8]
  40c6cc:	add	w10, w21, w25
  40c6d0:	add	w25, w25, #0x1
  40c6d4:	and	w21, w9, w10
  40c6d8:	ldr	w9, [x8, w21, uxtw #2]
  40c6dc:	cbz	w9, 40c718 <ferror@plt+0x8738>
  40c6e0:	cmp	w9, w24
  40c6e4:	b.ne	40c6a8 <ferror@plt+0x86c8>  // b.any
  40c6e8:	ldr	x10, [x20, #24]
  40c6ec:	ldr	x9, [x20, #56]
  40c6f0:	ldr	x0, [x10, w21, uxtw #3]
  40c6f4:	cbz	x9, 40c70c <ferror@plt+0x872c>
  40c6f8:	mov	x1, x19
  40c6fc:	blr	x9
  40c700:	ldr	x8, [x20, #32]
  40c704:	cbz	w0, 40c6c8 <ferror@plt+0x86e8>
  40c708:	b	40c71c <ferror@plt+0x873c>
  40c70c:	cmp	x0, x19
  40c710:	b.ne	40c6c8 <ferror@plt+0x86e8>  // b.any
  40c714:	b	40c71c <ferror@plt+0x873c>
  40c718:	cbnz	w23, 40c720 <ferror@plt+0x8740>
  40c71c:	mov	w22, w21
  40c720:	ldr	w8, [x8, w22, uxtw #2]
  40c724:	cmp	w8, #0x1
  40c728:	cset	w0, hi  // hi = pmore
  40c72c:	ldp	x20, x19, [sp, #64]
  40c730:	ldp	x22, x21, [sp, #48]
  40c734:	ldp	x24, x23, [sp, #32]
  40c738:	ldr	x25, [sp, #16]
  40c73c:	ldp	x29, x30, [sp], #80
  40c740:	ret
  40c744:	adrp	x0, 445000 <ferror@plt+0x41020>
  40c748:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40c74c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40c750:	add	x0, x0, #0x2f
  40c754:	add	x1, x1, #0x31
  40c758:	add	x2, x2, #0xde4
  40c75c:	bl	415310 <ferror@plt+0x11330>
  40c760:	mov	w0, wzr
  40c764:	b	40c72c <ferror@plt+0x874c>
  40c768:	mov	w2, #0x1                   	// #1
  40c76c:	b	40c770 <ferror@plt+0x8790>
  40c770:	stp	x29, x30, [sp, #-80]!
  40c774:	stp	x26, x25, [sp, #16]
  40c778:	stp	x24, x23, [sp, #32]
  40c77c:	stp	x22, x21, [sp, #48]
  40c780:	stp	x20, x19, [sp, #64]
  40c784:	mov	x29, sp
  40c788:	cbz	x0, 40c8cc <ferror@plt+0x88ec>
  40c78c:	ldr	x8, [x0, #48]
  40c790:	mov	x19, x0
  40c794:	mov	x0, x1
  40c798:	mov	w20, w2
  40c79c:	mov	x21, x1
  40c7a0:	blr	x8
  40c7a4:	ldr	w9, [x19, #4]
  40c7a8:	cmp	w0, #0x2
  40c7ac:	mov	w10, #0x2                   	// #2
  40c7b0:	ldr	x8, [x19, #32]
  40c7b4:	csel	w25, w0, w10, hi  // hi = pmore
  40c7b8:	udiv	w10, w25, w9
  40c7bc:	msub	w23, w10, w9, w25
  40c7c0:	ldr	w9, [x8, w23, uxtw #2]
  40c7c4:	cbz	w9, 40c84c <ferror@plt+0x886c>
  40c7c8:	mov	w24, wzr
  40c7cc:	mov	w22, wzr
  40c7d0:	mov	w26, #0x1                   	// #1
  40c7d4:	b	40c810 <ferror@plt+0x8830>
  40c7d8:	cmp	w9, #0x1
  40c7dc:	cset	w9, ne  // ne = any
  40c7e0:	cmp	w24, #0x0
  40c7e4:	cset	w10, ne  // ne = any
  40c7e8:	orr	w9, w9, w10
  40c7ec:	cmp	w9, #0x0
  40c7f0:	csel	w22, w22, w23, ne  // ne = any
  40c7f4:	csinc	w24, w24, wzr, ne  // ne = any
  40c7f8:	ldr	w9, [x19, #8]
  40c7fc:	add	w10, w23, w26
  40c800:	add	w26, w26, #0x1
  40c804:	and	w23, w9, w10
  40c808:	ldr	w9, [x8, w23, uxtw #2]
  40c80c:	cbz	w9, 40c848 <ferror@plt+0x8868>
  40c810:	cmp	w9, w25
  40c814:	b.ne	40c7d8 <ferror@plt+0x87f8>  // b.any
  40c818:	ldr	x10, [x19, #24]
  40c81c:	ldr	x9, [x19, #56]
  40c820:	ldr	x0, [x10, w23, uxtw #3]
  40c824:	cbz	x9, 40c83c <ferror@plt+0x885c>
  40c828:	mov	x1, x21
  40c82c:	blr	x9
  40c830:	ldr	x8, [x19, #32]
  40c834:	cbz	w0, 40c7f8 <ferror@plt+0x8818>
  40c838:	b	40c84c <ferror@plt+0x886c>
  40c83c:	cmp	x0, x21
  40c840:	b.ne	40c7f8 <ferror@plt+0x8818>  // b.any
  40c844:	b	40c84c <ferror@plt+0x886c>
  40c848:	cbnz	w24, 40c850 <ferror@plt+0x8870>
  40c84c:	mov	w22, w23
  40c850:	ldr	w9, [x8, w22, uxtw #2]
  40c854:	cmp	w9, #0x2
  40c858:	b.cc	40c8e8 <ferror@plt+0x8908>  // b.lo, b.ul, b.last
  40c85c:	ldr	x9, [x19, #24]
  40c860:	ldr	x10, [x19, #40]
  40c864:	sbfiz	x11, x22, #3, #32
  40c868:	mov	w12, #0x1                   	// #1
  40c86c:	ldr	x0, [x9, x11]
  40c870:	ldr	x21, [x10, x11]
  40c874:	str	w12, [x8, w22, sxtw #2]
  40c878:	str	xzr, [x9, x11]
  40c87c:	ldr	x8, [x19, #40]
  40c880:	str	xzr, [x8, x11]
  40c884:	ldr	w8, [x19, #12]
  40c888:	sub	w8, w8, #0x1
  40c88c:	str	w8, [x19, #12]
  40c890:	cbz	w20, 40c8b0 <ferror@plt+0x88d0>
  40c894:	ldr	x8, [x19, #72]
  40c898:	cbz	x8, 40c8a0 <ferror@plt+0x88c0>
  40c89c:	blr	x8
  40c8a0:	ldr	x8, [x19, #80]
  40c8a4:	cbz	x8, 40c8b0 <ferror@plt+0x88d0>
  40c8a8:	mov	x0, x21
  40c8ac:	blr	x8
  40c8b0:	mov	x0, x19
  40c8b4:	bl	40c90c <ferror@plt+0x892c>
  40c8b8:	ldr	w8, [x19, #68]
  40c8bc:	mov	w0, #0x1                   	// #1
  40c8c0:	add	w8, w8, #0x1
  40c8c4:	str	w8, [x19, #68]
  40c8c8:	b	40c8ec <ferror@plt+0x890c>
  40c8cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  40c8d0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40c8d4:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40c8d8:	add	x0, x0, #0x2f
  40c8dc:	add	x1, x1, #0x2ea
  40c8e0:	add	x2, x2, #0xde4
  40c8e4:	bl	415310 <ferror@plt+0x11330>
  40c8e8:	mov	w0, wzr
  40c8ec:	ldp	x20, x19, [sp, #64]
  40c8f0:	ldp	x22, x21, [sp, #48]
  40c8f4:	ldp	x24, x23, [sp, #32]
  40c8f8:	ldp	x26, x25, [sp, #16]
  40c8fc:	ldp	x29, x30, [sp], #80
  40c900:	ret
  40c904:	mov	w2, wzr
  40c908:	b	40c770 <ferror@plt+0x8790>
  40c90c:	stp	x29, x30, [sp, #-64]!
  40c910:	stp	x22, x21, [sp, #32]
  40c914:	stp	x20, x19, [sp, #48]
  40c918:	str	x23, [sp, #16]
  40c91c:	ldr	w23, [x0]
  40c920:	ldp	w8, w9, [x0, #12]
  40c924:	mov	x19, x0
  40c928:	mov	x29, sp
  40c92c:	cmp	w23, #0x9
  40c930:	b.lt	40c940 <ferror@plt+0x8960>  // b.tstop
  40c934:	lsl	w10, w8, #2
  40c938:	cmp	w23, w10
  40c93c:	b.gt	40c958 <ferror@plt+0x8978>
  40c940:	add	w10, w9, #0xf
  40c944:	cmp	w9, #0x0
  40c948:	csel	w10, w10, w9, lt  // lt = tstop
  40c94c:	add	w9, w9, w10, asr #4
  40c950:	cmp	w23, w9
  40c954:	b.gt	40cacc <ferror@plt+0x8aec>
  40c958:	cbz	w8, 40c980 <ferror@plt+0x89a0>
  40c95c:	lsl	w9, w8, #1
  40c960:	mov	w8, #0xffffffff            	// #-1
  40c964:	asr	w9, w9, #1
  40c968:	add	w8, w8, #0x1
  40c96c:	cbnz	w9, 40c964 <ferror@plt+0x8984>
  40c970:	cmp	w8, #0x3
  40c974:	mov	w9, #0x3                   	// #3
  40c978:	csinc	w8, w9, w8, cc  // cc = lo, ul, last
  40c97c:	b	40c984 <ferror@plt+0x89a4>
  40c980:	mov	w8, #0x3                   	// #3
  40c984:	adrp	x10, 43f000 <ferror@plt+0x3b020>
  40c988:	add	x10, x10, #0x390
  40c98c:	ldr	w11, [x10, w8, uxtw #2]
  40c990:	mov	w10, #0x1                   	// #1
  40c994:	mov	w9, wzr
  40c998:	lsl	w10, w10, w8
  40c99c:	stp	w10, w11, [x19]
  40c9a0:	mov	w11, w9
  40c9a4:	mov	w9, #0x1                   	// #1
  40c9a8:	subs	w8, w8, #0x1
  40c9ac:	bfi	w9, w11, #1, #31
  40c9b0:	b.ne	40c9a0 <ferror@plt+0x89c0>  // b.any
  40c9b4:	sxtw	x0, w10
  40c9b8:	mov	w1, #0x8                   	// #8
  40c9bc:	str	w9, [x19, #8]
  40c9c0:	bl	4143c0 <ferror@plt+0x103e0>
  40c9c4:	ldr	x8, [x19, #24]
  40c9c8:	ldr	x9, [x19, #40]
  40c9cc:	mov	x20, x0
  40c9d0:	cmp	x8, x9
  40c9d4:	b.eq	40c9ec <ferror@plt+0x8a0c>  // b.none
  40c9d8:	ldrsw	x0, [x19]
  40c9dc:	mov	w1, #0x8                   	// #8
  40c9e0:	bl	4143c0 <ferror@plt+0x103e0>
  40c9e4:	mov	x21, x0
  40c9e8:	b	40c9f0 <ferror@plt+0x8a10>
  40c9ec:	mov	x21, x20
  40c9f0:	ldrsw	x0, [x19]
  40c9f4:	mov	w1, #0x4                   	// #4
  40c9f8:	bl	4143c0 <ferror@plt+0x103e0>
  40c9fc:	cmp	w23, #0x1
  40ca00:	mov	x22, x0
  40ca04:	b.lt	40ca94 <ferror@plt+0x8ab4>  // b.tstop
  40ca08:	ldr	x8, [x19, #32]
  40ca0c:	mov	x9, xzr
  40ca10:	b	40ca44 <ferror@plt+0x8a64>
  40ca14:	str	w10, [x12]
  40ca18:	ldr	x10, [x19, #24]
  40ca1c:	lsl	x12, x9, #3
  40ca20:	lsl	x11, x11, #3
  40ca24:	ldr	x10, [x10, x12]
  40ca28:	str	x10, [x20, x11]
  40ca2c:	ldr	x10, [x19, #40]
  40ca30:	ldr	x10, [x10, x12]
  40ca34:	str	x10, [x21, x11]
  40ca38:	add	x9, x9, #0x1
  40ca3c:	cmp	x9, x23
  40ca40:	b.eq	40ca94 <ferror@plt+0x8ab4>  // b.none
  40ca44:	ldr	w10, [x8, x9, lsl #2]
  40ca48:	cmp	w10, #0x2
  40ca4c:	b.cc	40ca38 <ferror@plt+0x8a58>  // b.lo, b.ul, b.last
  40ca50:	ldr	w11, [x19, #4]
  40ca54:	udiv	w12, w10, w11
  40ca58:	msub	w11, w12, w11, w10
  40ca5c:	add	x12, x22, w11, uxtw #2
  40ca60:	ldr	w13, [x12]
  40ca64:	cbz	w13, 40ca14 <ferror@plt+0x8a34>
  40ca68:	ldr	w12, [x19, #8]
  40ca6c:	mov	w13, #0x1                   	// #1
  40ca70:	add	w11, w11, w13
  40ca74:	and	x11, x11, x12
  40ca78:	ldr	w14, [x22, x11, lsl #2]
  40ca7c:	add	w13, w13, #0x1
  40ca80:	cbnz	w14, 40ca70 <ferror@plt+0x8a90>
  40ca84:	mov	w13, w11
  40ca88:	add	x12, x22, w11, uxtw #2
  40ca8c:	mov	x11, x13
  40ca90:	b	40ca14 <ferror@plt+0x8a34>
  40ca94:	ldr	x0, [x19, #24]
  40ca98:	ldr	x8, [x19, #40]
  40ca9c:	cmp	x0, x8
  40caa0:	b.eq	40cab0 <ferror@plt+0x8ad0>  // b.none
  40caa4:	mov	x0, x8
  40caa8:	bl	414260 <ferror@plt+0x10280>
  40caac:	ldr	x0, [x19, #24]
  40cab0:	bl	414260 <ferror@plt+0x10280>
  40cab4:	ldr	x0, [x19, #32]
  40cab8:	bl	414260 <ferror@plt+0x10280>
  40cabc:	ldr	w8, [x19, #12]
  40cac0:	stp	x22, x21, [x19, #32]
  40cac4:	str	x20, [x19, #24]
  40cac8:	str	w8, [x19, #16]
  40cacc:	ldp	x20, x19, [sp, #48]
  40cad0:	ldp	x22, x21, [sp, #32]
  40cad4:	ldr	x23, [sp, #16]
  40cad8:	ldp	x29, x30, [sp], #64
  40cadc:	ret
  40cae0:	cbz	x0, 40cb58 <ferror@plt+0x8b78>
  40cae4:	stp	x29, x30, [sp, #-32]!
  40cae8:	ldr	w8, [x0, #12]
  40caec:	str	x19, [sp, #16]
  40caf0:	mov	x19, x0
  40caf4:	mov	x29, sp
  40caf8:	cbz	w8, 40cb08 <ferror@plt+0x8b28>
  40cafc:	ldr	w8, [x19, #68]
  40cb00:	add	w8, w8, #0x1
  40cb04:	str	w8, [x19, #68]
  40cb08:	ldrsw	x8, [x19]
  40cb0c:	ldr	x0, [x19, #32]
  40cb10:	mov	w1, wzr
  40cb14:	stp	wzr, wzr, [x19, #12]
  40cb18:	lsl	x2, x8, #2
  40cb1c:	bl	4038d0 <memset@plt>
  40cb20:	ldrsw	x8, [x19]
  40cb24:	ldr	x0, [x19, #24]
  40cb28:	mov	w1, wzr
  40cb2c:	lsl	x2, x8, #3
  40cb30:	bl	4038d0 <memset@plt>
  40cb34:	ldrsw	x8, [x19]
  40cb38:	ldr	x0, [x19, #40]
  40cb3c:	mov	w1, wzr
  40cb40:	lsl	x2, x8, #3
  40cb44:	bl	4038d0 <memset@plt>
  40cb48:	mov	x0, x19
  40cb4c:	ldr	x19, [sp, #16]
  40cb50:	ldp	x29, x30, [sp], #32
  40cb54:	b	40c90c <ferror@plt+0x892c>
  40cb58:	adrp	x0, 445000 <ferror@plt+0x41020>
  40cb5c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40cb60:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40cb64:	add	x0, x0, #0x2f
  40cb68:	add	x1, x1, #0x98
  40cb6c:	add	x2, x2, #0xde4
  40cb70:	b	415310 <ferror@plt+0x11330>
  40cb74:	stp	x29, x30, [sp, #-16]!
  40cb78:	mov	x29, sp
  40cb7c:	cbz	x0, 40cb90 <ferror@plt+0x8bb0>
  40cb80:	cbz	x1, 40cbac <ferror@plt+0x8bcc>
  40cb84:	mov	w3, #0x1                   	// #1
  40cb88:	ldp	x29, x30, [sp], #16
  40cb8c:	b	40cbd4 <ferror@plt+0x8bf4>
  40cb90:	adrp	x0, 445000 <ferror@plt+0x41020>
  40cb94:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40cb98:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40cb9c:	add	x0, x0, #0x2f
  40cba0:	add	x1, x1, #0xc2
  40cba4:	add	x2, x2, #0xde4
  40cba8:	b	40cbc4 <ferror@plt+0x8be4>
  40cbac:	adrp	x0, 445000 <ferror@plt+0x41020>
  40cbb0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40cbb4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40cbb8:	add	x0, x0, #0x2f
  40cbbc:	add	x1, x1, #0xc2
  40cbc0:	add	x2, x2, #0x3b
  40cbc4:	bl	415310 <ferror@plt+0x11330>
  40cbc8:	mov	w0, wzr
  40cbcc:	ldp	x29, x30, [sp], #16
  40cbd0:	ret
  40cbd4:	stp	x29, x30, [sp, #-96]!
  40cbd8:	stp	x28, x27, [sp, #16]
  40cbdc:	stp	x26, x25, [sp, #32]
  40cbe0:	stp	x24, x23, [sp, #48]
  40cbe4:	stp	x22, x21, [sp, #64]
  40cbe8:	stp	x20, x19, [sp, #80]
  40cbec:	ldr	w8, [x0]
  40cbf0:	mov	x20, x0
  40cbf4:	mov	x29, sp
  40cbf8:	cmp	w8, #0x0
  40cbfc:	b.le	40ccd4 <ferror@plt+0x8cf4>
  40cc00:	ldr	w26, [x20, #68]
  40cc04:	mov	w21, w3
  40cc08:	mov	x22, x2
  40cc0c:	mov	x23, x1
  40cc10:	mov	x25, xzr
  40cc14:	mov	w19, wzr
  40cc18:	mov	w27, #0x1                   	// #1
  40cc1c:	ldr	x8, [x20, #32]
  40cc20:	ldr	w8, [x8, x25, lsl #2]
  40cc24:	cmp	w8, #0x2
  40cc28:	b.cc	40cc9c <ferror@plt+0x8cbc>  // b.lo, b.ul, b.last
  40cc2c:	ldr	x8, [x20, #40]
  40cc30:	ldr	x9, [x20, #24]
  40cc34:	lsl	x28, x25, #3
  40cc38:	mov	x2, x22
  40cc3c:	ldr	x1, [x8, x28]
  40cc40:	ldr	x0, [x9, x28]
  40cc44:	blr	x23
  40cc48:	cbz	w0, 40cc9c <ferror@plt+0x8cbc>
  40cc4c:	ldp	x8, x10, [x20, #24]
  40cc50:	ldr	x9, [x20, #40]
  40cc54:	ldr	x0, [x8, x28]
  40cc58:	ldr	x24, [x9, x28]
  40cc5c:	str	w27, [x10, x25, lsl #2]
  40cc60:	str	xzr, [x8, x28]
  40cc64:	ldr	x8, [x20, #40]
  40cc68:	str	xzr, [x8, x28]
  40cc6c:	ldr	w8, [x20, #12]
  40cc70:	sub	w8, w8, #0x1
  40cc74:	str	w8, [x20, #12]
  40cc78:	cbz	w21, 40cc98 <ferror@plt+0x8cb8>
  40cc7c:	ldr	x8, [x20, #72]
  40cc80:	cbz	x8, 40cc88 <ferror@plt+0x8ca8>
  40cc84:	blr	x8
  40cc88:	ldr	x8, [x20, #80]
  40cc8c:	cbz	x8, 40cc98 <ferror@plt+0x8cb8>
  40cc90:	mov	x0, x24
  40cc94:	blr	x8
  40cc98:	add	w19, w19, #0x1
  40cc9c:	ldr	w8, [x20, #68]
  40cca0:	cmp	w26, w8
  40cca4:	b.ne	40cd00 <ferror@plt+0x8d20>  // b.any
  40cca8:	ldrsw	x8, [x20]
  40ccac:	add	x25, x25, #0x1
  40ccb0:	cmp	x25, x8
  40ccb4:	b.lt	40cc1c <ferror@plt+0x8c3c>  // b.tstop
  40ccb8:	mov	x0, x20
  40ccbc:	bl	40c90c <ferror@plt+0x892c>
  40ccc0:	cbz	w19, 40cce0 <ferror@plt+0x8d00>
  40ccc4:	ldr	w8, [x20, #68]
  40ccc8:	add	w8, w8, #0x1
  40cccc:	str	w8, [x20, #68]
  40ccd0:	b	40cce0 <ferror@plt+0x8d00>
  40ccd4:	mov	x0, x20
  40ccd8:	bl	40c90c <ferror@plt+0x892c>
  40ccdc:	mov	w19, wzr
  40cce0:	mov	w0, w19
  40cce4:	ldp	x20, x19, [sp, #80]
  40cce8:	ldp	x22, x21, [sp, #64]
  40ccec:	ldp	x24, x23, [sp, #48]
  40ccf0:	ldp	x26, x25, [sp, #32]
  40ccf4:	ldp	x28, x27, [sp, #16]
  40ccf8:	ldp	x29, x30, [sp], #96
  40ccfc:	ret
  40cd00:	adrp	x0, 445000 <ferror@plt+0x41020>
  40cd04:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40cd08:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40cd0c:	add	x0, x0, #0x2f
  40cd10:	add	x1, x1, #0x337
  40cd14:	add	x2, x2, #0x181
  40cd18:	bl	415310 <ferror@plt+0x11330>
  40cd1c:	b	40ccdc <ferror@plt+0x8cfc>
  40cd20:	stp	x29, x30, [sp, #-16]!
  40cd24:	mov	x29, sp
  40cd28:	cbz	x0, 40cd3c <ferror@plt+0x8d5c>
  40cd2c:	cbz	x1, 40cd58 <ferror@plt+0x8d78>
  40cd30:	mov	w3, wzr
  40cd34:	ldp	x29, x30, [sp], #16
  40cd38:	b	40cbd4 <ferror@plt+0x8bf4>
  40cd3c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40cd40:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40cd44:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40cd48:	add	x0, x0, #0x2f
  40cd4c:	add	x1, x1, #0x105
  40cd50:	add	x2, x2, #0xde4
  40cd54:	b	40cd70 <ferror@plt+0x8d90>
  40cd58:	adrp	x0, 445000 <ferror@plt+0x41020>
  40cd5c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40cd60:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40cd64:	add	x0, x0, #0x2f
  40cd68:	add	x1, x1, #0x105
  40cd6c:	add	x2, x2, #0x3b
  40cd70:	bl	415310 <ferror@plt+0x11330>
  40cd74:	mov	w0, wzr
  40cd78:	ldp	x29, x30, [sp], #16
  40cd7c:	ret
  40cd80:	stp	x29, x30, [sp, #-64]!
  40cd84:	str	x23, [sp, #16]
  40cd88:	stp	x22, x21, [sp, #32]
  40cd8c:	stp	x20, x19, [sp, #48]
  40cd90:	mov	x29, sp
  40cd94:	cbz	x0, 40ce48 <ferror@plt+0x8e68>
  40cd98:	mov	x20, x1
  40cd9c:	cbz	x1, 40ce64 <ferror@plt+0x8e84>
  40cda0:	ldr	w8, [x0]
  40cda4:	mov	x21, x0
  40cda8:	cmp	w8, #0x1
  40cdac:	b.lt	40ce34 <ferror@plt+0x8e54>  // b.tstop
  40cdb0:	ldr	w22, [x21, #68]
  40cdb4:	mov	x19, x2
  40cdb8:	mov	x23, xzr
  40cdbc:	b	40cdd0 <ferror@plt+0x8df0>
  40cdc0:	ldrsw	x8, [x21]
  40cdc4:	add	x23, x23, #0x1
  40cdc8:	cmp	x23, x8
  40cdcc:	b.ge	40ce34 <ferror@plt+0x8e54>  // b.tcont
  40cdd0:	ldr	x8, [x21, #32]
  40cdd4:	ldr	w8, [x8, x23, lsl #2]
  40cdd8:	cmp	w8, #0x2
  40cddc:	b.cc	40cdc0 <ferror@plt+0x8de0>  // b.lo, b.ul, b.last
  40cde0:	ldr	x8, [x21, #40]
  40cde4:	ldr	x9, [x21, #24]
  40cde8:	lsl	x10, x23, #3
  40cdec:	mov	x2, x19
  40cdf0:	ldr	x1, [x8, x10]
  40cdf4:	ldr	x0, [x9, x10]
  40cdf8:	blr	x20
  40cdfc:	ldr	w8, [x21, #68]
  40ce00:	cmp	w22, w8
  40ce04:	b.eq	40cdc0 <ferror@plt+0x8de0>  // b.none
  40ce08:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ce0c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40ce10:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40ce14:	add	x0, x0, #0x2f
  40ce18:	add	x1, x1, #0x147
  40ce1c:	add	x2, x2, #0x181
  40ce20:	ldp	x20, x19, [sp, #48]
  40ce24:	ldp	x22, x21, [sp, #32]
  40ce28:	ldr	x23, [sp, #16]
  40ce2c:	ldp	x29, x30, [sp], #64
  40ce30:	b	415310 <ferror@plt+0x11330>
  40ce34:	ldp	x20, x19, [sp, #48]
  40ce38:	ldp	x22, x21, [sp, #32]
  40ce3c:	ldr	x23, [sp, #16]
  40ce40:	ldp	x29, x30, [sp], #64
  40ce44:	ret
  40ce48:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ce4c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40ce50:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40ce54:	add	x0, x0, #0x2f
  40ce58:	add	x1, x1, #0x147
  40ce5c:	add	x2, x2, #0xde4
  40ce60:	b	40ce20 <ferror@plt+0x8e40>
  40ce64:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ce68:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40ce6c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40ce70:	add	x0, x0, #0x2f
  40ce74:	add	x1, x1, #0x147
  40ce78:	add	x2, x2, #0x3b
  40ce7c:	b	40ce20 <ferror@plt+0x8e40>
  40ce80:	stp	x29, x30, [sp, #-64]!
  40ce84:	stp	x24, x23, [sp, #16]
  40ce88:	stp	x22, x21, [sp, #32]
  40ce8c:	stp	x20, x19, [sp, #48]
  40ce90:	mov	x29, sp
  40ce94:	cbz	x0, 40cf48 <ferror@plt+0x8f68>
  40ce98:	mov	x20, x1
  40ce9c:	cbz	x1, 40cf64 <ferror@plt+0x8f84>
  40cea0:	ldr	w8, [x0]
  40cea4:	mov	x21, x0
  40cea8:	cmp	w8, #0x1
  40ceac:	b.lt	40cf2c <ferror@plt+0x8f4c>  // b.tstop
  40ceb0:	ldr	w23, [x21, #68]
  40ceb4:	mov	x19, x2
  40ceb8:	mov	x24, xzr
  40cebc:	b	40ced0 <ferror@plt+0x8ef0>
  40cec0:	ldrsw	x8, [x21]
  40cec4:	add	x24, x24, #0x1
  40cec8:	cmp	x24, x8
  40cecc:	b.ge	40cf2c <ferror@plt+0x8f4c>  // b.tcont
  40ced0:	ldr	x8, [x21, #32]
  40ced4:	ldr	w8, [x8, x24, lsl #2]
  40ced8:	cmp	w8, #0x2
  40cedc:	b.cc	40cec0 <ferror@plt+0x8ee0>  // b.lo, b.ul, b.last
  40cee0:	ldr	x8, [x21, #40]
  40cee4:	ldr	x9, [x21, #24]
  40cee8:	mov	x2, x19
  40ceec:	ldr	x22, [x8, x24, lsl #3]
  40cef0:	ldr	x0, [x9, x24, lsl #3]
  40cef4:	mov	x1, x22
  40cef8:	blr	x20
  40cefc:	ldr	w8, [x21, #68]
  40cf00:	cmp	w23, w8
  40cf04:	b.ne	40cf10 <ferror@plt+0x8f30>  // b.any
  40cf08:	cbz	w0, 40cec0 <ferror@plt+0x8ee0>
  40cf0c:	b	40cf30 <ferror@plt+0x8f50>
  40cf10:	adrp	x0, 445000 <ferror@plt+0x41020>
  40cf14:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40cf18:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40cf1c:	add	x0, x0, #0x2f
  40cf20:	add	x1, x1, #0x1a0
  40cf24:	add	x2, x2, #0x181
  40cf28:	bl	415310 <ferror@plt+0x11330>
  40cf2c:	mov	x22, xzr
  40cf30:	mov	x0, x22
  40cf34:	ldp	x20, x19, [sp, #48]
  40cf38:	ldp	x22, x21, [sp, #32]
  40cf3c:	ldp	x24, x23, [sp, #16]
  40cf40:	ldp	x29, x30, [sp], #64
  40cf44:	ret
  40cf48:	adrp	x0, 445000 <ferror@plt+0x41020>
  40cf4c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40cf50:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40cf54:	add	x0, x0, #0x2f
  40cf58:	add	x1, x1, #0x1a0
  40cf5c:	add	x2, x2, #0xde4
  40cf60:	b	40cf28 <ferror@plt+0x8f48>
  40cf64:	adrp	x0, 445000 <ferror@plt+0x41020>
  40cf68:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40cf6c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40cf70:	add	x0, x0, #0x2f
  40cf74:	add	x1, x1, #0x1a0
  40cf78:	add	x2, x2, #0x1dc
  40cf7c:	b	40cf28 <ferror@plt+0x8f48>
  40cf80:	stp	x29, x30, [sp, #-16]!
  40cf84:	mov	x29, sp
  40cf88:	cbz	x0, 40cf98 <ferror@plt+0x8fb8>
  40cf8c:	ldr	w0, [x0, #12]
  40cf90:	ldp	x29, x30, [sp], #16
  40cf94:	ret
  40cf98:	adrp	x0, 445000 <ferror@plt+0x41020>
  40cf9c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40cfa0:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40cfa4:	add	x0, x0, #0x2f
  40cfa8:	add	x1, x1, #0x1ee
  40cfac:	add	x2, x2, #0xde4
  40cfb0:	bl	415310 <ferror@plt+0x11330>
  40cfb4:	mov	w0, wzr
  40cfb8:	ldp	x29, x30, [sp], #16
  40cfbc:	ret
  40cfc0:	stp	x29, x30, [sp, #-32]!
  40cfc4:	stp	x20, x19, [sp, #16]
  40cfc8:	mov	x29, sp
  40cfcc:	cbz	x0, 40d01c <ferror@plt+0x903c>
  40cfd0:	ldr	w8, [x0]
  40cfd4:	mov	x19, x0
  40cfd8:	cmp	w8, #0x1
  40cfdc:	b.lt	40d038 <ferror@plt+0x9058>  // b.tstop
  40cfe0:	mov	x20, xzr
  40cfe4:	mov	x0, xzr
  40cfe8:	b	40cff8 <ferror@plt+0x9018>
  40cfec:	add	x20, x20, #0x1
  40cff0:	cmp	x20, w8, sxtw
  40cff4:	b.ge	40d03c <ferror@plt+0x905c>  // b.tcont
  40cff8:	ldr	x9, [x19, #32]
  40cffc:	ldr	w9, [x9, x20, lsl #2]
  40d000:	cmp	w9, #0x2
  40d004:	b.cc	40cfec <ferror@plt+0x900c>  // b.lo, b.ul, b.last
  40d008:	ldr	x8, [x19, #24]
  40d00c:	ldr	x1, [x8, x20, lsl #3]
  40d010:	bl	40d2a8 <ferror@plt+0x92c8>
  40d014:	ldr	w8, [x19]
  40d018:	b	40cfec <ferror@plt+0x900c>
  40d01c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40d020:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40d024:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40d028:	add	x0, x0, #0x2f
  40d02c:	add	x1, x1, #0x214
  40d030:	add	x2, x2, #0xde4
  40d034:	bl	415310 <ferror@plt+0x11330>
  40d038:	mov	x0, xzr
  40d03c:	ldp	x20, x19, [sp, #16]
  40d040:	ldp	x29, x30, [sp], #32
  40d044:	ret
  40d048:	stp	x29, x30, [sp, #-32]!
  40d04c:	stp	x20, x19, [sp, #16]
  40d050:	mov	x29, sp
  40d054:	cbz	x0, 40d0a4 <ferror@plt+0x90c4>
  40d058:	ldr	w8, [x0]
  40d05c:	mov	x19, x0
  40d060:	cmp	w8, #0x1
  40d064:	b.lt	40d0c0 <ferror@plt+0x90e0>  // b.tstop
  40d068:	mov	x20, xzr
  40d06c:	mov	x0, xzr
  40d070:	b	40d080 <ferror@plt+0x90a0>
  40d074:	add	x20, x20, #0x1
  40d078:	cmp	x20, w8, sxtw
  40d07c:	b.ge	40d0c4 <ferror@plt+0x90e4>  // b.tcont
  40d080:	ldr	x9, [x19, #32]
  40d084:	ldr	w9, [x9, x20, lsl #2]
  40d088:	cmp	w9, #0x2
  40d08c:	b.cc	40d074 <ferror@plt+0x9094>  // b.lo, b.ul, b.last
  40d090:	ldr	x8, [x19, #40]
  40d094:	ldr	x1, [x8, x20, lsl #3]
  40d098:	bl	40d2a8 <ferror@plt+0x92c8>
  40d09c:	ldr	w8, [x19]
  40d0a0:	b	40d074 <ferror@plt+0x9094>
  40d0a4:	adrp	x0, 445000 <ferror@plt+0x41020>
  40d0a8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40d0ac:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  40d0b0:	add	x0, x0, #0x2f
  40d0b4:	add	x1, x1, #0x23f
  40d0b8:	add	x2, x2, #0xde4
  40d0bc:	bl	415310 <ferror@plt+0x11330>
  40d0c0:	mov	x0, xzr
  40d0c4:	ldp	x20, x19, [sp, #16]
  40d0c8:	ldp	x29, x30, [sp], #32
  40d0cc:	ret
  40d0d0:	stp	x29, x30, [sp, #-16]!
  40d0d4:	mov	x29, sp
  40d0d8:	bl	403b30 <strcmp@plt>
  40d0dc:	cmp	w0, #0x0
  40d0e0:	cset	w0, eq  // eq = none
  40d0e4:	ldp	x29, x30, [sp], #16
  40d0e8:	ret
  40d0ec:	ldrb	w8, [x0]
  40d0f0:	cbz	w8, 40d110 <ferror@plt+0x9130>
  40d0f4:	add	x9, x0, #0x1
  40d0f8:	mov	w0, #0x1505                	// #5381
  40d0fc:	add	w10, w0, w0, lsl #5
  40d100:	add	w0, w10, w8, sxtb
  40d104:	ldrb	w8, [x9], #1
  40d108:	cbnz	w8, 40d0fc <ferror@plt+0x911c>
  40d10c:	ret
  40d110:	mov	w0, #0x1505                	// #5381
  40d114:	ret
  40d118:	cmp	x0, x1
  40d11c:	cset	w0, eq  // eq = none
  40d120:	ret
  40d124:	ldr	w8, [x0]
  40d128:	ldr	w9, [x1]
  40d12c:	cmp	w8, w9
  40d130:	cset	w0, eq  // eq = none
  40d134:	ret
  40d138:	ldr	w0, [x0]
  40d13c:	ret
  40d140:	ldr	x8, [x0]
  40d144:	ldr	x9, [x1]
  40d148:	cmp	x8, x9
  40d14c:	cset	w0, eq  // eq = none
  40d150:	ret
  40d154:	ldr	w0, [x0]
  40d158:	ret
  40d15c:	ldr	d0, [x0]
  40d160:	ldr	d1, [x1]
  40d164:	fcmp	d0, d1
  40d168:	cset	w0, eq  // eq = none
  40d16c:	ret
  40d170:	ldr	d0, [x0]
  40d174:	fcvtzu	w0, d0
  40d178:	ret
  40d17c:	mov	w0, #0x18                  	// #24
  40d180:	b	41de3c <ferror@plt+0x19e5c>
  40d184:	mov	x1, x0
  40d188:	mov	w0, #0x18                  	// #24
  40d18c:	mov	w2, #0x8                   	// #8
  40d190:	b	41e548 <ferror@plt+0x1a568>
  40d194:	mov	x1, x0
  40d198:	mov	w0, #0x18                  	// #24
  40d19c:	b	41dec0 <ferror@plt+0x19ee0>
  40d1a0:	stp	x29, x30, [sp, #-48]!
  40d1a4:	stp	x20, x19, [sp, #32]
  40d1a8:	mov	x19, x0
  40d1ac:	str	x21, [sp, #16]
  40d1b0:	mov	x29, sp
  40d1b4:	cbz	x0, 40d1d4 <ferror@plt+0x91f4>
  40d1b8:	mov	x20, x1
  40d1bc:	mov	x8, x19
  40d1c0:	ldp	x0, x21, [x8]
  40d1c4:	mov	x1, xzr
  40d1c8:	blr	x20
  40d1cc:	mov	x8, x21
  40d1d0:	cbnz	x21, 40d1c0 <ferror@plt+0x91e0>
  40d1d4:	mov	x1, x19
  40d1d8:	ldp	x20, x19, [sp, #32]
  40d1dc:	ldr	x21, [sp, #16]
  40d1e0:	mov	w0, #0x18                  	// #24
  40d1e4:	mov	w2, #0x8                   	// #8
  40d1e8:	ldp	x29, x30, [sp], #48
  40d1ec:	b	41e548 <ferror@plt+0x1a568>
  40d1f0:	stp	x29, x30, [sp, #-48]!
  40d1f4:	str	x21, [sp, #16]
  40d1f8:	stp	x20, x19, [sp, #32]
  40d1fc:	mov	x29, sp
  40d200:	cbz	x0, 40d220 <ferror@plt+0x9240>
  40d204:	mov	x19, x2
  40d208:	mov	x20, x1
  40d20c:	ldp	x0, x21, [x0]
  40d210:	mov	x1, x19
  40d214:	blr	x20
  40d218:	mov	x0, x21
  40d21c:	cbnz	x21, 40d20c <ferror@plt+0x922c>
  40d220:	ldp	x20, x19, [sp, #32]
  40d224:	ldr	x21, [sp, #16]
  40d228:	ldp	x29, x30, [sp], #48
  40d22c:	ret
  40d230:	stp	x29, x30, [sp, #-32]!
  40d234:	stp	x20, x19, [sp, #16]
  40d238:	mov	x19, x0
  40d23c:	mov	w0, #0x18                  	// #24
  40d240:	mov	x29, sp
  40d244:	mov	x20, x1
  40d248:	bl	41d4f8 <ferror@plt+0x19518>
  40d24c:	stp	x20, xzr, [x0]
  40d250:	cbz	x19, 40d26c <ferror@plt+0x928c>
  40d254:	mov	x9, x19
  40d258:	mov	x8, x9
  40d25c:	ldr	x9, [x9, #8]
  40d260:	cbnz	x9, 40d258 <ferror@plt+0x9278>
  40d264:	str	x0, [x8, #8]
  40d268:	b	40d274 <ferror@plt+0x9294>
  40d26c:	mov	x8, xzr
  40d270:	mov	x19, x0
  40d274:	str	x8, [x0, #16]
  40d278:	mov	x0, x19
  40d27c:	ldp	x20, x19, [sp, #16]
  40d280:	ldp	x29, x30, [sp], #32
  40d284:	ret
  40d288:	cbz	x0, 40d2a0 <ferror@plt+0x92c0>
  40d28c:	mov	x8, x0
  40d290:	ldr	x0, [x0, #8]
  40d294:	cbnz	x0, 40d28c <ferror@plt+0x92ac>
  40d298:	mov	x0, x8
  40d29c:	ret
  40d2a0:	mov	x0, xzr
  40d2a4:	ret
  40d2a8:	stp	x29, x30, [sp, #-32]!
  40d2ac:	stp	x20, x19, [sp, #16]
  40d2b0:	mov	x19, x0
  40d2b4:	mov	w0, #0x18                  	// #24
  40d2b8:	mov	x29, sp
  40d2bc:	mov	x20, x1
  40d2c0:	bl	41d4f8 <ferror@plt+0x19518>
  40d2c4:	stp	x20, x19, [x0]
  40d2c8:	cbz	x19, 40d2e4 <ferror@plt+0x9304>
  40d2cc:	ldr	x8, [x19, #16]
  40d2d0:	str	x8, [x0, #16]
  40d2d4:	cbz	x8, 40d2dc <ferror@plt+0x92fc>
  40d2d8:	str	x0, [x8, #8]
  40d2dc:	str	x0, [x19, #16]
  40d2e0:	b	40d2e8 <ferror@plt+0x9308>
  40d2e4:	str	xzr, [x0, #16]
  40d2e8:	ldp	x20, x19, [sp, #16]
  40d2ec:	ldp	x29, x30, [sp], #32
  40d2f0:	ret
  40d2f4:	stp	x29, x30, [sp, #-48]!
  40d2f8:	stp	x20, x19, [sp, #32]
  40d2fc:	mov	x20, x1
  40d300:	mov	x19, x0
  40d304:	str	x21, [sp, #16]
  40d308:	mov	x29, sp
  40d30c:	tbnz	w2, #31, 40d35c <ferror@plt+0x937c>
  40d310:	cbz	w2, 40d380 <ferror@plt+0x93a0>
  40d314:	cbz	x19, 40d3a8 <ferror@plt+0x93c8>
  40d318:	sub	w8, w2, #0x1
  40d31c:	mov	x21, x19
  40d320:	ldr	x21, [x21, #8]
  40d324:	subs	w8, w8, #0x1
  40d328:	b.cc	40d330 <ferror@plt+0x9350>  // b.lo, b.ul, b.last
  40d32c:	cbnz	x21, 40d320 <ferror@plt+0x9340>
  40d330:	cbz	x21, 40d3a8 <ferror@plt+0x93c8>
  40d334:	mov	w0, #0x18                  	// #24
  40d338:	bl	41d4f8 <ferror@plt+0x19518>
  40d33c:	str	x20, [x0]
  40d340:	ldr	x8, [x21, #16]
  40d344:	str	x8, [x0, #16]
  40d348:	ldr	x8, [x21, #16]
  40d34c:	str	x0, [x8, #8]
  40d350:	str	x21, [x0, #8]
  40d354:	str	x0, [x21, #16]
  40d358:	b	40d3dc <ferror@plt+0x93fc>
  40d35c:	mov	w0, #0x18                  	// #24
  40d360:	bl	41d4f8 <ferror@plt+0x19518>
  40d364:	stp	x20, xzr, [x0]
  40d368:	cbz	x19, 40d3d4 <ferror@plt+0x93f4>
  40d36c:	mov	x9, x19
  40d370:	mov	x8, x9
  40d374:	ldr	x9, [x9, #8]
  40d378:	cbnz	x9, 40d370 <ferror@plt+0x9390>
  40d37c:	b	40d3c8 <ferror@plt+0x93e8>
  40d380:	mov	w0, #0x18                  	// #24
  40d384:	bl	41d4f8 <ferror@plt+0x19518>
  40d388:	stp	x20, x19, [x0]
  40d38c:	cbz	x19, 40d3d4 <ferror@plt+0x93f4>
  40d390:	ldr	x8, [x19, #16]
  40d394:	str	x8, [x0, #16]
  40d398:	cbz	x8, 40d3a0 <ferror@plt+0x93c0>
  40d39c:	str	x0, [x8, #8]
  40d3a0:	str	x0, [x19, #16]
  40d3a4:	b	40d3d8 <ferror@plt+0x93f8>
  40d3a8:	mov	w0, #0x18                  	// #24
  40d3ac:	bl	41d4f8 <ferror@plt+0x19518>
  40d3b0:	stp	x20, xzr, [x0]
  40d3b4:	cbz	x19, 40d3d4 <ferror@plt+0x93f4>
  40d3b8:	mov	x9, x19
  40d3bc:	mov	x8, x9
  40d3c0:	ldr	x9, [x9, #8]
  40d3c4:	cbnz	x9, 40d3bc <ferror@plt+0x93dc>
  40d3c8:	str	x0, [x8, #8]
  40d3cc:	str	x8, [x0, #16]
  40d3d0:	b	40d3dc <ferror@plt+0x93fc>
  40d3d4:	str	xzr, [x0, #16]
  40d3d8:	mov	x19, x0
  40d3dc:	mov	x0, x19
  40d3e0:	ldp	x20, x19, [sp, #32]
  40d3e4:	ldr	x21, [sp, #16]
  40d3e8:	ldp	x29, x30, [sp], #48
  40d3ec:	ret
  40d3f0:	cbz	x0, 40d410 <ferror@plt+0x9430>
  40d3f4:	cbz	w1, 40d410 <ferror@plt+0x9430>
  40d3f8:	sub	w8, w1, #0x1
  40d3fc:	ldr	x0, [x0, #8]
  40d400:	subs	w8, w8, #0x1
  40d404:	cset	w9, cs  // cs = hs, nlast
  40d408:	cbz	x0, 40d410 <ferror@plt+0x9430>
  40d40c:	tbnz	w9, #0, 40d3fc <ferror@plt+0x941c>
  40d410:	ret
  40d414:	stp	x29, x30, [sp, #-48]!
  40d418:	str	x21, [sp, #16]
  40d41c:	stp	x20, x19, [sp, #32]
  40d420:	mov	x20, x2
  40d424:	mov	x21, x1
  40d428:	mov	x29, sp
  40d42c:	cbz	x0, 40d45c <ferror@plt+0x947c>
  40d430:	mov	x19, x0
  40d434:	cbz	x21, 40d48c <ferror@plt+0x94ac>
  40d438:	mov	w0, #0x18                  	// #24
  40d43c:	bl	41d4f8 <ferror@plt+0x19518>
  40d440:	stp	x20, x21, [x0]
  40d444:	ldr	x8, [x21, #16]
  40d448:	str	x8, [x0, #16]
  40d44c:	str	x0, [x21, #16]
  40d450:	cbz	x8, 40d4b4 <ferror@plt+0x94d4>
  40d454:	str	x0, [x8, #8]
  40d458:	b	40d4c0 <ferror@plt+0x94e0>
  40d45c:	mov	w0, #0x18                  	// #24
  40d460:	bl	41de3c <ferror@plt+0x19e5c>
  40d464:	mov	x19, x0
  40d468:	str	x20, [x0]
  40d46c:	cbz	x21, 40d4c0 <ferror@plt+0x94e0>
  40d470:	adrp	x0, 445000 <ferror@plt+0x41020>
  40d474:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40d478:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40d47c:	add	x0, x0, #0x2f
  40d480:	add	x1, x1, #0x410
  40d484:	add	x2, x2, #0x448
  40d488:	b	40d4f4 <ferror@plt+0x9514>
  40d48c:	mov	x8, x19
  40d490:	mov	x21, x8
  40d494:	ldr	x8, [x8, #8]
  40d498:	cbnz	x8, 40d490 <ferror@plt+0x94b0>
  40d49c:	mov	w0, #0x18                  	// #24
  40d4a0:	bl	41d4f8 <ferror@plt+0x19518>
  40d4a4:	str	x0, [x21, #8]
  40d4a8:	stp	xzr, x21, [x0, #8]
  40d4ac:	str	x20, [x0]
  40d4b0:	b	40d4c0 <ferror@plt+0x94e0>
  40d4b4:	cmp	x21, x19
  40d4b8:	mov	x19, x0
  40d4bc:	b.ne	40d4d4 <ferror@plt+0x94f4>  // b.any
  40d4c0:	mov	x0, x19
  40d4c4:	ldp	x20, x19, [sp, #32]
  40d4c8:	ldr	x21, [sp, #16]
  40d4cc:	ldp	x29, x30, [sp], #48
  40d4d0:	ret
  40d4d4:	adrp	x8, 445000 <ferror@plt+0x41020>
  40d4d8:	add	x8, x8, #0x2f
  40d4dc:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40d4e0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40d4e4:	add	x1, x1, #0x410
  40d4e8:	add	x2, x2, #0x458
  40d4ec:	mov	x19, x0
  40d4f0:	mov	x0, x8
  40d4f4:	bl	415310 <ferror@plt+0x11330>
  40d4f8:	b	40d4c0 <ferror@plt+0x94e0>
  40d4fc:	cbz	x1, 40d528 <ferror@plt+0x9548>
  40d500:	cbz	x0, 40d51c <ferror@plt+0x953c>
  40d504:	mov	x9, x0
  40d508:	mov	x8, x9
  40d50c:	ldr	x9, [x9, #8]
  40d510:	cbnz	x9, 40d508 <ferror@plt+0x9528>
  40d514:	str	x1, [x8, #8]
  40d518:	b	40d524 <ferror@plt+0x9544>
  40d51c:	mov	x8, xzr
  40d520:	mov	x0, x1
  40d524:	str	x8, [x1, #16]
  40d528:	ret
  40d52c:	stp	x29, x30, [sp, #-48]!
  40d530:	stp	x20, x19, [sp, #32]
  40d534:	mov	x19, x0
  40d538:	str	x21, [sp, #16]
  40d53c:	mov	x29, sp
  40d540:	cbz	x0, 40d5bc <ferror@plt+0x95dc>
  40d544:	mov	x20, x19
  40d548:	ldr	x8, [x20]
  40d54c:	cmp	x8, x1
  40d550:	b.eq	40d560 <ferror@plt+0x9580>  // b.none
  40d554:	ldr	x20, [x20, #8]
  40d558:	cbnz	x20, 40d548 <ferror@plt+0x9568>
  40d55c:	b	40d5bc <ferror@plt+0x95dc>
  40d560:	ldr	x8, [x20, #16]
  40d564:	cbz	x8, 40d584 <ferror@plt+0x95a4>
  40d568:	ldr	x9, [x8, #8]
  40d56c:	cmp	x9, x20
  40d570:	b.eq	40d57c <ferror@plt+0x959c>  // b.none
  40d574:	bl	40dce0 <ferror@plt+0x9d00>
  40d578:	b	40d584 <ferror@plt+0x95a4>
  40d57c:	ldr	x9, [x20, #8]
  40d580:	str	x9, [x8, #8]
  40d584:	mov	x21, x20
  40d588:	ldr	x8, [x21, #8]!
  40d58c:	cbz	x8, 40d5a0 <ferror@plt+0x95c0>
  40d590:	ldr	x9, [x8, #16]
  40d594:	cmp	x9, x20
  40d598:	b.eq	40d5d0 <ferror@plt+0x95f0>  // b.none
  40d59c:	bl	40dce0 <ferror@plt+0x9d00>
  40d5a0:	cmp	x20, x19
  40d5a4:	b.ne	40d5ac <ferror@plt+0x95cc>  // b.any
  40d5a8:	ldr	x19, [x21]
  40d5ac:	mov	w0, #0x18                  	// #24
  40d5b0:	mov	x1, x20
  40d5b4:	stp	xzr, xzr, [x21]
  40d5b8:	bl	41dec0 <ferror@plt+0x19ee0>
  40d5bc:	mov	x0, x19
  40d5c0:	ldp	x20, x19, [sp, #32]
  40d5c4:	ldr	x21, [sp, #16]
  40d5c8:	ldp	x29, x30, [sp], #48
  40d5cc:	ret
  40d5d0:	ldr	x9, [x20, #16]
  40d5d4:	str	x9, [x8, #16]
  40d5d8:	cmp	x20, x19
  40d5dc:	b.ne	40d5ac <ferror@plt+0x95cc>  // b.any
  40d5e0:	b	40d5a8 <ferror@plt+0x95c8>
  40d5e4:	stp	x29, x30, [sp, #-48]!
  40d5e8:	str	x21, [sp, #16]
  40d5ec:	stp	x20, x19, [sp, #32]
  40d5f0:	mov	x29, sp
  40d5f4:	cbz	x0, 40d650 <ferror@plt+0x9670>
  40d5f8:	mov	x19, x1
  40d5fc:	mov	x1, x0
  40d600:	b	40d610 <ferror@plt+0x9630>
  40d604:	mov	x20, x0
  40d608:	mov	x1, x21
  40d60c:	cbz	x21, 40d654 <ferror@plt+0x9674>
  40d610:	ldp	x8, x21, [x1]
  40d614:	cmp	x8, x19
  40d618:	b.ne	40d604 <ferror@plt+0x9624>  // b.any
  40d61c:	ldr	x8, [x1, #16]
  40d620:	mov	x20, x21
  40d624:	cbz	x8, 40d630 <ferror@plt+0x9650>
  40d628:	mov	x20, x0
  40d62c:	str	x21, [x8, #8]
  40d630:	cbz	x21, 40d638 <ferror@plt+0x9658>
  40d634:	str	x8, [x21, #16]
  40d638:	mov	w0, #0x18                  	// #24
  40d63c:	bl	41dec0 <ferror@plt+0x19ee0>
  40d640:	mov	x0, x20
  40d644:	mov	x1, x21
  40d648:	cbnz	x21, 40d610 <ferror@plt+0x9630>
  40d64c:	b	40d654 <ferror@plt+0x9674>
  40d650:	mov	x20, xzr
  40d654:	mov	x0, x20
  40d658:	ldp	x20, x19, [sp, #32]
  40d65c:	ldr	x21, [sp, #16]
  40d660:	ldp	x29, x30, [sp], #48
  40d664:	ret
  40d668:	stp	x29, x30, [sp, #-48]!
  40d66c:	stp	x20, x19, [sp, #32]
  40d670:	mov	x19, x0
  40d674:	str	x21, [sp, #16]
  40d678:	mov	x29, sp
  40d67c:	cbz	x1, 40d6d4 <ferror@plt+0x96f4>
  40d680:	ldr	x8, [x1, #16]
  40d684:	mov	x20, x1
  40d688:	cbz	x8, 40d6a8 <ferror@plt+0x96c8>
  40d68c:	ldr	x9, [x8, #8]
  40d690:	cmp	x9, x20
  40d694:	b.eq	40d6a0 <ferror@plt+0x96c0>  // b.none
  40d698:	bl	40dce0 <ferror@plt+0x9d00>
  40d69c:	b	40d6a8 <ferror@plt+0x96c8>
  40d6a0:	ldr	x9, [x20, #8]
  40d6a4:	str	x9, [x8, #8]
  40d6a8:	mov	x21, x20
  40d6ac:	ldr	x8, [x21, #8]!
  40d6b0:	cbz	x8, 40d6c4 <ferror@plt+0x96e4>
  40d6b4:	ldr	x9, [x8, #16]
  40d6b8:	cmp	x9, x20
  40d6bc:	b.eq	40d6e8 <ferror@plt+0x9708>  // b.none
  40d6c0:	bl	40dce0 <ferror@plt+0x9d00>
  40d6c4:	cmp	x20, x19
  40d6c8:	b.ne	40d6d0 <ferror@plt+0x96f0>  // b.any
  40d6cc:	ldr	x19, [x21]
  40d6d0:	stp	xzr, xzr, [x21]
  40d6d4:	mov	x0, x19
  40d6d8:	ldp	x20, x19, [sp, #32]
  40d6dc:	ldr	x21, [sp, #16]
  40d6e0:	ldp	x29, x30, [sp], #48
  40d6e4:	ret
  40d6e8:	ldr	x9, [x20, #16]
  40d6ec:	str	x9, [x8, #16]
  40d6f0:	cmp	x20, x19
  40d6f4:	b.ne	40d6d0 <ferror@plt+0x96f0>  // b.any
  40d6f8:	b	40d6cc <ferror@plt+0x96ec>
  40d6fc:	stp	x29, x30, [sp, #-48]!
  40d700:	stp	x20, x19, [sp, #32]
  40d704:	mov	x20, x1
  40d708:	mov	x19, x0
  40d70c:	str	x21, [sp, #16]
  40d710:	mov	x29, sp
  40d714:	cbz	x1, 40d768 <ferror@plt+0x9788>
  40d718:	ldr	x8, [x20, #16]
  40d71c:	cbz	x8, 40d73c <ferror@plt+0x975c>
  40d720:	ldr	x9, [x8, #8]
  40d724:	cmp	x9, x20
  40d728:	b.eq	40d734 <ferror@plt+0x9754>  // b.none
  40d72c:	bl	40dce0 <ferror@plt+0x9d00>
  40d730:	b	40d73c <ferror@plt+0x975c>
  40d734:	ldr	x9, [x20, #8]
  40d738:	str	x9, [x8, #8]
  40d73c:	mov	x21, x20
  40d740:	ldr	x8, [x21, #8]!
  40d744:	cbz	x8, 40d758 <ferror@plt+0x9778>
  40d748:	ldr	x9, [x8, #16]
  40d74c:	cmp	x9, x20
  40d750:	b.eq	40d788 <ferror@plt+0x97a8>  // b.none
  40d754:	bl	40dce0 <ferror@plt+0x9d00>
  40d758:	cmp	x20, x19
  40d75c:	b.ne	40d764 <ferror@plt+0x9784>  // b.any
  40d760:	ldr	x19, [x21]
  40d764:	stp	xzr, xzr, [x21]
  40d768:	mov	w0, #0x18                  	// #24
  40d76c:	mov	x1, x20
  40d770:	bl	41dec0 <ferror@plt+0x19ee0>
  40d774:	mov	x0, x19
  40d778:	ldp	x20, x19, [sp, #32]
  40d77c:	ldr	x21, [sp, #16]
  40d780:	ldp	x29, x30, [sp], #48
  40d784:	ret
  40d788:	ldr	x9, [x20, #16]
  40d78c:	str	x9, [x8, #16]
  40d790:	cmp	x20, x19
  40d794:	b.ne	40d764 <ferror@plt+0x9784>  // b.any
  40d798:	b	40d760 <ferror@plt+0x9780>
  40d79c:	stp	x29, x30, [sp, #-48]!
  40d7a0:	str	x21, [sp, #16]
  40d7a4:	stp	x20, x19, [sp, #32]
  40d7a8:	mov	x29, sp
  40d7ac:	cbz	x0, 40d7fc <ferror@plt+0x981c>
  40d7b0:	mov	x20, x0
  40d7b4:	mov	w0, #0x18                  	// #24
  40d7b8:	bl	41d4f8 <ferror@plt+0x19518>
  40d7bc:	ldp	x8, x20, [x20]
  40d7c0:	mov	x19, x0
  40d7c4:	str	xzr, [x0, #16]
  40d7c8:	str	x8, [x0]
  40d7cc:	cbz	x20, 40d804 <ferror@plt+0x9824>
  40d7d0:	mov	x21, x19
  40d7d4:	mov	w0, #0x18                  	// #24
  40d7d8:	bl	41d4f8 <ferror@plt+0x19518>
  40d7dc:	str	x0, [x21, #8]
  40d7e0:	str	x21, [x0, #16]
  40d7e4:	ldr	x8, [x20]
  40d7e8:	mov	x21, x0
  40d7ec:	str	x8, [x0]
  40d7f0:	ldr	x20, [x20, #8]
  40d7f4:	cbnz	x20, 40d7d4 <ferror@plt+0x97f4>
  40d7f8:	b	40d808 <ferror@plt+0x9828>
  40d7fc:	mov	x19, xzr
  40d800:	b	40d80c <ferror@plt+0x982c>
  40d804:	mov	x0, x19
  40d808:	str	xzr, [x0, #8]
  40d80c:	mov	x0, x19
  40d810:	ldp	x20, x19, [sp, #32]
  40d814:	ldr	x21, [sp, #16]
  40d818:	ldp	x29, x30, [sp], #48
  40d81c:	ret
  40d820:	stp	x29, x30, [sp, #-64]!
  40d824:	stp	x24, x23, [sp, #16]
  40d828:	stp	x22, x21, [sp, #32]
  40d82c:	stp	x20, x19, [sp, #48]
  40d830:	mov	x29, sp
  40d834:	cbz	x0, 40d868 <ferror@plt+0x9888>
  40d838:	mov	x22, x0
  40d83c:	mov	w0, #0x18                  	// #24
  40d840:	mov	x20, x2
  40d844:	mov	x21, x1
  40d848:	bl	41d4f8 <ferror@plt+0x19518>
  40d84c:	mov	x19, x0
  40d850:	cbz	x21, 40d870 <ferror@plt+0x9890>
  40d854:	ldr	x0, [x22]
  40d858:	mov	x1, x20
  40d85c:	blr	x21
  40d860:	str	x0, [x19]
  40d864:	b	40d878 <ferror@plt+0x9898>
  40d868:	mov	x19, xzr
  40d86c:	b	40d8d4 <ferror@plt+0x98f4>
  40d870:	ldr	x8, [x22]
  40d874:	str	x8, [x19]
  40d878:	str	xzr, [x19, #16]
  40d87c:	ldr	x23, [x22, #8]
  40d880:	cbz	x23, 40d8cc <ferror@plt+0x98ec>
  40d884:	mov	x24, x19
  40d888:	b	40d8a0 <ferror@plt+0x98c0>
  40d88c:	ldr	x8, [x23]
  40d890:	str	x8, [x22]
  40d894:	ldr	x23, [x23, #8]
  40d898:	mov	x24, x22
  40d89c:	cbz	x23, 40d8d0 <ferror@plt+0x98f0>
  40d8a0:	mov	w0, #0x18                  	// #24
  40d8a4:	bl	41d4f8 <ferror@plt+0x19518>
  40d8a8:	mov	x22, x0
  40d8ac:	str	x0, [x24, #8]
  40d8b0:	str	x24, [x0, #16]
  40d8b4:	cbz	x21, 40d88c <ferror@plt+0x98ac>
  40d8b8:	ldr	x0, [x23]
  40d8bc:	mov	x1, x20
  40d8c0:	blr	x21
  40d8c4:	str	x0, [x22]
  40d8c8:	b	40d894 <ferror@plt+0x98b4>
  40d8cc:	mov	x22, x19
  40d8d0:	str	xzr, [x22, #8]
  40d8d4:	mov	x0, x19
  40d8d8:	ldp	x20, x19, [sp, #48]
  40d8dc:	ldp	x22, x21, [sp, #32]
  40d8e0:	ldp	x24, x23, [sp, #16]
  40d8e4:	ldp	x29, x30, [sp], #64
  40d8e8:	ret
  40d8ec:	cbz	x0, 40d904 <ferror@plt+0x9924>
  40d8f0:	mov	x8, x0
  40d8f4:	mov	x0, x8
  40d8f8:	ldp	x8, x9, [x8, #8]
  40d8fc:	stp	x9, x8, [x0, #8]
  40d900:	cbnz	x8, 40d8f4 <ferror@plt+0x9914>
  40d904:	ret
  40d908:	cbz	x0, 40d928 <ferror@plt+0x9948>
  40d90c:	cbz	w1, 40d928 <ferror@plt+0x9948>
  40d910:	sub	w8, w1, #0x1
  40d914:	ldr	x0, [x0, #16]
  40d918:	subs	w8, w8, #0x1
  40d91c:	cset	w9, cs  // cs = hs, nlast
  40d920:	cbz	x0, 40d928 <ferror@plt+0x9948>
  40d924:	tbnz	w9, #0, 40d914 <ferror@plt+0x9934>
  40d928:	ret
  40d92c:	cmp	x0, #0x0
  40d930:	cset	w8, ne  // ne = any
  40d934:	cbz	x0, 40d95c <ferror@plt+0x997c>
  40d938:	cbz	w1, 40d95c <ferror@plt+0x997c>
  40d93c:	sub	w9, w1, #0x1
  40d940:	ldr	x0, [x0, #8]
  40d944:	subs	w9, w9, #0x1
  40d948:	cset	w10, cs  // cs = hs, nlast
  40d94c:	cmp	x0, #0x0
  40d950:	cset	w8, ne  // ne = any
  40d954:	cbz	x0, 40d95c <ferror@plt+0x997c>
  40d958:	tbnz	w10, #0, 40d940 <ferror@plt+0x9960>
  40d95c:	cbz	w8, 40d968 <ferror@plt+0x9988>
  40d960:	ldr	x0, [x0]
  40d964:	ret
  40d968:	mov	x0, xzr
  40d96c:	ret
  40d970:	cbz	x0, 40d988 <ferror@plt+0x99a8>
  40d974:	ldr	x8, [x0]
  40d978:	cmp	x8, x1
  40d97c:	b.eq	40d988 <ferror@plt+0x99a8>  // b.none
  40d980:	ldr	x0, [x0, #8]
  40d984:	cbnz	x0, 40d974 <ferror@plt+0x9994>
  40d988:	ret
  40d98c:	stp	x29, x30, [sp, #-48]!
  40d990:	stp	x20, x19, [sp, #32]
  40d994:	mov	x19, x0
  40d998:	str	x21, [sp, #16]
  40d99c:	mov	x29, sp
  40d9a0:	cbz	x2, 40d9dc <ferror@plt+0x99fc>
  40d9a4:	cbz	x19, 40d9c8 <ferror@plt+0x99e8>
  40d9a8:	mov	x20, x2
  40d9ac:	mov	x21, x1
  40d9b0:	ldr	x0, [x19]
  40d9b4:	mov	x1, x21
  40d9b8:	blr	x20
  40d9bc:	cbz	w0, 40d9c8 <ferror@plt+0x99e8>
  40d9c0:	ldr	x19, [x19, #8]
  40d9c4:	cbnz	x19, 40d9b0 <ferror@plt+0x99d0>
  40d9c8:	mov	x0, x19
  40d9cc:	ldp	x20, x19, [sp, #32]
  40d9d0:	ldr	x21, [sp, #16]
  40d9d4:	ldp	x29, x30, [sp], #48
  40d9d8:	ret
  40d9dc:	adrp	x0, 445000 <ferror@plt+0x41020>
  40d9e0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40d9e4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40d9e8:	add	x0, x0, #0x2f
  40d9ec:	add	x1, x1, #0x468
  40d9f0:	add	x2, x2, #0x3b
  40d9f4:	bl	415310 <ferror@plt+0x11330>
  40d9f8:	b	40d9c8 <ferror@plt+0x99e8>
  40d9fc:	cbz	x0, 40da1c <ferror@plt+0x9a3c>
  40da00:	mov	x8, x0
  40da04:	mov	w0, wzr
  40da08:	cmp	x8, x1
  40da0c:	b.eq	40da20 <ferror@plt+0x9a40>  // b.none
  40da10:	ldr	x8, [x8, #8]
  40da14:	add	w0, w0, #0x1
  40da18:	cbnz	x8, 40da08 <ferror@plt+0x9a28>
  40da1c:	mov	w0, #0xffffffff            	// #-1
  40da20:	ret
  40da24:	cbz	x0, 40da48 <ferror@plt+0x9a68>
  40da28:	mov	x8, x0
  40da2c:	mov	w0, wzr
  40da30:	ldr	x9, [x8]
  40da34:	cmp	x9, x1
  40da38:	b.eq	40da4c <ferror@plt+0x9a6c>  // b.none
  40da3c:	ldr	x8, [x8, #8]
  40da40:	add	w0, w0, #0x1
  40da44:	cbnz	x8, 40da30 <ferror@plt+0x9a50>
  40da48:	mov	w0, #0xffffffff            	// #-1
  40da4c:	ret
  40da50:	cbz	x0, 40da68 <ferror@plt+0x9a88>
  40da54:	mov	x8, x0
  40da58:	ldr	x0, [x0, #16]
  40da5c:	cbnz	x0, 40da54 <ferror@plt+0x9a74>
  40da60:	mov	x0, x8
  40da64:	ret
  40da68:	mov	x0, xzr
  40da6c:	ret
  40da70:	mov	w8, wzr
  40da74:	cbz	x0, 40da84 <ferror@plt+0x9aa4>
  40da78:	ldr	x0, [x0, #8]
  40da7c:	add	w8, w8, #0x1
  40da80:	cbnz	x0, 40da78 <ferror@plt+0x9a98>
  40da84:	mov	w0, w8
  40da88:	ret
  40da8c:	mov	x3, xzr
  40da90:	b	40da94 <ferror@plt+0x9ab4>
  40da94:	stp	x29, x30, [sp, #-80]!
  40da98:	stp	x20, x19, [sp, #64]
  40da9c:	mov	x19, x0
  40daa0:	str	x25, [sp, #16]
  40daa4:	stp	x24, x23, [sp, #32]
  40daa8:	stp	x22, x21, [sp, #48]
  40daac:	mov	x29, sp
  40dab0:	cbz	x2, 40db98 <ferror@plt+0x9bb8>
  40dab4:	mov	x20, x1
  40dab8:	cbz	x19, 40db48 <ferror@plt+0x9b68>
  40dabc:	ldr	x1, [x19]
  40dac0:	mov	x22, x2
  40dac4:	mov	x0, x20
  40dac8:	mov	x2, x3
  40dacc:	mov	x21, x3
  40dad0:	blr	x22
  40dad4:	mov	x24, x19
  40dad8:	ldr	x8, [x24, #8]!
  40dadc:	cmp	w0, #0x0
  40dae0:	cset	w25, gt
  40dae4:	mov	x23, x19
  40dae8:	cmp	w0, #0x1
  40daec:	b.lt	40db24 <ferror@plt+0x9b44>  // b.tstop
  40daf0:	cbz	x8, 40db24 <ferror@plt+0x9b44>
  40daf4:	ldr	x1, [x8]
  40daf8:	mov	x0, x20
  40dafc:	mov	x2, x21
  40db00:	mov	x23, x8
  40db04:	blr	x22
  40db08:	cmp	w0, #0x0
  40db0c:	cset	w25, gt
  40db10:	cmp	w0, #0x1
  40db14:	b.lt	40db20 <ferror@plt+0x9b40>  // b.tstop
  40db18:	ldr	x8, [x23, #8]
  40db1c:	cbnz	x8, 40daf4 <ferror@plt+0x9b14>
  40db20:	add	x24, x23, #0x8
  40db24:	mov	w0, #0x18                  	// #24
  40db28:	bl	41de3c <ferror@plt+0x19e5c>
  40db2c:	str	x20, [x0]
  40db30:	cbz	w25, 40db5c <ferror@plt+0x9b7c>
  40db34:	ldr	x8, [x23, #8]
  40db38:	cbnz	x8, 40db5c <ferror@plt+0x9b7c>
  40db3c:	str	x0, [x24]
  40db40:	str	x23, [x0, #16]
  40db44:	b	40db7c <ferror@plt+0x9b9c>
  40db48:	mov	w0, #0x18                  	// #24
  40db4c:	bl	41de3c <ferror@plt+0x19e5c>
  40db50:	mov	x19, x0
  40db54:	str	x20, [x0]
  40db58:	b	40db7c <ferror@plt+0x9b9c>
  40db5c:	ldr	x8, [x23, #16]
  40db60:	cbz	x8, 40db6c <ferror@plt+0x9b8c>
  40db64:	str	x0, [x8, #8]
  40db68:	str	x8, [x0, #16]
  40db6c:	cmp	x23, x19
  40db70:	csel	x19, x0, x19, eq  // eq = none
  40db74:	str	x23, [x0, #8]
  40db78:	str	x0, [x23, #16]
  40db7c:	mov	x0, x19
  40db80:	ldp	x20, x19, [sp, #64]
  40db84:	ldp	x22, x21, [sp, #48]
  40db88:	ldp	x24, x23, [sp, #32]
  40db8c:	ldr	x25, [sp, #16]
  40db90:	ldp	x29, x30, [sp], #80
  40db94:	ret
  40db98:	adrp	x0, 445000 <ferror@plt+0x41020>
  40db9c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40dba0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  40dba4:	add	x0, x0, #0x2f
  40dba8:	add	x1, x1, #0x4ce
  40dbac:	add	x2, x2, #0x3b
  40dbb0:	bl	415310 <ferror@plt+0x11330>
  40dbb4:	b	40db7c <ferror@plt+0x9b9c>
  40dbb8:	b	40da94 <ferror@plt+0x9ab4>
  40dbbc:	mov	x2, xzr
  40dbc0:	b	40dbc4 <ferror@plt+0x9be4>
  40dbc4:	sub	sp, sp, #0x60
  40dbc8:	stp	x29, x30, [sp, #32]
  40dbcc:	stp	x24, x23, [sp, #48]
  40dbd0:	stp	x22, x21, [sp, #64]
  40dbd4:	stp	x20, x19, [sp, #80]
  40dbd8:	add	x29, sp, #0x20
  40dbdc:	cbz	x0, 40dcc4 <ferror@plt+0x9ce4>
  40dbe0:	ldr	x22, [x0, #8]
  40dbe4:	cbz	x22, 40dcc4 <ferror@plt+0x9ce4>
  40dbe8:	ldr	x9, [x22, #8]
  40dbec:	mov	x19, x2
  40dbf0:	mov	x20, x1
  40dbf4:	mov	x8, x0
  40dbf8:	cbz	x9, 40dc18 <ferror@plt+0x9c38>
  40dbfc:	mov	x8, x0
  40dc00:	ldr	x9, [x9, #8]
  40dc04:	cbz	x9, 40dc14 <ferror@plt+0x9c34>
  40dc08:	ldr	x9, [x9, #8]
  40dc0c:	ldr	x8, [x8, #8]
  40dc10:	cbnz	x9, 40dc00 <ferror@plt+0x9c20>
  40dc14:	ldr	x22, [x8, #8]
  40dc18:	mov	x1, x20
  40dc1c:	mov	x2, x19
  40dc20:	str	xzr, [x8, #8]
  40dc24:	bl	40dbc4 <ferror@plt+0x9be4>
  40dc28:	mov	x21, x0
  40dc2c:	mov	x0, x22
  40dc30:	mov	x1, x20
  40dc34:	mov	x2, x19
  40dc38:	bl	40dbc4 <ferror@plt+0x9be4>
  40dc3c:	cmp	x21, #0x0
  40dc40:	mov	x22, x0
  40dc44:	cset	w8, ne  // ne = any
  40dc48:	add	x23, sp, #0x8
  40dc4c:	cbz	x21, 40dcb0 <ferror@plt+0x9cd0>
  40dc50:	cbz	x22, 40dcb0 <ferror@plt+0x9cd0>
  40dc54:	mov	x24, xzr
  40dc58:	add	x23, sp, #0x8
  40dc5c:	ldr	x0, [x21]
  40dc60:	ldr	x1, [x22]
  40dc64:	mov	x2, x19
  40dc68:	blr	x20
  40dc6c:	cmp	w0, #0x0
  40dc70:	b.le	40dc88 <ferror@plt+0x9ca8>
  40dc74:	str	x22, [x23, #8]
  40dc78:	ldr	x8, [x22, #8]
  40dc7c:	mov	x23, x22
  40dc80:	mov	x22, x8
  40dc84:	b	40dc98 <ferror@plt+0x9cb8>
  40dc88:	str	x21, [x23, #8]
  40dc8c:	ldr	x8, [x21, #8]
  40dc90:	mov	x23, x21
  40dc94:	mov	x21, x8
  40dc98:	cmp	x21, #0x0
  40dc9c:	cset	w8, ne  // ne = any
  40dca0:	str	x24, [x23, #16]
  40dca4:	cbz	x22, 40dcb0 <ferror@plt+0x9cd0>
  40dca8:	mov	x24, x23
  40dcac:	cbnz	x21, 40dc5c <ferror@plt+0x9c7c>
  40dcb0:	cmp	w8, #0x0
  40dcb4:	csel	x8, x21, x22, ne  // ne = any
  40dcb8:	str	x8, [x23, #8]
  40dcbc:	str	x23, [x8, #16]
  40dcc0:	ldr	x0, [sp, #16]
  40dcc4:	ldp	x20, x19, [sp, #80]
  40dcc8:	ldp	x22, x21, [sp, #64]
  40dccc:	ldp	x24, x23, [sp, #48]
  40dcd0:	ldp	x29, x30, [sp, #32]
  40dcd4:	add	sp, sp, #0x60
  40dcd8:	ret
  40dcdc:	b	40dbc4 <ferror@plt+0x9be4>
  40dce0:	sub	sp, sp, #0x120
  40dce4:	stp	x29, x30, [sp, #256]
  40dce8:	add	x29, sp, #0x100
  40dcec:	mov	x8, #0xffffffffffffffc8    	// #-56
  40dcf0:	mov	x9, sp
  40dcf4:	sub	x10, x29, #0x78
  40dcf8:	movk	x8, #0xff80, lsl #32
  40dcfc:	add	x11, x29, #0x20
  40dd00:	add	x9, x9, #0x80
  40dd04:	add	x10, x10, #0x38
  40dd08:	stp	x9, x8, [x29, #-16]
  40dd0c:	stp	x11, x10, [x29, #-32]
  40dd10:	stp	x1, x2, [x29, #-120]
  40dd14:	stp	x3, x4, [x29, #-104]
  40dd18:	stp	x5, x6, [x29, #-88]
  40dd1c:	stur	x7, [x29, #-72]
  40dd20:	stp	q0, q1, [sp]
  40dd24:	ldp	q0, q1, [x29, #-32]
  40dd28:	adrp	x0, 445000 <ferror@plt+0x41020>
  40dd2c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40dd30:	add	x0, x0, #0x2f
  40dd34:	add	x2, x2, #0x4a8
  40dd38:	sub	x3, x29, #0x40
  40dd3c:	mov	w1, #0x10                  	// #16
  40dd40:	str	x28, [sp, #272]
  40dd44:	stp	q2, q3, [sp, #32]
  40dd48:	stp	q4, q5, [sp, #64]
  40dd4c:	stp	q6, q7, [sp, #96]
  40dd50:	stp	q0, q1, [x29, #-64]
  40dd54:	bl	4155f0 <ferror@plt+0x11610>
  40dd58:	ldr	x28, [sp, #272]
  40dd5c:	ldp	x29, x30, [sp, #256]
  40dd60:	add	sp, sp, #0x120
  40dd64:	ret
  40dd68:	ldr	w0, [x0, #100]
  40dd6c:	ret
  40dd70:	ldr	w0, [x0, #100]
  40dd74:	ret
  40dd78:	stp	x29, x30, [sp, #-32]!
  40dd7c:	str	x19, [sp, #16]
  40dd80:	mov	x29, sp
  40dd84:	cbz	x1, 40dd9c <ferror@plt+0x9dbc>
  40dd88:	mov	x19, x0
  40dd8c:	mov	x0, x2
  40dd90:	blr	x1
  40dd94:	str	wzr, [x19, #100]
  40dd98:	b	40ddac <ferror@plt+0x9dcc>
  40dd9c:	adrp	x0, 440000 <ferror@plt+0x3c020>
  40dda0:	add	x0, x0, #0x7ba
  40dda4:	bl	41136c <ferror@plt+0xd38c>
  40dda8:	mov	w0, wzr
  40ddac:	ldr	x19, [sp, #16]
  40ddb0:	ldp	x29, x30, [sp], #32
  40ddb4:	ret
  40ddb8:	sub	sp, sp, #0xc0
  40ddbc:	stp	x20, x19, [sp, #176]
  40ddc0:	mov	x19, x0
  40ddc4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40ddc8:	add	x0, x0, #0xa18
  40ddcc:	stp	x29, x30, [sp, #160]
  40ddd0:	add	x29, sp, #0xa0
  40ddd4:	bl	42fcfc <ferror@plt+0x2bd1c>
  40ddd8:	ldrsw	x20, [x19, #96]
  40dddc:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  40dde0:	add	x9, x9, #0xb48
  40dde4:	lsl	x8, x20, #2
  40dde8:	ldr	w10, [x9, x8]
  40ddec:	sub	w10, w10, #0x1
  40ddf0:	str	w10, [x9, x8]
  40ddf4:	ldr	w8, [x9, x8]
  40ddf8:	cbnz	w8, 40de1c <ferror@plt+0x9e3c>
  40ddfc:	add	x8, sp, #0x8
  40de00:	add	x0, x8, #0x8
  40de04:	str	xzr, [sp, #8]
  40de08:	bl	403860 <sigemptyset@plt>
  40de0c:	add	x1, sp, #0x8
  40de10:	mov	w0, w20
  40de14:	mov	x2, xzr
  40de18:	bl	403a30 <sigaction@plt>
  40de1c:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  40de20:	ldr	x0, [x20, #2592]
  40de24:	mov	x1, x19
  40de28:	bl	41f074 <ferror@plt+0x1b094>
  40de2c:	str	x0, [x20, #2592]
  40de30:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40de34:	add	x0, x0, #0xa18
  40de38:	bl	42fda8 <ferror@plt+0x2bdc8>
  40de3c:	ldp	x20, x19, [sp, #176]
  40de40:	ldp	x29, x30, [sp, #160]
  40de44:	add	sp, sp, #0xc0
  40de48:	ret
  40de4c:	stp	x29, x30, [sp, #-32]!
  40de50:	stp	x20, x19, [sp, #16]
  40de54:	mov	x29, sp
  40de58:	cbz	x1, 40de88 <ferror@plt+0x9ea8>
  40de5c:	mov	x20, x0
  40de60:	mov	x0, x2
  40de64:	blr	x1
  40de68:	mov	w19, w0
  40de6c:	cbz	w0, 40de98 <ferror@plt+0x9eb8>
  40de70:	mov	x0, x20
  40de74:	bl	4125bc <ferror@plt+0xe5dc>
  40de78:	mov	x1, x0
  40de7c:	mov	x0, x20
  40de80:	bl	41298c <ferror@plt+0xe9ac>
  40de84:	b	40de98 <ferror@plt+0x9eb8>
  40de88:	adrp	x0, 440000 <ferror@plt+0x3c020>
  40de8c:	add	x0, x0, #0x746
  40de90:	bl	41136c <ferror@plt+0xd38c>
  40de94:	mov	w19, wzr
  40de98:	mov	w0, w19
  40de9c:	ldp	x20, x19, [sp, #16]
  40dea0:	ldp	x29, x30, [sp], #32
  40dea4:	ret
  40dea8:	ldr	w0, [x0, #104]
  40deac:	ret
  40deb0:	ldr	w0, [x0, #104]
  40deb4:	ret
  40deb8:	stp	x29, x30, [sp, #-16]!
  40debc:	mov	x29, sp
  40dec0:	cbz	x1, 40ded8 <ferror@plt+0x9ef8>
  40dec4:	mov	x8, x1
  40dec8:	ldp	w9, w1, [x0, #96]
  40decc:	mov	w0, w9
  40ded0:	blr	x8
  40ded4:	b	40dee4 <ferror@plt+0x9f04>
  40ded8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  40dedc:	add	x0, x0, #0x810
  40dee0:	bl	41136c <ferror@plt+0xd38c>
  40dee4:	mov	w0, wzr
  40dee8:	ldp	x29, x30, [sp], #16
  40deec:	ret
  40def0:	sub	sp, sp, #0xc0
  40def4:	stp	x20, x19, [sp, #176]
  40def8:	mov	x19, x0
  40defc:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40df00:	add	x0, x0, #0xa18
  40df04:	stp	x29, x30, [sp, #160]
  40df08:	add	x29, sp, #0xa0
  40df0c:	bl	42fcfc <ferror@plt+0x2bd1c>
  40df10:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  40df14:	ldr	x0, [x20, #2864]
  40df18:	mov	x1, x19
  40df1c:	bl	41f074 <ferror@plt+0x1b094>
  40df20:	str	x0, [x20, #2864]
  40df24:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40df28:	ldr	w9, [x8, #2956]
  40df2c:	sub	w9, w9, #0x1
  40df30:	str	w9, [x8, #2956]
  40df34:	ldr	w8, [x8, #2956]
  40df38:	cbnz	w8, 40df5c <ferror@plt+0x9f7c>
  40df3c:	add	x8, sp, #0x8
  40df40:	add	x0, x8, #0x8
  40df44:	str	xzr, [sp, #8]
  40df48:	bl	403860 <sigemptyset@plt>
  40df4c:	add	x1, sp, #0x8
  40df50:	mov	w0, #0x11                  	// #17
  40df54:	mov	x2, xzr
  40df58:	bl	403a30 <sigaction@plt>
  40df5c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40df60:	add	x0, x0, #0xa18
  40df64:	bl	42fda8 <ferror@plt+0x2bdc8>
  40df68:	ldp	x20, x19, [sp, #176]
  40df6c:	ldp	x29, x30, [sp, #160]
  40df70:	add	sp, sp, #0xc0
  40df74:	ret
  40df78:	mov	w0, #0x1                   	// #1
  40df7c:	str	wzr, [x1]
  40df80:	ret
  40df84:	mov	w0, #0x1                   	// #1
  40df88:	ret
  40df8c:	cbz	x1, 40df98 <ferror@plt+0x9fb8>
  40df90:	mov	x0, x2
  40df94:	br	x1
  40df98:	stp	x29, x30, [sp, #-16]!
  40df9c:	adrp	x0, 440000 <ferror@plt+0x3c020>
  40dfa0:	add	x0, x0, #0x866
  40dfa4:	mov	x29, sp
  40dfa8:	bl	41136c <ferror@plt+0xd38c>
  40dfac:	mov	w0, wzr
  40dfb0:	ldp	x29, x30, [sp], #16
  40dfb4:	ret
  40dfb8:	stp	x29, x30, [sp, #-16]!
  40dfbc:	mov	x29, sp
  40dfc0:	cbz	x0, 40dff0 <ferror@plt+0xa010>
  40dfc4:	dmb	ish
  40dfc8:	mov	x8, x0
  40dfcc:	ldr	w9, [x8, #48]!
  40dfd0:	cmp	w9, #0x1
  40dfd4:	b.lt	40dffc <ferror@plt+0xa01c>  // b.tstop
  40dfd8:	ldaxr	w9, [x8]
  40dfdc:	add	w9, w9, #0x1
  40dfe0:	stlxr	w10, w9, [x8]
  40dfe4:	cbnz	w10, 40dfd8 <ferror@plt+0x9ff8>
  40dfe8:	ldp	x29, x30, [sp], #16
  40dfec:	ret
  40dff0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40dff4:	add	x2, x2, #0x728
  40dff8:	b	40e004 <ferror@plt+0xa024>
  40dffc:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40e000:	add	x2, x2, #0x551
  40e004:	adrp	x0, 445000 <ferror@plt+0x41020>
  40e008:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40e00c:	add	x0, x0, #0x2f
  40e010:	add	x1, x1, #0x520
  40e014:	bl	415310 <ferror@plt+0x11330>
  40e018:	mov	x0, xzr
  40e01c:	ldp	x29, x30, [sp], #16
  40e020:	ret
  40e024:	stp	x29, x30, [sp, #-48]!
  40e028:	stp	x22, x21, [sp, #16]
  40e02c:	stp	x20, x19, [sp, #32]
  40e030:	mov	x29, sp
  40e034:	cbz	x0, 40e1d4 <ferror@plt+0xa1f4>
  40e038:	dmb	ish
  40e03c:	mov	x8, x0
  40e040:	ldr	w9, [x8, #48]!
  40e044:	mov	x19, x0
  40e048:	cmp	w9, #0x1
  40e04c:	b.lt	40e1f0 <ferror@plt+0xa210>  // b.tstop
  40e050:	ldaxr	w9, [x8]
  40e054:	subs	w9, w9, #0x1
  40e058:	stlxr	w10, w9, [x8]
  40e05c:	cbnz	w10, 40e050 <ferror@plt+0xa070>
  40e060:	b.ne	40e134 <ferror@plt+0xa154>  // b.any
  40e064:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  40e068:	add	x20, x20, #0x9f0
  40e06c:	mov	x0, x20
  40e070:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e074:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  40e078:	ldr	x0, [x21, #2552]
  40e07c:	mov	x1, x19
  40e080:	bl	41f074 <ferror@plt+0x1b094>
  40e084:	str	x0, [x21, #2552]
  40e088:	mov	x0, x20
  40e08c:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e090:	mov	x0, x19
  40e094:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e098:	mov	x0, xzr
  40e09c:	mov	x22, xzr
  40e0a0:	add	x21, x19, #0x50
  40e0a4:	cbz	x0, 40e0b0 <ferror@plt+0xa0d0>
  40e0a8:	ldr	x20, [x0, #72]
  40e0ac:	cbnz	x20, 40e0dc <ferror@plt+0xa0fc>
  40e0b0:	add	x8, x22, #0x8
  40e0b4:	cmp	x22, #0x0
  40e0b8:	csel	x8, x21, x8, eq  // eq = none
  40e0bc:	ldr	x22, [x8]
  40e0c0:	cbz	x22, 40e0d4 <ferror@plt+0xa0f4>
  40e0c4:	ldr	x8, [x22]
  40e0c8:	ldr	x20, [x8]
  40e0cc:	cbnz	x0, 40e0dc <ferror@plt+0xa0fc>
  40e0d0:	b	40e0f0 <ferror@plt+0xa110>
  40e0d4:	mov	x20, xzr
  40e0d8:	cbz	x0, 40e0f0 <ferror@plt+0xa110>
  40e0dc:	ldr	w8, [x0, #24]
  40e0e0:	cmp	w8, #0x2
  40e0e4:	b.cc	40e0f8 <ferror@plt+0xa118>  // b.lo, b.ul, b.last
  40e0e8:	sub	w8, w8, #0x1
  40e0ec:	str	w8, [x0, #24]
  40e0f0:	cbnz	x20, 40e108 <ferror@plt+0xa128>
  40e0f4:	b	40e144 <ferror@plt+0xa164>
  40e0f8:	mov	w2, #0x1                   	// #1
  40e0fc:	mov	x1, x19
  40e100:	bl	41029c <ferror@plt+0xc2bc>
  40e104:	cbz	x20, 40e144 <ferror@plt+0xa164>
  40e108:	ldr	w8, [x20, #24]
  40e10c:	mov	w2, #0x1                   	// #1
  40e110:	mov	x0, x20
  40e114:	mov	x1, x19
  40e118:	add	w8, w8, #0x1
  40e11c:	str	w8, [x20, #24]
  40e120:	str	xzr, [x20, #32]
  40e124:	bl	40e218 <ferror@plt+0xa238>
  40e128:	mov	x0, x20
  40e12c:	cbnz	x0, 40e0a8 <ferror@plt+0xa0c8>
  40e130:	b	40e0b0 <ferror@plt+0xa0d0>
  40e134:	ldp	x20, x19, [sp, #32]
  40e138:	ldp	x22, x21, [sp, #16]
  40e13c:	ldp	x29, x30, [sp], #48
  40e140:	ret
  40e144:	mov	x0, x19
  40e148:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e14c:	ldr	x20, [x19, #80]
  40e150:	cbz	x20, 40e170 <ferror@plt+0xa190>
  40e154:	ldr	x1, [x20]
  40e158:	mov	w0, #0x18                  	// #24
  40e15c:	bl	41dec0 <ferror@plt+0x19ee0>
  40e160:	ldr	x20, [x20, #8]
  40e164:	cbnz	x20, 40e154 <ferror@plt+0xa174>
  40e168:	ldr	x0, [x21]
  40e16c:	b	40e174 <ferror@plt+0xa194>
  40e170:	mov	x0, xzr
  40e174:	bl	40d184 <ferror@plt+0x91a4>
  40e178:	ldr	x0, [x19, #72]
  40e17c:	cbz	x0, 40e184 <ferror@plt+0xa1a4>
  40e180:	bl	40bff8 <ferror@plt+0x8018>
  40e184:	mov	x0, x19
  40e188:	bl	42fcd4 <ferror@plt+0x2bcf4>
  40e18c:	ldr	x0, [x19, #56]
  40e190:	mov	w1, #0x1                   	// #1
  40e194:	bl	434020 <ferror@plt+0x30040>
  40e198:	ldr	x0, [x19, #120]
  40e19c:	bl	414260 <ferror@plt+0x10280>
  40e1a0:	ldr	x1, [x19, #96]
  40e1a4:	mov	w0, #0x20                  	// #32
  40e1a8:	mov	w2, #0x10                  	// #16
  40e1ac:	bl	41e548 <ferror@plt+0x1a568>
  40e1b0:	ldr	x0, [x19, #136]
  40e1b4:	bl	42ef60 <ferror@plt+0x2af80>
  40e1b8:	add	x0, x19, #0x8
  40e1bc:	bl	430240 <ferror@plt+0x2c260>
  40e1c0:	mov	x0, x19
  40e1c4:	ldp	x20, x19, [sp, #32]
  40e1c8:	ldp	x22, x21, [sp, #16]
  40e1cc:	ldp	x29, x30, [sp], #48
  40e1d0:	b	414260 <ferror@plt+0x10280>
  40e1d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  40e1d8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40e1dc:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40e1e0:	add	x0, x0, #0x2f
  40e1e4:	add	x1, x1, #0x57c
  40e1e8:	add	x2, x2, #0x728
  40e1ec:	b	40e208 <ferror@plt+0xa228>
  40e1f0:	adrp	x0, 445000 <ferror@plt+0x41020>
  40e1f4:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40e1f8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40e1fc:	add	x0, x0, #0x2f
  40e200:	add	x1, x1, #0x57c
  40e204:	add	x2, x2, #0x551
  40e208:	ldp	x20, x19, [sp, #32]
  40e20c:	ldp	x22, x21, [sp, #16]
  40e210:	ldp	x29, x30, [sp], #48
  40e214:	b	415310 <ferror@plt+0x11330>
  40e218:	stp	x29, x30, [sp, #-80]!
  40e21c:	stp	x22, x21, [sp, #48]
  40e220:	stp	x20, x19, [sp, #64]
  40e224:	mov	w20, w2
  40e228:	mov	x19, x1
  40e22c:	mov	x21, x0
  40e230:	str	x25, [sp, #16]
  40e234:	stp	x24, x23, [sp, #32]
  40e238:	mov	x29, sp
  40e23c:	cbz	w2, 40e264 <ferror@plt+0xa284>
  40e240:	ldr	w8, [x21, #44]
  40e244:	tbnz	w8, #0, 40e274 <ferror@plt+0xa294>
  40e248:	cbz	w20, 40e484 <ferror@plt+0xa4a4>
  40e24c:	ldp	x20, x19, [sp, #64]
  40e250:	ldp	x22, x21, [sp, #48]
  40e254:	ldp	x24, x23, [sp, #32]
  40e258:	ldr	x25, [sp, #16]
  40e25c:	ldp	x29, x30, [sp], #80
  40e260:	ret
  40e264:	mov	x0, x19
  40e268:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e26c:	ldr	w8, [x21, #44]
  40e270:	tbz	w8, #0, 40e248 <ferror@plt+0xa268>
  40e274:	ldp	x22, x23, [x21]
  40e278:	and	w8, w8, #0xfffffffe
  40e27c:	str	w8, [x21, #44]
  40e280:	stp	xzr, xzr, [x21]
  40e284:	cbz	x23, 40e2a8 <ferror@plt+0xa2c8>
  40e288:	mov	x0, x19
  40e28c:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e290:	ldr	x8, [x23, #8]
  40e294:	mov	x0, x22
  40e298:	blr	x8
  40e29c:	mov	x0, x19
  40e2a0:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e2a4:	ldr	w8, [x21, #44]
  40e2a8:	tbnz	w8, #6, 40e41c <ferror@plt+0xa43c>
  40e2ac:	ldr	x22, [x21, #56]
  40e2b0:	cbz	x22, 40e33c <ferror@plt+0xa35c>
  40e2b4:	add	x23, x19, #0x60
  40e2b8:	add	x24, x19, #0x68
  40e2bc:	mov	w25, #0x1                   	// #1
  40e2c0:	b	40e2d8 <ferror@plt+0xa2f8>
  40e2c4:	ldr	x0, [x19, #136]
  40e2c8:	str	w25, [x19, #152]
  40e2cc:	bl	42eeb0 <ferror@plt+0x2aed0>
  40e2d0:	ldr	x22, [x22, #8]
  40e2d4:	cbz	x22, 40e33c <ferror@plt+0xa35c>
  40e2d8:	ldr	x8, [x22]
  40e2dc:	ldr	x10, [x23]
  40e2e0:	mov	x11, xzr
  40e2e4:	cbz	x10, 40e2c4 <ferror@plt+0xa2e4>
  40e2e8:	mov	x9, x11
  40e2ec:	ldr	x11, [x10]
  40e2f0:	mov	x1, x10
  40e2f4:	ldr	x10, [x10, #16]
  40e2f8:	cmp	x11, x8
  40e2fc:	mov	x11, x1
  40e300:	b.ne	40e2e4 <ferror@plt+0xa304>  // b.any
  40e304:	add	x8, x9, #0x10
  40e308:	cmp	x9, #0x0
  40e30c:	add	x11, x10, #0x8
  40e310:	csel	x8, x23, x8, eq  // eq = none
  40e314:	cmp	x10, #0x0
  40e318:	str	x10, [x8]
  40e31c:	csel	x8, x24, x11, eq  // eq = none
  40e320:	mov	w0, #0x20                  	// #32
  40e324:	str	x9, [x8]
  40e328:	bl	41dec0 <ferror@plt+0x19ee0>
  40e32c:	ldr	w8, [x19, #112]
  40e330:	sub	w8, w8, #0x1
  40e334:	str	w8, [x19, #112]
  40e338:	b	40e2c4 <ferror@plt+0xa2e4>
  40e33c:	ldr	x8, [x21, #88]
  40e340:	ldr	x22, [x8, #24]
  40e344:	cbz	x22, 40e41c <ferror@plt+0xa43c>
  40e348:	add	x23, x19, #0x60
  40e34c:	add	x24, x19, #0x68
  40e350:	mov	w25, #0x1                   	// #1
  40e354:	b	40e36c <ferror@plt+0xa38c>
  40e358:	ldr	x0, [x19, #136]
  40e35c:	str	w25, [x19, #152]
  40e360:	bl	42eeb0 <ferror@plt+0x2aed0>
  40e364:	ldr	x22, [x22, #8]
  40e368:	cbz	x22, 40e41c <ferror@plt+0xa43c>
  40e36c:	ldr	x8, [x22]
  40e370:	ldr	x10, [x23]
  40e374:	mov	x11, xzr
  40e378:	cbz	x10, 40e358 <ferror@plt+0xa378>
  40e37c:	mov	x9, x11
  40e380:	ldr	x11, [x10]
  40e384:	mov	x1, x10
  40e388:	ldr	x10, [x10, #16]
  40e38c:	cmp	x11, x8
  40e390:	mov	x11, x1
  40e394:	b.ne	40e378 <ferror@plt+0xa398>  // b.any
  40e398:	add	x8, x9, #0x10
  40e39c:	cmp	x9, #0x0
  40e3a0:	add	x11, x10, #0x8
  40e3a4:	csel	x8, x23, x8, eq  // eq = none
  40e3a8:	cmp	x10, #0x0
  40e3ac:	str	x10, [x8]
  40e3b0:	csel	x8, x24, x11, eq  // eq = none
  40e3b4:	mov	w0, #0x20                  	// #32
  40e3b8:	str	x9, [x8]
  40e3bc:	bl	41dec0 <ferror@plt+0x19ee0>
  40e3c0:	ldr	w8, [x19, #112]
  40e3c4:	sub	w8, w8, #0x1
  40e3c8:	str	w8, [x19, #112]
  40e3cc:	b	40e358 <ferror@plt+0xa378>
  40e3d0:	ldr	x22, [x9]
  40e3d4:	ldr	x8, [x22, #88]
  40e3d8:	mov	x1, x22
  40e3dc:	ldr	x23, [x8, #8]
  40e3e0:	ldr	x8, [x23, #88]
  40e3e4:	ldr	x0, [x8]
  40e3e8:	bl	41f074 <ferror@plt+0x1b094>
  40e3ec:	ldr	x8, [x23, #88]
  40e3f0:	mov	w2, #0x1                   	// #1
  40e3f4:	mov	x1, x19
  40e3f8:	str	x0, [x8]
  40e3fc:	ldr	x8, [x22, #88]
  40e400:	mov	x0, x22
  40e404:	str	xzr, [x8, #8]
  40e408:	bl	40e218 <ferror@plt+0xa238>
  40e40c:	mov	w2, #0x1                   	// #1
  40e410:	mov	x0, x22
  40e414:	mov	x1, x19
  40e418:	bl	41029c <ferror@plt+0xc2bc>
  40e41c:	ldr	x8, [x21, #88]
  40e420:	ldr	x9, [x8]
  40e424:	cbnz	x9, 40e3d0 <ferror@plt+0xa3f0>
  40e428:	ldr	x22, [x8, #8]
  40e42c:	cbz	x22, 40e470 <ferror@plt+0xa490>
  40e430:	ldr	x8, [x22, #88]
  40e434:	mov	x1, x21
  40e438:	ldr	x0, [x8]
  40e43c:	bl	41f074 <ferror@plt+0x1b094>
  40e440:	ldr	x8, [x22, #88]
  40e444:	mov	w2, #0x1                   	// #1
  40e448:	mov	x1, x19
  40e44c:	str	x0, [x8]
  40e450:	ldr	x8, [x21, #88]
  40e454:	mov	x0, x21
  40e458:	str	xzr, [x8, #8]
  40e45c:	bl	40e218 <ferror@plt+0xa238>
  40e460:	mov	w2, #0x1                   	// #1
  40e464:	mov	x0, x21
  40e468:	mov	x1, x19
  40e46c:	bl	41029c <ferror@plt+0xc2bc>
  40e470:	mov	w2, #0x1                   	// #1
  40e474:	mov	x0, x21
  40e478:	mov	x1, x19
  40e47c:	bl	41029c <ferror@plt+0xc2bc>
  40e480:	cbnz	w20, 40e24c <ferror@plt+0xa26c>
  40e484:	mov	x0, x19
  40e488:	ldp	x20, x19, [sp, #64]
  40e48c:	ldp	x22, x21, [sp, #48]
  40e490:	ldp	x24, x23, [sp, #32]
  40e494:	ldr	x25, [sp, #16]
  40e498:	ldp	x29, x30, [sp], #80
  40e49c:	b	42fda8 <ferror@plt+0x2bdc8>
  40e4a0:	stp	x29, x30, [sp, #-32]!
  40e4a4:	str	x19, [sp, #16]
  40e4a8:	mov	x29, sp
  40e4ac:	mov	w19, w0
  40e4b0:	bl	40e4c4 <ferror@plt+0xa4e4>
  40e4b4:	str	w19, [x0, #68]
  40e4b8:	ldr	x19, [sp, #16]
  40e4bc:	ldp	x29, x30, [sp], #32
  40e4c0:	ret
  40e4c4:	stp	x29, x30, [sp, #-48]!
  40e4c8:	str	x21, [sp, #16]
  40e4cc:	stp	x20, x19, [sp, #32]
  40e4d0:	dmb	ish
  40e4d4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40e4d8:	ldr	x8, [x8, #2560]
  40e4dc:	mov	x29, sp
  40e4e0:	cbnz	x8, 40e504 <ferror@plt+0xa524>
  40e4e4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e4e8:	add	x0, x0, #0xa00
  40e4ec:	bl	4279ec <ferror@plt+0x23a0c>
  40e4f0:	cbz	w0, 40e504 <ferror@plt+0xa524>
  40e4f4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e4f8:	add	x0, x0, #0xa00
  40e4fc:	mov	w1, #0x1                   	// #1
  40e500:	bl	427a94 <ferror@plt+0x23ab4>
  40e504:	mov	w0, #0xb8                  	// #184
  40e508:	bl	4141b0 <ferror@plt+0x101d0>
  40e50c:	mov	x19, x0
  40e510:	bl	42fc40 <ferror@plt+0x2bc60>
  40e514:	add	x0, x19, #0x8
  40e518:	bl	4301a8 <ferror@plt+0x2c1c8>
  40e51c:	adrp	x9, 41a000 <ferror@plt+0x16020>
  40e520:	mov	w8, #0x1                   	// #1
  40e524:	add	x9, x9, #0x450
  40e528:	str	xzr, [x19, #24]
  40e52c:	str	xzr, [x19, #40]
  40e530:	str	xzr, [x19, #80]
  40e534:	str	xzr, [x19, #120]
  40e538:	str	w8, [x19, #48]
  40e53c:	str	w8, [x19, #68]
  40e540:	str	x9, [x19, #160]
  40e544:	str	wzr, [x19, #128]
  40e548:	bl	433cdc <ferror@plt+0x2fcfc>
  40e54c:	str	x0, [x19, #56]
  40e550:	str	wzr, [x19, #176]
  40e554:	bl	42ed58 <ferror@plt+0x2ad78>
  40e558:	add	x20, x19, #0x90
  40e55c:	mov	x1, x20
  40e560:	str	x0, [x19, #136]
  40e564:	bl	42ee60 <ferror@plt+0x2ae80>
  40e568:	mov	w0, #0x20                  	// #32
  40e56c:	bl	41d4f8 <ferror@plt+0x19518>
  40e570:	strh	wzr, [x19, #150]
  40e574:	str	x20, [x0]
  40e578:	str	wzr, [x0, #24]
  40e57c:	mov	x8, x19
  40e580:	ldr	x9, [x8, #104]!
  40e584:	cbz	x9, 40e5b0 <ferror@plt+0xa5d0>
  40e588:	ldr	w10, [x9, #24]
  40e58c:	cmp	w10, #0x1
  40e590:	b.lt	40e5c0 <ferror@plt+0xa5e0>  // b.tstop
  40e594:	mov	x10, x9
  40e598:	ldr	x9, [x9, #8]
  40e59c:	cbz	x9, 40e5b4 <ferror@plt+0xa5d4>
  40e5a0:	ldr	w11, [x9, #24]
  40e5a4:	cmp	w11, #0x1
  40e5a8:	b.ge	40e594 <ferror@plt+0xa5b4>  // b.tcont
  40e5ac:	b	40e5c4 <ferror@plt+0xa5e4>
  40e5b0:	mov	x10, xzr
  40e5b4:	mov	x9, xzr
  40e5b8:	add	x11, x19, #0x60
  40e5bc:	b	40e5c8 <ferror@plt+0xa5e8>
  40e5c0:	mov	x10, xzr
  40e5c4:	add	x11, x9, #0x10
  40e5c8:	str	x0, [x11]
  40e5cc:	stp	x9, x10, [x0, #8]
  40e5d0:	add	x9, x10, #0x8
  40e5d4:	cmp	x10, #0x0
  40e5d8:	csel	x8, x8, x9, eq  // eq = none
  40e5dc:	str	x0, [x8]
  40e5e0:	ldr	w8, [x19, #112]
  40e5e4:	ldr	x0, [x19, #136]
  40e5e8:	mov	w9, #0x1                   	// #1
  40e5ec:	str	w9, [x19, #152]
  40e5f0:	add	w8, w8, #0x1
  40e5f4:	str	w8, [x19, #112]
  40e5f8:	bl	42eeb0 <ferror@plt+0x2aed0>
  40e5fc:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  40e600:	add	x20, x20, #0x9f0
  40e604:	mov	x0, x20
  40e608:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e60c:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  40e610:	ldr	x0, [x21, #2552]
  40e614:	mov	x1, x19
  40e618:	bl	41ee54 <ferror@plt+0x1ae74>
  40e61c:	str	x0, [x21, #2552]
  40e620:	mov	x0, x20
  40e624:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e628:	mov	x0, x19
  40e62c:	ldp	x20, x19, [sp, #32]
  40e630:	ldr	x21, [sp, #16]
  40e634:	ldp	x29, x30, [sp], #48
  40e638:	ret
  40e63c:	stp	x29, x30, [sp, #-32]!
  40e640:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e644:	add	x0, x0, #0xa08
  40e648:	str	x19, [sp, #16]
  40e64c:	mov	x29, sp
  40e650:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e654:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  40e658:	ldr	x8, [x19, #2576]
  40e65c:	cbnz	x8, 40e668 <ferror@plt+0xa688>
  40e660:	bl	40e4c4 <ferror@plt+0xa4e4>
  40e664:	str	x0, [x19, #2576]
  40e668:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e66c:	add	x0, x0, #0xa08
  40e670:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e674:	ldr	x0, [x19, #2576]
  40e678:	ldr	x19, [sp, #16]
  40e67c:	ldp	x29, x30, [sp], #32
  40e680:	ret
  40e684:	stp	x29, x30, [sp, #-48]!
  40e688:	str	x21, [sp, #16]
  40e68c:	stp	x20, x19, [sp, #32]
  40e690:	mov	x29, sp
  40e694:	mov	x19, x0
  40e698:	bl	40e794 <ferror@plt+0xa7b4>
  40e69c:	cbz	w0, 40e74c <ferror@plt+0xa76c>
  40e6a0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e6a4:	add	x0, x0, #0xa08
  40e6a8:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e6ac:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  40e6b0:	ldr	x8, [x21, #2576]
  40e6b4:	cbnz	x8, 40e6c0 <ferror@plt+0xa6e0>
  40e6b8:	bl	40e4c4 <ferror@plt+0xa4e4>
  40e6bc:	str	x0, [x21, #2576]
  40e6c0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e6c4:	add	x0, x0, #0xa08
  40e6c8:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e6cc:	mov	x20, xzr
  40e6d0:	cbz	x19, 40e708 <ferror@plt+0xa728>
  40e6d4:	ldr	x8, [x21, #2576]
  40e6d8:	cmp	x8, x19
  40e6dc:	b.eq	40e708 <ferror@plt+0xa728>  // b.none
  40e6e0:	dmb	ish
  40e6e4:	mov	x8, x19
  40e6e8:	ldr	w9, [x8, #48]!
  40e6ec:	cmp	w9, #0x1
  40e6f0:	b.lt	40e774 <ferror@plt+0xa794>  // b.tstop
  40e6f4:	ldaxr	w9, [x8]
  40e6f8:	add	w9, w9, #0x1
  40e6fc:	stlxr	w10, w9, [x8]
  40e700:	cbnz	w10, 40e6f4 <ferror@plt+0xa714>
  40e704:	mov	x20, x19
  40e708:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e70c:	add	x0, x0, #0x690
  40e710:	bl	430534 <ferror@plt+0x2c554>
  40e714:	mov	x19, x0
  40e718:	cbnz	x0, 40e734 <ferror@plt+0xa754>
  40e71c:	bl	41a7f8 <ferror@plt+0x16818>
  40e720:	mov	x19, x0
  40e724:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e728:	add	x0, x0, #0x690
  40e72c:	mov	x1, x19
  40e730:	bl	430600 <ferror@plt+0x2c620>
  40e734:	mov	x0, x19
  40e738:	mov	x1, x20
  40e73c:	ldp	x20, x19, [sp, #32]
  40e740:	ldr	x21, [sp, #16]
  40e744:	ldp	x29, x30, [sp], #48
  40e748:	b	41ad38 <ferror@plt+0x16d58>
  40e74c:	ldp	x20, x19, [sp, #32]
  40e750:	ldr	x21, [sp, #16]
  40e754:	adrp	x0, 445000 <ferror@plt+0x41020>
  40e758:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40e75c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40e760:	add	x0, x0, #0x2f
  40e764:	add	x1, x1, #0x5a6
  40e768:	add	x2, x2, #0x5de
  40e76c:	ldp	x29, x30, [sp], #48
  40e770:	b	415310 <ferror@plt+0x11330>
  40e774:	adrp	x0, 445000 <ferror@plt+0x41020>
  40e778:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40e77c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40e780:	add	x0, x0, #0x2f
  40e784:	add	x1, x1, #0x520
  40e788:	add	x2, x2, #0x551
  40e78c:	bl	415310 <ferror@plt+0x11330>
  40e790:	b	40e704 <ferror@plt+0xa724>
  40e794:	stp	x29, x30, [sp, #-32]!
  40e798:	stp	x20, x19, [sp, #16]
  40e79c:	mov	x29, sp
  40e7a0:	mov	x19, x0
  40e7a4:	bl	427f94 <ferror@plt+0x23fb4>
  40e7a8:	mov	x20, x0
  40e7ac:	cbnz	x19, 40e7e0 <ferror@plt+0xa800>
  40e7b0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e7b4:	add	x0, x0, #0xa08
  40e7b8:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e7bc:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  40e7c0:	ldr	x8, [x19, #2576]
  40e7c4:	cbnz	x8, 40e7d0 <ferror@plt+0xa7f0>
  40e7c8:	bl	40e4c4 <ferror@plt+0xa4e4>
  40e7cc:	str	x0, [x19, #2576]
  40e7d0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e7d4:	add	x0, x0, #0xa08
  40e7d8:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e7dc:	ldr	x19, [x19, #2576]
  40e7e0:	mov	x0, x19
  40e7e4:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e7e8:	ldr	x8, [x19, #24]
  40e7ec:	cbz	x8, 40e800 <ferror@plt+0xa820>
  40e7f0:	cmp	x8, x20
  40e7f4:	b.eq	40e80c <ferror@plt+0xa82c>  // b.none
  40e7f8:	mov	w20, wzr
  40e7fc:	b	40e81c <ferror@plt+0xa83c>
  40e800:	ldr	w8, [x19, #32]
  40e804:	str	x20, [x19, #24]
  40e808:	cbnz	w8, 40e834 <ferror@plt+0xa854>
  40e80c:	ldr	w8, [x19, #32]
  40e810:	mov	w20, #0x1                   	// #1
  40e814:	add	w8, w8, #0x1
  40e818:	str	w8, [x19, #32]
  40e81c:	mov	x0, x19
  40e820:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e824:	mov	w0, w20
  40e828:	ldp	x20, x19, [sp, #16]
  40e82c:	ldp	x29, x30, [sp], #32
  40e830:	ret
  40e834:	adrp	x0, 445000 <ferror@plt+0x41020>
  40e838:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40e83c:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  40e840:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  40e844:	add	x0, x0, #0x2f
  40e848:	add	x1, x1, #0xe68
  40e84c:	add	x3, x3, #0xeef
  40e850:	add	x4, x4, #0xf06
  40e854:	mov	w2, #0xc3c                 	// #3132
  40e858:	bl	426194 <ferror@plt+0x221b4>
  40e85c:	stp	x29, x30, [sp, #-32]!
  40e860:	stp	x20, x19, [sp, #16]
  40e864:	mov	x19, x0
  40e868:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e86c:	add	x0, x0, #0xa08
  40e870:	mov	x29, sp
  40e874:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e878:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  40e87c:	ldr	x8, [x20, #2576]
  40e880:	cbnz	x8, 40e88c <ferror@plt+0xa8ac>
  40e884:	bl	40e4c4 <ferror@plt+0xa4e4>
  40e888:	str	x0, [x20, #2576]
  40e88c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e890:	add	x0, x0, #0xa08
  40e894:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e898:	ldr	x8, [x20, #2576]
  40e89c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e8a0:	add	x0, x0, #0x690
  40e8a4:	cmp	x8, x19
  40e8a8:	csel	x19, xzr, x19, eq  // eq = none
  40e8ac:	bl	430534 <ferror@plt+0x2c554>
  40e8b0:	cbz	x0, 40e8f4 <ferror@plt+0xa914>
  40e8b4:	mov	x20, x0
  40e8b8:	bl	41b7ec <ferror@plt+0x1780c>
  40e8bc:	cmp	x0, x19
  40e8c0:	b.ne	40e910 <ferror@plt+0xa930>  // b.any
  40e8c4:	mov	x0, x20
  40e8c8:	bl	41b23c <ferror@plt+0x1725c>
  40e8cc:	mov	x0, x19
  40e8d0:	bl	40e934 <ferror@plt+0xa954>
  40e8d4:	cbz	x19, 40e8e8 <ferror@plt+0xa908>
  40e8d8:	mov	x0, x19
  40e8dc:	ldp	x20, x19, [sp, #16]
  40e8e0:	ldp	x29, x30, [sp], #32
  40e8e4:	b	40e024 <ferror@plt+0xa044>
  40e8e8:	ldp	x20, x19, [sp, #16]
  40e8ec:	ldp	x29, x30, [sp], #32
  40e8f0:	ret
  40e8f4:	adrp	x0, 445000 <ferror@plt+0x41020>
  40e8f8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40e8fc:	adrp	x2, 443000 <ferror@plt+0x3f020>
  40e900:	add	x0, x0, #0x2f
  40e904:	add	x1, x1, #0x5ef
  40e908:	add	x2, x2, #0x52e
  40e90c:	b	40e928 <ferror@plt+0xa948>
  40e910:	adrp	x0, 445000 <ferror@plt+0x41020>
  40e914:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40e918:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40e91c:	add	x0, x0, #0x2f
  40e920:	add	x1, x1, #0x5ef
  40e924:	add	x2, x2, #0x626
  40e928:	ldp	x20, x19, [sp, #16]
  40e92c:	ldp	x29, x30, [sp], #32
  40e930:	b	415310 <ferror@plt+0x11330>
  40e934:	stp	x29, x30, [sp, #-48]!
  40e938:	stp	x20, x19, [sp, #32]
  40e93c:	mov	x19, x0
  40e940:	str	x21, [sp, #16]
  40e944:	mov	x29, sp
  40e948:	cbnz	x0, 40e97c <ferror@plt+0xa99c>
  40e94c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e950:	add	x0, x0, #0xa08
  40e954:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e958:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  40e95c:	ldr	x8, [x19, #2576]
  40e960:	cbnz	x8, 40e96c <ferror@plt+0xa98c>
  40e964:	bl	40e4c4 <ferror@plt+0xa4e4>
  40e968:	str	x0, [x19, #2576]
  40e96c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40e970:	add	x0, x0, #0xa08
  40e974:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e978:	ldr	x19, [x19, #2576]
  40e97c:	mov	x0, x19
  40e980:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e984:	ldr	w8, [x19, #32]
  40e988:	subs	w8, w8, #0x1
  40e98c:	str	w8, [x19, #32]
  40e990:	b.eq	40e9a8 <ferror@plt+0xa9c8>  // b.none
  40e994:	mov	x0, x19
  40e998:	ldp	x20, x19, [sp, #32]
  40e99c:	ldr	x21, [sp, #16]
  40e9a0:	ldp	x29, x30, [sp], #48
  40e9a4:	b	42fda8 <ferror@plt+0x2bdc8>
  40e9a8:	ldr	x0, [x19, #40]
  40e9ac:	str	xzr, [x19, #24]
  40e9b0:	cbz	x0, 40e994 <ferror@plt+0xa9b4>
  40e9b4:	ldr	x20, [x0]
  40e9b8:	mov	x1, x0
  40e9bc:	ldr	x21, [x20, #8]
  40e9c0:	bl	41f1a4 <ferror@plt+0x1b1c4>
  40e9c4:	cmp	x21, x19
  40e9c8:	str	x0, [x19, #40]
  40e9cc:	b.eq	40e9ec <ferror@plt+0xaa0c>  // b.none
  40e9d0:	ldr	x0, [x20, #8]
  40e9d4:	bl	42fcfc <ferror@plt+0x2bd1c>
  40e9d8:	ldr	x0, [x20]
  40e9dc:	bl	430330 <ferror@plt+0x2c350>
  40e9e0:	ldr	x0, [x20, #8]
  40e9e4:	bl	42fda8 <ferror@plt+0x2bdc8>
  40e9e8:	b	40e994 <ferror@plt+0xa9b4>
  40e9ec:	ldr	x0, [x20]
  40e9f0:	bl	430330 <ferror@plt+0x2c350>
  40e9f4:	b	40e994 <ferror@plt+0xa9b4>
  40e9f8:	stp	x29, x30, [sp, #-16]!
  40e9fc:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40ea00:	add	x0, x0, #0x690
  40ea04:	mov	x29, sp
  40ea08:	bl	430534 <ferror@plt+0x2c554>
  40ea0c:	cbz	x0, 40ea18 <ferror@plt+0xaa38>
  40ea10:	ldp	x29, x30, [sp], #16
  40ea14:	b	41b7ec <ferror@plt+0x1780c>
  40ea18:	ldp	x29, x30, [sp], #16
  40ea1c:	ret
  40ea20:	stp	x29, x30, [sp, #-32]!
  40ea24:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40ea28:	add	x0, x0, #0x690
  40ea2c:	str	x19, [sp, #16]
  40ea30:	mov	x29, sp
  40ea34:	bl	430534 <ferror@plt+0x2c554>
  40ea38:	cbz	x0, 40ea44 <ferror@plt+0xaa64>
  40ea3c:	bl	41b7ec <ferror@plt+0x1780c>
  40ea40:	cbnz	x0, 40ea78 <ferror@plt+0xaa98>
  40ea44:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40ea48:	add	x0, x0, #0xa08
  40ea4c:	bl	42fcfc <ferror@plt+0x2bd1c>
  40ea50:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  40ea54:	ldr	x8, [x19, #2576]
  40ea58:	cbnz	x8, 40ea64 <ferror@plt+0xaa84>
  40ea5c:	bl	40e4c4 <ferror@plt+0xa4e4>
  40ea60:	str	x0, [x19, #2576]
  40ea64:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40ea68:	add	x0, x0, #0xa08
  40ea6c:	bl	42fda8 <ferror@plt+0x2bdc8>
  40ea70:	ldr	x0, [x19, #2576]
  40ea74:	cbz	x0, 40eab4 <ferror@plt+0xaad4>
  40ea78:	dmb	ish
  40ea7c:	mov	x8, x0
  40ea80:	ldr	w9, [x8, #48]!
  40ea84:	cmp	w9, #0x1
  40ea88:	b.lt	40eaa8 <ferror@plt+0xaac8>  // b.tstop
  40ea8c:	ldaxr	w9, [x8]
  40ea90:	add	w9, w9, #0x1
  40ea94:	stlxr	w10, w9, [x8]
  40ea98:	cbnz	w10, 40ea8c <ferror@plt+0xaaac>
  40ea9c:	ldr	x19, [sp, #16]
  40eaa0:	ldp	x29, x30, [sp], #32
  40eaa4:	ret
  40eaa8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40eaac:	add	x2, x2, #0x551
  40eab0:	b	40eabc <ferror@plt+0xaadc>
  40eab4:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40eab8:	add	x2, x2, #0x728
  40eabc:	adrp	x0, 445000 <ferror@plt+0x41020>
  40eac0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40eac4:	add	x0, x0, #0x2f
  40eac8:	add	x1, x1, #0x520
  40eacc:	bl	415310 <ferror@plt+0x11330>
  40ead0:	mov	x0, xzr
  40ead4:	b	40ea9c <ferror@plt+0xaabc>
  40ead8:	stp	x29, x30, [sp, #-32]!
  40eadc:	stp	x20, x19, [sp, #16]
  40eae0:	mov	x29, sp
  40eae4:	cbz	x0, 40eb3c <ferror@plt+0xab5c>
  40eae8:	cmp	w1, #0x5f
  40eaec:	b.ls	40eb58 <ferror@plt+0xab78>  // b.plast
  40eaf0:	mov	x20, x0
  40eaf4:	mov	w0, w1
  40eaf8:	bl	4141b0 <ferror@plt+0x101d0>
  40eafc:	mov	x19, x0
  40eb00:	mov	w0, #0x20                  	// #32
  40eb04:	bl	41de3c <ferror@plt+0x19e5c>
  40eb08:	adrp	x8, 43f000 <ferror@plt+0x3b020>
  40eb0c:	ldr	d0, [x8, #1304]
  40eb10:	mov	w8, #0x1                   	// #1
  40eb14:	mov	x9, #0xffffffffffffffff    	// #-1
  40eb18:	str	x0, [x19, #88]
  40eb1c:	str	x20, [x19, #16]
  40eb20:	str	w8, [x19, #24]
  40eb24:	str	d0, [x19, #40]
  40eb28:	str	x9, [x0, #16]
  40eb2c:	mov	x0, x19
  40eb30:	ldp	x20, x19, [sp, #16]
  40eb34:	ldp	x29, x30, [sp], #32
  40eb38:	ret
  40eb3c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40eb40:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40eb44:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40eb48:	add	x0, x0, #0x2f
  40eb4c:	add	x1, x1, #0x64b
  40eb50:	add	x2, x2, #0x678
  40eb54:	b	40eb70 <ferror@plt+0xab90>
  40eb58:	adrp	x0, 445000 <ferror@plt+0x41020>
  40eb5c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40eb60:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40eb64:	add	x0, x0, #0x2f
  40eb68:	add	x1, x1, #0x64b
  40eb6c:	add	x2, x2, #0x68d
  40eb70:	bl	415310 <ferror@plt+0x11330>
  40eb74:	mov	x19, xzr
  40eb78:	b	40eb2c <ferror@plt+0xab4c>
  40eb7c:	stp	x29, x30, [sp, #-32]!
  40eb80:	stp	x20, x19, [sp, #16]
  40eb84:	ldr	x8, [x0, #32]
  40eb88:	mov	x29, sp
  40eb8c:	cbnz	x8, 40ec08 <ferror@plt+0xac28>
  40eb90:	ldrb	w8, [x0, #44]
  40eb94:	mov	x19, x0
  40eb98:	tbz	w8, #0, 40ec24 <ferror@plt+0xac44>
  40eb9c:	mov	x20, x1
  40eba0:	cbnz	x1, 40ebd4 <ferror@plt+0xabf4>
  40eba4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40eba8:	add	x0, x0, #0xa08
  40ebac:	bl	42fcfc <ferror@plt+0x2bd1c>
  40ebb0:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  40ebb4:	ldr	x8, [x20, #2576]
  40ebb8:	cbnz	x8, 40ebc4 <ferror@plt+0xabe4>
  40ebbc:	bl	40e4c4 <ferror@plt+0xa4e4>
  40ebc0:	str	x0, [x20, #2576]
  40ebc4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  40ebc8:	add	x0, x0, #0xa08
  40ebcc:	bl	42fda8 <ferror@plt+0x2bdc8>
  40ebd0:	ldr	x20, [x20, #2576]
  40ebd4:	mov	x0, x20
  40ebd8:	bl	42fcfc <ferror@plt+0x2bd1c>
  40ebdc:	mov	w2, #0x1                   	// #1
  40ebe0:	mov	x0, x19
  40ebe4:	mov	x1, x20
  40ebe8:	bl	40ec48 <ferror@plt+0xac68>
  40ebec:	mov	w19, w0
  40ebf0:	mov	x0, x20
  40ebf4:	bl	42fda8 <ferror@plt+0x2bdc8>
  40ebf8:	mov	w0, w19
  40ebfc:	ldp	x20, x19, [sp, #16]
  40ec00:	ldp	x29, x30, [sp], #32
  40ec04:	ret
  40ec08:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ec0c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40ec10:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40ec14:	add	x0, x0, #0x2f
  40ec18:	add	x1, x1, #0x6ad
  40ec1c:	add	x2, x2, #0x875
  40ec20:	b	40ec3c <ferror@plt+0xac5c>
  40ec24:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ec28:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40ec2c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40ec30:	add	x0, x0, #0x2f
  40ec34:	add	x1, x1, #0x6ad
  40ec38:	add	x2, x2, #0x781
  40ec3c:	bl	415310 <ferror@plt+0x11330>
  40ec40:	mov	w0, wzr
  40ec44:	b	40ebfc <ferror@plt+0xac1c>
  40ec48:	stp	x29, x30, [sp, #-96]!
  40ec4c:	stp	x26, x25, [sp, #32]
  40ec50:	stp	x24, x23, [sp, #48]
  40ec54:	stp	x22, x21, [sp, #64]
  40ec58:	stp	x20, x19, [sp, #80]
  40ec5c:	str	x1, [x0, #32]
  40ec60:	ldr	w22, [x1, #68]
  40ec64:	ldr	x8, [x1, #72]
  40ec68:	mov	x20, x1
  40ec6c:	mov	x19, x0
  40ec70:	cmn	w22, #0x1
  40ec74:	mov	w21, w2
  40ec78:	str	x27, [sp, #16]
  40ec7c:	mov	x29, sp
  40ec80:	b.eq	40ec94 <ferror@plt+0xacb4>  // b.none
  40ec84:	cbnz	x8, 40ec98 <ferror@plt+0xacb8>
  40ec88:	add	w8, w22, #0x1
  40ec8c:	str	w8, [x20, #68]
  40ec90:	b	40ecc4 <ferror@plt+0xace4>
  40ec94:	cbz	x8, 40eeb0 <ferror@plt+0xaed0>
  40ec98:	bl	41c52c <ferror@plt+0x1854c>
  40ec9c:	cbz	w0, 40ec98 <ferror@plt+0xacb8>
  40eca0:	mov	w22, w0
  40eca4:	ldr	x0, [x20, #72]
  40eca8:	mov	w23, w22
  40ecac:	mov	x1, x23
  40ecb0:	bl	40c644 <ferror@plt+0x8664>
  40ecb4:	cbnz	w0, 40ec98 <ferror@plt+0xacb8>
  40ecb8:	ldr	x0, [x20, #72]
  40ecbc:	mov	x1, x23
  40ecc0:	bl	40c638 <ferror@plt+0x8658>
  40ecc4:	ldr	w8, [x19, #24]
  40ecc8:	mov	x0, x19
  40eccc:	mov	x1, x20
  40ecd0:	str	w22, [x19, #48]
  40ecd4:	add	w8, w8, #0x1
  40ecd8:	str	w8, [x19, #24]
  40ecdc:	bl	413c10 <ferror@plt+0xfc30>
  40ece0:	ldrb	w8, [x19, #44]
  40ece4:	tbnz	w8, #6, 40ee4c <ferror@plt+0xae6c>
  40ece8:	ldr	x22, [x19, #56]
  40ecec:	cbz	x22, 40ed98 <ferror@plt+0xadb8>
  40ecf0:	add	x23, x20, #0x68
  40ecf4:	add	x24, x20, #0x60
  40ecf8:	mov	w25, #0x1                   	// #1
  40ecfc:	b	40ed40 <ferror@plt+0xad60>
  40ed00:	mov	x9, xzr
  40ed04:	mov	x10, x24
  40ed08:	str	x0, [x10]
  40ed0c:	stp	x8, x9, [x0, #8]
  40ed10:	add	x8, x9, #0x8
  40ed14:	cmp	x9, #0x0
  40ed18:	csel	x8, x23, x8, eq  // eq = none
  40ed1c:	str	x0, [x8]
  40ed20:	ldr	w8, [x20, #112]
  40ed24:	ldr	x0, [x20, #136]
  40ed28:	str	w25, [x20, #152]
  40ed2c:	add	w8, w8, #0x1
  40ed30:	str	w8, [x20, #112]
  40ed34:	bl	42eeb0 <ferror@plt+0x2aed0>
  40ed38:	ldr	x22, [x22, #8]
  40ed3c:	cbz	x22, 40ed98 <ferror@plt+0xadb8>
  40ed40:	ldr	w26, [x19, #40]
  40ed44:	ldr	x27, [x22]
  40ed48:	mov	w0, #0x20                  	// #32
  40ed4c:	bl	41d4f8 <ferror@plt+0x19518>
  40ed50:	strh	wzr, [x27, #6]
  40ed54:	str	x27, [x0]
  40ed58:	str	w26, [x0, #24]
  40ed5c:	ldr	x8, [x23]
  40ed60:	cbz	x8, 40ed00 <ferror@plt+0xad20>
  40ed64:	ldr	w9, [x8, #24]
  40ed68:	cmp	w9, w26
  40ed6c:	b.le	40ed8c <ferror@plt+0xadac>
  40ed70:	mov	x9, x8
  40ed74:	ldr	x8, [x8, #8]
  40ed78:	cbz	x8, 40ed04 <ferror@plt+0xad24>
  40ed7c:	ldr	w10, [x8, #24]
  40ed80:	cmp	w10, w26
  40ed84:	b.gt	40ed70 <ferror@plt+0xad90>
  40ed88:	b	40ed90 <ferror@plt+0xadb0>
  40ed8c:	mov	x9, xzr
  40ed90:	add	x10, x8, #0x10
  40ed94:	b	40ed08 <ferror@plt+0xad28>
  40ed98:	ldr	x8, [x19, #88]
  40ed9c:	ldr	x22, [x8, #24]
  40eda0:	cbz	x22, 40ee4c <ferror@plt+0xae6c>
  40eda4:	add	x23, x20, #0x68
  40eda8:	add	x24, x20, #0x60
  40edac:	mov	w25, #0x1                   	// #1
  40edb0:	b	40edf4 <ferror@plt+0xae14>
  40edb4:	mov	x9, xzr
  40edb8:	mov	x10, x24
  40edbc:	str	x0, [x10]
  40edc0:	stp	x8, x9, [x0, #8]
  40edc4:	add	x8, x9, #0x8
  40edc8:	cmp	x9, #0x0
  40edcc:	csel	x8, x23, x8, eq  // eq = none
  40edd0:	str	x0, [x8]
  40edd4:	ldr	w8, [x20, #112]
  40edd8:	ldr	x0, [x20, #136]
  40eddc:	str	w25, [x20, #152]
  40ede0:	add	w8, w8, #0x1
  40ede4:	str	w8, [x20, #112]
  40ede8:	bl	42eeb0 <ferror@plt+0x2aed0>
  40edec:	ldr	x22, [x22, #8]
  40edf0:	cbz	x22, 40ee4c <ferror@plt+0xae6c>
  40edf4:	ldr	w26, [x19, #40]
  40edf8:	ldr	x27, [x22]
  40edfc:	mov	w0, #0x20                  	// #32
  40ee00:	bl	41d4f8 <ferror@plt+0x19518>
  40ee04:	strh	wzr, [x27, #6]
  40ee08:	str	x27, [x0]
  40ee0c:	str	w26, [x0, #24]
  40ee10:	ldr	x8, [x23]
  40ee14:	cbz	x8, 40edb4 <ferror@plt+0xadd4>
  40ee18:	ldr	w9, [x8, #24]
  40ee1c:	cmp	w9, w26
  40ee20:	b.le	40ee40 <ferror@plt+0xae60>
  40ee24:	mov	x9, x8
  40ee28:	ldr	x8, [x8, #8]
  40ee2c:	cbz	x8, 40edb8 <ferror@plt+0xadd8>
  40ee30:	ldr	w10, [x8, #24]
  40ee34:	cmp	w10, w26
  40ee38:	b.gt	40ee24 <ferror@plt+0xae44>
  40ee3c:	b	40ee44 <ferror@plt+0xae64>
  40ee40:	mov	x9, xzr
  40ee44:	add	x10, x8, #0x10
  40ee48:	b	40edbc <ferror@plt+0xaddc>
  40ee4c:	ldr	x8, [x19, #88]
  40ee50:	ldr	x22, [x8]
  40ee54:	cbz	x22, 40ee70 <ferror@plt+0xae90>
  40ee58:	ldr	x0, [x22]
  40ee5c:	mov	x1, x20
  40ee60:	mov	w2, wzr
  40ee64:	bl	40ec48 <ferror@plt+0xac68>
  40ee68:	ldr	x22, [x22, #8]
  40ee6c:	cbnz	x22, 40ee58 <ferror@plt+0xae78>
  40ee70:	cbz	w21, 40ee90 <ferror@plt+0xaeb0>
  40ee74:	ldr	x21, [x20, #24]
  40ee78:	cbz	x21, 40ee90 <ferror@plt+0xaeb0>
  40ee7c:	bl	427f94 <ferror@plt+0x23fb4>
  40ee80:	cmp	x21, x0
  40ee84:	b.eq	40ee90 <ferror@plt+0xaeb0>  // b.none
  40ee88:	ldr	x0, [x20, #136]
  40ee8c:	bl	42eeb0 <ferror@plt+0x2aed0>
  40ee90:	ldr	w0, [x19, #48]
  40ee94:	ldp	x20, x19, [sp, #80]
  40ee98:	ldp	x22, x21, [sp, #64]
  40ee9c:	ldp	x24, x23, [sp, #48]
  40eea0:	ldp	x26, x25, [sp, #32]
  40eea4:	ldr	x27, [sp, #16]
  40eea8:	ldp	x29, x30, [sp], #96
  40eeac:	ret
  40eeb0:	mov	x0, xzr
  40eeb4:	mov	x1, xzr
  40eeb8:	bl	40b878 <ferror@plt+0x7898>
  40eebc:	mov	x24, xzr
  40eec0:	mov	x23, xzr
  40eec4:	add	x22, x20, #0x50
  40eec8:	str	x0, [x20, #72]
  40eecc:	b	40eedc <ferror@plt+0xaefc>
  40eed0:	ldr	x0, [x20, #72]
  40eed4:	ldr	w1, [x24, #48]
  40eed8:	bl	40c638 <ferror@plt+0x8658>
  40eedc:	cbz	x24, 40eee8 <ferror@plt+0xaf08>
  40eee0:	ldr	x24, [x24, #72]
  40eee4:	cbnz	x24, 40eed0 <ferror@plt+0xaef0>
  40eee8:	add	x8, x23, #0x8
  40eeec:	cmp	x23, #0x0
  40eef0:	csel	x8, x22, x8, eq  // eq = none
  40eef4:	ldr	x23, [x8]
  40eef8:	cbz	x23, 40ef08 <ferror@plt+0xaf28>
  40eefc:	ldr	x8, [x23]
  40ef00:	ldr	x24, [x8]
  40ef04:	cbnz	x24, 40eed0 <ferror@plt+0xaef0>
  40ef08:	mov	w22, #0xffffffff            	// #-1
  40ef0c:	b	40ecc4 <ferror@plt+0xace4>
  40ef10:	cbz	x0, 40ef34 <ferror@plt+0xaf54>
  40ef14:	ldr	x1, [x0, #32]
  40ef18:	cbz	x1, 40ef24 <ferror@plt+0xaf44>
  40ef1c:	mov	w2, wzr
  40ef20:	b	40e218 <ferror@plt+0xa238>
  40ef24:	ldr	w8, [x0, #44]
  40ef28:	and	w8, w8, #0xfffffffe
  40ef2c:	str	w8, [x0, #44]
  40ef30:	ret
  40ef34:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ef38:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40ef3c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40ef40:	add	x0, x0, #0x2f
  40ef44:	add	x1, x1, #0x6de
  40ef48:	add	x2, x2, #0x83f
  40ef4c:	b	415310 <ferror@plt+0x11330>
  40ef50:	stp	x29, x30, [sp, #-32]!
  40ef54:	stp	x20, x19, [sp, #16]
  40ef58:	mov	x29, sp
  40ef5c:	cbz	x0, 40ef8c <ferror@plt+0xafac>
  40ef60:	mov	x19, x0
  40ef64:	ldr	x0, [x0, #32]
  40ef68:	cbz	x0, 40efa8 <ferror@plt+0xafc8>
  40ef6c:	bl	42fcfc <ferror@plt+0x2bd1c>
  40ef70:	ldr	x0, [x19, #32]
  40ef74:	ldr	w20, [x19, #48]
  40ef78:	bl	42fda8 <ferror@plt+0x2bdc8>
  40ef7c:	mov	w0, w20
  40ef80:	ldp	x20, x19, [sp, #16]
  40ef84:	ldp	x29, x30, [sp], #32
  40ef88:	ret
  40ef8c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ef90:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40ef94:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40ef98:	add	x0, x0, #0x2f
  40ef9c:	add	x1, x1, #0x6ff
  40efa0:	add	x2, x2, #0x83f
  40efa4:	b	40efc0 <ferror@plt+0xafe0>
  40efa8:	adrp	x0, 445000 <ferror@plt+0x41020>
  40efac:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40efb0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40efb4:	add	x0, x0, #0x2f
  40efb8:	add	x1, x1, #0x6ff
  40efbc:	add	x2, x2, #0x720
  40efc0:	bl	415310 <ferror@plt+0x11330>
  40efc4:	mov	w20, wzr
  40efc8:	b	40ef7c <ferror@plt+0xaf9c>
  40efcc:	stp	x29, x30, [sp, #-32]!
  40efd0:	str	x19, [sp, #16]
  40efd4:	ldr	x19, [x0, #32]
  40efd8:	mov	x29, sp
  40efdc:	cbnz	x19, 40efe8 <ferror@plt+0xb008>
  40efe0:	ldrb	w8, [x0, #44]
  40efe4:	tbz	w8, #0, 40eff8 <ferror@plt+0xb018>
  40efe8:	mov	x0, x19
  40efec:	ldr	x19, [sp, #16]
  40eff0:	ldp	x29, x30, [sp], #32
  40eff4:	ret
  40eff8:	adrp	x0, 445000 <ferror@plt+0x41020>
  40effc:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f000:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f004:	add	x0, x0, #0x2f
  40f008:	add	x1, x1, #0x738
  40f00c:	add	x2, x2, #0x766
  40f010:	bl	415310 <ferror@plt+0x11330>
  40f014:	b	40efe8 <ferror@plt+0xb008>
  40f018:	stp	x29, x30, [sp, #-48]!
  40f01c:	str	x21, [sp, #16]
  40f020:	stp	x20, x19, [sp, #32]
  40f024:	mov	x29, sp
  40f028:	cbz	x0, 40f134 <ferror@plt+0xb154>
  40f02c:	mov	x20, x1
  40f030:	cbz	x1, 40f150 <ferror@plt+0xb170>
  40f034:	ldrb	w8, [x0, #44]
  40f038:	mov	x21, x0
  40f03c:	tbz	w8, #0, 40f16c <ferror@plt+0xb18c>
  40f040:	ldr	x19, [x21, #32]
  40f044:	cbz	x19, 40f0b4 <ferror@plt+0xb0d4>
  40f048:	mov	x0, x19
  40f04c:	bl	42fcfc <ferror@plt+0x2bd1c>
  40f050:	ldr	x0, [x21, #56]
  40f054:	mov	x1, x20
  40f058:	bl	41eec4 <ferror@plt+0x1aee4>
  40f05c:	ldrb	w8, [x21, #44]
  40f060:	str	x0, [x21, #56]
  40f064:	tbnz	w8, #6, 40f120 <ferror@plt+0xb140>
  40f068:	ldr	w21, [x21, #40]
  40f06c:	mov	w0, #0x20                  	// #32
  40f070:	bl	41d4f8 <ferror@plt+0x19518>
  40f074:	strh	wzr, [x20, #6]
  40f078:	str	x20, [x0]
  40f07c:	str	w21, [x0, #24]
  40f080:	mov	x8, x19
  40f084:	ldr	x9, [x8, #104]!
  40f088:	cbz	x9, 40f0d4 <ferror@plt+0xb0f4>
  40f08c:	ldr	w10, [x9, #24]
  40f090:	cmp	w10, w21
  40f094:	b.le	40f0e4 <ferror@plt+0xb104>
  40f098:	mov	x10, x9
  40f09c:	ldr	x9, [x9, #8]
  40f0a0:	cbz	x9, 40f0d8 <ferror@plt+0xb0f8>
  40f0a4:	ldr	w11, [x9, #24]
  40f0a8:	cmp	w11, w21
  40f0ac:	b.gt	40f098 <ferror@plt+0xb0b8>
  40f0b0:	b	40f0e8 <ferror@plt+0xb108>
  40f0b4:	ldr	x0, [x21, #56]
  40f0b8:	mov	x1, x20
  40f0bc:	bl	41eec4 <ferror@plt+0x1aee4>
  40f0c0:	str	x0, [x21, #56]
  40f0c4:	ldp	x20, x19, [sp, #32]
  40f0c8:	ldr	x21, [sp, #16]
  40f0cc:	ldp	x29, x30, [sp], #48
  40f0d0:	ret
  40f0d4:	mov	x10, xzr
  40f0d8:	mov	x9, xzr
  40f0dc:	add	x11, x19, #0x60
  40f0e0:	b	40f0ec <ferror@plt+0xb10c>
  40f0e4:	mov	x10, xzr
  40f0e8:	add	x11, x9, #0x10
  40f0ec:	str	x0, [x11]
  40f0f0:	stp	x9, x10, [x0, #8]
  40f0f4:	add	x9, x10, #0x8
  40f0f8:	cmp	x10, #0x0
  40f0fc:	csel	x8, x8, x9, eq  // eq = none
  40f100:	str	x0, [x8]
  40f104:	ldr	w8, [x19, #112]
  40f108:	ldr	x0, [x19, #136]
  40f10c:	mov	w9, #0x1                   	// #1
  40f110:	str	w9, [x19, #152]
  40f114:	add	w8, w8, #0x1
  40f118:	str	w8, [x19, #112]
  40f11c:	bl	42eeb0 <ferror@plt+0x2aed0>
  40f120:	mov	x0, x19
  40f124:	ldp	x20, x19, [sp, #32]
  40f128:	ldr	x21, [sp, #16]
  40f12c:	ldp	x29, x30, [sp], #48
  40f130:	b	42fda8 <ferror@plt+0x2bdc8>
  40f134:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f138:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f13c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f140:	add	x0, x0, #0x2f
  40f144:	add	x1, x1, #0x79c
  40f148:	add	x2, x2, #0x83f
  40f14c:	b	40f184 <ferror@plt+0xb1a4>
  40f150:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f154:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f158:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f15c:	add	x0, x0, #0x2f
  40f160:	add	x1, x1, #0x79c
  40f164:	add	x2, x2, #0x7c9
  40f168:	b	40f184 <ferror@plt+0xb1a4>
  40f16c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f170:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f174:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f178:	add	x0, x0, #0x2f
  40f17c:	add	x1, x1, #0x79c
  40f180:	add	x2, x2, #0x781
  40f184:	ldp	x20, x19, [sp, #32]
  40f188:	ldr	x21, [sp, #16]
  40f18c:	ldp	x29, x30, [sp], #48
  40f190:	b	415310 <ferror@plt+0x11330>
  40f194:	stp	x29, x30, [sp, #-48]!
  40f198:	str	x21, [sp, #16]
  40f19c:	stp	x20, x19, [sp, #32]
  40f1a0:	mov	x29, sp
  40f1a4:	cbz	x0, 40f28c <ferror@plt+0xb2ac>
  40f1a8:	mov	x20, x1
  40f1ac:	cbz	x1, 40f2a8 <ferror@plt+0xb2c8>
  40f1b0:	ldrb	w8, [x0, #44]
  40f1b4:	mov	x21, x0
  40f1b8:	tbz	w8, #0, 40f2c4 <ferror@plt+0xb2e4>
  40f1bc:	ldr	x19, [x21, #32]
  40f1c0:	cbz	x19, 40f26c <ferror@plt+0xb28c>
  40f1c4:	mov	x0, x19
  40f1c8:	bl	42fcfc <ferror@plt+0x2bd1c>
  40f1cc:	ldr	x0, [x21, #56]
  40f1d0:	mov	x1, x20
  40f1d4:	bl	41f074 <ferror@plt+0x1b094>
  40f1d8:	ldrb	w8, [x21, #44]
  40f1dc:	str	x0, [x21, #56]
  40f1e0:	tbnz	w8, #6, 40f258 <ferror@plt+0xb278>
  40f1e4:	mov	x8, x19
  40f1e8:	ldr	x10, [x8, #96]!
  40f1ec:	mov	x11, xzr
  40f1f0:	cbz	x10, 40f248 <ferror@plt+0xb268>
  40f1f4:	mov	x9, x11
  40f1f8:	ldr	x11, [x10]
  40f1fc:	mov	x1, x10
  40f200:	ldr	x10, [x10, #16]
  40f204:	cmp	x11, x20
  40f208:	mov	x11, x1
  40f20c:	b.ne	40f1f0 <ferror@plt+0xb210>  // b.any
  40f210:	add	x11, x9, #0x10
  40f214:	cmp	x9, #0x0
  40f218:	add	x12, x19, #0x68
  40f21c:	add	x13, x10, #0x8
  40f220:	csel	x8, x8, x11, eq  // eq = none
  40f224:	cmp	x10, #0x0
  40f228:	str	x10, [x8]
  40f22c:	csel	x8, x12, x13, eq  // eq = none
  40f230:	mov	w0, #0x20                  	// #32
  40f234:	str	x9, [x8]
  40f238:	bl	41dec0 <ferror@plt+0x19ee0>
  40f23c:	ldr	w8, [x19, #112]
  40f240:	sub	w8, w8, #0x1
  40f244:	str	w8, [x19, #112]
  40f248:	ldr	x0, [x19, #136]
  40f24c:	mov	w8, #0x1                   	// #1
  40f250:	str	w8, [x19, #152]
  40f254:	bl	42eeb0 <ferror@plt+0x2aed0>
  40f258:	mov	x0, x19
  40f25c:	ldp	x20, x19, [sp, #32]
  40f260:	ldr	x21, [sp, #16]
  40f264:	ldp	x29, x30, [sp], #48
  40f268:	b	42fda8 <ferror@plt+0x2bdc8>
  40f26c:	ldr	x0, [x21, #56]
  40f270:	mov	x1, x20
  40f274:	bl	41f074 <ferror@plt+0x1b094>
  40f278:	str	x0, [x21, #56]
  40f27c:	ldp	x20, x19, [sp, #32]
  40f280:	ldr	x21, [sp, #16]
  40f284:	ldp	x29, x30, [sp], #48
  40f288:	ret
  40f28c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f290:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f294:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f298:	add	x0, x0, #0x2f
  40f29c:	add	x1, x1, #0x7d4
  40f2a0:	add	x2, x2, #0x83f
  40f2a4:	b	40f2dc <ferror@plt+0xb2fc>
  40f2a8:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f2ac:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f2b0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f2b4:	add	x0, x0, #0x2f
  40f2b8:	add	x1, x1, #0x7d4
  40f2bc:	add	x2, x2, #0x7c9
  40f2c0:	b	40f2dc <ferror@plt+0xb2fc>
  40f2c4:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f2c8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f2cc:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f2d0:	add	x0, x0, #0x2f
  40f2d4:	add	x1, x1, #0x7d4
  40f2d8:	add	x2, x2, #0x781
  40f2dc:	ldp	x20, x19, [sp, #32]
  40f2e0:	ldr	x21, [sp, #16]
  40f2e4:	ldp	x29, x30, [sp], #48
  40f2e8:	b	415310 <ferror@plt+0x11330>
  40f2ec:	stp	x29, x30, [sp, #-64]!
  40f2f0:	str	x23, [sp, #16]
  40f2f4:	stp	x22, x21, [sp, #32]
  40f2f8:	stp	x20, x19, [sp, #48]
  40f2fc:	mov	x29, sp
  40f300:	cbz	x0, 40f404 <ferror@plt+0xb424>
  40f304:	mov	x19, x1
  40f308:	cbz	x1, 40f420 <ferror@plt+0xb440>
  40f30c:	ldrb	w8, [x0, #44]
  40f310:	mov	x20, x0
  40f314:	tbz	w8, #0, 40f43c <ferror@plt+0xb45c>
  40f318:	ldrb	w8, [x19, #44]
  40f31c:	tbz	w8, #0, 40f458 <ferror@plt+0xb478>
  40f320:	ldr	x8, [x19, #32]
  40f324:	cbnz	x8, 40f474 <ferror@plt+0xb494>
  40f328:	ldr	x8, [x19, #88]
  40f32c:	ldr	x8, [x8, #8]
  40f330:	cbnz	x8, 40f490 <ferror@plt+0xb4b0>
  40f334:	ldr	x21, [x20, #32]
  40f338:	cbz	x21, 40f374 <ferror@plt+0xb394>
  40f33c:	mov	x0, x21
  40f340:	bl	42fcfc <ferror@plt+0x2bd1c>
  40f344:	ldr	x8, [x20, #88]
  40f348:	ldr	x23, [x19, #32]
  40f34c:	ldr	x22, [x8]
  40f350:	cbz	x23, 40f37c <ferror@plt+0xb39c>
  40f354:	mov	x0, x23
  40f358:	bl	42fcfc <ferror@plt+0x2bd1c>
  40f35c:	ldr	w8, [x19, #24]
  40f360:	mov	x0, x23
  40f364:	add	w8, w8, #0x1
  40f368:	str	w8, [x19, #24]
  40f36c:	bl	42fda8 <ferror@plt+0x2bdc8>
  40f370:	b	40f388 <ferror@plt+0xb3a8>
  40f374:	ldr	x8, [x20, #88]
  40f378:	ldr	x22, [x8]
  40f37c:	ldr	w8, [x19, #24]
  40f380:	add	w8, w8, #0x1
  40f384:	str	w8, [x19, #24]
  40f388:	mov	x0, x22
  40f38c:	mov	x1, x19
  40f390:	bl	41eec4 <ferror@plt+0x1aee4>
  40f394:	ldr	x8, [x20, #88]
  40f398:	mov	x1, xzr
  40f39c:	str	x0, [x8]
  40f3a0:	ldr	x8, [x19, #88]
  40f3a4:	mov	x0, x19
  40f3a8:	str	x20, [x8, #8]
  40f3ac:	ldr	w2, [x20, #40]
  40f3b0:	bl	40f534 <ferror@plt+0xb554>
  40f3b4:	ldrb	w8, [x20, #44]
  40f3b8:	tbz	w8, #6, 40f3c4 <ferror@plt+0xb3e4>
  40f3bc:	mov	x0, x19
  40f3c0:	bl	40f840 <ferror@plt+0xb860>
  40f3c4:	cbz	x21, 40f3f0 <ferror@plt+0xb410>
  40f3c8:	mov	w2, #0x1                   	// #1
  40f3cc:	mov	x0, x19
  40f3d0:	mov	x1, x21
  40f3d4:	bl	40ec48 <ferror@plt+0xac68>
  40f3d8:	mov	x0, x21
  40f3dc:	ldp	x20, x19, [sp, #48]
  40f3e0:	ldp	x22, x21, [sp, #32]
  40f3e4:	ldr	x23, [sp, #16]
  40f3e8:	ldp	x29, x30, [sp], #64
  40f3ec:	b	42fda8 <ferror@plt+0x2bdc8>
  40f3f0:	ldp	x20, x19, [sp, #48]
  40f3f4:	ldp	x22, x21, [sp, #32]
  40f3f8:	ldr	x23, [sp, #16]
  40f3fc:	ldp	x29, x30, [sp], #64
  40f400:	ret
  40f404:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f408:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f40c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f410:	add	x0, x0, #0x2f
  40f414:	add	x1, x1, #0x804
  40f418:	add	x2, x2, #0x83f
  40f41c:	b	40f4a8 <ferror@plt+0xb4c8>
  40f420:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f424:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f428:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f42c:	add	x0, x0, #0x2f
  40f430:	add	x1, x1, #0x804
  40f434:	add	x2, x2, #0x839
  40f438:	b	40f4a8 <ferror@plt+0xb4c8>
  40f43c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f440:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f444:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f448:	add	x0, x0, #0x2f
  40f44c:	add	x1, x1, #0x804
  40f450:	add	x2, x2, #0x781
  40f454:	b	40f4a8 <ferror@plt+0xb4c8>
  40f458:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f45c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f460:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f464:	add	x0, x0, #0x2f
  40f468:	add	x1, x1, #0x804
  40f46c:	add	x2, x2, #0x84e
  40f470:	b	40f4a8 <ferror@plt+0xb4c8>
  40f474:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f478:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f47c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f480:	add	x0, x0, #0x2f
  40f484:	add	x1, x1, #0x804
  40f488:	add	x2, x2, #0x86f
  40f48c:	b	40f4a8 <ferror@plt+0xb4c8>
  40f490:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f494:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f498:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f49c:	add	x0, x0, #0x2f
  40f4a0:	add	x1, x1, #0x804
  40f4a4:	add	x2, x2, #0x88d
  40f4a8:	ldp	x20, x19, [sp, #48]
  40f4ac:	ldp	x22, x21, [sp, #32]
  40f4b0:	ldr	x23, [sp, #16]
  40f4b4:	ldp	x29, x30, [sp], #64
  40f4b8:	b	415310 <ferror@plt+0x11330>
  40f4bc:	stp	x29, x30, [sp, #-32]!
  40f4c0:	stp	x20, x19, [sp, #16]
  40f4c4:	mov	x19, x0
  40f4c8:	mov	x29, sp
  40f4cc:	cbz	x0, 40f514 <ferror@plt+0xb534>
  40f4d0:	ldr	x20, [x19, #32]
  40f4d4:	cbz	x20, 40f4f8 <ferror@plt+0xb518>
  40f4d8:	mov	x0, x20
  40f4dc:	bl	42fcfc <ferror@plt+0x2bd1c>
  40f4e0:	ldr	w8, [x19, #24]
  40f4e4:	mov	x0, x20
  40f4e8:	add	w8, w8, #0x1
  40f4ec:	str	w8, [x19, #24]
  40f4f0:	bl	42fda8 <ferror@plt+0x2bdc8>
  40f4f4:	b	40f504 <ferror@plt+0xb524>
  40f4f8:	ldr	w8, [x19, #24]
  40f4fc:	add	w8, w8, #0x1
  40f500:	str	w8, [x19, #24]
  40f504:	mov	x0, x19
  40f508:	ldp	x20, x19, [sp, #16]
  40f50c:	ldp	x29, x30, [sp], #32
  40f510:	ret
  40f514:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f518:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40f51c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40f520:	add	x0, x0, #0x2f
  40f524:	add	x1, x1, #0xbd1
  40f528:	add	x2, x2, #0x83f
  40f52c:	bl	415310 <ferror@plt+0x11330>
  40f530:	b	40f504 <ferror@plt+0xb524>
  40f534:	stp	x29, x30, [sp, #-80]!
  40f538:	stp	x26, x25, [sp, #16]
  40f53c:	stp	x24, x23, [sp, #32]
  40f540:	stp	x22, x21, [sp, #48]
  40f544:	stp	x20, x19, [sp, #64]
  40f548:	ldr	x8, [x0, #88]
  40f54c:	mov	w19, w2
  40f550:	mov	x21, x0
  40f554:	mov	x20, x1
  40f558:	ldr	x8, [x8, #8]
  40f55c:	mov	x29, sp
  40f560:	cbz	x8, 40f570 <ferror@plt+0xb590>
  40f564:	ldr	w8, [x8, #40]
  40f568:	cmp	w8, w19
  40f56c:	b.ne	40f810 <ferror@plt+0xb830>  // b.any
  40f570:	cbz	x20, 40f6b0 <ferror@plt+0xb6d0>
  40f574:	ldr	x1, [x21, #32]
  40f578:	mov	x0, x21
  40f57c:	bl	413da4 <ferror@plt+0xfdc4>
  40f580:	ldr	x1, [x21, #32]
  40f584:	mov	x0, x21
  40f588:	str	w19, [x21, #40]
  40f58c:	bl	413c10 <ferror@plt+0xfc30>
  40f590:	ldrb	w8, [x21, #44]
  40f594:	tbnz	w8, #6, 40f7d4 <ferror@plt+0xb7f4>
  40f598:	ldr	x22, [x21, #56]
  40f59c:	cbz	x22, 40f6b8 <ferror@plt+0xb6d8>
  40f5a0:	add	x23, x20, #0x60
  40f5a4:	add	x24, x20, #0x68
  40f5a8:	mov	w25, #0x1                   	// #1
  40f5ac:	b	40f5f0 <ferror@plt+0xb610>
  40f5b0:	mov	x9, xzr
  40f5b4:	mov	x10, x23
  40f5b8:	str	x0, [x10]
  40f5bc:	stp	x8, x9, [x0, #8]
  40f5c0:	add	x8, x9, #0x8
  40f5c4:	cmp	x9, #0x0
  40f5c8:	csel	x8, x24, x8, eq  // eq = none
  40f5cc:	str	x0, [x8]
  40f5d0:	ldr	w8, [x20, #112]
  40f5d4:	ldr	x0, [x20, #136]
  40f5d8:	str	w25, [x20, #152]
  40f5dc:	add	w8, w8, #0x1
  40f5e0:	str	w8, [x20, #112]
  40f5e4:	bl	42eeb0 <ferror@plt+0x2aed0>
  40f5e8:	ldr	x22, [x22, #8]
  40f5ec:	cbz	x22, 40f6b8 <ferror@plt+0xb6d8>
  40f5f0:	ldr	x8, [x22]
  40f5f4:	ldr	x10, [x23]
  40f5f8:	mov	x11, xzr
  40f5fc:	cbz	x10, 40f650 <ferror@plt+0xb670>
  40f600:	mov	x9, x11
  40f604:	ldr	x11, [x10]
  40f608:	mov	x1, x10
  40f60c:	ldr	x10, [x10, #16]
  40f610:	cmp	x11, x8
  40f614:	mov	x11, x1
  40f618:	b.ne	40f5fc <ferror@plt+0xb61c>  // b.any
  40f61c:	add	x8, x9, #0x10
  40f620:	cmp	x9, #0x0
  40f624:	add	x11, x10, #0x8
  40f628:	csel	x8, x23, x8, eq  // eq = none
  40f62c:	cmp	x10, #0x0
  40f630:	str	x10, [x8]
  40f634:	csel	x8, x24, x11, eq  // eq = none
  40f638:	mov	w0, #0x20                  	// #32
  40f63c:	str	x9, [x8]
  40f640:	bl	41dec0 <ferror@plt+0x19ee0>
  40f644:	ldr	w8, [x20, #112]
  40f648:	sub	w8, w8, #0x1
  40f64c:	str	w8, [x20, #112]
  40f650:	ldr	x0, [x20, #136]
  40f654:	str	w25, [x20, #152]
  40f658:	bl	42eeb0 <ferror@plt+0x2aed0>
  40f65c:	ldr	x26, [x22]
  40f660:	mov	w0, #0x20                  	// #32
  40f664:	bl	41d4f8 <ferror@plt+0x19518>
  40f668:	strh	wzr, [x26, #6]
  40f66c:	str	x26, [x0]
  40f670:	str	w19, [x0, #24]
  40f674:	ldr	x8, [x20, #104]
  40f678:	cbz	x8, 40f5b0 <ferror@plt+0xb5d0>
  40f67c:	ldr	w9, [x8, #24]
  40f680:	cmp	w9, w19
  40f684:	b.le	40f6a4 <ferror@plt+0xb6c4>
  40f688:	mov	x9, x8
  40f68c:	ldr	x8, [x8, #8]
  40f690:	cbz	x8, 40f5b4 <ferror@plt+0xb5d4>
  40f694:	ldr	w10, [x8, #24]
  40f698:	cmp	w10, w19
  40f69c:	b.gt	40f688 <ferror@plt+0xb6a8>
  40f6a0:	b	40f6a8 <ferror@plt+0xb6c8>
  40f6a4:	mov	x9, xzr
  40f6a8:	add	x10, x8, #0x10
  40f6ac:	b	40f5b8 <ferror@plt+0xb5d8>
  40f6b0:	str	w19, [x21, #40]
  40f6b4:	b	40f7d4 <ferror@plt+0xb7f4>
  40f6b8:	ldr	x8, [x21, #88]
  40f6bc:	ldr	x22, [x8, #24]
  40f6c0:	cbz	x22, 40f7d4 <ferror@plt+0xb7f4>
  40f6c4:	add	x23, x20, #0x60
  40f6c8:	add	x24, x20, #0x68
  40f6cc:	mov	w25, #0x1                   	// #1
  40f6d0:	b	40f714 <ferror@plt+0xb734>
  40f6d4:	mov	x9, xzr
  40f6d8:	mov	x10, x23
  40f6dc:	str	x0, [x10]
  40f6e0:	stp	x8, x9, [x0, #8]
  40f6e4:	add	x8, x9, #0x8
  40f6e8:	cmp	x9, #0x0
  40f6ec:	csel	x8, x24, x8, eq  // eq = none
  40f6f0:	str	x0, [x8]
  40f6f4:	ldr	w8, [x20, #112]
  40f6f8:	ldr	x0, [x20, #136]
  40f6fc:	str	w25, [x20, #152]
  40f700:	add	w8, w8, #0x1
  40f704:	str	w8, [x20, #112]
  40f708:	bl	42eeb0 <ferror@plt+0x2aed0>
  40f70c:	ldr	x22, [x22, #8]
  40f710:	cbz	x22, 40f7d4 <ferror@plt+0xb7f4>
  40f714:	ldr	x8, [x22]
  40f718:	ldr	x10, [x23]
  40f71c:	mov	x11, xzr
  40f720:	cbz	x10, 40f774 <ferror@plt+0xb794>
  40f724:	mov	x9, x11
  40f728:	ldr	x11, [x10]
  40f72c:	mov	x1, x10
  40f730:	ldr	x10, [x10, #16]
  40f734:	cmp	x11, x8
  40f738:	mov	x11, x1
  40f73c:	b.ne	40f720 <ferror@plt+0xb740>  // b.any
  40f740:	add	x8, x9, #0x10
  40f744:	cmp	x9, #0x0
  40f748:	add	x11, x10, #0x8
  40f74c:	csel	x8, x23, x8, eq  // eq = none
  40f750:	cmp	x10, #0x0
  40f754:	str	x10, [x8]
  40f758:	csel	x8, x24, x11, eq  // eq = none
  40f75c:	mov	w0, #0x20                  	// #32
  40f760:	str	x9, [x8]
  40f764:	bl	41dec0 <ferror@plt+0x19ee0>
  40f768:	ldr	w8, [x20, #112]
  40f76c:	sub	w8, w8, #0x1
  40f770:	str	w8, [x20, #112]
  40f774:	ldr	x0, [x20, #136]
  40f778:	str	w25, [x20, #152]
  40f77c:	bl	42eeb0 <ferror@plt+0x2aed0>
  40f780:	ldr	x26, [x22]
  40f784:	mov	w0, #0x20                  	// #32
  40f788:	bl	41d4f8 <ferror@plt+0x19518>
  40f78c:	strh	wzr, [x26, #6]
  40f790:	str	x26, [x0]
  40f794:	str	w19, [x0, #24]
  40f798:	ldr	x8, [x20, #104]
  40f79c:	cbz	x8, 40f6d4 <ferror@plt+0xb6f4>
  40f7a0:	ldr	w9, [x8, #24]
  40f7a4:	cmp	w9, w19
  40f7a8:	b.le	40f7c8 <ferror@plt+0xb7e8>
  40f7ac:	mov	x9, x8
  40f7b0:	ldr	x8, [x8, #8]
  40f7b4:	cbz	x8, 40f6d8 <ferror@plt+0xb6f8>
  40f7b8:	ldr	w10, [x8, #24]
  40f7bc:	cmp	w10, w19
  40f7c0:	b.gt	40f7ac <ferror@plt+0xb7cc>
  40f7c4:	b	40f7cc <ferror@plt+0xb7ec>
  40f7c8:	mov	x9, xzr
  40f7cc:	add	x10, x8, #0x10
  40f7d0:	b	40f6dc <ferror@plt+0xb6fc>
  40f7d4:	ldr	x8, [x21, #88]
  40f7d8:	ldr	x21, [x8]
  40f7dc:	cbz	x21, 40f7f8 <ferror@plt+0xb818>
  40f7e0:	ldr	x0, [x21]
  40f7e4:	mov	x1, x20
  40f7e8:	mov	w2, w19
  40f7ec:	bl	40f534 <ferror@plt+0xb554>
  40f7f0:	ldr	x21, [x21, #8]
  40f7f4:	cbnz	x21, 40f7e0 <ferror@plt+0xb800>
  40f7f8:	ldp	x20, x19, [sp, #64]
  40f7fc:	ldp	x22, x21, [sp, #48]
  40f800:	ldp	x24, x23, [sp, #32]
  40f804:	ldp	x26, x25, [sp, #16]
  40f808:	ldp	x29, x30, [sp], #80
  40f80c:	ret
  40f810:	ldp	x20, x19, [sp, #64]
  40f814:	ldp	x22, x21, [sp, #48]
  40f818:	ldp	x24, x23, [sp, #32]
  40f81c:	ldp	x26, x25, [sp, #16]
  40f820:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f824:	adrp	x1, 440000 <ferror@plt+0x3c020>
  40f828:	adrp	x2, 440000 <ferror@plt+0x3c020>
  40f82c:	add	x0, x0, #0x2f
  40f830:	add	x1, x1, #0x4fd
  40f834:	add	x2, x2, #0x542
  40f838:	ldp	x29, x30, [sp], #80
  40f83c:	b	415310 <ferror@plt+0x11330>
  40f840:	stp	x29, x30, [sp, #-48]!
  40f844:	stp	x22, x21, [sp, #16]
  40f848:	stp	x20, x19, [sp, #32]
  40f84c:	ldr	w8, [x0, #44]
  40f850:	mov	x29, sp
  40f854:	tbnz	w8, #6, 40f9c4 <ferror@plt+0xb9e4>
  40f858:	ldr	x21, [x0, #32]
  40f85c:	mov	x19, x0
  40f860:	orr	w8, w8, #0x40
  40f864:	str	w8, [x0, #44]
  40f868:	cbz	x21, 40f994 <ferror@plt+0xb9b4>
  40f86c:	ldr	x20, [x19, #56]
  40f870:	cbz	x20, 40f8fc <ferror@plt+0xb91c>
  40f874:	mov	w22, #0x1                   	// #1
  40f878:	mov	x8, x21
  40f87c:	ldr	x9, [x20]
  40f880:	ldr	x11, [x8, #96]!
  40f884:	mov	x12, xzr
  40f888:	cbz	x11, 40f8e0 <ferror@plt+0xb900>
  40f88c:	mov	x10, x12
  40f890:	ldr	x12, [x11]
  40f894:	mov	x1, x11
  40f898:	ldr	x11, [x11, #16]
  40f89c:	cmp	x12, x9
  40f8a0:	mov	x12, x1
  40f8a4:	b.ne	40f888 <ferror@plt+0xb8a8>  // b.any
  40f8a8:	add	x9, x10, #0x10
  40f8ac:	cmp	x10, #0x0
  40f8b0:	add	x12, x21, #0x68
  40f8b4:	add	x13, x11, #0x8
  40f8b8:	csel	x8, x8, x9, eq  // eq = none
  40f8bc:	cmp	x11, #0x0
  40f8c0:	str	x11, [x8]
  40f8c4:	csel	x8, x12, x13, eq  // eq = none
  40f8c8:	mov	w0, #0x20                  	// #32
  40f8cc:	str	x10, [x8]
  40f8d0:	bl	41dec0 <ferror@plt+0x19ee0>
  40f8d4:	ldr	w8, [x21, #112]
  40f8d8:	sub	w8, w8, #0x1
  40f8dc:	str	w8, [x21, #112]
  40f8e0:	ldr	x0, [x21, #136]
  40f8e4:	str	w22, [x21, #152]
  40f8e8:	bl	42eeb0 <ferror@plt+0x2aed0>
  40f8ec:	ldr	x20, [x20, #8]
  40f8f0:	cbz	x20, 40f8fc <ferror@plt+0xb91c>
  40f8f4:	ldr	x21, [x19, #32]
  40f8f8:	b	40f878 <ferror@plt+0xb898>
  40f8fc:	ldr	x8, [x19, #88]
  40f900:	ldr	x20, [x8, #24]
  40f904:	cbz	x20, 40f994 <ferror@plt+0xb9b4>
  40f908:	mov	w21, #0x1                   	// #1
  40f90c:	b	40f924 <ferror@plt+0xb944>
  40f910:	ldr	x0, [x22, #136]
  40f914:	str	w21, [x22, #152]
  40f918:	bl	42eeb0 <ferror@plt+0x2aed0>
  40f91c:	ldr	x20, [x20, #8]
  40f920:	cbz	x20, 40f994 <ferror@plt+0xb9b4>
  40f924:	ldr	x22, [x19, #32]
  40f928:	ldr	x9, [x20]
  40f92c:	mov	x12, xzr
  40f930:	mov	x8, x22
  40f934:	ldr	x11, [x8, #96]!
  40f938:	cbz	x11, 40f910 <ferror@plt+0xb930>
  40f93c:	mov	x10, x12
  40f940:	ldr	x12, [x11]
  40f944:	mov	x1, x11
  40f948:	ldr	x11, [x11, #16]
  40f94c:	cmp	x12, x9
  40f950:	mov	x12, x1
  40f954:	b.ne	40f938 <ferror@plt+0xb958>  // b.any
  40f958:	add	x9, x10, #0x10
  40f95c:	cmp	x10, #0x0
  40f960:	add	x12, x22, #0x68
  40f964:	add	x13, x11, #0x8
  40f968:	csel	x8, x8, x9, eq  // eq = none
  40f96c:	cmp	x11, #0x0
  40f970:	str	x11, [x8]
  40f974:	csel	x8, x12, x13, eq  // eq = none
  40f978:	mov	w0, #0x20                  	// #32
  40f97c:	str	x10, [x8]
  40f980:	bl	41dec0 <ferror@plt+0x19ee0>
  40f984:	ldr	w8, [x22, #112]
  40f988:	sub	w8, w8, #0x1
  40f98c:	str	w8, [x22, #112]
  40f990:	b	40f910 <ferror@plt+0xb930>
  40f994:	ldr	x8, [x19, #88]
  40f998:	cbz	x8, 40f9b4 <ferror@plt+0xb9d4>
  40f99c:	ldr	x19, [x8]
  40f9a0:	cbz	x19, 40f9b4 <ferror@plt+0xb9d4>
  40f9a4:	ldr	x0, [x19]
  40f9a8:	bl	40f840 <ferror@plt+0xb860>
  40f9ac:	ldr	x19, [x19, #8]
  40f9b0:	cbnz	x19, 40f9a4 <ferror@plt+0xb9c4>
  40f9b4:	ldp	x20, x19, [sp, #32]
  40f9b8:	ldp	x22, x21, [sp, #16]
  40f9bc:	ldp	x29, x30, [sp], #48
  40f9c0:	ret
  40f9c4:	ldp	x20, x19, [sp, #32]
  40f9c8:	ldp	x22, x21, [sp, #16]
  40f9cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  40f9d0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  40f9d4:	adrp	x2, 440000 <ferror@plt+0x3c020>
  40f9d8:	add	x0, x0, #0x2f
  40f9dc:	add	x1, x1, #0x676
  40f9e0:	add	x2, x2, #0x693
  40f9e4:	ldp	x29, x30, [sp], #48
  40f9e8:	b	415310 <ferror@plt+0x11330>
  40f9ec:	stp	x29, x30, [sp, #-48]!
  40f9f0:	str	x21, [sp, #16]
  40f9f4:	stp	x20, x19, [sp, #32]
  40f9f8:	mov	x29, sp
  40f9fc:	cbz	x0, 40fae4 <ferror@plt+0xbb04>
  40fa00:	mov	x19, x1
  40fa04:	cbz	x1, 40fb00 <ferror@plt+0xbb20>
  40fa08:	ldr	x8, [x19, #88]
  40fa0c:	mov	x21, x0
  40fa10:	ldr	x8, [x8, #8]
  40fa14:	cmp	x8, x0
  40fa18:	b.ne	40fb1c <ferror@plt+0xbb3c>  // b.any
  40fa1c:	ldrb	w8, [x21, #44]
  40fa20:	tbz	w8, #0, 40fb38 <ferror@plt+0xbb58>
  40fa24:	ldrb	w8, [x19, #44]
  40fa28:	tbz	w8, #0, 40fb54 <ferror@plt+0xbb74>
  40fa2c:	ldr	x20, [x21, #32]
  40fa30:	cbz	x20, 40fa98 <ferror@plt+0xbab8>
  40fa34:	mov	x0, x20
  40fa38:	bl	42fcfc <ferror@plt+0x2bd1c>
  40fa3c:	ldr	x8, [x19, #88]
  40fa40:	mov	x1, x19
  40fa44:	ldr	x21, [x8, #8]
  40fa48:	ldr	x8, [x21, #88]
  40fa4c:	ldr	x0, [x8]
  40fa50:	bl	41f074 <ferror@plt+0x1b094>
  40fa54:	ldr	x8, [x21, #88]
  40fa58:	mov	w2, #0x1                   	// #1
  40fa5c:	mov	x1, x20
  40fa60:	str	x0, [x8]
  40fa64:	ldr	x8, [x19, #88]
  40fa68:	mov	x0, x19
  40fa6c:	str	xzr, [x8, #8]
  40fa70:	bl	40e218 <ferror@plt+0xa238>
  40fa74:	mov	w2, #0x1                   	// #1
  40fa78:	mov	x0, x19
  40fa7c:	mov	x1, x20
  40fa80:	bl	41029c <ferror@plt+0xc2bc>
  40fa84:	mov	x0, x20
  40fa88:	ldp	x20, x19, [sp, #32]
  40fa8c:	ldr	x21, [sp, #16]
  40fa90:	ldp	x29, x30, [sp], #48
  40fa94:	b	42fda8 <ferror@plt+0x2bdc8>
  40fa98:	ldr	x8, [x21, #88]
  40fa9c:	mov	x1, x19
  40faa0:	ldr	x0, [x8]
  40faa4:	bl	41f074 <ferror@plt+0x1b094>
  40faa8:	ldr	x8, [x21, #88]
  40faac:	mov	w2, #0x1                   	// #1
  40fab0:	mov	x1, xzr
  40fab4:	str	x0, [x8]
  40fab8:	ldr	x8, [x19, #88]
  40fabc:	mov	x0, x19
  40fac0:	str	xzr, [x8, #8]
  40fac4:	bl	40e218 <ferror@plt+0xa238>
  40fac8:	mov	x0, x19
  40facc:	ldp	x20, x19, [sp, #32]
  40fad0:	ldr	x21, [sp, #16]
  40fad4:	mov	w2, #0x1                   	// #1
  40fad8:	mov	x1, xzr
  40fadc:	ldp	x29, x30, [sp], #48
  40fae0:	b	41029c <ferror@plt+0xc2bc>
  40fae4:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fae8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40faec:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40faf0:	add	x0, x0, #0x2f
  40faf4:	add	x1, x1, #0x8b7
  40faf8:	add	x2, x2, #0x83f
  40fafc:	b	40fb6c <ferror@plt+0xbb8c>
  40fb00:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fb04:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fb08:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fb0c:	add	x0, x0, #0x2f
  40fb10:	add	x1, x1, #0x8b7
  40fb14:	add	x2, x2, #0x839
  40fb18:	b	40fb6c <ferror@plt+0xbb8c>
  40fb1c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fb20:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fb24:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fb28:	add	x0, x0, #0x2f
  40fb2c:	add	x1, x1, #0x8b7
  40fb30:	add	x2, x2, #0x8ef
  40fb34:	b	40fb6c <ferror@plt+0xbb8c>
  40fb38:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fb3c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fb40:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fb44:	add	x0, x0, #0x2f
  40fb48:	add	x1, x1, #0x8b7
  40fb4c:	add	x2, x2, #0x781
  40fb50:	b	40fb6c <ferror@plt+0xbb8c>
  40fb54:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fb58:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fb5c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fb60:	add	x0, x0, #0x2f
  40fb64:	add	x1, x1, #0x8b7
  40fb68:	add	x2, x2, #0x84e
  40fb6c:	ldp	x20, x19, [sp, #32]
  40fb70:	ldr	x21, [sp, #16]
  40fb74:	ldp	x29, x30, [sp], #48
  40fb78:	b	415310 <ferror@plt+0x11330>
  40fb7c:	stp	x29, x30, [sp, #-64]!
  40fb80:	stp	x24, x23, [sp, #16]
  40fb84:	stp	x22, x21, [sp, #32]
  40fb88:	stp	x20, x19, [sp, #48]
  40fb8c:	mov	x29, sp
  40fb90:	cbz	x0, 40fc08 <ferror@plt+0xbc28>
  40fb94:	mov	x19, x2
  40fb98:	mov	x21, x1
  40fb9c:	mov	x20, x0
  40fba0:	cbz	x1, 40fba8 <ferror@plt+0xbbc8>
  40fba4:	cbz	x19, 40fc24 <ferror@plt+0xbc44>
  40fba8:	ldr	x23, [x20, #32]
  40fbac:	cbz	x23, 40fbe8 <ferror@plt+0xbc08>
  40fbb0:	mov	x0, x23
  40fbb4:	bl	42fcfc <ferror@plt+0x2bd1c>
  40fbb8:	ldp	x22, x24, [x20]
  40fbbc:	mov	x0, x23
  40fbc0:	stp	x21, x19, [x20]
  40fbc4:	bl	42fda8 <ferror@plt+0x2bdc8>
  40fbc8:	cbz	x24, 40fbf4 <ferror@plt+0xbc14>
  40fbcc:	ldr	x1, [x24, #8]
  40fbd0:	mov	x0, x22
  40fbd4:	ldp	x20, x19, [sp, #48]
  40fbd8:	ldp	x22, x21, [sp, #32]
  40fbdc:	ldp	x24, x23, [sp, #16]
  40fbe0:	ldp	x29, x30, [sp], #64
  40fbe4:	br	x1
  40fbe8:	ldp	x22, x24, [x20]
  40fbec:	stp	x21, x19, [x20]
  40fbf0:	cbnz	x24, 40fbcc <ferror@plt+0xbbec>
  40fbf4:	ldp	x20, x19, [sp, #48]
  40fbf8:	ldp	x22, x21, [sp, #32]
  40fbfc:	ldp	x24, x23, [sp, #16]
  40fc00:	ldp	x29, x30, [sp], #64
  40fc04:	ret
  40fc08:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fc0c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fc10:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fc14:	add	x0, x0, #0x2f
  40fc18:	add	x1, x1, #0x91b
  40fc1c:	add	x2, x2, #0x83f
  40fc20:	b	40fc3c <ferror@plt+0xbc5c>
  40fc24:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fc28:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fc2c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fc30:	add	x0, x0, #0x2f
  40fc34:	add	x1, x1, #0x91b
  40fc38:	add	x2, x2, #0x96c
  40fc3c:	ldp	x20, x19, [sp, #48]
  40fc40:	ldp	x22, x21, [sp, #32]
  40fc44:	ldp	x24, x23, [sp, #16]
  40fc48:	ldp	x29, x30, [sp], #64
  40fc4c:	b	415310 <ferror@plt+0x11330>
  40fc50:	stp	x29, x30, [sp, #-64]!
  40fc54:	str	x23, [sp, #16]
  40fc58:	stp	x22, x21, [sp, #32]
  40fc5c:	stp	x20, x19, [sp, #48]
  40fc60:	mov	x29, sp
  40fc64:	cbz	x0, 40fd04 <ferror@plt+0xbd24>
  40fc68:	mov	x19, x0
  40fc6c:	mov	w0, #0x20                  	// #32
  40fc70:	mov	x20, x3
  40fc74:	mov	x22, x2
  40fc78:	mov	x23, x1
  40fc7c:	bl	4140ec <ferror@plt+0x1010c>
  40fc80:	mov	w8, #0x1                   	// #1
  40fc84:	stp	x23, x22, [x0, #8]
  40fc88:	str	w8, [x0]
  40fc8c:	str	x20, [x0, #24]
  40fc90:	ldr	x22, [x19, #32]
  40fc94:	mov	x21, x0
  40fc98:	cbz	x22, 40fcdc <ferror@plt+0xbcfc>
  40fc9c:	mov	x0, x22
  40fca0:	bl	42fcfc <ferror@plt+0x2bd1c>
  40fca4:	ldp	x20, x23, [x19]
  40fca8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40fcac:	add	x8, x8, #0x6b0
  40fcb0:	mov	x0, x22
  40fcb4:	stp	x21, x8, [x19]
  40fcb8:	bl	42fda8 <ferror@plt+0x2bdc8>
  40fcbc:	cbz	x23, 40fcf0 <ferror@plt+0xbd10>
  40fcc0:	ldr	x1, [x23, #8]
  40fcc4:	mov	x0, x20
  40fcc8:	ldp	x20, x19, [sp, #48]
  40fccc:	ldp	x22, x21, [sp, #32]
  40fcd0:	ldr	x23, [sp, #16]
  40fcd4:	ldp	x29, x30, [sp], #64
  40fcd8:	br	x1
  40fcdc:	ldp	x20, x23, [x19]
  40fce0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  40fce4:	add	x8, x8, #0x6b0
  40fce8:	stp	x21, x8, [x19]
  40fcec:	cbnz	x23, 40fcc0 <ferror@plt+0xbce0>
  40fcf0:	ldp	x20, x19, [sp, #48]
  40fcf4:	ldp	x22, x21, [sp, #32]
  40fcf8:	ldr	x23, [sp, #16]
  40fcfc:	ldp	x29, x30, [sp], #64
  40fd00:	ret
  40fd04:	ldp	x20, x19, [sp, #48]
  40fd08:	ldp	x22, x21, [sp, #32]
  40fd0c:	ldr	x23, [sp, #16]
  40fd10:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fd14:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fd18:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fd1c:	add	x0, x0, #0x2f
  40fd20:	add	x1, x1, #0x99c
  40fd24:	add	x2, x2, #0x83f
  40fd28:	ldp	x29, x30, [sp], #64
  40fd2c:	b	415310 <ferror@plt+0x11330>
  40fd30:	cbz	x0, 40fd50 <ferror@plt+0xbd70>
  40fd34:	ldr	x8, [x0, #32]
  40fd38:	cbnz	x8, 40fd6c <ferror@plt+0xbd8c>
  40fd3c:	ldr	w8, [x0, #24]
  40fd40:	cbz	w8, 40fd88 <ferror@plt+0xbda8>
  40fd44:	cbz	x1, 40fda4 <ferror@plt+0xbdc4>
  40fd48:	str	x1, [x0, #16]
  40fd4c:	ret
  40fd50:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fd54:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fd58:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fd5c:	add	x0, x0, #0x2f
  40fd60:	add	x1, x1, #0x9e9
  40fd64:	add	x2, x2, #0x83f
  40fd68:	b	415310 <ferror@plt+0x11330>
  40fd6c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fd70:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fd74:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fd78:	add	x0, x0, #0x2f
  40fd7c:	add	x1, x1, #0x9e9
  40fd80:	add	x2, x2, #0x875
  40fd84:	b	415310 <ferror@plt+0x11330>
  40fd88:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fd8c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fd90:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fd94:	add	x0, x0, #0x2f
  40fd98:	add	x1, x1, #0x9e9
  40fd9c:	add	x2, x2, #0xa1c
  40fda0:	b	415310 <ferror@plt+0x11330>
  40fda4:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fda8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fdac:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fdb0:	add	x0, x0, #0x2f
  40fdb4:	add	x1, x1, #0x9e9
  40fdb8:	add	x2, x2, #0x67f
  40fdbc:	b	415310 <ferror@plt+0x11330>
  40fdc0:	stp	x29, x30, [sp, #-48]!
  40fdc4:	str	x21, [sp, #16]
  40fdc8:	stp	x20, x19, [sp, #32]
  40fdcc:	mov	x29, sp
  40fdd0:	cbz	x0, 40fe2c <ferror@plt+0xbe4c>
  40fdd4:	ldr	x21, [x0, #32]
  40fdd8:	mov	w20, w1
  40fddc:	mov	x19, x0
  40fde0:	cbz	x21, 40fe10 <ferror@plt+0xbe30>
  40fde4:	mov	x0, x21
  40fde8:	bl	42fcfc <ferror@plt+0x2bd1c>
  40fdec:	mov	x0, x19
  40fdf0:	mov	x1, x21
  40fdf4:	mov	w2, w20
  40fdf8:	bl	40f534 <ferror@plt+0xb554>
  40fdfc:	ldr	x0, [x19, #32]
  40fe00:	ldp	x20, x19, [sp, #32]
  40fe04:	ldr	x21, [sp, #16]
  40fe08:	ldp	x29, x30, [sp], #48
  40fe0c:	b	42fda8 <ferror@plt+0x2bdc8>
  40fe10:	mov	x0, x19
  40fe14:	mov	w2, w20
  40fe18:	ldp	x20, x19, [sp, #32]
  40fe1c:	ldr	x21, [sp, #16]
  40fe20:	mov	x1, xzr
  40fe24:	ldp	x29, x30, [sp], #48
  40fe28:	b	40f534 <ferror@plt+0xb554>
  40fe2c:	ldp	x20, x19, [sp, #32]
  40fe30:	ldr	x21, [sp, #16]
  40fe34:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fe38:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fe3c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fe40:	add	x0, x0, #0x2f
  40fe44:	add	x1, x1, #0xa32
  40fe48:	add	x2, x2, #0x83f
  40fe4c:	ldp	x29, x30, [sp], #48
  40fe50:	b	415310 <ferror@plt+0x11330>
  40fe54:	stp	x29, x30, [sp, #-16]!
  40fe58:	mov	x29, sp
  40fe5c:	cbz	x0, 40fe6c <ferror@plt+0xbe8c>
  40fe60:	ldr	w0, [x0, #40]
  40fe64:	ldp	x29, x30, [sp], #16
  40fe68:	ret
  40fe6c:	adrp	x0, 445000 <ferror@plt+0x41020>
  40fe70:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40fe74:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40fe78:	add	x0, x0, #0x2f
  40fe7c:	add	x1, x1, #0xa5e
  40fe80:	add	x2, x2, #0x83f
  40fe84:	bl	415310 <ferror@plt+0x11330>
  40fe88:	mov	w0, wzr
  40fe8c:	ldp	x29, x30, [sp], #16
  40fe90:	ret
  40fe94:	stp	x29, x30, [sp, #-48]!
  40fe98:	str	x21, [sp, #16]
  40fe9c:	stp	x20, x19, [sp, #32]
  40fea0:	mov	x29, sp
  40fea4:	cbz	x0, 40ff18 <ferror@plt+0xbf38>
  40fea8:	ldr	w8, [x0, #24]
  40feac:	mov	x20, x0
  40feb0:	cbz	w8, 40ff34 <ferror@plt+0xbf54>
  40feb4:	ldr	x8, [x20, #88]
  40feb8:	mov	x19, x1
  40febc:	ldr	x9, [x8, #16]
  40fec0:	cmp	x9, x1
  40fec4:	b.eq	40ff08 <ferror@plt+0xbf28>  // b.none
  40fec8:	ldr	x21, [x20, #32]
  40fecc:	cbz	x21, 40ff04 <ferror@plt+0xbf24>
  40fed0:	mov	x0, x21
  40fed4:	bl	42fcfc <ferror@plt+0x2bd1c>
  40fed8:	ldr	x8, [x20, #88]
  40fedc:	str	x19, [x8, #16]
  40fee0:	ldrb	w8, [x20, #44]
  40fee4:	tbnz	w8, #6, 40fef0 <ferror@plt+0xbf10>
  40fee8:	ldr	x0, [x21, #136]
  40feec:	bl	42eeb0 <ferror@plt+0x2aed0>
  40fef0:	mov	x0, x21
  40fef4:	ldp	x20, x19, [sp, #32]
  40fef8:	ldr	x21, [sp, #16]
  40fefc:	ldp	x29, x30, [sp], #48
  40ff00:	b	42fda8 <ferror@plt+0x2bdc8>
  40ff04:	str	x19, [x8, #16]
  40ff08:	ldp	x20, x19, [sp, #32]
  40ff0c:	ldr	x21, [sp, #16]
  40ff10:	ldp	x29, x30, [sp], #48
  40ff14:	ret
  40ff18:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ff1c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40ff20:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40ff24:	add	x0, x0, #0x2f
  40ff28:	add	x1, x1, #0xa84
  40ff2c:	add	x2, x2, #0x83f
  40ff30:	b	40ff4c <ferror@plt+0xbf6c>
  40ff34:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ff38:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40ff3c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40ff40:	add	x0, x0, #0x2f
  40ff44:	add	x1, x1, #0xa84
  40ff48:	add	x2, x2, #0xa1c
  40ff4c:	ldp	x20, x19, [sp, #32]
  40ff50:	ldr	x21, [sp, #16]
  40ff54:	ldp	x29, x30, [sp], #48
  40ff58:	b	415310 <ferror@plt+0x11330>
  40ff5c:	stp	x29, x30, [sp, #-16]!
  40ff60:	mov	x29, sp
  40ff64:	cbz	x0, 40ff78 <ferror@plt+0xbf98>
  40ff68:	ldr	x8, [x0, #88]
  40ff6c:	ldr	x0, [x8, #16]
  40ff70:	ldp	x29, x30, [sp], #16
  40ff74:	ret
  40ff78:	adrp	x0, 445000 <ferror@plt+0x41020>
  40ff7c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  40ff80:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  40ff84:	add	x0, x0, #0x2f
  40ff88:	add	x1, x1, #0xab4
  40ff8c:	add	x2, x2, #0x83f
  40ff90:	bl	415310 <ferror@plt+0x11330>
  40ff94:	mov	x0, #0xffffffffffffffff    	// #-1
  40ff98:	ldp	x29, x30, [sp], #16
  40ff9c:	ret
  40ffa0:	stp	x29, x30, [sp, #-48]!
  40ffa4:	str	x21, [sp, #16]
  40ffa8:	stp	x20, x19, [sp, #32]
  40ffac:	mov	x29, sp
  40ffb0:	cbz	x0, 410020 <ferror@plt+0xc040>
  40ffb4:	ldr	x21, [x0, #32]
  40ffb8:	mov	w20, w1
  40ffbc:	mov	x19, x0
  40ffc0:	cbz	x21, 40fff8 <ferror@plt+0xc018>
  40ffc4:	mov	x0, x21
  40ffc8:	bl	42fcfc <ferror@plt+0x2bd1c>
  40ffcc:	ldr	w8, [x19, #44]
  40ffd0:	cmp	w20, #0x0
  40ffd4:	mov	x0, x21
  40ffd8:	ldr	x21, [sp, #16]
  40ffdc:	and	w9, w8, #0xffffffdf
  40ffe0:	orr	w8, w8, #0x20
  40ffe4:	csel	w8, w9, w8, eq  // eq = none
  40ffe8:	str	w8, [x19, #44]
  40ffec:	ldp	x20, x19, [sp, #32]
  40fff0:	ldp	x29, x30, [sp], #48
  40fff4:	b	42fda8 <ferror@plt+0x2bdc8>
  40fff8:	ldr	w8, [x19, #44]
  40fffc:	cmp	w20, #0x0
  410000:	ldr	x21, [sp, #16]
  410004:	and	w9, w8, #0xffffffdf
  410008:	orr	w8, w8, #0x20
  41000c:	csel	w8, w9, w8, eq  // eq = none
  410010:	str	w8, [x19, #44]
  410014:	ldp	x20, x19, [sp, #32]
  410018:	ldp	x29, x30, [sp], #48
  41001c:	ret
  410020:	ldp	x20, x19, [sp, #32]
  410024:	ldr	x21, [sp, #16]
  410028:	adrp	x0, 445000 <ferror@plt+0x41020>
  41002c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410030:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410034:	add	x0, x0, #0x2f
  410038:	add	x1, x1, #0xade
  41003c:	add	x2, x2, #0x83f
  410040:	ldp	x29, x30, [sp], #48
  410044:	b	415310 <ferror@plt+0x11330>
  410048:	stp	x29, x30, [sp, #-16]!
  41004c:	mov	x29, sp
  410050:	cbz	x0, 410064 <ferror@plt+0xc084>
  410054:	ldr	w8, [x0, #44]
  410058:	ubfx	w0, w8, #5, #1
  41005c:	ldp	x29, x30, [sp], #16
  410060:	ret
  410064:	adrp	x0, 445000 <ferror@plt+0x41020>
  410068:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  41006c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410070:	add	x0, x0, #0x2f
  410074:	add	x1, x1, #0xb11
  410078:	add	x2, x2, #0x83f
  41007c:	bl	415310 <ferror@plt+0x11330>
  410080:	mov	w0, wzr
  410084:	ldp	x29, x30, [sp], #16
  410088:	ret
  41008c:	cbz	x0, 4100c4 <ferror@plt+0xc0e4>
  410090:	stp	x29, x30, [sp, #-32]!
  410094:	stp	x20, x19, [sp, #16]
  410098:	mov	x19, x0
  41009c:	ldr	x0, [x0, #80]
  4100a0:	mov	x29, sp
  4100a4:	mov	x20, x1
  4100a8:	bl	414260 <ferror@plt+0x10280>
  4100ac:	mov	x0, x20
  4100b0:	bl	41f868 <ferror@plt+0x1b888>
  4100b4:	str	x0, [x19, #80]
  4100b8:	ldp	x20, x19, [sp, #16]
  4100bc:	ldp	x29, x30, [sp], #32
  4100c0:	ret
  4100c4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4100c8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4100cc:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4100d0:	add	x0, x0, #0x2f
  4100d4:	add	x1, x1, #0xb3e
  4100d8:	add	x2, x2, #0x83f
  4100dc:	b	415310 <ferror@plt+0x11330>
  4100e0:	stp	x29, x30, [sp, #-16]!
  4100e4:	mov	x29, sp
  4100e8:	cbz	x0, 4100f8 <ferror@plt+0xc118>
  4100ec:	ldr	x0, [x0, #80]
  4100f0:	ldp	x29, x30, [sp], #16
  4100f4:	ret
  4100f8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4100fc:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410100:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410104:	add	x0, x0, #0x2f
  410108:	add	x1, x1, #0xb6e
  41010c:	add	x2, x2, #0x83f
  410110:	bl	415310 <ferror@plt+0x11330>
  410114:	mov	x0, xzr
  410118:	ldp	x29, x30, [sp], #16
  41011c:	ret
  410120:	cbz	w0, 410168 <ferror@plt+0xc188>
  410124:	stp	x29, x30, [sp, #-32]!
  410128:	stp	x20, x19, [sp, #16]
  41012c:	mov	x19, x1
  410130:	mov	w1, w0
  410134:	mov	x0, xzr
  410138:	mov	x29, sp
  41013c:	bl	410184 <ferror@plt+0xc1a4>
  410140:	cbz	x0, 41015c <ferror@plt+0xc17c>
  410144:	mov	x20, x0
  410148:	ldr	x0, [x0, #80]
  41014c:	bl	414260 <ferror@plt+0x10280>
  410150:	mov	x0, x19
  410154:	bl	41f868 <ferror@plt+0x1b888>
  410158:	str	x0, [x20, #80]
  41015c:	ldp	x20, x19, [sp, #16]
  410160:	ldp	x29, x30, [sp], #32
  410164:	ret
  410168:	adrp	x0, 445000 <ferror@plt+0x41020>
  41016c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410170:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410174:	add	x0, x0, #0x2f
  410178:	add	x1, x1, #0xb97
  41017c:	add	x2, x2, #0xbc9
  410180:	b	415310 <ferror@plt+0x11330>
  410184:	stp	x29, x30, [sp, #-48]!
  410188:	str	x21, [sp, #16]
  41018c:	stp	x20, x19, [sp, #32]
  410190:	mov	x29, sp
  410194:	cbz	w1, 41024c <ferror@plt+0xc26c>
  410198:	mov	w19, w1
  41019c:	mov	x20, x0
  4101a0:	cbnz	x0, 4101d4 <ferror@plt+0xc1f4>
  4101a4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4101a8:	add	x0, x0, #0xa08
  4101ac:	bl	42fcfc <ferror@plt+0x2bd1c>
  4101b0:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  4101b4:	ldr	x8, [x20, #2576]
  4101b8:	cbnz	x8, 4101c4 <ferror@plt+0xc1e4>
  4101bc:	bl	40e4c4 <ferror@plt+0xa4e4>
  4101c0:	str	x0, [x20, #2576]
  4101c4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4101c8:	add	x0, x0, #0xa08
  4101cc:	bl	42fda8 <ferror@plt+0x2bdc8>
  4101d0:	ldr	x20, [x20, #2576]
  4101d4:	mov	x0, x20
  4101d8:	bl	42fcfc <ferror@plt+0x2bd1c>
  4101dc:	mov	x21, xzr
  4101e0:	mov	x9, xzr
  4101e4:	add	x8, x20, #0x50
  4101e8:	cbz	x21, 4101f4 <ferror@plt+0xc214>
  4101ec:	ldr	x21, [x21, #72]
  4101f0:	cbnz	x21, 410214 <ferror@plt+0xc234>
  4101f4:	add	x10, x9, #0x8
  4101f8:	cmp	x9, #0x0
  4101fc:	csel	x9, x8, x10, eq  // eq = none
  410200:	ldr	x9, [x9]
  410204:	cbz	x9, 41022c <ferror@plt+0xc24c>
  410208:	ldr	x10, [x9]
  41020c:	ldr	x21, [x10]
  410210:	cbz	x21, 410230 <ferror@plt+0xc250>
  410214:	ldrb	w10, [x21, #44]
  410218:	tbz	w10, #0, 4101e8 <ferror@plt+0xc208>
  41021c:	ldr	w10, [x21, #48]
  410220:	cmp	w10, w19
  410224:	b.ne	4101e8 <ferror@plt+0xc208>  // b.any
  410228:	b	410230 <ferror@plt+0xc250>
  41022c:	mov	x21, xzr
  410230:	mov	x0, x20
  410234:	bl	42fda8 <ferror@plt+0x2bdc8>
  410238:	mov	x0, x21
  41023c:	ldp	x20, x19, [sp, #32]
  410240:	ldr	x21, [sp, #16]
  410244:	ldp	x29, x30, [sp], #48
  410248:	ret
  41024c:	adrp	x0, 445000 <ferror@plt+0x41020>
  410250:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410254:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410258:	add	x0, x0, #0x2f
  41025c:	add	x1, x1, #0xc11
  410260:	add	x2, x2, #0xc52
  410264:	bl	415310 <ferror@plt+0x11330>
  410268:	mov	x21, xzr
  41026c:	b	410238 <ferror@plt+0xc258>
  410270:	cbz	x0, 410280 <ferror@plt+0xc2a0>
  410274:	ldr	x1, [x0, #32]
  410278:	mov	w2, wzr
  41027c:	b	41029c <ferror@plt+0xc2bc>
  410280:	adrp	x0, 445000 <ferror@plt+0x41020>
  410284:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410288:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  41028c:	add	x0, x0, #0x2f
  410290:	add	x1, x1, #0xbf2
  410294:	add	x2, x2, #0x83f
  410298:	b	415310 <ferror@plt+0x11330>
  41029c:	stp	x29, x30, [sp, #-80]!
  4102a0:	str	x25, [sp, #16]
  4102a4:	stp	x24, x23, [sp, #32]
  4102a8:	stp	x22, x21, [sp, #48]
  4102ac:	stp	x20, x19, [sp, #64]
  4102b0:	mov	x29, sp
  4102b4:	cbz	x0, 410434 <ferror@plt+0xc454>
  4102b8:	cmp	w2, #0x0
  4102bc:	cset	w8, eq  // eq = none
  4102c0:	cmp	x1, #0x0
  4102c4:	cset	w9, ne  // ne = any
  4102c8:	and	w24, w9, w8
  4102cc:	mov	w20, w2
  4102d0:	mov	x19, x1
  4102d4:	mov	x22, x0
  4102d8:	cmp	w24, #0x1
  4102dc:	b.ne	4102e8 <ferror@plt+0xc308>  // b.any
  4102e0:	mov	x0, x19
  4102e4:	bl	42fcfc <ferror@plt+0x2bd1c>
  4102e8:	ldr	w8, [x22, #24]
  4102ec:	subs	w8, w8, #0x1
  4102f0:	str	w8, [x22, #24]
  4102f4:	b.eq	410344 <ferror@plt+0xc364>  // b.none
  4102f8:	mov	x25, xzr
  4102fc:	mov	x21, xzr
  410300:	cbz	w24, 41030c <ferror@plt+0xc32c>
  410304:	mov	x0, x19
  410308:	bl	42fda8 <ferror@plt+0x2bdc8>
  41030c:	cbz	x25, 4103a4 <ferror@plt+0xc3c4>
  410310:	cbz	w20, 4103bc <ferror@plt+0xc3dc>
  410314:	mov	x0, x19
  410318:	bl	42fda8 <ferror@plt+0x2bdc8>
  41031c:	ldr	x8, [x25, #8]
  410320:	mov	x0, x21
  410324:	blr	x8
  410328:	mov	x0, x19
  41032c:	ldp	x20, x19, [sp, #64]
  410330:	ldp	x22, x21, [sp, #48]
  410334:	ldp	x24, x23, [sp, #32]
  410338:	ldr	x25, [sp, #16]
  41033c:	ldp	x29, x30, [sp], #80
  410340:	b	42fcfc <ferror@plt+0x2bd1c>
  410344:	ldp	x21, x25, [x22]
  410348:	stp	xzr, xzr, [x22]
  41034c:	cbz	x19, 410370 <ferror@plt+0xc390>
  410350:	ldrb	w8, [x22, #44]
  410354:	tbz	w8, #0, 410364 <ferror@plt+0xc384>
  410358:	adrp	x0, 440000 <ferror@plt+0x3c020>
  41035c:	add	x0, x0, #0x62c
  410360:	bl	41136c <ferror@plt+0xd38c>
  410364:	mov	x0, x22
  410368:	mov	x1, x19
  41036c:	bl	413da4 <ferror@plt+0xfdc4>
  410370:	ldr	x8, [x22, #16]
  410374:	ldr	x8, [x8, #24]
  410378:	cbz	x8, 4103e4 <ferror@plt+0xc404>
  41037c:	cbz	x19, 4103dc <ferror@plt+0xc3fc>
  410380:	mov	x0, x19
  410384:	bl	42fda8 <ferror@plt+0x2bdc8>
  410388:	ldr	x8, [x22, #16]
  41038c:	mov	x0, x22
  410390:	ldr	x8, [x8, #24]
  410394:	blr	x8
  410398:	mov	x0, x19
  41039c:	bl	42fcfc <ferror@plt+0x2bd1c>
  4103a0:	b	4103e4 <ferror@plt+0xc404>
  4103a4:	ldp	x20, x19, [sp, #64]
  4103a8:	ldp	x22, x21, [sp, #48]
  4103ac:	ldp	x24, x23, [sp, #32]
  4103b0:	ldr	x25, [sp, #16]
  4103b4:	ldp	x29, x30, [sp], #80
  4103b8:	ret
  4103bc:	ldr	x1, [x25, #8]
  4103c0:	mov	x0, x21
  4103c4:	ldp	x20, x19, [sp, #64]
  4103c8:	ldp	x22, x21, [sp, #48]
  4103cc:	ldp	x24, x23, [sp, #32]
  4103d0:	ldr	x25, [sp, #16]
  4103d4:	ldp	x29, x30, [sp], #80
  4103d8:	br	x1
  4103dc:	mov	x0, x22
  4103e0:	blr	x8
  4103e4:	ldr	x0, [x22, #80]
  4103e8:	bl	414260 <ferror@plt+0x10280>
  4103ec:	ldr	x0, [x22, #56]
  4103f0:	adrp	x23, 414000 <ferror@plt+0x10020>
  4103f4:	add	x23, x23, #0x260
  4103f8:	str	xzr, [x22, #80]
  4103fc:	bl	41eda8 <ferror@plt+0x1adc8>
  410400:	ldr	x8, [x22, #88]
  410404:	str	xzr, [x22, #56]
  410408:	mov	x1, x23
  41040c:	ldr	x0, [x8, #24]
  410410:	bl	41edc4 <ferror@plt+0x1ade4>
  410414:	ldr	x1, [x22, #88]
  410418:	mov	w0, #0x20                  	// #32
  41041c:	bl	41dec0 <ferror@plt+0x19ee0>
  410420:	mov	x0, x22
  410424:	str	xzr, [x22, #88]
  410428:	bl	414260 <ferror@plt+0x10280>
  41042c:	cbnz	w24, 410304 <ferror@plt+0xc324>
  410430:	b	41030c <ferror@plt+0xc32c>
  410434:	ldp	x20, x19, [sp, #64]
  410438:	ldp	x22, x21, [sp, #48]
  41043c:	ldp	x24, x23, [sp, #32]
  410440:	ldr	x25, [sp, #16]
  410444:	adrp	x0, 445000 <ferror@plt+0x41020>
  410448:	adrp	x1, 440000 <ferror@plt+0x3c020>
  41044c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410450:	add	x0, x0, #0x2f
  410454:	add	x1, x1, #0x5ea
  410458:	add	x2, x2, #0x83f
  41045c:	ldp	x29, x30, [sp], #80
  410460:	b	415310 <ferror@plt+0x11330>
  410464:	sub	sp, sp, #0x50
  410468:	stp	x29, x30, [sp, #16]
  41046c:	stp	x24, x23, [sp, #32]
  410470:	stp	x22, x21, [sp, #48]
  410474:	stp	x20, x19, [sp, #64]
  410478:	add	x29, sp, #0x10
  41047c:	cbz	x1, 41056c <ferror@plt+0xc58c>
  410480:	mov	x19, x2
  410484:	mov	x20, x1
  410488:	mov	x21, x0
  41048c:	cbnz	x0, 4104c0 <ferror@plt+0xc4e0>
  410490:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410494:	add	x0, x0, #0xa08
  410498:	bl	42fcfc <ferror@plt+0x2bd1c>
  41049c:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  4104a0:	ldr	x8, [x21, #2576]
  4104a4:	cbnz	x8, 4104b0 <ferror@plt+0xc4d0>
  4104a8:	bl	40e4c4 <ferror@plt+0xa4e4>
  4104ac:	str	x0, [x21, #2576]
  4104b0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4104b4:	add	x0, x0, #0xa08
  4104b8:	bl	42fda8 <ferror@plt+0x2bdc8>
  4104bc:	ldr	x21, [x21, #2576]
  4104c0:	mov	x0, x21
  4104c4:	bl	42fcfc <ferror@plt+0x2bd1c>
  4104c8:	mov	x22, xzr
  4104cc:	mov	x24, xzr
  4104d0:	add	x23, x21, #0x50
  4104d4:	cbz	x22, 4104e0 <ferror@plt+0xc500>
  4104d8:	ldr	x22, [x22, #72]
  4104dc:	cbnz	x22, 410500 <ferror@plt+0xc520>
  4104e0:	add	x8, x24, #0x8
  4104e4:	cmp	x24, #0x0
  4104e8:	csel	x8, x23, x8, eq  // eq = none
  4104ec:	ldr	x24, [x8]
  4104f0:	cbz	x24, 410544 <ferror@plt+0xc564>
  4104f4:	ldr	x8, [x24]
  4104f8:	ldr	x22, [x8]
  4104fc:	cbz	x22, 410548 <ferror@plt+0xc568>
  410500:	ldrb	w8, [x22, #44]
  410504:	tbz	w8, #0, 4104d4 <ferror@plt+0xc4f4>
  410508:	ldr	x8, [x22, #16]
  41050c:	cmp	x8, x20
  410510:	b.ne	4104d4 <ferror@plt+0xc4f4>  // b.any
  410514:	ldr	x8, [x22, #8]
  410518:	cbz	x8, 4104d4 <ferror@plt+0xc4f4>
  41051c:	ldr	x8, [x8, #16]
  410520:	ldr	x0, [x22]
  410524:	add	x2, sp, #0x8
  410528:	mov	x3, sp
  41052c:	mov	x1, x22
  410530:	blr	x8
  410534:	ldr	x8, [sp]
  410538:	cmp	x8, x19
  41053c:	b.ne	4104d4 <ferror@plt+0xc4f4>  // b.any
  410540:	b	410548 <ferror@plt+0xc568>
  410544:	mov	x22, xzr
  410548:	mov	x0, x21
  41054c:	bl	42fda8 <ferror@plt+0x2bdc8>
  410550:	mov	x0, x22
  410554:	ldp	x20, x19, [sp, #64]
  410558:	ldp	x22, x21, [sp, #48]
  41055c:	ldp	x24, x23, [sp, #32]
  410560:	ldp	x29, x30, [sp, #16]
  410564:	add	sp, sp, #0x50
  410568:	ret
  41056c:	adrp	x0, 445000 <ferror@plt+0x41020>
  410570:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410574:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410578:	add	x0, x0, #0x2f
  41057c:	add	x1, x1, #0xc60
  410580:	add	x2, x2, #0x67f
  410584:	bl	415310 <ferror@plt+0x11330>
  410588:	mov	x22, xzr
  41058c:	b	410550 <ferror@plt+0xc570>
  410590:	sub	sp, sp, #0x50
  410594:	stp	x20, x19, [sp, #64]
  410598:	mov	x19, x1
  41059c:	mov	x20, x0
  4105a0:	stp	x29, x30, [sp, #16]
  4105a4:	str	x23, [sp, #32]
  4105a8:	stp	x22, x21, [sp, #48]
  4105ac:	add	x29, sp, #0x10
  4105b0:	cbnz	x0, 4105e4 <ferror@plt+0xc604>
  4105b4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4105b8:	add	x0, x0, #0xa08
  4105bc:	bl	42fcfc <ferror@plt+0x2bd1c>
  4105c0:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  4105c4:	ldr	x8, [x20, #2576]
  4105c8:	cbnz	x8, 4105d4 <ferror@plt+0xc5f4>
  4105cc:	bl	40e4c4 <ferror@plt+0xa4e4>
  4105d0:	str	x0, [x20, #2576]
  4105d4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4105d8:	add	x0, x0, #0xa08
  4105dc:	bl	42fda8 <ferror@plt+0x2bdc8>
  4105e0:	ldr	x20, [x20, #2576]
  4105e4:	mov	x0, x20
  4105e8:	bl	42fcfc <ferror@plt+0x2bd1c>
  4105ec:	mov	x21, xzr
  4105f0:	mov	x23, xzr
  4105f4:	add	x22, x20, #0x50
  4105f8:	cbz	x21, 410604 <ferror@plt+0xc624>
  4105fc:	ldr	x21, [x21, #72]
  410600:	cbnz	x21, 410624 <ferror@plt+0xc644>
  410604:	add	x8, x23, #0x8
  410608:	cmp	x23, #0x0
  41060c:	csel	x8, x22, x8, eq  // eq = none
  410610:	ldr	x23, [x8]
  410614:	cbz	x23, 410660 <ferror@plt+0xc680>
  410618:	ldr	x8, [x23]
  41061c:	ldr	x21, [x8]
  410620:	cbz	x21, 410664 <ferror@plt+0xc684>
  410624:	ldrb	w8, [x21, #44]
  410628:	tbz	w8, #0, 4105f8 <ferror@plt+0xc618>
  41062c:	ldr	x8, [x21, #8]
  410630:	cbz	x8, 4105f8 <ferror@plt+0xc618>
  410634:	str	xzr, [sp, #8]
  410638:	ldr	x8, [x8, #16]
  41063c:	ldr	x0, [x21]
  410640:	add	x2, x29, #0x18
  410644:	add	x3, sp, #0x8
  410648:	mov	x1, x21
  41064c:	blr	x8
  410650:	ldr	x8, [sp, #8]
  410654:	cmp	x8, x19
  410658:	b.ne	4105f8 <ferror@plt+0xc618>  // b.any
  41065c:	b	410664 <ferror@plt+0xc684>
  410660:	mov	x21, xzr
  410664:	mov	x0, x20
  410668:	bl	42fda8 <ferror@plt+0x2bdc8>
  41066c:	mov	x0, x21
  410670:	ldp	x20, x19, [sp, #64]
  410674:	ldp	x22, x21, [sp, #48]
  410678:	ldr	x23, [sp, #32]
  41067c:	ldp	x29, x30, [sp, #16]
  410680:	add	sp, sp, #0x50
  410684:	ret
  410688:	stp	x29, x30, [sp, #-32]!
  41068c:	str	x19, [sp, #16]
  410690:	mov	x29, sp
  410694:	cbz	w0, 4106e4 <ferror@plt+0xc704>
  410698:	mov	w1, w0
  41069c:	mov	x0, xzr
  4106a0:	bl	410184 <ferror@plt+0xc1a4>
  4106a4:	mov	x19, x0
  4106a8:	cbz	x0, 4106d0 <ferror@plt+0xc6f0>
  4106ac:	ldr	x1, [x19, #32]
  4106b0:	cbz	x1, 4106c4 <ferror@plt+0xc6e4>
  4106b4:	mov	x0, x19
  4106b8:	mov	w2, wzr
  4106bc:	bl	40e218 <ferror@plt+0xa238>
  4106c0:	b	4106d0 <ferror@plt+0xc6f0>
  4106c4:	ldr	w8, [x19, #44]
  4106c8:	and	w8, w8, #0xfffffffe
  4106cc:	str	w8, [x19, #44]
  4106d0:	cmp	x19, #0x0
  4106d4:	cset	w0, ne  // ne = any
  4106d8:	ldr	x19, [sp, #16]
  4106dc:	ldp	x29, x30, [sp], #32
  4106e0:	ret
  4106e4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4106e8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4106ec:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4106f0:	add	x0, x0, #0x2f
  4106f4:	add	x1, x1, #0xcc1
  4106f8:	add	x2, x2, #0xbc9
  4106fc:	bl	415310 <ferror@plt+0x11330>
  410700:	mov	w0, wzr
  410704:	b	4106d8 <ferror@plt+0xc6f8>
  410708:	stp	x29, x30, [sp, #-16]!
  41070c:	mov	x1, x0
  410710:	mov	x0, xzr
  410714:	mov	x29, sp
  410718:	bl	410590 <ferror@plt+0xc5b0>
  41071c:	cbz	x0, 410744 <ferror@plt+0xc764>
  410720:	ldr	x1, [x0, #32]
  410724:	cbz	x1, 410734 <ferror@plt+0xc754>
  410728:	mov	w2, wzr
  41072c:	bl	40e218 <ferror@plt+0xa238>
  410730:	b	410740 <ferror@plt+0xc760>
  410734:	ldr	w8, [x0, #44]
  410738:	and	w8, w8, #0xfffffffe
  41073c:	str	w8, [x0, #44]
  410740:	mov	w0, #0x1                   	// #1
  410744:	ldp	x29, x30, [sp], #16
  410748:	ret
  41074c:	stp	x29, x30, [sp, #-16]!
  410750:	mov	x29, sp
  410754:	cbz	x0, 410798 <ferror@plt+0xc7b8>
  410758:	mov	x2, x1
  41075c:	mov	x1, x0
  410760:	mov	x0, xzr
  410764:	bl	410464 <ferror@plt+0xc484>
  410768:	cbz	x0, 410790 <ferror@plt+0xc7b0>
  41076c:	ldr	x1, [x0, #32]
  410770:	cbz	x1, 410780 <ferror@plt+0xc7a0>
  410774:	mov	w2, wzr
  410778:	bl	40e218 <ferror@plt+0xa238>
  41077c:	b	41078c <ferror@plt+0xc7ac>
  410780:	ldr	w8, [x0, #44]
  410784:	and	w8, w8, #0xfffffffe
  410788:	str	w8, [x0, #44]
  41078c:	mov	w0, #0x1                   	// #1
  410790:	ldp	x29, x30, [sp], #16
  410794:	ret
  410798:	adrp	x0, 445000 <ferror@plt+0x41020>
  41079c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4107a0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4107a4:	add	x0, x0, #0x2f
  4107a8:	add	x1, x1, #0xce1
  4107ac:	add	x2, x2, #0x67f
  4107b0:	bl	415310 <ferror@plt+0x11330>
  4107b4:	mov	w0, wzr
  4107b8:	ldp	x29, x30, [sp], #16
  4107bc:	ret
  4107c0:	stp	x29, x30, [sp, #-48]!
  4107c4:	stp	x22, x21, [sp, #16]
  4107c8:	stp	x20, x19, [sp, #32]
  4107cc:	mov	x29, sp
  4107d0:	cbz	x0, 410900 <ferror@plt+0xc920>
  4107d4:	ldrb	w8, [x0, #44]
  4107d8:	mov	x21, x0
  4107dc:	tbz	w8, #0, 41091c <ferror@plt+0xc93c>
  4107e0:	mov	w0, #0x8                   	// #8
  4107e4:	mov	w20, w2
  4107e8:	mov	w22, w1
  4107ec:	bl	4140ec <ferror@plt+0x1010c>
  4107f0:	str	w22, [x0]
  4107f4:	strh	w20, [x0, #4]
  4107f8:	strh	wzr, [x0, #6]
  4107fc:	ldr	x20, [x21, #32]
  410800:	mov	x19, x0
  410804:	cbz	x20, 41087c <ferror@plt+0xc89c>
  410808:	mov	x0, x20
  41080c:	bl	42fcfc <ferror@plt+0x2bd1c>
  410810:	ldr	x8, [x21, #88]
  410814:	mov	x1, x19
  410818:	ldr	x0, [x8, #24]
  41081c:	bl	41eec4 <ferror@plt+0x1aee4>
  410820:	ldr	x8, [x21, #88]
  410824:	str	x0, [x8, #24]
  410828:	ldrb	w8, [x21, #44]
  41082c:	tbnz	w8, #6, 4108e4 <ferror@plt+0xc904>
  410830:	ldr	w21, [x21, #40]
  410834:	mov	w0, #0x20                  	// #32
  410838:	bl	41d4f8 <ferror@plt+0x19518>
  41083c:	strh	wzr, [x19, #6]
  410840:	str	x19, [x0]
  410844:	str	w21, [x0, #24]
  410848:	mov	x8, x20
  41084c:	ldr	x9, [x8, #104]!
  410850:	cbz	x9, 410898 <ferror@plt+0xc8b8>
  410854:	ldr	w10, [x9, #24]
  410858:	cmp	w10, w21
  41085c:	b.le	4108a8 <ferror@plt+0xc8c8>
  410860:	mov	x10, x9
  410864:	ldr	x9, [x9, #8]
  410868:	cbz	x9, 41089c <ferror@plt+0xc8bc>
  41086c:	ldr	w11, [x9, #24]
  410870:	cmp	w11, w21
  410874:	b.gt	410860 <ferror@plt+0xc880>
  410878:	b	4108ac <ferror@plt+0xc8cc>
  41087c:	ldr	x8, [x21, #88]
  410880:	mov	x1, x19
  410884:	ldr	x0, [x8, #24]
  410888:	bl	41eec4 <ferror@plt+0x1aee4>
  41088c:	ldr	x8, [x21, #88]
  410890:	str	x0, [x8, #24]
  410894:	b	4108ec <ferror@plt+0xc90c>
  410898:	mov	x10, xzr
  41089c:	mov	x9, xzr
  4108a0:	add	x11, x20, #0x60
  4108a4:	b	4108b0 <ferror@plt+0xc8d0>
  4108a8:	mov	x10, xzr
  4108ac:	add	x11, x9, #0x10
  4108b0:	str	x0, [x11]
  4108b4:	stp	x9, x10, [x0, #8]
  4108b8:	add	x9, x10, #0x8
  4108bc:	cmp	x10, #0x0
  4108c0:	csel	x8, x8, x9, eq  // eq = none
  4108c4:	str	x0, [x8]
  4108c8:	ldr	w8, [x20, #112]
  4108cc:	ldr	x0, [x20, #136]
  4108d0:	mov	w9, #0x1                   	// #1
  4108d4:	str	w9, [x20, #152]
  4108d8:	add	w8, w8, #0x1
  4108dc:	str	w8, [x20, #112]
  4108e0:	bl	42eeb0 <ferror@plt+0x2aed0>
  4108e4:	mov	x0, x20
  4108e8:	bl	42fda8 <ferror@plt+0x2bdc8>
  4108ec:	mov	x0, x19
  4108f0:	ldp	x20, x19, [sp, #32]
  4108f4:	ldp	x22, x21, [sp, #16]
  4108f8:	ldp	x29, x30, [sp], #48
  4108fc:	ret
  410900:	adrp	x0, 445000 <ferror@plt+0x41020>
  410904:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410908:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  41090c:	add	x0, x0, #0x2f
  410910:	add	x1, x1, #0xd27
  410914:	add	x2, x2, #0x83f
  410918:	b	410934 <ferror@plt+0xc954>
  41091c:	adrp	x0, 445000 <ferror@plt+0x41020>
  410920:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410924:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410928:	add	x0, x0, #0x2f
  41092c:	add	x1, x1, #0xd27
  410930:	add	x2, x2, #0x781
  410934:	bl	415310 <ferror@plt+0x11330>
  410938:	mov	x19, xzr
  41093c:	b	4108ec <ferror@plt+0xc90c>
  410940:	stp	x29, x30, [sp, #-48]!
  410944:	str	x21, [sp, #16]
  410948:	stp	x20, x19, [sp, #32]
  41094c:	mov	x29, sp
  410950:	cbz	x0, 4109b0 <ferror@plt+0xc9d0>
  410954:	ldr	x8, [x0, #88]
  410958:	mov	x21, x0
  41095c:	mov	w19, w2
  410960:	mov	x20, x1
  410964:	ldr	x0, [x8, #24]
  410968:	bl	41f3e0 <ferror@plt+0x1b400>
  41096c:	cbz	x0, 4109cc <ferror@plt+0xc9ec>
  410970:	ldr	x8, [x21, #32]
  410974:	strh	w19, [x20, #4]
  410978:	cbz	x8, 4109a0 <ferror@plt+0xc9c0>
  41097c:	dmb	ish
  410980:	ldr	w9, [x8, #48]
  410984:	cmp	w9, #0x0
  410988:	b.le	4109e8 <ferror@plt+0xca08>
  41098c:	ldr	x0, [x8, #136]
  410990:	ldp	x20, x19, [sp, #32]
  410994:	ldr	x21, [sp, #16]
  410998:	ldp	x29, x30, [sp], #48
  41099c:	b	42eeb0 <ferror@plt+0x2aed0>
  4109a0:	ldp	x20, x19, [sp, #32]
  4109a4:	ldr	x21, [sp, #16]
  4109a8:	ldp	x29, x30, [sp], #48
  4109ac:	ret
  4109b0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4109b4:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4109b8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4109bc:	add	x0, x0, #0x2f
  4109c0:	add	x1, x1, #0xd64
  4109c4:	add	x2, x2, #0x83f
  4109c8:	b	410a00 <ferror@plt+0xca20>
  4109cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4109d0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4109d4:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4109d8:	add	x0, x0, #0x2f
  4109dc:	add	x1, x1, #0xd64
  4109e0:	add	x2, x2, #0xda4
  4109e4:	b	410a00 <ferror@plt+0xca20>
  4109e8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4109ec:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4109f0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4109f4:	add	x0, x0, #0x2f
  4109f8:	add	x1, x1, #0x2b9
  4109fc:	add	x2, x2, #0x551
  410a00:	ldp	x20, x19, [sp, #32]
  410a04:	ldr	x21, [sp, #16]
  410a08:	ldp	x29, x30, [sp], #48
  410a0c:	b	415310 <ferror@plt+0x11330>
  410a10:	stp	x29, x30, [sp, #-32]!
  410a14:	str	x19, [sp, #16]
  410a18:	mov	x29, sp
  410a1c:	cbnz	x0, 410a50 <ferror@plt+0xca70>
  410a20:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410a24:	add	x0, x0, #0xa08
  410a28:	bl	42fcfc <ferror@plt+0x2bd1c>
  410a2c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  410a30:	ldr	x8, [x19, #2576]
  410a34:	cbnz	x8, 410a40 <ferror@plt+0xca60>
  410a38:	bl	40e4c4 <ferror@plt+0xa4e4>
  410a3c:	str	x0, [x19, #2576]
  410a40:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410a44:	add	x0, x0, #0xa08
  410a48:	bl	42fda8 <ferror@plt+0x2bdc8>
  410a4c:	ldr	x0, [x19, #2576]
  410a50:	dmb	ish
  410a54:	ldr	w8, [x0, #48]
  410a58:	cmp	w8, #0x0
  410a5c:	b.le	410a70 <ferror@plt+0xca90>
  410a60:	ldr	x0, [x0, #136]
  410a64:	ldr	x19, [sp, #16]
  410a68:	ldp	x29, x30, [sp], #32
  410a6c:	b	42eeb0 <ferror@plt+0x2aed0>
  410a70:	ldr	x19, [sp, #16]
  410a74:	adrp	x0, 445000 <ferror@plt+0x41020>
  410a78:	adrp	x1, 440000 <ferror@plt+0x3c020>
  410a7c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410a80:	add	x0, x0, #0x2f
  410a84:	add	x1, x1, #0x2b9
  410a88:	add	x2, x2, #0x551
  410a8c:	ldp	x29, x30, [sp], #32
  410a90:	b	415310 <ferror@plt+0x11330>
  410a94:	stp	x29, x30, [sp, #-48]!
  410a98:	str	x21, [sp, #16]
  410a9c:	stp	x20, x19, [sp, #32]
  410aa0:	mov	x29, sp
  410aa4:	cbz	x0, 410b9c <ferror@plt+0xcbbc>
  410aa8:	ldr	x8, [x0, #88]
  410aac:	mov	x21, x0
  410ab0:	mov	x19, x1
  410ab4:	ldr	x0, [x8, #24]
  410ab8:	bl	41f3e0 <ferror@plt+0x1b400>
  410abc:	cbz	x0, 410bb8 <ferror@plt+0xcbd8>
  410ac0:	ldr	x20, [x21, #32]
  410ac4:	cbz	x20, 410b70 <ferror@plt+0xcb90>
  410ac8:	mov	x0, x20
  410acc:	bl	42fcfc <ferror@plt+0x2bd1c>
  410ad0:	ldr	x8, [x21, #88]
  410ad4:	mov	x1, x19
  410ad8:	ldr	x0, [x8, #24]
  410adc:	bl	41f074 <ferror@plt+0x1b094>
  410ae0:	ldr	x8, [x21, #88]
  410ae4:	str	x0, [x8, #24]
  410ae8:	ldrb	w8, [x21, #44]
  410aec:	tbnz	w8, #6, 410b64 <ferror@plt+0xcb84>
  410af0:	mov	x8, x20
  410af4:	ldr	x10, [x8, #96]!
  410af8:	mov	x11, xzr
  410afc:	cbz	x10, 410b54 <ferror@plt+0xcb74>
  410b00:	mov	x9, x11
  410b04:	ldr	x11, [x10]
  410b08:	mov	x1, x10
  410b0c:	ldr	x10, [x10, #16]
  410b10:	cmp	x11, x19
  410b14:	mov	x11, x1
  410b18:	b.ne	410afc <ferror@plt+0xcb1c>  // b.any
  410b1c:	add	x11, x9, #0x10
  410b20:	cmp	x9, #0x0
  410b24:	add	x12, x20, #0x68
  410b28:	add	x13, x10, #0x8
  410b2c:	csel	x8, x8, x11, eq  // eq = none
  410b30:	cmp	x10, #0x0
  410b34:	str	x10, [x8]
  410b38:	csel	x8, x12, x13, eq  // eq = none
  410b3c:	mov	w0, #0x20                  	// #32
  410b40:	str	x9, [x8]
  410b44:	bl	41dec0 <ferror@plt+0x19ee0>
  410b48:	ldr	w8, [x20, #112]
  410b4c:	sub	w8, w8, #0x1
  410b50:	str	w8, [x20, #112]
  410b54:	ldr	x0, [x20, #136]
  410b58:	mov	w8, #0x1                   	// #1
  410b5c:	str	w8, [x20, #152]
  410b60:	bl	42eeb0 <ferror@plt+0x2aed0>
  410b64:	mov	x0, x20
  410b68:	bl	42fda8 <ferror@plt+0x2bdc8>
  410b6c:	b	410b88 <ferror@plt+0xcba8>
  410b70:	ldr	x8, [x21, #88]
  410b74:	mov	x1, x19
  410b78:	ldr	x0, [x8, #24]
  410b7c:	bl	41f074 <ferror@plt+0x1b094>
  410b80:	ldr	x8, [x21, #88]
  410b84:	str	x0, [x8, #24]
  410b88:	mov	x0, x19
  410b8c:	ldp	x20, x19, [sp, #32]
  410b90:	ldr	x21, [sp, #16]
  410b94:	ldp	x29, x30, [sp], #48
  410b98:	b	414260 <ferror@plt+0x10280>
  410b9c:	adrp	x0, 445000 <ferror@plt+0x41020>
  410ba0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410ba4:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410ba8:	add	x0, x0, #0x2f
  410bac:	add	x1, x1, #0xdca
  410bb0:	add	x2, x2, #0x83f
  410bb4:	b	410bd0 <ferror@plt+0xcbf0>
  410bb8:	adrp	x0, 445000 <ferror@plt+0x41020>
  410bbc:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410bc0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410bc4:	add	x0, x0, #0x2f
  410bc8:	add	x1, x1, #0xdca
  410bcc:	add	x2, x2, #0xda4
  410bd0:	ldp	x20, x19, [sp, #32]
  410bd4:	ldr	x21, [sp, #16]
  410bd8:	ldp	x29, x30, [sp], #48
  410bdc:	b	415310 <ferror@plt+0x11330>
  410be0:	stp	x29, x30, [sp, #-32]!
  410be4:	str	x19, [sp, #16]
  410be8:	mov	x29, sp
  410bec:	cbz	x0, 410c14 <ferror@plt+0xcc34>
  410bf0:	ldr	x8, [x0, #88]
  410bf4:	mov	x19, x1
  410bf8:	ldr	x0, [x8, #24]
  410bfc:	bl	41f3e0 <ferror@plt+0x1b400>
  410c00:	cbz	x0, 410c30 <ferror@plt+0xcc50>
  410c04:	ldrh	w0, [x19, #6]
  410c08:	ldr	x19, [sp, #16]
  410c0c:	ldp	x29, x30, [sp], #32
  410c10:	ret
  410c14:	adrp	x0, 445000 <ferror@plt+0x41020>
  410c18:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410c1c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410c20:	add	x0, x0, #0x2f
  410c24:	add	x1, x1, #0xdfc
  410c28:	add	x2, x2, #0x83f
  410c2c:	b	410c48 <ferror@plt+0xcc68>
  410c30:	adrp	x0, 445000 <ferror@plt+0x41020>
  410c34:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410c38:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410c3c:	add	x0, x0, #0x2f
  410c40:	add	x1, x1, #0xdfc
  410c44:	add	x2, x2, #0xda4
  410c48:	bl	415310 <ferror@plt+0x11330>
  410c4c:	mov	w0, wzr
  410c50:	b	410c08 <ferror@plt+0xcc28>
  410c54:	sub	sp, sp, #0x30
  410c58:	stp	x29, x30, [sp, #16]
  410c5c:	str	x19, [sp, #32]
  410c60:	add	x29, sp, #0x10
  410c64:	cbz	x0, 410c90 <ferror@plt+0xccb0>
  410c68:	mov	x19, x0
  410c6c:	mov	x0, sp
  410c70:	mov	x1, xzr
  410c74:	bl	403900 <gettimeofday@plt>
  410c78:	ldr	q0, [sp]
  410c7c:	str	q0, [x19]
  410c80:	ldr	x19, [sp, #32]
  410c84:	ldp	x29, x30, [sp, #16]
  410c88:	add	sp, sp, #0x30
  410c8c:	ret
  410c90:	adrp	x0, 445000 <ferror@plt+0x41020>
  410c94:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410c98:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  410c9c:	add	x0, x0, #0x2f
  410ca0:	add	x1, x1, #0xe35
  410ca4:	add	x2, x2, #0xe59
  410ca8:	bl	415310 <ferror@plt+0x11330>
  410cac:	b	410c80 <ferror@plt+0xcca0>
  410cb0:	sub	sp, sp, #0x20
  410cb4:	mov	x0, sp
  410cb8:	mov	x1, xzr
  410cbc:	stp	x29, x30, [sp, #16]
  410cc0:	add	x29, sp, #0x10
  410cc4:	bl	403900 <gettimeofday@plt>
  410cc8:	ldp	x8, x9, [sp]
  410ccc:	ldp	x29, x30, [sp, #16]
  410cd0:	mov	w10, #0x4240                	// #16960
  410cd4:	movk	w10, #0xf, lsl #16
  410cd8:	madd	x0, x8, x10, x9
  410cdc:	add	sp, sp, #0x20
  410ce0:	ret
  410ce4:	sub	sp, sp, #0x20
  410ce8:	mov	x1, sp
  410cec:	mov	w0, #0x1                   	// #1
  410cf0:	stp	x29, x30, [sp, #16]
  410cf4:	add	x29, sp, #0x10
  410cf8:	bl	4036a0 <clock_gettime@plt>
  410cfc:	ldr	x8, [sp]
  410d00:	mov	x9, #0x5fff                	// #24575
  410d04:	movk	x9, #0x758a, lsl #16
  410d08:	mov	x10, #0xbfff                	// #49151
  410d0c:	movk	x9, #0x20ce, lsl #32
  410d10:	movk	x10, #0xeb14, lsl #16
  410d14:	movk	x9, #0x461, lsl #48
  410d18:	movk	x10, #0x419c, lsl #32
  410d1c:	add	x9, x8, x9
  410d20:	movk	x10, #0x8c2, lsl #48
  410d24:	cmp	x9, x10
  410d28:	b.cs	410d64 <ferror@plt+0xcd84>  // b.hs, b.nlast
  410d2c:	ldr	x9, [sp, #8]
  410d30:	mov	x11, #0xf7cf                	// #63439
  410d34:	movk	x11, #0xe353, lsl #16
  410d38:	movk	x11, #0x9ba5, lsl #32
  410d3c:	movk	x11, #0x20c4, lsl #48
  410d40:	smulh	x9, x9, x11
  410d44:	ldp	x29, x30, [sp, #16]
  410d48:	mov	w10, #0x4240                	// #16960
  410d4c:	asr	x11, x9, #7
  410d50:	movk	w10, #0xf, lsl #16
  410d54:	add	x9, x11, x9, lsr #63
  410d58:	madd	x0, x8, x10, x9
  410d5c:	add	sp, sp, #0x20
  410d60:	ret
  410d64:	adrp	x0, 445000 <ferror@plt+0x41020>
  410d68:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410d6c:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  410d70:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  410d74:	add	x0, x0, #0x2f
  410d78:	add	x1, x1, #0xe68
  410d7c:	add	x3, x3, #0xe70
  410d80:	add	x4, x4, #0xe85
  410d84:	mov	w2, #0xa0d                 	// #2573
  410d88:	bl	426194 <ferror@plt+0x221b4>
  410d8c:	stp	x29, x30, [sp, #-32]!
  410d90:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410d94:	add	x0, x0, #0x6c8
  410d98:	str	x19, [sp, #16]
  410d9c:	mov	x29, sp
  410da0:	bl	430534 <ferror@plt+0x2c554>
  410da4:	mov	x19, x0
  410da8:	cbnz	x0, 410dc8 <ferror@plt+0xcde8>
  410dac:	mov	w0, #0x10                  	// #16
  410db0:	bl	41de3c <ferror@plt+0x19e5c>
  410db4:	mov	x19, x0
  410db8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410dbc:	add	x0, x0, #0x6c8
  410dc0:	mov	x1, x19
  410dc4:	bl	430600 <ferror@plt+0x2c620>
  410dc8:	ldr	w0, [x19]
  410dcc:	ldr	x19, [sp, #16]
  410dd0:	ldp	x29, x30, [sp], #32
  410dd4:	ret
  410dd8:	stp	x29, x30, [sp, #-32]!
  410ddc:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410de0:	add	x0, x0, #0x6c8
  410de4:	str	x19, [sp, #16]
  410de8:	mov	x29, sp
  410dec:	bl	430534 <ferror@plt+0x2c554>
  410df0:	mov	x19, x0
  410df4:	cbz	x0, 410e08 <ferror@plt+0xce28>
  410df8:	ldr	x8, [x19, #8]
  410dfc:	cbz	x8, 410e2c <ferror@plt+0xce4c>
  410e00:	ldr	x0, [x8]
  410e04:	b	410e30 <ferror@plt+0xce50>
  410e08:	mov	w0, #0x10                  	// #16
  410e0c:	bl	41de3c <ferror@plt+0x19e5c>
  410e10:	mov	x19, x0
  410e14:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410e18:	add	x0, x0, #0x6c8
  410e1c:	mov	x1, x19
  410e20:	bl	430600 <ferror@plt+0x2c620>
  410e24:	ldr	x8, [x19, #8]
  410e28:	cbnz	x8, 410e00 <ferror@plt+0xce20>
  410e2c:	mov	x0, xzr
  410e30:	ldr	x19, [sp, #16]
  410e34:	ldp	x29, x30, [sp], #32
  410e38:	ret
  410e3c:	ldr	w8, [x0, #44]
  410e40:	mvn	w8, w8
  410e44:	and	w0, w8, #0x1
  410e48:	ret
  410e4c:	sub	sp, sp, #0x40
  410e50:	stp	x29, x30, [sp, #16]
  410e54:	stp	x22, x21, [sp, #32]
  410e58:	stp	x20, x19, [sp, #48]
  410e5c:	add	x29, sp, #0x10
  410e60:	mov	x19, x2
  410e64:	mov	x22, x1
  410e68:	mov	x20, x0
  410e6c:	bl	427f94 <ferror@plt+0x23fb4>
  410e70:	mov	x21, x0
  410e74:	cbnz	x20, 410ea8 <ferror@plt+0xcec8>
  410e78:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410e7c:	add	x0, x0, #0xa08
  410e80:	bl	42fcfc <ferror@plt+0x2bd1c>
  410e84:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  410e88:	ldr	x8, [x20, #2576]
  410e8c:	cbnz	x8, 410e98 <ferror@plt+0xceb8>
  410e90:	bl	40e4c4 <ferror@plt+0xa4e4>
  410e94:	str	x0, [x20, #2576]
  410e98:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410e9c:	add	x0, x0, #0xa08
  410ea0:	bl	42fda8 <ferror@plt+0x2bdc8>
  410ea4:	ldr	x20, [x20, #2576]
  410ea8:	cmp	x20, x19
  410eac:	b.eq	410eb8 <ferror@plt+0xced8>  // b.none
  410eb0:	mov	x0, x20
  410eb4:	bl	42fcfc <ferror@plt+0x2bd1c>
  410eb8:	ldr	x8, [x20, #24]
  410ebc:	cbz	x8, 410f24 <ferror@plt+0xcf44>
  410ec0:	cmp	x8, x21
  410ec4:	b.eq	410f24 <ferror@plt+0xcf44>  // b.none
  410ec8:	stp	x22, x19, [sp]
  410ecc:	ldr	x0, [x20, #40]
  410ed0:	mov	x1, sp
  410ed4:	bl	41ee54 <ferror@plt+0x1ae74>
  410ed8:	cmp	x20, x19
  410edc:	str	x0, [x20, #40]
  410ee0:	b.eq	410f04 <ferror@plt+0xcf24>  // b.none
  410ee4:	mov	x0, x20
  410ee8:	bl	42fda8 <ferror@plt+0x2bdc8>
  410eec:	mov	x0, x22
  410ef0:	mov	x1, x19
  410ef4:	bl	430268 <ferror@plt+0x2c288>
  410ef8:	mov	x0, x20
  410efc:	bl	42fcfc <ferror@plt+0x2bd1c>
  410f00:	b	410f10 <ferror@plt+0xcf30>
  410f04:	mov	x0, x22
  410f08:	mov	x1, x19
  410f0c:	bl	430268 <ferror@plt+0x2c288>
  410f10:	ldr	x0, [x20, #40]
  410f14:	mov	x1, sp
  410f18:	bl	41f074 <ferror@plt+0x1b094>
  410f1c:	ldr	x8, [x20, #24]
  410f20:	str	x0, [x20, #40]
  410f24:	cbz	x8, 410f40 <ferror@plt+0xcf60>
  410f28:	cmp	x8, x21
  410f2c:	b.eq	410f4c <ferror@plt+0xcf6c>  // b.none
  410f30:	mov	w21, wzr
  410f34:	cmp	x20, x19
  410f38:	b.ne	410f64 <ferror@plt+0xcf84>  // b.any
  410f3c:	b	410f6c <ferror@plt+0xcf8c>
  410f40:	ldr	w8, [x20, #32]
  410f44:	str	x21, [x20, #24]
  410f48:	cbnz	w8, 410f84 <ferror@plt+0xcfa4>
  410f4c:	ldr	w8, [x20, #32]
  410f50:	mov	w21, #0x1                   	// #1
  410f54:	add	w8, w8, #0x1
  410f58:	str	w8, [x20, #32]
  410f5c:	cmp	x20, x19
  410f60:	b.eq	410f6c <ferror@plt+0xcf8c>  // b.none
  410f64:	mov	x0, x20
  410f68:	bl	42fda8 <ferror@plt+0x2bdc8>
  410f6c:	mov	w0, w21
  410f70:	ldp	x20, x19, [sp, #48]
  410f74:	ldp	x22, x21, [sp, #32]
  410f78:	ldp	x29, x30, [sp, #16]
  410f7c:	add	sp, sp, #0x40
  410f80:	ret
  410f84:	adrp	x0, 445000 <ferror@plt+0x41020>
  410f88:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  410f8c:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  410f90:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  410f94:	add	x0, x0, #0x2f
  410f98:	add	x1, x1, #0xe68
  410f9c:	add	x3, x3, #0xf20
  410fa0:	add	x4, x4, #0xf06
  410fa4:	mov	w2, #0xca8                 	// #3240
  410fa8:	bl	426194 <ferror@plt+0x221b4>
  410fac:	sub	sp, sp, #0x80
  410fb0:	stp	x20, x19, [sp, #112]
  410fb4:	mov	x19, x1
  410fb8:	mov	x20, x0
  410fbc:	stp	x29, x30, [sp, #32]
  410fc0:	stp	x28, x27, [sp, #48]
  410fc4:	stp	x26, x25, [sp, #64]
  410fc8:	stp	x24, x23, [sp, #80]
  410fcc:	stp	x22, x21, [sp, #96]
  410fd0:	add	x29, sp, #0x20
  410fd4:	cbnz	x0, 411008 <ferror@plt+0xd028>
  410fd8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410fdc:	add	x0, x0, #0xa08
  410fe0:	bl	42fcfc <ferror@plt+0x2bd1c>
  410fe4:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  410fe8:	ldr	x8, [x20, #2576]
  410fec:	cbnz	x8, 410ff8 <ferror@plt+0xd018>
  410ff0:	bl	40e4c4 <ferror@plt+0xa4e4>
  410ff4:	str	x0, [x20, #2576]
  410ff8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  410ffc:	add	x0, x0, #0xa08
  411000:	bl	42fda8 <ferror@plt+0x2bdc8>
  411004:	ldr	x20, [x20, #2576]
  411008:	mov	x0, x20
  41100c:	bl	42fcfc <ferror@plt+0x2bd1c>
  411010:	ldr	w8, [x20, #88]
  411014:	str	wzr, [x20, #176]
  411018:	cbz	w8, 411038 <ferror@plt+0xd058>
  41101c:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  411020:	add	x0, x0, #0xf34
  411024:	bl	41136c <ferror@plt+0xd38c>
  411028:	mov	x0, x20
  41102c:	bl	42fda8 <ferror@plt+0x2bdc8>
  411030:	mov	w0, wzr
  411034:	b	411324 <ferror@plt+0xd344>
  411038:	ldr	x0, [x20, #56]
  41103c:	ldr	w8, [x0, #8]
  411040:	cbz	w8, 411094 <ferror@plt+0xd0b4>
  411044:	mov	x21, xzr
  411048:	b	411070 <ferror@plt+0xd090>
  41104c:	mov	w2, #0x1                   	// #1
  411050:	mov	x0, x8
  411054:	mov	x1, x20
  411058:	bl	41029c <ferror@plt+0xc2bc>
  41105c:	ldr	x0, [x20, #56]
  411060:	ldr	w8, [x0, #8]
  411064:	add	x21, x21, #0x1
  411068:	cmp	x21, x8
  41106c:	b.cs	411094 <ferror@plt+0xd0b4>  // b.hs, b.nlast
  411070:	ldr	x8, [x0]
  411074:	ldr	x8, [x8, x21, lsl #3]
  411078:	cbz	x8, 411060 <ferror@plt+0xd080>
  41107c:	ldr	w9, [x8, #24]
  411080:	cmp	w9, #0x2
  411084:	b.cc	41104c <ferror@plt+0xd06c>  // b.lo, b.ul, b.last
  411088:	sub	w9, w9, #0x1
  41108c:	str	w9, [x8, #24]
  411090:	b	411060 <ferror@plt+0xd080>
  411094:	mov	w1, wzr
  411098:	bl	4340f8 <ferror@plt+0x30118>
  41109c:	mov	x21, xzr
  4110a0:	mov	x26, xzr
  4110a4:	mov	w23, wzr
  4110a8:	mov	w25, #0xffffffff            	// #-1
  4110ac:	add	x27, x20, #0x50
  4110b0:	mov	w24, #0x7fffffff            	// #2147483647
  4110b4:	mov	w28, #0x41                  	// #65
  4110b8:	str	w25, [x20, #64]
  4110bc:	b	4110c4 <ferror@plt+0xd0e4>
  4110c0:	str	w8, [x20, #64]
  4110c4:	mov	x0, x21
  4110c8:	cbz	x21, 4110d4 <ferror@plt+0xd0f4>
  4110cc:	ldr	x21, [x0, #72]
  4110d0:	cbnz	x21, 411100 <ferror@plt+0xd120>
  4110d4:	add	x8, x26, #0x8
  4110d8:	cmp	x26, #0x0
  4110dc:	csel	x8, x27, x8, eq  // eq = none
  4110e0:	ldr	x26, [x8]
  4110e4:	cbz	x26, 4110f8 <ferror@plt+0xd118>
  4110e8:	ldr	x8, [x26]
  4110ec:	ldr	x21, [x8]
  4110f0:	cbnz	x0, 411100 <ferror@plt+0xd120>
  4110f4:	b	411114 <ferror@plt+0xd134>
  4110f8:	mov	x21, xzr
  4110fc:	cbz	x0, 411114 <ferror@plt+0xd134>
  411100:	ldr	w8, [x0, #24]
  411104:	cmp	w8, #0x2
  411108:	b.cc	41111c <ferror@plt+0xd13c>  // b.lo, b.ul, b.last
  41110c:	sub	w8, w8, #0x1
  411110:	str	w8, [x0, #24]
  411114:	cbnz	x21, 41112c <ferror@plt+0xd14c>
  411118:	b	41130c <ferror@plt+0xd32c>
  41111c:	mov	w2, #0x1                   	// #1
  411120:	mov	x1, x20
  411124:	bl	41029c <ferror@plt+0xc2bc>
  411128:	cbz	x21, 41130c <ferror@plt+0xd32c>
  41112c:	ldr	w8, [x21, #24]
  411130:	add	w9, w8, #0x1
  411134:	str	w9, [x21, #24]
  411138:	str	w25, [sp, #12]
  41113c:	ldr	w10, [x21, #44]
  411140:	and	w11, w10, w28
  411144:	cmp	w11, #0x1
  411148:	b.ne	4110c4 <ferror@plt+0xd0e4>  // b.any
  41114c:	cmp	w23, #0x1
  411150:	b.lt	411160 <ferror@plt+0xd180>  // b.tstop
  411154:	ldr	w11, [x21, #40]
  411158:	cmp	w11, w24
  41115c:	b.gt	4112ec <ferror@plt+0xd30c>
  411160:	tbnz	w10, #4, 4112bc <ferror@plt+0xd2dc>
  411164:	ldr	x8, [x21, #16]
  411168:	ldr	x22, [x8]
  41116c:	cbz	x22, 4111b4 <ferror@plt+0xd1d4>
  411170:	ldr	w8, [x20, #88]
  411174:	mov	x0, x20
  411178:	add	w8, w8, #0x1
  41117c:	str	w8, [x20, #88]
  411180:	bl	42fda8 <ferror@plt+0x2bdc8>
  411184:	add	x1, sp, #0xc
  411188:	mov	x0, x21
  41118c:	blr	x22
  411190:	mov	w22, w0
  411194:	mov	x0, x20
  411198:	bl	42fcfc <ferror@plt+0x2bd1c>
  41119c:	ldr	w8, [x20, #88]
  4111a0:	sub	w8, w8, #0x1
  4111a4:	str	w8, [x20, #88]
  4111a8:	mov	x8, x21
  4111ac:	cbnz	w22, 4112a4 <ferror@plt+0xd2c4>
  4111b0:	b	4111b8 <ferror@plt+0xd1d8>
  4111b4:	str	w25, [sp, #12]
  4111b8:	ldr	x8, [x21, #88]
  4111bc:	ldr	x8, [x8, #16]
  4111c0:	cmn	x8, #0x1
  4111c4:	b.eq	4112bc <ferror@plt+0xd2dc>  // b.none
  4111c8:	ldr	w9, [x20, #176]
  4111cc:	cbz	w9, 411218 <ferror@plt+0xd238>
  4111d0:	ldr	x9, [x20, #168]
  4111d4:	subs	x8, x8, x9
  4111d8:	b.le	41129c <ferror@plt+0xd2bc>
  4111dc:	mov	x10, #0xf7cf                	// #63439
  4111e0:	movk	x10, #0xe353, lsl #16
  4111e4:	movk	x10, #0x9ba5, lsl #32
  4111e8:	add	x8, x8, #0x3e7
  4111ec:	ldr	w9, [sp, #12]
  4111f0:	movk	x10, #0x20c4, lsl #48
  4111f4:	smulh	x8, x8, x10
  4111f8:	lsr	x10, x8, #63
  4111fc:	lsr	x8, x8, #7
  411200:	add	w8, w8, w10
  411204:	tbnz	w9, #31, 411210 <ferror@plt+0xd230>
  411208:	cmp	w9, w8
  41120c:	b.le	4112bc <ferror@plt+0xd2dc>
  411210:	str	w8, [sp, #12]
  411214:	b	4112bc <ferror@plt+0xd2dc>
  411218:	add	x1, sp, #0x10
  41121c:	mov	w0, #0x1                   	// #1
  411220:	bl	4036a0 <clock_gettime@plt>
  411224:	ldr	x8, [sp, #16]
  411228:	mov	x9, #0x5fff                	// #24575
  41122c:	movk	x9, #0x758a, lsl #16
  411230:	mov	x10, #0xbfff                	// #49151
  411234:	movk	x9, #0x20ce, lsl #32
  411238:	movk	x10, #0xeb14, lsl #16
  41123c:	movk	x9, #0x461, lsl #48
  411240:	movk	x10, #0x419c, lsl #32
  411244:	add	x9, x8, x9
  411248:	movk	x10, #0x8c2, lsl #48
  41124c:	cmp	x9, x10
  411250:	b.cs	411344 <ferror@plt+0xd364>  // b.hs, b.nlast
  411254:	mov	w10, #0x1                   	// #1
  411258:	ldr	x9, [sp, #24]
  41125c:	str	w10, [x20, #176]
  411260:	mov	x10, #0xf7cf                	// #63439
  411264:	movk	x10, #0xe353, lsl #16
  411268:	movk	x10, #0x9ba5, lsl #32
  41126c:	movk	x10, #0x20c4, lsl #48
  411270:	smulh	x9, x9, x10
  411274:	asr	x10, x9, #7
  411278:	add	x9, x10, x9, lsr #63
  41127c:	mov	w10, #0x4240                	// #16960
  411280:	movk	w10, #0xf, lsl #16
  411284:	madd	x9, x8, x10, x9
  411288:	str	x9, [x20, #168]
  41128c:	ldr	x8, [x21, #88]
  411290:	ldr	x8, [x8, #16]
  411294:	subs	x8, x8, x9
  411298:	b.gt	4111dc <ferror@plt+0xd1fc>
  41129c:	mov	x8, x21
  4112a0:	str	wzr, [sp, #12]
  4112a4:	ldr	w9, [x8, #44]
  4112a8:	ldr	x10, [x8, #88]
  4112ac:	orr	w9, w9, #0x10
  4112b0:	str	w9, [x8, #44]
  4112b4:	ldr	x8, [x10, #8]
  4112b8:	cbnz	x8, 4112a4 <ferror@plt+0xd2c4>
  4112bc:	ldrb	w8, [x21, #44]
  4112c0:	tbz	w8, #4, 4112d0 <ferror@plt+0xd2f0>
  4112c4:	ldr	w24, [x21, #40]
  4112c8:	add	w23, w23, #0x1
  4112cc:	str	wzr, [x20, #64]
  4112d0:	ldr	w8, [sp, #12]
  4112d4:	tbnz	w8, #31, 4110c4 <ferror@plt+0xd0e4>
  4112d8:	ldr	w9, [x20, #64]
  4112dc:	tbnz	w9, #31, 4110c0 <ferror@plt+0xd0e0>
  4112e0:	cmp	w9, w8
  4112e4:	csel	w8, w9, w8, lt  // lt = tstop
  4112e8:	b	4110c0 <ferror@plt+0xd0e0>
  4112ec:	cmp	w9, #0x2
  4112f0:	b.cc	4112fc <ferror@plt+0xd31c>  // b.lo, b.ul, b.last
  4112f4:	str	w8, [x21, #24]
  4112f8:	b	41130c <ferror@plt+0xd32c>
  4112fc:	mov	w2, #0x1                   	// #1
  411300:	mov	x0, x21
  411304:	mov	x1, x20
  411308:	bl	41029c <ferror@plt+0xc2bc>
  41130c:	mov	x0, x20
  411310:	bl	42fda8 <ferror@plt+0x2bdc8>
  411314:	cbz	x19, 41131c <ferror@plt+0xd33c>
  411318:	str	w24, [x19]
  41131c:	cmp	w23, #0x0
  411320:	cset	w0, gt
  411324:	ldp	x20, x19, [sp, #112]
  411328:	ldp	x22, x21, [sp, #96]
  41132c:	ldp	x24, x23, [sp, #80]
  411330:	ldp	x26, x25, [sp, #64]
  411334:	ldp	x28, x27, [sp, #48]
  411338:	ldp	x29, x30, [sp, #32]
  41133c:	add	sp, sp, #0x80
  411340:	ret
  411344:	adrp	x0, 445000 <ferror@plt+0x41020>
  411348:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  41134c:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  411350:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  411354:	add	x0, x0, #0x2f
  411358:	add	x1, x1, #0xe68
  41135c:	add	x3, x3, #0xe70
  411360:	add	x4, x4, #0xe85
  411364:	mov	w2, #0xa0d                 	// #2573
  411368:	bl	426194 <ferror@plt+0x221b4>
  41136c:	sub	sp, sp, #0x120
  411370:	stp	x29, x30, [sp, #256]
  411374:	add	x29, sp, #0x100
  411378:	mov	x9, #0xffffffffffffffc8    	// #-56
  41137c:	mov	x10, sp
  411380:	sub	x11, x29, #0x78
  411384:	movk	x9, #0xff80, lsl #32
  411388:	add	x12, x29, #0x20
  41138c:	add	x10, x10, #0x80
  411390:	add	x11, x11, #0x38
  411394:	stp	x10, x9, [x29, #-16]
  411398:	stp	x12, x11, [x29, #-32]
  41139c:	stp	x1, x2, [x29, #-120]
  4113a0:	stp	x3, x4, [x29, #-104]
  4113a4:	stp	x5, x6, [x29, #-88]
  4113a8:	stur	x7, [x29, #-72]
  4113ac:	stp	q0, q1, [sp]
  4113b0:	ldp	q0, q1, [x29, #-32]
  4113b4:	mov	x8, x0
  4113b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4113bc:	add	x0, x0, #0x2f
  4113c0:	sub	x3, x29, #0x40
  4113c4:	mov	w1, #0x10                  	// #16
  4113c8:	mov	x2, x8
  4113cc:	str	x28, [sp, #272]
  4113d0:	stp	q2, q3, [sp, #32]
  4113d4:	stp	q4, q5, [sp, #64]
  4113d8:	stp	q6, q7, [sp, #96]
  4113dc:	stp	q0, q1, [x29, #-64]
  4113e0:	bl	4155f0 <ferror@plt+0x11610>
  4113e4:	ldr	x28, [sp, #272]
  4113e8:	ldp	x29, x30, [sp, #256]
  4113ec:	add	sp, sp, #0x120
  4113f0:	ret
  4113f4:	stp	x29, x30, [sp, #-64]!
  4113f8:	stp	x24, x23, [sp, #16]
  4113fc:	stp	x22, x21, [sp, #32]
  411400:	stp	x20, x19, [sp, #48]
  411404:	mov	x29, sp
  411408:	mov	w24, w4
  41140c:	mov	x23, x3
  411410:	mov	x20, x2
  411414:	mov	w22, w1
  411418:	mov	x19, x0
  41141c:	bl	42fcfc <ferror@plt+0x2bd1c>
  411420:	ldr	x8, [x19, #96]
  411424:	cbz	x8, 41147c <ferror@plt+0xd49c>
  411428:	mov	x21, xzr
  41142c:	sxtw	x9, w24
  411430:	add	x10, x23, #0x4
  411434:	b	411448 <ferror@plt+0xd468>
  411438:	ldr	x8, [x8, #16]
  41143c:	add	x21, x21, #0x1
  411440:	add	x10, x10, #0x8
  411444:	cbz	x8, 411480 <ferror@plt+0xd4a0>
  411448:	ldr	w11, [x8, #24]
  41144c:	cmp	w11, w22
  411450:	b.gt	411480 <ferror@plt+0xd4a0>
  411454:	cmp	x21, x9
  411458:	b.ge	411438 <ferror@plt+0xd458>  // b.tcont
  41145c:	ldr	x11, [x8]
  411460:	ldr	w12, [x11]
  411464:	stur	w12, [x10, #-4]
  411468:	ldrh	w11, [x11, #4]
  41146c:	strh	wzr, [x10, #2]
  411470:	and	w11, w11, #0xffffffc7
  411474:	strh	w11, [x10]
  411478:	b	411438 <ferror@plt+0xd458>
  41147c:	mov	w21, wzr
  411480:	str	wzr, [x19, #152]
  411484:	cbz	x20, 411498 <ferror@plt+0xd4b8>
  411488:	ldr	w8, [x19, #64]
  41148c:	str	w8, [x20]
  411490:	cbz	w8, 411498 <ferror@plt+0xd4b8>
  411494:	str	wzr, [x19, #176]
  411498:	mov	x0, x19
  41149c:	bl	42fda8 <ferror@plt+0x2bdc8>
  4114a0:	mov	w0, w21
  4114a4:	ldp	x20, x19, [sp, #48]
  4114a8:	ldp	x22, x21, [sp, #32]
  4114ac:	ldp	x24, x23, [sp, #16]
  4114b0:	ldp	x29, x30, [sp], #64
  4114b4:	ret
  4114b8:	sub	sp, sp, #0x70
  4114bc:	stp	x29, x30, [sp, #16]
  4114c0:	stp	x28, x27, [sp, #32]
  4114c4:	stp	x26, x25, [sp, #48]
  4114c8:	stp	x24, x23, [sp, #64]
  4114cc:	stp	x22, x21, [sp, #80]
  4114d0:	stp	x20, x19, [sp, #96]
  4114d4:	add	x29, sp, #0x10
  4114d8:	mov	w22, w3
  4114dc:	mov	x21, x2
  4114e0:	mov	w20, w1
  4114e4:	mov	x19, x0
  4114e8:	bl	42fcfc <ferror@plt+0x2bd1c>
  4114ec:	ldr	w8, [x19, #88]
  4114f0:	cbz	w8, 411504 <ferror@plt+0xd524>
  4114f4:	adrp	x0, 43f000 <ferror@plt+0x3b020>
  4114f8:	add	x0, x0, #0xf94
  4114fc:	bl	41136c <ferror@plt+0xd38c>
  411500:	b	41151c <ferror@plt+0xd53c>
  411504:	ldrh	w8, [x19, #150]
  411508:	cbz	w8, 411514 <ferror@plt+0xd534>
  41150c:	ldr	x0, [x19, #136]
  411510:	bl	42ee74 <ferror@plt+0x2ae94>
  411514:	ldr	w8, [x19, #152]
  411518:	cbz	w8, 411548 <ferror@plt+0xd568>
  41151c:	mov	x0, x19
  411520:	bl	42fda8 <ferror@plt+0x2bdc8>
  411524:	mov	w0, wzr
  411528:	ldp	x20, x19, [sp, #96]
  41152c:	ldp	x22, x21, [sp, #80]
  411530:	ldp	x24, x23, [sp, #64]
  411534:	ldp	x26, x25, [sp, #48]
  411538:	ldp	x28, x27, [sp, #32]
  41153c:	ldp	x29, x30, [sp, #16]
  411540:	add	sp, sp, #0x70
  411544:	ret
  411548:	cmp	w22, #0x1
  41154c:	b.lt	41158c <ferror@plt+0xd5ac>  // b.tstop
  411550:	add	x10, x19, #0x60
  411554:	mov	w8, w22
  411558:	add	x9, x21, #0x6
  41155c:	b	411570 <ferror@plt+0xd590>
  411560:	add	x10, x10, #0x10
  411564:	subs	x8, x8, #0x1
  411568:	add	x9, x9, #0x8
  41156c:	b.eq	41158c <ferror@plt+0xd5ac>  // b.none
  411570:	ldr	x10, [x10]
  411574:	ldr	x11, [x10]
  411578:	ldrh	w12, [x11, #4]
  41157c:	cbz	w12, 411560 <ferror@plt+0xd580>
  411580:	ldrh	w12, [x9]
  411584:	strh	w12, [x11, #6]
  411588:	b	411560 <ferror@plt+0xd580>
  41158c:	mov	x27, #0xf7cf                	// #63439
  411590:	movk	x27, #0xe353, lsl #16
  411594:	mov	w28, #0x4240                	// #16960
  411598:	movk	x27, #0x9ba5, lsl #32
  41159c:	mov	w23, wzr
  4115a0:	mov	x21, xzr
  4115a4:	mov	x25, xzr
  4115a8:	add	x24, x19, #0x50
  4115ac:	mov	w26, #0x41                  	// #65
  4115b0:	movk	w28, #0xf, lsl #16
  4115b4:	movk	x27, #0x20c4, lsl #48
  4115b8:	b	4115c4 <ferror@plt+0xd5e4>
  4115bc:	ldrb	w8, [x21, #44]
  4115c0:	tbnz	w8, #4, 411774 <ferror@plt+0xd794>
  4115c4:	cbz	x21, 4115d0 <ferror@plt+0xd5f0>
  4115c8:	ldr	x22, [x21, #72]
  4115cc:	cbnz	x22, 4115fc <ferror@plt+0xd61c>
  4115d0:	add	x8, x25, #0x8
  4115d4:	cmp	x25, #0x0
  4115d8:	csel	x8, x24, x8, eq  // eq = none
  4115dc:	ldr	x25, [x8]
  4115e0:	cbz	x25, 4115f4 <ferror@plt+0xd614>
  4115e4:	ldr	x8, [x25]
  4115e8:	ldr	x22, [x8]
  4115ec:	cbnz	x21, 4115fc <ferror@plt+0xd61c>
  4115f0:	b	411610 <ferror@plt+0xd630>
  4115f4:	mov	x22, xzr
  4115f8:	cbz	x21, 411610 <ferror@plt+0xd630>
  4115fc:	ldr	w8, [x21, #24]
  411600:	cmp	w8, #0x2
  411604:	b.cc	411618 <ferror@plt+0xd638>  // b.lo, b.ul, b.last
  411608:	sub	w8, w8, #0x1
  41160c:	str	w8, [x21, #24]
  411610:	cbnz	x22, 41162c <ferror@plt+0xd64c>
  411614:	b	4117b8 <ferror@plt+0xd7d8>
  411618:	mov	w2, #0x1                   	// #1
  41161c:	mov	x0, x21
  411620:	mov	x1, x19
  411624:	bl	41029c <ferror@plt+0xc2bc>
  411628:	cbz	x22, 4117b8 <ferror@plt+0xd7d8>
  41162c:	ldr	w9, [x22, #44]
  411630:	ldr	w8, [x22, #24]
  411634:	mov	x21, x22
  411638:	and	w11, w9, w26
  41163c:	add	w10, w8, #0x1
  411640:	cmp	w11, #0x1
  411644:	str	w10, [x22, #24]
  411648:	b.ne	4115c4 <ferror@plt+0xd5e4>  // b.any
  41164c:	cbz	w23, 41165c <ferror@plt+0xd67c>
  411650:	ldr	w11, [x21, #40]
  411654:	cmp	w11, w20
  411658:	b.gt	411798 <ferror@plt+0xd7b8>
  41165c:	tbnz	w9, #4, 4115bc <ferror@plt+0xd5dc>
  411660:	ldr	x8, [x21, #16]
  411664:	ldr	x22, [x8, #8]
  411668:	cbz	x22, 4116a4 <ferror@plt+0xd6c4>
  41166c:	ldr	w8, [x19, #88]
  411670:	mov	x0, x19
  411674:	add	w8, w8, #0x1
  411678:	str	w8, [x19, #88]
  41167c:	bl	42fda8 <ferror@plt+0x2bdc8>
  411680:	mov	x0, x21
  411684:	blr	x22
  411688:	mov	w22, w0
  41168c:	mov	x0, x19
  411690:	bl	42fcfc <ferror@plt+0x2bd1c>
  411694:	ldr	w8, [x19, #88]
  411698:	sub	w8, w8, #0x1
  41169c:	str	w8, [x19, #88]
  4116a0:	cbnz	w22, 411754 <ferror@plt+0xd774>
  4116a4:	ldr	x8, [x21, #88]
  4116a8:	ldr	x9, [x8, #24]
  4116ac:	cbz	x9, 4116c4 <ferror@plt+0xd6e4>
  4116b0:	ldr	x10, [x9]
  4116b4:	ldrh	w10, [x10, #6]
  4116b8:	cbnz	w10, 411754 <ferror@plt+0xd774>
  4116bc:	ldr	x9, [x9, #8]
  4116c0:	cbnz	x9, 4116b0 <ferror@plt+0xd6d0>
  4116c4:	ldr	x8, [x8, #16]
  4116c8:	cmn	x8, #0x1
  4116cc:	b.eq	4115bc <ferror@plt+0xd5dc>  // b.none
  4116d0:	ldr	w9, [x19, #176]
  4116d4:	cbz	w9, 4116e8 <ferror@plt+0xd708>
  4116d8:	ldr	x9, [x19, #168]
  4116dc:	cmp	x8, x9
  4116e0:	b.gt	4115bc <ferror@plt+0xd5dc>
  4116e4:	b	411754 <ferror@plt+0xd774>
  4116e8:	mov	x1, sp
  4116ec:	mov	w0, #0x1                   	// #1
  4116f0:	bl	4036a0 <clock_gettime@plt>
  4116f4:	ldr	x8, [sp]
  4116f8:	mov	x9, #0x5fff                	// #24575
  4116fc:	movk	x9, #0x758a, lsl #16
  411700:	mov	x10, #0xbfff                	// #49151
  411704:	movk	x9, #0x20ce, lsl #32
  411708:	movk	x10, #0xeb14, lsl #16
  41170c:	movk	x9, #0x461, lsl #48
  411710:	movk	x10, #0x419c, lsl #32
  411714:	add	x9, x8, x9
  411718:	movk	x10, #0x8c2, lsl #48
  41171c:	cmp	x9, x10
  411720:	b.cs	4117cc <ferror@plt+0xd7ec>  // b.hs, b.nlast
  411724:	ldr	x9, [sp, #8]
  411728:	mov	w10, #0x1                   	// #1
  41172c:	str	w10, [x19, #176]
  411730:	smulh	x9, x9, x27
  411734:	asr	x10, x9, #7
  411738:	add	x9, x10, x9, lsr #63
  41173c:	madd	x9, x8, x28, x9
  411740:	str	x9, [x19, #168]
  411744:	ldr	x8, [x21, #88]
  411748:	ldr	x8, [x8, #16]
  41174c:	cmp	x8, x9
  411750:	b.gt	4115bc <ferror@plt+0xd5dc>
  411754:	mov	x8, x21
  411758:	ldr	w9, [x8, #44]
  41175c:	ldr	x10, [x8, #88]
  411760:	orr	w9, w9, #0x10
  411764:	str	w9, [x8, #44]
  411768:	ldr	x8, [x10, #8]
  41176c:	cbnz	x8, 411758 <ferror@plt+0xd778>
  411770:	b	4115bc <ferror@plt+0xd5dc>
  411774:	ldr	w8, [x21, #24]
  411778:	mov	x1, x21
  41177c:	add	w8, w8, #0x1
  411780:	str	w8, [x21, #24]
  411784:	ldr	x0, [x19, #56]
  411788:	bl	4346c8 <ferror@plt+0x306e8>
  41178c:	ldr	w20, [x21, #40]
  411790:	add	w23, w23, #0x1
  411794:	b	4115c4 <ferror@plt+0xd5e4>
  411798:	cmp	w10, #0x2
  41179c:	b.cc	4117a8 <ferror@plt+0xd7c8>  // b.lo, b.ul, b.last
  4117a0:	str	w8, [x21, #24]
  4117a4:	b	4117b8 <ferror@plt+0xd7d8>
  4117a8:	mov	w2, #0x1                   	// #1
  4117ac:	mov	x0, x21
  4117b0:	mov	x1, x19
  4117b4:	bl	41029c <ferror@plt+0xc2bc>
  4117b8:	mov	x0, x19
  4117bc:	bl	42fda8 <ferror@plt+0x2bdc8>
  4117c0:	cmp	w23, #0x0
  4117c4:	cset	w0, ne  // ne = any
  4117c8:	b	411528 <ferror@plt+0xd548>
  4117cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4117d0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4117d4:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  4117d8:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  4117dc:	add	x0, x0, #0x2f
  4117e0:	add	x1, x1, #0xe68
  4117e4:	add	x3, x3, #0xe70
  4117e8:	add	x4, x4, #0xe85
  4117ec:	mov	w2, #0xa0d                 	// #2573
  4117f0:	bl	426194 <ferror@plt+0x221b4>
  4117f4:	sub	sp, sp, #0x80
  4117f8:	stp	x29, x30, [sp, #32]
  4117fc:	stp	x28, x27, [sp, #48]
  411800:	stp	x26, x25, [sp, #64]
  411804:	stp	x24, x23, [sp, #80]
  411808:	stp	x22, x21, [sp, #96]
  41180c:	stp	x20, x19, [sp, #112]
  411810:	add	x29, sp, #0x20
  411814:	mov	x19, x0
  411818:	bl	42fcfc <ferror@plt+0x2bd1c>
  41181c:	ldr	x8, [x19, #56]
  411820:	ldr	w8, [x8, #8]
  411824:	cbz	w8, 4119fc <ferror@plt+0xda1c>
  411828:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41182c:	add	x0, x0, #0x6c8
  411830:	bl	430534 <ferror@plt+0x2c554>
  411834:	mov	x20, x0
  411838:	cbnz	x0, 411858 <ferror@plt+0xd878>
  41183c:	mov	w0, #0x10                  	// #16
  411840:	bl	41de3c <ferror@plt+0x19e5c>
  411844:	mov	x20, x0
  411848:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41184c:	add	x0, x0, #0x6c8
  411850:	mov	x1, x20
  411854:	bl	430600 <ferror@plt+0x2c620>
  411858:	ldr	x0, [x19, #56]
  41185c:	ldr	w8, [x0, #8]
  411860:	cbz	w8, 4119f4 <ferror@plt+0xda14>
  411864:	mov	x24, xzr
  411868:	mov	x25, sp
  41186c:	mov	w26, #0x41                  	// #65
  411870:	b	411898 <ferror@plt+0xd8b8>
  411874:	mov	w2, #0x1                   	// #1
  411878:	mov	x0, x21
  41187c:	mov	x1, x19
  411880:	bl	41029c <ferror@plt+0xc2bc>
  411884:	ldr	x0, [x19, #56]
  411888:	add	x24, x24, #0x1
  41188c:	ldr	w8, [x0, #8]
  411890:	cmp	x24, x8
  411894:	b.cs	4119f4 <ferror@plt+0xda14>  // b.hs, b.nlast
  411898:	ldr	x8, [x0]
  41189c:	lsl	x9, x24, #3
  4118a0:	ldr	x21, [x8, x9]
  4118a4:	str	xzr, [x8, x9]
  4118a8:	cbz	x21, 411a24 <ferror@plt+0xda44>
  4118ac:	ldr	w8, [x21, #44]
  4118b0:	and	w27, w8, #0xffffffef
  4118b4:	str	w27, [x21, #44]
  4118b8:	tbz	w8, #0, 4119dc <ferror@plt+0xd9fc>
  4118bc:	stur	xzr, [x29, #-8]
  4118c0:	str	xzr, [sp, #16]
  4118c4:	ldp	x28, x8, [x21, #8]
  4118c8:	ldr	x22, [x21]
  4118cc:	ldr	x23, [x8, #16]
  4118d0:	cbz	x28, 4118e4 <ferror@plt+0xd904>
  4118d4:	ldr	x8, [x28]
  4118d8:	mov	x0, x22
  4118dc:	blr	x8
  4118e0:	ldr	w27, [x21, #44]
  4118e4:	tbnz	w27, #5, 4118f4 <ferror@plt+0xd914>
  4118e8:	mov	x0, x21
  4118ec:	bl	40f840 <ferror@plt+0xb860>
  4118f0:	ldr	w27, [x21, #44]
  4118f4:	orr	w8, w27, #0x2
  4118f8:	str	w8, [x21, #44]
  4118fc:	cbz	x28, 411918 <ferror@plt+0xd938>
  411900:	ldr	x8, [x28, #16]
  411904:	add	x2, sp, #0x10
  411908:	sub	x3, x29, #0x8
  41190c:	mov	x0, x22
  411910:	mov	x1, x21
  411914:	blr	x8
  411918:	mov	x0, x19
  41191c:	bl	42fda8 <ferror@plt+0x2bdc8>
  411920:	ldr	w8, [x20]
  411924:	mov	x0, x21
  411928:	add	w8, w8, #0x1
  41192c:	str	w8, [x20]
  411930:	ldr	x8, [x20, #8]
  411934:	stp	x21, x8, [sp]
  411938:	str	x25, [x20, #8]
  41193c:	ldr	x1, [sp, #16]
  411940:	ldur	x2, [x29, #-8]
  411944:	blr	x23
  411948:	ldr	x8, [x20, #8]
  41194c:	cmp	x8, x25
  411950:	b.ne	411a4c <ferror@plt+0xda6c>  // b.any
  411954:	ldr	x8, [sp, #8]
  411958:	ldr	w9, [x20]
  41195c:	mov	w23, w0
  411960:	str	x8, [x20, #8]
  411964:	sub	w8, w9, #0x1
  411968:	str	w8, [x20]
  41196c:	cbz	x28, 41197c <ferror@plt+0xd99c>
  411970:	ldr	x8, [x28, #8]
  411974:	mov	x0, x22
  411978:	blr	x8
  41197c:	mov	x0, x19
  411980:	bl	42fcfc <ferror@plt+0x2bd1c>
  411984:	ldr	w8, [x21, #44]
  411988:	tbz	w27, #1, 41199c <ferror@plt+0xd9bc>
  41198c:	bics	wzr, w26, w8
  411990:	b.eq	4119ac <ferror@plt+0xd9cc>  // b.none
  411994:	cbnz	w23, 4119dc <ferror@plt+0xd9fc>
  411998:	b	4119b8 <ferror@plt+0xd9d8>
  41199c:	and	w8, w8, #0xfffffffd
  4119a0:	str	w8, [x21, #44]
  4119a4:	bics	wzr, w26, w8
  4119a8:	b.ne	411994 <ferror@plt+0xd9b4>  // b.any
  4119ac:	mov	x0, x21
  4119b0:	bl	413eb0 <ferror@plt+0xfed0>
  4119b4:	cbnz	w23, 4119dc <ferror@plt+0xd9fc>
  4119b8:	ldrb	w8, [x21, #44]
  4119bc:	tbz	w8, #0, 4119dc <ferror@plt+0xd9fc>
  4119c0:	ldr	x8, [x21, #32]
  4119c4:	cmp	x8, x19
  4119c8:	b.ne	411a74 <ferror@plt+0xda94>  // b.any
  4119cc:	mov	w2, #0x1                   	// #1
  4119d0:	mov	x0, x21
  4119d4:	mov	x1, x19
  4119d8:	bl	40e218 <ferror@plt+0xa238>
  4119dc:	ldr	w8, [x21, #24]
  4119e0:	cmp	w8, #0x2
  4119e4:	b.cc	411874 <ferror@plt+0xd894>  // b.lo, b.ul, b.last
  4119e8:	sub	w8, w8, #0x1
  4119ec:	str	w8, [x21, #24]
  4119f0:	b	411884 <ferror@plt+0xd8a4>
  4119f4:	mov	w1, wzr
  4119f8:	bl	4340f8 <ferror@plt+0x30118>
  4119fc:	mov	x0, x19
  411a00:	bl	42fda8 <ferror@plt+0x2bdc8>
  411a04:	ldp	x20, x19, [sp, #112]
  411a08:	ldp	x22, x21, [sp, #96]
  411a0c:	ldp	x24, x23, [sp, #80]
  411a10:	ldp	x26, x25, [sp, #64]
  411a14:	ldp	x28, x27, [sp, #48]
  411a18:	ldp	x29, x30, [sp, #32]
  411a1c:	add	sp, sp, #0x80
  411a20:	ret
  411a24:	adrp	x0, 445000 <ferror@plt+0x41020>
  411a28:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  411a2c:	adrp	x3, 440000 <ferror@plt+0x3c020>
  411a30:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  411a34:	add	x0, x0, #0x2f
  411a38:	add	x1, x1, #0xe68
  411a3c:	add	x3, x3, #0x6ac
  411a40:	add	x4, x4, #0x914
  411a44:	mov	w2, #0xbc9                 	// #3017
  411a48:	bl	426194 <ferror@plt+0x221b4>
  411a4c:	adrp	x0, 445000 <ferror@plt+0x41020>
  411a50:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  411a54:	adrp	x3, 440000 <ferror@plt+0x3c020>
  411a58:	adrp	x4, 440000 <ferror@plt+0x3c020>
  411a5c:	add	x0, x0, #0x2f
  411a60:	add	x1, x1, #0xe68
  411a64:	add	x3, x3, #0x6ac
  411a68:	add	x4, x4, #0x6bc
  411a6c:	mov	w2, #0xbfd                 	// #3069
  411a70:	bl	426194 <ferror@plt+0x221b4>
  411a74:	adrp	x0, 445000 <ferror@plt+0x41020>
  411a78:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  411a7c:	adrp	x3, 440000 <ferror@plt+0x3c020>
  411a80:	adrp	x4, 440000 <ferror@plt+0x3c020>
  411a84:	add	x0, x0, #0x2f
  411a88:	add	x1, x1, #0xe68
  411a8c:	add	x3, x3, #0x6ac
  411a90:	add	x4, x4, #0x6f1
  411a94:	mov	w2, #0xc11                 	// #3089
  411a98:	bl	426194 <ferror@plt+0x221b4>
  411a9c:	stp	x29, x30, [sp, #-32]!
  411aa0:	stp	x20, x19, [sp, #16]
  411aa4:	mov	x19, x0
  411aa8:	mov	x29, sp
  411aac:	cbnz	x0, 411ae0 <ferror@plt+0xdb00>
  411ab0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  411ab4:	add	x0, x0, #0xa08
  411ab8:	bl	42fcfc <ferror@plt+0x2bd1c>
  411abc:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  411ac0:	ldr	x8, [x19, #2576]
  411ac4:	cbnz	x8, 411ad0 <ferror@plt+0xdaf0>
  411ac8:	bl	40e4c4 <ferror@plt+0xa4e4>
  411acc:	str	x0, [x19, #2576]
  411ad0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  411ad4:	add	x0, x0, #0xa08
  411ad8:	bl	42fda8 <ferror@plt+0x2bdc8>
  411adc:	ldr	x19, [x19, #2576]
  411ae0:	mov	x0, x19
  411ae4:	bl	42fcfc <ferror@plt+0x2bd1c>
  411ae8:	bl	427f94 <ferror@plt+0x23fb4>
  411aec:	mov	x0, x19
  411af0:	mov	w1, wzr
  411af4:	mov	w2, wzr
  411af8:	bl	411b18 <ferror@plt+0xdb38>
  411afc:	mov	w20, w0
  411b00:	mov	x0, x19
  411b04:	bl	42fda8 <ferror@plt+0x2bdc8>
  411b08:	mov	w0, w20
  411b0c:	ldp	x20, x19, [sp, #16]
  411b10:	ldp	x29, x30, [sp], #32
  411b14:	ret
  411b18:	stp	x29, x30, [sp, #-80]!
  411b1c:	str	x25, [sp, #16]
  411b20:	stp	x24, x23, [sp, #32]
  411b24:	stp	x22, x21, [sp, #48]
  411b28:	stp	x20, x19, [sp, #64]
  411b2c:	mov	x29, sp
  411b30:	mov	w20, w2
  411b34:	mov	w21, w1
  411b38:	mov	x19, x0
  411b3c:	bl	42fda8 <ferror@plt+0x2bdc8>
  411b40:	mov	x0, x19
  411b44:	bl	40e794 <ferror@plt+0xa7b4>
  411b48:	mov	w22, w0
  411b4c:	mov	x0, x19
  411b50:	bl	42fcfc <ferror@plt+0x2bd1c>
  411b54:	cbz	w22, 411d00 <ferror@plt+0xdd20>
  411b58:	ldr	x22, [x19, #120]
  411b5c:	cbnz	x22, 411b78 <ferror@plt+0xdb98>
  411b60:	ldr	w0, [x19, #112]
  411b64:	mov	w1, #0x8                   	// #8
  411b68:	str	w0, [x19, #128]
  411b6c:	bl	414344 <ferror@plt+0x10364>
  411b70:	mov	x22, x0
  411b74:	str	x0, [x19, #120]
  411b78:	ldr	w24, [x19, #128]
  411b7c:	mov	x0, x19
  411b80:	bl	42fda8 <ferror@plt+0x2bdc8>
  411b84:	add	x1, x29, #0x1c
  411b88:	mov	x0, x19
  411b8c:	bl	410fac <ferror@plt+0xcfcc>
  411b90:	ldr	w25, [x29, #28]
  411b94:	mov	x0, x19
  411b98:	bl	42fcfc <ferror@plt+0x2bd1c>
  411b9c:	ldr	x8, [x19, #96]
  411ba0:	cbz	x8, 411bf8 <ferror@plt+0xdc18>
  411ba4:	mov	x23, xzr
  411ba8:	sxtw	x9, w24
  411bac:	add	x10, x22, #0x6
  411bb0:	b	411bc4 <ferror@plt+0xdbe4>
  411bb4:	ldr	x8, [x8, #16]
  411bb8:	add	x23, x23, #0x1
  411bbc:	add	x10, x10, #0x8
  411bc0:	cbz	x8, 411bfc <ferror@plt+0xdc1c>
  411bc4:	ldr	w11, [x8, #24]
  411bc8:	cmp	w11, w25
  411bcc:	b.gt	411bfc <ferror@plt+0xdc1c>
  411bd0:	cmp	x23, x9
  411bd4:	b.ge	411bb4 <ferror@plt+0xdbd4>  // b.tcont
  411bd8:	ldr	x11, [x8]
  411bdc:	ldr	w12, [x11]
  411be0:	stur	w12, [x10, #-6]
  411be4:	ldrh	w11, [x11, #4]
  411be8:	strh	wzr, [x10]
  411bec:	and	w11, w11, #0xffffffc7
  411bf0:	sturh	w11, [x10, #-2]
  411bf4:	b	411bb4 <ferror@plt+0xdbd4>
  411bf8:	mov	w23, wzr
  411bfc:	ldr	w25, [x19, #64]
  411c00:	str	wzr, [x19, #152]
  411c04:	cbz	w25, 411c0c <ferror@plt+0xdc2c>
  411c08:	str	wzr, [x19, #176]
  411c0c:	mov	x0, x19
  411c10:	bl	42fda8 <ferror@plt+0x2bdc8>
  411c14:	cmp	w23, w24
  411c18:	b.le	411c54 <ferror@plt+0xdc74>
  411c1c:	mov	x0, x19
  411c20:	bl	42fcfc <ferror@plt+0x2bd1c>
  411c24:	mov	x0, x22
  411c28:	bl	414260 <ferror@plt+0x10280>
  411c2c:	sxtw	x0, w23
  411c30:	mov	w1, #0x8                   	// #8
  411c34:	str	w23, [x19, #128]
  411c38:	bl	414344 <ferror@plt+0x10364>
  411c3c:	mov	x22, x0
  411c40:	str	x0, [x19, #120]
  411c44:	mov	x0, x19
  411c48:	bl	42fda8 <ferror@plt+0x2bdc8>
  411c4c:	mov	w24, w23
  411c50:	b	411b90 <ferror@plt+0xdbb0>
  411c54:	cmp	w21, #0x0
  411c58:	csel	w21, wzr, w25, eq  // eq = none
  411c5c:	orr	w8, w21, w23
  411c60:	cbz	w8, 411cb0 <ferror@plt+0xdcd0>
  411c64:	mov	x0, x19
  411c68:	bl	42fcfc <ferror@plt+0x2bd1c>
  411c6c:	ldr	x24, [x19, #160]
  411c70:	mov	x0, x19
  411c74:	bl	42fda8 <ferror@plt+0x2bdc8>
  411c78:	mov	x0, x22
  411c7c:	mov	w1, w23
  411c80:	mov	w2, w21
  411c84:	blr	x24
  411c88:	tbz	w0, #31, 411cb0 <ferror@plt+0xdcd0>
  411c8c:	bl	403ee0 <__errno_location@plt>
  411c90:	ldr	w0, [x0]
  411c94:	cmp	w0, #0x4
  411c98:	b.eq	411cb0 <ferror@plt+0xdcd0>  // b.none
  411c9c:	bl	42003c <ferror@plt+0x1c05c>
  411ca0:	mov	x1, x0
  411ca4:	adrp	x0, 440000 <ferror@plt+0x3c020>
  411ca8:	add	x0, x0, #0x72b
  411cac:	bl	41136c <ferror@plt+0xd38c>
  411cb0:	ldr	w1, [x29, #28]
  411cb4:	mov	x0, x19
  411cb8:	mov	x2, x22
  411cbc:	mov	w3, w23
  411cc0:	bl	4114b8 <ferror@plt+0xd4d8>
  411cc4:	mov	w21, w0
  411cc8:	cbz	w20, 411cd4 <ferror@plt+0xdcf4>
  411ccc:	mov	x0, x19
  411cd0:	bl	4117f4 <ferror@plt+0xd814>
  411cd4:	mov	x0, x19
  411cd8:	bl	40e934 <ferror@plt+0xa954>
  411cdc:	mov	x0, x19
  411ce0:	bl	42fcfc <ferror@plt+0x2bd1c>
  411ce4:	mov	w0, w21
  411ce8:	ldp	x20, x19, [sp, #64]
  411cec:	ldp	x22, x21, [sp, #48]
  411cf0:	ldp	x24, x23, [sp, #32]
  411cf4:	ldr	x25, [sp, #16]
  411cf8:	ldp	x29, x30, [sp], #80
  411cfc:	ret
  411d00:	cbz	w21, 411ce4 <ferror@plt+0xdd04>
  411d04:	add	x1, x19, #0x8
  411d08:	mov	x0, x19
  411d0c:	mov	x2, x19
  411d10:	bl	410e4c <ferror@plt+0xce6c>
  411d14:	cbnz	w0, 411b58 <ferror@plt+0xdb78>
  411d18:	mov	w21, wzr
  411d1c:	b	411ce4 <ferror@plt+0xdd04>
  411d20:	stp	x29, x30, [sp, #-32]!
  411d24:	stp	x20, x19, [sp, #16]
  411d28:	mov	w19, w1
  411d2c:	mov	x20, x0
  411d30:	mov	x29, sp
  411d34:	cbnz	x0, 411d68 <ferror@plt+0xdd88>
  411d38:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  411d3c:	add	x0, x0, #0xa08
  411d40:	bl	42fcfc <ferror@plt+0x2bd1c>
  411d44:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  411d48:	ldr	x8, [x20, #2576]
  411d4c:	cbnz	x8, 411d58 <ferror@plt+0xdd78>
  411d50:	bl	40e4c4 <ferror@plt+0xa4e4>
  411d54:	str	x0, [x20, #2576]
  411d58:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  411d5c:	add	x0, x0, #0xa08
  411d60:	bl	42fda8 <ferror@plt+0x2bdc8>
  411d64:	ldr	x20, [x20, #2576]
  411d68:	mov	x0, x20
  411d6c:	bl	42fcfc <ferror@plt+0x2bd1c>
  411d70:	bl	427f94 <ferror@plt+0x23fb4>
  411d74:	mov	w2, #0x1                   	// #1
  411d78:	mov	x0, x20
  411d7c:	mov	w1, w19
  411d80:	bl	411b18 <ferror@plt+0xdb38>
  411d84:	mov	w19, w0
  411d88:	mov	x0, x20
  411d8c:	bl	42fda8 <ferror@plt+0x2bdc8>
  411d90:	mov	w0, w19
  411d94:	ldp	x20, x19, [sp, #16]
  411d98:	ldp	x29, x30, [sp], #32
  411d9c:	ret
  411da0:	stp	x29, x30, [sp, #-32]!
  411da4:	stp	x20, x19, [sp, #16]
  411da8:	mov	w19, w1
  411dac:	mov	x20, x0
  411db0:	mov	x29, sp
  411db4:	cbnz	x0, 411dec <ferror@plt+0xde0c>
  411db8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  411dbc:	add	x0, x0, #0xa08
  411dc0:	bl	42fcfc <ferror@plt+0x2bd1c>
  411dc4:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  411dc8:	ldr	x8, [x20, #2576]
  411dcc:	cbnz	x8, 411dd8 <ferror@plt+0xddf8>
  411dd0:	bl	40e4c4 <ferror@plt+0xa4e4>
  411dd4:	str	x0, [x20, #2576]
  411dd8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  411ddc:	add	x0, x0, #0xa08
  411de0:	bl	42fda8 <ferror@plt+0x2bdc8>
  411de4:	ldr	x20, [x20, #2576]
  411de8:	cbz	x20, 411e44 <ferror@plt+0xde64>
  411dec:	dmb	ish
  411df0:	mov	x8, x20
  411df4:	ldr	w9, [x8, #48]!
  411df8:	cmp	w9, #0x1
  411dfc:	b.lt	411e38 <ferror@plt+0xde58>  // b.tstop
  411e00:	ldaxr	w9, [x8]
  411e04:	add	w9, w9, #0x1
  411e08:	stlxr	w10, w9, [x8]
  411e0c:	cbnz	w10, 411e00 <ferror@plt+0xde20>
  411e10:	mov	w0, #0x10                  	// #16
  411e14:	bl	4141b0 <ferror@plt+0x101d0>
  411e18:	str	x20, [x0]
  411e1c:	cmp	w19, #0x0
  411e20:	ldp	x20, x19, [sp, #16]
  411e24:	mov	w8, #0x1                   	// #1
  411e28:	cset	w9, ne  // ne = any
  411e2c:	stp	w9, w8, [x0, #8]
  411e30:	ldp	x29, x30, [sp], #32
  411e34:	ret
  411e38:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  411e3c:	add	x2, x2, #0x551
  411e40:	b	411e4c <ferror@plt+0xde6c>
  411e44:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  411e48:	add	x2, x2, #0x728
  411e4c:	adrp	x0, 445000 <ferror@plt+0x41020>
  411e50:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  411e54:	add	x0, x0, #0x2f
  411e58:	add	x1, x1, #0x520
  411e5c:	bl	415310 <ferror@plt+0x11330>
  411e60:	b	411e10 <ferror@plt+0xde30>
  411e64:	stp	x29, x30, [sp, #-16]!
  411e68:	mov	x29, sp
  411e6c:	cbz	x0, 411e9c <ferror@plt+0xdebc>
  411e70:	dmb	ish
  411e74:	mov	x8, x0
  411e78:	ldr	w9, [x8, #12]!
  411e7c:	cmp	w9, #0x1
  411e80:	b.lt	411ea8 <ferror@plt+0xdec8>  // b.tstop
  411e84:	ldaxr	w9, [x8]
  411e88:	add	w9, w9, #0x1
  411e8c:	stlxr	w10, w9, [x8]
  411e90:	cbnz	w10, 411e84 <ferror@plt+0xdea4>
  411e94:	ldp	x29, x30, [sp], #16
  411e98:	ret
  411e9c:	adrp	x2, 440000 <ferror@plt+0x3c020>
  411ea0:	add	x2, x2, #0x1a
  411ea4:	b	411eb0 <ferror@plt+0xded0>
  411ea8:	adrp	x2, 440000 <ferror@plt+0x3c020>
  411eac:	add	x2, x2, #0x27
  411eb0:	adrp	x0, 445000 <ferror@plt+0x41020>
  411eb4:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  411eb8:	add	x0, x0, #0x2f
  411ebc:	add	x1, x1, #0xff2
  411ec0:	bl	415310 <ferror@plt+0x11330>
  411ec4:	mov	x0, xzr
  411ec8:	ldp	x29, x30, [sp], #16
  411ecc:	ret
  411ed0:	stp	x29, x30, [sp, #-32]!
  411ed4:	str	x19, [sp, #16]
  411ed8:	mov	x29, sp
  411edc:	cbz	x0, 411f30 <ferror@plt+0xdf50>
  411ee0:	dmb	ish
  411ee4:	mov	x8, x0
  411ee8:	ldr	w9, [x8, #12]!
  411eec:	mov	x19, x0
  411ef0:	cmp	w9, #0x1
  411ef4:	b.lt	411f4c <ferror@plt+0xdf6c>  // b.tstop
  411ef8:	ldaxr	w9, [x8]
  411efc:	subs	w9, w9, #0x1
  411f00:	stlxr	w10, w9, [x8]
  411f04:	cbnz	w10, 411ef8 <ferror@plt+0xdf18>
  411f08:	b.ne	411f24 <ferror@plt+0xdf44>  // b.any
  411f0c:	ldr	x0, [x19]
  411f10:	bl	40e024 <ferror@plt+0xa044>
  411f14:	mov	x0, x19
  411f18:	ldr	x19, [sp, #16]
  411f1c:	ldp	x29, x30, [sp], #32
  411f20:	b	414260 <ferror@plt+0x10280>
  411f24:	ldr	x19, [sp, #16]
  411f28:	ldp	x29, x30, [sp], #32
  411f2c:	ret
  411f30:	adrp	x0, 445000 <ferror@plt+0x41020>
  411f34:	adrp	x1, 440000 <ferror@plt+0x3c020>
  411f38:	adrp	x2, 440000 <ferror@plt+0x3c020>
  411f3c:	add	x0, x0, #0x2f
  411f40:	add	x1, x1, #0x4f
  411f44:	add	x2, x2, #0x1a
  411f48:	b	411f64 <ferror@plt+0xdf84>
  411f4c:	adrp	x0, 445000 <ferror@plt+0x41020>
  411f50:	adrp	x1, 440000 <ferror@plt+0x3c020>
  411f54:	adrp	x2, 440000 <ferror@plt+0x3c020>
  411f58:	add	x0, x0, #0x2f
  411f5c:	add	x1, x1, #0x4f
  411f60:	add	x2, x2, #0x27
  411f64:	ldr	x19, [sp, #16]
  411f68:	ldp	x29, x30, [sp], #32
  411f6c:	b	415310 <ferror@plt+0x11330>
  411f70:	stp	x29, x30, [sp, #-48]!
  411f74:	str	x21, [sp, #16]
  411f78:	stp	x20, x19, [sp, #32]
  411f7c:	mov	x29, sp
  411f80:	mov	x19, x0
  411f84:	bl	427f94 <ferror@plt+0x23fb4>
  411f88:	cbz	x19, 4120f0 <ferror@plt+0xe110>
  411f8c:	dmb	ish
  411f90:	mov	x21, x19
  411f94:	ldr	w8, [x21, #12]!
  411f98:	cmp	w8, #0x0
  411f9c:	b.le	41210c <ferror@plt+0xe12c>
  411fa0:	ldr	x0, [x19]
  411fa4:	bl	40e794 <ferror@plt+0xa7b4>
  411fa8:	ldr	x8, [x19]
  411fac:	mov	w20, w0
  411fb0:	mov	x0, x8
  411fb4:	bl	42fcfc <ferror@plt+0x2bd1c>
  411fb8:	cbnz	w20, 412004 <ferror@plt+0xe024>
  411fbc:	ldaxr	w8, [x21]
  411fc0:	add	w8, w8, #0x1
  411fc4:	stlxr	w9, w8, [x21]
  411fc8:	cbnz	w9, 411fbc <ferror@plt+0xdfdc>
  411fcc:	ldr	w8, [x19, #8]
  411fd0:	cbnz	w8, 411fdc <ferror@plt+0xdffc>
  411fd4:	mov	w8, #0x1                   	// #1
  411fd8:	str	w8, [x19, #8]
  411fdc:	ldr	x0, [x19]
  411fe0:	add	x1, x0, #0x8
  411fe4:	mov	x2, x0
  411fe8:	bl	410e4c <ferror@plt+0xce6c>
  411fec:	ldr	w8, [x19, #8]
  411ff0:	mov	w20, w0
  411ff4:	cbz	w8, 411ffc <ferror@plt+0xe01c>
  411ff8:	cbz	w20, 411fdc <ferror@plt+0xdffc>
  411ffc:	cbz	w8, 4120a8 <ferror@plt+0xe0c8>
  412000:	cbz	w20, 412148 <ferror@plt+0xe168>
  412004:	ldr	x8, [x19]
  412008:	ldr	w8, [x8, #88]
  41200c:	cbz	w8, 412028 <ferror@plt+0xe048>
  412010:	ldp	x20, x19, [sp, #32]
  412014:	ldr	x21, [sp, #16]
  412018:	adrp	x0, 440000 <ferror@plt+0x3c020>
  41201c:	add	x0, x0, #0xb3
  412020:	ldp	x29, x30, [sp], #48
  412024:	b	41136c <ferror@plt+0xd38c>
  412028:	ldaxr	w8, [x21]
  41202c:	add	w8, w8, #0x1
  412030:	stlxr	w9, w8, [x21]
  412034:	cbnz	w9, 412028 <ferror@plt+0xe048>
  412038:	ldr	x0, [x19]
  41203c:	mov	w8, #0x1                   	// #1
  412040:	str	w8, [x19, #8]
  412044:	mov	w1, #0x1                   	// #1
  412048:	mov	w2, #0x1                   	// #1
  41204c:	bl	411b18 <ferror@plt+0xdb38>
  412050:	ldr	w8, [x19, #8]
  412054:	ldr	x0, [x19]
  412058:	cbnz	w8, 412044 <ferror@plt+0xe064>
  41205c:	bl	42fda8 <ferror@plt+0x2bdc8>
  412060:	ldr	x0, [x19]
  412064:	bl	40e934 <ferror@plt+0xa954>
  412068:	dmb	ish
  41206c:	ldr	w8, [x19, #12]
  412070:	cmp	w8, #0x1
  412074:	b.lt	412120 <ferror@plt+0xe140>  // b.tstop
  412078:	ldaxr	w8, [x21]
  41207c:	subs	w8, w8, #0x1
  412080:	stlxr	w9, w8, [x21]
  412084:	cbnz	w9, 412078 <ferror@plt+0xe098>
  412088:	b.ne	4120e0 <ferror@plt+0xe100>  // b.any
  41208c:	ldr	x0, [x19]
  412090:	bl	40e024 <ferror@plt+0xa044>
  412094:	mov	x0, x19
  412098:	ldp	x20, x19, [sp, #32]
  41209c:	ldr	x21, [sp, #16]
  4120a0:	ldp	x29, x30, [sp], #48
  4120a4:	b	414260 <ferror@plt+0x10280>
  4120a8:	ldr	x0, [x19]
  4120ac:	bl	42fda8 <ferror@plt+0x2bdc8>
  4120b0:	cbz	w20, 4120bc <ferror@plt+0xe0dc>
  4120b4:	ldr	x0, [x19]
  4120b8:	bl	40e934 <ferror@plt+0xa954>
  4120bc:	dmb	ish
  4120c0:	ldr	w8, [x21]
  4120c4:	cmp	w8, #0x1
  4120c8:	b.lt	412120 <ferror@plt+0xe140>  // b.tstop
  4120cc:	ldaxr	w8, [x21]
  4120d0:	subs	w8, w8, #0x1
  4120d4:	stlxr	w9, w8, [x21]
  4120d8:	cbnz	w9, 4120cc <ferror@plt+0xe0ec>
  4120dc:	b.eq	41208c <ferror@plt+0xe0ac>  // b.none
  4120e0:	ldp	x20, x19, [sp, #32]
  4120e4:	ldr	x21, [sp, #16]
  4120e8:	ldp	x29, x30, [sp], #48
  4120ec:	ret
  4120f0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4120f4:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4120f8:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4120fc:	add	x0, x0, #0x2f
  412100:	add	x1, x1, #0x73
  412104:	add	x2, x2, #0x1a
  412108:	b	412138 <ferror@plt+0xe158>
  41210c:	adrp	x0, 445000 <ferror@plt+0x41020>
  412110:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412114:	add	x0, x0, #0x2f
  412118:	add	x1, x1, #0x73
  41211c:	b	412130 <ferror@plt+0xe150>
  412120:	adrp	x0, 445000 <ferror@plt+0x41020>
  412124:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412128:	add	x0, x0, #0x2f
  41212c:	add	x1, x1, #0x4f
  412130:	adrp	x2, 440000 <ferror@plt+0x3c020>
  412134:	add	x2, x2, #0x27
  412138:	ldp	x20, x19, [sp, #32]
  41213c:	ldr	x21, [sp, #16]
  412140:	ldp	x29, x30, [sp], #48
  412144:	b	415310 <ferror@plt+0x11330>
  412148:	adrp	x0, 445000 <ferror@plt+0x41020>
  41214c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  412150:	adrp	x3, 440000 <ferror@plt+0x3c020>
  412154:	adrp	x4, 440000 <ferror@plt+0x3c020>
  412158:	add	x0, x0, #0x2f
  41215c:	add	x1, x1, #0xe68
  412160:	add	x3, x3, #0x95
  412164:	add	x4, x4, #0xa5
  412168:	mov	w2, #0xf34                 	// #3892
  41216c:	bl	426194 <ferror@plt+0x221b4>
  412170:	stp	x29, x30, [sp, #-32]!
  412174:	str	x19, [sp, #16]
  412178:	mov	x29, sp
  41217c:	cbz	x0, 4121c8 <ferror@plt+0xe1e8>
  412180:	dmb	ish
  412184:	ldr	w8, [x0, #12]
  412188:	mov	x19, x0
  41218c:	cmp	w8, #0x0
  412190:	b.le	4121e4 <ferror@plt+0xe204>
  412194:	ldr	x0, [x19]
  412198:	bl	42fcfc <ferror@plt+0x2bd1c>
  41219c:	ldr	x8, [x19]
  4121a0:	str	wzr, [x19, #8]
  4121a4:	ldr	x0, [x8, #136]
  4121a8:	bl	42eeb0 <ferror@plt+0x2aed0>
  4121ac:	ldr	x8, [x19]
  4121b0:	add	x0, x8, #0x8
  4121b4:	bl	4303a4 <ferror@plt+0x2c3c4>
  4121b8:	ldr	x0, [x19]
  4121bc:	ldr	x19, [sp, #16]
  4121c0:	ldp	x29, x30, [sp], #32
  4121c4:	b	42fda8 <ferror@plt+0x2bdc8>
  4121c8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4121cc:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4121d0:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4121d4:	add	x0, x0, #0x2f
  4121d8:	add	x1, x1, #0x125
  4121dc:	add	x2, x2, #0x1a
  4121e0:	b	4121fc <ferror@plt+0xe21c>
  4121e4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4121e8:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4121ec:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4121f0:	add	x0, x0, #0x2f
  4121f4:	add	x1, x1, #0x125
  4121f8:	add	x2, x2, #0x27
  4121fc:	ldr	x19, [sp, #16]
  412200:	ldp	x29, x30, [sp], #32
  412204:	b	415310 <ferror@plt+0x11330>
  412208:	stp	x29, x30, [sp, #-16]!
  41220c:	mov	x29, sp
  412210:	cbz	x0, 412230 <ferror@plt+0xe250>
  412214:	dmb	ish
  412218:	ldr	w8, [x0, #12]
  41221c:	cmp	w8, #0x0
  412220:	b.le	41224c <ferror@plt+0xe26c>
  412224:	ldr	w0, [x0, #8]
  412228:	ldp	x29, x30, [sp], #16
  41222c:	ret
  412230:	adrp	x0, 445000 <ferror@plt+0x41020>
  412234:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412238:	adrp	x2, 440000 <ferror@plt+0x3c020>
  41223c:	add	x0, x0, #0x2f
  412240:	add	x1, x1, #0x148
  412244:	add	x2, x2, #0x1a
  412248:	b	412264 <ferror@plt+0xe284>
  41224c:	adrp	x0, 445000 <ferror@plt+0x41020>
  412250:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412254:	adrp	x2, 440000 <ferror@plt+0x3c020>
  412258:	add	x0, x0, #0x2f
  41225c:	add	x1, x1, #0x148
  412260:	add	x2, x2, #0x27
  412264:	bl	415310 <ferror@plt+0x11330>
  412268:	mov	w0, wzr
  41226c:	ldp	x29, x30, [sp], #16
  412270:	ret
  412274:	stp	x29, x30, [sp, #-16]!
  412278:	mov	x29, sp
  41227c:	cbz	x0, 41229c <ferror@plt+0xe2bc>
  412280:	dmb	ish
  412284:	ldr	w8, [x0, #12]
  412288:	cmp	w8, #0x0
  41228c:	b.le	4122b8 <ferror@plt+0xe2d8>
  412290:	ldr	x0, [x0]
  412294:	ldp	x29, x30, [sp], #16
  412298:	ret
  41229c:	adrp	x0, 445000 <ferror@plt+0x41020>
  4122a0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4122a4:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4122a8:	add	x0, x0, #0x2f
  4122ac:	add	x1, x1, #0x175
  4122b0:	add	x2, x2, #0x1a
  4122b4:	b	4122d0 <ferror@plt+0xe2f0>
  4122b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4122bc:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4122c0:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4122c4:	add	x0, x0, #0x2f
  4122c8:	add	x1, x1, #0x175
  4122cc:	add	x2, x2, #0x27
  4122d0:	bl	415310 <ferror@plt+0x11330>
  4122d4:	mov	x0, xzr
  4122d8:	ldp	x29, x30, [sp], #16
  4122dc:	ret
  4122e0:	stp	x29, x30, [sp, #-48]!
  4122e4:	str	x21, [sp, #16]
  4122e8:	stp	x20, x19, [sp, #32]
  4122ec:	mov	w20, w2
  4122f0:	mov	x21, x1
  4122f4:	mov	x19, x0
  4122f8:	mov	x29, sp
  4122fc:	cbnz	x0, 412330 <ferror@plt+0xe350>
  412300:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  412304:	add	x0, x0, #0xa08
  412308:	bl	42fcfc <ferror@plt+0x2bd1c>
  41230c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  412310:	ldr	x8, [x19, #2576]
  412314:	cbnz	x8, 412320 <ferror@plt+0xe340>
  412318:	bl	40e4c4 <ferror@plt+0xa4e4>
  41231c:	str	x0, [x19, #2576]
  412320:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  412324:	add	x0, x0, #0xa08
  412328:	bl	42fda8 <ferror@plt+0x2bdc8>
  41232c:	ldr	x19, [x19, #2576]
  412330:	dmb	ish
  412334:	ldr	w8, [x19, #48]
  412338:	cmp	w8, #0x0
  41233c:	b.le	4123f4 <ferror@plt+0xe414>
  412340:	cbz	x21, 412410 <ferror@plt+0xe430>
  412344:	mov	x0, x19
  412348:	bl	42fcfc <ferror@plt+0x2bd1c>
  41234c:	mov	w0, #0x20                  	// #32
  412350:	bl	41d4f8 <ferror@plt+0x19518>
  412354:	strh	wzr, [x21, #6]
  412358:	str	x21, [x0]
  41235c:	str	w20, [x0, #24]
  412360:	mov	x8, x19
  412364:	ldr	x9, [x8, #104]!
  412368:	cbz	x9, 412394 <ferror@plt+0xe3b4>
  41236c:	ldr	w10, [x9, #24]
  412370:	cmp	w10, w20
  412374:	b.le	4123a4 <ferror@plt+0xe3c4>
  412378:	mov	x10, x9
  41237c:	ldr	x9, [x9, #8]
  412380:	cbz	x9, 412398 <ferror@plt+0xe3b8>
  412384:	ldr	w11, [x9, #24]
  412388:	cmp	w11, w20
  41238c:	b.gt	412378 <ferror@plt+0xe398>
  412390:	b	4123a8 <ferror@plt+0xe3c8>
  412394:	mov	x10, xzr
  412398:	mov	x9, xzr
  41239c:	add	x11, x19, #0x60
  4123a0:	b	4123ac <ferror@plt+0xe3cc>
  4123a4:	mov	x10, xzr
  4123a8:	add	x11, x9, #0x10
  4123ac:	str	x0, [x11]
  4123b0:	stp	x9, x10, [x0, #8]
  4123b4:	add	x9, x10, #0x8
  4123b8:	cmp	x10, #0x0
  4123bc:	csel	x8, x8, x9, eq  // eq = none
  4123c0:	str	x0, [x8]
  4123c4:	ldr	w8, [x19, #112]
  4123c8:	ldr	x0, [x19, #136]
  4123cc:	mov	w9, #0x1                   	// #1
  4123d0:	str	w9, [x19, #152]
  4123d4:	add	w8, w8, #0x1
  4123d8:	str	w8, [x19, #112]
  4123dc:	bl	42eeb0 <ferror@plt+0x2aed0>
  4123e0:	mov	x0, x19
  4123e4:	ldp	x20, x19, [sp, #32]
  4123e8:	ldr	x21, [sp, #16]
  4123ec:	ldp	x29, x30, [sp], #48
  4123f0:	b	42fda8 <ferror@plt+0x2bdc8>
  4123f4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4123f8:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4123fc:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  412400:	add	x0, x0, #0x2f
  412404:	add	x1, x1, #0x1a8
  412408:	add	x2, x2, #0x551
  41240c:	b	412428 <ferror@plt+0xe448>
  412410:	adrp	x0, 445000 <ferror@plt+0x41020>
  412414:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412418:	adrp	x2, 47b000 <ferror@plt+0x77020>
  41241c:	add	x0, x0, #0x2f
  412420:	add	x1, x1, #0x1a8
  412424:	add	x2, x2, #0x25e
  412428:	ldp	x20, x19, [sp, #32]
  41242c:	ldr	x21, [sp, #16]
  412430:	ldp	x29, x30, [sp], #48
  412434:	b	415310 <ferror@plt+0x11330>
  412438:	stp	x29, x30, [sp, #-32]!
  41243c:	stp	x20, x19, [sp, #16]
  412440:	mov	x20, x1
  412444:	mov	x19, x0
  412448:	mov	x29, sp
  41244c:	cbnz	x0, 412480 <ferror@plt+0xe4a0>
  412450:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  412454:	add	x0, x0, #0xa08
  412458:	bl	42fcfc <ferror@plt+0x2bd1c>
  41245c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  412460:	ldr	x8, [x19, #2576]
  412464:	cbnz	x8, 412470 <ferror@plt+0xe490>
  412468:	bl	40e4c4 <ferror@plt+0xa4e4>
  41246c:	str	x0, [x19, #2576]
  412470:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  412474:	add	x0, x0, #0xa08
  412478:	bl	42fda8 <ferror@plt+0x2bdc8>
  41247c:	ldr	x19, [x19, #2576]
  412480:	dmb	ish
  412484:	ldr	w8, [x19, #48]
  412488:	cmp	w8, #0x0
  41248c:	b.le	412520 <ferror@plt+0xe540>
  412490:	cbz	x20, 41253c <ferror@plt+0xe55c>
  412494:	mov	x0, x19
  412498:	bl	42fcfc <ferror@plt+0x2bd1c>
  41249c:	mov	x8, x19
  4124a0:	ldr	x10, [x8, #96]!
  4124a4:	mov	x11, xzr
  4124a8:	cbz	x10, 412500 <ferror@plt+0xe520>
  4124ac:	mov	x9, x11
  4124b0:	ldr	x11, [x10]
  4124b4:	mov	x1, x10
  4124b8:	ldr	x10, [x10, #16]
  4124bc:	cmp	x11, x20
  4124c0:	mov	x11, x1
  4124c4:	b.ne	4124a8 <ferror@plt+0xe4c8>  // b.any
  4124c8:	add	x11, x9, #0x10
  4124cc:	cmp	x9, #0x0
  4124d0:	add	x12, x19, #0x68
  4124d4:	add	x13, x10, #0x8
  4124d8:	csel	x8, x8, x11, eq  // eq = none
  4124dc:	cmp	x10, #0x0
  4124e0:	str	x10, [x8]
  4124e4:	csel	x8, x12, x13, eq  // eq = none
  4124e8:	mov	w0, #0x20                  	// #32
  4124ec:	str	x9, [x8]
  4124f0:	bl	41dec0 <ferror@plt+0x19ee0>
  4124f4:	ldr	w8, [x19, #112]
  4124f8:	sub	w8, w8, #0x1
  4124fc:	str	w8, [x19, #112]
  412500:	ldr	x0, [x19, #136]
  412504:	mov	w8, #0x1                   	// #1
  412508:	str	w8, [x19, #152]
  41250c:	bl	42eeb0 <ferror@plt+0x2aed0>
  412510:	mov	x0, x19
  412514:	ldp	x20, x19, [sp, #16]
  412518:	ldp	x29, x30, [sp], #32
  41251c:	b	42fda8 <ferror@plt+0x2bdc8>
  412520:	adrp	x0, 445000 <ferror@plt+0x41020>
  412524:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412528:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  41252c:	add	x0, x0, #0x2f
  412530:	add	x1, x1, #0x1e6
  412534:	add	x2, x2, #0x551
  412538:	b	412554 <ferror@plt+0xe574>
  41253c:	adrp	x0, 445000 <ferror@plt+0x41020>
  412540:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412544:	adrp	x2, 47b000 <ferror@plt+0x77020>
  412548:	add	x0, x0, #0x2f
  41254c:	add	x1, x1, #0x1e6
  412550:	add	x2, x2, #0x25e
  412554:	ldp	x20, x19, [sp, #16]
  412558:	ldp	x29, x30, [sp], #32
  41255c:	b	415310 <ferror@plt+0x11330>
  412560:	sub	sp, sp, #0x30
  412564:	stp	x29, x30, [sp, #16]
  412568:	str	x19, [sp, #32]
  41256c:	add	x29, sp, #0x10
  412570:	cbz	x1, 41259c <ferror@plt+0xe5bc>
  412574:	mov	x19, x1
  412578:	mov	x0, sp
  41257c:	mov	x1, xzr
  412580:	bl	403900 <gettimeofday@plt>
  412584:	ldr	q0, [sp]
  412588:	str	q0, [x19]
  41258c:	ldr	x19, [sp, #32]
  412590:	ldp	x29, x30, [sp, #16]
  412594:	add	sp, sp, #0x30
  412598:	ret
  41259c:	adrp	x0, 445000 <ferror@plt+0x41020>
  4125a0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4125a4:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4125a8:	add	x0, x0, #0x2f
  4125ac:	add	x1, x1, #0xe35
  4125b0:	add	x2, x2, #0xe59
  4125b4:	bl	415310 <ferror@plt+0x11330>
  4125b8:	b	41258c <ferror@plt+0xe5ac>
  4125bc:	sub	sp, sp, #0x40
  4125c0:	stp	x29, x30, [sp, #16]
  4125c4:	stp	x20, x19, [sp, #48]
  4125c8:	ldr	x19, [x0, #32]
  4125cc:	str	x21, [sp, #32]
  4125d0:	add	x29, sp, #0x10
  4125d4:	cbz	x19, 412684 <ferror@plt+0xe6a4>
  4125d8:	mov	x0, x19
  4125dc:	bl	42fcfc <ferror@plt+0x2bd1c>
  4125e0:	ldr	w8, [x19, #176]
  4125e4:	cbz	w8, 4125f0 <ferror@plt+0xe610>
  4125e8:	ldr	x20, [x19, #168]
  4125ec:	b	412664 <ferror@plt+0xe684>
  4125f0:	mov	x1, sp
  4125f4:	mov	w0, #0x1                   	// #1
  4125f8:	mov	w21, #0x1                   	// #1
  4125fc:	bl	4036a0 <clock_gettime@plt>
  412600:	ldr	x8, [sp]
  412604:	mov	x9, #0x5fff                	// #24575
  412608:	movk	x9, #0x758a, lsl #16
  41260c:	mov	x10, #0xbfff                	// #49151
  412610:	movk	x9, #0x20ce, lsl #32
  412614:	movk	x10, #0xeb14, lsl #16
  412618:	movk	x9, #0x461, lsl #48
  41261c:	movk	x10, #0x419c, lsl #32
  412620:	add	x9, x8, x9
  412624:	movk	x10, #0x8c2, lsl #48
  412628:	cmp	x9, x10
  41262c:	b.cs	4126a8 <ferror@plt+0xe6c8>  // b.hs, b.nlast
  412630:	ldr	x9, [sp, #8]
  412634:	mov	x11, #0xf7cf                	// #63439
  412638:	movk	x11, #0xe353, lsl #16
  41263c:	movk	x11, #0x9ba5, lsl #32
  412640:	movk	x11, #0x20c4, lsl #48
  412644:	smulh	x9, x9, x11
  412648:	mov	w10, #0x4240                	// #16960
  41264c:	asr	x11, x9, #7
  412650:	movk	w10, #0xf, lsl #16
  412654:	add	x9, x11, x9, lsr #63
  412658:	madd	x20, x8, x10, x9
  41265c:	str	x20, [x19, #168]
  412660:	str	w21, [x19, #176]
  412664:	mov	x0, x19
  412668:	bl	42fda8 <ferror@plt+0x2bdc8>
  41266c:	mov	x0, x20
  412670:	ldp	x20, x19, [sp, #48]
  412674:	ldr	x21, [sp, #32]
  412678:	ldp	x29, x30, [sp, #16]
  41267c:	add	sp, sp, #0x40
  412680:	ret
  412684:	adrp	x0, 445000 <ferror@plt+0x41020>
  412688:	adrp	x1, 440000 <ferror@plt+0x3c020>
  41268c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  412690:	add	x0, x0, #0x2f
  412694:	add	x1, x1, #0x221
  412698:	add	x2, x2, #0x720
  41269c:	bl	415310 <ferror@plt+0x11330>
  4126a0:	mov	x20, xzr
  4126a4:	b	41266c <ferror@plt+0xe68c>
  4126a8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4126ac:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4126b0:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  4126b4:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  4126b8:	add	x0, x0, #0x2f
  4126bc:	add	x1, x1, #0xe68
  4126c0:	add	x3, x3, #0xe70
  4126c4:	add	x4, x4, #0xe85
  4126c8:	mov	w2, #0xa0d                 	// #2573
  4126cc:	bl	426194 <ferror@plt+0x221b4>
  4126d0:	stp	x29, x30, [sp, #-32]!
  4126d4:	stp	x20, x19, [sp, #16]
  4126d8:	mov	x19, x1
  4126dc:	mov	x20, x0
  4126e0:	mov	x29, sp
  4126e4:	cbnz	x0, 412718 <ferror@plt+0xe738>
  4126e8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4126ec:	add	x0, x0, #0xa08
  4126f0:	bl	42fcfc <ferror@plt+0x2bd1c>
  4126f4:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  4126f8:	ldr	x8, [x20, #2576]
  4126fc:	cbnz	x8, 412708 <ferror@plt+0xe728>
  412700:	bl	40e4c4 <ferror@plt+0xa4e4>
  412704:	str	x0, [x20, #2576]
  412708:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41270c:	add	x0, x0, #0xa08
  412710:	bl	42fda8 <ferror@plt+0x2bdc8>
  412714:	ldr	x20, [x20, #2576]
  412718:	dmb	ish
  41271c:	ldr	w8, [x20, #48]
  412720:	cmp	w8, #0x0
  412724:	b.le	412754 <ferror@plt+0xe774>
  412728:	mov	x0, x20
  41272c:	bl	42fcfc <ferror@plt+0x2bd1c>
  412730:	adrp	x8, 41a000 <ferror@plt+0x16020>
  412734:	add	x8, x8, #0x450
  412738:	cmp	x19, #0x0
  41273c:	csel	x8, x8, x19, eq  // eq = none
  412740:	str	x8, [x20, #160]
  412744:	mov	x0, x20
  412748:	ldp	x20, x19, [sp, #16]
  41274c:	ldp	x29, x30, [sp], #32
  412750:	b	42fda8 <ferror@plt+0x2bdc8>
  412754:	ldp	x20, x19, [sp, #16]
  412758:	adrp	x0, 445000 <ferror@plt+0x41020>
  41275c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412760:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  412764:	add	x0, x0, #0x2f
  412768:	add	x1, x1, #0x245
  41276c:	add	x2, x2, #0x551
  412770:	ldp	x29, x30, [sp], #32
  412774:	b	415310 <ferror@plt+0x11330>
  412778:	stp	x29, x30, [sp, #-32]!
  41277c:	stp	x20, x19, [sp, #16]
  412780:	mov	x19, x0
  412784:	mov	x29, sp
  412788:	cbnz	x0, 4127bc <ferror@plt+0xe7dc>
  41278c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  412790:	add	x0, x0, #0xa08
  412794:	bl	42fcfc <ferror@plt+0x2bd1c>
  412798:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  41279c:	ldr	x8, [x19, #2576]
  4127a0:	cbnz	x8, 4127ac <ferror@plt+0xe7cc>
  4127a4:	bl	40e4c4 <ferror@plt+0xa4e4>
  4127a8:	str	x0, [x19, #2576]
  4127ac:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4127b0:	add	x0, x0, #0xa08
  4127b4:	bl	42fda8 <ferror@plt+0x2bdc8>
  4127b8:	ldr	x19, [x19, #2576]
  4127bc:	dmb	ish
  4127c0:	ldr	w8, [x19, #48]
  4127c4:	cmp	w8, #0x0
  4127c8:	b.le	4127f0 <ferror@plt+0xe810>
  4127cc:	mov	x0, x19
  4127d0:	bl	42fcfc <ferror@plt+0x2bd1c>
  4127d4:	ldr	x20, [x19, #160]
  4127d8:	mov	x0, x19
  4127dc:	bl	42fda8 <ferror@plt+0x2bdc8>
  4127e0:	mov	x0, x20
  4127e4:	ldp	x20, x19, [sp, #16]
  4127e8:	ldp	x29, x30, [sp], #32
  4127ec:	ret
  4127f0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4127f4:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4127f8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4127fc:	add	x0, x0, #0x2f
  412800:	add	x1, x1, #0x282
  412804:	add	x2, x2, #0x551
  412808:	bl	415310 <ferror@plt+0x11330>
  41280c:	mov	x20, xzr
  412810:	b	4127e0 <ferror@plt+0xe800>
  412814:	stp	x29, x30, [sp, #-32]!
  412818:	stp	x20, x19, [sp, #16]
  41281c:	mov	x19, x0
  412820:	mov	x29, sp
  412824:	cbnz	x0, 412858 <ferror@plt+0xe878>
  412828:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41282c:	add	x0, x0, #0xa08
  412830:	bl	42fcfc <ferror@plt+0x2bd1c>
  412834:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  412838:	ldr	x8, [x19, #2576]
  41283c:	cbnz	x8, 412848 <ferror@plt+0xe868>
  412840:	bl	40e4c4 <ferror@plt+0xa4e4>
  412844:	str	x0, [x19, #2576]
  412848:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41284c:	add	x0, x0, #0xa08
  412850:	bl	42fda8 <ferror@plt+0x2bdc8>
  412854:	ldr	x19, [x19, #2576]
  412858:	mov	x0, x19
  41285c:	bl	42fcfc <ferror@plt+0x2bd1c>
  412860:	ldr	x20, [x19, #24]
  412864:	bl	427f94 <ferror@plt+0x23fb4>
  412868:	cmp	x20, x0
  41286c:	mov	x0, x19
  412870:	cset	w20, eq  // eq = none
  412874:	bl	42fda8 <ferror@plt+0x2bdc8>
  412878:	mov	w0, w20
  41287c:	ldp	x20, x19, [sp, #16]
  412880:	ldp	x29, x30, [sp], #32
  412884:	ret
  412888:	sub	sp, sp, #0x30
  41288c:	stp	x20, x19, [sp, #32]
  412890:	mov	w20, w0
  412894:	mov	w0, #0x68                  	// #104
  412898:	stp	x29, x30, [sp, #16]
  41289c:	add	x29, sp, #0x10
  4128a0:	bl	4141b0 <ferror@plt+0x101d0>
  4128a4:	mov	x19, x0
  4128a8:	mov	w0, #0x20                  	// #32
  4128ac:	bl	41de3c <ferror@plt+0x19e5c>
  4128b0:	adrp	x10, 43f000 <ferror@plt+0x3b020>
  4128b4:	ldr	d0, [x10, #1304]
  4128b8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4128bc:	mov	x11, #0xffffffffffffffff    	// #-1
  4128c0:	str	x0, [x19, #88]
  4128c4:	add	x8, x8, #0x600
  4128c8:	mov	w9, #0x1                   	// #1
  4128cc:	str	x11, [x0, #16]
  4128d0:	mov	x1, sp
  4128d4:	mov	w0, #0x1                   	// #1
  4128d8:	str	x8, [x19, #16]
  4128dc:	str	w9, [x19, #24]
  4128e0:	str	d0, [x19, #40]
  4128e4:	str	w20, [x19, #96]
  4128e8:	bl	4036a0 <clock_gettime@plt>
  4128ec:	ldr	x8, [sp]
  4128f0:	mov	x9, #0x5fff                	// #24575
  4128f4:	movk	x9, #0x758a, lsl #16
  4128f8:	mov	x10, #0xbfff                	// #49151
  4128fc:	movk	x9, #0x20ce, lsl #32
  412900:	movk	x10, #0xeb14, lsl #16
  412904:	movk	x9, #0x461, lsl #48
  412908:	movk	x10, #0x419c, lsl #32
  41290c:	add	x9, x8, x9
  412910:	movk	x10, #0x8c2, lsl #48
  412914:	cmp	x9, x10
  412918:	b.cs	412964 <ferror@plt+0xe984>  // b.hs, b.nlast
  41291c:	ldr	x9, [sp, #8]
  412920:	mov	x11, #0xf7cf                	// #63439
  412924:	movk	x11, #0xe353, lsl #16
  412928:	movk	x11, #0x9ba5, lsl #32
  41292c:	movk	x11, #0x20c4, lsl #48
  412930:	smulh	x9, x9, x11
  412934:	mov	w10, #0x4240                	// #16960
  412938:	asr	x11, x9, #7
  41293c:	movk	w10, #0xf, lsl #16
  412940:	add	x9, x11, x9, lsr #63
  412944:	madd	x1, x8, x10, x9
  412948:	mov	x0, x19
  41294c:	bl	41298c <ferror@plt+0xe9ac>
  412950:	mov	x0, x19
  412954:	ldp	x20, x19, [sp, #32]
  412958:	ldp	x29, x30, [sp, #16]
  41295c:	add	sp, sp, #0x30
  412960:	ret
  412964:	adrp	x0, 445000 <ferror@plt+0x41020>
  412968:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  41296c:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  412970:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  412974:	add	x0, x0, #0x2f
  412978:	add	x1, x1, #0xe68
  41297c:	add	x3, x3, #0xe70
  412980:	add	x4, x4, #0xe85
  412984:	mov	w2, #0xa0d                 	// #2573
  412988:	bl	426194 <ferror@plt+0x221b4>
  41298c:	stp	x29, x30, [sp, #-64]!
  412990:	str	x23, [sp, #16]
  412994:	stp	x22, x21, [sp, #32]
  412998:	stp	x20, x19, [sp, #48]
  41299c:	ldp	w8, w9, [x0, #96]
  4129a0:	mov	w10, #0x3e8                 	// #1000
  4129a4:	mov	x19, x0
  4129a8:	mov	x29, sp
  4129ac:	madd	x20, x8, x10, x1
  4129b0:	cbz	w9, 412a7c <ferror@plt+0xea9c>
  4129b4:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  4129b8:	ldr	w8, [x23, #1768]
  4129bc:	cmn	w8, #0x1
  4129c0:	b.ne	412a30 <ferror@plt+0xea50>  // b.any
  4129c4:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4129c8:	add	x0, x0, #0x798
  4129cc:	bl	408dfc <ferror@plt+0x4e1c>
  4129d0:	mov	x21, x0
  4129d4:	cbnz	x0, 4129ec <ferror@plt+0xea0c>
  4129d8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4129dc:	add	x0, x0, #0x7b1
  4129e0:	bl	408dfc <ferror@plt+0x4e1c>
  4129e4:	mov	x21, x0
  4129e8:	cbz	x0, 412a98 <ferror@plt+0xeab8>
  4129ec:	mov	x0, x21
  4129f0:	bl	40d0ec <ferror@plt+0x910c>
  4129f4:	mov	w22, w0
  4129f8:	mov	x0, x21
  4129fc:	bl	40d0ec <ferror@plt+0x910c>
  412a00:	cmp	w22, #0x0
  412a04:	mov	w8, #0xde83                	// #56963
  412a08:	movk	w8, #0x431b, lsl #16
  412a0c:	cneg	w9, w0, lt  // lt = tstop
  412a10:	smull	x8, w9, w8
  412a14:	lsr	x10, x8, #63
  412a18:	asr	x8, x8, #50
  412a1c:	add	w8, w8, w10
  412a20:	mov	w10, #0x4240                	// #16960
  412a24:	movk	w10, #0xf, lsl #16
  412a28:	msub	w8, w8, w10, w9
  412a2c:	str	w8, [x23, #1768]
  412a30:	mov	x9, #0x34db                	// #13531
  412a34:	movk	x9, #0xd7b6, lsl #16
  412a38:	sxtw	x8, w8
  412a3c:	movk	x9, #0xde82, lsl #32
  412a40:	movk	x9, #0x431b, lsl #48
  412a44:	sub	x12, x20, x8
  412a48:	smulh	x9, x12, x9
  412a4c:	mov	w10, #0x4240                	// #16960
  412a50:	asr	x14, x9, #18
  412a54:	movk	w10, #0xf, lsl #16
  412a58:	mov	w11, #0xd08f                	// #53391
  412a5c:	add	x9, x14, x9, lsr #63
  412a60:	movk	w11, #0x3, lsl #16
  412a64:	msub	x9, x9, x10, x12
  412a68:	add	x13, x12, x10
  412a6c:	cmp	x9, x11
  412a70:	csel	x10, x13, x12, gt
  412a74:	sub	x8, x8, x9
  412a78:	add	x20, x8, x10
  412a7c:	mov	x0, x19
  412a80:	mov	x1, x20
  412a84:	ldp	x20, x19, [sp, #48]
  412a88:	ldp	x22, x21, [sp, #32]
  412a8c:	ldr	x23, [sp, #16]
  412a90:	ldp	x29, x30, [sp], #64
  412a94:	b	40fe94 <ferror@plt+0xbeb4>
  412a98:	mov	w8, wzr
  412a9c:	b	412a2c <ferror@plt+0xea4c>
  412aa0:	sub	sp, sp, #0x30
  412aa4:	stp	x20, x19, [sp, #32]
  412aa8:	mov	w20, w0
  412aac:	mov	w0, #0x68                  	// #104
  412ab0:	stp	x29, x30, [sp, #16]
  412ab4:	add	x29, sp, #0x10
  412ab8:	bl	4141b0 <ferror@plt+0x101d0>
  412abc:	mov	x19, x0
  412ac0:	mov	w0, #0x20                  	// #32
  412ac4:	bl	41de3c <ferror@plt+0x19e5c>
  412ac8:	adrp	x10, 43f000 <ferror@plt+0x3b020>
  412acc:	ldr	d0, [x10, #1304]
  412ad0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  412ad4:	add	x8, x8, #0x600
  412ad8:	mov	x11, #0xffffffffffffffff    	// #-1
  412adc:	mov	w12, #0x3e8                 	// #1000
  412ae0:	str	x0, [x19, #88]
  412ae4:	mov	w9, #0x1                   	// #1
  412ae8:	str	x8, [x19, #16]
  412aec:	str	x11, [x0, #16]
  412af0:	mul	w8, w20, w12
  412af4:	mov	x1, sp
  412af8:	mov	w0, #0x1                   	// #1
  412afc:	str	w9, [x19, #24]
  412b00:	str	d0, [x19, #40]
  412b04:	stp	w8, w9, [x19, #96]
  412b08:	bl	4036a0 <clock_gettime@plt>
  412b0c:	ldr	x8, [sp]
  412b10:	mov	x9, #0x5fff                	// #24575
  412b14:	movk	x9, #0x758a, lsl #16
  412b18:	mov	x10, #0xbfff                	// #49151
  412b1c:	movk	x9, #0x20ce, lsl #32
  412b20:	movk	x10, #0xeb14, lsl #16
  412b24:	movk	x9, #0x461, lsl #48
  412b28:	movk	x10, #0x419c, lsl #32
  412b2c:	add	x9, x8, x9
  412b30:	movk	x10, #0x8c2, lsl #48
  412b34:	cmp	x9, x10
  412b38:	b.cs	412b84 <ferror@plt+0xeba4>  // b.hs, b.nlast
  412b3c:	ldr	x9, [sp, #8]
  412b40:	mov	x11, #0xf7cf                	// #63439
  412b44:	movk	x11, #0xe353, lsl #16
  412b48:	movk	x11, #0x9ba5, lsl #32
  412b4c:	movk	x11, #0x20c4, lsl #48
  412b50:	smulh	x9, x9, x11
  412b54:	mov	w10, #0x4240                	// #16960
  412b58:	asr	x11, x9, #7
  412b5c:	movk	w10, #0xf, lsl #16
  412b60:	add	x9, x11, x9, lsr #63
  412b64:	madd	x1, x8, x10, x9
  412b68:	mov	x0, x19
  412b6c:	bl	41298c <ferror@plt+0xe9ac>
  412b70:	mov	x0, x19
  412b74:	ldp	x20, x19, [sp, #32]
  412b78:	ldp	x29, x30, [sp, #16]
  412b7c:	add	sp, sp, #0x30
  412b80:	ret
  412b84:	adrp	x0, 445000 <ferror@plt+0x41020>
  412b88:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  412b8c:	adrp	x3, 43f000 <ferror@plt+0x3b020>
  412b90:	adrp	x4, 43f000 <ferror@plt+0x3b020>
  412b94:	add	x0, x0, #0x2f
  412b98:	add	x1, x1, #0xe68
  412b9c:	add	x3, x3, #0xe70
  412ba0:	add	x4, x4, #0xe85
  412ba4:	mov	w2, #0xa0d                 	// #2573
  412ba8:	bl	426194 <ferror@plt+0x221b4>
  412bac:	stp	x29, x30, [sp, #-64]!
  412bb0:	stp	x24, x23, [sp, #16]
  412bb4:	stp	x22, x21, [sp, #32]
  412bb8:	stp	x20, x19, [sp, #48]
  412bbc:	mov	x29, sp
  412bc0:	cbz	x2, 412cd0 <ferror@plt+0xecf0>
  412bc4:	mov	w23, w0
  412bc8:	mov	w0, w1
  412bcc:	mov	x20, x4
  412bd0:	mov	x21, x3
  412bd4:	mov	x22, x2
  412bd8:	bl	412888 <ferror@plt+0xe8a8>
  412bdc:	mov	x19, x0
  412be0:	cbz	w23, 412c14 <ferror@plt+0xec34>
  412be4:	cbz	x19, 412cf4 <ferror@plt+0xed14>
  412be8:	ldr	x24, [x19, #32]
  412bec:	cbz	x24, 412c1c <ferror@plt+0xec3c>
  412bf0:	mov	x0, x24
  412bf4:	bl	42fcfc <ferror@plt+0x2bd1c>
  412bf8:	mov	x0, x19
  412bfc:	mov	x1, x24
  412c00:	mov	w2, w23
  412c04:	bl	40f534 <ferror@plt+0xb554>
  412c08:	ldr	x0, [x19, #32]
  412c0c:	bl	42fda8 <ferror@plt+0x2bdc8>
  412c10:	b	412c2c <ferror@plt+0xec4c>
  412c14:	cbnz	x19, 412c2c <ferror@plt+0xec4c>
  412c18:	b	412d10 <ferror@plt+0xed30>
  412c1c:	mov	x0, x19
  412c20:	mov	x1, xzr
  412c24:	mov	w2, w23
  412c28:	bl	40f534 <ferror@plt+0xb554>
  412c2c:	mov	w0, #0x20                  	// #32
  412c30:	bl	4140ec <ferror@plt+0x1010c>
  412c34:	mov	w8, #0x1                   	// #1
  412c38:	stp	x22, x21, [x0, #8]
  412c3c:	str	w8, [x0]
  412c40:	str	x20, [x0, #24]
  412c44:	ldr	x21, [x19, #32]
  412c48:	mov	x23, x0
  412c4c:	cbz	x21, 412cb8 <ferror@plt+0xecd8>
  412c50:	mov	x0, x21
  412c54:	bl	42fcfc <ferror@plt+0x2bd1c>
  412c58:	ldp	x20, x22, [x19]
  412c5c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  412c60:	add	x8, x8, #0x6b0
  412c64:	mov	x0, x21
  412c68:	stp	x23, x8, [x19]
  412c6c:	bl	42fda8 <ferror@plt+0x2bdc8>
  412c70:	cbz	x22, 412c80 <ferror@plt+0xeca0>
  412c74:	ldr	x8, [x22, #8]
  412c78:	mov	x0, x20
  412c7c:	blr	x8
  412c80:	mov	x0, x19
  412c84:	mov	x1, xzr
  412c88:	bl	40eb7c <ferror@plt+0xab9c>
  412c8c:	ldr	x1, [x19, #32]
  412c90:	mov	w20, w0
  412c94:	mov	x0, x19
  412c98:	mov	w2, wzr
  412c9c:	bl	41029c <ferror@plt+0xc2bc>
  412ca0:	mov	w0, w20
  412ca4:	ldp	x20, x19, [sp, #48]
  412ca8:	ldp	x22, x21, [sp, #32]
  412cac:	ldp	x24, x23, [sp, #16]
  412cb0:	ldp	x29, x30, [sp], #64
  412cb4:	ret
  412cb8:	ldp	x20, x22, [x19]
  412cbc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  412cc0:	add	x8, x8, #0x6b0
  412cc4:	stp	x23, x8, [x19]
  412cc8:	cbnz	x22, 412c74 <ferror@plt+0xec94>
  412ccc:	b	412c80 <ferror@plt+0xeca0>
  412cd0:	adrp	x0, 445000 <ferror@plt+0x41020>
  412cd4:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412cd8:	adrp	x2, 440000 <ferror@plt+0x3c020>
  412cdc:	add	x0, x0, #0x2f
  412ce0:	add	x1, x1, #0x2e4
  412ce4:	add	x2, x2, #0x331
  412ce8:	bl	415310 <ferror@plt+0x11330>
  412cec:	mov	w0, wzr
  412cf0:	b	412ca4 <ferror@plt+0xecc4>
  412cf4:	adrp	x0, 445000 <ferror@plt+0x41020>
  412cf8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  412cfc:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  412d00:	add	x0, x0, #0x2f
  412d04:	add	x1, x1, #0xa32
  412d08:	add	x2, x2, #0x83f
  412d0c:	bl	415310 <ferror@plt+0x11330>
  412d10:	adrp	x20, 445000 <ferror@plt+0x41020>
  412d14:	adrp	x21, 43f000 <ferror@plt+0x3b020>
  412d18:	add	x20, x20, #0x2f
  412d1c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  412d20:	add	x21, x21, #0x83f
  412d24:	add	x1, x1, #0x99c
  412d28:	mov	x0, x20
  412d2c:	mov	x2, x21
  412d30:	bl	415310 <ferror@plt+0x11330>
  412d34:	mov	x0, x19
  412d38:	mov	x1, xzr
  412d3c:	bl	40eb7c <ferror@plt+0xab9c>
  412d40:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  412d44:	mov	w19, w0
  412d48:	add	x1, x1, #0xbf2
  412d4c:	mov	x0, x20
  412d50:	mov	x2, x21
  412d54:	bl	415310 <ferror@plt+0x11330>
  412d58:	mov	w0, w19
  412d5c:	b	412ca4 <ferror@plt+0xecc4>
  412d60:	mov	x3, x2
  412d64:	mov	x2, x1
  412d68:	mov	w1, w0
  412d6c:	mov	w0, wzr
  412d70:	mov	x4, xzr
  412d74:	b	412bac <ferror@plt+0xebcc>
  412d78:	stp	x29, x30, [sp, #-64]!
  412d7c:	stp	x24, x23, [sp, #16]
  412d80:	stp	x22, x21, [sp, #32]
  412d84:	stp	x20, x19, [sp, #48]
  412d88:	mov	x29, sp
  412d8c:	cbz	x2, 412e9c <ferror@plt+0xeebc>
  412d90:	mov	w23, w0
  412d94:	mov	w0, w1
  412d98:	mov	x20, x4
  412d9c:	mov	x21, x3
  412da0:	mov	x22, x2
  412da4:	bl	412aa0 <ferror@plt+0xeac0>
  412da8:	mov	x19, x0
  412dac:	cbz	w23, 412de0 <ferror@plt+0xee00>
  412db0:	cbz	x19, 412ec0 <ferror@plt+0xeee0>
  412db4:	ldr	x24, [x19, #32]
  412db8:	cbz	x24, 412de8 <ferror@plt+0xee08>
  412dbc:	mov	x0, x24
  412dc0:	bl	42fcfc <ferror@plt+0x2bd1c>
  412dc4:	mov	x0, x19
  412dc8:	mov	x1, x24
  412dcc:	mov	w2, w23
  412dd0:	bl	40f534 <ferror@plt+0xb554>
  412dd4:	ldr	x0, [x19, #32]
  412dd8:	bl	42fda8 <ferror@plt+0x2bdc8>
  412ddc:	b	412df8 <ferror@plt+0xee18>
  412de0:	cbnz	x19, 412df8 <ferror@plt+0xee18>
  412de4:	b	412edc <ferror@plt+0xeefc>
  412de8:	mov	x0, x19
  412dec:	mov	x1, xzr
  412df0:	mov	w2, w23
  412df4:	bl	40f534 <ferror@plt+0xb554>
  412df8:	mov	w0, #0x20                  	// #32
  412dfc:	bl	4140ec <ferror@plt+0x1010c>
  412e00:	mov	w8, #0x1                   	// #1
  412e04:	stp	x22, x21, [x0, #8]
  412e08:	str	w8, [x0]
  412e0c:	str	x20, [x0, #24]
  412e10:	ldr	x21, [x19, #32]
  412e14:	mov	x23, x0
  412e18:	cbz	x21, 412e84 <ferror@plt+0xeea4>
  412e1c:	mov	x0, x21
  412e20:	bl	42fcfc <ferror@plt+0x2bd1c>
  412e24:	ldp	x20, x22, [x19]
  412e28:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  412e2c:	add	x8, x8, #0x6b0
  412e30:	mov	x0, x21
  412e34:	stp	x23, x8, [x19]
  412e38:	bl	42fda8 <ferror@plt+0x2bdc8>
  412e3c:	cbz	x22, 412e4c <ferror@plt+0xee6c>
  412e40:	ldr	x8, [x22, #8]
  412e44:	mov	x0, x20
  412e48:	blr	x8
  412e4c:	mov	x0, x19
  412e50:	mov	x1, xzr
  412e54:	bl	40eb7c <ferror@plt+0xab9c>
  412e58:	ldr	x1, [x19, #32]
  412e5c:	mov	w20, w0
  412e60:	mov	x0, x19
  412e64:	mov	w2, wzr
  412e68:	bl	41029c <ferror@plt+0xc2bc>
  412e6c:	mov	w0, w20
  412e70:	ldp	x20, x19, [sp, #48]
  412e74:	ldp	x22, x21, [sp, #32]
  412e78:	ldp	x24, x23, [sp, #16]
  412e7c:	ldp	x29, x30, [sp], #64
  412e80:	ret
  412e84:	ldp	x20, x22, [x19]
  412e88:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  412e8c:	add	x8, x8, #0x6b0
  412e90:	stp	x23, x8, [x19]
  412e94:	cbnz	x22, 412e40 <ferror@plt+0xee60>
  412e98:	b	412e4c <ferror@plt+0xee6c>
  412e9c:	adrp	x0, 445000 <ferror@plt+0x41020>
  412ea0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412ea4:	adrp	x2, 440000 <ferror@plt+0x3c020>
  412ea8:	add	x0, x0, #0x2f
  412eac:	add	x1, x1, #0x342
  412eb0:	add	x2, x2, #0x331
  412eb4:	bl	415310 <ferror@plt+0x11330>
  412eb8:	mov	w0, wzr
  412ebc:	b	412e70 <ferror@plt+0xee90>
  412ec0:	adrp	x0, 445000 <ferror@plt+0x41020>
  412ec4:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  412ec8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  412ecc:	add	x0, x0, #0x2f
  412ed0:	add	x1, x1, #0xa32
  412ed4:	add	x2, x2, #0x83f
  412ed8:	bl	415310 <ferror@plt+0x11330>
  412edc:	adrp	x20, 445000 <ferror@plt+0x41020>
  412ee0:	adrp	x21, 43f000 <ferror@plt+0x3b020>
  412ee4:	add	x20, x20, #0x2f
  412ee8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  412eec:	add	x21, x21, #0x83f
  412ef0:	add	x1, x1, #0x99c
  412ef4:	mov	x0, x20
  412ef8:	mov	x2, x21
  412efc:	bl	415310 <ferror@plt+0x11330>
  412f00:	mov	x0, x19
  412f04:	mov	x1, xzr
  412f08:	bl	40eb7c <ferror@plt+0xab9c>
  412f0c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  412f10:	mov	w19, w0
  412f14:	add	x1, x1, #0xbf2
  412f18:	mov	x0, x20
  412f1c:	mov	x2, x21
  412f20:	bl	415310 <ferror@plt+0x11330>
  412f24:	mov	w0, w19
  412f28:	b	412e70 <ferror@plt+0xee90>
  412f2c:	mov	x3, x2
  412f30:	mov	x2, x1
  412f34:	cbz	x1, 412f48 <ferror@plt+0xef68>
  412f38:	mov	w1, w0
  412f3c:	mov	w0, wzr
  412f40:	mov	x4, xzr
  412f44:	b	412d78 <ferror@plt+0xed98>
  412f48:	stp	x29, x30, [sp, #-16]!
  412f4c:	adrp	x0, 445000 <ferror@plt+0x41020>
  412f50:	adrp	x1, 440000 <ferror@plt+0x3c020>
  412f54:	adrp	x2, 440000 <ferror@plt+0x3c020>
  412f58:	add	x0, x0, #0x2f
  412f5c:	add	x1, x1, #0x399
  412f60:	add	x2, x2, #0x331
  412f64:	mov	x29, sp
  412f68:	bl	415310 <ferror@plt+0x11330>
  412f6c:	mov	w0, wzr
  412f70:	ldp	x29, x30, [sp], #16
  412f74:	ret
  412f78:	sub	sp, sp, #0xd0
  412f7c:	stp	x20, x19, [sp, #192]
  412f80:	mov	w20, w0
  412f84:	mov	w0, #0x68                  	// #104
  412f88:	stp	x29, x30, [sp, #160]
  412f8c:	str	x21, [sp, #176]
  412f90:	add	x29, sp, #0xa0
  412f94:	bl	4141b0 <ferror@plt+0x101d0>
  412f98:	mov	x19, x0
  412f9c:	mov	w0, #0x20                  	// #32
  412fa0:	bl	41de3c <ferror@plt+0x19e5c>
  412fa4:	adrp	x10, 43f000 <ferror@plt+0x3b020>
  412fa8:	ldr	d0, [x10, #1304]
  412fac:	mov	x11, #0xffffffffffffffff    	// #-1
  412fb0:	str	x0, [x19, #88]
  412fb4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  412fb8:	str	x11, [x0, #16]
  412fbc:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  412fc0:	add	x8, x8, #0x5d0
  412fc4:	mov	w9, #0x1                   	// #1
  412fc8:	add	x0, x0, #0xa18
  412fcc:	str	x8, [x19, #16]
  412fd0:	str	w9, [x19, #24]
  412fd4:	str	d0, [x19, #40]
  412fd8:	stp	w20, wzr, [x19, #96]
  412fdc:	bl	42fcfc <ferror@plt+0x2bd1c>
  412fe0:	bl	413958 <ferror@plt+0xf978>
  412fe4:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  412fe8:	sbfiz	x8, x20, #2, #32
  412fec:	add	x9, x9, #0xb48
  412ff0:	ldr	w10, [x9, x8]
  412ff4:	sxtw	x21, w20
  412ff8:	add	w10, w10, #0x1
  412ffc:	str	w10, [x9, x8]
  413000:	ldr	w8, [x9, x8]
  413004:	cmp	w8, #0x1
  413008:	b.ne	413040 <ferror@plt+0xf060>  // b.any
  41300c:	adrp	x8, 414000 <ferror@plt+0x10020>
  413010:	add	x9, sp, #0x8
  413014:	add	x8, x8, #0xc4
  413018:	add	x0, x9, #0x8
  41301c:	str	x8, [sp, #8]
  413020:	bl	403860 <sigemptyset@plt>
  413024:	mov	w8, #0x1                   	// #1
  413028:	movk	w8, #0x1000, lsl #16
  41302c:	add	x1, sp, #0x8
  413030:	mov	w0, w20
  413034:	mov	x2, xzr
  413038:	str	w8, [sp, #144]
  41303c:	bl	403a30 <sigaction@plt>
  413040:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  413044:	ldr	x0, [x20, #2592]
  413048:	mov	x1, x19
  41304c:	bl	41eec4 <ferror@plt+0x1aee4>
  413050:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  413054:	str	x0, [x20, #2592]
  413058:	add	x8, x8, #0xa28
  41305c:	ldr	w8, [x8, x21, lsl #2]
  413060:	cbz	w8, 41306c <ferror@plt+0xf08c>
  413064:	mov	w8, #0x1                   	// #1
  413068:	str	w8, [x19, #100]
  41306c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  413070:	add	x0, x0, #0xa18
  413074:	bl	42fda8 <ferror@plt+0x2bdc8>
  413078:	mov	x0, x19
  41307c:	ldp	x20, x19, [sp, #192]
  413080:	ldr	x21, [sp, #176]
  413084:	ldp	x29, x30, [sp, #160]
  413088:	add	sp, sp, #0xd0
  41308c:	ret
  413090:	sub	sp, sp, #0xd0
  413094:	stp	x20, x19, [sp, #192]
  413098:	mov	w20, w0
  41309c:	mov	w0, #0x70                  	// #112
  4130a0:	stp	x29, x30, [sp, #160]
  4130a4:	str	x21, [sp, #176]
  4130a8:	add	x29, sp, #0xa0
  4130ac:	bl	4141b0 <ferror@plt+0x101d0>
  4130b0:	mov	x19, x0
  4130b4:	mov	w0, #0x20                  	// #32
  4130b8:	bl	41de3c <ferror@plt+0x19e5c>
  4130bc:	adrp	x10, 43f000 <ferror@plt+0x3b020>
  4130c0:	ldr	d0, [x10, #1304]
  4130c4:	mov	x11, #0xffffffffffffffff    	// #-1
  4130c8:	str	x0, [x19, #88]
  4130cc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4130d0:	str	x11, [x0, #16]
  4130d4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4130d8:	add	x8, x8, #0x630
  4130dc:	mov	w9, #0x1                   	// #1
  4130e0:	add	x0, x0, #0xa18
  4130e4:	str	x8, [x19, #16]
  4130e8:	str	w9, [x19, #24]
  4130ec:	str	d0, [x19, #40]
  4130f0:	str	w20, [x19, #96]
  4130f4:	bl	42fcfc <ferror@plt+0x2bd1c>
  4130f8:	bl	413958 <ferror@plt+0xf978>
  4130fc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  413100:	ldr	w9, [x8, #2956]
  413104:	add	w9, w9, #0x1
  413108:	str	w9, [x8, #2956]
  41310c:	ldr	w8, [x8, #2956]
  413110:	cmp	w8, #0x1
  413114:	b.ne	41314c <ferror@plt+0xf16c>  // b.any
  413118:	adrp	x8, 414000 <ferror@plt+0x10020>
  41311c:	add	x9, sp, #0x8
  413120:	add	x8, x8, #0xc4
  413124:	add	x0, x9, #0x8
  413128:	str	x8, [sp, #8]
  41312c:	bl	403860 <sigemptyset@plt>
  413130:	mov	w8, #0x1                   	// #1
  413134:	movk	w8, #0x1000, lsl #16
  413138:	add	x1, sp, #0x8
  41313c:	mov	w0, #0x11                  	// #17
  413140:	mov	x2, xzr
  413144:	str	w8, [sp, #144]
  413148:	bl	403a30 <sigaction@plt>
  41314c:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  413150:	ldr	x0, [x21, #2864]
  413154:	mov	x1, x19
  413158:	bl	41eec4 <ferror@plt+0x1aee4>
  41315c:	str	x0, [x21, #2864]
  413160:	add	x1, x19, #0x64
  413164:	mov	w2, #0x1                   	// #1
  413168:	mov	w0, w20
  41316c:	mov	w21, #0x1                   	// #1
  413170:	bl	403f60 <waitpid@plt>
  413174:	cmp	w0, #0x1
  413178:	b.lt	413180 <ferror@plt+0xf1a0>  // b.tstop
  41317c:	str	w21, [x19, #104]
  413180:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  413184:	add	x0, x0, #0xa18
  413188:	bl	42fda8 <ferror@plt+0x2bdc8>
  41318c:	mov	x0, x19
  413190:	ldp	x20, x19, [sp, #192]
  413194:	ldr	x21, [sp, #176]
  413198:	ldp	x29, x30, [sp, #160]
  41319c:	add	sp, sp, #0xd0
  4131a0:	ret
  4131a4:	stp	x29, x30, [sp, #-64]!
  4131a8:	stp	x24, x23, [sp, #16]
  4131ac:	stp	x22, x21, [sp, #32]
  4131b0:	stp	x20, x19, [sp, #48]
  4131b4:	mov	x29, sp
  4131b8:	cbz	x2, 4132c8 <ferror@plt+0xf2e8>
  4131bc:	mov	w23, w0
  4131c0:	mov	w0, w1
  4131c4:	mov	x20, x4
  4131c8:	mov	x21, x3
  4131cc:	mov	x22, x2
  4131d0:	bl	413090 <ferror@plt+0xf0b0>
  4131d4:	mov	x19, x0
  4131d8:	cbz	w23, 41320c <ferror@plt+0xf22c>
  4131dc:	cbz	x19, 4132ec <ferror@plt+0xf30c>
  4131e0:	ldr	x24, [x19, #32]
  4131e4:	cbz	x24, 413214 <ferror@plt+0xf234>
  4131e8:	mov	x0, x24
  4131ec:	bl	42fcfc <ferror@plt+0x2bd1c>
  4131f0:	mov	x0, x19
  4131f4:	mov	x1, x24
  4131f8:	mov	w2, w23
  4131fc:	bl	40f534 <ferror@plt+0xb554>
  413200:	ldr	x0, [x19, #32]
  413204:	bl	42fda8 <ferror@plt+0x2bdc8>
  413208:	b	413224 <ferror@plt+0xf244>
  41320c:	cbnz	x19, 413224 <ferror@plt+0xf244>
  413210:	b	413308 <ferror@plt+0xf328>
  413214:	mov	x0, x19
  413218:	mov	x1, xzr
  41321c:	mov	w2, w23
  413220:	bl	40f534 <ferror@plt+0xb554>
  413224:	mov	w0, #0x20                  	// #32
  413228:	bl	4140ec <ferror@plt+0x1010c>
  41322c:	mov	w8, #0x1                   	// #1
  413230:	stp	x22, x21, [x0, #8]
  413234:	str	w8, [x0]
  413238:	str	x20, [x0, #24]
  41323c:	ldr	x21, [x19, #32]
  413240:	mov	x23, x0
  413244:	cbz	x21, 4132b0 <ferror@plt+0xf2d0>
  413248:	mov	x0, x21
  41324c:	bl	42fcfc <ferror@plt+0x2bd1c>
  413250:	ldp	x20, x22, [x19]
  413254:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  413258:	add	x8, x8, #0x6b0
  41325c:	mov	x0, x21
  413260:	stp	x23, x8, [x19]
  413264:	bl	42fda8 <ferror@plt+0x2bdc8>
  413268:	cbz	x22, 413278 <ferror@plt+0xf298>
  41326c:	ldr	x8, [x22, #8]
  413270:	mov	x0, x20
  413274:	blr	x8
  413278:	mov	x0, x19
  41327c:	mov	x1, xzr
  413280:	bl	40eb7c <ferror@plt+0xab9c>
  413284:	ldr	x1, [x19, #32]
  413288:	mov	w20, w0
  41328c:	mov	x0, x19
  413290:	mov	w2, wzr
  413294:	bl	41029c <ferror@plt+0xc2bc>
  413298:	mov	w0, w20
  41329c:	ldp	x20, x19, [sp, #48]
  4132a0:	ldp	x22, x21, [sp, #32]
  4132a4:	ldp	x24, x23, [sp, #16]
  4132a8:	ldp	x29, x30, [sp], #64
  4132ac:	ret
  4132b0:	ldp	x20, x22, [x19]
  4132b4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4132b8:	add	x8, x8, #0x6b0
  4132bc:	stp	x23, x8, [x19]
  4132c0:	cbnz	x22, 41326c <ferror@plt+0xf28c>
  4132c4:	b	413278 <ferror@plt+0xf298>
  4132c8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4132cc:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4132d0:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4132d4:	add	x0, x0, #0x2f
  4132d8:	add	x1, x1, #0x3d3
  4132dc:	add	x2, x2, #0x331
  4132e0:	bl	415310 <ferror@plt+0x11330>
  4132e4:	mov	w0, wzr
  4132e8:	b	41329c <ferror@plt+0xf2bc>
  4132ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  4132f0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4132f4:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4132f8:	add	x0, x0, #0x2f
  4132fc:	add	x1, x1, #0xa32
  413300:	add	x2, x2, #0x83f
  413304:	bl	415310 <ferror@plt+0x11330>
  413308:	adrp	x20, 445000 <ferror@plt+0x41020>
  41330c:	adrp	x21, 43f000 <ferror@plt+0x3b020>
  413310:	add	x20, x20, #0x2f
  413314:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  413318:	add	x21, x21, #0x83f
  41331c:	add	x1, x1, #0x99c
  413320:	mov	x0, x20
  413324:	mov	x2, x21
  413328:	bl	415310 <ferror@plt+0x11330>
  41332c:	mov	x0, x19
  413330:	mov	x1, xzr
  413334:	bl	40eb7c <ferror@plt+0xab9c>
  413338:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  41333c:	mov	w19, w0
  413340:	add	x1, x1, #0xbf2
  413344:	mov	x0, x20
  413348:	mov	x2, x21
  41334c:	bl	415310 <ferror@plt+0x11330>
  413350:	mov	w0, w19
  413354:	b	41329c <ferror@plt+0xf2bc>
  413358:	mov	x3, x2
  41335c:	mov	x2, x1
  413360:	mov	w1, w0
  413364:	mov	w0, wzr
  413368:	mov	x4, xzr
  41336c:	b	4131a4 <ferror@plt+0xf1c4>
  413370:	stp	x29, x30, [sp, #-32]!
  413374:	mov	w0, #0x60                  	// #96
  413378:	stp	x20, x19, [sp, #16]
  41337c:	mov	x29, sp
  413380:	bl	4141b0 <ferror@plt+0x101d0>
  413384:	mov	x19, x0
  413388:	mov	w0, #0x20                  	// #32
  41338c:	bl	41de3c <ferror@plt+0x19e5c>
  413390:	adrp	x10, 43f000 <ferror@plt+0x3b020>
  413394:	ldr	d0, [x10, #1304]
  413398:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41339c:	add	x8, x8, #0x660
  4133a0:	mov	w9, #0x1                   	// #1
  4133a4:	mov	x10, #0xffffffffffffffff    	// #-1
  4133a8:	str	x0, [x19, #88]
  4133ac:	str	x8, [x19, #16]
  4133b0:	str	w9, [x19, #24]
  4133b4:	str	d0, [x19, #40]
  4133b8:	str	x10, [x0, #16]
  4133bc:	cbz	x19, 41340c <ferror@plt+0xf42c>
  4133c0:	ldr	x20, [x19, #32]
  4133c4:	cbz	x20, 4133ec <ferror@plt+0xf40c>
  4133c8:	mov	x0, x20
  4133cc:	bl	42fcfc <ferror@plt+0x2bd1c>
  4133d0:	mov	w2, #0xc8                  	// #200
  4133d4:	mov	x0, x19
  4133d8:	mov	x1, x20
  4133dc:	bl	40f534 <ferror@plt+0xb554>
  4133e0:	ldr	x0, [x19, #32]
  4133e4:	bl	42fda8 <ferror@plt+0x2bdc8>
  4133e8:	b	4133fc <ferror@plt+0xf41c>
  4133ec:	mov	w2, #0xc8                  	// #200
  4133f0:	mov	x0, x19
  4133f4:	mov	x1, xzr
  4133f8:	bl	40f534 <ferror@plt+0xb554>
  4133fc:	mov	x0, x19
  413400:	ldp	x20, x19, [sp, #16]
  413404:	ldp	x29, x30, [sp], #32
  413408:	ret
  41340c:	adrp	x0, 445000 <ferror@plt+0x41020>
  413410:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  413414:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  413418:	add	x0, x0, #0x2f
  41341c:	add	x1, x1, #0xa32
  413420:	add	x2, x2, #0x83f
  413424:	bl	415310 <ferror@plt+0x11330>
  413428:	b	4133fc <ferror@plt+0xf41c>
  41342c:	stp	x29, x30, [sp, #-64]!
  413430:	stp	x24, x23, [sp, #16]
  413434:	stp	x22, x21, [sp, #32]
  413438:	stp	x20, x19, [sp, #48]
  41343c:	mov	x29, sp
  413440:	cbz	x1, 413550 <ferror@plt+0xf570>
  413444:	mov	x20, x3
  413448:	mov	x21, x2
  41344c:	mov	x22, x1
  413450:	mov	w23, w0
  413454:	bl	413370 <ferror@plt+0xf390>
  413458:	cmp	w23, #0xc8
  41345c:	mov	x19, x0
  413460:	b.ne	41346c <ferror@plt+0xf48c>  // b.any
  413464:	cbnz	x19, 4134ac <ferror@plt+0xf4cc>
  413468:	b	413590 <ferror@plt+0xf5b0>
  41346c:	cbz	x19, 413574 <ferror@plt+0xf594>
  413470:	ldr	x24, [x19, #32]
  413474:	cbz	x24, 41349c <ferror@plt+0xf4bc>
  413478:	mov	x0, x24
  41347c:	bl	42fcfc <ferror@plt+0x2bd1c>
  413480:	mov	x0, x19
  413484:	mov	x1, x24
  413488:	mov	w2, w23
  41348c:	bl	40f534 <ferror@plt+0xb554>
  413490:	ldr	x0, [x19, #32]
  413494:	bl	42fda8 <ferror@plt+0x2bdc8>
  413498:	b	4134ac <ferror@plt+0xf4cc>
  41349c:	mov	x0, x19
  4134a0:	mov	x1, xzr
  4134a4:	mov	w2, w23
  4134a8:	bl	40f534 <ferror@plt+0xb554>
  4134ac:	mov	w0, #0x20                  	// #32
  4134b0:	bl	4140ec <ferror@plt+0x1010c>
  4134b4:	mov	w8, #0x1                   	// #1
  4134b8:	stp	x22, x21, [x0, #8]
  4134bc:	str	w8, [x0]
  4134c0:	str	x20, [x0, #24]
  4134c4:	ldr	x21, [x19, #32]
  4134c8:	mov	x23, x0
  4134cc:	cbz	x21, 413538 <ferror@plt+0xf558>
  4134d0:	mov	x0, x21
  4134d4:	bl	42fcfc <ferror@plt+0x2bd1c>
  4134d8:	ldp	x20, x22, [x19]
  4134dc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4134e0:	add	x8, x8, #0x6b0
  4134e4:	mov	x0, x21
  4134e8:	stp	x23, x8, [x19]
  4134ec:	bl	42fda8 <ferror@plt+0x2bdc8>
  4134f0:	cbz	x22, 413500 <ferror@plt+0xf520>
  4134f4:	ldr	x8, [x22, #8]
  4134f8:	mov	x0, x20
  4134fc:	blr	x8
  413500:	mov	x0, x19
  413504:	mov	x1, xzr
  413508:	bl	40eb7c <ferror@plt+0xab9c>
  41350c:	ldr	x1, [x19, #32]
  413510:	mov	w20, w0
  413514:	mov	x0, x19
  413518:	mov	w2, wzr
  41351c:	bl	41029c <ferror@plt+0xc2bc>
  413520:	mov	w0, w20
  413524:	ldp	x20, x19, [sp, #48]
  413528:	ldp	x22, x21, [sp, #32]
  41352c:	ldp	x24, x23, [sp, #16]
  413530:	ldp	x29, x30, [sp], #64
  413534:	ret
  413538:	ldp	x20, x22, [x19]
  41353c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  413540:	add	x8, x8, #0x6b0
  413544:	stp	x23, x8, [x19]
  413548:	cbnz	x22, 4134f4 <ferror@plt+0xf514>
  41354c:	b	413500 <ferror@plt+0xf520>
  413550:	adrp	x0, 445000 <ferror@plt+0x41020>
  413554:	adrp	x1, 440000 <ferror@plt+0x3c020>
  413558:	adrp	x2, 440000 <ferror@plt+0x3c020>
  41355c:	add	x0, x0, #0x2f
  413560:	add	x1, x1, #0x427
  413564:	add	x2, x2, #0x331
  413568:	bl	415310 <ferror@plt+0x11330>
  41356c:	mov	w0, wzr
  413570:	b	413524 <ferror@plt+0xf544>
  413574:	adrp	x0, 445000 <ferror@plt+0x41020>
  413578:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  41357c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  413580:	add	x0, x0, #0x2f
  413584:	add	x1, x1, #0xa32
  413588:	add	x2, x2, #0x83f
  41358c:	bl	415310 <ferror@plt+0x11330>
  413590:	adrp	x20, 445000 <ferror@plt+0x41020>
  413594:	adrp	x21, 43f000 <ferror@plt+0x3b020>
  413598:	add	x20, x20, #0x2f
  41359c:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4135a0:	add	x21, x21, #0x83f
  4135a4:	add	x1, x1, #0x99c
  4135a8:	mov	x0, x20
  4135ac:	mov	x2, x21
  4135b0:	bl	415310 <ferror@plt+0x11330>
  4135b4:	mov	x0, x19
  4135b8:	mov	x1, xzr
  4135bc:	bl	40eb7c <ferror@plt+0xab9c>
  4135c0:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4135c4:	mov	w19, w0
  4135c8:	add	x1, x1, #0xbf2
  4135cc:	mov	x0, x20
  4135d0:	mov	x2, x21
  4135d4:	bl	415310 <ferror@plt+0x11330>
  4135d8:	mov	w0, w19
  4135dc:	b	413524 <ferror@plt+0xf544>
  4135e0:	mov	x8, x0
  4135e4:	mov	w0, #0xc8                  	// #200
  4135e8:	mov	x2, x1
  4135ec:	mov	x1, x8
  4135f0:	mov	x3, xzr
  4135f4:	b	41342c <ferror@plt+0xf44c>
  4135f8:	stp	x29, x30, [sp, #-16]!
  4135fc:	adrp	x1, 48e000 <ferror@plt+0x8a020>
  413600:	mov	x2, x0
  413604:	add	x1, x1, #0x660
  413608:	mov	x0, xzr
  41360c:	mov	x29, sp
  413610:	bl	410464 <ferror@plt+0xc484>
  413614:	cbz	x0, 41363c <ferror@plt+0xf65c>
  413618:	ldr	x1, [x0, #32]
  41361c:	cbz	x1, 41362c <ferror@plt+0xf64c>
  413620:	mov	w2, wzr
  413624:	bl	40e218 <ferror@plt+0xa238>
  413628:	b	413638 <ferror@plt+0xf658>
  41362c:	ldr	w8, [x0, #44]
  413630:	and	w8, w8, #0xfffffffe
  413634:	str	w8, [x0, #44]
  413638:	mov	w0, #0x1                   	// #1
  41363c:	ldp	x29, x30, [sp], #16
  413640:	ret
  413644:	mov	x3, x2
  413648:	mov	x2, x1
  41364c:	mov	w1, wzr
  413650:	mov	x4, xzr
  413654:	b	413658 <ferror@plt+0xf678>
  413658:	stp	x29, x30, [sp, #-80]!
  41365c:	str	x25, [sp, #16]
  413660:	stp	x24, x23, [sp, #32]
  413664:	stp	x22, x21, [sp, #48]
  413668:	stp	x20, x19, [sp, #64]
  41366c:	mov	x29, sp
  413670:	cbz	x2, 4138d0 <ferror@plt+0xf8f0>
  413674:	mov	x20, x3
  413678:	mov	x21, x2
  41367c:	mov	w22, w1
  413680:	mov	x19, x0
  413684:	mov	x23, x0
  413688:	str	x4, [x29, #24]
  41368c:	cbnz	x0, 4136f8 <ferror@plt+0xf718>
  413690:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  413694:	add	x0, x0, #0xa08
  413698:	bl	42fcfc <ferror@plt+0x2bd1c>
  41369c:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  4136a0:	ldr	x8, [x24, #2576]
  4136a4:	cbnz	x8, 4136b0 <ferror@plt+0xf6d0>
  4136a8:	bl	40e4c4 <ferror@plt+0xa4e4>
  4136ac:	str	x0, [x24, #2576]
  4136b0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4136b4:	add	x0, x0, #0xa08
  4136b8:	bl	42fda8 <ferror@plt+0x2bdc8>
  4136bc:	ldr	x19, [x24, #2576]
  4136c0:	mov	x23, x19
  4136c4:	cbnz	x19, 4136f8 <ferror@plt+0xf718>
  4136c8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4136cc:	add	x0, x0, #0xa08
  4136d0:	bl	42fcfc <ferror@plt+0x2bd1c>
  4136d4:	ldr	x8, [x24, #2576]
  4136d8:	cbnz	x8, 4136e4 <ferror@plt+0xf704>
  4136dc:	bl	40e4c4 <ferror@plt+0xa4e4>
  4136e0:	str	x0, [x24, #2576]
  4136e4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4136e8:	add	x0, x0, #0xa08
  4136ec:	bl	42fda8 <ferror@plt+0x2bdc8>
  4136f0:	ldr	x23, [x24, #2576]
  4136f4:	mov	x19, xzr
  4136f8:	mov	x0, x23
  4136fc:	bl	42fcfc <ferror@plt+0x2bd1c>
  413700:	ldr	x25, [x23, #24]
  413704:	bl	427f94 <ferror@plt+0x23fb4>
  413708:	mov	x24, x0
  41370c:	mov	x0, x23
  413710:	bl	42fda8 <ferror@plt+0x2bdc8>
  413714:	cmp	x25, x24
  413718:	b.eq	413740 <ferror@plt+0xf760>  // b.none
  41371c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  413720:	add	x0, x0, #0x690
  413724:	bl	430534 <ferror@plt+0x2c554>
  413728:	cbz	x0, 413770 <ferror@plt+0xf790>
  41372c:	bl	41b7ec <ferror@plt+0x1780c>
  413730:	cbz	x0, 413770 <ferror@plt+0xf790>
  413734:	cmp	x0, x19
  413738:	b.ne	4137e8 <ferror@plt+0xf808>  // b.any
  41373c:	b	4137a8 <ferror@plt+0xf7c8>
  413740:	mov	x0, x20
  413744:	blr	x21
  413748:	cbnz	w0, 413740 <ferror@plt+0xf760>
  41374c:	ldr	x1, [x29, #24]
  413750:	cbz	x1, 4137d0 <ferror@plt+0xf7f0>
  413754:	mov	x0, x20
  413758:	ldp	x20, x19, [sp, #64]
  41375c:	ldp	x22, x21, [sp, #48]
  413760:	ldp	x24, x23, [sp, #32]
  413764:	ldr	x25, [sp, #16]
  413768:	ldp	x29, x30, [sp], #80
  41376c:	br	x1
  413770:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  413774:	add	x0, x0, #0xa08
  413778:	bl	42fcfc <ferror@plt+0x2bd1c>
  41377c:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  413780:	ldr	x8, [x23, #2576]
  413784:	cbnz	x8, 413790 <ferror@plt+0xf7b0>
  413788:	bl	40e4c4 <ferror@plt+0xa4e4>
  41378c:	str	x0, [x23, #2576]
  413790:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  413794:	add	x0, x0, #0xa08
  413798:	bl	42fda8 <ferror@plt+0x2bdc8>
  41379c:	ldr	x0, [x23, #2576]
  4137a0:	cmp	x0, x19
  4137a4:	b.ne	4137e8 <ferror@plt+0xf808>  // b.any
  4137a8:	mov	x0, x19
  4137ac:	bl	40e794 <ferror@plt+0xa7b4>
  4137b0:	cbz	w0, 4137e8 <ferror@plt+0xf808>
  4137b4:	mov	x0, x20
  4137b8:	blr	x21
  4137bc:	cbnz	w0, 4137b4 <ferror@plt+0xf7d4>
  4137c0:	mov	x0, x19
  4137c4:	bl	40e934 <ferror@plt+0xa954>
  4137c8:	ldr	x1, [x29, #24]
  4137cc:	cbnz	x1, 413754 <ferror@plt+0xf774>
  4137d0:	ldp	x20, x19, [sp, #64]
  4137d4:	ldp	x22, x21, [sp, #48]
  4137d8:	ldp	x24, x23, [sp, #32]
  4137dc:	ldr	x25, [sp, #16]
  4137e0:	ldp	x29, x30, [sp], #80
  4137e4:	ret
  4137e8:	bl	413370 <ferror@plt+0xf390>
  4137ec:	cbz	x0, 4138ec <ferror@plt+0xf90c>
  4137f0:	ldr	x24, [x0, #32]
  4137f4:	mov	x23, x0
  4137f8:	cbz	x24, 413820 <ferror@plt+0xf840>
  4137fc:	mov	x0, x24
  413800:	bl	42fcfc <ferror@plt+0x2bd1c>
  413804:	mov	x0, x23
  413808:	mov	x1, x24
  41380c:	mov	w2, w22
  413810:	bl	40f534 <ferror@plt+0xb554>
  413814:	ldr	x0, [x23, #32]
  413818:	bl	42fda8 <ferror@plt+0x2bdc8>
  41381c:	b	413830 <ferror@plt+0xf850>
  413820:	mov	x0, x23
  413824:	mov	x1, xzr
  413828:	mov	w2, w22
  41382c:	bl	40f534 <ferror@plt+0xb554>
  413830:	mov	w0, #0x20                  	// #32
  413834:	bl	4140ec <ferror@plt+0x1010c>
  413838:	mov	w8, #0x1                   	// #1
  41383c:	stp	x21, x20, [x0, #8]
  413840:	mov	x22, x0
  413844:	str	w8, [x0]
  413848:	ldr	x0, [x29, #24]
  41384c:	str	x0, [x22, #24]
  413850:	ldr	x21, [x23, #32]
  413854:	cbz	x21, 4138b8 <ferror@plt+0xf8d8>
  413858:	mov	x0, x21
  41385c:	bl	42fcfc <ferror@plt+0x2bd1c>
  413860:	ldp	x20, x24, [x23]
  413864:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  413868:	add	x8, x8, #0x6b0
  41386c:	mov	x0, x21
  413870:	stp	x22, x8, [x23]
  413874:	bl	42fda8 <ferror@plt+0x2bdc8>
  413878:	cbz	x24, 413888 <ferror@plt+0xf8a8>
  41387c:	ldr	x8, [x24, #8]
  413880:	mov	x0, x20
  413884:	blr	x8
  413888:	mov	x0, x23
  41388c:	mov	x1, x19
  413890:	bl	40eb7c <ferror@plt+0xab9c>
  413894:	ldr	x1, [x23, #32]
  413898:	mov	x0, x23
  41389c:	ldp	x20, x19, [sp, #64]
  4138a0:	ldp	x22, x21, [sp, #48]
  4138a4:	ldp	x24, x23, [sp, #32]
  4138a8:	ldr	x25, [sp, #16]
  4138ac:	mov	w2, wzr
  4138b0:	ldp	x29, x30, [sp], #80
  4138b4:	b	41029c <ferror@plt+0xc2bc>
  4138b8:	ldp	x20, x24, [x23]
  4138bc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4138c0:	add	x8, x8, #0x6b0
  4138c4:	stp	x22, x8, [x23]
  4138c8:	cbnz	x24, 41387c <ferror@plt+0xf89c>
  4138cc:	b	413888 <ferror@plt+0xf8a8>
  4138d0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4138d4:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4138d8:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4138dc:	add	x0, x0, #0x2f
  4138e0:	add	x1, x1, #0x46a
  4138e4:	add	x2, x2, #0x331
  4138e8:	b	413940 <ferror@plt+0xf960>
  4138ec:	adrp	x20, 445000 <ferror@plt+0x41020>
  4138f0:	adrp	x21, 43f000 <ferror@plt+0x3b020>
  4138f4:	add	x20, x20, #0x2f
  4138f8:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  4138fc:	add	x21, x21, #0x83f
  413900:	add	x1, x1, #0xa32
  413904:	mov	x0, x20
  413908:	mov	x2, x21
  41390c:	bl	415310 <ferror@plt+0x11330>
  413910:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  413914:	add	x1, x1, #0x99c
  413918:	mov	x0, x20
  41391c:	mov	x2, x21
  413920:	bl	415310 <ferror@plt+0x11330>
  413924:	mov	x0, xzr
  413928:	mov	x1, x19
  41392c:	bl	40eb7c <ferror@plt+0xab9c>
  413930:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  413934:	add	x1, x1, #0xbf2
  413938:	mov	x0, x20
  41393c:	mov	x2, x21
  413940:	ldp	x20, x19, [sp, #64]
  413944:	ldp	x22, x21, [sp, #48]
  413948:	ldp	x24, x23, [sp, #32]
  41394c:	ldr	x25, [sp, #16]
  413950:	ldp	x29, x30, [sp], #80
  413954:	b	415310 <ferror@plt+0x11330>
  413958:	sub	sp, sp, #0x120
  41395c:	stp	x29, x30, [sp, #256]
  413960:	stp	x28, x19, [sp, #272]
  413964:	dmb	ish
  413968:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41396c:	ldr	x8, [x8, #2872]
  413970:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  413974:	add	x29, sp, #0x100
  413978:	cbnz	x8, 4139e4 <ferror@plt+0xfa04>
  41397c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  413980:	add	x0, x0, #0xb38
  413984:	bl	4279ec <ferror@plt+0x23a0c>
  413988:	cbz	w0, 4139e4 <ferror@plt+0xfa04>
  41398c:	mov	x0, sp
  413990:	bl	403730 <sigfillset@plt>
  413994:	mov	x1, sp
  413998:	add	x2, sp, #0x80
  41399c:	mov	w0, #0x2                   	// #2
  4139a0:	bl	4034d0 <pthread_sigmask@plt>
  4139a4:	bl	40e4c4 <ferror@plt+0xa4e4>
  4139a8:	str	x0, [x19, #2880]
  4139ac:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4139b0:	adrp	x1, 413000 <ferror@plt+0xf020>
  4139b4:	add	x0, x0, #0x4c7
  4139b8:	add	x1, x1, #0x9f8
  4139bc:	mov	x2, xzr
  4139c0:	bl	427c54 <ferror@plt+0x23c74>
  4139c4:	add	x1, sp, #0x80
  4139c8:	mov	w0, #0x2                   	// #2
  4139cc:	mov	x2, xzr
  4139d0:	bl	4034d0 <pthread_sigmask@plt>
  4139d4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4139d8:	add	x0, x0, #0xb38
  4139dc:	mov	w1, #0x1                   	// #1
  4139e0:	bl	427a94 <ferror@plt+0x23ab4>
  4139e4:	ldr	x0, [x19, #2880]
  4139e8:	ldp	x28, x19, [sp, #272]
  4139ec:	ldp	x29, x30, [sp, #256]
  4139f0:	add	sp, sp, #0x120
  4139f4:	ret
  4139f8:	str	d8, [sp, #-112]!
  4139fc:	adrp	x8, 43f000 <ferror@plt+0x3b020>
  413a00:	ldr	d8, [x8, #1304]
  413a04:	stp	x28, x27, [sp, #32]
  413a08:	stp	x22, x21, [sp, #80]
  413a0c:	stp	x20, x19, [sp, #96]
  413a10:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  413a14:	adrp	x27, 48e000 <ferror@plt+0x8a020>
  413a18:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  413a1c:	adrp	x21, 440000 <ferror@plt+0x3c020>
  413a20:	stp	x26, x25, [sp, #48]
  413a24:	stp	x24, x23, [sp, #64]
  413a28:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  413a2c:	mov	w25, #0x1                   	// #1
  413a30:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  413a34:	add	x22, x22, #0xa18
  413a38:	add	x27, x27, #0xa28
  413a3c:	add	x20, x20, #0x9f0
  413a40:	add	x21, x21, #0x8b5
  413a44:	stp	x29, x30, [sp, #16]
  413a48:	mov	x29, sp
  413a4c:	b	413a88 <ferror@plt+0xfaa8>
  413a50:	movi	v0.2d, #0x0
  413a54:	mov	x0, x26
  413a58:	str	wzr, [x27, #256]
  413a5c:	stp	q0, q0, [x27, #224]
  413a60:	stp	q0, q0, [x27, #192]
  413a64:	stp	q0, q0, [x27, #160]
  413a68:	stp	q0, q0, [x27, #128]
  413a6c:	stp	q0, q0, [x27, #96]
  413a70:	stp	q0, q0, [x27, #64]
  413a74:	stp	q0, q0, [x27, #32]
  413a78:	stp	q0, q0, [x27]
  413a7c:	mov	x22, x26
  413a80:	bl	42fda8 <ferror@plt+0x2bdc8>
  413a84:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  413a88:	ldr	x0, [x19, #2880]
  413a8c:	mov	w1, #0x1                   	// #1
  413a90:	bl	411d20 <ferror@plt+0xdd40>
  413a94:	ldr	w8, [x23, #3148]
  413a98:	cbz	w8, 413a88 <ferror@plt+0xfaa8>
  413a9c:	mov	x0, x22
  413aa0:	str	wzr, [x23, #3148]
  413aa4:	mov	x26, x22
  413aa8:	bl	42fcfc <ferror@plt+0x2bd1c>
  413aac:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  413ab0:	ldr	w8, [x8, #2668]
  413ab4:	cbz	w8, 413ac4 <ferror@plt+0xfae4>
  413ab8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  413abc:	ldr	x28, [x8, #2864]
  413ac0:	cbnz	x28, 413b2c <ferror@plt+0xfb4c>
  413ac4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  413ac8:	ldr	x22, [x8, #2592]
  413acc:	cbnz	x22, 413ae4 <ferror@plt+0xfb04>
  413ad0:	b	413a50 <ferror@plt+0xfa70>
  413ad4:	mov	x0, x20
  413ad8:	bl	42fda8 <ferror@plt+0x2bdc8>
  413adc:	ldr	x22, [x22, #8]
  413ae0:	cbz	x22, 413a50 <ferror@plt+0xfa70>
  413ae4:	ldr	x23, [x22]
  413ae8:	ldr	w8, [x23, #100]
  413aec:	cbnz	w8, 413adc <ferror@plt+0xfafc>
  413af0:	ldrsw	x8, [x23, #96]
  413af4:	ldr	w8, [x27, x8, lsl #2]
  413af8:	cbz	w8, 413adc <ferror@plt+0xfafc>
  413afc:	mov	x0, x20
  413b00:	str	w25, [x23, #100]
  413b04:	bl	42fcfc <ferror@plt+0x2bd1c>
  413b08:	ldr	x8, [x23, #32]
  413b0c:	cbz	x8, 413ad4 <ferror@plt+0xfaf4>
  413b10:	ldr	x0, [x8, #136]
  413b14:	bl	42eeb0 <ferror@plt+0x2aed0>
  413b18:	b	413ad4 <ferror@plt+0xfaf4>
  413b1c:	mov	x0, x20
  413b20:	bl	42fda8 <ferror@plt+0x2bdc8>
  413b24:	ldr	x28, [x28, #8]
  413b28:	cbz	x28, 413ac4 <ferror@plt+0xfae4>
  413b2c:	ldr	x24, [x28]
  413b30:	ldr	w8, [x24, #104]
  413b34:	cbnz	w8, 413b24 <ferror@plt+0xfb44>
  413b38:	add	x22, x24, #0x64
  413b3c:	b	413b54 <ferror@plt+0xfb74>
  413b40:	mov	x0, x20
  413b44:	bl	42fda8 <ferror@plt+0x2bdc8>
  413b48:	ldr	w8, [x23]
  413b4c:	cmp	w8, #0x4
  413b50:	b.ne	413b24 <ferror@plt+0xfb44>  // b.any
  413b54:	ldr	w0, [x24, #96]
  413b58:	mov	w2, #0x1                   	// #1
  413b5c:	mov	x1, x22
  413b60:	bl	403f60 <waitpid@plt>
  413b64:	cmp	w0, #0x1
  413b68:	b.ge	413bb0 <ferror@plt+0xfbd0>  // b.tcont
  413b6c:	cmn	w0, #0x1
  413b70:	b.ne	413b24 <ferror@plt+0xfb44>  // b.any
  413b74:	bl	403ee0 <__errno_location@plt>
  413b78:	ldr	w8, [x0]
  413b7c:	cmp	w8, #0xa
  413b80:	b.ne	413b4c <ferror@plt+0xfb6c>  // b.any
  413b84:	mov	x23, x0
  413b88:	mov	x0, x21
  413b8c:	bl	41136c <ferror@plt+0xd38c>
  413b90:	mov	x0, x20
  413b94:	stur	d8, [x24, #100]
  413b98:	bl	42fcfc <ferror@plt+0x2bd1c>
  413b9c:	ldr	x8, [x24, #32]
  413ba0:	cbz	x8, 413b40 <ferror@plt+0xfb60>
  413ba4:	ldr	x0, [x8, #136]
  413ba8:	bl	42eeb0 <ferror@plt+0x2aed0>
  413bac:	b	413b40 <ferror@plt+0xfb60>
  413bb0:	mov	x0, x20
  413bb4:	str	w25, [x24, #104]
  413bb8:	bl	42fcfc <ferror@plt+0x2bd1c>
  413bbc:	ldr	x8, [x24, #32]
  413bc0:	cbz	x8, 413b1c <ferror@plt+0xfb3c>
  413bc4:	ldr	x0, [x8, #136]
  413bc8:	bl	42eeb0 <ferror@plt+0x2aed0>
  413bcc:	b	413b1c <ferror@plt+0xfb3c>
  413bd0:	adrp	x1, 413000 <ferror@plt+0xf020>
  413bd4:	add	x1, x1, #0xbdc
  413bd8:	b	41a84c <ferror@plt+0x1686c>
  413bdc:	stp	x29, x30, [sp, #-32]!
  413be0:	str	x19, [sp, #16]
  413be4:	mov	x29, sp
  413be8:	mov	x19, x0
  413bec:	bl	40e934 <ferror@plt+0xa954>
  413bf0:	cbz	x19, 413c04 <ferror@plt+0xfc24>
  413bf4:	mov	x0, x19
  413bf8:	ldr	x19, [sp, #16]
  413bfc:	ldp	x29, x30, [sp], #32
  413c00:	b	40e024 <ferror@plt+0xa044>
  413c04:	ldr	x19, [sp, #16]
  413c08:	ldp	x29, x30, [sp], #32
  413c0c:	ret
  413c10:	stp	x29, x30, [sp, #-64]!
  413c14:	stp	x22, x21, [sp, #32]
  413c18:	stp	x20, x19, [sp, #48]
  413c1c:	str	x23, [sp, #16]
  413c20:	ldr	x8, [x1, #80]
  413c24:	ldr	w23, [x0, #40]
  413c28:	mov	x21, x1
  413c2c:	mov	x19, x0
  413c30:	mov	x29, sp
  413c34:	cbz	x8, 413c5c <ferror@plt+0xfc7c>
  413c38:	ldr	x20, [x8]
  413c3c:	mov	x22, x8
  413c40:	ldr	w8, [x20, #16]
  413c44:	cmp	w8, w23
  413c48:	b.eq	413cb8 <ferror@plt+0xfcd8>  // b.none
  413c4c:	b.gt	413c94 <ferror@plt+0xfcb4>
  413c50:	ldr	x8, [x22, #8]
  413c54:	cbnz	x8, 413c38 <ferror@plt+0xfc58>
  413c58:	b	413c60 <ferror@plt+0xfc80>
  413c5c:	mov	x22, xzr
  413c60:	mov	w0, #0x18                  	// #24
  413c64:	bl	41de3c <ferror@plt+0x19e5c>
  413c68:	mov	x20, x0
  413c6c:	str	w23, [x0, #16]
  413c70:	cbz	x22, 413c84 <ferror@plt+0xfca4>
  413c74:	mov	x0, x22
  413c78:	mov	x1, x20
  413c7c:	bl	40d230 <ferror@plt+0x9250>
  413c80:	b	413cb8 <ferror@plt+0xfcd8>
  413c84:	mov	x0, xzr
  413c88:	mov	x1, x20
  413c8c:	bl	40d230 <ferror@plt+0x9250>
  413c90:	b	413cb4 <ferror@plt+0xfcd4>
  413c94:	mov	w0, #0x18                  	// #24
  413c98:	bl	41de3c <ferror@plt+0x19e5c>
  413c9c:	str	w23, [x0, #16]
  413ca0:	mov	x20, x0
  413ca4:	ldr	x0, [x21, #80]
  413ca8:	mov	x1, x22
  413cac:	mov	x2, x20
  413cb0:	bl	40d414 <ferror@plt+0x9434>
  413cb4:	str	x0, [x21, #80]
  413cb8:	ldr	x8, [x19, #88]
  413cbc:	ldr	x8, [x8, #8]
  413cc0:	cbz	x8, 413cd4 <ferror@plt+0xfcf4>
  413cc4:	ldr	x9, [x20]
  413cc8:	cbz	x9, 413d0c <ferror@plt+0xfd2c>
  413ccc:	add	x9, x8, #0x40
  413cd0:	b	413cd8 <ferror@plt+0xfcf8>
  413cd4:	add	x9, x20, #0x8
  413cd8:	ldr	x10, [x9]
  413cdc:	str	x8, [x19, #72]
  413ce0:	str	x19, [x9]
  413ce4:	ldr	x23, [sp, #16]
  413ce8:	add	x8, x10, #0x48
  413cec:	cmp	x10, #0x0
  413cf0:	csel	x8, x20, x8, eq  // eq = none
  413cf4:	str	x10, [x19, #64]
  413cf8:	str	x19, [x8]
  413cfc:	ldp	x20, x19, [sp, #48]
  413d00:	ldp	x22, x21, [sp, #32]
  413d04:	ldp	x29, x30, [sp], #64
  413d08:	ret
  413d0c:	adrp	x0, 445000 <ferror@plt+0x41020>
  413d10:	adrp	x1, 43f000 <ferror@plt+0x3b020>
  413d14:	adrp	x3, 440000 <ferror@plt+0x3c020>
  413d18:	adrp	x4, 440000 <ferror@plt+0x3c020>
  413d1c:	add	x0, x0, #0x2f
  413d20:	add	x1, x1, #0xe68
  413d24:	add	x3, x3, #0x4cd
  413d28:	add	x4, x4, #0x4e3
  413d2c:	mov	w2, #0x3e9                 	// #1001
  413d30:	bl	426194 <ferror@plt+0x221b4>
  413d34:	ldr	w8, [x0]
  413d38:	add	w8, w8, #0x1
  413d3c:	str	w8, [x0]
  413d40:	ret
  413d44:	stp	x29, x30, [sp, #-32]!
  413d48:	ldr	w8, [x0]
  413d4c:	str	x19, [sp, #16]
  413d50:	mov	x29, sp
  413d54:	subs	w8, w8, #0x1
  413d58:	str	w8, [x0]
  413d5c:	b.eq	413d6c <ferror@plt+0xfd8c>  // b.none
  413d60:	ldr	x19, [sp, #16]
  413d64:	ldp	x29, x30, [sp], #32
  413d68:	ret
  413d6c:	ldr	x8, [x0, #24]
  413d70:	mov	x19, x0
  413d74:	cbz	x8, 413d80 <ferror@plt+0xfda0>
  413d78:	ldr	x0, [x19, #16]
  413d7c:	blr	x8
  413d80:	mov	x0, x19
  413d84:	ldr	x19, [sp, #16]
  413d88:	ldp	x29, x30, [sp], #32
  413d8c:	b	414260 <ferror@plt+0x10280>
  413d90:	ldr	x8, [x0, #8]
  413d94:	str	x8, [x2]
  413d98:	ldr	x8, [x0, #16]
  413d9c:	str	x8, [x3]
  413da0:	ret
  413da4:	stp	x29, x30, [sp, #-48]!
  413da8:	stp	x20, x19, [sp, #32]
  413dac:	ldr	x8, [x1, #80]
  413db0:	str	x21, [sp, #16]
  413db4:	mov	x29, sp
  413db8:	cbz	x8, 413de8 <ferror@plt+0xfe08>
  413dbc:	ldr	w9, [x0, #40]
  413dc0:	mov	x20, x1
  413dc4:	mov	x19, x0
  413dc8:	mov	x10, x8
  413dcc:	ldr	x21, [x10]
  413dd0:	ldr	w11, [x21, #16]
  413dd4:	cmp	w11, w9
  413dd8:	b.eq	413e10 <ferror@plt+0xfe30>  // b.none
  413ddc:	b.gt	413de8 <ferror@plt+0xfe08>
  413de0:	ldr	x10, [x10, #8]
  413de4:	cbnz	x10, 413dcc <ferror@plt+0xfdec>
  413de8:	ldp	x20, x19, [sp, #32]
  413dec:	ldr	x21, [sp, #16]
  413df0:	adrp	x0, 445000 <ferror@plt+0x41020>
  413df4:	adrp	x1, 440000 <ferror@plt+0x3c020>
  413df8:	adrp	x2, 440000 <ferror@plt+0x3c020>
  413dfc:	add	x0, x0, #0x2f
  413e00:	add	x1, x1, #0x59b
  413e04:	add	x2, x2, #0x5d6
  413e08:	ldp	x29, x30, [sp], #48
  413e0c:	b	415310 <ferror@plt+0x11330>
  413e10:	cbz	x21, 413de8 <ferror@plt+0xfe08>
  413e14:	mov	x9, x19
  413e18:	ldr	x10, [x9, #64]!
  413e1c:	ldr	x11, [x9, #8]
  413e20:	cbz	x10, 413e30 <ferror@plt+0xfe50>
  413e24:	str	x11, [x10, #72]
  413e28:	ldr	x11, [x19, #72]
  413e2c:	b	413e34 <ferror@plt+0xfe54>
  413e30:	str	x11, [x21]
  413e34:	add	x12, x21, #0x8
  413e38:	add	x13, x11, #0x40
  413e3c:	cmp	x11, #0x0
  413e40:	csel	x11, x12, x13, eq  // eq = none
  413e44:	str	x10, [x11]
  413e48:	stp	xzr, xzr, [x9]
  413e4c:	ldr	x9, [x21]
  413e50:	cbz	x9, 413e70 <ferror@plt+0xfe90>
  413e54:	ldr	x0, [x20, #72]
  413e58:	cbz	x0, 413e94 <ferror@plt+0xfeb4>
  413e5c:	ldr	w1, [x19, #48]
  413e60:	ldp	x20, x19, [sp, #32]
  413e64:	ldr	x21, [sp, #16]
  413e68:	ldp	x29, x30, [sp], #48
  413e6c:	b	40c768 <ferror@plt+0x8788>
  413e70:	mov	x0, x8
  413e74:	mov	x1, x21
  413e78:	bl	40d52c <ferror@plt+0x954c>
  413e7c:	str	x0, [x20, #80]
  413e80:	mov	w0, #0x18                  	// #24
  413e84:	mov	x1, x21
  413e88:	bl	41dec0 <ferror@plt+0x19ee0>
  413e8c:	ldr	x0, [x20, #72]
  413e90:	cbnz	x0, 413e5c <ferror@plt+0xfe7c>
  413e94:	ldp	x20, x19, [sp, #32]
  413e98:	ldr	x21, [sp, #16]
  413e9c:	ldp	x29, x30, [sp], #48
  413ea0:	ret
  413ea4:	mov	x1, x0
  413ea8:	mov	w0, #0x10                  	// #16
  413eac:	b	41dec0 <ferror@plt+0x19ee0>
  413eb0:	stp	x29, x30, [sp, #-64]!
  413eb4:	stp	x24, x23, [sp, #16]
  413eb8:	stp	x22, x21, [sp, #32]
  413ebc:	stp	x20, x19, [sp, #48]
  413ec0:	ldr	w8, [x0, #44]
  413ec4:	mov	x29, sp
  413ec8:	tbz	w8, #6, 41407c <ferror@plt+0x1009c>
  413ecc:	tbz	w8, #0, 414098 <ferror@plt+0x100b8>
  413ed0:	ldr	x20, [x0, #56]
  413ed4:	mov	x19, x0
  413ed8:	and	w8, w8, #0xffffffbf
  413edc:	str	w8, [x0, #44]
  413ee0:	cbz	x20, 413f90 <ferror@plt+0xffb0>
  413ee4:	mov	w21, #0x1                   	// #1
  413ee8:	b	413f30 <ferror@plt+0xff50>
  413eec:	mov	x10, xzr
  413ef0:	mov	x9, xzr
  413ef4:	add	x11, x22, #0x60
  413ef8:	str	x0, [x11]
  413efc:	stp	x9, x10, [x0, #8]
  413f00:	add	x9, x10, #0x8
  413f04:	cmp	x10, #0x0
  413f08:	csel	x8, x8, x9, eq  // eq = none
  413f0c:	str	x0, [x8]
  413f10:	ldr	w8, [x22, #112]
  413f14:	ldr	x0, [x22, #136]
  413f18:	str	w21, [x22, #152]
  413f1c:	add	w8, w8, #0x1
  413f20:	str	w8, [x22, #112]
  413f24:	bl	42eeb0 <ferror@plt+0x2aed0>
  413f28:	ldr	x20, [x20, #8]
  413f2c:	cbz	x20, 413f90 <ferror@plt+0xffb0>
  413f30:	ldr	x22, [x19, #32]
  413f34:	ldr	w23, [x19, #40]
  413f38:	ldr	x24, [x20]
  413f3c:	mov	w0, #0x20                  	// #32
  413f40:	bl	41d4f8 <ferror@plt+0x19518>
  413f44:	strh	wzr, [x24, #6]
  413f48:	str	x24, [x0]
  413f4c:	str	w23, [x0, #24]
  413f50:	mov	x8, x22
  413f54:	ldr	x9, [x8, #104]!
  413f58:	cbz	x9, 413eec <ferror@plt+0xff0c>
  413f5c:	ldr	w10, [x9, #24]
  413f60:	cmp	w10, w23
  413f64:	b.le	413f84 <ferror@plt+0xffa4>
  413f68:	mov	x10, x9
  413f6c:	ldr	x9, [x9, #8]
  413f70:	cbz	x9, 413ef0 <ferror@plt+0xff10>
  413f74:	ldr	w11, [x9, #24]
  413f78:	cmp	w11, w23
  413f7c:	b.gt	413f68 <ferror@plt+0xff88>
  413f80:	b	413f88 <ferror@plt+0xffa8>
  413f84:	mov	x10, xzr
  413f88:	add	x11, x9, #0x10
  413f8c:	b	413ef8 <ferror@plt+0xff18>
  413f90:	ldr	x8, [x19, #88]
  413f94:	ldr	x20, [x8, #24]
  413f98:	cbz	x20, 41404c <ferror@plt+0x1006c>
  413f9c:	mov	w21, #0x1                   	// #1
  413fa0:	b	413fe8 <ferror@plt+0x10008>
  413fa4:	mov	x10, xzr
  413fa8:	mov	x9, xzr
  413fac:	add	x11, x22, #0x60
  413fb0:	str	x0, [x11]
  413fb4:	stp	x9, x10, [x0, #8]
  413fb8:	add	x9, x10, #0x8
  413fbc:	cmp	x10, #0x0
  413fc0:	csel	x8, x8, x9, eq  // eq = none
  413fc4:	str	x0, [x8]
  413fc8:	ldr	w8, [x22, #112]
  413fcc:	ldr	x0, [x22, #136]
  413fd0:	str	w21, [x22, #152]
  413fd4:	add	w8, w8, #0x1
  413fd8:	str	w8, [x22, #112]
  413fdc:	bl	42eeb0 <ferror@plt+0x2aed0>
  413fe0:	ldr	x20, [x20, #8]
  413fe4:	cbz	x20, 414048 <ferror@plt+0x10068>
  413fe8:	ldr	x22, [x19, #32]
  413fec:	ldr	w23, [x19, #40]
  413ff0:	ldr	x24, [x20]
  413ff4:	mov	w0, #0x20                  	// #32
  413ff8:	bl	41d4f8 <ferror@plt+0x19518>
  413ffc:	strh	wzr, [x24, #6]
  414000:	str	x24, [x0]
  414004:	str	w23, [x0, #24]
  414008:	mov	x8, x22
  41400c:	ldr	x9, [x8, #104]!
  414010:	cbz	x9, 413fa4 <ferror@plt+0xffc4>
  414014:	ldr	w10, [x9, #24]
  414018:	cmp	w10, w23
  41401c:	b.le	41403c <ferror@plt+0x1005c>
  414020:	mov	x10, x9
  414024:	ldr	x9, [x9, #8]
  414028:	cbz	x9, 413fa8 <ferror@plt+0xffc8>
  41402c:	ldr	w11, [x9, #24]
  414030:	cmp	w11, w23
  414034:	b.gt	414020 <ferror@plt+0x10040>
  414038:	b	414040 <ferror@plt+0x10060>
  41403c:	mov	x10, xzr
  414040:	add	x11, x9, #0x10
  414044:	b	413fb0 <ferror@plt+0xffd0>
  414048:	ldr	x8, [x19, #88]
  41404c:	cbz	x8, 414068 <ferror@plt+0x10088>
  414050:	ldr	x19, [x8]
  414054:	cbz	x19, 414068 <ferror@plt+0x10088>
  414058:	ldr	x0, [x19]
  41405c:	bl	413eb0 <ferror@plt+0xfed0>
  414060:	ldr	x19, [x19, #8]
  414064:	cbnz	x19, 414058 <ferror@plt+0x10078>
  414068:	ldp	x20, x19, [sp, #48]
  41406c:	ldp	x22, x21, [sp, #32]
  414070:	ldp	x24, x23, [sp, #16]
  414074:	ldp	x29, x30, [sp], #64
  414078:	ret
  41407c:	adrp	x0, 445000 <ferror@plt+0x41020>
  414080:	adrp	x1, 440000 <ferror@plt+0x3c020>
  414084:	adrp	x2, 440000 <ferror@plt+0x3c020>
  414088:	add	x0, x0, #0x2f
  41408c:	add	x1, x1, #0x70c
  414090:	add	x2, x2, #0x694
  414094:	b	4140b0 <ferror@plt+0x100d0>
  414098:	adrp	x0, 445000 <ferror@plt+0x41020>
  41409c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4140a0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4140a4:	add	x0, x0, #0x2f
  4140a8:	add	x1, x1, #0x70c
  4140ac:	add	x2, x2, #0x781
  4140b0:	ldp	x20, x19, [sp, #48]
  4140b4:	ldp	x22, x21, [sp, #32]
  4140b8:	ldp	x24, x23, [sp, #16]
  4140bc:	ldp	x29, x30, [sp], #64
  4140c0:	b	415310 <ferror@plt+0x11330>
  4140c4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4140c8:	add	x8, x8, #0xa28
  4140cc:	mov	w9, #0x1                   	// #1
  4140d0:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  4140d4:	str	w9, [x8, w0, sxtw #2]
  4140d8:	str	w9, [x10, #3148]
  4140dc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4140e0:	ldr	x8, [x8, #2880]
  4140e4:	ldr	x0, [x8, #136]
  4140e8:	b	42eeb0 <ferror@plt+0x2aed0>
  4140ec:	stp	x29, x30, [sp, #-32]!
  4140f0:	str	x19, [sp, #16]
  4140f4:	mov	x29, sp
  4140f8:	cbz	x0, 414110 <ferror@plt+0x10130>
  4140fc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414100:	ldr	x8, [x8, #1832]
  414104:	mov	x19, x0
  414108:	blr	x8
  41410c:	cbz	x0, 41411c <ferror@plt+0x1013c>
  414110:	ldr	x19, [sp, #16]
  414114:	ldp	x29, x30, [sp], #32
  414118:	ret
  41411c:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414120:	adrp	x1, 440000 <ferror@plt+0x3c020>
  414124:	add	x0, x0, #0xa08
  414128:	add	x1, x1, #0xa29
  41412c:	mov	x2, x19
  414130:	bl	414134 <ferror@plt+0x10154>
  414134:	sub	sp, sp, #0x120
  414138:	stp	x29, x30, [sp, #256]
  41413c:	add	x29, sp, #0x100
  414140:	mov	x9, #0xffffffffffffffc8    	// #-56
  414144:	mov	x10, sp
  414148:	sub	x11, x29, #0x78
  41414c:	movk	x9, #0xff80, lsl #32
  414150:	add	x12, x29, #0x20
  414154:	add	x10, x10, #0x80
  414158:	add	x11, x11, #0x38
  41415c:	stp	x10, x9, [x29, #-16]
  414160:	stp	x12, x11, [x29, #-32]
  414164:	stp	x1, x2, [x29, #-120]
  414168:	stp	x3, x4, [x29, #-104]
  41416c:	stp	x5, x6, [x29, #-88]
  414170:	stur	x7, [x29, #-72]
  414174:	stp	q0, q1, [sp]
  414178:	ldp	q0, q1, [x29, #-32]
  41417c:	mov	x8, x0
  414180:	adrp	x0, 445000 <ferror@plt+0x41020>
  414184:	add	x0, x0, #0x2f
  414188:	sub	x3, x29, #0x40
  41418c:	mov	w1, #0x4                   	// #4
  414190:	mov	x2, x8
  414194:	str	x28, [sp, #272]
  414198:	stp	q2, q3, [sp, #32]
  41419c:	stp	q4, q5, [sp, #64]
  4141a0:	stp	q6, q7, [sp, #96]
  4141a4:	stp	q0, q1, [x29, #-64]
  4141a8:	bl	4155f0 <ferror@plt+0x11610>
  4141ac:	b	4141ac <ferror@plt+0x101cc>
  4141b0:	stp	x29, x30, [sp, #-32]!
  4141b4:	str	x19, [sp, #16]
  4141b8:	mov	x29, sp
  4141bc:	cbz	x0, 4141dc <ferror@plt+0x101fc>
  4141c0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4141c4:	ldr	x8, [x8, #1856]
  4141c8:	mov	x19, x0
  4141cc:	mov	w0, #0x1                   	// #1
  4141d0:	mov	x1, x19
  4141d4:	blr	x8
  4141d8:	cbz	x0, 4141e8 <ferror@plt+0x10208>
  4141dc:	ldr	x19, [sp, #16]
  4141e0:	ldp	x29, x30, [sp], #32
  4141e4:	ret
  4141e8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4141ec:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4141f0:	add	x0, x0, #0xa08
  4141f4:	add	x1, x1, #0xa34
  4141f8:	mov	x2, x19
  4141fc:	bl	414134 <ferror@plt+0x10154>
  414200:	stp	x29, x30, [sp, #-32]!
  414204:	str	x19, [sp, #16]
  414208:	mov	x29, sp
  41420c:	cbz	x1, 414230 <ferror@plt+0x10250>
  414210:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414214:	ldr	x8, [x8, #1840]
  414218:	mov	x19, x1
  41421c:	blr	x8
  414220:	cbz	x0, 414248 <ferror@plt+0x10268>
  414224:	ldr	x19, [sp, #16]
  414228:	ldp	x29, x30, [sp], #32
  41422c:	ret
  414230:	cbz	x0, 414224 <ferror@plt+0x10244>
  414234:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414238:	ldr	x8, [x8, #1848]
  41423c:	blr	x8
  414240:	mov	x0, xzr
  414244:	b	414224 <ferror@plt+0x10244>
  414248:	adrp	x0, 440000 <ferror@plt+0x3c020>
  41424c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  414250:	add	x0, x0, #0xa08
  414254:	add	x1, x1, #0xa3f
  414258:	mov	x2, x19
  41425c:	bl	414134 <ferror@plt+0x10154>
  414260:	cbz	x0, 414270 <ferror@plt+0x10290>
  414264:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414268:	ldr	x1, [x8, #1848]
  41426c:	br	x1
  414270:	ret
  414274:	b	41427c <ferror@plt+0x1029c>
  414278:	clrex
  41427c:	dmb	ish
  414280:	ldr	x8, [x0]
  414284:	ldaxr	x9, [x0]
  414288:	cmp	x9, x8
  41428c:	b.ne	414278 <ferror@plt+0x10298>  // b.any
  414290:	stlxr	w9, xzr, [x0]
  414294:	cbnz	w9, 414284 <ferror@plt+0x102a4>
  414298:	cbz	x8, 4142a4 <ferror@plt+0x102c4>
  41429c:	mov	x0, x8
  4142a0:	br	x1
  4142a4:	ret
  4142a8:	cbz	x0, 4142b8 <ferror@plt+0x102d8>
  4142ac:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4142b0:	ldr	x1, [x8, #1864]
  4142b4:	br	x1
  4142b8:	ret
  4142bc:	stp	x29, x30, [sp, #-32]!
  4142c0:	stp	x20, x19, [sp, #16]
  4142c4:	mov	x29, sp
  4142c8:	cbz	x0, 414304 <ferror@plt+0x10324>
  4142cc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4142d0:	ldr	x8, [x8, #1864]
  4142d4:	mov	x20, x0
  4142d8:	blr	x8
  4142dc:	mov	x19, x0
  4142e0:	cbz	x0, 4142f4 <ferror@plt+0x10314>
  4142e4:	mov	x0, x19
  4142e8:	mov	w1, wzr
  4142ec:	mov	x2, x20
  4142f0:	bl	4038d0 <memset@plt>
  4142f4:	mov	x0, x19
  4142f8:	ldp	x20, x19, [sp, #16]
  4142fc:	ldp	x29, x30, [sp], #32
  414300:	ret
  414304:	mov	x19, xzr
  414308:	b	4142f4 <ferror@plt+0x10314>
  41430c:	stp	x29, x30, [sp, #-16]!
  414310:	mov	x29, sp
  414314:	cbz	x1, 414328 <ferror@plt+0x10348>
  414318:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41431c:	ldr	x2, [x8, #1872]
  414320:	ldp	x29, x30, [sp], #16
  414324:	br	x2
  414328:	cbz	x0, 414338 <ferror@plt+0x10358>
  41432c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414330:	ldr	x8, [x8, #1848]
  414334:	blr	x8
  414338:	mov	x0, xzr
  41433c:	ldp	x29, x30, [sp], #16
  414340:	ret
  414344:	stp	x29, x30, [sp, #-32]!
  414348:	mov	x3, x1
  41434c:	mov	x2, x0
  414350:	str	x19, [sp, #16]
  414354:	mov	x29, sp
  414358:	cbz	x1, 414364 <ferror@plt+0x10384>
  41435c:	umulh	x8, x3, x2
  414360:	cbnz	x8, 4143ac <ferror@plt+0x103cc>
  414364:	mul	x19, x3, x2
  414368:	cbz	x19, 41438c <ferror@plt+0x103ac>
  41436c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414370:	ldr	x8, [x8, #1832]
  414374:	mov	x0, x19
  414378:	blr	x8
  41437c:	cbz	x0, 414394 <ferror@plt+0x103b4>
  414380:	ldr	x19, [sp, #16]
  414384:	ldp	x29, x30, [sp], #32
  414388:	ret
  41438c:	mov	x0, xzr
  414390:	b	414380 <ferror@plt+0x103a0>
  414394:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414398:	adrp	x1, 440000 <ferror@plt+0x3c020>
  41439c:	add	x0, x0, #0xa08
  4143a0:	add	x1, x1, #0xa29
  4143a4:	mov	x2, x19
  4143a8:	bl	414134 <ferror@plt+0x10154>
  4143ac:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4143b0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4143b4:	add	x0, x0, #0xa4a
  4143b8:	add	x1, x1, #0xa70
  4143bc:	bl	414134 <ferror@plt+0x10154>
  4143c0:	stp	x29, x30, [sp, #-32]!
  4143c4:	mov	x3, x1
  4143c8:	mov	x2, x0
  4143cc:	str	x19, [sp, #16]
  4143d0:	mov	x29, sp
  4143d4:	cbz	x1, 4143e0 <ferror@plt+0x10400>
  4143d8:	umulh	x8, x3, x2
  4143dc:	cbnz	x8, 41442c <ferror@plt+0x1044c>
  4143e0:	mul	x19, x3, x2
  4143e4:	cbz	x19, 41440c <ferror@plt+0x1042c>
  4143e8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4143ec:	ldr	x8, [x8, #1856]
  4143f0:	mov	w0, #0x1                   	// #1
  4143f4:	mov	x1, x19
  4143f8:	blr	x8
  4143fc:	cbz	x0, 414414 <ferror@plt+0x10434>
  414400:	ldr	x19, [sp, #16]
  414404:	ldp	x29, x30, [sp], #32
  414408:	ret
  41440c:	mov	x0, xzr
  414410:	b	414400 <ferror@plt+0x10420>
  414414:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414418:	adrp	x1, 440000 <ferror@plt+0x3c020>
  41441c:	add	x0, x0, #0xa08
  414420:	add	x1, x1, #0xa34
  414424:	mov	x2, x19
  414428:	bl	414134 <ferror@plt+0x10154>
  41442c:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414430:	adrp	x1, 440000 <ferror@plt+0x3c020>
  414434:	add	x0, x0, #0xa4a
  414438:	add	x1, x1, #0xa7b
  41443c:	bl	414134 <ferror@plt+0x10154>
  414440:	stp	x29, x30, [sp, #-32]!
  414444:	mov	x3, x2
  414448:	mov	x2, x1
  41444c:	str	x19, [sp, #16]
  414450:	mov	x29, sp
  414454:	cbz	x3, 414460 <ferror@plt+0x10480>
  414458:	umulh	x8, x3, x2
  41445c:	cbnz	x8, 4144b8 <ferror@plt+0x104d8>
  414460:	mul	x19, x3, x2
  414464:	cbz	x19, 414488 <ferror@plt+0x104a8>
  414468:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41446c:	ldr	x8, [x8, #1840]
  414470:	mov	x1, x19
  414474:	blr	x8
  414478:	cbz	x0, 4144a0 <ferror@plt+0x104c0>
  41447c:	ldr	x19, [sp, #16]
  414480:	ldp	x29, x30, [sp], #32
  414484:	ret
  414488:	cbz	x0, 41447c <ferror@plt+0x1049c>
  41448c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414490:	ldr	x8, [x8, #1848]
  414494:	blr	x8
  414498:	mov	x0, xzr
  41449c:	b	41447c <ferror@plt+0x1049c>
  4144a0:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4144a4:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4144a8:	add	x0, x0, #0xa08
  4144ac:	add	x1, x1, #0xa3f
  4144b0:	mov	x2, x19
  4144b4:	bl	414134 <ferror@plt+0x10154>
  4144b8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4144bc:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4144c0:	add	x0, x0, #0xa4a
  4144c4:	add	x1, x1, #0xa86
  4144c8:	bl	414134 <ferror@plt+0x10154>
  4144cc:	cbz	x1, 4144dc <ferror@plt+0x104fc>
  4144d0:	umulh	x8, x1, x0
  4144d4:	cmp	xzr, x8
  4144d8:	b.ne	4144f0 <ferror@plt+0x10510>  // b.any
  4144dc:	mul	x0, x1, x0
  4144e0:	cbz	x0, 4144f0 <ferror@plt+0x10510>
  4144e4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4144e8:	ldr	x1, [x8, #1864]
  4144ec:	br	x1
  4144f0:	mov	x0, xzr
  4144f4:	ret
  4144f8:	stp	x29, x30, [sp, #-32]!
  4144fc:	stp	x20, x19, [sp, #16]
  414500:	mov	x29, sp
  414504:	cbz	x1, 414514 <ferror@plt+0x10534>
  414508:	umulh	x8, x1, x0
  41450c:	cmp	xzr, x8
  414510:	b.ne	414554 <ferror@plt+0x10574>  // b.any
  414514:	mul	x20, x1, x0
  414518:	cbz	x20, 414554 <ferror@plt+0x10574>
  41451c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414520:	ldr	x8, [x8, #1864]
  414524:	mov	x0, x20
  414528:	blr	x8
  41452c:	mov	x19, x0
  414530:	cbz	x0, 414544 <ferror@plt+0x10564>
  414534:	mov	x0, x19
  414538:	mov	w1, wzr
  41453c:	mov	x2, x20
  414540:	bl	4038d0 <memset@plt>
  414544:	mov	x0, x19
  414548:	ldp	x20, x19, [sp, #16]
  41454c:	ldp	x29, x30, [sp], #32
  414550:	ret
  414554:	mov	x19, xzr
  414558:	b	414544 <ferror@plt+0x10564>
  41455c:	stp	x29, x30, [sp, #-16]!
  414560:	mov	x29, sp
  414564:	cbz	x2, 414574 <ferror@plt+0x10594>
  414568:	umulh	x8, x2, x1
  41456c:	cmp	xzr, x8
  414570:	b.ne	41459c <ferror@plt+0x105bc>  // b.any
  414574:	mul	x1, x2, x1
  414578:	cbz	x1, 41458c <ferror@plt+0x105ac>
  41457c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414580:	ldr	x2, [x8, #1872]
  414584:	ldp	x29, x30, [sp], #16
  414588:	br	x2
  41458c:	cbz	x0, 41459c <ferror@plt+0x105bc>
  414590:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414594:	ldr	x8, [x8, #1848]
  414598:	blr	x8
  41459c:	mov	x0, xzr
  4145a0:	ldp	x29, x30, [sp], #16
  4145a4:	ret
  4145a8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4145ac:	ldrb	w8, [x8, #3152]
  4145b0:	mvn	w8, w8
  4145b4:	and	w0, w8, #0x1
  4145b8:	ret
  4145bc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4145c0:	ldrb	w9, [x8, #3152]
  4145c4:	tbz	w9, #0, 4145d4 <ferror@plt+0x105f4>
  4145c8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4145cc:	add	x0, x0, #0xae1
  4145d0:	b	4146a8 <ferror@plt+0x106c8>
  4145d4:	ldr	x10, [x0]
  4145d8:	cbz	x10, 414654 <ferror@plt+0x10674>
  4145dc:	ldr	x9, [x0, #8]
  4145e0:	cbz	x9, 414654 <ferror@plt+0x10674>
  4145e4:	ldr	x11, [x0, #16]
  4145e8:	cbz	x11, 414654 <ferror@plt+0x10674>
  4145ec:	adrp	x12, 48e000 <ferror@plt+0x8a020>
  4145f0:	str	x10, [x12, #1832]
  4145f4:	adrp	x12, 48e000 <ferror@plt+0x8a020>
  4145f8:	str	x9, [x12, #1840]
  4145fc:	adrp	x12, 48e000 <ferror@plt+0x8a020>
  414600:	str	x11, [x12, #1848]
  414604:	ldr	x11, [x0, #24]
  414608:	adrp	x12, 414000 <ferror@plt+0x10020>
  41460c:	add	x12, x12, #0x660
  414610:	cmp	x11, #0x0
  414614:	csel	x11, x12, x11, eq  // eq = none
  414618:	adrp	x12, 48e000 <ferror@plt+0x8a020>
  41461c:	str	x11, [x12, #1856]
  414620:	ldr	x11, [x0, #32]
  414624:	adrp	x12, 48e000 <ferror@plt+0x8a020>
  414628:	cmp	x11, #0x0
  41462c:	csel	x10, x10, x11, eq  // eq = none
  414630:	str	x10, [x12, #1864]
  414634:	ldr	x10, [x0, #40]
  414638:	adrp	x11, 48e000 <ferror@plt+0x8a020>
  41463c:	mov	w12, #0x1                   	// #1
  414640:	strb	w12, [x8, #3152]
  414644:	cmp	x10, #0x0
  414648:	csel	x9, x9, x10, eq  // eq = none
  41464c:	str	x9, [x11, #1872]
  414650:	ret
  414654:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414658:	add	x0, x0, #0xa91
  41465c:	b	4146a8 <ferror@plt+0x106c8>
  414660:	stp	x29, x30, [sp, #-32]!
  414664:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414668:	ldr	x8, [x8, #1832]
  41466c:	stp	x20, x19, [sp, #16]
  414670:	mul	x19, x1, x0
  414674:	mov	x0, x19
  414678:	mov	x29, sp
  41467c:	blr	x8
  414680:	mov	x20, x0
  414684:	cbz	x0, 414698 <ferror@plt+0x106b8>
  414688:	mov	x0, x20
  41468c:	mov	w1, wzr
  414690:	mov	x2, x19
  414694:	bl	4038d0 <memset@plt>
  414698:	mov	x0, x20
  41469c:	ldp	x20, x19, [sp, #16]
  4146a0:	ldp	x29, x30, [sp], #32
  4146a4:	ret
  4146a8:	sub	sp, sp, #0x120
  4146ac:	stp	x29, x30, [sp, #256]
  4146b0:	add	x29, sp, #0x100
  4146b4:	mov	x9, #0xffffffffffffffc8    	// #-56
  4146b8:	mov	x10, sp
  4146bc:	sub	x11, x29, #0x78
  4146c0:	movk	x9, #0xff80, lsl #32
  4146c4:	add	x12, x29, #0x20
  4146c8:	add	x10, x10, #0x80
  4146cc:	add	x11, x11, #0x38
  4146d0:	stp	x10, x9, [x29, #-16]
  4146d4:	stp	x12, x11, [x29, #-32]
  4146d8:	stp	x1, x2, [x29, #-120]
  4146dc:	stp	x3, x4, [x29, #-104]
  4146e0:	stp	x5, x6, [x29, #-88]
  4146e4:	stur	x7, [x29, #-72]
  4146e8:	stp	q0, q1, [sp]
  4146ec:	ldp	q0, q1, [x29, #-32]
  4146f0:	mov	x8, x0
  4146f4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4146f8:	add	x0, x0, #0x2f
  4146fc:	sub	x3, x29, #0x40
  414700:	mov	w1, #0x10                  	// #16
  414704:	mov	x2, x8
  414708:	str	x28, [sp, #272]
  41470c:	stp	q2, q3, [sp, #32]
  414710:	stp	q4, q5, [sp, #64]
  414714:	stp	q6, q7, [sp, #96]
  414718:	stp	q0, q1, [x29, #-64]
  41471c:	bl	4155f0 <ferror@plt+0x11610>
  414720:	ldr	x28, [sp, #272]
  414724:	ldp	x29, x30, [sp, #256]
  414728:	add	sp, sp, #0x120
  41472c:	ret
  414730:	stp	x29, x30, [sp, #-48]!
  414734:	stp	x28, x21, [sp, #16]
  414738:	stp	x20, x19, [sp, #32]
  41473c:	mov	x29, sp
  414740:	sub	sp, sp, #0x20, lsl #12
  414744:	sub	sp, sp, #0x20
  414748:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41474c:	add	x0, x0, #0xc58
  414750:	bl	42fcfc <ferror@plt+0x2bd1c>
  414754:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414758:	ldr	x1, [x8, #3192]
  41475c:	cbz	x1, 414808 <ferror@plt+0x10828>
  414760:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414764:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  414768:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  41476c:	ldr	x19, [x8, #3168]
  414770:	ldr	x20, [x9, #3176]
  414774:	ldr	x21, [x10, #3184]
  414778:	mov	w2, #0x20                  	// #32
  41477c:	mov	x0, sp
  414780:	movk	w2, #0x2, lsl #16
  414784:	bl	4034a0 <memcpy@plt>
  414788:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41478c:	add	x0, x0, #0xc58
  414790:	bl	42fda8 <ferror@plt+0x2bdc8>
  414794:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414798:	add	x0, x0, #0xb26
  41479c:	bl	4166b4 <ferror@plt+0x126d4>
  4147a0:	mov	x0, sp
  4147a4:	mov	w1, #0x1                   	// #1
  4147a8:	bl	41482c <ferror@plt+0x1084c>
  4147ac:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4147b0:	add	x0, x0, #0xb57
  4147b4:	bl	4166b4 <ferror@plt+0x126d4>
  4147b8:	mov	x0, sp
  4147bc:	mov	w1, wzr
  4147c0:	bl	41482c <ferror@plt+0x1084c>
  4147c4:	ucvtf	d0, x20
  4147c8:	ucvtf	d1, x19
  4147cc:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4147d0:	ucvtf	d2, x21
  4147d4:	fdiv	d0, d0, d1
  4147d8:	fmov	d3, x8
  4147dc:	fdiv	d1, d2, d1
  4147e0:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4147e4:	fmul	d0, d0, d3
  4147e8:	fmul	d1, d1, d3
  4147ec:	sub	x4, x19, x21
  4147f0:	add	x0, x0, #0xb85
  4147f4:	mov	x1, x19
  4147f8:	mov	x2, x20
  4147fc:	mov	x3, x21
  414800:	bl	4166b4 <ferror@plt+0x126d4>
  414804:	b	414814 <ferror@plt+0x10834>
  414808:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41480c:	add	x0, x0, #0xc58
  414810:	bl	42fda8 <ferror@plt+0x2bdc8>
  414814:	add	sp, sp, #0x20, lsl #12
  414818:	add	sp, sp, #0x20
  41481c:	ldp	x20, x19, [sp, #32]
  414820:	ldp	x28, x21, [sp, #16]
  414824:	ldp	x29, x30, [sp], #48
  414828:	ret
  41482c:	stp	x29, x30, [sp, #-96]!
  414830:	add	w9, w1, w1, lsl #12
  414834:	stp	x24, x23, [sp, #48]
  414838:	lsl	w24, w9, #2
  41483c:	mov	w10, #0x3003                	// #12291
  414840:	mov	w11, #0x1001                	// #4097
  414844:	add	w9, w24, #0x2, lsl #12
  414848:	stp	x26, x25, [sp, #32]
  41484c:	stp	x20, x19, [sp, #80]
  414850:	mov	x19, x0
  414854:	mov	x20, xzr
  414858:	mov	w8, #0x1                   	// #1
  41485c:	add	x25, x24, x10
  414860:	add	x26, x24, x11
  414864:	orr	x23, x9, #0x2
  414868:	stp	x28, x27, [sp, #16]
  41486c:	stp	x22, x21, [sp, #64]
  414870:	mov	x29, sp
  414874:	b	4148ac <ferror@plt+0x108cc>
  414878:	adrp	x0, 440000 <ferror@plt+0x3c020>
  41487c:	add	x0, x0, #0xd45
  414880:	mov	w1, w20
  414884:	mov	x2, x22
  414888:	mov	x3, x28
  41488c:	mov	x4, x27
  414890:	mov	x5, x21
  414894:	bl	4166b4 <ferror@plt+0x126d4>
  414898:	mov	w8, wzr
  41489c:	add	x20, x20, #0x1
  4148a0:	mov	w9, #0x1001                	// #4097
  4148a4:	cmp	x20, x9
  4148a8:	b.eq	41494c <ferror@plt+0x1096c>  // b.none
  4148ac:	add	w9, w26, w20
  4148b0:	add	w10, w25, w20
  4148b4:	add	w11, w24, w20
  4148b8:	ldr	w22, [x19, w9, uxtw #2]
  4148bc:	ldr	w27, [x19, w10, uxtw #2]
  4148c0:	ldr	w28, [x19, w11, uxtw #2]
  4148c4:	add	w9, w23, w20
  4148c8:	ldr	w21, [x19, w9, uxtw #2]
  4148cc:	orr	w9, w27, w22
  4148d0:	orr	w9, w9, w28
  4148d4:	orr	w9, w9, w21
  4148d8:	cbz	w9, 41489c <ferror@plt+0x108bc>
  4148dc:	cbz	w8, 414910 <ferror@plt+0x10930>
  4148e0:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4148e4:	add	x0, x0, #0xbe3
  4148e8:	bl	4166b4 <ferror@plt+0x126d4>
  4148ec:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4148f0:	add	x0, x0, #0xc30
  4148f4:	bl	4166b4 <ferror@plt+0x126d4>
  4148f8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4148fc:	add	x0, x0, #0xc7d
  414900:	bl	4166b4 <ferror@plt+0x126d4>
  414904:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414908:	add	x0, x0, #0xcca
  41490c:	bl	4166b4 <ferror@plt+0x126d4>
  414910:	cmp	x20, #0xfff
  414914:	b.hi	414878 <ferror@plt+0x10898>  // b.pmore
  414918:	add	x8, x27, x22
  41491c:	sub	x8, x8, x28
  414920:	sub	x8, x8, x21
  414924:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414928:	mul	x6, x8, x20
  41492c:	add	x0, x0, #0xd17
  414930:	mov	w1, w20
  414934:	mov	x2, x22
  414938:	mov	x3, x28
  41493c:	mov	x4, x27
  414940:	mov	x5, x21
  414944:	bl	4166b4 <ferror@plt+0x126d4>
  414948:	b	414898 <ferror@plt+0x108b8>
  41494c:	cbz	w8, 414974 <ferror@plt+0x10994>
  414950:	ldp	x20, x19, [sp, #80]
  414954:	ldp	x22, x21, [sp, #64]
  414958:	ldp	x24, x23, [sp, #48]
  41495c:	ldp	x26, x25, [sp, #32]
  414960:	ldp	x28, x27, [sp, #16]
  414964:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414968:	add	x0, x0, #0xd7b
  41496c:	ldp	x29, x30, [sp], #96
  414970:	b	4166b4 <ferror@plt+0x126d4>
  414974:	ldp	x20, x19, [sp, #80]
  414978:	ldp	x22, x21, [sp, #64]
  41497c:	ldp	x24, x23, [sp, #48]
  414980:	ldp	x26, x25, [sp, #32]
  414984:	ldp	x28, x27, [sp, #16]
  414988:	ldp	x29, x30, [sp], #96
  41498c:	ret
  414990:	stp	x29, x30, [sp, #-48]!
  414994:	stp	x20, x19, [sp, #32]
  414998:	mov	x19, x0
  41499c:	add	x0, x0, #0x10
  4149a0:	str	x21, [sp, #16]
  4149a4:	mov	x29, sp
  4149a8:	bl	4037e0 <malloc@plt>
  4149ac:	cbz	x0, 414a38 <ferror@plt+0x10a58>
  4149b0:	mov	x20, x0
  4149b4:	stp	xzr, x19, [x0]
  4149b8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4149bc:	add	x0, x0, #0xc58
  4149c0:	bl	42fcfc <ferror@plt+0x2bd1c>
  4149c4:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  4149c8:	ldr	x0, [x21, #3192]
  4149cc:	cbnz	x0, 4149e4 <ferror@plt+0x10a04>
  4149d0:	mov	w0, #0x8008                	// #32776
  4149d4:	mov	w1, #0x4                   	// #4
  4149d8:	bl	403940 <calloc@plt>
  4149dc:	str	x0, [x21, #3192]
  4149e0:	cbz	x0, 414a24 <ferror@plt+0x10a44>
  4149e4:	mov	w8, #0x8014                	// #32788
  4149e8:	mov	w10, #0x4014                	// #16404
  4149ec:	movk	w8, #0x1, lsl #16
  4149f0:	add	x9, x0, x19, lsl #2
  4149f4:	movk	w10, #0x1, lsl #16
  4149f8:	cmp	x19, #0x1, lsl #12
  4149fc:	add	x8, x0, x8
  414a00:	add	x9, x9, x10
  414a04:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  414a08:	ldr	w9, [x8]
  414a0c:	add	w9, w9, #0x1
  414a10:	str	w9, [x8]
  414a14:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414a18:	ldr	x9, [x8, #3168]
  414a1c:	add	x9, x9, x19
  414a20:	str	x9, [x8, #3168]
  414a24:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414a28:	add	x0, x0, #0xc58
  414a2c:	bl	42fda8 <ferror@plt+0x2bdc8>
  414a30:	add	x0, x20, #0x10
  414a34:	b	414aa0 <ferror@plt+0x10ac0>
  414a38:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414a3c:	add	x0, x0, #0xc58
  414a40:	bl	42fcfc <ferror@plt+0x2bd1c>
  414a44:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  414a48:	ldr	x0, [x20, #3192]
  414a4c:	cbnz	x0, 414a64 <ferror@plt+0x10a84>
  414a50:	mov	w0, #0x8008                	// #32776
  414a54:	mov	w1, #0x4                   	// #4
  414a58:	bl	403940 <calloc@plt>
  414a5c:	str	x0, [x20, #3192]
  414a60:	cbz	x0, 414a8c <ferror@plt+0x10aac>
  414a64:	mov	w8, #0x8004                	// #32772
  414a68:	add	x9, x0, x19, lsl #2
  414a6c:	mov	w10, #0x4004                	// #16388
  414a70:	add	x8, x0, x8
  414a74:	add	x9, x9, x10
  414a78:	cmp	x19, #0x1, lsl #12
  414a7c:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  414a80:	ldr	w9, [x8]
  414a84:	add	w9, w9, #0x1
  414a88:	str	w9, [x8]
  414a8c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414a90:	add	x0, x0, #0xc58
  414a94:	bl	42fda8 <ferror@plt+0x2bdc8>
  414a98:	bl	414730 <ferror@plt+0x10750>
  414a9c:	mov	x0, xzr
  414aa0:	ldp	x20, x19, [sp, #32]
  414aa4:	ldr	x21, [sp, #16]
  414aa8:	ldp	x29, x30, [sp], #48
  414aac:	ret
  414ab0:	stp	x29, x30, [sp, #-32]!
  414ab4:	str	x19, [sp, #16]
  414ab8:	mov	x29, sp
  414abc:	bl	414d9c <ferror@plt+0x10dbc>
  414ac0:	mov	x19, x0
  414ac4:	cbnz	x0, 414acc <ferror@plt+0x10aec>
  414ac8:	bl	414730 <ferror@plt+0x10750>
  414acc:	mov	x0, x19
  414ad0:	ldr	x19, [sp, #16]
  414ad4:	ldp	x29, x30, [sp], #32
  414ad8:	ret
  414adc:	stp	x29, x30, [sp, #-48]!
  414ae0:	stp	x20, x19, [sp, #32]
  414ae4:	ldur	x2, [x0, #-16]
  414ae8:	mov	x19, x0
  414aec:	str	x21, [sp, #16]
  414af0:	mov	x29, sp
  414af4:	cbz	x2, 414b64 <ferror@plt+0x10b84>
  414af8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414afc:	add	x0, x0, #0xd8a
  414b00:	mov	x1, x19
  414b04:	bl	4146a8 <ferror@plt+0x106c8>
  414b08:	ldur	x20, [x19, #-8]
  414b0c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414b10:	add	x0, x0, #0xc58
  414b14:	bl	42fcfc <ferror@plt+0x2bd1c>
  414b18:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  414b1c:	ldr	x0, [x21, #3192]
  414b20:	cbnz	x0, 414b38 <ferror@plt+0x10b58>
  414b24:	mov	w0, #0x8008                	// #32776
  414b28:	mov	w1, #0x4                   	// #4
  414b2c:	bl	403940 <calloc@plt>
  414b30:	str	x0, [x21, #3192]
  414b34:	cbz	x0, 414b54 <ferror@plt+0x10b74>
  414b38:	add	x8, x0, #0x4, lsl #12
  414b3c:	add	x9, x0, x20, lsl #2
  414b40:	cmp	x20, #0x1, lsl #12
  414b44:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  414b48:	ldr	w9, [x8]
  414b4c:	add	w9, w9, #0x1
  414b50:	str	w9, [x8]
  414b54:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414b58:	add	x0, x0, #0xc58
  414b5c:	bl	42fda8 <ferror@plt+0x2bdc8>
  414b60:	b	414bf0 <ferror@plt+0x10c10>
  414b64:	ldur	x20, [x19, #-8]
  414b68:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414b6c:	add	x0, x0, #0xc58
  414b70:	bl	42fcfc <ferror@plt+0x2bd1c>
  414b74:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  414b78:	ldr	x0, [x21, #3192]
  414b7c:	cbnz	x0, 414b94 <ferror@plt+0x10bb4>
  414b80:	mov	w0, #0x8008                	// #32776
  414b84:	mov	w1, #0x4                   	// #4
  414b88:	bl	403940 <calloc@plt>
  414b8c:	str	x0, [x21, #3192]
  414b90:	cbz	x0, 414bd4 <ferror@plt+0x10bf4>
  414b94:	mov	w8, #0x4010                	// #16400
  414b98:	mov	w10, #0x10                  	// #16
  414b9c:	movk	w8, #0x1, lsl #16
  414ba0:	add	x9, x0, x20, lsl #2
  414ba4:	movk	w10, #0x1, lsl #16
  414ba8:	cmp	x20, #0x1, lsl #12
  414bac:	add	x8, x0, x8
  414bb0:	add	x9, x9, x10
  414bb4:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  414bb8:	ldr	w9, [x8]
  414bbc:	add	w9, w9, #0x1
  414bc0:	str	w9, [x8]
  414bc4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414bc8:	ldr	x9, [x8, #3184]
  414bcc:	add	x9, x9, x20
  414bd0:	str	x9, [x8, #3184]
  414bd4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414bd8:	add	x0, x0, #0xc58
  414bdc:	bl	42fda8 <ferror@plt+0x2bdc8>
  414be0:	ldur	x2, [x19, #-8]
  414be4:	mov	w1, #0xaa                  	// #170
  414be8:	mov	x0, x19
  414bec:	bl	4038d0 <memset@plt>
  414bf0:	ldur	x8, [x19, #-16]
  414bf4:	ldr	x21, [sp, #16]
  414bf8:	add	x8, x8, #0x1
  414bfc:	stur	x8, [x19, #-16]
  414c00:	ldp	x20, x19, [sp, #32]
  414c04:	ldp	x29, x30, [sp], #48
  414c08:	ret
  414c0c:	stp	x29, x30, [sp, #-48]!
  414c10:	stp	x20, x19, [sp, #32]
  414c14:	mul	x20, x1, x0
  414c18:	add	x1, x20, #0x10
  414c1c:	mov	w0, #0x1                   	// #1
  414c20:	str	x21, [sp, #16]
  414c24:	mov	x29, sp
  414c28:	bl	403940 <calloc@plt>
  414c2c:	cbz	x0, 414cc8 <ferror@plt+0x10ce8>
  414c30:	mov	x19, x0
  414c34:	str	x20, [x0, #8]
  414c38:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414c3c:	add	x0, x0, #0xc58
  414c40:	bl	42fcfc <ferror@plt+0x2bd1c>
  414c44:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  414c48:	ldr	x0, [x21, #3192]
  414c4c:	cbnz	x0, 414c64 <ferror@plt+0x10c84>
  414c50:	mov	w0, #0x8008                	// #32776
  414c54:	mov	w1, #0x4                   	// #4
  414c58:	bl	403940 <calloc@plt>
  414c5c:	str	x0, [x21, #3192]
  414c60:	cbz	x0, 414cb4 <ferror@plt+0x10cd4>
  414c64:	mov	w8, #0x8014                	// #32788
  414c68:	mov	w10, #0x4014                	// #16404
  414c6c:	movk	w8, #0x1, lsl #16
  414c70:	add	x9, x0, x20, lsl #2
  414c74:	movk	w10, #0x1, lsl #16
  414c78:	cmp	x20, #0x1, lsl #12
  414c7c:	add	x8, x0, x8
  414c80:	add	x9, x9, x10
  414c84:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  414c88:	ldr	w9, [x8]
  414c8c:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  414c90:	adrp	x11, 48e000 <ferror@plt+0x8a020>
  414c94:	add	w9, w9, #0x1
  414c98:	str	w9, [x8]
  414c9c:	ldr	x8, [x10, #3168]
  414ca0:	ldr	x9, [x11, #3176]
  414ca4:	add	x8, x8, x20
  414ca8:	add	x9, x9, x20
  414cac:	str	x8, [x10, #3168]
  414cb0:	str	x9, [x11, #3176]
  414cb4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414cb8:	add	x0, x0, #0xc58
  414cbc:	bl	42fda8 <ferror@plt+0x2bdc8>
  414cc0:	add	x0, x19, #0x10
  414cc4:	b	414d30 <ferror@plt+0x10d50>
  414cc8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414ccc:	add	x0, x0, #0xc58
  414cd0:	bl	42fcfc <ferror@plt+0x2bd1c>
  414cd4:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  414cd8:	ldr	x0, [x19, #3192]
  414cdc:	cbnz	x0, 414cf4 <ferror@plt+0x10d14>
  414ce0:	mov	w0, #0x8008                	// #32776
  414ce4:	mov	w1, #0x4                   	// #4
  414ce8:	bl	403940 <calloc@plt>
  414cec:	str	x0, [x19, #3192]
  414cf0:	cbz	x0, 414d1c <ferror@plt+0x10d3c>
  414cf4:	mov	w8, #0x8004                	// #32772
  414cf8:	add	x9, x0, x20, lsl #2
  414cfc:	mov	w10, #0x4004                	// #16388
  414d00:	add	x8, x0, x8
  414d04:	add	x9, x9, x10
  414d08:	cmp	x20, #0x1, lsl #12
  414d0c:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  414d10:	ldr	w9, [x8]
  414d14:	add	w9, w9, #0x1
  414d18:	str	w9, [x8]
  414d1c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414d20:	add	x0, x0, #0xc58
  414d24:	bl	42fda8 <ferror@plt+0x2bdc8>
  414d28:	bl	414730 <ferror@plt+0x10750>
  414d2c:	mov	x0, xzr
  414d30:	ldp	x20, x19, [sp, #32]
  414d34:	ldr	x21, [sp, #16]
  414d38:	ldp	x29, x30, [sp], #48
  414d3c:	ret
  414d40:	stp	x29, x30, [sp, #-32]!
  414d44:	stp	x20, x19, [sp, #16]
  414d48:	mov	x19, x0
  414d4c:	add	x0, x0, #0x10
  414d50:	mov	x29, sp
  414d54:	bl	4037e0 <malloc@plt>
  414d58:	cbz	x0, 414d7c <ferror@plt+0x10d9c>
  414d5c:	mov	x20, x0
  414d60:	stp	xzr, x19, [x0]
  414d64:	mov	w0, #0x1                   	// #1
  414d68:	mov	w2, #0x1                   	// #1
  414d6c:	mov	x1, x19
  414d70:	bl	414f6c <ferror@plt+0x10f8c>
  414d74:	add	x0, x20, #0x10
  414d78:	b	414d90 <ferror@plt+0x10db0>
  414d7c:	mov	w0, #0x1                   	// #1
  414d80:	mov	x1, x19
  414d84:	mov	w2, wzr
  414d88:	bl	414f6c <ferror@plt+0x10f8c>
  414d8c:	mov	x0, xzr
  414d90:	ldp	x20, x19, [sp, #16]
  414d94:	ldp	x29, x30, [sp], #32
  414d98:	ret
  414d9c:	stp	x29, x30, [sp, #-48]!
  414da0:	stp	x22, x21, [sp, #16]
  414da4:	stp	x20, x19, [sp, #32]
  414da8:	mov	x19, x1
  414dac:	mov	x21, x0
  414db0:	sub	x8, x0, #0x10
  414db4:	mov	x29, sp
  414db8:	cbz	x0, 414ddc <ferror@plt+0x10dfc>
  414dbc:	ldr	x3, [x8]
  414dc0:	cbz	x3, 414ddc <ferror@plt+0x10dfc>
  414dc4:	adrp	x0, 440000 <ferror@plt+0x3c020>
  414dc8:	add	x0, x0, #0xdbc
  414dcc:	mov	x1, x21
  414dd0:	mov	x2, x19
  414dd4:	bl	4146a8 <ferror@plt+0x106c8>
  414dd8:	b	414ef4 <ferror@plt+0x10f14>
  414ddc:	cmp	x21, #0x0
  414de0:	csel	x0, x8, xzr, ne  // ne = any
  414de4:	add	x1, x19, #0x10
  414de8:	bl	4039c0 <realloc@plt>
  414dec:	cbz	x0, 414ef4 <ferror@plt+0x10f14>
  414df0:	mov	x20, x0
  414df4:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  414df8:	cbz	x21, 414e74 <ferror@plt+0x10e94>
  414dfc:	ldr	x21, [x20, #8]
  414e00:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414e04:	add	x0, x0, #0xc58
  414e08:	bl	42fcfc <ferror@plt+0x2bd1c>
  414e0c:	ldr	x0, [x22, #3192]
  414e10:	cbnz	x0, 414e28 <ferror@plt+0x10e48>
  414e14:	mov	w0, #0x8008                	// #32776
  414e18:	mov	w1, #0x4                   	// #4
  414e1c:	bl	403940 <calloc@plt>
  414e20:	str	x0, [x22, #3192]
  414e24:	cbz	x0, 414e68 <ferror@plt+0x10e88>
  414e28:	mov	w8, #0xc018                	// #49176
  414e2c:	mov	w10, #0x8018                	// #32792
  414e30:	movk	w8, #0x1, lsl #16
  414e34:	add	x9, x0, x21, lsl #2
  414e38:	movk	w10, #0x1, lsl #16
  414e3c:	cmp	x21, #0x1, lsl #12
  414e40:	add	x8, x0, x8
  414e44:	add	x9, x9, x10
  414e48:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  414e4c:	ldr	w9, [x8]
  414e50:	add	w9, w9, #0x1
  414e54:	str	w9, [x8]
  414e58:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414e5c:	ldr	x9, [x8, #3184]
  414e60:	add	x9, x9, x21
  414e64:	str	x9, [x8, #3184]
  414e68:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414e6c:	add	x0, x0, #0xc58
  414e70:	bl	42fda8 <ferror@plt+0x2bdc8>
  414e74:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414e78:	add	x0, x0, #0xc58
  414e7c:	stp	xzr, x19, [x20]
  414e80:	bl	42fcfc <ferror@plt+0x2bd1c>
  414e84:	ldr	x0, [x22, #3192]
  414e88:	cbnz	x0, 414ea0 <ferror@plt+0x10ec0>
  414e8c:	mov	w0, #0x8008                	// #32776
  414e90:	mov	w1, #0x4                   	// #4
  414e94:	bl	403940 <calloc@plt>
  414e98:	str	x0, [x22, #3192]
  414e9c:	cbz	x0, 414ee0 <ferror@plt+0x10f00>
  414ea0:	mov	w8, #0x1c                  	// #28
  414ea4:	mov	w10, #0xc01c                	// #49180
  414ea8:	movk	w8, #0x2, lsl #16
  414eac:	add	x9, x0, x19, lsl #2
  414eb0:	movk	w10, #0x1, lsl #16
  414eb4:	cmp	x19, #0x1, lsl #12
  414eb8:	add	x8, x0, x8
  414ebc:	add	x9, x9, x10
  414ec0:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  414ec4:	ldr	w9, [x8]
  414ec8:	add	w9, w9, #0x1
  414ecc:	str	w9, [x8]
  414ed0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414ed4:	ldr	x9, [x8, #3168]
  414ed8:	add	x9, x9, x19
  414edc:	str	x9, [x8, #3168]
  414ee0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414ee4:	add	x0, x0, #0xc58
  414ee8:	bl	42fda8 <ferror@plt+0x2bdc8>
  414eec:	add	x0, x20, #0x10
  414ef0:	b	414f5c <ferror@plt+0x10f7c>
  414ef4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414ef8:	add	x0, x0, #0xc58
  414efc:	bl	42fcfc <ferror@plt+0x2bd1c>
  414f00:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  414f04:	ldr	x0, [x20, #3192]
  414f08:	cbnz	x0, 414f20 <ferror@plt+0x10f40>
  414f0c:	mov	w0, #0x8008                	// #32776
  414f10:	mov	w1, #0x4                   	// #4
  414f14:	bl	403940 <calloc@plt>
  414f18:	str	x0, [x20, #3192]
  414f1c:	cbz	x0, 414f4c <ferror@plt+0x10f6c>
  414f20:	mov	w8, #0xc                   	// #12
  414f24:	movk	w8, #0x1, lsl #16
  414f28:	add	x9, x0, x19, lsl #2
  414f2c:	mov	w10, #0xc00c                	// #49164
  414f30:	add	x8, x0, x8
  414f34:	add	x9, x9, x10
  414f38:	cmp	x19, #0x1, lsl #12
  414f3c:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  414f40:	ldr	w9, [x8]
  414f44:	add	w9, w9, #0x1
  414f48:	str	w9, [x8]
  414f4c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414f50:	add	x0, x0, #0xc58
  414f54:	bl	42fda8 <ferror@plt+0x2bdc8>
  414f58:	mov	x0, xzr
  414f5c:	ldp	x20, x19, [sp, #32]
  414f60:	ldp	x22, x21, [sp, #16]
  414f64:	ldp	x29, x30, [sp], #48
  414f68:	ret
  414f6c:	stp	x29, x30, [sp, #-48]!
  414f70:	stp	x20, x19, [sp, #32]
  414f74:	mov	w20, w0
  414f78:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  414f7c:	add	x0, x0, #0xc58
  414f80:	stp	x22, x21, [sp, #16]
  414f84:	mov	x29, sp
  414f88:	mov	w21, w2
  414f8c:	mov	x19, x1
  414f90:	bl	42fcfc <ferror@plt+0x2bd1c>
  414f94:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  414f98:	ldr	x0, [x22, #3192]
  414f9c:	cbnz	x0, 414fb4 <ferror@plt+0x10fd4>
  414fa0:	mov	w0, #0x8008                	// #32776
  414fa4:	mov	w1, #0x4                   	// #4
  414fa8:	bl	403940 <calloc@plt>
  414fac:	str	x0, [x22, #3192]
  414fb0:	cbz	x0, 415028 <ferror@plt+0x11048>
  414fb4:	cmp	w21, #0x0
  414fb8:	and	w8, w20, #0x3
  414fbc:	cset	w9, ne  // ne = any
  414fc0:	bfi	w8, w9, #2, #1
  414fc4:	bfi	w8, w8, #12, #3
  414fc8:	add	w9, w8, #0x1, lsl #12
  414fcc:	add	x8, x8, x19
  414fd0:	cmp	x19, #0x1, lsl #12
  414fd4:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  414fd8:	lsl	x8, x8, #2
  414fdc:	ldr	w9, [x0, x8]
  414fe0:	add	w9, w9, #0x1
  414fe4:	str	w9, [x0, x8]
  414fe8:	cbz	w21, 415028 <ferror@plt+0x11048>
  414fec:	tbnz	w20, #0, 415004 <ferror@plt+0x11024>
  414ff0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  414ff4:	ldr	x9, [x8, #3184]
  414ff8:	add	x9, x9, x19
  414ffc:	str	x9, [x8, #3184]
  415000:	b	415028 <ferror@plt+0x11048>
  415004:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  415008:	ldr	x9, [x8, #3168]
  41500c:	add	x9, x9, x19
  415010:	str	x9, [x8, #3168]
  415014:	tbz	w20, #2, 415028 <ferror@plt+0x11048>
  415018:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41501c:	ldr	x9, [x8, #3176]
  415020:	add	x9, x9, x19
  415024:	str	x9, [x8, #3176]
  415028:	ldp	x20, x19, [sp, #32]
  41502c:	ldp	x22, x21, [sp, #16]
  415030:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  415034:	add	x0, x0, #0xc58
  415038:	ldp	x29, x30, [sp], #48
  41503c:	b	42fda8 <ferror@plt+0x2bdc8>
  415040:	stp	x29, x30, [sp, #-16]!
  415044:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  415048:	ldrb	w8, [x8, #3200]
  41504c:	mov	x29, sp
  415050:	cmp	w8, #0x1
  415054:	b.ne	415060 <ferror@plt+0x11080>  // b.any
  415058:	mov	w0, #0x1                   	// #1
  41505c:	bl	4034e0 <_exit@plt>
  415060:	bl	403aa0 <abort@plt>
  415064:	stp	x29, x30, [sp, #-48]!
  415068:	stp	x20, x19, [sp, #32]
  41506c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  415070:	mov	w8, #0xf9                  	// #249
  415074:	add	x19, x19, #0xc88
  415078:	and	w8, w0, w8
  41507c:	mov	x0, x19
  415080:	str	x21, [sp, #16]
  415084:	mov	x29, sp
  415088:	orr	w21, w8, #0x4
  41508c:	bl	42fcfc <ferror@plt+0x2bd1c>
  415090:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  415094:	ldr	w20, [x8, #2292]
  415098:	mov	x0, x19
  41509c:	str	w21, [x8, #2292]
  4150a0:	bl	42fda8 <ferror@plt+0x2bdc8>
  4150a4:	mov	w0, w20
  4150a8:	ldp	x20, x19, [sp, #32]
  4150ac:	ldr	x21, [sp, #16]
  4150b0:	ldp	x29, x30, [sp], #48
  4150b4:	ret
  4150b8:	stp	x29, x30, [sp, #-64]!
  4150bc:	adrp	x8, 47d000 <ferror@plt+0x79020>
  4150c0:	add	x8, x8, #0x4cf
  4150c4:	cmp	x0, #0x0
  4150c8:	stp	x22, x21, [sp, #32]
  4150cc:	csel	x21, x8, x0, eq  // eq = none
  4150d0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4150d4:	and	w9, w1, #0xfffffff9
  4150d8:	add	x0, x0, #0xc88
  4150dc:	str	x23, [sp, #16]
  4150e0:	stp	x20, x19, [sp, #48]
  4150e4:	mov	x29, sp
  4150e8:	orr	w23, w9, #0x4
  4150ec:	bl	42fcfc <ferror@plt+0x2bd1c>
  4150f0:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  4150f4:	ldr	x19, [x22, #3304]
  4150f8:	cbz	x19, 415118 <ferror@plt+0x11138>
  4150fc:	mov	x20, x19
  415100:	ldr	x0, [x20]
  415104:	mov	x1, x21
  415108:	bl	403b30 <strcmp@plt>
  41510c:	cbz	w0, 415148 <ferror@plt+0x11168>
  415110:	ldr	x20, [x20, #24]
  415114:	cbnz	x20, 415100 <ferror@plt+0x11120>
  415118:	mov	w0, #0x20                  	// #32
  41511c:	bl	4140ec <ferror@plt+0x1010c>
  415120:	mov	x19, x0
  415124:	mov	x0, x21
  415128:	bl	41f868 <ferror@plt+0x1b888>
  41512c:	ldr	x8, [x22, #3304]
  415130:	mov	w9, #0x5                   	// #5
  415134:	mov	x20, x19
  415138:	str	x0, [x19]
  41513c:	str	w9, [x19, #8]
  415140:	stp	xzr, x8, [x19, #16]
  415144:	str	x19, [x22, #3304]
  415148:	ldr	w21, [x20, #8]
  41514c:	cmp	w23, #0x5
  415150:	str	w23, [x20, #8]
  415154:	b.ne	4151a4 <ferror@plt+0x111c4>  // b.any
  415158:	ldr	x8, [x20, #16]
  41515c:	cbnz	x8, 4151a4 <ferror@plt+0x111c4>
  415160:	cbz	x19, 4151a4 <ferror@plt+0x111c4>
  415164:	cmp	x19, x20
  415168:	b.eq	41518c <ferror@plt+0x111ac>  // b.none
  41516c:	mov	x8, x19
  415170:	ldr	x19, [x19, #24]
  415174:	cbz	x19, 4151a4 <ferror@plt+0x111c4>
  415178:	cmp	x19, x20
  41517c:	b.ne	41516c <ferror@plt+0x1118c>  // b.any
  415180:	ldr	x9, [x20, #24]
  415184:	str	x9, [x8, #24]
  415188:	b	415194 <ferror@plt+0x111b4>
  41518c:	ldr	x8, [x20, #24]
  415190:	str	x8, [x22, #3304]
  415194:	ldr	x0, [x20]
  415198:	bl	414260 <ferror@plt+0x10280>
  41519c:	mov	x0, x20
  4151a0:	bl	414260 <ferror@plt+0x10280>
  4151a4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4151a8:	add	x0, x0, #0xc88
  4151ac:	bl	42fda8 <ferror@plt+0x2bdc8>
  4151b0:	mov	w0, w21
  4151b4:	ldp	x20, x19, [sp, #48]
  4151b8:	ldp	x22, x21, [sp, #32]
  4151bc:	ldr	x23, [sp, #16]
  4151c0:	ldp	x29, x30, [sp], #64
  4151c4:	ret
  4151c8:	stp	x29, x30, [sp, #-80]!
  4151cc:	cmp	w1, #0x3
  4151d0:	str	x25, [sp, #16]
  4151d4:	stp	x24, x23, [sp, #32]
  4151d8:	stp	x22, x21, [sp, #48]
  4151dc:	stp	x20, x19, [sp, #64]
  4151e0:	mov	x29, sp
  4151e4:	b.ls	4152bc <ferror@plt+0x112dc>  // b.plast
  4151e8:	mov	x21, x2
  4151ec:	cbz	x2, 4152e0 <ferror@plt+0x11300>
  4151f0:	adrp	x8, 47d000 <ferror@plt+0x79020>
  4151f4:	add	x8, x8, #0x4cf
  4151f8:	cmp	x0, #0x0
  4151fc:	csel	x24, x8, x0, eq  // eq = none
  415200:	mov	w0, #0x20                  	// #32
  415204:	mov	x19, x3
  415208:	mov	w20, w1
  41520c:	bl	4140ec <ferror@plt+0x1010c>
  415210:	mov	x22, x0
  415214:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  415218:	add	x0, x0, #0xc88
  41521c:	bl	42fcfc <ferror@plt+0x2bd1c>
  415220:	adrp	x25, 48e000 <ferror@plt+0x8a020>
  415224:	ldr	x23, [x25, #3304]
  415228:	cbz	x23, 415244 <ferror@plt+0x11264>
  41522c:	ldr	x0, [x23]
  415230:	mov	x1, x24
  415234:	bl	403b30 <strcmp@plt>
  415238:	cbz	w0, 415270 <ferror@plt+0x11290>
  41523c:	ldr	x23, [x23, #24]
  415240:	cbnz	x23, 41522c <ferror@plt+0x1124c>
  415244:	mov	w0, #0x20                  	// #32
  415248:	bl	4140ec <ferror@plt+0x1010c>
  41524c:	mov	x23, x0
  415250:	mov	x0, x24
  415254:	bl	41f868 <ferror@plt+0x1b888>
  415258:	ldr	x8, [x25, #3304]
  41525c:	mov	w9, #0x5                   	// #5
  415260:	str	x0, [x23]
  415264:	str	w9, [x23, #8]
  415268:	stp	xzr, x8, [x23, #16]
  41526c:	str	x23, [x25, #3304]
  415270:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  415274:	ldr	w8, [x24, #3216]
  415278:	stp	x21, x19, [x22, #8]
  41527c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  415280:	add	x0, x0, #0xc88
  415284:	add	w8, w8, #0x1
  415288:	str	w8, [x24, #3216]
  41528c:	stp	w8, w20, [x22]
  415290:	ldr	x8, [x23, #16]
  415294:	str	x8, [x22, #24]
  415298:	str	x22, [x23, #16]
  41529c:	bl	42fda8 <ferror@plt+0x2bdc8>
  4152a0:	ldr	w0, [x24, #3216]
  4152a4:	ldp	x20, x19, [sp, #64]
  4152a8:	ldp	x22, x21, [sp, #48]
  4152ac:	ldp	x24, x23, [sp, #32]
  4152b0:	ldr	x25, [sp, #16]
  4152b4:	ldp	x29, x30, [sp], #80
  4152b8:	ret
  4152bc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4152c0:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4152c4:	adrp	x3, 440000 <ferror@plt+0x3c020>
  4152c8:	adrp	x4, 440000 <ferror@plt+0x3c020>
  4152cc:	add	x0, x0, #0x2f
  4152d0:	add	x2, x2, #0xf3f
  4152d4:	add	x3, x3, #0xe13
  4152d8:	add	x4, x4, #0xe5e
  4152dc:	b	415300 <ferror@plt+0x11320>
  4152e0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4152e4:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4152e8:	adrp	x3, 440000 <ferror@plt+0x3c020>
  4152ec:	adrp	x4, 440000 <ferror@plt+0x3c020>
  4152f0:	add	x0, x0, #0x2f
  4152f4:	add	x2, x2, #0xf3f
  4152f8:	add	x3, x3, #0xe13
  4152fc:	add	x4, x4, #0xe83
  415300:	mov	w1, #0x8                   	// #8
  415304:	bl	4161dc <ferror@plt+0x121fc>
  415308:	mov	w0, wzr
  41530c:	b	4152a4 <ferror@plt+0x112c4>
  415310:	mov	x4, x2
  415314:	adrp	x2, 440000 <ferror@plt+0x3c020>
  415318:	mov	x3, x1
  41531c:	add	x2, x2, #0xf3f
  415320:	mov	w1, #0x8                   	// #8
  415324:	b	4161dc <ferror@plt+0x121fc>
  415328:	stp	x29, x30, [sp, #-48]!
  41532c:	stp	x22, x21, [sp, #16]
  415330:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  415334:	add	x21, x21, #0xc88
  415338:	stp	x20, x19, [sp, #32]
  41533c:	mov	x20, x0
  415340:	mov	x0, x21
  415344:	mov	x29, sp
  415348:	mov	x19, x1
  41534c:	bl	42fcfc <ferror@plt+0x2bd1c>
  415350:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  415354:	ldr	x22, [x8, #1880]
  415358:	str	x20, [x8, #1880]
  41535c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  415360:	mov	x0, x21
  415364:	str	x19, [x8, #3224]
  415368:	bl	42fda8 <ferror@plt+0x2bdc8>
  41536c:	mov	x0, x22
  415370:	ldp	x20, x19, [sp, #32]
  415374:	ldp	x22, x21, [sp, #16]
  415378:	ldp	x29, x30, [sp], #48
  41537c:	ret
  415380:	stp	x29, x30, [sp, #-48]!
  415384:	str	x21, [sp, #16]
  415388:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  41538c:	add	x21, x21, #0xc88
  415390:	stp	x20, x19, [sp, #32]
  415394:	mov	x20, x0
  415398:	mov	x0, x21
  41539c:	mov	x29, sp
  4153a0:	mov	x19, x1
  4153a4:	bl	42fcfc <ferror@plt+0x2bd1c>
  4153a8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4153ac:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  4153b0:	str	x20, [x8, #3232]
  4153b4:	str	x19, [x9, #3240]
  4153b8:	mov	x0, x21
  4153bc:	ldp	x20, x19, [sp, #32]
  4153c0:	ldr	x21, [sp, #16]
  4153c4:	ldp	x29, x30, [sp], #48
  4153c8:	b	42fda8 <ferror@plt+0x2bdc8>
  4153cc:	stp	x29, x30, [sp, #-64]!
  4153d0:	stp	x24, x23, [sp, #16]
  4153d4:	stp	x22, x21, [sp, #32]
  4153d8:	stp	x20, x19, [sp, #48]
  4153dc:	mov	x29, sp
  4153e0:	cbz	w1, 415530 <ferror@plt+0x11550>
  4153e4:	adrp	x8, 47d000 <ferror@plt+0x79020>
  4153e8:	add	x8, x8, #0x4cf
  4153ec:	cmp	x0, #0x0
  4153f0:	csel	x22, x8, x0, eq  // eq = none
  4153f4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4153f8:	add	x0, x0, #0xc88
  4153fc:	mov	w21, w1
  415400:	bl	42fcfc <ferror@plt+0x2bd1c>
  415404:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  415408:	ldr	x23, [x24, #3304]
  41540c:	cbz	x23, 4154c0 <ferror@plt+0x114e0>
  415410:	mov	x19, x23
  415414:	ldr	x0, [x19]
  415418:	mov	x1, x22
  41541c:	bl	403b30 <strcmp@plt>
  415420:	cbz	w0, 415430 <ferror@plt+0x11450>
  415424:	ldr	x19, [x19, #24]
  415428:	cbnz	x19, 415414 <ferror@plt+0x11434>
  41542c:	b	4154c0 <ferror@plt+0x114e0>
  415430:	mov	x8, x19
  415434:	ldr	x20, [x8, #16]!
  415438:	cbz	x20, 4154c0 <ferror@plt+0x114e0>
  41543c:	ldr	w9, [x20]
  415440:	cmp	w9, w21
  415444:	b.ne	415450 <ferror@plt+0x11470>  // b.any
  415448:	mov	x10, xzr
  41544c:	b	415470 <ferror@plt+0x11490>
  415450:	mov	x9, x20
  415454:	ldr	x20, [x9, #24]
  415458:	cbz	x20, 4154c0 <ferror@plt+0x114e0>
  41545c:	ldr	w10, [x20]
  415460:	cmp	w10, w21
  415464:	mov	x10, x9
  415468:	mov	x9, x20
  41546c:	b.ne	415454 <ferror@plt+0x11474>  // b.any
  415470:	ldr	x9, [x20, #24]
  415474:	add	x11, x10, #0x18
  415478:	cmp	x10, #0x0
  41547c:	csel	x10, x8, x11, eq  // eq = none
  415480:	str	x9, [x10]
  415484:	ldr	w9, [x19, #8]
  415488:	cmp	w9, #0x5
  41548c:	b.ne	41550c <ferror@plt+0x1152c>  // b.any
  415490:	ldr	x8, [x8]
  415494:	cbnz	x8, 41550c <ferror@plt+0x1152c>
  415498:	cmp	x23, x19
  41549c:	b.eq	4154f0 <ferror@plt+0x11510>  // b.none
  4154a0:	mov	x8, x23
  4154a4:	ldr	x23, [x23, #24]
  4154a8:	cbz	x23, 41550c <ferror@plt+0x1152c>
  4154ac:	cmp	x23, x19
  4154b0:	b.ne	4154a0 <ferror@plt+0x114c0>  // b.any
  4154b4:	ldr	x9, [x19, #24]
  4154b8:	str	x9, [x8, #24]
  4154bc:	b	4154fc <ferror@plt+0x1151c>
  4154c0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4154c4:	add	x0, x0, #0xc88
  4154c8:	bl	42fda8 <ferror@plt+0x2bdc8>
  4154cc:	mov	w2, w21
  4154d0:	mov	x3, x22
  4154d4:	ldp	x20, x19, [sp, #48]
  4154d8:	ldp	x22, x21, [sp, #32]
  4154dc:	ldp	x24, x23, [sp, #16]
  4154e0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  4154e4:	add	x1, x1, #0xf0b
  4154e8:	ldp	x29, x30, [sp], #64
  4154ec:	b	415568 <ferror@plt+0x11588>
  4154f0:	ldr	x8, [x23, #24]
  4154f4:	mov	x19, x23
  4154f8:	str	x8, [x24, #3304]
  4154fc:	ldr	x0, [x19]
  415500:	bl	414260 <ferror@plt+0x10280>
  415504:	mov	x0, x19
  415508:	bl	414260 <ferror@plt+0x10280>
  41550c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  415510:	add	x0, x0, #0xc88
  415514:	bl	42fda8 <ferror@plt+0x2bdc8>
  415518:	mov	x0, x20
  41551c:	ldp	x20, x19, [sp, #48]
  415520:	ldp	x22, x21, [sp, #32]
  415524:	ldp	x24, x23, [sp, #16]
  415528:	ldp	x29, x30, [sp], #64
  41552c:	b	414260 <ferror@plt+0x10280>
  415530:	ldp	x20, x19, [sp, #48]
  415534:	ldp	x22, x21, [sp, #32]
  415538:	ldp	x24, x23, [sp, #16]
  41553c:	adrp	x0, 445000 <ferror@plt+0x41020>
  415540:	adrp	x2, 440000 <ferror@plt+0x3c020>
  415544:	adrp	x3, 440000 <ferror@plt+0x3c020>
  415548:	adrp	x4, 440000 <ferror@plt+0x3c020>
  41554c:	add	x0, x0, #0x2f
  415550:	add	x2, x2, #0xf3f
  415554:	add	x3, x3, #0xe94
  415558:	add	x4, x4, #0xec4
  41555c:	mov	w1, #0x8                   	// #8
  415560:	ldp	x29, x30, [sp], #64
  415564:	b	4161dc <ferror@plt+0x121fc>
  415568:	sub	sp, sp, #0x120
  41556c:	stp	x29, x30, [sp, #256]
  415570:	add	x29, sp, #0x100
  415574:	mov	x8, #0xffffffffffffffc8    	// #-56
  415578:	mov	x9, sp
  41557c:	sub	x10, x29, #0x78
  415580:	movk	x8, #0xff80, lsl #32
  415584:	add	x11, x29, #0x20
  415588:	add	x9, x9, #0x80
  41558c:	add	x10, x10, #0x38
  415590:	stp	x9, x8, [x29, #-16]
  415594:	stp	x11, x10, [x29, #-32]
  415598:	stp	x1, x2, [x29, #-120]
  41559c:	stp	x3, x4, [x29, #-104]
  4155a0:	stp	x5, x6, [x29, #-88]
  4155a4:	stur	x7, [x29, #-72]
  4155a8:	stp	q0, q1, [sp]
  4155ac:	ldp	q0, q1, [x29, #-32]
  4155b0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4155b4:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4155b8:	add	x0, x0, #0x2f
  4155bc:	add	x2, x2, #0xed3
  4155c0:	sub	x3, x29, #0x40
  4155c4:	mov	w1, #0x10                  	// #16
  4155c8:	str	x28, [sp, #272]
  4155cc:	stp	q2, q3, [sp, #32]
  4155d0:	stp	q4, q5, [sp, #64]
  4155d4:	stp	q6, q7, [sp, #96]
  4155d8:	stp	q0, q1, [x29, #-64]
  4155dc:	bl	4155f0 <ferror@plt+0x11610>
  4155e0:	ldr	x28, [sp, #272]
  4155e4:	ldp	x29, x30, [sp, #256]
  4155e8:	add	sp, sp, #0x120
  4155ec:	ret
  4155f0:	sub	sp, sp, #0xb0
  4155f4:	stp	x22, x21, [sp, #144]
  4155f8:	ands	w22, w1, #0xfffffffc
  4155fc:	stp	x29, x30, [sp, #80]
  415600:	stp	x28, x27, [sp, #96]
  415604:	stp	x26, x25, [sp, #112]
  415608:	stp	x24, x23, [sp, #128]
  41560c:	stp	x20, x19, [sp, #160]
  415610:	add	x29, sp, #0x50
  415614:	b.eq	4158ec <ferror@plt+0x1190c>  // b.none
  415618:	ldp	q1, q0, [x3]
  41561c:	mov	w21, w1
  415620:	mov	x20, x0
  415624:	add	x1, sp, #0x10
  415628:	mov	x0, x2
  41562c:	stp	q1, q0, [sp, #16]
  415630:	bl	41f9ec <ferror@plt+0x1ba0c>
  415634:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  415638:	ldr	x1, [x24, #3248]
  41563c:	mov	x19, x0
  415640:	cbz	x1, 4156e0 <ferror@plt+0x11700>
  415644:	ldr	x23, [x1]
  415648:	mov	x0, x1
  41564c:	bl	41f1a4 <ferror@plt+0x1b1c4>
  415650:	str	x0, [x24, #3248]
  415654:	ldr	x0, [x23]
  415658:	mov	x1, x20
  41565c:	bl	4255dc <ferror@plt+0x215fc>
  415660:	cbnz	w0, 41569c <ferror@plt+0x116bc>
  415664:	ldr	w8, [x23, #8]
  415668:	bics	wzr, w8, w22
  41566c:	b.ne	41569c <ferror@plt+0x116bc>  // b.any
  415670:	ldr	x0, [x23, #16]
  415674:	mov	x1, x19
  415678:	bl	41a388 <ferror@plt+0x163a8>
  41567c:	cbz	w0, 41569c <ferror@plt+0x116bc>
  415680:	ldr	x0, [x23]
  415684:	bl	414260 <ferror@plt+0x10280>
  415688:	ldr	x0, [x23, #16]
  41568c:	bl	414260 <ferror@plt+0x10280>
  415690:	mov	x0, x23
  415694:	bl	414260 <ferror@plt+0x10280>
  415698:	b	4158e4 <ferror@plt+0x11904>
  41569c:	ldr	w1, [x23, #8]
  4156a0:	add	x0, sp, #0x10
  4156a4:	bl	415914 <ferror@plt+0x11934>
  4156a8:	ldr	x2, [x23, #16]
  4156ac:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4156b0:	add	x0, x0, #0xf1b
  4156b4:	add	x1, sp, #0x10
  4156b8:	bl	41fa28 <ferror@plt+0x1ba48>
  4156bc:	mov	x23, x0
  4156c0:	mov	x0, x20
  4156c4:	mov	w1, w22
  4156c8:	mov	x2, x23
  4156cc:	mov	x3, xzr
  4156d0:	bl	415b34 <ferror@plt+0x11b54>
  4156d4:	mov	x0, x23
  4156d8:	bl	414260 <ferror@plt+0x10280>
  4156dc:	orr	w22, w22, #0x2
  4156e0:	and	w9, w21, #0x2
  4156e4:	and	w10, w21, #0x1
  4156e8:	sxtw	x21, w22
  4156ec:	mov	w22, #0x40                  	// #64
  4156f0:	cbz	x22, 4158e4 <ferror@plt+0x11904>
  4156f4:	sub	x22, x22, #0x1
  4156f8:	lsr	x8, x21, x22
  4156fc:	tbz	w8, #0, 4156f0 <ferror@plt+0x11710>
  415700:	tbnz	w22, #31, 4158e4 <ferror@plt+0x11904>
  415704:	adrp	x8, 47d000 <ferror@plt+0x79020>
  415708:	add	x8, x8, #0x4cf
  41570c:	cmp	x20, #0x0
  415710:	mov	w11, #0x1                   	// #1
  415714:	mov	w12, #0x40                  	// #64
  415718:	csel	x23, x8, x20, eq  // eq = none
  41571c:	stp	w10, w9, [sp, #8]
  415720:	lsl	w8, w11, w22
  415724:	tst	w8, w21
  415728:	b.eq	4158b8 <ferror@plt+0x118d8>  // b.none
  41572c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  415730:	orr	w8, w8, w9
  415734:	add	x0, x0, #0xc88
  415738:	orr	w25, w8, #0x1
  41573c:	orr	w27, w8, w10
  415740:	bl	42fcfc <ferror@plt+0x2bd1c>
  415744:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  415748:	add	x0, x0, #0xcb8
  41574c:	bl	430534 <ferror@plt+0x2c554>
  415750:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  415754:	ldr	x26, [x8, #3304]
  415758:	mov	x24, x0
  41575c:	cbz	x26, 415778 <ferror@plt+0x11798>
  415760:	ldr	x0, [x26]
  415764:	mov	x1, x23
  415768:	bl	403b30 <strcmp@plt>
  41576c:	cbz	w0, 41578c <ferror@plt+0x117ac>
  415770:	ldr	x26, [x26, #24]
  415774:	cbnz	x26, 415760 <ferror@plt+0x11780>
  415778:	cmp	w24, #0x0
  41577c:	mov	x26, xzr
  415780:	csel	w8, w27, w25, eq  // eq = none
  415784:	mov	w9, #0x5                   	// #5
  415788:	b	415798 <ferror@plt+0x117b8>
  41578c:	ldr	w9, [x26, #8]
  415790:	cmp	w24, #0x0
  415794:	csel	w8, w27, w25, eq  // eq = none
  415798:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  41579c:	ldr	w10, [x10, #2292]
  4157a0:	add	x27, x24, #0x1
  4157a4:	orr	w9, w10, w9
  4157a8:	orr	w10, w8, #0x2
  4157ac:	tst	w9, w8
  4157b0:	csel	w25, w8, w10, eq  // eq = none
  4157b4:	tbz	w25, #0, 4157c8 <ferror@plt+0x117e8>
  4157b8:	adrp	x28, 415000 <ferror@plt+0x11020>
  4157bc:	mov	x26, xzr
  4157c0:	add	x28, x28, #0xf10
  4157c4:	b	415800 <ferror@plt+0x11820>
  4157c8:	cbz	x26, 4157e8 <ferror@plt+0x11808>
  4157cc:	ldr	x8, [x26, #16]
  4157d0:	cbz	x8, 4157e8 <ferror@plt+0x11808>
  4157d4:	ldr	w9, [x8, #4]
  4157d8:	bics	wzr, w25, w9
  4157dc:	b.eq	4158d8 <ferror@plt+0x118f8>  // b.none
  4157e0:	ldr	x8, [x8, #24]
  4157e4:	cbnz	x8, 4157d4 <ferror@plt+0x117f4>
  4157e8:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  4157ec:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4157f0:	add	x9, x9, #0xc98
  4157f4:	add	x8, x8, #0x758
  4157f8:	ldr	x26, [x9]
  4157fc:	ldr	x28, [x8]
  415800:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  415804:	add	x0, x0, #0xc88
  415808:	bl	42fda8 <ferror@plt+0x2bdc8>
  41580c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  415810:	and	x1, x27, #0xffffffff
  415814:	add	x0, x0, #0xcb8
  415818:	bl	430600 <ferror@plt+0x2c620>
  41581c:	mov	x0, x20
  415820:	mov	w1, w25
  415824:	mov	x2, x19
  415828:	mov	x3, x26
  41582c:	blr	x28
  415830:	and	w8, w25, #0x6
  415834:	cmp	w8, #0x2
  415838:	b.ne	415870 <ferror@plt+0x11890>  // b.any
  41583c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  415840:	ldr	x8, [x8, #3232]
  415844:	cbz	x8, 415868 <ferror@plt+0x11888>
  415848:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  41584c:	ldr	x3, [x9, #3240]
  415850:	mov	x0, x20
  415854:	mov	w1, w25
  415858:	mov	x2, x19
  41585c:	blr	x8
  415860:	cmp	w0, #0x0
  415864:	cset	w8, eq  // eq = none
  415868:	cbz	w8, 415878 <ferror@plt+0x11898>
  41586c:	b	415888 <ferror@plt+0x118a8>
  415870:	mov	w8, wzr
  415874:	cbnz	w8, 415888 <ferror@plt+0x118a8>
  415878:	tbz	w25, #1, 415888 <ferror@plt+0x118a8>
  41587c:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  415880:	ldrb	w9, [x9, #3200]
  415884:	cbnz	w9, 41590c <ferror@plt+0x1192c>
  415888:	tbz	w25, #1, 41589c <ferror@plt+0x118bc>
  41588c:	cbnz	w8, 41589c <ferror@plt+0x118bc>
  415890:	tbnz	w25, #0, 415910 <ferror@plt+0x11930>
  415894:	mov	w0, #0x5                   	// #5
  415898:	bl	403550 <raise@plt>
  41589c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4158a0:	and	x1, x24, #0xffffffff
  4158a4:	add	x0, x0, #0xcb8
  4158a8:	bl	430600 <ferror@plt+0x2c620>
  4158ac:	ldp	w10, w9, [sp, #8]
  4158b0:	mov	w11, #0x1                   	// #1
  4158b4:	mov	w12, #0x40                  	// #64
  4158b8:	cmp	w22, #0x40
  4158bc:	csel	w22, w22, w12, cc  // cc = lo, ul, last
  4158c0:	subs	x22, x22, #0x1
  4158c4:	b.lt	4158e4 <ferror@plt+0x11904>  // b.tstop
  4158c8:	lsr	x8, x21, x22
  4158cc:	tbz	w8, #0, 4158c0 <ferror@plt+0x118e0>
  4158d0:	tbz	w22, #31, 415720 <ferror@plt+0x11740>
  4158d4:	b	4158e4 <ferror@plt+0x11904>
  4158d8:	add	x9, x8, #0x10
  4158dc:	add	x8, x8, #0x8
  4158e0:	b	4157f8 <ferror@plt+0x11818>
  4158e4:	mov	x0, x19
  4158e8:	bl	414260 <ferror@plt+0x10280>
  4158ec:	ldp	x20, x19, [sp, #160]
  4158f0:	ldp	x22, x21, [sp, #144]
  4158f4:	ldp	x24, x23, [sp, #128]
  4158f8:	ldp	x26, x25, [sp, #112]
  4158fc:	ldp	x28, x27, [sp, #96]
  415900:	ldp	x29, x30, [sp, #80]
  415904:	add	sp, sp, #0xb0
  415908:	ret
  41590c:	bl	415040 <ferror@plt+0x11060>
  415910:	bl	403aa0 <abort@plt>
  415914:	stp	x29, x30, [sp, #-48]!
  415918:	and	w8, w1, #0xfffffffc
  41591c:	sub	w9, w8, #0x4
  415920:	stp	x20, x19, [sp, #32]
  415924:	mov	w20, w1
  415928:	cmp	w9, #0x1c
  41592c:	mov	x19, x0
  415930:	str	x21, [sp, #16]
  415934:	mov	x29, sp
  415938:	b.hi	415974 <ferror@plt+0x11994>  // b.pmore
  41593c:	adrp	x10, 440000 <ferror@plt+0x3c020>
  415940:	add	x10, x10, #0xdf6
  415944:	adr	x11, 415954 <ferror@plt+0x11974>
  415948:	ldrb	w12, [x10, x9]
  41594c:	add	x11, x11, x12, lsl #2
  415950:	br	x11
  415954:	mov	w9, #0x5245                	// #21061
  415958:	mov	w21, wzr
  41595c:	mov	w8, #0x52                  	// #82
  415960:	movk	w9, #0x4f52, lsl #16
  415964:	strh	w8, [x19, #4]
  415968:	str	w9, [x19]
  41596c:	tbnz	w20, #0, 415a54 <ferror@plt+0x11a74>
  415970:	b	415a7c <ferror@plt+0x11a9c>
  415974:	cmp	w8, #0x40
  415978:	b.eq	415ab4 <ferror@plt+0x11ad4>  // b.none
  41597c:	cmp	w8, #0x80
  415980:	b.ne	4159a4 <ferror@plt+0x119c4>  // b.any
  415984:	mov	w9, #0x4544                	// #17732
  415988:	mov	w8, #0x47                  	// #71
  41598c:	movk	w9, #0x5542, lsl #16
  415990:	strh	w8, [x19, #4]
  415994:	str	w9, [x19]
  415998:	mov	w21, #0x1                   	// #1
  41599c:	tbnz	w20, #0, 415a54 <ferror@plt+0x11a74>
  4159a0:	b	415a7c <ferror@plt+0x11a9c>
  4159a4:	cbz	w20, 415ad0 <ferror@plt+0x11af0>
  4159a8:	mov	w9, #0x4f4c                	// #20300
  4159ac:	movk	w9, #0x2d47, lsl #16
  4159b0:	mov	w10, #0x30                  	// #48
  4159b4:	str	w9, [x19]
  4159b8:	strb	w10, [x19, #4]
  4159bc:	cbz	w8, 415ae4 <ferror@plt+0x11b04>
  4159c0:	sxtw	x9, w8
  4159c4:	mov	w10, #0x78                  	// #120
  4159c8:	mov	x8, x19
  4159cc:	strb	w10, [x8, #5]!
  4159d0:	mov	w10, #0xffffffff            	// #-1
  4159d4:	mov	x11, x9
  4159d8:	cmp	x11, #0xf
  4159dc:	lsr	x11, x11, #4
  4159e0:	add	x8, x8, #0x1
  4159e4:	add	w10, w10, #0x1
  4159e8:	b.hi	4159d8 <ferror@plt+0x119f8>  // b.pmore
  4159ec:	cmp	w10, #0x17
  4159f0:	b.ls	415af4 <ferror@plt+0x11b14>  // b.plast
  4159f4:	strb	wzr, [x19, #6]
  4159f8:	mov	w21, #0x1                   	// #1
  4159fc:	tbnz	w20, #0, 415a54 <ferror@plt+0x11a74>
  415a00:	b	415a7c <ferror@plt+0x11a9c>
  415a04:	adrp	x8, 441000 <ferror@plt+0x3d020>
  415a08:	add	x8, x8, #0xeb
  415a0c:	ldr	x8, [x8]
  415a10:	mov	w21, wzr
  415a14:	strb	wzr, [x19, #8]
  415a18:	str	x8, [x19]
  415a1c:	tbnz	w20, #0, 415a54 <ferror@plt+0x11a74>
  415a20:	b	415a7c <ferror@plt+0x11a9c>
  415a24:	mov	x8, #0x4157                	// #16727
  415a28:	movk	x8, #0x4e52, lsl #16
  415a2c:	movk	x8, #0x4e49, lsl #32
  415a30:	movk	x8, #0x47, lsl #48
  415a34:	b	415a48 <ferror@plt+0x11a68>
  415a38:	mov	x8, #0x654d                	// #25933
  415a3c:	movk	x8, #0x7373, lsl #16
  415a40:	movk	x8, #0x6761, lsl #32
  415a44:	movk	x8, #0x65, lsl #48
  415a48:	mov	w21, wzr
  415a4c:	str	x8, [x19]
  415a50:	tbz	w20, #0, 415a7c <ferror@plt+0x11a9c>
  415a54:	mov	x0, x19
  415a58:	bl	403510 <strlen@plt>
  415a5c:	adrp	x8, 441000 <ferror@plt+0x3d020>
  415a60:	add	x8, x8, #0xf9
  415a64:	ldr	x8, [x8]
  415a68:	mov	w10, #0x6465                	// #25701
  415a6c:	add	x9, x19, x0
  415a70:	movk	w10, #0x29, lsl #16
  415a74:	str	x8, [x9]
  415a78:	str	w10, [x9, #8]
  415a7c:	tst	w20, #0x1c
  415a80:	b.eq	415a98 <ferror@plt+0x11ab8>  // b.none
  415a84:	mov	x0, x19
  415a88:	bl	403510 <strlen@plt>
  415a8c:	mov	w8, #0x2a20                	// #10784
  415a90:	movk	w8, #0x2a, lsl #16
  415a94:	str	w8, [x19, x0]
  415a98:	cmp	w21, #0x0
  415a9c:	mov	w8, #0x1                   	// #1
  415aa0:	cinc	w0, w8, eq  // eq = none
  415aa4:	ldp	x20, x19, [sp, #32]
  415aa8:	ldr	x21, [sp, #16]
  415aac:	ldp	x29, x30, [sp], #48
  415ab0:	ret
  415ab4:	mov	w8, #0x4e49                	// #20041
  415ab8:	movk	w8, #0x4f46, lsl #16
  415abc:	strb	wzr, [x19, #4]
  415ac0:	str	w8, [x19]
  415ac4:	mov	w21, #0x1                   	// #1
  415ac8:	tbnz	w20, #0, 415a54 <ferror@plt+0x11a74>
  415acc:	b	415a7c <ferror@plt+0x11a9c>
  415ad0:	mov	w8, #0x4f4c                	// #20300
  415ad4:	movk	w8, #0x47, lsl #16
  415ad8:	mov	w0, #0x1                   	// #1
  415adc:	str	w8, [x19]
  415ae0:	b	415aa4 <ferror@plt+0x11ac4>
  415ae4:	strb	wzr, [x19, #5]
  415ae8:	mov	w21, #0x1                   	// #1
  415aec:	tbnz	w20, #0, 415a54 <ferror@plt+0x11a74>
  415af0:	b	415a7c <ferror@plt+0x11a9c>
  415af4:	mov	w10, #0x57                  	// #87
  415af8:	mov	w11, #0x30                  	// #48
  415afc:	mov	x12, x8
  415b00:	and	x13, x9, #0xe
  415b04:	cmp	x13, #0xa
  415b08:	and	w14, w9, #0xf
  415b0c:	csel	w13, w11, w10, cc  // cc = lo, ul, last
  415b10:	add	w13, w13, w14
  415b14:	cmp	x9, #0xf
  415b18:	lsr	x9, x9, #4
  415b1c:	strb	w13, [x12], #-1
  415b20:	b.hi	415b00 <ferror@plt+0x11b20>  // b.pmore
  415b24:	strb	wzr, [x8, #1]
  415b28:	mov	w21, #0x1                   	// #1
  415b2c:	tbz	w20, #0, 415a7c <ferror@plt+0x11a9c>
  415b30:	b	415a54 <ferror@plt+0x11a74>
  415b34:	sub	sp, sp, #0xa0
  415b38:	mov	w8, #0xffffff3c            	// #-196
  415b3c:	stp	x24, x23, [sp, #112]
  415b40:	stp	x22, x21, [sp, #128]
  415b44:	mov	x21, x2
  415b48:	mov	w23, w1
  415b4c:	tst	w1, w8
  415b50:	mov	x22, x0
  415b54:	stp	x29, x30, [sp, #64]
  415b58:	str	x27, [sp, #80]
  415b5c:	stp	x26, x25, [sp, #96]
  415b60:	stp	x20, x19, [sp, #144]
  415b64:	add	x29, sp, #0x40
  415b68:	b.eq	415c30 <ferror@plt+0x11c50>  // b.none
  415b6c:	tbnz	w23, #0, 415c78 <ferror@plt+0x11c98>
  415b70:	add	x0, sp, #0x4
  415b74:	mov	w1, w23
  415b78:	bl	415914 <ferror@plt+0x11934>
  415b7c:	mov	w19, w0
  415b80:	mov	x0, xzr
  415b84:	bl	421e10 <ferror@plt+0x1de30>
  415b88:	tst	w23, #0x1c
  415b8c:	mov	x20, x0
  415b90:	b.eq	415ba4 <ferror@plt+0x11bc4>  // b.none
  415b94:	adrp	x1, 441000 <ferror@plt+0x3d020>
  415b98:	add	x1, x1, #0x4d0
  415b9c:	mov	x0, x20
  415ba0:	bl	422284 <ferror@plt+0x1e2a4>
  415ba4:	cbnz	x22, 415bb8 <ferror@plt+0x11bd8>
  415ba8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  415bac:	add	x1, x1, #0x66
  415bb0:	mov	x0, x20
  415bb4:	bl	422284 <ferror@plt+0x1e2a4>
  415bb8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  415bbc:	ldr	w8, [x8, #2288]
  415bc0:	bic	w8, w23, w8
  415bc4:	tst	w8, #0xfffffffc
  415bc8:	b.ne	415bf4 <ferror@plt+0x11c14>  // b.any
  415bcc:	bl	42dc64 <ferror@plt+0x29c84>
  415bd0:	mov	x23, x0
  415bd4:	bl	4037b0 <getpid@plt>
  415bd8:	sxtw	x3, w0
  415bdc:	cbz	x23, 415ca0 <ferror@plt+0x11cc0>
  415be0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  415be4:	add	x1, x1, #0x95
  415be8:	mov	x0, x20
  415bec:	mov	x2, x23
  415bf0:	bl	4235cc <ferror@plt+0x1f5ec>
  415bf4:	cbz	x22, 415cb8 <ferror@plt+0x11cd8>
  415bf8:	mov	x0, x20
  415bfc:	mov	x1, x22
  415c00:	bl	422284 <ferror@plt+0x1e2a4>
  415c04:	ldp	x8, x10, [x20, #8]
  415c08:	add	x9, x8, #0x1
  415c0c:	cmp	x9, x10
  415c10:	b.cs	415c8c <ferror@plt+0x11cac>  // b.hs, b.nlast
  415c14:	ldr	x10, [x20]
  415c18:	str	x9, [x20, #8]
  415c1c:	mov	w9, #0x2d                  	// #45
  415c20:	strb	w9, [x10, x8]
  415c24:	ldp	x8, x9, [x20]
  415c28:	strb	wzr, [x8, x9]
  415c2c:	b	415cb8 <ferror@plt+0x11cd8>
  415c30:	adrp	x0, 441000 <ferror@plt+0x3d020>
  415c34:	add	x0, x0, #0x74
  415c38:	bl	408dfc <ferror@plt+0x4e1c>
  415c3c:	tst	w23, #0xc0
  415c40:	b.eq	415ef0 <ferror@plt+0x11f10>  // b.none
  415c44:	mov	x19, x0
  415c48:	cbz	x0, 415ef0 <ferror@plt+0x11f10>
  415c4c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  415c50:	add	x1, x1, #0x4ea
  415c54:	mov	x0, x19
  415c58:	bl	403b30 <strcmp@plt>
  415c5c:	cbz	w0, 415b6c <ferror@plt+0x11b8c>
  415c60:	cbz	x22, 415ef0 <ferror@plt+0x11f10>
  415c64:	mov	x0, x19
  415c68:	mov	x1, x22
  415c6c:	bl	403e30 <strstr@plt>
  415c70:	cbnz	x0, 415b6c <ferror@plt+0x11b8c>
  415c74:	b	415ef0 <ferror@plt+0x11f10>
  415c78:	mov	x0, x22
  415c7c:	mov	w1, w23
  415c80:	mov	x2, x21
  415c84:	bl	415f10 <ferror@plt+0x11f30>
  415c88:	b	415ef0 <ferror@plt+0x11f10>
  415c8c:	mov	x1, #0xffffffffffffffff    	// #-1
  415c90:	mov	w2, #0x2d                  	// #45
  415c94:	mov	x0, x20
  415c98:	bl	4229d8 <ferror@plt+0x1e9f8>
  415c9c:	b	415cb8 <ferror@plt+0x11cd8>
  415ca0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  415ca4:	add	x1, x1, #0x85
  415ca8:	mov	x0, x20
  415cac:	mov	x2, x3
  415cb0:	bl	4235cc <ferror@plt+0x1f5ec>
  415cb4:	cbnz	x22, 415bf8 <ferror@plt+0x11c18>
  415cb8:	add	x1, sp, #0x4
  415cbc:	mov	x0, x20
  415cc0:	bl	422284 <ferror@plt+0x1e2a4>
  415cc4:	adrp	x1, 444000 <ferror@plt+0x40020>
  415cc8:	add	x1, x1, #0x439
  415ccc:	mov	x0, x20
  415cd0:	bl	422284 <ferror@plt+0x1e2a4>
  415cd4:	cbz	x21, 415e50 <ferror@plt+0x11e70>
  415cd8:	mov	x0, x21
  415cdc:	bl	421e10 <ferror@plt+0x1de30>
  415ce0:	ldr	x8, [x0, #8]
  415ce4:	mov	x21, x0
  415ce8:	cmp	x8, #0x1
  415cec:	b.lt	415e34 <ferror@plt+0x11e54>  // b.tstop
  415cf0:	ldr	x25, [x21]
  415cf4:	adrp	x8, 45b000 <ferror@plt+0x57020>
  415cf8:	ldr	x26, [x8, #3776]
  415cfc:	adrp	x22, 441000 <ferror@plt+0x3d020>
  415d00:	adrp	x23, 441000 <ferror@plt+0x3d020>
  415d04:	add	x22, x22, #0x105
  415d08:	add	x23, x23, #0x10c
  415d0c:	mov	x24, x25
  415d10:	b	415d74 <ferror@plt+0x11d94>
  415d14:	ldrb	w1, [x24]
  415d18:	mov	x0, x22
  415d1c:	sub	x27, x24, x25
  415d20:	bl	41fa28 <ferror@plt+0x1ba48>
  415d24:	and	x24, x27, #0xffffffff
  415d28:	mov	x25, x0
  415d2c:	mov	w2, #0x1                   	// #1
  415d30:	mov	x0, x21
  415d34:	mov	x1, x24
  415d38:	bl	423088 <ferror@plt+0x1f0a8>
  415d3c:	mov	x0, x21
  415d40:	mov	x1, x24
  415d44:	mov	x2, x25
  415d48:	bl	422e34 <ferror@plt+0x1ee54>
  415d4c:	ldr	x8, [x21]
  415d50:	add	w9, w27, #0x4
  415d54:	mov	x0, x25
  415d58:	add	x24, x8, x9
  415d5c:	bl	414260 <ferror@plt+0x10280>
  415d60:	ldr	x25, [x21]
  415d64:	ldr	x8, [x21, #8]
  415d68:	add	x8, x25, x8
  415d6c:	cmp	x24, x8
  415d70:	b.cs	415e34 <ferror@plt+0x11e54>  // b.hs, b.nlast
  415d74:	mov	x1, #0xffffffffffffffff    	// #-1
  415d78:	mov	x0, x24
  415d7c:	bl	42ae2c <ferror@plt+0x26e4c>
  415d80:	cmn	w0, #0x2
  415d84:	b.cs	415d14 <ferror@plt+0x11d34>  // b.hs, b.nlast
  415d88:	mov	w1, w0
  415d8c:	cmp	w0, #0xd
  415d90:	b.ne	415da4 <ferror@plt+0x11dc4>  // b.any
  415d94:	ldrb	w8, [x24, #1]
  415d98:	cmp	w8, #0xa
  415d9c:	b.eq	415dd4 <ferror@plt+0x11df4>  // b.none
  415da0:	b	415de4 <ferror@plt+0x11e04>
  415da4:	cmp	w1, #0x20
  415da8:	sub	w9, w1, #0x9
  415dac:	and	w10, w1, #0xffffffe0
  415db0:	cset	w8, cc  // cc = lo, ul, last
  415db4:	cmp	w9, #0x1
  415db8:	cset	w9, hi  // hi = pmore
  415dbc:	cmp	w10, #0x80
  415dc0:	b.eq	415de4 <ferror@plt+0x11e04>  // b.none
  415dc4:	cmp	w1, #0x7f
  415dc8:	b.eq	415de4 <ferror@plt+0x11e04>  // b.none
  415dcc:	and	w8, w8, w9
  415dd0:	cbnz	w8, 415de4 <ferror@plt+0x11e04>
  415dd4:	ldrb	w8, [x24]
  415dd8:	ldrb	w8, [x26, x8]
  415ddc:	add	x24, x24, x8
  415de0:	b	415d64 <ferror@plt+0x11d84>
  415de4:	mov	x0, x23
  415de8:	sub	x27, x24, x25
  415dec:	bl	41fa28 <ferror@plt+0x1ba48>
  415df0:	ldrb	w8, [x24]
  415df4:	and	x24, x27, #0xffffffff
  415df8:	mov	x25, x0
  415dfc:	mov	x0, x21
  415e00:	ldrb	w2, [x26, x8]
  415e04:	mov	x1, x24
  415e08:	bl	423088 <ferror@plt+0x1f0a8>
  415e0c:	mov	x0, x21
  415e10:	mov	x1, x24
  415e14:	mov	x2, x25
  415e18:	bl	422e34 <ferror@plt+0x1ee54>
  415e1c:	mov	x0, x25
  415e20:	bl	414260 <ferror@plt+0x10280>
  415e24:	ldr	x25, [x21]
  415e28:	add	w8, w27, #0x6
  415e2c:	add	x24, x25, x8
  415e30:	b	415d64 <ferror@plt+0x11d84>
  415e34:	add	x0, x29, #0x18
  415e38:	bl	43532c <ferror@plt+0x3134c>
  415e3c:	ldr	x1, [x21]
  415e40:	cbz	w0, 415e64 <ferror@plt+0x11e84>
  415e44:	mov	x0, x20
  415e48:	bl	422284 <ferror@plt+0x1e2a4>
  415e4c:	b	415e8c <ferror@plt+0x11eac>
  415e50:	adrp	x1, 441000 <ferror@plt+0x3d020>
  415e54:	add	x1, x1, #0x56
  415e58:	mov	x0, x20
  415e5c:	bl	422284 <ferror@plt+0x1e2a4>
  415e60:	b	415e98 <ferror@plt+0x11eb8>
  415e64:	ldr	x8, [x29, #24]
  415e68:	mov	x0, x1
  415e6c:	mov	x1, x8
  415e70:	bl	4164ec <ferror@plt+0x1250c>
  415e74:	mov	x22, x0
  415e78:	mov	x0, x20
  415e7c:	mov	x1, x22
  415e80:	bl	422284 <ferror@plt+0x1e2a4>
  415e84:	mov	x0, x22
  415e88:	bl	414260 <ferror@plt+0x10280>
  415e8c:	mov	w1, #0x1                   	// #1
  415e90:	mov	x0, x21
  415e94:	bl	422054 <ferror@plt+0x1e074>
  415e98:	adrp	x1, 441000 <ferror@plt+0x3d020>
  415e9c:	add	x1, x1, #0x4d0
  415ea0:	mov	x0, x20
  415ea4:	bl	422284 <ferror@plt+0x1e2a4>
  415ea8:	mov	x0, x20
  415eac:	mov	w1, wzr
  415eb0:	bl	422054 <ferror@plt+0x1e074>
  415eb4:	mov	x20, x0
  415eb8:	mov	x0, x20
  415ebc:	bl	403510 <strlen@plt>
  415ec0:	mov	x2, x0
  415ec4:	mov	w0, w19
  415ec8:	mov	x1, x20
  415ecc:	bl	403a80 <write@plt>
  415ed0:	cmn	w0, #0x1
  415ed4:	b.ne	415ee8 <ferror@plt+0x11f08>  // b.any
  415ed8:	bl	403ee0 <__errno_location@plt>
  415edc:	ldr	w8, [x0]
  415ee0:	cmp	w8, #0x4
  415ee4:	b.eq	415eb8 <ferror@plt+0x11ed8>  // b.none
  415ee8:	mov	x0, x20
  415eec:	bl	414260 <ferror@plt+0x10280>
  415ef0:	ldp	x20, x19, [sp, #144]
  415ef4:	ldp	x22, x21, [sp, #128]
  415ef8:	ldp	x24, x23, [sp, #112]
  415efc:	ldp	x26, x25, [sp, #96]
  415f00:	ldr	x27, [sp, #80]
  415f04:	ldp	x29, x30, [sp, #64]
  415f08:	add	sp, sp, #0xa0
  415f0c:	ret
  415f10:	sub	sp, sp, #0x90
  415f14:	stp	x22, x21, [sp, #112]
  415f18:	mov	x21, x0
  415f1c:	add	x0, sp, #0x24
  415f20:	stp	x29, x30, [sp, #96]
  415f24:	stp	x20, x19, [sp, #128]
  415f28:	add	x29, sp, #0x60
  415f2c:	mov	x20, x2
  415f30:	bl	415914 <ferror@plt+0x11934>
  415f34:	adrp	x8, 441000 <ferror@plt+0x3d020>
  415f38:	add	x8, x8, #0x56
  415f3c:	cmp	x20, #0x0
  415f40:	mov	w19, w0
  415f44:	csel	x20, x8, x20, eq  // eq = none
  415f48:	bl	4037b0 <getpid@plt>
  415f4c:	cbz	w0, 415f90 <ferror@plt+0x11fb0>
  415f50:	sxtw	x9, w0
  415f54:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  415f58:	mov	x8, xzr
  415f5c:	movk	x10, #0xcccd
  415f60:	mov	x11, x9
  415f64:	umulh	x12, x11, x10
  415f68:	cmp	x11, #0x9
  415f6c:	lsr	x11, x12, #3
  415f70:	add	x8, x8, #0x1
  415f74:	b.hi	415f64 <ferror@plt+0x11f84>  // b.pmore
  415f78:	sub	w10, w8, #0x1
  415f7c:	cmp	w10, #0x17
  415f80:	b.ls	415fd0 <ferror@plt+0x11ff0>  // b.plast
  415f84:	strb	wzr, [sp, #8]
  415f88:	cbnz	x21, 416014 <ferror@plt+0x12034>
  415f8c:	b	415f9c <ferror@plt+0x11fbc>
  415f90:	mov	w8, #0x30                  	// #48
  415f94:	strh	w8, [sp, #8]
  415f98:	cbnz	x21, 416014 <ferror@plt+0x12034>
  415f9c:	adrp	x22, 441000 <ferror@plt+0x3d020>
  415fa0:	add	x22, x22, #0x65
  415fa4:	mov	w2, #0x4                   	// #4
  415fa8:	mov	w0, w19
  415fac:	mov	x1, x22
  415fb0:	bl	403a80 <write@plt>
  415fb4:	cmn	w0, #0x1
  415fb8:	b.ne	416044 <ferror@plt+0x12064>  // b.any
  415fbc:	bl	403ee0 <__errno_location@plt>
  415fc0:	ldr	w8, [x0]
  415fc4:	cmp	w8, #0x4
  415fc8:	b.ne	416044 <ferror@plt+0x12064>  // b.any
  415fcc:	b	415fa4 <ferror@plt+0x11fc4>
  415fd0:	add	x11, sp, #0x8
  415fd4:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  415fd8:	add	x11, x11, x8
  415fdc:	movk	x10, #0xcccd
  415fe0:	sub	x11, x11, #0x1
  415fe4:	mov	w12, #0xa                   	// #10
  415fe8:	umulh	x13, x9, x10
  415fec:	lsr	x13, x13, #3
  415ff0:	msub	w14, w13, w12, w9
  415ff4:	orr	w14, w14, #0x30
  415ff8:	cmp	x9, #0x9
  415ffc:	strb	w14, [x11], #-1
  416000:	mov	x9, x13
  416004:	b.hi	415fe8 <ferror@plt+0x12008>  // b.pmore
  416008:	add	x9, sp, #0x8
  41600c:	strb	wzr, [x9, x8]
  416010:	cbz	x21, 415f9c <ferror@plt+0x11fbc>
  416014:	adrp	x22, 441000 <ferror@plt+0x3d020>
  416018:	add	x22, x22, #0x4d0
  41601c:	mov	w2, #0x1                   	// #1
  416020:	mov	w0, w19
  416024:	mov	x1, x22
  416028:	bl	403a80 <write@plt>
  41602c:	cmn	w0, #0x1
  416030:	b.ne	416044 <ferror@plt+0x12064>  // b.any
  416034:	bl	403ee0 <__errno_location@plt>
  416038:	ldr	w8, [x0]
  41603c:	cmp	w8, #0x4
  416040:	b.eq	41601c <ferror@plt+0x1203c>  // b.none
  416044:	adrp	x22, 441000 <ferror@plt+0x3d020>
  416048:	add	x22, x22, #0x6a
  41604c:	mov	w2, #0x9                   	// #9
  416050:	mov	w0, w19
  416054:	mov	x1, x22
  416058:	bl	403a80 <write@plt>
  41605c:	cmn	w0, #0x1
  416060:	b.ne	416074 <ferror@plt+0x12094>  // b.any
  416064:	bl	403ee0 <__errno_location@plt>
  416068:	ldr	w8, [x0]
  41606c:	cmp	w8, #0x4
  416070:	b.eq	41604c <ferror@plt+0x1206c>  // b.none
  416074:	add	x0, sp, #0x8
  416078:	bl	403510 <strlen@plt>
  41607c:	mov	x2, x0
  416080:	add	x1, sp, #0x8
  416084:	mov	w0, w19
  416088:	bl	403a80 <write@plt>
  41608c:	cmn	w0, #0x1
  416090:	b.ne	4160a4 <ferror@plt+0x120c4>  // b.any
  416094:	bl	403ee0 <__errno_location@plt>
  416098:	ldr	w8, [x0]
  41609c:	cmp	w8, #0x4
  4160a0:	b.eq	416074 <ferror@plt+0x12094>  // b.none
  4160a4:	adrp	x22, 444000 <ferror@plt+0x40020>
  4160a8:	add	x22, x22, #0x438
  4160ac:	mov	w2, #0x3                   	// #3
  4160b0:	mov	w0, w19
  4160b4:	mov	x1, x22
  4160b8:	bl	403a80 <write@plt>
  4160bc:	cmn	w0, #0x1
  4160c0:	b.ne	4160d4 <ferror@plt+0x120f4>  // b.any
  4160c4:	bl	403ee0 <__errno_location@plt>
  4160c8:	ldr	w8, [x0]
  4160cc:	cmp	w8, #0x4
  4160d0:	b.eq	4160ac <ferror@plt+0x120cc>  // b.none
  4160d4:	cbz	x21, 416138 <ferror@plt+0x12158>
  4160d8:	mov	x0, x21
  4160dc:	bl	403510 <strlen@plt>
  4160e0:	mov	x2, x0
  4160e4:	mov	w0, w19
  4160e8:	mov	x1, x21
  4160ec:	bl	403a80 <write@plt>
  4160f0:	cmn	w0, #0x1
  4160f4:	b.ne	416108 <ferror@plt+0x12128>  // b.any
  4160f8:	bl	403ee0 <__errno_location@plt>
  4160fc:	ldr	w8, [x0]
  416100:	cmp	w8, #0x4
  416104:	b.eq	4160d8 <ferror@plt+0x120f8>  // b.none
  416108:	adrp	x21, 441000 <ferror@plt+0x3d020>
  41610c:	add	x21, x21, #0xa76
  416110:	mov	w2, #0x1                   	// #1
  416114:	mov	w0, w19
  416118:	mov	x1, x21
  41611c:	bl	403a80 <write@plt>
  416120:	cmn	w0, #0x1
  416124:	b.ne	416138 <ferror@plt+0x12158>  // b.any
  416128:	bl	403ee0 <__errno_location@plt>
  41612c:	ldr	w8, [x0]
  416130:	cmp	w8, #0x4
  416134:	b.eq	416110 <ferror@plt+0x12130>  // b.none
  416138:	add	x0, sp, #0x24
  41613c:	bl	403510 <strlen@plt>
  416140:	mov	x2, x0
  416144:	add	x1, sp, #0x24
  416148:	mov	w0, w19
  41614c:	bl	403a80 <write@plt>
  416150:	cmn	w0, #0x1
  416154:	b.ne	416168 <ferror@plt+0x12188>  // b.any
  416158:	bl	403ee0 <__errno_location@plt>
  41615c:	ldr	w8, [x0]
  416160:	cmp	w8, #0x4
  416164:	b.eq	416138 <ferror@plt+0x12158>  // b.none
  416168:	adrp	x21, 444000 <ferror@plt+0x40020>
  41616c:	add	x21, x21, #0x439
  416170:	mov	w2, #0x2                   	// #2
  416174:	mov	w0, w19
  416178:	mov	x1, x21
  41617c:	bl	403a80 <write@plt>
  416180:	cmn	w0, #0x1
  416184:	b.ne	416198 <ferror@plt+0x121b8>  // b.any
  416188:	bl	403ee0 <__errno_location@plt>
  41618c:	ldr	w8, [x0]
  416190:	cmp	w8, #0x4
  416194:	b.eq	416170 <ferror@plt+0x12190>  // b.none
  416198:	mov	x0, x20
  41619c:	bl	403510 <strlen@plt>
  4161a0:	mov	x2, x0
  4161a4:	mov	w0, w19
  4161a8:	mov	x1, x20
  4161ac:	bl	403a80 <write@plt>
  4161b0:	cmn	w0, #0x1
  4161b4:	b.ne	4161c8 <ferror@plt+0x121e8>  // b.any
  4161b8:	bl	403ee0 <__errno_location@plt>
  4161bc:	ldr	w8, [x0]
  4161c0:	cmp	w8, #0x4
  4161c4:	b.eq	416198 <ferror@plt+0x121b8>  // b.none
  4161c8:	ldp	x20, x19, [sp, #128]
  4161cc:	ldp	x22, x21, [sp, #112]
  4161d0:	ldp	x29, x30, [sp, #96]
  4161d4:	add	sp, sp, #0x90
  4161d8:	ret
  4161dc:	sub	sp, sp, #0x100
  4161e0:	stp	x29, x30, [sp, #240]
  4161e4:	add	x29, sp, #0xf0
  4161e8:	mov	x8, #0xffffffffffffffd8    	// #-40
  4161ec:	mov	x9, sp
  4161f0:	sub	x10, x29, #0x68
  4161f4:	movk	x8, #0xff80, lsl #32
  4161f8:	add	x11, x29, #0x10
  4161fc:	add	x9, x9, #0x80
  416200:	add	x10, x10, #0x28
  416204:	stp	x9, x8, [x29, #-16]
  416208:	stp	x11, x10, [x29, #-32]
  41620c:	stp	x3, x4, [x29, #-104]
  416210:	stp	x5, x6, [x29, #-88]
  416214:	stur	x7, [x29, #-72]
  416218:	stp	q1, q2, [sp, #16]
  41621c:	str	q0, [sp]
  416220:	ldp	q0, q1, [x29, #-32]
  416224:	sub	x3, x29, #0x40
  416228:	stp	q3, q4, [sp, #48]
  41622c:	stp	q5, q6, [sp, #80]
  416230:	str	q7, [sp, #112]
  416234:	stp	q0, q1, [x29, #-64]
  416238:	bl	4155f0 <ferror@plt+0x11610>
  41623c:	ldp	x29, x30, [sp, #240]
  416240:	add	sp, sp, #0x100
  416244:	ret
  416248:	sub	sp, sp, #0x70
  41624c:	stp	x20, x19, [sp, #96]
  416250:	mov	x20, x3
  416254:	mov	w3, w2
  416258:	adrp	x2, 440000 <ferror@plt+0x3c020>
  41625c:	stp	x22, x21, [sp, #80]
  416260:	mov	x21, x1
  416264:	mov	x19, x0
  416268:	add	x2, x2, #0xf59
  41626c:	add	x0, sp, #0x20
  416270:	mov	w1, #0x20                  	// #32
  416274:	stp	x29, x30, [sp, #64]
  416278:	add	x29, sp, #0x40
  41627c:	mov	x22, x4
  416280:	bl	42f2dc <ferror@plt+0x2b2fc>
  416284:	ldrb	w8, [x20]
  416288:	adrp	x9, 440000 <ferror@plt+0x3c020>
  41628c:	adrp	x10, 47d000 <ferror@plt+0x79020>
  416290:	add	x9, x9, #0xf5d
  416294:	add	x10, x10, #0x4cf
  416298:	cmp	w8, #0x0
  41629c:	csel	x6, x10, x9, eq  // eq = none
  4162a0:	cbz	x22, 4162dc <ferror@plt+0x122fc>
  4162a4:	adrp	x8, 442000 <ferror@plt+0x3e020>
  4162a8:	add	x8, x8, #0x9f1
  4162ac:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4162b0:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4162b4:	adrp	x4, 440000 <ferror@plt+0x3c020>
  4162b8:	adrp	x7, 440000 <ferror@plt+0x3c020>
  4162bc:	add	x0, x0, #0xf76
  4162c0:	add	x2, x2, #0xf5d
  4162c4:	add	x4, x4, #0xf5c
  4162c8:	add	x7, x7, #0xf5f
  4162cc:	stp	x22, x8, [sp]
  4162d0:	add	x3, sp, #0x20
  4162d4:	str	xzr, [sp, #16]
  4162d8:	b	41630c <ferror@plt+0x1232c>
  4162dc:	adrp	x8, 440000 <ferror@plt+0x3c020>
  4162e0:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4162e4:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4162e8:	adrp	x4, 440000 <ferror@plt+0x3c020>
  4162ec:	adrp	x7, 441000 <ferror@plt+0x3d020>
  4162f0:	add	x8, x8, #0xf78
  4162f4:	add	x0, x0, #0xf76
  4162f8:	add	x2, x2, #0xf5d
  4162fc:	add	x4, x4, #0xf5c
  416300:	add	x7, x7, #0x68
  416304:	add	x3, sp, #0x20
  416308:	stp	x8, xzr, [sp]
  41630c:	mov	x1, x21
  416310:	mov	x5, x20
  416314:	bl	41fab0 <ferror@plt+0x1bad0>
  416318:	mov	x20, x0
  41631c:	adrp	x2, 444000 <ferror@plt+0x40020>
  416320:	add	x2, x2, #0xf95
  416324:	mov	w1, #0x10                  	// #16
  416328:	mov	x0, x19
  41632c:	mov	x3, x20
  416330:	bl	4161dc <ferror@plt+0x121fc>
  416334:	mov	x0, x20
  416338:	bl	414260 <ferror@plt+0x10280>
  41633c:	ldp	x20, x19, [sp, #96]
  416340:	ldp	x22, x21, [sp, #80]
  416344:	ldp	x29, x30, [sp, #64]
  416348:	add	sp, sp, #0x70
  41634c:	ret
  416350:	stp	x29, x30, [sp, #-16]!
  416354:	mov	x6, x4
  416358:	adrp	x8, 440000 <ferror@plt+0x3c020>
  41635c:	adrp	x9, 440000 <ferror@plt+0x3c020>
  416360:	add	x8, x8, #0xf93
  416364:	add	x9, x9, #0xfc1
  416368:	cmp	x6, #0x0
  41636c:	mov	x5, x3
  416370:	mov	w4, w2
  416374:	mov	x3, x1
  416378:	csel	x2, x9, x8, eq  // eq = none
  41637c:	mov	w1, #0x4                   	// #4
  416380:	mov	x29, sp
  416384:	bl	4161dc <ferror@plt+0x121fc>
  416388:	bl	415040 <ferror@plt+0x11060>
  41638c:	stp	x29, x30, [sp, #-48]!
  416390:	stp	x22, x21, [sp, #16]
  416394:	stp	x20, x19, [sp, #32]
  416398:	mov	x29, sp
  41639c:	cbz	w1, 416400 <ferror@plt+0x12420>
  4163a0:	mov	x19, x2
  4163a4:	cbz	x2, 416424 <ferror@plt+0x12444>
  4163a8:	mov	x21, x0
  4163ac:	mov	w0, #0x18                  	// #24
  4163b0:	mov	w20, w1
  4163b4:	bl	4140ec <ferror@plt+0x1010c>
  4163b8:	mov	x22, x0
  4163bc:	mov	x0, x21
  4163c0:	bl	41f868 <ferror@plt+0x1b888>
  4163c4:	str	x0, [x22]
  4163c8:	mov	x0, x19
  4163cc:	str	w20, [x22, #8]
  4163d0:	bl	41f868 <ferror@plt+0x1b888>
  4163d4:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  4163d8:	ldr	x8, [x19, #3248]
  4163dc:	str	x0, [x22, #16]
  4163e0:	mov	x1, x22
  4163e4:	mov	x0, x8
  4163e8:	bl	41ee54 <ferror@plt+0x1ae74>
  4163ec:	str	x0, [x19, #3248]
  4163f0:	ldp	x20, x19, [sp, #32]
  4163f4:	ldp	x22, x21, [sp, #16]
  4163f8:	ldp	x29, x30, [sp], #48
  4163fc:	ret
  416400:	adrp	x0, 445000 <ferror@plt+0x41020>
  416404:	adrp	x2, 440000 <ferror@plt+0x3c020>
  416408:	adrp	x3, 440000 <ferror@plt+0x3c020>
  41640c:	adrp	x4, 441000 <ferror@plt+0x3d020>
  416410:	add	x0, x0, #0x2f
  416414:	add	x2, x2, #0xf3f
  416418:	add	x3, x3, #0xfee
  41641c:	add	x4, x4, #0x37
  416420:	b	416444 <ferror@plt+0x12464>
  416424:	adrp	x0, 445000 <ferror@plt+0x41020>
  416428:	adrp	x2, 440000 <ferror@plt+0x3c020>
  41642c:	adrp	x3, 440000 <ferror@plt+0x3c020>
  416430:	adrp	x4, 441000 <ferror@plt+0x3d020>
  416434:	add	x0, x0, #0x2f
  416438:	add	x2, x2, #0xf3f
  41643c:	add	x3, x3, #0xfee
  416440:	add	x4, x4, #0x46
  416444:	ldp	x20, x19, [sp, #32]
  416448:	ldp	x22, x21, [sp, #16]
  41644c:	mov	w1, #0x8                   	// #8
  416450:	ldp	x29, x30, [sp], #48
  416454:	b	4161dc <ferror@plt+0x121fc>
  416458:	sub	sp, sp, #0x80
  41645c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  416460:	ldr	x8, [x8, #3248]
  416464:	stp	x29, x30, [sp, #64]
  416468:	str	x23, [sp, #80]
  41646c:	stp	x22, x21, [sp, #96]
  416470:	stp	x20, x19, [sp, #112]
  416474:	add	x29, sp, #0x40
  416478:	cbz	x8, 4164d4 <ferror@plt+0x124f4>
  41647c:	ldr	x23, [x8]
  416480:	mov	x21, x1
  416484:	mov	x22, x0
  416488:	add	x0, sp, #0x4
  41648c:	ldr	w1, [x23, #8]
  416490:	mov	x19, x3
  416494:	mov	w20, w2
  416498:	bl	415914 <ferror@plt+0x11934>
  41649c:	ldr	x2, [x23, #16]
  4164a0:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4164a4:	add	x0, x0, #0xf1b
  4164a8:	add	x1, sp, #0x4
  4164ac:	bl	41fa28 <ferror@plt+0x1ba48>
  4164b0:	mov	x23, x0
  4164b4:	mov	x0, x22
  4164b8:	mov	x1, x21
  4164bc:	mov	w2, w20
  4164c0:	mov	x3, x19
  4164c4:	mov	x4, x23
  4164c8:	bl	426084 <ferror@plt+0x220a4>
  4164cc:	mov	x0, x23
  4164d0:	bl	414260 <ferror@plt+0x10280>
  4164d4:	ldp	x20, x19, [sp, #112]
  4164d8:	ldp	x22, x21, [sp, #96]
  4164dc:	ldr	x23, [sp, #80]
  4164e0:	ldp	x29, x30, [sp, #64]
  4164e4:	add	sp, sp, #0x80
  4164e8:	ret
  4164ec:	stp	x29, x30, [sp, #-48]!
  4164f0:	stp	x20, x19, [sp, #32]
  4164f4:	mov	x19, x1
  4164f8:	mov	x1, #0xffffffffffffffff    	// #-1
  4164fc:	mov	x2, xzr
  416500:	str	x21, [sp, #16]
  416504:	mov	x29, sp
  416508:	mov	x20, x0
  41650c:	bl	42bf54 <ferror@plt+0x27f74>
  416510:	cbz	w0, 416574 <ferror@plt+0x12594>
  416514:	adrp	x3, 45b000 <ferror@plt+0x57020>
  416518:	adrp	x4, 444000 <ferror@plt+0x40020>
  41651c:	add	x3, x3, #0xfb6
  416520:	add	x4, x4, #0x95c
  416524:	add	x7, x29, #0x18
  416528:	mov	x1, #0xffffffffffffffff    	// #-1
  41652c:	mov	x0, x20
  416530:	mov	x2, x19
  416534:	mov	x5, xzr
  416538:	mov	x6, xzr
  41653c:	str	xzr, [x29, #24]
  416540:	bl	4360b4 <ferror@plt+0x320d4>
  416544:	cbnz	x0, 416564 <ferror@plt+0x12584>
  416548:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41654c:	ldrb	w9, [x8, #3312]
  416550:	tbz	w9, #0, 416640 <ferror@plt+0x12660>
  416554:	ldr	x0, [x29, #24]
  416558:	bl	409254 <ferror@plt+0x5274>
  41655c:	mov	x0, x20
  416560:	bl	41f868 <ferror@plt+0x1b888>
  416564:	ldp	x20, x19, [sp, #32]
  416568:	ldr	x21, [sp, #16]
  41656c:	ldp	x29, x30, [sp], #48
  416570:	ret
  416574:	adrp	x0, 441000 <ferror@plt+0x3d020>
  416578:	add	x0, x0, #0x113
  41657c:	bl	421e10 <ferror@plt+0x1de30>
  416580:	ldrb	w2, [x20]
  416584:	mov	x19, x0
  416588:	cbz	w2, 416628 <ferror@plt+0x12648>
  41658c:	add	x21, x20, #0x1
  416590:	adrp	x20, 441000 <ferror@plt+0x3d020>
  416594:	add	x20, x20, #0x105
  416598:	b	4165b4 <ferror@plt+0x125d4>
  41659c:	and	w2, w2, #0xff
  4165a0:	mov	x0, x19
  4165a4:	mov	x1, x20
  4165a8:	bl	4235cc <ferror@plt+0x1f5ec>
  4165ac:	ldrb	w2, [x21], #1
  4165b0:	cbz	w2, 416628 <ferror@plt+0x12648>
  4165b4:	and	w8, w2, #0xff
  4165b8:	cmp	w8, #0x1f
  4165bc:	b.ls	4165cc <ferror@plt+0x125ec>  // b.plast
  4165c0:	cmp	w8, #0x7f
  4165c4:	b.cs	41659c <ferror@plt+0x125bc>  // b.hs, b.nlast
  4165c8:	b	4165d8 <ferror@plt+0x125f8>
  4165cc:	sub	w9, w8, #0x9
  4165d0:	cmp	w9, #0x2
  4165d4:	b.cs	416610 <ferror@plt+0x12630>  // b.hs, b.nlast
  4165d8:	ldp	x8, x10, [x19, #8]
  4165dc:	add	x9, x8, #0x1
  4165e0:	cmp	x9, x10
  4165e4:	b.cs	416600 <ferror@plt+0x12620>  // b.hs, b.nlast
  4165e8:	ldr	x10, [x19]
  4165ec:	str	x9, [x19, #8]
  4165f0:	strb	w2, [x10, x8]
  4165f4:	ldp	x8, x9, [x19]
  4165f8:	strb	wzr, [x8, x9]
  4165fc:	b	4165ac <ferror@plt+0x125cc>
  416600:	mov	x1, #0xffffffffffffffff    	// #-1
  416604:	mov	x0, x19
  416608:	bl	4229d8 <ferror@plt+0x1e9f8>
  41660c:	b	4165ac <ferror@plt+0x125cc>
  416610:	cmp	w8, #0xd
  416614:	b.ne	41659c <ferror@plt+0x125bc>  // b.any
  416618:	ldrb	w8, [x21]
  41661c:	cmp	w8, #0xa
  416620:	b.ne	41659c <ferror@plt+0x125bc>  // b.any
  416624:	b	4165d8 <ferror@plt+0x125f8>
  416628:	mov	x0, x19
  41662c:	ldp	x20, x19, [sp, #32]
  416630:	ldr	x21, [sp, #16]
  416634:	mov	w1, wzr
  416638:	ldp	x29, x30, [sp], #48
  41663c:	b	422054 <ferror@plt+0x1e074>
  416640:	ldr	x10, [x29, #24]
  416644:	mov	w9, #0x1                   	// #1
  416648:	strb	w9, [x8, #3312]
  41664c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  416650:	ldr	x0, [x8, #2296]
  416654:	ldr	x2, [x10, #8]
  416658:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41665c:	add	x1, x1, #0x124
  416660:	bl	403fa0 <fprintf@plt>
  416664:	b	416554 <ferror@plt+0x12574>
  416668:	stp	x29, x30, [sp, #-48]!
  41666c:	stp	x20, x19, [sp, #32]
  416670:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  416674:	add	x20, x20, #0xc88
  416678:	mov	x19, x0
  41667c:	mov	x0, x20
  416680:	str	x21, [sp, #16]
  416684:	mov	x29, sp
  416688:	bl	42fcfc <ferror@plt+0x2bd1c>
  41668c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  416690:	ldr	x21, [x8, #3288]
  416694:	mov	x0, x20
  416698:	str	x19, [x8, #3288]
  41669c:	bl	42fda8 <ferror@plt+0x2bdc8>
  4166a0:	mov	x0, x21
  4166a4:	ldp	x20, x19, [sp, #32]
  4166a8:	ldr	x21, [sp, #16]
  4166ac:	ldp	x29, x30, [sp], #48
  4166b0:	ret
  4166b4:	sub	sp, sp, #0x130
  4166b8:	stp	x29, x30, [sp, #256]
  4166bc:	add	x29, sp, #0x100
  4166c0:	stp	x28, x21, [sp, #272]
  4166c4:	stp	x20, x19, [sp, #288]
  4166c8:	stp	x1, x2, [x29, #-120]
  4166cc:	stp	x3, x4, [x29, #-104]
  4166d0:	stp	x5, x6, [x29, #-88]
  4166d4:	stur	x7, [x29, #-72]
  4166d8:	stp	q0, q1, [sp]
  4166dc:	stp	q2, q3, [sp, #32]
  4166e0:	stp	q4, q5, [sp, #64]
  4166e4:	stp	q6, q7, [sp, #96]
  4166e8:	cbz	x0, 4167b8 <ferror@plt+0x127d8>
  4166ec:	mov	x8, #0xffffffffffffffc8    	// #-56
  4166f0:	mov	x10, sp
  4166f4:	sub	x11, x29, #0x78
  4166f8:	movk	x8, #0xff80, lsl #32
  4166fc:	add	x9, x29, #0x30
  416700:	add	x10, x10, #0x80
  416704:	add	x11, x11, #0x38
  416708:	stp	x10, x8, [x29, #-16]
  41670c:	stp	x9, x11, [x29, #-32]
  416710:	ldp	q0, q1, [x29, #-32]
  416714:	sub	x1, x29, #0x40
  416718:	stp	q0, q1, [x29, #-64]
  41671c:	bl	41f9ec <ferror@plt+0x1ba0c>
  416720:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  416724:	add	x20, x20, #0xc88
  416728:	mov	x19, x0
  41672c:	mov	x0, x20
  416730:	bl	42fcfc <ferror@plt+0x2bd1c>
  416734:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  416738:	ldr	x21, [x8, #3288]
  41673c:	mov	x0, x20
  416740:	bl	42fda8 <ferror@plt+0x2bdc8>
  416744:	cbz	x21, 416754 <ferror@plt+0x12774>
  416748:	mov	x0, x19
  41674c:	blr	x21
  416750:	b	41679c <ferror@plt+0x127bc>
  416754:	sub	x0, x29, #0x40
  416758:	bl	43532c <ferror@plt+0x3134c>
  41675c:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  416760:	cbz	w0, 416774 <ferror@plt+0x12794>
  416764:	ldr	x1, [x21, #2304]
  416768:	mov	x0, x19
  41676c:	bl	403530 <fputs@plt>
  416770:	b	416794 <ferror@plt+0x127b4>
  416774:	ldur	x1, [x29, #-64]
  416778:	mov	x0, x19
  41677c:	bl	4164ec <ferror@plt+0x1250c>
  416780:	ldr	x1, [x21, #2304]
  416784:	mov	x20, x0
  416788:	bl	403530 <fputs@plt>
  41678c:	mov	x0, x20
  416790:	bl	414260 <ferror@plt+0x10280>
  416794:	ldr	x0, [x21, #2304]
  416798:	bl	403d10 <fflush@plt>
  41679c:	mov	x0, x19
  4167a0:	bl	414260 <ferror@plt+0x10280>
  4167a4:	ldp	x20, x19, [sp, #288]
  4167a8:	ldp	x28, x21, [sp, #272]
  4167ac:	ldp	x29, x30, [sp, #256]
  4167b0:	add	sp, sp, #0x130
  4167b4:	ret
  4167b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4167bc:	adrp	x2, 440000 <ferror@plt+0x3c020>
  4167c0:	adrp	x3, 441000 <ferror@plt+0x3d020>
  4167c4:	adrp	x4, 43d000 <ferror@plt+0x39020>
  4167c8:	add	x0, x0, #0x2f
  4167cc:	add	x2, x2, #0xf3f
  4167d0:	add	x3, x3, #0xa0
  4167d4:	add	x4, x4, #0x62
  4167d8:	mov	w1, #0x8                   	// #8
  4167dc:	bl	4161dc <ferror@plt+0x121fc>
  4167e0:	b	4167a4 <ferror@plt+0x127c4>
  4167e4:	stp	x29, x30, [sp, #-48]!
  4167e8:	stp	x20, x19, [sp, #32]
  4167ec:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  4167f0:	add	x20, x20, #0xc88
  4167f4:	mov	x19, x0
  4167f8:	mov	x0, x20
  4167fc:	str	x21, [sp, #16]
  416800:	mov	x29, sp
  416804:	bl	42fcfc <ferror@plt+0x2bd1c>
  416808:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41680c:	ldr	x21, [x8, #3296]
  416810:	mov	x0, x20
  416814:	str	x19, [x8, #3296]
  416818:	bl	42fda8 <ferror@plt+0x2bdc8>
  41681c:	mov	x0, x21
  416820:	ldp	x20, x19, [sp, #32]
  416824:	ldr	x21, [sp, #16]
  416828:	ldp	x29, x30, [sp], #48
  41682c:	ret
  416830:	sub	sp, sp, #0x130
  416834:	stp	x29, x30, [sp, #256]
  416838:	add	x29, sp, #0x100
  41683c:	stp	x28, x21, [sp, #272]
  416840:	stp	x20, x19, [sp, #288]
  416844:	stp	x1, x2, [x29, #-120]
  416848:	stp	x3, x4, [x29, #-104]
  41684c:	stp	x5, x6, [x29, #-88]
  416850:	stur	x7, [x29, #-72]
  416854:	stp	q0, q1, [sp]
  416858:	stp	q2, q3, [sp, #32]
  41685c:	stp	q4, q5, [sp, #64]
  416860:	stp	q6, q7, [sp, #96]
  416864:	cbz	x0, 416934 <ferror@plt+0x12954>
  416868:	mov	x8, #0xffffffffffffffc8    	// #-56
  41686c:	mov	x10, sp
  416870:	sub	x11, x29, #0x78
  416874:	movk	x8, #0xff80, lsl #32
  416878:	add	x9, x29, #0x30
  41687c:	add	x10, x10, #0x80
  416880:	add	x11, x11, #0x38
  416884:	stp	x10, x8, [x29, #-16]
  416888:	stp	x9, x11, [x29, #-32]
  41688c:	ldp	q0, q1, [x29, #-32]
  416890:	sub	x1, x29, #0x40
  416894:	stp	q0, q1, [x29, #-64]
  416898:	bl	41f9ec <ferror@plt+0x1ba0c>
  41689c:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  4168a0:	add	x20, x20, #0xc88
  4168a4:	mov	x19, x0
  4168a8:	mov	x0, x20
  4168ac:	bl	42fcfc <ferror@plt+0x2bd1c>
  4168b0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4168b4:	ldr	x21, [x8, #3296]
  4168b8:	mov	x0, x20
  4168bc:	bl	42fda8 <ferror@plt+0x2bdc8>
  4168c0:	cbz	x21, 4168e8 <ferror@plt+0x12908>
  4168c4:	mov	x0, x19
  4168c8:	blr	x21
  4168cc:	mov	x0, x19
  4168d0:	bl	414260 <ferror@plt+0x10280>
  4168d4:	ldp	x20, x19, [sp, #288]
  4168d8:	ldp	x28, x21, [sp, #272]
  4168dc:	ldp	x29, x30, [sp, #256]
  4168e0:	add	sp, sp, #0x130
  4168e4:	ret
  4168e8:	sub	x0, x29, #0x40
  4168ec:	bl	43532c <ferror@plt+0x3134c>
  4168f0:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  4168f4:	cbnz	w0, 41691c <ferror@plt+0x1293c>
  4168f8:	ldur	x1, [x29, #-64]
  4168fc:	mov	x0, x19
  416900:	bl	4164ec <ferror@plt+0x1250c>
  416904:	ldr	x1, [x21, #2296]
  416908:	mov	x20, x0
  41690c:	bl	403530 <fputs@plt>
  416910:	mov	x0, x20
  416914:	bl	414260 <ferror@plt+0x10280>
  416918:	b	416928 <ferror@plt+0x12948>
  41691c:	ldr	x1, [x21, #2296]
  416920:	mov	x0, x19
  416924:	bl	403530 <fputs@plt>
  416928:	ldr	x0, [x21, #2296]
  41692c:	bl	403d10 <fflush@plt>
  416930:	b	4168cc <ferror@plt+0x128ec>
  416934:	adrp	x0, 445000 <ferror@plt+0x41020>
  416938:	adrp	x2, 440000 <ferror@plt+0x3c020>
  41693c:	adrp	x3, 441000 <ferror@plt+0x3d020>
  416940:	adrp	x4, 43d000 <ferror@plt+0x39020>
  416944:	add	x0, x0, #0x2f
  416948:	add	x2, x2, #0xf3f
  41694c:	add	x3, x3, #0xc1
  416950:	add	x4, x4, #0x62
  416954:	mov	w1, #0x8                   	// #8
  416958:	bl	4161dc <ferror@plt+0x121fc>
  41695c:	b	4168d4 <ferror@plt+0x128f4>
  416960:	sub	sp, sp, #0x40
  416964:	stp	x29, x30, [sp, #48]
  416968:	ldp	q1, q0, [x1]
  41696c:	add	x29, sp, #0x30
  416970:	mov	x2, x0
  416974:	sub	x0, x29, #0x4
  416978:	mov	x3, sp
  41697c:	mov	w1, #0x1                   	// #1
  416980:	stp	q1, q0, [sp]
  416984:	bl	403e50 <vsnprintf@plt>
  416988:	ldp	x29, x30, [sp, #48]
  41698c:	add	w8, w0, #0x1
  416990:	sxtw	x0, w8
  416994:	add	sp, sp, #0x40
  416998:	ret
  41699c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4169a0:	mov	w9, #0x1                   	// #1
  4169a4:	strb	w9, [x8, #3200]
  4169a8:	ret
  4169ac:	stp	x29, x30, [sp, #-32]!
  4169b0:	str	x19, [sp, #16]
  4169b4:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  4169b8:	ldr	w0, [x19, #3316]
  4169bc:	mov	x29, sp
  4169c0:	cbz	w0, 4169d0 <ferror@plt+0x129f0>
  4169c4:	ldr	x19, [sp, #16]
  4169c8:	ldp	x29, x30, [sp], #32
  4169cc:	ret
  4169d0:	adrp	x0, 441000 <ferror@plt+0x3d020>
  4169d4:	add	x0, x0, #0x158
  4169d8:	bl	41a6d4 <ferror@plt+0x166f4>
  4169dc:	str	w0, [x19, #3316]
  4169e0:	b	4169c4 <ferror@plt+0x129e4>
  4169e4:	stp	x29, x30, [sp, #-32]!
  4169e8:	stp	x20, x19, [sp, #16]
  4169ec:	mov	x19, x0
  4169f0:	mov	w0, #0x58                  	// #88
  4169f4:	mov	x29, sp
  4169f8:	bl	4141b0 <ferror@plt+0x101d0>
  4169fc:	mov	x20, x0
  416a00:	mov	x0, x19
  416a04:	bl	41f868 <ferror@plt+0x1b888>
  416a08:	ldrb	w8, [x20, #56]
  416a0c:	str	x0, [x20, #8]
  416a10:	mov	x0, x20
  416a14:	and	w8, w8, #0xfc
  416a18:	orr	w8, w8, #0x1
  416a1c:	strb	w8, [x20, #56]
  416a20:	ldp	x20, x19, [sp, #16]
  416a24:	ldp	x29, x30, [sp], #32
  416a28:	ret
  416a2c:	cbz	x0, 416b44 <ferror@plt+0x12b64>
  416a30:	stp	x29, x30, [sp, #-48]!
  416a34:	stp	x20, x19, [sp, #32]
  416a38:	mov	x19, x0
  416a3c:	ldr	x0, [x0]
  416a40:	adrp	x1, 416000 <ferror@plt+0x12020>
  416a44:	add	x1, x1, #0xb60
  416a48:	str	x21, [sp, #16]
  416a4c:	mov	x29, sp
  416a50:	bl	40d1a0 <ferror@plt+0x91c0>
  416a54:	ldr	x20, [x19, #64]
  416a58:	cbz	x20, 416aa4 <ferror@plt+0x12ac4>
  416a5c:	ldr	x0, [x20]
  416a60:	bl	414260 <ferror@plt+0x10280>
  416a64:	ldr	x0, [x20, #8]
  416a68:	bl	414260 <ferror@plt+0x10280>
  416a6c:	ldr	x0, [x20, #16]
  416a70:	bl	414260 <ferror@plt+0x10280>
  416a74:	ldr	x0, [x20, #64]
  416a78:	bl	414260 <ferror@plt+0x10280>
  416a7c:	ldr	x8, [x20, #24]
  416a80:	cbz	x8, 416a8c <ferror@plt+0x12aac>
  416a84:	ldr	x0, [x20, #32]
  416a88:	blr	x8
  416a8c:	ldr	x8, [x20, #48]
  416a90:	cbz	x8, 416a9c <ferror@plt+0x12abc>
  416a94:	ldr	x0, [x20, #56]
  416a98:	blr	x8
  416a9c:	mov	x0, x20
  416aa0:	bl	414260 <ferror@plt+0x10280>
  416aa4:	ldr	x20, [x19, #72]
  416aa8:	cbz	x20, 416ac4 <ferror@plt+0x12ae4>
  416aac:	ldr	x0, [x20]
  416ab0:	bl	414260 <ferror@plt+0x10280>
  416ab4:	ldr	x20, [x20, #8]
  416ab8:	cbnz	x20, 416aac <ferror@plt+0x12acc>
  416abc:	ldr	x0, [x19, #72]
  416ac0:	b	416ac8 <ferror@plt+0x12ae8>
  416ac4:	mov	x0, xzr
  416ac8:	bl	40d184 <ferror@plt+0x91a4>
  416acc:	ldr	x21, [x19, #80]
  416ad0:	str	xzr, [x19, #72]
  416ad4:	cbz	x21, 416afc <ferror@plt+0x12b1c>
  416ad8:	ldr	x20, [x21]
  416adc:	ldr	x0, [x20, #8]
  416ae0:	bl	414260 <ferror@plt+0x10280>
  416ae4:	mov	x0, x20
  416ae8:	bl	414260 <ferror@plt+0x10280>
  416aec:	ldr	x21, [x21, #8]
  416af0:	cbnz	x21, 416ad8 <ferror@plt+0x12af8>
  416af4:	ldr	x0, [x19, #80]
  416af8:	b	416b00 <ferror@plt+0x12b20>
  416afc:	mov	x0, xzr
  416b00:	bl	40d184 <ferror@plt+0x91a4>
  416b04:	ldr	x0, [x19, #8]
  416b08:	str	xzr, [x19, #80]
  416b0c:	bl	414260 <ferror@plt+0x10280>
  416b10:	ldr	x0, [x19, #16]
  416b14:	bl	414260 <ferror@plt+0x10280>
  416b18:	ldr	x0, [x19, #24]
  416b1c:	bl	414260 <ferror@plt+0x10280>
  416b20:	ldr	x8, [x19, #40]
  416b24:	cbz	x8, 416b30 <ferror@plt+0x12b50>
  416b28:	ldr	x0, [x19, #48]
  416b2c:	blr	x8
  416b30:	mov	x0, x19
  416b34:	ldp	x20, x19, [sp, #32]
  416b38:	ldr	x21, [sp, #16]
  416b3c:	ldp	x29, x30, [sp], #48
  416b40:	b	414260 <ferror@plt+0x10280>
  416b44:	adrp	x0, 445000 <ferror@plt+0x41020>
  416b48:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416b4c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  416b50:	add	x0, x0, #0x2f
  416b54:	add	x1, x1, #0x175
  416b58:	add	x2, x2, #0x728
  416b5c:	b	415310 <ferror@plt+0x11330>
  416b60:	cbz	x0, 416bc4 <ferror@plt+0x12be4>
  416b64:	stp	x29, x30, [sp, #-32]!
  416b68:	str	x19, [sp, #16]
  416b6c:	mov	x19, x0
  416b70:	ldr	x0, [x0]
  416b74:	mov	x29, sp
  416b78:	bl	414260 <ferror@plt+0x10280>
  416b7c:	ldr	x0, [x19, #8]
  416b80:	bl	414260 <ferror@plt+0x10280>
  416b84:	ldr	x0, [x19, #16]
  416b88:	bl	414260 <ferror@plt+0x10280>
  416b8c:	ldr	x0, [x19, #64]
  416b90:	bl	414260 <ferror@plt+0x10280>
  416b94:	ldr	x8, [x19, #24]
  416b98:	cbz	x8, 416ba4 <ferror@plt+0x12bc4>
  416b9c:	ldr	x0, [x19, #32]
  416ba0:	blr	x8
  416ba4:	ldr	x8, [x19, #48]
  416ba8:	cbz	x8, 416bb4 <ferror@plt+0x12bd4>
  416bac:	ldr	x0, [x19, #56]
  416bb0:	blr	x8
  416bb4:	mov	x0, x19
  416bb8:	ldr	x19, [sp, #16]
  416bbc:	ldp	x29, x30, [sp], #32
  416bc0:	b	414260 <ferror@plt+0x10280>
  416bc4:	adrp	x0, 445000 <ferror@plt+0x41020>
  416bc8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416bcc:	adrp	x2, 441000 <ferror@plt+0x3d020>
  416bd0:	add	x0, x0, #0x2f
  416bd4:	add	x1, x1, #0x591
  416bd8:	add	x2, x2, #0x2f8
  416bdc:	b	415310 <ferror@plt+0x11330>
  416be0:	cbz	x0, 416bf4 <ferror@plt+0x12c14>
  416be4:	ldrb	w8, [x0, #56]
  416be8:	bfxil	w8, w1, #0, #1
  416bec:	strb	w8, [x0, #56]
  416bf0:	ret
  416bf4:	adrp	x0, 445000 <ferror@plt+0x41020>
  416bf8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416bfc:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  416c00:	add	x0, x0, #0x2f
  416c04:	add	x1, x1, #0x1a2
  416c08:	add	x2, x2, #0x728
  416c0c:	b	415310 <ferror@plt+0x11330>
  416c10:	stp	x29, x30, [sp, #-16]!
  416c14:	mov	x29, sp
  416c18:	cbz	x0, 416c2c <ferror@plt+0x12c4c>
  416c1c:	ldrb	w8, [x0, #56]
  416c20:	and	w0, w8, #0x1
  416c24:	ldp	x29, x30, [sp], #16
  416c28:	ret
  416c2c:	adrp	x0, 445000 <ferror@plt+0x41020>
  416c30:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416c34:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  416c38:	add	x0, x0, #0x2f
  416c3c:	add	x1, x1, #0x1e5
  416c40:	add	x2, x2, #0x728
  416c44:	bl	415310 <ferror@plt+0x11330>
  416c48:	mov	w0, wzr
  416c4c:	ldp	x29, x30, [sp], #16
  416c50:	ret
  416c54:	cbz	x0, 416c70 <ferror@plt+0x12c90>
  416c58:	ldrb	w8, [x0, #56]
  416c5c:	ubfiz	w9, w1, #1, #1
  416c60:	and	w8, w8, #0xfffffffd
  416c64:	orr	w8, w8, w9
  416c68:	strb	w8, [x0, #56]
  416c6c:	ret
  416c70:	adrp	x0, 445000 <ferror@plt+0x41020>
  416c74:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416c78:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  416c7c:	add	x0, x0, #0x2f
  416c80:	add	x1, x1, #0x222
  416c84:	add	x2, x2, #0x728
  416c88:	b	415310 <ferror@plt+0x11330>
  416c8c:	stp	x29, x30, [sp, #-16]!
  416c90:	mov	x29, sp
  416c94:	cbz	x0, 416ca8 <ferror@plt+0x12cc8>
  416c98:	ldrb	w8, [x0, #56]
  416c9c:	ubfx	w0, w8, #1, #1
  416ca0:	ldp	x29, x30, [sp], #16
  416ca4:	ret
  416ca8:	adrp	x0, 445000 <ferror@plt+0x41020>
  416cac:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416cb0:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  416cb4:	add	x0, x0, #0x2f
  416cb8:	add	x1, x1, #0x26f
  416cbc:	add	x2, x2, #0x728
  416cc0:	bl	415310 <ferror@plt+0x11330>
  416cc4:	mov	w0, wzr
  416cc8:	ldp	x29, x30, [sp], #16
  416ccc:	ret
  416cd0:	stp	x29, x30, [sp, #-64]!
  416cd4:	str	x23, [sp, #16]
  416cd8:	stp	x22, x21, [sp, #32]
  416cdc:	stp	x20, x19, [sp, #48]
  416ce0:	mov	x29, sp
  416ce4:	cbz	x0, 416d88 <ferror@plt+0x12da8>
  416ce8:	mov	x20, x1
  416cec:	cbz	x1, 416da4 <ferror@plt+0x12dc4>
  416cf0:	ldr	x21, [x20]
  416cf4:	cbz	x21, 416dc0 <ferror@plt+0x12de0>
  416cf8:	ldr	x8, [x20, #8]
  416cfc:	cbz	x8, 416ddc <ferror@plt+0x12dfc>
  416d00:	ldr	x8, [x20, #16]
  416d04:	cbz	x8, 416df8 <ferror@plt+0x12e18>
  416d08:	ldr	x23, [x0]
  416d0c:	mov	x19, x0
  416d10:	cbz	x23, 416d64 <ferror@plt+0x12d84>
  416d14:	adrp	x22, 441000 <ferror@plt+0x3d020>
  416d18:	add	x22, x22, #0x355
  416d1c:	ldr	x8, [x23]
  416d20:	ldr	x1, [x8]
  416d24:	cbz	x21, 416d54 <ferror@plt+0x12d74>
  416d28:	cbz	x1, 416d44 <ferror@plt+0x12d64>
  416d2c:	mov	x0, x21
  416d30:	bl	403b30 <strcmp@plt>
  416d34:	cbnz	w0, 416d44 <ferror@plt+0x12d64>
  416d38:	mov	x0, x22
  416d3c:	mov	x1, x21
  416d40:	bl	416e24 <ferror@plt+0x12e44>
  416d44:	ldr	x23, [x23, #8]
  416d48:	cbz	x23, 416d5c <ferror@plt+0x12d7c>
  416d4c:	ldr	x21, [x20]
  416d50:	b	416d1c <ferror@plt+0x12d3c>
  416d54:	cbnz	x1, 416d44 <ferror@plt+0x12d64>
  416d58:	b	416d38 <ferror@plt+0x12d58>
  416d5c:	ldr	x0, [x19]
  416d60:	b	416d68 <ferror@plt+0x12d88>
  416d64:	mov	x0, xzr
  416d68:	mov	x1, x20
  416d6c:	bl	40d230 <ferror@plt+0x9250>
  416d70:	str	x0, [x19]
  416d74:	ldp	x20, x19, [sp, #48]
  416d78:	ldp	x22, x21, [sp, #32]
  416d7c:	ldr	x23, [sp, #16]
  416d80:	ldp	x29, x30, [sp], #64
  416d84:	ret
  416d88:	adrp	x0, 445000 <ferror@plt+0x41020>
  416d8c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416d90:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  416d94:	add	x0, x0, #0x2f
  416d98:	add	x1, x1, #0x2b6
  416d9c:	add	x2, x2, #0x728
  416da0:	b	416e10 <ferror@plt+0x12e30>
  416da4:	adrp	x0, 445000 <ferror@plt+0x41020>
  416da8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416dac:	adrp	x2, 441000 <ferror@plt+0x3d020>
  416db0:	add	x0, x0, #0x2f
  416db4:	add	x1, x1, #0x2b6
  416db8:	add	x2, x2, #0x2f8
  416dbc:	b	416e10 <ferror@plt+0x12e30>
  416dc0:	adrp	x0, 445000 <ferror@plt+0x41020>
  416dc4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416dc8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  416dcc:	add	x0, x0, #0x2f
  416dd0:	add	x1, x1, #0x2b6
  416dd4:	add	x2, x2, #0x306
  416dd8:	b	416e10 <ferror@plt+0x12e30>
  416ddc:	adrp	x0, 445000 <ferror@plt+0x41020>
  416de0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416de4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  416de8:	add	x0, x0, #0x2f
  416dec:	add	x1, x1, #0x2b6
  416df0:	add	x2, x2, #0x31a
  416df4:	b	416e10 <ferror@plt+0x12e30>
  416df8:	adrp	x0, 445000 <ferror@plt+0x41020>
  416dfc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416e00:	adrp	x2, 441000 <ferror@plt+0x3d020>
  416e04:	add	x0, x0, #0x2f
  416e08:	add	x1, x1, #0x2b6
  416e0c:	add	x2, x2, #0x335
  416e10:	ldp	x20, x19, [sp, #48]
  416e14:	ldp	x22, x21, [sp, #32]
  416e18:	ldr	x23, [sp, #16]
  416e1c:	ldp	x29, x30, [sp], #64
  416e20:	b	415310 <ferror@plt+0x11330>
  416e24:	sub	sp, sp, #0x120
  416e28:	stp	x29, x30, [sp, #256]
  416e2c:	add	x29, sp, #0x100
  416e30:	mov	x9, #0xffffffffffffffc8    	// #-56
  416e34:	mov	x10, sp
  416e38:	sub	x11, x29, #0x78
  416e3c:	movk	x9, #0xff80, lsl #32
  416e40:	add	x12, x29, #0x20
  416e44:	add	x10, x10, #0x80
  416e48:	add	x11, x11, #0x38
  416e4c:	stp	x10, x9, [x29, #-16]
  416e50:	stp	x12, x11, [x29, #-32]
  416e54:	stp	x1, x2, [x29, #-120]
  416e58:	stp	x3, x4, [x29, #-104]
  416e5c:	stp	x5, x6, [x29, #-88]
  416e60:	stur	x7, [x29, #-72]
  416e64:	stp	q0, q1, [sp]
  416e68:	ldp	q0, q1, [x29, #-32]
  416e6c:	mov	x8, x0
  416e70:	adrp	x0, 445000 <ferror@plt+0x41020>
  416e74:	add	x0, x0, #0x2f
  416e78:	sub	x3, x29, #0x40
  416e7c:	mov	w1, #0x10                  	// #16
  416e80:	mov	x2, x8
  416e84:	str	x28, [sp, #272]
  416e88:	stp	q2, q3, [sp, #32]
  416e8c:	stp	q4, q5, [sp, #64]
  416e90:	stp	q6, q7, [sp, #96]
  416e94:	stp	q0, q1, [x29, #-64]
  416e98:	bl	4155f0 <ferror@plt+0x11610>
  416e9c:	ldr	x28, [sp, #272]
  416ea0:	ldp	x29, x30, [sp, #256]
  416ea4:	add	sp, sp, #0x120
  416ea8:	ret
  416eac:	cbz	x0, 416ed0 <ferror@plt+0x12ef0>
  416eb0:	cbz	x1, 416eec <ferror@plt+0x12f0c>
  416eb4:	ldr	x8, [x0, #64]
  416eb8:	cbz	x8, 416ec8 <ferror@plt+0x12ee8>
  416ebc:	adrp	x0, 441000 <ferror@plt+0x3d020>
  416ec0:	add	x0, x0, #0x3d6
  416ec4:	b	416e24 <ferror@plt+0x12e44>
  416ec8:	str	x1, [x0, #64]
  416ecc:	ret
  416ed0:	adrp	x0, 445000 <ferror@plt+0x41020>
  416ed4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416ed8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  416edc:	add	x0, x0, #0x2f
  416ee0:	add	x1, x1, #0x38f
  416ee4:	add	x2, x2, #0x728
  416ee8:	b	415310 <ferror@plt+0x11330>
  416eec:	adrp	x0, 445000 <ferror@plt+0x41020>
  416ef0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416ef4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  416ef8:	add	x0, x0, #0x2f
  416efc:	add	x1, x1, #0x38f
  416f00:	add	x2, x2, #0x2f8
  416f04:	b	415310 <ferror@plt+0x11330>
  416f08:	stp	x29, x30, [sp, #-16]!
  416f0c:	mov	x29, sp
  416f10:	cbz	x0, 416f20 <ferror@plt+0x12f40>
  416f14:	ldr	x0, [x0, #64]
  416f18:	ldp	x29, x30, [sp], #16
  416f1c:	ret
  416f20:	adrp	x0, 445000 <ferror@plt+0x41020>
  416f24:	adrp	x1, 441000 <ferror@plt+0x3d020>
  416f28:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  416f2c:	add	x0, x0, #0x2f
  416f30:	add	x1, x1, #0x403
  416f34:	add	x2, x2, #0x728
  416f38:	bl	415310 <ferror@plt+0x11330>
  416f3c:	mov	x0, xzr
  416f40:	ldp	x29, x30, [sp], #16
  416f44:	ret
  416f48:	stp	x29, x30, [sp, #-48]!
  416f4c:	stp	x22, x21, [sp, #16]
  416f50:	stp	x20, x19, [sp, #32]
  416f54:	mov	x29, sp
  416f58:	cbz	x1, 417000 <ferror@plt+0x13020>
  416f5c:	ldr	x22, [x0, #64]
  416f60:	mov	x19, x2
  416f64:	mov	x21, x1
  416f68:	mov	x20, x0
  416f6c:	cbnz	x22, 416fa8 <ferror@plt+0x12fc8>
  416f70:	mov	w0, #0x68                  	// #104
  416f74:	bl	4141b0 <ferror@plt+0x101d0>
  416f78:	mov	x22, x0
  416f7c:	mov	x0, xzr
  416f80:	bl	41f868 <ferror@plt+0x1b888>
  416f84:	str	x0, [x22]
  416f88:	mov	x0, xzr
  416f8c:	bl	41f868 <ferror@plt+0x1b888>
  416f90:	str	x0, [x22, #8]
  416f94:	mov	x0, xzr
  416f98:	bl	41f868 <ferror@plt+0x1b888>
  416f9c:	stp	xzr, xzr, [x22, #24]
  416fa0:	str	x0, [x22, #16]
  416fa4:	str	x22, [x20, #64]
  416fa8:	mov	x0, x22
  416fac:	mov	x1, x21
  416fb0:	bl	4170b8 <ferror@plt+0x130d8>
  416fb4:	ldr	x20, [x20, #64]
  416fb8:	cbz	x20, 41701c <ferror@plt+0x1303c>
  416fbc:	mov	x0, x19
  416fc0:	bl	41f868 <ferror@plt+0x1b888>
  416fc4:	ldr	x8, [x20, #48]
  416fc8:	mov	x19, x0
  416fcc:	cbz	x8, 416fd8 <ferror@plt+0x12ff8>
  416fd0:	ldr	x0, [x20, #56]
  416fd4:	blr	x8
  416fd8:	adrp	x8, 419000 <ferror@plt+0x15020>
  416fdc:	adrp	x9, 414000 <ferror@plt+0x10020>
  416fe0:	add	x8, x8, #0x3e8
  416fe4:	add	x9, x9, #0x260
  416fe8:	str	x8, [x20, #40]
  416fec:	stp	x9, x19, [x20, #48]
  416ff0:	ldp	x20, x19, [sp, #32]
  416ff4:	ldp	x22, x21, [sp, #16]
  416ff8:	ldp	x29, x30, [sp], #48
  416ffc:	ret
  417000:	adrp	x0, 445000 <ferror@plt+0x41020>
  417004:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417008:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41700c:	add	x0, x0, #0x2f
  417010:	add	x1, x1, #0x443
  417014:	add	x2, x2, #0x4a1
  417018:	b	417034 <ferror@plt+0x13054>
  41701c:	adrp	x0, 445000 <ferror@plt+0x41020>
  417020:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417024:	adrp	x2, 441000 <ferror@plt+0x3d020>
  417028:	add	x0, x0, #0x2f
  41702c:	add	x1, x1, #0x800
  417030:	add	x2, x2, #0x2f8
  417034:	ldp	x20, x19, [sp, #32]
  417038:	ldp	x22, x21, [sp, #16]
  41703c:	ldp	x29, x30, [sp], #48
  417040:	b	415310 <ferror@plt+0x11330>
  417044:	stp	x29, x30, [sp, #-64]!
  417048:	stp	x24, x23, [sp, #16]
  41704c:	mov	x23, x0
  417050:	mov	w0, #0x68                  	// #104
  417054:	stp	x22, x21, [sp, #32]
  417058:	stp	x20, x19, [sp, #48]
  41705c:	mov	x29, sp
  417060:	mov	x19, x4
  417064:	mov	x20, x3
  417068:	mov	x21, x2
  41706c:	mov	x22, x1
  417070:	bl	4141b0 <ferror@plt+0x101d0>
  417074:	mov	x24, x0
  417078:	mov	x0, x23
  41707c:	bl	41f868 <ferror@plt+0x1b888>
  417080:	str	x0, [x24]
  417084:	mov	x0, x22
  417088:	bl	41f868 <ferror@plt+0x1b888>
  41708c:	str	x0, [x24, #8]
  417090:	mov	x0, x21
  417094:	bl	41f868 <ferror@plt+0x1b888>
  417098:	stp	x19, x20, [x24, #24]
  41709c:	str	x0, [x24, #16]
  4170a0:	mov	x0, x24
  4170a4:	ldp	x20, x19, [sp, #48]
  4170a8:	ldp	x22, x21, [sp, #32]
  4170ac:	ldp	x24, x23, [sp, #16]
  4170b0:	ldp	x29, x30, [sp], #64
  4170b4:	ret
  4170b8:	cbz	x1, 417270 <ferror@plt+0x13290>
  4170bc:	stp	x29, x30, [sp, #-96]!
  4170c0:	stp	x24, x23, [sp, #48]
  4170c4:	stp	x20, x19, [sp, #80]
  4170c8:	mov	x20, x1
  4170cc:	mov	x19, x0
  4170d0:	mov	w23, #0x1                   	// #1
  4170d4:	mov	x8, x1
  4170d8:	str	x27, [sp, #16]
  4170dc:	stp	x26, x25, [sp, #32]
  4170e0:	stp	x22, x21, [sp, #64]
  4170e4:	mov	x29, sp
  4170e8:	ldr	x9, [x8], #48
  4170ec:	sub	x23, x23, #0x1
  4170f0:	cbnz	x9, 4170e8 <ferror@plt+0x13108>
  4170f4:	ldr	w8, [x19, #72]
  4170f8:	ldr	x0, [x19, #64]
  4170fc:	mov	w2, #0x30                  	// #48
  417100:	neg	w21, w23
  417104:	sub	w8, w8, w23
  417108:	sxtw	x1, w8
  41710c:	mov	w22, #0x30                  	// #48
  417110:	bl	414440 <ferror@plt+0x10460>
  417114:	ldrsw	x8, [x19, #72]
  417118:	str	x0, [x19, #64]
  41711c:	umull	x2, w21, w22
  417120:	mov	x1, x20
  417124:	madd	x0, x8, x22, x0
  417128:	bl	4034a0 <memcpy@plt>
  41712c:	ldr	w8, [x19, #72]
  417130:	cbz	w23, 41724c <ferror@plt+0x1326c>
  417134:	adrp	x9, 442000 <ferror@plt+0x3e020>
  417138:	sxtw	x24, w8
  41713c:	ldr	x8, [x19, #64]
  417140:	ldr	x27, [x9, #3688]
  417144:	mov	w25, #0x8                   	// #8
  417148:	add	x9, x24, x24, lsl #1
  41714c:	adrp	x20, 441000 <ferror@plt+0x3d020>
  417150:	adrp	x21, 441000 <ferror@plt+0x3d020>
  417154:	adrp	x22, 441000 <ferror@plt+0x3d020>
  417158:	neg	x26, x23
  41715c:	bfi	x25, x9, #4, #60
  417160:	add	x20, x20, #0x695
  417164:	add	x21, x21, #0x647
  417168:	add	x22, x22, #0x600
  41716c:	b	417188 <ferror@plt+0x131a8>
  417170:	ldr	w9, [x19, #72]
  417174:	add	x24, x24, #0x1
  417178:	add	x25, x25, #0x30
  41717c:	add	w10, w26, w9
  417180:	cmp	x24, w10, sxtw
  417184:	b.ge	417244 <ferror@plt+0x13264>  // b.tcont
  417188:	ldrb	w1, [x8, x25]
  41718c:	cbz	w1, 4171c0 <ferror@plt+0x131e0>
  417190:	cmp	w1, #0x2d
  417194:	b.eq	4171a0 <ferror@plt+0x131c0>  // b.none
  417198:	ldrh	w9, [x27, w1, uxtw #1]
  41719c:	tbnz	w9, #6, 4171c0 <ferror@plt+0x131e0>
  4171a0:	add	x8, x8, x25
  4171a4:	ldr	x3, [x19]
  4171a8:	ldur	x4, [x8, #-8]
  4171ac:	mov	x0, x22
  4171b0:	mov	w2, w1
  4171b4:	bl	416e24 <ferror@plt+0x12e44>
  4171b8:	ldr	x8, [x19, #64]
  4171bc:	strb	wzr, [x8, x25]
  4171c0:	add	x9, x8, x25
  4171c4:	ldr	w1, [x9, #8]
  4171c8:	cbz	w1, 4171fc <ferror@plt+0x1321c>
  4171cc:	ldrb	w9, [x9, #4]
  4171d0:	tbz	w9, #2, 4171fc <ferror@plt+0x1321c>
  4171d4:	add	x8, x8, x25
  4171d8:	ldr	x2, [x19]
  4171dc:	ldur	x3, [x8, #-8]
  4171e0:	mov	x0, x21
  4171e4:	bl	416e24 <ferror@plt+0x12e44>
  4171e8:	ldr	x8, [x19, #64]
  4171ec:	add	x9, x8, x25
  4171f0:	ldr	w10, [x9, #4]
  4171f4:	and	w10, w10, #0xfffffffb
  4171f8:	str	w10, [x9, #4]
  4171fc:	add	x9, x8, x25
  417200:	ldr	w2, [x9, #8]
  417204:	cmp	w2, #0x3
  417208:	b.eq	417170 <ferror@plt+0x13190>  // b.none
  41720c:	ldr	w1, [x9, #4]
  417210:	tst	w1, #0x38
  417214:	b.eq	417170 <ferror@plt+0x13190>  // b.none
  417218:	add	x8, x8, x25
  41721c:	ldr	x3, [x19]
  417220:	ldur	x4, [x8, #-8]
  417224:	mov	x0, x20
  417228:	bl	416e24 <ferror@plt+0x12e44>
  41722c:	ldr	x8, [x19, #64]
  417230:	add	x9, x8, x25
  417234:	ldr	w10, [x9, #4]
  417238:	and	w10, w10, #0xffffffc7
  41723c:	str	w10, [x9, #4]
  417240:	b	417170 <ferror@plt+0x13190>
  417244:	sub	w8, w9, w23
  417248:	b	417250 <ferror@plt+0x13270>
  41724c:	sub	x8, x8, x23
  417250:	str	w8, [x19, #72]
  417254:	ldp	x20, x19, [sp, #80]
  417258:	ldp	x22, x21, [sp, #64]
  41725c:	ldp	x24, x23, [sp, #48]
  417260:	ldp	x26, x25, [sp, #32]
  417264:	ldr	x27, [sp, #16]
  417268:	ldp	x29, x30, [sp], #96
  41726c:	ret
  417270:	adrp	x0, 445000 <ferror@plt+0x41020>
  417274:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417278:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41727c:	add	x0, x0, #0x2f
  417280:	add	x1, x1, #0x5ba
  417284:	add	x2, x2, #0x4a1
  417288:	b	415310 <ferror@plt+0x11330>
  41728c:	cbz	x0, 4172e0 <ferror@plt+0x13300>
  417290:	stp	x29, x30, [sp, #-32]!
  417294:	stp	x20, x19, [sp, #16]
  417298:	mov	x19, x0
  41729c:	mov	x0, x1
  4172a0:	mov	x29, sp
  4172a4:	bl	41f868 <ferror@plt+0x1b888>
  4172a8:	ldr	x8, [x19, #48]
  4172ac:	mov	x20, x0
  4172b0:	cbz	x8, 4172bc <ferror@plt+0x132dc>
  4172b4:	ldr	x0, [x19, #56]
  4172b8:	blr	x8
  4172bc:	adrp	x8, 419000 <ferror@plt+0x15020>
  4172c0:	adrp	x9, 414000 <ferror@plt+0x10020>
  4172c4:	add	x8, x8, #0x3e8
  4172c8:	add	x9, x9, #0x260
  4172cc:	str	x8, [x19, #40]
  4172d0:	stp	x9, x20, [x19, #48]
  4172d4:	ldp	x20, x19, [sp, #16]
  4172d8:	ldp	x29, x30, [sp], #32
  4172dc:	ret
  4172e0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4172e4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4172e8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  4172ec:	add	x0, x0, #0x2f
  4172f0:	add	x1, x1, #0x800
  4172f4:	add	x2, x2, #0x2f8
  4172f8:	b	415310 <ferror@plt+0x11330>
  4172fc:	stp	x29, x30, [sp, #-96]!
  417300:	stp	x28, x27, [sp, #16]
  417304:	stp	x26, x25, [sp, #32]
  417308:	stp	x24, x23, [sp, #48]
  41730c:	stp	x22, x21, [sp, #64]
  417310:	stp	x20, x19, [sp, #80]
  417314:	mov	x29, sp
  417318:	sub	sp, sp, #0x430
  41731c:	mov	x26, x0
  417320:	mov	w0, #0x400                 	// #1024
  417324:	mov	x19, x2
  417328:	str	w1, [sp, #4]
  41732c:	bl	421d98 <ferror@plt+0x1ddb8>
  417330:	ldr	x8, [x26, #64]
  417334:	mov	x23, x0
  417338:	cbz	x8, 41736c <ferror@plt+0x1338c>
  41733c:	ldrsw	x9, [x8, #72]
  417340:	cmp	w9, #0x1
  417344:	b.lt	41736c <ferror@plt+0x1338c>  // b.tstop
  417348:	ldr	x10, [x8, #64]
  41734c:	mov	x11, xzr
  417350:	ldr	x12, [x10]
  417354:	ldrb	w12, [x12]
  417358:	cbz	w12, 4176e0 <ferror@plt+0x13700>
  41735c:	add	x11, x11, #0x1
  417360:	cmp	x11, x9
  417364:	add	x10, x10, #0x30
  417368:	b.lt	417350 <ferror@plt+0x13370>  // b.tstop
  41736c:	mov	x21, xzr
  417370:	bl	42dc64 <ferror@plt+0x29c84>
  417374:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417378:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41737c:	adrp	x4, 441000 <ferror@plt+0x3d020>
  417380:	mov	x3, x0
  417384:	add	x1, x1, #0x4b1
  417388:	add	x2, x2, #0x4bc
  41738c:	add	x4, x4, #0x4c3
  417390:	mov	x0, x23
  417394:	bl	4235cc <ferror@plt+0x1f5ec>
  417398:	cbz	x21, 4173b8 <ferror@plt+0x133d8>
  41739c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4173a0:	add	x1, x1, #0x68
  4173a4:	mov	x0, x23
  4173a8:	bl	422284 <ferror@plt+0x1e2a4>
  4173ac:	mov	x0, x23
  4173b0:	mov	x1, x21
  4173b4:	bl	422284 <ferror@plt+0x1e2a4>
  4173b8:	ldr	x8, [x26, #8]
  4173bc:	cbz	x8, 4173f8 <ferror@plt+0x13418>
  4173c0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4173c4:	add	x1, x1, #0x68
  4173c8:	mov	x0, x23
  4173cc:	bl	422284 <ferror@plt+0x1e2a4>
  4173d0:	ldr	x9, [x26, #32]
  4173d4:	ldr	x8, [x26, #8]
  4173d8:	cbz	x9, 4173ec <ferror@plt+0x1340c>
  4173dc:	ldr	x1, [x26, #48]
  4173e0:	mov	x0, x8
  4173e4:	blr	x9
  4173e8:	mov	x8, x0
  4173ec:	mov	x0, x23
  4173f0:	mov	x1, x8
  4173f4:	bl	422284 <ferror@plt+0x1e2a4>
  4173f8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4173fc:	add	x1, x1, #0x4cf
  417400:	mov	x0, x23
  417404:	bl	422284 <ferror@plt+0x1e2a4>
  417408:	ldr	x8, [x26, #16]
  41740c:	cbz	x8, 417444 <ferror@plt+0x13464>
  417410:	ldr	x9, [x26, #32]
  417414:	cbz	x9, 417428 <ferror@plt+0x13448>
  417418:	ldr	x1, [x26, #48]
  41741c:	mov	x0, x8
  417420:	blr	x9
  417424:	mov	x8, x0
  417428:	mov	x0, x23
  41742c:	mov	x1, x8
  417430:	bl	422284 <ferror@plt+0x1e2a4>
  417434:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417438:	add	x1, x1, #0x4cf
  41743c:	mov	x0, x23
  417440:	bl	422284 <ferror@plt+0x1e2a4>
  417444:	add	x0, sp, #0x28
  417448:	mov	w2, #0x400                 	// #1024
  41744c:	mov	w1, wzr
  417450:	str	x19, [sp, #8]
  417454:	bl	4038d0 <memset@plt>
  417458:	adrp	x0, 40d000 <ferror@plt+0x9020>
  41745c:	adrp	x1, 40d000 <ferror@plt+0x9020>
  417460:	add	x0, x0, #0xec
  417464:	add	x1, x1, #0xd0
  417468:	bl	40b878 <ferror@plt+0x7898>
  41746c:	adrp	x3, 414000 <ferror@plt+0x10020>
  417470:	mov	x24, x0
  417474:	add	x3, x3, #0x260
  417478:	mov	x0, xzr
  41747c:	mov	x1, xzr
  417480:	mov	x2, xzr
  417484:	bl	40b904 <ferror@plt+0x7924>
  417488:	ldr	x8, [x26, #64]
  41748c:	str	x0, [sp, #32]
  417490:	cbz	x8, 4174fc <ferror@plt+0x1351c>
  417494:	ldr	w9, [x8, #72]
  417498:	cmp	w9, #0x1
  41749c:	b.lt	4174fc <ferror@plt+0x1351c>  // b.tstop
  4174a0:	mov	x19, xzr
  4174a4:	mov	x20, xzr
  4174a8:	add	x21, sp, #0x28
  4174ac:	mov	w22, #0x1                   	// #1
  4174b0:	b	4174d0 <ferror@plt+0x134f0>
  4174b4:	str	w22, [x21, x8, lsl #2]
  4174b8:	ldr	x8, [x26, #64]
  4174bc:	add	x20, x20, #0x1
  4174c0:	add	x19, x19, #0x30
  4174c4:	ldrsw	x9, [x8, #72]
  4174c8:	cmp	x20, x9
  4174cc:	b.ge	4174fc <ferror@plt+0x1351c>  // b.tcont
  4174d0:	ldr	x8, [x8, #64]
  4174d4:	mov	x0, x24
  4174d8:	add	x25, x8, x19
  4174dc:	ldr	x1, [x25]
  4174e0:	mov	x2, x25
  4174e4:	bl	40c3fc <ferror@plt+0x841c>
  4174e8:	ldrb	w8, [x25, #8]
  4174ec:	ldr	w9, [x21, x8, lsl #2]
  4174f0:	cbz	w9, 4174b4 <ferror@plt+0x134d4>
  4174f4:	strb	wzr, [x25, #8]
  4174f8:	b	4174b8 <ferror@plt+0x134d8>
  4174fc:	stp	x23, x26, [sp, #16]
  417500:	ldr	x20, [x26]
  417504:	cbz	x20, 4175c8 <ferror@plt+0x135e8>
  417508:	adrp	x25, 441000 <ferror@plt+0x3d020>
  41750c:	add	x22, sp, #0x28
  417510:	mov	w23, #0x1                   	// #1
  417514:	add	x25, x25, #0x4d2
  417518:	b	417524 <ferror@plt+0x13544>
  41751c:	ldr	x20, [x20, #8]
  417520:	cbz	x20, 4175c8 <ferror@plt+0x135e8>
  417524:	ldr	x27, [x20]
  417528:	ldr	w8, [x27, #72]
  41752c:	cmp	w8, #0x1
  417530:	b.lt	41751c <ferror@plt+0x1353c>  // b.tstop
  417534:	mov	x28, xzr
  417538:	mov	x19, xzr
  41753c:	b	417558 <ferror@plt+0x13578>
  417540:	str	w23, [x22, x9, lsl #2]
  417544:	ldrsw	x8, [x27, #72]
  417548:	add	x19, x19, #0x1
  41754c:	add	x28, x28, #0x30
  417550:	cmp	x19, x8
  417554:	b.ge	41751c <ferror@plt+0x1353c>  // b.tcont
  417558:	ldr	x21, [x27, #64]
  41755c:	mov	x0, x24
  417560:	ldr	x1, [x21, x28]
  417564:	bl	40c170 <ferror@plt+0x8190>
  417568:	cbz	x0, 417598 <ferror@plt+0x135b8>
  41756c:	add	x26, x21, x28
  417570:	ldrb	w8, [x26, #12]
  417574:	tbnz	w8, #6, 417598 <ferror@plt+0x135b8>
  417578:	ldr	x1, [x27]
  41757c:	ldr	x2, [x26]
  417580:	mov	x0, x25
  417584:	bl	41fa28 <ferror@plt+0x1ba48>
  417588:	mov	x2, x0
  41758c:	ldr	x0, [sp, #32]
  417590:	mov	x1, x26
  417594:	b	4175a4 <ferror@plt+0x135c4>
  417598:	add	x2, x21, x28
  41759c:	ldr	x1, [x2]
  4175a0:	mov	x0, x24
  4175a4:	bl	40c3fc <ferror@plt+0x841c>
  4175a8:	add	x8, x21, x28
  4175ac:	ldrb	w9, [x8, #8]
  4175b0:	ldr	w10, [x22, x9, lsl #2]
  4175b4:	cbz	w10, 417540 <ferror@plt+0x13560>
  4175b8:	ldrb	w10, [x8, #12]
  4175bc:	tbnz	w10, #6, 417540 <ferror@plt+0x13560>
  4175c0:	strb	wzr, [x8, #8]
  4175c4:	b	417544 <ferror@plt+0x13564>
  4175c8:	mov	x0, x24
  4175cc:	bl	40bff8 <ferror@plt+0x8018>
  4175d0:	ldr	x28, [sp, #24]
  4175d4:	adrp	x22, 45b000 <ferror@plt+0x57020>
  4175d8:	ldrb	w8, [x28, #56]
  4175dc:	ldr	x27, [x28]
  4175e0:	tbnz	w8, #0, 4175ec <ferror@plt+0x1360c>
  4175e4:	mov	w25, wzr
  4175e8:	b	4176b4 <ferror@plt+0x136d4>
  4175ec:	ldr	x20, [x22, #3776]
  4175f0:	adrp	x24, 441000 <ferror@plt+0x3d020>
  4175f4:	mov	x25, xzr
  4175f8:	add	x24, x24, #0x4d8
  4175fc:	mov	w21, #0x2d                  	// #45
  417600:	mov	w19, #0x1                   	// #1
  417604:	mov	x0, x24
  417608:	bl	42aa60 <ferror@plt+0x26a80>
  41760c:	mov	w26, w0
  417610:	bl	4290e4 <ferror@plt+0x25104>
  417614:	cbnz	w0, 417644 <ferror@plt+0x13664>
  417618:	mov	w0, w26
  41761c:	bl	4291a4 <ferror@plt+0x251c4>
  417620:	cmp	w0, #0x0
  417624:	cinc	x8, x19, ne  // ne = any
  417628:	and	x9, x21, #0xff
  41762c:	ldrb	w9, [x20, x9]
  417630:	add	x25, x8, x25
  417634:	add	x24, x24, x9
  417638:	ldrb	w21, [x24]
  41763c:	cbnz	w21, 417604 <ferror@plt+0x13624>
  417640:	b	41764c <ferror@plt+0x1366c>
  417644:	mov	x8, xzr
  417648:	b	417628 <ferror@plt+0x13648>
  41764c:	cbz	x27, 4176b4 <ferror@plt+0x136d4>
  417650:	adrp	x24, 441000 <ferror@plt+0x3d020>
  417654:	mov	x19, xzr
  417658:	add	x24, x24, #0x4e3
  41765c:	mov	w23, #0x2d                  	// #45
  417660:	mov	w21, #0x1                   	// #1
  417664:	mov	x0, x24
  417668:	bl	42aa60 <ferror@plt+0x26a80>
  41766c:	mov	w26, w0
  417670:	bl	4290e4 <ferror@plt+0x25104>
  417674:	cbnz	w0, 4176a4 <ferror@plt+0x136c4>
  417678:	mov	w0, w26
  41767c:	bl	4291a4 <ferror@plt+0x251c4>
  417680:	cmp	w0, #0x0
  417684:	cinc	x8, x21, ne  // ne = any
  417688:	and	x9, x23, #0xff
  41768c:	ldrb	w9, [x20, x9]
  417690:	add	x19, x8, x19
  417694:	add	x24, x24, x9
  417698:	ldrb	w23, [x24]
  41769c:	cbnz	w23, 417664 <ferror@plt+0x13684>
  4176a0:	b	4176ac <ferror@plt+0x136cc>
  4176a4:	mov	x8, xzr
  4176a8:	b	417688 <ferror@plt+0x136a8>
  4176ac:	cmp	w25, w19
  4176b0:	csel	w25, w25, w19, gt
  4176b4:	ldr	x0, [x28, #64]
  4176b8:	ldr	x21, [sp, #32]
  4176bc:	cbz	x0, 4176d0 <ferror@plt+0x136f0>
  4176c0:	mov	x1, x21
  4176c4:	bl	417d98 <ferror@plt+0x13db8>
  4176c8:	cmp	w25, w0
  4176cc:	csel	w25, w25, w0, gt
  4176d0:	cbz	x27, 417810 <ferror@plt+0x13830>
  4176d4:	ldr	x23, [x22, #3776]
  4176d8:	mov	w22, #0x1                   	// #1
  4176dc:	b	417750 <ferror@plt+0x13770>
  4176e0:	ldr	x9, [x8, #40]
  4176e4:	ldr	x21, [x10, #40]
  4176e8:	cbz	x9, 417370 <ferror@plt+0x13390>
  4176ec:	ldr	x1, [x8, #56]
  4176f0:	mov	x0, x21
  4176f4:	blr	x9
  4176f8:	mov	x21, x0
  4176fc:	b	417370 <ferror@plt+0x13390>
  417700:	adrp	x0, 445000 <ferror@plt+0x41020>
  417704:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417708:	adrp	x2, 440000 <ferror@plt+0x3c020>
  41770c:	add	x0, x0, #0x2f
  417710:	add	x1, x1, #0xa03
  417714:	add	x2, x2, #0x1d
  417718:	bl	415310 <ferror@plt+0x11330>
  41771c:	mov	x19, xzr
  417720:	ldr	x21, [sp, #32]
  417724:	add	w8, w19, w20
  417728:	cmp	w25, w8
  41772c:	csel	w25, w25, w8, gt
  417730:	mov	x0, x28
  417734:	mov	x1, x21
  417738:	bl	417d98 <ferror@plt+0x13db8>
  41773c:	ldr	x27, [x27, #8]
  417740:	ldr	x28, [sp, #24]
  417744:	cmp	w25, w0
  417748:	csel	w25, w25, w0, gt
  41774c:	cbz	x27, 417810 <ferror@plt+0x13830>
  417750:	ldrb	w8, [x28, #56]
  417754:	ldr	x28, [x27]
  417758:	tbz	w8, #0, 417730 <ferror@plt+0x13750>
  41775c:	adrp	x24, 441000 <ferror@plt+0x3d020>
  417760:	mov	x20, xzr
  417764:	mov	w19, #0x2d                  	// #45
  417768:	add	x24, x24, #0x4ee
  41776c:	mov	x0, x24
  417770:	bl	42aa60 <ferror@plt+0x26a80>
  417774:	mov	w26, w0
  417778:	bl	4290e4 <ferror@plt+0x25104>
  41777c:	cbnz	w0, 4177ac <ferror@plt+0x137cc>
  417780:	mov	w0, w26
  417784:	bl	4291a4 <ferror@plt+0x251c4>
  417788:	cmp	w0, #0x0
  41778c:	cinc	x8, x22, ne  // ne = any
  417790:	and	x9, x19, #0xff
  417794:	ldrb	w9, [x23, x9]
  417798:	add	x20, x8, x20
  41779c:	add	x24, x24, x9
  4177a0:	ldrb	w19, [x24]
  4177a4:	cbnz	w19, 41776c <ferror@plt+0x1378c>
  4177a8:	b	4177b4 <ferror@plt+0x137d4>
  4177ac:	mov	x8, xzr
  4177b0:	b	417790 <ferror@plt+0x137b0>
  4177b4:	ldr	x24, [x28]
  4177b8:	cbz	x24, 417700 <ferror@plt+0x13720>
  4177bc:	ldrb	w21, [x24]
  4177c0:	cbz	w21, 41771c <ferror@plt+0x1373c>
  4177c4:	mov	x19, xzr
  4177c8:	mov	x0, x24
  4177cc:	bl	42aa60 <ferror@plt+0x26a80>
  4177d0:	mov	w26, w0
  4177d4:	bl	4290e4 <ferror@plt+0x25104>
  4177d8:	cbnz	w0, 417808 <ferror@plt+0x13828>
  4177dc:	mov	w0, w26
  4177e0:	bl	4291a4 <ferror@plt+0x251c4>
  4177e4:	cmp	w0, #0x0
  4177e8:	cinc	x8, x22, ne  // ne = any
  4177ec:	and	x9, x21, #0xff
  4177f0:	ldrb	w9, [x23, x9]
  4177f4:	add	x19, x8, x19
  4177f8:	add	x24, x24, x9
  4177fc:	ldrb	w21, [x24]
  417800:	cbnz	w21, 4177c8 <ferror@plt+0x137e8>
  417804:	b	417720 <ferror@plt+0x13740>
  417808:	mov	x8, xzr
  41780c:	b	4177ec <ferror@plt+0x1380c>
  417810:	ldr	x22, [sp, #8]
  417814:	add	w24, w25, #0x4
  417818:	cbz	x22, 4178ec <ferror@plt+0x1390c>
  41781c:	ldr	w8, [x22, #72]
  417820:	ldr	x27, [sp, #16]
  417824:	ldr	w23, [sp, #4]
  417828:	cmp	w8, #0x1
  41782c:	b.lt	417b90 <ferror@plt+0x13bb0>  // b.tstop
  417830:	ldr	x9, [x22, #64]
  417834:	b	417844 <ferror@plt+0x13864>
  417838:	subs	x8, x8, #0x1
  41783c:	add	x9, x9, #0x30
  417840:	b.eq	417b90 <ferror@plt+0x13bb0>  // b.none
  417844:	ldr	x10, [x9]
  417848:	ldrb	w10, [x10]
  41784c:	cbz	w10, 417838 <ferror@plt+0x13858>
  417850:	ldrb	w10, [x9, #12]
  417854:	tst	w10, #0x3
  417858:	b.ne	417838 <ferror@plt+0x13858>  // b.any
  41785c:	ldr	x9, [x22, #40]
  417860:	ldr	x8, [x22, #8]
  417864:	cbz	x9, 417878 <ferror@plt+0x13898>
  417868:	ldr	x1, [x22, #56]
  41786c:	mov	x0, x8
  417870:	blr	x9
  417874:	mov	x8, x0
  417878:	mov	x0, x27
  41787c:	mov	x1, x8
  417880:	bl	422284 <ferror@plt+0x1e2a4>
  417884:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417888:	add	x1, x1, #0x4d0
  41788c:	mov	x0, x27
  417890:	bl	422284 <ferror@plt+0x1e2a4>
  417894:	ldr	w8, [x22, #72]
  417898:	cmp	w8, #0x1
  41789c:	b.lt	4178d8 <ferror@plt+0x138f8>  // b.tstop
  4178a0:	mov	x19, xzr
  4178a4:	mov	x20, xzr
  4178a8:	ldr	x8, [x22, #64]
  4178ac:	mov	x0, x22
  4178b0:	mov	w1, w24
  4178b4:	mov	x3, x27
  4178b8:	add	x2, x8, x19
  4178bc:	mov	x4, x21
  4178c0:	bl	417fa8 <ferror@plt+0x13fc8>
  4178c4:	ldrsw	x8, [x22, #72]
  4178c8:	add	x20, x20, #0x1
  4178cc:	add	x19, x19, #0x30
  4178d0:	cmp	x20, x8
  4178d4:	b.lt	4178a8 <ferror@plt+0x138c8>  // b.tstop
  4178d8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4178dc:	add	x1, x1, #0x4d0
  4178e0:	mov	x0, x27
  4178e4:	bl	422284 <ferror@plt+0x1e2a4>
  4178e8:	b	417b90 <ferror@plt+0x13bb0>
  4178ec:	ldrb	w8, [x28, #56]
  4178f0:	ldr	x27, [sp, #16]
  4178f4:	ldr	w23, [sp, #4]
  4178f8:	tbz	w8, #0, 417ab4 <ferror@plt+0x13ad4>
  4178fc:	ldr	x10, [x28, #64]
  417900:	ldr	x28, [x28]
  417904:	cbz	x10, 417938 <ferror@plt+0x13958>
  417908:	ldrsw	x8, [x10, #72]
  41790c:	cbz	w8, 417938 <ferror@plt+0x13958>
  417910:	ldr	x10, [x10, #64]
  417914:	mov	x9, xzr
  417918:	add	x10, x10, #0x8
  41791c:	ldrb	w11, [x10]
  417920:	cmp	w11, #0x68
  417924:	b.eq	417984 <ferror@plt+0x139a4>  // b.none
  417928:	add	x9, x9, #0x1
  41792c:	cmp	x9, x8
  417930:	add	x10, x10, #0x30
  417934:	b.cc	41791c <ferror@plt+0x1393c>  // b.lo, b.ul, b.last
  417938:	cbz	x28, 417a70 <ferror@plt+0x13a90>
  41793c:	mov	x8, x28
  417940:	b	41794c <ferror@plt+0x1396c>
  417944:	ldr	x8, [x8, #8]
  417948:	cbz	x8, 417d90 <ferror@plt+0x13db0>
  41794c:	ldr	x11, [x8]
  417950:	ldrsw	x9, [x11, #72]
  417954:	cbz	w9, 417944 <ferror@plt+0x13964>
  417958:	ldr	x11, [x11, #64]
  41795c:	mov	x10, xzr
  417960:	add	x11, x11, #0x8
  417964:	ldrb	w12, [x11]
  417968:	cmp	w12, #0x68
  41796c:	b.eq	417984 <ferror@plt+0x139a4>  // b.none
  417970:	add	x10, x10, #0x1
  417974:	cmp	x10, x9
  417978:	add	x11, x11, #0x30
  41797c:	b.cc	417964 <ferror@plt+0x13984>  // b.lo, b.ul, b.last
  417980:	b	417944 <ferror@plt+0x13964>
  417984:	mov	w3, #0x3f                  	// #63
  417988:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41798c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  417990:	adrp	x5, 441000 <ferror@plt+0x3d020>
  417994:	adrp	x6, 441000 <ferror@plt+0x3d020>
  417998:	add	x1, x1, #0x4f6
  41799c:	add	x2, x2, #0x50b
  4179a0:	add	x5, x5, #0x4de
  4179a4:	add	x6, x6, #0x519
  4179a8:	mov	x0, x27
  4179ac:	mov	w4, w25
  4179b0:	bl	4235cc <ferror@plt+0x1f5ec>
  4179b4:	cbz	x28, 417aa0 <ferror@plt+0x13ac0>
  4179b8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4179bc:	adrp	x3, 441000 <ferror@plt+0x3d020>
  4179c0:	adrp	x4, 441000 <ferror@plt+0x3d020>
  4179c4:	add	x1, x1, #0x52b
  4179c8:	add	x3, x3, #0x4e5
  4179cc:	add	x4, x4, #0x538
  4179d0:	mov	x0, x27
  4179d4:	mov	w2, w24
  4179d8:	bl	4235cc <ferror@plt+0x1f5ec>
  4179dc:	adrp	x26, 441000 <ferror@plt+0x3d020>
  4179e0:	sub	w25, w25, #0x1
  4179e4:	add	x26, x26, #0x54e
  4179e8:	b	417a0c <ferror@plt+0x13a2c>
  4179ec:	ldr	x0, [sp, #16]
  4179f0:	mov	x1, x26
  4179f4:	mov	w2, w25
  4179f8:	mov	x3, x27
  4179fc:	mov	x27, x0
  417a00:	bl	4235cc <ferror@plt+0x1f5ec>
  417a04:	ldr	x28, [x28, #8]
  417a08:	cbz	x28, 417aa0 <ferror@plt+0x13ac0>
  417a0c:	ldr	x8, [x28]
  417a10:	cbz	x8, 417a04 <ferror@plt+0x13a24>
  417a14:	ldr	w9, [x8, #72]
  417a18:	cmp	w9, #0x1
  417a1c:	b.lt	417a04 <ferror@plt+0x13a24>  // b.tstop
  417a20:	ldr	x10, [x8, #64]
  417a24:	b	417a34 <ferror@plt+0x13a54>
  417a28:	subs	x9, x9, #0x1
  417a2c:	add	x10, x10, #0x30
  417a30:	b.eq	417a04 <ferror@plt+0x13a24>  // b.none
  417a34:	ldr	x11, [x10]
  417a38:	ldrb	w11, [x11]
  417a3c:	cbz	w11, 417a28 <ferror@plt+0x13a48>
  417a40:	ldrb	w11, [x10, #12]
  417a44:	tst	w11, #0x3
  417a48:	b.ne	417a28 <ferror@plt+0x13a48>  // b.any
  417a4c:	ldr	x27, [x8]
  417a50:	ldr	x9, [x8, #40]
  417a54:	ldr	x4, [x8, #16]
  417a58:	cbz	x9, 4179ec <ferror@plt+0x13a0c>
  417a5c:	ldr	x1, [x8, #56]
  417a60:	mov	x0, x4
  417a64:	blr	x9
  417a68:	mov	x4, x0
  417a6c:	b	4179ec <ferror@plt+0x13a0c>
  417a70:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417a74:	adrp	x2, 441000 <ferror@plt+0x3d020>
  417a78:	adrp	x5, 441000 <ferror@plt+0x3d020>
  417a7c:	adrp	x6, 441000 <ferror@plt+0x3d020>
  417a80:	add	x1, x1, #0x4f6
  417a84:	add	x2, x2, #0x50b
  417a88:	add	x5, x5, #0x4de
  417a8c:	add	x6, x6, #0x519
  417a90:	mov	w3, #0x68                  	// #104
  417a94:	mov	x0, x27
  417a98:	mov	w4, w25
  417a9c:	bl	4235cc <ferror@plt+0x1f5ec>
  417aa0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417aa4:	add	x1, x1, #0x4d0
  417aa8:	mov	x0, x27
  417aac:	bl	422284 <ferror@plt+0x1e2a4>
  417ab0:	ldr	x28, [sp, #24]
  417ab4:	cbnz	w23, 417b98 <ferror@plt+0x13bb8>
  417ab8:	ldr	x20, [x28]
  417abc:	cbz	x20, 417b90 <ferror@plt+0x13bb0>
  417ac0:	adrp	x25, 441000 <ferror@plt+0x3d020>
  417ac4:	add	x25, x25, #0x4d0
  417ac8:	b	417ae4 <ferror@plt+0x13b04>
  417acc:	mov	x0, x27
  417ad0:	mov	x1, x25
  417ad4:	bl	422284 <ferror@plt+0x1e2a4>
  417ad8:	ldr	x21, [sp, #32]
  417adc:	ldr	x20, [x20, #8]
  417ae0:	cbz	x20, 417b90 <ferror@plt+0x13bb0>
  417ae4:	ldr	x26, [x20]
  417ae8:	cbz	x26, 417adc <ferror@plt+0x13afc>
  417aec:	ldr	w8, [x26, #72]
  417af0:	cmp	w8, #0x1
  417af4:	b.lt	417adc <ferror@plt+0x13afc>  // b.tstop
  417af8:	ldr	x9, [x26, #64]
  417afc:	b	417b0c <ferror@plt+0x13b2c>
  417b00:	subs	x8, x8, #0x1
  417b04:	add	x9, x9, #0x30
  417b08:	b.eq	417adc <ferror@plt+0x13afc>  // b.none
  417b0c:	ldr	x10, [x9]
  417b10:	ldrb	w10, [x10]
  417b14:	cbz	w10, 417b00 <ferror@plt+0x13b20>
  417b18:	ldrb	w10, [x9, #12]
  417b1c:	tst	w10, #0x3
  417b20:	b.ne	417b00 <ferror@plt+0x13b20>  // b.any
  417b24:	ldr	x1, [x26, #8]
  417b28:	mov	x0, x27
  417b2c:	bl	422284 <ferror@plt+0x1e2a4>
  417b30:	mov	x0, x27
  417b34:	mov	x1, x25
  417b38:	bl	422284 <ferror@plt+0x1e2a4>
  417b3c:	ldr	w8, [x26, #72]
  417b40:	cmp	w8, #0x1
  417b44:	b.lt	417acc <ferror@plt+0x13aec>  // b.tstop
  417b48:	mov	x19, xzr
  417b4c:	mov	x21, xzr
  417b50:	b	417b64 <ferror@plt+0x13b84>
  417b54:	add	x21, x21, #0x1
  417b58:	cmp	x21, w8, sxtw
  417b5c:	add	x19, x19, #0x30
  417b60:	b.ge	417acc <ferror@plt+0x13aec>  // b.tcont
  417b64:	ldr	x9, [x26, #64]
  417b68:	add	x2, x9, x19
  417b6c:	ldrb	w9, [x2, #12]
  417b70:	tbnz	w9, #1, 417b54 <ferror@plt+0x13b74>
  417b74:	ldr	x4, [sp, #32]
  417b78:	mov	x0, x26
  417b7c:	mov	w1, w24
  417b80:	mov	x3, x27
  417b84:	bl	417fa8 <ferror@plt+0x13fc8>
  417b88:	ldr	w8, [x26, #72]
  417b8c:	b	417b54 <ferror@plt+0x13b74>
  417b90:	cbnz	w23, 417b98 <ferror@plt+0x13bb8>
  417b94:	cbnz	x22, 417cc4 <ferror@plt+0x13ce4>
  417b98:	ldr	x8, [x28, #64]
  417b9c:	cbz	x8, 417bdc <ferror@plt+0x13bfc>
  417ba0:	ldr	w9, [x8, #72]
  417ba4:	cmp	w9, #0x1
  417ba8:	b.lt	417bdc <ferror@plt+0x13bfc>  // b.tstop
  417bac:	ldr	x10, [x8, #64]
  417bb0:	b	417bc0 <ferror@plt+0x13be0>
  417bb4:	subs	x9, x9, #0x1
  417bb8:	add	x10, x10, #0x30
  417bbc:	b.eq	417bdc <ferror@plt+0x13bfc>  // b.none
  417bc0:	ldr	x11, [x10]
  417bc4:	ldrb	w11, [x11]
  417bc8:	cbz	w11, 417bb4 <ferror@plt+0x13bd4>
  417bcc:	ldrb	w11, [x10, #12]
  417bd0:	tbnz	w11, #0, 417bb4 <ferror@plt+0x13bd4>
  417bd4:	ldr	x23, [x28]
  417bd8:	b	417c44 <ferror@plt+0x13c64>
  417bdc:	ldr	x23, [x28]
  417be0:	cbz	x23, 417cc4 <ferror@plt+0x13ce4>
  417be4:	mov	x9, x23
  417be8:	b	417bf4 <ferror@plt+0x13c14>
  417bec:	ldr	x9, [x9, #8]
  417bf0:	cbz	x9, 417cc4 <ferror@plt+0x13ce4>
  417bf4:	ldr	x10, [x9]
  417bf8:	cbz	x10, 417bec <ferror@plt+0x13c0c>
  417bfc:	ldr	w11, [x10, #72]
  417c00:	cmp	w11, #0x1
  417c04:	b.lt	417bec <ferror@plt+0x13c0c>  // b.tstop
  417c08:	ldr	x12, [x10, #64]
  417c0c:	add	x12, x12, #0xc
  417c10:	b	417c20 <ferror@plt+0x13c40>
  417c14:	subs	x11, x11, #0x1
  417c18:	add	x12, x12, #0x30
  417c1c:	b.eq	417bec <ferror@plt+0x13c0c>  // b.none
  417c20:	cmp	x8, x10
  417c24:	b.eq	417c30 <ferror@plt+0x13c50>  // b.none
  417c28:	ldrb	w13, [x12]
  417c2c:	tbz	w13, #1, 417c14 <ferror@plt+0x13c34>
  417c30:	ldur	x13, [x12, #-12]
  417c34:	ldrb	w13, [x13]
  417c38:	cbz	w13, 417c14 <ferror@plt+0x13c34>
  417c3c:	ldrb	w13, [x12]
  417c40:	tbnz	w13, #0, 417c14 <ferror@plt+0x13c34>
  417c44:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417c48:	add	x1, x1, #0x560
  417c4c:	mov	x0, x27
  417c50:	bl	422284 <ferror@plt+0x1e2a4>
  417c54:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417c58:	add	x1, x1, #0x4d0
  417c5c:	mov	x0, x27
  417c60:	bl	422284 <ferror@plt+0x1e2a4>
  417c64:	ldr	x0, [x28, #64]
  417c68:	cbz	x0, 417cb0 <ferror@plt+0x13cd0>
  417c6c:	ldr	w8, [x0, #72]
  417c70:	cmp	w8, #0x1
  417c74:	b.lt	417cb0 <ferror@plt+0x13cd0>  // b.tstop
  417c78:	mov	x19, xzr
  417c7c:	mov	x20, xzr
  417c80:	ldr	x8, [x0, #64]
  417c84:	mov	w1, w24
  417c88:	mov	x3, x27
  417c8c:	mov	x4, x21
  417c90:	add	x2, x8, x19
  417c94:	bl	417fa8 <ferror@plt+0x13fc8>
  417c98:	ldr	x0, [x28, #64]
  417c9c:	add	x20, x20, #0x1
  417ca0:	add	x19, x19, #0x30
  417ca4:	ldrsw	x8, [x0, #72]
  417ca8:	cmp	x20, x8
  417cac:	b.lt	417c80 <ferror@plt+0x13ca0>  // b.tstop
  417cb0:	cbnz	x23, 417d38 <ferror@plt+0x13d58>
  417cb4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417cb8:	add	x1, x1, #0x4d0
  417cbc:	mov	x0, x27
  417cc0:	bl	422284 <ferror@plt+0x1e2a4>
  417cc4:	ldr	x8, [x28, #24]
  417cc8:	cbz	x8, 417d00 <ferror@plt+0x13d20>
  417ccc:	ldr	x9, [x28, #32]
  417cd0:	cbz	x9, 417ce4 <ferror@plt+0x13d04>
  417cd4:	ldr	x1, [x28, #48]
  417cd8:	mov	x0, x8
  417cdc:	blr	x9
  417ce0:	mov	x8, x0
  417ce4:	mov	x0, x27
  417ce8:	mov	x1, x8
  417cec:	bl	422284 <ferror@plt+0x1e2a4>
  417cf0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417cf4:	add	x1, x1, #0x4d0
  417cf8:	mov	x0, x27
  417cfc:	bl	422284 <ferror@plt+0x1e2a4>
  417d00:	mov	x0, x21
  417d04:	bl	40bff8 <ferror@plt+0x8018>
  417d08:	mov	x0, x27
  417d0c:	mov	w1, wzr
  417d10:	add	sp, sp, #0x430
  417d14:	ldp	x20, x19, [sp, #80]
  417d18:	ldp	x22, x21, [sp, #64]
  417d1c:	ldp	x24, x23, [sp, #48]
  417d20:	ldp	x26, x25, [sp, #32]
  417d24:	ldp	x28, x27, [sp, #16]
  417d28:	ldp	x29, x30, [sp], #96
  417d2c:	b	422054 <ferror@plt+0x1e074>
  417d30:	ldr	x23, [x23, #8]
  417d34:	cbz	x23, 417cb4 <ferror@plt+0x13cd4>
  417d38:	ldr	x22, [x23]
  417d3c:	ldr	w8, [x22, #72]
  417d40:	cmp	w8, #0x1
  417d44:	b.lt	417d30 <ferror@plt+0x13d50>  // b.tstop
  417d48:	mov	x19, xzr
  417d4c:	mov	x20, xzr
  417d50:	b	417d64 <ferror@plt+0x13d84>
  417d54:	add	x20, x20, #0x1
  417d58:	cmp	x20, w8, sxtw
  417d5c:	add	x19, x19, #0x30
  417d60:	b.ge	417d30 <ferror@plt+0x13d50>  // b.tcont
  417d64:	ldr	x9, [x22, #64]
  417d68:	add	x2, x9, x19
  417d6c:	ldrb	w9, [x2, #12]
  417d70:	tbz	w9, #1, 417d54 <ferror@plt+0x13d74>
  417d74:	mov	x0, x22
  417d78:	mov	w1, w24
  417d7c:	mov	x3, x27
  417d80:	mov	x4, x21
  417d84:	bl	417fa8 <ferror@plt+0x13fc8>
  417d88:	ldr	w8, [x22, #72]
  417d8c:	b	417d54 <ferror@plt+0x13d74>
  417d90:	mov	w3, #0x68                  	// #104
  417d94:	b	417988 <ferror@plt+0x139a8>
  417d98:	sub	sp, sp, #0x70
  417d9c:	stp	x29, x30, [sp, #16]
  417da0:	stp	x28, x27, [sp, #32]
  417da4:	stp	x26, x25, [sp, #48]
  417da8:	stp	x24, x23, [sp, #64]
  417dac:	stp	x22, x21, [sp, #80]
  417db0:	stp	x20, x19, [sp, #96]
  417db4:	ldr	w8, [x0, #72]
  417db8:	add	x29, sp, #0x10
  417dbc:	str	x1, [sp]
  417dc0:	cmp	w8, #0x1
  417dc4:	b.lt	417de8 <ferror@plt+0x13e08>  // b.tstop
  417dc8:	adrp	x9, 45b000 <ferror@plt+0x57020>
  417dcc:	ldr	x22, [x9, #3776]
  417dd0:	mov	x19, x0
  417dd4:	mov	x27, xzr
  417dd8:	mov	w0, wzr
  417ddc:	mov	w11, #0x30                  	// #48
  417de0:	mov	w23, #0x1                   	// #1
  417de4:	b	417e54 <ferror@plt+0x13e74>
  417de8:	mov	w0, wzr
  417dec:	ldp	x20, x19, [sp, #96]
  417df0:	ldp	x22, x21, [sp, #80]
  417df4:	ldp	x24, x23, [sp, #64]
  417df8:	ldp	x26, x25, [sp, #48]
  417dfc:	ldp	x28, x27, [sp, #32]
  417e00:	ldp	x29, x30, [sp, #16]
  417e04:	add	sp, sp, #0x70
  417e08:	ret
  417e0c:	adrp	x0, 445000 <ferror@plt+0x41020>
  417e10:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417e14:	adrp	x2, 440000 <ferror@plt+0x3c020>
  417e18:	add	x0, x0, #0x2f
  417e1c:	add	x1, x1, #0xa03
  417e20:	add	x2, x2, #0x1d
  417e24:	bl	415310 <ferror@plt+0x11330>
  417e28:	mov	x21, xzr
  417e2c:	add	w8, w24, w21
  417e30:	add	w24, w8, #0x1
  417e34:	mov	w11, #0x30                  	// #48
  417e38:	ldur	w0, [x29, #-4]
  417e3c:	ldr	w8, [x19, #72]
  417e40:	cmp	w0, w24
  417e44:	csel	w0, w0, w24, gt
  417e48:	add	x27, x27, #0x1
  417e4c:	cmp	x27, w8, sxtw
  417e50:	b.ge	417dec <ferror@plt+0x13e0c>  // b.tcont
  417e54:	ldr	x21, [x19, #64]
  417e58:	madd	x26, x27, x11, x21
  417e5c:	mov	x28, x26
  417e60:	ldrb	w9, [x28, #12]!
  417e64:	tbnz	w9, #0, 417e48 <ferror@plt+0x13e68>
  417e68:	stur	w0, [x29, #-4]
  417e6c:	ldr	x0, [sp]
  417e70:	mov	x1, x26
  417e74:	bl	40c170 <ferror@plt+0x8190>
  417e78:	mov	x25, x0
  417e7c:	cbnz	x0, 417e88 <ferror@plt+0x13ea8>
  417e80:	ldr	x25, [x26]
  417e84:	cbz	x25, 417edc <ferror@plt+0x13efc>
  417e88:	ldrb	w20, [x25]
  417e8c:	cbz	w20, 417ef8 <ferror@plt+0x13f18>
  417e90:	mov	x24, xzr
  417e94:	mov	x0, x25
  417e98:	bl	42aa60 <ferror@plt+0x26a80>
  417e9c:	mov	w26, w0
  417ea0:	bl	4290e4 <ferror@plt+0x25104>
  417ea4:	cbnz	w0, 417ed4 <ferror@plt+0x13ef4>
  417ea8:	mov	w0, w26
  417eac:	bl	4291a4 <ferror@plt+0x251c4>
  417eb0:	cmp	w0, #0x0
  417eb4:	cinc	x8, x23, ne  // ne = any
  417eb8:	and	x9, x20, #0xff
  417ebc:	ldrb	w9, [x22, x9]
  417ec0:	add	x24, x8, x24
  417ec4:	add	x25, x25, x9
  417ec8:	ldrb	w20, [x25]
  417ecc:	cbnz	w20, 417e94 <ferror@plt+0x13eb4>
  417ed0:	b	417efc <ferror@plt+0x13f1c>
  417ed4:	mov	x8, xzr
  417ed8:	b	417eb8 <ferror@plt+0x13ed8>
  417edc:	adrp	x0, 445000 <ferror@plt+0x41020>
  417ee0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  417ee4:	adrp	x2, 440000 <ferror@plt+0x3c020>
  417ee8:	add	x0, x0, #0x2f
  417eec:	add	x1, x1, #0xa03
  417ef0:	add	x2, x2, #0x1d
  417ef4:	bl	415310 <ferror@plt+0x11330>
  417ef8:	mov	x24, xzr
  417efc:	mov	w11, #0x30                  	// #48
  417f00:	madd	x8, x27, x11, x21
  417f04:	ldrb	w9, [x8, #8]
  417f08:	ldr	w8, [x8, #16]
  417f0c:	add	w10, w24, #0x4
  417f10:	cmp	w9, #0x0
  417f14:	csel	w24, w24, w10, eq  // eq = none
  417f18:	cbz	w8, 417e38 <ferror@plt+0x13e58>
  417f1c:	cmp	w8, #0x3
  417f20:	b.ne	417f2c <ferror@plt+0x13f4c>  // b.any
  417f24:	ldrb	w8, [x28]
  417f28:	tbnz	w8, #3, 417e38 <ferror@plt+0x13e58>
  417f2c:	madd	x8, x27, x11, x21
  417f30:	ldr	x25, [x8, #40]
  417f34:	cbz	x25, 417e38 <ferror@plt+0x13e58>
  417f38:	ldr	x8, [x19, #40]
  417f3c:	cbz	x8, 417f54 <ferror@plt+0x13f74>
  417f40:	ldr	x1, [x19, #56]
  417f44:	mov	x0, x25
  417f48:	blr	x8
  417f4c:	mov	x25, x0
  417f50:	cbz	x0, 417e0c <ferror@plt+0x13e2c>
  417f54:	ldrb	w20, [x25]
  417f58:	cbz	w20, 417e28 <ferror@plt+0x13e48>
  417f5c:	mov	x21, xzr
  417f60:	mov	x0, x25
  417f64:	bl	42aa60 <ferror@plt+0x26a80>
  417f68:	mov	w26, w0
  417f6c:	bl	4290e4 <ferror@plt+0x25104>
  417f70:	cbnz	w0, 417fa0 <ferror@plt+0x13fc0>
  417f74:	mov	w0, w26
  417f78:	bl	4291a4 <ferror@plt+0x251c4>
  417f7c:	cmp	w0, #0x0
  417f80:	cinc	x8, x23, ne  // ne = any
  417f84:	and	x9, x20, #0xff
  417f88:	ldrb	w9, [x22, x9]
  417f8c:	add	x21, x8, x21
  417f90:	add	x25, x25, x9
  417f94:	ldrb	w20, [x25]
  417f98:	cbnz	w20, 417f60 <ferror@plt+0x13f80>
  417f9c:	b	417e2c <ferror@plt+0x13e4c>
  417fa0:	mov	x8, xzr
  417fa4:	b	417f84 <ferror@plt+0x13fa4>
  417fa8:	sub	sp, sp, #0x70
  417fac:	stp	x29, x30, [sp, #16]
  417fb0:	stp	x28, x27, [sp, #32]
  417fb4:	stp	x26, x25, [sp, #48]
  417fb8:	stp	x24, x23, [sp, #64]
  417fbc:	stp	x22, x21, [sp, #80]
  417fc0:	stp	x20, x19, [sp, #96]
  417fc4:	ldrb	w8, [x2, #12]
  417fc8:	add	x29, sp, #0x10
  417fcc:	tbnz	w8, #0, 418038 <ferror@plt+0x14058>
  417fd0:	ldr	x8, [x2]
  417fd4:	mov	x22, x2
  417fd8:	ldrb	w8, [x8]
  417fdc:	cbz	w8, 418038 <ferror@plt+0x14058>
  417fe0:	mov	w24, w1
  417fe4:	mov	x21, x0
  417fe8:	mov	x0, x4
  417fec:	mov	x1, x22
  417ff0:	mov	x19, x3
  417ff4:	bl	40c170 <ferror@plt+0x8190>
  417ff8:	mov	x23, x0
  417ffc:	cbnz	x0, 418004 <ferror@plt+0x14024>
  418000:	ldr	x23, [x22]
  418004:	mov	x0, xzr
  418008:	bl	421e10 <ferror@plt+0x1de30>
  41800c:	ldrb	w2, [x22, #8]
  418010:	mov	x20, x0
  418014:	cbz	w2, 418058 <ferror@plt+0x14078>
  418018:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41801c:	add	x1, x1, #0xa29
  418020:	mov	x0, x20
  418024:	mov	x3, x23
  418028:	bl	4235cc <ferror@plt+0x1f5ec>
  41802c:	ldr	x2, [x22, #40]
  418030:	cbnz	x2, 418074 <ferror@plt+0x14094>
  418034:	b	41809c <ferror@plt+0x140bc>
  418038:	ldp	x20, x19, [sp, #96]
  41803c:	ldp	x22, x21, [sp, #80]
  418040:	ldp	x24, x23, [sp, #64]
  418044:	ldp	x26, x25, [sp, #48]
  418048:	ldp	x28, x27, [sp, #32]
  41804c:	ldp	x29, x30, [sp, #16]
  418050:	add	sp, sp, #0x70
  418054:	ret
  418058:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41805c:	add	x1, x1, #0xa35
  418060:	mov	x0, x20
  418064:	mov	x2, x23
  418068:	bl	4235cc <ferror@plt+0x1f5ec>
  41806c:	ldr	x2, [x22, #40]
  418070:	cbz	x2, 41809c <ferror@plt+0x140bc>
  418074:	ldr	x8, [x21, #40]
  418078:	cbz	x8, 41808c <ferror@plt+0x140ac>
  41807c:	ldr	x1, [x21, #56]
  418080:	mov	x0, x2
  418084:	blr	x8
  418088:	mov	x2, x0
  41808c:	adrp	x1, 43e000 <ferror@plt+0x3a020>
  418090:	add	x1, x1, #0x43f
  418094:	mov	x0, x20
  418098:	bl	4235cc <ferror@plt+0x1f5ec>
  41809c:	ldr	x23, [x20]
  4180a0:	add	w24, w24, #0x4
  4180a4:	cbz	x23, 418120 <ferror@plt+0x14140>
  4180a8:	ldrb	w26, [x23]
  4180ac:	cbz	w26, 41813c <ferror@plt+0x1415c>
  4180b0:	adrp	x8, 45b000 <ferror@plt+0x57020>
  4180b4:	ldr	x28, [x8, #3776]
  4180b8:	str	w24, [sp, #4]
  4180bc:	str	x19, [sp, #8]
  4180c0:	mov	x27, xzr
  4180c4:	mov	w19, #0x1                   	// #1
  4180c8:	mov	x24, x23
  4180cc:	mov	x0, x24
  4180d0:	bl	42aa60 <ferror@plt+0x26a80>
  4180d4:	mov	w25, w0
  4180d8:	bl	4290e4 <ferror@plt+0x25104>
  4180dc:	cbnz	w0, 41810c <ferror@plt+0x1412c>
  4180e0:	mov	w0, w25
  4180e4:	bl	4291a4 <ferror@plt+0x251c4>
  4180e8:	cmp	w0, #0x0
  4180ec:	cinc	x8, x19, ne  // ne = any
  4180f0:	and	x9, x26, #0xff
  4180f4:	ldrb	w9, [x28, x9]
  4180f8:	add	x27, x8, x27
  4180fc:	add	x24, x24, x9
  418100:	ldrb	w26, [x24]
  418104:	cbnz	w26, 4180cc <ferror@plt+0x140ec>
  418108:	b	418114 <ferror@plt+0x14134>
  41810c:	mov	x8, xzr
  418110:	b	4180f0 <ferror@plt+0x14110>
  418114:	ldr	x19, [sp, #8]
  418118:	ldr	w24, [sp, #4]
  41811c:	b	418140 <ferror@plt+0x14160>
  418120:	adrp	x0, 445000 <ferror@plt+0x41020>
  418124:	adrp	x1, 441000 <ferror@plt+0x3d020>
  418128:	adrp	x2, 440000 <ferror@plt+0x3c020>
  41812c:	add	x0, x0, #0x2f
  418130:	add	x1, x1, #0xa03
  418134:	add	x2, x2, #0x1d
  418138:	bl	415310 <ferror@plt+0x11330>
  41813c:	mov	w27, wzr
  418140:	ldr	x5, [x22, #32]
  418144:	sub	w22, w24, w27
  418148:	cbz	x5, 418168 <ferror@plt+0x14188>
  41814c:	ldr	x8, [x21, #40]
  418150:	cbz	x8, 418170 <ferror@plt+0x14190>
  418154:	ldr	x1, [x21, #56]
  418158:	mov	x0, x5
  41815c:	blr	x8
  418160:	mov	x5, x0
  418164:	b	418170 <ferror@plt+0x14190>
  418168:	adrp	x5, 47d000 <ferror@plt+0x79020>
  41816c:	add	x5, x5, #0x4cf
  418170:	adrp	x1, 441000 <ferror@plt+0x3d020>
  418174:	adrp	x4, 47d000 <ferror@plt+0x79020>
  418178:	add	x1, x1, #0xa3c
  41817c:	add	x4, x4, #0x4cf
  418180:	mov	x0, x19
  418184:	mov	x2, x23
  418188:	mov	w3, w22
  41818c:	bl	4235cc <ferror@plt+0x1f5ec>
  418190:	mov	x0, x20
  418194:	ldp	x20, x19, [sp, #96]
  418198:	ldp	x22, x21, [sp, #80]
  41819c:	ldp	x24, x23, [sp, #64]
  4181a0:	ldp	x26, x25, [sp, #48]
  4181a4:	ldp	x28, x27, [sp, #32]
  4181a8:	ldp	x29, x30, [sp, #16]
  4181ac:	mov	w1, #0x1                   	// #1
  4181b0:	add	sp, sp, #0x70
  4181b4:	b	422054 <ferror@plt+0x1e074>
  4181b8:	stp	x29, x30, [sp, #-96]!
  4181bc:	stp	x28, x27, [sp, #16]
  4181c0:	stp	x26, x25, [sp, #32]
  4181c4:	stp	x24, x23, [sp, #48]
  4181c8:	stp	x22, x21, [sp, #64]
  4181cc:	stp	x20, x19, [sp, #80]
  4181d0:	mov	x29, sp
  4181d4:	sub	sp, sp, #0x50
  4181d8:	mov	x22, x3
  4181dc:	mov	x20, x2
  4181e0:	mov	x21, x1
  4181e4:	mov	x19, x0
  4181e8:	bl	42dc64 <ferror@plt+0x29c84>
  4181ec:	cbz	x0, 4181fc <ferror@plt+0x1421c>
  4181f0:	ldr	x23, [x19]
  4181f4:	cbnz	x23, 418310 <ferror@plt+0x14330>
  4181f8:	b	41829c <ferror@plt+0x142bc>
  4181fc:	cbz	x21, 41822c <ferror@plt+0x1424c>
  418200:	cbz	x20, 41822c <ferror@plt+0x1424c>
  418204:	ldr	w8, [x21]
  418208:	cbz	w8, 41822c <ferror@plt+0x1424c>
  41820c:	ldr	x8, [x20]
  418210:	ldr	x0, [x8]
  418214:	bl	40b1a8 <ferror@plt+0x71c8>
  418218:	mov	x23, x0
  41821c:	cbnz	x23, 418284 <ferror@plt+0x142a4>
  418220:	adrp	x0, 441000 <ferror@plt+0x3d020>
  418224:	add	x0, x0, #0x575
  418228:	b	418288 <ferror@plt+0x142a8>
  41822c:	adrp	x0, 441000 <ferror@plt+0x3d020>
  418230:	add	x0, x0, #0xa62
  418234:	sub	x1, x29, #0x8
  418238:	sub	x2, x29, #0x10
  41823c:	mov	x3, xzr
  418240:	bl	409c14 <ferror@plt+0x5c34>
  418244:	cbz	w0, 41827c <ferror@plt+0x1429c>
  418248:	ldp	x2, x23, [x29, #-16]
  41824c:	mov	w1, wzr
  418250:	mov	x0, x23
  418254:	bl	403dc0 <memchr@plt>
  418258:	cbz	x0, 41827c <ferror@plt+0x1429c>
  41825c:	mov	x0, x23
  418260:	bl	40b1a8 <ferror@plt+0x71c8>
  418264:	ldur	x8, [x29, #-8]
  418268:	mov	x23, x0
  41826c:	mov	x0, x8
  418270:	bl	414260 <ferror@plt+0x10280>
  418274:	cbnz	x23, 418284 <ferror@plt+0x142a4>
  418278:	b	418220 <ferror@plt+0x14240>
  41827c:	mov	x23, xzr
  418280:	cbz	x23, 418220 <ferror@plt+0x14240>
  418284:	mov	x0, x23
  418288:	bl	42dca0 <ferror@plt+0x29cc0>
  41828c:	mov	x0, x23
  418290:	bl	414260 <ferror@plt+0x10280>
  418294:	ldr	x23, [x19]
  418298:	cbnz	x23, 418310 <ferror@plt+0x14330>
  41829c:	ldr	x1, [x19, #64]
  4182a0:	cbz	x1, 4182c0 <ferror@plt+0x142e0>
  4182a4:	ldr	x8, [x1, #80]
  4182a8:	cbz	x8, 4182c0 <ferror@plt+0x142e0>
  4182ac:	ldr	x2, [x1, #32]
  4182b0:	mov	x0, x19
  4182b4:	mov	x3, x22
  4182b8:	blr	x8
  4182bc:	cbz	w0, 4189c8 <ferror@plt+0x149e8>
  4182c0:	cmp	x21, #0x0
  4182c4:	cset	w8, ne  // ne = any
  4182c8:	cmp	x20, #0x0
  4182cc:	cset	w9, ne  // ne = any
  4182d0:	and	w24, w8, w9
  4182d4:	cmp	w24, #0x1
  4182d8:	b.ne	418960 <ferror@plt+0x14980>  // b.any
  4182dc:	mov	w8, #0x1                   	// #1
  4182e0:	stur	w8, [x29, #-8]
  4182e4:	ldr	w8, [x21]
  4182e8:	cmp	w8, #0x2
  4182ec:	b.lt	418960 <ferror@plt+0x14980>  // b.tstop
  4182f0:	mov	w12, wzr
  4182f4:	mov	w14, wzr
  4182f8:	mov	w13, wzr
  4182fc:	mov	w28, #0x1                   	// #1
  418300:	stur	w24, [x29, #-68]
  418304:	b	41836c <ferror@plt+0x1438c>
  418308:	ldr	x23, [x23, #8]
  41830c:	cbz	x23, 41829c <ferror@plt+0x142bc>
  418310:	ldr	x1, [x23]
  418314:	ldr	x8, [x1, #80]
  418318:	cbz	x8, 418308 <ferror@plt+0x14328>
  41831c:	ldr	x2, [x1, #32]
  418320:	mov	x0, x19
  418324:	mov	x3, x22
  418328:	blr	x8
  41832c:	cbnz	w0, 418308 <ferror@plt+0x14328>
  418330:	b	4189c8 <ferror@plt+0x149e8>
  418334:	cmp	w8, #0x2d
  418338:	cset	w8, eq  // eq = none
  41833c:	cmp	w14, #0x0
  418340:	cset	w9, ne  // ne = any
  418344:	orr	w8, w9, w8
  418348:	cmp	w8, #0x0
  41834c:	csel	w13, wzr, w13, ne  // ne = any
  418350:	csel	w14, w14, wzr, ne  // ne = any
  418354:	ldur	w8, [x29, #-8]
  418358:	add	w28, w8, #0x1
  41835c:	stur	w28, [x29, #-8]
  418360:	ldr	w8, [x21]
  418364:	cmp	w28, w8
  418368:	b.ge	418930 <ferror@plt+0x14950>  // b.tcont
  41836c:	stur	wzr, [x29, #-16]
  418370:	ldr	x8, [x20]
  418374:	sxtw	x24, w28
  418378:	add	x26, x8, w28, sxtw #3
  41837c:	ldr	x27, [x26]
  418380:	ldrb	w8, [x27]
  418384:	cmp	w8, #0x2d
  418388:	b.ne	418470 <ferror@plt+0x14490>  // b.any
  41838c:	mov	x25, x27
  418390:	ldrb	w9, [x25, #1]!
  418394:	cbnz	w12, 418470 <ferror@plt+0x14490>
  418398:	cbz	w9, 418470 <ferror@plt+0x14490>
  41839c:	cmp	w9, #0x2d
  4183a0:	b.ne	418538 <ferror@plt+0x14558>  // b.any
  4183a4:	mov	x23, x27
  4183a8:	ldrb	w8, [x23, #2]!
  4183ac:	cbz	w8, 418800 <ferror@plt+0x14820>
  4183b0:	stp	w14, w13, [x29, #-40]
  4183b4:	ldrb	w8, [x19, #56]
  4183b8:	tbz	w8, #0, 418424 <ferror@plt+0x14444>
  4183bc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4183c0:	mov	x0, x23
  4183c4:	add	x1, x1, #0x4de
  4183c8:	bl	403b30 <strcmp@plt>
  4183cc:	cbz	w0, 418ca0 <ferror@plt+0x14cc0>
  4183d0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4183d4:	mov	x0, x23
  4183d8:	add	x1, x1, #0x4e5
  4183dc:	bl	403b30 <strcmp@plt>
  4183e0:	cbz	w0, 418cc0 <ferror@plt+0x14ce0>
  4183e4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4183e8:	mov	w2, #0x5                   	// #5
  4183ec:	mov	x0, x23
  4183f0:	add	x1, x1, #0x4f0
  4183f4:	bl	403880 <strncmp@plt>
  4183f8:	cbnz	w0, 418424 <ferror@plt+0x14444>
  4183fc:	ldr	x26, [x19]
  418400:	cbz	x26, 418424 <ferror@plt+0x14444>
  418404:	add	x24, x27, #0x7
  418408:	ldr	x25, [x26]
  41840c:	mov	x0, x24
  418410:	ldr	x1, [x25]
  418414:	bl	403b30 <strcmp@plt>
  418418:	cbz	w0, 418cb0 <ferror@plt+0x14cd0>
  41841c:	ldr	x26, [x26, #8]
  418420:	cbnz	x26, 418408 <ferror@plt+0x14428>
  418424:	ldr	x1, [x19, #64]
  418428:	cbz	x1, 418730 <ferror@plt+0x14750>
  41842c:	sub	x8, x29, #0x10
  418430:	sub	x2, x29, #0x8
  418434:	str	x8, [sp, #-16]!
  418438:	mov	x0, x19
  41843c:	mov	x3, x23
  418440:	mov	w4, wzr
  418444:	mov	x5, x21
  418448:	mov	x6, x20
  41844c:	mov	x7, x22
  418450:	bl	418d04 <ferror@plt+0x14d24>
  418454:	add	sp, sp, #0x10
  418458:	cbz	w0, 4189c8 <ferror@plt+0x149e8>
  41845c:	ldur	w8, [x29, #-16]
  418460:	cbz	w8, 418730 <ferror@plt+0x14750>
  418464:	ldp	w14, w13, [x29, #-40]
  418468:	mov	w12, wzr
  41846c:	b	418354 <ferror@plt+0x14374>
  418470:	ldr	x23, [x19, #64]
  418474:	cbz	x23, 418334 <ferror@plt+0x14354>
  418478:	ldr	w10, [x23, #72]
  41847c:	cmp	w10, #0x1
  418480:	b.lt	418334 <ferror@plt+0x14354>  // b.tstop
  418484:	ldr	x9, [x23, #64]
  418488:	add	x10, x10, x10, lsl #1
  41848c:	mov	x25, xzr
  418490:	lsl	x10, x10, #4
  418494:	ldr	x11, [x9, x25]
  418498:	ldrb	w11, [x11]
  41849c:	cbz	w11, 4184b0 <ferror@plt+0x144d0>
  4184a0:	add	x25, x25, #0x30
  4184a4:	cmp	x10, x25
  4184a8:	b.ne	418494 <ferror@plt+0x144b4>  // b.any
  4184ac:	b	418334 <ferror@plt+0x14354>
  4184b0:	add	x8, x9, x25
  4184b4:	ldr	w8, [x8, #16]
  4184b8:	mov	w28, w14
  4184bc:	mov	w27, w13
  4184c0:	stur	w12, [x29, #-32]
  4184c4:	sub	w9, w8, #0x5
  4184c8:	cmp	w9, #0x2
  4184cc:	b.cc	4184d8 <ferror@plt+0x144f8>  // b.lo, b.ul, b.last
  4184d0:	cmp	w8, #0x3
  4184d4:	b.ne	418c44 <ferror@plt+0x14c64>  // b.any
  4184d8:	mov	w0, #0x10                  	// #16
  4184dc:	bl	4141b0 <ferror@plt+0x101d0>
  4184e0:	stp	x26, xzr, [x0]
  4184e4:	mov	x1, x0
  4184e8:	ldr	x0, [x19, #80]
  4184ec:	bl	40d2a8 <ferror@plt+0x92c8>
  4184f0:	str	x0, [x19, #80]
  4184f4:	ldr	x8, [x20]
  4184f8:	ldr	x9, [x23, #64]
  4184fc:	adrp	x4, 47d000 <ferror@plt+0x79020>
  418500:	mov	x0, x19
  418504:	ldr	x3, [x8, x24, lsl #3]
  418508:	add	x2, x9, x25
  41850c:	mov	x1, x23
  418510:	add	x4, x4, #0x4cf
  418514:	mov	x5, x22
  418518:	bl	4195f8 <ferror@plt+0x15618>
  41851c:	cbz	w0, 4189c8 <ferror@plt+0x149e8>
  418520:	ldur	w12, [x29, #-32]
  418524:	mov	w8, #0x1                   	// #1
  418528:	stur	w8, [x29, #-16]
  41852c:	mov	w13, w27
  418530:	mov	w14, w28
  418534:	b	418354 <ferror@plt+0x14374>
  418538:	stur	w28, [x29, #-20]
  41853c:	ldr	x10, [x19, #64]
  418540:	stp	w14, w13, [x29, #-40]
  418544:	stur	x24, [x29, #-56]
  418548:	cbz	x10, 41857c <ferror@plt+0x1459c>
  41854c:	ldrsw	x8, [x10, #72]
  418550:	cbz	w8, 41857c <ferror@plt+0x1459c>
  418554:	ldr	x10, [x10, #64]
  418558:	mov	x9, xzr
  41855c:	add	x10, x10, #0x8
  418560:	ldrb	w11, [x10]
  418564:	cmp	w11, #0x68
  418568:	b.eq	4185cc <ferror@plt+0x145ec>  // b.none
  41856c:	add	x9, x9, #0x1
  418570:	cmp	x9, x8
  418574:	add	x10, x10, #0x30
  418578:	b.cc	418560 <ferror@plt+0x14580>  // b.lo, b.ul, b.last
  41857c:	ldr	x8, [x19]
  418580:	cbnz	x8, 418594 <ferror@plt+0x145b4>
  418584:	stur	wzr, [x29, #-44]
  418588:	b	4185d4 <ferror@plt+0x145f4>
  41858c:	ldr	x8, [x8, #8]
  418590:	cbz	x8, 418584 <ferror@plt+0x145a4>
  418594:	ldr	x11, [x8]
  418598:	ldrsw	x9, [x11, #72]
  41859c:	cbz	w9, 41858c <ferror@plt+0x145ac>
  4185a0:	ldr	x11, [x11, #64]
  4185a4:	mov	x10, xzr
  4185a8:	add	x11, x11, #0x8
  4185ac:	ldrb	w12, [x11]
  4185b0:	cmp	w12, #0x68
  4185b4:	b.eq	4185cc <ferror@plt+0x145ec>  // b.none
  4185b8:	add	x10, x10, #0x1
  4185bc:	cmp	x10, x9
  4185c0:	add	x11, x11, #0x30
  4185c4:	b.cc	4185ac <ferror@plt+0x145cc>  // b.lo, b.ul, b.last
  4185c8:	b	41858c <ferror@plt+0x145ac>
  4185cc:	mov	w8, #0x1                   	// #1
  4185d0:	stur	w8, [x29, #-44]
  4185d4:	mov	x0, x25
  4185d8:	bl	403510 <strlen@plt>
  4185dc:	sbfiz	x2, x0, #2, #32
  4185e0:	add	x9, x2, #0xf
  4185e4:	mov	x8, sp
  4185e8:	and	x9, x9, #0xfffffffffffffff0
  4185ec:	mov	x26, x0
  4185f0:	sub	x23, x8, x9
  4185f4:	mov	sp, x23
  4185f8:	mov	x0, x23
  4185fc:	mov	w1, wzr
  418600:	bl	4038d0 <memset@plt>
  418604:	cmp	w26, #0x0
  418608:	stur	x26, [x29, #-64]
  41860c:	b.le	41880c <ferror@plt+0x1482c>
  418610:	ldrb	w8, [x19, #56]
  418614:	mov	x24, xzr
  418618:	and	x9, x26, #0xffffffff
  41861c:	stur	x9, [x29, #-32]
  418620:	b	41863c <ferror@plt+0x1465c>
  418624:	mov	w9, #0x1                   	// #1
  418628:	str	w9, [x23, x24, lsl #2]
  41862c:	ldur	x9, [x29, #-32]
  418630:	add	x24, x24, #0x1
  418634:	cmp	x24, x9
  418638:	b.eq	418814 <ferror@plt+0x14834>  // b.none
  41863c:	tbz	w8, #0, 418668 <ferror@plt+0x14688>
  418640:	ldur	w8, [x29, #-44]
  418644:	ldrb	w10, [x25, x24]
  418648:	cmp	w8, #0x0
  41864c:	cset	w8, ne  // ne = any
  418650:	cmp	w10, #0x68
  418654:	cset	w9, ne  // ne = any
  418658:	cmp	w10, #0x3f
  41865c:	b.eq	418ca0 <ferror@plt+0x14cc0>  // b.none
  418660:	orr	w8, w8, w9
  418664:	tbz	w8, #0, 418ca0 <ferror@plt+0x14cc0>
  418668:	stur	wzr, [x29, #-16]
  41866c:	ldr	x1, [x19, #64]
  418670:	cbz	x1, 4186c8 <ferror@plt+0x146e8>
  418674:	ldrb	w4, [x25, x24]
  418678:	sub	x8, x29, #0x10
  41867c:	sub	x3, x29, #0x14
  418680:	str	x8, [sp, #-16]!
  418684:	mov	x0, x19
  418688:	mov	w2, w28
  41868c:	mov	x5, x21
  418690:	mov	x6, x20
  418694:	mov	x7, x22
  418698:	bl	419090 <ferror@plt+0x150b0>
  41869c:	add	sp, sp, #0x10
  4186a0:	cbz	w0, 4189c8 <ferror@plt+0x149e8>
  4186a4:	ldur	w26, [x29, #-16]
  4186a8:	cbz	w26, 4186c8 <ferror@plt+0x146e8>
  4186ac:	ldrb	w8, [x19, #56]
  4186b0:	cmp	w26, #0x0
  4186b4:	cset	w9, ne  // ne = any
  4186b8:	ubfx	w10, w8, #1, #1
  4186bc:	tbz	w8, #1, 418724 <ferror@plt+0x14744>
  4186c0:	cbnz	w26, 418624 <ferror@plt+0x14644>
  4186c4:	b	418724 <ferror@plt+0x14744>
  4186c8:	ldr	x27, [x19]
  4186cc:	cbz	x27, 418714 <ferror@plt+0x14734>
  4186d0:	ldr	x1, [x27]
  4186d4:	ldrb	w4, [x25, x24]
  4186d8:	sub	x8, x29, #0x10
  4186dc:	sub	x3, x29, #0x14
  4186e0:	str	x8, [sp, #-16]!
  4186e4:	mov	x0, x19
  4186e8:	mov	w2, w28
  4186ec:	mov	x5, x21
  4186f0:	mov	x6, x20
  4186f4:	mov	x7, x22
  4186f8:	bl	419090 <ferror@plt+0x150b0>
  4186fc:	add	sp, sp, #0x10
  418700:	cbz	w0, 4189c8 <ferror@plt+0x149e8>
  418704:	ldur	w26, [x29, #-16]
  418708:	cbnz	w26, 4186ac <ferror@plt+0x146cc>
  41870c:	ldr	x27, [x27, #8]
  418710:	cbnz	x27, 4186d0 <ferror@plt+0x146f0>
  418714:	ldrb	w8, [x19, #56]
  418718:	mov	w9, wzr
  41871c:	mov	w26, wzr
  418720:	ubfx	w10, w8, #1, #1
  418724:	tbnz	w10, #0, 41862c <ferror@plt+0x1464c>
  418728:	cbnz	w9, 41862c <ferror@plt+0x1464c>
  41872c:	b	418814 <ferror@plt+0x14834>
  418730:	ldr	x24, [x19]
  418734:	cbz	x24, 41877c <ferror@plt+0x1479c>
  418738:	ldr	x1, [x24]
  41873c:	sub	x8, x29, #0x10
  418740:	sub	x2, x29, #0x8
  418744:	str	x8, [sp, #-16]!
  418748:	mov	x0, x19
  41874c:	mov	x3, x23
  418750:	mov	w4, wzr
  418754:	mov	x5, x21
  418758:	mov	x6, x20
  41875c:	mov	x7, x22
  418760:	bl	418d04 <ferror@plt+0x14d24>
  418764:	add	sp, sp, #0x10
  418768:	cbz	w0, 4189c8 <ferror@plt+0x149e8>
  41876c:	ldur	w8, [x29, #-16]
  418770:	cbnz	w8, 418464 <ferror@plt+0x14484>
  418774:	ldr	x24, [x24, #8]
  418778:	cbnz	x24, 418738 <ferror@plt+0x14758>
  41877c:	mov	w1, #0x2d                  	// #45
  418780:	mov	x0, x23
  418784:	bl	403ca0 <strchr@plt>
  418788:	cbz	x0, 4188bc <ferror@plt+0x148dc>
  41878c:	ldr	x28, [x19]
  418790:	cbz	x28, 4188bc <ferror@plt+0x148dc>
  418794:	sub	x24, x0, x23
  418798:	add	x25, x0, #0x1
  41879c:	b	4187a8 <ferror@plt+0x147c8>
  4187a0:	ldr	x28, [x28, #8]
  4187a4:	cbz	x28, 4188bc <ferror@plt+0x148dc>
  4187a8:	ldr	x27, [x28]
  4187ac:	mov	x1, x23
  4187b0:	mov	x2, x24
  4187b4:	ldr	x0, [x27]
  4187b8:	bl	403880 <strncmp@plt>
  4187bc:	cbnz	w0, 4187a0 <ferror@plt+0x147c0>
  4187c0:	sub	x8, x29, #0x10
  4187c4:	sub	x2, x29, #0x8
  4187c8:	mov	w4, #0x1                   	// #1
  4187cc:	str	x8, [sp, #-16]!
  4187d0:	mov	x0, x19
  4187d4:	mov	x1, x27
  4187d8:	mov	x3, x25
  4187dc:	mov	x5, x21
  4187e0:	mov	x6, x20
  4187e4:	mov	x7, x22
  4187e8:	bl	418d04 <ferror@plt+0x14d24>
  4187ec:	add	sp, sp, #0x10
  4187f0:	cbz	w0, 4189c8 <ferror@plt+0x149e8>
  4187f4:	ldur	w26, [x29, #-16]
  4187f8:	cbz	w26, 4187a0 <ferror@plt+0x147c0>
  4187fc:	b	4188c0 <ferror@plt+0x148e0>
  418800:	mov	w12, #0x1                   	// #1
  418804:	mov	w13, w28
  418808:	b	418354 <ferror@plt+0x14374>
  41880c:	ldrb	w8, [x19, #56]
  418810:	mov	w26, wzr
  418814:	tbnz	w8, #1, 418850 <ferror@plt+0x14870>
  418818:	cbz	w26, 41890c <ferror@plt+0x1492c>
  41881c:	ldr	x8, [x20]
  418820:	ldur	x9, [x29, #-56]
  418824:	mov	w0, #0x10                  	// #16
  418828:	add	x23, x8, x9, lsl #3
  41882c:	bl	4141b0 <ferror@plt+0x101d0>
  418830:	stp	x23, xzr, [x0]
  418834:	mov	x1, x0
  418838:	ldr	x0, [x19, #80]
  41883c:	bl	40d2a8 <ferror@plt+0x92c8>
  418840:	str	x0, [x19, #80]
  418844:	ldur	w8, [x29, #-20]
  418848:	stur	w8, [x29, #-8]
  41884c:	b	41890c <ferror@plt+0x1492c>
  418850:	ldur	x10, [x29, #-64]
  418854:	cmp	w10, #0x1
  418858:	b.lt	4188e0 <ferror@plt+0x14900>  // b.tstop
  41885c:	lsl	x8, x10, #32
  418860:	mov	x9, #0x100000000           	// #4294967296
  418864:	add	x8, x8, x9
  418868:	mov	w24, wzr
  41886c:	mov	x28, xzr
  418870:	asr	x8, x8, #32
  418874:	and	x27, x10, #0xffffffff
  418878:	stur	x8, [x29, #-32]
  41887c:	b	4188a0 <ferror@plt+0x148c0>
  418880:	ldrb	w8, [x25]
  418884:	add	w9, w24, #0x1
  418888:	strb	w8, [x28, w24, sxtw]
  41888c:	mov	w24, w9
  418890:	add	x25, x25, #0x1
  418894:	subs	x27, x27, #0x1
  418898:	add	x23, x23, #0x4
  41889c:	b.eq	4188d0 <ferror@plt+0x148f0>  // b.none
  4188a0:	ldr	w8, [x23]
  4188a4:	cbnz	w8, 418890 <ferror@plt+0x148b0>
  4188a8:	cbnz	x28, 418880 <ferror@plt+0x148a0>
  4188ac:	ldur	x0, [x29, #-32]
  4188b0:	bl	4140ec <ferror@plt+0x1010c>
  4188b4:	mov	x28, x0
  4188b8:	b	418880 <ferror@plt+0x148a0>
  4188bc:	mov	w26, wzr
  4188c0:	ldrb	w8, [x19, #56]
  4188c4:	ldp	w14, w13, [x29, #-40]
  4188c8:	tbz	w8, #1, 418910 <ferror@plt+0x14930>
  4188cc:	b	418914 <ferror@plt+0x14934>
  4188d0:	ldur	x9, [x29, #-56]
  4188d4:	cbz	x28, 4188e8 <ferror@plt+0x14908>
  4188d8:	strb	wzr, [x28, w24, sxtw]
  4188dc:	b	4188e8 <ferror@plt+0x14908>
  4188e0:	ldur	x9, [x29, #-56]
  4188e4:	mov	x28, xzr
  4188e8:	ldr	x8, [x20]
  4188ec:	mov	w0, #0x10                  	// #16
  4188f0:	add	x23, x8, x9, lsl #3
  4188f4:	bl	4141b0 <ferror@plt+0x101d0>
  4188f8:	stp	x23, x28, [x0]
  4188fc:	mov	x1, x0
  418900:	ldr	x0, [x19, #80]
  418904:	bl	40d2a8 <ferror@plt+0x92c8>
  418908:	str	x0, [x19, #80]
  41890c:	ldp	w14, w13, [x29, #-40]
  418910:	cbz	w26, 41891c <ferror@plt+0x1493c>
  418914:	mov	w12, wzr
  418918:	b	418354 <ferror@plt+0x14374>
  41891c:	ldrb	w8, [x19, #56]
  418920:	tbz	w8, #1, 418c14 <ferror@plt+0x14c34>
  418924:	mov	w12, wzr
  418928:	mov	w14, #0x1                   	// #1
  41892c:	b	418354 <ferror@plt+0x14374>
  418930:	ldur	w24, [x29, #-68]
  418934:	cmp	w13, #0x1
  418938:	b.lt	418960 <ferror@plt+0x14980>  // b.tstop
  41893c:	ldr	x8, [x20]
  418940:	mov	w0, #0x10                  	// #16
  418944:	add	x23, x8, w13, uxtw #3
  418948:	bl	4141b0 <ferror@plt+0x101d0>
  41894c:	stp	x23, xzr, [x0]
  418950:	mov	x1, x0
  418954:	ldr	x0, [x19, #80]
  418958:	bl	40d2a8 <ferror@plt+0x92c8>
  41895c:	str	x0, [x19, #80]
  418960:	ldr	x23, [x19]
  418964:	cbnz	x23, 4189a8 <ferror@plt+0x149c8>
  418968:	ldr	x1, [x19, #64]
  41896c:	cbz	x1, 41898c <ferror@plt+0x149ac>
  418970:	ldr	x8, [x1, #88]
  418974:	cbz	x8, 41898c <ferror@plt+0x149ac>
  418978:	ldr	x2, [x1, #32]
  41897c:	mov	x0, x19
  418980:	mov	x3, x22
  418984:	blr	x8
  418988:	cbz	w0, 4189c8 <ferror@plt+0x149e8>
  41898c:	cbz	w24, 418bf0 <ferror@plt+0x14c10>
  418990:	ldr	x23, [x19, #80]
  418994:	cbz	x23, 418b28 <ferror@plt+0x14b48>
  418998:	mov	w24, #0x2d                  	// #45
  41899c:	b	418aa4 <ferror@plt+0x14ac4>
  4189a0:	ldr	x23, [x23, #8]
  4189a4:	cbz	x23, 418968 <ferror@plt+0x14988>
  4189a8:	ldr	x1, [x23]
  4189ac:	ldr	x8, [x1, #88]
  4189b0:	cbz	x8, 4189a0 <ferror@plt+0x149c0>
  4189b4:	ldr	x2, [x1, #32]
  4189b8:	mov	x0, x19
  4189bc:	mov	x3, x22
  4189c0:	blr	x8
  4189c4:	cbnz	w0, 4189a0 <ferror@plt+0x149c0>
  4189c8:	ldr	x20, [x19]
  4189cc:	cbnz	x20, 418a0c <ferror@plt+0x14a2c>
  4189d0:	ldr	x1, [x19, #64]
  4189d4:	cbz	x1, 4189f0 <ferror@plt+0x14a10>
  4189d8:	ldr	x8, [x1, #96]
  4189dc:	cbz	x8, 4189f0 <ferror@plt+0x14a10>
  4189e0:	ldr	x2, [x1, #32]
  4189e4:	mov	x0, x19
  4189e8:	mov	x3, x22
  4189ec:	blr	x8
  4189f0:	ldr	x21, [x19, #72]
  4189f4:	cbz	x21, 418ad4 <ferror@plt+0x14af4>
  4189f8:	adrp	x22, 441000 <ferror@plt+0x3d020>
  4189fc:	add	x22, x22, #0x146
  418a00:	b	418a4c <ferror@plt+0x14a6c>
  418a04:	ldr	x20, [x20, #8]
  418a08:	cbz	x20, 4189d0 <ferror@plt+0x149f0>
  418a0c:	ldr	x1, [x20]
  418a10:	ldr	x8, [x1, #96]
  418a14:	cbz	x8, 418a04 <ferror@plt+0x14a24>
  418a18:	ldr	x2, [x1, #32]
  418a1c:	mov	x0, x19
  418a20:	mov	x3, x22
  418a24:	blr	x8
  418a28:	b	418a04 <ferror@plt+0x14a24>
  418a2c:	ldr	x0, [x20, #32]
  418a30:	bl	4212b0 <ferror@plt+0x1d2d0>
  418a34:	ldp	x9, x8, [x20, #8]
  418a38:	str	x8, [x9]
  418a3c:	mov	x0, x20
  418a40:	bl	414260 <ferror@plt+0x10280>
  418a44:	ldr	x21, [x21, #8]
  418a48:	cbz	x21, 418acc <ferror@plt+0x14aec>
  418a4c:	ldr	x20, [x21]
  418a50:	ldr	w8, [x20]
  418a54:	cmp	w8, #0x8
  418a58:	b.hi	418c7c <ferror@plt+0x14c9c>  // b.pmore
  418a5c:	adr	x9, 418a2c <ferror@plt+0x14a4c>
  418a60:	ldrb	w10, [x22, x8]
  418a64:	add	x9, x9, x10, lsl #2
  418a68:	br	x9
  418a6c:	ldr	x0, [x20, #24]
  418a70:	bl	414260 <ferror@plt+0x10280>
  418a74:	b	418a34 <ferror@plt+0x14a54>
  418a78:	ldr	w8, [x20, #16]
  418a7c:	ldr	x9, [x20, #8]
  418a80:	str	w8, [x9]
  418a84:	b	418a3c <ferror@plt+0x14a5c>
  418a88:	str	xzr, [x8]
  418a8c:	ldr	x0, [x22, #8]
  418a90:	bl	414260 <ferror@plt+0x10280>
  418a94:	mov	x0, x22
  418a98:	bl	414260 <ferror@plt+0x10280>
  418a9c:	ldr	x23, [x23, #8]
  418aa0:	cbz	x23, 418b20 <ferror@plt+0x14b40>
  418aa4:	ldr	x22, [x23]
  418aa8:	ldp	x8, x9, [x22]
  418aac:	cbz	x9, 418a88 <ferror@plt+0x14aa8>
  418ab0:	ldr	x8, [x8]
  418ab4:	strb	w24, [x8]
  418ab8:	ldp	x8, x1, [x22]
  418abc:	ldr	x8, [x8]
  418ac0:	add	x0, x8, #0x1
  418ac4:	bl	403d30 <strcpy@plt>
  418ac8:	b	418a8c <ferror@plt+0x14aac>
  418acc:	ldr	x0, [x19, #72]
  418ad0:	b	418ad8 <ferror@plt+0x14af8>
  418ad4:	mov	x0, xzr
  418ad8:	bl	40d184 <ferror@plt+0x91a4>
  418adc:	ldr	x21, [x19, #80]
  418ae0:	str	xzr, [x19, #72]
  418ae4:	cbz	x21, 418b0c <ferror@plt+0x14b2c>
  418ae8:	ldr	x20, [x21]
  418aec:	ldr	x0, [x20, #8]
  418af0:	bl	414260 <ferror@plt+0x10280>
  418af4:	mov	x0, x20
  418af8:	bl	414260 <ferror@plt+0x10280>
  418afc:	ldr	x21, [x21, #8]
  418b00:	cbnz	x21, 418ae8 <ferror@plt+0x14b08>
  418b04:	ldr	x0, [x19, #80]
  418b08:	b	418b10 <ferror@plt+0x14b30>
  418b0c:	mov	x0, xzr
  418b10:	bl	40d184 <ferror@plt+0x91a4>
  418b14:	mov	w0, wzr
  418b18:	str	xzr, [x19, #80]
  418b1c:	b	418bf4 <ferror@plt+0x14c14>
  418b20:	ldr	x0, [x19, #80]
  418b24:	b	418b2c <ferror@plt+0x14b4c>
  418b28:	mov	x0, xzr
  418b2c:	bl	40d184 <ferror@plt+0x91a4>
  418b30:	mov	w0, #0x1                   	// #1
  418b34:	str	xzr, [x19, #80]
  418b38:	stur	w0, [x29, #-8]
  418b3c:	ldr	w8, [x21]
  418b40:	cmp	w8, #0x2
  418b44:	b.lt	418bf4 <ferror@plt+0x14c14>  // b.tstop
  418b48:	mov	w9, #0xffffffff            	// #-1
  418b4c:	mov	w10, #0x1                   	// #1
  418b50:	b	418b6c <ferror@plt+0x14b8c>
  418b54:	sub	w8, w8, w11
  418b58:	str	w8, [x21]
  418b5c:	add	x10, x10, #0x1
  418b60:	cmp	w10, w8
  418b64:	sub	w9, w9, #0x1
  418b68:	b.ge	418bec <ferror@plt+0x14c0c>  // b.tcont
  418b6c:	cmp	w10, w8
  418b70:	b.ge	418b5c <ferror@plt+0x14b7c>  // b.tcont
  418b74:	ldr	x13, [x20]
  418b78:	mov	w11, w8
  418b7c:	mov	x12, x10
  418b80:	ldr	x14, [x13, x12, lsl #3]
  418b84:	cbnz	x14, 418b98 <ferror@plt+0x14bb8>
  418b88:	add	x12, x12, #0x1
  418b8c:	cmp	x11, x12
  418b90:	b.ne	418b80 <ferror@plt+0x14ba0>  // b.any
  418b94:	mov	w12, w11
  418b98:	subs	w11, w12, w10
  418b9c:	b.ls	418b5c <ferror@plt+0x14b7c>  // b.plast
  418ba0:	cmp	w12, w8
  418ba4:	b.ge	418b54 <ferror@plt+0x14b74>  // b.tcont
  418ba8:	mov	x13, xzr
  418bac:	mov	w14, w12
  418bb0:	add	w15, w12, w9
  418bb4:	sxtw	x12, w12
  418bb8:	sub	x13, x13, w15, sxtw #3
  418bbc:	lsl	x14, x14, #3
  418bc0:	ldr	x15, [x20]
  418bc4:	ldr	x16, [x15, x14]
  418bc8:	add	x15, x15, x13
  418bcc:	str	x16, [x15, x12, lsl #3]
  418bd0:	ldr	x15, [x20]
  418bd4:	add	x12, x12, #0x1
  418bd8:	cmp	w8, w12
  418bdc:	str	xzr, [x15, x14]
  418be0:	add	x14, x14, #0x8
  418be4:	b.gt	418bc0 <ferror@plt+0x14be0>
  418be8:	b	418b54 <ferror@plt+0x14b74>
  418bec:	stur	w10, [x29, #-8]
  418bf0:	mov	w0, #0x1                   	// #1
  418bf4:	mov	sp, x29
  418bf8:	ldp	x20, x19, [sp, #80]
  418bfc:	ldp	x22, x21, [sp, #64]
  418c00:	ldp	x24, x23, [sp, #48]
  418c04:	ldp	x26, x25, [sp, #32]
  418c08:	ldp	x28, x27, [sp, #16]
  418c0c:	ldp	x29, x30, [sp], #96
  418c10:	ret
  418c14:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  418c18:	ldr	w1, [x21, #3316]
  418c1c:	cbz	w1, 418c64 <ferror@plt+0x14c84>
  418c20:	ldr	x8, [x20]
  418c24:	ldursw	x9, [x29, #-8]
  418c28:	adrp	x3, 441000 <ferror@plt+0x3d020>
  418c2c:	add	x3, x3, #0x57f
  418c30:	mov	x0, x22
  418c34:	ldr	x4, [x8, x9, lsl #3]
  418c38:	mov	w2, wzr
  418c3c:	bl	40939c <ferror@plt+0x53bc>
  418c40:	b	4189c8 <ferror@plt+0x149e8>
  418c44:	adrp	x0, 445000 <ferror@plt+0x41020>
  418c48:	adrp	x1, 441000 <ferror@plt+0x3d020>
  418c4c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  418c50:	add	x0, x0, #0x2f
  418c54:	add	x1, x1, #0xb80
  418c58:	add	x2, x2, #0xbf1
  418c5c:	bl	415310 <ferror@plt+0x11330>
  418c60:	b	4189c8 <ferror@plt+0x149e8>
  418c64:	adrp	x0, 441000 <ferror@plt+0x3d020>
  418c68:	add	x0, x0, #0x158
  418c6c:	bl	41a6d4 <ferror@plt+0x166f4>
  418c70:	mov	w1, w0
  418c74:	str	w0, [x21, #3316]
  418c78:	b	418c20 <ferror@plt+0x14c40>
  418c7c:	adrp	x0, 445000 <ferror@plt+0x41020>
  418c80:	adrp	x1, 441000 <ferror@plt+0x3d020>
  418c84:	adrp	x3, 441000 <ferror@plt+0x3d020>
  418c88:	add	x0, x0, #0x2f
  418c8c:	add	x1, x1, #0xa46
  418c90:	add	x3, x3, #0xa50
  418c94:	mov	w2, #0x659                 	// #1625
  418c98:	mov	x4, xzr
  418c9c:	bl	426194 <ferror@plt+0x221b4>
  418ca0:	mov	w1, #0x1                   	// #1
  418ca4:	mov	x0, x19
  418ca8:	mov	x2, xzr
  418cac:	bl	418cd0 <ferror@plt+0x14cf0>
  418cb0:	mov	x0, x19
  418cb4:	mov	w1, wzr
  418cb8:	mov	x2, x25
  418cbc:	bl	418cd0 <ferror@plt+0x14cf0>
  418cc0:	mov	x0, x19
  418cc4:	mov	w1, wzr
  418cc8:	mov	x2, xzr
  418ccc:	bl	418cd0 <ferror@plt+0x14cf0>
  418cd0:	stp	x29, x30, [sp, #-32]!
  418cd4:	str	x19, [sp, #16]
  418cd8:	mov	x29, sp
  418cdc:	bl	4172fc <ferror@plt+0x1331c>
  418ce0:	mov	x19, x0
  418ce4:	adrp	x0, 444000 <ferror@plt+0x40020>
  418ce8:	add	x0, x0, #0xf95
  418cec:	mov	x1, x19
  418cf0:	bl	4166b4 <ferror@plt+0x126d4>
  418cf4:	mov	x0, x19
  418cf8:	bl	414260 <ferror@plt+0x10280>
  418cfc:	mov	w0, wzr
  418d00:	bl	403540 <exit@plt>
  418d04:	sub	sp, sp, #0x90
  418d08:	stp	x29, x30, [sp, #48]
  418d0c:	stp	x28, x27, [sp, #64]
  418d10:	stp	x26, x25, [sp, #80]
  418d14:	stp	x24, x23, [sp, #96]
  418d18:	stp	x22, x21, [sp, #112]
  418d1c:	stp	x20, x19, [sp, #128]
  418d20:	ldr	w20, [x1, #72]
  418d24:	add	x29, sp, #0x30
  418d28:	mov	w8, #0x1                   	// #1
  418d2c:	str	x7, [sp, #24]
  418d30:	cmp	w20, #0x1
  418d34:	stur	x6, [x29, #-16]
  418d38:	stur	w4, [x29, #-4]
  418d3c:	b.lt	418f44 <ferror@plt+0x14f64>  // b.tstop
  418d40:	ldr	x8, [x29, #96]
  418d44:	mov	x25, x5
  418d48:	mov	x27, x3
  418d4c:	mov	x23, x2
  418d50:	mov	x21, x1
  418d54:	mov	x22, xzr
  418d58:	mov	x24, xzr
  418d5c:	str	x0, [sp, #16]
  418d60:	str	x8, [sp, #8]
  418d64:	b	418d78 <ferror@plt+0x14d98>
  418d68:	add	x24, x24, #0x1
  418d6c:	cmp	x24, w20, sxtw
  418d70:	add	x22, x22, #0x30
  418d74:	b.ge	418f40 <ferror@plt+0x14f60>  // b.tcont
  418d78:	ldrsw	x26, [x23]
  418d7c:	ldr	w8, [x25]
  418d80:	cmp	w26, w8
  418d84:	b.ge	418f40 <ferror@plt+0x14f60>  // b.tcont
  418d88:	ldr	x28, [x21, #64]
  418d8c:	ldur	w8, [x29, #-4]
  418d90:	cbz	w8, 418da0 <ferror@plt+0x14dc0>
  418d94:	add	x8, x28, x22
  418d98:	ldrb	w8, [x8, #12]
  418d9c:	tbnz	w8, #6, 418d68 <ferror@plt+0x14d88>
  418da0:	add	x8, x28, x22
  418da4:	ldr	w8, [x8, #16]
  418da8:	cbz	w8, 418dc0 <ferror@plt+0x14de0>
  418dac:	cmp	w8, #0x3
  418db0:	b.ne	418dd4 <ferror@plt+0x14df4>  // b.any
  418db4:	add	x8, x28, x22
  418db8:	ldrb	w8, [x8, #12]
  418dbc:	tbz	w8, #3, 418dd4 <ferror@plt+0x14df4>
  418dc0:	ldr	x19, [x28, x22]
  418dc4:	mov	x0, x27
  418dc8:	mov	x1, x19
  418dcc:	bl	403b30 <strcmp@plt>
  418dd0:	cbz	w0, 418f68 <ferror@plt+0x14f88>
  418dd4:	ldr	x28, [x28, x22]
  418dd8:	mov	x0, x28
  418ddc:	bl	403510 <strlen@plt>
  418de0:	sxtw	x19, w0
  418de4:	mov	x0, x27
  418de8:	mov	x1, x28
  418dec:	mov	x2, x19
  418df0:	bl	403880 <strncmp@plt>
  418df4:	cbnz	w0, 418d68 <ferror@plt+0x14d88>
  418df8:	add	x19, x27, x19
  418dfc:	ldrb	w8, [x19]
  418e00:	cmp	w8, #0x3d
  418e04:	b.eq	418e0c <ferror@plt+0x14e2c>  // b.none
  418e08:	cbnz	w8, 418d68 <ferror@plt+0x14d88>
  418e0c:	ldur	x8, [x29, #-16]
  418e10:	mov	w0, #0x10                  	// #16
  418e14:	ldr	x8, [x8]
  418e18:	add	x20, x8, x26, lsl #3
  418e1c:	bl	4141b0 <ferror@plt+0x101d0>
  418e20:	ldr	x26, [sp, #16]
  418e24:	stp	x20, xzr, [x0]
  418e28:	mov	x1, x0
  418e2c:	ldr	x0, [x26, #80]
  418e30:	bl	40d2a8 <ferror@plt+0x92c8>
  418e34:	str	x0, [x26, #80]
  418e38:	ldr	x8, [x21, #64]
  418e3c:	adrp	x0, 441000 <ferror@plt+0x3d020>
  418e40:	add	x0, x0, #0xa75
  418e44:	mov	x2, xzr
  418e48:	ldr	x1, [x8, x22]
  418e4c:	bl	41fab0 <ferror@plt+0x1bad0>
  418e50:	ldrb	w8, [x19]
  418e54:	mov	x28, x0
  418e58:	cmp	w8, #0x3d
  418e5c:	b.ne	418e68 <ferror@plt+0x14e88>  // b.any
  418e60:	add	x19, x19, #0x1
  418e64:	b	418efc <ferror@plt+0x14f1c>
  418e68:	ldr	x8, [x21, #64]
  418e6c:	ldr	w11, [x25]
  418e70:	ldr	w9, [x23]
  418e74:	add	x2, x8, x22
  418e78:	ldr	w10, [x2, #16]
  418e7c:	sub	w11, w11, #0x1
  418e80:	cmp	w9, w11
  418e84:	b.ge	418ff4 <ferror@plt+0x15014>  // b.tcont
  418e88:	cmp	w10, #0x3
  418e8c:	b.ne	418e9c <ferror@plt+0x14ebc>  // b.any
  418e90:	add	x10, x8, x22
  418e94:	ldrb	w10, [x10, #12]
  418e98:	tbnz	w10, #5, 418eb4 <ferror@plt+0x14ed4>
  418e9c:	ldur	x8, [x29, #-16]
  418ea0:	add	w9, w9, #0x1
  418ea4:	ldr	x8, [x8]
  418ea8:	add	x20, x8, w9, sxtw #3
  418eac:	ldr	x19, [x20]
  418eb0:	b	418ed4 <ferror@plt+0x14ef4>
  418eb4:	ldur	x10, [x29, #-16]
  418eb8:	add	w9, w9, #0x1
  418ebc:	ldr	x10, [x10]
  418ec0:	add	x20, x10, w9, sxtw #3
  418ec4:	ldr	x19, [x20]
  418ec8:	ldrb	w9, [x19]
  418ecc:	cmp	w9, #0x2d
  418ed0:	b.eq	41903c <ferror@plt+0x1505c>  // b.none
  418ed4:	mov	w0, #0x10                  	// #16
  418ed8:	bl	4141b0 <ferror@plt+0x101d0>
  418edc:	stp	x20, xzr, [x0]
  418ee0:	mov	x1, x0
  418ee4:	ldr	x0, [x26, #80]
  418ee8:	bl	40d2a8 <ferror@plt+0x92c8>
  418eec:	str	x0, [x26, #80]
  418ef0:	ldr	w8, [x23]
  418ef4:	add	w8, w8, #0x1
  418ef8:	str	w8, [x23]
  418efc:	ldr	x8, [x21, #64]
  418f00:	ldr	x5, [sp, #24]
  418f04:	mov	x0, x26
  418f08:	mov	x1, x21
  418f0c:	add	x2, x8, x22
  418f10:	mov	x3, x19
  418f14:	mov	x4, x28
  418f18:	bl	4195f8 <ferror@plt+0x15618>
  418f1c:	mov	w19, w0
  418f20:	mov	x0, x28
  418f24:	bl	414260 <ferror@plt+0x10280>
  418f28:	cbz	w19, 418fec <ferror@plt+0x1500c>
  418f2c:	ldr	x8, [sp, #8]
  418f30:	mov	w9, #0x1                   	// #1
  418f34:	str	w9, [x8]
  418f38:	ldr	w20, [x21, #72]
  418f3c:	b	418d68 <ferror@plt+0x14d88>
  418f40:	mov	w8, #0x1                   	// #1
  418f44:	mov	w0, w8
  418f48:	ldp	x20, x19, [sp, #128]
  418f4c:	ldp	x22, x21, [sp, #112]
  418f50:	ldp	x24, x23, [sp, #96]
  418f54:	ldp	x26, x25, [sp, #80]
  418f58:	ldp	x28, x27, [sp, #64]
  418f5c:	ldp	x29, x30, [sp, #48]
  418f60:	add	sp, sp, #0x90
  418f64:	ret
  418f68:	adrp	x0, 441000 <ferror@plt+0x3d020>
  418f6c:	add	x0, x0, #0xa75
  418f70:	mov	x1, x19
  418f74:	mov	x2, xzr
  418f78:	bl	41fab0 <ferror@plt+0x1bad0>
  418f7c:	ldr	x8, [x21, #64]
  418f80:	ldp	x20, x5, [sp, #16]
  418f84:	mov	x19, x0
  418f88:	mov	x1, x21
  418f8c:	add	x2, x8, x22
  418f90:	mov	x0, x20
  418f94:	mov	x3, xzr
  418f98:	mov	x4, x19
  418f9c:	bl	4195f8 <ferror@plt+0x15618>
  418fa0:	mov	w21, w0
  418fa4:	mov	x0, x19
  418fa8:	bl	414260 <ferror@plt+0x10280>
  418fac:	ldur	x8, [x29, #-16]
  418fb0:	ldrsw	x9, [x23]
  418fb4:	mov	w0, #0x10                  	// #16
  418fb8:	ldr	x8, [x8]
  418fbc:	add	x19, x8, x9, lsl #3
  418fc0:	bl	4141b0 <ferror@plt+0x101d0>
  418fc4:	stp	x19, xzr, [x0]
  418fc8:	mov	x1, x0
  418fcc:	ldr	x0, [x20, #80]
  418fd0:	bl	40d2a8 <ferror@plt+0x92c8>
  418fd4:	ldr	x9, [sp, #8]
  418fd8:	mov	w8, #0x1                   	// #1
  418fdc:	str	x0, [x20, #80]
  418fe0:	mov	w0, w21
  418fe4:	str	w8, [x9]
  418fe8:	b	418f48 <ferror@plt+0x14f68>
  418fec:	mov	w8, wzr
  418ff0:	b	418f44 <ferror@plt+0x14f64>
  418ff4:	cmp	w10, #0x3
  418ff8:	b.ne	419008 <ferror@plt+0x15028>  // b.any
  418ffc:	add	x8, x8, x22
  419000:	ldrb	w8, [x8, #12]
  419004:	tbnz	w8, #5, 419040 <ferror@plt+0x15060>
  419008:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  41900c:	ldr	w1, [x19, #3316]
  419010:	cbz	w1, 419078 <ferror@plt+0x15098>
  419014:	ldr	x0, [sp, #24]
  419018:	adrp	x3, 441000 <ferror@plt+0x3d020>
  41901c:	add	x3, x3, #0xa78
  419020:	mov	w2, #0x1                   	// #1
  419024:	mov	x4, x28
  419028:	bl	40939c <ferror@plt+0x53bc>
  41902c:	mov	x0, x28
  419030:	bl	414260 <ferror@plt+0x10280>
  419034:	mov	w8, wzr
  419038:	b	418f44 <ferror@plt+0x14f64>
  41903c:	add	x2, x8, x22
  419040:	ldr	x5, [sp, #24]
  419044:	mov	x0, x26
  419048:	mov	x1, x21
  41904c:	mov	x3, xzr
  419050:	mov	x4, x28
  419054:	bl	4195f8 <ferror@plt+0x15618>
  419058:	ldr	x9, [sp, #8]
  41905c:	mov	w19, w0
  419060:	mov	w8, #0x1                   	// #1
  419064:	mov	x0, x28
  419068:	str	w8, [x9]
  41906c:	bl	414260 <ferror@plt+0x10280>
  419070:	mov	w0, w19
  419074:	b	418f48 <ferror@plt+0x14f68>
  419078:	adrp	x0, 441000 <ferror@plt+0x3d020>
  41907c:	add	x0, x0, #0x158
  419080:	bl	41a6d4 <ferror@plt+0x166f4>
  419084:	mov	w1, w0
  419088:	str	w0, [x19, #3316]
  41908c:	b	419014 <ferror@plt+0x15034>
  419090:	sub	sp, sp, #0xa0
  419094:	stp	x29, x30, [sp, #64]
  419098:	stp	x28, x27, [sp, #80]
  41909c:	stp	x26, x25, [sp, #96]
  4190a0:	stp	x24, x23, [sp, #112]
  4190a4:	stp	x22, x21, [sp, #128]
  4190a8:	stp	x20, x19, [sp, #144]
  4190ac:	ldr	w8, [x1, #72]
  4190b0:	add	x29, sp, #0x40
  4190b4:	mov	w20, #0x1                   	// #1
  4190b8:	str	x5, [sp, #32]
  4190bc:	cmp	w8, #0x1
  4190c0:	stur	x3, [x29, #-24]
  4190c4:	b.lt	4192dc <ferror@plt+0x152fc>  // b.tstop
  4190c8:	ldr	x9, [x29, #96]
  4190cc:	mov	x21, x7
  4190d0:	mov	x25, x6
  4190d4:	mov	w23, w4
  4190d8:	stur	x9, [x29, #-16]
  4190dc:	add	w9, w2, #0x1
  4190e0:	str	x9, [sp, #16]
  4190e4:	sxtw	x9, w9
  4190e8:	mov	w22, w2
  4190ec:	mov	x26, x1
  4190f0:	mov	x27, x0
  4190f4:	mov	x24, xzr
  4190f8:	mov	x19, xzr
  4190fc:	str	x9, [sp, #24]
  419100:	and	w9, w4, #0xff
  419104:	stp	w2, w9, [x29, #-8]
  419108:	b	419160 <ferror@plt+0x15180>
  41910c:	mov	x22, xzr
  419110:	ldr	x8, [x26, #64]
  419114:	mov	x0, x27
  419118:	mov	x1, x26
  41911c:	mov	x3, x22
  419120:	add	x2, x8, x24
  419124:	mov	x4, x28
  419128:	mov	x5, x21
  41912c:	bl	4195f8 <ferror@plt+0x15618>
  419130:	mov	w22, w0
  419134:	mov	x0, x28
  419138:	bl	414260 <ferror@plt+0x10280>
  41913c:	cbz	w22, 4192d8 <ferror@plt+0x152f8>
  419140:	ldur	x8, [x29, #-16]
  419144:	ldur	w22, [x29, #-8]
  419148:	str	w20, [x8]
  41914c:	ldr	w8, [x26, #72]
  419150:	add	x19, x19, #0x1
  419154:	cmp	x19, w8, sxtw
  419158:	add	x24, x24, #0x30
  41915c:	b.ge	419288 <ferror@plt+0x152a8>  // b.tcont
  419160:	ldr	x9, [x26, #64]
  419164:	add	x9, x9, x24
  419168:	ldrb	w9, [x9, #8]
  41916c:	cmp	w9, w23, uxtb
  419170:	b.ne	419150 <ferror@plt+0x15170>  // b.any
  419174:	ldur	w1, [x29, #-4]
  419178:	adrp	x0, 441000 <ferror@plt+0x3d020>
  41917c:	add	x0, x0, #0xb7c
  419180:	bl	41fa28 <ferror@plt+0x1ba48>
  419184:	ldr	x8, [x26, #64]
  419188:	mov	x28, x0
  41918c:	add	x9, x8, x24
  419190:	ldr	w9, [x9, #16]
  419194:	cbz	w9, 41910c <ferror@plt+0x1512c>
  419198:	cmp	w9, #0x3
  41919c:	b.ne	4191ac <ferror@plt+0x151cc>  // b.any
  4191a0:	add	x10, x8, x24
  4191a4:	ldrb	w10, [x10, #12]
  4191a8:	tbnz	w10, #3, 41910c <ferror@plt+0x1512c>
  4191ac:	ldur	x10, [x29, #-24]
  4191b0:	ldr	w10, [x10]
  4191b4:	cmp	w10, w22
  4191b8:	b.gt	419290 <ferror@plt+0x152b0>
  4191bc:	ldr	x10, [sp, #32]
  4191c0:	ldr	w10, [x10]
  4191c4:	sub	w10, w10, #0x1
  4191c8:	cmp	w10, w22
  4191cc:	b.le	419238 <ferror@plt+0x15258>
  4191d0:	cmp	w9, #0x3
  4191d4:	b.ne	4191e4 <ferror@plt+0x15204>  // b.any
  4191d8:	add	x8, x8, x24
  4191dc:	ldrb	w8, [x8, #12]
  4191e0:	tbnz	w8, #5, 419250 <ferror@plt+0x15270>
  4191e4:	ldr	x8, [x25]
  4191e8:	ldr	x9, [sp, #24]
  4191ec:	mov	x20, x25
  4191f0:	mov	x25, x21
  4191f4:	mov	w0, #0x10                  	// #16
  4191f8:	add	x21, x8, x9, lsl #3
  4191fc:	ldr	x22, [x21]
  419200:	bl	4141b0 <ferror@plt+0x101d0>
  419204:	mov	x1, x0
  419208:	str	x21, [x0]
  41920c:	mov	x21, x25
  419210:	mov	x25, x20
  419214:	mov	w20, #0x1                   	// #1
  419218:	str	xzr, [x0, #8]
  41921c:	ldr	x0, [x27, #80]
  419220:	bl	40d2a8 <ferror@plt+0x92c8>
  419224:	str	x0, [x27, #80]
  419228:	ldur	x8, [x29, #-24]
  41922c:	ldr	x9, [sp, #16]
  419230:	str	w9, [x8]
  419234:	b	419110 <ferror@plt+0x15130>
  419238:	cmp	w9, #0x3
  41923c:	b.ne	4192ac <ferror@plt+0x152cc>  // b.any
  419240:	add	x8, x8, x24
  419244:	ldrb	w8, [x8, #12]
  419248:	tbnz	w8, #5, 41910c <ferror@plt+0x1512c>
  41924c:	b	4192ac <ferror@plt+0x152cc>
  419250:	ldr	x8, [x25]
  419254:	ldr	x9, [sp, #24]
  419258:	add	x9, x8, x9, lsl #3
  41925c:	ldr	x22, [x9]
  419260:	ldrb	w8, [x22]
  419264:	cmp	w8, #0x2d
  419268:	b.eq	41910c <ferror@plt+0x1512c>  // b.none
  41926c:	mov	w0, #0x10                  	// #16
  419270:	str	x9, [sp, #8]
  419274:	bl	4141b0 <ferror@plt+0x101d0>
  419278:	ldr	x8, [sp, #8]
  41927c:	mov	x1, x0
  419280:	str	x8, [x0]
  419284:	b	419218 <ferror@plt+0x15238>
  419288:	mov	w20, #0x1                   	// #1
  41928c:	b	4192dc <ferror@plt+0x152fc>
  419290:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  419294:	ldr	w1, [x19, #3316]
  419298:	cbz	w1, 419300 <ferror@plt+0x15320>
  41929c:	adrp	x3, 441000 <ferror@plt+0x3d020>
  4192a0:	add	x3, x3, #0xaca
  4192a4:	mov	w2, #0x2                   	// #2
  4192a8:	b	4192c4 <ferror@plt+0x152e4>
  4192ac:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  4192b0:	ldr	w1, [x19, #3316]
  4192b4:	cbz	w1, 419318 <ferror@plt+0x15338>
  4192b8:	adrp	x3, 441000 <ferror@plt+0x3d020>
  4192bc:	add	x3, x3, #0xa78
  4192c0:	mov	w2, #0x1                   	// #1
  4192c4:	mov	x0, x21
  4192c8:	mov	x4, x28
  4192cc:	bl	40939c <ferror@plt+0x53bc>
  4192d0:	mov	x0, x28
  4192d4:	bl	414260 <ferror@plt+0x10280>
  4192d8:	mov	w20, wzr
  4192dc:	mov	w0, w20
  4192e0:	ldp	x20, x19, [sp, #144]
  4192e4:	ldp	x22, x21, [sp, #128]
  4192e8:	ldp	x24, x23, [sp, #112]
  4192ec:	ldp	x26, x25, [sp, #96]
  4192f0:	ldp	x28, x27, [sp, #80]
  4192f4:	ldp	x29, x30, [sp, #64]
  4192f8:	add	sp, sp, #0xa0
  4192fc:	ret
  419300:	adrp	x0, 441000 <ferror@plt+0x3d020>
  419304:	add	x0, x0, #0x158
  419308:	bl	41a6d4 <ferror@plt+0x166f4>
  41930c:	mov	w1, w0
  419310:	str	w0, [x19, #3316]
  419314:	b	41929c <ferror@plt+0x152bc>
  419318:	adrp	x0, 441000 <ferror@plt+0x3d020>
  41931c:	add	x0, x0, #0x158
  419320:	bl	41a6d4 <ferror@plt+0x166f4>
  419324:	mov	w1, w0
  419328:	str	w0, [x19, #3316]
  41932c:	b	4192b8 <ferror@plt+0x152d8>
  419330:	cbz	x0, 41933c <ferror@plt+0x1535c>
  419334:	stp	x1, x2, [x0, #80]
  419338:	ret
  41933c:	adrp	x0, 445000 <ferror@plt+0x41020>
  419340:	adrp	x1, 441000 <ferror@plt+0x3d020>
  419344:	adrp	x2, 441000 <ferror@plt+0x3d020>
  419348:	add	x0, x0, #0x2f
  41934c:	add	x1, x1, #0x702
  419350:	add	x2, x2, #0x2f8
  419354:	b	415310 <ferror@plt+0x11330>
  419358:	cbz	x0, 419364 <ferror@plt+0x15384>
  41935c:	str	x1, [x0, #96]
  419360:	ret
  419364:	adrp	x0, 445000 <ferror@plt+0x41020>
  419368:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41936c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  419370:	add	x0, x0, #0x2f
  419374:	add	x1, x1, #0x75a
  419378:	add	x2, x2, #0x2f8
  41937c:	b	415310 <ferror@plt+0x11330>
  419380:	cbz	x0, 4193cc <ferror@plt+0x153ec>
  419384:	stp	x29, x30, [sp, #-48]!
  419388:	stp	x22, x21, [sp, #16]
  41938c:	stp	x20, x19, [sp, #32]
  419390:	ldr	x8, [x0, #48]
  419394:	mov	x19, x3
  419398:	mov	x20, x2
  41939c:	mov	x21, x1
  4193a0:	mov	x22, x0
  4193a4:	mov	x29, sp
  4193a8:	cbz	x8, 4193b4 <ferror@plt+0x153d4>
  4193ac:	ldr	x0, [x22, #56]
  4193b0:	blr	x8
  4193b4:	stp	x19, x20, [x22, #48]
  4193b8:	str	x21, [x22, #40]
  4193bc:	ldp	x20, x19, [sp, #32]
  4193c0:	ldp	x22, x21, [sp, #16]
  4193c4:	ldp	x29, x30, [sp], #48
  4193c8:	ret
  4193cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4193d0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4193d4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  4193d8:	add	x0, x0, #0x2f
  4193dc:	add	x1, x1, #0x79f
  4193e0:	add	x2, x2, #0x2f8
  4193e4:	b	415310 <ferror@plt+0x11330>
  4193e8:	mov	x8, x0
  4193ec:	mov	x0, x1
  4193f0:	mov	x1, x8
  4193f4:	b	40b4b4 <ferror@plt+0x74d4>
  4193f8:	cbz	x0, 419444 <ferror@plt+0x15464>
  4193fc:	stp	x29, x30, [sp, #-48]!
  419400:	stp	x22, x21, [sp, #16]
  419404:	stp	x20, x19, [sp, #32]
  419408:	ldr	x8, [x0, #40]
  41940c:	mov	x19, x3
  419410:	mov	x20, x2
  419414:	mov	x21, x1
  419418:	mov	x22, x0
  41941c:	mov	x29, sp
  419420:	cbz	x8, 41942c <ferror@plt+0x1544c>
  419424:	ldr	x0, [x22, #48]
  419428:	blr	x8
  41942c:	stp	x19, x20, [x22, #40]
  419430:	str	x21, [x22, #32]
  419434:	ldp	x20, x19, [sp, #32]
  419438:	ldp	x22, x21, [sp, #16]
  41943c:	ldp	x29, x30, [sp], #48
  419440:	ret
  419444:	adrp	x0, 445000 <ferror@plt+0x41020>
  419448:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41944c:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  419450:	add	x0, x0, #0x2f
  419454:	add	x1, x1, #0x84a
  419458:	add	x2, x2, #0x728
  41945c:	b	415310 <ferror@plt+0x11330>
  419460:	cbz	x0, 4194b4 <ferror@plt+0x154d4>
  419464:	stp	x29, x30, [sp, #-32]!
  419468:	stp	x20, x19, [sp, #16]
  41946c:	mov	x19, x0
  419470:	mov	x0, x1
  419474:	mov	x29, sp
  419478:	bl	41f868 <ferror@plt+0x1b888>
  41947c:	ldr	x8, [x19, #40]
  419480:	mov	x20, x0
  419484:	cbz	x8, 419490 <ferror@plt+0x154b0>
  419488:	ldr	x0, [x19, #48]
  41948c:	blr	x8
  419490:	adrp	x8, 419000 <ferror@plt+0x15020>
  419494:	adrp	x9, 414000 <ferror@plt+0x10020>
  419498:	add	x8, x8, #0x3e8
  41949c:	add	x9, x9, #0x260
  4194a0:	str	x8, [x19, #32]
  4194a4:	stp	x9, x20, [x19, #40]
  4194a8:	ldp	x20, x19, [sp, #16]
  4194ac:	ldp	x29, x30, [sp], #32
  4194b0:	ret
  4194b4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4194b8:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4194bc:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4194c0:	add	x0, x0, #0x2f
  4194c4:	add	x1, x1, #0x8af
  4194c8:	add	x2, x2, #0x728
  4194cc:	b	415310 <ferror@plt+0x11330>
  4194d0:	cbz	x0, 419508 <ferror@plt+0x15528>
  4194d4:	stp	x29, x30, [sp, #-32]!
  4194d8:	stp	x20, x19, [sp, #16]
  4194dc:	mov	x19, x0
  4194e0:	ldr	x0, [x0, #16]
  4194e4:	mov	x29, sp
  4194e8:	mov	x20, x1
  4194ec:	bl	414260 <ferror@plt+0x10280>
  4194f0:	mov	x0, x20
  4194f4:	bl	41f868 <ferror@plt+0x1b888>
  4194f8:	str	x0, [x19, #16]
  4194fc:	ldp	x20, x19, [sp, #16]
  419500:	ldp	x29, x30, [sp], #32
  419504:	ret
  419508:	adrp	x0, 445000 <ferror@plt+0x41020>
  41950c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  419510:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  419514:	add	x0, x0, #0x2f
  419518:	add	x1, x1, #0x8fd
  41951c:	add	x2, x2, #0x728
  419520:	b	415310 <ferror@plt+0x11330>
  419524:	stp	x29, x30, [sp, #-16]!
  419528:	mov	x29, sp
  41952c:	cbz	x0, 41953c <ferror@plt+0x1555c>
  419530:	ldr	x0, [x0, #16]
  419534:	ldp	x29, x30, [sp], #16
  419538:	ret
  41953c:	adrp	x0, 445000 <ferror@plt+0x41020>
  419540:	adrp	x1, 441000 <ferror@plt+0x3d020>
  419544:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  419548:	add	x0, x0, #0x2f
  41954c:	add	x1, x1, #0x940
  419550:	add	x2, x2, #0x728
  419554:	bl	415310 <ferror@plt+0x11330>
  419558:	mov	x0, xzr
  41955c:	ldp	x29, x30, [sp], #16
  419560:	ret
  419564:	cbz	x0, 41959c <ferror@plt+0x155bc>
  419568:	stp	x29, x30, [sp, #-32]!
  41956c:	stp	x20, x19, [sp, #16]
  419570:	mov	x19, x0
  419574:	ldr	x0, [x0, #24]
  419578:	mov	x29, sp
  41957c:	mov	x20, x1
  419580:	bl	414260 <ferror@plt+0x10280>
  419584:	mov	x0, x20
  419588:	bl	41f868 <ferror@plt+0x1b888>
  41958c:	str	x0, [x19, #24]
  419590:	ldp	x20, x19, [sp, #16]
  419594:	ldp	x29, x30, [sp], #32
  419598:	ret
  41959c:	adrp	x0, 445000 <ferror@plt+0x41020>
  4195a0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4195a4:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4195a8:	add	x0, x0, #0x2f
  4195ac:	add	x1, x1, #0x97c
  4195b0:	add	x2, x2, #0x728
  4195b4:	b	415310 <ferror@plt+0x11330>
  4195b8:	stp	x29, x30, [sp, #-16]!
  4195bc:	mov	x29, sp
  4195c0:	cbz	x0, 4195d0 <ferror@plt+0x155f0>
  4195c4:	ldr	x0, [x0, #24]
  4195c8:	ldp	x29, x30, [sp], #16
  4195cc:	ret
  4195d0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4195d4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  4195d8:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  4195dc:	add	x0, x0, #0x2f
  4195e0:	add	x1, x1, #0x9c3
  4195e4:	add	x2, x2, #0x728
  4195e8:	bl	415310 <ferror@plt+0x11330>
  4195ec:	mov	x0, xzr
  4195f0:	ldp	x29, x30, [sp], #16
  4195f4:	ret
  4195f8:	sub	sp, sp, #0x60
  4195fc:	stp	x29, x30, [sp, #24]
  419600:	stp	x24, x23, [sp, #48]
  419604:	stp	x22, x21, [sp, #64]
  419608:	stp	x20, x19, [sp, #80]
  41960c:	ldr	w8, [x2, #16]
  419610:	mov	x22, x5
  419614:	mov	x21, x4
  419618:	mov	x23, x3
  41961c:	mov	x19, x2
  419620:	mov	x24, x1
  419624:	mov	x20, x0
  419628:	str	d8, [sp, #16]
  41962c:	str	x25, [sp, #40]
  419630:	add	x29, sp, #0x10
  419634:	cbz	x3, 4196b4 <ferror@plt+0x156d4>
  419638:	cmp	w8, #0x8
  41963c:	b.hi	419c78 <ferror@plt+0x15c98>  // b.pmore
  419640:	adrp	x9, 441000 <ferror@plt+0x3d020>
  419644:	mov	w8, w8
  419648:	add	x9, x9, #0x14f
  41964c:	adr	x10, 41965c <ferror@plt+0x1567c>
  419650:	ldrb	w11, [x9, x8]
  419654:	add	x10, x10, x11, lsl #2
  419658:	br	x10
  41965c:	mov	x1, #0xffffffffffffffff    	// #-1
  419660:	mov	x0, x23
  419664:	mov	x2, xzr
  419668:	mov	x3, xzr
  41966c:	mov	x4, x22
  419670:	bl	43657c <ferror@plt+0x3259c>
  419674:	cbz	x0, 4198a4 <ferror@plt+0x158c4>
  419678:	ldr	x8, [x20, #72]
  41967c:	ldr	x23, [x19, #24]
  419680:	mov	x21, x0
  419684:	cbz	x8, 4196a0 <ferror@plt+0x156c0>
  419688:	ldr	x22, [x8]
  41968c:	ldr	x9, [x22, #8]
  419690:	cmp	x9, x23
  419694:	b.eq	4197b8 <ferror@plt+0x157d8>  // b.none
  419698:	ldr	x8, [x8, #8]
  41969c:	cbnz	x8, 419688 <ferror@plt+0x156a8>
  4196a0:	mov	w0, #0x28                  	// #40
  4196a4:	bl	4141b0 <ferror@plt+0x101d0>
  4196a8:	mov	x22, x0
  4196ac:	mov	w8, #0x1                   	// #1
  4196b0:	b	4197a0 <ferror@plt+0x157c0>
  4196b4:	cbz	w8, 419704 <ferror@plt+0x15724>
  4196b8:	cmp	w8, #0x3
  4196bc:	b.ne	419c9c <ferror@plt+0x15cbc>  // b.any
  4196c0:	ldrb	w8, [x19, #12]
  4196c4:	mov	w9, #0x28                  	// #40
  4196c8:	tst	w8, w9
  4196cc:	b.eq	419c9c <ferror@plt+0x15cbc>  // b.none
  4196d0:	ldr	w8, [x19, #12]
  4196d4:	tbnz	w8, #5, 41988c <ferror@plt+0x158ac>
  4196d8:	tbnz	w8, #3, 41988c <ferror@plt+0x158ac>
  4196dc:	tbnz	w8, #4, 419a5c <ferror@plt+0x15a7c>
  4196e0:	mov	x1, #0xffffffffffffffff    	// #-1
  4196e4:	mov	x0, x23
  4196e8:	mov	x2, xzr
  4196ec:	mov	x3, xzr
  4196f0:	mov	x4, x22
  4196f4:	bl	43657c <ferror@plt+0x3259c>
  4196f8:	mov	x20, x0
  4196fc:	cbz	x20, 419894 <ferror@plt+0x158b4>
  419700:	b	419a6c <ferror@plt+0x15a8c>
  419704:	ldr	x8, [x20, #72]
  419708:	ldr	x21, [x19, #24]
  41970c:	cbz	x8, 419728 <ferror@plt+0x15748>
  419710:	ldr	x9, [x8]
  419714:	ldr	x9, [x9, #8]
  419718:	cmp	x9, x21
  41971c:	b.eq	41974c <ferror@plt+0x1576c>  // b.none
  419720:	ldr	x8, [x8, #8]
  419724:	cbnz	x8, 419710 <ferror@plt+0x15730>
  419728:	mov	w0, #0x28                  	// #40
  41972c:	bl	4141b0 <ferror@plt+0x101d0>
  419730:	str	wzr, [x0]
  419734:	str	x21, [x0, #8]
  419738:	mov	x1, x0
  41973c:	ldr	x0, [x20, #72]
  419740:	bl	40d2a8 <ferror@plt+0x92c8>
  419744:	str	x0, [x20, #72]
  419748:	ldr	x21, [x19, #24]
  41974c:	ldr	w8, [x19, #12]
  419750:	mov	w19, #0x1                   	// #1
  419754:	bic	w8, w19, w8, lsr #2
  419758:	str	w8, [x21]
  41975c:	b	419ac4 <ferror@plt+0x15ae4>
  419760:	mov	x0, x23
  419764:	bl	41f868 <ferror@plt+0x1b888>
  419768:	ldr	x8, [x20, #72]
  41976c:	ldr	x23, [x19, #24]
  419770:	mov	x21, x0
  419774:	cbz	x8, 419790 <ferror@plt+0x157b0>
  419778:	ldr	x22, [x8]
  41977c:	ldr	x9, [x22, #8]
  419780:	cmp	x9, x23
  419784:	b.eq	4197b8 <ferror@plt+0x157d8>  // b.none
  419788:	ldr	x8, [x8, #8]
  41978c:	cbnz	x8, 419778 <ferror@plt+0x15798>
  419790:	mov	w0, #0x28                  	// #40
  419794:	bl	4141b0 <ferror@plt+0x101d0>
  419798:	mov	x22, x0
  41979c:	mov	w8, #0x4                   	// #4
  4197a0:	str	w8, [x0]
  4197a4:	str	x23, [x0, #8]
  4197a8:	ldr	x0, [x20, #72]
  4197ac:	mov	x1, x22
  4197b0:	bl	40d2a8 <ferror@plt+0x92c8>
  4197b4:	str	x0, [x20, #72]
  4197b8:	ldr	x0, [x22, #24]
  4197bc:	bl	414260 <ferror@plt+0x10280>
  4197c0:	ldr	x8, [x19, #24]
  4197c4:	ldr	x8, [x8]
  4197c8:	stp	x8, x21, [x22, #16]
  4197cc:	ldr	x8, [x19, #24]
  4197d0:	str	x21, [x8]
  4197d4:	b	419a54 <ferror@plt+0x15a74>
  4197d8:	bl	403ee0 <__errno_location@plt>
  4197dc:	mov	x25, x0
  4197e0:	str	wzr, [x0]
  4197e4:	add	x1, sp, #0x8
  4197e8:	mov	x0, x23
  4197ec:	mov	w2, wzr
  4197f0:	bl	403ba0 <strtol@plt>
  4197f4:	ldrb	w8, [x23]
  4197f8:	cbz	w8, 4199dc <ferror@plt+0x159fc>
  4197fc:	ldr	x8, [sp, #8]
  419800:	ldrb	w8, [x8]
  419804:	cbnz	w8, 4199dc <ferror@plt+0x159fc>
  419808:	mov	x24, x0
  41980c:	cmp	x0, w24, sxtw
  419810:	b.ne	419b18 <ferror@plt+0x15b38>  // b.any
  419814:	ldr	w8, [x25]
  419818:	cmp	w8, #0x22
  41981c:	b.eq	419b18 <ferror@plt+0x15b38>  // b.none
  419820:	ldr	x22, [x19, #24]!
  419824:	ldr	x8, [x20, #72]
  419828:	cbz	x8, 419844 <ferror@plt+0x15864>
  41982c:	ldr	x21, [x8]
  419830:	ldr	x9, [x21, #8]
  419834:	cmp	x9, x22
  419838:	b.eq	419870 <ferror@plt+0x15890>  // b.none
  41983c:	ldr	x8, [x8, #8]
  419840:	cbnz	x8, 41982c <ferror@plt+0x1584c>
  419844:	mov	w0, #0x28                  	// #40
  419848:	bl	4141b0 <ferror@plt+0x101d0>
  41984c:	mov	w8, #0x2                   	// #2
  419850:	str	w8, [x0]
  419854:	str	x22, [x0, #8]
  419858:	mov	x21, x0
  41985c:	ldr	x0, [x20, #72]
  419860:	mov	x1, x21
  419864:	bl	40d2a8 <ferror@plt+0x92c8>
  419868:	str	x0, [x20, #72]
  41986c:	ldr	x22, [x19]
  419870:	ldr	w8, [x22]
  419874:	str	w8, [x21, #16]
  419878:	ldr	x8, [x19]
  41987c:	str	w24, [x8]
  419880:	b	419a54 <ferror@plt+0x15a74>
  419884:	ldr	w8, [x19, #12]
  419888:	tbz	w8, #3, 4196dc <ferror@plt+0x156fc>
  41988c:	mov	x20, xzr
  419890:	cbnz	x20, 419a6c <ferror@plt+0x15a8c>
  419894:	ldr	w8, [x19, #12]
  419898:	mov	w9, #0x28                  	// #40
  41989c:	and	w8, w8, w9
  4198a0:	cbnz	w8, 419a6c <ferror@plt+0x15a8c>
  4198a4:	mov	w19, wzr
  4198a8:	b	419ac4 <ferror@plt+0x15ae4>
  4198ac:	bl	403ee0 <__errno_location@plt>
  4198b0:	mov	x24, x0
  4198b4:	str	wzr, [x0]
  4198b8:	add	x1, sp, #0x8
  4198bc:	mov	x0, x23
  4198c0:	bl	41fcf8 <ferror@plt+0x1bd18>
  4198c4:	ldrb	w8, [x23]
  4198c8:	cbz	w8, 4198d8 <ferror@plt+0x158f8>
  4198cc:	ldr	x8, [sp, #8]
  4198d0:	ldrb	w8, [x8]
  4198d4:	cbz	w8, 419ae8 <ferror@plt+0x15b08>
  4198d8:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  4198dc:	ldr	w1, [x19, #3316]
  4198e0:	cbz	w1, 419c18 <ferror@plt+0x15c38>
  4198e4:	adrp	x3, 441000 <ferror@plt+0x3d020>
  4198e8:	add	x3, x3, #0xb30
  4198ec:	b	4199f0 <ferror@plt+0x15a10>
  4198f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4198f4:	mov	x0, x23
  4198f8:	mov	x2, xzr
  4198fc:	mov	x3, xzr
  419900:	mov	x4, x22
  419904:	bl	43657c <ferror@plt+0x3259c>
  419908:	cbz	x0, 4198a4 <ferror@plt+0x158c4>
  41990c:	ldr	x23, [x19, #24]!
  419910:	ldr	x8, [x20, #72]
  419914:	mov	x21, x0
  419918:	cbz	x8, 419968 <ferror@plt+0x15988>
  41991c:	ldr	x22, [x8]
  419920:	ldr	x9, [x22, #8]
  419924:	cmp	x9, x23
  419928:	b.eq	419990 <ferror@plt+0x159b0>  // b.none
  41992c:	ldr	x8, [x8, #8]
  419930:	cbnz	x8, 41991c <ferror@plt+0x1593c>
  419934:	b	419968 <ferror@plt+0x15988>
  419938:	mov	x0, x23
  41993c:	bl	41f868 <ferror@plt+0x1b888>
  419940:	ldr	x23, [x19, #24]!
  419944:	ldr	x8, [x20, #72]
  419948:	mov	x21, x0
  41994c:	cbz	x8, 419968 <ferror@plt+0x15988>
  419950:	ldr	x22, [x8]
  419954:	ldr	x9, [x22, #8]
  419958:	cmp	x9, x23
  41995c:	b.eq	419990 <ferror@plt+0x159b0>  // b.none
  419960:	ldr	x8, [x8, #8]
  419964:	cbnz	x8, 419950 <ferror@plt+0x15970>
  419968:	mov	w0, #0x28                  	// #40
  41996c:	bl	4141b0 <ferror@plt+0x101d0>
  419970:	mov	w8, #0x5                   	// #5
  419974:	str	w8, [x0]
  419978:	str	x23, [x0, #8]
  41997c:	mov	x22, x0
  419980:	ldr	x0, [x20, #72]
  419984:	mov	x1, x22
  419988:	bl	40d2a8 <ferror@plt+0x92c8>
  41998c:	str	x0, [x20, #72]
  419990:	ldrsw	x8, [x22, #24]
  419994:	cbz	w8, 419a0c <ferror@plt+0x15a2c>
  419998:	ldr	x0, [x22, #32]
  41999c:	add	x1, x8, #0x2
  4199a0:	mov	w2, #0x8                   	// #8
  4199a4:	bl	414440 <ferror@plt+0x10460>
  4199a8:	b	419a20 <ferror@plt+0x15a40>
  4199ac:	bl	403ee0 <__errno_location@plt>
  4199b0:	mov	x25, x0
  4199b4:	str	wzr, [x0]
  4199b8:	add	x1, sp, #0x8
  4199bc:	mov	x0, x23
  4199c0:	mov	w2, wzr
  4199c4:	bl	41ffb4 <ferror@plt+0x1bfd4>
  4199c8:	ldrb	w8, [x23]
  4199cc:	cbz	w8, 4199dc <ferror@plt+0x159fc>
  4199d0:	ldr	x8, [sp, #8]
  4199d4:	ldrb	w8, [x8]
  4199d8:	cbz	w8, 419b0c <ferror@plt+0x15b2c>
  4199dc:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  4199e0:	ldr	w1, [x19, #3316]
  4199e4:	cbz	w1, 419c00 <ferror@plt+0x15c20>
  4199e8:	adrp	x3, 441000 <ferror@plt+0x3d020>
  4199ec:	add	x3, x3, #0xae2
  4199f0:	mov	w2, #0x1                   	// #1
  4199f4:	mov	x0, x22
  4199f8:	mov	x4, x23
  4199fc:	mov	x5, x21
  419a00:	bl	40939c <ferror@plt+0x53bc>
  419a04:	mov	w19, wzr
  419a08:	b	419ac4 <ferror@plt+0x15ae4>
  419a0c:	ldr	x8, [x19]
  419a10:	mov	w0, #0x10                  	// #16
  419a14:	ldr	x8, [x8]
  419a18:	str	x8, [x22, #16]
  419a1c:	bl	4140ec <ferror@plt+0x1010c>
  419a20:	ldrsw	x8, [x22, #24]
  419a24:	str	x0, [x22, #32]
  419a28:	str	x21, [x0, x8, lsl #3]
  419a2c:	ldr	x8, [x22, #32]
  419a30:	ldrsw	x9, [x22, #24]
  419a34:	add	x8, x8, x9, lsl #3
  419a38:	str	xzr, [x8, #8]
  419a3c:	ldr	w8, [x22, #24]
  419a40:	ldr	x9, [x22, #32]
  419a44:	add	w8, w8, #0x1
  419a48:	str	w8, [x22, #24]
  419a4c:	ldr	x8, [x19]
  419a50:	str	x9, [x8]
  419a54:	mov	w19, #0x1                   	// #1
  419a58:	b	419ac4 <ferror@plt+0x15ae4>
  419a5c:	mov	x0, x23
  419a60:	bl	41f868 <ferror@plt+0x1b888>
  419a64:	mov	x20, x0
  419a68:	cbz	x20, 419894 <ferror@plt+0x158b4>
  419a6c:	ldr	x8, [x19, #24]
  419a70:	ldr	x2, [x24, #32]
  419a74:	mov	x0, x21
  419a78:	mov	x1, x20
  419a7c:	mov	x3, x22
  419a80:	blr	x8
  419a84:	mov	w19, w0
  419a88:	cbz	x22, 419abc <ferror@plt+0x15adc>
  419a8c:	cbnz	w19, 419abc <ferror@plt+0x15adc>
  419a90:	ldr	x8, [x22]
  419a94:	cbnz	x8, 419abc <ferror@plt+0x15adc>
  419a98:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  419a9c:	ldr	w1, [x23, #3316]
  419aa0:	cbz	w1, 419c30 <ferror@plt+0x15c50>
  419aa4:	adrp	x3, 441000 <ferror@plt+0x3d020>
  419aa8:	add	x3, x3, #0xaca
  419aac:	mov	w2, #0x2                   	// #2
  419ab0:	mov	x0, x22
  419ab4:	mov	x4, x21
  419ab8:	bl	40939c <ferror@plt+0x53bc>
  419abc:	mov	x0, x20
  419ac0:	bl	414260 <ferror@plt+0x10280>
  419ac4:	mov	w0, w19
  419ac8:	ldp	x20, x19, [sp, #80]
  419acc:	ldp	x22, x21, [sp, #64]
  419ad0:	ldp	x24, x23, [sp, #48]
  419ad4:	ldr	x25, [sp, #40]
  419ad8:	ldp	x29, x30, [sp, #24]
  419adc:	ldr	d8, [sp, #16]
  419ae0:	add	sp, sp, #0x60
  419ae4:	ret
  419ae8:	ldr	w8, [x24]
  419aec:	cmp	w8, #0x22
  419af0:	b.ne	419b30 <ferror@plt+0x15b50>  // b.any
  419af4:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  419af8:	ldr	w1, [x19, #3316]
  419afc:	cbz	w1, 419c60 <ferror@plt+0x15c80>
  419b00:	adrp	x3, 441000 <ferror@plt+0x3d020>
  419b04:	add	x3, x3, #0xb56
  419b08:	b	4199f0 <ferror@plt+0x15a10>
  419b0c:	ldr	w8, [x25]
  419b10:	cmp	w8, #0x22
  419b14:	b.ne	419b98 <ferror@plt+0x15bb8>  // b.any
  419b18:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  419b1c:	ldr	w1, [x19, #3316]
  419b20:	cbz	w1, 419c48 <ferror@plt+0x15c68>
  419b24:	adrp	x3, 441000 <ferror@plt+0x3d020>
  419b28:	add	x3, x3, #0xb09
  419b2c:	b	4199f0 <ferror@plt+0x15a10>
  419b30:	ldr	x8, [x20, #72]
  419b34:	ldr	x22, [x19, #24]
  419b38:	mov	v8.16b, v0.16b
  419b3c:	cbz	x8, 419b58 <ferror@plt+0x15b78>
  419b40:	ldr	x21, [x8]
  419b44:	ldr	x9, [x21, #8]
  419b48:	cmp	x9, x22
  419b4c:	b.eq	419b84 <ferror@plt+0x15ba4>  // b.none
  419b50:	ldr	x8, [x8, #8]
  419b54:	cbnz	x8, 419b40 <ferror@plt+0x15b60>
  419b58:	mov	w0, #0x28                  	// #40
  419b5c:	bl	4141b0 <ferror@plt+0x101d0>
  419b60:	mov	w8, #0x7                   	// #7
  419b64:	str	w8, [x0]
  419b68:	str	x22, [x0, #8]
  419b6c:	mov	x21, x0
  419b70:	ldr	x0, [x20, #72]
  419b74:	mov	x1, x21
  419b78:	bl	40d2a8 <ferror@plt+0x92c8>
  419b7c:	str	x0, [x20, #72]
  419b80:	ldr	x22, [x19, #24]
  419b84:	ldr	x8, [x22]
  419b88:	str	x8, [x21, #16]
  419b8c:	ldr	x8, [x19, #24]
  419b90:	str	d8, [x8]
  419b94:	b	419a54 <ferror@plt+0x15a74>
  419b98:	ldr	x22, [x19, #24]!
  419b9c:	ldr	x8, [x20, #72]
  419ba0:	mov	x24, x0
  419ba4:	cbz	x8, 419bc0 <ferror@plt+0x15be0>
  419ba8:	ldr	x21, [x8]
  419bac:	ldr	x9, [x21, #8]
  419bb0:	cmp	x9, x22
  419bb4:	b.eq	419bec <ferror@plt+0x15c0c>  // b.none
  419bb8:	ldr	x8, [x8, #8]
  419bbc:	cbnz	x8, 419ba8 <ferror@plt+0x15bc8>
  419bc0:	mov	w0, #0x28                  	// #40
  419bc4:	bl	4141b0 <ferror@plt+0x101d0>
  419bc8:	mov	w8, #0x8                   	// #8
  419bcc:	str	w8, [x0]
  419bd0:	str	x22, [x0, #8]
  419bd4:	mov	x21, x0
  419bd8:	ldr	x0, [x20, #72]
  419bdc:	mov	x1, x21
  419be0:	bl	40d2a8 <ferror@plt+0x92c8>
  419be4:	str	x0, [x20, #72]
  419be8:	ldr	x22, [x19]
  419bec:	ldr	x8, [x22]
  419bf0:	str	x8, [x21, #16]
  419bf4:	ldr	x8, [x19]
  419bf8:	str	x24, [x8]
  419bfc:	b	419a54 <ferror@plt+0x15a74>
  419c00:	adrp	x0, 441000 <ferror@plt+0x3d020>
  419c04:	add	x0, x0, #0x158
  419c08:	bl	41a6d4 <ferror@plt+0x166f4>
  419c0c:	mov	w1, w0
  419c10:	str	w0, [x19, #3316]
  419c14:	b	4199e8 <ferror@plt+0x15a08>
  419c18:	adrp	x0, 441000 <ferror@plt+0x3d020>
  419c1c:	add	x0, x0, #0x158
  419c20:	bl	41a6d4 <ferror@plt+0x166f4>
  419c24:	mov	w1, w0
  419c28:	str	w0, [x19, #3316]
  419c2c:	b	4198e4 <ferror@plt+0x15904>
  419c30:	adrp	x0, 441000 <ferror@plt+0x3d020>
  419c34:	add	x0, x0, #0x158
  419c38:	bl	41a6d4 <ferror@plt+0x166f4>
  419c3c:	mov	w1, w0
  419c40:	str	w0, [x23, #3316]
  419c44:	b	419aa4 <ferror@plt+0x15ac4>
  419c48:	adrp	x0, 441000 <ferror@plt+0x3d020>
  419c4c:	add	x0, x0, #0x158
  419c50:	bl	41a6d4 <ferror@plt+0x166f4>
  419c54:	mov	w1, w0
  419c58:	str	w0, [x19, #3316]
  419c5c:	b	419b24 <ferror@plt+0x15b44>
  419c60:	adrp	x0, 441000 <ferror@plt+0x3d020>
  419c64:	add	x0, x0, #0x158
  419c68:	bl	41a6d4 <ferror@plt+0x166f4>
  419c6c:	mov	w1, w0
  419c70:	str	w0, [x19, #3316]
  419c74:	b	419b00 <ferror@plt+0x15b20>
  419c78:	adrp	x0, 445000 <ferror@plt+0x41020>
  419c7c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  419c80:	adrp	x3, 441000 <ferror@plt+0x3d020>
  419c84:	add	x0, x0, #0x2f
  419c88:	add	x1, x1, #0xa46
  419c8c:	add	x3, x3, #0xa90
  419c90:	mov	w2, #0x548                 	// #1352
  419c94:	mov	x4, xzr
  419c98:	bl	426194 <ferror@plt+0x221b4>
  419c9c:	adrp	x0, 445000 <ferror@plt+0x41020>
  419ca0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  419ca4:	adrp	x3, 441000 <ferror@plt+0x3d020>
  419ca8:	adrp	x4, 441000 <ferror@plt+0x3d020>
  419cac:	add	x0, x0, #0x2f
  419cb0:	add	x1, x1, #0xa46
  419cb4:	add	x3, x3, #0xa90
  419cb8:	add	x4, x4, #0xa9a
  419cbc:	mov	w2, #0x478                 	// #1144
  419cc0:	bl	426194 <ferror@plt+0x221b4>
  419cc4:	sub	sp, sp, #0x30
  419cc8:	stp	x20, x19, [sp, #32]
  419ccc:	mov	x19, x0
  419cd0:	stp	x29, x30, [sp, #16]
  419cd4:	add	x29, sp, #0x10
  419cd8:	cbz	x0, 419e1c <ferror@plt+0x15e3c>
  419cdc:	mov	x8, x2
  419ce0:	cbz	x2, 419e3c <ferror@plt+0x15e5c>
  419ce4:	ldr	w9, [x19, #8]
  419ce8:	cmp	w9, w1
  419cec:	b.hi	419cfc <ferror@plt+0x15d1c>  // b.pmore
  419cf0:	ldr	w9, [x19, #12]
  419cf4:	cmp	w9, w1
  419cf8:	b.cs	419d14 <ferror@plt+0x15d34>  // b.hs, b.nlast
  419cfc:	mov	w19, wzr
  419d00:	mov	w0, w19
  419d04:	ldp	x20, x19, [sp, #32]
  419d08:	ldp	x29, x30, [sp, #16]
  419d0c:	add	sp, sp, #0x30
  419d10:	ret
  419d14:	ldr	w9, [x19]
  419d18:	cmp	w9, #0x4
  419d1c:	b.hi	419d48 <ferror@plt+0x15d68>  // b.pmore
  419d20:	adrp	x10, 441000 <ferror@plt+0x3d020>
  419d24:	add	x10, x10, #0xc8e
  419d28:	adr	x11, 419d38 <ferror@plt+0x15d58>
  419d2c:	ldrb	w12, [x10, x9]
  419d30:	add	x11, x11, x12, lsl #2
  419d34:	br	x11
  419d38:	ldr	x0, [x19, #16]
  419d3c:	sub	x2, x29, #0x4
  419d40:	mov	x1, x8
  419d44:	b	419d78 <ferror@plt+0x15d98>
  419d48:	adrp	x0, 445000 <ferror@plt+0x41020>
  419d4c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  419d50:	adrp	x2, 441000 <ferror@plt+0x3d020>
  419d54:	add	x0, x0, #0x2f
  419d58:	add	x1, x1, #0xca0
  419d5c:	add	x2, x2, #0xcfc
  419d60:	bl	415310 <ferror@plt+0x11330>
  419d64:	b	419cfc <ferror@plt+0x15d1c>
  419d68:	cbz	x3, 419de8 <ferror@plt+0x15e08>
  419d6c:	ldr	x0, [x19, #16]
  419d70:	sub	x2, x29, #0x4
  419d74:	mov	x1, x3
  419d78:	bl	419e58 <ferror@plt+0x15e78>
  419d7c:	mov	w19, w0
  419d80:	b	419d00 <ferror@plt+0x15d20>
  419d84:	ldr	w2, [x19, #4]
  419d88:	cmp	w2, w1
  419d8c:	b.eq	419dc8 <ferror@plt+0x15de8>  // b.none
  419d90:	cbz	w2, 419de0 <ferror@plt+0x15e00>
  419d94:	ldr	x0, [x19, #16]
  419d98:	mov	x1, x8
  419d9c:	bl	403880 <strncmp@plt>
  419da0:	b	419dd4 <ferror@plt+0x15df4>
  419da4:	ldr	w9, [x19, #4]
  419da8:	cbz	w9, 419de0 <ferror@plt+0x15e00>
  419dac:	ldr	x0, [x19, #16]
  419db0:	sub	w9, w1, w9
  419db4:	add	x1, x8, x9
  419db8:	b	419dd0 <ferror@plt+0x15df0>
  419dbc:	ldr	w9, [x19, #4]
  419dc0:	cmp	w9, w1
  419dc4:	b.ne	419cfc <ferror@plt+0x15d1c>  // b.any
  419dc8:	ldr	x0, [x19, #16]
  419dcc:	mov	x1, x8
  419dd0:	bl	403b30 <strcmp@plt>
  419dd4:	cmp	w0, #0x0
  419dd8:	cset	w19, eq  // eq = none
  419ddc:	b	419d00 <ferror@plt+0x15d20>
  419de0:	mov	w19, #0x1                   	// #1
  419de4:	b	419d00 <ferror@plt+0x15d20>
  419de8:	mov	w1, w1
  419dec:	mov	x0, x8
  419df0:	bl	42c1c8 <ferror@plt+0x281e8>
  419df4:	ldr	x8, [x19, #16]
  419df8:	mov	x20, x0
  419dfc:	sub	x2, x29, #0x4
  419e00:	mov	x1, x20
  419e04:	mov	x0, x8
  419e08:	bl	419e58 <ferror@plt+0x15e78>
  419e0c:	mov	w19, w0
  419e10:	mov	x0, x20
  419e14:	bl	414260 <ferror@plt+0x10280>
  419e18:	b	419d00 <ferror@plt+0x15d20>
  419e1c:	adrp	x0, 445000 <ferror@plt+0x41020>
  419e20:	adrp	x1, 441000 <ferror@plt+0x3d020>
  419e24:	adrp	x2, 441000 <ferror@plt+0x3d020>
  419e28:	add	x0, x0, #0x2f
  419e2c:	add	x1, x1, #0xca0
  419e30:	add	x2, x2, #0xcee
  419e34:	bl	415310 <ferror@plt+0x11330>
  419e38:	b	419d00 <ferror@plt+0x15d20>
  419e3c:	adrp	x0, 445000 <ferror@plt+0x41020>
  419e40:	adrp	x1, 441000 <ferror@plt+0x3d020>
  419e44:	adrp	x2, 47a000 <ferror@plt+0x76020>
  419e48:	add	x0, x0, #0x2f
  419e4c:	add	x1, x1, #0xca0
  419e50:	add	x2, x2, #0x4b8
  419e54:	b	419d60 <ferror@plt+0x15d80>
  419e58:	sub	sp, sp, #0x50
  419e5c:	adrp	x8, 45b000 <ferror@plt+0x57020>
  419e60:	stp	x22, x21, [sp, #48]
  419e64:	ldr	x22, [x8, #3776]
  419e68:	stp	x24, x23, [sp, #32]
  419e6c:	stp	x20, x19, [sp, #64]
  419e70:	mov	x20, x2
  419e74:	mov	x19, x1
  419e78:	mov	x21, x0
  419e7c:	mov	w23, #0x1                   	// #1
  419e80:	stp	x29, x30, [sp, #16]
  419e84:	add	x29, sp, #0x10
  419e88:	ldrb	w8, [x21], #1
  419e8c:	cmp	w8, #0x2a
  419e90:	b.eq	419eb4 <ferror@plt+0x15ed4>  // b.none
  419e94:	cmp	w8, #0x3f
  419e98:	b.eq	419f38 <ferror@plt+0x15f58>  // b.none
  419e9c:	cbz	w8, 419f70 <ferror@plt+0x15f90>
  419ea0:	ldrb	w9, [x19]
  419ea4:	cmp	w8, w9
  419ea8:	b.ne	419f54 <ferror@plt+0x15f74>  // b.any
  419eac:	add	x19, x19, #0x1
  419eb0:	b	419e88 <ferror@plt+0x15ea8>
  419eb4:	str	w23, [x20]
  419eb8:	ldrb	w24, [x21], #1
  419ebc:	cmp	w24, #0x2a
  419ec0:	b.eq	419eb8 <ferror@plt+0x15ed8>  // b.none
  419ec4:	cbz	w24, 419f4c <ferror@plt+0x15f6c>
  419ec8:	cmp	w24, #0x3f
  419ecc:	b.ne	419ee4 <ferror@plt+0x15f04>  // b.any
  419ed0:	ldrb	w8, [x19]
  419ed4:	cbz	x8, 419f54 <ferror@plt+0x15f74>
  419ed8:	ldrb	w8, [x22, x8]
  419edc:	add	x19, x19, x8
  419ee0:	b	419eb8 <ferror@plt+0x15ed8>
  419ee4:	stur	wzr, [x29, #-4]
  419ee8:	ldrb	w8, [x19]
  419eec:	cmp	w24, w8
  419ef0:	b.eq	419f0c <ferror@plt+0x15f2c>  // b.none
  419ef4:	tst	w8, #0xff
  419ef8:	b.eq	419f54 <ferror@plt+0x15f74>  // b.none
  419efc:	and	x8, x8, #0xff
  419f00:	ldrb	w8, [x22, x8]
  419f04:	add	x19, x19, x8
  419f08:	b	419ee8 <ferror@plt+0x15f08>
  419f0c:	add	x19, x19, #0x1
  419f10:	sub	x2, x29, #0x4
  419f14:	mov	x0, x21
  419f18:	mov	x1, x19
  419f1c:	bl	419e58 <ferror@plt+0x15e78>
  419f20:	cbnz	w0, 419f4c <ferror@plt+0x15f6c>
  419f24:	ldur	w8, [x29, #-4]
  419f28:	cbnz	w8, 419f54 <ferror@plt+0x15f74>
  419f2c:	ldrb	w8, [x19]
  419f30:	cbnz	w8, 419ee4 <ferror@plt+0x15f04>
  419f34:	b	419e88 <ferror@plt+0x15ea8>
  419f38:	ldrb	w8, [x19]
  419f3c:	cbz	x8, 419f54 <ferror@plt+0x15f74>
  419f40:	ldrb	w8, [x22, x8]
  419f44:	add	x19, x19, x8
  419f48:	b	419e88 <ferror@plt+0x15ea8>
  419f4c:	mov	w0, #0x1                   	// #1
  419f50:	b	419f58 <ferror@plt+0x15f78>
  419f54:	mov	w0, wzr
  419f58:	ldp	x20, x19, [sp, #64]
  419f5c:	ldp	x22, x21, [sp, #48]
  419f60:	ldp	x24, x23, [sp, #32]
  419f64:	ldp	x29, x30, [sp, #16]
  419f68:	add	sp, sp, #0x50
  419f6c:	ret
  419f70:	ldrb	w8, [x19]
  419f74:	cmp	w8, #0x0
  419f78:	cset	w0, eq  // eq = none
  419f7c:	b	419f58 <ferror@plt+0x15f78>
  419f80:	stp	d9, d8, [sp, #-112]!
  419f84:	stp	x29, x30, [sp, #16]
  419f88:	str	x27, [sp, #32]
  419f8c:	stp	x26, x25, [sp, #48]
  419f90:	stp	x24, x23, [sp, #64]
  419f94:	stp	x22, x21, [sp, #80]
  419f98:	stp	x20, x19, [sp, #96]
  419f9c:	mov	x29, sp
  419fa0:	cbz	x0, 41a204 <ferror@plt+0x16224>
  419fa4:	mov	x21, x0
  419fa8:	mov	w0, #0x18                  	// #24
  419fac:	bl	4140ec <ferror@plt+0x1010c>
  419fb0:	mov	x19, x0
  419fb4:	mov	x0, x21
  419fb8:	bl	403510 <strlen@plt>
  419fbc:	str	w0, [x19, #4]
  419fc0:	add	w0, w0, #0x1
  419fc4:	str	xzr, [x19, #8]
  419fc8:	bl	4140ec <ferror@plt+0x1010c>
  419fcc:	adrp	x9, 441000 <ferror@plt+0x3d020>
  419fd0:	ldr	d8, [x9, #3224]
  419fd4:	mov	x20, x0
  419fd8:	mov	w8, wzr
  419fdc:	mov	w27, wzr
  419fe0:	mov	w26, wzr
  419fe4:	mov	w25, #0xffffffff            	// #-1
  419fe8:	movi	v9.2s, #0x1
  419fec:	mov	w24, #0xffffffff            	// #-1
  419ff0:	mov	w23, #0xffffffff            	// #-1
  419ff4:	mov	w22, #0xffffffff            	// #-1
  419ff8:	str	x0, [x19, #16]
  419ffc:	b	41a014 <ferror@plt+0x16034>
  41a000:	ldr	d0, [x19, #8]
  41a004:	add	w27, w27, #0x1
  41a008:	add	x21, x21, #0x1
  41a00c:	add	v0.2s, v0.2s, v8.2s
  41a010:	str	d0, [x19, #8]
  41a014:	ldrb	w9, [x21]
  41a018:	cmp	w9, #0x2a
  41a01c:	b.eq	41a088 <ferror@plt+0x160a8>  // b.none
  41a020:	cmp	w9, #0x3f
  41a024:	b.eq	41a000 <ferror@plt+0x16020>  // b.none
  41a028:	cbz	w9, 41a0c4 <ferror@plt+0x160e4>
  41a02c:	cbz	w27, 41a06c <ferror@plt+0x1608c>
  41a030:	add	w8, w27, w26
  41a034:	mov	w2, w27
  41a038:	mov	w1, #0x3f                  	// #63
  41a03c:	mov	x0, x20
  41a040:	sub	w25, w8, #0x1
  41a044:	bl	4038d0 <memset@plt>
  41a048:	mov	w8, w26
  41a04c:	mov	w9, w27
  41a050:	cmp	w24, #0x0
  41a054:	add	x20, x20, #0x1
  41a058:	csel	w24, w8, w24, lt  // lt = tstop
  41a05c:	subs	w9, w9, #0x1
  41a060:	add	w8, w8, #0x1
  41a064:	b.ne	41a050 <ferror@plt+0x16070>  // b.any
  41a068:	add	w26, w27, w26
  41a06c:	ldr	d0, [x19, #8]
  41a070:	mov	w8, wzr
  41a074:	mov	w27, wzr
  41a078:	add	v0.2s, v0.2s, v9.2s
  41a07c:	str	d0, [x19, #8]
  41a080:	ldrb	w9, [x21]
  41a084:	b	41a0b4 <ferror@plt+0x160d4>
  41a088:	cbz	w8, 41a0a0 <ferror@plt+0x160c0>
  41a08c:	ldr	w9, [x19, #4]
  41a090:	add	x21, x21, #0x1
  41a094:	sub	w9, w9, #0x1
  41a098:	str	w9, [x19, #4]
  41a09c:	b	41a014 <ferror@plt+0x16034>
  41a0a0:	cmp	w22, #0x0
  41a0a4:	mov	w8, #0x1                   	// #1
  41a0a8:	csel	w22, w26, w22, lt  // lt = tstop
  41a0ac:	mov	w9, #0x2a                  	// #42
  41a0b0:	mov	w23, w26
  41a0b4:	strb	w9, [x20], #1
  41a0b8:	add	w26, w26, #0x1
  41a0bc:	add	x21, x21, #0x1
  41a0c0:	b	41a014 <ferror@plt+0x16034>
  41a0c4:	cbz	w27, 41a0f0 <ferror@plt+0x16110>
  41a0c8:	mov	w2, w27
  41a0cc:	mov	w1, #0x3f                  	// #63
  41a0d0:	mov	x0, x20
  41a0d4:	bl	4038d0 <memset@plt>
  41a0d8:	cmp	w24, #0x0
  41a0dc:	csel	w24, w26, w24, lt  // lt = tstop
  41a0e0:	subs	w27, w27, #0x1
  41a0e4:	add	x20, x20, #0x1
  41a0e8:	b.ne	41a0d8 <ferror@plt+0x160f8>  // b.any
  41a0ec:	mov	w25, w26
  41a0f0:	cmp	w22, #0x0
  41a0f4:	cset	w8, ge  // ge = tcont
  41a0f8:	cmp	w22, w23
  41a0fc:	cset	w9, ne  // ne = any
  41a100:	and	w8, w8, w9
  41a104:	strb	wzr, [x20]
  41a108:	tbnz	w22, #31, 41a114 <ferror@plt+0x16134>
  41a10c:	mov	w9, #0xffffffff            	// #-1
  41a110:	str	w9, [x19, #12]
  41a114:	cmp	w24, #0x0
  41a118:	cset	w9, ge  // ge = tcont
  41a11c:	orr	w8, w8, w9
  41a120:	tbz	w8, #0, 41a13c <ferror@plt+0x1615c>
  41a124:	ldr	w8, [x19, #4]
  41a128:	sub	w9, w8, #0x1
  41a12c:	tbz	w22, #31, 41a1a4 <ferror@plt+0x161c4>
  41a130:	sub	w9, w9, w25
  41a134:	mov	w22, w24
  41a138:	b	41a1a8 <ferror@plt+0x161c8>
  41a13c:	ldr	x20, [x19, #16]
  41a140:	ldrb	w8, [x20]
  41a144:	cmp	w8, #0x2a
  41a148:	b.ne	41a174 <ferror@plt+0x16194>  // b.any
  41a14c:	ldr	w8, [x19, #4]
  41a150:	mov	w9, #0x3                   	// #3
  41a154:	add	x1, x20, #0x1
  41a158:	mov	x0, x20
  41a15c:	sub	w21, w8, #0x1
  41a160:	mov	x2, x21
  41a164:	stp	w9, w21, [x19]
  41a168:	bl	4034c0 <memmove@plt>
  41a16c:	strb	wzr, [x20, x21]
  41a170:	b	41a1d4 <ferror@plt+0x161f4>
  41a174:	ldr	w8, [x19, #4]
  41a178:	cbz	w8, 41a19c <ferror@plt+0x161bc>
  41a17c:	sub	w9, w8, #0x1
  41a180:	ldrb	w10, [x20, x9]
  41a184:	cmp	w10, #0x2a
  41a188:	b.ne	41a19c <ferror@plt+0x161bc>  // b.any
  41a18c:	mov	w8, #0x2                   	// #2
  41a190:	stp	w8, w9, [x19]
  41a194:	strb	wzr, [x20, x9]
  41a198:	b	41a1d4 <ferror@plt+0x161f4>
  41a19c:	tbnz	w22, #31, 41a1f8 <ferror@plt+0x16218>
  41a1a0:	sub	w9, w8, #0x1
  41a1a4:	sub	w9, w9, w23
  41a1a8:	cmp	w9, w22
  41a1ac:	cset	w9, gt
  41a1b0:	str	w9, [x19]
  41a1b4:	b.le	41a1d4 <ferror@plt+0x161f4>
  41a1b8:	ldr	x20, [x19, #16]
  41a1bc:	mov	w1, w8
  41a1c0:	mov	x0, x20
  41a1c4:	bl	42c1c8 <ferror@plt+0x281e8>
  41a1c8:	str	x0, [x19, #16]
  41a1cc:	mov	x0, x20
  41a1d0:	bl	414260 <ferror@plt+0x10280>
  41a1d4:	mov	x0, x19
  41a1d8:	ldp	x20, x19, [sp, #96]
  41a1dc:	ldp	x22, x21, [sp, #80]
  41a1e0:	ldp	x24, x23, [sp, #64]
  41a1e4:	ldp	x26, x25, [sp, #48]
  41a1e8:	ldr	x27, [sp, #32]
  41a1ec:	ldp	x29, x30, [sp, #16]
  41a1f0:	ldp	d9, d8, [sp], #112
  41a1f4:	ret
  41a1f8:	mov	w8, #0x4                   	// #4
  41a1fc:	str	w8, [x19]
  41a200:	b	41a1d4 <ferror@plt+0x161f4>
  41a204:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a208:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a20c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41a210:	add	x0, x0, #0x2f
  41a214:	add	x1, x1, #0xd1d
  41a218:	add	x2, x2, #0x46
  41a21c:	bl	415310 <ferror@plt+0x11330>
  41a220:	mov	x19, xzr
  41a224:	b	41a1d4 <ferror@plt+0x161f4>
  41a228:	cbz	x0, 41a254 <ferror@plt+0x16274>
  41a22c:	stp	x29, x30, [sp, #-32]!
  41a230:	str	x19, [sp, #16]
  41a234:	mov	x19, x0
  41a238:	ldr	x0, [x0, #16]
  41a23c:	mov	x29, sp
  41a240:	bl	414260 <ferror@plt+0x10280>
  41a244:	mov	x0, x19
  41a248:	ldr	x19, [sp, #16]
  41a24c:	ldp	x29, x30, [sp], #32
  41a250:	b	414260 <ferror@plt+0x10280>
  41a254:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a258:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a25c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41a260:	add	x0, x0, #0x2f
  41a264:	add	x1, x1, #0xd4d
  41a268:	add	x2, x2, #0xcee
  41a26c:	b	415310 <ferror@plt+0x11330>
  41a270:	stp	x29, x30, [sp, #-16]!
  41a274:	mov	x29, sp
  41a278:	cbz	x0, 41a2bc <ferror@plt+0x162dc>
  41a27c:	cbz	x1, 41a2d8 <ferror@plt+0x162f8>
  41a280:	ldr	w8, [x0, #4]
  41a284:	ldr	w9, [x1, #4]
  41a288:	cmp	w8, w9
  41a28c:	b.ne	41a2f4 <ferror@plt+0x16314>  // b.any
  41a290:	ldr	w8, [x0]
  41a294:	ldr	w9, [x1]
  41a298:	cmp	w8, w9
  41a29c:	b.ne	41a2f4 <ferror@plt+0x16314>  // b.any
  41a2a0:	ldr	x0, [x0, #16]
  41a2a4:	ldr	x1, [x1, #16]
  41a2a8:	bl	403b30 <strcmp@plt>
  41a2ac:	cmp	w0, #0x0
  41a2b0:	cset	w0, eq  // eq = none
  41a2b4:	ldp	x29, x30, [sp], #16
  41a2b8:	ret
  41a2bc:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a2c0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a2c4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41a2c8:	add	x0, x0, #0x2f
  41a2cc:	add	x1, x1, #0xd76
  41a2d0:	add	x2, x2, #0xdb4
  41a2d4:	b	41a2f0 <ferror@plt+0x16310>
  41a2d8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a2dc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a2e0:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41a2e4:	add	x0, x0, #0x2f
  41a2e8:	add	x1, x1, #0xd76
  41a2ec:	add	x2, x2, #0xdc3
  41a2f0:	bl	415310 <ferror@plt+0x11330>
  41a2f4:	mov	w0, wzr
  41a2f8:	ldp	x29, x30, [sp], #16
  41a2fc:	ret
  41a300:	stp	x29, x30, [sp, #-32]!
  41a304:	stp	x20, x19, [sp, #16]
  41a308:	mov	x29, sp
  41a30c:	cbz	x0, 41a340 <ferror@plt+0x16360>
  41a310:	mov	x19, x1
  41a314:	cbz	x1, 41a35c <ferror@plt+0x1637c>
  41a318:	mov	x20, x0
  41a31c:	mov	x0, x19
  41a320:	bl	403510 <strlen@plt>
  41a324:	mov	x1, x0
  41a328:	mov	x0, x20
  41a32c:	mov	x2, x19
  41a330:	ldp	x20, x19, [sp, #16]
  41a334:	mov	x3, xzr
  41a338:	ldp	x29, x30, [sp], #32
  41a33c:	b	419cc4 <ferror@plt+0x15ce4>
  41a340:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a344:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a348:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41a34c:	add	x0, x0, #0x2f
  41a350:	add	x1, x1, #0xdd2
  41a354:	add	x2, x2, #0xcee
  41a358:	b	41a374 <ferror@plt+0x16394>
  41a35c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a360:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a364:	adrp	x2, 47a000 <ferror@plt+0x76020>
  41a368:	add	x0, x0, #0x2f
  41a36c:	add	x1, x1, #0xdd2
  41a370:	add	x2, x2, #0x4b8
  41a374:	bl	415310 <ferror@plt+0x11330>
  41a378:	ldp	x20, x19, [sp, #16]
  41a37c:	mov	w0, wzr
  41a380:	ldp	x29, x30, [sp], #32
  41a384:	ret
  41a388:	stp	x29, x30, [sp, #-32]!
  41a38c:	stp	x20, x19, [sp, #16]
  41a390:	mov	x29, sp
  41a394:	cbz	x0, 41a3ec <ferror@plt+0x1640c>
  41a398:	mov	x19, x1
  41a39c:	cbz	x1, 41a410 <ferror@plt+0x16430>
  41a3a0:	bl	419f80 <ferror@plt+0x15fa0>
  41a3a4:	mov	x20, x0
  41a3a8:	mov	x0, x19
  41a3ac:	bl	403510 <strlen@plt>
  41a3b0:	mov	x1, x0
  41a3b4:	mov	x0, x20
  41a3b8:	mov	x2, x19
  41a3bc:	mov	x3, xzr
  41a3c0:	bl	419cc4 <ferror@plt+0x15ce4>
  41a3c4:	mov	w19, w0
  41a3c8:	cbz	x20, 41a430 <ferror@plt+0x16450>
  41a3cc:	ldr	x0, [x20, #16]
  41a3d0:	bl	414260 <ferror@plt+0x10280>
  41a3d4:	mov	x0, x20
  41a3d8:	bl	414260 <ferror@plt+0x10280>
  41a3dc:	mov	w0, w19
  41a3e0:	ldp	x20, x19, [sp, #16]
  41a3e4:	ldp	x29, x30, [sp], #32
  41a3e8:	ret
  41a3ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a3f0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a3f4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41a3f8:	add	x0, x0, #0x2f
  41a3fc:	add	x1, x1, #0xe11
  41a400:	add	x2, x2, #0x46
  41a404:	bl	415310 <ferror@plt+0x11330>
  41a408:	mov	w19, wzr
  41a40c:	b	41a3dc <ferror@plt+0x163fc>
  41a410:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a414:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a418:	adrp	x2, 47a000 <ferror@plt+0x76020>
  41a41c:	add	x0, x0, #0x2f
  41a420:	add	x1, x1, #0xe11
  41a424:	add	x2, x2, #0x4b8
  41a428:	bl	415310 <ferror@plt+0x11330>
  41a42c:	b	41a3dc <ferror@plt+0x163fc>
  41a430:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a434:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a438:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41a43c:	add	x0, x0, #0x2f
  41a440:	add	x1, x1, #0xd4d
  41a444:	add	x2, x2, #0xcee
  41a448:	bl	415310 <ferror@plt+0x11330>
  41a44c:	b	41a3dc <ferror@plt+0x163fc>
  41a450:	mov	w1, w1
  41a454:	b	403820 <poll@plt>
  41a458:	stp	x29, x30, [sp, #-32]!
  41a45c:	str	x19, [sp, #16]
  41a460:	mov	x19, x0
  41a464:	mov	x29, sp
  41a468:	cbz	x0, 41a4a4 <ferror@plt+0x164c4>
  41a46c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41a470:	add	x0, x0, #0xcf8
  41a474:	bl	42fcfc <ferror@plt+0x2bd1c>
  41a478:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41a47c:	ldr	x0, [x8, #3328]
  41a480:	cbz	x0, 41a494 <ferror@plt+0x164b4>
  41a484:	mov	x1, x19
  41a488:	bl	40c170 <ferror@plt+0x8190>
  41a48c:	mov	x19, x0
  41a490:	b	41a498 <ferror@plt+0x164b8>
  41a494:	mov	w19, wzr
  41a498:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41a49c:	add	x0, x0, #0xcf8
  41a4a0:	bl	42fda8 <ferror@plt+0x2bdc8>
  41a4a4:	mov	w0, w19
  41a4a8:	ldr	x19, [sp, #16]
  41a4ac:	ldp	x29, x30, [sp], #32
  41a4b0:	ret
  41a4b4:	cbz	x0, 41a4fc <ferror@plt+0x1651c>
  41a4b8:	stp	x29, x30, [sp, #-32]!
  41a4bc:	stp	x20, x19, [sp, #16]
  41a4c0:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41a4c4:	add	x20, x20, #0xcf8
  41a4c8:	mov	x19, x0
  41a4cc:	mov	x0, x20
  41a4d0:	mov	x29, sp
  41a4d4:	bl	42fcfc <ferror@plt+0x2bd1c>
  41a4d8:	mov	w1, #0x1                   	// #1
  41a4dc:	mov	x0, x19
  41a4e0:	bl	41a500 <ferror@plt+0x16520>
  41a4e4:	mov	w19, w0
  41a4e8:	mov	x0, x20
  41a4ec:	bl	42fda8 <ferror@plt+0x2bdc8>
  41a4f0:	mov	w0, w19
  41a4f4:	ldp	x20, x19, [sp, #16]
  41a4f8:	ldp	x29, x30, [sp], #32
  41a4fc:	ret
  41a500:	stp	x29, x30, [sp, #-64]!
  41a504:	stp	x22, x21, [sp, #32]
  41a508:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41a50c:	ldr	x8, [x22, #3328]
  41a510:	stp	x20, x19, [sp, #48]
  41a514:	mov	w21, w1
  41a518:	mov	x19, x0
  41a51c:	stp	x24, x23, [sp, #16]
  41a520:	mov	x29, sp
  41a524:	cbz	x8, 41a53c <ferror@plt+0x1655c>
  41a528:	mov	x0, x8
  41a52c:	mov	x1, x19
  41a530:	bl	40c170 <ferror@plt+0x8190>
  41a534:	mov	x20, x0
  41a538:	cbnz	w20, 41a694 <ferror@plt+0x166b4>
  41a53c:	cbz	w21, 41a5bc <ferror@plt+0x165dc>
  41a540:	mov	x0, x19
  41a544:	bl	403510 <strlen@plt>
  41a548:	add	x20, x0, #0x1
  41a54c:	cmp	x20, #0x7fd
  41a550:	b.cc	41a564 <ferror@plt+0x16584>  // b.lo, b.ul, b.last
  41a554:	mov	x0, x19
  41a558:	bl	41f868 <ferror@plt+0x1b888>
  41a55c:	mov	x19, x0
  41a560:	b	41a5bc <ferror@plt+0x165dc>
  41a564:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  41a568:	ldr	x0, [x21, #3352]
  41a56c:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  41a570:	cbz	x0, 41a588 <ferror@plt+0x165a8>
  41a574:	ldrsw	x24, [x23, #3360]
  41a578:	mov	w8, #0xff8                 	// #4088
  41a57c:	sub	x8, x8, x24
  41a580:	cmp	x8, x20
  41a584:	b.cs	41a59c <ferror@plt+0x165bc>  // b.hs, b.nlast
  41a588:	mov	w0, #0xff8                 	// #4088
  41a58c:	bl	4140ec <ferror@plt+0x1010c>
  41a590:	mov	w24, wzr
  41a594:	str	x0, [x21, #3352]
  41a598:	str	wzr, [x23, #3360]
  41a59c:	add	x21, x0, w24, sxtw
  41a5a0:	mov	x0, x21
  41a5a4:	mov	x1, x19
  41a5a8:	mov	x2, x20
  41a5ac:	bl	4034a0 <memcpy@plt>
  41a5b0:	add	w8, w24, w20
  41a5b4:	mov	x19, x21
  41a5b8:	str	w8, [x23, #3360]
  41a5bc:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  41a5c0:	ldrsw	x8, [x21, #3336]
  41a5c4:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  41a5c8:	tst	w8, #0x7ff
  41a5cc:	b.ne	41a618 <ferror@plt+0x16638>  // b.any
  41a5d0:	add	x0, x8, #0x800
  41a5d4:	mov	w1, #0x8                   	// #8
  41a5d8:	bl	414344 <ferror@plt+0x10364>
  41a5dc:	ldrsw	x24, [x21, #3336]
  41a5e0:	mov	x20, x0
  41a5e4:	cbz	w24, 41a5fc <ferror@plt+0x1661c>
  41a5e8:	ldr	x1, [x23, #3344]
  41a5ec:	lsl	x2, x24, #3
  41a5f0:	mov	x0, x20
  41a5f4:	bl	4034a0 <memcpy@plt>
  41a5f8:	b	41a600 <ferror@plt+0x16620>
  41a5fc:	mov	x24, xzr
  41a600:	add	x0, x20, x24, lsl #3
  41a604:	mov	w2, #0x4000                	// #16384
  41a608:	mov	w1, wzr
  41a60c:	bl	4038d0 <memset@plt>
  41a610:	str	x20, [x23, #3344]
  41a614:	dmb	ish
  41a618:	ldr	x8, [x22, #3328]
  41a61c:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  41a620:	add	x24, x24, #0xd08
  41a624:	cbnz	x8, 41a664 <ferror@plt+0x16684>
  41a628:	ldr	w8, [x21, #3336]
  41a62c:	cbnz	w8, 41a6ac <ferror@plt+0x166cc>
  41a630:	adrp	x0, 40d000 <ferror@plt+0x9020>
  41a634:	adrp	x1, 40d000 <ferror@plt+0x9020>
  41a638:	add	x0, x0, #0xec
  41a63c:	add	x1, x1, #0xd0
  41a640:	bl	40b878 <ferror@plt+0x7898>
  41a644:	ldr	x8, [x23, #3344]
  41a648:	ldrsw	x9, [x21, #3336]
  41a64c:	str	x0, [x22, #3328]
  41a650:	str	xzr, [x8, x9, lsl #3]
  41a654:	ldaxr	w8, [x24]
  41a658:	add	w8, w8, #0x1
  41a65c:	stlxr	w9, w8, [x24]
  41a660:	cbnz	w9, 41a654 <ferror@plt+0x16674>
  41a664:	ldr	w20, [x21, #3336]
  41a668:	ldr	x8, [x23, #3344]
  41a66c:	mov	x1, x19
  41a670:	mov	x2, x20
  41a674:	str	x19, [x8, w20, uxtw #3]
  41a678:	dmb	ish
  41a67c:	ldr	x0, [x22, #3328]
  41a680:	bl	40c3fc <ferror@plt+0x841c>
  41a684:	ldaxr	w8, [x24]
  41a688:	add	w8, w8, #0x1
  41a68c:	stlxr	w9, w8, [x24]
  41a690:	cbnz	w9, 41a684 <ferror@plt+0x166a4>
  41a694:	mov	w0, w20
  41a698:	ldp	x20, x19, [sp, #48]
  41a69c:	ldp	x22, x21, [sp, #32]
  41a6a0:	ldp	x24, x23, [sp, #16]
  41a6a4:	ldp	x29, x30, [sp], #64
  41a6a8:	ret
  41a6ac:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a6b0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a6b4:	adrp	x3, 441000 <ferror@plt+0x3d020>
  41a6b8:	adrp	x4, 441000 <ferror@plt+0x3d020>
  41a6bc:	add	x0, x0, #0x2f
  41a6c0:	add	x1, x1, #0xe4f
  41a6c4:	add	x3, x3, #0xe58
  41a6c8:	add	x4, x4, #0xe62
  41a6cc:	mov	w2, #0x122                 	// #290
  41a6d0:	bl	426194 <ferror@plt+0x221b4>
  41a6d4:	cbz	x0, 41a71c <ferror@plt+0x1673c>
  41a6d8:	stp	x29, x30, [sp, #-32]!
  41a6dc:	stp	x20, x19, [sp, #16]
  41a6e0:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41a6e4:	add	x20, x20, #0xcf8
  41a6e8:	mov	x19, x0
  41a6ec:	mov	x0, x20
  41a6f0:	mov	x29, sp
  41a6f4:	bl	42fcfc <ferror@plt+0x2bd1c>
  41a6f8:	mov	x0, x19
  41a6fc:	mov	w1, wzr
  41a700:	bl	41a500 <ferror@plt+0x16520>
  41a704:	mov	w19, w0
  41a708:	mov	x0, x20
  41a70c:	bl	42fda8 <ferror@plt+0x2bdc8>
  41a710:	mov	w0, w19
  41a714:	ldp	x20, x19, [sp, #16]
  41a718:	ldp	x29, x30, [sp], #32
  41a71c:	ret
  41a720:	dmb	ish
  41a724:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41a728:	ldr	w8, [x8, #3336]
  41a72c:	dmb	ish
  41a730:	cmp	w8, w0
  41a734:	b.ls	41a748 <ferror@plt+0x16768>  // b.plast
  41a738:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41a73c:	ldr	x8, [x8, #3344]
  41a740:	ldr	x0, [x8, w0, uxtw #3]
  41a744:	ret
  41a748:	mov	x0, xzr
  41a74c:	ret
  41a750:	stp	x29, x30, [sp, #-32]!
  41a754:	stp	x20, x19, [sp, #16]
  41a758:	mov	x19, x0
  41a75c:	mov	x29, sp
  41a760:	cbz	x0, 41a794 <ferror@plt+0x167b4>
  41a764:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41a768:	add	x20, x20, #0xcf8
  41a76c:	mov	x0, x20
  41a770:	bl	42fcfc <ferror@plt+0x2bd1c>
  41a774:	mov	w1, #0x1                   	// #1
  41a778:	mov	x0, x19
  41a77c:	bl	41a500 <ferror@plt+0x16520>
  41a780:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41a784:	ldr	x8, [x8, #3344]
  41a788:	ldr	x19, [x8, w0, uxtw #3]
  41a78c:	mov	x0, x20
  41a790:	bl	42fda8 <ferror@plt+0x2bdc8>
  41a794:	mov	x0, x19
  41a798:	ldp	x20, x19, [sp, #16]
  41a79c:	ldp	x29, x30, [sp], #32
  41a7a0:	ret
  41a7a4:	stp	x29, x30, [sp, #-32]!
  41a7a8:	stp	x20, x19, [sp, #16]
  41a7ac:	mov	x19, x0
  41a7b0:	mov	x29, sp
  41a7b4:	cbz	x0, 41a7e8 <ferror@plt+0x16808>
  41a7b8:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41a7bc:	add	x20, x20, #0xcf8
  41a7c0:	mov	x0, x20
  41a7c4:	bl	42fcfc <ferror@plt+0x2bd1c>
  41a7c8:	mov	x0, x19
  41a7cc:	mov	w1, wzr
  41a7d0:	bl	41a500 <ferror@plt+0x16520>
  41a7d4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41a7d8:	ldr	x8, [x8, #3344]
  41a7dc:	ldr	x19, [x8, w0, uxtw #3]
  41a7e0:	mov	x0, x20
  41a7e4:	bl	42fda8 <ferror@plt+0x2bdc8>
  41a7e8:	mov	x0, x19
  41a7ec:	ldp	x20, x19, [sp, #16]
  41a7f0:	ldp	x29, x30, [sp], #32
  41a7f4:	ret
  41a7f8:	mov	w0, #0x18                  	// #24
  41a7fc:	b	41de3c <ferror@plt+0x19e5c>
  41a800:	cbz	x0, 41a830 <ferror@plt+0x16850>
  41a804:	stp	x29, x30, [sp, #-32]!
  41a808:	str	x19, [sp, #16]
  41a80c:	mov	x19, x0
  41a810:	ldr	x0, [x0]
  41a814:	mov	x29, sp
  41a818:	bl	40d184 <ferror@plt+0x91a4>
  41a81c:	mov	x1, x19
  41a820:	ldr	x19, [sp, #16]
  41a824:	mov	w0, #0x18                  	// #24
  41a828:	ldp	x29, x30, [sp], #32
  41a82c:	b	41dec0 <ferror@plt+0x19ee0>
  41a830:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a834:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a838:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41a83c:	add	x0, x0, #0x2f
  41a840:	add	x1, x1, #0xe74
  41a844:	add	x2, x2, #0xe90
  41a848:	b	415310 <ferror@plt+0x11330>
  41a84c:	stp	x29, x30, [sp, #-48]!
  41a850:	str	x21, [sp, #16]
  41a854:	stp	x20, x19, [sp, #32]
  41a858:	mov	x29, sp
  41a85c:	cbz	x0, 41a8a8 <ferror@plt+0x168c8>
  41a860:	mov	x20, x1
  41a864:	mov	x19, x0
  41a868:	cbz	x1, 41a8ec <ferror@plt+0x1690c>
  41a86c:	ldr	x8, [x19]
  41a870:	cbz	x8, 41a888 <ferror@plt+0x168a8>
  41a874:	ldp	x0, x21, [x8]
  41a878:	mov	x1, xzr
  41a87c:	blr	x20
  41a880:	mov	x8, x21
  41a884:	cbnz	x21, 41a874 <ferror@plt+0x16894>
  41a888:	ldr	x0, [x19]
  41a88c:	bl	40d184 <ferror@plt+0x91a4>
  41a890:	mov	x1, x19
  41a894:	ldp	x20, x19, [sp, #32]
  41a898:	ldr	x21, [sp, #16]
  41a89c:	mov	w0, #0x18                  	// #24
  41a8a0:	ldp	x29, x30, [sp], #48
  41a8a4:	b	41dec0 <ferror@plt+0x19ee0>
  41a8a8:	adrp	x19, 445000 <ferror@plt+0x41020>
  41a8ac:	adrp	x20, 441000 <ferror@plt+0x3d020>
  41a8b0:	add	x19, x19, #0x2f
  41a8b4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a8b8:	add	x20, x20, #0xe90
  41a8bc:	add	x1, x1, #0xf5c
  41a8c0:	mov	x0, x19
  41a8c4:	mov	x2, x20
  41a8c8:	bl	415310 <ferror@plt+0x11330>
  41a8cc:	mov	x0, x19
  41a8d0:	mov	x2, x20
  41a8d4:	ldp	x20, x19, [sp, #32]
  41a8d8:	ldr	x21, [sp, #16]
  41a8dc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a8e0:	add	x1, x1, #0xe74
  41a8e4:	ldp	x29, x30, [sp], #48
  41a8e8:	b	415310 <ferror@plt+0x11330>
  41a8ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a8f0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a8f4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41a8f8:	add	x0, x0, #0x2f
  41a8fc:	add	x1, x1, #0xf5c
  41a900:	add	x2, x2, #0x3b
  41a904:	bl	415310 <ferror@plt+0x11330>
  41a908:	b	41a888 <ferror@plt+0x168a8>
  41a90c:	stp	x29, x30, [sp, #-48]!
  41a910:	str	x21, [sp, #16]
  41a914:	stp	x20, x19, [sp, #32]
  41a918:	mov	x29, sp
  41a91c:	cbz	x0, 41a958 <ferror@plt+0x16978>
  41a920:	mov	x20, x1
  41a924:	cbz	x1, 41a974 <ferror@plt+0x16994>
  41a928:	ldr	x8, [x0]
  41a92c:	cbz	x8, 41a948 <ferror@plt+0x16968>
  41a930:	mov	x19, x2
  41a934:	ldp	x0, x21, [x8]
  41a938:	mov	x1, x19
  41a93c:	blr	x20
  41a940:	mov	x8, x21
  41a944:	cbnz	x21, 41a934 <ferror@plt+0x16954>
  41a948:	ldp	x20, x19, [sp, #32]
  41a94c:	ldr	x21, [sp, #16]
  41a950:	ldp	x29, x30, [sp], #48
  41a954:	ret
  41a958:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a95c:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a960:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41a964:	add	x0, x0, #0x2f
  41a968:	add	x1, x1, #0xf5c
  41a96c:	add	x2, x2, #0xe90
  41a970:	b	41a98c <ferror@plt+0x169ac>
  41a974:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a978:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a97c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41a980:	add	x0, x0, #0x2f
  41a984:	add	x1, x1, #0xf5c
  41a988:	add	x2, x2, #0x3b
  41a98c:	ldp	x20, x19, [sp, #32]
  41a990:	ldr	x21, [sp, #16]
  41a994:	ldp	x29, x30, [sp], #48
  41a998:	b	415310 <ferror@plt+0x11330>
  41a99c:	cbz	x0, 41a9ac <ferror@plt+0x169cc>
  41a9a0:	stp	xzr, xzr, [x0]
  41a9a4:	str	wzr, [x0, #16]
  41a9a8:	ret
  41a9ac:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a9b0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41a9b4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41a9b8:	add	x0, x0, #0x2f
  41a9bc:	add	x1, x1, #0xe9e
  41a9c0:	add	x2, x2, #0xe90
  41a9c4:	b	415310 <ferror@plt+0x11330>
  41a9c8:	cbz	x0, 41a9f8 <ferror@plt+0x16a18>
  41a9cc:	stp	x29, x30, [sp, #-32]!
  41a9d0:	str	x19, [sp, #16]
  41a9d4:	mov	x19, x0
  41a9d8:	ldr	x0, [x0]
  41a9dc:	mov	x29, sp
  41a9e0:	bl	40d184 <ferror@plt+0x91a4>
  41a9e4:	stp	xzr, xzr, [x19]
  41a9e8:	str	wzr, [x19, #16]
  41a9ec:	ldr	x19, [sp, #16]
  41a9f0:	ldp	x29, x30, [sp], #32
  41a9f4:	ret
  41a9f8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41a9fc:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41aa00:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41aa04:	add	x0, x0, #0x2f
  41aa08:	add	x1, x1, #0xeba
  41aa0c:	add	x2, x2, #0xe90
  41aa10:	b	415310 <ferror@plt+0x11330>
  41aa14:	stp	x29, x30, [sp, #-16]!
  41aa18:	mov	x29, sp
  41aa1c:	cbz	x0, 41aa34 <ferror@plt+0x16a54>
  41aa20:	ldr	x8, [x0]
  41aa24:	cmp	x8, #0x0
  41aa28:	cset	w0, eq  // eq = none
  41aa2c:	ldp	x29, x30, [sp], #16
  41aa30:	ret
  41aa34:	adrp	x0, 445000 <ferror@plt+0x41020>
  41aa38:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41aa3c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41aa40:	add	x0, x0, #0x2f
  41aa44:	add	x1, x1, #0xed7
  41aa48:	add	x2, x2, #0xe90
  41aa4c:	bl	415310 <ferror@plt+0x11330>
  41aa50:	mov	w0, #0x1                   	// #1
  41aa54:	ldp	x29, x30, [sp], #16
  41aa58:	ret
  41aa5c:	stp	x29, x30, [sp, #-16]!
  41aa60:	mov	x29, sp
  41aa64:	cbz	x0, 41aa74 <ferror@plt+0x16a94>
  41aa68:	ldr	w0, [x0, #16]
  41aa6c:	ldp	x29, x30, [sp], #16
  41aa70:	ret
  41aa74:	adrp	x0, 445000 <ferror@plt+0x41020>
  41aa78:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41aa7c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41aa80:	add	x0, x0, #0x2f
  41aa84:	add	x1, x1, #0xefb
  41aa88:	add	x2, x2, #0xe90
  41aa8c:	bl	415310 <ferror@plt+0x11330>
  41aa90:	mov	w0, wzr
  41aa94:	ldp	x29, x30, [sp], #16
  41aa98:	ret
  41aa9c:	cbz	x0, 41aacc <ferror@plt+0x16aec>
  41aaa0:	stp	x29, x30, [sp, #-32]!
  41aaa4:	str	x19, [sp, #16]
  41aaa8:	mov	x19, x0
  41aaac:	ldr	x0, [x0]
  41aab0:	mov	x29, sp
  41aab4:	str	x0, [x19, #8]
  41aab8:	bl	40d8ec <ferror@plt+0x990c>
  41aabc:	str	x0, [x19]
  41aac0:	ldr	x19, [sp, #16]
  41aac4:	ldp	x29, x30, [sp], #32
  41aac8:	ret
  41aacc:	adrp	x0, 445000 <ferror@plt+0x41020>
  41aad0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41aad4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41aad8:	add	x0, x0, #0x2f
  41aadc:	add	x1, x1, #0xf1e
  41aae0:	add	x2, x2, #0xe90
  41aae4:	b	415310 <ferror@plt+0x11330>
  41aae8:	stp	x29, x30, [sp, #-64]!
  41aaec:	stp	x20, x19, [sp, #48]
  41aaf0:	mov	x19, x0
  41aaf4:	str	x23, [sp, #16]
  41aaf8:	stp	x22, x21, [sp, #32]
  41aafc:	mov	x29, sp
  41ab00:	cbz	x0, 41ab8c <ferror@plt+0x16bac>
  41ab04:	mov	w0, #0x18                  	// #24
  41ab08:	bl	41de3c <ferror@plt+0x19e5c>
  41ab0c:	ldr	x23, [x19]
  41ab10:	mov	x19, x0
  41ab14:	cbz	x23, 41aba8 <ferror@plt+0x16bc8>
  41ab18:	adrp	x20, 445000 <ferror@plt+0x41020>
  41ab1c:	adrp	x21, 442000 <ferror@plt+0x3e020>
  41ab20:	adrp	x22, 441000 <ferror@plt+0x3d020>
  41ab24:	add	x20, x20, #0x2f
  41ab28:	add	x21, x21, #0x105
  41ab2c:	add	x22, x22, #0xe90
  41ab30:	cbz	x19, 41ab70 <ferror@plt+0x16b90>
  41ab34:	ldr	x1, [x23]
  41ab38:	ldr	x0, [x19, #8]
  41ab3c:	bl	40d230 <ferror@plt+0x9250>
  41ab40:	str	x0, [x19, #8]
  41ab44:	ldr	x8, [x0, #8]
  41ab48:	cbz	x8, 41ab54 <ferror@plt+0x16b74>
  41ab4c:	str	x8, [x19, #8]
  41ab50:	b	41ab58 <ferror@plt+0x16b78>
  41ab54:	str	x0, [x19]
  41ab58:	ldr	w8, [x19, #16]
  41ab5c:	add	w8, w8, #0x1
  41ab60:	str	w8, [x19, #16]
  41ab64:	ldr	x23, [x23, #8]
  41ab68:	cbnz	x23, 41ab30 <ferror@plt+0x16b50>
  41ab6c:	b	41aba8 <ferror@plt+0x16bc8>
  41ab70:	mov	x0, x20
  41ab74:	mov	x1, x21
  41ab78:	mov	x2, x22
  41ab7c:	bl	415310 <ferror@plt+0x11330>
  41ab80:	ldr	x23, [x23, #8]
  41ab84:	cbnz	x23, 41ab30 <ferror@plt+0x16b50>
  41ab88:	b	41aba8 <ferror@plt+0x16bc8>
  41ab8c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ab90:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41ab94:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41ab98:	add	x0, x0, #0x2f
  41ab9c:	add	x1, x1, #0xf3d
  41aba0:	add	x2, x2, #0xe90
  41aba4:	bl	415310 <ferror@plt+0x11330>
  41aba8:	mov	x0, x19
  41abac:	ldp	x20, x19, [sp, #48]
  41abb0:	ldp	x22, x21, [sp, #32]
  41abb4:	ldr	x23, [sp, #16]
  41abb8:	ldp	x29, x30, [sp], #64
  41abbc:	ret
  41abc0:	cbz	x0, 41ac0c <ferror@plt+0x16c2c>
  41abc4:	stp	x29, x30, [sp, #-32]!
  41abc8:	str	x19, [sp, #16]
  41abcc:	mov	x19, x0
  41abd0:	ldr	x0, [x0, #8]
  41abd4:	mov	x29, sp
  41abd8:	bl	40d230 <ferror@plt+0x9250>
  41abdc:	str	x0, [x19, #8]
  41abe0:	ldr	x8, [x0, #8]
  41abe4:	cbz	x8, 41abf0 <ferror@plt+0x16c10>
  41abe8:	str	x8, [x19, #8]
  41abec:	b	41abf4 <ferror@plt+0x16c14>
  41abf0:	str	x0, [x19]
  41abf4:	ldr	w8, [x19, #16]
  41abf8:	add	w8, w8, #0x1
  41abfc:	str	w8, [x19, #16]
  41ac00:	ldr	x19, [sp, #16]
  41ac04:	ldp	x29, x30, [sp], #32
  41ac08:	ret
  41ac0c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ac10:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41ac14:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41ac18:	add	x0, x0, #0x2f
  41ac1c:	add	x1, x1, #0x105
  41ac20:	add	x2, x2, #0xe90
  41ac24:	b	415310 <ferror@plt+0x11330>
  41ac28:	stp	x29, x30, [sp, #-16]!
  41ac2c:	mov	x29, sp
  41ac30:	cbz	x0, 41ac40 <ferror@plt+0x16c60>
  41ac34:	ldr	x0, [x0]
  41ac38:	ldp	x29, x30, [sp], #16
  41ac3c:	b	40d970 <ferror@plt+0x9990>
  41ac40:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ac44:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41ac48:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41ac4c:	add	x0, x0, #0x2f
  41ac50:	add	x1, x1, #0xf8c
  41ac54:	add	x2, x2, #0xe90
  41ac58:	bl	415310 <ferror@plt+0x11330>
  41ac5c:	mov	x0, xzr
  41ac60:	ldp	x29, x30, [sp], #16
  41ac64:	ret
  41ac68:	stp	x29, x30, [sp, #-16]!
  41ac6c:	mov	x29, sp
  41ac70:	cbz	x0, 41ac84 <ferror@plt+0x16ca4>
  41ac74:	cbz	x2, 41aca0 <ferror@plt+0x16cc0>
  41ac78:	ldr	x0, [x0]
  41ac7c:	ldp	x29, x30, [sp], #16
  41ac80:	b	40d98c <ferror@plt+0x99ac>
  41ac84:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ac88:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41ac8c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41ac90:	add	x0, x0, #0x2f
  41ac94:	add	x1, x1, #0xfb9
  41ac98:	add	x2, x2, #0xe90
  41ac9c:	b	41acb8 <ferror@plt+0x16cd8>
  41aca0:	adrp	x0, 445000 <ferror@plt+0x41020>
  41aca4:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41aca8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41acac:	add	x0, x0, #0x2f
  41acb0:	add	x1, x1, #0xfb9
  41acb4:	add	x2, x2, #0x3b
  41acb8:	bl	415310 <ferror@plt+0x11330>
  41acbc:	mov	x0, xzr
  41acc0:	ldp	x29, x30, [sp], #16
  41acc4:	ret
  41acc8:	cbz	x0, 41ad00 <ferror@plt+0x16d20>
  41accc:	cbz	x1, 41ad1c <ferror@plt+0x16d3c>
  41acd0:	stp	x29, x30, [sp, #-32]!
  41acd4:	str	x19, [sp, #16]
  41acd8:	mov	x19, x0
  41acdc:	ldr	x0, [x0]
  41ace0:	mov	x29, sp
  41ace4:	bl	40dcdc <ferror@plt+0x9cfc>
  41ace8:	str	x0, [x19]
  41acec:	bl	40d288 <ferror@plt+0x92a8>
  41acf0:	str	x0, [x19, #8]
  41acf4:	ldr	x19, [sp, #16]
  41acf8:	ldp	x29, x30, [sp], #32
  41acfc:	ret
  41ad00:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ad04:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41ad08:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41ad0c:	add	x0, x0, #0x2f
  41ad10:	add	x1, x1, #0xffb
  41ad14:	add	x2, x2, #0xe90
  41ad18:	b	415310 <ferror@plt+0x11330>
  41ad1c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ad20:	adrp	x1, 441000 <ferror@plt+0x3d020>
  41ad24:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41ad28:	add	x0, x0, #0x2f
  41ad2c:	add	x1, x1, #0xffb
  41ad30:	add	x2, x2, #0x33
  41ad34:	b	415310 <ferror@plt+0x11330>
  41ad38:	cbz	x0, 41ad7c <ferror@plt+0x16d9c>
  41ad3c:	stp	x29, x30, [sp, #-32]!
  41ad40:	str	x19, [sp, #16]
  41ad44:	mov	x19, x0
  41ad48:	ldr	x0, [x0]
  41ad4c:	mov	x29, sp
  41ad50:	bl	40d2a8 <ferror@plt+0x92c8>
  41ad54:	ldr	x8, [x19, #8]
  41ad58:	str	x0, [x19]
  41ad5c:	cbnz	x8, 41ad64 <ferror@plt+0x16d84>
  41ad60:	str	x0, [x19, #8]
  41ad64:	ldr	w8, [x19, #16]
  41ad68:	add	w8, w8, #0x1
  41ad6c:	str	w8, [x19, #16]
  41ad70:	ldr	x19, [sp, #16]
  41ad74:	ldp	x29, x30, [sp], #32
  41ad78:	ret
  41ad7c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ad80:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41ad84:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41ad88:	add	x0, x0, #0x2f
  41ad8c:	add	x1, x1, #0x48
  41ad90:	add	x2, x2, #0xe90
  41ad94:	b	415310 <ferror@plt+0x11330>
  41ad98:	stp	x29, x30, [sp, #-32]!
  41ad9c:	str	x19, [sp, #16]
  41ada0:	mov	x29, sp
  41ada4:	cbz	x0, 41ae4c <ferror@plt+0x16e6c>
  41ada8:	mov	x8, x1
  41adac:	mov	x19, x0
  41adb0:	tbnz	w2, #31, 41ade8 <ferror@plt+0x16e08>
  41adb4:	ldr	w9, [x19, #16]
  41adb8:	cmp	w9, w2
  41adbc:	b.ls	41ade8 <ferror@plt+0x16e08>  // b.plast
  41adc0:	cmp	w2, w9, lsr #1
  41adc4:	b.ls	41ae0c <ferror@plt+0x16e2c>  // b.plast
  41adc8:	ldr	x1, [x19, #8]
  41adcc:	mvn	w10, w2
  41add0:	adds	w9, w9, w10
  41add4:	b.eq	41ae20 <ferror@plt+0x16e40>  // b.none
  41add8:	ldr	x1, [x1, #16]
  41addc:	subs	w9, w9, #0x1
  41ade0:	b.ne	41add8 <ferror@plt+0x16df8>  // b.any
  41ade4:	b	41ae20 <ferror@plt+0x16e40>
  41ade8:	ldr	x0, [x19, #8]
  41adec:	mov	x1, x8
  41adf0:	bl	40d230 <ferror@plt+0x9250>
  41adf4:	str	x0, [x19, #8]
  41adf8:	ldr	x8, [x0, #8]
  41adfc:	cbz	x8, 41ae30 <ferror@plt+0x16e50>
  41ae00:	str	x8, [x19, #8]
  41ae04:	ldr	w8, [x19, #16]
  41ae08:	b	41ae38 <ferror@plt+0x16e58>
  41ae0c:	ldr	x1, [x19]
  41ae10:	cbz	w2, 41ae20 <ferror@plt+0x16e40>
  41ae14:	ldr	x1, [x1, #8]
  41ae18:	subs	w2, w2, #0x1
  41ae1c:	b.ne	41ae14 <ferror@plt+0x16e34>  // b.any
  41ae20:	cbz	x1, 41ae68 <ferror@plt+0x16e88>
  41ae24:	ldr	x0, [x19]
  41ae28:	mov	x2, x8
  41ae2c:	bl	40d414 <ferror@plt+0x9434>
  41ae30:	ldr	w8, [x19, #16]
  41ae34:	str	x0, [x19]
  41ae38:	add	w8, w8, #0x1
  41ae3c:	str	w8, [x19, #16]
  41ae40:	ldr	x19, [sp, #16]
  41ae44:	ldp	x29, x30, [sp], #32
  41ae48:	ret
  41ae4c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ae50:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41ae54:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41ae58:	add	x0, x0, #0x2f
  41ae5c:	add	x1, x1, #0x73
  41ae60:	add	x2, x2, #0xe90
  41ae64:	b	41ae80 <ferror@plt+0x16ea0>
  41ae68:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ae6c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41ae70:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41ae74:	add	x0, x0, #0x2f
  41ae78:	add	x1, x1, #0x4c5
  41ae7c:	add	x2, x2, #0x4fd
  41ae80:	ldr	x19, [sp, #16]
  41ae84:	ldp	x29, x30, [sp], #32
  41ae88:	b	415310 <ferror@plt+0x11330>
  41ae8c:	cbz	x0, 41aec8 <ferror@plt+0x16ee8>
  41ae90:	cbz	x1, 41aee4 <ferror@plt+0x16f04>
  41ae94:	stp	x29, x30, [sp, #-32]!
  41ae98:	str	x19, [sp, #16]
  41ae9c:	mov	x19, x0
  41aea0:	ldr	x0, [x0]
  41aea4:	mov	x29, sp
  41aea8:	bl	40d414 <ferror@plt+0x9434>
  41aeac:	ldr	w8, [x19, #16]
  41aeb0:	str	x0, [x19]
  41aeb4:	add	w8, w8, #0x1
  41aeb8:	str	w8, [x19, #16]
  41aebc:	ldr	x19, [sp, #16]
  41aec0:	ldp	x29, x30, [sp], #32
  41aec4:	ret
  41aec8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41aecc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41aed0:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41aed4:	add	x0, x0, #0x2f
  41aed8:	add	x1, x1, #0x4c5
  41aedc:	add	x2, x2, #0xe90
  41aee0:	b	415310 <ferror@plt+0x11330>
  41aee4:	adrp	x0, 445000 <ferror@plt+0x41020>
  41aee8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41aeec:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41aef0:	add	x0, x0, #0x2f
  41aef4:	add	x1, x1, #0x4c5
  41aef8:	add	x2, x2, #0x4fd
  41aefc:	b	415310 <ferror@plt+0x11330>
  41af00:	stp	x29, x30, [sp, #-16]!
  41af04:	mov	x29, sp
  41af08:	cbz	x0, 41af5c <ferror@plt+0x16f7c>
  41af0c:	ldr	w8, [x0, #16]
  41af10:	cmp	w8, w1
  41af14:	b.ls	41af78 <ferror@plt+0x16f98>  // b.plast
  41af18:	cmp	w1, w8, lsr #1
  41af1c:	b.ls	41af40 <ferror@plt+0x16f60>  // b.plast
  41af20:	ldr	x0, [x0, #8]
  41af24:	mvn	w9, w1
  41af28:	adds	w8, w8, w9
  41af2c:	b.eq	41af54 <ferror@plt+0x16f74>  // b.none
  41af30:	ldr	x0, [x0, #16]
  41af34:	subs	w8, w8, #0x1
  41af38:	b.ne	41af30 <ferror@plt+0x16f50>  // b.any
  41af3c:	b	41af54 <ferror@plt+0x16f74>
  41af40:	ldr	x0, [x0]
  41af44:	cbz	w1, 41af54 <ferror@plt+0x16f74>
  41af48:	ldr	x0, [x0, #8]
  41af4c:	subs	w1, w1, #0x1
  41af50:	b.ne	41af48 <ferror@plt+0x16f68>  // b.any
  41af54:	ldp	x29, x30, [sp], #16
  41af58:	ret
  41af5c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41af60:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41af64:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41af68:	add	x0, x0, #0x2f
  41af6c:	add	x1, x1, #0x315
  41af70:	add	x2, x2, #0xe90
  41af74:	bl	415310 <ferror@plt+0x11330>
  41af78:	mov	x0, xzr
  41af7c:	ldp	x29, x30, [sp], #16
  41af80:	ret
  41af84:	cbz	x0, 41afcc <ferror@plt+0x16fec>
  41af88:	cbz	x1, 41afe8 <ferror@plt+0x17008>
  41af8c:	ldr	x8, [x1, #16]
  41af90:	cbnz	x8, 41b004 <ferror@plt+0x17024>
  41af94:	ldr	x8, [x1, #8]
  41af98:	cbnz	x8, 41b020 <ferror@plt+0x17040>
  41af9c:	ldr	x8, [x0]
  41afa0:	add	x9, x0, #0x8
  41afa4:	add	x10, x8, #0x10
  41afa8:	cmp	x8, #0x0
  41afac:	str	x8, [x1, #8]
  41afb0:	csel	x8, x9, x10, eq  // eq = none
  41afb4:	str	x1, [x8]
  41afb8:	ldr	w8, [x0, #16]
  41afbc:	str	x1, [x0]
  41afc0:	add	w8, w8, #0x1
  41afc4:	str	w8, [x0, #16]
  41afc8:	ret
  41afcc:	adrp	x0, 445000 <ferror@plt+0x41020>
  41afd0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41afd4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41afd8:	add	x0, x0, #0x2f
  41afdc:	add	x1, x1, #0xa3
  41afe0:	add	x2, x2, #0xe90
  41afe4:	b	415310 <ferror@plt+0x11330>
  41afe8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41afec:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41aff0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41aff4:	add	x0, x0, #0x2f
  41aff8:	add	x1, x1, #0xa3
  41affc:	add	x2, x2, #0xd2
  41b000:	b	415310 <ferror@plt+0x11330>
  41b004:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b008:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b00c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41b010:	add	x0, x0, #0x2f
  41b014:	add	x1, x1, #0xa3
  41b018:	add	x2, x2, #0xdf
  41b01c:	b	415310 <ferror@plt+0x11330>
  41b020:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b024:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b028:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41b02c:	add	x0, x0, #0x2f
  41b030:	add	x1, x1, #0xa3
  41b034:	add	x2, x2, #0xf2
  41b038:	b	415310 <ferror@plt+0x11330>
  41b03c:	cbz	x0, 41b080 <ferror@plt+0x170a0>
  41b040:	cbz	x1, 41b09c <ferror@plt+0x170bc>
  41b044:	ldr	x8, [x1, #16]
  41b048:	cbnz	x8, 41b0b8 <ferror@plt+0x170d8>
  41b04c:	ldr	x8, [x1, #8]
  41b050:	cbnz	x8, 41b0d4 <ferror@plt+0x170f4>
  41b054:	ldr	x8, [x0, #8]
  41b058:	add	x9, x8, #0x8
  41b05c:	cmp	x8, #0x0
  41b060:	str	x8, [x1, #16]
  41b064:	csel	x8, x0, x9, eq  // eq = none
  41b068:	str	x1, [x8]
  41b06c:	ldr	w8, [x0, #16]
  41b070:	str	x1, [x0, #8]
  41b074:	add	w8, w8, #0x1
  41b078:	str	w8, [x0, #16]
  41b07c:	ret
  41b080:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b084:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b088:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b08c:	add	x0, x0, #0x2f
  41b090:	add	x1, x1, #0x130
  41b094:	add	x2, x2, #0xe90
  41b098:	b	415310 <ferror@plt+0x11330>
  41b09c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b0a0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b0a4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41b0a8:	add	x0, x0, #0x2f
  41b0ac:	add	x1, x1, #0x130
  41b0b0:	add	x2, x2, #0xd2
  41b0b4:	b	415310 <ferror@plt+0x11330>
  41b0b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b0bc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b0c0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41b0c4:	add	x0, x0, #0x2f
  41b0c8:	add	x1, x1, #0x130
  41b0cc:	add	x2, x2, #0xdf
  41b0d0:	b	415310 <ferror@plt+0x11330>
  41b0d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b0d8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b0dc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41b0e0:	add	x0, x0, #0x2f
  41b0e4:	add	x1, x1, #0x130
  41b0e8:	add	x2, x2, #0xf2
  41b0ec:	b	415310 <ferror@plt+0x11330>
  41b0f0:	stp	x29, x30, [sp, #-16]!
  41b0f4:	mov	x29, sp
  41b0f8:	cbz	x0, 41b1ac <ferror@plt+0x171cc>
  41b0fc:	cbz	x2, 41b1cc <ferror@plt+0x171ec>
  41b100:	tbnz	w1, #31, 41b14c <ferror@plt+0x1716c>
  41b104:	ldr	w8, [x0, #16]
  41b108:	cmp	w8, w1
  41b10c:	b.ls	41b14c <ferror@plt+0x1716c>  // b.plast
  41b110:	ldr	x10, [x0]
  41b114:	cbz	x10, 41b1ec <ferror@plt+0x1720c>
  41b118:	ldr	x9, [x0, #8]
  41b11c:	cbz	x9, 41b214 <ferror@plt+0x17234>
  41b120:	cmp	w1, w8, lsr #1
  41b124:	b.ls	41b158 <ferror@plt+0x17178>  // b.plast
  41b128:	mvn	w11, w1
  41b12c:	adds	w12, w8, w11
  41b130:	mov	x11, x9
  41b134:	b.eq	41b170 <ferror@plt+0x17190>  // b.none
  41b138:	mov	x11, x9
  41b13c:	ldr	x11, [x11, #16]
  41b140:	subs	w12, w12, #0x1
  41b144:	b.ne	41b13c <ferror@plt+0x1715c>  // b.any
  41b148:	b	41b170 <ferror@plt+0x17190>
  41b14c:	mov	x1, x2
  41b150:	ldp	x29, x30, [sp], #16
  41b154:	b	41b03c <ferror@plt+0x1705c>
  41b158:	mov	x11, x10
  41b15c:	cbz	w1, 41b170 <ferror@plt+0x17190>
  41b160:	mov	x11, x10
  41b164:	ldr	x11, [x11, #8]
  41b168:	subs	w1, w1, #0x1
  41b16c:	b.ne	41b164 <ferror@plt+0x17184>  // b.any
  41b170:	ldr	x12, [x11, #16]
  41b174:	cbz	x12, 41b17c <ferror@plt+0x1719c>
  41b178:	str	x2, [x12, #8]
  41b17c:	str	x2, [x11, #16]
  41b180:	stp	x11, x12, [x2, #8]
  41b184:	ldr	x10, [x10, #16]
  41b188:	cbz	x10, 41b190 <ferror@plt+0x171b0>
  41b18c:	str	x10, [x0]
  41b190:	ldr	x9, [x9, #8]
  41b194:	cbz	x9, 41b19c <ferror@plt+0x171bc>
  41b198:	str	x9, [x0, #8]
  41b19c:	add	w8, w8, #0x1
  41b1a0:	str	w8, [x0, #16]
  41b1a4:	ldp	x29, x30, [sp], #16
  41b1a8:	ret
  41b1ac:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b1b0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b1b4:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b1b8:	add	x0, x0, #0x2f
  41b1bc:	add	x1, x1, #0x15f
  41b1c0:	add	x2, x2, #0xe90
  41b1c4:	ldp	x29, x30, [sp], #16
  41b1c8:	b	415310 <ferror@plt+0x11330>
  41b1cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b1d0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b1d4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41b1d8:	add	x0, x0, #0x2f
  41b1dc:	add	x1, x1, #0x15f
  41b1e0:	add	x2, x2, #0x193
  41b1e4:	ldp	x29, x30, [sp], #16
  41b1e8:	b	415310 <ferror@plt+0x11330>
  41b1ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b1f0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b1f4:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41b1f8:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41b1fc:	add	x0, x0, #0x2f
  41b200:	add	x1, x1, #0x1a1
  41b204:	add	x3, x3, #0x1aa
  41b208:	add	x4, x4, #0x1c0
  41b20c:	mov	w2, #0x1e2                 	// #482
  41b210:	bl	426194 <ferror@plt+0x221b4>
  41b214:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b218:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b21c:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41b220:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41b224:	add	x0, x0, #0x2f
  41b228:	add	x1, x1, #0x1a1
  41b22c:	add	x3, x3, #0x1aa
  41b230:	add	x4, x4, #0x1cc
  41b234:	mov	w2, #0x1e3                 	// #483
  41b238:	bl	426194 <ferror@plt+0x221b4>
  41b23c:	stp	x29, x30, [sp, #-32]!
  41b240:	stp	x20, x19, [sp, #16]
  41b244:	mov	x29, sp
  41b248:	cbz	x0, 41b288 <ferror@plt+0x172a8>
  41b24c:	mov	x19, x0
  41b250:	ldr	x0, [x0]
  41b254:	cbz	x0, 41b2a4 <ferror@plt+0x172c4>
  41b258:	ldp	x20, x8, [x0]
  41b25c:	add	x9, x19, #0x8
  41b260:	add	x10, x8, #0x10
  41b264:	cmp	x8, #0x0
  41b268:	str	x8, [x19]
  41b26c:	csel	x8, x9, x10, eq  // eq = none
  41b270:	str	xzr, [x8]
  41b274:	bl	40d194 <ferror@plt+0x91b4>
  41b278:	ldr	w8, [x19, #16]
  41b27c:	sub	w8, w8, #0x1
  41b280:	str	w8, [x19, #16]
  41b284:	b	41b2a8 <ferror@plt+0x172c8>
  41b288:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b28c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b290:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b294:	add	x0, x0, #0x2f
  41b298:	add	x1, x1, #0x1d8
  41b29c:	add	x2, x2, #0xe90
  41b2a0:	bl	415310 <ferror@plt+0x11330>
  41b2a4:	mov	x20, xzr
  41b2a8:	mov	x0, x20
  41b2ac:	ldp	x20, x19, [sp, #16]
  41b2b0:	ldp	x29, x30, [sp], #32
  41b2b4:	ret
  41b2b8:	stp	x29, x30, [sp, #-16]!
  41b2bc:	mov	x29, sp
  41b2c0:	cbz	x0, 41b304 <ferror@plt+0x17324>
  41b2c4:	mov	x8, x0
  41b2c8:	ldr	x0, [x0]
  41b2cc:	cbz	x0, 41b2fc <ferror@plt+0x1731c>
  41b2d0:	mov	x9, x0
  41b2d4:	ldr	x10, [x9, #8]!
  41b2d8:	str	x10, [x8]
  41b2dc:	cbz	x10, 41b2e8 <ferror@plt+0x17308>
  41b2e0:	str	xzr, [x10, #16]
  41b2e4:	b	41b2ec <ferror@plt+0x1730c>
  41b2e8:	add	x9, x8, #0x8
  41b2ec:	str	xzr, [x9]
  41b2f0:	ldr	w9, [x8, #16]
  41b2f4:	sub	w9, w9, #0x1
  41b2f8:	str	w9, [x8, #16]
  41b2fc:	ldp	x29, x30, [sp], #16
  41b300:	ret
  41b304:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b308:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b30c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b310:	add	x0, x0, #0x2f
  41b314:	add	x1, x1, #0x1fc
  41b318:	add	x2, x2, #0xe90
  41b31c:	bl	415310 <ferror@plt+0x11330>
  41b320:	mov	x0, xzr
  41b324:	ldp	x29, x30, [sp], #16
  41b328:	ret
  41b32c:	stp	x29, x30, [sp, #-16]!
  41b330:	mov	x29, sp
  41b334:	cbz	x0, 41b344 <ferror@plt+0x17364>
  41b338:	ldr	x0, [x0]
  41b33c:	ldp	x29, x30, [sp], #16
  41b340:	ret
  41b344:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b348:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b34c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b350:	add	x0, x0, #0x2f
  41b354:	add	x1, x1, #0x223
  41b358:	add	x2, x2, #0xe90
  41b35c:	bl	415310 <ferror@plt+0x11330>
  41b360:	mov	x0, xzr
  41b364:	ldp	x29, x30, [sp], #16
  41b368:	ret
  41b36c:	stp	x29, x30, [sp, #-16]!
  41b370:	mov	x29, sp
  41b374:	cbz	x0, 41b384 <ferror@plt+0x173a4>
  41b378:	ldr	x0, [x0, #8]
  41b37c:	ldp	x29, x30, [sp], #16
  41b380:	ret
  41b384:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b388:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b38c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b390:	add	x0, x0, #0x2f
  41b394:	add	x1, x1, #0x24b
  41b398:	add	x2, x2, #0xe90
  41b39c:	bl	415310 <ferror@plt+0x11330>
  41b3a0:	mov	x0, xzr
  41b3a4:	ldp	x29, x30, [sp], #16
  41b3a8:	ret
  41b3ac:	stp	x29, x30, [sp, #-32]!
  41b3b0:	str	x19, [sp, #16]
  41b3b4:	mov	x29, sp
  41b3b8:	cbz	x0, 41b3f8 <ferror@plt+0x17418>
  41b3bc:	ldr	x8, [x0, #8]
  41b3c0:	cbz	x8, 41b414 <ferror@plt+0x17434>
  41b3c4:	ldr	x9, [x8, #16]
  41b3c8:	ldr	x19, [x8]
  41b3cc:	add	x10, x9, #0x8
  41b3d0:	cmp	x9, #0x0
  41b3d4:	str	x9, [x0, #8]
  41b3d8:	csel	x9, x0, x10, eq  // eq = none
  41b3dc:	str	xzr, [x9]
  41b3e0:	ldr	w9, [x0, #16]
  41b3e4:	sub	w9, w9, #0x1
  41b3e8:	str	w9, [x0, #16]
  41b3ec:	mov	x0, x8
  41b3f0:	bl	40d194 <ferror@plt+0x91b4>
  41b3f4:	b	41b418 <ferror@plt+0x17438>
  41b3f8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b3fc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b400:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b404:	add	x0, x0, #0x2f
  41b408:	add	x1, x1, #0x273
  41b40c:	add	x2, x2, #0xe90
  41b410:	bl	415310 <ferror@plt+0x11330>
  41b414:	mov	x19, xzr
  41b418:	mov	x0, x19
  41b41c:	ldr	x19, [sp, #16]
  41b420:	ldp	x29, x30, [sp], #32
  41b424:	ret
  41b428:	stp	x29, x30, [sp, #-48]!
  41b42c:	str	x21, [sp, #16]
  41b430:	stp	x20, x19, [sp, #32]
  41b434:	mov	x29, sp
  41b438:	cbz	x0, 41b4e4 <ferror@plt+0x17504>
  41b43c:	ldr	w8, [x0, #16]
  41b440:	mov	x19, x0
  41b444:	cmp	w8, w1
  41b448:	b.ls	41b474 <ferror@plt+0x17494>  // b.plast
  41b44c:	cmp	w1, w8, lsr #1
  41b450:	b.ls	41b47c <ferror@plt+0x1749c>  // b.plast
  41b454:	ldr	x20, [x19, #8]
  41b458:	mvn	w9, w1
  41b45c:	adds	w8, w8, w9
  41b460:	b.eq	41b490 <ferror@plt+0x174b0>  // b.none
  41b464:	ldr	x20, [x20, #16]
  41b468:	subs	w8, w8, #0x1
  41b46c:	b.ne	41b464 <ferror@plt+0x17484>  // b.any
  41b470:	b	41b490 <ferror@plt+0x174b0>
  41b474:	mov	x21, xzr
  41b478:	b	41b4d0 <ferror@plt+0x174f0>
  41b47c:	ldr	x20, [x19]
  41b480:	cbz	w1, 41b490 <ferror@plt+0x174b0>
  41b484:	ldr	x20, [x20, #8]
  41b488:	subs	w1, w1, #0x1
  41b48c:	b.ne	41b484 <ferror@plt+0x174a4>  // b.any
  41b490:	ldr	x21, [x20]
  41b494:	cbz	x20, 41b508 <ferror@plt+0x17528>
  41b498:	ldr	x8, [x19, #8]
  41b49c:	cmp	x8, x20
  41b4a0:	b.ne	41b4ac <ferror@plt+0x174cc>  // b.any
  41b4a4:	ldr	x8, [x20, #16]
  41b4a8:	str	x8, [x19, #8]
  41b4ac:	ldr	x0, [x19]
  41b4b0:	mov	x1, x20
  41b4b4:	bl	40d668 <ferror@plt+0x9688>
  41b4b8:	ldr	w8, [x19, #16]
  41b4bc:	str	x0, [x19]
  41b4c0:	mov	x0, x20
  41b4c4:	sub	w8, w8, #0x1
  41b4c8:	str	w8, [x19, #16]
  41b4cc:	bl	40d184 <ferror@plt+0x91a4>
  41b4d0:	mov	x0, x21
  41b4d4:	ldp	x20, x19, [sp, #32]
  41b4d8:	ldr	x21, [sp, #16]
  41b4dc:	ldp	x29, x30, [sp], #48
  41b4e0:	ret
  41b4e4:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b4e8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b4ec:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b4f0:	add	x0, x0, #0x2f
  41b4f4:	add	x1, x1, #0x297
  41b4f8:	add	x2, x2, #0xe90
  41b4fc:	bl	415310 <ferror@plt+0x11330>
  41b500:	mov	x21, xzr
  41b504:	b	41b4d0 <ferror@plt+0x174f0>
  41b508:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b50c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b510:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41b514:	add	x0, x0, #0x2f
  41b518:	add	x1, x1, #0x395
  41b51c:	add	x2, x2, #0x193
  41b520:	bl	415310 <ferror@plt+0x11330>
  41b524:	b	41b4d0 <ferror@plt+0x174f0>
  41b528:	stp	x29, x30, [sp, #-32]!
  41b52c:	stp	x20, x19, [sp, #16]
  41b530:	mov	x29, sp
  41b534:	cbz	x0, 41b584 <ferror@plt+0x175a4>
  41b538:	mov	x19, x1
  41b53c:	cbz	x1, 41b5a0 <ferror@plt+0x175c0>
  41b540:	ldr	x8, [x0, #8]
  41b544:	mov	x20, x0
  41b548:	cmp	x8, x19
  41b54c:	b.ne	41b558 <ferror@plt+0x17578>  // b.any
  41b550:	ldr	x8, [x19, #16]
  41b554:	str	x8, [x20, #8]
  41b558:	ldr	x0, [x20]
  41b55c:	mov	x1, x19
  41b560:	bl	40d668 <ferror@plt+0x9688>
  41b564:	ldr	w8, [x20, #16]
  41b568:	str	x0, [x20]
  41b56c:	mov	x0, x19
  41b570:	sub	w8, w8, #0x1
  41b574:	str	w8, [x20, #16]
  41b578:	ldp	x20, x19, [sp, #16]
  41b57c:	ldp	x29, x30, [sp], #32
  41b580:	b	40d184 <ferror@plt+0x91a4>
  41b584:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b588:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b58c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b590:	add	x0, x0, #0x2f
  41b594:	add	x1, x1, #0x395
  41b598:	add	x2, x2, #0xe90
  41b59c:	b	41b5b8 <ferror@plt+0x175d8>
  41b5a0:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b5a4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b5a8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41b5ac:	add	x0, x0, #0x2f
  41b5b0:	add	x1, x1, #0x395
  41b5b4:	add	x2, x2, #0x193
  41b5b8:	ldp	x20, x19, [sp, #16]
  41b5bc:	ldp	x29, x30, [sp], #32
  41b5c0:	b	415310 <ferror@plt+0x11330>
  41b5c4:	stp	x29, x30, [sp, #-16]!
  41b5c8:	mov	x29, sp
  41b5cc:	cbz	x0, 41b610 <ferror@plt+0x17630>
  41b5d0:	mov	x8, x0
  41b5d4:	ldr	x0, [x0, #8]
  41b5d8:	cbz	x0, 41b608 <ferror@plt+0x17628>
  41b5dc:	mov	x9, x0
  41b5e0:	ldr	x10, [x9, #16]!
  41b5e4:	str	x10, [x8, #8]
  41b5e8:	cbz	x10, 41b5f4 <ferror@plt+0x17614>
  41b5ec:	str	xzr, [x10, #8]
  41b5f0:	b	41b5f8 <ferror@plt+0x17618>
  41b5f4:	mov	x9, x8
  41b5f8:	str	xzr, [x9]
  41b5fc:	ldr	w9, [x8, #16]
  41b600:	sub	w9, w9, #0x1
  41b604:	str	w9, [x8, #16]
  41b608:	ldp	x29, x30, [sp], #16
  41b60c:	ret
  41b610:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b614:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b618:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b61c:	add	x0, x0, #0x2f
  41b620:	add	x1, x1, #0x2c1
  41b624:	add	x2, x2, #0xe90
  41b628:	bl	415310 <ferror@plt+0x11330>
  41b62c:	mov	x0, xzr
  41b630:	ldp	x29, x30, [sp], #16
  41b634:	ret
  41b638:	stp	x29, x30, [sp, #-32]!
  41b63c:	stp	x20, x19, [sp, #16]
  41b640:	mov	x29, sp
  41b644:	cbz	x0, 41b6e0 <ferror@plt+0x17700>
  41b648:	ldr	w8, [x0, #16]
  41b64c:	mov	x19, x0
  41b650:	cmp	w8, w1
  41b654:	b.ls	41b680 <ferror@plt+0x176a0>  // b.plast
  41b658:	cmp	w1, w8, lsr #1
  41b65c:	b.ls	41b688 <ferror@plt+0x176a8>  // b.plast
  41b660:	ldr	x20, [x19, #8]
  41b664:	mvn	w9, w1
  41b668:	adds	w8, w8, w9
  41b66c:	b.eq	41b69c <ferror@plt+0x176bc>  // b.none
  41b670:	ldr	x20, [x20, #16]
  41b674:	subs	w8, w8, #0x1
  41b678:	b.ne	41b670 <ferror@plt+0x17690>  // b.any
  41b67c:	b	41b69c <ferror@plt+0x176bc>
  41b680:	mov	x20, xzr
  41b684:	b	41b6d0 <ferror@plt+0x176f0>
  41b688:	ldr	x20, [x19]
  41b68c:	cbz	w1, 41b69c <ferror@plt+0x176bc>
  41b690:	ldr	x20, [x20, #8]
  41b694:	subs	w1, w1, #0x1
  41b698:	b.ne	41b690 <ferror@plt+0x176b0>  // b.any
  41b69c:	cbz	x20, 41b704 <ferror@plt+0x17724>
  41b6a0:	ldr	x8, [x19, #8]
  41b6a4:	cmp	x8, x20
  41b6a8:	b.ne	41b6b4 <ferror@plt+0x176d4>  // b.any
  41b6ac:	ldr	x8, [x20, #16]
  41b6b0:	str	x8, [x19, #8]
  41b6b4:	ldr	x0, [x19]
  41b6b8:	mov	x1, x20
  41b6bc:	bl	40d668 <ferror@plt+0x9688>
  41b6c0:	ldr	w8, [x19, #16]
  41b6c4:	str	x0, [x19]
  41b6c8:	sub	w8, w8, #0x1
  41b6cc:	str	w8, [x19, #16]
  41b6d0:	mov	x0, x20
  41b6d4:	ldp	x20, x19, [sp, #16]
  41b6d8:	ldp	x29, x30, [sp], #32
  41b6dc:	ret
  41b6e0:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b6e4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b6e8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b6ec:	add	x0, x0, #0x2f
  41b6f0:	add	x1, x1, #0x2e8
  41b6f4:	add	x2, x2, #0xe90
  41b6f8:	bl	415310 <ferror@plt+0x11330>
  41b6fc:	mov	x20, xzr
  41b700:	b	41b6d0 <ferror@plt+0x176f0>
  41b704:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b708:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b70c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41b710:	add	x0, x0, #0x2f
  41b714:	add	x1, x1, #0x36e
  41b718:	add	x2, x2, #0x193
  41b71c:	bl	415310 <ferror@plt+0x11330>
  41b720:	b	41b6d0 <ferror@plt+0x176f0>
  41b724:	cbz	x0, 41b774 <ferror@plt+0x17794>
  41b728:	cbz	x1, 41b790 <ferror@plt+0x177b0>
  41b72c:	stp	x29, x30, [sp, #-32]!
  41b730:	ldr	x8, [x0, #8]
  41b734:	str	x19, [sp, #16]
  41b738:	mov	x19, x0
  41b73c:	mov	x29, sp
  41b740:	cmp	x8, x1
  41b744:	b.ne	41b750 <ferror@plt+0x17770>  // b.any
  41b748:	ldr	x8, [x1, #16]
  41b74c:	str	x8, [x19, #8]
  41b750:	ldr	x0, [x19]
  41b754:	bl	40d668 <ferror@plt+0x9688>
  41b758:	ldr	w8, [x19, #16]
  41b75c:	str	x0, [x19]
  41b760:	sub	w8, w8, #0x1
  41b764:	str	w8, [x19, #16]
  41b768:	ldr	x19, [sp, #16]
  41b76c:	ldp	x29, x30, [sp], #32
  41b770:	ret
  41b774:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b778:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b77c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b780:	add	x0, x0, #0x2f
  41b784:	add	x1, x1, #0x36e
  41b788:	add	x2, x2, #0xe90
  41b78c:	b	415310 <ferror@plt+0x11330>
  41b790:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b794:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b798:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41b79c:	add	x0, x0, #0x2f
  41b7a0:	add	x1, x1, #0x36e
  41b7a4:	add	x2, x2, #0x193
  41b7a8:	b	415310 <ferror@plt+0x11330>
  41b7ac:	stp	x29, x30, [sp, #-16]!
  41b7b0:	mov	x29, sp
  41b7b4:	cbz	x0, 41b7c4 <ferror@plt+0x177e4>
  41b7b8:	ldr	x0, [x0]
  41b7bc:	ldp	x29, x30, [sp], #16
  41b7c0:	b	40d9fc <ferror@plt+0x9a1c>
  41b7c4:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b7c8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b7cc:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b7d0:	add	x0, x0, #0x2f
  41b7d4:	add	x1, x1, #0x343
  41b7d8:	add	x2, x2, #0xe90
  41b7dc:	bl	415310 <ferror@plt+0x11330>
  41b7e0:	mov	w0, #0xffffffff            	// #-1
  41b7e4:	ldp	x29, x30, [sp], #16
  41b7e8:	ret
  41b7ec:	stp	x29, x30, [sp, #-16]!
  41b7f0:	mov	x29, sp
  41b7f4:	cbz	x0, 41b80c <ferror@plt+0x1782c>
  41b7f8:	ldr	x8, [x0]
  41b7fc:	cbz	x8, 41b828 <ferror@plt+0x17848>
  41b800:	ldr	x0, [x8]
  41b804:	ldp	x29, x30, [sp], #16
  41b808:	ret
  41b80c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b810:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b814:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b818:	add	x0, x0, #0x2f
  41b81c:	add	x1, x1, #0x3c1
  41b820:	add	x2, x2, #0xe90
  41b824:	bl	415310 <ferror@plt+0x11330>
  41b828:	mov	x0, xzr
  41b82c:	ldp	x29, x30, [sp], #16
  41b830:	ret
  41b834:	stp	x29, x30, [sp, #-16]!
  41b838:	mov	x29, sp
  41b83c:	cbz	x0, 41b854 <ferror@plt+0x17874>
  41b840:	ldr	x8, [x0, #8]
  41b844:	cbz	x8, 41b870 <ferror@plt+0x17890>
  41b848:	ldr	x0, [x8]
  41b84c:	ldp	x29, x30, [sp], #16
  41b850:	ret
  41b854:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b858:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b85c:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b860:	add	x0, x0, #0x2f
  41b864:	add	x1, x1, #0x3e6
  41b868:	add	x2, x2, #0xe90
  41b86c:	bl	415310 <ferror@plt+0x11330>
  41b870:	mov	x0, xzr
  41b874:	ldp	x29, x30, [sp], #16
  41b878:	ret
  41b87c:	stp	x29, x30, [sp, #-16]!
  41b880:	mov	x29, sp
  41b884:	cbz	x0, 41b8e0 <ferror@plt+0x17900>
  41b888:	ldr	w9, [x0, #16]
  41b88c:	cmp	w9, w1
  41b890:	b.ls	41b8fc <ferror@plt+0x1791c>  // b.plast
  41b894:	cmp	w1, w9, lsr #1
  41b898:	b.ls	41b8bc <ferror@plt+0x178dc>  // b.plast
  41b89c:	ldr	x8, [x0, #8]
  41b8a0:	mvn	w10, w1
  41b8a4:	adds	w9, w9, w10
  41b8a8:	b.eq	41b8d0 <ferror@plt+0x178f0>  // b.none
  41b8ac:	ldr	x8, [x8, #16]
  41b8b0:	subs	w9, w9, #0x1
  41b8b4:	b.ne	41b8ac <ferror@plt+0x178cc>  // b.any
  41b8b8:	b	41b8d0 <ferror@plt+0x178f0>
  41b8bc:	ldr	x8, [x0]
  41b8c0:	cbz	w1, 41b8d0 <ferror@plt+0x178f0>
  41b8c4:	ldr	x8, [x8, #8]
  41b8c8:	subs	w1, w1, #0x1
  41b8cc:	b.ne	41b8c4 <ferror@plt+0x178e4>  // b.any
  41b8d0:	cbz	x8, 41b8fc <ferror@plt+0x1791c>
  41b8d4:	ldr	x0, [x8]
  41b8d8:	ldp	x29, x30, [sp], #16
  41b8dc:	ret
  41b8e0:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b8e4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b8e8:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b8ec:	add	x0, x0, #0x2f
  41b8f0:	add	x1, x1, #0x40b
  41b8f4:	add	x2, x2, #0xe90
  41b8f8:	bl	415310 <ferror@plt+0x11330>
  41b8fc:	mov	x0, xzr
  41b900:	ldp	x29, x30, [sp], #16
  41b904:	ret
  41b908:	stp	x29, x30, [sp, #-16]!
  41b90c:	mov	x29, sp
  41b910:	cbz	x0, 41b920 <ferror@plt+0x17940>
  41b914:	ldr	x0, [x0]
  41b918:	ldp	x29, x30, [sp], #16
  41b91c:	b	40da24 <ferror@plt+0x9a44>
  41b920:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b924:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b928:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b92c:	add	x0, x0, #0x2f
  41b930:	add	x1, x1, #0x436
  41b934:	add	x2, x2, #0xe90
  41b938:	bl	415310 <ferror@plt+0x11330>
  41b93c:	mov	w0, #0xffffffff            	// #-1
  41b940:	ldp	x29, x30, [sp], #16
  41b944:	ret
  41b948:	stp	x29, x30, [sp, #-32]!
  41b94c:	stp	x20, x19, [sp, #16]
  41b950:	mov	x29, sp
  41b954:	cbz	x0, 41b9b8 <ferror@plt+0x179d8>
  41b958:	mov	x19, x0
  41b95c:	ldr	x0, [x0]
  41b960:	bl	40d970 <ferror@plt+0x9990>
  41b964:	mov	x20, x0
  41b968:	cbz	x0, 41b9a4 <ferror@plt+0x179c4>
  41b96c:	ldr	x8, [x19, #8]
  41b970:	cmp	x8, x20
  41b974:	b.ne	41b980 <ferror@plt+0x179a0>  // b.any
  41b978:	ldr	x8, [x20, #16]
  41b97c:	str	x8, [x19, #8]
  41b980:	ldr	x0, [x19]
  41b984:	mov	x1, x20
  41b988:	bl	40d668 <ferror@plt+0x9688>
  41b98c:	ldr	w8, [x19, #16]
  41b990:	str	x0, [x19]
  41b994:	mov	x0, x20
  41b998:	sub	w8, w8, #0x1
  41b99c:	str	w8, [x19, #16]
  41b9a0:	bl	40d184 <ferror@plt+0x91a4>
  41b9a4:	cmp	x20, #0x0
  41b9a8:	cset	w0, ne  // ne = any
  41b9ac:	ldp	x20, x19, [sp, #16]
  41b9b0:	ldp	x29, x30, [sp], #32
  41b9b4:	ret
  41b9b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41b9bc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41b9c0:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41b9c4:	add	x0, x0, #0x2f
  41b9c8:	add	x1, x1, #0x462
  41b9cc:	add	x2, x2, #0xe90
  41b9d0:	bl	415310 <ferror@plt+0x11330>
  41b9d4:	mov	w0, wzr
  41b9d8:	b	41b9ac <ferror@plt+0x179cc>
  41b9dc:	stp	x29, x30, [sp, #-64]!
  41b9e0:	str	x23, [sp, #16]
  41b9e4:	stp	x22, x21, [sp, #32]
  41b9e8:	stp	x20, x19, [sp, #48]
  41b9ec:	mov	x29, sp
  41b9f0:	cbz	x0, 41ba80 <ferror@plt+0x17aa0>
  41b9f4:	ldr	x21, [x0]
  41b9f8:	ldr	w22, [x0, #16]
  41b9fc:	mov	x19, x0
  41ba00:	cbz	x21, 41ba64 <ferror@plt+0x17a84>
  41ba04:	mov	x20, x1
  41ba08:	b	41ba38 <ferror@plt+0x17a58>
  41ba0c:	ldr	x0, [x19]
  41ba10:	mov	x1, x21
  41ba14:	bl	40d668 <ferror@plt+0x9688>
  41ba18:	ldr	w8, [x19, #16]
  41ba1c:	str	x0, [x19]
  41ba20:	mov	x0, x21
  41ba24:	sub	w8, w8, #0x1
  41ba28:	str	w8, [x19, #16]
  41ba2c:	bl	40d184 <ferror@plt+0x91a4>
  41ba30:	mov	x21, x23
  41ba34:	cbz	x23, 41ba5c <ferror@plt+0x17a7c>
  41ba38:	ldp	x8, x23, [x21]
  41ba3c:	cmp	x8, x20
  41ba40:	b.ne	41ba30 <ferror@plt+0x17a50>  // b.any
  41ba44:	ldr	x8, [x19, #8]
  41ba48:	cmp	x8, x21
  41ba4c:	b.ne	41ba0c <ferror@plt+0x17a2c>  // b.any
  41ba50:	ldr	x8, [x21, #16]
  41ba54:	str	x8, [x19, #8]
  41ba58:	b	41ba0c <ferror@plt+0x17a2c>
  41ba5c:	ldr	w8, [x19, #16]
  41ba60:	b	41ba68 <ferror@plt+0x17a88>
  41ba64:	mov	w8, w22
  41ba68:	sub	w0, w22, w8
  41ba6c:	ldp	x20, x19, [sp, #48]
  41ba70:	ldp	x22, x21, [sp, #32]
  41ba74:	ldr	x23, [sp, #16]
  41ba78:	ldp	x29, x30, [sp], #64
  41ba7c:	ret
  41ba80:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ba84:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41ba88:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41ba8c:	add	x0, x0, #0x2f
  41ba90:	add	x1, x1, #0x493
  41ba94:	add	x2, x2, #0xe90
  41ba98:	bl	415310 <ferror@plt+0x11330>
  41ba9c:	mov	w0, wzr
  41baa0:	b	41ba6c <ferror@plt+0x17a8c>
  41baa4:	stp	x29, x30, [sp, #-32]!
  41baa8:	str	x19, [sp, #16]
  41baac:	mov	x29, sp
  41bab0:	cbz	x0, 41bb18 <ferror@plt+0x17b38>
  41bab4:	cbz	x1, 41bb34 <ferror@plt+0x17b54>
  41bab8:	ldr	x8, [x0, #8]
  41babc:	mov	x19, x0
  41bac0:	cmp	x8, x1
  41bac4:	b.eq	41bae4 <ferror@plt+0x17b04>  // b.none
  41bac8:	ldr	x1, [x1, #8]
  41bacc:	cbz	x1, 41bb48 <ferror@plt+0x17b68>
  41bad0:	ldr	x0, [x19]
  41bad4:	bl	40d414 <ferror@plt+0x9434>
  41bad8:	ldr	w8, [x19, #16]
  41badc:	str	x0, [x19]
  41bae0:	b	41bb04 <ferror@plt+0x17b24>
  41bae4:	mov	x0, x1
  41bae8:	mov	x1, x2
  41baec:	bl	40d230 <ferror@plt+0x9250>
  41baf0:	str	x0, [x19, #8]
  41baf4:	ldr	x8, [x0, #8]
  41baf8:	cbz	x8, 41bad8 <ferror@plt+0x17af8>
  41bafc:	str	x8, [x19, #8]
  41bb00:	ldr	w8, [x19, #16]
  41bb04:	add	w8, w8, #0x1
  41bb08:	str	w8, [x19, #16]
  41bb0c:	ldr	x19, [sp, #16]
  41bb10:	ldp	x29, x30, [sp], #32
  41bb14:	ret
  41bb18:	adrp	x0, 445000 <ferror@plt+0x41020>
  41bb1c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41bb20:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41bb24:	add	x0, x0, #0x2f
  41bb28:	add	x1, x1, #0x50d
  41bb2c:	add	x2, x2, #0xe90
  41bb30:	b	41bb60 <ferror@plt+0x17b80>
  41bb34:	adrp	x0, 445000 <ferror@plt+0x41020>
  41bb38:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41bb3c:	add	x0, x0, #0x2f
  41bb40:	add	x1, x1, #0x50d
  41bb44:	b	41bb58 <ferror@plt+0x17b78>
  41bb48:	adrp	x0, 445000 <ferror@plt+0x41020>
  41bb4c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41bb50:	add	x0, x0, #0x2f
  41bb54:	add	x1, x1, #0x4c5
  41bb58:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41bb5c:	add	x2, x2, #0x4fd
  41bb60:	ldr	x19, [sp, #16]
  41bb64:	ldp	x29, x30, [sp], #32
  41bb68:	b	415310 <ferror@plt+0x11330>
  41bb6c:	cbz	x0, 41bc18 <ferror@plt+0x17c38>
  41bb70:	stp	x29, x30, [sp, #-64]!
  41bb74:	stp	x22, x21, [sp, #32]
  41bb78:	stp	x20, x19, [sp, #48]
  41bb7c:	str	x23, [sp, #16]
  41bb80:	ldr	x23, [x0]
  41bb84:	mov	x20, x1
  41bb88:	mov	x19, x0
  41bb8c:	mov	x29, sp
  41bb90:	cbz	x23, 41bbb8 <ferror@plt+0x17bd8>
  41bb94:	mov	x21, x3
  41bb98:	mov	x22, x2
  41bb9c:	ldr	x0, [x23]
  41bba0:	mov	x1, x20
  41bba4:	mov	x2, x21
  41bba8:	blr	x22
  41bbac:	tbz	w0, #31, 41bbd8 <ferror@plt+0x17bf8>
  41bbb0:	ldr	x23, [x23, #8]
  41bbb4:	cbnz	x23, 41bb9c <ferror@plt+0x17bbc>
  41bbb8:	ldr	x0, [x19, #8]
  41bbbc:	mov	x1, x20
  41bbc0:	bl	40d230 <ferror@plt+0x9250>
  41bbc4:	str	x0, [x19, #8]
  41bbc8:	ldr	x8, [x0, #8]
  41bbcc:	cbz	x8, 41bbf4 <ferror@plt+0x17c14>
  41bbd0:	str	x8, [x19, #8]
  41bbd4:	b	41bbf8 <ferror@plt+0x17c18>
  41bbd8:	ldr	x0, [x19]
  41bbdc:	mov	x1, x23
  41bbe0:	mov	x2, x20
  41bbe4:	bl	40d414 <ferror@plt+0x9434>
  41bbe8:	ldr	w8, [x19, #16]
  41bbec:	str	x0, [x19]
  41bbf0:	b	41bbfc <ferror@plt+0x17c1c>
  41bbf4:	str	x0, [x19]
  41bbf8:	ldr	w8, [x19, #16]
  41bbfc:	add	w8, w8, #0x1
  41bc00:	str	w8, [x19, #16]
  41bc04:	ldp	x20, x19, [sp, #48]
  41bc08:	ldp	x22, x21, [sp, #32]
  41bc0c:	ldr	x23, [sp, #16]
  41bc10:	ldp	x29, x30, [sp], #64
  41bc14:	ret
  41bc18:	adrp	x0, 445000 <ferror@plt+0x41020>
  41bc1c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41bc20:	adrp	x2, 441000 <ferror@plt+0x3d020>
  41bc24:	add	x0, x0, #0x2f
  41bc28:	add	x1, x1, #0x544
  41bc2c:	add	x2, x2, #0xe90
  41bc30:	b	415310 <ferror@plt+0x11330>
  41bc34:	stp	x29, x30, [sp, #-32]!
  41bc38:	stp	x20, x19, [sp, #16]
  41bc3c:	mov	w19, w0
  41bc40:	mov	w0, #0x9c4                 	// #2500
  41bc44:	mov	x29, sp
  41bc48:	bl	4141b0 <ferror@plt+0x101d0>
  41bc4c:	mov	w1, w19
  41bc50:	mov	x20, x0
  41bc54:	bl	41bc68 <ferror@plt+0x17c88>
  41bc58:	mov	x0, x20
  41bc5c:	ldp	x20, x19, [sp, #16]
  41bc60:	ldp	x29, x30, [sp], #32
  41bc64:	ret
  41bc68:	stp	x29, x30, [sp, #-32]!
  41bc6c:	stp	x20, x19, [sp, #16]
  41bc70:	mov	x29, sp
  41bc74:	cbz	x0, 41bd40 <ferror@plt+0x17d60>
  41bc78:	mov	w20, w1
  41bc7c:	mov	x19, x0
  41bc80:	bl	41c0b8 <ferror@plt+0x180d8>
  41bc84:	cmp	w0, #0x16
  41bc88:	b.eq	41bce4 <ferror@plt+0x17d04>  // b.none
  41bc8c:	cmp	w0, #0x14
  41bc90:	b.ne	41bd64 <ferror@plt+0x17d84>  // b.any
  41bc94:	mov	w10, #0x2128                	// #8488
  41bc98:	mov	w8, #0xdcd                 	// #3533
  41bc9c:	cmp	w20, #0x0
  41bca0:	movk	w10, #0x6b84, lsl #16
  41bca4:	movk	w8, #0x1, lsl #16
  41bca8:	csel	w10, w10, w20, eq  // eq = none
  41bcac:	mul	w11, w10, w8
  41bcb0:	mov	w9, #0x2                   	// #2
  41bcb4:	stp	w10, w11, [x19]
  41bcb8:	mov	w10, #0x1                   	// #1
  41bcbc:	str	w9, [x19, #2496]
  41bcc0:	ldr	w10, [x19, w10, uxtw #2]
  41bcc4:	mul	w10, w10, w8
  41bcc8:	str	w10, [x19, w9, uxtw #2]
  41bccc:	ldr	w10, [x19, #2496]
  41bcd0:	add	w9, w10, #0x1
  41bcd4:	cmp	w9, #0x270
  41bcd8:	str	w9, [x19, #2496]
  41bcdc:	b.cc	41bcc0 <ferror@plt+0x17ce0>  // b.lo, b.ul, b.last
  41bce0:	b	41bd34 <ferror@plt+0x17d54>
  41bce4:	mov	w8, #0x8965                	// #35173
  41bce8:	movk	w8, #0x6c07, lsl #16
  41bcec:	eor	w10, w20, w20, lsr #30
  41bcf0:	orr	w11, wzr, #0x1
  41bcf4:	mov	w9, #0x2                   	// #2
  41bcf8:	madd	w10, w10, w8, w11
  41bcfc:	cmp	w9, #0x26f
  41bd00:	stp	w20, w10, [x19]
  41bd04:	str	w9, [x19, #2496]
  41bd08:	b.hi	41bd34 <ferror@plt+0x17d54>  // b.pmore
  41bd0c:	mov	w10, #0x1                   	// #1
  41bd10:	ldr	w10, [x19, w10, uxtw #2]
  41bd14:	eor	w10, w10, w10, lsr #30
  41bd18:	madd	w10, w10, w8, w9
  41bd1c:	str	w10, [x19, w9, uxtw #2]
  41bd20:	ldr	w10, [x19, #2496]
  41bd24:	add	w9, w10, #0x1
  41bd28:	cmp	w9, #0x270
  41bd2c:	str	w9, [x19, #2496]
  41bd30:	b.cc	41bd10 <ferror@plt+0x17d30>  // b.lo, b.ul, b.last
  41bd34:	ldp	x20, x19, [sp, #16]
  41bd38:	ldp	x29, x30, [sp], #32
  41bd3c:	ret
  41bd40:	ldp	x20, x19, [sp, #16]
  41bd44:	adrp	x0, 445000 <ferror@plt+0x41020>
  41bd48:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41bd4c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41bd50:	add	x0, x0, #0x2f
  41bd54:	add	x1, x1, #0x5f3
  41bd58:	add	x2, x2, #0x5ca
  41bd5c:	ldp	x29, x30, [sp], #32
  41bd60:	b	415310 <ferror@plt+0x11330>
  41bd64:	adrp	x0, 445000 <ferror@plt+0x41020>
  41bd68:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41bd6c:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41bd70:	add	x0, x0, #0x2f
  41bd74:	add	x1, x1, #0x61a
  41bd78:	add	x3, x3, #0x622
  41bd7c:	mov	w2, #0x156                 	// #342
  41bd80:	mov	x4, xzr
  41bd84:	bl	426194 <ferror@plt+0x221b4>
  41bd88:	stp	x29, x30, [sp, #-48]!
  41bd8c:	stp	x20, x19, [sp, #32]
  41bd90:	mov	x20, x0
  41bd94:	mov	w0, #0x9c4                 	// #2500
  41bd98:	str	x21, [sp, #16]
  41bd9c:	mov	x29, sp
  41bda0:	mov	w19, w1
  41bda4:	bl	4141b0 <ferror@plt+0x101d0>
  41bda8:	mov	x1, x20
  41bdac:	mov	w2, w19
  41bdb0:	mov	x21, x0
  41bdb4:	bl	41bdcc <ferror@plt+0x17dec>
  41bdb8:	mov	x0, x21
  41bdbc:	ldp	x20, x19, [sp, #32]
  41bdc0:	ldr	x21, [sp, #16]
  41bdc4:	ldp	x29, x30, [sp], #48
  41bdc8:	ret
  41bdcc:	stp	x29, x30, [sp, #-48]!
  41bdd0:	str	x21, [sp, #16]
  41bdd4:	stp	x20, x19, [sp, #32]
  41bdd8:	mov	x29, sp
  41bddc:	cbz	x0, 41bedc <ferror@plt+0x17efc>
  41bde0:	mov	w20, w2
  41bde4:	cbz	w2, 41bef8 <ferror@plt+0x17f18>
  41bde8:	mov	x21, x1
  41bdec:	mov	w1, #0xd6aa                	// #54954
  41bdf0:	movk	w1, #0x12b, lsl #16
  41bdf4:	mov	x19, x0
  41bdf8:	bl	41bc68 <ferror@plt+0x17c88>
  41bdfc:	cmp	w20, #0x270
  41be00:	mov	w9, #0x270                 	// #624
  41be04:	mov	w10, #0x660d                	// #26125
  41be08:	mov	w11, wzr
  41be0c:	mov	w8, #0x1                   	// #1
  41be10:	csel	w9, w20, w9, hi  // hi = pmore
  41be14:	movk	w10, #0x19, lsl #16
  41be18:	b	41be38 <ferror@plt+0x17e58>
  41be1c:	ldr	w8, [x19, #2492]
  41be20:	str	w8, [x19]
  41be24:	mov	w8, #0x1                   	// #1
  41be28:	cmp	w11, w20
  41be2c:	csel	w11, w11, wzr, cc  // cc = lo, ul, last
  41be30:	subs	w9, w9, #0x1
  41be34:	b.eq	41be70 <ferror@plt+0x17e90>  // b.none
  41be38:	add	x12, x19, w8, sxtw #2
  41be3c:	ldp	w14, w15, [x12, #-4]
  41be40:	ldr	w13, [x21, w11, sxtw #2]
  41be44:	cmp	w8, #0x26f
  41be48:	eor	w14, w14, w14, lsr #30
  41be4c:	mul	w14, w14, w10
  41be50:	add	w13, w13, w11
  41be54:	eor	w14, w14, w15
  41be58:	add	w13, w13, w14
  41be5c:	add	w11, w11, #0x1
  41be60:	str	w13, [x12]
  41be64:	b.ge	41be1c <ferror@plt+0x17e3c>  // b.tcont
  41be68:	add	w8, w8, #0x1
  41be6c:	b	41be28 <ferror@plt+0x17e48>
  41be70:	mov	w10, #0x8b65                	// #35685
  41be74:	mov	w9, #0xfffffd91            	// #-623
  41be78:	movk	w10, #0x5d58, lsl #16
  41be7c:	b	41be94 <ferror@plt+0x17eb4>
  41be80:	ldr	w8, [x19, #2492]
  41be84:	str	w8, [x19]
  41be88:	mov	w8, #0x1                   	// #1
  41be8c:	adds	w9, w9, #0x1
  41be90:	b.cs	41bec4 <ferror@plt+0x17ee4>  // b.hs, b.nlast
  41be94:	add	x11, x19, w8, sxtw #2
  41be98:	ldp	w12, w13, [x11, #-4]
  41be9c:	cmp	w8, #0x26f
  41bea0:	eor	w12, w12, w12, lsr #30
  41bea4:	mul	w12, w12, w10
  41bea8:	eor	w12, w12, w13
  41beac:	sub	w12, w12, w8
  41beb0:	str	w12, [x11]
  41beb4:	b.ge	41be80 <ferror@plt+0x17ea0>  // b.tcont
  41beb8:	add	w8, w8, #0x1
  41bebc:	adds	w9, w9, #0x1
  41bec0:	b.cc	41be94 <ferror@plt+0x17eb4>  // b.lo, b.ul, b.last
  41bec4:	mov	w8, #0x80000000            	// #-2147483648
  41bec8:	str	w8, [x19]
  41becc:	ldp	x20, x19, [sp, #32]
  41bed0:	ldr	x21, [sp, #16]
  41bed4:	ldp	x29, x30, [sp], #48
  41bed8:	ret
  41bedc:	adrp	x0, 445000 <ferror@plt+0x41020>
  41bee0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41bee4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41bee8:	add	x0, x0, #0x2f
  41beec:	add	x1, x1, #0x632
  41bef0:	add	x2, x2, #0x5ca
  41bef4:	b	41bf10 <ferror@plt+0x17f30>
  41bef8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41befc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41bf00:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41bf04:	add	x0, x0, #0x2f
  41bf08:	add	x1, x1, #0x632
  41bf0c:	add	x2, x2, #0x66e
  41bf10:	ldp	x20, x19, [sp, #32]
  41bf14:	ldr	x21, [sp, #16]
  41bf18:	ldp	x29, x30, [sp], #48
  41bf1c:	b	415310 <ferror@plt+0x11330>
  41bf20:	sub	sp, sp, #0x50
  41bf24:	stp	x22, x21, [sp, #48]
  41bf28:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41bf2c:	ldrb	w8, [x22, #3368]
  41bf30:	stp	x29, x30, [sp, #32]
  41bf34:	stp	x20, x19, [sp, #64]
  41bf38:	add	x29, sp, #0x20
  41bf3c:	tbnz	w8, #0, 41bf78 <ferror@plt+0x17f98>
  41bf40:	adrp	x20, 442000 <ferror@plt+0x3e020>
  41bf44:	adrp	x21, 442000 <ferror@plt+0x3e020>
  41bf48:	add	x20, x20, #0x5a0
  41bf4c:	add	x21, x21, #0x5ad
  41bf50:	mov	x0, x20
  41bf54:	mov	x1, x21
  41bf58:	bl	4037d0 <fopen@plt>
  41bf5c:	cbnz	x0, 41bfcc <ferror@plt+0x17fec>
  41bf60:	bl	403ee0 <__errno_location@plt>
  41bf64:	ldr	w8, [x0]
  41bf68:	cmp	w8, #0x4
  41bf6c:	b.eq	41bf50 <ferror@plt+0x17f70>  // b.none
  41bf70:	mov	w8, #0x1                   	// #1
  41bf74:	strb	w8, [x22, #3368]
  41bf78:	mov	x0, sp
  41bf7c:	bl	410c54 <ferror@plt+0xcc74>
  41bf80:	ldr	q0, [sp]
  41bf84:	xtn	v0.2s, v0.2d
  41bf88:	str	d0, [sp, #16]
  41bf8c:	bl	4037b0 <getpid@plt>
  41bf90:	str	w0, [sp, #24]
  41bf94:	bl	403850 <getppid@plt>
  41bf98:	str	w0, [sp, #28]
  41bf9c:	mov	w0, #0x9c4                 	// #2500
  41bfa0:	bl	4141b0 <ferror@plt+0x101d0>
  41bfa4:	add	x1, sp, #0x10
  41bfa8:	mov	w2, #0x4                   	// #4
  41bfac:	mov	x19, x0
  41bfb0:	bl	41bdcc <ferror@plt+0x17dec>
  41bfb4:	mov	x0, x19
  41bfb8:	ldp	x20, x19, [sp, #64]
  41bfbc:	ldp	x22, x21, [sp, #48]
  41bfc0:	ldp	x29, x30, [sp, #32]
  41bfc4:	add	sp, sp, #0x50
  41bfc8:	ret
  41bfcc:	mov	w2, #0x2                   	// #2
  41bfd0:	mov	x1, xzr
  41bfd4:	mov	x3, xzr
  41bfd8:	mov	x19, x0
  41bfdc:	bl	4036c0 <setvbuf@plt>
  41bfe0:	bl	403ee0 <__errno_location@plt>
  41bfe4:	mov	x20, x0
  41bfe8:	add	x0, sp, #0x10
  41bfec:	mov	w1, #0x10                  	// #16
  41bff0:	mov	w2, #0x1                   	// #1
  41bff4:	mov	x3, x19
  41bff8:	str	wzr, [x20]
  41bffc:	bl	403b00 <fread_unlocked@plt>
  41c000:	ldr	w8, [x20]
  41c004:	cmp	w8, #0x4
  41c008:	b.eq	41bfe8 <ferror@plt+0x18008>  // b.none
  41c00c:	cmp	w0, #0x1
  41c010:	b.eq	41c01c <ferror@plt+0x1803c>  // b.none
  41c014:	mov	w8, #0x1                   	// #1
  41c018:	strb	w8, [x22, #3368]
  41c01c:	mov	x0, x19
  41c020:	bl	403790 <fclose@plt>
  41c024:	ldrb	w8, [x22, #3368]
  41c028:	cmp	w8, #0x1
  41c02c:	b.eq	41bf78 <ferror@plt+0x17f98>  // b.none
  41c030:	b	41bf9c <ferror@plt+0x17fbc>
  41c034:	cbz	x0, 41c03c <ferror@plt+0x1805c>
  41c038:	b	414260 <ferror@plt+0x10280>
  41c03c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41c040:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41c044:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41c048:	add	x0, x0, #0x2f
  41c04c:	add	x1, x1, #0x5b0
  41c050:	add	x2, x2, #0x5ca
  41c054:	b	415310 <ferror@plt+0x11330>
  41c058:	stp	x29, x30, [sp, #-32]!
  41c05c:	stp	x20, x19, [sp, #16]
  41c060:	mov	x29, sp
  41c064:	cbz	x0, 41c094 <ferror@plt+0x180b4>
  41c068:	mov	x19, x0
  41c06c:	mov	w0, #0x9c4                 	// #2500
  41c070:	bl	4141b0 <ferror@plt+0x101d0>
  41c074:	mov	w2, #0x9c4                 	// #2500
  41c078:	mov	x1, x19
  41c07c:	mov	x20, x0
  41c080:	bl	4034a0 <memcpy@plt>
  41c084:	mov	x0, x20
  41c088:	ldp	x20, x19, [sp, #16]
  41c08c:	ldp	x29, x30, [sp], #32
  41c090:	ret
  41c094:	adrp	x0, 445000 <ferror@plt+0x41020>
  41c098:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41c09c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41c0a0:	add	x0, x0, #0x2f
  41c0a4:	add	x1, x1, #0x5d7
  41c0a8:	add	x2, x2, #0x5ca
  41c0ac:	bl	415310 <ferror@plt+0x11330>
  41c0b0:	mov	x20, xzr
  41c0b4:	b	41c084 <ferror@plt+0x180a4>
  41c0b8:	stp	x29, x30, [sp, #-32]!
  41c0bc:	stp	x20, x19, [sp, #16]
  41c0c0:	dmb	ish
  41c0c4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41c0c8:	ldr	x8, [x8, #3392]
  41c0cc:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41c0d0:	mov	x29, sp
  41c0d4:	cbnz	x8, 41c14c <ferror@plt+0x1816c>
  41c0d8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c0dc:	add	x0, x0, #0xd40
  41c0e0:	bl	4279ec <ferror@plt+0x23a0c>
  41c0e4:	cbz	w0, 41c14c <ferror@plt+0x1816c>
  41c0e8:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41c0ec:	add	x0, x0, #0x6e9
  41c0f0:	bl	408dfc <ferror@plt+0x4e1c>
  41c0f4:	cbz	x0, 41c134 <ferror@plt+0x18154>
  41c0f8:	ldrb	w8, [x0]
  41c0fc:	mov	x19, x0
  41c100:	cbz	w8, 41c134 <ferror@plt+0x18154>
  41c104:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41c108:	add	x1, x1, #0x6fa
  41c10c:	mov	x0, x19
  41c110:	bl	403b30 <strcmp@plt>
  41c114:	cbz	w0, 41c134 <ferror@plt+0x18154>
  41c118:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41c11c:	add	x1, x1, #0x6fe
  41c120:	mov	x0, x19
  41c124:	bl	403b30 <strcmp@plt>
  41c128:	cbz	w0, 41c15c <ferror@plt+0x1817c>
  41c12c:	mov	x1, x19
  41c130:	bl	41c888 <ferror@plt+0x188a8>
  41c134:	mov	w8, #0x16                  	// #22
  41c138:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c13c:	add	x0, x0, #0xd40
  41c140:	mov	w1, #0x1                   	// #1
  41c144:	str	w8, [x20, #3400]
  41c148:	bl	427a94 <ferror@plt+0x23ab4>
  41c14c:	ldr	w0, [x20, #3400]
  41c150:	ldp	x20, x19, [sp, #16]
  41c154:	ldp	x29, x30, [sp], #32
  41c158:	ret
  41c15c:	mov	w8, #0x14                  	// #20
  41c160:	b	41c138 <ferror@plt+0x18158>
  41c164:	stp	x29, x30, [sp, #-16]!
  41c168:	mov	x29, sp
  41c16c:	cbz	x0, 41c270 <ferror@plt+0x18290>
  41c170:	ldr	w9, [x0, #2496]
  41c174:	cmp	w9, #0x270
  41c178:	b.cc	41c238 <ferror@plt+0x18258>  // b.lo, b.ul, b.last
  41c17c:	ldr	w10, [x0]
  41c180:	adrp	x8, 442000 <ferror@plt+0x3e020>
  41c184:	mov	x9, xzr
  41c188:	add	x8, x8, #0x598
  41c18c:	add	x11, x0, x9
  41c190:	and	w12, w10, #0x80000000
  41c194:	ldr	w10, [x11, #4]
  41c198:	ldr	w13, [x11, #1588]
  41c19c:	add	x9, x9, #0x4
  41c1a0:	cmp	x9, #0x38c
  41c1a4:	and	x14, x10, #0x1
  41c1a8:	ldr	w14, [x8, x14, lsl #2]
  41c1ac:	and	w15, w10, #0x7ffffffe
  41c1b0:	orr	w12, w15, w12
  41c1b4:	eor	w13, w14, w13
  41c1b8:	eor	w12, w13, w12, lsr #1
  41c1bc:	str	w12, [x11]
  41c1c0:	b.ne	41c18c <ferror@plt+0x181ac>  // b.any
  41c1c4:	ldr	w9, [x0, #908]
  41c1c8:	mov	x10, xzr
  41c1cc:	add	x11, x0, x10
  41c1d0:	and	w12, w9, #0x80000000
  41c1d4:	ldr	w9, [x11, #912]
  41c1d8:	ldr	w13, [x11]
  41c1dc:	add	x10, x10, #0x4
  41c1e0:	cmp	x10, #0x630
  41c1e4:	and	x14, x9, #0x1
  41c1e8:	ldr	w14, [x8, x14, lsl #2]
  41c1ec:	and	w15, w9, #0x7ffffffe
  41c1f0:	orr	w12, w15, w12
  41c1f4:	eor	w13, w14, w13
  41c1f8:	eor	w12, w13, w12, lsr #1
  41c1fc:	str	w12, [x11, #908]
  41c200:	b.ne	41c1cc <ferror@plt+0x181ec>  // b.any
  41c204:	ldr	w10, [x0]
  41c208:	ldr	w11, [x0, #2492]
  41c20c:	ldr	w12, [x0, #1584]
  41c210:	mov	w9, wzr
  41c214:	and	x13, x10, #0x1
  41c218:	ldr	w8, [x8, x13, lsl #2]
  41c21c:	and	w11, w11, #0x80000000
  41c220:	and	w10, w10, #0x7ffffffe
  41c224:	orr	w10, w10, w11
  41c228:	eor	w8, w8, w12
  41c22c:	eor	w8, w8, w10, lsr #1
  41c230:	str	w8, [x0, #2492]
  41c234:	str	wzr, [x0, #2496]
  41c238:	add	w8, w9, #0x1
  41c23c:	str	w8, [x0, #2496]
  41c240:	ldr	w8, [x0, w9, uxtw #2]
  41c244:	mov	w9, #0x5680                	// #22144
  41c248:	movk	w9, #0x9d2c, lsl #16
  41c24c:	eor	w8, w8, w8, lsr #11
  41c250:	and	w9, w9, w8, lsl #7
  41c254:	eor	w8, w9, w8
  41c258:	mov	w9, #0xefc60000            	// #-272236544
  41c25c:	and	w9, w9, w8, lsl #15
  41c260:	eor	w8, w9, w8
  41c264:	eor	w0, w8, w8, lsr #18
  41c268:	ldp	x29, x30, [sp], #16
  41c26c:	ret
  41c270:	adrp	x0, 445000 <ferror@plt+0x41020>
  41c274:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41c278:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41c27c:	add	x0, x0, #0x2f
  41c280:	add	x1, x1, #0x67f
  41c284:	add	x2, x2, #0x5ca
  41c288:	bl	415310 <ferror@plt+0x11330>
  41c28c:	mov	w0, wzr
  41c290:	ldp	x29, x30, [sp], #16
  41c294:	ret
  41c298:	str	d10, [sp, #-80]!
  41c29c:	stp	x22, x21, [sp, #48]
  41c2a0:	stp	x20, x19, [sp, #64]
  41c2a4:	mov	w19, w1
  41c2a8:	subs	w21, w2, w1
  41c2ac:	stp	d9, d8, [sp, #16]
  41c2b0:	stp	x29, x30, [sp, #32]
  41c2b4:	mov	x29, sp
  41c2b8:	cbz	x0, 41c3dc <ferror@plt+0x183fc>
  41c2bc:	b.le	41c3fc <ferror@plt+0x1841c>
  41c2c0:	mov	x20, x0
  41c2c4:	bl	41c0b8 <ferror@plt+0x180d8>
  41c2c8:	cmp	w0, #0x16
  41c2cc:	b.eq	41c308 <ferror@plt+0x18328>  // b.none
  41c2d0:	cmp	w0, #0x14
  41c2d4:	b.ne	41c41c <ferror@plt+0x1843c>  // b.any
  41c2d8:	cmp	w21, #0x10, lsl #12
  41c2dc:	b.hi	41c338 <ferror@plt+0x18358>  // b.pmore
  41c2e0:	mov	x0, x20
  41c2e4:	bl	41c164 <ferror@plt+0x18184>
  41c2e8:	mov	x8, #0x100000              	// #1048576
  41c2ec:	movk	x8, #0x3df0, lsl #48
  41c2f0:	ucvtf	d0, w0
  41c2f4:	fmov	d1, x8
  41c2f8:	fmul	d0, d0, d1
  41c2fc:	ucvtf	d1, w21
  41c300:	fmul	d0, d0, d1
  41c304:	b	41c390 <ferror@plt+0x183b0>
  41c308:	cbz	w21, 41c398 <ferror@plt+0x183b8>
  41c30c:	mov	w8, #0x80000000            	// #-2147483648
  41c310:	cmp	w21, w8
  41c314:	b.hi	41c3a0 <ferror@plt+0x183c0>  // b.pmore
  41c318:	udiv	w9, w8, w21
  41c31c:	msub	w8, w9, w21, w8
  41c320:	lsl	w8, w8, #1
  41c324:	cmp	w8, w21
  41c328:	csel	w9, wzr, w21, cc  // cc = lo, ul, last
  41c32c:	mvn	w8, w8
  41c330:	add	w22, w9, w8
  41c334:	b	41c3a4 <ferror@plt+0x183c4>
  41c338:	mov	x22, #0x3df0000000000000    	// #4463067230724161536
  41c33c:	fmov	d8, #1.000000000000000000e+00
  41c340:	mov	x0, x20
  41c344:	bl	41c164 <ferror@plt+0x18184>
  41c348:	ucvtf	d0, w0
  41c34c:	fmov	d9, x22
  41c350:	mov	x0, x20
  41c354:	fmul	d10, d0, d9
  41c358:	bl	41c164 <ferror@plt+0x18184>
  41c35c:	ucvtf	d0, w0
  41c360:	fadd	d0, d10, d0
  41c364:	fmul	d0, d0, d9
  41c368:	fcmp	d0, d8
  41c36c:	b.ge	41c340 <ferror@plt+0x18360>  // b.tcont
  41c370:	ucvtf	d1, w21
  41c374:	fmov	d2, #-1.000000000000000000e+00
  41c378:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  41c37c:	fmul	d1, d0, d1
  41c380:	fadd	d0, d0, d2
  41c384:	fmov	d2, x8
  41c388:	fmul	d0, d0, d2
  41c38c:	fadd	d0, d1, d0
  41c390:	fcvtzs	w8, d0
  41c394:	b	41c3bc <ferror@plt+0x183dc>
  41c398:	mov	w8, wzr
  41c39c:	b	41c3bc <ferror@plt+0x183dc>
  41c3a0:	sub	w22, w21, #0x1
  41c3a4:	mov	x0, x20
  41c3a8:	bl	41c164 <ferror@plt+0x18184>
  41c3ac:	cmp	w0, w22
  41c3b0:	b.hi	41c3a4 <ferror@plt+0x183c4>  // b.pmore
  41c3b4:	udiv	w8, w0, w21
  41c3b8:	msub	w8, w8, w21, w0
  41c3bc:	add	w19, w8, w19
  41c3c0:	mov	w0, w19
  41c3c4:	ldp	x20, x19, [sp, #64]
  41c3c8:	ldp	x22, x21, [sp, #48]
  41c3cc:	ldp	x29, x30, [sp, #32]
  41c3d0:	ldp	d9, d8, [sp, #16]
  41c3d4:	ldr	d10, [sp], #80
  41c3d8:	ret
  41c3dc:	adrp	x0, 445000 <ferror@plt+0x41020>
  41c3e0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41c3e4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41c3e8:	add	x0, x0, #0x2f
  41c3ec:	add	x1, x1, #0x69b
  41c3f0:	add	x2, x2, #0x5ca
  41c3f4:	bl	415310 <ferror@plt+0x11330>
  41c3f8:	b	41c3c0 <ferror@plt+0x183e0>
  41c3fc:	adrp	x0, 445000 <ferror@plt+0x41020>
  41c400:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41c404:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41c408:	add	x0, x0, #0x2f
  41c40c:	add	x1, x1, #0x69b
  41c410:	add	x2, x2, #0x6cc
  41c414:	bl	415310 <ferror@plt+0x11330>
  41c418:	b	41c3c0 <ferror@plt+0x183e0>
  41c41c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41c420:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41c424:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41c428:	add	x0, x0, #0x2f
  41c42c:	add	x1, x1, #0x61a
  41c430:	add	x3, x3, #0x6d8
  41c434:	mov	w2, #0x217                 	// #535
  41c438:	mov	x4, xzr
  41c43c:	bl	426194 <ferror@plt+0x221b4>
  41c440:	str	d12, [sp, #-80]!
  41c444:	stp	d11, d10, [sp, #16]
  41c448:	stp	d9, d8, [sp, #32]
  41c44c:	stp	x20, x19, [sp, #64]
  41c450:	mov	v9.16b, v1.16b
  41c454:	mov	v8.16b, v0.16b
  41c458:	mov	x19, x0
  41c45c:	mov	x20, #0x3df0000000000000    	// #4463067230724161536
  41c460:	fmov	d10, #1.000000000000000000e+00
  41c464:	stp	x29, x30, [sp, #48]
  41c468:	mov	x29, sp
  41c46c:	mov	x0, x19
  41c470:	bl	41c164 <ferror@plt+0x18184>
  41c474:	ucvtf	d0, w0
  41c478:	fmov	d11, x20
  41c47c:	mov	x0, x19
  41c480:	fmul	d12, d0, d11
  41c484:	bl	41c164 <ferror@plt+0x18184>
  41c488:	ucvtf	d0, w0
  41c48c:	fadd	d0, d12, d0
  41c490:	fmul	d0, d0, d11
  41c494:	fcmp	d0, d10
  41c498:	b.ge	41c46c <ferror@plt+0x1848c>  // b.tcont
  41c49c:	fmov	d2, #-1.000000000000000000e+00
  41c4a0:	fmul	d1, d0, d9
  41c4a4:	fadd	d0, d0, d2
  41c4a8:	fmul	d0, d0, d8
  41c4ac:	ldp	x20, x19, [sp, #64]
  41c4b0:	ldp	x29, x30, [sp, #48]
  41c4b4:	ldp	d9, d8, [sp, #32]
  41c4b8:	ldp	d11, d10, [sp, #16]
  41c4bc:	fsub	d0, d1, d0
  41c4c0:	ldr	d12, [sp], #80
  41c4c4:	ret
  41c4c8:	str	d10, [sp, #-64]!
  41c4cc:	stp	d9, d8, [sp, #16]
  41c4d0:	stp	x20, x19, [sp, #48]
  41c4d4:	mov	x19, x0
  41c4d8:	mov	x20, #0x3df0000000000000    	// #4463067230724161536
  41c4dc:	fmov	d8, #1.000000000000000000e+00
  41c4e0:	stp	x29, x30, [sp, #32]
  41c4e4:	mov	x29, sp
  41c4e8:	mov	x0, x19
  41c4ec:	bl	41c164 <ferror@plt+0x18184>
  41c4f0:	ucvtf	d0, w0
  41c4f4:	fmov	d9, x20
  41c4f8:	mov	x0, x19
  41c4fc:	fmul	d10, d0, d9
  41c500:	bl	41c164 <ferror@plt+0x18184>
  41c504:	ucvtf	d0, w0
  41c508:	fadd	d0, d10, d0
  41c50c:	fmul	d0, d0, d9
  41c510:	fcmp	d0, d8
  41c514:	b.ge	41c4e8 <ferror@plt+0x18508>  // b.tcont
  41c518:	ldp	x20, x19, [sp, #48]
  41c51c:	ldp	x29, x30, [sp, #32]
  41c520:	ldp	d9, d8, [sp, #16]
  41c524:	ldr	d10, [sp], #64
  41c528:	ret
  41c52c:	stp	x29, x30, [sp, #-32]!
  41c530:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c534:	add	x0, x0, #0xd30
  41c538:	str	x19, [sp, #16]
  41c53c:	mov	x29, sp
  41c540:	bl	42fcfc <ferror@plt+0x2bd1c>
  41c544:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  41c548:	ldr	x0, [x19, #3384]
  41c54c:	cbnz	x0, 41c558 <ferror@plt+0x18578>
  41c550:	bl	41bf20 <ferror@plt+0x17f40>
  41c554:	str	x0, [x19, #3384]
  41c558:	bl	41c164 <ferror@plt+0x18184>
  41c55c:	mov	w19, w0
  41c560:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c564:	add	x0, x0, #0xd30
  41c568:	bl	42fda8 <ferror@plt+0x2bdc8>
  41c56c:	mov	w0, w19
  41c570:	ldr	x19, [sp, #16]
  41c574:	ldp	x29, x30, [sp], #32
  41c578:	ret
  41c57c:	stp	x29, x30, [sp, #-48]!
  41c580:	stp	x20, x19, [sp, #32]
  41c584:	mov	w20, w0
  41c588:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c58c:	add	x0, x0, #0xd30
  41c590:	str	x21, [sp, #16]
  41c594:	mov	x29, sp
  41c598:	mov	w19, w1
  41c59c:	bl	42fcfc <ferror@plt+0x2bd1c>
  41c5a0:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  41c5a4:	ldr	x0, [x21, #3384]
  41c5a8:	cbnz	x0, 41c5b4 <ferror@plt+0x185d4>
  41c5ac:	bl	41bf20 <ferror@plt+0x17f40>
  41c5b0:	str	x0, [x21, #3384]
  41c5b4:	mov	w1, w20
  41c5b8:	mov	w2, w19
  41c5bc:	bl	41c298 <ferror@plt+0x182b8>
  41c5c0:	mov	w19, w0
  41c5c4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c5c8:	add	x0, x0, #0xd30
  41c5cc:	bl	42fda8 <ferror@plt+0x2bdc8>
  41c5d0:	mov	w0, w19
  41c5d4:	ldp	x20, x19, [sp, #32]
  41c5d8:	ldr	x21, [sp, #16]
  41c5dc:	ldp	x29, x30, [sp], #48
  41c5e0:	ret
  41c5e4:	str	d10, [sp, #-64]!
  41c5e8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c5ec:	add	x0, x0, #0xd30
  41c5f0:	stp	d9, d8, [sp, #16]
  41c5f4:	stp	x29, x30, [sp, #32]
  41c5f8:	stp	x20, x19, [sp, #48]
  41c5fc:	mov	x29, sp
  41c600:	bl	42fcfc <ferror@plt+0x2bd1c>
  41c604:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41c608:	ldr	x19, [x20, #3384]
  41c60c:	cbnz	x19, 41c61c <ferror@plt+0x1863c>
  41c610:	bl	41bf20 <ferror@plt+0x17f40>
  41c614:	mov	x19, x0
  41c618:	str	x0, [x20, #3384]
  41c61c:	mov	x20, #0x3df0000000000000    	// #4463067230724161536
  41c620:	fmov	d9, #1.000000000000000000e+00
  41c624:	mov	x0, x19
  41c628:	bl	41c164 <ferror@plt+0x18184>
  41c62c:	ucvtf	d0, w0
  41c630:	fmov	d8, x20
  41c634:	mov	x0, x19
  41c638:	fmul	d10, d0, d8
  41c63c:	bl	41c164 <ferror@plt+0x18184>
  41c640:	ucvtf	d0, w0
  41c644:	fadd	d0, d10, d0
  41c648:	fmul	d8, d0, d8
  41c64c:	fcmp	d8, d9
  41c650:	b.ge	41c624 <ferror@plt+0x18644>  // b.tcont
  41c654:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c658:	add	x0, x0, #0xd30
  41c65c:	bl	42fda8 <ferror@plt+0x2bdc8>
  41c660:	mov	v0.16b, v8.16b
  41c664:	ldp	x20, x19, [sp, #48]
  41c668:	ldp	x29, x30, [sp, #32]
  41c66c:	ldp	d9, d8, [sp, #16]
  41c670:	ldr	d10, [sp], #64
  41c674:	ret
  41c678:	str	d12, [sp, #-80]!
  41c67c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c680:	add	x0, x0, #0xd30
  41c684:	stp	d11, d10, [sp, #16]
  41c688:	stp	d9, d8, [sp, #32]
  41c68c:	stp	x29, x30, [sp, #48]
  41c690:	stp	x20, x19, [sp, #64]
  41c694:	mov	x29, sp
  41c698:	mov	v9.16b, v1.16b
  41c69c:	mov	v8.16b, v0.16b
  41c6a0:	bl	42fcfc <ferror@plt+0x2bd1c>
  41c6a4:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41c6a8:	ldr	x19, [x20, #3384]
  41c6ac:	cbnz	x19, 41c6bc <ferror@plt+0x186dc>
  41c6b0:	bl	41bf20 <ferror@plt+0x17f40>
  41c6b4:	mov	x19, x0
  41c6b8:	str	x0, [x20, #3384]
  41c6bc:	mov	x20, #0x3df0000000000000    	// #4463067230724161536
  41c6c0:	fmov	d10, #1.000000000000000000e+00
  41c6c4:	mov	x0, x19
  41c6c8:	bl	41c164 <ferror@plt+0x18184>
  41c6cc:	ucvtf	d0, w0
  41c6d0:	fmov	d11, x20
  41c6d4:	mov	x0, x19
  41c6d8:	fmul	d12, d0, d11
  41c6dc:	bl	41c164 <ferror@plt+0x18184>
  41c6e0:	ucvtf	d0, w0
  41c6e4:	fadd	d0, d12, d0
  41c6e8:	fmul	d0, d0, d11
  41c6ec:	fcmp	d0, d10
  41c6f0:	b.ge	41c6c4 <ferror@plt+0x186e4>  // b.tcont
  41c6f4:	fmov	d2, #-1.000000000000000000e+00
  41c6f8:	fmul	d1, d0, d9
  41c6fc:	fadd	d0, d0, d2
  41c700:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c704:	fmul	d0, d0, d8
  41c708:	add	x0, x0, #0xd30
  41c70c:	fsub	d8, d1, d0
  41c710:	bl	42fda8 <ferror@plt+0x2bdc8>
  41c714:	mov	v0.16b, v8.16b
  41c718:	ldp	x20, x19, [sp, #64]
  41c71c:	ldp	x29, x30, [sp, #48]
  41c720:	ldp	d9, d8, [sp, #32]
  41c724:	ldp	d11, d10, [sp, #16]
  41c728:	ldr	d12, [sp], #80
  41c72c:	ret
  41c730:	stp	x29, x30, [sp, #-48]!
  41c734:	stp	x20, x19, [sp, #32]
  41c738:	mov	w19, w0
  41c73c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c740:	add	x0, x0, #0xd30
  41c744:	str	x21, [sp, #16]
  41c748:	mov	x29, sp
  41c74c:	bl	42fcfc <ferror@plt+0x2bd1c>
  41c750:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  41c754:	ldr	x20, [x21, #3384]
  41c758:	cbz	x20, 41c7d0 <ferror@plt+0x187f0>
  41c75c:	bl	41c0b8 <ferror@plt+0x180d8>
  41c760:	cmp	w0, #0x16
  41c764:	b.eq	41c7ec <ferror@plt+0x1880c>  // b.none
  41c768:	cmp	w0, #0x14
  41c76c:	b.ne	41c864 <ferror@plt+0x18884>  // b.any
  41c770:	adrp	x11, 442000 <ferror@plt+0x3e020>
  41c774:	mov	w10, #0x2128                	// #8488
  41c778:	ldr	d0, [x11, #1424]
  41c77c:	cmp	w19, #0x0
  41c780:	movk	w10, #0x6b84, lsl #16
  41c784:	csel	w10, w10, w19, eq  // eq = none
  41c788:	str	w10, [x20]
  41c78c:	dup	v1.2s, w10
  41c790:	mov	w10, #0xdcd                 	// #3533
  41c794:	mov	w8, #0x3                   	// #3
  41c798:	mov	w9, #0x2                   	// #2
  41c79c:	mul	v0.2s, v1.2s, v0.2s
  41c7a0:	movk	w10, #0x1, lsl #16
  41c7a4:	str	w8, [x20, #2496]
  41c7a8:	stur	d0, [x20, #4]
  41c7ac:	ldr	w9, [x20, w9, uxtw #2]
  41c7b0:	mul	w9, w9, w10
  41c7b4:	str	w9, [x20, w8, uxtw #2]
  41c7b8:	ldr	w9, [x20, #2496]
  41c7bc:	add	w8, w9, #0x1
  41c7c0:	cmp	w8, #0x270
  41c7c4:	str	w8, [x20, #2496]
  41c7c8:	b.cc	41c7ac <ferror@plt+0x187cc>  // b.lo, b.ul, b.last
  41c7cc:	b	41c84c <ferror@plt+0x1886c>
  41c7d0:	mov	w0, #0x9c4                 	// #2500
  41c7d4:	bl	4141b0 <ferror@plt+0x101d0>
  41c7d8:	mov	w1, w19
  41c7dc:	mov	x20, x0
  41c7e0:	bl	41bc68 <ferror@plt+0x17c88>
  41c7e4:	str	x20, [x21, #3384]
  41c7e8:	b	41c84c <ferror@plt+0x1886c>
  41c7ec:	mov	w8, #0x8965                	// #35173
  41c7f0:	movk	w8, #0x6c07, lsl #16
  41c7f4:	eor	w10, w19, w19, lsr #30
  41c7f8:	orr	w11, wzr, #0x1
  41c7fc:	madd	w10, w10, w8, w11
  41c800:	orr	w12, wzr, #0x2
  41c804:	mov	w9, #0x3                   	// #3
  41c808:	stp	w19, w10, [x20]
  41c80c:	eor	w10, w10, w10, lsr #30
  41c810:	cmp	w9, #0x26f
  41c814:	madd	w10, w10, w8, w12
  41c818:	str	w10, [x20, #8]
  41c81c:	str	w9, [x20, #2496]
  41c820:	b.hi	41c84c <ferror@plt+0x1886c>  // b.pmore
  41c824:	mov	w10, #0x2                   	// #2
  41c828:	ldr	w10, [x20, w10, uxtw #2]
  41c82c:	eor	w10, w10, w10, lsr #30
  41c830:	madd	w10, w10, w8, w9
  41c834:	str	w10, [x20, w9, uxtw #2]
  41c838:	ldr	w10, [x20, #2496]
  41c83c:	add	w9, w10, #0x1
  41c840:	cmp	w9, #0x270
  41c844:	str	w9, [x20, #2496]
  41c848:	b.cc	41c828 <ferror@plt+0x18848>  // b.lo, b.ul, b.last
  41c84c:	ldp	x20, x19, [sp, #32]
  41c850:	ldr	x21, [sp, #16]
  41c854:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41c858:	add	x0, x0, #0xd30
  41c85c:	ldp	x29, x30, [sp], #48
  41c860:	b	42fda8 <ferror@plt+0x2bdc8>
  41c864:	adrp	x0, 445000 <ferror@plt+0x41020>
  41c868:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41c86c:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41c870:	add	x0, x0, #0x2f
  41c874:	add	x1, x1, #0x61a
  41c878:	add	x3, x3, #0x622
  41c87c:	mov	w2, #0x156                 	// #342
  41c880:	mov	x4, xzr
  41c884:	bl	426194 <ferror@plt+0x221b4>
  41c888:	sub	sp, sp, #0x120
  41c88c:	stp	x29, x30, [sp, #256]
  41c890:	add	x29, sp, #0x100
  41c894:	mov	x8, #0xffffffffffffffc8    	// #-56
  41c898:	mov	x9, sp
  41c89c:	sub	x10, x29, #0x78
  41c8a0:	movk	x8, #0xff80, lsl #32
  41c8a4:	add	x11, x29, #0x20
  41c8a8:	add	x9, x9, #0x80
  41c8ac:	add	x10, x10, #0x38
  41c8b0:	stp	x9, x8, [x29, #-16]
  41c8b4:	stp	x11, x10, [x29, #-32]
  41c8b8:	stp	x1, x2, [x29, #-120]
  41c8bc:	stp	x3, x4, [x29, #-104]
  41c8c0:	stp	x5, x6, [x29, #-88]
  41c8c4:	stur	x7, [x29, #-72]
  41c8c8:	stp	q0, q1, [sp]
  41c8cc:	ldp	q0, q1, [x29, #-32]
  41c8d0:	adrp	x0, 445000 <ferror@plt+0x41020>
  41c8d4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41c8d8:	add	x0, x0, #0x2f
  41c8dc:	add	x2, x2, #0x702
  41c8e0:	sub	x3, x29, #0x40
  41c8e4:	mov	w1, #0x10                  	// #16
  41c8e8:	str	x28, [sp, #272]
  41c8ec:	stp	q2, q3, [sp, #32]
  41c8f0:	stp	q4, q5, [sp, #64]
  41c8f4:	stp	q6, q7, [sp, #96]
  41c8f8:	stp	q0, q1, [x29, #-64]
  41c8fc:	bl	4155f0 <ferror@plt+0x11610>
  41c900:	ldr	x28, [sp, #272]
  41c904:	ldp	x29, x30, [sp, #256]
  41c908:	add	sp, sp, #0x120
  41c90c:	ret
  41c910:	stp	x29, x30, [sp, #-32]!
  41c914:	str	x19, [sp, #16]
  41c918:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  41c91c:	ldr	w0, [x19, #3404]
  41c920:	mov	x29, sp
  41c924:	cbz	w0, 41c934 <ferror@plt+0x18954>
  41c928:	ldr	x19, [sp, #16]
  41c92c:	ldp	x29, x30, [sp], #32
  41c930:	ret
  41c934:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41c938:	add	x0, x0, #0x753
  41c93c:	bl	41a6d4 <ferror@plt+0x166f4>
  41c940:	str	w0, [x19, #3404]
  41c944:	b	41c928 <ferror@plt+0x18948>
  41c948:	stp	x29, x30, [sp, #-48]!
  41c94c:	str	x21, [sp, #16]
  41c950:	stp	x20, x19, [sp, #32]
  41c954:	mov	x29, sp
  41c958:	cbz	x0, 41ca30 <ferror@plt+0x18a50>
  41c95c:	mov	x20, x0
  41c960:	adrp	x0, 47b000 <ferror@plt+0x77020>
  41c964:	add	x0, x0, #0xf19
  41c968:	bl	421e10 <ferror@plt+0x1de30>
  41c96c:	adrp	x21, 442000 <ferror@plt+0x3e020>
  41c970:	mov	x19, x0
  41c974:	add	x21, x21, #0x7a3
  41c978:	b	41c98c <ferror@plt+0x189ac>
  41c97c:	mov	x0, x19
  41c980:	mov	x1, x21
  41c984:	bl	422284 <ferror@plt+0x1e2a4>
  41c988:	add	x20, x20, #0x1
  41c98c:	ldrb	w2, [x20]
  41c990:	cmp	w2, #0x27
  41c994:	b.eq	41c97c <ferror@plt+0x1899c>  // b.none
  41c998:	cbz	w2, 41c9dc <ferror@plt+0x189fc>
  41c99c:	ldp	x8, x10, [x19, #8]
  41c9a0:	add	x9, x8, #0x1
  41c9a4:	cmp	x9, x10
  41c9a8:	b.cs	41c9c8 <ferror@plt+0x189e8>  // b.hs, b.nlast
  41c9ac:	ldr	x10, [x19]
  41c9b0:	str	x9, [x19, #8]
  41c9b4:	add	x20, x20, #0x1
  41c9b8:	strb	w2, [x10, x8]
  41c9bc:	ldp	x8, x9, [x19]
  41c9c0:	strb	wzr, [x8, x9]
  41c9c4:	b	41c98c <ferror@plt+0x189ac>
  41c9c8:	mov	x1, #0xffffffffffffffff    	// #-1
  41c9cc:	mov	x0, x19
  41c9d0:	bl	4229d8 <ferror@plt+0x1e9f8>
  41c9d4:	add	x20, x20, #0x1
  41c9d8:	b	41c98c <ferror@plt+0x189ac>
  41c9dc:	ldp	x8, x10, [x19, #8]
  41c9e0:	add	x9, x8, #0x1
  41c9e4:	cmp	x9, x10
  41c9e8:	b.cs	41ca08 <ferror@plt+0x18a28>  // b.hs, b.nlast
  41c9ec:	ldr	x10, [x19]
  41c9f0:	str	x9, [x19, #8]
  41c9f4:	mov	w9, #0x27                  	// #39
  41c9f8:	strb	w9, [x10, x8]
  41c9fc:	ldp	x8, x9, [x19]
  41ca00:	strb	wzr, [x8, x9]
  41ca04:	b	41ca18 <ferror@plt+0x18a38>
  41ca08:	mov	x1, #0xffffffffffffffff    	// #-1
  41ca0c:	mov	w2, #0x27                  	// #39
  41ca10:	mov	x0, x19
  41ca14:	bl	4229d8 <ferror@plt+0x1e9f8>
  41ca18:	mov	x0, x19
  41ca1c:	ldp	x20, x19, [sp, #32]
  41ca20:	ldr	x21, [sp, #16]
  41ca24:	mov	w1, wzr
  41ca28:	ldp	x29, x30, [sp], #48
  41ca2c:	b	422054 <ferror@plt+0x1e074>
  41ca30:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ca34:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41ca38:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41ca3c:	add	x0, x0, #0x2f
  41ca40:	add	x1, x1, #0x767
  41ca44:	add	x2, x2, #0x78b
  41ca48:	bl	415310 <ferror@plt+0x11330>
  41ca4c:	ldp	x20, x19, [sp, #32]
  41ca50:	ldr	x21, [sp, #16]
  41ca54:	mov	x0, xzr
  41ca58:	ldp	x29, x30, [sp], #48
  41ca5c:	ret
  41ca60:	stp	x29, x30, [sp, #-80]!
  41ca64:	stp	x26, x25, [sp, #16]
  41ca68:	stp	x24, x23, [sp, #32]
  41ca6c:	stp	x22, x21, [sp, #48]
  41ca70:	stp	x20, x19, [sp, #64]
  41ca74:	mov	x29, sp
  41ca78:	cbz	x0, 41cd30 <ferror@plt+0x18d50>
  41ca7c:	mov	x19, x1
  41ca80:	bl	41f868 <ferror@plt+0x1b888>
  41ca84:	mov	x21, x0
  41ca88:	mov	x0, xzr
  41ca8c:	bl	421e10 <ferror@plt+0x1de30>
  41ca90:	ldrb	w2, [x21]
  41ca94:	mov	x20, x0
  41ca98:	cbz	w2, 41cc84 <ferror@plt+0x18ca4>
  41ca9c:	mov	x25, #0x5                   	// #5
  41caa0:	mov	w23, #0x5c                  	// #92
  41caa4:	mov	w24, #0x1                   	// #1
  41caa8:	movk	x25, #0x4400, lsl #48
  41caac:	mov	x22, x21
  41cab0:	b	41cad8 <ferror@plt+0x18af8>
  41cab4:	add	x26, x8, #0x1
  41cab8:	mov	x0, x20
  41cabc:	mov	x1, x22
  41cac0:	strb	wzr, [x8]
  41cac4:	bl	422284 <ferror@plt+0x1e2a4>
  41cac8:	ldrb	w2, [x26, #1]!
  41cacc:	mov	x22, x26
  41cad0:	tst	w2, #0xff
  41cad4:	b.eq	41cc84 <ferror@plt+0x18ca4>  // b.none
  41cad8:	and	w8, w2, #0xff
  41cadc:	cmp	w8, #0x26
  41cae0:	b.gt	41caf4 <ferror@plt+0x18b14>
  41cae4:	cbz	w8, 41cad0 <ferror@plt+0x18af0>
  41cae8:	cmp	w8, #0x22
  41caec:	b.eq	41cb44 <ferror@plt+0x18b64>  // b.none
  41caf0:	b	41cbec <ferror@plt+0x18c0c>
  41caf4:	cmp	w8, #0x27
  41caf8:	b.eq	41cb44 <ferror@plt+0x18b64>  // b.none
  41cafc:	cmp	w8, #0x5c
  41cb00:	b.ne	41cbec <ferror@plt+0x18c0c>  // b.any
  41cb04:	mov	x8, x22
  41cb08:	ldrb	w2, [x8, #1]!
  41cb0c:	cbz	w2, 41cc64 <ferror@plt+0x18c84>
  41cb10:	cmp	w2, #0xa
  41cb14:	b.eq	41cc7c <ferror@plt+0x18c9c>  // b.none
  41cb18:	ldp	x8, x10, [x20, #8]
  41cb1c:	add	x9, x8, #0x1
  41cb20:	cmp	x9, x10
  41cb24:	b.cs	41cc70 <ferror@plt+0x18c90>  // b.hs, b.nlast
  41cb28:	ldr	x10, [x20]
  41cb2c:	str	x9, [x20, #8]
  41cb30:	strb	w2, [x10, x8]
  41cb34:	ldp	x8, x9, [x20]
  41cb38:	strb	wzr, [x8, x9]
  41cb3c:	ldrb	w2, [x22, #2]!
  41cb40:	b	41cad8 <ferror@plt+0x18af8>
  41cb44:	cbz	x19, 41cb50 <ferror@plt+0x18b70>
  41cb48:	ldr	x8, [x19]
  41cb4c:	cbnz	x8, 41cd50 <ferror@plt+0x18d70>
  41cb50:	and	w8, w2, #0xff
  41cb54:	cmp	w8, #0x22
  41cb58:	b.eq	41cb64 <ferror@plt+0x18b84>  // b.none
  41cb5c:	cmp	w8, #0x27
  41cb60:	b.ne	41cd10 <ferror@plt+0x18d30>  // b.any
  41cb64:	cmp	w8, #0x22
  41cb68:	add	x26, x22, #0x1
  41cb6c:	b.ne	41cc14 <ferror@plt+0x18c34>  // b.any
  41cb70:	mov	x8, x22
  41cb74:	b	41cbac <ferror@plt+0x18bcc>
  41cb78:	mov	x9, x26
  41cb7c:	ldrb	w10, [x9, #1]!
  41cb80:	sub	w11, w10, #0x22
  41cb84:	cmp	w11, #0x3e
  41cb88:	b.hi	41cbd8 <ferror@plt+0x18bf8>  // b.pmore
  41cb8c:	lsl	x11, x24, x11
  41cb90:	tst	x11, x25
  41cb94:	b.eq	41cbd8 <ferror@plt+0x18bf8>  // b.none
  41cb98:	add	x26, x26, #0x2
  41cb9c:	strb	w10, [x8]
  41cba0:	add	x8, x8, #0x1
  41cba4:	cmp	x26, x8
  41cba8:	b.ls	41cdcc <ferror@plt+0x18dec>  // b.plast
  41cbac:	ldrb	w9, [x26]
  41cbb0:	cbz	w9, 41ccac <ferror@plt+0x18ccc>
  41cbb4:	cmp	x26, x8
  41cbb8:	b.ls	41cdf4 <ferror@plt+0x18e14>  // b.plast
  41cbbc:	cmp	w9, #0x5c
  41cbc0:	b.eq	41cb78 <ferror@plt+0x18b98>  // b.none
  41cbc4:	cmp	w9, #0x22
  41cbc8:	b.eq	41cab8 <ferror@plt+0x18ad8>  // b.none
  41cbcc:	strb	w9, [x8]
  41cbd0:	add	x26, x26, #0x1
  41cbd4:	b	41cba0 <ferror@plt+0x18bc0>
  41cbd8:	cmp	w10, #0xa
  41cbdc:	b.eq	41cb98 <ferror@plt+0x18bb8>  // b.none
  41cbe0:	strb	w23, [x8]
  41cbe4:	mov	x26, x9
  41cbe8:	b	41cba0 <ferror@plt+0x18bc0>
  41cbec:	ldp	x8, x10, [x20, #8]
  41cbf0:	add	x9, x8, #0x1
  41cbf4:	cmp	x9, x10
  41cbf8:	b.cs	41cc50 <ferror@plt+0x18c70>  // b.hs, b.nlast
  41cbfc:	ldr	x10, [x20]
  41cc00:	str	x9, [x20, #8]
  41cc04:	strb	w2, [x10, x8]
  41cc08:	ldp	x8, x9, [x20]
  41cc0c:	strb	wzr, [x8, x9]
  41cc10:	b	41cc5c <ferror@plt+0x18c7c>
  41cc14:	ldrb	w9, [x26]
  41cc18:	mov	x8, x22
  41cc1c:	cbz	w9, 41cd28 <ferror@plt+0x18d48>
  41cc20:	add	x10, x8, #0x1
  41cc24:	cmp	x10, x8
  41cc28:	b.ls	41ce1c <ferror@plt+0x18e3c>  // b.plast
  41cc2c:	and	w10, w9, #0xff
  41cc30:	cmp	w10, #0x27
  41cc34:	b.eq	41cab4 <ferror@plt+0x18ad4>  // b.none
  41cc38:	strb	w9, [x8]
  41cc3c:	ldrb	w9, [x8, #2]
  41cc40:	add	x10, x8, #0x1
  41cc44:	mov	x8, x10
  41cc48:	cbnz	w9, 41cc20 <ferror@plt+0x18c40>
  41cc4c:	b	41ccb0 <ferror@plt+0x18cd0>
  41cc50:	mov	x1, #0xffffffffffffffff    	// #-1
  41cc54:	mov	x0, x20
  41cc58:	bl	4229d8 <ferror@plt+0x1e9f8>
  41cc5c:	ldrb	w2, [x22, #1]!
  41cc60:	b	41cad8 <ferror@plt+0x18af8>
  41cc64:	ldrb	w2, [x8]
  41cc68:	mov	x22, x8
  41cc6c:	b	41cad8 <ferror@plt+0x18af8>
  41cc70:	mov	x1, #0xffffffffffffffff    	// #-1
  41cc74:	mov	x0, x20
  41cc78:	bl	4229d8 <ferror@plt+0x1e9f8>
  41cc7c:	ldrb	w2, [x22, #2]!
  41cc80:	b	41cad8 <ferror@plt+0x18af8>
  41cc84:	mov	x0, x21
  41cc88:	bl	414260 <ferror@plt+0x10280>
  41cc8c:	mov	x0, x20
  41cc90:	ldp	x20, x19, [sp, #64]
  41cc94:	ldp	x22, x21, [sp, #48]
  41cc98:	ldp	x24, x23, [sp, #32]
  41cc9c:	ldp	x26, x25, [sp, #16]
  41cca0:	mov	w1, wzr
  41cca4:	ldp	x29, x30, [sp], #80
  41cca8:	b	422054 <ferror@plt+0x1e074>
  41ccac:	mov	x10, x8
  41ccb0:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41ccb4:	ldr	w1, [x22, #3404]
  41ccb8:	strb	wzr, [x10]
  41ccbc:	cbz	w1, 41cd9c <ferror@plt+0x18dbc>
  41ccc0:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41ccc4:	add	x3, x3, #0x92d
  41ccc8:	mov	x0, x19
  41cccc:	mov	w2, wzr
  41ccd0:	bl	40954c <ferror@plt+0x556c>
  41ccd4:	cbz	x19, 41cce0 <ferror@plt+0x18d00>
  41ccd8:	ldr	x8, [x19]
  41ccdc:	cbz	x8, 41cd74 <ferror@plt+0x18d94>
  41cce0:	mov	x0, x21
  41cce4:	bl	414260 <ferror@plt+0x10280>
  41cce8:	mov	w1, #0x1                   	// #1
  41ccec:	mov	x0, x20
  41ccf0:	bl	422054 <ferror@plt+0x1e074>
  41ccf4:	ldp	x20, x19, [sp, #64]
  41ccf8:	ldp	x22, x21, [sp, #48]
  41ccfc:	ldp	x24, x23, [sp, #32]
  41cd00:	ldp	x26, x25, [sp, #16]
  41cd04:	mov	x0, xzr
  41cd08:	ldp	x29, x30, [sp], #80
  41cd0c:	ret
  41cd10:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41cd14:	ldr	w1, [x22, #3404]
  41cd18:	cbz	w1, 41cdb4 <ferror@plt+0x18dd4>
  41cd1c:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41cd20:	add	x3, x3, #0x8dd
  41cd24:	b	41ccc8 <ferror@plt+0x18ce8>
  41cd28:	mov	x10, x22
  41cd2c:	b	41ccb0 <ferror@plt+0x18cd0>
  41cd30:	adrp	x0, 445000 <ferror@plt+0x41020>
  41cd34:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41cd38:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41cd3c:	add	x0, x0, #0x2f
  41cd40:	add	x1, x1, #0x7a8
  41cd44:	add	x2, x2, #0x78d
  41cd48:	bl	415310 <ferror@plt+0x11330>
  41cd4c:	b	41ccf4 <ferror@plt+0x18d14>
  41cd50:	adrp	x0, 445000 <ferror@plt+0x41020>
  41cd54:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41cd58:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41cd5c:	add	x0, x0, #0x2f
  41cd60:	add	x1, x1, #0x883
  41cd64:	add	x2, x2, #0x8c1
  41cd68:	bl	415310 <ferror@plt+0x11330>
  41cd6c:	ldr	x8, [x19]
  41cd70:	cbnz	x8, 41cce0 <ferror@plt+0x18d00>
  41cd74:	adrp	x0, 445000 <ferror@plt+0x41020>
  41cd78:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41cd7c:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41cd80:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41cd84:	add	x0, x0, #0x2f
  41cd88:	add	x1, x1, #0x7d9
  41cd8c:	add	x3, x3, #0x7e2
  41cd90:	add	x4, x4, #0x7f2
  41cd94:	mov	w2, #0x149                 	// #329
  41cd98:	bl	426194 <ferror@plt+0x221b4>
  41cd9c:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41cda0:	add	x0, x0, #0x753
  41cda4:	bl	41a6d4 <ferror@plt+0x166f4>
  41cda8:	mov	w1, w0
  41cdac:	str	w0, [x22, #3404]
  41cdb0:	b	41ccc0 <ferror@plt+0x18ce0>
  41cdb4:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41cdb8:	add	x0, x0, #0x753
  41cdbc:	bl	41a6d4 <ferror@plt+0x166f4>
  41cdc0:	mov	w1, w0
  41cdc4:	str	w0, [x22, #3404]
  41cdc8:	b	41cd1c <ferror@plt+0x18d3c>
  41cdcc:	adrp	x0, 445000 <ferror@plt+0x41020>
  41cdd0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41cdd4:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41cdd8:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41cddc:	add	x0, x0, #0x2f
  41cde0:	add	x1, x1, #0x7d9
  41cde4:	add	x3, x3, #0x90d
  41cde8:	add	x4, x4, #0x924
  41cdec:	mov	w2, #0x8f                  	// #143
  41cdf0:	bl	426194 <ferror@plt+0x221b4>
  41cdf4:	adrp	x0, 445000 <ferror@plt+0x41020>
  41cdf8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41cdfc:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41ce00:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41ce04:	add	x0, x0, #0x2f
  41ce08:	add	x1, x1, #0x7d9
  41ce0c:	add	x3, x3, #0x90d
  41ce10:	add	x4, x4, #0x924
  41ce14:	mov	w2, #0x64                  	// #100
  41ce18:	bl	426194 <ferror@plt+0x221b4>
  41ce1c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41ce20:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41ce24:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41ce28:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41ce2c:	add	x0, x0, #0x2f
  41ce30:	add	x1, x1, #0x7d9
  41ce34:	add	x3, x3, #0x90d
  41ce38:	add	x4, x4, #0x924
  41ce3c:	mov	w2, #0x96                  	// #150
  41ce40:	bl	426194 <ferror@plt+0x221b4>
  41ce44:	stp	x29, x30, [sp, #-96]!
  41ce48:	stp	x28, x27, [sp, #16]
  41ce4c:	stp	x26, x25, [sp, #32]
  41ce50:	stp	x24, x23, [sp, #48]
  41ce54:	stp	x22, x21, [sp, #64]
  41ce58:	stp	x20, x19, [sp, #80]
  41ce5c:	mov	x29, sp
  41ce60:	cbz	x0, 41d280 <ferror@plt+0x192a0>
  41ce64:	mov	x20, x2
  41ce68:	ldrb	w2, [x0]
  41ce6c:	mov	x19, x3
  41ce70:	mov	x28, x0
  41ce74:	cbz	w2, 41d1d8 <ferror@plt+0x191f8>
  41ce78:	adrp	x26, 442000 <ferror@plt+0x3e020>
  41ce7c:	mov	x21, x1
  41ce80:	mov	w25, wzr
  41ce84:	mov	w27, wzr
  41ce88:	mov	x22, xzr
  41ce8c:	mov	x24, xzr
  41ce90:	add	x26, x26, #0x734
  41ce94:	mov	x23, x28
  41ce98:	b	41cecc <ferror@plt+0x18eec>
  41ce9c:	mov	x1, #0xffffffffffffffff    	// #-1
  41cea0:	mov	x0, x24
  41cea4:	bl	4229d8 <ferror@plt+0x1e9f8>
  41cea8:	mov	w27, wzr
  41ceac:	ldrb	w8, [x23]
  41ceb0:	ldrb	w2, [x23, #1]!
  41ceb4:	cmp	w8, #0x5c
  41ceb8:	cset	w8, eq  // eq = none
  41cebc:	cmp	w25, #0x0
  41cec0:	cset	w9, eq  // eq = none
  41cec4:	and	w25, w9, w8
  41cec8:	cbz	w2, 41d0f8 <ferror@plt+0x19118>
  41cecc:	ands	w8, w27, #0xff
  41ced0:	b.eq	41cf4c <ferror@plt+0x18f6c>  // b.none
  41ced4:	cmp	w8, #0x5c
  41ced8:	b.eq	41cf04 <ferror@plt+0x18f24>  // b.none
  41cedc:	cmp	w8, #0x23
  41cee0:	b.ne	41cf7c <ferror@plt+0x18f9c>  // b.any
  41cee4:	ands	w8, w2, #0xff
  41cee8:	b.eq	41d0f4 <ferror@plt+0x19114>  // b.none
  41ceec:	cmp	w8, #0xa
  41cef0:	b.eq	41cea8 <ferror@plt+0x18ec8>  // b.none
  41cef4:	ldrb	w2, [x23, #1]!
  41cef8:	ands	w8, w2, #0xff
  41cefc:	b.ne	41ceec <ferror@plt+0x18f0c>  // b.any
  41cf00:	b	41d0f4 <ferror@plt+0x19114>
  41cf04:	and	w8, w2, #0xff
  41cf08:	cmp	w8, #0xa
  41cf0c:	b.eq	41cea8 <ferror@plt+0x18ec8>  // b.none
  41cf10:	cbnz	x24, 41cf20 <ferror@plt+0x18f40>
  41cf14:	mov	x0, xzr
  41cf18:	bl	421e10 <ferror@plt+0x1de30>
  41cf1c:	mov	x24, x0
  41cf20:	ldp	x8, x10, [x24, #8]
  41cf24:	add	x9, x8, #0x1
  41cf28:	cmp	x9, x10
  41cf2c:	b.cs	41d008 <ferror@plt+0x19028>  // b.hs, b.nlast
  41cf30:	ldr	x10, [x24]
  41cf34:	str	x9, [x24, #8]
  41cf38:	mov	w9, #0x5c                  	// #92
  41cf3c:	strb	w9, [x10, x8]
  41cf40:	ldp	x8, x9, [x24]
  41cf44:	strb	wzr, [x8, x9]
  41cf48:	b	41d018 <ferror@plt+0x19038>
  41cf4c:	and	w9, w2, #0xff
  41cf50:	sub	w8, w9, #0x9
  41cf54:	cmp	w8, #0x1e
  41cf58:	b.hi	41d024 <ferror@plt+0x19044>  // b.pmore
  41cf5c:	adr	x9, 41cf6c <ferror@plt+0x18f8c>
  41cf60:	ldrb	w10, [x26, x8]
  41cf64:	add	x9, x9, x10, lsl #2
  41cf68:	br	x9
  41cf6c:	cbz	x24, 41cea8 <ferror@plt+0x18ec8>
  41cf70:	ldr	x8, [x24, #8]
  41cf74:	cbnz	x8, 41d0a4 <ferror@plt+0x190c4>
  41cf78:	b	41cea8 <ferror@plt+0x18ec8>
  41cf7c:	and	w8, w27, #0xff
  41cf80:	cmp	w8, #0x22
  41cf84:	ccmp	w25, #0x0, #0x4, eq  // eq = none
  41cf88:	csel	w9, w27, wzr, ne  // ne = any
  41cf8c:	cmp	w8, w2, uxtb
  41cf90:	csel	w27, w9, w27, eq  // eq = none
  41cf94:	cbnz	x24, 41cfa8 <ferror@plt+0x18fc8>
  41cf98:	mov	x0, xzr
  41cf9c:	bl	421e10 <ferror@plt+0x1de30>
  41cfa0:	ldrb	w2, [x23]
  41cfa4:	mov	x24, x0
  41cfa8:	ldp	x8, x10, [x24, #8]
  41cfac:	add	x9, x8, #0x1
  41cfb0:	cmp	x9, x10
  41cfb4:	b.cc	41d054 <ferror@plt+0x19074>  // b.lo, b.ul, b.last
  41cfb8:	mov	x1, #0xffffffffffffffff    	// #-1
  41cfbc:	mov	x0, x24
  41cfc0:	bl	4229d8 <ferror@plt+0x1e9f8>
  41cfc4:	b	41ceac <ferror@plt+0x18ecc>
  41cfc8:	cbnz	x24, 41cfdc <ferror@plt+0x18ffc>
  41cfcc:	mov	x0, xzr
  41cfd0:	bl	421e10 <ferror@plt+0x1de30>
  41cfd4:	ldrb	w2, [x23]
  41cfd8:	mov	x24, x0
  41cfdc:	ldp	x8, x10, [x24, #8]
  41cfe0:	add	x9, x8, #0x1
  41cfe4:	cmp	x9, x10
  41cfe8:	b.cs	41d0c8 <ferror@plt+0x190e8>  // b.hs, b.nlast
  41cfec:	ldr	x10, [x24]
  41cff0:	str	x9, [x24, #8]
  41cff4:	strb	w2, [x10, x8]
  41cff8:	ldp	x8, x9, [x24]
  41cffc:	strb	wzr, [x8, x9]
  41d000:	ldrb	w27, [x23]
  41d004:	b	41ceac <ferror@plt+0x18ecc>
  41d008:	mov	x1, #0xffffffffffffffff    	// #-1
  41d00c:	mov	w2, #0x5c                  	// #92
  41d010:	mov	x0, x24
  41d014:	bl	4229d8 <ferror@plt+0x1e9f8>
  41d018:	ldp	x8, x10, [x24, #8]
  41d01c:	ldrb	w2, [x23]
  41d020:	b	41d044 <ferror@plt+0x19064>
  41d024:	cmp	w9, #0x5c
  41d028:	b.eq	41d0d4 <ferror@plt+0x190f4>  // b.none
  41d02c:	cbnz	x24, 41d040 <ferror@plt+0x19060>
  41d030:	mov	x0, xzr
  41d034:	bl	421e10 <ferror@plt+0x1de30>
  41d038:	ldrb	w2, [x23]
  41d03c:	mov	x24, x0
  41d040:	ldp	x8, x10, [x24, #8]
  41d044:	add	x9, x8, #0x1
  41d048:	cmp	x9, x10
  41d04c:	b.cs	41ce9c <ferror@plt+0x18ebc>  // b.hs, b.nlast
  41d050:	mov	w27, wzr
  41d054:	ldr	x10, [x24]
  41d058:	str	x9, [x24, #8]
  41d05c:	strb	w2, [x10, x8]
  41d060:	ldp	x8, x9, [x24]
  41d064:	strb	wzr, [x8, x9]
  41d068:	b	41ceac <ferror@plt+0x18ecc>
  41d06c:	cmp	x23, x28
  41d070:	b.eq	41d0dc <ferror@plt+0x190fc>  // b.none
  41d074:	ldurb	w8, [x23, #-1]
  41d078:	cmp	w8, #0x20
  41d07c:	b.hi	41d0e8 <ferror@plt+0x19108>  // b.pmore
  41d080:	mov	w9, #0x1                   	// #1
  41d084:	lsl	x8, x9, x8
  41d088:	mov	x9, #0x401                 	// #1025
  41d08c:	movk	x9, #0x1, lsl #32
  41d090:	tst	x8, x9
  41d094:	b.eq	41d0e8 <ferror@plt+0x19108>  // b.none
  41d098:	mov	w27, #0x23                  	// #35
  41d09c:	b	41ceac <ferror@plt+0x18ecc>
  41d0a0:	cbz	x24, 41cea8 <ferror@plt+0x18ec8>
  41d0a4:	mov	x0, x24
  41d0a8:	mov	w1, wzr
  41d0ac:	bl	422054 <ferror@plt+0x1e074>
  41d0b0:	mov	x1, x0
  41d0b4:	mov	x0, x22
  41d0b8:	bl	41eec4 <ferror@plt+0x1aee4>
  41d0bc:	mov	x22, x0
  41d0c0:	mov	x24, xzr
  41d0c4:	b	41cea8 <ferror@plt+0x18ec8>
  41d0c8:	mov	x1, #0xffffffffffffffff    	// #-1
  41d0cc:	mov	x0, x24
  41d0d0:	bl	4229d8 <ferror@plt+0x1e9f8>
  41d0d4:	ldrb	w27, [x23]
  41d0d8:	b	41ceac <ferror@plt+0x18ecc>
  41d0dc:	mov	w27, #0x23                  	// #35
  41d0e0:	mov	x23, x28
  41d0e4:	b	41ceac <ferror@plt+0x18ecc>
  41d0e8:	cbz	x24, 41d030 <ferror@plt+0x19050>
  41d0ec:	mov	w2, #0x23                  	// #35
  41d0f0:	b	41d040 <ferror@plt+0x19060>
  41d0f4:	mov	w27, w2
  41d0f8:	cbz	x24, 41d118 <ferror@plt+0x19138>
  41d0fc:	mov	x0, x24
  41d100:	mov	w1, wzr
  41d104:	bl	422054 <ferror@plt+0x1e074>
  41d108:	mov	x1, x0
  41d10c:	mov	x0, x22
  41d110:	bl	41eec4 <ferror@plt+0x1aee4>
  41d114:	mov	x22, x0
  41d118:	tst	w27, #0xff
  41d11c:	b.eq	41d158 <ferror@plt+0x19178>  // b.none
  41d120:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41d124:	ldr	w1, [x20, #3404]
  41d128:	cbz	w1, 41d2b8 <ferror@plt+0x192d8>
  41d12c:	and	w4, w27, #0xff
  41d130:	cmp	w4, #0x5c
  41d134:	b.ne	41d204 <ferror@plt+0x19224>  // b.any
  41d138:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41d13c:	add	x3, x3, #0x971
  41d140:	mov	x0, x19
  41d144:	mov	w2, wzr
  41d148:	mov	x4, x28
  41d14c:	bl	40939c <ferror@plt+0x53bc>
  41d150:	cbnz	x19, 41d220 <ferror@plt+0x19240>
  41d154:	b	41d228 <ferror@plt+0x19248>
  41d158:	cbz	x22, 41d1d8 <ferror@plt+0x191f8>
  41d15c:	mov	x0, x22
  41d160:	bl	41f34c <ferror@plt+0x1b36c>
  41d164:	cbz	x0, 41d23c <ferror@plt+0x1925c>
  41d168:	mov	x22, x0
  41d16c:	bl	41f4c0 <ferror@plt+0x1b4e0>
  41d170:	add	w8, w0, #0x1
  41d174:	mov	w24, w0
  41d178:	sxtw	x0, w8
  41d17c:	mov	w1, #0x8                   	// #8
  41d180:	bl	4143c0 <ferror@plt+0x103e0>
  41d184:	mov	x23, x0
  41d188:	mov	x25, x0
  41d18c:	mov	x26, x22
  41d190:	ldr	x0, [x26]
  41d194:	mov	x1, x19
  41d198:	bl	41ca60 <ferror@plt+0x18a80>
  41d19c:	str	x0, [x25]
  41d1a0:	cbz	x0, 41d258 <ferror@plt+0x19278>
  41d1a4:	ldr	x26, [x26, #8]
  41d1a8:	add	x25, x25, #0x8
  41d1ac:	cbnz	x26, 41d190 <ferror@plt+0x191b0>
  41d1b0:	adrp	x1, 414000 <ferror@plt+0x10020>
  41d1b4:	add	x1, x1, #0x260
  41d1b8:	mov	x0, x22
  41d1bc:	bl	41edc4 <ferror@plt+0x1ade4>
  41d1c0:	cbz	x21, 41d1c8 <ferror@plt+0x191e8>
  41d1c4:	str	w24, [x21]
  41d1c8:	cbz	x20, 41d270 <ferror@plt+0x19290>
  41d1cc:	str	x23, [x20]
  41d1d0:	mov	w0, #0x1                   	// #1
  41d1d4:	b	41d23c <ferror@plt+0x1925c>
  41d1d8:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41d1dc:	ldr	w1, [x20, #3404]
  41d1e0:	cbz	w1, 41d2a0 <ferror@plt+0x192c0>
  41d1e4:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41d1e8:	add	x3, x3, #0x9f3
  41d1ec:	mov	w2, #0x1                   	// #1
  41d1f0:	mov	x0, x19
  41d1f4:	bl	40954c <ferror@plt+0x556c>
  41d1f8:	mov	x22, xzr
  41d1fc:	cbnz	x19, 41d220 <ferror@plt+0x19240>
  41d200:	b	41d228 <ferror@plt+0x19248>
  41d204:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41d208:	add	x3, x3, #0x9ac
  41d20c:	mov	x0, x19
  41d210:	mov	w2, wzr
  41d214:	mov	x5, x28
  41d218:	bl	40939c <ferror@plt+0x53bc>
  41d21c:	cbz	x19, 41d228 <ferror@plt+0x19248>
  41d220:	ldr	x8, [x19]
  41d224:	cbz	x8, 41d2d0 <ferror@plt+0x192f0>
  41d228:	adrp	x1, 414000 <ferror@plt+0x10020>
  41d22c:	add	x1, x1, #0x260
  41d230:	mov	x0, x22
  41d234:	bl	41edc4 <ferror@plt+0x1ade4>
  41d238:	mov	w0, wzr
  41d23c:	ldp	x20, x19, [sp, #80]
  41d240:	ldp	x22, x21, [sp, #64]
  41d244:	ldp	x24, x23, [sp, #48]
  41d248:	ldp	x26, x25, [sp, #32]
  41d24c:	ldp	x28, x27, [sp, #16]
  41d250:	ldp	x29, x30, [sp], #96
  41d254:	ret
  41d258:	cbz	x19, 41d264 <ferror@plt+0x19284>
  41d25c:	ldr	x8, [x19]
  41d260:	cbz	x8, 41d2f8 <ferror@plt+0x19318>
  41d264:	mov	x0, x23
  41d268:	bl	4212b0 <ferror@plt+0x1d2d0>
  41d26c:	b	41d228 <ferror@plt+0x19248>
  41d270:	mov	x0, x23
  41d274:	bl	4212b0 <ferror@plt+0x1d2d0>
  41d278:	mov	w0, #0x1                   	// #1
  41d27c:	b	41d23c <ferror@plt+0x1925c>
  41d280:	adrp	x0, 445000 <ferror@plt+0x41020>
  41d284:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41d288:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41d28c:	add	x0, x0, #0x2f
  41d290:	add	x1, x1, #0x812
  41d294:	add	x2, x2, #0x85b
  41d298:	bl	415310 <ferror@plt+0x11330>
  41d29c:	b	41d238 <ferror@plt+0x19258>
  41d2a0:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41d2a4:	add	x0, x0, #0x753
  41d2a8:	bl	41a6d4 <ferror@plt+0x166f4>
  41d2ac:	mov	w1, w0
  41d2b0:	str	w0, [x20, #3404]
  41d2b4:	b	41d1e4 <ferror@plt+0x19204>
  41d2b8:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41d2bc:	add	x0, x0, #0x753
  41d2c0:	bl	41a6d4 <ferror@plt+0x166f4>
  41d2c4:	mov	w1, w0
  41d2c8:	str	w0, [x20, #3404]
  41d2cc:	b	41d12c <ferror@plt+0x1914c>
  41d2d0:	adrp	x0, 445000 <ferror@plt+0x41020>
  41d2d4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41d2d8:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41d2dc:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41d2e0:	add	x0, x0, #0x2f
  41d2e4:	add	x1, x1, #0x7d9
  41d2e8:	add	x3, x3, #0xa21
  41d2ec:	add	x4, x4, #0x7f2
  41d2f0:	mov	w2, #0x25c                 	// #604
  41d2f4:	bl	426194 <ferror@plt+0x221b4>
  41d2f8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41d2fc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41d300:	adrp	x3, 442000 <ferror@plt+0x3e020>
  41d304:	adrp	x4, 442000 <ferror@plt+0x3e020>
  41d308:	add	x0, x0, #0x2f
  41d30c:	add	x1, x1, #0x7d9
  41d310:	add	x3, x3, #0x870
  41d314:	add	x4, x4, #0x7f2
  41d318:	mov	w2, #0x2b7                 	// #695
  41d31c:	bl	426194 <ferror@plt+0x221b4>
  41d320:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d324:	ldr	x8, [x8, #3408]
  41d328:	cbnz	x8, 41d390 <ferror@plt+0x193b0>
  41d32c:	sub	w8, w0, #0x1
  41d330:	cmp	w8, #0x3
  41d334:	b.hi	41d38c <ferror@plt+0x193ac>  // b.pmore
  41d338:	adrp	x9, 442000 <ferror@plt+0x3e020>
  41d33c:	add	x9, x9, #0xa38
  41d340:	adr	x10, 41d350 <ferror@plt+0x19370>
  41d344:	ldrb	w11, [x9, x8]
  41d348:	add	x10, x10, x11, lsl #2
  41d34c:	br	x10
  41d350:	cmp	x1, #0x0
  41d354:	cset	w8, ne  // ne = any
  41d358:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  41d35c:	str	w8, [x9, #1888]
  41d360:	ret
  41d364:	cmp	x1, #0x0
  41d368:	cset	w8, ne  // ne = any
  41d36c:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  41d370:	str	w8, [x9, #1892]
  41d374:	ret
  41d378:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d37c:	str	x1, [x8, #1904]
  41d380:	ret
  41d384:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d388:	str	w1, [x8, #1912]
  41d38c:	ret
  41d390:	adrp	x0, 445000 <ferror@plt+0x41020>
  41d394:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41d398:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41d39c:	add	x0, x0, #0x2f
  41d3a0:	add	x1, x1, #0xa70
  41d3a4:	add	x2, x2, #0xa9e
  41d3a8:	b	415310 <ferror@plt+0x11330>
  41d3ac:	sub	w8, w0, #0x1
  41d3b0:	cmp	w8, #0x4
  41d3b4:	b.hi	41d3dc <ferror@plt+0x193fc>  // b.pmore
  41d3b8:	adrp	x9, 442000 <ferror@plt+0x3e020>
  41d3bc:	add	x9, x9, #0xa3c
  41d3c0:	adr	x10, 41d3d0 <ferror@plt+0x193f0>
  41d3c4:	ldrb	w11, [x9, x8]
  41d3c8:	add	x10, x10, x11, lsl #2
  41d3cc:	br	x10
  41d3d0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d3d4:	ldrsw	x0, [x8, #1888]
  41d3d8:	ret
  41d3dc:	mov	x0, xzr
  41d3e0:	ret
  41d3e4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d3e8:	ldrsw	x0, [x8, #1892]
  41d3ec:	ret
  41d3f0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d3f4:	ldr	x0, [x8, #1904]
  41d3f8:	ret
  41d3fc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d400:	ldr	w0, [x8, #1912]
  41d404:	ret
  41d408:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d40c:	ldr	x8, [x8, #3424]
  41d410:	sub	x8, x8, #0x30
  41d414:	lsr	x0, x8, #7
  41d418:	ret
  41d41c:	stp	x29, x30, [sp, #-32]!
  41d420:	str	x28, [sp, #16]
  41d424:	mov	x29, sp
  41d428:	sub	sp, sp, #0x200
  41d42c:	cbz	x2, 41d4b0 <ferror@plt+0x194d0>
  41d430:	cmp	w0, #0x6
  41d434:	str	wzr, [x2]
  41d438:	b.ne	41d4cc <ferror@plt+0x194ec>  // b.any
  41d43c:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  41d440:	add	x9, x9, #0xd60
  41d444:	ldr	x10, [x9, #64]
  41d448:	lsl	x8, x1, #4
  41d44c:	add	x8, x8, #0x10
  41d450:	str	x8, [sp]
  41d454:	ldr	w11, [x10, x1, lsl #2]
  41d458:	add	w8, w1, #0x1
  41d45c:	ldr	x9, [x9]
  41d460:	mov	w12, #0xa0                  	// #160
  41d464:	str	x11, [sp, #8]
  41d468:	add	x11, x8, w8, uxtw #2
  41d46c:	lsl	x11, x11, #4
  41d470:	cmp	x11, #0xa0
  41d474:	csel	x11, x11, x12, hi  // hi = pmore
  41d478:	ldr	w10, [x10, w1, uxtw #2]
  41d47c:	udiv	x9, x9, x11
  41d480:	cmp	x9, #0x4
  41d484:	mov	w11, #0x4                   	// #4
  41d488:	csel	x9, x9, x11, hi  // hi = pmore
  41d48c:	cbnz	w10, 41d4e0 <ferror@plt+0x19500>
  41d490:	and	x8, x9, #0xffffffff
  41d494:	mov	w9, #0x3                   	// #3
  41d498:	mov	x0, sp
  41d49c:	mov	w1, #0x18                  	// #24
  41d4a0:	str	x8, [sp, #16]
  41d4a4:	str	w9, [x2]
  41d4a8:	bl	41f8bc <ferror@plt+0x1b8dc>
  41d4ac:	b	41d4d0 <ferror@plt+0x194f0>
  41d4b0:	adrp	x0, 445000 <ferror@plt+0x41020>
  41d4b4:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41d4b8:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41d4bc:	add	x0, x0, #0x2f
  41d4c0:	add	x1, x1, #0xab1
  41d4c4:	add	x2, x2, #0xaf1
  41d4c8:	bl	415310 <ferror@plt+0x11330>
  41d4cc:	mov	x0, xzr
  41d4d0:	add	sp, sp, #0x200
  41d4d4:	ldr	x28, [sp, #16]
  41d4d8:	ldp	x29, x30, [sp], #32
  41d4dc:	ret
  41d4e0:	lsl	x8, x8, #4
  41d4e4:	lsl	w10, w10, #6
  41d4e8:	udiv	x8, x10, x8
  41d4ec:	cmp	w9, w8
  41d4f0:	csel	x9, x9, x8, hi  // hi = pmore
  41d4f4:	b	41d490 <ferror@plt+0x194b0>
  41d4f8:	sub	sp, sp, #0x80
  41d4fc:	stp	x29, x30, [sp, #48]
  41d500:	stp	x26, x25, [sp, #64]
  41d504:	stp	x24, x23, [sp, #80]
  41d508:	stp	x22, x21, [sp, #96]
  41d50c:	stp	x20, x19, [sp, #112]
  41d510:	add	x29, sp, #0x30
  41d514:	mov	x19, x0
  41d518:	bl	41d9ec <ferror@plt+0x19a0c>
  41d51c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d520:	ldr	x8, [x8, #3464]
  41d524:	add	x22, x19, #0xf
  41d528:	and	x20, x22, #0xfffffffffffffff0
  41d52c:	cmp	x8, x20
  41d530:	b.cc	41d588 <ferror@plt+0x195a8>  // b.lo, b.ul, b.last
  41d534:	cbz	x20, 41d588 <ferror@plt+0x195a8>
  41d538:	ldr	x8, [x0]
  41d53c:	lsr	x25, x22, #4
  41d540:	sub	w9, w25, #0x1
  41d544:	lsl	x11, x9, #4
  41d548:	ldr	x10, [x8, x11]
  41d54c:	cbz	x10, 41d620 <ferror@plt+0x19640>
  41d550:	mov	x11, x10
  41d554:	ldr	x12, [x11, #8]!
  41d558:	add	x8, x8, x9, lsl #4
  41d55c:	cmp	x12, #0x0
  41d560:	csel	x20, x10, x12, eq  // eq = none
  41d564:	ldr	x10, [x20]
  41d568:	csel	x9, x8, x11, eq  // eq = none
  41d56c:	str	x10, [x9]
  41d570:	ldr	x9, [x8, #8]!
  41d574:	cbz	x9, 41d5b8 <ferror@plt+0x195d8>
  41d578:	sub	x9, x9, #0x1
  41d57c:	str	x9, [x8]
  41d580:	cbnz	x20, 41d5bc <ferror@plt+0x195dc>
  41d584:	b	41d5c8 <ferror@plt+0x195e8>
  41d588:	cbz	x20, 41d5ac <ferror@plt+0x195cc>
  41d58c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d590:	ldr	w8, [x8, #3432]
  41d594:	cbnz	w8, 41d5ac <ferror@plt+0x195cc>
  41d598:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d59c:	ldr	x8, [x8, #3424]
  41d5a0:	sub	x8, x8, #0x30
  41d5a4:	cmp	x20, x8, lsr #3
  41d5a8:	b.ls	41d5e8 <ferror@plt+0x19608>  // b.plast
  41d5ac:	mov	x0, x19
  41d5b0:	bl	4140ec <ferror@plt+0x1010c>
  41d5b4:	mov	x20, x0
  41d5b8:	cbz	x20, 41d5c8 <ferror@plt+0x195e8>
  41d5bc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d5c0:	ldr	w8, [x8, #3440]
  41d5c4:	cbnz	w8, 41d6b0 <ferror@plt+0x196d0>
  41d5c8:	mov	x0, x20
  41d5cc:	ldp	x20, x19, [sp, #112]
  41d5d0:	ldp	x22, x21, [sp, #96]
  41d5d4:	ldp	x24, x23, [sp, #80]
  41d5d8:	ldp	x26, x25, [sp, #64]
  41d5dc:	ldp	x29, x30, [sp, #48]
  41d5e0:	add	sp, sp, #0x80
  41d5e4:	ret
  41d5e8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d5ec:	ldr	w8, [x8, #3436]
  41d5f0:	cbz	w8, 41d538 <ferror@plt+0x19558>
  41d5f4:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  41d5f8:	add	x21, x21, #0xdb8
  41d5fc:	mov	x0, x21
  41d600:	bl	42fcfc <ferror@plt+0x2bd1c>
  41d604:	mov	x0, x20
  41d608:	bl	41dc7c <ferror@plt+0x19c9c>
  41d60c:	mov	x20, x0
  41d610:	mov	x0, x21
  41d614:	bl	42fda8 <ferror@plt+0x2bdc8>
  41d618:	cbnz	x20, 41d5bc <ferror@plt+0x195dc>
  41d61c:	b	41d5c8 <ferror@plt+0x195e8>
  41d620:	ldr	q0, [x8, x11]
  41d624:	stur	q0, [x29, #-16]
  41d628:	ldr	x10, [x0, #8]
  41d62c:	ldr	q0, [x10, x11]
  41d630:	str	q0, [x8, x11]
  41d634:	ldr	x8, [x0, #8]
  41d638:	ldur	q0, [x29, #-16]
  41d63c:	str	q0, [x8, x11]
  41d640:	ldr	x8, [x0]
  41d644:	add	x12, x8, x11
  41d648:	ldr	x10, [x12]
  41d64c:	cbnz	x10, 41d550 <ferror@plt+0x19570>
  41d650:	add	x24, x8, x9, lsl #4
  41d654:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  41d658:	stp	x12, x0, [sp, #8]
  41d65c:	str	xzr, [x24, #8]!
  41d660:	add	x23, x23, #0xd90
  41d664:	ldr	x21, [x23, #16]
  41d668:	mov	x0, x23
  41d66c:	str	x11, [sp, #24]
  41d670:	mov	x20, x9
  41d674:	bl	42fe1c <ferror@plt+0x2be3c>
  41d678:	cbz	w0, 41d840 <ferror@plt+0x19860>
  41d67c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d680:	ldr	w9, [x8, #3496]
  41d684:	sub	w10, w9, #0x1
  41d688:	cmn	w9, #0xb
  41d68c:	str	w10, [x8, #3496]
  41d690:	b.gt	41d87c <ferror@plt+0x1989c>
  41d694:	str	wzr, [x8, #3496]
  41d698:	lsl	x8, x20, #2
  41d69c:	ldr	w9, [x21, x8]
  41d6a0:	subs	w9, w9, #0x1
  41d6a4:	csel	w9, wzr, w9, cc  // cc = lo, ul, last
  41d6a8:	str	w9, [x21, x8]
  41d6ac:	b	41d87c <ferror@plt+0x1989c>
  41d6b0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41d6b4:	add	x0, x0, #0xdd8
  41d6b8:	bl	42fcfc <ferror@plt+0x2bd1c>
  41d6bc:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41d6c0:	ldr	x21, [x22, #3552]
  41d6c4:	cbnz	x21, 41d6e0 <ferror@plt+0x19700>
  41d6c8:	mov	w0, #0xffd                 	// #4093
  41d6cc:	mov	w1, #0x8                   	// #8
  41d6d0:	bl	403940 <calloc@plt>
  41d6d4:	mov	x21, x0
  41d6d8:	str	x0, [x22, #3552]
  41d6dc:	cbz	x0, 41d9cc <ferror@plt+0x199ec>
  41d6e0:	mov	x8, #0x7423                	// #29731
  41d6e4:	movk	x8, #0x2b11, lsl #16
  41d6e8:	movk	x8, #0x42cf, lsl #32
  41d6ec:	mov	x9, #0xf33                 	// #3891
  41d6f0:	movk	x8, #0x2034, lsl #48
  41d6f4:	movk	x9, #0xb051, lsl #16
  41d6f8:	movk	x9, #0x901, lsl #32
  41d6fc:	umulh	x8, x20, x8
  41d700:	movk	x9, #0x30, lsl #48
  41d704:	lsr	x8, x8, #17
  41d708:	umulh	x9, x8, x9
  41d70c:	sub	x10, x8, x9
  41d710:	add	x9, x9, x10, lsr #1
  41d714:	lsr	x9, x9, #11
  41d718:	mov	w10, #0xffd                 	// #4093
  41d71c:	msub	x22, x9, x10, x8
  41d720:	ldr	x0, [x21, x22, lsl #3]
  41d724:	cbnz	x0, 41d73c <ferror@plt+0x1975c>
  41d728:	mov	w0, #0x1ff                 	// #511
  41d72c:	mov	w1, #0x10                  	// #16
  41d730:	bl	403940 <calloc@plt>
  41d734:	str	x0, [x21, x22, lsl #3]
  41d738:	cbz	x0, 41d9cc <ferror@plt+0x199ec>
  41d73c:	mov	x8, #0x403                 	// #1027
  41d740:	movk	x8, #0x1008, lsl #16
  41d744:	movk	x8, #0x4020, lsl #32
  41d748:	movk	x8, #0x80, lsl #48
  41d74c:	umulh	x8, x20, x8
  41d750:	sub	x9, x20, x8
  41d754:	add	x8, x8, x9, lsr #1
  41d758:	lsr	x8, x8, #8
  41d75c:	sub	x8, x8, x8, lsl #9
  41d760:	add	x8, x20, x8
  41d764:	add	x23, x0, x8, lsl #4
  41d768:	mov	x22, x23
  41d76c:	ldr	w8, [x22, #8]!
  41d770:	ldr	x0, [x23]
  41d774:	mov	x21, x0
  41d778:	cbz	w8, 41d7c8 <ferror@plt+0x197e8>
  41d77c:	mov	w9, wzr
  41d780:	mov	w10, w8
  41d784:	add	w11, w10, w9
  41d788:	lsr	w12, w11, #1
  41d78c:	add	x21, x0, w12, uxtw #4
  41d790:	ldr	x13, [x21]
  41d794:	cmp	x13, x20
  41d798:	cset	w11, ne  // ne = any
  41d79c:	csinv	w11, w11, wzr, ls  // ls = plast
  41d7a0:	cbz	w11, 41d7c8 <ferror@plt+0x197e8>
  41d7a4:	cmp	x13, x20
  41d7a8:	csel	w10, w12, w10, hi  // hi = pmore
  41d7ac:	csinc	w9, w9, w12, hi  // hi = pmore
  41d7b0:	cmp	w9, w10
  41d7b4:	b.cc	41d784 <ferror@plt+0x197a4>  // b.lo, b.ul, b.last
  41d7b8:	cmp	w11, #0x0
  41d7bc:	b.le	41d7c8 <ferror@plt+0x197e8>
  41d7c0:	add	x21, x21, #0x10
  41d7c4:	b	41d7cc <ferror@plt+0x197ec>
  41d7c8:	cbz	x21, 41d7e4 <ferror@plt+0x19804>
  41d7cc:	add	x9, x0, x8, lsl #4
  41d7d0:	cmp	x21, x9
  41d7d4:	b.cs	41d7e4 <ferror@plt+0x19804>  // b.hs, b.nlast
  41d7d8:	ldr	x9, [x21]
  41d7dc:	cmp	x9, x20
  41d7e0:	b.eq	41d82c <ferror@plt+0x1984c>  // b.none
  41d7e4:	sub	x9, x21, x0
  41d7e8:	lsr	x24, x9, #4
  41d7ec:	cmp	w8, w24
  41d7f0:	b.cc	41d9d8 <ferror@plt+0x199f8>  // b.lo, b.ul, b.last
  41d7f4:	lsl	w8, w8, #4
  41d7f8:	add	w1, w8, #0x10
  41d7fc:	bl	4039c0 <realloc@plt>
  41d800:	str	x0, [x23]
  41d804:	cbz	x0, 41d9cc <ferror@plt+0x199ec>
  41d808:	ldr	w23, [x22]
  41d80c:	add	x21, x0, w24, uxtw #4
  41d810:	add	x0, x21, #0x10
  41d814:	mov	x1, x21
  41d818:	sub	w8, w23, w24
  41d81c:	lsl	x2, x8, #4
  41d820:	bl	4034c0 <memmove@plt>
  41d824:	add	w8, w23, #0x1
  41d828:	str	w8, [x22]
  41d82c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41d830:	add	x0, x0, #0xdd8
  41d834:	stp	x20, x19, [x21]
  41d838:	bl	42fda8 <ferror@plt+0x2bdc8>
  41d83c:	b	41d5c8 <ferror@plt+0x195e8>
  41d840:	mov	x0, x23
  41d844:	bl	42fcfc <ferror@plt+0x2bd1c>
  41d848:	ldr	w8, [x23, #24]
  41d84c:	add	w9, w8, #0x1
  41d850:	str	w9, [x23, #24]
  41d854:	tbnz	w8, #31, 41d87c <ferror@plt+0x1989c>
  41d858:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d85c:	lsl	x9, x20, #2
  41d860:	str	wzr, [x8, #3496]
  41d864:	ldr	w8, [x21, x9]
  41d868:	add	w10, w8, #0x1
  41d86c:	cmp	w10, #0x100
  41d870:	mov	w10, #0x100                 	// #256
  41d874:	csinc	w8, w10, w8, cs  // cs = hs, nlast
  41d878:	str	w8, [x21, x9]
  41d87c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41d880:	ldr	x8, [x8, #3480]
  41d884:	ldr	x21, [x8, x20, lsl #3]
  41d888:	cbz	x21, 41d8e8 <ferror@plt+0x19908>
  41d88c:	ldp	x9, x10, [x21]
  41d890:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41d894:	add	x0, x0, #0xd90
  41d898:	ldr	x9, [x9]
  41d89c:	ldr	x11, [x10]
  41d8a0:	ldr	x9, [x9, #8]
  41d8a4:	ldr	x11, [x11]
  41d8a8:	cmp	x9, x21
  41d8ac:	str	x9, [x11, #8]
  41d8b0:	str	x10, [x9, #8]
  41d8b4:	csel	x9, xzr, x9, eq  // eq = none
  41d8b8:	str	x9, [x8, x20, lsl #3]
  41d8bc:	bl	42fda8 <ferror@plt+0x2bdc8>
  41d8c0:	ldr	x8, [x21]
  41d8c4:	ldr	x9, [x8]
  41d8c8:	ldr	x10, [x9]
  41d8cc:	ldr	x11, [x10, #8]
  41d8d0:	str	x11, [x24]
  41d8d4:	str	xzr, [x21, #8]
  41d8d8:	str	xzr, [x9, #8]
  41d8dc:	str	xzr, [x10, #8]
  41d8e0:	str	xzr, [x8, #8]
  41d8e4:	b	41d99c <ferror@plt+0x199bc>
  41d8e8:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  41d8ec:	add	x9, x9, #0xd60
  41d8f0:	ubfx	x8, x22, #4, #32
  41d8f4:	ldr	x11, [x9]
  41d8f8:	ldr	x9, [x9, #64]
  41d8fc:	add	x10, x8, w25, uxtw #2
  41d900:	lsl	x10, x10, #4
  41d904:	cmp	x10, #0xa0
  41d908:	mov	w12, #0xa0                  	// #160
  41d90c:	csel	x12, x10, x12, hi  // hi = pmore
  41d910:	ldr	w10, [x9, x20, lsl #2]
  41d914:	udiv	x9, x11, x12
  41d918:	cmp	x9, #0x4
  41d91c:	mov	w11, #0x4                   	// #4
  41d920:	csel	x9, x9, x11, hi  // hi = pmore
  41d924:	lsl	x22, x8, #4
  41d928:	cbnz	w10, 41d9b8 <ferror@plt+0x199d8>
  41d92c:	mov	x0, x23
  41d930:	and	x25, x9, #0xffffffff
  41d934:	bl	42fda8 <ferror@plt+0x2bdc8>
  41d938:	add	x0, x23, #0x28
  41d93c:	bl	42fcfc <ferror@plt+0x2bd1c>
  41d940:	mov	x0, x22
  41d944:	bl	41dc7c <ferror@plt+0x19c9c>
  41d948:	mov	x21, x0
  41d94c:	cmp	x25, #0x2
  41d950:	str	xzr, [x0, #8]
  41d954:	b.cc	41d980 <ferror@plt+0x199a0>  // b.lo, b.ul, b.last
  41d958:	sub	x23, x25, #0x1
  41d95c:	mov	x26, x21
  41d960:	mov	x0, x22
  41d964:	bl	41dc7c <ferror@plt+0x19c9c>
  41d968:	str	x0, [x26]
  41d96c:	subs	x23, x23, #0x1
  41d970:	mov	x26, x0
  41d974:	str	xzr, [x0, #8]
  41d978:	b.ne	41d960 <ferror@plt+0x19980>  // b.any
  41d97c:	b	41d988 <ferror@plt+0x199a8>
  41d980:	mov	w25, #0x1                   	// #1
  41d984:	mov	x0, x21
  41d988:	str	xzr, [x0]
  41d98c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41d990:	add	x0, x0, #0xdb8
  41d994:	bl	42fda8 <ferror@plt+0x2bdc8>
  41d998:	str	x25, [x24]
  41d99c:	ldr	x8, [sp, #8]
  41d9a0:	str	x21, [x8]
  41d9a4:	ldp	x8, x9, [sp, #16]
  41d9a8:	ldr	x8, [x8]
  41d9ac:	ldr	x10, [x8, x9]
  41d9b0:	mov	x9, x20
  41d9b4:	b	41d550 <ferror@plt+0x19570>
  41d9b8:	lsl	w8, w10, #6
  41d9bc:	udiv	x8, x8, x22
  41d9c0:	cmp	w9, w8
  41d9c4:	csel	x9, x9, x8, hi  // hi = pmore
  41d9c8:	b	41d92c <ferror@plt+0x1994c>
  41d9cc:	bl	403ee0 <__errno_location@plt>
  41d9d0:	ldr	w0, [x0]
  41d9d4:	bl	41ed84 <ferror@plt+0x1ada4>
  41d9d8:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41d9dc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41d9e0:	add	x0, x0, #0xb02
  41d9e4:	add	x1, x1, #0xc45
  41d9e8:	bl	41ecac <ferror@plt+0x1accc>
  41d9ec:	sub	sp, sp, #0x40
  41d9f0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41d9f4:	add	x0, x0, #0x780
  41d9f8:	stp	x29, x30, [sp, #32]
  41d9fc:	stp	x20, x19, [sp, #48]
  41da00:	add	x29, sp, #0x20
  41da04:	bl	430534 <ferror@plt+0x2c554>
  41da08:	mov	x19, x0
  41da0c:	cbz	x0, 41da24 <ferror@plt+0x19a44>
  41da10:	mov	x0, x19
  41da14:	ldp	x20, x19, [sp, #48]
  41da18:	ldp	x29, x30, [sp, #32]
  41da1c:	add	sp, sp, #0x40
  41da20:	ret
  41da24:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41da28:	add	x0, x0, #0xdd0
  41da2c:	bl	42fcfc <ferror@plt+0x2bd1c>
  41da30:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41da34:	ldr	x8, [x20, #3408]
  41da38:	cbz	x8, 41da94 <ferror@plt+0x19ab4>
  41da3c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41da40:	add	x0, x0, #0xdd0
  41da44:	bl	42fda8 <ferror@plt+0x2bdc8>
  41da48:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41da4c:	ldr	x8, [x8, #3424]
  41da50:	mov	x9, #0x7fffff0000          	// #549755748352
  41da54:	movk	x9, #0xffd0
  41da58:	mov	w0, #0x10                  	// #16
  41da5c:	add	x8, x8, x9
  41da60:	lsr	x20, x8, #7
  41da64:	ubfx	x8, x8, #7, #32
  41da68:	bfi	x0, x8, #5, #32
  41da6c:	bl	4141b0 <ferror@plt+0x101d0>
  41da70:	add	x8, x0, #0x10
  41da74:	add	x9, x8, w20, uxtw #4
  41da78:	mov	x19, x0
  41da7c:	stp	x8, x9, [x0]
  41da80:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41da84:	add	x0, x0, #0x780
  41da88:	mov	x1, x19
  41da8c:	bl	430600 <ferror@plt+0x2c620>
  41da90:	b	41da10 <ferror@plt+0x19a30>
  41da94:	mov	w0, #0x1e                  	// #30
  41da98:	bl	403de0 <sysconf@plt>
  41da9c:	cmp	x0, #0x1ff
  41daa0:	str	x0, [x20, #3408]
  41daa4:	b.ls	41dc54 <ferror@plt+0x19c74>  // b.plast
  41daa8:	sub	x8, x0, #0x1
  41daac:	mov	x19, x0
  41dab0:	tst	x0, x8
  41dab4:	b.ne	41dc68 <ferror@plt+0x19c88>  // b.any
  41dab8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41dabc:	add	x8, x8, #0x760
  41dac0:	ldp	q0, q1, [x8]
  41dac4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41dac8:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41dacc:	add	x8, x8, #0xd68
  41dad0:	add	x0, x0, #0xb8e
  41dad4:	stp	q0, q1, [x8]
  41dad8:	bl	403ef0 <getenv@plt>
  41dadc:	cbz	x0, 41db20 <ferror@plt+0x19b40>
  41dae0:	adrp	x8, 442000 <ferror@plt+0x3e020>
  41dae4:	add	x8, x8, #0xa48
  41dae8:	ldp	q0, q1, [x8]
  41daec:	mov	x1, sp
  41daf0:	mov	w2, #0x2                   	// #2
  41daf4:	stp	q0, q1, [sp]
  41daf8:	bl	43aac8 <ferror@plt+0x36ae8>
  41dafc:	tbz	w0, #0, 41db0c <ferror@plt+0x19b2c>
  41db00:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41db04:	mov	w9, #0x1                   	// #1
  41db08:	str	w9, [x8, #3432]
  41db0c:	tbz	w0, #1, 41db1c <ferror@plt+0x19b3c>
  41db10:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41db14:	mov	w9, #0x1                   	// #1
  41db18:	str	w9, [x8, #3440]
  41db1c:	ldr	x19, [x20, #3408]
  41db20:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  41db24:	add	x9, x9, #0xd58
  41db28:	ldr	w10, [x9, #16]
  41db2c:	cmp	x19, #0x2, lsl #12
  41db30:	mov	w8, #0x2000                	// #8192
  41db34:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41db38:	csel	x8, x19, x8, hi  // hi = pmore
  41db3c:	mov	w11, #0x80                  	// #128
  41db40:	add	x20, x20, #0xd60
  41db44:	stp	x11, x8, [x9]
  41db48:	cbz	w10, 41db60 <ferror@plt+0x19b80>
  41db4c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41db50:	add	x8, x8, #0xd98
  41db54:	str	xzr, [x8, #40]
  41db58:	stp	xzr, xzr, [x8]
  41db5c:	b	41dba4 <ferror@plt+0x19bc4>
  41db60:	sub	x8, x8, #0x30
  41db64:	lsr	x0, x8, #7
  41db68:	mov	w1, #0x4                   	// #4
  41db6c:	bl	4143c0 <ferror@plt+0x103e0>
  41db70:	ldr	x8, [x20]
  41db74:	str	x0, [x20, #64]
  41db78:	mov	w1, #0x8                   	// #8
  41db7c:	sub	x8, x8, #0x30
  41db80:	lsr	x0, x8, #7
  41db84:	bl	4143c0 <ferror@plt+0x103e0>
  41db88:	ldr	x8, [x20]
  41db8c:	str	x0, [x20, #56]
  41db90:	mov	w1, #0x8                   	// #8
  41db94:	sub	x8, x8, #0x30
  41db98:	lsr	x0, x8, #7
  41db9c:	bl	4143c0 <ferror@plt+0x103e0>
  41dba0:	str	x0, [x20, #96]
  41dba4:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  41dba8:	add	x19, x19, #0xd90
  41dbac:	mov	x0, x19
  41dbb0:	bl	42fc40 <ferror@plt+0x2bc60>
  41dbb4:	adrp	x8, 442000 <ferror@plt+0x3e020>
  41dbb8:	ldr	d0, [x8, #2664]
  41dbbc:	add	x0, x19, #0x28
  41dbc0:	str	wzr, [x19, #32]
  41dbc4:	str	d0, [x19, #24]
  41dbc8:	bl	42fc40 <ferror@plt+0x2bc60>
  41dbcc:	ldr	w8, [x19, #28]
  41dbd0:	str	wzr, [x19, #56]
  41dbd4:	cmp	w8, #0x7
  41dbd8:	b.cc	41dc24 <ferror@plt+0x19c44>  // b.lo, b.ul, b.last
  41dbdc:	mov	x0, sp
  41dbe0:	bl	410c54 <ferror@plt+0xcc74>
  41dbe4:	ldr	x9, [sp, #8]
  41dbe8:	mov	x11, #0xf7cf                	// #63439
  41dbec:	movk	x11, #0xe353, lsl #16
  41dbf0:	movk	x11, #0x9ba5, lsl #32
  41dbf4:	ldr	w8, [sp]
  41dbf8:	movk	x11, #0x20c4, lsl #48
  41dbfc:	smulh	x9, x9, x11
  41dc00:	lsr	x11, x9, #63
  41dc04:	lsr	x9, x9, #7
  41dc08:	mov	w10, #0x3e8                 	// #1000
  41dc0c:	adrp	x12, 48e000 <ferror@plt+0x8a020>
  41dc10:	add	w9, w9, w11
  41dc14:	add	x12, x12, #0xdac
  41dc18:	madd	w8, w8, w10, w9
  41dc1c:	stp	wzr, w8, [x12]
  41dc20:	b	41dc30 <ferror@plt+0x19c50>
  41dc24:	add	w8, w8, #0x1
  41dc28:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  41dc2c:	str	w8, [x9, #3500]
  41dc30:	ldr	x8, [x20]
  41dc34:	ldp	w9, w10, [x20, #8]
  41dc38:	sub	x8, x8, #0x30
  41dc3c:	orr	w9, w10, w9
  41dc40:	lsr	x8, x8, #3
  41dc44:	cmp	w9, #0x0
  41dc48:	csel	x8, x8, xzr, eq  // eq = none
  41dc4c:	str	x8, [x20, #40]
  41dc50:	b	41da3c <ferror@plt+0x19a5c>
  41dc54:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41dc58:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41dc5c:	add	x0, x0, #0xb02
  41dc60:	add	x1, x1, #0xb17
  41dc64:	bl	41ecac <ferror@plt+0x1accc>
  41dc68:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41dc6c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41dc70:	add	x0, x0, #0xb02
  41dc74:	add	x1, x1, #0xb3b
  41dc78:	bl	41ecac <ferror@plt+0x1accc>
  41dc7c:	stp	x29, x30, [sp, #-64]!
  41dc80:	str	x23, [sp, #16]
  41dc84:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  41dc88:	ldr	x8, [x23, #3520]
  41dc8c:	lsr	x9, x0, #4
  41dc90:	stp	x22, x21, [sp, #32]
  41dc94:	stp	x20, x19, [sp, #48]
  41dc98:	sub	w22, w9, #0x1
  41dc9c:	ldr	x9, [x8, w22, uxtw #3]
  41dca0:	mov	x19, x0
  41dca4:	mov	x29, sp
  41dca8:	cbz	x9, 41dcb4 <ferror@plt+0x19cd4>
  41dcac:	ldr	x0, [x9]
  41dcb0:	cbnz	x0, 41ddc0 <ferror@plt+0x19de0>
  41dcb4:	lsl	x8, x19, #3
  41dcb8:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  41dcbc:	add	x8, x8, #0x2f
  41dcc0:	ldr	x10, [x10, #3416]
  41dcc4:	clz	x8, x8
  41dcc8:	mov	w9, #0x2                   	// #2
  41dccc:	eor	w8, w8, #0x3f
  41dcd0:	lsl	w8, w9, w8
  41dcd4:	sxtw	x8, w8
  41dcd8:	cmp	x10, x8
  41dcdc:	csel	x20, x8, x10, cc  // cc = lo, ul, last
  41dce0:	sub	x21, x20, #0x10
  41dce4:	add	x0, x29, #0x18
  41dce8:	mov	x1, x20
  41dcec:	mov	x2, x21
  41dcf0:	str	xzr, [x29, #24]
  41dcf4:	bl	403920 <posix_memalign@plt>
  41dcf8:	ldr	x9, [x29, #24]
  41dcfc:	cbz	x9, 41ddfc <ferror@plt+0x19e1c>
  41dd00:	udiv	x8, x9, x20
  41dd04:	msub	x8, x8, x20, x9
  41dd08:	cbnz	x8, 41de28 <ferror@plt+0x19e48>
  41dd0c:	add	x8, x9, x20
  41dd10:	str	xzr, [x8, #-48]!
  41dd14:	sub	x11, x8, x9
  41dd18:	udiv	x10, x11, x19
  41dd1c:	msub	x11, x10, x19, x11
  41dd20:	str	wzr, [x8, #8]
  41dd24:	cbz	x11, 41dd4c <ferror@plt+0x19d6c>
  41dd28:	adrp	x12, 48e000 <ferror@plt+0x8a020>
  41dd2c:	add	x12, x12, #0xd80
  41dd30:	ldr	w13, [x12, #72]
  41dd34:	ldr	w14, [x12]
  41dd38:	lsl	x15, x13, #4
  41dd3c:	add	w13, w14, w13
  41dd40:	udiv	x14, x15, x11
  41dd44:	msub	x11, x14, x11, x15
  41dd48:	str	w13, [x12, #72]
  41dd4c:	add	x9, x9, x11
  41dd50:	subs	x10, x10, #0x1
  41dd54:	str	x9, [x8]
  41dd58:	b.eq	41dd7c <ferror@plt+0x19d9c>  // b.none
  41dd5c:	mov	w11, #0x1                   	// #1
  41dd60:	add	x12, x9, x19
  41dd64:	cmp	x10, w11, uxtw
  41dd68:	add	w11, w11, #0x1
  41dd6c:	str	x12, [x9]
  41dd70:	mov	x9, x12
  41dd74:	b.hi	41dd60 <ferror@plt+0x19d80>  // b.pmore
  41dd78:	b	41dd80 <ferror@plt+0x19da0>
  41dd7c:	mov	x12, x9
  41dd80:	str	xzr, [x12]
  41dd84:	ldr	x9, [x23, #3520]
  41dd88:	ldr	x10, [x9, x22, lsl #3]
  41dd8c:	cbz	x10, 41dda0 <ferror@plt+0x19dc0>
  41dd90:	ldr	x11, [x10, #24]
  41dd94:	str	x8, [x10, #24]
  41dd98:	str	x8, [x11, #16]
  41dd9c:	b	41dda8 <ferror@plt+0x19dc8>
  41dda0:	mov	x10, x8
  41dda4:	mov	x11, x8
  41dda8:	stp	x10, x11, [x8, #16]
  41ddac:	lsl	x10, x22, #3
  41ddb0:	str	x8, [x9, x10]
  41ddb4:	ldr	x8, [x23, #3520]
  41ddb8:	ldr	x9, [x8, x10]
  41ddbc:	ldr	x0, [x9]
  41ddc0:	ldr	x10, [x0]
  41ddc4:	str	x10, [x9]
  41ddc8:	ldr	x9, [x8, x22, lsl #3]
  41ddcc:	ldr	w10, [x9, #8]
  41ddd0:	ldr	x11, [x9]
  41ddd4:	add	w10, w10, #0x1
  41ddd8:	str	w10, [x9, #8]
  41dddc:	cbnz	x11, 41dde8 <ferror@plt+0x19e08>
  41dde0:	ldr	x9, [x9, #16]
  41dde4:	str	x9, [x8, x22, lsl #3]
  41dde8:	ldp	x20, x19, [sp, #48]
  41ddec:	ldp	x22, x21, [sp, #32]
  41ddf0:	ldr	x23, [sp, #16]
  41ddf4:	ldp	x29, x30, [sp], #64
  41ddf8:	ret
  41ddfc:	mov	w19, w0
  41de00:	bl	403ee0 <__errno_location@plt>
  41de04:	str	w19, [x0]
  41de08:	mov	w0, w19
  41de0c:	bl	403a00 <strerror@plt>
  41de10:	mov	x3, x0
  41de14:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41de18:	add	x0, x0, #0xbb1
  41de1c:	mov	w1, w21
  41de20:	mov	w2, w20
  41de24:	bl	41ecac <ferror@plt+0x1accc>
  41de28:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41de2c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41de30:	add	x0, x0, #0xb02
  41de34:	add	x1, x1, #0xbe2
  41de38:	bl	41ecac <ferror@plt+0x1accc>
  41de3c:	stp	x29, x30, [sp, #-32]!
  41de40:	stp	x20, x19, [sp, #16]
  41de44:	mov	x29, sp
  41de48:	mov	x19, x0
  41de4c:	bl	41d4f8 <ferror@plt+0x19518>
  41de50:	mov	x20, x0
  41de54:	cbz	x0, 41de68 <ferror@plt+0x19e88>
  41de58:	mov	x0, x20
  41de5c:	mov	w1, wzr
  41de60:	mov	x2, x19
  41de64:	bl	4038d0 <memset@plt>
  41de68:	mov	x0, x20
  41de6c:	ldp	x20, x19, [sp, #16]
  41de70:	ldp	x29, x30, [sp], #32
  41de74:	ret
  41de78:	stp	x29, x30, [sp, #-48]!
  41de7c:	str	x21, [sp, #16]
  41de80:	stp	x20, x19, [sp, #32]
  41de84:	mov	x29, sp
  41de88:	mov	x20, x1
  41de8c:	mov	x19, x0
  41de90:	bl	41d4f8 <ferror@plt+0x19518>
  41de94:	mov	x21, x0
  41de98:	cbz	x0, 41deac <ferror@plt+0x19ecc>
  41de9c:	mov	x0, x21
  41dea0:	mov	x1, x20
  41dea4:	mov	x2, x19
  41dea8:	bl	4034a0 <memcpy@plt>
  41deac:	mov	x0, x21
  41deb0:	ldp	x20, x19, [sp, #32]
  41deb4:	ldr	x21, [sp, #16]
  41deb8:	ldp	x29, x30, [sp], #48
  41debc:	ret
  41dec0:	sub	sp, sp, #0x50
  41dec4:	stp	x29, x30, [sp, #16]
  41dec8:	stp	x22, x21, [sp, #48]
  41decc:	stp	x20, x19, [sp, #64]
  41ded0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41ded4:	ldr	x8, [x8, #3464]
  41ded8:	add	x22, x0, #0xf
  41dedc:	and	x20, x22, #0xfffffffffffffff0
  41dee0:	mov	x21, x0
  41dee4:	cmp	x8, x20
  41dee8:	mov	x19, x1
  41deec:	str	x23, [sp, #32]
  41def0:	add	x29, sp, #0x10
  41def4:	b.cc	41dfc0 <ferror@plt+0x19fe0>  // b.lo, b.ul, b.last
  41def8:	cbz	x20, 41dfc0 <ferror@plt+0x19fe0>
  41defc:	mov	w23, #0x1                   	// #1
  41df00:	cbz	x19, 41dfa8 <ferror@plt+0x19fc8>
  41df04:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41df08:	ldr	w8, [x8, #3440]
  41df0c:	cbnz	w8, 41e008 <ferror@plt+0x1a028>
  41df10:	cmp	w23, #0x1
  41df14:	b.ne	41e01c <ferror@plt+0x1a03c>  // b.any
  41df18:	bl	41d9ec <ferror@plt+0x19a0c>
  41df1c:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  41df20:	ldr	x10, [x0, #8]
  41df24:	add	x9, x9, #0xd60
  41df28:	lsr	x11, x22, #4
  41df2c:	ubfx	x8, x22, #4, #32
  41df30:	ldr	x14, [x9, #64]
  41df34:	sub	w22, w11, #0x1
  41df38:	ldr	x13, [x9]
  41df3c:	add	x11, x8, w11, uxtw #2
  41df40:	lsl	x11, x11, #4
  41df44:	mov	w12, #0xa0                  	// #160
  41df48:	cmp	x11, #0xa0
  41df4c:	add	x15, x10, w22, uxtw #4
  41df50:	csel	x11, x11, x12, hi  // hi = pmore
  41df54:	ldr	x12, [x15, #8]
  41df58:	ldr	w14, [x14, w22, uxtw #2]
  41df5c:	udiv	x13, x13, x11
  41df60:	cmp	x13, #0x4
  41df64:	mov	w15, #0x4                   	// #4
  41df68:	mov	x21, x0
  41df6c:	csel	x13, x13, x15, hi  // hi = pmore
  41df70:	cbnz	w14, 41e068 <ferror@plt+0x1a088>
  41df74:	cmp	x12, w13, uxtw
  41df78:	b.cs	41e084 <ferror@plt+0x1a0a4>  // b.hs, b.nlast
  41df7c:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  41df80:	ldr	w8, [x8, #4]
  41df84:	cbnz	w8, 41e0f4 <ferror@plt+0x1a114>
  41df88:	ldr	x8, [x21, #8]
  41df8c:	str	xzr, [x19, #8]
  41df90:	add	x8, x8, x22, lsl #4
  41df94:	ldr	x9, [x8]
  41df98:	str	x9, [x19]
  41df9c:	ldr	x9, [x8, #8]
  41dfa0:	add	x9, x9, #0x1
  41dfa4:	stp	x19, x9, [x8]
  41dfa8:	ldp	x20, x19, [sp, #64]
  41dfac:	ldp	x22, x21, [sp, #48]
  41dfb0:	ldr	x23, [sp, #32]
  41dfb4:	ldp	x29, x30, [sp, #16]
  41dfb8:	add	sp, sp, #0x50
  41dfbc:	ret
  41dfc0:	mov	w23, wzr
  41dfc4:	cbz	x20, 41df00 <ferror@plt+0x19f20>
  41dfc8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41dfcc:	ldr	w8, [x8, #3432]
  41dfd0:	cbnz	w8, 41df00 <ferror@plt+0x19f20>
  41dfd4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41dfd8:	ldr	x8, [x8, #3424]
  41dfdc:	sub	x8, x8, #0x30
  41dfe0:	cmp	x20, x8, lsr #3
  41dfe4:	b.ls	41dff0 <ferror@plt+0x1a010>  // b.plast
  41dfe8:	mov	w23, wzr
  41dfec:	b	41df00 <ferror@plt+0x19f20>
  41dff0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41dff4:	ldr	w8, [x8, #3436]
  41dff8:	cmp	w8, #0x0
  41dffc:	mov	w8, #0x1                   	// #1
  41e000:	cinc	w23, w8, ne  // ne = any
  41e004:	b	41df00 <ferror@plt+0x19f20>
  41e008:	mov	x0, x19
  41e00c:	mov	x1, x21
  41e010:	bl	41e170 <ferror@plt+0x1a190>
  41e014:	cbnz	w0, 41df10 <ferror@plt+0x19f30>
  41e018:	bl	403aa0 <abort@plt>
  41e01c:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  41e020:	ldr	w8, [x8, #4]
  41e024:	cmp	w23, #0x2
  41e028:	b.ne	41e108 <ferror@plt+0x1a128>  // b.any
  41e02c:	cbnz	w8, 41e148 <ferror@plt+0x1a168>
  41e030:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  41e034:	add	x21, x21, #0xdb8
  41e038:	mov	x0, x21
  41e03c:	bl	42fcfc <ferror@plt+0x2bd1c>
  41e040:	mov	x0, x20
  41e044:	mov	x1, x19
  41e048:	bl	41e414 <ferror@plt+0x1a434>
  41e04c:	mov	x0, x21
  41e050:	ldp	x20, x19, [sp, #64]
  41e054:	ldp	x22, x21, [sp, #48]
  41e058:	ldr	x23, [sp, #32]
  41e05c:	ldp	x29, x30, [sp, #16]
  41e060:	add	sp, sp, #0x50
  41e064:	b	42fda8 <ferror@plt+0x2bdc8>
  41e068:	lsl	x15, x8, #4
  41e06c:	lsl	w14, w14, #6
  41e070:	udiv	x14, x14, x15
  41e074:	cmp	w13, w14
  41e078:	csel	x13, x13, x14, hi  // hi = pmore
  41e07c:	cmp	x12, w13, uxtw
  41e080:	b.cc	41df7c <ferror@plt+0x19f9c>  // b.lo, b.ul, b.last
  41e084:	ldr	x12, [x21]
  41e088:	lsl	x13, x22, #4
  41e08c:	ldr	q0, [x12, x13]
  41e090:	str	q0, [sp]
  41e094:	ldr	q0, [x10, x13]
  41e098:	str	q0, [x12, x13]
  41e09c:	ldr	x10, [x21, #8]
  41e0a0:	ldr	q0, [sp]
  41e0a4:	str	q0, [x10, x13]
  41e0a8:	ldr	x10, [x21, #8]
  41e0ac:	ldr	x12, [x9, #64]
  41e0b0:	ldr	x9, [x9]
  41e0b4:	add	x13, x10, x13
  41e0b8:	ldr	w12, [x12, x22, lsl #2]
  41e0bc:	ldr	x2, [x13, #8]
  41e0c0:	udiv	x9, x9, x11
  41e0c4:	cmp	x9, #0x4
  41e0c8:	mov	w11, #0x4                   	// #4
  41e0cc:	csel	x9, x9, x11, hi  // hi = pmore
  41e0d0:	cbnz	w12, 41e128 <ferror@plt+0x1a148>
  41e0d4:	cmp	x2, w9, uxtw
  41e0d8:	b.cc	41df7c <ferror@plt+0x19f9c>  // b.lo, b.ul, b.last
  41e0dc:	add	x23, x10, x22, lsl #4
  41e0e0:	ldr	x1, [x23]
  41e0e4:	mov	w0, w22
  41e0e8:	bl	41e9f8 <ferror@plt+0x1aa18>
  41e0ec:	stp	xzr, xzr, [x23]
  41e0f0:	b	41df7c <ferror@plt+0x19f9c>
  41e0f4:	mov	x0, x19
  41e0f8:	mov	w1, wzr
  41e0fc:	mov	x2, x20
  41e100:	bl	4038d0 <memset@plt>
  41e104:	b	41df88 <ferror@plt+0x19fa8>
  41e108:	cbnz	w8, 41e15c <ferror@plt+0x1a17c>
  41e10c:	mov	x0, x19
  41e110:	ldp	x20, x19, [sp, #64]
  41e114:	ldp	x22, x21, [sp, #48]
  41e118:	ldr	x23, [sp, #32]
  41e11c:	ldp	x29, x30, [sp, #16]
  41e120:	add	sp, sp, #0x50
  41e124:	b	414260 <ferror@plt+0x10280>
  41e128:	lsl	x8, x8, #4
  41e12c:	lsl	w11, w12, #6
  41e130:	udiv	x8, x11, x8
  41e134:	cmp	w9, w8
  41e138:	csel	x9, x9, x8, hi  // hi = pmore
  41e13c:	cmp	x2, w9, uxtw
  41e140:	b.cc	41df7c <ferror@plt+0x19f9c>  // b.lo, b.ul, b.last
  41e144:	b	41e0dc <ferror@plt+0x1a0fc>
  41e148:	mov	x0, x19
  41e14c:	mov	w1, wzr
  41e150:	mov	x2, x20
  41e154:	bl	4038d0 <memset@plt>
  41e158:	b	41e030 <ferror@plt+0x1a050>
  41e15c:	mov	x0, x19
  41e160:	mov	w1, wzr
  41e164:	mov	x2, x21
  41e168:	bl	4038d0 <memset@plt>
  41e16c:	b	41e10c <ferror@plt+0x1a12c>
  41e170:	stp	x29, x30, [sp, #-80]!
  41e174:	str	x25, [sp, #16]
  41e178:	stp	x24, x23, [sp, #32]
  41e17c:	stp	x22, x21, [sp, #48]
  41e180:	stp	x20, x19, [sp, #64]
  41e184:	mov	x29, sp
  41e188:	cbz	x0, 41e3a4 <ferror@plt+0x1a3c4>
  41e18c:	mov	x20, x0
  41e190:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41e194:	add	x0, x0, #0xdd8
  41e198:	mov	x19, x1
  41e19c:	bl	42fcfc <ferror@plt+0x2bd1c>
  41e1a0:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41e1a4:	ldr	x8, [x22, #3552]
  41e1a8:	cbz	x8, 41e3ac <ferror@plt+0x1a3cc>
  41e1ac:	mov	x9, #0x7423                	// #29731
  41e1b0:	movk	x9, #0x2b11, lsl #16
  41e1b4:	movk	x9, #0x42cf, lsl #32
  41e1b8:	mov	x10, #0xf33                 	// #3891
  41e1bc:	movk	x9, #0x2034, lsl #48
  41e1c0:	movk	x10, #0xb051, lsl #16
  41e1c4:	movk	x10, #0x901, lsl #32
  41e1c8:	umulh	x9, x20, x9
  41e1cc:	movk	x10, #0x30, lsl #48
  41e1d0:	lsr	x9, x9, #17
  41e1d4:	umulh	x10, x9, x10
  41e1d8:	sub	x11, x9, x10
  41e1dc:	add	x10, x10, x11, lsr #1
  41e1e0:	lsr	x10, x10, #11
  41e1e4:	mov	w11, #0xffd                 	// #4093
  41e1e8:	msub	x23, x10, x11, x9
  41e1ec:	ldr	x8, [x8, x23, lsl #3]
  41e1f0:	cbz	x8, 41e3ac <ferror@plt+0x1a3cc>
  41e1f4:	mov	x9, #0x403                 	// #1027
  41e1f8:	movk	x9, #0x1008, lsl #16
  41e1fc:	movk	x9, #0x4020, lsl #32
  41e200:	movk	x9, #0x80, lsl #48
  41e204:	umulh	x9, x20, x9
  41e208:	sub	x10, x20, x9
  41e20c:	add	x9, x9, x10, lsr #1
  41e210:	lsr	x9, x9, #8
  41e214:	sub	x9, x9, x9, lsl #9
  41e218:	add	x24, x20, x9
  41e21c:	add	x9, x8, x24, lsl #4
  41e220:	ldr	w8, [x9, #8]
  41e224:	ldr	x9, [x9]
  41e228:	cbz	w8, 41e278 <ferror@plt+0x1a298>
  41e22c:	mov	w11, wzr
  41e230:	mov	w12, w8
  41e234:	add	w10, w12, w11
  41e238:	lsr	w14, w10, #1
  41e23c:	add	x10, x9, w14, uxtw #4
  41e240:	ldr	x15, [x10]
  41e244:	cmp	x15, x20
  41e248:	cset	w13, ne  // ne = any
  41e24c:	csinv	w13, w13, wzr, ls  // ls = plast
  41e250:	cbz	w13, 41e27c <ferror@plt+0x1a29c>
  41e254:	cmp	x15, x20
  41e258:	csel	w12, w14, w12, hi  // hi = pmore
  41e25c:	csinc	w11, w11, w14, hi  // hi = pmore
  41e260:	cmp	w11, w12
  41e264:	b.cc	41e234 <ferror@plt+0x1a254>  // b.lo, b.ul, b.last
  41e268:	cmp	w13, #0x0
  41e26c:	b.le	41e27c <ferror@plt+0x1a29c>
  41e270:	add	x10, x10, #0x10
  41e274:	b	41e280 <ferror@plt+0x1a2a0>
  41e278:	mov	x10, x9
  41e27c:	cbz	x10, 41e3ac <ferror@plt+0x1a3cc>
  41e280:	add	x8, x9, x8, lsl #4
  41e284:	cmp	x10, x8
  41e288:	b.cs	41e3ac <ferror@plt+0x1a3cc>  // b.hs, b.nlast
  41e28c:	ldr	x8, [x10]
  41e290:	cmp	x8, x20
  41e294:	b.ne	41e3ac <ferror@plt+0x1a3cc>  // b.any
  41e298:	ldr	x21, [x10, #8]
  41e29c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41e2a0:	add	x0, x0, #0xdd8
  41e2a4:	bl	42fda8 <ferror@plt+0x2bdc8>
  41e2a8:	cmp	x21, x19
  41e2ac:	b.eq	41e2b8 <ferror@plt+0x1a2d8>  // b.none
  41e2b0:	orr	x8, x21, x19
  41e2b4:	cbnz	x8, 41e3f0 <ferror@plt+0x1a410>
  41e2b8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41e2bc:	add	x0, x0, #0xdd8
  41e2c0:	bl	42fcfc <ferror@plt+0x2bd1c>
  41e2c4:	ldr	x25, [x22, #3552]
  41e2c8:	cbz	x25, 41e3ac <ferror@plt+0x1a3cc>
  41e2cc:	ldr	x10, [x25, x23, lsl #3]
  41e2d0:	cbz	x10, 41e3ac <ferror@plt+0x1a3cc>
  41e2d4:	lsl	x21, x24, #4
  41e2d8:	add	x8, x10, x21
  41e2dc:	ldr	w9, [x8, #8]!
  41e2e0:	ldr	x10, [x10, x21]
  41e2e4:	cbz	w9, 41e334 <ferror@plt+0x1a354>
  41e2e8:	mov	w11, wzr
  41e2ec:	mov	w12, w9
  41e2f0:	add	w13, w12, w11
  41e2f4:	lsr	w14, w13, #1
  41e2f8:	add	x0, x10, w14, uxtw #4
  41e2fc:	ldr	x15, [x0]
  41e300:	cmp	x15, x20
  41e304:	cset	w13, ne  // ne = any
  41e308:	csinv	w13, w13, wzr, ls  // ls = plast
  41e30c:	cbz	w13, 41e338 <ferror@plt+0x1a358>
  41e310:	cmp	x15, x20
  41e314:	csel	w12, w14, w12, hi  // hi = pmore
  41e318:	csinc	w11, w11, w14, hi  // hi = pmore
  41e31c:	cmp	w11, w12
  41e320:	b.cc	41e2f0 <ferror@plt+0x1a310>  // b.lo, b.ul, b.last
  41e324:	cmp	w13, #0x0
  41e328:	b.le	41e338 <ferror@plt+0x1a358>
  41e32c:	add	x0, x0, #0x10
  41e330:	b	41e33c <ferror@plt+0x1a35c>
  41e334:	mov	x0, x10
  41e338:	cbz	x0, 41e3ac <ferror@plt+0x1a3cc>
  41e33c:	add	x11, x10, x9, lsl #4
  41e340:	cmp	x0, x11
  41e344:	b.cs	41e3ac <ferror@plt+0x1a3cc>  // b.hs, b.nlast
  41e348:	ldr	x11, [x0]
  41e34c:	cmp	x11, x20
  41e350:	b.ne	41e3ac <ferror@plt+0x1a3cc>  // b.any
  41e354:	sub	x10, x0, x10
  41e358:	sub	w9, w9, #0x1
  41e35c:	lsr	x10, x10, #4
  41e360:	str	w9, [x8]
  41e364:	sub	w8, w9, w10
  41e368:	add	x1, x0, #0x10
  41e36c:	lsl	x2, x8, #4
  41e370:	bl	4034c0 <memmove@plt>
  41e374:	ldr	x8, [x25, x23, lsl #3]
  41e378:	add	x9, x8, x24, lsl #4
  41e37c:	ldr	w9, [x9, #8]
  41e380:	cbnz	w9, 41e398 <ferror@plt+0x1a3b8>
  41e384:	ldr	x0, [x8, x21]
  41e388:	bl	403bf0 <free@plt>
  41e38c:	ldr	x8, [x22, #3552]
  41e390:	ldr	x8, [x8, x23, lsl #3]
  41e394:	str	xzr, [x8, x21]
  41e398:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41e39c:	add	x0, x0, #0xdd8
  41e3a0:	bl	42fda8 <ferror@plt+0x2bdc8>
  41e3a4:	mov	w0, #0x1                   	// #1
  41e3a8:	b	41e3d8 <ferror@plt+0x1a3f8>
  41e3ac:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41e3b0:	add	x0, x0, #0xdd8
  41e3b4:	bl	42fda8 <ferror@plt+0x2bdc8>
  41e3b8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41e3bc:	ldr	x0, [x8, #2296]
  41e3c0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41e3c4:	add	x1, x1, #0xc60
  41e3c8:	mov	x2, x20
  41e3cc:	mov	x3, x19
  41e3d0:	bl	403fa0 <fprintf@plt>
  41e3d4:	mov	w0, wzr
  41e3d8:	ldp	x20, x19, [sp, #64]
  41e3dc:	ldp	x22, x21, [sp, #48]
  41e3e0:	ldp	x24, x23, [sp, #32]
  41e3e4:	ldr	x25, [sp, #16]
  41e3e8:	ldp	x29, x30, [sp], #80
  41e3ec:	ret
  41e3f0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41e3f4:	ldr	x0, [x8, #2296]
  41e3f8:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41e3fc:	add	x1, x1, #0xca9
  41e400:	mov	x2, x20
  41e404:	mov	x3, x21
  41e408:	mov	x4, x19
  41e40c:	bl	403fa0 <fprintf@plt>
  41e410:	b	41e3d4 <ferror@plt+0x1a3f4>
  41e414:	stp	x29, x30, [sp, #-16]!
  41e418:	lsl	x9, x0, #3
  41e41c:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  41e420:	add	x9, x9, #0x2f
  41e424:	ldr	x10, [x10, #3416]
  41e428:	clz	x9, x9
  41e42c:	eor	w9, w9, #0x3f
  41e430:	mov	w11, #0x2                   	// #2
  41e434:	lsl	w9, w11, w9
  41e438:	sxtw	x9, w9
  41e43c:	cmp	x10, x9
  41e440:	csel	x9, x9, x10, cc  // cc = lo, ul, last
  41e444:	udiv	x10, x1, x9
  41e448:	mov	x8, x0
  41e44c:	mul	x0, x10, x9
  41e450:	add	x9, x0, x9
  41e454:	ldur	w10, [x9, #-40]
  41e458:	mov	x29, sp
  41e45c:	cbz	w10, 41e534 <ferror@plt+0x1a554>
  41e460:	ldr	x11, [x9, #-48]!
  41e464:	lsr	x8, x8, #4
  41e468:	sub	w10, w10, #0x1
  41e46c:	sub	w8, w8, #0x1
  41e470:	str	x11, [x1]
  41e474:	str	x1, [x9]
  41e478:	str	w10, [x9, #8]
  41e47c:	cbz	x11, 41e48c <ferror@plt+0x1a4ac>
  41e480:	cbz	w10, 41e4f4 <ferror@plt+0x1a514>
  41e484:	ldp	x29, x30, [sp], #16
  41e488:	ret
  41e48c:	ldp	x14, x11, [x9, #16]
  41e490:	adrp	x15, 48e000 <ferror@plt+0x8a020>
  41e494:	mov	w12, w8
  41e498:	str	x11, [x14, #24]
  41e49c:	str	x14, [x11, #16]
  41e4a0:	ldr	x11, [x15, #3520]
  41e4a4:	ldr	x13, [x11, w8, uxtw #3]
  41e4a8:	cmp	x13, x9
  41e4ac:	b.eq	41e4c4 <ferror@plt+0x1a4e4>  // b.none
  41e4b0:	cbz	x13, 41e4e0 <ferror@plt+0x1a500>
  41e4b4:	ldr	x14, [x13, #24]
  41e4b8:	str	x9, [x13, #24]
  41e4bc:	str	x9, [x14, #16]
  41e4c0:	b	41e4e8 <ferror@plt+0x1a508>
  41e4c4:	cmp	x14, x9
  41e4c8:	csel	x13, xzr, x14, eq  // eq = none
  41e4cc:	lsl	x14, x12, #3
  41e4d0:	str	x13, [x11, x14]
  41e4d4:	ldr	x11, [x15, #3520]
  41e4d8:	ldr	x13, [x11, x14]
  41e4dc:	cbnz	x13, 41e4b4 <ferror@plt+0x1a4d4>
  41e4e0:	mov	x13, x9
  41e4e4:	mov	x14, x9
  41e4e8:	stp	x13, x14, [x9, #16]
  41e4ec:	str	x9, [x11, x12, lsl #3]
  41e4f0:	cbnz	w10, 41e484 <ferror@plt+0x1a4a4>
  41e4f4:	ldp	x10, x11, [x9, #16]
  41e4f8:	str	x11, [x10, #24]
  41e4fc:	str	x10, [x11, #16]
  41e500:	adrp	x11, 48e000 <ferror@plt+0x8a020>
  41e504:	ldr	x11, [x11, #3520]
  41e508:	ldr	x12, [x11, w8, uxtw #3]
  41e50c:	cmp	x12, x9
  41e510:	b.eq	41e51c <ferror@plt+0x1a53c>  // b.none
  41e514:	ldp	x29, x30, [sp], #16
  41e518:	b	403bf0 <free@plt>
  41e51c:	cmp	x10, x9
  41e520:	mov	w8, w8
  41e524:	csel	x9, xzr, x10, eq  // eq = none
  41e528:	str	x9, [x11, x8, lsl #3]
  41e52c:	ldp	x29, x30, [sp], #16
  41e530:	b	403bf0 <free@plt>
  41e534:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41e538:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41e53c:	add	x0, x0, #0xb02
  41e540:	add	x1, x1, #0xc04
  41e544:	bl	41ecac <ferror@plt+0x1accc>
  41e548:	sub	sp, sp, #0xa0
  41e54c:	stp	x29, x30, [sp, #64]
  41e550:	stp	x28, x27, [sp, #80]
  41e554:	stp	x26, x25, [sp, #96]
  41e558:	stp	x24, x23, [sp, #112]
  41e55c:	stp	x22, x21, [sp, #128]
  41e560:	stp	x20, x19, [sp, #144]
  41e564:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41e568:	ldr	x8, [x8, #3464]
  41e56c:	add	x20, x0, #0xf
  41e570:	and	x24, x20, #0xfffffffffffffff0
  41e574:	add	x29, sp, #0x40
  41e578:	mov	x19, x2
  41e57c:	cmp	x8, x24
  41e580:	mov	x21, x1
  41e584:	stur	x0, [x29, #-24]
  41e588:	b.cc	41e74c <ferror@plt+0x1a76c>  // b.lo, b.ul, b.last
  41e58c:	cbz	x24, 41e74c <ferror@plt+0x1a76c>
  41e590:	str	x24, [sp, #32]
  41e594:	bl	41d9ec <ferror@plt+0x19a0c>
  41e598:	cbz	x21, 41e7cc <ferror@plt+0x1a7ec>
  41e59c:	lsr	x8, x20, #4
  41e5a0:	ubfx	x9, x20, #4, #32
  41e5a4:	sub	w13, w8, #0x1
  41e5a8:	add	x8, x9, w8, uxtw #2
  41e5ac:	lsl	x8, x8, #4
  41e5b0:	mov	w10, #0xa0                  	// #160
  41e5b4:	adrp	x26, 48e000 <ferror@plt+0x8a020>
  41e5b8:	mov	w24, w13
  41e5bc:	cmp	x8, #0xa0
  41e5c0:	mov	x23, x0
  41e5c4:	adrp	x25, 48e000 <ferror@plt+0x8a020>
  41e5c8:	add	x26, x26, #0xd60
  41e5cc:	mov	w27, #0x4                   	// #4
  41e5d0:	adrp	x28, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  41e5d4:	lsl	x14, x9, #4
  41e5d8:	csel	x20, x8, x10, hi  // hi = pmore
  41e5dc:	lsl	x15, x24, #4
  41e5e0:	ldr	w8, [x25, #3440]
  41e5e4:	ldr	x22, [x21, x19]
  41e5e8:	cbnz	w8, 41e650 <ferror@plt+0x1a670>
  41e5ec:	ldr	x8, [x23, #8]
  41e5f0:	ldr	x9, [x26, #64]
  41e5f4:	ldr	x10, [x26]
  41e5f8:	add	x12, x8, x24, lsl #4
  41e5fc:	ldr	w11, [x9, x24, lsl #2]
  41e600:	ldr	x9, [x12, #8]
  41e604:	udiv	x10, x10, x20
  41e608:	cmp	x10, #0x4
  41e60c:	csel	x10, x10, x27, hi  // hi = pmore
  41e610:	cbnz	w11, 41e674 <ferror@plt+0x1a694>
  41e614:	cmp	x9, w10, uxtw
  41e618:	b.cs	41e68c <ferror@plt+0x1a6ac>  // b.hs, b.nlast
  41e61c:	ldr	w8, [x28, #4]
  41e620:	cbnz	w8, 41e70c <ferror@plt+0x1a72c>
  41e624:	ldr	x8, [x23, #8]
  41e628:	str	xzr, [x21, #8]
  41e62c:	add	x8, x8, x24, lsl #4
  41e630:	ldr	x9, [x8]
  41e634:	str	x9, [x21]
  41e638:	ldr	x9, [x8, #8]
  41e63c:	add	x9, x9, #0x1
  41e640:	stp	x21, x9, [x8]
  41e644:	mov	x21, x22
  41e648:	cbnz	x22, 41e5e0 <ferror@plt+0x1a600>
  41e64c:	b	41e7cc <ferror@plt+0x1a7ec>
  41e650:	ldur	x1, [x29, #-24]
  41e654:	mov	x0, x21
  41e658:	str	w13, [sp, #28]
  41e65c:	stp	x15, x14, [sp, #8]
  41e660:	bl	41e170 <ferror@plt+0x1a190>
  41e664:	ldp	x15, x14, [sp, #8]
  41e668:	ldr	w13, [sp, #28]
  41e66c:	cbnz	w0, 41e5ec <ferror@plt+0x1a60c>
  41e670:	b	41e88c <ferror@plt+0x1a8ac>
  41e674:	lsl	w11, w11, #6
  41e678:	udiv	x11, x11, x14
  41e67c:	cmp	w10, w11
  41e680:	csel	x10, x10, x11, hi  // hi = pmore
  41e684:	cmp	x9, w10, uxtw
  41e688:	b.cc	41e61c <ferror@plt+0x1a63c>  // b.lo, b.ul, b.last
  41e68c:	ldr	x9, [x23]
  41e690:	ldr	q0, [x9, x15]
  41e694:	stur	q0, [x29, #-16]
  41e698:	ldr	q0, [x8, x15]
  41e69c:	str	q0, [x9, x15]
  41e6a0:	ldr	x8, [x23, #8]
  41e6a4:	ldur	q0, [x29, #-16]
  41e6a8:	str	q0, [x8, x15]
  41e6ac:	ldr	x8, [x23, #8]
  41e6b0:	ldr	x9, [x26, #64]
  41e6b4:	ldr	x11, [x26]
  41e6b8:	add	x12, x8, x15
  41e6bc:	ldr	w10, [x9, x24, lsl #2]
  41e6c0:	ldr	x2, [x12, #8]
  41e6c4:	udiv	x9, x11, x20
  41e6c8:	cmp	x9, #0x4
  41e6cc:	csel	x9, x9, x27, hi  // hi = pmore
  41e6d0:	cbnz	w10, 41e730 <ferror@plt+0x1a750>
  41e6d4:	cmp	x2, w9, uxtw
  41e6d8:	b.cc	41e61c <ferror@plt+0x1a63c>  // b.lo, b.ul, b.last
  41e6dc:	add	x8, x8, x24, lsl #4
  41e6e0:	stp	x8, x15, [sp]
  41e6e4:	ldr	x1, [x8]
  41e6e8:	mov	w0, w13
  41e6ec:	str	w13, [sp, #28]
  41e6f0:	str	x14, [sp, #16]
  41e6f4:	bl	41e9f8 <ferror@plt+0x1aa18>
  41e6f8:	ldp	x15, x14, [sp, #8]
  41e6fc:	ldr	w13, [sp, #28]
  41e700:	ldr	x8, [sp]
  41e704:	stp	xzr, xzr, [x8]
  41e708:	b	41e61c <ferror@plt+0x1a63c>
  41e70c:	ldr	x2, [sp, #32]
  41e710:	mov	x0, x21
  41e714:	mov	w1, wzr
  41e718:	str	w13, [sp, #28]
  41e71c:	stp	x15, x14, [sp, #8]
  41e720:	bl	4038d0 <memset@plt>
  41e724:	ldp	x15, x14, [sp, #8]
  41e728:	ldr	w13, [sp, #28]
  41e72c:	b	41e624 <ferror@plt+0x1a644>
  41e730:	lsl	w10, w10, #6
  41e734:	udiv	x10, x10, x14
  41e738:	cmp	w9, w10
  41e73c:	csel	x9, x9, x10, hi  // hi = pmore
  41e740:	cmp	x2, w9, uxtw
  41e744:	b.cc	41e61c <ferror@plt+0x1a63c>  // b.lo, b.ul, b.last
  41e748:	b	41e6dc <ferror@plt+0x1a6fc>
  41e74c:	cbz	x24, 41e770 <ferror@plt+0x1a790>
  41e750:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41e754:	ldr	w8, [x8, #3432]
  41e758:	cbnz	w8, 41e770 <ferror@plt+0x1a790>
  41e75c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41e760:	ldr	x8, [x8, #3424]
  41e764:	sub	x8, x8, #0x30
  41e768:	cmp	x24, x8, lsr #3
  41e76c:	b.ls	41e7ec <ferror@plt+0x1a80c>  // b.plast
  41e770:	cbz	x21, 41e7cc <ferror@plt+0x1a7ec>
  41e774:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41e778:	adrp	x22, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  41e77c:	ldr	w8, [x20, #3440]
  41e780:	ldr	x23, [x21, x19]
  41e784:	cbnz	w8, 41e7a4 <ferror@plt+0x1a7c4>
  41e788:	ldr	w8, [x22, #4]
  41e78c:	cbnz	w8, 41e7b8 <ferror@plt+0x1a7d8>
  41e790:	mov	x0, x21
  41e794:	bl	414260 <ferror@plt+0x10280>
  41e798:	mov	x21, x23
  41e79c:	cbnz	x23, 41e77c <ferror@plt+0x1a79c>
  41e7a0:	b	41e7cc <ferror@plt+0x1a7ec>
  41e7a4:	ldur	x1, [x29, #-24]
  41e7a8:	mov	x0, x21
  41e7ac:	bl	41e170 <ferror@plt+0x1a190>
  41e7b0:	cbnz	w0, 41e788 <ferror@plt+0x1a7a8>
  41e7b4:	b	41e88c <ferror@plt+0x1a8ac>
  41e7b8:	ldur	x2, [x29, #-24]
  41e7bc:	mov	x0, x21
  41e7c0:	mov	w1, wzr
  41e7c4:	bl	4038d0 <memset@plt>
  41e7c8:	b	41e790 <ferror@plt+0x1a7b0>
  41e7cc:	ldp	x20, x19, [sp, #144]
  41e7d0:	ldp	x22, x21, [sp, #128]
  41e7d4:	ldp	x24, x23, [sp, #112]
  41e7d8:	ldp	x26, x25, [sp, #96]
  41e7dc:	ldp	x28, x27, [sp, #80]
  41e7e0:	ldp	x29, x30, [sp, #64]
  41e7e4:	add	sp, sp, #0xa0
  41e7e8:	ret
  41e7ec:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41e7f0:	ldr	w8, [x8, #3436]
  41e7f4:	cbz	w8, 41e590 <ferror@plt+0x1a5b0>
  41e7f8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41e7fc:	add	x0, x0, #0xdb8
  41e800:	bl	42fcfc <ferror@plt+0x2bd1c>
  41e804:	cbz	x21, 41e864 <ferror@plt+0x1a884>
  41e808:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41e80c:	adrp	x22, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  41e810:	ldr	w8, [x20, #3440]
  41e814:	ldr	x23, [x21, x19]
  41e818:	cbnz	w8, 41e83c <ferror@plt+0x1a85c>
  41e81c:	ldr	w8, [x22, #4]
  41e820:	cbnz	w8, 41e850 <ferror@plt+0x1a870>
  41e824:	mov	x0, x24
  41e828:	mov	x1, x21
  41e82c:	bl	41e414 <ferror@plt+0x1a434>
  41e830:	mov	x21, x23
  41e834:	cbnz	x23, 41e810 <ferror@plt+0x1a830>
  41e838:	b	41e864 <ferror@plt+0x1a884>
  41e83c:	ldur	x1, [x29, #-24]
  41e840:	mov	x0, x21
  41e844:	bl	41e170 <ferror@plt+0x1a190>
  41e848:	cbnz	w0, 41e81c <ferror@plt+0x1a83c>
  41e84c:	b	41e88c <ferror@plt+0x1a8ac>
  41e850:	mov	x0, x21
  41e854:	mov	w1, wzr
  41e858:	mov	x2, x24
  41e85c:	bl	4038d0 <memset@plt>
  41e860:	b	41e824 <ferror@plt+0x1a844>
  41e864:	ldp	x20, x19, [sp, #144]
  41e868:	ldp	x22, x21, [sp, #128]
  41e86c:	ldp	x24, x23, [sp, #112]
  41e870:	ldp	x26, x25, [sp, #96]
  41e874:	ldp	x28, x27, [sp, #80]
  41e878:	ldp	x29, x30, [sp, #64]
  41e87c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41e880:	add	x0, x0, #0xdb8
  41e884:	add	sp, sp, #0xa0
  41e888:	b	42fda8 <ferror@plt+0x2bdc8>
  41e88c:	bl	403aa0 <abort@plt>
  41e890:	stp	x29, x30, [sp, #-96]!
  41e894:	stp	x26, x25, [sp, #32]
  41e898:	stp	x24, x23, [sp, #48]
  41e89c:	stp	x22, x21, [sp, #64]
  41e8a0:	stp	x20, x19, [sp, #80]
  41e8a4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41e8a8:	ldr	x8, [x8, #3424]
  41e8ac:	mov	x9, #0x7fffff0000          	// #549755748352
  41e8b0:	movk	x9, #0xffd0
  41e8b4:	mov	x19, x0
  41e8b8:	add	x8, x8, x9
  41e8bc:	lsr	x9, x8, #7
  41e8c0:	str	x27, [sp, #16]
  41e8c4:	mov	x29, sp
  41e8c8:	cbz	w9, 41e9d8 <ferror@plt+0x1a9f8>
  41e8cc:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  41e8d0:	mov	x22, xzr
  41e8d4:	ubfx	x23, x8, #7, #32
  41e8d8:	add	x20, x20, #0xdb8
  41e8dc:	b	41e8f8 <ferror@plt+0x1a918>
  41e8e0:	ldr	x1, [x25]
  41e8e4:	mov	w0, w22
  41e8e8:	bl	41e9f8 <ferror@plt+0x1aa18>
  41e8ec:	cmp	x24, x23
  41e8f0:	mov	x22, x24
  41e8f4:	b.eq	41e9d8 <ferror@plt+0x1a9f8>  // b.none
  41e8f8:	ldp	x8, x26, [x19]
  41e8fc:	lsl	x9, x22, #4
  41e900:	add	x24, x22, #0x1
  41e904:	lsl	x21, x24, #4
  41e908:	add	x27, x8, x9
  41e90c:	ldr	x2, [x27, #8]
  41e910:	add	x25, x26, x9
  41e914:	cmp	x2, #0x4
  41e918:	b.cc	41e92c <ferror@plt+0x1a94c>  // b.lo, b.ul, b.last
  41e91c:	ldr	x1, [x27]
  41e920:	mov	w0, w22
  41e924:	bl	41e9f8 <ferror@plt+0x1aa18>
  41e928:	b	41e978 <ferror@plt+0x1a998>
  41e92c:	mov	x0, x20
  41e930:	bl	42fcfc <ferror@plt+0x2bd1c>
  41e934:	ldr	x1, [x27]
  41e938:	cbz	x1, 41e970 <ferror@plt+0x1a990>
  41e93c:	ldr	x8, [x1, #8]
  41e940:	cbnz	x8, 41e960 <ferror@plt+0x1a980>
  41e944:	ldr	x8, [x1]
  41e948:	str	x8, [x27]
  41e94c:	mov	x0, x21
  41e950:	bl	41e414 <ferror@plt+0x1a434>
  41e954:	ldr	x1, [x27]
  41e958:	cbnz	x1, 41e93c <ferror@plt+0x1a95c>
  41e95c:	b	41e970 <ferror@plt+0x1a990>
  41e960:	ldr	x9, [x8]
  41e964:	str	x9, [x1, #8]
  41e968:	mov	x1, x8
  41e96c:	b	41e94c <ferror@plt+0x1a96c>
  41e970:	mov	x0, x20
  41e974:	bl	42fda8 <ferror@plt+0x2bdc8>
  41e978:	add	x8, x26, x22, lsl #4
  41e97c:	ldr	x2, [x8, #8]
  41e980:	cmp	x2, #0x3
  41e984:	b.hi	41e8e0 <ferror@plt+0x1a900>  // b.pmore
  41e988:	mov	x0, x20
  41e98c:	bl	42fcfc <ferror@plt+0x2bd1c>
  41e990:	ldr	x1, [x25]
  41e994:	cbz	x1, 41e9cc <ferror@plt+0x1a9ec>
  41e998:	ldr	x8, [x1, #8]
  41e99c:	cbnz	x8, 41e9bc <ferror@plt+0x1a9dc>
  41e9a0:	ldr	x8, [x1]
  41e9a4:	str	x8, [x25]
  41e9a8:	mov	x0, x21
  41e9ac:	bl	41e414 <ferror@plt+0x1a434>
  41e9b0:	ldr	x1, [x25]
  41e9b4:	cbnz	x1, 41e998 <ferror@plt+0x1a9b8>
  41e9b8:	b	41e9cc <ferror@plt+0x1a9ec>
  41e9bc:	ldr	x9, [x8]
  41e9c0:	str	x9, [x1, #8]
  41e9c4:	mov	x1, x8
  41e9c8:	b	41e9a8 <ferror@plt+0x1a9c8>
  41e9cc:	mov	x0, x20
  41e9d0:	bl	42fda8 <ferror@plt+0x2bdc8>
  41e9d4:	b	41e8ec <ferror@plt+0x1a90c>
  41e9d8:	mov	x0, x19
  41e9dc:	ldp	x20, x19, [sp, #80]
  41e9e0:	ldp	x22, x21, [sp, #64]
  41e9e4:	ldp	x24, x23, [sp, #48]
  41e9e8:	ldp	x26, x25, [sp, #32]
  41e9ec:	ldr	x27, [sp, #16]
  41e9f0:	ldp	x29, x30, [sp], #96
  41e9f4:	b	414260 <ferror@plt+0x10280>
  41e9f8:	sub	sp, sp, #0x40
  41e9fc:	stp	x29, x30, [sp, #16]
  41ea00:	stp	x22, x21, [sp, #32]
  41ea04:	stp	x20, x19, [sp, #48]
  41ea08:	ldr	x9, [x1, #8]
  41ea0c:	mov	x21, x2
  41ea10:	mov	x20, x1
  41ea14:	mov	w19, w0
  41ea18:	add	x29, sp, #0x10
  41ea1c:	cbnz	x9, 41ec68 <ferror@plt+0x1ac88>
  41ea20:	ldr	x8, [x20]
  41ea24:	ldr	x9, [x8, #8]
  41ea28:	cbnz	x9, 41ec80 <ferror@plt+0x1aca0>
  41ea2c:	ldr	x12, [x8]
  41ea30:	mov	x9, x8
  41ea34:	ldr	x10, [x12, #8]
  41ea38:	mov	x8, x12
  41ea3c:	cbnz	x10, 41ec90 <ferror@plt+0x1acb0>
  41ea40:	ldr	x13, [x8]
  41ea44:	mov	x10, x12
  41ea48:	ldr	x11, [x13, #8]
  41ea4c:	mov	x8, x13
  41ea50:	cbnz	x11, 41eca0 <ferror@plt+0x1acc0>
  41ea54:	ldr	x8, [x8]
  41ea58:	mov	x11, x13
  41ea5c:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41ea60:	add	x22, x22, #0xd90
  41ea64:	mov	x0, x22
  41ea68:	str	x8, [x11]
  41ea6c:	str	x11, [x10]
  41ea70:	str	x10, [x9]
  41ea74:	str	x9, [x20]
  41ea78:	bl	42fcfc <ferror@plt+0x2bd1c>
  41ea7c:	ldr	x9, [x22, #8]
  41ea80:	mov	w22, w19
  41ea84:	mov	x8, x20
  41ea88:	mov	x11, x20
  41ea8c:	ldr	x10, [x9, w19, uxtw #3]
  41ea90:	cbz	x10, 41ea9c <ferror@plt+0x1aabc>
  41ea94:	ldr	x11, [x10, #8]
  41ea98:	mov	x8, x10
  41ea9c:	ldr	x10, [x11]
  41eaa0:	ldr	x10, [x10]
  41eaa4:	str	x20, [x10, #8]
  41eaa8:	str	x20, [x8, #8]
  41eaac:	ldr	x10, [x20]
  41eab0:	str	x11, [x20, #8]
  41eab4:	ldr	x11, [x10]
  41eab8:	ldr	x12, [x11]
  41eabc:	str	x8, [x11, #8]
  41eac0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41eac4:	str	x21, [x12, #8]
  41eac8:	ldr	w11, [x8, #3500]
  41eacc:	cmp	w11, #0x7
  41ead0:	b.cc	41eb24 <ferror@plt+0x1ab44>  // b.lo, b.ul, b.last
  41ead4:	mov	x0, sp
  41ead8:	bl	410c54 <ferror@plt+0xcc74>
  41eadc:	ldr	x9, [sp, #8]
  41eae0:	mov	x11, #0xf7cf                	// #63439
  41eae4:	movk	x11, #0xe353, lsl #16
  41eae8:	movk	x11, #0x9ba5, lsl #32
  41eaec:	ldr	w8, [sp]
  41eaf0:	movk	x11, #0x20c4, lsl #48
  41eaf4:	smulh	x9, x9, x11
  41eaf8:	lsr	x11, x9, #63
  41eafc:	lsr	x9, x9, #7
  41eb00:	mov	w10, #0x3e8                 	// #1000
  41eb04:	adrp	x12, 48e000 <ferror@plt+0x8a020>
  41eb08:	add	w9, w9, w11
  41eb0c:	add	x12, x12, #0xd98
  41eb10:	madd	w8, w8, w10, w9
  41eb14:	stp	wzr, w8, [x12, #20]
  41eb18:	ldr	x10, [x20]
  41eb1c:	ldr	x9, [x12]
  41eb20:	b	41eb38 <ferror@plt+0x1ab58>
  41eb24:	adrp	x12, 48e000 <ferror@plt+0x8a020>
  41eb28:	add	x12, x12, #0xdac
  41eb2c:	ldr	w8, [x12, #4]
  41eb30:	add	w11, w11, #0x1
  41eb34:	str	w11, [x12]
  41eb38:	mov	w11, w8
  41eb3c:	lsl	x12, x22, #3
  41eb40:	str	x11, [x10, #8]
  41eb44:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  41eb48:	str	x20, [x9, x12]
  41eb4c:	add	x10, x10, #0xd78
  41eb50:	ldr	x9, [x10, #32]
  41eb54:	ldr	x10, [x10]
  41eb58:	mov	x20, xzr
  41eb5c:	ldr	x11, [x9, x12]
  41eb60:	ldr	x11, [x11, #8]
  41eb64:	ldr	x12, [x11]
  41eb68:	ldr	w13, [x12, #8]
  41eb6c:	sub	w13, w8, w13
  41eb70:	cmp	x10, x13
  41eb74:	b.hi	41ebd8 <ferror@plt+0x1abf8>  // b.pmore
  41eb78:	mov	x21, x11
  41eb7c:	ldr	x11, [x11, #8]
  41eb80:	ldr	x13, [x12]
  41eb84:	ldr	x14, [x11]
  41eb88:	ldr	x15, [x13, #8]
  41eb8c:	ldr	x16, [x14]
  41eb90:	str	x15, [x16, #8]
  41eb94:	str	x11, [x15, #8]
  41eb98:	ldr	x15, [x13]
  41eb9c:	str	xzr, [x13, #8]
  41eba0:	str	xzr, [x15, #8]
  41eba4:	str	xzr, [x12, #8]
  41eba8:	str	x20, [x21, #8]
  41ebac:	ldr	x12, [x9, x22, lsl #3]
  41ebb0:	mov	x20, x21
  41ebb4:	cmp	x21, x12
  41ebb8:	mov	x12, x14
  41ebbc:	b.ne	41eb68 <ferror@plt+0x1ab88>  // b.any
  41ebc0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41ebc4:	add	x0, x0, #0xd90
  41ebc8:	str	xzr, [x9, x22, lsl #3]
  41ebcc:	bl	42fda8 <ferror@plt+0x2bdc8>
  41ebd0:	mov	x20, x21
  41ebd4:	b	41ebe8 <ferror@plt+0x1ac08>
  41ebd8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41ebdc:	add	x0, x0, #0xd90
  41ebe0:	bl	42fda8 <ferror@plt+0x2bdc8>
  41ebe4:	cbz	x20, 41ec54 <ferror@plt+0x1ac74>
  41ebe8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41ebec:	add	w8, w19, #0x1
  41ebf0:	add	x0, x0, #0xdb8
  41ebf4:	lsl	x19, x8, #4
  41ebf8:	bl	42fcfc <ferror@plt+0x2bd1c>
  41ebfc:	b	41ec04 <ferror@plt+0x1ac24>
  41ec00:	cbz	x20, 41ec48 <ferror@plt+0x1ac68>
  41ec04:	mov	x8, x20
  41ec08:	ldr	x20, [x20, #8]
  41ec0c:	mov	x1, xzr
  41ec10:	mov	x21, x8
  41ec14:	str	xzr, [x8, #8]
  41ec18:	cbnz	x1, 41ec3c <ferror@plt+0x1ac5c>
  41ec1c:	ldr	x21, [x21]
  41ec20:	mov	x1, x8
  41ec24:	mov	x0, x19
  41ec28:	bl	41e414 <ferror@plt+0x1a434>
  41ec2c:	cbz	x21, 41ec00 <ferror@plt+0x1ac20>
  41ec30:	ldr	x1, [x21, #8]
  41ec34:	mov	x8, x21
  41ec38:	cbz	x1, 41ec1c <ferror@plt+0x1ac3c>
  41ec3c:	ldr	x9, [x1]
  41ec40:	str	x9, [x8, #8]
  41ec44:	b	41ec24 <ferror@plt+0x1ac44>
  41ec48:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41ec4c:	add	x0, x0, #0xdb8
  41ec50:	bl	42fda8 <ferror@plt+0x2bdc8>
  41ec54:	ldp	x20, x19, [sp, #48]
  41ec58:	ldp	x22, x21, [sp, #32]
  41ec5c:	ldp	x29, x30, [sp, #16]
  41ec60:	add	sp, sp, #0x40
  41ec64:	ret
  41ec68:	ldr	x8, [x9]
  41ec6c:	str	x8, [x20, #8]
  41ec70:	mov	x8, x20
  41ec74:	mov	x20, x9
  41ec78:	ldr	x9, [x8, #8]
  41ec7c:	cbz	x9, 41ea2c <ferror@plt+0x1aa4c>
  41ec80:	ldr	x10, [x9]
  41ec84:	mov	x12, x8
  41ec88:	str	x10, [x8, #8]
  41ec8c:	cbz	x10, 41ea40 <ferror@plt+0x1aa60>
  41ec90:	ldr	x11, [x10]
  41ec94:	mov	x13, x12
  41ec98:	str	x11, [x12, #8]
  41ec9c:	cbz	x11, 41ea54 <ferror@plt+0x1aa74>
  41eca0:	ldr	x12, [x11]
  41eca4:	str	x12, [x13, #8]
  41eca8:	b	41ea5c <ferror@plt+0x1aa7c>
  41ecac:	sub	sp, sp, #0x140
  41ecb0:	stp	x29, x30, [sp, #256]
  41ecb4:	stp	x22, x21, [sp, #288]
  41ecb8:	add	x29, sp, #0x100
  41ecbc:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41ecc0:	stp	x3, x4, [x29, #-104]
  41ecc4:	ldr	x3, [x22, #2296]
  41ecc8:	stp	x20, x19, [sp, #304]
  41eccc:	mov	x19, x0
  41ecd0:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41ecd4:	stp	x1, x2, [x29, #-120]
  41ecd8:	add	x0, x0, #0xb66
  41ecdc:	mov	w1, #0x15                  	// #21
  41ece0:	mov	w2, #0x1                   	// #1
  41ece4:	str	x28, [sp, #272]
  41ece8:	stp	x5, x6, [x29, #-88]
  41ecec:	stur	x7, [x29, #-72]
  41ecf0:	stp	q0, q1, [sp]
  41ecf4:	stp	q2, q3, [sp, #32]
  41ecf8:	stp	q4, q5, [sp, #64]
  41ecfc:	stp	q6, q7, [sp, #96]
  41ed00:	bl	403ce0 <fwrite@plt>
  41ed04:	bl	42dc64 <ferror@plt+0x29c84>
  41ed08:	ldr	x20, [x22, #2296]
  41ed0c:	adrp	x8, 47d000 <ferror@plt+0x79020>
  41ed10:	add	x8, x8, #0x4cf
  41ed14:	cmp	x0, #0x0
  41ed18:	csel	x21, x8, x0, eq  // eq = none
  41ed1c:	bl	4037b0 <getpid@plt>
  41ed20:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41ed24:	sxtw	x3, w0
  41ed28:	add	x1, x1, #0xb7c
  41ed2c:	mov	x0, x20
  41ed30:	mov	x2, x21
  41ed34:	bl	403fa0 <fprintf@plt>
  41ed38:	sub	x9, x29, #0x78
  41ed3c:	mov	x10, sp
  41ed40:	mov	x11, #0xffffffffffffffc8    	// #-56
  41ed44:	add	x8, x29, #0x40
  41ed48:	movk	x11, #0xff80, lsl #32
  41ed4c:	add	x9, x9, #0x38
  41ed50:	add	x10, x10, #0x80
  41ed54:	stp	x8, x9, [x29, #-32]
  41ed58:	stp	x10, x11, [x29, #-16]
  41ed5c:	ldp	q0, q1, [x29, #-32]
  41ed60:	ldr	x0, [x22, #2296]
  41ed64:	sub	x2, x29, #0x40
  41ed68:	mov	x1, x19
  41ed6c:	stp	q0, q1, [x29, #-64]
  41ed70:	bl	403eb0 <vfprintf@plt>
  41ed74:	ldr	x1, [x22, #2296]
  41ed78:	mov	w0, #0xa                   	// #10
  41ed7c:	bl	403690 <fputc@plt>
  41ed80:	bl	403aa0 <abort@plt>
  41ed84:	stp	x29, x30, [sp, #-16]!
  41ed88:	mov	x29, sp
  41ed8c:	bl	403a00 <strerror@plt>
  41ed90:	mov	x1, x0
  41ed94:	adrp	x0, 442000 <ferror@plt+0x3e020>
  41ed98:	add	x0, x0, #0xc1b
  41ed9c:	bl	41ecac <ferror@plt+0x1accc>
  41eda0:	mov	w0, #0x10                  	// #16
  41eda4:	b	41de3c <ferror@plt+0x19e5c>
  41eda8:	mov	x1, x0
  41edac:	mov	w0, #0x10                  	// #16
  41edb0:	mov	w2, #0x8                   	// #8
  41edb4:	b	41e548 <ferror@plt+0x1a568>
  41edb8:	mov	x1, x0
  41edbc:	mov	w0, #0x10                  	// #16
  41edc0:	b	41dec0 <ferror@plt+0x19ee0>
  41edc4:	stp	x29, x30, [sp, #-48]!
  41edc8:	stp	x20, x19, [sp, #32]
  41edcc:	mov	x19, x0
  41edd0:	str	x21, [sp, #16]
  41edd4:	mov	x29, sp
  41edd8:	cbz	x0, 41edf8 <ferror@plt+0x1ae18>
  41eddc:	mov	x20, x1
  41ede0:	mov	x8, x19
  41ede4:	ldp	x0, x21, [x8]
  41ede8:	mov	x1, xzr
  41edec:	blr	x20
  41edf0:	mov	x8, x21
  41edf4:	cbnz	x21, 41ede4 <ferror@plt+0x1ae04>
  41edf8:	mov	x1, x19
  41edfc:	ldp	x20, x19, [sp, #32]
  41ee00:	ldr	x21, [sp, #16]
  41ee04:	mov	w0, #0x10                  	// #16
  41ee08:	mov	w2, #0x8                   	// #8
  41ee0c:	ldp	x29, x30, [sp], #48
  41ee10:	b	41e548 <ferror@plt+0x1a568>
  41ee14:	stp	x29, x30, [sp, #-48]!
  41ee18:	str	x21, [sp, #16]
  41ee1c:	stp	x20, x19, [sp, #32]
  41ee20:	mov	x29, sp
  41ee24:	cbz	x0, 41ee44 <ferror@plt+0x1ae64>
  41ee28:	mov	x19, x2
  41ee2c:	mov	x20, x1
  41ee30:	ldp	x0, x21, [x0]
  41ee34:	mov	x1, x19
  41ee38:	blr	x20
  41ee3c:	mov	x0, x21
  41ee40:	cbnz	x21, 41ee30 <ferror@plt+0x1ae50>
  41ee44:	ldp	x20, x19, [sp, #32]
  41ee48:	ldr	x21, [sp, #16]
  41ee4c:	ldp	x29, x30, [sp], #48
  41ee50:	ret
  41ee54:	stp	x29, x30, [sp, #-32]!
  41ee58:	stp	x20, x19, [sp, #16]
  41ee5c:	mov	x19, x0
  41ee60:	mov	w0, #0x10                  	// #16
  41ee64:	mov	x29, sp
  41ee68:	mov	x20, x1
  41ee6c:	bl	41d4f8 <ferror@plt+0x19518>
  41ee70:	stp	x20, xzr, [x0]
  41ee74:	cbz	x19, 41ee90 <ferror@plt+0x1aeb0>
  41ee78:	mov	x9, x19
  41ee7c:	mov	x8, x9
  41ee80:	ldr	x9, [x9, #8]
  41ee84:	cbnz	x9, 41ee7c <ferror@plt+0x1ae9c>
  41ee88:	str	x0, [x8, #8]
  41ee8c:	b	41ee94 <ferror@plt+0x1aeb4>
  41ee90:	mov	x19, x0
  41ee94:	mov	x0, x19
  41ee98:	ldp	x20, x19, [sp, #16]
  41ee9c:	ldp	x29, x30, [sp], #32
  41eea0:	ret
  41eea4:	cbz	x0, 41eebc <ferror@plt+0x1aedc>
  41eea8:	mov	x8, x0
  41eeac:	ldr	x0, [x0, #8]
  41eeb0:	cbnz	x0, 41eea8 <ferror@plt+0x1aec8>
  41eeb4:	mov	x0, x8
  41eeb8:	ret
  41eebc:	mov	x0, xzr
  41eec0:	ret
  41eec4:	stp	x29, x30, [sp, #-32]!
  41eec8:	stp	x20, x19, [sp, #16]
  41eecc:	mov	x20, x0
  41eed0:	mov	w0, #0x10                  	// #16
  41eed4:	mov	x29, sp
  41eed8:	mov	x19, x1
  41eedc:	bl	41d4f8 <ferror@plt+0x19518>
  41eee0:	stp	x19, x20, [x0]
  41eee4:	ldp	x20, x19, [sp, #16]
  41eee8:	ldp	x29, x30, [sp], #32
  41eeec:	ret
  41eef0:	stp	x29, x30, [sp, #-48]!
  41eef4:	str	x21, [sp, #16]
  41eef8:	stp	x20, x19, [sp, #32]
  41eefc:	mov	x21, x1
  41ef00:	mov	x19, x0
  41ef04:	mov	x29, sp
  41ef08:	tbnz	w2, #31, 41ef4c <ferror@plt+0x1af6c>
  41ef0c:	mov	w0, #0x10                  	// #16
  41ef10:	mov	w20, w2
  41ef14:	bl	41d4f8 <ferror@plt+0x19518>
  41ef18:	cbz	w20, 41ef74 <ferror@plt+0x1af94>
  41ef1c:	str	x21, [x0]
  41ef20:	cbz	x19, 41ef7c <ferror@plt+0x1af9c>
  41ef24:	mov	x9, x19
  41ef28:	cmp	w20, #0x2
  41ef2c:	mov	x8, x9
  41ef30:	b.lt	41ef40 <ferror@plt+0x1af60>  // b.tstop
  41ef34:	ldr	x9, [x8, #8]
  41ef38:	sub	w20, w20, #0x1
  41ef3c:	cbnz	x9, 41ef28 <ferror@plt+0x1af48>
  41ef40:	ldr	x9, [x8, #8]
  41ef44:	str	x9, [x0, #8]
  41ef48:	b	41ef6c <ferror@plt+0x1af8c>
  41ef4c:	mov	w0, #0x10                  	// #16
  41ef50:	bl	41d4f8 <ferror@plt+0x19518>
  41ef54:	stp	x21, xzr, [x0]
  41ef58:	cbz	x19, 41ef80 <ferror@plt+0x1afa0>
  41ef5c:	mov	x9, x19
  41ef60:	mov	x8, x9
  41ef64:	ldr	x9, [x9, #8]
  41ef68:	cbnz	x9, 41ef60 <ferror@plt+0x1af80>
  41ef6c:	str	x0, [x8, #8]
  41ef70:	b	41ef84 <ferror@plt+0x1afa4>
  41ef74:	stp	x21, x19, [x0]
  41ef78:	b	41ef80 <ferror@plt+0x1afa0>
  41ef7c:	str	xzr, [x0, #8]
  41ef80:	mov	x19, x0
  41ef84:	mov	x0, x19
  41ef88:	ldp	x20, x19, [sp, #32]
  41ef8c:	ldr	x21, [sp, #16]
  41ef90:	ldp	x29, x30, [sp], #48
  41ef94:	ret
  41ef98:	stp	x29, x30, [sp, #-48]!
  41ef9c:	stp	x22, x21, [sp, #16]
  41efa0:	stp	x20, x19, [sp, #32]
  41efa4:	mov	x20, x2
  41efa8:	mov	x21, x1
  41efac:	mov	x29, sp
  41efb0:	cbz	x0, 41eff4 <ferror@plt+0x1b014>
  41efb4:	mov	x19, x0
  41efb8:	cmp	x0, x21
  41efbc:	b.eq	41f028 <ferror@plt+0x1b048>  // b.none
  41efc0:	mov	x8, x19
  41efc4:	mov	x22, x8
  41efc8:	ldr	x8, [x8, #8]
  41efcc:	cbz	x8, 41efd8 <ferror@plt+0x1aff8>
  41efd0:	cmp	x8, x21
  41efd4:	b.ne	41efc4 <ferror@plt+0x1afe4>  // b.any
  41efd8:	mov	w0, #0x10                  	// #16
  41efdc:	bl	41d4f8 <ferror@plt+0x19518>
  41efe0:	str	x20, [x0]
  41efe4:	ldr	x8, [x22, #8]
  41efe8:	str	x8, [x0, #8]
  41efec:	str	x0, [x22, #8]
  41eff0:	b	41f038 <ferror@plt+0x1b058>
  41eff4:	mov	w0, #0x10                  	// #16
  41eff8:	bl	41d4f8 <ferror@plt+0x19518>
  41effc:	mov	x19, x0
  41f000:	stp	x20, xzr, [x0]
  41f004:	cbz	x21, 41f038 <ferror@plt+0x1b058>
  41f008:	adrp	x0, 445000 <ferror@plt+0x41020>
  41f00c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41f010:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  41f014:	add	x0, x0, #0x2f
  41f018:	add	x1, x1, #0xd07
  41f01c:	add	x2, x2, #0x448
  41f020:	bl	415310 <ferror@plt+0x11330>
  41f024:	b	41f038 <ferror@plt+0x1b058>
  41f028:	mov	w0, #0x10                  	// #16
  41f02c:	bl	41d4f8 <ferror@plt+0x19518>
  41f030:	stp	x20, x19, [x0]
  41f034:	mov	x19, x0
  41f038:	mov	x0, x19
  41f03c:	ldp	x20, x19, [sp, #32]
  41f040:	ldp	x22, x21, [sp, #16]
  41f044:	ldp	x29, x30, [sp], #48
  41f048:	ret
  41f04c:	cbz	x1, 41f068 <ferror@plt+0x1b088>
  41f050:	cbz	x0, 41f06c <ferror@plt+0x1b08c>
  41f054:	mov	x9, x0
  41f058:	mov	x8, x9
  41f05c:	ldr	x9, [x9, #8]
  41f060:	cbnz	x9, 41f058 <ferror@plt+0x1b078>
  41f064:	str	x1, [x8, #8]
  41f068:	ret
  41f06c:	mov	x0, x1
  41f070:	ret
  41f074:	stp	x29, x30, [sp, #-32]!
  41f078:	str	x19, [sp, #16]
  41f07c:	mov	x19, x0
  41f080:	mov	x29, sp
  41f084:	cbz	x0, 41f0e4 <ferror@plt+0x1b104>
  41f088:	ldr	x9, [x19]
  41f08c:	mov	x8, x1
  41f090:	cmp	x9, x1
  41f094:	b.eq	41f0c8 <ferror@plt+0x1b0e8>  // b.none
  41f098:	mov	x10, x19
  41f09c:	ldr	x1, [x10, #8]
  41f0a0:	cbz	x1, 41f0e4 <ferror@plt+0x1b104>
  41f0a4:	ldr	x9, [x1]
  41f0a8:	cmp	x9, x8
  41f0ac:	mov	x9, x10
  41f0b0:	mov	x10, x1
  41f0b4:	b.ne	41f09c <ferror@plt+0x1b0bc>  // b.any
  41f0b8:	ldr	x8, [x1, #8]
  41f0bc:	cbz	x9, 41f0d8 <ferror@plt+0x1b0f8>
  41f0c0:	str	x8, [x9, #8]
  41f0c4:	b	41f0dc <ferror@plt+0x1b0fc>
  41f0c8:	mov	x9, xzr
  41f0cc:	mov	x1, x19
  41f0d0:	ldr	x8, [x1, #8]
  41f0d4:	cbnz	x9, 41f0c0 <ferror@plt+0x1b0e0>
  41f0d8:	mov	x19, x8
  41f0dc:	mov	w0, #0x10                  	// #16
  41f0e0:	bl	41dec0 <ferror@plt+0x19ee0>
  41f0e4:	mov	x0, x19
  41f0e8:	ldr	x19, [sp, #16]
  41f0ec:	ldp	x29, x30, [sp], #32
  41f0f0:	ret
  41f0f4:	stp	x29, x30, [sp, #-48]!
  41f0f8:	stp	x22, x21, [sp, #16]
  41f0fc:	stp	x20, x19, [sp, #32]
  41f100:	mov	x29, sp
  41f104:	cbz	x0, 41f154 <ferror@plt+0x1b174>
  41f108:	mov	x19, x1
  41f10c:	mov	x20, xzr
  41f110:	mov	x1, x0
  41f114:	b	41f124 <ferror@plt+0x1b144>
  41f118:	mov	x20, x1
  41f11c:	mov	x1, x21
  41f120:	cbz	x21, 41f154 <ferror@plt+0x1b174>
  41f124:	ldp	x8, x21, [x1]
  41f128:	cmp	x8, x19
  41f12c:	b.ne	41f118 <ferror@plt+0x1b138>  // b.any
  41f130:	mov	x22, x21
  41f134:	cbz	x20, 41f140 <ferror@plt+0x1b160>
  41f138:	mov	x22, x0
  41f13c:	str	x21, [x20, #8]
  41f140:	mov	w0, #0x10                  	// #16
  41f144:	bl	41dec0 <ferror@plt+0x19ee0>
  41f148:	mov	x0, x22
  41f14c:	mov	x1, x21
  41f150:	cbnz	x21, 41f124 <ferror@plt+0x1b144>
  41f154:	ldp	x20, x19, [sp, #32]
  41f158:	ldp	x22, x21, [sp, #16]
  41f15c:	ldp	x29, x30, [sp], #48
  41f160:	ret
  41f164:	cbz	x0, 41f1a0 <ferror@plt+0x1b1c0>
  41f168:	cmp	x0, x1
  41f16c:	b.eq	41f198 <ferror@plt+0x1b1b8>  // b.none
  41f170:	mov	x9, x0
  41f174:	mov	x8, x9
  41f178:	ldr	x9, [x9, #8]
  41f17c:	cbz	x9, 41f1a0 <ferror@plt+0x1b1c0>
  41f180:	cmp	x9, x1
  41f184:	b.ne	41f174 <ferror@plt+0x1b194>  // b.any
  41f188:	ldr	x9, [x1, #8]
  41f18c:	cmp	x0, x1
  41f190:	str	x9, [x8, #8]
  41f194:	b.ne	41f19c <ferror@plt+0x1b1bc>  // b.any
  41f198:	ldr	x0, [x0, #8]
  41f19c:	str	xzr, [x1, #8]
  41f1a0:	ret
  41f1a4:	stp	x29, x30, [sp, #-32]!
  41f1a8:	str	x19, [sp, #16]
  41f1ac:	mov	x19, x0
  41f1b0:	mov	x29, sp
  41f1b4:	cbz	x0, 41f1f0 <ferror@plt+0x1b210>
  41f1b8:	cmp	x19, x1
  41f1bc:	b.eq	41f1e8 <ferror@plt+0x1b208>  // b.none
  41f1c0:	mov	x9, x19
  41f1c4:	mov	x8, x9
  41f1c8:	ldr	x9, [x9, #8]
  41f1cc:	cbz	x9, 41f1f0 <ferror@plt+0x1b210>
  41f1d0:	cmp	x9, x1
  41f1d4:	b.ne	41f1c4 <ferror@plt+0x1b1e4>  // b.any
  41f1d8:	ldr	x9, [x1, #8]
  41f1dc:	cmp	x19, x1
  41f1e0:	str	x9, [x8, #8]
  41f1e4:	b.ne	41f1ec <ferror@plt+0x1b20c>  // b.any
  41f1e8:	ldr	x19, [x19, #8]
  41f1ec:	str	xzr, [x1, #8]
  41f1f0:	mov	w0, #0x10                  	// #16
  41f1f4:	bl	41dec0 <ferror@plt+0x19ee0>
  41f1f8:	mov	x0, x19
  41f1fc:	ldr	x19, [sp, #16]
  41f200:	ldp	x29, x30, [sp], #32
  41f204:	ret
  41f208:	stp	x29, x30, [sp, #-48]!
  41f20c:	str	x21, [sp, #16]
  41f210:	stp	x20, x19, [sp, #32]
  41f214:	mov	x29, sp
  41f218:	cbz	x0, 41f260 <ferror@plt+0x1b280>
  41f21c:	mov	x20, x0
  41f220:	mov	w0, #0x10                  	// #16
  41f224:	bl	41d4f8 <ferror@plt+0x19518>
  41f228:	ldp	x8, x20, [x20]
  41f22c:	mov	x19, x0
  41f230:	str	x8, [x0]
  41f234:	cbz	x20, 41f268 <ferror@plt+0x1b288>
  41f238:	mov	x21, x19
  41f23c:	mov	w0, #0x10                  	// #16
  41f240:	bl	41d4f8 <ferror@plt+0x19518>
  41f244:	str	x0, [x21, #8]
  41f248:	ldr	x8, [x20]
  41f24c:	mov	x21, x0
  41f250:	str	x8, [x0]
  41f254:	ldr	x20, [x20, #8]
  41f258:	cbnz	x20, 41f23c <ferror@plt+0x1b25c>
  41f25c:	b	41f26c <ferror@plt+0x1b28c>
  41f260:	mov	x19, xzr
  41f264:	b	41f270 <ferror@plt+0x1b290>
  41f268:	mov	x0, x19
  41f26c:	str	xzr, [x0, #8]
  41f270:	mov	x0, x19
  41f274:	ldp	x20, x19, [sp, #32]
  41f278:	ldr	x21, [sp, #16]
  41f27c:	ldp	x29, x30, [sp], #48
  41f280:	ret
  41f284:	stp	x29, x30, [sp, #-64]!
  41f288:	stp	x24, x23, [sp, #16]
  41f28c:	stp	x22, x21, [sp, #32]
  41f290:	stp	x20, x19, [sp, #48]
  41f294:	mov	x29, sp
  41f298:	cbz	x0, 41f314 <ferror@plt+0x1b334>
  41f29c:	mov	x22, x0
  41f2a0:	mov	w0, #0x10                  	// #16
  41f2a4:	mov	x20, x2
  41f2a8:	mov	x21, x1
  41f2ac:	bl	41d4f8 <ferror@plt+0x19518>
  41f2b0:	mov	x19, x0
  41f2b4:	cbz	x21, 41f31c <ferror@plt+0x1b33c>
  41f2b8:	ldr	x0, [x22]
  41f2bc:	mov	x1, x20
  41f2c0:	blr	x21
  41f2c4:	str	x0, [x19]
  41f2c8:	ldr	x23, [x22, #8]
  41f2cc:	cbz	x23, 41f32c <ferror@plt+0x1b34c>
  41f2d0:	mov	x24, x19
  41f2d4:	b	41f2ec <ferror@plt+0x1b30c>
  41f2d8:	ldr	x8, [x23]
  41f2dc:	str	x8, [x22]
  41f2e0:	ldr	x23, [x23, #8]
  41f2e4:	mov	x24, x22
  41f2e8:	cbz	x23, 41f330 <ferror@plt+0x1b350>
  41f2ec:	mov	w0, #0x10                  	// #16
  41f2f0:	bl	41d4f8 <ferror@plt+0x19518>
  41f2f4:	mov	x22, x0
  41f2f8:	str	x0, [x24, #8]
  41f2fc:	cbz	x21, 41f2d8 <ferror@plt+0x1b2f8>
  41f300:	ldr	x0, [x23]
  41f304:	mov	x1, x20
  41f308:	blr	x21
  41f30c:	str	x0, [x22]
  41f310:	b	41f2e0 <ferror@plt+0x1b300>
  41f314:	mov	x19, xzr
  41f318:	b	41f334 <ferror@plt+0x1b354>
  41f31c:	ldr	x8, [x22]
  41f320:	str	x8, [x19]
  41f324:	ldr	x23, [x22, #8]
  41f328:	cbnz	x23, 41f2d0 <ferror@plt+0x1b2f0>
  41f32c:	mov	x22, x19
  41f330:	str	xzr, [x22, #8]
  41f334:	mov	x0, x19
  41f338:	ldp	x20, x19, [sp, #48]
  41f33c:	ldp	x22, x21, [sp, #32]
  41f340:	ldp	x24, x23, [sp, #16]
  41f344:	ldp	x29, x30, [sp], #64
  41f348:	ret
  41f34c:	cbz	x0, 41f370 <ferror@plt+0x1b390>
  41f350:	mov	x9, xzr
  41f354:	mov	x8, x0
  41f358:	ldr	x0, [x0, #8]
  41f35c:	str	x9, [x8, #8]
  41f360:	mov	x9, x8
  41f364:	cbnz	x0, 41f354 <ferror@plt+0x1b374>
  41f368:	mov	x0, x8
  41f36c:	ret
  41f370:	mov	x0, xzr
  41f374:	ret
  41f378:	cbz	x0, 41f398 <ferror@plt+0x1b3b8>
  41f37c:	cbz	w1, 41f398 <ferror@plt+0x1b3b8>
  41f380:	sub	w8, w1, #0x1
  41f384:	ldr	x0, [x0, #8]
  41f388:	subs	w8, w8, #0x1
  41f38c:	cset	w9, cs  // cs = hs, nlast
  41f390:	cbz	x0, 41f398 <ferror@plt+0x1b3b8>
  41f394:	tbnz	w9, #0, 41f384 <ferror@plt+0x1b3a4>
  41f398:	ret
  41f39c:	cmp	x0, #0x0
  41f3a0:	cset	w8, ne  // ne = any
  41f3a4:	cbz	x0, 41f3cc <ferror@plt+0x1b3ec>
  41f3a8:	cbz	w1, 41f3cc <ferror@plt+0x1b3ec>
  41f3ac:	sub	w9, w1, #0x1
  41f3b0:	ldr	x0, [x0, #8]
  41f3b4:	subs	w9, w9, #0x1
  41f3b8:	cset	w10, cs  // cs = hs, nlast
  41f3bc:	cmp	x0, #0x0
  41f3c0:	cset	w8, ne  // ne = any
  41f3c4:	cbz	x0, 41f3cc <ferror@plt+0x1b3ec>
  41f3c8:	tbnz	w10, #0, 41f3b0 <ferror@plt+0x1b3d0>
  41f3cc:	cbz	w8, 41f3d8 <ferror@plt+0x1b3f8>
  41f3d0:	ldr	x0, [x0]
  41f3d4:	ret
  41f3d8:	mov	x0, xzr
  41f3dc:	ret
  41f3e0:	cbz	x0, 41f3f8 <ferror@plt+0x1b418>
  41f3e4:	ldr	x8, [x0]
  41f3e8:	cmp	x8, x1
  41f3ec:	b.eq	41f3f8 <ferror@plt+0x1b418>  // b.none
  41f3f0:	ldr	x0, [x0, #8]
  41f3f4:	cbnz	x0, 41f3e4 <ferror@plt+0x1b404>
  41f3f8:	ret
  41f3fc:	stp	x29, x30, [sp, #-48]!
  41f400:	stp	x20, x19, [sp, #32]
  41f404:	mov	x19, x0
  41f408:	str	x21, [sp, #16]
  41f40c:	mov	x29, sp
  41f410:	cbz	x2, 41f44c <ferror@plt+0x1b46c>
  41f414:	cbz	x19, 41f438 <ferror@plt+0x1b458>
  41f418:	mov	x20, x2
  41f41c:	mov	x21, x1
  41f420:	ldr	x0, [x19]
  41f424:	mov	x1, x21
  41f428:	blr	x20
  41f42c:	cbz	w0, 41f438 <ferror@plt+0x1b458>
  41f430:	ldr	x19, [x19, #8]
  41f434:	cbnz	x19, 41f420 <ferror@plt+0x1b440>
  41f438:	mov	x0, x19
  41f43c:	ldp	x20, x19, [sp, #32]
  41f440:	ldr	x21, [sp, #16]
  41f444:	ldp	x29, x30, [sp], #48
  41f448:	ret
  41f44c:	adrp	x0, 445000 <ferror@plt+0x41020>
  41f450:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41f454:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41f458:	add	x0, x0, #0x2f
  41f45c:	add	x1, x1, #0xd43
  41f460:	add	x2, x2, #0x3b
  41f464:	bl	415310 <ferror@plt+0x11330>
  41f468:	b	41f438 <ferror@plt+0x1b458>
  41f46c:	cbz	x0, 41f48c <ferror@plt+0x1b4ac>
  41f470:	mov	x8, x0
  41f474:	mov	w0, wzr
  41f478:	cmp	x8, x1
  41f47c:	b.eq	41f490 <ferror@plt+0x1b4b0>  // b.none
  41f480:	ldr	x8, [x8, #8]
  41f484:	add	w0, w0, #0x1
  41f488:	cbnz	x8, 41f478 <ferror@plt+0x1b498>
  41f48c:	mov	w0, #0xffffffff            	// #-1
  41f490:	ret
  41f494:	cbz	x0, 41f4b8 <ferror@plt+0x1b4d8>
  41f498:	mov	x8, x0
  41f49c:	mov	w0, wzr
  41f4a0:	ldr	x9, [x8]
  41f4a4:	cmp	x9, x1
  41f4a8:	b.eq	41f4bc <ferror@plt+0x1b4dc>  // b.none
  41f4ac:	ldr	x8, [x8, #8]
  41f4b0:	add	w0, w0, #0x1
  41f4b4:	cbnz	x8, 41f4a0 <ferror@plt+0x1b4c0>
  41f4b8:	mov	w0, #0xffffffff            	// #-1
  41f4bc:	ret
  41f4c0:	mov	w8, wzr
  41f4c4:	cbz	x0, 41f4d4 <ferror@plt+0x1b4f4>
  41f4c8:	ldr	x0, [x0, #8]
  41f4cc:	add	w8, w8, #0x1
  41f4d0:	cbnz	x0, 41f4c8 <ferror@plt+0x1b4e8>
  41f4d4:	mov	w0, w8
  41f4d8:	ret
  41f4dc:	mov	x3, xzr
  41f4e0:	b	41f4e4 <ferror@plt+0x1b504>
  41f4e4:	stp	x29, x30, [sp, #-80]!
  41f4e8:	stp	x20, x19, [sp, #64]
  41f4ec:	mov	x19, x0
  41f4f0:	stp	x26, x25, [sp, #16]
  41f4f4:	stp	x24, x23, [sp, #32]
  41f4f8:	stp	x22, x21, [sp, #48]
  41f4fc:	mov	x29, sp
  41f500:	cbz	x2, 41f5ec <ferror@plt+0x1b60c>
  41f504:	mov	x20, x1
  41f508:	cbz	x19, 41f5a4 <ferror@plt+0x1b5c4>
  41f50c:	ldr	x1, [x19]
  41f510:	mov	x22, x2
  41f514:	mov	x0, x20
  41f518:	mov	x2, x3
  41f51c:	mov	x21, x3
  41f520:	blr	x22
  41f524:	mov	x26, x19
  41f528:	ldr	x8, [x26, #8]!
  41f52c:	cmp	w0, #0x0
  41f530:	cset	w25, gt
  41f534:	cmp	w0, #0x1
  41f538:	mov	x23, xzr
  41f53c:	mov	x24, x19
  41f540:	b.lt	41f580 <ferror@plt+0x1b5a0>  // b.tstop
  41f544:	cbz	x8, 41f580 <ferror@plt+0x1b5a0>
  41f548:	mov	x24, x19
  41f54c:	ldr	x1, [x8]
  41f550:	mov	x0, x20
  41f554:	mov	x2, x21
  41f558:	mov	x23, x24
  41f55c:	mov	x24, x8
  41f560:	blr	x22
  41f564:	cmp	w0, #0x0
  41f568:	cset	w25, gt
  41f56c:	cmp	w0, #0x1
  41f570:	b.lt	41f57c <ferror@plt+0x1b59c>  // b.tstop
  41f574:	ldr	x8, [x24, #8]
  41f578:	cbnz	x8, 41f54c <ferror@plt+0x1b56c>
  41f57c:	add	x26, x24, #0x8
  41f580:	mov	w0, #0x10                  	// #16
  41f584:	bl	41d4f8 <ferror@plt+0x19518>
  41f588:	str	x20, [x0]
  41f58c:	cbz	w25, 41f5b8 <ferror@plt+0x1b5d8>
  41f590:	ldr	x8, [x24, #8]
  41f594:	cbnz	x8, 41f5b8 <ferror@plt+0x1b5d8>
  41f598:	str	x0, [x26]
  41f59c:	str	xzr, [x0, #8]
  41f5a0:	b	41f5d0 <ferror@plt+0x1b5f0>
  41f5a4:	mov	w0, #0x10                  	// #16
  41f5a8:	bl	41d4f8 <ferror@plt+0x19518>
  41f5ac:	mov	x19, x0
  41f5b0:	stp	x20, xzr, [x0]
  41f5b4:	b	41f5d0 <ferror@plt+0x1b5f0>
  41f5b8:	cbz	x23, 41f5c8 <ferror@plt+0x1b5e8>
  41f5bc:	str	x0, [x23, #8]
  41f5c0:	str	x24, [x0, #8]
  41f5c4:	b	41f5d0 <ferror@plt+0x1b5f0>
  41f5c8:	str	x19, [x0, #8]
  41f5cc:	mov	x19, x0
  41f5d0:	mov	x0, x19
  41f5d4:	ldp	x20, x19, [sp, #64]
  41f5d8:	ldp	x22, x21, [sp, #48]
  41f5dc:	ldp	x24, x23, [sp, #32]
  41f5e0:	ldp	x26, x25, [sp, #16]
  41f5e4:	ldp	x29, x30, [sp], #80
  41f5e8:	ret
  41f5ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  41f5f0:	adrp	x1, 442000 <ferror@plt+0x3e020>
  41f5f4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  41f5f8:	add	x0, x0, #0x2f
  41f5fc:	add	x1, x1, #0xd86
  41f600:	add	x2, x2, #0x3b
  41f604:	bl	415310 <ferror@plt+0x11330>
  41f608:	b	41f5d0 <ferror@plt+0x1b5f0>
  41f60c:	b	41f4e4 <ferror@plt+0x1b504>
  41f610:	mov	x2, xzr
  41f614:	b	41f618 <ferror@plt+0x1b638>
  41f618:	sub	sp, sp, #0x50
  41f61c:	stp	x29, x30, [sp, #16]
  41f620:	str	x23, [sp, #32]
  41f624:	stp	x22, x21, [sp, #48]
  41f628:	stp	x20, x19, [sp, #64]
  41f62c:	add	x29, sp, #0x10
  41f630:	cbz	x0, 41f714 <ferror@plt+0x1b734>
  41f634:	ldr	x22, [x0, #8]
  41f638:	cbz	x22, 41f714 <ferror@plt+0x1b734>
  41f63c:	ldr	x9, [x22, #8]
  41f640:	mov	x19, x2
  41f644:	mov	x20, x1
  41f648:	mov	x8, x0
  41f64c:	cbz	x9, 41f66c <ferror@plt+0x1b68c>
  41f650:	mov	x8, x0
  41f654:	ldr	x9, [x9, #8]
  41f658:	cbz	x9, 41f668 <ferror@plt+0x1b688>
  41f65c:	ldr	x9, [x9, #8]
  41f660:	ldr	x8, [x8, #8]
  41f664:	cbnz	x9, 41f654 <ferror@plt+0x1b674>
  41f668:	ldr	x22, [x8, #8]
  41f66c:	mov	x1, x20
  41f670:	mov	x2, x19
  41f674:	str	xzr, [x8, #8]
  41f678:	bl	41f618 <ferror@plt+0x1b638>
  41f67c:	mov	x21, x0
  41f680:	mov	x0, x22
  41f684:	mov	x1, x20
  41f688:	mov	x2, x19
  41f68c:	bl	41f618 <ferror@plt+0x1b638>
  41f690:	cmp	x21, #0x0
  41f694:	mov	x22, x0
  41f698:	cset	w9, ne  // ne = any
  41f69c:	mov	x23, sp
  41f6a0:	cbz	x21, 41f700 <ferror@plt+0x1b720>
  41f6a4:	cbz	x22, 41f700 <ferror@plt+0x1b720>
  41f6a8:	mov	x23, sp
  41f6ac:	ldr	x0, [x21]
  41f6b0:	ldr	x1, [x22]
  41f6b4:	mov	x2, x19
  41f6b8:	blr	x20
  41f6bc:	cmp	w0, #0x0
  41f6c0:	b.le	41f6d4 <ferror@plt+0x1b6f4>
  41f6c4:	str	x22, [x23, #8]
  41f6c8:	ldr	x8, [x22, #8]
  41f6cc:	mov	x23, x22
  41f6d0:	b	41f6e8 <ferror@plt+0x1b708>
  41f6d4:	str	x21, [x23, #8]
  41f6d8:	ldr	x9, [x21, #8]
  41f6dc:	mov	x23, x21
  41f6e0:	mov	x8, x22
  41f6e4:	mov	x21, x9
  41f6e8:	cmp	x21, #0x0
  41f6ec:	cset	w9, ne  // ne = any
  41f6f0:	cbz	x8, 41f704 <ferror@plt+0x1b724>
  41f6f4:	mov	x22, x8
  41f6f8:	cbnz	x21, 41f6ac <ferror@plt+0x1b6cc>
  41f6fc:	b	41f704 <ferror@plt+0x1b724>
  41f700:	mov	x8, x22
  41f704:	cmp	w9, #0x0
  41f708:	csel	x8, x21, x8, ne  // ne = any
  41f70c:	str	x8, [x23, #8]
  41f710:	ldr	x0, [sp, #8]
  41f714:	ldp	x20, x19, [sp, #64]
  41f718:	ldp	x22, x21, [sp, #48]
  41f71c:	ldr	x23, [sp, #32]
  41f720:	ldp	x29, x30, [sp, #16]
  41f724:	add	sp, sp, #0x50
  41f728:	ret
  41f72c:	b	41f618 <ferror@plt+0x1b638>
  41f730:	b	403ac0 <access@plt>
  41f734:	b	4037f0 <chmod@plt>
  41f738:	stp	x29, x30, [sp, #-48]!
  41f73c:	stp	x22, x21, [sp, #16]
  41f740:	stp	x20, x19, [sp, #32]
  41f744:	mov	w19, w2
  41f748:	mov	w20, w1
  41f74c:	mov	x21, x0
  41f750:	mov	x29, sp
  41f754:	mov	x0, x21
  41f758:	mov	w1, w20
  41f75c:	mov	w2, w19
  41f760:	bl	403800 <open@plt>
  41f764:	mov	w22, w0
  41f768:	cmn	w0, #0x1
  41f76c:	b.ne	41f780 <ferror@plt+0x1b7a0>  // b.any
  41f770:	bl	403ee0 <__errno_location@plt>
  41f774:	ldr	w8, [x0]
  41f778:	cmp	w8, #0x4
  41f77c:	b.eq	41f754 <ferror@plt+0x1b774>  // b.none
  41f780:	mov	w0, w22
  41f784:	ldp	x20, x19, [sp, #32]
  41f788:	ldp	x22, x21, [sp, #16]
  41f78c:	ldp	x29, x30, [sp], #48
  41f790:	ret
  41f794:	b	403fc0 <creat@plt>
  41f798:	b	403cd0 <rename@plt>
  41f79c:	b	403f80 <mkdir@plt>
  41f7a0:	b	403be0 <chdir@plt>
  41f7a4:	mov	x2, x1
  41f7a8:	mov	x1, x0
  41f7ac:	mov	w0, wzr
  41f7b0:	b	403f10 <__xstat@plt>
  41f7b4:	mov	x2, x1
  41f7b8:	mov	x1, x0
  41f7bc:	mov	w0, wzr
  41f7c0:	b	403da0 <__lxstat@plt>
  41f7c4:	b	403f70 <unlink@plt>
  41f7c8:	b	4035b0 <remove@plt>
  41f7cc:	b	403b90 <rmdir@plt>
  41f7d0:	b	4037d0 <fopen@plt>
  41f7d4:	b	403c80 <freopen@plt>
  41f7d8:	b	403cf0 <utime@plt>
  41f7dc:	stp	x29, x30, [sp, #-64]!
  41f7e0:	str	x23, [sp, #16]
  41f7e4:	stp	x22, x21, [sp, #32]
  41f7e8:	stp	x20, x19, [sp, #48]
  41f7ec:	mov	x29, sp
  41f7f0:	mov	x19, x1
  41f7f4:	bl	403a20 <close@plt>
  41f7f8:	cmn	w0, #0x1
  41f7fc:	b.ne	41f810 <ferror@plt+0x1b830>  // b.any
  41f800:	bl	403ee0 <__errno_location@plt>
  41f804:	ldr	w21, [x0]
  41f808:	cmp	w21, #0x4
  41f80c:	b.ne	41f828 <ferror@plt+0x1b848>  // b.any
  41f810:	mov	w0, #0x1                   	// #1
  41f814:	ldp	x20, x19, [sp, #48]
  41f818:	ldp	x22, x21, [sp, #32]
  41f81c:	ldr	x23, [sp, #16]
  41f820:	ldp	x29, x30, [sp], #64
  41f824:	ret
  41f828:	mov	x20, x0
  41f82c:	bl	409bb8 <ferror@plt+0x5bd8>
  41f830:	mov	w22, w0
  41f834:	mov	w0, w21
  41f838:	bl	409bf0 <ferror@plt+0x5c10>
  41f83c:	mov	w23, w0
  41f840:	mov	w0, w21
  41f844:	bl	42003c <ferror@plt+0x1c05c>
  41f848:	mov	x3, x0
  41f84c:	mov	x0, x19
  41f850:	mov	w1, w22
  41f854:	mov	w2, w23
  41f858:	bl	40954c <ferror@plt+0x556c>
  41f85c:	mov	w0, wzr
  41f860:	str	w21, [x20]
  41f864:	b	41f814 <ferror@plt+0x1b834>
  41f868:	stp	x29, x30, [sp, #-48]!
  41f86c:	str	x21, [sp, #16]
  41f870:	stp	x20, x19, [sp, #32]
  41f874:	mov	x29, sp
  41f878:	cbz	x0, 41f8a4 <ferror@plt+0x1b8c4>
  41f87c:	mov	x19, x0
  41f880:	bl	403510 <strlen@plt>
  41f884:	add	x21, x0, #0x1
  41f888:	mov	x0, x21
  41f88c:	bl	4140ec <ferror@plt+0x1010c>
  41f890:	mov	x1, x19
  41f894:	mov	x2, x21
  41f898:	mov	x20, x0
  41f89c:	bl	4034a0 <memcpy@plt>
  41f8a0:	b	41f8a8 <ferror@plt+0x1b8c8>
  41f8a4:	mov	x20, xzr
  41f8a8:	mov	x0, x20
  41f8ac:	ldp	x20, x19, [sp, #32]
  41f8b0:	ldr	x21, [sp, #16]
  41f8b4:	ldp	x29, x30, [sp], #48
  41f8b8:	ret
  41f8bc:	stp	x29, x30, [sp, #-48]!
  41f8c0:	str	x21, [sp, #16]
  41f8c4:	stp	x20, x19, [sp, #32]
  41f8c8:	mov	x29, sp
  41f8cc:	cbz	x0, 41f8f4 <ferror@plt+0x1b914>
  41f8d0:	mov	w21, w1
  41f8d4:	mov	x19, x0
  41f8d8:	mov	x0, x21
  41f8dc:	bl	4140ec <ferror@plt+0x1010c>
  41f8e0:	mov	x1, x19
  41f8e4:	mov	x2, x21
  41f8e8:	mov	x20, x0
  41f8ec:	bl	4034a0 <memcpy@plt>
  41f8f0:	b	41f8f8 <ferror@plt+0x1b918>
  41f8f4:	mov	x20, xzr
  41f8f8:	mov	x0, x20
  41f8fc:	ldp	x20, x19, [sp, #32]
  41f900:	ldr	x21, [sp, #16]
  41f904:	ldp	x29, x30, [sp], #48
  41f908:	ret
  41f90c:	cbz	x0, 41f944 <ferror@plt+0x1b964>
  41f910:	stp	x29, x30, [sp, #-32]!
  41f914:	stp	x20, x19, [sp, #16]
  41f918:	mov	x20, x0
  41f91c:	add	x0, x1, #0x1
  41f920:	mov	x29, sp
  41f924:	mov	x19, x1
  41f928:	bl	4140ec <ferror@plt+0x1010c>
  41f92c:	mov	x1, x20
  41f930:	mov	x2, x19
  41f934:	bl	403e70 <strncpy@plt>
  41f938:	strb	wzr, [x0, x19]
  41f93c:	ldp	x20, x19, [sp, #16]
  41f940:	ldp	x29, x30, [sp], #32
  41f944:	ret
  41f948:	stp	x29, x30, [sp, #-48]!
  41f94c:	stp	x20, x19, [sp, #32]
  41f950:	mov	x20, x0
  41f954:	add	x0, x0, #0x1
  41f958:	str	x21, [sp, #16]
  41f95c:	mov	x29, sp
  41f960:	mov	w19, w1
  41f964:	bl	4140ec <ferror@plt+0x1010c>
  41f968:	mov	w1, w19
  41f96c:	mov	x2, x20
  41f970:	mov	x21, x0
  41f974:	bl	4038d0 <memset@plt>
  41f978:	strb	wzr, [x21, x20]
  41f97c:	mov	x0, x21
  41f980:	ldp	x20, x19, [sp, #32]
  41f984:	ldr	x21, [sp, #16]
  41f988:	ldp	x29, x30, [sp], #48
  41f98c:	ret
  41f990:	stp	x29, x30, [sp, #-16]!
  41f994:	mov	x29, sp
  41f998:	cbz	x0, 41f9a8 <ferror@plt+0x1b9c8>
  41f99c:	cbz	x1, 41f9c4 <ferror@plt+0x1b9e4>
  41f9a0:	ldp	x29, x30, [sp], #16
  41f9a4:	b	403770 <stpcpy@plt>
  41f9a8:	adrp	x0, 445000 <ferror@plt+0x41020>
  41f9ac:	adrp	x1, 443000 <ferror@plt+0x3f020>
  41f9b0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  41f9b4:	add	x0, x0, #0x2f
  41f9b8:	add	x1, x1, #0x70
  41f9bc:	add	x2, x2, #0x98
  41f9c0:	b	41f9dc <ferror@plt+0x1b9fc>
  41f9c4:	adrp	x0, 445000 <ferror@plt+0x41020>
  41f9c8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  41f9cc:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  41f9d0:	add	x0, x0, #0x2f
  41f9d4:	add	x1, x1, #0x70
  41f9d8:	add	x2, x2, #0x6ea
  41f9dc:	bl	415310 <ferror@plt+0x11330>
  41f9e0:	mov	x0, xzr
  41f9e4:	ldp	x29, x30, [sp], #16
  41f9e8:	ret
  41f9ec:	sub	sp, sp, #0x40
  41f9f0:	stp	x29, x30, [sp, #48]
  41f9f4:	add	x29, sp, #0x30
  41f9f8:	stur	xzr, [x29, #-8]
  41f9fc:	ldp	q1, q0, [x1]
  41fa00:	mov	x8, x0
  41fa04:	sub	x0, x29, #0x8
  41fa08:	mov	x2, sp
  41fa0c:	mov	x1, x8
  41fa10:	stp	q1, q0, [sp]
  41fa14:	bl	42f418 <ferror@plt+0x2b438>
  41fa18:	ldur	x0, [x29, #-8]
  41fa1c:	ldp	x29, x30, [sp, #48]
  41fa20:	add	sp, sp, #0x40
  41fa24:	ret
  41fa28:	sub	sp, sp, #0x120
  41fa2c:	stp	x29, x30, [sp, #256]
  41fa30:	add	x29, sp, #0x100
  41fa34:	mov	x9, #0xffffffffffffffc8    	// #-56
  41fa38:	mov	x10, sp
  41fa3c:	sub	x11, x29, #0x78
  41fa40:	movk	x9, #0xff80, lsl #32
  41fa44:	add	x12, x29, #0x20
  41fa48:	add	x10, x10, #0x80
  41fa4c:	add	x11, x11, #0x38
  41fa50:	stp	x10, x9, [x29, #-48]
  41fa54:	stp	x12, x11, [x29, #-64]
  41fa58:	stp	x1, x2, [x29, #-120]
  41fa5c:	stp	x3, x4, [x29, #-104]
  41fa60:	stp	x5, x6, [x29, #-88]
  41fa64:	stur	x7, [x29, #-72]
  41fa68:	stp	q0, q1, [sp]
  41fa6c:	ldp	q0, q1, [x29, #-64]
  41fa70:	mov	x8, x0
  41fa74:	add	x0, x29, #0x18
  41fa78:	sub	x2, x29, #0x20
  41fa7c:	mov	x1, x8
  41fa80:	str	x28, [sp, #272]
  41fa84:	stp	q2, q3, [sp, #32]
  41fa88:	stp	q4, q5, [sp, #64]
  41fa8c:	stp	q6, q7, [sp, #96]
  41fa90:	str	xzr, [x29, #24]
  41fa94:	stp	q0, q1, [x29, #-32]
  41fa98:	bl	42f418 <ferror@plt+0x2b438>
  41fa9c:	ldr	x0, [x29, #24]
  41faa0:	ldr	x28, [sp, #272]
  41faa4:	ldp	x29, x30, [sp, #256]
  41faa8:	add	sp, sp, #0x120
  41faac:	ret
  41fab0:	sub	sp, sp, #0x120
  41fab4:	stp	x29, x30, [sp, #224]
  41fab8:	add	x29, sp, #0xe0
  41fabc:	str	x28, [sp, #240]
  41fac0:	stp	x22, x21, [sp, #256]
  41fac4:	stp	x20, x19, [sp, #272]
  41fac8:	stp	x1, x2, [x29, #-88]
  41facc:	stp	x3, x4, [x29, #-72]
  41fad0:	stp	x5, x6, [x29, #-56]
  41fad4:	stur	x7, [x29, #-40]
  41fad8:	stp	q0, q1, [sp]
  41fadc:	stp	q2, q3, [sp, #32]
  41fae0:	stp	q4, q5, [sp, #64]
  41fae4:	stp	q6, q7, [sp, #96]
  41fae8:	cbz	x0, 41fcb4 <ferror@plt+0x1bcd4>
  41faec:	mov	x19, x0
  41faf0:	bl	403510 <strlen@plt>
  41faf4:	sub	x10, x29, #0x58
  41faf8:	mov	x11, sp
  41fafc:	mov	x12, #0xffffffffffffffc8    	// #-56
  41fb00:	add	x20, x0, #0x1
  41fb04:	add	x9, x29, #0x40
  41fb08:	movk	x12, #0xff80, lsl #32
  41fb0c:	mov	w8, #0xffffffc8            	// #-56
  41fb10:	add	x10, x10, #0x38
  41fb14:	add	x11, x11, #0x80
  41fb18:	mov	w21, #0xffffffc8            	// #-56
  41fb1c:	stp	x9, x10, [x29, #-32]
  41fb20:	stp	x11, x12, [x29, #-16]
  41fb24:	tbz	w8, #31, 41fb50 <ferror@plt+0x1bb70>
  41fb28:	add	w21, w8, #0x8
  41fb2c:	cmn	w8, #0x8
  41fb30:	stur	w21, [x29, #-8]
  41fb34:	b.gt	41fb50 <ferror@plt+0x1bb70>
  41fb38:	ldur	x8, [x29, #-24]
  41fb3c:	mov	x9, #0xffffffffffffffc8    	// #-56
  41fb40:	add	x8, x8, x9
  41fb44:	ldr	x0, [x8]
  41fb48:	cbnz	x0, 41fb64 <ferror@plt+0x1bb84>
  41fb4c:	b	41fbb0 <ferror@plt+0x1bbd0>
  41fb50:	ldur	x8, [x29, #-32]
  41fb54:	add	x9, x8, #0x8
  41fb58:	stur	x9, [x29, #-32]
  41fb5c:	ldr	x0, [x8]
  41fb60:	cbz	x0, 41fbb0 <ferror@plt+0x1bbd0>
  41fb64:	ldur	x22, [x29, #-24]
  41fb68:	b	41fb7c <ferror@plt+0x1bb9c>
  41fb6c:	add	x9, x22, w21, sxtw
  41fb70:	ldr	x0, [x9]
  41fb74:	mov	w21, w8
  41fb78:	cbz	x0, 41fbb0 <ferror@plt+0x1bbd0>
  41fb7c:	bl	403510 <strlen@plt>
  41fb80:	add	x20, x0, x20
  41fb84:	tbnz	w21, #31, 41fb90 <ferror@plt+0x1bbb0>
  41fb88:	mov	w8, w21
  41fb8c:	b	41fba0 <ferror@plt+0x1bbc0>
  41fb90:	add	w8, w21, #0x8
  41fb94:	cmn	w21, #0x8
  41fb98:	stur	w8, [x29, #-8]
  41fb9c:	b.le	41fb6c <ferror@plt+0x1bb8c>
  41fba0:	ldur	x9, [x29, #-32]
  41fba4:	add	x10, x9, #0x8
  41fba8:	stur	x10, [x29, #-32]
  41fbac:	b	41fb70 <ferror@plt+0x1bb90>
  41fbb0:	mov	x0, x20
  41fbb4:	bl	4140ec <ferror@plt+0x1010c>
  41fbb8:	mov	x20, x0
  41fbbc:	cbz	x0, 41fcd4 <ferror@plt+0x1bcf4>
  41fbc0:	mov	x0, x20
  41fbc4:	mov	x1, x19
  41fbc8:	bl	403770 <stpcpy@plt>
  41fbcc:	mov	x9, #0xffffffffffffffc8    	// #-56
  41fbd0:	mov	x11, sp
  41fbd4:	sub	x12, x29, #0x58
  41fbd8:	movk	x9, #0xff80, lsl #32
  41fbdc:	add	x10, x29, #0x40
  41fbe0:	mov	x8, #0xffffffffffffffc8    	// #-56
  41fbe4:	add	x11, x11, #0x80
  41fbe8:	add	x12, x12, #0x38
  41fbec:	stp	x11, x9, [x29, #-16]
  41fbf0:	stp	x10, x12, [x29, #-32]
  41fbf4:	tbz	w8, #31, 41fc1c <ferror@plt+0x1bc3c>
  41fbf8:	add	w9, w8, #0x8
  41fbfc:	cmn	w8, #0x8
  41fc00:	stur	w9, [x29, #-8]
  41fc04:	b.gt	41fc1c <ferror@plt+0x1bc3c>
  41fc08:	ldur	x9, [x29, #-24]
  41fc0c:	add	x8, x9, x8
  41fc10:	ldr	x1, [x8]
  41fc14:	cbnz	x1, 41fc30 <ferror@plt+0x1bc50>
  41fc18:	b	41fcb8 <ferror@plt+0x1bcd8>
  41fc1c:	ldur	x8, [x29, #-32]
  41fc20:	add	x9, x8, #0x8
  41fc24:	stur	x9, [x29, #-32]
  41fc28:	ldr	x1, [x8]
  41fc2c:	cbz	x1, 41fcb8 <ferror@plt+0x1bcd8>
  41fc30:	adrp	x19, 445000 <ferror@plt+0x41020>
  41fc34:	adrp	x21, 443000 <ferror@plt+0x3f020>
  41fc38:	adrp	x22, 443000 <ferror@plt+0x3f020>
  41fc3c:	add	x19, x19, #0x2f
  41fc40:	add	x21, x21, #0x70
  41fc44:	add	x22, x22, #0x98
  41fc48:	b	41fc60 <ferror@plt+0x1bc80>
  41fc4c:	ldur	x8, [x29, #-32]
  41fc50:	add	x9, x8, #0x8
  41fc54:	stur	x9, [x29, #-32]
  41fc58:	ldr	x1, [x8]
  41fc5c:	cbz	x1, 41fcb8 <ferror@plt+0x1bcd8>
  41fc60:	cbz	x0, 41fc94 <ferror@plt+0x1bcb4>
  41fc64:	bl	403770 <stpcpy@plt>
  41fc68:	ldursw	x8, [x29, #-8]
  41fc6c:	tbz	w8, #31, 41fc4c <ferror@plt+0x1bc6c>
  41fc70:	add	w9, w8, #0x8
  41fc74:	cmn	w8, #0x8
  41fc78:	stur	w9, [x29, #-8]
  41fc7c:	b.gt	41fc4c <ferror@plt+0x1bc6c>
  41fc80:	ldur	x9, [x29, #-24]
  41fc84:	add	x8, x9, x8
  41fc88:	ldr	x1, [x8]
  41fc8c:	cbnz	x1, 41fc60 <ferror@plt+0x1bc80>
  41fc90:	b	41fcb8 <ferror@plt+0x1bcd8>
  41fc94:	mov	x0, x19
  41fc98:	mov	x1, x21
  41fc9c:	mov	x2, x22
  41fca0:	bl	415310 <ferror@plt+0x11330>
  41fca4:	mov	x0, xzr
  41fca8:	ldursw	x8, [x29, #-8]
  41fcac:	tbz	w8, #31, 41fc4c <ferror@plt+0x1bc6c>
  41fcb0:	b	41fc70 <ferror@plt+0x1bc90>
  41fcb4:	mov	x20, xzr
  41fcb8:	mov	x0, x20
  41fcbc:	ldp	x20, x19, [sp, #272]
  41fcc0:	ldp	x22, x21, [sp, #256]
  41fcc4:	ldr	x28, [sp, #240]
  41fcc8:	ldp	x29, x30, [sp, #224]
  41fccc:	add	sp, sp, #0x120
  41fcd0:	ret
  41fcd4:	adrp	x0, 445000 <ferror@plt+0x41020>
  41fcd8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  41fcdc:	adrp	x2, 443000 <ferror@plt+0x3f020>
  41fce0:	add	x0, x0, #0x2f
  41fce4:	add	x1, x1, #0x70
  41fce8:	add	x2, x2, #0x98
  41fcec:	bl	415310 <ferror@plt+0x11330>
  41fcf0:	mov	x0, xzr
  41fcf4:	b	41fbcc <ferror@plt+0x1bbec>
  41fcf8:	sub	sp, sp, #0x40
  41fcfc:	str	d8, [sp, #16]
  41fd00:	stp	x29, x30, [sp, #24]
  41fd04:	str	x21, [sp, #40]
  41fd08:	stp	x20, x19, [sp, #48]
  41fd0c:	add	x29, sp, #0x10
  41fd10:	cbz	x0, 41fd90 <ferror@plt+0x1bdb0>
  41fd14:	mov	x19, x1
  41fd18:	add	x1, sp, #0x8
  41fd1c:	mov	x20, x0
  41fd20:	stp	xzr, xzr, [sp]
  41fd24:	bl	403580 <strtod@plt>
  41fd28:	ldr	x21, [sp, #8]
  41fd2c:	mov	v8.16b, v0.16b
  41fd30:	cbz	x21, 41fd6c <ferror@plt+0x1bd8c>
  41fd34:	ldrb	w8, [x21]
  41fd38:	cbz	w8, 41fd6c <ferror@plt+0x1bd8c>
  41fd3c:	mov	x1, sp
  41fd40:	mov	x0, x20
  41fd44:	bl	41fdb4 <ferror@plt+0x1bdd4>
  41fd48:	ldrb	w8, [x21]
  41fd4c:	cbz	w8, 41fd6c <ferror@plt+0x1bd8c>
  41fd50:	ldr	x8, [sp]
  41fd54:	cmp	x21, x8
  41fd58:	b.cs	41fd6c <ferror@plt+0x1bd8c>  // b.hs, b.nlast
  41fd5c:	cbz	x19, 41fd64 <ferror@plt+0x1bd84>
  41fd60:	str	x8, [x19]
  41fd64:	mov	v8.16b, v0.16b
  41fd68:	b	41fd74 <ferror@plt+0x1bd94>
  41fd6c:	cbz	x19, 41fd74 <ferror@plt+0x1bd94>
  41fd70:	str	x21, [x19]
  41fd74:	mov	v0.16b, v8.16b
  41fd78:	ldp	x20, x19, [sp, #48]
  41fd7c:	ldr	x21, [sp, #40]
  41fd80:	ldp	x29, x30, [sp, #24]
  41fd84:	ldr	d8, [sp, #16]
  41fd88:	add	sp, sp, #0x40
  41fd8c:	ret
  41fd90:	adrp	x0, 445000 <ferror@plt+0x41020>
  41fd94:	adrp	x1, 443000 <ferror@plt+0x3f020>
  41fd98:	adrp	x2, 443000 <ferror@plt+0x3f020>
  41fd9c:	add	x0, x0, #0x2f
  41fda0:	add	x1, x1, #0xa5
  41fda4:	add	x2, x2, #0xcf
  41fda8:	bl	415310 <ferror@plt+0x11330>
  41fdac:	fmov	d8, xzr
  41fdb0:	b	41fd74 <ferror@plt+0x1bd94>
  41fdb4:	stp	x29, x30, [sp, #-48]!
  41fdb8:	str	x21, [sp, #16]
  41fdbc:	stp	x20, x19, [sp, #32]
  41fdc0:	mov	x29, sp
  41fdc4:	cbz	x0, 41fe40 <ferror@plt+0x1be60>
  41fdc8:	mov	x19, x1
  41fdcc:	mov	x20, x0
  41fdd0:	bl	403ee0 <__errno_location@plt>
  41fdd4:	str	wzr, [x0]
  41fdd8:	dmb	ish
  41fddc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41fde0:	ldr	x8, [x8, #3560]
  41fde4:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  41fde8:	cbnz	x8, 41fe24 <ferror@plt+0x1be44>
  41fdec:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41fdf0:	add	x0, x0, #0xde8
  41fdf4:	bl	4279ec <ferror@plt+0x23a0c>
  41fdf8:	cbz	w0, 41fe24 <ferror@plt+0x1be44>
  41fdfc:	adrp	x1, 445000 <ferror@plt+0x41020>
  41fe00:	add	x1, x1, #0x1aa
  41fe04:	mov	w0, #0x1fbf                	// #8127
  41fe08:	mov	x2, xzr
  41fe0c:	bl	403f90 <newlocale@plt>
  41fe10:	str	x0, [x21, #3568]
  41fe14:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41fe18:	add	x0, x0, #0xde8
  41fe1c:	mov	w1, #0x1                   	// #1
  41fe20:	bl	427a94 <ferror@plt+0x23ab4>
  41fe24:	ldr	x2, [x21, #3568]
  41fe28:	mov	x0, x20
  41fe2c:	mov	x1, x19
  41fe30:	ldp	x20, x19, [sp, #32]
  41fe34:	ldr	x21, [sp, #16]
  41fe38:	ldp	x29, x30, [sp], #48
  41fe3c:	b	4038a0 <strtod_l@plt>
  41fe40:	adrp	x0, 445000 <ferror@plt+0x41020>
  41fe44:	adrp	x1, 443000 <ferror@plt+0x3f020>
  41fe48:	adrp	x2, 443000 <ferror@plt+0x3f020>
  41fe4c:	add	x0, x0, #0x2f
  41fe50:	add	x1, x1, #0xdc
  41fe54:	add	x2, x2, #0xcf
  41fe58:	bl	415310 <ferror@plt+0x11330>
  41fe5c:	ldp	x20, x19, [sp, #32]
  41fe60:	ldr	x21, [sp, #16]
  41fe64:	fmov	d0, xzr
  41fe68:	ldp	x29, x30, [sp], #48
  41fe6c:	ret
  41fe70:	adrp	x2, 443000 <ferror@plt+0x3f020>
  41fe74:	add	x2, x2, #0x10c
  41fe78:	b	41fe7c <ferror@plt+0x1be9c>
  41fe7c:	str	d8, [sp, #-64]!
  41fe80:	stp	x29, x30, [sp, #16]
  41fe84:	stp	x22, x21, [sp, #32]
  41fe88:	stp	x20, x19, [sp, #48]
  41fe8c:	dmb	ish
  41fe90:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41fe94:	ldr	x8, [x8, #3560]
  41fe98:	mov	v8.16b, v0.16b
  41fe9c:	mov	x20, x2
  41fea0:	mov	w21, w1
  41fea4:	mov	x19, x0
  41fea8:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41feac:	mov	x29, sp
  41feb0:	cbnz	x8, 41feec <ferror@plt+0x1bf0c>
  41feb4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41feb8:	add	x0, x0, #0xde8
  41febc:	bl	4279ec <ferror@plt+0x23a0c>
  41fec0:	cbz	w0, 41feec <ferror@plt+0x1bf0c>
  41fec4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41fec8:	add	x1, x1, #0x1aa
  41fecc:	mov	w0, #0x1fbf                	// #8127
  41fed0:	mov	x2, xzr
  41fed4:	bl	403f90 <newlocale@plt>
  41fed8:	str	x0, [x22, #3568]
  41fedc:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41fee0:	add	x0, x0, #0xde8
  41fee4:	mov	w1, #0x1                   	// #1
  41fee8:	bl	427a94 <ferror@plt+0x23ab4>
  41feec:	ldr	x0, [x22, #3568]
  41fef0:	bl	403b70 <uselocale@plt>
  41fef4:	mov	x22, x0
  41fef8:	sxtw	x1, w21
  41fefc:	mov	x0, x19
  41ff00:	mov	x2, x20
  41ff04:	mov	v0.16b, v8.16b
  41ff08:	bl	403760 <snprintf@plt>
  41ff0c:	mov	x0, x22
  41ff10:	bl	403b70 <uselocale@plt>
  41ff14:	mov	x0, x19
  41ff18:	ldp	x20, x19, [sp, #48]
  41ff1c:	ldp	x22, x21, [sp, #32]
  41ff20:	ldp	x29, x30, [sp, #16]
  41ff24:	ldr	d8, [sp], #64
  41ff28:	ret
  41ff2c:	stp	x29, x30, [sp, #-48]!
  41ff30:	stp	x22, x21, [sp, #16]
  41ff34:	stp	x20, x19, [sp, #32]
  41ff38:	dmb	ish
  41ff3c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41ff40:	ldr	x8, [x8, #3560]
  41ff44:	mov	w19, w2
  41ff48:	mov	x20, x1
  41ff4c:	mov	x21, x0
  41ff50:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41ff54:	mov	x29, sp
  41ff58:	cbnz	x8, 41ff94 <ferror@plt+0x1bfb4>
  41ff5c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41ff60:	add	x0, x0, #0xde8
  41ff64:	bl	4279ec <ferror@plt+0x23a0c>
  41ff68:	cbz	w0, 41ff94 <ferror@plt+0x1bfb4>
  41ff6c:	adrp	x1, 445000 <ferror@plt+0x41020>
  41ff70:	add	x1, x1, #0x1aa
  41ff74:	mov	w0, #0x1fbf                	// #8127
  41ff78:	mov	x2, xzr
  41ff7c:	bl	403f90 <newlocale@plt>
  41ff80:	str	x0, [x22, #3568]
  41ff84:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41ff88:	add	x0, x0, #0xde8
  41ff8c:	mov	w1, #0x1                   	// #1
  41ff90:	bl	427a94 <ferror@plt+0x23ab4>
  41ff94:	ldr	x3, [x22, #3568]
  41ff98:	mov	x0, x21
  41ff9c:	mov	x1, x20
  41ffa0:	mov	w2, w19
  41ffa4:	ldp	x20, x19, [sp, #32]
  41ffa8:	ldp	x22, x21, [sp, #16]
  41ffac:	ldp	x29, x30, [sp], #48
  41ffb0:	b	403740 <strtoull_l@plt>
  41ffb4:	stp	x29, x30, [sp, #-48]!
  41ffb8:	stp	x22, x21, [sp, #16]
  41ffbc:	stp	x20, x19, [sp, #32]
  41ffc0:	dmb	ish
  41ffc4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  41ffc8:	ldr	x8, [x8, #3560]
  41ffcc:	mov	w19, w2
  41ffd0:	mov	x20, x1
  41ffd4:	mov	x21, x0
  41ffd8:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  41ffdc:	mov	x29, sp
  41ffe0:	cbnz	x8, 42001c <ferror@plt+0x1c03c>
  41ffe4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  41ffe8:	add	x0, x0, #0xde8
  41ffec:	bl	4279ec <ferror@plt+0x23a0c>
  41fff0:	cbz	w0, 42001c <ferror@plt+0x1c03c>
  41fff4:	adrp	x1, 445000 <ferror@plt+0x41020>
  41fff8:	add	x1, x1, #0x1aa
  41fffc:	mov	w0, #0x1fbf                	// #8127
  420000:	mov	x2, xzr
  420004:	bl	403f90 <newlocale@plt>
  420008:	str	x0, [x22, #3568]
  42000c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  420010:	add	x0, x0, #0xde8
  420014:	mov	w1, #0x1                   	// #1
  420018:	bl	427a94 <ferror@plt+0x23ab4>
  42001c:	ldr	x3, [x22, #3568]
  420020:	mov	x0, x21
  420024:	mov	x1, x20
  420028:	mov	w2, w19
  42002c:	ldp	x20, x19, [sp, #32]
  420030:	ldp	x22, x21, [sp, #16]
  420034:	ldp	x29, x30, [sp], #48
  420038:	b	403560 <strtoll_l@plt>
  42003c:	sub	sp, sp, #0x80
  420040:	stp	x29, x30, [sp, #64]
  420044:	str	x23, [sp, #80]
  420048:	stp	x22, x21, [sp, #96]
  42004c:	stp	x20, x19, [sp, #112]
  420050:	add	x29, sp, #0x40
  420054:	mov	w20, w0
  420058:	bl	403ee0 <__errno_location@plt>
  42005c:	ldr	w23, [x0]
  420060:	mov	x19, x0
  420064:	mov	w0, w20
  420068:	bl	403a00 <strerror@plt>
  42006c:	mov	x21, x0
  420070:	mov	x0, xzr
  420074:	bl	43532c <ferror@plt+0x3134c>
  420078:	cbz	w0, 4200d0 <ferror@plt+0x1c0f0>
  42007c:	mov	x22, xzr
  420080:	cbnz	x21, 42009c <ferror@plt+0x1c0bc>
  420084:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420088:	add	x1, x1, #0x112
  42008c:	mov	x0, sp
  420090:	mov	w2, w20
  420094:	mov	x21, sp
  420098:	bl	403630 <sprintf@plt>
  42009c:	mov	x0, x21
  4200a0:	bl	41a750 <ferror@plt+0x16770>
  4200a4:	mov	x20, x0
  4200a8:	mov	x0, x22
  4200ac:	bl	414260 <ferror@plt+0x10280>
  4200b0:	str	w23, [x19]
  4200b4:	mov	x0, x20
  4200b8:	ldp	x20, x19, [sp, #112]
  4200bc:	ldp	x22, x21, [sp, #96]
  4200c0:	ldr	x23, [sp, #80]
  4200c4:	ldp	x29, x30, [sp, #64]
  4200c8:	add	sp, sp, #0x80
  4200cc:	ret
  4200d0:	mov	x1, #0xffffffffffffffff    	// #-1
  4200d4:	mov	x0, x21
  4200d8:	mov	x2, xzr
  4200dc:	mov	x3, xzr
  4200e0:	mov	x4, xzr
  4200e4:	bl	43657c <ferror@plt+0x3259c>
  4200e8:	mov	x22, x0
  4200ec:	mov	x21, x0
  4200f0:	cbnz	x21, 42009c <ferror@plt+0x1c0bc>
  4200f4:	b	420084 <ferror@plt+0x1c0a4>
  4200f8:	stp	x29, x30, [sp, #-48]!
  4200fc:	str	x21, [sp, #16]
  420100:	stp	x20, x19, [sp, #32]
  420104:	mov	x29, sp
  420108:	mov	w19, w0
  42010c:	bl	403e80 <strsignal@plt>
  420110:	mov	x20, x0
  420114:	mov	x0, xzr
  420118:	bl	43532c <ferror@plt+0x3134c>
  42011c:	cbz	w0, 420168 <ferror@plt+0x1c188>
  420120:	mov	x21, xzr
  420124:	cbnz	x20, 420140 <ferror@plt+0x1c160>
  420128:	adrp	x0, 443000 <ferror@plt+0x3f020>
  42012c:	add	x0, x0, #0x125
  420130:	mov	w1, w19
  420134:	bl	41fa28 <ferror@plt+0x1ba48>
  420138:	mov	x21, x0
  42013c:	mov	x20, x0
  420140:	mov	x0, x20
  420144:	bl	41a750 <ferror@plt+0x16770>
  420148:	mov	x19, x0
  42014c:	mov	x0, x21
  420150:	bl	414260 <ferror@plt+0x10280>
  420154:	mov	x0, x19
  420158:	ldp	x20, x19, [sp, #32]
  42015c:	ldr	x21, [sp, #16]
  420160:	ldp	x29, x30, [sp], #48
  420164:	ret
  420168:	mov	x1, #0xffffffffffffffff    	// #-1
  42016c:	mov	x0, x20
  420170:	mov	x2, xzr
  420174:	mov	x3, xzr
  420178:	mov	x4, xzr
  42017c:	bl	43657c <ferror@plt+0x3259c>
  420180:	mov	x21, x0
  420184:	mov	x20, x0
  420188:	cbnz	x20, 420140 <ferror@plt+0x1c160>
  42018c:	b	420128 <ferror@plt+0x1c148>
  420190:	stp	x29, x30, [sp, #-16]!
  420194:	mov	x29, sp
  420198:	cbz	x0, 4201fc <ferror@plt+0x1c21c>
  42019c:	cbz	x1, 420218 <ferror@plt+0x1c238>
  4201a0:	mov	x8, x1
  4201a4:	cbz	x2, 4201dc <ferror@plt+0x1c1fc>
  4201a8:	subs	x9, x2, #0x1
  4201ac:	b.eq	4201d4 <ferror@plt+0x1c1f4>  // b.none
  4201b0:	mov	x10, x1
  4201b4:	mov	x8, x1
  4201b8:	ldrb	w11, [x8], #1
  4201bc:	strb	w11, [x0], #1
  4201c0:	cbz	w11, 4201f4 <ferror@plt+0x1c214>
  4201c4:	subs	x9, x9, #0x1
  4201c8:	mov	x10, x8
  4201cc:	b.ne	4201b8 <ferror@plt+0x1c1d8>  // b.any
  4201d0:	b	4201d8 <ferror@plt+0x1c1f8>
  4201d4:	mov	x8, x1
  4201d8:	strb	wzr, [x0]
  4201dc:	ldrb	w9, [x8], #1
  4201e0:	cbnz	w9, 4201dc <ferror@plt+0x1c1fc>
  4201e4:	mvn	x9, x1
  4201e8:	add	x0, x8, x9
  4201ec:	ldp	x29, x30, [sp], #16
  4201f0:	ret
  4201f4:	add	x8, x10, #0x1
  4201f8:	b	4201e4 <ferror@plt+0x1c204>
  4201fc:	adrp	x0, 445000 <ferror@plt+0x41020>
  420200:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420204:	adrp	x2, 443000 <ferror@plt+0x3f020>
  420208:	add	x0, x0, #0x2f
  42020c:	add	x1, x1, #0x139
  420210:	add	x2, x2, #0x98
  420214:	b	420230 <ferror@plt+0x1c250>
  420218:	adrp	x0, 445000 <ferror@plt+0x41020>
  42021c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420220:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  420224:	add	x0, x0, #0x2f
  420228:	add	x1, x1, #0x139
  42022c:	add	x2, x2, #0x6ea
  420230:	bl	415310 <ferror@plt+0x11330>
  420234:	mov	x0, xzr
  420238:	ldp	x29, x30, [sp], #16
  42023c:	ret
  420240:	stp	x29, x30, [sp, #-32]!
  420244:	str	x19, [sp, #16]
  420248:	mov	x29, sp
  42024c:	cbz	x0, 420304 <ferror@plt+0x1c324>
  420250:	cbz	x1, 420320 <ferror@plt+0x1c340>
  420254:	ldrb	w10, [x0]
  420258:	mov	x8, x0
  42025c:	cmp	w10, #0x0
  420260:	cset	w9, eq  // eq = none
  420264:	cbz	x2, 420298 <ferror@plt+0x1c2b8>
  420268:	mov	x8, x0
  42026c:	cbz	w10, 420298 <ferror@plt+0x1c2b8>
  420270:	mov	x8, x0
  420274:	mov	x10, x2
  420278:	ldrb	w11, [x8, #1]!
  42027c:	mvn	w9, w9
  420280:	and	x9, x9, #0x1
  420284:	sub	x10, x10, x9
  420288:	cmp	w11, #0x0
  42028c:	cset	w9, eq  // eq = none
  420290:	cbz	x10, 420298 <ferror@plt+0x1c2b8>
  420294:	cbnz	w11, 420278 <ferror@plt+0x1c298>
  420298:	sub	x19, x8, x0
  42029c:	subs	x9, x2, x19
  4202a0:	b.eq	4202d8 <ferror@plt+0x1c2f8>  // b.none
  4202a4:	ldrb	w11, [x1]
  4202a8:	cbz	w11, 4202e8 <ferror@plt+0x1c308>
  4202ac:	mov	x10, x1
  4202b0:	b	4202c0 <ferror@plt+0x1c2e0>
  4202b4:	strb	w11, [x8], #1
  4202b8:	ldrb	w11, [x10, #1]!
  4202bc:	cbz	w11, 4202ec <ferror@plt+0x1c30c>
  4202c0:	subs	x9, x9, #0x1
  4202c4:	b.ne	4202b4 <ferror@plt+0x1c2d4>  // b.any
  4202c8:	mov	w9, #0x1                   	// #1
  4202cc:	ldrb	w11, [x10, #1]!
  4202d0:	cbnz	w11, 4202c0 <ferror@plt+0x1c2e0>
  4202d4:	b	4202ec <ferror@plt+0x1c30c>
  4202d8:	mov	x0, x1
  4202dc:	bl	403510 <strlen@plt>
  4202e0:	add	x0, x0, x19
  4202e4:	b	4202f8 <ferror@plt+0x1c318>
  4202e8:	mov	x10, x1
  4202ec:	strb	wzr, [x8]
  4202f0:	sub	x8, x19, x1
  4202f4:	add	x0, x8, x10
  4202f8:	ldr	x19, [sp, #16]
  4202fc:	ldp	x29, x30, [sp], #32
  420300:	ret
  420304:	adrp	x0, 445000 <ferror@plt+0x41020>
  420308:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42030c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  420310:	add	x0, x0, #0x2f
  420314:	add	x1, x1, #0x168
  420318:	add	x2, x2, #0x98
  42031c:	b	420338 <ferror@plt+0x1c358>
  420320:	adrp	x0, 445000 <ferror@plt+0x41020>
  420324:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420328:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  42032c:	add	x0, x0, #0x2f
  420330:	add	x1, x1, #0x168
  420334:	add	x2, x2, #0x6ea
  420338:	bl	415310 <ferror@plt+0x11330>
  42033c:	mov	x0, xzr
  420340:	b	4202f8 <ferror@plt+0x1c318>
  420344:	stp	x29, x30, [sp, #-32]!
  420348:	stp	x20, x19, [sp, #16]
  42034c:	mov	x29, sp
  420350:	cbz	x0, 4203c8 <ferror@plt+0x1c3e8>
  420354:	mov	x19, x1
  420358:	mov	x20, x0
  42035c:	tbz	x1, #63, 42036c <ferror@plt+0x1c38c>
  420360:	mov	x0, x20
  420364:	bl	403510 <strlen@plt>
  420368:	mov	x19, x0
  42036c:	add	x0, x19, #0x1
  420370:	bl	4140ec <ferror@plt+0x1010c>
  420374:	mov	x1, x20
  420378:	mov	x2, x19
  42037c:	bl	403e70 <strncpy@plt>
  420380:	strb	wzr, [x0, x19]
  420384:	ldrb	w8, [x0]
  420388:	cbz	w8, 4203bc <ferror@plt+0x1c3dc>
  42038c:	adrp	x10, 442000 <ferror@plt+0x3e020>
  420390:	add	x9, x0, #0x1
  420394:	add	x10, x10, #0xe70
  420398:	and	x11, x8, #0xff
  42039c:	ldrh	w11, [x10, x11, lsl #1]
  4203a0:	add	w12, w8, #0x20
  4203a4:	tst	w11, #0x200
  4203a8:	csel	w11, w8, w12, eq  // eq = none
  4203ac:	ldrb	w8, [x9]
  4203b0:	sturb	w11, [x9, #-1]
  4203b4:	add	x9, x9, #0x1
  4203b8:	cbnz	w8, 420398 <ferror@plt+0x1c3b8>
  4203bc:	ldp	x20, x19, [sp, #16]
  4203c0:	ldp	x29, x30, [sp], #32
  4203c4:	ret
  4203c8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4203cc:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4203d0:	adrp	x2, 43c000 <ferror@plt+0x38020>
  4203d4:	add	x0, x0, #0x2f
  4203d8:	add	x1, x1, #0x197
  4203dc:	add	x2, x2, #0xdc6
  4203e0:	bl	415310 <ferror@plt+0x11330>
  4203e4:	mov	x0, xzr
  4203e8:	b	4203bc <ferror@plt+0x1c3dc>
  4203ec:	adrp	x9, 442000 <ferror@plt+0x3e020>
  4203f0:	and	x8, x0, #0xff
  4203f4:	add	x9, x9, #0xe70
  4203f8:	ldrh	w8, [x9, x8, lsl #1]
  4203fc:	add	w9, w0, #0x20
  420400:	tst	w8, #0x200
  420404:	csel	w0, w0, w9, eq  // eq = none
  420408:	ret
  42040c:	stp	x29, x30, [sp, #-32]!
  420410:	stp	x20, x19, [sp, #16]
  420414:	mov	x29, sp
  420418:	cbz	x0, 420490 <ferror@plt+0x1c4b0>
  42041c:	mov	x19, x1
  420420:	mov	x20, x0
  420424:	tbz	x1, #63, 420434 <ferror@plt+0x1c454>
  420428:	mov	x0, x20
  42042c:	bl	403510 <strlen@plt>
  420430:	mov	x19, x0
  420434:	add	x0, x19, #0x1
  420438:	bl	4140ec <ferror@plt+0x1010c>
  42043c:	mov	x1, x20
  420440:	mov	x2, x19
  420444:	bl	403e70 <strncpy@plt>
  420448:	strb	wzr, [x0, x19]
  42044c:	ldrb	w8, [x0]
  420450:	cbz	w8, 420484 <ferror@plt+0x1c4a4>
  420454:	adrp	x10, 442000 <ferror@plt+0x3e020>
  420458:	add	x9, x0, #0x1
  42045c:	add	x10, x10, #0xe70
  420460:	and	x11, x8, #0xff
  420464:	ldrh	w11, [x10, x11, lsl #1]
  420468:	sub	w12, w8, #0x20
  42046c:	tst	w11, #0x20
  420470:	csel	w11, w8, w12, eq  // eq = none
  420474:	ldrb	w8, [x9]
  420478:	sturb	w11, [x9, #-1]
  42047c:	add	x9, x9, #0x1
  420480:	cbnz	w8, 420460 <ferror@plt+0x1c480>
  420484:	ldp	x20, x19, [sp, #16]
  420488:	ldp	x29, x30, [sp], #32
  42048c:	ret
  420490:	adrp	x0, 445000 <ferror@plt+0x41020>
  420494:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420498:	adrp	x2, 43c000 <ferror@plt+0x38020>
  42049c:	add	x0, x0, #0x2f
  4204a0:	add	x1, x1, #0x1c5
  4204a4:	add	x2, x2, #0xdc6
  4204a8:	bl	415310 <ferror@plt+0x11330>
  4204ac:	mov	x0, xzr
  4204b0:	b	420484 <ferror@plt+0x1c4a4>
  4204b4:	adrp	x9, 442000 <ferror@plt+0x3e020>
  4204b8:	and	x8, x0, #0xff
  4204bc:	add	x9, x9, #0xe70
  4204c0:	ldrh	w8, [x9, x8, lsl #1]
  4204c4:	sub	w9, w0, #0x20
  4204c8:	tst	w8, #0x20
  4204cc:	csel	w0, w0, w9, eq  // eq = none
  4204d0:	ret
  4204d4:	stp	x29, x30, [sp, #-48]!
  4204d8:	stp	x20, x19, [sp, #32]
  4204dc:	mov	x19, x0
  4204e0:	stp	x22, x21, [sp, #16]
  4204e4:	mov	x29, sp
  4204e8:	cbz	x0, 420530 <ferror@plt+0x1c550>
  4204ec:	ldrb	w22, [x19]
  4204f0:	cbz	w22, 42054c <ferror@plt+0x1c56c>
  4204f4:	bl	403b60 <__ctype_b_loc@plt>
  4204f8:	mov	x20, x0
  4204fc:	add	x21, x19, #0x1
  420500:	b	42050c <ferror@plt+0x1c52c>
  420504:	ldrb	w22, [x21], #1
  420508:	cbz	w22, 42054c <ferror@plt+0x1c56c>
  42050c:	ldr	x8, [x20]
  420510:	and	x22, x22, #0xff
  420514:	ldrh	w8, [x8, x22, lsl #1]
  420518:	tbz	w8, #8, 420504 <ferror@plt+0x1c524>
  42051c:	bl	403750 <__ctype_tolower_loc@plt>
  420520:	ldr	x8, [x0]
  420524:	ldr	w8, [x8, x22, lsl #2]
  420528:	sturb	w8, [x21, #-1]
  42052c:	b	420504 <ferror@plt+0x1c524>
  420530:	adrp	x0, 445000 <ferror@plt+0x41020>
  420534:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420538:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42053c:	add	x0, x0, #0x2f
  420540:	add	x1, x1, #0x1f1
  420544:	add	x2, x2, #0x4b8
  420548:	bl	415310 <ferror@plt+0x11330>
  42054c:	mov	x0, x19
  420550:	ldp	x20, x19, [sp, #32]
  420554:	ldp	x22, x21, [sp, #16]
  420558:	ldp	x29, x30, [sp], #48
  42055c:	ret
  420560:	stp	x29, x30, [sp, #-48]!
  420564:	stp	x20, x19, [sp, #32]
  420568:	mov	x19, x0
  42056c:	stp	x22, x21, [sp, #16]
  420570:	mov	x29, sp
  420574:	cbz	x0, 4205bc <ferror@plt+0x1c5dc>
  420578:	ldrb	w22, [x19]
  42057c:	cbz	w22, 4205d8 <ferror@plt+0x1c5f8>
  420580:	bl	403b60 <__ctype_b_loc@plt>
  420584:	mov	x20, x0
  420588:	add	x21, x19, #0x1
  42058c:	b	420598 <ferror@plt+0x1c5b8>
  420590:	ldrb	w22, [x21], #1
  420594:	cbz	w22, 4205d8 <ferror@plt+0x1c5f8>
  420598:	ldr	x8, [x20]
  42059c:	and	x22, x22, #0xff
  4205a0:	ldrh	w8, [x8, x22, lsl #1]
  4205a4:	tbz	w8, #9, 420590 <ferror@plt+0x1c5b0>
  4205a8:	bl	4039d0 <__ctype_toupper_loc@plt>
  4205ac:	ldr	x8, [x0]
  4205b0:	ldr	w8, [x8, x22, lsl #2]
  4205b4:	sturb	w8, [x21, #-1]
  4205b8:	b	420590 <ferror@plt+0x1c5b0>
  4205bc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4205c0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4205c4:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4205c8:	add	x0, x0, #0x2f
  4205cc:	add	x1, x1, #0x20b
  4205d0:	add	x2, x2, #0x4b8
  4205d4:	bl	415310 <ferror@plt+0x11330>
  4205d8:	mov	x0, x19
  4205dc:	ldp	x20, x19, [sp, #32]
  4205e0:	ldp	x22, x21, [sp, #16]
  4205e4:	ldp	x29, x30, [sp], #48
  4205e8:	ret
  4205ec:	stp	x29, x30, [sp, #-32]!
  4205f0:	stp	x20, x19, [sp, #16]
  4205f4:	mov	x19, x0
  4205f8:	mov	x29, sp
  4205fc:	cbz	x0, 420668 <ferror@plt+0x1c688>
  420600:	ldrb	w20, [x19]
  420604:	cbz	w20, 420658 <ferror@plt+0x1c678>
  420608:	mov	x0, x19
  42060c:	bl	403510 <strlen@plt>
  420610:	cmp	x0, #0x2
  420614:	b.lt	420658 <ferror@plt+0x1c678>  // b.tstop
  420618:	sub	x8, x0, #0x1
  42061c:	ldrb	w9, [x19, x8]
  420620:	cmp	x0, #0x4
  420624:	strb	w9, [x19]
  420628:	strb	w20, [x19, x8]
  42062c:	b.lt	420658 <ferror@plt+0x1c678>  // b.tstop
  420630:	add	x8, x0, x19
  420634:	sub	x8, x8, #0x2
  420638:	add	x9, x19, #0x2
  42063c:	ldrb	w10, [x8]
  420640:	ldurb	w11, [x9, #-1]
  420644:	sturb	w10, [x9, #-1]
  420648:	strb	w11, [x8], #-1
  42064c:	cmp	x9, x8
  420650:	add	x9, x9, #0x1
  420654:	b.cc	42063c <ferror@plt+0x1c65c>  // b.lo, b.ul, b.last
  420658:	mov	x0, x19
  42065c:	ldp	x20, x19, [sp, #16]
  420660:	ldp	x29, x30, [sp], #32
  420664:	ret
  420668:	adrp	x0, 445000 <ferror@plt+0x41020>
  42066c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420670:	adrp	x2, 47a000 <ferror@plt+0x76020>
  420674:	add	x0, x0, #0x2f
  420678:	add	x1, x1, #0x223
  42067c:	add	x2, x2, #0x4b8
  420680:	bl	415310 <ferror@plt+0x11330>
  420684:	b	420658 <ferror@plt+0x1c678>
  420688:	adrp	x9, 442000 <ferror@plt+0x3e020>
  42068c:	and	x8, x0, #0xff
  420690:	add	x9, x9, #0xe70
  420694:	ldrh	w8, [x9, x8, lsl #1]
  420698:	and	w9, w0, #0xff
  42069c:	sub	w9, w9, #0x30
  4206a0:	tst	w8, #0x8
  4206a4:	csinv	w0, w9, wzr, ne  // ne = any
  4206a8:	ret
  4206ac:	sub	w8, w0, #0x41
  4206b0:	and	w8, w8, #0xff
  4206b4:	cmp	w8, #0x5
  4206b8:	and	w8, w0, #0xff
  4206bc:	b.hi	4206c8 <ferror@plt+0x1c6e8>  // b.pmore
  4206c0:	sub	w0, w8, #0x37
  4206c4:	ret
  4206c8:	sub	w9, w0, #0x61
  4206cc:	and	w9, w9, #0xff
  4206d0:	cmp	w9, #0x5
  4206d4:	b.hi	4206e0 <ferror@plt+0x1c700>  // b.pmore
  4206d8:	sub	w0, w8, #0x57
  4206dc:	ret
  4206e0:	adrp	x10, 442000 <ferror@plt+0x3e020>
  4206e4:	and	x9, x0, #0xff
  4206e8:	add	x10, x10, #0xe70
  4206ec:	ldrh	w9, [x10, x9, lsl #1]
  4206f0:	sub	w8, w8, #0x30
  4206f4:	tst	w9, #0x8
  4206f8:	csinv	w0, w8, wzr, ne  // ne = any
  4206fc:	ret
  420700:	stp	x29, x30, [sp, #-16]!
  420704:	mov	x29, sp
  420708:	cbz	x0, 420774 <ferror@plt+0x1c794>
  42070c:	cbz	x1, 420790 <ferror@plt+0x1c7b0>
  420710:	ldrb	w8, [x0]
  420714:	cbz	w8, 420760 <ferror@plt+0x1c780>
  420718:	add	x9, x0, #0x1
  42071c:	ldrb	w10, [x1]
  420720:	cbz	w10, 420760 <ferror@plt+0x1c780>
  420724:	sub	w11, w8, #0x41
  420728:	and	w11, w11, #0xff
  42072c:	add	w12, w8, #0x20
  420730:	sub	w13, w10, #0x41
  420734:	cmp	w11, #0x1a
  420738:	add	w14, w10, #0x20
  42073c:	csel	w8, w12, w8, cc  // cc = lo, ul, last
  420740:	cmp	w13, #0x1a
  420744:	and	w8, w8, #0xff
  420748:	csel	w10, w14, w10, cc  // cc = lo, ul, last
  42074c:	subs	w0, w8, w10, uxtb
  420750:	b.ne	42076c <ferror@plt+0x1c78c>  // b.any
  420754:	ldrb	w8, [x9], #1
  420758:	add	x1, x1, #0x1
  42075c:	cbnz	w8, 42071c <ferror@plt+0x1c73c>
  420760:	ldrb	w9, [x1]
  420764:	and	w8, w8, #0xff
  420768:	sub	w0, w8, w9
  42076c:	ldp	x29, x30, [sp], #16
  420770:	ret
  420774:	adrp	x0, 445000 <ferror@plt+0x41020>
  420778:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42077c:	adrp	x2, 47b000 <ferror@plt+0x77020>
  420780:	add	x0, x0, #0x2f
  420784:	add	x1, x1, #0x240
  420788:	add	x2, x2, #0xa49
  42078c:	b	4207a8 <ferror@plt+0x1c7c8>
  420790:	adrp	x0, 445000 <ferror@plt+0x41020>
  420794:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420798:	adrp	x2, 47b000 <ferror@plt+0x77020>
  42079c:	add	x0, x0, #0x2f
  4207a0:	add	x1, x1, #0x240
  4207a4:	add	x2, x2, #0xa58
  4207a8:	bl	415310 <ferror@plt+0x11330>
  4207ac:	mov	w0, wzr
  4207b0:	ldp	x29, x30, [sp], #16
  4207b4:	ret
  4207b8:	stp	x29, x30, [sp, #-16]!
  4207bc:	mov	x29, sp
  4207c0:	cbz	x0, 420830 <ferror@plt+0x1c850>
  4207c4:	cbz	x1, 42084c <ferror@plt+0x1c86c>
  4207c8:	cbz	x2, 420818 <ferror@plt+0x1c838>
  4207cc:	ldrb	w9, [x0]
  4207d0:	ldrb	w8, [x1]
  4207d4:	cbz	w9, 420820 <ferror@plt+0x1c840>
  4207d8:	cbz	w8, 420820 <ferror@plt+0x1c840>
  4207dc:	sub	w10, w9, #0x41
  4207e0:	add	w11, w9, #0x20
  4207e4:	sub	w12, w8, #0x41
  4207e8:	cmp	w10, #0x1a
  4207ec:	add	w13, w8, #0x20
  4207f0:	csel	w9, w11, w9, cc  // cc = lo, ul, last
  4207f4:	cmp	w12, #0x1a
  4207f8:	and	w9, w9, #0xff
  4207fc:	csel	w8, w13, w8, cc  // cc = lo, ul, last
  420800:	subs	w8, w9, w8, uxtb
  420804:	b.ne	420824 <ferror@plt+0x1c844>  // b.any
  420808:	subs	x2, x2, #0x1
  42080c:	add	x0, x0, #0x1
  420810:	add	x1, x1, #0x1
  420814:	b.ne	4207cc <ferror@plt+0x1c7ec>  // b.any
  420818:	mov	w8, wzr
  42081c:	b	420824 <ferror@plt+0x1c844>
  420820:	sub	w8, w9, w8
  420824:	mov	w0, w8
  420828:	ldp	x29, x30, [sp], #16
  42082c:	ret
  420830:	adrp	x0, 445000 <ferror@plt+0x41020>
  420834:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420838:	adrp	x2, 47b000 <ferror@plt+0x77020>
  42083c:	add	x0, x0, #0x2f
  420840:	add	x1, x1, #0x276
  420844:	add	x2, x2, #0xa49
  420848:	b	420864 <ferror@plt+0x1c884>
  42084c:	adrp	x0, 445000 <ferror@plt+0x41020>
  420850:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420854:	adrp	x2, 47b000 <ferror@plt+0x77020>
  420858:	add	x0, x0, #0x2f
  42085c:	add	x1, x1, #0x276
  420860:	add	x2, x2, #0xa58
  420864:	bl	415310 <ferror@plt+0x11330>
  420868:	mov	w8, wzr
  42086c:	b	420824 <ferror@plt+0x1c844>
  420870:	stp	x29, x30, [sp, #-16]!
  420874:	mov	x29, sp
  420878:	cbz	x0, 420888 <ferror@plt+0x1c8a8>
  42087c:	cbz	x1, 4208a4 <ferror@plt+0x1c8c4>
  420880:	ldp	x29, x30, [sp], #16
  420884:	b	403990 <strcasecmp@plt>
  420888:	adrp	x0, 445000 <ferror@plt+0x41020>
  42088c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420890:	adrp	x2, 47b000 <ferror@plt+0x77020>
  420894:	add	x0, x0, #0x2f
  420898:	add	x1, x1, #0x2b4
  42089c:	add	x2, x2, #0xa49
  4208a0:	b	4208bc <ferror@plt+0x1c8dc>
  4208a4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4208a8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4208ac:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4208b0:	add	x0, x0, #0x2f
  4208b4:	add	x1, x1, #0x2b4
  4208b8:	add	x2, x2, #0xa58
  4208bc:	bl	415310 <ferror@plt+0x11330>
  4208c0:	mov	w0, wzr
  4208c4:	ldp	x29, x30, [sp], #16
  4208c8:	ret
  4208cc:	mov	w2, w2
  4208d0:	b	403c50 <strncasecmp@plt>
  4208d4:	stp	x29, x30, [sp, #-48]!
  4208d8:	stp	x20, x19, [sp, #32]
  4208dc:	mov	x19, x0
  4208e0:	stp	x22, x21, [sp, #16]
  4208e4:	mov	x29, sp
  4208e8:	cbz	x0, 420930 <ferror@plt+0x1c950>
  4208ec:	ldrb	w8, [x19]
  4208f0:	adrp	x9, 443000 <ferror@plt+0x3f020>
  4208f4:	add	x9, x9, #0x317
  4208f8:	cmp	x1, #0x0
  4208fc:	csel	x21, x9, x1, eq  // eq = none
  420900:	cbz	w8, 42094c <ferror@plt+0x1c96c>
  420904:	mov	w20, w2
  420908:	add	x22, x19, #0x1
  42090c:	b	420918 <ferror@plt+0x1c938>
  420910:	ldrb	w8, [x22], #1
  420914:	cbz	w8, 42094c <ferror@plt+0x1c96c>
  420918:	and	w1, w8, #0xff
  42091c:	mov	x0, x21
  420920:	bl	403ca0 <strchr@plt>
  420924:	cbz	x0, 420910 <ferror@plt+0x1c930>
  420928:	sturb	w20, [x22, #-1]
  42092c:	b	420910 <ferror@plt+0x1c930>
  420930:	adrp	x0, 445000 <ferror@plt+0x41020>
  420934:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420938:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42093c:	add	x0, x0, #0x2f
  420940:	add	x1, x1, #0x2e4
  420944:	add	x2, x2, #0x4b8
  420948:	bl	415310 <ferror@plt+0x11330>
  42094c:	mov	x0, x19
  420950:	ldp	x20, x19, [sp, #32]
  420954:	ldp	x22, x21, [sp, #16]
  420958:	ldp	x29, x30, [sp], #48
  42095c:	ret
  420960:	stp	x29, x30, [sp, #-48]!
  420964:	stp	x20, x19, [sp, #32]
  420968:	mov	x19, x0
  42096c:	stp	x22, x21, [sp, #16]
  420970:	mov	x29, sp
  420974:	cbz	x0, 4209b4 <ferror@plt+0x1c9d4>
  420978:	mov	x21, x1
  42097c:	cbz	x1, 4209d4 <ferror@plt+0x1c9f4>
  420980:	ldrb	w8, [x19]
  420984:	cbz	w8, 4209f4 <ferror@plt+0x1ca14>
  420988:	mov	w20, w2
  42098c:	add	x22, x19, #0x1
  420990:	b	42099c <ferror@plt+0x1c9bc>
  420994:	ldrb	w8, [x22], #1
  420998:	cbz	w8, 4209f4 <ferror@plt+0x1ca14>
  42099c:	and	w1, w8, #0xff
  4209a0:	mov	x0, x21
  4209a4:	bl	403ca0 <strchr@plt>
  4209a8:	cbnz	x0, 420994 <ferror@plt+0x1c9b4>
  4209ac:	sturb	w20, [x22, #-1]
  4209b0:	b	420994 <ferror@plt+0x1c9b4>
  4209b4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4209b8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4209bc:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4209c0:	add	x0, x0, #0x2f
  4209c4:	add	x1, x1, #0x31f
  4209c8:	add	x2, x2, #0x4b8
  4209cc:	bl	415310 <ferror@plt+0x11330>
  4209d0:	b	4209f4 <ferror@plt+0x1ca14>
  4209d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4209d8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4209dc:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4209e0:	add	x0, x0, #0x2f
  4209e4:	add	x1, x1, #0x31f
  4209e8:	add	x2, x2, #0x350
  4209ec:	bl	415310 <ferror@plt+0x11330>
  4209f0:	mov	x19, xzr
  4209f4:	mov	x0, x19
  4209f8:	ldp	x20, x19, [sp, #32]
  4209fc:	ldp	x22, x21, [sp, #16]
  420a00:	ldp	x29, x30, [sp], #48
  420a04:	ret
  420a08:	stp	x29, x30, [sp, #-48]!
  420a0c:	str	x21, [sp, #16]
  420a10:	stp	x20, x19, [sp, #32]
  420a14:	mov	x29, sp
  420a18:	cbz	x0, 420b58 <ferror@plt+0x1cb78>
  420a1c:	mov	x20, x0
  420a20:	bl	403510 <strlen@plt>
  420a24:	add	x0, x0, #0x1
  420a28:	bl	4140ec <ferror@plt+0x1010c>
  420a2c:	adrp	x8, 442000 <ferror@plt+0x3e020>
  420a30:	mov	x19, x0
  420a34:	add	x8, x8, #0xdd0
  420a38:	mov	w9, #0x8                   	// #8
  420a3c:	mov	w10, #0xc                   	// #12
  420a40:	mov	w11, #0xa                   	// #10
  420a44:	mov	w12, #0xd                   	// #13
  420a48:	mov	w13, #0x9                   	// #9
  420a4c:	mov	w14, #0xb                   	// #11
  420a50:	mov	x21, x0
  420a54:	b	420a64 <ferror@plt+0x1ca84>
  420a58:	sub	x15, x15, #0x1
  420a5c:	add	x21, x21, #0x1
  420a60:	add	x20, x15, #0x1
  420a64:	ldrb	w15, [x20]
  420a68:	cmp	w15, #0x5c
  420a6c:	b.eq	420a80 <ferror@plt+0x1caa0>  // b.none
  420a70:	cbz	w15, 420b40 <ferror@plt+0x1cb60>
  420a74:	strb	w15, [x21]
  420a78:	mov	x15, x20
  420a7c:	b	420a5c <ferror@plt+0x1ca7c>
  420a80:	mov	x15, x20
  420a84:	ldrb	w16, [x15, #1]!
  420a88:	cmp	w16, #0x76
  420a8c:	b.hi	420b04 <ferror@plt+0x1cb24>  // b.pmore
  420a90:	adr	x17, 420aa0 <ferror@plt+0x1cac0>
  420a94:	ldrb	w18, [x8, x16]
  420a98:	add	x17, x17, x18, lsl #2
  420a9c:	br	x17
  420aa0:	strb	wzr, [x21]
  420aa4:	ldrb	w16, [x15]
  420aa8:	and	w17, w16, #0xf8
  420aac:	cmp	w17, #0x30
  420ab0:	b.ne	420a58 <ferror@plt+0x1ca78>  // b.any
  420ab4:	sub	w16, w16, #0x30
  420ab8:	strb	w16, [x21]
  420abc:	mov	x15, x20
  420ac0:	ldrb	w17, [x15, #2]!
  420ac4:	and	w18, w17, #0xf8
  420ac8:	cmp	w18, #0x30
  420acc:	b.ne	420a58 <ferror@plt+0x1ca78>  // b.any
  420ad0:	add	w15, w17, w16, lsl #3
  420ad4:	sub	w16, w15, #0x30
  420ad8:	strb	w16, [x21]
  420adc:	mov	x15, x20
  420ae0:	ldrb	w17, [x15, #3]!
  420ae4:	and	w18, w17, #0xf8
  420ae8:	cmp	w18, #0x30
  420aec:	b.ne	420a58 <ferror@plt+0x1ca78>  // b.any
  420af0:	add	w15, w17, w16, lsl #3
  420af4:	sub	w15, w15, #0x30
  420af8:	strb	w15, [x21]
  420afc:	add	x15, x20, #0x4
  420b00:	b	420a58 <ferror@plt+0x1ca78>
  420b04:	strb	w16, [x21]
  420b08:	b	420a5c <ferror@plt+0x1ca7c>
  420b0c:	strb	w9, [x21]
  420b10:	b	420a5c <ferror@plt+0x1ca7c>
  420b14:	strb	w10, [x21]
  420b18:	b	420a5c <ferror@plt+0x1ca7c>
  420b1c:	strb	w11, [x21]
  420b20:	b	420a5c <ferror@plt+0x1ca7c>
  420b24:	strb	w12, [x21]
  420b28:	b	420a5c <ferror@plt+0x1ca7c>
  420b2c:	strb	w13, [x21]
  420b30:	b	420a5c <ferror@plt+0x1ca7c>
  420b34:	strb	w14, [x21]
  420b38:	b	420a5c <ferror@plt+0x1ca7c>
  420b3c:	bl	420b7c <ferror@plt+0x1cb9c>
  420b40:	strb	wzr, [x21]
  420b44:	mov	x0, x19
  420b48:	ldp	x20, x19, [sp, #32]
  420b4c:	ldr	x21, [sp, #16]
  420b50:	ldp	x29, x30, [sp], #48
  420b54:	ret
  420b58:	adrp	x0, 445000 <ferror@plt+0x41020>
  420b5c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420b60:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  420b64:	add	x0, x0, #0x2f
  420b68:	add	x1, x1, #0x364
  420b6c:	add	x2, x2, #0x83f
  420b70:	bl	415310 <ferror@plt+0x11330>
  420b74:	mov	x19, xzr
  420b78:	b	420b44 <ferror@plt+0x1cb64>
  420b7c:	sub	sp, sp, #0x120
  420b80:	stp	x29, x30, [sp, #256]
  420b84:	add	x29, sp, #0x100
  420b88:	mov	x8, #0xffffffffffffffc8    	// #-56
  420b8c:	mov	x9, sp
  420b90:	sub	x10, x29, #0x78
  420b94:	movk	x8, #0xff80, lsl #32
  420b98:	add	x11, x29, #0x20
  420b9c:	add	x9, x9, #0x80
  420ba0:	add	x10, x10, #0x38
  420ba4:	stp	x9, x8, [x29, #-16]
  420ba8:	stp	x11, x10, [x29, #-32]
  420bac:	stp	x1, x2, [x29, #-120]
  420bb0:	stp	x3, x4, [x29, #-104]
  420bb4:	stp	x5, x6, [x29, #-88]
  420bb8:	stur	x7, [x29, #-72]
  420bbc:	stp	q0, q1, [sp]
  420bc0:	ldp	q0, q1, [x29, #-32]
  420bc4:	adrp	x0, 445000 <ferror@plt+0x41020>
  420bc8:	adrp	x2, 443000 <ferror@plt+0x3f020>
  420bcc:	add	x0, x0, #0x2f
  420bd0:	add	x2, x2, #0x388
  420bd4:	sub	x3, x29, #0x40
  420bd8:	mov	w1, #0x10                  	// #16
  420bdc:	str	x28, [sp, #272]
  420be0:	stp	q2, q3, [sp, #32]
  420be4:	stp	q4, q5, [sp, #64]
  420be8:	stp	q6, q7, [sp, #96]
  420bec:	stp	q0, q1, [x29, #-64]
  420bf0:	bl	4155f0 <ferror@plt+0x11610>
  420bf4:	ldr	x28, [sp, #272]
  420bf8:	ldp	x29, x30, [sp, #256]
  420bfc:	add	sp, sp, #0x120
  420c00:	ret
  420c04:	sub	sp, sp, #0x130
  420c08:	stp	x29, x30, [sp, #256]
  420c0c:	str	x28, [sp, #272]
  420c10:	stp	x20, x19, [sp, #288]
  420c14:	add	x29, sp, #0x100
  420c18:	cbz	x0, 420dbc <ferror@plt+0x1cddc>
  420c1c:	mov	x20, x1
  420c20:	mov	x19, x0
  420c24:	bl	403510 <strlen@plt>
  420c28:	mov	w8, #0x1                   	// #1
  420c2c:	bfi	x8, x0, #2, #62
  420c30:	mov	x0, x8
  420c34:	bl	4140ec <ferror@plt+0x1010c>
  420c38:	movi	v0.2d, #0x0
  420c3c:	stp	q0, q0, [sp]
  420c40:	stp	q0, q0, [sp, #32]
  420c44:	stp	q0, q0, [sp, #64]
  420c48:	stp	q0, q0, [sp, #96]
  420c4c:	stp	q0, q0, [sp, #128]
  420c50:	stp	q0, q0, [sp, #160]
  420c54:	stp	q0, q0, [sp, #192]
  420c58:	stp	q0, q0, [sp, #224]
  420c5c:	cbz	x20, 420c84 <ferror@plt+0x1cca4>
  420c60:	ldrb	w8, [x20]
  420c64:	cbz	w8, 420c84 <ferror@plt+0x1cca4>
  420c68:	add	x9, x20, #0x1
  420c6c:	mov	x10, sp
  420c70:	mov	w11, #0x1                   	// #1
  420c74:	and	x8, x8, #0xff
  420c78:	strb	w11, [x10, x8]
  420c7c:	ldrb	w8, [x9], #1
  420c80:	cbnz	w8, 420c74 <ferror@plt+0x1cc94>
  420c84:	ldrb	w3, [x19]
  420c88:	mov	x18, x0
  420c8c:	cbz	w3, 420da4 <ferror@plt+0x1cdc4>
  420c90:	adrp	x12, 442000 <ferror@plt+0x3e020>
  420c94:	add	x8, x19, #0x1
  420c98:	mov	x9, sp
  420c9c:	mov	w10, #0x5c5c                	// #23644
  420ca0:	mov	w11, #0x5c                  	// #92
  420ca4:	add	x12, x12, #0xe47
  420ca8:	mov	w13, #0x625c                	// #25180
  420cac:	mov	w14, #0x745c                	// #29788
  420cb0:	mov	w15, #0x6e5c                	// #28252
  420cb4:	mov	w16, #0x765c                	// #30300
  420cb8:	mov	w17, #0x665c                	// #26204
  420cbc:	mov	w1, #0x725c                	// #29276
  420cc0:	mov	w2, #0x225c                	// #8796
  420cc4:	mov	x18, x0
  420cc8:	b	420cd8 <ferror@plt+0x1ccf8>
  420ccc:	strb	w3, [x18], #1
  420cd0:	ldrb	w3, [x8], #1
  420cd4:	cbz	w3, 420da4 <ferror@plt+0x1cdc4>
  420cd8:	and	x4, x3, #0xff
  420cdc:	ldrb	w4, [x9, x4]
  420ce0:	cbnz	w4, 420ccc <ferror@plt+0x1ccec>
  420ce4:	and	w5, w3, #0xff
  420ce8:	sub	w4, w5, #0x8
  420cec:	cmp	w4, #0x1a
  420cf0:	b.hi	420d0c <ferror@plt+0x1cd2c>  // b.pmore
  420cf4:	adr	x5, 420d04 <ferror@plt+0x1cd24>
  420cf8:	ldrb	w6, [x12, x4]
  420cfc:	add	x5, x5, x6, lsl #2
  420d00:	br	x5
  420d04:	strh	w13, [x18], #2
  420d08:	b	420cd0 <ferror@plt+0x1ccf0>
  420d0c:	cmp	w5, #0x5c
  420d10:	b.ne	420d1c <ferror@plt+0x1cd3c>  // b.any
  420d14:	strh	w10, [x18], #2
  420d18:	b	420cd0 <ferror@plt+0x1ccf0>
  420d1c:	sub	w4, w3, #0x20
  420d20:	and	w4, w4, #0xff
  420d24:	cmp	w4, #0x5f
  420d28:	b.cc	420d94 <ferror@plt+0x1cdb4>  // b.lo, b.ul, b.last
  420d2c:	and	w4, w3, #0xff
  420d30:	mov	w5, #0x30                  	// #48
  420d34:	mov	w6, #0x30                  	// #48
  420d38:	mov	w7, #0x30                  	// #48
  420d3c:	bfxil	w5, w3, #6, #2
  420d40:	bfxil	w6, w4, #3, #3
  420d44:	bfxil	w7, w3, #0, #3
  420d48:	add	x3, x18, #0x4
  420d4c:	strb	w11, [x18]
  420d50:	strb	w5, [x18, #1]
  420d54:	strb	w6, [x18, #2]
  420d58:	strb	w7, [x18, #3]
  420d5c:	mov	x18, x3
  420d60:	b	420cd0 <ferror@plt+0x1ccf0>
  420d64:	strh	w14, [x18], #2
  420d68:	b	420cd0 <ferror@plt+0x1ccf0>
  420d6c:	strh	w15, [x18], #2
  420d70:	b	420cd0 <ferror@plt+0x1ccf0>
  420d74:	strh	w16, [x18], #2
  420d78:	b	420cd0 <ferror@plt+0x1ccf0>
  420d7c:	strh	w17, [x18], #2
  420d80:	b	420cd0 <ferror@plt+0x1ccf0>
  420d84:	strh	w1, [x18], #2
  420d88:	b	420cd0 <ferror@plt+0x1ccf0>
  420d8c:	strh	w2, [x18], #2
  420d90:	b	420cd0 <ferror@plt+0x1ccf0>
  420d94:	add	x4, x18, #0x1
  420d98:	strb	w3, [x18]
  420d9c:	mov	x18, x4
  420da0:	b	420cd0 <ferror@plt+0x1ccf0>
  420da4:	strb	wzr, [x18]
  420da8:	ldp	x20, x19, [sp, #288]
  420dac:	ldr	x28, [sp, #272]
  420db0:	ldp	x29, x30, [sp, #256]
  420db4:	add	sp, sp, #0x130
  420db8:	ret
  420dbc:	adrp	x0, 445000 <ferror@plt+0x41020>
  420dc0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420dc4:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  420dc8:	add	x0, x0, #0x2f
  420dcc:	add	x1, x1, #0x3a2
  420dd0:	add	x2, x2, #0x83f
  420dd4:	bl	415310 <ferror@plt+0x11330>
  420dd8:	mov	x0, xzr
  420ddc:	b	420da8 <ferror@plt+0x1cdc8>
  420de0:	stp	x29, x30, [sp, #-32]!
  420de4:	stp	x20, x19, [sp, #16]
  420de8:	mov	x19, x0
  420dec:	mov	x29, sp
  420df0:	cbz	x0, 420e48 <ferror@plt+0x1ce68>
  420df4:	ldrb	w8, [x19]
  420df8:	mov	x20, x19
  420dfc:	cbz	w8, 420e20 <ferror@plt+0x1ce40>
  420e00:	adrp	x9, 442000 <ferror@plt+0x3e020>
  420e04:	add	x9, x9, #0xe70
  420e08:	mov	x20, x19
  420e0c:	and	x8, x8, #0xff
  420e10:	ldrh	w8, [x9, x8, lsl #1]
  420e14:	tbz	w8, #8, 420e20 <ferror@plt+0x1ce40>
  420e18:	ldrb	w8, [x20, #1]!
  420e1c:	cbnz	w8, 420e0c <ferror@plt+0x1ce2c>
  420e20:	mov	x0, x20
  420e24:	bl	403510 <strlen@plt>
  420e28:	add	x2, x0, #0x1
  420e2c:	mov	x0, x19
  420e30:	mov	x1, x20
  420e34:	bl	4034c0 <memmove@plt>
  420e38:	mov	x0, x19
  420e3c:	ldp	x20, x19, [sp, #16]
  420e40:	ldp	x29, x30, [sp], #32
  420e44:	ret
  420e48:	adrp	x0, 445000 <ferror@plt+0x41020>
  420e4c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420e50:	adrp	x2, 47a000 <ferror@plt+0x76020>
  420e54:	add	x0, x0, #0x2f
  420e58:	add	x1, x1, #0x3d3
  420e5c:	add	x2, x2, #0x4b8
  420e60:	bl	415310 <ferror@plt+0x11330>
  420e64:	b	420e38 <ferror@plt+0x1ce58>
  420e68:	stp	x29, x30, [sp, #-32]!
  420e6c:	str	x19, [sp, #16]
  420e70:	mov	x19, x0
  420e74:	mov	x29, sp
  420e78:	cbz	x0, 420ec0 <ferror@plt+0x1cee0>
  420e7c:	mov	x0, x19
  420e80:	bl	403510 <strlen@plt>
  420e84:	cbz	x0, 420eb0 <ferror@plt+0x1ced0>
  420e88:	adrp	x9, 442000 <ferror@plt+0x3e020>
  420e8c:	sub	x8, x19, #0x1
  420e90:	add	x9, x9, #0xe70
  420e94:	ldrb	w10, [x8, x0]
  420e98:	ldrh	w10, [x9, x10, lsl #1]
  420e9c:	tbz	w10, #8, 420eb0 <ferror@plt+0x1ced0>
  420ea0:	sub	x10, x0, #0x1
  420ea4:	strb	wzr, [x8, x0]
  420ea8:	mov	x0, x10
  420eac:	cbnz	x10, 420e94 <ferror@plt+0x1ceb4>
  420eb0:	mov	x0, x19
  420eb4:	ldr	x19, [sp, #16]
  420eb8:	ldp	x29, x30, [sp], #32
  420ebc:	ret
  420ec0:	adrp	x0, 445000 <ferror@plt+0x41020>
  420ec4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  420ec8:	adrp	x2, 47a000 <ferror@plt+0x76020>
  420ecc:	add	x0, x0, #0x2f
  420ed0:	add	x1, x1, #0x3ed
  420ed4:	add	x2, x2, #0x4b8
  420ed8:	bl	415310 <ferror@plt+0x11330>
  420edc:	b	420eb0 <ferror@plt+0x1ced0>
  420ee0:	stp	x29, x30, [sp, #-96]!
  420ee4:	stp	x20, x19, [sp, #80]
  420ee8:	mov	x20, x0
  420eec:	stp	x28, x27, [sp, #16]
  420ef0:	stp	x26, x25, [sp, #32]
  420ef4:	stp	x24, x23, [sp, #48]
  420ef8:	stp	x22, x21, [sp, #64]
  420efc:	mov	x29, sp
  420f00:	cbz	x0, 42105c <ferror@plt+0x1d07c>
  420f04:	mov	x21, x1
  420f08:	cbz	x1, 42107c <ferror@plt+0x1d09c>
  420f0c:	ldrb	w8, [x21]
  420f10:	cbz	w8, 421098 <ferror@plt+0x1d0b8>
  420f14:	mov	x0, x20
  420f18:	mov	x1, x21
  420f1c:	mov	w19, w2
  420f20:	bl	403e30 <strstr@plt>
  420f24:	cbz	x0, 420fb4 <ferror@plt+0x1cfd4>
  420f28:	mov	x23, x0
  420f2c:	mov	x0, x21
  420f30:	bl	403510 <strlen@plt>
  420f34:	subs	w8, w19, #0x1
  420f38:	mov	w9, #0x7ffffffe            	// #2147483646
  420f3c:	csel	w8, w9, w8, lt  // lt = tstop
  420f40:	cbz	w8, 420fb4 <ferror@plt+0x1cfd4>
  420f44:	mov	x24, x0
  420f48:	mov	x19, xzr
  420f4c:	mov	w28, wzr
  420f50:	sub	w27, w8, #0x1
  420f54:	mov	x22, x20
  420f58:	sub	x25, x23, x22
  420f5c:	add	x0, x25, #0x1
  420f60:	bl	4140ec <ferror@plt+0x1010c>
  420f64:	mov	x1, x22
  420f68:	mov	x2, x25
  420f6c:	mov	x26, x0
  420f70:	bl	403e70 <strncpy@plt>
  420f74:	strb	wzr, [x0, x25]
  420f78:	mov	x0, x19
  420f7c:	mov	x1, x26
  420f80:	bl	41eec4 <ferror@plt+0x1aee4>
  420f84:	add	x22, x23, x24
  420f88:	mov	x19, x0
  420f8c:	mov	x0, x22
  420f90:	mov	x1, x21
  420f94:	add	w25, w28, #0x1
  420f98:	bl	403e30 <strstr@plt>
  420f9c:	cbz	x0, 420fc0 <ferror@plt+0x1cfe0>
  420fa0:	mov	x23, x0
  420fa4:	cmp	w27, w28
  420fa8:	mov	w28, w25
  420fac:	b.ne	420f58 <ferror@plt+0x1cf78>  // b.any
  420fb0:	b	420fc0 <ferror@plt+0x1cfe0>
  420fb4:	mov	w25, wzr
  420fb8:	mov	x19, xzr
  420fbc:	mov	x22, x20
  420fc0:	ldrb	w8, [x20]
  420fc4:	cbz	w8, 421000 <ferror@plt+0x1d020>
  420fc8:	mov	x0, x22
  420fcc:	add	w25, w25, #0x1
  420fd0:	bl	403510 <strlen@plt>
  420fd4:	add	x20, x0, #0x1
  420fd8:	mov	x0, x20
  420fdc:	bl	4140ec <ferror@plt+0x1010c>
  420fe0:	mov	x1, x22
  420fe4:	mov	x2, x20
  420fe8:	mov	x21, x0
  420fec:	bl	4034a0 <memcpy@plt>
  420ff0:	mov	x0, x19
  420ff4:	mov	x1, x21
  420ff8:	bl	41eec4 <ferror@plt+0x1aee4>
  420ffc:	mov	x19, x0
  421000:	add	w0, w25, #0x1
  421004:	mov	w1, #0x8                   	// #8
  421008:	bl	414344 <ferror@plt+0x10364>
  42100c:	mov	x20, x0
  421010:	str	xzr, [x0, w25, uxtw #3]
  421014:	cbz	x19, 421034 <ferror@plt+0x1d054>
  421018:	sub	w8, w25, #0x1
  42101c:	mov	x9, x19
  421020:	ldr	x10, [x9]
  421024:	str	x10, [x20, w8, uxtw #3]
  421028:	ldr	x9, [x9, #8]
  42102c:	sub	w8, w8, #0x1
  421030:	cbnz	x9, 421020 <ferror@plt+0x1d040>
  421034:	mov	x0, x19
  421038:	bl	41eda8 <ferror@plt+0x1adc8>
  42103c:	mov	x0, x20
  421040:	ldp	x20, x19, [sp, #80]
  421044:	ldp	x22, x21, [sp, #64]
  421048:	ldp	x24, x23, [sp, #48]
  42104c:	ldp	x26, x25, [sp, #32]
  421050:	ldp	x28, x27, [sp, #16]
  421054:	ldp	x29, x30, [sp], #96
  421058:	ret
  42105c:	adrp	x0, 445000 <ferror@plt+0x41020>
  421060:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421064:	adrp	x2, 47a000 <ferror@plt+0x76020>
  421068:	add	x0, x0, #0x2f
  42106c:	add	x1, x1, #0x408
  421070:	add	x2, x2, #0x4b8
  421074:	bl	415310 <ferror@plt+0x11330>
  421078:	b	42103c <ferror@plt+0x1d05c>
  42107c:	adrp	x0, 445000 <ferror@plt+0x41020>
  421080:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421084:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421088:	add	x0, x0, #0x2f
  42108c:	add	x1, x1, #0x408
  421090:	add	x2, x2, #0x43f
  421094:	b	4210b0 <ferror@plt+0x1d0d0>
  421098:	adrp	x0, 445000 <ferror@plt+0x41020>
  42109c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4210a0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4210a4:	add	x0, x0, #0x2f
  4210a8:	add	x1, x1, #0x408
  4210ac:	add	x2, x2, #0x451
  4210b0:	bl	415310 <ferror@plt+0x11330>
  4210b4:	mov	x20, xzr
  4210b8:	b	42103c <ferror@plt+0x1d05c>
  4210bc:	stp	x29, x30, [sp, #-96]!
  4210c0:	stp	x28, x27, [sp, #16]
  4210c4:	stp	x26, x25, [sp, #32]
  4210c8:	stp	x24, x23, [sp, #48]
  4210cc:	stp	x22, x21, [sp, #64]
  4210d0:	stp	x20, x19, [sp, #80]
  4210d4:	mov	x29, sp
  4210d8:	sub	sp, sp, #0x400
  4210dc:	mov	x19, x0
  4210e0:	cbz	x0, 42126c <ferror@plt+0x1d28c>
  4210e4:	mov	x20, x1
  4210e8:	cbz	x1, 42128c <ferror@plt+0x1d2ac>
  4210ec:	ldrb	w21, [x19]
  4210f0:	cmp	w2, #0x1
  4210f4:	mov	w8, #0x7fffffff            	// #2147483647
  4210f8:	csel	w23, w8, w2, lt  // lt = tstop
  4210fc:	cbz	w21, 4211d8 <ferror@plt+0x1d1f8>
  421100:	mov	x0, sp
  421104:	mov	w2, #0x400                 	// #1024
  421108:	mov	w1, wzr
  42110c:	mov	x24, sp
  421110:	bl	4038d0 <memset@plt>
  421114:	ldrb	w8, [x20]
  421118:	cbz	w8, 421134 <ferror@plt+0x1d154>
  42111c:	add	x9, x20, #0x1
  421120:	mov	w10, #0x1                   	// #1
  421124:	and	x8, x8, #0xff
  421128:	str	w10, [x24, x8, lsl #2]
  42112c:	ldrb	w8, [x9], #1
  421130:	cbnz	w8, 421124 <ferror@plt+0x1d144>
  421134:	mov	x20, xzr
  421138:	mov	w26, wzr
  42113c:	add	x25, x19, #0x1
  421140:	b	421188 <ferror@plt+0x1d1a8>
  421144:	sub	x8, x25, #0x1
  421148:	sub	x22, x8, x19
  42114c:	add	x0, x22, #0x1
  421150:	bl	4140ec <ferror@plt+0x1010c>
  421154:	mov	x1, x19
  421158:	mov	x2, x22
  42115c:	mov	x21, x0
  421160:	bl	403e70 <strncpy@plt>
  421164:	strb	wzr, [x0, x22]
  421168:	mov	x0, x20
  42116c:	mov	x1, x21
  421170:	bl	41eec4 <ferror@plt+0x1aee4>
  421174:	mov	x20, x0
  421178:	mov	x19, x25
  42117c:	mov	w26, w27
  421180:	ldrb	w21, [x25], #1
  421184:	cbz	w21, 4211ac <ferror@plt+0x1d1cc>
  421188:	and	x8, x21, #0xff
  42118c:	ldr	w8, [x24, x8, lsl #2]
  421190:	cbz	w8, 421180 <ferror@plt+0x1d1a0>
  421194:	add	w27, w26, #0x1
  421198:	cmp	w27, w23
  42119c:	b.ge	421180 <ferror@plt+0x1d1a0>  // b.tcont
  4211a0:	cbnz	x19, 421144 <ferror@plt+0x1d164>
  4211a4:	mov	x21, xzr
  4211a8:	b	421168 <ferror@plt+0x1d188>
  4211ac:	cbz	x19, 4211ec <ferror@plt+0x1d20c>
  4211b0:	mvn	x8, x19
  4211b4:	add	x22, x8, x25
  4211b8:	add	x0, x22, #0x1
  4211bc:	bl	4140ec <ferror@plt+0x1010c>
  4211c0:	mov	x1, x19
  4211c4:	mov	x2, x22
  4211c8:	mov	x21, x0
  4211cc:	bl	403e70 <strncpy@plt>
  4211d0:	strb	wzr, [x0, x22]
  4211d4:	b	4211f0 <ferror@plt+0x1d210>
  4211d8:	mov	w0, #0x8                   	// #8
  4211dc:	bl	4140ec <ferror@plt+0x1010c>
  4211e0:	mov	x19, x0
  4211e4:	str	xzr, [x0]
  4211e8:	b	421248 <ferror@plt+0x1d268>
  4211ec:	mov	x21, xzr
  4211f0:	mov	x0, x20
  4211f4:	mov	x1, x21
  4211f8:	bl	41eec4 <ferror@plt+0x1aee4>
  4211fc:	add	w8, w26, #0x2
  421200:	mov	x20, x0
  421204:	sxtw	x0, w8
  421208:	mov	w1, #0x8                   	// #8
  42120c:	add	w21, w26, #0x1
  421210:	bl	414344 <ferror@plt+0x10364>
  421214:	mov	x19, x0
  421218:	str	xzr, [x0, w21, sxtw #3]
  42121c:	cbz	x20, 421240 <ferror@plt+0x1d260>
  421220:	sxtw	x8, w21
  421224:	add	x8, x19, x8, lsl #3
  421228:	sub	x8, x8, #0x8
  42122c:	mov	x9, x20
  421230:	ldr	x10, [x9]
  421234:	str	x10, [x8], #-8
  421238:	ldr	x9, [x9, #8]
  42123c:	cbnz	x9, 421230 <ferror@plt+0x1d250>
  421240:	mov	x0, x20
  421244:	bl	41eda8 <ferror@plt+0x1adc8>
  421248:	mov	x0, x19
  42124c:	add	sp, sp, #0x400
  421250:	ldp	x20, x19, [sp, #80]
  421254:	ldp	x22, x21, [sp, #64]
  421258:	ldp	x24, x23, [sp, #48]
  42125c:	ldp	x26, x25, [sp, #32]
  421260:	ldp	x28, x27, [sp, #16]
  421264:	ldp	x29, x30, [sp], #96
  421268:	ret
  42126c:	adrp	x0, 445000 <ferror@plt+0x41020>
  421270:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421274:	adrp	x2, 47a000 <ferror@plt+0x76020>
  421278:	add	x0, x0, #0x2f
  42127c:	add	x1, x1, #0x466
  421280:	add	x2, x2, #0x4b8
  421284:	bl	415310 <ferror@plt+0x11330>
  421288:	b	421248 <ferror@plt+0x1d268>
  42128c:	adrp	x0, 445000 <ferror@plt+0x41020>
  421290:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421294:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421298:	add	x0, x0, #0x2f
  42129c:	add	x1, x1, #0x466
  4212a0:	add	x2, x2, #0x4a1
  4212a4:	bl	415310 <ferror@plt+0x11330>
  4212a8:	mov	x19, xzr
  4212ac:	b	421248 <ferror@plt+0x1d268>
  4212b0:	cbz	x0, 4212ec <ferror@plt+0x1d30c>
  4212b4:	stp	x29, x30, [sp, #-32]!
  4212b8:	stp	x20, x19, [sp, #16]
  4212bc:	mov	x19, x0
  4212c0:	ldr	x0, [x0]
  4212c4:	mov	x29, sp
  4212c8:	cbz	x0, 4212dc <ferror@plt+0x1d2fc>
  4212cc:	add	x20, x19, #0x8
  4212d0:	bl	414260 <ferror@plt+0x10280>
  4212d4:	ldr	x0, [x20], #8
  4212d8:	cbnz	x0, 4212d0 <ferror@plt+0x1d2f0>
  4212dc:	mov	x0, x19
  4212e0:	ldp	x20, x19, [sp, #16]
  4212e4:	ldp	x29, x30, [sp], #32
  4212e8:	b	414260 <ferror@plt+0x10280>
  4212ec:	ret
  4212f0:	stp	x29, x30, [sp, #-64]!
  4212f4:	stp	x24, x23, [sp, #16]
  4212f8:	stp	x22, x21, [sp, #32]
  4212fc:	stp	x20, x19, [sp, #48]
  421300:	mov	x29, sp
  421304:	cbz	x0, 42137c <ferror@plt+0x1d39c>
  421308:	mov	x21, x0
  42130c:	mov	x8, xzr
  421310:	ldr	x9, [x21, x8, lsl #3]
  421314:	add	x8, x8, #0x1
  421318:	cbnz	x9, 421310 <ferror@plt+0x1d330>
  42131c:	and	x0, x8, #0xffffffff
  421320:	mov	w1, #0x8                   	// #8
  421324:	bl	414344 <ferror@plt+0x10364>
  421328:	ldr	x20, [x21]
  42132c:	mov	x19, x0
  421330:	cbz	x20, 421384 <ferror@plt+0x1d3a4>
  421334:	mov	x23, xzr
  421338:	add	x24, x21, #0x8
  42133c:	mov	x0, x20
  421340:	bl	403510 <strlen@plt>
  421344:	add	x21, x0, #0x1
  421348:	mov	x0, x21
  42134c:	bl	4140ec <ferror@plt+0x1010c>
  421350:	mov	x1, x20
  421354:	mov	x2, x21
  421358:	mov	x22, x0
  42135c:	bl	4034a0 <memcpy@plt>
  421360:	lsl	x8, x23, #3
  421364:	str	x22, [x19, x8]
  421368:	ldr	x20, [x24, x8]
  42136c:	add	x23, x23, #0x1
  421370:	cbnz	x20, 42133c <ferror@plt+0x1d35c>
  421374:	and	x8, x23, #0xffffffff
  421378:	b	421388 <ferror@plt+0x1d3a8>
  42137c:	mov	x19, xzr
  421380:	b	42138c <ferror@plt+0x1d3ac>
  421384:	mov	x8, xzr
  421388:	str	xzr, [x19, x8, lsl #3]
  42138c:	mov	x0, x19
  421390:	ldp	x20, x19, [sp, #48]
  421394:	ldp	x22, x21, [sp, #32]
  421398:	ldp	x24, x23, [sp, #16]
  42139c:	ldp	x29, x30, [sp], #64
  4213a0:	ret
  4213a4:	stp	x29, x30, [sp, #-80]!
  4213a8:	str	x25, [sp, #16]
  4213ac:	stp	x24, x23, [sp, #32]
  4213b0:	stp	x22, x21, [sp, #48]
  4213b4:	stp	x20, x19, [sp, #64]
  4213b8:	mov	x29, sp
  4213bc:	cbz	x1, 4214fc <ferror@plt+0x1d51c>
  4213c0:	ldr	x22, [x1]
  4213c4:	adrp	x8, 47d000 <ferror@plt+0x79020>
  4213c8:	add	x8, x8, #0x4cf
  4213cc:	cmp	x0, #0x0
  4213d0:	mov	x21, x1
  4213d4:	csel	x19, x8, x0, eq  // eq = none
  4213d8:	cbz	x22, 4214d0 <ferror@plt+0x1d4f0>
  4213dc:	mov	x0, x19
  4213e0:	bl	403510 <strlen@plt>
  4213e4:	mov	x20, x0
  4213e8:	mov	x0, x22
  4213ec:	bl	403510 <strlen@plt>
  4213f0:	ldr	x8, [x21, #8]
  4213f4:	add	x22, x0, #0x1
  4213f8:	cbz	x8, 421424 <ferror@plt+0x1d444>
  4213fc:	mov	x23, xzr
  421400:	add	x24, x21, #0x10
  421404:	mov	x25, #0x100000000           	// #4294967296
  421408:	mov	x0, x8
  42140c:	bl	403510 <strlen@plt>
  421410:	ldr	x8, [x24], #8
  421414:	add	x22, x0, x22
  421418:	add	x23, x23, x25
  42141c:	cbnz	x8, 421408 <ferror@plt+0x1d428>
  421420:	asr	x8, x23, #32
  421424:	madd	x0, x20, x8, x22
  421428:	bl	4140ec <ferror@plt+0x1010c>
  42142c:	mov	x20, x0
  421430:	cbz	x0, 421520 <ferror@plt+0x1d540>
  421434:	ldr	x1, [x21]
  421438:	cbz	x1, 42153c <ferror@plt+0x1d55c>
  42143c:	mov	x0, x20
  421440:	bl	403770 <stpcpy@plt>
  421444:	ldr	x8, [x21, #8]
  421448:	cbz	x8, 4214e0 <ferror@plt+0x1d500>
  42144c:	add	x25, x21, #0x10
  421450:	adrp	x21, 445000 <ferror@plt+0x41020>
  421454:	adrp	x22, 443000 <ferror@plt+0x3f020>
  421458:	adrp	x23, 443000 <ferror@plt+0x3f020>
  42145c:	adrp	x24, 43e000 <ferror@plt+0x3a020>
  421460:	add	x21, x21, #0x2f
  421464:	add	x22, x22, #0x70
  421468:	add	x23, x23, #0x98
  42146c:	add	x24, x24, #0x6ea
  421470:	cbz	x0, 421498 <ferror@plt+0x1d4b8>
  421474:	mov	x1, x19
  421478:	bl	403770 <stpcpy@plt>
  42147c:	cbz	x0, 4214a8 <ferror@plt+0x1d4c8>
  421480:	ldur	x1, [x25, #-8]
  421484:	cbz	x1, 4214b8 <ferror@plt+0x1d4d8>
  421488:	bl	403770 <stpcpy@plt>
  42148c:	ldr	x8, [x25], #8
  421490:	cbnz	x8, 421470 <ferror@plt+0x1d490>
  421494:	b	4214e0 <ferror@plt+0x1d500>
  421498:	mov	x0, x21
  42149c:	mov	x1, x22
  4214a0:	mov	x2, x23
  4214a4:	bl	415310 <ferror@plt+0x11330>
  4214a8:	mov	x0, x21
  4214ac:	mov	x1, x22
  4214b0:	mov	x2, x23
  4214b4:	b	4214c4 <ferror@plt+0x1d4e4>
  4214b8:	mov	x0, x21
  4214bc:	mov	x1, x22
  4214c0:	mov	x2, x24
  4214c4:	bl	415310 <ferror@plt+0x11330>
  4214c8:	mov	x0, xzr
  4214cc:	b	42148c <ferror@plt+0x1d4ac>
  4214d0:	mov	w0, #0x1                   	// #1
  4214d4:	bl	4140ec <ferror@plt+0x1010c>
  4214d8:	mov	x20, x0
  4214dc:	strb	wzr, [x0]
  4214e0:	mov	x0, x20
  4214e4:	ldp	x20, x19, [sp, #64]
  4214e8:	ldp	x22, x21, [sp, #48]
  4214ec:	ldp	x24, x23, [sp, #32]
  4214f0:	ldr	x25, [sp, #16]
  4214f4:	ldp	x29, x30, [sp], #80
  4214f8:	ret
  4214fc:	adrp	x0, 445000 <ferror@plt+0x41020>
  421500:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421504:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421508:	add	x0, x0, #0x2f
  42150c:	add	x1, x1, #0x4b4
  421510:	add	x2, x2, #0x4df
  421514:	bl	415310 <ferror@plt+0x11330>
  421518:	mov	x20, xzr
  42151c:	b	4214e0 <ferror@plt+0x1d500>
  421520:	adrp	x0, 445000 <ferror@plt+0x41020>
  421524:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421528:	adrp	x2, 443000 <ferror@plt+0x3f020>
  42152c:	add	x0, x0, #0x2f
  421530:	add	x1, x1, #0x70
  421534:	add	x2, x2, #0x98
  421538:	b	421554 <ferror@plt+0x1d574>
  42153c:	adrp	x0, 445000 <ferror@plt+0x41020>
  421540:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421544:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  421548:	add	x0, x0, #0x2f
  42154c:	add	x1, x1, #0x70
  421550:	add	x2, x2, #0x6ea
  421554:	bl	415310 <ferror@plt+0x11330>
  421558:	mov	x0, xzr
  42155c:	ldr	x8, [x21, #8]
  421560:	cbnz	x8, 42144c <ferror@plt+0x1d46c>
  421564:	b	4214e0 <ferror@plt+0x1d500>
  421568:	sub	sp, sp, #0x130
  42156c:	adrp	x8, 47d000 <ferror@plt+0x79020>
  421570:	add	x8, x8, #0x4cf
  421574:	cmp	x0, #0x0
  421578:	stp	x20, x19, [sp, #288]
  42157c:	csel	x19, x8, x0, eq  // eq = none
  421580:	stp	x29, x30, [sp, #224]
  421584:	add	x29, sp, #0xe0
  421588:	mov	x0, x19
  42158c:	str	x28, [sp, #240]
  421590:	stp	x24, x23, [sp, #256]
  421594:	stp	x22, x21, [sp, #272]
  421598:	stp	x1, x2, [x29, #-88]
  42159c:	stp	x3, x4, [x29, #-72]
  4215a0:	stp	x5, x6, [x29, #-56]
  4215a4:	stur	x7, [x29, #-40]
  4215a8:	stp	q0, q1, [sp]
  4215ac:	stp	q2, q3, [sp, #32]
  4215b0:	stp	q4, q5, [sp, #64]
  4215b4:	stp	q6, q7, [sp, #96]
  4215b8:	bl	403510 <strlen@plt>
  4215bc:	sub	x10, x29, #0x58
  4215c0:	mov	x11, sp
  4215c4:	mov	x12, #0xffffffffffffffc8    	// #-56
  4215c8:	mov	x20, x0
  4215cc:	add	x9, x29, #0x50
  4215d0:	movk	x12, #0xff80, lsl #32
  4215d4:	mov	w8, #0xffffffc8            	// #-56
  4215d8:	add	x10, x10, #0x38
  4215dc:	add	x11, x11, #0x80
  4215e0:	mov	w23, #0xffffffc8            	// #-56
  4215e4:	stp	x9, x10, [x29, #-32]
  4215e8:	stp	x11, x12, [x29, #-16]
  4215ec:	tbz	w8, #31, 421628 <ferror@plt+0x1d648>
  4215f0:	add	w23, w8, #0x8
  4215f4:	cmn	w8, #0x8
  4215f8:	stur	w23, [x29, #-8]
  4215fc:	b.gt	421628 <ferror@plt+0x1d648>
  421600:	ldur	x8, [x29, #-24]
  421604:	mov	x9, #0xffffffffffffffc8    	// #-56
  421608:	add	x8, x8, x9
  42160c:	ldr	x0, [x8]
  421610:	cbnz	x0, 42163c <ferror@plt+0x1d65c>
  421614:	mov	w0, #0x1                   	// #1
  421618:	bl	4140ec <ferror@plt+0x1010c>
  42161c:	mov	x20, x0
  421620:	strb	wzr, [x0]
  421624:	b	42186c <ferror@plt+0x1d88c>
  421628:	ldur	x8, [x29, #-32]
  42162c:	add	x9, x8, #0x8
  421630:	stur	x9, [x29, #-32]
  421634:	ldr	x0, [x8]
  421638:	cbz	x0, 421614 <ferror@plt+0x1d634>
  42163c:	bl	403510 <strlen@plt>
  421640:	add	x21, x0, #0x1
  421644:	tbnz	w23, #31, 421650 <ferror@plt+0x1d670>
  421648:	mov	w22, w23
  42164c:	b	421674 <ferror@plt+0x1d694>
  421650:	add	w22, w23, #0x8
  421654:	cmn	w23, #0x8
  421658:	stur	w22, [x29, #-8]
  42165c:	b.gt	421674 <ferror@plt+0x1d694>
  421660:	ldur	x8, [x29, #-24]
  421664:	add	x8, x8, w23, sxtw
  421668:	ldr	x0, [x8]
  42166c:	cbnz	x0, 421688 <ferror@plt+0x1d6a8>
  421670:	b	4216d8 <ferror@plt+0x1d6f8>
  421674:	ldur	x8, [x29, #-32]
  421678:	add	x9, x8, #0x8
  42167c:	stur	x9, [x29, #-32]
  421680:	ldr	x0, [x8]
  421684:	cbz	x0, 4216d8 <ferror@plt+0x1d6f8>
  421688:	ldur	x23, [x29, #-24]
  42168c:	b	4216a0 <ferror@plt+0x1d6c0>
  421690:	add	x9, x23, w22, sxtw
  421694:	ldr	x0, [x9]
  421698:	mov	w22, w8
  42169c:	cbz	x0, 4216d8 <ferror@plt+0x1d6f8>
  4216a0:	bl	403510 <strlen@plt>
  4216a4:	add	x8, x21, x20
  4216a8:	add	x21, x8, x0
  4216ac:	tbnz	w22, #31, 4216b8 <ferror@plt+0x1d6d8>
  4216b0:	mov	w8, w22
  4216b4:	b	4216c8 <ferror@plt+0x1d6e8>
  4216b8:	add	w8, w22, #0x8
  4216bc:	cmn	w22, #0x8
  4216c0:	stur	w8, [x29, #-8]
  4216c4:	b.le	421690 <ferror@plt+0x1d6b0>
  4216c8:	ldur	x9, [x29, #-32]
  4216cc:	add	x10, x9, #0x8
  4216d0:	stur	x10, [x29, #-32]
  4216d4:	b	421694 <ferror@plt+0x1d6b4>
  4216d8:	mov	x0, x21
  4216dc:	bl	4140ec <ferror@plt+0x1010c>
  4216e0:	sub	x10, x29, #0x58
  4216e4:	mov	x11, sp
  4216e8:	mov	x12, #0xffffffffffffffc8    	// #-56
  4216ec:	mov	x20, x0
  4216f0:	add	x9, x29, #0x50
  4216f4:	movk	x12, #0xff80, lsl #32
  4216f8:	mov	x8, #0xffffffffffffffc8    	// #-56
  4216fc:	add	x10, x10, #0x38
  421700:	add	x11, x11, #0x80
  421704:	stp	x9, x10, [x29, #-32]
  421708:	stp	x11, x12, [x29, #-16]
  42170c:	tbz	w8, #31, 42172c <ferror@plt+0x1d74c>
  421710:	add	w9, w8, #0x8
  421714:	cmn	w8, #0x8
  421718:	stur	w9, [x29, #-8]
  42171c:	b.gt	42172c <ferror@plt+0x1d74c>
  421720:	ldur	x9, [x29, #-24]
  421724:	add	x8, x9, x8
  421728:	b	421738 <ferror@plt+0x1d758>
  42172c:	ldur	x8, [x29, #-32]
  421730:	add	x9, x8, #0x8
  421734:	stur	x9, [x29, #-32]
  421738:	cbz	x20, 421778 <ferror@plt+0x1d798>
  42173c:	ldr	x1, [x8]
  421740:	cbz	x1, 421794 <ferror@plt+0x1d7b4>
  421744:	mov	x0, x20
  421748:	bl	403770 <stpcpy@plt>
  42174c:	ldursw	x8, [x29, #-8]
  421750:	tbz	w8, #31, 4217bc <ferror@plt+0x1d7dc>
  421754:	add	w9, w8, #0x8
  421758:	cmn	w8, #0x8
  42175c:	stur	w9, [x29, #-8]
  421760:	b.gt	4217bc <ferror@plt+0x1d7dc>
  421764:	ldur	x9, [x29, #-24]
  421768:	add	x8, x9, x8
  42176c:	ldr	x24, [x8]
  421770:	cbnz	x24, 4217d0 <ferror@plt+0x1d7f0>
  421774:	b	42186c <ferror@plt+0x1d88c>
  421778:	adrp	x0, 445000 <ferror@plt+0x41020>
  42177c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421780:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421784:	add	x0, x0, #0x2f
  421788:	add	x1, x1, #0x70
  42178c:	add	x2, x2, #0x98
  421790:	b	4217ac <ferror@plt+0x1d7cc>
  421794:	adrp	x0, 445000 <ferror@plt+0x41020>
  421798:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42179c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  4217a0:	add	x0, x0, #0x2f
  4217a4:	add	x1, x1, #0x70
  4217a8:	add	x2, x2, #0x6ea
  4217ac:	bl	415310 <ferror@plt+0x11330>
  4217b0:	mov	x0, xzr
  4217b4:	ldursw	x8, [x29, #-8]
  4217b8:	tbnz	w8, #31, 421754 <ferror@plt+0x1d774>
  4217bc:	ldur	x8, [x29, #-32]
  4217c0:	add	x9, x8, #0x8
  4217c4:	stur	x9, [x29, #-32]
  4217c8:	ldr	x24, [x8]
  4217cc:	cbz	x24, 42186c <ferror@plt+0x1d88c>
  4217d0:	adrp	x21, 445000 <ferror@plt+0x41020>
  4217d4:	adrp	x22, 443000 <ferror@plt+0x3f020>
  4217d8:	adrp	x23, 443000 <ferror@plt+0x3f020>
  4217dc:	add	x21, x21, #0x2f
  4217e0:	add	x22, x22, #0x70
  4217e4:	add	x23, x23, #0x98
  4217e8:	b	421800 <ferror@plt+0x1d820>
  4217ec:	ldur	x8, [x29, #-32]
  4217f0:	add	x9, x8, #0x8
  4217f4:	stur	x9, [x29, #-32]
  4217f8:	ldr	x24, [x8]
  4217fc:	cbz	x24, 42186c <ferror@plt+0x1d88c>
  421800:	cbz	x0, 42183c <ferror@plt+0x1d85c>
  421804:	mov	x1, x19
  421808:	bl	403770 <stpcpy@plt>
  42180c:	cbz	x0, 42184c <ferror@plt+0x1d86c>
  421810:	mov	x1, x24
  421814:	bl	403770 <stpcpy@plt>
  421818:	ldursw	x8, [x29, #-8]
  42181c:	tbz	w8, #31, 4217ec <ferror@plt+0x1d80c>
  421820:	add	w9, w8, #0x8
  421824:	cmn	w8, #0x8
  421828:	stur	w9, [x29, #-8]
  42182c:	b.gt	4217ec <ferror@plt+0x1d80c>
  421830:	ldur	x9, [x29, #-24]
  421834:	add	x8, x9, x8
  421838:	b	4217f8 <ferror@plt+0x1d818>
  42183c:	mov	x0, x21
  421840:	mov	x1, x22
  421844:	mov	x2, x23
  421848:	bl	415310 <ferror@plt+0x11330>
  42184c:	mov	x0, x21
  421850:	mov	x1, x22
  421854:	mov	x2, x23
  421858:	bl	415310 <ferror@plt+0x11330>
  42185c:	mov	x0, xzr
  421860:	ldursw	x8, [x29, #-8]
  421864:	tbz	w8, #31, 4217ec <ferror@plt+0x1d80c>
  421868:	b	421820 <ferror@plt+0x1d840>
  42186c:	mov	x0, x20
  421870:	ldp	x20, x19, [sp, #288]
  421874:	ldp	x22, x21, [sp, #272]
  421878:	ldp	x24, x23, [sp, #256]
  42187c:	ldr	x28, [sp, #240]
  421880:	ldp	x29, x30, [sp, #224]
  421884:	add	sp, sp, #0x130
  421888:	ret
  42188c:	stp	x29, x30, [sp, #-48]!
  421890:	str	x21, [sp, #16]
  421894:	stp	x20, x19, [sp, #32]
  421898:	mov	x29, sp
  42189c:	cbz	x0, 421958 <ferror@plt+0x1d978>
  4218a0:	mov	x19, x2
  4218a4:	cbz	x2, 421974 <ferror@plt+0x1d994>
  4218a8:	mov	x21, x1
  4218ac:	mov	x20, x0
  4218b0:	tbnz	x1, #63, 4218e0 <ferror@plt+0x1d900>
  4218b4:	mov	x0, x19
  4218b8:	bl	403510 <strlen@plt>
  4218bc:	cbz	x0, 421940 <ferror@plt+0x1d960>
  4218c0:	cmp	x0, x21
  4218c4:	b.hi	4218d8 <ferror@plt+0x1d8f8>  // b.pmore
  4218c8:	add	x8, x20, x21
  4218cc:	sub	x8, x8, x0
  4218d0:	cmp	x8, x20
  4218d4:	b.cs	421908 <ferror@plt+0x1d928>  // b.hs, b.nlast
  4218d8:	mov	x1, xzr
  4218dc:	b	421944 <ferror@plt+0x1d964>
  4218e0:	mov	x0, x20
  4218e4:	mov	x1, x19
  4218e8:	ldp	x20, x19, [sp, #32]
  4218ec:	ldr	x21, [sp, #16]
  4218f0:	ldp	x29, x30, [sp], #48
  4218f4:	b	403e30 <strstr@plt>
  4218f8:	add	x20, x20, #0x1
  4218fc:	cmp	x20, x8
  421900:	mov	x1, xzr
  421904:	b.hi	421944 <ferror@plt+0x1d964>  // b.pmore
  421908:	ldrb	w9, [x20]
  42190c:	cbz	w9, 4218d8 <ferror@plt+0x1d8f8>
  421910:	ldrb	w10, [x19]
  421914:	cmp	w9, w10
  421918:	b.ne	4218f8 <ferror@plt+0x1d918>  // b.any
  42191c:	mov	w9, #0x1                   	// #1
  421920:	cmp	x0, x9
  421924:	b.eq	421940 <ferror@plt+0x1d960>  // b.none
  421928:	ldrb	w10, [x20, x9]
  42192c:	ldrb	w11, [x19, x9]
  421930:	add	x9, x9, #0x1
  421934:	cmp	w10, w11
  421938:	b.eq	421920 <ferror@plt+0x1d940>  // b.none
  42193c:	b	4218f8 <ferror@plt+0x1d918>
  421940:	mov	x1, x20
  421944:	ldp	x20, x19, [sp, #32]
  421948:	ldr	x21, [sp, #16]
  42194c:	mov	x0, x1
  421950:	ldp	x29, x30, [sp], #48
  421954:	ret
  421958:	adrp	x0, 445000 <ferror@plt+0x41020>
  42195c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421960:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421964:	add	x0, x0, #0x2f
  421968:	add	x1, x1, #0x4f1
  42196c:	add	x2, x2, #0x52b
  421970:	b	42198c <ferror@plt+0x1d9ac>
  421974:	adrp	x0, 445000 <ferror@plt+0x41020>
  421978:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42197c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421980:	add	x0, x0, #0x2f
  421984:	add	x1, x1, #0x4f1
  421988:	add	x2, x2, #0x53c
  42198c:	bl	415310 <ferror@plt+0x11330>
  421990:	mov	x1, xzr
  421994:	b	421944 <ferror@plt+0x1d964>
  421998:	stp	x29, x30, [sp, #-48]!
  42199c:	str	x21, [sp, #16]
  4219a0:	stp	x20, x19, [sp, #32]
  4219a4:	mov	x29, sp
  4219a8:	cbz	x0, 421a44 <ferror@plt+0x1da64>
  4219ac:	mov	x20, x1
  4219b0:	cbz	x1, 421a60 <ferror@plt+0x1da80>
  4219b4:	mov	x19, x0
  4219b8:	mov	x0, x20
  4219bc:	bl	403510 <strlen@plt>
  4219c0:	mov	x21, x0
  4219c4:	mov	x0, x19
  4219c8:	bl	403510 <strlen@plt>
  4219cc:	cbz	x21, 4219f0 <ferror@plt+0x1da10>
  4219d0:	cmp	x0, x21
  4219d4:	b.cc	4219e8 <ferror@plt+0x1da08>  // b.lo, b.ul, b.last
  4219d8:	add	x8, x19, x0
  4219dc:	sub	x8, x8, x21
  4219e0:	cmp	x8, x19
  4219e4:	b.cs	4219f8 <ferror@plt+0x1da18>  // b.hs, b.nlast
  4219e8:	mov	x0, xzr
  4219ec:	b	421a34 <ferror@plt+0x1da54>
  4219f0:	mov	x0, x19
  4219f4:	b	421a34 <ferror@plt+0x1da54>
  4219f8:	mov	x9, xzr
  4219fc:	ldrb	w10, [x8, x9]
  421a00:	ldrb	w11, [x20, x9]
  421a04:	cmp	w10, w11
  421a08:	b.ne	421a1c <ferror@plt+0x1da3c>  // b.any
  421a0c:	add	x9, x9, #0x1
  421a10:	cmp	x21, x9
  421a14:	b.ne	4219fc <ferror@plt+0x1da1c>  // b.any
  421a18:	b	421a30 <ferror@plt+0x1da50>
  421a1c:	sub	x8, x8, #0x1
  421a20:	cmp	x8, x19
  421a24:	mov	x0, xzr
  421a28:	b.cs	4219f8 <ferror@plt+0x1da18>  // b.hs, b.nlast
  421a2c:	b	421a34 <ferror@plt+0x1da54>
  421a30:	mov	x0, x8
  421a34:	ldp	x20, x19, [sp, #32]
  421a38:	ldr	x21, [sp, #16]
  421a3c:	ldp	x29, x30, [sp], #48
  421a40:	ret
  421a44:	adrp	x0, 445000 <ferror@plt+0x41020>
  421a48:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421a4c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421a50:	add	x0, x0, #0x2f
  421a54:	add	x1, x1, #0x54b
  421a58:	add	x2, x2, #0x52b
  421a5c:	b	421a78 <ferror@plt+0x1da98>
  421a60:	adrp	x0, 445000 <ferror@plt+0x41020>
  421a64:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421a68:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421a6c:	add	x0, x0, #0x2f
  421a70:	add	x1, x1, #0x54b
  421a74:	add	x2, x2, #0x53c
  421a78:	bl	415310 <ferror@plt+0x11330>
  421a7c:	mov	x0, xzr
  421a80:	b	421a34 <ferror@plt+0x1da54>
  421a84:	stp	x29, x30, [sp, #-48]!
  421a88:	stp	x22, x21, [sp, #16]
  421a8c:	stp	x20, x19, [sp, #32]
  421a90:	mov	x29, sp
  421a94:	cbz	x0, 421bbc <ferror@plt+0x1dbdc>
  421a98:	mov	x19, x2
  421a9c:	cbz	x2, 421bd8 <ferror@plt+0x1dbf8>
  421aa0:	mov	x20, x0
  421aa4:	mov	x0, x19
  421aa8:	mov	x22, x1
  421aac:	bl	403510 <strlen@plt>
  421ab0:	mov	x21, x0
  421ab4:	tbnz	x22, #63, 421b34 <ferror@plt+0x1db54>
  421ab8:	mov	x8, x20
  421abc:	cbz	x22, 421adc <ferror@plt+0x1dafc>
  421ac0:	add	x9, x20, x22
  421ac4:	mov	x8, x20
  421ac8:	ldrb	w10, [x8]
  421acc:	cbz	w10, 421adc <ferror@plt+0x1dafc>
  421ad0:	add	x8, x8, #0x1
  421ad4:	cmp	x8, x9
  421ad8:	b.cc	421ac8 <ferror@plt+0x1dae8>  // b.lo, b.ul, b.last
  421adc:	add	x9, x20, x21
  421ae0:	cmp	x8, x9
  421ae4:	b.cc	421b58 <ferror@plt+0x1db78>  // b.lo, b.ul, b.last
  421ae8:	sub	x8, x8, x21
  421aec:	cmp	x8, x20
  421af0:	b.cc	421b58 <ferror@plt+0x1db78>  // b.lo, b.ul, b.last
  421af4:	mov	x9, x8
  421af8:	cbz	x21, 421bb4 <ferror@plt+0x1dbd4>
  421afc:	mov	x10, xzr
  421b00:	ldrb	w11, [x9, x10]
  421b04:	ldrb	w12, [x19, x10]
  421b08:	cmp	w11, w12
  421b0c:	b.ne	421b20 <ferror@plt+0x1db40>  // b.any
  421b10:	add	x10, x10, #0x1
  421b14:	cmp	x21, x10
  421b18:	b.ne	421b00 <ferror@plt+0x1db20>  // b.any
  421b1c:	b	421b6c <ferror@plt+0x1db8c>
  421b20:	sub	x9, x9, #0x1
  421b24:	cmp	x9, x20
  421b28:	mov	x0, xzr
  421b2c:	b.cs	421af8 <ferror@plt+0x1db18>  // b.hs, b.nlast
  421b30:	b	421b5c <ferror@plt+0x1db7c>
  421b34:	mov	x0, x20
  421b38:	bl	403510 <strlen@plt>
  421b3c:	cbz	x21, 421b74 <ferror@plt+0x1db94>
  421b40:	cmp	x0, x21
  421b44:	b.cc	421b58 <ferror@plt+0x1db78>  // b.lo, b.ul, b.last
  421b48:	add	x8, x20, x0
  421b4c:	sub	x8, x8, x21
  421b50:	cmp	x8, x20
  421b54:	b.cs	421b7c <ferror@plt+0x1db9c>  // b.hs, b.nlast
  421b58:	mov	x0, xzr
  421b5c:	ldp	x20, x19, [sp, #32]
  421b60:	ldp	x22, x21, [sp, #16]
  421b64:	ldp	x29, x30, [sp], #48
  421b68:	ret
  421b6c:	mov	x0, x9
  421b70:	b	421b5c <ferror@plt+0x1db7c>
  421b74:	mov	x0, x20
  421b78:	b	421b5c <ferror@plt+0x1db7c>
  421b7c:	mov	x9, xzr
  421b80:	ldrb	w10, [x8, x9]
  421b84:	ldrb	w11, [x19, x9]
  421b88:	cmp	w10, w11
  421b8c:	b.ne	421ba0 <ferror@plt+0x1dbc0>  // b.any
  421b90:	add	x9, x9, #0x1
  421b94:	cmp	x21, x9
  421b98:	b.ne	421b80 <ferror@plt+0x1dba0>  // b.any
  421b9c:	b	421bb4 <ferror@plt+0x1dbd4>
  421ba0:	sub	x8, x8, #0x1
  421ba4:	cmp	x8, x20
  421ba8:	mov	x0, xzr
  421bac:	b.cs	421b7c <ferror@plt+0x1db9c>  // b.hs, b.nlast
  421bb0:	b	421b5c <ferror@plt+0x1db7c>
  421bb4:	mov	x0, x8
  421bb8:	b	421b5c <ferror@plt+0x1db7c>
  421bbc:	adrp	x0, 445000 <ferror@plt+0x41020>
  421bc0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421bc4:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421bc8:	add	x0, x0, #0x2f
  421bcc:	add	x1, x1, #0x57a
  421bd0:	add	x2, x2, #0x52b
  421bd4:	b	421bf0 <ferror@plt+0x1dc10>
  421bd8:	adrp	x0, 445000 <ferror@plt+0x41020>
  421bdc:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421be0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421be4:	add	x0, x0, #0x2f
  421be8:	add	x1, x1, #0x57a
  421bec:	add	x2, x2, #0x53c
  421bf0:	bl	415310 <ferror@plt+0x11330>
  421bf4:	mov	x0, xzr
  421bf8:	b	421b5c <ferror@plt+0x1db7c>
  421bfc:	stp	x29, x30, [sp, #-48]!
  421c00:	str	x21, [sp, #16]
  421c04:	stp	x20, x19, [sp, #32]
  421c08:	mov	x29, sp
  421c0c:	cbz	x0, 421c64 <ferror@plt+0x1dc84>
  421c10:	mov	x19, x1
  421c14:	cbz	x1, 421c80 <ferror@plt+0x1dca0>
  421c18:	mov	x20, x0
  421c1c:	bl	403510 <strlen@plt>
  421c20:	mov	x21, x0
  421c24:	mov	x0, x19
  421c28:	bl	403510 <strlen@plt>
  421c2c:	cmp	w21, w0
  421c30:	b.ge	421c3c <ferror@plt+0x1dc5c>  // b.tcont
  421c34:	mov	w0, wzr
  421c38:	b	421c54 <ferror@plt+0x1dc74>
  421c3c:	add	x8, x20, w21, sxtw
  421c40:	sub	x0, x8, w0, sxtw
  421c44:	mov	x1, x19
  421c48:	bl	403b30 <strcmp@plt>
  421c4c:	cmp	w0, #0x0
  421c50:	cset	w0, eq  // eq = none
  421c54:	ldp	x20, x19, [sp, #32]
  421c58:	ldr	x21, [sp, #16]
  421c5c:	ldp	x29, x30, [sp], #48
  421c60:	ret
  421c64:	adrp	x0, 445000 <ferror@plt+0x41020>
  421c68:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421c6c:	adrp	x2, 43c000 <ferror@plt+0x38020>
  421c70:	add	x0, x0, #0x2f
  421c74:	add	x1, x1, #0x5b5
  421c78:	add	x2, x2, #0xdc6
  421c7c:	b	421c98 <ferror@plt+0x1dcb8>
  421c80:	adrp	x0, 445000 <ferror@plt+0x41020>
  421c84:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421c88:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421c8c:	add	x0, x0, #0x2f
  421c90:	add	x1, x1, #0x5b5
  421c94:	add	x2, x2, #0x5ed
  421c98:	bl	415310 <ferror@plt+0x11330>
  421c9c:	mov	w0, wzr
  421ca0:	b	421c54 <ferror@plt+0x1dc74>
  421ca4:	stp	x29, x30, [sp, #-48]!
  421ca8:	str	x21, [sp, #16]
  421cac:	stp	x20, x19, [sp, #32]
  421cb0:	mov	x29, sp
  421cb4:	cbz	x0, 421d0c <ferror@plt+0x1dd2c>
  421cb8:	mov	x19, x1
  421cbc:	cbz	x1, 421d28 <ferror@plt+0x1dd48>
  421cc0:	mov	x20, x0
  421cc4:	bl	403510 <strlen@plt>
  421cc8:	mov	x21, x0
  421ccc:	mov	x0, x19
  421cd0:	bl	403510 <strlen@plt>
  421cd4:	cmp	w21, w0
  421cd8:	b.ge	421ce4 <ferror@plt+0x1dd04>  // b.tcont
  421cdc:	mov	w0, wzr
  421ce0:	b	421cfc <ferror@plt+0x1dd1c>
  421ce4:	sxtw	x2, w0
  421ce8:	mov	x0, x20
  421cec:	mov	x1, x19
  421cf0:	bl	403880 <strncmp@plt>
  421cf4:	cmp	w0, #0x0
  421cf8:	cset	w0, eq  // eq = none
  421cfc:	ldp	x20, x19, [sp, #32]
  421d00:	ldr	x21, [sp, #16]
  421d04:	ldp	x29, x30, [sp], #48
  421d08:	ret
  421d0c:	adrp	x0, 445000 <ferror@plt+0x41020>
  421d10:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421d14:	adrp	x2, 43c000 <ferror@plt+0x38020>
  421d18:	add	x0, x0, #0x2f
  421d1c:	add	x1, x1, #0x5fc
  421d20:	add	x2, x2, #0xdc6
  421d24:	b	421d40 <ferror@plt+0x1dd60>
  421d28:	adrp	x0, 445000 <ferror@plt+0x41020>
  421d2c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421d30:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421d34:	add	x0, x0, #0x2f
  421d38:	add	x1, x1, #0x5fc
  421d3c:	add	x2, x2, #0x634
  421d40:	bl	415310 <ferror@plt+0x11330>
  421d44:	mov	w0, wzr
  421d48:	b	421cfc <ferror@plt+0x1dd1c>
  421d4c:	stp	x29, x30, [sp, #-16]!
  421d50:	mov	x29, sp
  421d54:	cbz	x0, 421d74 <ferror@plt+0x1dd94>
  421d58:	mov	w8, #0xffffffff            	// #-1
  421d5c:	add	w8, w8, #0x1
  421d60:	ldr	x9, [x0, w8, uxtw #3]
  421d64:	cbnz	x9, 421d5c <ferror@plt+0x1dd7c>
  421d68:	mov	w0, w8
  421d6c:	ldp	x29, x30, [sp], #16
  421d70:	ret
  421d74:	adrp	x0, 445000 <ferror@plt+0x41020>
  421d78:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421d7c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421d80:	add	x0, x0, #0x2f
  421d84:	add	x1, x1, #0x643
  421d88:	add	x2, x2, #0x4df
  421d8c:	bl	415310 <ferror@plt+0x11330>
  421d90:	mov	w8, wzr
  421d94:	b	421d68 <ferror@plt+0x1dd88>
  421d98:	stp	x29, x30, [sp, #-32]!
  421d9c:	stp	x20, x19, [sp, #16]
  421da0:	mov	x20, x0
  421da4:	mov	w0, #0x18                  	// #24
  421da8:	mov	x29, sp
  421dac:	bl	41d4f8 <ferror@plt+0x19518>
  421db0:	cmp	x20, #0x2
  421db4:	mov	w8, #0x2                   	// #2
  421db8:	csel	x8, x20, x8, hi  // hi = pmore
  421dbc:	mov	x19, x0
  421dc0:	adds	x8, x8, #0x1
  421dc4:	stp	xzr, xzr, [x0, #8]
  421dc8:	str	xzr, [x0]
  421dcc:	b.mi	421de8 <ferror@plt+0x1de08>  // b.first
  421dd0:	mov	w9, #0x1                   	// #1
  421dd4:	mov	x1, x9
  421dd8:	cmp	x9, x8
  421ddc:	lsl	x9, x9, #1
  421de0:	b.cc	421dd4 <ferror@plt+0x1ddf4>  // b.lo, b.ul, b.last
  421de4:	b	421dec <ferror@plt+0x1de0c>
  421de8:	mov	x1, #0xffffffffffffffff    	// #-1
  421dec:	mov	x0, xzr
  421df0:	str	x1, [x19, #16]
  421df4:	bl	414200 <ferror@plt+0x10220>
  421df8:	str	x0, [x19]
  421dfc:	strb	wzr, [x0]
  421e00:	mov	x0, x19
  421e04:	ldp	x20, x19, [sp, #16]
  421e08:	ldp	x29, x30, [sp], #32
  421e0c:	ret
  421e10:	stp	x29, x30, [sp, #-48]!
  421e14:	stp	x22, x21, [sp, #16]
  421e18:	stp	x20, x19, [sp, #32]
  421e1c:	mov	x29, sp
  421e20:	cbz	x0, 421e78 <ferror@plt+0x1de98>
  421e24:	ldrb	w8, [x0]
  421e28:	mov	x20, x0
  421e2c:	cbz	w8, 421e78 <ferror@plt+0x1de98>
  421e30:	mov	x0, x20
  421e34:	bl	403510 <strlen@plt>
  421e38:	lsl	x21, x0, #32
  421e3c:	mov	x8, #0x200000000           	// #8589934592
  421e40:	add	x8, x21, x8
  421e44:	mov	w0, #0x18                  	// #24
  421e48:	asr	x22, x8, #32
  421e4c:	bl	41d4f8 <ferror@plt+0x19518>
  421e50:	cmp	x22, #0x2
  421e54:	mov	w8, #0x2                   	// #2
  421e58:	csel	x8, x22, x8, hi  // hi = pmore
  421e5c:	mov	x19, x0
  421e60:	cmn	x8, #0x1
  421e64:	stp	xzr, xzr, [x0, #8]
  421e68:	str	xzr, [x0]
  421e6c:	b.ge	421ea8 <ferror@plt+0x1dec8>  // b.tcont
  421e70:	mov	x1, #0xffffffffffffffff    	// #-1
  421e74:	b	421ec0 <ferror@plt+0x1dee0>
  421e78:	mov	w0, #0x18                  	// #24
  421e7c:	bl	41d4f8 <ferror@plt+0x19518>
  421e80:	adrp	x8, 443000 <ferror@plt+0x3f020>
  421e84:	ldr	q0, [x8, #1648]
  421e88:	mov	x19, x0
  421e8c:	mov	w1, #0x4                   	// #4
  421e90:	stur	q0, [x0, #8]
  421e94:	mov	x0, xzr
  421e98:	bl	414200 <ferror@plt+0x10220>
  421e9c:	str	x0, [x19]
  421ea0:	strb	wzr, [x0]
  421ea4:	b	421eec <ferror@plt+0x1df0c>
  421ea8:	add	x8, x8, #0x1
  421eac:	mov	w9, #0x1                   	// #1
  421eb0:	mov	x1, x9
  421eb4:	cmp	x9, x8
  421eb8:	lsl	x9, x9, #1
  421ebc:	b.cc	421eb0 <ferror@plt+0x1ded0>  // b.lo, b.ul, b.last
  421ec0:	mov	x0, xzr
  421ec4:	str	x1, [x19, #16]
  421ec8:	bl	414200 <ferror@plt+0x10220>
  421ecc:	str	x0, [x19]
  421ed0:	strb	wzr, [x0]
  421ed4:	cbz	x19, 421f00 <ferror@plt+0x1df20>
  421ed8:	asr	x3, x21, #32
  421edc:	mov	x1, #0xffffffffffffffff    	// #-1
  421ee0:	mov	x0, x19
  421ee4:	mov	x2, x20
  421ee8:	bl	422398 <ferror@plt+0x1e3b8>
  421eec:	mov	x0, x19
  421ef0:	ldp	x20, x19, [sp, #32]
  421ef4:	ldp	x22, x21, [sp, #16]
  421ef8:	ldp	x29, x30, [sp], #48
  421efc:	ret
  421f00:	adrp	x0, 445000 <ferror@plt+0x41020>
  421f04:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421f08:	adrp	x2, 47a000 <ferror@plt+0x76020>
  421f0c:	add	x0, x0, #0x2f
  421f10:	add	x1, x1, #0x88d
  421f14:	add	x2, x2, #0x4b8
  421f18:	bl	415310 <ferror@plt+0x11330>
  421f1c:	b	421eec <ferror@plt+0x1df0c>
  421f20:	stp	x29, x30, [sp, #-32]!
  421f24:	str	x19, [sp, #16]
  421f28:	mov	x19, x0
  421f2c:	mov	x29, sp
  421f30:	cbz	x0, 421f58 <ferror@plt+0x1df78>
  421f34:	mov	x3, x2
  421f38:	mov	x2, x1
  421f3c:	cbnz	x1, 421f44 <ferror@plt+0x1df64>
  421f40:	cbnz	x3, 421f74 <ferror@plt+0x1df94>
  421f44:	mov	x0, x19
  421f48:	ldr	x19, [sp, #16]
  421f4c:	mov	x1, #0xffffffffffffffff    	// #-1
  421f50:	ldp	x29, x30, [sp], #32
  421f54:	b	422398 <ferror@plt+0x1e3b8>
  421f58:	adrp	x0, 445000 <ferror@plt+0x41020>
  421f5c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421f60:	adrp	x2, 47a000 <ferror@plt+0x76020>
  421f64:	add	x0, x0, #0x2f
  421f68:	add	x1, x1, #0x88d
  421f6c:	add	x2, x2, #0x4b8
  421f70:	b	421f8c <ferror@plt+0x1dfac>
  421f74:	adrp	x0, 445000 <ferror@plt+0x41020>
  421f78:	adrp	x1, 443000 <ferror@plt+0x3f020>
  421f7c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  421f80:	add	x0, x0, #0x2f
  421f84:	add	x1, x1, #0x88d
  421f88:	add	x2, x2, #0x7c5
  421f8c:	bl	415310 <ferror@plt+0x11330>
  421f90:	mov	x0, x19
  421f94:	ldr	x19, [sp, #16]
  421f98:	ldp	x29, x30, [sp], #32
  421f9c:	ret
  421fa0:	stp	x29, x30, [sp, #-48]!
  421fa4:	stp	x20, x19, [sp, #32]
  421fa8:	mov	x20, x0
  421fac:	str	x21, [sp, #16]
  421fb0:	mov	x29, sp
  421fb4:	tbnz	x1, #63, 421ffc <ferror@plt+0x1e01c>
  421fb8:	mov	w0, #0x18                  	// #24
  421fbc:	mov	x19, x1
  421fc0:	bl	41d4f8 <ferror@plt+0x19518>
  421fc4:	cmp	x19, #0x2
  421fc8:	mov	w8, #0x2                   	// #2
  421fcc:	csel	x8, x19, x8, hi  // hi = pmore
  421fd0:	mov	x21, x0
  421fd4:	cmn	x8, #0x1
  421fd8:	stp	xzr, xzr, [x0, #8]
  421fdc:	str	xzr, [x0]
  421fe0:	b.mi	422010 <ferror@plt+0x1e030>  // b.first
  421fe4:	mov	w9, #0x1                   	// #1
  421fe8:	mov	x1, x9
  421fec:	cmp	x9, x8
  421ff0:	lsl	x9, x9, #1
  421ff4:	b.ls	421fe8 <ferror@plt+0x1e008>  // b.plast
  421ff8:	b	422014 <ferror@plt+0x1e034>
  421ffc:	mov	x0, x20
  422000:	ldp	x20, x19, [sp, #32]
  422004:	ldr	x21, [sp, #16]
  422008:	ldp	x29, x30, [sp], #48
  42200c:	b	421e10 <ferror@plt+0x1de30>
  422010:	mov	x1, #0xffffffffffffffff    	// #-1
  422014:	mov	x0, xzr
  422018:	str	x1, [x21, #16]
  42201c:	bl	414200 <ferror@plt+0x10220>
  422020:	str	x0, [x21]
  422024:	strb	wzr, [x0]
  422028:	cbz	x20, 422040 <ferror@plt+0x1e060>
  42202c:	mov	x1, #0xffffffffffffffff    	// #-1
  422030:	mov	x0, x21
  422034:	mov	x2, x20
  422038:	mov	x3, x19
  42203c:	bl	422398 <ferror@plt+0x1e3b8>
  422040:	mov	x0, x21
  422044:	ldp	x20, x19, [sp, #32]
  422048:	ldr	x21, [sp, #16]
  42204c:	ldp	x29, x30, [sp], #48
  422050:	ret
  422054:	stp	x29, x30, [sp, #-32]!
  422058:	stp	x20, x19, [sp, #16]
  42205c:	mov	x29, sp
  422060:	cbz	x0, 422098 <ferror@plt+0x1e0b8>
  422064:	ldr	x20, [x0]
  422068:	mov	x19, x0
  42206c:	cbz	w1, 42207c <ferror@plt+0x1e09c>
  422070:	mov	x0, x20
  422074:	bl	414260 <ferror@plt+0x10280>
  422078:	mov	x20, xzr
  42207c:	mov	w0, #0x18                  	// #24
  422080:	mov	x1, x19
  422084:	bl	41dec0 <ferror@plt+0x19ee0>
  422088:	mov	x0, x20
  42208c:	ldp	x20, x19, [sp, #16]
  422090:	ldp	x29, x30, [sp], #32
  422094:	ret
  422098:	adrp	x0, 445000 <ferror@plt+0x41020>
  42209c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4220a0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4220a4:	add	x0, x0, #0x2f
  4220a8:	add	x1, x1, #0x690
  4220ac:	add	x2, x2, #0x4b8
  4220b0:	bl	415310 <ferror@plt+0x11330>
  4220b4:	mov	x20, xzr
  4220b8:	b	422088 <ferror@plt+0x1e0a8>
  4220bc:	stp	x29, x30, [sp, #-32]!
  4220c0:	stp	x20, x19, [sp, #16]
  4220c4:	mov	x29, sp
  4220c8:	cbz	x0, 4220f0 <ferror@plt+0x1e110>
  4220cc:	ldp	x20, x19, [x0]
  4220d0:	mov	x1, x0
  4220d4:	mov	w0, #0x18                  	// #24
  4220d8:	bl	41dec0 <ferror@plt+0x19ee0>
  4220dc:	mov	x0, x20
  4220e0:	mov	x1, x19
  4220e4:	ldp	x20, x19, [sp, #16]
  4220e8:	ldp	x29, x30, [sp], #32
  4220ec:	b	434c88 <ferror@plt+0x30ca8>
  4220f0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4220f4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4220f8:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4220fc:	add	x0, x0, #0x2f
  422100:	add	x1, x1, #0x6ba
  422104:	add	x2, x2, #0x4b8
  422108:	bl	415310 <ferror@plt+0x11330>
  42210c:	ldp	x20, x19, [sp, #16]
  422110:	mov	x0, xzr
  422114:	ldp	x29, x30, [sp], #32
  422118:	ret
  42211c:	ldr	x8, [x0, #8]
  422120:	ldr	x9, [x1, #8]
  422124:	cmp	x8, x9
  422128:	b.ne	422160 <ferror@plt+0x1e180>  // b.any
  42212c:	cbz	x8, 422158 <ferror@plt+0x1e178>
  422130:	ldr	x9, [x1]
  422134:	ldr	x10, [x0]
  422138:	ldrb	w11, [x10]
  42213c:	ldrb	w12, [x9]
  422140:	cmp	w11, w12
  422144:	b.ne	422160 <ferror@plt+0x1e180>  // b.any
  422148:	add	x10, x10, #0x1
  42214c:	subs	x8, x8, #0x1
  422150:	add	x9, x9, #0x1
  422154:	b.ne	422138 <ferror@plt+0x1e158>  // b.any
  422158:	mov	w0, #0x1                   	// #1
  42215c:	ret
  422160:	mov	w0, wzr
  422164:	ret
  422168:	ldr	x8, [x0, #8]
  42216c:	cbz	x8, 422194 <ferror@plt+0x1e1b4>
  422170:	ldr	x9, [x0]
  422174:	mov	w0, wzr
  422178:	ldrb	w10, [x9], #1
  42217c:	lsl	w11, w0, #5
  422180:	sub	w11, w11, w0
  422184:	sub	x8, x8, #0x1
  422188:	add	w0, w11, w10
  42218c:	cbnz	x8, 422178 <ferror@plt+0x1e198>
  422190:	ret
  422194:	mov	w0, wzr
  422198:	ret
  42219c:	stp	x29, x30, [sp, #-32]!
  4221a0:	str	x19, [sp, #16]
  4221a4:	mov	x19, x0
  4221a8:	mov	x29, sp
  4221ac:	cbz	x0, 4221ec <ferror@plt+0x1e20c>
  4221b0:	mov	x2, x1
  4221b4:	cbz	x1, 42220c <ferror@plt+0x1e22c>
  4221b8:	ldr	x8, [x19]
  4221bc:	cmp	x8, x2
  4221c0:	b.eq	4221dc <ferror@plt+0x1e1fc>  // b.none
  4221c4:	mov	x1, #0xffffffffffffffff    	// #-1
  4221c8:	mov	x3, #0xffffffffffffffff    	// #-1
  4221cc:	mov	x0, x19
  4221d0:	str	xzr, [x19, #8]
  4221d4:	strb	wzr, [x8]
  4221d8:	bl	422398 <ferror@plt+0x1e3b8>
  4221dc:	mov	x0, x19
  4221e0:	ldr	x19, [sp, #16]
  4221e4:	ldp	x29, x30, [sp], #32
  4221e8:	ret
  4221ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  4221f0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4221f4:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4221f8:	add	x0, x0, #0x2f
  4221fc:	add	x1, x1, #0x6e4
  422200:	add	x2, x2, #0x4b8
  422204:	bl	415310 <ferror@plt+0x11330>
  422208:	b	4221dc <ferror@plt+0x1e1fc>
  42220c:	adrp	x0, 445000 <ferror@plt+0x41020>
  422210:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422214:	adrp	x2, 443000 <ferror@plt+0x3f020>
  422218:	add	x0, x0, #0x2f
  42221c:	add	x1, x1, #0x6e4
  422220:	add	x2, x2, #0x717
  422224:	bl	415310 <ferror@plt+0x11330>
  422228:	b	4221dc <ferror@plt+0x1e1fc>
  42222c:	stp	x29, x30, [sp, #-32]!
  422230:	str	x19, [sp, #16]
  422234:	mov	x19, x0
  422238:	mov	x29, sp
  42223c:	cbz	x0, 422264 <ferror@plt+0x1e284>
  422240:	ldp	x9, x8, [x19]
  422244:	cmp	x8, x1
  422248:	csel	x8, x1, x8, hi  // hi = pmore
  42224c:	str	x8, [x19, #8]
  422250:	strb	wzr, [x9, x8]
  422254:	mov	x0, x19
  422258:	ldr	x19, [sp, #16]
  42225c:	ldp	x29, x30, [sp], #32
  422260:	ret
  422264:	adrp	x0, 445000 <ferror@plt+0x41020>
  422268:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42226c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  422270:	add	x0, x0, #0x2f
  422274:	add	x1, x1, #0x724
  422278:	add	x2, x2, #0x4b8
  42227c:	bl	415310 <ferror@plt+0x11330>
  422280:	b	422254 <ferror@plt+0x1e274>
  422284:	stp	x29, x30, [sp, #-32]!
  422288:	str	x19, [sp, #16]
  42228c:	mov	x19, x0
  422290:	mov	x29, sp
  422294:	cbz	x0, 4222b8 <ferror@plt+0x1e2d8>
  422298:	mov	x2, x1
  42229c:	cbz	x1, 4222d4 <ferror@plt+0x1e2f4>
  4222a0:	mov	x0, x19
  4222a4:	ldr	x19, [sp, #16]
  4222a8:	mov	x1, #0xffffffffffffffff    	// #-1
  4222ac:	mov	x3, #0xffffffffffffffff    	// #-1
  4222b0:	ldp	x29, x30, [sp], #32
  4222b4:	b	422398 <ferror@plt+0x1e3b8>
  4222b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4222bc:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4222c0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4222c4:	add	x0, x0, #0x2f
  4222c8:	add	x1, x1, #0x85a
  4222cc:	add	x2, x2, #0x4b8
  4222d0:	b	4222ec <ferror@plt+0x1e30c>
  4222d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4222d8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4222dc:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4222e0:	add	x0, x0, #0x2f
  4222e4:	add	x1, x1, #0x85a
  4222e8:	add	x2, x2, #0x7d1
  4222ec:	bl	415310 <ferror@plt+0x11330>
  4222f0:	mov	x0, x19
  4222f4:	ldr	x19, [sp, #16]
  4222f8:	ldp	x29, x30, [sp], #32
  4222fc:	ret
  422300:	stp	x29, x30, [sp, #-32]!
  422304:	stp	x20, x19, [sp, #16]
  422308:	mov	x19, x0
  42230c:	mov	x29, sp
  422310:	cbz	x0, 422378 <ferror@plt+0x1e398>
  422314:	ldr	x8, [x19, #16]
  422318:	mov	x20, x1
  42231c:	cmp	x8, x1
  422320:	b.ls	42232c <ferror@plt+0x1e34c>  // b.plast
  422324:	ldr	x0, [x19]
  422328:	b	422360 <ferror@plt+0x1e380>
  42232c:	adds	x8, x20, #0x1
  422330:	b.mi	42234c <ferror@plt+0x1e36c>  // b.first
  422334:	mov	w9, #0x1                   	// #1
  422338:	mov	x1, x9
  42233c:	cmp	x9, x8
  422340:	lsl	x9, x9, #1
  422344:	b.cc	422338 <ferror@plt+0x1e358>  // b.lo, b.ul, b.last
  422348:	b	422350 <ferror@plt+0x1e370>
  42234c:	mov	x1, #0xffffffffffffffff    	// #-1
  422350:	ldr	x0, [x19]
  422354:	str	x1, [x19, #16]
  422358:	bl	414200 <ferror@plt+0x10220>
  42235c:	str	x0, [x19]
  422360:	str	x20, [x19, #8]
  422364:	strb	wzr, [x0, x20]
  422368:	mov	x0, x19
  42236c:	ldp	x20, x19, [sp, #16]
  422370:	ldp	x29, x30, [sp], #32
  422374:	ret
  422378:	adrp	x0, 445000 <ferror@plt+0x41020>
  42237c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422380:	adrp	x2, 47a000 <ferror@plt+0x76020>
  422384:	add	x0, x0, #0x2f
  422388:	add	x1, x1, #0x751
  42238c:	add	x2, x2, #0x4b8
  422390:	bl	415310 <ferror@plt+0x11330>
  422394:	b	422368 <ferror@plt+0x1e388>
  422398:	stp	x29, x30, [sp, #-64]!
  42239c:	stp	x20, x19, [sp, #48]
  4223a0:	mov	x19, x0
  4223a4:	stp	x24, x23, [sp, #16]
  4223a8:	stp	x22, x21, [sp, #32]
  4223ac:	mov	x29, sp
  4223b0:	cbz	x0, 422594 <ferror@plt+0x1e5b4>
  4223b4:	mov	x20, x3
  4223b8:	mov	x21, x2
  4223bc:	mov	x22, x1
  4223c0:	cbnz	x2, 4223c8 <ferror@plt+0x1e3e8>
  4223c4:	cbnz	x20, 4225b4 <ferror@plt+0x1e5d4>
  4223c8:	cbz	x20, 42257c <ferror@plt+0x1e59c>
  4223cc:	tbz	x20, #63, 4223dc <ferror@plt+0x1e3fc>
  4223d0:	mov	x0, x21
  4223d4:	bl	403510 <strlen@plt>
  4223d8:	mov	x20, x0
  4223dc:	ldr	x8, [x19, #8]
  4223e0:	mov	x24, x8
  4223e4:	tbnz	x22, #63, 4223f4 <ferror@plt+0x1e414>
  4223e8:	cmp	x8, x22
  4223ec:	mov	x24, x22
  4223f0:	b.cc	4225d4 <ferror@plt+0x1e5f4>  // b.lo, b.ul, b.last
  4223f4:	ldr	x22, [x19]
  4223f8:	cmp	x22, x21
  4223fc:	b.hi	422424 <ferror@plt+0x1e444>  // b.pmore
  422400:	add	x9, x22, x8
  422404:	cmp	x9, x21
  422408:	b.cc	422424 <ferror@plt+0x1e444>  // b.lo, b.ul, b.last
  42240c:	ldr	x10, [x19, #16]
  422410:	add	x9, x8, x20
  422414:	cmp	x9, x10
  422418:	b.cs	422454 <ferror@plt+0x1e474>  // b.hs, b.nlast
  42241c:	mov	x23, x22
  422420:	b	4224b0 <ferror@plt+0x1e4d0>
  422424:	ldr	x10, [x19, #16]
  422428:	add	x9, x8, x20
  42242c:	cmp	x9, x10
  422430:	b.cs	422474 <ferror@plt+0x1e494>  // b.hs, b.nlast
  422434:	subs	x2, x8, x24
  422438:	b.hi	422544 <ferror@plt+0x1e564>  // b.pmore
  42243c:	cmp	x20, #0x1
  422440:	b.ne	422558 <ferror@plt+0x1e578>  // b.any
  422444:	ldrb	w8, [x21]
  422448:	ldr	x9, [x19]
  42244c:	strb	w8, [x9, x24]
  422450:	b	42256c <ferror@plt+0x1e58c>
  422454:	adds	x8, x9, #0x1
  422458:	b.mi	422494 <ferror@plt+0x1e4b4>  // b.first
  42245c:	mov	w9, #0x1                   	// #1
  422460:	mov	x1, x9
  422464:	cmp	x9, x8
  422468:	lsl	x9, x9, #1
  42246c:	b.cc	422460 <ferror@plt+0x1e480>  // b.lo, b.ul, b.last
  422470:	b	422498 <ferror@plt+0x1e4b8>
  422474:	adds	x8, x9, #0x1
  422478:	b.mi	422520 <ferror@plt+0x1e540>  // b.first
  42247c:	mov	w9, #0x1                   	// #1
  422480:	mov	x1, x9
  422484:	cmp	x9, x8
  422488:	lsl	x9, x9, #1
  42248c:	b.cc	422480 <ferror@plt+0x1e4a0>  // b.lo, b.ul, b.last
  422490:	b	422524 <ferror@plt+0x1e544>
  422494:	mov	x1, #0xffffffffffffffff    	// #-1
  422498:	mov	x0, x22
  42249c:	str	x1, [x19, #16]
  4224a0:	bl	414200 <ferror@plt+0x10220>
  4224a4:	ldr	x8, [x19, #8]
  4224a8:	mov	x23, x0
  4224ac:	str	x0, [x19]
  4224b0:	subs	x2, x8, x24
  4224b4:	sub	x21, x21, x22
  4224b8:	b.ls	4224c8 <ferror@plt+0x1e4e8>  // b.plast
  4224bc:	add	x1, x23, x24
  4224c0:	add	x0, x1, x20
  4224c4:	bl	4034c0 <memmove@plt>
  4224c8:	subs	x8, x24, x21
  4224cc:	add	x21, x23, x21
  4224d0:	b.ls	4224fc <ferror@plt+0x1e51c>  // b.plast
  4224d4:	ldr	x9, [x19]
  4224d8:	cmp	x20, x8
  4224dc:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  4224e0:	mov	x1, x21
  4224e4:	add	x0, x9, x24
  4224e8:	mov	x2, x22
  4224ec:	bl	4034a0 <memcpy@plt>
  4224f0:	subs	x2, x20, x22
  4224f4:	b.hi	422508 <ferror@plt+0x1e528>  // b.pmore
  4224f8:	b	42256c <ferror@plt+0x1e58c>
  4224fc:	mov	x22, xzr
  422500:	subs	x2, x20, x22
  422504:	b.ls	42256c <ferror@plt+0x1e58c>  // b.plast
  422508:	ldr	x8, [x19]
  42250c:	add	x9, x21, x22
  422510:	add	x1, x9, x20
  422514:	add	x8, x8, x24
  422518:	add	x0, x8, x22
  42251c:	b	422568 <ferror@plt+0x1e588>
  422520:	mov	x1, #0xffffffffffffffff    	// #-1
  422524:	mov	x0, x22
  422528:	str	x1, [x19, #16]
  42252c:	bl	414200 <ferror@plt+0x10220>
  422530:	ldr	x8, [x19, #8]
  422534:	mov	x22, x0
  422538:	str	x0, [x19]
  42253c:	subs	x2, x8, x24
  422540:	b.ls	42243c <ferror@plt+0x1e45c>  // b.plast
  422544:	add	x1, x22, x24
  422548:	add	x0, x1, x20
  42254c:	bl	4034c0 <memmove@plt>
  422550:	cmp	x20, #0x1
  422554:	b.eq	422444 <ferror@plt+0x1e464>  // b.none
  422558:	ldr	x8, [x19]
  42255c:	mov	x1, x21
  422560:	mov	x2, x20
  422564:	add	x0, x8, x24
  422568:	bl	4034a0 <memcpy@plt>
  42256c:	ldp	x9, x8, [x19]
  422570:	add	x8, x8, x20
  422574:	str	x8, [x19, #8]
  422578:	strb	wzr, [x9, x8]
  42257c:	mov	x0, x19
  422580:	ldp	x20, x19, [sp, #48]
  422584:	ldp	x22, x21, [sp, #32]
  422588:	ldp	x24, x23, [sp, #16]
  42258c:	ldp	x29, x30, [sp], #64
  422590:	ret
  422594:	adrp	x0, 445000 <ferror@plt+0x41020>
  422598:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42259c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4225a0:	add	x0, x0, #0x2f
  4225a4:	add	x1, x1, #0x77e
  4225a8:	add	x2, x2, #0x4b8
  4225ac:	bl	415310 <ferror@plt+0x11330>
  4225b0:	b	42257c <ferror@plt+0x1e59c>
  4225b4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4225b8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4225bc:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4225c0:	add	x0, x0, #0x2f
  4225c4:	add	x1, x1, #0x77e
  4225c8:	add	x2, x2, #0x7c5
  4225cc:	bl	415310 <ferror@plt+0x11330>
  4225d0:	b	42257c <ferror@plt+0x1e59c>
  4225d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4225d8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4225dc:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4225e0:	add	x0, x0, #0x2f
  4225e4:	add	x1, x1, #0x77e
  4225e8:	add	x2, x2, #0x7dd
  4225ec:	bl	415310 <ferror@plt+0x11330>
  4225f0:	b	42257c <ferror@plt+0x1e59c>
  4225f4:	stp	x29, x30, [sp, #-96]!
  4225f8:	stp	x20, x19, [sp, #80]
  4225fc:	mov	x19, x0
  422600:	stp	x28, x27, [sp, #16]
  422604:	stp	x26, x25, [sp, #32]
  422608:	stp	x24, x23, [sp, #48]
  42260c:	stp	x22, x21, [sp, #64]
  422610:	mov	x29, sp
  422614:	cbz	x0, 4228cc <ferror@plt+0x1e8ec>
  422618:	mov	x22, x1
  42261c:	cbz	x1, 4228ec <ferror@plt+0x1e90c>
  422620:	ldrb	w27, [x22]
  422624:	cbz	w27, 42290c <ferror@plt+0x1e92c>
  422628:	mov	x0, x22
  42262c:	mov	w20, w3
  422630:	mov	x21, x2
  422634:	bl	403510 <strlen@plt>
  422638:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42263c:	adrp	x9, 442000 <ferror@plt+0x3e020>
  422640:	ldr	x24, [x8, #3776]
  422644:	ldr	x25, [x9, #3688]
  422648:	adrp	x28, 443000 <ferror@plt+0x3f020>
  42264c:	add	x26, x22, x0
  422650:	add	x28, x28, #0x680
  422654:	b	422698 <ferror@plt+0x1e6b8>
  422658:	mov	x1, #0xffffffffffffffff    	// #-1
  42265c:	ldr	x0, [x19]
  422660:	str	x1, [x19, #16]
  422664:	bl	414200 <ferror@plt+0x10220>
  422668:	ldr	x8, [x19, #8]
  42266c:	str	x0, [x19]
  422670:	strb	w27, [x0, x8]
  422674:	ldp	x9, x8, [x19]
  422678:	add	x8, x8, #0x1
  42267c:	str	x8, [x19, #8]
  422680:	add	x8, x9, x8
  422684:	mov	w23, #0x1                   	// #1
  422688:	strb	wzr, [x8]
  42268c:	add	x22, x22, x23
  422690:	ldrb	w27, [x22]
  422694:	cbz	w27, 42290c <ferror@plt+0x1e92c>
  422698:	cbz	w20, 4226b8 <ferror@plt+0x1e6d8>
  42269c:	sxtb	w8, w27
  4226a0:	tbz	w8, #31, 4226b8 <ferror@plt+0x1e6d8>
  4226a4:	sub	x1, x26, x22
  4226a8:	mov	x0, x22
  4226ac:	bl	42ae2c <ferror@plt+0x26e4c>
  4226b0:	cmn	w0, #0x3
  4226b4:	b.ls	422744 <ferror@plt+0x1e764>  // b.plast
  4226b8:	and	x8, x27, #0xff
  4226bc:	ldrh	w8, [x25, x8, lsl #1]
  4226c0:	tbnz	w8, #0, 4226fc <ferror@plt+0x1e71c>
  4226c4:	and	w8, w27, #0xff
  4226c8:	sub	w9, w8, #0x2d
  4226cc:	cmp	w9, #0x2
  4226d0:	b.cc	4226fc <ferror@plt+0x1e71c>  // b.lo, b.ul, b.last
  4226d4:	cmp	w8, #0x5f
  4226d8:	b.eq	4226fc <ferror@plt+0x1e71c>  // b.none
  4226dc:	cmp	w8, #0x7e
  4226e0:	b.eq	4226fc <ferror@plt+0x1e71c>  // b.none
  4226e4:	and	w23, w27, #0xff
  4226e8:	cbz	x21, 422764 <ferror@plt+0x1e784>
  4226ec:	mov	x0, x21
  4226f0:	mov	w1, w23
  4226f4:	bl	403ca0 <strchr@plt>
  4226f8:	cbz	x0, 422764 <ferror@plt+0x1e784>
  4226fc:	ldp	x8, x10, [x19, #8]
  422700:	add	x9, x8, #0x1
  422704:	cmp	x9, x10
  422708:	b.cs	422724 <ferror@plt+0x1e744>  // b.hs, b.nlast
  42270c:	ldr	x10, [x19]
  422710:	str	x9, [x19, #8]
  422714:	strb	w27, [x10, x8]
  422718:	ldp	x8, x9, [x19]
  42271c:	add	x8, x8, x9
  422720:	b	422684 <ferror@plt+0x1e6a4>
  422724:	adds	x8, x8, #0x2
  422728:	b.mi	422658 <ferror@plt+0x1e678>  // b.first
  42272c:	mov	w9, #0x1                   	// #1
  422730:	mov	x1, x9
  422734:	cmp	x9, x8
  422738:	lsl	x9, x9, #1
  42273c:	b.cc	422730 <ferror@plt+0x1e750>  // b.lo, b.ul, b.last
  422740:	b	42265c <ferror@plt+0x1e67c>
  422744:	and	x8, x27, #0xff
  422748:	ldrb	w23, [x24, x8]
  42274c:	mov	x1, #0xffffffffffffffff    	// #-1
  422750:	mov	x0, x19
  422754:	mov	x2, x22
  422758:	mov	x3, x23
  42275c:	bl	422398 <ferror@plt+0x1e3b8>
  422760:	b	42268c <ferror@plt+0x1e6ac>
  422764:	ldp	x8, x10, [x19, #8]
  422768:	add	x9, x8, #0x1
  42276c:	cmp	x9, x10
  422770:	b.cs	422790 <ferror@plt+0x1e7b0>  // b.hs, b.nlast
  422774:	ldr	x10, [x19]
  422778:	str	x9, [x19, #8]
  42277c:	mov	w9, #0x25                  	// #37
  422780:	strb	w9, [x10, x8]
  422784:	ldp	x8, x9, [x19]
  422788:	add	x8, x8, x9
  42278c:	b	4227e0 <ferror@plt+0x1e800>
  422790:	adds	x8, x8, #0x2
  422794:	b.mi	4227b0 <ferror@plt+0x1e7d0>  // b.first
  422798:	mov	w9, #0x1                   	// #1
  42279c:	mov	x1, x9
  4227a0:	cmp	x9, x8
  4227a4:	lsl	x9, x9, #1
  4227a8:	b.cc	42279c <ferror@plt+0x1e7bc>  // b.lo, b.ul, b.last
  4227ac:	b	4227b4 <ferror@plt+0x1e7d4>
  4227b0:	mov	x1, #0xffffffffffffffff    	// #-1
  4227b4:	ldr	x0, [x19]
  4227b8:	str	x1, [x19, #16]
  4227bc:	bl	414200 <ferror@plt+0x10220>
  4227c0:	ldr	x8, [x19, #8]
  4227c4:	mov	w9, #0x25                  	// #37
  4227c8:	str	x0, [x19]
  4227cc:	strb	w9, [x0, x8]
  4227d0:	ldp	x9, x8, [x19]
  4227d4:	add	x8, x8, #0x1
  4227d8:	str	x8, [x19, #8]
  4227dc:	add	x8, x9, x8
  4227e0:	strb	wzr, [x8]
  4227e4:	ldp	x8, x10, [x19, #8]
  4227e8:	lsr	x9, x23, #4
  4227ec:	ldrb	w27, [x28, x9]
  4227f0:	add	x9, x8, #0x1
  4227f4:	cmp	x9, x10
  4227f8:	b.cs	422814 <ferror@plt+0x1e834>  // b.hs, b.nlast
  4227fc:	ldr	x10, [x19]
  422800:	str	x9, [x19, #8]
  422804:	strb	w27, [x10, x8]
  422808:	ldp	x8, x9, [x19]
  42280c:	add	x8, x8, x9
  422810:	b	422860 <ferror@plt+0x1e880>
  422814:	adds	x8, x8, #0x2
  422818:	b.mi	422834 <ferror@plt+0x1e854>  // b.first
  42281c:	mov	w9, #0x1                   	// #1
  422820:	mov	x1, x9
  422824:	cmp	x9, x8
  422828:	lsl	x9, x9, #1
  42282c:	b.cc	422820 <ferror@plt+0x1e840>  // b.lo, b.ul, b.last
  422830:	b	422838 <ferror@plt+0x1e858>
  422834:	mov	x1, #0xffffffffffffffff    	// #-1
  422838:	ldr	x0, [x19]
  42283c:	str	x1, [x19, #16]
  422840:	bl	414200 <ferror@plt+0x10220>
  422844:	ldr	x8, [x19, #8]
  422848:	str	x0, [x19]
  42284c:	strb	w27, [x0, x8]
  422850:	ldp	x9, x8, [x19]
  422854:	add	x8, x8, #0x1
  422858:	str	x8, [x19, #8]
  42285c:	add	x8, x9, x8
  422860:	strb	wzr, [x8]
  422864:	ldp	x8, x10, [x19, #8]
  422868:	and	x9, x23, #0xf
  42286c:	ldrb	w23, [x28, x9]
  422870:	add	x9, x8, #0x1
  422874:	cmp	x9, x10
  422878:	b.cs	42288c <ferror@plt+0x1e8ac>  // b.hs, b.nlast
  42287c:	ldr	x10, [x19]
  422880:	str	x9, [x19, #8]
  422884:	strb	w23, [x10, x8]
  422888:	b	422718 <ferror@plt+0x1e738>
  42288c:	adds	x8, x8, #0x2
  422890:	b.mi	4228ac <ferror@plt+0x1e8cc>  // b.first
  422894:	mov	w9, #0x1                   	// #1
  422898:	mov	x1, x9
  42289c:	cmp	x9, x8
  4228a0:	lsl	x9, x9, #1
  4228a4:	b.cc	422898 <ferror@plt+0x1e8b8>  // b.lo, b.ul, b.last
  4228a8:	b	4228b0 <ferror@plt+0x1e8d0>
  4228ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4228b0:	ldr	x0, [x19]
  4228b4:	str	x1, [x19, #16]
  4228b8:	bl	414200 <ferror@plt+0x10220>
  4228bc:	ldr	x8, [x19, #8]
  4228c0:	str	x0, [x19]
  4228c4:	strb	w23, [x0, x8]
  4228c8:	b	422674 <ferror@plt+0x1e694>
  4228cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4228d0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4228d4:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4228d8:	add	x0, x0, #0x2f
  4228dc:	add	x1, x1, #0x7f0
  4228e0:	add	x2, x2, #0x4b8
  4228e4:	bl	415310 <ferror@plt+0x11330>
  4228e8:	b	42290c <ferror@plt+0x1e92c>
  4228ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  4228f0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4228f4:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4228f8:	add	x0, x0, #0x2f
  4228fc:	add	x1, x1, #0x7f0
  422900:	add	x2, x2, #0x848
  422904:	bl	415310 <ferror@plt+0x11330>
  422908:	mov	x19, xzr
  42290c:	mov	x0, x19
  422910:	ldp	x20, x19, [sp, #80]
  422914:	ldp	x22, x21, [sp, #64]
  422918:	ldp	x24, x23, [sp, #48]
  42291c:	ldp	x26, x25, [sp, #32]
  422920:	ldp	x28, x27, [sp, #16]
  422924:	ldp	x29, x30, [sp], #96
  422928:	ret
  42292c:	stp	x29, x30, [sp, #-32]!
  422930:	stp	x20, x19, [sp, #16]
  422934:	mov	x19, x0
  422938:	mov	x29, sp
  42293c:	cbz	x0, 4229b8 <ferror@plt+0x1e9d8>
  422940:	ldp	x8, x9, [x19, #8]
  422944:	mov	w20, w1
  422948:	add	x10, x8, #0x1
  42294c:	cmp	x10, x9
  422950:	b.cs	42295c <ferror@plt+0x1e97c>  // b.hs, b.nlast
  422954:	ldr	x0, [x19]
  422958:	b	422994 <ferror@plt+0x1e9b4>
  42295c:	adds	x8, x8, #0x2
  422960:	b.mi	42297c <ferror@plt+0x1e99c>  // b.first
  422964:	mov	w9, #0x1                   	// #1
  422968:	mov	x1, x9
  42296c:	cmp	x9, x8
  422970:	lsl	x9, x9, #1
  422974:	b.cc	422968 <ferror@plt+0x1e988>  // b.lo, b.ul, b.last
  422978:	b	422980 <ferror@plt+0x1e9a0>
  42297c:	mov	x1, #0xffffffffffffffff    	// #-1
  422980:	ldr	x0, [x19]
  422984:	str	x1, [x19, #16]
  422988:	bl	414200 <ferror@plt+0x10220>
  42298c:	ldr	x8, [x19, #8]
  422990:	str	x0, [x19]
  422994:	strb	w20, [x0, x8]
  422998:	ldp	x9, x8, [x19]
  42299c:	add	x8, x8, #0x1
  4229a0:	str	x8, [x19, #8]
  4229a4:	strb	wzr, [x9, x8]
  4229a8:	mov	x0, x19
  4229ac:	ldp	x20, x19, [sp, #16]
  4229b0:	ldp	x29, x30, [sp], #32
  4229b4:	ret
  4229b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4229bc:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4229c0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4229c4:	add	x0, x0, #0x2f
  4229c8:	add	x1, x1, #0x8cc
  4229cc:	add	x2, x2, #0x4b8
  4229d0:	bl	415310 <ferror@plt+0x11330>
  4229d4:	b	4229a8 <ferror@plt+0x1e9c8>
  4229d8:	stp	x29, x30, [sp, #-48]!
  4229dc:	stp	x20, x19, [sp, #32]
  4229e0:	mov	x19, x0
  4229e4:	str	x21, [sp, #16]
  4229e8:	mov	x29, sp
  4229ec:	cbz	x0, 422a94 <ferror@plt+0x1eab4>
  4229f0:	ldp	x8, x9, [x19, #8]
  4229f4:	mov	w20, w2
  4229f8:	mov	x21, x1
  4229fc:	add	x10, x8, #0x1
  422a00:	cmp	x10, x9
  422a04:	b.cc	422a40 <ferror@plt+0x1ea60>  // b.lo, b.ul, b.last
  422a08:	adds	x8, x8, #0x2
  422a0c:	b.mi	422a28 <ferror@plt+0x1ea48>  // b.first
  422a10:	mov	w9, #0x1                   	// #1
  422a14:	mov	x1, x9
  422a18:	cmp	x9, x8
  422a1c:	lsl	x9, x9, #1
  422a20:	b.cc	422a14 <ferror@plt+0x1ea34>  // b.lo, b.ul, b.last
  422a24:	b	422a2c <ferror@plt+0x1ea4c>
  422a28:	mov	x1, #0xffffffffffffffff    	// #-1
  422a2c:	ldr	x0, [x19]
  422a30:	str	x1, [x19, #16]
  422a34:	bl	414200 <ferror@plt+0x10220>
  422a38:	ldr	x8, [x19, #8]
  422a3c:	str	x0, [x19]
  422a40:	tbnz	x21, #63, 422a64 <ferror@plt+0x1ea84>
  422a44:	subs	x2, x8, x21
  422a48:	b.cc	422ab4 <ferror@plt+0x1ead4>  // b.lo, b.ul, b.last
  422a4c:	b.ls	422a68 <ferror@plt+0x1ea88>  // b.plast
  422a50:	ldr	x8, [x19]
  422a54:	add	x1, x8, x21
  422a58:	add	x0, x1, #0x1
  422a5c:	bl	4034c0 <memmove@plt>
  422a60:	b	422a68 <ferror@plt+0x1ea88>
  422a64:	mov	x21, x8
  422a68:	ldr	x8, [x19]
  422a6c:	strb	w20, [x8, x21]
  422a70:	ldp	x9, x8, [x19]
  422a74:	add	x8, x8, #0x1
  422a78:	str	x8, [x19, #8]
  422a7c:	strb	wzr, [x9, x8]
  422a80:	mov	x0, x19
  422a84:	ldp	x20, x19, [sp, #32]
  422a88:	ldr	x21, [sp, #16]
  422a8c:	ldp	x29, x30, [sp], #48
  422a90:	ret
  422a94:	adrp	x0, 445000 <ferror@plt+0x41020>
  422a98:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422a9c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  422aa0:	add	x0, x0, #0x2f
  422aa4:	add	x1, x1, #0xa43
  422aa8:	add	x2, x2, #0x4b8
  422aac:	bl	415310 <ferror@plt+0x11330>
  422ab0:	b	422a80 <ferror@plt+0x1eaa0>
  422ab4:	adrp	x0, 445000 <ferror@plt+0x41020>
  422ab8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422abc:	adrp	x2, 443000 <ferror@plt+0x3f020>
  422ac0:	add	x0, x0, #0x2f
  422ac4:	add	x1, x1, #0xa43
  422ac8:	add	x2, x2, #0x7dd
  422acc:	bl	415310 <ferror@plt+0x11330>
  422ad0:	b	422a80 <ferror@plt+0x1eaa0>
  422ad4:	cbz	x0, 422ae4 <ferror@plt+0x1eb04>
  422ad8:	mov	w2, w1
  422adc:	mov	x1, #0xffffffffffffffff    	// #-1
  422ae0:	b	422b14 <ferror@plt+0x1eb34>
  422ae4:	stp	x29, x30, [sp, #-16]!
  422ae8:	adrp	x0, 445000 <ferror@plt+0x41020>
  422aec:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422af0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  422af4:	add	x0, x0, #0x2f
  422af8:	add	x1, x1, #0x8f9
  422afc:	add	x2, x2, #0x4b8
  422b00:	mov	x29, sp
  422b04:	bl	415310 <ferror@plt+0x11330>
  422b08:	mov	x0, xzr
  422b0c:	ldp	x29, x30, [sp], #16
  422b10:	ret
  422b14:	stp	x29, x30, [sp, #-64]!
  422b18:	stp	x20, x19, [sp, #48]
  422b1c:	mov	x19, x0
  422b20:	str	x23, [sp, #16]
  422b24:	stp	x22, x21, [sp, #32]
  422b28:	mov	x29, sp
  422b2c:	cbz	x0, 422c7c <ferror@plt+0x1ec9c>
  422b30:	mov	w20, w2
  422b34:	mov	x21, x1
  422b38:	cmp	w2, #0x80
  422b3c:	b.cs	422b4c <ferror@plt+0x1eb6c>  // b.hs, b.nlast
  422b40:	mov	w22, wzr
  422b44:	mov	w8, #0x1                   	// #1
  422b48:	b	422ba4 <ferror@plt+0x1ebc4>
  422b4c:	cmp	w20, #0x800
  422b50:	b.cs	422b60 <ferror@plt+0x1eb80>  // b.hs, b.nlast
  422b54:	mov	w22, #0xc0                  	// #192
  422b58:	mov	w8, #0x2                   	// #2
  422b5c:	b	422ba4 <ferror@plt+0x1ebc4>
  422b60:	cmp	w20, #0x10, lsl #12
  422b64:	b.cs	422b74 <ferror@plt+0x1eb94>  // b.hs, b.nlast
  422b68:	mov	w22, #0xe0                  	// #224
  422b6c:	mov	w8, #0x3                   	// #3
  422b70:	b	422ba4 <ferror@plt+0x1ebc4>
  422b74:	cmp	w20, #0x200, lsl #12
  422b78:	b.cs	422b88 <ferror@plt+0x1eba8>  // b.hs, b.nlast
  422b7c:	mov	w22, #0xf0                  	// #240
  422b80:	mov	w8, #0x4                   	// #4
  422b84:	b	422ba4 <ferror@plt+0x1ebc4>
  422b88:	lsr	w8, w20, #26
  422b8c:	mov	w9, #0x5                   	// #5
  422b90:	mov	w10, #0xfc                  	// #252
  422b94:	mov	w11, #0xf8                  	// #248
  422b98:	cmp	w8, #0x0
  422b9c:	cinc	w8, w9, ne  // ne = any
  422ba0:	csel	w22, w11, w10, eq  // eq = none
  422ba4:	ldp	x9, x10, [x19, #8]
  422ba8:	mov	w23, w8
  422bac:	add	x8, x9, x23
  422bb0:	cmp	x8, x10
  422bb4:	b.cc	422bf0 <ferror@plt+0x1ec10>  // b.lo, b.ul, b.last
  422bb8:	adds	x8, x8, #0x1
  422bbc:	b.mi	422bd8 <ferror@plt+0x1ebf8>  // b.first
  422bc0:	mov	w9, #0x1                   	// #1
  422bc4:	mov	x1, x9
  422bc8:	cmp	x9, x8
  422bcc:	lsl	x9, x9, #1
  422bd0:	b.cc	422bc4 <ferror@plt+0x1ebe4>  // b.lo, b.ul, b.last
  422bd4:	b	422bdc <ferror@plt+0x1ebfc>
  422bd8:	mov	x1, #0xffffffffffffffff    	// #-1
  422bdc:	ldr	x0, [x19]
  422be0:	str	x1, [x19, #16]
  422be4:	bl	414200 <ferror@plt+0x10220>
  422be8:	ldr	x9, [x19, #8]
  422bec:	str	x0, [x19]
  422bf0:	tbnz	x21, #63, 422c14 <ferror@plt+0x1ec34>
  422bf4:	subs	x2, x9, x21
  422bf8:	b.cc	422c9c <ferror@plt+0x1ecbc>  // b.lo, b.ul, b.last
  422bfc:	b.ls	422c18 <ferror@plt+0x1ec38>  // b.plast
  422c00:	ldr	x8, [x19]
  422c04:	add	x1, x8, x21
  422c08:	add	x0, x1, x23
  422c0c:	bl	4034c0 <memmove@plt>
  422c10:	b	422c18 <ferror@plt+0x1ec38>
  422c14:	mov	x21, x9
  422c18:	ldr	x8, [x19]
  422c1c:	cmp	w23, #0x2
  422c20:	b.cc	422c4c <ferror@plt+0x1ec6c>  // b.lo, b.ul, b.last
  422c24:	add	x9, x21, x8
  422c28:	sub	x9, x9, #0x1
  422c2c:	mov	x10, x23
  422c30:	mov	w11, #0x80                  	// #128
  422c34:	bfxil	w11, w20, #0, #6
  422c38:	cmp	x10, #0x2
  422c3c:	strb	w11, [x9, x10]
  422c40:	sub	x10, x10, #0x1
  422c44:	lsr	w20, w20, #6
  422c48:	b.gt	422c30 <ferror@plt+0x1ec50>
  422c4c:	orr	w9, w20, w22
  422c50:	strb	w9, [x8, x21]
  422c54:	ldp	x9, x8, [x19]
  422c58:	add	x8, x8, x23
  422c5c:	str	x8, [x19, #8]
  422c60:	strb	wzr, [x9, x8]
  422c64:	mov	x0, x19
  422c68:	ldp	x20, x19, [sp, #48]
  422c6c:	ldp	x22, x21, [sp, #32]
  422c70:	ldr	x23, [sp, #16]
  422c74:	ldp	x29, x30, [sp], #64
  422c78:	ret
  422c7c:	adrp	x0, 445000 <ferror@plt+0x41020>
  422c80:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422c84:	adrp	x2, 47a000 <ferror@plt+0x76020>
  422c88:	add	x0, x0, #0x2f
  422c8c:	add	x1, x1, #0xa78
  422c90:	add	x2, x2, #0x4b8
  422c94:	bl	415310 <ferror@plt+0x11330>
  422c98:	b	422c64 <ferror@plt+0x1ec84>
  422c9c:	adrp	x0, 445000 <ferror@plt+0x41020>
  422ca0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422ca4:	adrp	x2, 443000 <ferror@plt+0x3f020>
  422ca8:	add	x0, x0, #0x2f
  422cac:	add	x1, x1, #0xa78
  422cb0:	add	x2, x2, #0x7dd
  422cb4:	bl	415310 <ferror@plt+0x11330>
  422cb8:	b	422c64 <ferror@plt+0x1ec84>
  422cbc:	stp	x29, x30, [sp, #-32]!
  422cc0:	str	x19, [sp, #16]
  422cc4:	mov	x19, x0
  422cc8:	mov	x29, sp
  422ccc:	cbz	x0, 422cf0 <ferror@plt+0x1ed10>
  422cd0:	mov	x2, x1
  422cd4:	cbz	x1, 422d0c <ferror@plt+0x1ed2c>
  422cd8:	mov	x0, x19
  422cdc:	ldr	x19, [sp, #16]
  422ce0:	mov	x3, #0xffffffffffffffff    	// #-1
  422ce4:	mov	x1, xzr
  422ce8:	ldp	x29, x30, [sp], #32
  422cec:	b	422398 <ferror@plt+0x1e3b8>
  422cf0:	adrp	x0, 445000 <ferror@plt+0x41020>
  422cf4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422cf8:	adrp	x2, 47a000 <ferror@plt+0x76020>
  422cfc:	add	x0, x0, #0x2f
  422d00:	add	x1, x1, #0x92f
  422d04:	add	x2, x2, #0x4b8
  422d08:	b	422d24 <ferror@plt+0x1ed44>
  422d0c:	adrp	x0, 445000 <ferror@plt+0x41020>
  422d10:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422d14:	adrp	x2, 443000 <ferror@plt+0x3f020>
  422d18:	add	x0, x0, #0x2f
  422d1c:	add	x1, x1, #0x92f
  422d20:	add	x2, x2, #0x7d1
  422d24:	bl	415310 <ferror@plt+0x11330>
  422d28:	mov	x0, x19
  422d2c:	ldr	x19, [sp, #16]
  422d30:	ldp	x29, x30, [sp], #32
  422d34:	ret
  422d38:	stp	x29, x30, [sp, #-32]!
  422d3c:	str	x19, [sp, #16]
  422d40:	mov	x19, x0
  422d44:	mov	x29, sp
  422d48:	cbz	x0, 422d6c <ferror@plt+0x1ed8c>
  422d4c:	mov	x3, x2
  422d50:	mov	x2, x1
  422d54:	cbz	x1, 422d88 <ferror@plt+0x1eda8>
  422d58:	mov	x0, x19
  422d5c:	ldr	x19, [sp, #16]
  422d60:	mov	x1, xzr
  422d64:	ldp	x29, x30, [sp], #32
  422d68:	b	422398 <ferror@plt+0x1e3b8>
  422d6c:	adrp	x0, 445000 <ferror@plt+0x41020>
  422d70:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422d74:	adrp	x2, 47a000 <ferror@plt+0x76020>
  422d78:	add	x0, x0, #0x2f
  422d7c:	add	x1, x1, #0x963
  422d80:	add	x2, x2, #0x4b8
  422d84:	b	422da0 <ferror@plt+0x1edc0>
  422d88:	adrp	x0, 445000 <ferror@plt+0x41020>
  422d8c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422d90:	adrp	x2, 443000 <ferror@plt+0x3f020>
  422d94:	add	x0, x0, #0x2f
  422d98:	add	x1, x1, #0x963
  422d9c:	add	x2, x2, #0x7d1
  422da0:	bl	415310 <ferror@plt+0x11330>
  422da4:	mov	x0, x19
  422da8:	ldr	x19, [sp, #16]
  422dac:	ldp	x29, x30, [sp], #32
  422db0:	ret
  422db4:	cbz	x0, 422dc4 <ferror@plt+0x1ede4>
  422db8:	mov	w2, w1
  422dbc:	mov	x1, xzr
  422dc0:	b	4229d8 <ferror@plt+0x1e9f8>
  422dc4:	stp	x29, x30, [sp, #-16]!
  422dc8:	adrp	x0, 445000 <ferror@plt+0x41020>
  422dcc:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422dd0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  422dd4:	add	x0, x0, #0x2f
  422dd8:	add	x1, x1, #0x9a3
  422ddc:	add	x2, x2, #0x4b8
  422de0:	mov	x29, sp
  422de4:	bl	415310 <ferror@plt+0x11330>
  422de8:	mov	x0, xzr
  422dec:	ldp	x29, x30, [sp], #16
  422df0:	ret
  422df4:	cbz	x0, 422e04 <ferror@plt+0x1ee24>
  422df8:	mov	w2, w1
  422dfc:	mov	x1, xzr
  422e00:	b	422b14 <ferror@plt+0x1eb34>
  422e04:	stp	x29, x30, [sp, #-16]!
  422e08:	adrp	x0, 445000 <ferror@plt+0x41020>
  422e0c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422e10:	adrp	x2, 47a000 <ferror@plt+0x76020>
  422e14:	add	x0, x0, #0x2f
  422e18:	add	x1, x1, #0x9d1
  422e1c:	add	x2, x2, #0x4b8
  422e20:	mov	x29, sp
  422e24:	bl	415310 <ferror@plt+0x11330>
  422e28:	mov	x0, xzr
  422e2c:	ldp	x29, x30, [sp], #16
  422e30:	ret
  422e34:	stp	x29, x30, [sp, #-32]!
  422e38:	str	x19, [sp, #16]
  422e3c:	mov	x19, x0
  422e40:	mov	x29, sp
  422e44:	cbz	x0, 422e70 <ferror@plt+0x1ee90>
  422e48:	cbz	x2, 422e8c <ferror@plt+0x1eeac>
  422e4c:	tbnz	x1, #63, 422e5c <ferror@plt+0x1ee7c>
  422e50:	ldr	x8, [x19, #8]
  422e54:	cmp	x8, x1
  422e58:	b.cc	422ea8 <ferror@plt+0x1eec8>  // b.lo, b.ul, b.last
  422e5c:	mov	x0, x19
  422e60:	ldr	x19, [sp, #16]
  422e64:	mov	x3, #0xffffffffffffffff    	// #-1
  422e68:	ldp	x29, x30, [sp], #32
  422e6c:	b	422398 <ferror@plt+0x1e3b8>
  422e70:	adrp	x0, 445000 <ferror@plt+0x41020>
  422e74:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422e78:	adrp	x2, 47a000 <ferror@plt+0x76020>
  422e7c:	add	x0, x0, #0x2f
  422e80:	add	x1, x1, #0xa08
  422e84:	add	x2, x2, #0x4b8
  422e88:	b	422ec0 <ferror@plt+0x1eee0>
  422e8c:	adrp	x0, 445000 <ferror@plt+0x41020>
  422e90:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422e94:	adrp	x2, 443000 <ferror@plt+0x3f020>
  422e98:	add	x0, x0, #0x2f
  422e9c:	add	x1, x1, #0xa08
  422ea0:	add	x2, x2, #0x7d1
  422ea4:	b	422ec0 <ferror@plt+0x1eee0>
  422ea8:	adrp	x0, 445000 <ferror@plt+0x41020>
  422eac:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422eb0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  422eb4:	add	x0, x0, #0x2f
  422eb8:	add	x1, x1, #0xa08
  422ebc:	add	x2, x2, #0x7dd
  422ec0:	bl	415310 <ferror@plt+0x11330>
  422ec4:	mov	x0, x19
  422ec8:	ldr	x19, [sp, #16]
  422ecc:	ldp	x29, x30, [sp], #32
  422ed0:	ret
  422ed4:	stp	x29, x30, [sp, #-48]!
  422ed8:	stp	x20, x19, [sp, #32]
  422edc:	mov	x19, x0
  422ee0:	str	x21, [sp, #16]
  422ee4:	mov	x29, sp
  422ee8:	cbz	x2, 422f1c <ferror@plt+0x1ef3c>
  422eec:	mov	x0, x2
  422ef0:	mov	x20, x2
  422ef4:	mov	x21, x1
  422ef8:	bl	403510 <strlen@plt>
  422efc:	mov	x3, x0
  422f00:	mov	x0, x19
  422f04:	mov	x1, x21
  422f08:	mov	x2, x20
  422f0c:	ldp	x20, x19, [sp, #32]
  422f10:	ldr	x21, [sp, #16]
  422f14:	ldp	x29, x30, [sp], #48
  422f18:	b	422f4c <ferror@plt+0x1ef6c>
  422f1c:	adrp	x0, 445000 <ferror@plt+0x41020>
  422f20:	adrp	x1, 443000 <ferror@plt+0x3f020>
  422f24:	adrp	x2, 443000 <ferror@plt+0x3f020>
  422f28:	add	x0, x0, #0x2f
  422f2c:	add	x1, x1, #0xab6
  422f30:	add	x2, x2, #0x7d1
  422f34:	bl	415310 <ferror@plt+0x11330>
  422f38:	mov	x0, x19
  422f3c:	ldp	x20, x19, [sp, #32]
  422f40:	ldr	x21, [sp, #16]
  422f44:	ldp	x29, x30, [sp], #48
  422f48:	ret
  422f4c:	stp	x29, x30, [sp, #-64]!
  422f50:	stp	x20, x19, [sp, #48]
  422f54:	mov	x19, x0
  422f58:	stp	x24, x23, [sp, #16]
  422f5c:	stp	x22, x21, [sp, #32]
  422f60:	mov	x29, sp
  422f64:	cbz	x0, 423028 <ferror@plt+0x1f048>
  422f68:	mov	x21, x3
  422f6c:	cbz	x3, 423010 <ferror@plt+0x1f030>
  422f70:	mov	x20, x2
  422f74:	cbz	x2, 423048 <ferror@plt+0x1f068>
  422f78:	ldr	x24, [x19, #8]
  422f7c:	mov	x22, x1
  422f80:	cmp	x24, x1
  422f84:	b.cc	423068 <ferror@plt+0x1f088>  // b.lo, b.ul, b.last
  422f88:	tbz	x21, #63, 422f98 <ferror@plt+0x1efb8>
  422f8c:	mov	x0, x20
  422f90:	bl	403510 <strlen@plt>
  422f94:	mov	x21, x0
  422f98:	add	x23, x21, x22
  422f9c:	cmp	x23, x24
  422fa0:	b.ls	422fe4 <ferror@plt+0x1f004>  // b.plast
  422fa4:	ldr	x8, [x19, #16]
  422fa8:	cmp	x23, x8
  422fac:	b.cc	422fe4 <ferror@plt+0x1f004>  // b.lo, b.ul, b.last
  422fb0:	adds	x8, x23, #0x1
  422fb4:	b.mi	422fd0 <ferror@plt+0x1eff0>  // b.first
  422fb8:	mov	w9, #0x1                   	// #1
  422fbc:	mov	x1, x9
  422fc0:	cmp	x9, x8
  422fc4:	lsl	x9, x9, #1
  422fc8:	b.cc	422fbc <ferror@plt+0x1efdc>  // b.lo, b.ul, b.last
  422fcc:	b	422fd4 <ferror@plt+0x1eff4>
  422fd0:	mov	x1, #0xffffffffffffffff    	// #-1
  422fd4:	ldr	x0, [x19]
  422fd8:	str	x1, [x19, #16]
  422fdc:	bl	414200 <ferror@plt+0x10220>
  422fe0:	str	x0, [x19]
  422fe4:	ldr	x8, [x19]
  422fe8:	mov	x1, x20
  422fec:	mov	x2, x21
  422ff0:	add	x0, x8, x22
  422ff4:	bl	4034a0 <memcpy@plt>
  422ff8:	ldr	x8, [x19, #8]
  422ffc:	cmp	x23, x8
  423000:	b.ls	423010 <ferror@plt+0x1f030>  // b.plast
  423004:	ldr	x8, [x19]
  423008:	strb	wzr, [x8, x23]
  42300c:	str	x23, [x19, #8]
  423010:	mov	x0, x19
  423014:	ldp	x20, x19, [sp, #48]
  423018:	ldp	x22, x21, [sp, #32]
  42301c:	ldp	x24, x23, [sp, #16]
  423020:	ldp	x29, x30, [sp], #64
  423024:	ret
  423028:	adrp	x0, 445000 <ferror@plt+0x41020>
  42302c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423030:	adrp	x2, 47a000 <ferror@plt+0x76020>
  423034:	add	x0, x0, #0x2f
  423038:	add	x1, x1, #0xaf3
  42303c:	add	x2, x2, #0x4b8
  423040:	bl	415310 <ferror@plt+0x11330>
  423044:	b	423010 <ferror@plt+0x1f030>
  423048:	adrp	x0, 445000 <ferror@plt+0x41020>
  42304c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423050:	adrp	x2, 443000 <ferror@plt+0x3f020>
  423054:	add	x0, x0, #0x2f
  423058:	add	x1, x1, #0xaf3
  42305c:	add	x2, x2, #0x7d1
  423060:	bl	415310 <ferror@plt+0x11330>
  423064:	b	423010 <ferror@plt+0x1f030>
  423068:	adrp	x0, 445000 <ferror@plt+0x41020>
  42306c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423070:	adrp	x2, 443000 <ferror@plt+0x3f020>
  423074:	add	x0, x0, #0x2f
  423078:	add	x1, x1, #0xaf3
  42307c:	add	x2, x2, #0x7dd
  423080:	bl	415310 <ferror@plt+0x11330>
  423084:	b	423010 <ferror@plt+0x1f030>
  423088:	stp	x29, x30, [sp, #-32]!
  42308c:	stp	x20, x19, [sp, #16]
  423090:	mov	x19, x0
  423094:	mov	x29, sp
  423098:	cbz	x0, 423100 <ferror@plt+0x1f120>
  42309c:	tbnz	x1, #63, 423120 <ferror@plt+0x1f140>
  4230a0:	ldr	x8, [x19, #8]
  4230a4:	subs	x9, x8, x1
  4230a8:	b.cc	423140 <ferror@plt+0x1f160>  // b.lo, b.ul, b.last
  4230ac:	mov	x20, x2
  4230b0:	tbnz	x2, #63, 4230dc <ferror@plt+0x1f0fc>
  4230b4:	add	x9, x20, x1
  4230b8:	subs	x2, x8, x9
  4230bc:	b.cc	423160 <ferror@plt+0x1f180>  // b.lo, b.ul, b.last
  4230c0:	b.ls	4230e0 <ferror@plt+0x1f100>  // b.plast
  4230c4:	ldr	x8, [x19]
  4230c8:	add	x0, x8, x1
  4230cc:	add	x1, x0, x20
  4230d0:	bl	4034c0 <memmove@plt>
  4230d4:	ldr	x8, [x19, #8]
  4230d8:	b	4230e0 <ferror@plt+0x1f100>
  4230dc:	mov	x20, x9
  4230e0:	ldr	x9, [x19]
  4230e4:	sub	x8, x8, x20
  4230e8:	str	x8, [x19, #8]
  4230ec:	strb	wzr, [x9, x8]
  4230f0:	mov	x0, x19
  4230f4:	ldp	x20, x19, [sp, #16]
  4230f8:	ldp	x29, x30, [sp], #32
  4230fc:	ret
  423100:	adrp	x0, 445000 <ferror@plt+0x41020>
  423104:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423108:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42310c:	add	x0, x0, #0x2f
  423110:	add	x1, x1, #0xb3c
  423114:	add	x2, x2, #0x4b8
  423118:	bl	415310 <ferror@plt+0x11330>
  42311c:	b	4230f0 <ferror@plt+0x1f110>
  423120:	adrp	x0, 445000 <ferror@plt+0x41020>
  423124:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423128:	adrp	x2, 443000 <ferror@plt+0x3f020>
  42312c:	add	x0, x0, #0x2f
  423130:	add	x1, x1, #0xb3c
  423134:	add	x2, x2, #0xb6f
  423138:	bl	415310 <ferror@plt+0x11330>
  42313c:	b	4230f0 <ferror@plt+0x1f110>
  423140:	adrp	x0, 445000 <ferror@plt+0x41020>
  423144:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423148:	adrp	x2, 443000 <ferror@plt+0x3f020>
  42314c:	add	x0, x0, #0x2f
  423150:	add	x1, x1, #0xb3c
  423154:	add	x2, x2, #0x7dd
  423158:	bl	415310 <ferror@plt+0x11330>
  42315c:	b	4230f0 <ferror@plt+0x1f110>
  423160:	adrp	x0, 445000 <ferror@plt+0x41020>
  423164:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423168:	adrp	x2, 443000 <ferror@plt+0x3f020>
  42316c:	add	x0, x0, #0x2f
  423170:	add	x1, x1, #0xb3c
  423174:	add	x2, x2, #0xb78
  423178:	bl	415310 <ferror@plt+0x11330>
  42317c:	b	4230f0 <ferror@plt+0x1f110>
  423180:	stp	x29, x30, [sp, #-48]!
  423184:	stp	x20, x19, [sp, #32]
  423188:	mov	x19, x0
  42318c:	str	x21, [sp, #16]
  423190:	mov	x29, sp
  423194:	cbz	x0, 4231cc <ferror@plt+0x1f1ec>
  423198:	ldr	w20, [x19, #8]
  42319c:	cbz	w20, 4231b8 <ferror@plt+0x1f1d8>
  4231a0:	ldr	x21, [x19]
  4231a4:	ldrb	w0, [x21]
  4231a8:	bl	4203ec <ferror@plt+0x1c40c>
  4231ac:	subs	w20, w20, #0x1
  4231b0:	strb	w0, [x21], #1
  4231b4:	b.ne	4231a4 <ferror@plt+0x1f1c4>  // b.any
  4231b8:	mov	x0, x19
  4231bc:	ldp	x20, x19, [sp, #32]
  4231c0:	ldr	x21, [sp, #16]
  4231c4:	ldp	x29, x30, [sp], #48
  4231c8:	ret
  4231cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4231d0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4231d4:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4231d8:	add	x0, x0, #0x2f
  4231dc:	add	x1, x1, #0xb91
  4231e0:	add	x2, x2, #0x4b8
  4231e4:	bl	415310 <ferror@plt+0x11330>
  4231e8:	b	4231b8 <ferror@plt+0x1f1d8>
  4231ec:	stp	x29, x30, [sp, #-48]!
  4231f0:	stp	x20, x19, [sp, #32]
  4231f4:	mov	x19, x0
  4231f8:	str	x21, [sp, #16]
  4231fc:	mov	x29, sp
  423200:	cbz	x0, 423238 <ferror@plt+0x1f258>
  423204:	ldr	w20, [x19, #8]
  423208:	cbz	w20, 423224 <ferror@plt+0x1f244>
  42320c:	ldr	x21, [x19]
  423210:	ldrb	w0, [x21]
  423214:	bl	4204b4 <ferror@plt+0x1c4d4>
  423218:	subs	w20, w20, #0x1
  42321c:	strb	w0, [x21], #1
  423220:	b.ne	423210 <ferror@plt+0x1f230>  // b.any
  423224:	mov	x0, x19
  423228:	ldp	x20, x19, [sp, #32]
  42322c:	ldr	x21, [sp, #16]
  423230:	ldp	x29, x30, [sp], #48
  423234:	ret
  423238:	adrp	x0, 445000 <ferror@plt+0x41020>
  42323c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423240:	adrp	x2, 47a000 <ferror@plt+0x76020>
  423244:	add	x0, x0, #0x2f
  423248:	add	x1, x1, #0xbb9
  42324c:	add	x2, x2, #0x4b8
  423250:	bl	415310 <ferror@plt+0x11330>
  423254:	b	423224 <ferror@plt+0x1f244>
  423258:	stp	x29, x30, [sp, #-64]!
  42325c:	stp	x20, x19, [sp, #48]
  423260:	mov	x19, x0
  423264:	str	x23, [sp, #16]
  423268:	stp	x22, x21, [sp, #32]
  42326c:	mov	x29, sp
  423270:	cbz	x0, 4232bc <ferror@plt+0x1f2dc>
  423274:	ldr	x21, [x19, #8]
  423278:	cbz	x21, 4232d8 <ferror@plt+0x1f2f8>
  42327c:	ldr	x22, [x19]
  423280:	bl	403b60 <__ctype_b_loc@plt>
  423284:	mov	x20, x0
  423288:	b	423298 <ferror@plt+0x1f2b8>
  42328c:	subs	x21, x21, #0x1
  423290:	add	x22, x22, #0x1
  423294:	b.eq	4232d8 <ferror@plt+0x1f2f8>  // b.none
  423298:	ldr	x8, [x20]
  42329c:	ldrb	w23, [x22]
  4232a0:	ldrh	w8, [x8, x23, lsl #1]
  4232a4:	tbz	w8, #8, 42328c <ferror@plt+0x1f2ac>
  4232a8:	bl	403750 <__ctype_tolower_loc@plt>
  4232ac:	ldr	x8, [x0]
  4232b0:	ldr	w8, [x8, x23, lsl #2]
  4232b4:	strb	w8, [x22]
  4232b8:	b	42328c <ferror@plt+0x1f2ac>
  4232bc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4232c0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4232c4:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4232c8:	add	x0, x0, #0x2f
  4232cc:	add	x1, x1, #0xbdf
  4232d0:	add	x2, x2, #0x4b8
  4232d4:	bl	415310 <ferror@plt+0x11330>
  4232d8:	mov	x0, x19
  4232dc:	ldp	x20, x19, [sp, #48]
  4232e0:	ldp	x22, x21, [sp, #32]
  4232e4:	ldr	x23, [sp, #16]
  4232e8:	ldp	x29, x30, [sp], #64
  4232ec:	ret
  4232f0:	stp	x29, x30, [sp, #-64]!
  4232f4:	stp	x20, x19, [sp, #48]
  4232f8:	mov	x19, x0
  4232fc:	str	x23, [sp, #16]
  423300:	stp	x22, x21, [sp, #32]
  423304:	mov	x29, sp
  423308:	cbz	x0, 423354 <ferror@plt+0x1f374>
  42330c:	ldr	x21, [x19, #8]
  423310:	cbz	x21, 423370 <ferror@plt+0x1f390>
  423314:	ldr	x22, [x19]
  423318:	bl	403b60 <__ctype_b_loc@plt>
  42331c:	mov	x20, x0
  423320:	b	423330 <ferror@plt+0x1f350>
  423324:	subs	x21, x21, #0x1
  423328:	add	x22, x22, #0x1
  42332c:	b.eq	423370 <ferror@plt+0x1f390>  // b.none
  423330:	ldr	x8, [x20]
  423334:	ldrb	w23, [x22]
  423338:	ldrh	w8, [x8, x23, lsl #1]
  42333c:	tbz	w8, #9, 423324 <ferror@plt+0x1f344>
  423340:	bl	4039d0 <__ctype_toupper_loc@plt>
  423344:	ldr	x8, [x0]
  423348:	ldr	w8, [x8, x23, lsl #2]
  42334c:	strb	w8, [x22]
  423350:	b	423324 <ferror@plt+0x1f344>
  423354:	adrp	x0, 445000 <ferror@plt+0x41020>
  423358:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42335c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  423360:	add	x0, x0, #0x2f
  423364:	add	x1, x1, #0xc01
  423368:	add	x2, x2, #0x4b8
  42336c:	bl	415310 <ferror@plt+0x11330>
  423370:	mov	x0, x19
  423374:	ldp	x20, x19, [sp, #48]
  423378:	ldp	x22, x21, [sp, #32]
  42337c:	ldr	x23, [sp, #16]
  423380:	ldp	x29, x30, [sp], #64
  423384:	ret
  423388:	sub	sp, sp, #0x50
  42338c:	stp	x29, x30, [sp, #32]
  423390:	str	x21, [sp, #48]
  423394:	stp	x20, x19, [sp, #64]
  423398:	add	x29, sp, #0x20
  42339c:	cbz	x0, 423454 <ferror@plt+0x1f474>
  4233a0:	cbz	x1, 423474 <ferror@plt+0x1f494>
  4233a4:	ldp	q1, q0, [x2]
  4233a8:	mov	x19, x0
  4233ac:	add	x0, x29, #0x18
  4233b0:	mov	x2, sp
  4233b4:	stp	q1, q0, [sp]
  4233b8:	bl	42f418 <ferror@plt+0x2b438>
  4233bc:	tbnz	w0, #31, 423440 <ferror@plt+0x1f460>
  4233c0:	ldp	x8, x10, [x19, #8]
  4233c4:	mov	w21, w0
  4233c8:	mov	w20, w0
  4233cc:	add	x9, x8, x21
  4233d0:	cmp	x9, x10
  4233d4:	b.cs	4233e0 <ferror@plt+0x1f400>  // b.hs, b.nlast
  4233d8:	ldr	x0, [x19]
  4233dc:	b	423418 <ferror@plt+0x1f438>
  4233e0:	adds	x8, x9, #0x1
  4233e4:	b.mi	423400 <ferror@plt+0x1f420>  // b.first
  4233e8:	mov	w9, #0x1                   	// #1
  4233ec:	mov	x1, x9
  4233f0:	cmp	x9, x8
  4233f4:	lsl	x9, x9, #1
  4233f8:	b.cc	4233ec <ferror@plt+0x1f40c>  // b.lo, b.ul, b.last
  4233fc:	b	423404 <ferror@plt+0x1f424>
  423400:	mov	x1, #0xffffffffffffffff    	// #-1
  423404:	ldr	x0, [x19]
  423408:	str	x1, [x19, #16]
  42340c:	bl	414200 <ferror@plt+0x10220>
  423410:	ldr	x8, [x19, #8]
  423414:	str	x0, [x19]
  423418:	ldr	x1, [x29, #24]
  42341c:	add	x0, x0, x8
  423420:	add	w8, w20, #0x1
  423424:	sxtw	x2, w8
  423428:	bl	4034a0 <memcpy@plt>
  42342c:	ldr	x8, [x19, #8]
  423430:	add	x8, x8, x21
  423434:	str	x8, [x19, #8]
  423438:	ldr	x0, [x29, #24]
  42343c:	bl	414260 <ferror@plt+0x10280>
  423440:	ldp	x20, x19, [sp, #64]
  423444:	ldr	x21, [sp, #48]
  423448:	ldp	x29, x30, [sp, #32]
  42344c:	add	sp, sp, #0x50
  423450:	ret
  423454:	adrp	x0, 445000 <ferror@plt+0x41020>
  423458:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42345c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  423460:	add	x0, x0, #0x2f
  423464:	add	x1, x1, #0xc21
  423468:	add	x2, x2, #0x4b8
  42346c:	bl	415310 <ferror@plt+0x11330>
  423470:	b	423440 <ferror@plt+0x1f460>
  423474:	adrp	x0, 445000 <ferror@plt+0x41020>
  423478:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42347c:	adrp	x2, 43d000 <ferror@plt+0x39020>
  423480:	add	x0, x0, #0x2f
  423484:	add	x1, x1, #0xc21
  423488:	add	x2, x2, #0x62
  42348c:	bl	415310 <ferror@plt+0x11330>
  423490:	b	423440 <ferror@plt+0x1f460>
  423494:	sub	sp, sp, #0x50
  423498:	str	x21, [sp, #48]
  42349c:	stp	x20, x19, [sp, #64]
  4234a0:	mov	x21, x2
  4234a4:	mov	x19, x1
  4234a8:	mov	x20, x0
  4234ac:	stp	x29, x30, [sp, #32]
  4234b0:	add	x29, sp, #0x20
  4234b4:	cbz	x0, 4234f0 <ferror@plt+0x1f510>
  4234b8:	ldr	x8, [x20]
  4234bc:	str	xzr, [x20, #8]
  4234c0:	strb	wzr, [x8]
  4234c4:	ldp	q1, q0, [x21]
  4234c8:	mov	x2, sp
  4234cc:	mov	x0, x20
  4234d0:	mov	x1, x19
  4234d4:	stp	q1, q0, [sp]
  4234d8:	bl	423388 <ferror@plt+0x1f3a8>
  4234dc:	ldp	x20, x19, [sp, #64]
  4234e0:	ldr	x21, [sp, #48]
  4234e4:	ldp	x29, x30, [sp, #32]
  4234e8:	add	sp, sp, #0x50
  4234ec:	ret
  4234f0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4234f4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4234f8:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4234fc:	add	x0, x0, #0x2f
  423500:	add	x1, x1, #0x724
  423504:	add	x2, x2, #0x4b8
  423508:	bl	415310 <ferror@plt+0x11330>
  42350c:	b	4234c4 <ferror@plt+0x1f4e4>
  423510:	sub	sp, sp, #0x120
  423514:	stp	x29, x30, [sp, #240]
  423518:	stp	x20, x19, [sp, #272]
  42351c:	add	x29, sp, #0xf0
  423520:	mov	x19, x1
  423524:	mov	x20, x0
  423528:	str	x28, [sp, #256]
  42352c:	stp	x2, x3, [x29, #-112]
  423530:	stp	x4, x5, [x29, #-96]
  423534:	stp	x6, x7, [x29, #-80]
  423538:	stp	q1, q2, [sp, #16]
  42353c:	stp	q3, q4, [sp, #48]
  423540:	str	q0, [sp]
  423544:	stp	q5, q6, [sp, #80]
  423548:	str	q7, [sp, #112]
  42354c:	cbz	x0, 4235ac <ferror@plt+0x1f5cc>
  423550:	ldr	x8, [x20]
  423554:	str	xzr, [x20, #8]
  423558:	strb	wzr, [x8]
  42355c:	mov	x8, #0xffffffffffffffd0    	// #-48
  423560:	mov	x10, sp
  423564:	sub	x11, x29, #0x70
  423568:	movk	x8, #0xff80, lsl #32
  42356c:	add	x9, x29, #0x30
  423570:	add	x10, x10, #0x80
  423574:	add	x11, x11, #0x30
  423578:	stp	x10, x8, [x29, #-16]
  42357c:	stp	x9, x11, [x29, #-32]
  423580:	ldp	q0, q1, [x29, #-32]
  423584:	sub	x2, x29, #0x40
  423588:	mov	x0, x20
  42358c:	mov	x1, x19
  423590:	stp	q0, q1, [x29, #-64]
  423594:	bl	423388 <ferror@plt+0x1f3a8>
  423598:	ldp	x20, x19, [sp, #272]
  42359c:	ldr	x28, [sp, #256]
  4235a0:	ldp	x29, x30, [sp, #240]
  4235a4:	add	sp, sp, #0x120
  4235a8:	ret
  4235ac:	adrp	x0, 445000 <ferror@plt+0x41020>
  4235b0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4235b4:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4235b8:	add	x0, x0, #0x2f
  4235bc:	add	x1, x1, #0x724
  4235c0:	add	x2, x2, #0x4b8
  4235c4:	bl	415310 <ferror@plt+0x11330>
  4235c8:	b	42355c <ferror@plt+0x1f57c>
  4235cc:	sub	sp, sp, #0x100
  4235d0:	stp	x29, x30, [sp, #240]
  4235d4:	add	x29, sp, #0xf0
  4235d8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4235dc:	mov	x9, sp
  4235e0:	sub	x10, x29, #0x70
  4235e4:	movk	x8, #0xff80, lsl #32
  4235e8:	add	x11, x29, #0x10
  4235ec:	add	x9, x9, #0x80
  4235f0:	add	x10, x10, #0x30
  4235f4:	stp	x9, x8, [x29, #-16]
  4235f8:	stp	x11, x10, [x29, #-32]
  4235fc:	stp	x2, x3, [x29, #-112]
  423600:	stp	x4, x5, [x29, #-96]
  423604:	stp	x6, x7, [x29, #-80]
  423608:	stp	q1, q2, [sp, #16]
  42360c:	str	q0, [sp]
  423610:	ldp	q0, q1, [x29, #-32]
  423614:	sub	x2, x29, #0x40
  423618:	stp	q3, q4, [sp, #48]
  42361c:	stp	q5, q6, [sp, #80]
  423620:	str	q7, [sp, #112]
  423624:	stp	q0, q1, [x29, #-64]
  423628:	bl	423388 <ferror@plt+0x1f3a8>
  42362c:	ldp	x29, x30, [sp, #240]
  423630:	add	sp, sp, #0x100
  423634:	ret
  423638:	cmp	w0, #0xb
  42363c:	b.hi	423650 <ferror@plt+0x1f670>  // b.pmore
  423640:	adrp	x8, 443000 <ferror@plt+0x3f020>
  423644:	add	x8, x8, #0xcc8
  423648:	ldr	x0, [x8, w0, sxtw #3]
  42364c:	ret
  423650:	adrp	x0, 43c000 <ferror@plt+0x38020>
  423654:	add	x0, x0, #0xc1c
  423658:	ret
  42365c:	sub	sp, sp, #0x170
  423660:	stp	x29, x30, [sp, #272]
  423664:	stp	x20, x19, [sp, #352]
  423668:	add	x29, sp, #0x100
  42366c:	mov	x20, x0
  423670:	mov	w0, #0x5                   	// #5
  423674:	stp	d9, d8, [sp, #256]
  423678:	stp	x28, x27, [sp, #288]
  42367c:	stp	x26, x25, [sp, #304]
  423680:	stp	x24, x23, [sp, #320]
  423684:	stp	x22, x21, [sp, #336]
  423688:	mov	x19, x1
  42368c:	stp	x2, x3, [x29, #-104]
  423690:	stp	x4, x5, [x29, #-88]
  423694:	stp	x6, x7, [x29, #-72]
  423698:	stp	q1, q2, [sp, #32]
  42369c:	stp	q3, q4, [sp, #64]
  4236a0:	str	q0, [sp, #16]
  4236a4:	stp	q5, q6, [sp, #96]
  4236a8:	str	q7, [sp, #128]
  4236ac:	bl	415064 <ferror@plt+0x11084>
  4236b0:	orr	w0, w0, #0x18
  4236b4:	bl	415064 <ferror@plt+0x11084>
  4236b8:	cbz	x20, 423eec <ferror@plt+0x1ff0c>
  4236bc:	cbz	x19, 423f0c <ferror@plt+0x1ff2c>
  4236c0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4236c4:	ldr	w9, [x8, #1952]
  4236c8:	cbnz	w9, 423f2c <ferror@plt+0x1ff4c>
  4236cc:	mov	w10, #0x1                   	// #1
  4236d0:	mov	x11, #0xffffffffffffffd0    	// #-48
  4236d4:	add	x12, sp, #0x10
  4236d8:	sub	x13, x29, #0x68
  4236dc:	movk	x11, #0xff80, lsl #32
  4236e0:	add	x14, x29, #0x70
  4236e4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4236e8:	str	w10, [x8, #1952]
  4236ec:	add	x8, x12, #0x80
  4236f0:	add	x10, x13, #0x30
  4236f4:	stp	x8, x11, [x29, #-40]
  4236f8:	stp	x14, x10, [x29, #-56]
  4236fc:	tbz	w9, #31, 42371c <ferror@plt+0x1f73c>
  423700:	add	w8, w9, #0x8
  423704:	cmn	w9, #0x8
  423708:	stur	w8, [x29, #-32]
  42370c:	b.gt	42371c <ferror@plt+0x1f73c>
  423710:	ldur	x8, [x29, #-48]
  423714:	add	x8, x8, x9
  423718:	b	423728 <ferror@plt+0x1f748>
  42371c:	ldur	x8, [x29, #-56]
  423720:	add	x9, x8, #0x8
  423724:	stur	x9, [x29, #-56]
  423728:	ldr	x8, [x8]
  42372c:	cbnz	x8, 423f4c <ferror@plt+0x1ff6c>
  423730:	bl	41c52c <ferror@plt+0x1854c>
  423734:	mov	w21, w0
  423738:	bl	41c52c <ferror@plt+0x1854c>
  42373c:	mov	w22, w0
  423740:	bl	41c52c <ferror@plt+0x1854c>
  423744:	mov	w23, w0
  423748:	bl	41c52c <ferror@plt+0x1854c>
  42374c:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  423750:	add	x24, x24, #0xe00
  423754:	adrp	x2, 443000 <ferror@plt+0x3f020>
  423758:	mov	w6, w0
  42375c:	add	x2, x2, #0xdea
  423760:	mov	w1, #0x25                  	// #37
  423764:	mov	x0, x24
  423768:	mov	w3, w21
  42376c:	mov	w4, w22
  423770:	mov	w5, w23
  423774:	bl	42f2dc <ferror@plt+0x2b2fc>
  423778:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  42377c:	str	x24, [x28, #3624]
  423780:	ldr	x27, [x19]
  423784:	ldr	w25, [x20]
  423788:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  42378c:	ldr	x8, [x27]
  423790:	str	x8, [x23, #3632]
  423794:	bl	40b368 <ferror@plt+0x7388>
  423798:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42379c:	cmp	w25, #0x2
  4237a0:	mov	w26, #0x1                   	// #1
  4237a4:	str	x0, [x8, #3760]
  4237a8:	b.cc	423d7c <ferror@plt+0x1fd9c>  // b.lo, b.ul, b.last
  4237ac:	adrp	x8, 43e000 <ferror@plt+0x3a020>
  4237b0:	ldr	d8, [x8, #3488]
  4237b4:	adrp	x8, 43f000 <ferror@plt+0x3b020>
  4237b8:	ldr	d9, [x8, #1304]
  4237bc:	stp	x20, x19, [sp]
  4237c0:	adrp	x21, 444000 <ferror@plt+0x40020>
  4237c4:	adrp	x22, 444000 <ferror@plt+0x40020>
  4237c8:	adrp	x20, 444000 <ferror@plt+0x40020>
  4237cc:	add	x21, x21, #0x888
  4237d0:	add	x22, x22, #0x89b
  4237d4:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  4237d8:	add	x20, x20, #0x8ab
  4237dc:	mov	w19, #0x1                   	// #1
  4237e0:	add	x24, x27, w19, uxtw #3
  4237e4:	ldr	x28, [x24]
  4237e8:	mov	x1, x21
  4237ec:	mov	x0, x28
  4237f0:	bl	403b30 <strcmp@plt>
  4237f4:	cbz	w0, 423a00 <ferror@plt+0x1fa20>
  4237f8:	mov	x0, x28
  4237fc:	mov	x1, x22
  423800:	bl	403b30 <strcmp@plt>
  423804:	cbz	w0, 4239f8 <ferror@plt+0x1fa18>
  423808:	adrp	x1, 444000 <ferror@plt+0x40020>
  42380c:	mov	x0, x28
  423810:	add	x1, x1, #0x8a8
  423814:	bl	403b30 <strcmp@plt>
  423818:	cbz	w0, 4239f8 <ferror@plt+0x1fa18>
  42381c:	mov	x0, x28
  423820:	mov	x1, x20
  423824:	bl	403b30 <strcmp@plt>
  423828:	cbz	w0, 423a14 <ferror@plt+0x1fa34>
  42382c:	adrp	x1, 444000 <ferror@plt+0x40020>
  423830:	mov	x0, x28
  423834:	add	x1, x1, #0x8b7
  423838:	bl	403b30 <strcmp@plt>
  42383c:	cbz	w0, 423a40 <ferror@plt+0x1fa60>
  423840:	adrp	x0, 444000 <ferror@plt+0x40020>
  423844:	add	x0, x0, #0x5d5
  423848:	mov	x1, x28
  42384c:	mov	w20, w19
  423850:	bl	403b30 <strcmp@plt>
  423854:	cbz	w0, 423a20 <ferror@plt+0x1fa40>
  423858:	adrp	x0, 444000 <ferror@plt+0x40020>
  42385c:	mov	w2, #0xd                   	// #13
  423860:	add	x0, x0, #0x8bd
  423864:	mov	x1, x28
  423868:	bl	403880 <strncmp@plt>
  42386c:	cbz	w0, 423a20 <ferror@plt+0x1fa40>
  423870:	adrp	x0, 444000 <ferror@plt+0x40020>
  423874:	add	x0, x0, #0x8cb
  423878:	mov	x1, x28
  42387c:	bl	403b30 <strcmp@plt>
  423880:	cbz	w0, 423a80 <ferror@plt+0x1faa0>
  423884:	adrp	x0, 444000 <ferror@plt+0x40020>
  423888:	mov	w2, #0x11                  	// #17
  42388c:	add	x0, x0, #0x8dc
  423890:	mov	x1, x28
  423894:	bl	403880 <strncmp@plt>
  423898:	cbz	w0, 423a80 <ferror@plt+0x1faa0>
  42389c:	adrp	x0, 444000 <ferror@plt+0x40020>
  4238a0:	add	x0, x0, #0x5c3
  4238a4:	mov	x1, x28
  4238a8:	bl	403b30 <strcmp@plt>
  4238ac:	cbz	w0, 423b10 <ferror@plt+0x1fb30>
  4238b0:	adrp	x0, 444000 <ferror@plt+0x40020>
  4238b4:	add	x0, x0, #0x5c0
  4238b8:	mov	x1, x28
  4238bc:	bl	403b30 <strcmp@plt>
  4238c0:	cbz	w0, 423af0 <ferror@plt+0x1fb10>
  4238c4:	adrp	x0, 444000 <ferror@plt+0x40020>
  4238c8:	mov	w2, #0x3                   	// #3
  4238cc:	add	x0, x0, #0x8ee
  4238d0:	mov	x1, x28
  4238d4:	bl	403880 <strncmp@plt>
  4238d8:	cbz	w0, 423af0 <ferror@plt+0x1fb10>
  4238dc:	adrp	x0, 444000 <ferror@plt+0x40020>
  4238e0:	add	x0, x0, #0x8f2
  4238e4:	mov	x1, x28
  4238e8:	bl	403b30 <strcmp@plt>
  4238ec:	cbz	w0, 423b60 <ferror@plt+0x1fb80>
  4238f0:	adrp	x0, 444000 <ferror@plt+0x40020>
  4238f4:	mov	w2, #0x3                   	// #3
  4238f8:	add	x0, x0, #0x8f5
  4238fc:	mov	x1, x28
  423900:	bl	403880 <strncmp@plt>
  423904:	cbz	w0, 423b60 <ferror@plt+0x1fb80>
  423908:	adrp	x0, 444000 <ferror@plt+0x40020>
  42390c:	add	x0, x0, #0x8f9
  423910:	mov	x1, x28
  423914:	bl	403b30 <strcmp@plt>
  423918:	cbz	w0, 423bb0 <ferror@plt+0x1fbd0>
  42391c:	adrp	x0, 444000 <ferror@plt+0x40020>
  423920:	mov	w2, #0x3                   	// #3
  423924:	add	x0, x0, #0x8fc
  423928:	mov	x1, x28
  42392c:	bl	403880 <strncmp@plt>
  423930:	cbz	w0, 423bb0 <ferror@plt+0x1fbd0>
  423934:	adrp	x0, 444000 <ferror@plt+0x40020>
  423938:	add	x0, x0, #0x5bd
  42393c:	mov	x1, x28
  423940:	bl	403b30 <strcmp@plt>
  423944:	cbz	w0, 423c7c <ferror@plt+0x1fc9c>
  423948:	adrp	x0, 444000 <ferror@plt+0x40020>
  42394c:	add	x0, x0, #0x93a
  423950:	mov	x1, x28
  423954:	bl	403b30 <strcmp@plt>
  423958:	cbz	w0, 423c7c <ferror@plt+0x1fc9c>
  42395c:	adrp	x0, 444000 <ferror@plt+0x40020>
  423960:	add	x0, x0, #0x942
  423964:	mov	x1, x28
  423968:	bl	403b30 <strcmp@plt>
  42396c:	cbz	w0, 423cac <ferror@plt+0x1fccc>
  423970:	adrp	x0, 43d000 <ferror@plt+0x39020>
  423974:	add	x0, x0, #0xa41
  423978:	mov	x1, x28
  42397c:	bl	403b30 <strcmp@plt>
  423980:	cbz	w0, 423cec <ferror@plt+0x1fd0c>
  423984:	adrp	x0, 444000 <ferror@plt+0x40020>
  423988:	add	x0, x0, #0x94c
  42398c:	mov	x1, x28
  423990:	bl	403b30 <strcmp@plt>
  423994:	cbz	w0, 423cd0 <ferror@plt+0x1fcf0>
  423998:	adrp	x0, 444000 <ferror@plt+0x40020>
  42399c:	mov	w2, #0x7                   	// #7
  4239a0:	add	x0, x0, #0x953
  4239a4:	mov	x1, x28
  4239a8:	bl	403880 <strncmp@plt>
  4239ac:	cbz	w0, 423cd0 <ferror@plt+0x1fcf0>
  4239b0:	adrp	x0, 444000 <ferror@plt+0x40020>
  4239b4:	add	x0, x0, #0x95b
  4239b8:	mov	x1, x28
  4239bc:	bl	403b30 <strcmp@plt>
  4239c0:	adrp	x20, 444000 <ferror@plt+0x40020>
  4239c4:	add	x20, x20, #0x8ab
  4239c8:	cbz	w0, 423f6c <ferror@plt+0x1ff8c>
  4239cc:	adrp	x0, 444000 <ferror@plt+0x40020>
  4239d0:	add	x0, x0, #0x95e
  4239d4:	mov	x1, x28
  4239d8:	bl	403b30 <strcmp@plt>
  4239dc:	cbz	w0, 423f6c <ferror@plt+0x1ff8c>
  4239e0:	adrp	x0, 441000 <ferror@plt+0x3d020>
  4239e4:	add	x0, x0, #0x4dc
  4239e8:	mov	x1, x28
  4239ec:	bl	403b30 <strcmp@plt>
  4239f0:	cbnz	w0, 423ae0 <ferror@plt+0x1fb00>
  4239f4:	b	423f6c <ferror@plt+0x1ff8c>
  4239f8:	strb	w26, [x23, #3800]
  4239fc:	b	423adc <ferror@plt+0x1fafc>
  423a00:	mov	w0, #0x5                   	// #5
  423a04:	bl	415064 <ferror@plt+0x11084>
  423a08:	orr	w0, w0, #0x18
  423a0c:	bl	415064 <ferror@plt+0x11084>
  423a10:	b	423adc <ferror@plt+0x1fafc>
  423a14:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423a18:	strb	w26, [x8, #3804]
  423a1c:	b	423adc <ferror@plt+0x1fafc>
  423a20:	ldrb	w8, [x28, #12]
  423a24:	cmp	w8, #0x3d
  423a28:	b.ne	423a4c <ferror@plt+0x1fa6c>  // b.any
  423a2c:	add	x0, x28, #0xd
  423a30:	mov	x1, xzr
  423a34:	mov	w2, wzr
  423a38:	bl	41ff2c <ferror@plt+0x1bf4c>
  423a3c:	b	423a74 <ferror@plt+0x1fa94>
  423a40:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423a44:	strb	w26, [x8, #3808]
  423a48:	b	423adc <ferror@plt+0x1fafc>
  423a4c:	add	w28, w19, #0x1
  423a50:	cmp	w28, w25
  423a54:	b.cs	423ad0 <ferror@plt+0x1faf0>  // b.hs, b.nlast
  423a58:	str	xzr, [x24]
  423a5c:	ldr	x0, [x27, w28, uxtw #3]
  423a60:	mov	x1, xzr
  423a64:	mov	w2, wzr
  423a68:	mov	w20, w28
  423a6c:	bl	41ff2c <ferror@plt+0x1bf4c>
  423a70:	mov	w19, w28
  423a74:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423a78:	str	w0, [x8, #1980]
  423a7c:	b	423ad0 <ferror@plt+0x1faf0>
  423a80:	ldrb	w8, [x28, #16]
  423a84:	cmp	w8, #0x3d
  423a88:	b.ne	423aa0 <ferror@plt+0x1fac0>  // b.any
  423a8c:	add	x0, x28, #0x11
  423a90:	mov	x1, xzr
  423a94:	mov	w2, wzr
  423a98:	bl	41ff2c <ferror@plt+0x1bf4c>
  423a9c:	b	423ac8 <ferror@plt+0x1fae8>
  423aa0:	add	w28, w19, #0x1
  423aa4:	cmp	w28, w25
  423aa8:	b.cs	423ad0 <ferror@plt+0x1faf0>  // b.hs, b.nlast
  423aac:	str	xzr, [x24]
  423ab0:	ldr	x0, [x27, w28, uxtw #3]
  423ab4:	mov	x1, xzr
  423ab8:	mov	w2, wzr
  423abc:	mov	w20, w28
  423ac0:	bl	41ff2c <ferror@plt+0x1bf4c>
  423ac4:	mov	w19, w28
  423ac8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423acc:	str	w0, [x8, #3812]
  423ad0:	add	x24, x27, x20, lsl #3
  423ad4:	adrp	x20, 444000 <ferror@plt+0x40020>
  423ad8:	add	x20, x20, #0x8ab
  423adc:	str	xzr, [x24]
  423ae0:	add	w19, w19, #0x1
  423ae4:	cmp	w19, w25
  423ae8:	b.cc	4237e0 <ferror@plt+0x1f800>  // b.lo, b.ul, b.last
  423aec:	b	423d30 <ferror@plt+0x1fd50>
  423af0:	ldrb	w8, [x28, #2]
  423af4:	cmp	w8, #0x3d
  423af8:	b.ne	423b30 <ferror@plt+0x1fb50>  // b.any
  423afc:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  423b00:	ldr	x0, [x24, #3736]
  423b04:	add	x1, x28, #0x3
  423b08:	bl	41eec4 <ferror@plt+0x1aee4>
  423b0c:	b	423b58 <ferror@plt+0x1fb78>
  423b10:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423b14:	sub	x1, x29, #0x18
  423b18:	mov	w0, #0x4                   	// #4
  423b1c:	strb	w26, [x8, #3768]
  423b20:	stp	xzr, xzr, [x29, #-24]
  423b24:	bl	4036b0 <setrlimit@plt>
  423b28:	bl	41699c <ferror@plt+0x129bc>
  423b2c:	b	423ad4 <ferror@plt+0x1faf4>
  423b30:	add	w28, w19, #0x1
  423b34:	cmp	w28, w25
  423b38:	b.cs	423ad0 <ferror@plt+0x1faf0>  // b.hs, b.nlast
  423b3c:	str	xzr, [x24]
  423b40:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  423b44:	ldr	x0, [x24, #3736]
  423b48:	ldr	x1, [x27, w28, uxtw #3]
  423b4c:	mov	w20, w28
  423b50:	bl	41eec4 <ferror@plt+0x1aee4>
  423b54:	mov	w19, w28
  423b58:	str	x0, [x24, #3736]
  423b5c:	b	423ad0 <ferror@plt+0x1faf0>
  423b60:	ldrb	w8, [x28, #2]
  423b64:	cmp	w8, #0x3d
  423b68:	b.ne	423b80 <ferror@plt+0x1fba0>  // b.any
  423b6c:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  423b70:	ldr	x0, [x24, #3704]
  423b74:	add	x1, x28, #0x3
  423b78:	bl	41eec4 <ferror@plt+0x1aee4>
  423b7c:	b	423ba8 <ferror@plt+0x1fbc8>
  423b80:	add	w28, w19, #0x1
  423b84:	cmp	w28, w25
  423b88:	b.cs	423ad0 <ferror@plt+0x1faf0>  // b.hs, b.nlast
  423b8c:	str	xzr, [x24]
  423b90:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  423b94:	ldr	x0, [x24, #3704]
  423b98:	ldr	x1, [x27, w28, uxtw #3]
  423b9c:	mov	w20, w28
  423ba0:	bl	41eec4 <ferror@plt+0x1aee4>
  423ba4:	mov	w19, w28
  423ba8:	str	x0, [x24, #3704]
  423bac:	b	423ad0 <ferror@plt+0x1faf0>
  423bb0:	ldrb	w8, [x28, #2]
  423bb4:	cmp	w8, #0x3d
  423bb8:	b.ne	423bcc <ferror@plt+0x1fbec>  // b.any
  423bbc:	adrp	x20, 444000 <ferror@plt+0x40020>
  423bc0:	add	x28, x28, #0x3
  423bc4:	add	x20, x20, #0x8ab
  423bc8:	b	423bf4 <ferror@plt+0x1fc14>
  423bcc:	add	w8, w19, #0x1
  423bd0:	adrp	x28, 47d000 <ferror@plt+0x79020>
  423bd4:	adrp	x20, 444000 <ferror@plt+0x40020>
  423bd8:	cmp	w8, w25
  423bdc:	add	x28, x28, #0x4cf
  423be0:	add	x20, x20, #0x8ab
  423be4:	b.cs	423bf4 <ferror@plt+0x1fc14>  // b.hs, b.nlast
  423be8:	str	xzr, [x24]
  423bec:	ldr	x28, [x27, w8, uxtw #3]
  423bf0:	mov	w19, w8
  423bf4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423bf8:	mov	x0, x28
  423bfc:	add	x1, x1, #0xd47
  423c00:	bl	403b30 <strcmp@plt>
  423c04:	cbz	w0, 423c9c <ferror@plt+0x1fcbc>
  423c08:	adrp	x1, 444000 <ferror@plt+0x40020>
  423c0c:	mov	x0, x28
  423c10:	add	x1, x1, #0x900
  423c14:	bl	403b30 <strcmp@plt>
  423c18:	cbz	w0, 423c8c <ferror@plt+0x1fcac>
  423c1c:	adrp	x1, 444000 <ferror@plt+0x40020>
  423c20:	mov	x0, x28
  423c24:	add	x1, x1, #0x905
  423c28:	bl	403b30 <strcmp@plt>
  423c2c:	cbz	w0, 423c8c <ferror@plt+0x1fcac>
  423c30:	adrp	x1, 444000 <ferror@plt+0x40020>
  423c34:	mov	x0, x28
  423c38:	add	x1, x1, #0x90e
  423c3c:	bl	403b30 <strcmp@plt>
  423c40:	cbz	w0, 423cbc <ferror@plt+0x1fcdc>
  423c44:	adrp	x1, 444000 <ferror@plt+0x40020>
  423c48:	mov	x0, x28
  423c4c:	add	x1, x1, #0x917
  423c50:	bl	403b30 <strcmp@plt>
  423c54:	cbz	w0, 423cf8 <ferror@plt+0x1fd18>
  423c58:	adrp	x1, 444000 <ferror@plt+0x40020>
  423c5c:	mov	x0, x28
  423c60:	add	x1, x1, #0x914
  423c64:	bl	403b30 <strcmp@plt>
  423c68:	cbnz	w0, 423f84 <ferror@plt+0x1ffa4>
  423c6c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423c70:	str	wzr, [x8, #1972]
  423c74:	add	x24, x27, w19, uxtw #3
  423c78:	b	423adc <ferror@plt+0x1fafc>
  423c7c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423c80:	add	x8, x8, #0x7ac
  423c84:	str	d9, [x8]
  423c88:	b	423ad4 <ferror@plt+0x1faf4>
  423c8c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423c90:	str	wzr, [x8, #1956]
  423c94:	add	x24, x27, w19, uxtw #3
  423c98:	b	423adc <ferror@plt+0x1fafc>
  423c9c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423ca0:	str	w26, [x8, #1960]
  423ca4:	add	x24, x27, w19, uxtw #3
  423ca8:	b	423adc <ferror@plt+0x1fafc>
  423cac:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423cb0:	add	x8, x8, #0x7ac
  423cb4:	str	d8, [x8]
  423cb8:	b	423ad4 <ferror@plt+0x1faf4>
  423cbc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423cc0:	add	x8, x8, #0x7a4
  423cc4:	str	d8, [x8]
  423cc8:	add	x24, x27, w19, uxtw #3
  423ccc:	b	423adc <ferror@plt+0x1fafc>
  423cd0:	ldrb	w8, [x28, #6]
  423cd4:	cmp	w8, #0x3d
  423cd8:	b.ne	423d08 <ferror@plt+0x1fd28>  // b.any
  423cdc:	add	x8, x28, #0x7
  423ce0:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  423ce4:	str	x8, [x9, #3624]
  423ce8:	b	423ad0 <ferror@plt+0x1faf0>
  423cec:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423cf0:	strb	w26, [x8, #3816]
  423cf4:	b	423ad4 <ferror@plt+0x1faf4>
  423cf8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423cfc:	str	w26, [x8, #1972]
  423d00:	add	x24, x27, w19, uxtw #3
  423d04:	b	423adc <ferror@plt+0x1fafc>
  423d08:	add	w8, w19, #0x1
  423d0c:	cmp	w8, w25
  423d10:	b.cs	423ad0 <ferror@plt+0x1faf0>  // b.hs, b.nlast
  423d14:	str	xzr, [x24]
  423d18:	ldr	x9, [x27, w8, uxtw #3]
  423d1c:	mov	w20, w8
  423d20:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  423d24:	mov	w19, w8
  423d28:	str	x9, [x10, #3624]
  423d2c:	b	423ad0 <ferror@plt+0x1faf0>
  423d30:	ldp	x20, x19, [sp]
  423d34:	mov	w8, #0x1                   	// #1
  423d38:	mov	w9, #0x1                   	// #1
  423d3c:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  423d40:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  423d44:	b	423d5c <ferror@plt+0x1fd7c>
  423d48:	mov	w26, w9
  423d4c:	add	x8, x8, #0x1
  423d50:	cmp	x25, x8
  423d54:	mov	w9, w26
  423d58:	b.eq	423d7c <ferror@plt+0x1fd9c>  // b.none
  423d5c:	ldr	x10, [x27, x8, lsl #3]
  423d60:	cbz	x10, 423d48 <ferror@plt+0x1fd68>
  423d64:	add	w26, w9, #0x1
  423d68:	cmp	x8, x26
  423d6c:	str	x10, [x27, w9, uxtw #3]
  423d70:	b.cc	423d4c <ferror@plt+0x1fd6c>  // b.lo, b.ul, b.last
  423d74:	str	xzr, [x27, x8, lsl #3]
  423d78:	b	423d4c <ferror@plt+0x1fd6c>
  423d7c:	str	w26, [x20]
  423d80:	bl	42dc64 <ferror@plt+0x29c84>
  423d84:	cbnz	x0, 423d94 <ferror@plt+0x1fdb4>
  423d88:	ldr	x8, [x19]
  423d8c:	ldr	x0, [x8]
  423d90:	bl	42dca0 <ferror@plt+0x29cc0>
  423d94:	mov	w0, #0x9fb6                	// #40886
  423d98:	movk	w0, #0xc8c4, lsl #16
  423d9c:	bl	41bc34 <ferror@plt+0x17c54>
  423da0:	mov	x19, x0
  423da4:	bl	41c164 <ferror@plt+0x18184>
  423da8:	mov	w22, w0
  423dac:	mov	x0, x19
  423db0:	bl	41c164 <ferror@plt+0x18184>
  423db4:	mov	w20, w0
  423db8:	mov	x0, x19
  423dbc:	bl	41c164 <ferror@plt+0x18184>
  423dc0:	mov	w21, w0
  423dc4:	mov	x0, x19
  423dc8:	bl	41c164 <ferror@plt+0x18184>
  423dcc:	mov	w8, #0x9f9b                	// #40859
  423dd0:	movk	w8, #0xfab3, lsl #16
  423dd4:	cmp	w22, w8
  423dd8:	b.ne	423e0c <ferror@plt+0x1fe2c>  // b.any
  423ddc:	mov	w8, #0xfb0e                	// #64270
  423de0:	movk	w8, #0xb948, lsl #16
  423de4:	cmp	w20, w8
  423de8:	b.ne	423e0c <ferror@plt+0x1fe2c>  // b.any
  423dec:	mov	w8, #0xbe26                	// #48678
  423df0:	movk	w8, #0x3d31, lsl #16
  423df4:	cmp	w21, w8
  423df8:	b.ne	423e0c <ferror@plt+0x1fe2c>  // b.any
  423dfc:	mov	w8, #0x9d66                	// #40294
  423e00:	movk	w8, #0x43a1, lsl #16
  423e04:	cmp	w0, w8
  423e08:	b.eq	423e10 <ferror@plt+0x1fe30>  // b.none
  423e0c:	bl	423f94 <ferror@plt+0x1ffb4>
  423e10:	mov	x0, x19
  423e14:	bl	41c034 <ferror@plt+0x18054>
  423e18:	ldr	x0, [x28, #3624]
  423e1c:	bl	42401c <ferror@plt+0x2003c>
  423e20:	adrp	x0, 424000 <ferror@plt+0x20020>
  423e24:	add	x0, x0, #0x1b0
  423e28:	mov	x1, xzr
  423e2c:	bl	415328 <ferror@plt+0x11348>
  423e30:	bl	42dc64 <ferror@plt+0x29c84>
  423e34:	ldr	x2, [x28, #3624]
  423e38:	mov	x1, x0
  423e3c:	mov	w0, #0x2                   	// #2
  423e40:	mov	w3, wzr
  423e44:	mov	x4, xzr
  423e48:	bl	424380 <ferror@plt+0x203a0>
  423e4c:	ldr	x0, [x23, #3632]
  423e50:	bl	40b2b0 <ferror@plt+0x72d0>
  423e54:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423e58:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  423e5c:	add	x1, x1, #0xe5a
  423e60:	str	x0, [x20, #3640]
  423e64:	bl	421bfc <ferror@plt+0x1dc1c>
  423e68:	cbz	w0, 423e88 <ferror@plt+0x1fea8>
  423e6c:	ldr	x0, [x20, #3640]
  423e70:	bl	40b2b0 <ferror@plt+0x72d0>
  423e74:	ldr	x8, [x20, #3640]
  423e78:	mov	x19, x0
  423e7c:	mov	x0, x8
  423e80:	bl	414260 <ferror@plt+0x10280>
  423e84:	str	x19, [x20, #3640]
  423e88:	adrp	x0, 443000 <ferror@plt+0x3f020>
  423e8c:	add	x0, x0, #0xe61
  423e90:	bl	408dfc <ferror@plt+0x4e1c>
  423e94:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423e98:	str	x0, [x8, #3648]
  423e9c:	cbnz	x0, 423ea8 <ferror@plt+0x1fec8>
  423ea0:	ldr	x9, [x20, #3640]
  423ea4:	str	x9, [x8, #3648]
  423ea8:	adrp	x0, 443000 <ferror@plt+0x3f020>
  423eac:	add	x0, x0, #0xe6f
  423eb0:	bl	408dfc <ferror@plt+0x4e1c>
  423eb4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  423eb8:	str	x0, [x8, #3656]
  423ebc:	cbnz	x0, 423ec8 <ferror@plt+0x1fee8>
  423ec0:	ldr	x9, [x20, #3640]
  423ec4:	str	x9, [x8, #3656]
  423ec8:	ldp	x20, x19, [sp, #352]
  423ecc:	ldp	x22, x21, [sp, #336]
  423ed0:	ldp	x24, x23, [sp, #320]
  423ed4:	ldp	x26, x25, [sp, #304]
  423ed8:	ldp	x28, x27, [sp, #288]
  423edc:	ldp	x29, x30, [sp, #272]
  423ee0:	ldp	d9, d8, [sp, #256]
  423ee4:	add	sp, sp, #0x170
  423ee8:	ret
  423eec:	adrp	x0, 445000 <ferror@plt+0x41020>
  423ef0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423ef4:	adrp	x2, 443000 <ferror@plt+0x3f020>
  423ef8:	add	x0, x0, #0x2f
  423efc:	add	x1, x1, #0xd6b
  423f00:	add	x2, x2, #0xd92
  423f04:	bl	415310 <ferror@plt+0x11330>
  423f08:	b	423ec8 <ferror@plt+0x1fee8>
  423f0c:	adrp	x0, 445000 <ferror@plt+0x41020>
  423f10:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423f14:	adrp	x2, 443000 <ferror@plt+0x3f020>
  423f18:	add	x0, x0, #0x2f
  423f1c:	add	x1, x1, #0xd6b
  423f20:	add	x2, x2, #0xd9f
  423f24:	bl	415310 <ferror@plt+0x11330>
  423f28:	b	423ec8 <ferror@plt+0x1fee8>
  423f2c:	adrp	x0, 445000 <ferror@plt+0x41020>
  423f30:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423f34:	adrp	x2, 443000 <ferror@plt+0x3f020>
  423f38:	add	x0, x0, #0x2f
  423f3c:	add	x1, x1, #0xd6b
  423f40:	add	x2, x2, #0xdac
  423f44:	bl	415310 <ferror@plt+0x11330>
  423f48:	b	423ec8 <ferror@plt+0x1fee8>
  423f4c:	adrp	x0, 445000 <ferror@plt+0x41020>
  423f50:	adrp	x1, 443000 <ferror@plt+0x3f020>
  423f54:	adrp	x2, 443000 <ferror@plt+0x3f020>
  423f58:	add	x0, x0, #0x2f
  423f5c:	add	x1, x1, #0xd6b
  423f60:	add	x2, x2, #0xdda
  423f64:	bl	415310 <ferror@plt+0x11330>
  423f68:	b	423ec8 <ferror@plt+0x1fee8>
  423f6c:	ldr	x1, [x27]
  423f70:	adrp	x0, 444000 <ferror@plt+0x40020>
  423f74:	add	x0, x0, #0x961
  423f78:	bl	403ec0 <printf@plt>
  423f7c:	mov	w0, wzr
  423f80:	bl	403540 <exit@plt>
  423f84:	adrp	x0, 444000 <ferror@plt+0x40020>
  423f88:	add	x0, x0, #0x921
  423f8c:	mov	x1, x28
  423f90:	bl	4255fc <ferror@plt+0x2161c>
  423f94:	sub	sp, sp, #0x120
  423f98:	stp	x29, x30, [sp, #256]
  423f9c:	add	x29, sp, #0x100
  423fa0:	mov	x8, #0xffffffffffffffc8    	// #-56
  423fa4:	mov	x9, sp
  423fa8:	sub	x10, x29, #0x78
  423fac:	movk	x8, #0xff80, lsl #32
  423fb0:	add	x11, x29, #0x20
  423fb4:	add	x9, x9, #0x80
  423fb8:	add	x10, x10, #0x38
  423fbc:	stp	x9, x8, [x29, #-16]
  423fc0:	stp	x11, x10, [x29, #-32]
  423fc4:	stp	x1, x2, [x29, #-120]
  423fc8:	stp	x3, x4, [x29, #-104]
  423fcc:	stp	x5, x6, [x29, #-88]
  423fd0:	stur	x7, [x29, #-72]
  423fd4:	stp	q0, q1, [sp]
  423fd8:	ldp	q0, q1, [x29, #-32]
  423fdc:	adrp	x0, 445000 <ferror@plt+0x41020>
  423fe0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  423fe4:	add	x0, x0, #0x2f
  423fe8:	add	x2, x2, #0xdff
  423fec:	sub	x3, x29, #0x40
  423ff0:	mov	w1, #0x10                  	// #16
  423ff4:	str	x28, [sp, #272]
  423ff8:	stp	q2, q3, [sp, #32]
  423ffc:	stp	q4, q5, [sp, #64]
  424000:	stp	q6, q7, [sp, #96]
  424004:	stp	q0, q1, [x29, #-64]
  424008:	bl	4155f0 <ferror@plt+0x11610>
  42400c:	ldr	x28, [sp, #272]
  424010:	ldp	x29, x30, [sp, #256]
  424014:	add	sp, sp, #0x120
  424018:	ret
  42401c:	sub	sp, sp, #0x50
  424020:	stp	x20, x19, [sp, #64]
  424024:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  424028:	ldr	x8, [x20, #3664]
  42402c:	mov	x19, x0
  424030:	stp	x29, x30, [sp, #32]
  424034:	str	x21, [sp, #48]
  424038:	add	x29, sp, #0x20
  42403c:	cbz	x8, 424048 <ferror@plt+0x20068>
  424040:	mov	x0, x8
  424044:	bl	41c034 <ferror@plt+0x18054>
  424048:	mov	x9, #0x3e01                	// #15873
  42404c:	sub	x19, x19, #0x1
  424050:	mov	w8, #0x1                   	// #1
  424054:	movk	x9, #0x1, lsl #32
  424058:	str	xzr, [x20, #3664]
  42405c:	ldrb	w10, [x19, #1]!
  424060:	cmp	x10, #0x3f
  424064:	b.hi	424074 <ferror@plt+0x20094>  // b.pmore
  424068:	lsl	x10, x8, x10
  42406c:	and	x10, x10, x9
  424070:	cbnz	x10, 42405c <ferror@plt+0x2007c>
  424074:	adrp	x1, 444000 <ferror@plt+0x40020>
  424078:	add	x1, x1, #0xdaa
  42407c:	mov	w2, #0x4                   	// #4
  424080:	mov	x0, x19
  424084:	bl	403880 <strncmp@plt>
  424088:	cbnz	w0, 4241a0 <ferror@plt+0x201c0>
  42408c:	add	x0, x19, #0x4
  424090:	bl	403510 <strlen@plt>
  424094:	cmp	x0, #0x20
  424098:	b.cc	4241a0 <ferror@plt+0x201c0>  // b.lo, b.ul, b.last
  42409c:	strb	wzr, [sp, #8]
  4240a0:	str	xzr, [sp]
  4240a4:	ldur	x8, [x19, #4]
  4240a8:	mov	x0, sp
  4240ac:	add	x1, x29, #0x18
  4240b0:	mov	w2, #0x10                  	// #16
  4240b4:	str	x8, [sp]
  4240b8:	bl	41ff2c <ferror@plt+0x1bf4c>
  4240bc:	ldr	x8, [x29, #24]
  4240c0:	str	w0, [sp, #16]
  4240c4:	cbz	x8, 4240d8 <ferror@plt+0x200f8>
  4240c8:	ldrb	w8, [x8]
  4240cc:	cmp	w8, #0x0
  4240d0:	cset	w21, ne  // ne = any
  4240d4:	b	4240dc <ferror@plt+0x200fc>
  4240d8:	mov	w21, wzr
  4240dc:	ldur	x8, [x19, #12]
  4240e0:	mov	x0, sp
  4240e4:	add	x1, x29, #0x18
  4240e8:	mov	w2, #0x10                  	// #16
  4240ec:	str	x8, [sp]
  4240f0:	bl	41ff2c <ferror@plt+0x1bf4c>
  4240f4:	ldr	x8, [x29, #24]
  4240f8:	str	w0, [sp, #20]
  4240fc:	cbz	x8, 42410c <ferror@plt+0x2012c>
  424100:	ldrb	w8, [x8]
  424104:	cmp	w8, #0x0
  424108:	cset	w8, ne  // ne = any
  42410c:	ldur	x9, [x19, #20]
  424110:	mov	x0, sp
  424114:	add	x1, x29, #0x18
  424118:	mov	w2, #0x10                  	// #16
  42411c:	add	w21, w8, w21
  424120:	str	x9, [sp]
  424124:	bl	41ff2c <ferror@plt+0x1bf4c>
  424128:	ldr	x8, [x29, #24]
  42412c:	str	w0, [sp, #24]
  424130:	cbz	x8, 424140 <ferror@plt+0x20160>
  424134:	ldrb	w8, [x8]
  424138:	cmp	w8, #0x0
  42413c:	cset	w8, ne  // ne = any
  424140:	ldur	x9, [x19, #28]
  424144:	mov	x0, sp
  424148:	add	x1, x29, #0x18
  42414c:	mov	w2, #0x10                  	// #16
  424150:	add	w21, w21, w8
  424154:	str	x9, [sp]
  424158:	bl	41ff2c <ferror@plt+0x1bf4c>
  42415c:	ldr	x8, [x29, #24]
  424160:	str	w0, [sp, #28]
  424164:	cbz	x8, 424174 <ferror@plt+0x20194>
  424168:	ldrb	w8, [x8]
  42416c:	cmp	w8, #0x0
  424170:	csetm	w8, ne  // ne = any
  424174:	cmp	w21, w8
  424178:	b.ne	4241a0 <ferror@plt+0x201c0>  // b.any
  42417c:	add	x0, sp, #0x10
  424180:	mov	w1, #0x4                   	// #4
  424184:	bl	41bd88 <ferror@plt+0x17da8>
  424188:	str	x0, [x20, #3664]
  42418c:	ldp	x20, x19, [sp, #64]
  424190:	ldr	x21, [sp, #48]
  424194:	ldp	x29, x30, [sp, #32]
  424198:	add	sp, sp, #0x50
  42419c:	ret
  4241a0:	adrp	x0, 444000 <ferror@plt+0x40020>
  4241a4:	add	x0, x0, #0xdaf
  4241a8:	mov	x1, x19
  4241ac:	bl	4255fc <ferror@plt+0x2161c>
  4241b0:	sub	sp, sp, #0xc0
  4241b4:	stp	x22, x21, [sp, #160]
  4241b8:	stp	x20, x19, [sp, #176]
  4241bc:	mov	x19, x3
  4241c0:	mov	x20, x2
  4241c4:	mov	w21, w1
  4241c8:	mov	x22, x0
  4241cc:	stp	x29, x30, [sp, #128]
  4241d0:	stp	x24, x23, [sp, #144]
  4241d4:	add	x29, sp, #0x80
  4241d8:	cbz	x0, 4241fc <ferror@plt+0x2021c>
  4241dc:	adrp	x8, 441000 <ferror@plt+0x3d020>
  4241e0:	add	x8, x8, #0xa76
  4241e4:	stp	x22, x8, [sp]
  4241e8:	mov	w8, #0x2                   	// #2
  4241ec:	tbnz	w21, #1, 424204 <ferror@plt+0x20224>
  4241f0:	mov	w24, wzr
  4241f4:	tbnz	w21, #0, 424220 <ferror@plt+0x20240>
  4241f8:	b	424238 <ferror@plt+0x20258>
  4241fc:	mov	w8, wzr
  424200:	tbz	w21, #1, 4241f0 <ferror@plt+0x20210>
  424204:	adrp	x9, 444000 <ferror@plt+0x40020>
  424208:	add	x9, x9, #0xe2d
  42420c:	mov	x10, sp
  424210:	str	x9, [x10, w8, uxtw #3]
  424214:	orr	w8, w8, #0x1
  424218:	mov	w24, #0x1                   	// #1
  42421c:	tbz	w21, #0, 424238 <ferror@plt+0x20258>
  424220:	adrp	x9, 444000 <ferror@plt+0x40020>
  424224:	add	x9, x9, #0xe34
  424228:	add	w10, w8, #0x1
  42422c:	mov	x11, sp
  424230:	str	x9, [x11, w8, uxtw #3]
  424234:	mov	w8, w10
  424238:	tbnz	w21, #2, 4242f0 <ferror@plt+0x20310>
  42423c:	tbnz	w21, #3, 42430c <ferror@plt+0x2032c>
  424240:	tbnz	w21, #4, 424328 <ferror@plt+0x20348>
  424244:	tbnz	w21, #5, 424344 <ferror@plt+0x20364>
  424248:	tbnz	w21, #6, 424360 <ferror@plt+0x20380>
  42424c:	tbz	w21, #7, 424268 <ferror@plt+0x20288>
  424250:	adrp	x9, 47d000 <ferror@plt+0x79020>
  424254:	add	x9, x9, #0x518
  424258:	add	w10, w8, #0x1
  42425c:	mov	x11, sp
  424260:	str	x9, [x11, w8, uxtw #3]
  424264:	mov	w8, w10
  424268:	adrp	x10, 444000 <ferror@plt+0x40020>
  42426c:	adrp	x0, 47d000 <ferror@plt+0x79020>
  424270:	add	w9, w8, #0x1
  424274:	add	x10, x10, #0x439
  424278:	mov	x11, sp
  42427c:	add	w12, w8, #0x2
  424280:	add	x0, x0, #0x4cf
  424284:	mov	x1, sp
  424288:	str	x10, [x11, w8, uxtw #3]
  42428c:	str	x20, [x11, w9, uxtw #3]
  424290:	str	xzr, [x11, w12, uxtw #3]
  424294:	bl	4213a4 <ferror@plt+0x1d3c4>
  424298:	mov	x23, x0
  42429c:	cmp	w24, #0x0
  4242a0:	mov	w8, #0x9                   	// #9
  4242a4:	csinc	w0, w8, wzr, eq  // eq = none
  4242a8:	mov	x1, x23
  4242ac:	mov	x2, xzr
  4242b0:	mov	w3, wzr
  4242b4:	mov	x4, xzr
  4242b8:	bl	424380 <ferror@plt+0x203a0>
  4242bc:	mov	x0, x22
  4242c0:	mov	w1, w21
  4242c4:	mov	x2, x20
  4242c8:	mov	x3, x19
  4242cc:	bl	415b34 <ferror@plt+0x11b54>
  4242d0:	mov	x0, x23
  4242d4:	bl	414260 <ferror@plt+0x10280>
  4242d8:	ldp	x20, x19, [sp, #176]
  4242dc:	ldp	x22, x21, [sp, #160]
  4242e0:	ldp	x24, x23, [sp, #144]
  4242e4:	ldp	x29, x30, [sp, #128]
  4242e8:	add	sp, sp, #0xc0
  4242ec:	ret
  4242f0:	adrp	x9, 441000 <ferror@plt+0x3d020>
  4242f4:	add	x9, x9, #0xe5
  4242f8:	add	w10, w8, #0x1
  4242fc:	mov	x11, sp
  424300:	str	x9, [x11, w8, uxtw #3]
  424304:	mov	w8, w10
  424308:	tbz	w21, #3, 424240 <ferror@plt+0x20260>
  42430c:	adrp	x9, 441000 <ferror@plt+0x3d020>
  424310:	add	x9, x9, #0xeb
  424314:	add	w10, w8, #0x1
  424318:	mov	x11, sp
  42431c:	str	x9, [x11, w8, uxtw #3]
  424320:	mov	w8, w10
  424324:	tbz	w21, #4, 424244 <ferror@plt+0x20264>
  424328:	adrp	x9, 444000 <ferror@plt+0x40020>
  42432c:	add	x9, x9, #0xe3f
  424330:	add	w10, w8, #0x1
  424334:	mov	x11, sp
  424338:	str	x9, [x11, w8, uxtw #3]
  42433c:	mov	w8, w10
  424340:	tbz	w21, #5, 424248 <ferror@plt+0x20268>
  424344:	adrp	x9, 444000 <ferror@plt+0x40020>
  424348:	add	x9, x9, #0xe47
  42434c:	add	w10, w8, #0x1
  424350:	mov	x11, sp
  424354:	str	x9, [x11, w8, uxtw #3]
  424358:	mov	w8, w10
  42435c:	tbz	w21, #6, 42424c <ferror@plt+0x2026c>
  424360:	adrp	x9, 441000 <ferror@plt+0x3d020>
  424364:	add	x9, x9, #0xf4
  424368:	add	w10, w8, #0x1
  42436c:	mov	x11, sp
  424370:	str	x9, [x11, w8, uxtw #3]
  424374:	mov	w8, w10
  424378:	tbnz	w21, #7, 424250 <ferror@plt+0x20270>
  42437c:	b	424268 <ferror@plt+0x20288>
  424380:	sub	sp, sp, #0xb0
  424384:	sub	w8, w0, #0x1
  424388:	stp	x29, x30, [sp, #80]
  42438c:	stp	x28, x27, [sp, #96]
  424390:	stp	x24, x23, [sp, #128]
  424394:	stp	x22, x21, [sp, #144]
  424398:	stp	x20, x19, [sp, #160]
  42439c:	add	x29, sp, #0x50
  4243a0:	mov	x21, x4
  4243a4:	mov	w22, w3
  4243a8:	mov	x23, x2
  4243ac:	mov	x19, x1
  4243b0:	mov	w27, w0
  4243b4:	cmp	w8, #0xa
  4243b8:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  4243bc:	stp	x26, x25, [sp, #112]
  4243c0:	stp	xzr, xzr, [x29, #-32]
  4243c4:	stur	xzr, [x29, #-16]
  4243c8:	b.hi	4245cc <ferror@plt+0x205ec>  // b.pmore
  4243cc:	adrp	x9, 443000 <ferror@plt+0x3f020>
  4243d0:	add	x9, x9, #0xcb0
  4243d4:	adr	x10, 4243e4 <ferror@plt+0x20404>
  4243d8:	ldrb	w11, [x9, x8]
  4243dc:	add	x10, x10, x11, lsl #2
  4243e0:	br	x10
  4243e4:	ldrb	w8, [x28, #3808]
  4243e8:	cmp	w8, #0x1
  4243ec:	b.ne	424414 <ferror@plt+0x20434>  // b.any
  4243f0:	adrp	x0, 444000 <ferror@plt+0x40020>
  4243f4:	add	x0, x0, #0xd31
  4243f8:	b	4245c4 <ferror@plt+0x205e4>
  4243fc:	ldrb	w8, [x28, #3808]
  424400:	cmp	w8, #0x1
  424404:	b.ne	42454c <ferror@plt+0x2056c>  // b.any
  424408:	adrp	x0, 444000 <ferror@plt+0x40020>
  42440c:	add	x0, x0, #0xd13
  424410:	b	4245c4 <ferror@plt+0x205e4>
  424414:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424418:	ldr	w8, [x8, #1964]
  42441c:	cbz	w8, 4245cc <ferror@plt+0x205ec>
  424420:	adrp	x0, 444000 <ferror@plt+0x40020>
  424424:	add	x0, x0, #0xd37
  424428:	b	4245c4 <ferror@plt+0x205e4>
  42442c:	ldrb	w8, [x28, #3808]
  424430:	cmp	w8, #0x1
  424434:	b.ne	4245cc <ferror@plt+0x205ec>  // b.any
  424438:	ldrb	w8, [x19]
  42443c:	cbz	w8, 4245cc <ferror@plt+0x205ec>
  424440:	adrp	x0, 444000 <ferror@plt+0x40020>
  424444:	add	x0, x0, #0xc78
  424448:	b	4245c4 <ferror@plt+0x205e4>
  42444c:	ldrb	w8, [x28, #3808]
  424450:	cmp	w8, #0x1
  424454:	b.ne	4245cc <ferror@plt+0x205ec>  // b.any
  424458:	ldrb	w8, [x19]
  42445c:	cbz	w8, 424808 <ferror@plt+0x20828>
  424460:	adrp	x0, 444000 <ferror@plt+0x40020>
  424464:	add	x0, x0, #0xc8d
  424468:	b	4245c4 <ferror@plt+0x205e4>
  42446c:	ldrb	w8, [x28, #3808]
  424470:	cmp	w8, #0x1
  424474:	b.ne	424564 <ferror@plt+0x20584>  // b.any
  424478:	adrp	x0, 444000 <ferror@plt+0x40020>
  42447c:	add	x0, x0, #0xc4d
  424480:	mov	x1, x23
  424484:	b	4245c8 <ferror@plt+0x205e8>
  424488:	adrp	x8, 443000 <ferror@plt+0x3f020>
  42448c:	ldr	q0, [x21]
  424490:	ldr	q1, [x8, #3184]
  424494:	str	q0, [sp, #32]
  424498:	bl	43b7d8 <ferror@plt+0x377f8>
  42449c:	adrp	x8, 443000 <ferror@plt+0x3f020>
  4244a0:	ldr	q1, [x8, #3200]
  4244a4:	ldr	q0, [sp, #32]
  4244a8:	cmp	w0, #0x0
  4244ac:	cset	w20, ne  // ne = any
  4244b0:	str	q1, [sp, #32]
  4244b4:	bl	43b7d8 <ferror@plt+0x377f8>
  4244b8:	ldrb	w8, [x28, #3808]
  4244bc:	cmp	w0, #0x0
  4244c0:	cset	w9, ne  // ne = any
  4244c4:	and	w24, w20, w9
  4244c8:	cmp	w8, #0x1
  4244cc:	b.ne	424580 <ferror@plt+0x205a0>  // b.any
  4244d0:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  4244d4:	ldr	w2, [x9, #3820]
  4244d8:	adrp	x8, 444000 <ferror@plt+0x40020>
  4244dc:	adrp	x9, 444000 <ferror@plt+0x40020>
  4244e0:	add	x8, x8, #0xcb4
  4244e4:	add	x9, x9, #0xcb0
  4244e8:	cmp	w24, #0x0
  4244ec:	adrp	x0, 444000 <ferror@plt+0x40020>
  4244f0:	csel	x1, x9, x8, ne  // ne = any
  4244f4:	add	x0, x0, #0xca7
  4244f8:	mov	x3, x19
  4244fc:	bl	4166b4 <ferror@plt+0x126d4>
  424500:	adrp	x8, 443000 <ferror@plt+0x3f020>
  424504:	ldr	q0, [x21]
  424508:	ldr	q1, [x8, #3216]
  42450c:	str	q0, [sp, #16]
  424510:	bl	43b7d8 <ferror@plt+0x377f8>
  424514:	cbnz	w0, 424820 <ferror@plt+0x20840>
  424518:	adrp	x8, 47d000 <ferror@plt+0x79020>
  42451c:	add	x8, x8, #0x4cf
  424520:	cmp	x23, #0x0
  424524:	adrp	x0, 444000 <ferror@plt+0x40020>
  424528:	csel	x1, x8, x23, eq  // eq = none
  42452c:	add	x0, x0, #0xcb7
  424530:	b	424874 <ferror@plt+0x20894>
  424534:	ldrb	w8, [x28, #3808]
  424538:	cmp	w8, #0x1
  42453c:	b.ne	4245b0 <ferror@plt+0x205d0>  // b.any
  424540:	adrp	x0, 444000 <ferror@plt+0x40020>
  424544:	add	x0, x0, #0xcf5
  424548:	b	4245c4 <ferror@plt+0x205e4>
  42454c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424550:	ldr	w8, [x8, #1964]
  424554:	cbz	w8, 4245cc <ferror@plt+0x205ec>
  424558:	adrp	x0, 444000 <ferror@plt+0x40020>
  42455c:	add	x0, x0, #0xd23
  424560:	b	4245c4 <ferror@plt+0x205e4>
  424564:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424568:	ldr	w8, [x8, #1964]
  42456c:	cbz	w8, 4245cc <ferror@plt+0x205ec>
  424570:	adrp	x0, 444000 <ferror@plt+0x40020>
  424574:	add	x0, x0, #0xc60
  424578:	mov	x1, x23
  42457c:	b	4245c8 <ferror@plt+0x205e8>
  424580:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424584:	ldr	w8, [x8, #1964]
  424588:	cbz	w8, 424848 <ferror@plt+0x20868>
  42458c:	adrp	x8, 444000 <ferror@plt+0x40020>
  424590:	adrp	x9, 444000 <ferror@plt+0x40020>
  424594:	add	x8, x8, #0xce7
  424598:	add	x9, x9, #0xce2
  42459c:	cmp	w24, #0x0
  4245a0:	adrp	x0, 444000 <ferror@plt+0x40020>
  4245a4:	csel	x1, x9, x8, ne  // ne = any
  4245a8:	add	x0, x0, #0xccf
  4245ac:	b	424874 <ferror@plt+0x20894>
  4245b0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4245b4:	ldr	w8, [x8, #1964]
  4245b8:	cbz	w8, 4245cc <ferror@plt+0x205ec>
  4245bc:	adrp	x0, 444000 <ferror@plt+0x40020>
  4245c0:	add	x0, x0, #0xd05
  4245c4:	mov	x1, x19
  4245c8:	bl	4166b4 <ferror@plt+0x126d4>
  4245cc:	cmp	x23, #0x0
  4245d0:	cset	w8, ne  // ne = any
  4245d4:	cmp	x19, #0x0
  4245d8:	cset	w9, ne  // ne = any
  4245dc:	csel	x10, x23, xzr, ne  // ne = any
  4245e0:	and	w8, w9, w8
  4245e4:	mov	w0, #0x400                 	// #1024
  4245e8:	cinc	w25, w8, ne  // ne = any
  4245ec:	stp	x19, x10, [x29, #-32]
  4245f0:	bl	421d98 <ferror@plt+0x1ddb8>
  4245f4:	sub	x1, x29, #0x8
  4245f8:	mov	w2, #0x4                   	// #4
  4245fc:	mov	x23, x0
  424600:	stur	wzr, [x29, #-8]
  424604:	bl	421f20 <ferror@plt+0x1df40>
  424608:	rev	w8, w27
  42460c:	sub	x1, x29, #0x8
  424610:	mov	w2, #0x4                   	// #4
  424614:	mov	x0, x23
  424618:	stur	w8, [x29, #-8]
  42461c:	bl	421f20 <ferror@plt+0x1df40>
  424620:	rev	w8, w25
  424624:	sub	x1, x29, #0x8
  424628:	mov	w2, #0x4                   	// #4
  42462c:	mov	x0, x23
  424630:	stur	w8, [x29, #-8]
  424634:	bl	421f20 <ferror@plt+0x1df40>
  424638:	rev	w8, w22
  42463c:	sub	x1, x29, #0x8
  424640:	mov	w2, #0x4                   	// #4
  424644:	mov	x0, x23
  424648:	stur	w8, [x29, #-8]
  42464c:	bl	421f20 <ferror@plt+0x1df40>
  424650:	sub	x1, x29, #0x8
  424654:	mov	w2, #0x4                   	// #4
  424658:	mov	x0, x23
  42465c:	stur	wzr, [x29, #-8]
  424660:	bl	421f20 <ferror@plt+0x1df40>
  424664:	cbz	w25, 4246f0 <ferror@plt+0x20710>
  424668:	mov	x0, x19
  42466c:	bl	403510 <strlen@plt>
  424670:	mov	x24, x0
  424674:	rev	w8, w24
  424678:	sub	x1, x29, #0x8
  42467c:	mov	w2, #0x4                   	// #4
  424680:	mov	x0, x23
  424684:	stur	w8, [x29, #-8]
  424688:	bl	421f20 <ferror@plt+0x1df40>
  42468c:	and	x2, x24, #0xffffffff
  424690:	mov	x0, x23
  424694:	mov	x1, x19
  424698:	bl	421f20 <ferror@plt+0x1df40>
  42469c:	cmp	w25, #0x1
  4246a0:	b.eq	4246f0 <ferror@plt+0x20710>  // b.none
  4246a4:	sub	x8, x29, #0x20
  4246a8:	sub	x20, x25, #0x1
  4246ac:	add	x26, x8, #0x8
  4246b0:	ldr	x24, [x26], #8
  4246b4:	mov	x0, x24
  4246b8:	bl	403510 <strlen@plt>
  4246bc:	mov	x25, x0
  4246c0:	rev	w8, w25
  4246c4:	sub	x1, x29, #0x8
  4246c8:	mov	w2, #0x4                   	// #4
  4246cc:	mov	x0, x23
  4246d0:	stur	w8, [x29, #-8]
  4246d4:	bl	421f20 <ferror@plt+0x1df40>
  4246d8:	and	x2, x25, #0xffffffff
  4246dc:	mov	x0, x23
  4246e0:	mov	x1, x24
  4246e4:	bl	421f20 <ferror@plt+0x1df40>
  4246e8:	subs	x20, x20, #0x1
  4246ec:	b.ne	4246b0 <ferror@plt+0x206d0>  // b.any
  4246f0:	cbz	w22, 424724 <ferror@plt+0x20744>
  4246f4:	mov	w20, w22
  4246f8:	ldr	q0, [x21], #16
  4246fc:	bl	43be38 <ferror@plt+0x37e58>
  424700:	fmov	x8, d0
  424704:	rev	x8, x8
  424708:	sub	x1, x29, #0x8
  42470c:	mov	w2, #0x8                   	// #8
  424710:	mov	x0, x23
  424714:	stur	x8, [x29, #-8]
  424718:	bl	421f20 <ferror@plt+0x1df40>
  42471c:	subs	x20, x20, #0x1
  424720:	b.ne	4246f8 <ferror@plt+0x20718>  // b.any
  424724:	ldr	x22, [x23, #8]
  424728:	sub	x2, x29, #0x8
  42472c:	mov	w3, #0x4                   	// #4
  424730:	mov	x0, x23
  424734:	rev	w8, w22
  424738:	mov	x1, xzr
  42473c:	stur	w8, [x29, #-8]
  424740:	bl	422f4c <ferror@plt+0x1ef6c>
  424744:	mov	x0, x23
  424748:	mov	w1, wzr
  42474c:	bl	422054 <ferror@plt+0x1e074>
  424750:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  424754:	ldr	w8, [x20, #1980]
  424758:	mov	x21, x0
  42475c:	tbnz	w8, #31, 4247a0 <ferror@plt+0x207c0>
  424760:	and	x23, x22, #0xffffffff
  424764:	mov	w0, w8
  424768:	mov	x1, x21
  42476c:	mov	x2, x23
  424770:	bl	403a80 <write@plt>
  424774:	tbz	w0, #31, 4247a0 <ferror@plt+0x207c0>
  424778:	bl	403ee0 <__errno_location@plt>
  42477c:	mov	x24, x0
  424780:	ldr	w8, [x24]
  424784:	cmp	w8, #0x4
  424788:	b.ne	4247a0 <ferror@plt+0x207c0>  // b.any
  42478c:	ldr	w0, [x20, #1980]
  424790:	mov	x1, x21
  424794:	mov	x2, x23
  424798:	bl	403a80 <write@plt>
  42479c:	tbnz	w0, #31, 424780 <ferror@plt+0x207a0>
  4247a0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4247a4:	ldrb	w8, [x8, #3804]
  4247a8:	cmp	w8, #0x1
  4247ac:	b.ne	424a7c <ferror@plt+0x20a9c>  // b.any
  4247b0:	mov	w0, #0x10                  	// #16
  4247b4:	bl	4141b0 <ferror@plt+0x101d0>
  4247b8:	mov	x23, x0
  4247bc:	mov	w0, #0x400                 	// #1024
  4247c0:	bl	421d98 <ferror@plt+0x1ddb8>
  4247c4:	str	x0, [x23]
  4247c8:	mov	x0, x23
  4247cc:	mov	w1, w22
  4247d0:	mov	x2, x21
  4247d4:	bl	427154 <ferror@plt+0x23174>
  4247d8:	cbz	x23, 4248bc <ferror@plt+0x208dc>
  4247dc:	ldr	x0, [x23, #8]
  4247e0:	cbz	x0, 4248d8 <ferror@plt+0x208f8>
  4247e4:	bl	41eea4 <ferror@plt+0x1aec4>
  4247e8:	mov	x1, x0
  4247ec:	ldr	x22, [x0]
  4247f0:	ldr	x0, [x23, #8]
  4247f4:	bl	41f1a4 <ferror@plt+0x1b1c4>
  4247f8:	str	x0, [x23, #8]
  4247fc:	cbz	x22, 4248d8 <ferror@plt+0x208f8>
  424800:	mov	w24, wzr
  424804:	b	424908 <ferror@plt+0x20928>
  424808:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42480c:	ldr	w1, [x8, #3820]
  424810:	adrp	x0, 444000 <ferror@plt+0x40020>
  424814:	add	x0, x0, #0xca0
  424818:	bl	4166b4 <ferror@plt+0x126d4>
  42481c:	b	4245cc <ferror@plt+0x205ec>
  424820:	ldp	q0, q1, [sp, #16]
  424824:	bl	43b7d8 <ferror@plt+0x377f8>
  424828:	cbnz	w0, 4248ac <ferror@plt+0x208cc>
  42482c:	adrp	x8, 47d000 <ferror@plt+0x79020>
  424830:	add	x8, x8, #0x4cf
  424834:	cmp	x23, #0x0
  424838:	adrp	x0, 444000 <ferror@plt+0x40020>
  42483c:	csel	x1, x8, x23, eq  // eq = none
  424840:	add	x0, x0, #0xcc3
  424844:	b	424874 <ferror@plt+0x20894>
  424848:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42484c:	ldr	w8, [x8, #1968]
  424850:	cbnz	w8, 424878 <ferror@plt+0x20898>
  424854:	adrp	x8, 444000 <ferror@plt+0x40020>
  424858:	adrp	x9, 444000 <ferror@plt+0x40020>
  42485c:	add	x8, x8, #0xce7
  424860:	add	x9, x9, #0xce2
  424864:	cmp	w24, #0x0
  424868:	adrp	x0, 444000 <ferror@plt+0x40020>
  42486c:	csel	x1, x9, x8, ne  // ne = any
  424870:	add	x0, x0, #0x367
  424874:	bl	4166b4 <ferror@plt+0x126d4>
  424878:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42487c:	ldrb	w8, [x8, #3800]
  424880:	eor	w8, w8, #0x1
  424884:	and	w8, w24, w8
  424888:	cmp	w8, #0x1
  42488c:	b.ne	4245cc <ferror@plt+0x205ec>  // b.any
  424890:	ldrb	w8, [x28, #3808]
  424894:	cmp	w8, #0x1
  424898:	b.ne	4248a8 <ferror@plt+0x208c8>  // b.any
  42489c:	adrp	x0, 444000 <ferror@plt+0x40020>
  4248a0:	add	x0, x0, #0xcea
  4248a4:	bl	4166b4 <ferror@plt+0x126d4>
  4248a8:	bl	403aa0 <abort@plt>
  4248ac:	adrp	x0, 441000 <ferror@plt+0x3d020>
  4248b0:	add	x0, x0, #0x4d0
  4248b4:	bl	4166b4 <ferror@plt+0x126d4>
  4248b8:	b	424878 <ferror@plt+0x20898>
  4248bc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4248c0:	adrp	x1, 444000 <ferror@plt+0x40020>
  4248c4:	adrp	x2, 444000 <ferror@plt+0x40020>
  4248c8:	add	x0, x0, #0x2f
  4248cc:	add	x1, x1, #0x78e
  4248d0:	add	x2, x2, #0x72b
  4248d4:	bl	415310 <ferror@plt+0x11330>
  4248d8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4248dc:	adrp	x1, 444000 <ferror@plt+0x40020>
  4248e0:	adrp	x3, 444000 <ferror@plt+0x40020>
  4248e4:	adrp	x4, 444000 <ferror@plt+0x40020>
  4248e8:	add	x0, x0, #0x2f
  4248ec:	add	x1, x1, #0x4e8
  4248f0:	add	x3, x3, #0xd57
  4248f4:	add	x4, x4, #0x7ec
  4248f8:	mov	w2, #0x2a1                 	// #673
  4248fc:	bl	416248 <ferror@plt+0x12268>
  424900:	mov	x22, xzr
  424904:	mov	w24, #0x1                   	// #1
  424908:	ldr	x8, [x23]
  42490c:	ldr	x8, [x8, #8]
  424910:	cbnz	x8, 424aec <ferror@plt+0x20b0c>
  424914:	mov	x0, x23
  424918:	bl	426fc8 <ferror@plt+0x22fe8>
  42491c:	ldrsw	x8, [x22]
  424920:	cmp	w8, #0xb
  424924:	b.hi	424938 <ferror@plt+0x20958>  // b.pmore
  424928:	adrp	x9, 443000 <ferror@plt+0x3f020>
  42492c:	add	x9, x9, #0xcc8
  424930:	ldr	x1, [x9, x8, lsl #3]
  424934:	b	424940 <ferror@plt+0x20960>
  424938:	adrp	x1, 43c000 <ferror@plt+0x38020>
  42493c:	add	x1, x1, #0xc1c
  424940:	adrp	x0, 444000 <ferror@plt+0x40020>
  424944:	add	x0, x0, #0xd7f
  424948:	bl	416830 <ferror@plt+0x12850>
  42494c:	ldr	w8, [x22, #4]
  424950:	cbz	w8, 424980 <ferror@plt+0x209a0>
  424954:	adrp	x23, 444000 <ferror@plt+0x40020>
  424958:	mov	x20, xzr
  42495c:	add	x23, x23, #0xd89
  424960:	ldr	x8, [x22, #8]
  424964:	mov	x0, x23
  424968:	ldr	x1, [x8, x20, lsl #3]
  42496c:	bl	416830 <ferror@plt+0x12850>
  424970:	ldr	w8, [x22, #4]
  424974:	add	x20, x20, #0x1
  424978:	cmp	x20, x8
  42497c:	b.cc	424960 <ferror@plt+0x20980>  // b.lo, b.ul, b.last
  424980:	ldr	w8, [x22, #16]
  424984:	cbz	w8, 424a54 <ferror@plt+0x20a74>
  424988:	adrp	x0, 444000 <ferror@plt+0x40020>
  42498c:	add	x0, x0, #0xd8f
  424990:	str	w24, [sp, #12]
  424994:	str	x19, [sp, #16]
  424998:	mov	w19, w27
  42499c:	bl	416830 <ferror@plt+0x12850>
  4249a0:	ldr	w8, [x22, #16]
  4249a4:	cbz	w8, 424a38 <ferror@plt+0x20a58>
  4249a8:	adrp	x20, 444000 <ferror@plt+0x40020>
  4249ac:	adrp	x28, 47d000 <ferror@plt+0x79020>
  4249b0:	adrp	x23, 444000 <ferror@plt+0x40020>
  4249b4:	adrp	x24, 444000 <ferror@plt+0x40020>
  4249b8:	mov	x27, xzr
  4249bc:	add	x20, x20, #0xd98
  4249c0:	add	x28, x28, #0x4cf
  4249c4:	add	x23, x23, #0xd92
  4249c8:	add	x24, x24, #0xd9a
  4249cc:	b	4249f0 <ferror@plt+0x20a10>
  4249d0:	mov	x0, x23
  4249d4:	mov	x1, x25
  4249d8:	mov	x2, x26
  4249dc:	bl	416830 <ferror@plt+0x12850>
  4249e0:	ldr	w8, [x22, #16]
  4249e4:	add	x27, x27, #0x1
  4249e8:	cmp	x27, x8
  4249ec:	b.cs	424a38 <ferror@plt+0x20a58>  // b.hs, b.nlast
  4249f0:	ldr	x8, [x22, #24]
  4249f4:	ldr	q0, [x8, x27, lsl #4]
  4249f8:	str	q0, [sp, #32]
  4249fc:	bl	43b9c8 <ferror@plt+0x379e8>
  424a00:	mov	x26, x0
  424a04:	bl	43bc20 <ferror@plt+0x37c40>
  424a08:	mov	v1.16b, v0.16b
  424a0c:	ldr	q0, [sp, #32]
  424a10:	cmp	x27, #0x0
  424a14:	csel	x25, x28, x20, eq  // eq = none
  424a18:	bl	43b7d8 <ferror@plt+0x377f8>
  424a1c:	cbz	w0, 4249d0 <ferror@plt+0x209f0>
  424a20:	ldr	q0, [sp, #32]
  424a24:	bl	43be38 <ferror@plt+0x37e58>
  424a28:	mov	x0, x24
  424a2c:	mov	x1, x25
  424a30:	bl	416830 <ferror@plt+0x12850>
  424a34:	b	4249e0 <ferror@plt+0x20a00>
  424a38:	adrp	x0, 442000 <ferror@plt+0x3e020>
  424a3c:	add	x0, x0, #0x9f1
  424a40:	bl	416830 <ferror@plt+0x12850>
  424a44:	mov	w27, w19
  424a48:	ldr	x19, [sp, #16]
  424a4c:	ldr	w24, [sp, #12]
  424a50:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  424a54:	adrp	x0, 444000 <ferror@plt+0x40020>
  424a58:	add	x0, x0, #0xda2
  424a5c:	bl	416830 <ferror@plt+0x12850>
  424a60:	cbnz	w24, 424b18 <ferror@plt+0x20b38>
  424a64:	ldr	x0, [x22, #8]
  424a68:	bl	4212b0 <ferror@plt+0x1d2d0>
  424a6c:	ldr	x0, [x22, #24]
  424a70:	bl	414260 <ferror@plt+0x10280>
  424a74:	mov	x0, x22
  424a78:	bl	414260 <ferror@plt+0x10280>
  424a7c:	mov	x0, x21
  424a80:	bl	414260 <ferror@plt+0x10280>
  424a84:	cmp	w27, #0x5
  424a88:	b.ne	424ac0 <ferror@plt+0x20ae0>  // b.any
  424a8c:	ldrb	w8, [x28, #3808]
  424a90:	tbnz	w8, #0, 424ac0 <ferror@plt+0x20ae0>
  424a94:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424a98:	ldr	w8, [x8, #1964]
  424a9c:	cbz	w8, 424ab4 <ferror@plt+0x20ad4>
  424aa0:	adrp	x0, 444000 <ferror@plt+0x40020>
  424aa4:	add	x0, x0, #0xd42
  424aa8:	mov	x1, x19
  424aac:	bl	4166b4 <ferror@plt+0x126d4>
  424ab0:	b	424ac0 <ferror@plt+0x20ae0>
  424ab4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424ab8:	ldr	w8, [x8, #1968]
  424abc:	cbz	w8, 424ae0 <ferror@plt+0x20b00>
  424ac0:	ldp	x20, x19, [sp, #160]
  424ac4:	ldp	x22, x21, [sp, #144]
  424ac8:	ldp	x24, x23, [sp, #128]
  424acc:	ldp	x26, x25, [sp, #112]
  424ad0:	ldp	x28, x27, [sp, #96]
  424ad4:	ldp	x29, x30, [sp, #80]
  424ad8:	add	sp, sp, #0xb0
  424adc:	ret
  424ae0:	adrp	x0, 444000 <ferror@plt+0x40020>
  424ae4:	add	x0, x0, #0xd52
  424ae8:	b	424aa8 <ferror@plt+0x20ac8>
  424aec:	adrp	x0, 445000 <ferror@plt+0x41020>
  424af0:	adrp	x1, 444000 <ferror@plt+0x40020>
  424af4:	adrp	x3, 444000 <ferror@plt+0x40020>
  424af8:	adrp	x4, 444000 <ferror@plt+0x40020>
  424afc:	add	x0, x0, #0x2f
  424b00:	add	x1, x1, #0x4e8
  424b04:	add	x3, x3, #0xd57
  424b08:	add	x4, x4, #0xd67
  424b0c:	mov	w2, #0x2a2                 	// #674
  424b10:	bl	416248 <ferror@plt+0x12268>
  424b14:	b	424914 <ferror@plt+0x20934>
  424b18:	adrp	x0, 445000 <ferror@plt+0x41020>
  424b1c:	adrp	x1, 444000 <ferror@plt+0x40020>
  424b20:	adrp	x2, 444000 <ferror@plt+0x40020>
  424b24:	add	x0, x0, #0x2f
  424b28:	add	x1, x1, #0x7c3
  424b2c:	add	x2, x2, #0x7eb
  424b30:	bl	415310 <ferror@plt+0x11330>
  424b34:	b	424a7c <ferror@plt+0x20a9c>
  424b38:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424b3c:	ldr	x0, [x8, #3664]
  424b40:	b	41c164 <ferror@plt+0x18184>
  424b44:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424b48:	ldr	x8, [x8, #3664]
  424b4c:	mov	w2, w1
  424b50:	mov	w1, w0
  424b54:	mov	x0, x8
  424b58:	b	41c298 <ferror@plt+0x182b8>
  424b5c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424b60:	ldr	x0, [x8, #3664]
  424b64:	b	41c4c8 <ferror@plt+0x184e8>
  424b68:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424b6c:	ldr	x0, [x8, #3664]
  424b70:	b	41c440 <ferror@plt+0x18460>
  424b74:	stp	x29, x30, [sp, #-32]!
  424b78:	str	x19, [sp, #16]
  424b7c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  424b80:	ldr	x0, [x19, #3672]
  424b84:	mov	x29, sp
  424b88:	cbnz	x0, 424b94 <ferror@plt+0x20bb4>
  424b8c:	bl	4280f4 <ferror@plt+0x24114>
  424b90:	str	x0, [x19, #3672]
  424b94:	ldr	x19, [sp, #16]
  424b98:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424b9c:	str	xzr, [x8, #3680]
  424ba0:	ldp	x29, x30, [sp], #32
  424ba4:	b	428154 <ferror@plt+0x24174>
  424ba8:	stp	x29, x30, [sp, #-16]!
  424bac:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424bb0:	ldr	x0, [x8, #3672]
  424bb4:	mov	x29, sp
  424bb8:	cbz	x0, 424bc8 <ferror@plt+0x20be8>
  424bbc:	mov	x1, xzr
  424bc0:	bl	4282cc <ferror@plt+0x242ec>
  424bc4:	b	424bcc <ferror@plt+0x20bec>
  424bc8:	fmov	d0, xzr
  424bcc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424bd0:	str	d0, [x8, #3680]
  424bd4:	ldp	x29, x30, [sp], #16
  424bd8:	ret
  424bdc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424be0:	ldr	d0, [x8, #3680]
  424be4:	ret
  424be8:	sub	sp, sp, #0x120
  424bec:	stp	x29, x30, [sp, #256]
  424bf0:	stp	x28, x19, [sp, #272]
  424bf4:	add	x29, sp, #0x100
  424bf8:	mov	x19, x0
  424bfc:	stp	x1, x2, [sp, #120]
  424c00:	stp	x3, x4, [sp, #136]
  424c04:	stp	x5, x6, [sp, #152]
  424c08:	str	x7, [sp, #168]
  424c0c:	stp	q1, q2, [sp]
  424c10:	stp	q3, q4, [sp, #32]
  424c14:	stp	q5, q6, [sp, #64]
  424c18:	str	q7, [sp, #96]
  424c1c:	bl	43bce8 <ferror@plt+0x37d08>
  424c20:	mov	x8, #0xffffffffffffffc8    	// #-56
  424c24:	mov	x9, sp
  424c28:	movk	x8, #0xff90, lsl #32
  424c2c:	add	x10, sp, #0x78
  424c30:	add	x9, x9, #0x70
  424c34:	stp	x9, x8, [x29, #-32]
  424c38:	add	x8, x29, #0x20
  424c3c:	add	x9, x10, #0x38
  424c40:	stp	x8, x9, [x29, #-48]
  424c44:	ldp	q1, q2, [x29, #-48]
  424c48:	sub	x1, x29, #0x50
  424c4c:	mov	x0, x19
  424c50:	stur	q0, [x29, #-16]
  424c54:	stp	q1, q2, [x29, #-80]
  424c58:	bl	41f9ec <ferror@plt+0x1ba0c>
  424c5c:	mov	x19, x0
  424c60:	sub	x4, x29, #0x10
  424c64:	mov	w0, #0x7                   	// #7
  424c68:	mov	w3, #0x1                   	// #1
  424c6c:	mov	x1, x19
  424c70:	mov	x2, xzr
  424c74:	bl	424380 <ferror@plt+0x203a0>
  424c78:	mov	x0, x19
  424c7c:	bl	414260 <ferror@plt+0x10280>
  424c80:	ldp	x28, x19, [sp, #272]
  424c84:	ldp	x29, x30, [sp, #256]
  424c88:	add	sp, sp, #0x120
  424c8c:	ret
  424c90:	sub	sp, sp, #0x120
  424c94:	stp	x29, x30, [sp, #256]
  424c98:	stp	x28, x19, [sp, #272]
  424c9c:	add	x29, sp, #0x100
  424ca0:	mov	x19, x0
  424ca4:	stp	x1, x2, [sp, #120]
  424ca8:	stp	x3, x4, [sp, #136]
  424cac:	stp	x5, x6, [sp, #152]
  424cb0:	str	x7, [sp, #168]
  424cb4:	stp	q1, q2, [sp]
  424cb8:	stp	q3, q4, [sp, #32]
  424cbc:	stp	q5, q6, [sp, #64]
  424cc0:	str	q7, [sp, #96]
  424cc4:	bl	43bce8 <ferror@plt+0x37d08>
  424cc8:	mov	x8, #0xffffffffffffffc8    	// #-56
  424ccc:	mov	x9, sp
  424cd0:	movk	x8, #0xff90, lsl #32
  424cd4:	add	x10, sp, #0x78
  424cd8:	add	x9, x9, #0x70
  424cdc:	stp	x9, x8, [x29, #-32]
  424ce0:	add	x8, x29, #0x20
  424ce4:	add	x9, x10, #0x38
  424ce8:	stp	x8, x9, [x29, #-48]
  424cec:	ldp	q1, q2, [x29, #-48]
  424cf0:	sub	x1, x29, #0x50
  424cf4:	mov	x0, x19
  424cf8:	stur	q0, [x29, #-16]
  424cfc:	stp	q1, q2, [x29, #-80]
  424d00:	bl	41f9ec <ferror@plt+0x1ba0c>
  424d04:	mov	x19, x0
  424d08:	sub	x4, x29, #0x10
  424d0c:	mov	w0, #0x8                   	// #8
  424d10:	mov	w3, #0x1                   	// #1
  424d14:	mov	x1, x19
  424d18:	mov	x2, xzr
  424d1c:	bl	424380 <ferror@plt+0x203a0>
  424d20:	mov	x0, x19
  424d24:	bl	414260 <ferror@plt+0x10280>
  424d28:	ldp	x28, x19, [sp, #272]
  424d2c:	ldp	x29, x30, [sp, #256]
  424d30:	add	sp, sp, #0x120
  424d34:	ret
  424d38:	sub	sp, sp, #0x120
  424d3c:	stp	x29, x30, [sp, #256]
  424d40:	add	x29, sp, #0x100
  424d44:	mov	x8, #0xffffffffffffffc8    	// #-56
  424d48:	mov	x9, sp
  424d4c:	sub	x10, x29, #0x78
  424d50:	movk	x8, #0xff80, lsl #32
  424d54:	add	x11, x29, #0x20
  424d58:	add	x9, x9, #0x80
  424d5c:	add	x10, x10, #0x38
  424d60:	stp	x9, x8, [x29, #-16]
  424d64:	stp	x11, x10, [x29, #-32]
  424d68:	stp	x1, x2, [x29, #-120]
  424d6c:	stp	x3, x4, [x29, #-104]
  424d70:	stp	x5, x6, [x29, #-88]
  424d74:	stur	x7, [x29, #-72]
  424d78:	stp	q0, q1, [sp]
  424d7c:	ldp	q0, q1, [x29, #-32]
  424d80:	sub	x1, x29, #0x40
  424d84:	stp	x28, x19, [sp, #272]
  424d88:	stp	q2, q3, [sp, #32]
  424d8c:	stp	q4, q5, [sp, #64]
  424d90:	stp	q6, q7, [sp, #96]
  424d94:	stp	q0, q1, [x29, #-64]
  424d98:	bl	41f9ec <ferror@plt+0x1ba0c>
  424d9c:	mov	x19, x0
  424da0:	mov	w0, #0x9                   	// #9
  424da4:	mov	x1, x19
  424da8:	mov	x2, xzr
  424dac:	mov	w3, wzr
  424db0:	mov	x4, xzr
  424db4:	bl	424380 <ferror@plt+0x203a0>
  424db8:	mov	x0, x19
  424dbc:	bl	414260 <ferror@plt+0x10280>
  424dc0:	ldp	x28, x19, [sp, #272]
  424dc4:	ldp	x29, x30, [sp, #256]
  424dc8:	add	sp, sp, #0x120
  424dcc:	ret
  424dd0:	stp	x29, x30, [sp, #-32]!
  424dd4:	stp	x20, x19, [sp, #16]
  424dd8:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  424ddc:	ldr	x8, [x20, #3688]
  424de0:	mov	x19, x0
  424de4:	mov	x29, sp
  424de8:	mov	x0, x8
  424dec:	bl	414260 <ferror@plt+0x10280>
  424df0:	mov	x0, x19
  424df4:	bl	41f868 <ferror@plt+0x1b888>
  424df8:	str	x0, [x20, #3688]
  424dfc:	ldp	x20, x19, [sp, #16]
  424e00:	ldp	x29, x30, [sp], #32
  424e04:	ret
  424e08:	stp	x29, x30, [sp, #-48]!
  424e0c:	stp	x20, x19, [sp, #32]
  424e10:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  424e14:	ldr	x20, [x8, #3688]
  424e18:	str	x21, [sp, #16]
  424e1c:	mov	x29, sp
  424e20:	cbz	x20, 424eb4 <ferror@plt+0x20ed4>
  424e24:	mov	x19, x0
  424e28:	cbz	x0, 424ed0 <ferror@plt+0x20ef0>
  424e2c:	adrp	x1, 444000 <ferror@plt+0x40020>
  424e30:	add	x1, x1, #0xf95
  424e34:	mov	x0, x20
  424e38:	bl	403e30 <strstr@plt>
  424e3c:	cbz	x0, 424e94 <ferror@plt+0x20eb4>
  424e40:	mov	x21, x0
  424e44:	sub	x1, x0, x20
  424e48:	mov	x0, x20
  424e4c:	bl	41f90c <ferror@plt+0x1b92c>
  424e50:	add	x2, x21, #0x2
  424e54:	mov	x1, x19
  424e58:	mov	x3, xzr
  424e5c:	mov	x20, x0
  424e60:	bl	41fab0 <ferror@plt+0x1bad0>
  424e64:	mov	x19, x0
  424e68:	mov	x0, x20
  424e6c:	bl	414260 <ferror@plt+0x10280>
  424e70:	adrp	x0, 443000 <ferror@plt+0x3f020>
  424e74:	add	x0, x0, #0xecb
  424e78:	mov	x1, x19
  424e7c:	bl	424d38 <ferror@plt+0x20d58>
  424e80:	mov	x0, x19
  424e84:	ldp	x20, x19, [sp, #32]
  424e88:	ldr	x21, [sp, #16]
  424e8c:	ldp	x29, x30, [sp], #48
  424e90:	b	414260 <ferror@plt+0x10280>
  424e94:	mov	x1, x20
  424e98:	mov	x2, x19
  424e9c:	ldp	x20, x19, [sp, #32]
  424ea0:	ldr	x21, [sp, #16]
  424ea4:	adrp	x0, 443000 <ferror@plt+0x3f020>
  424ea8:	add	x0, x0, #0xedd
  424eac:	ldp	x29, x30, [sp], #48
  424eb0:	b	424d38 <ferror@plt+0x20d58>
  424eb4:	adrp	x0, 445000 <ferror@plt+0x41020>
  424eb8:	adrp	x1, 443000 <ferror@plt+0x3f020>
  424ebc:	adrp	x2, 443000 <ferror@plt+0x3f020>
  424ec0:	add	x0, x0, #0x2f
  424ec4:	add	x1, x1, #0xe7f
  424ec8:	add	x2, x2, #0xe9d
  424ecc:	b	424ee8 <ferror@plt+0x20f08>
  424ed0:	adrp	x0, 445000 <ferror@plt+0x41020>
  424ed4:	adrp	x1, 443000 <ferror@plt+0x3f020>
  424ed8:	adrp	x2, 443000 <ferror@plt+0x3f020>
  424edc:	add	x0, x0, #0x2f
  424ee0:	add	x1, x1, #0xe7f
  424ee4:	add	x2, x2, #0xeb3
  424ee8:	ldp	x20, x19, [sp, #32]
  424eec:	ldr	x21, [sp, #16]
  424ef0:	ldp	x29, x30, [sp], #48
  424ef4:	b	415310 <ferror@plt+0x11330>
  424ef8:	stp	x29, x30, [sp, #-32]!
  424efc:	stp	x20, x19, [sp, #16]
  424f00:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  424f04:	ldr	x8, [x20, #3696]
  424f08:	mov	x29, sp
  424f0c:	cbnz	x8, 424f48 <ferror@plt+0x20f68>
  424f10:	mov	w0, #0x18                  	// #24
  424f14:	bl	41de3c <ferror@plt+0x19e5c>
  424f18:	mov	x19, x0
  424f1c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  424f20:	add	x0, x0, #0xef1
  424f24:	bl	41f868 <ferror@plt+0x1b888>
  424f28:	str	x0, [x19]
  424f2c:	str	x19, [x20, #3696]
  424f30:	bl	414260 <ferror@plt+0x10280>
  424f34:	adrp	x0, 47d000 <ferror@plt+0x79020>
  424f38:	add	x0, x0, #0x4cf
  424f3c:	bl	41f868 <ferror@plt+0x1b888>
  424f40:	ldr	x8, [x20, #3696]
  424f44:	str	x0, [x8]
  424f48:	ldp	x20, x19, [sp, #16]
  424f4c:	mov	x0, x8
  424f50:	ldp	x29, x30, [sp], #32
  424f54:	ret
  424f58:	stp	x29, x30, [sp, #-32]!
  424f5c:	stp	x20, x19, [sp, #16]
  424f60:	mov	x29, sp
  424f64:	cbz	x0, 424fa8 <ferror@plt+0x20fc8>
  424f68:	mov	w1, #0x2f                  	// #47
  424f6c:	mov	x19, x0
  424f70:	bl	403ca0 <strchr@plt>
  424f74:	cbnz	x0, 424fc4 <ferror@plt+0x20fe4>
  424f78:	ldrb	w8, [x19]
  424f7c:	cbz	w8, 424fe0 <ferror@plt+0x21000>
  424f80:	mov	w0, #0x18                  	// #24
  424f84:	bl	41de3c <ferror@plt+0x19e5c>
  424f88:	mov	x20, x0
  424f8c:	mov	x0, x19
  424f90:	bl	41f868 <ferror@plt+0x1b888>
  424f94:	str	x0, [x20]
  424f98:	mov	x0, x20
  424f9c:	ldp	x20, x19, [sp, #16]
  424fa0:	ldp	x29, x30, [sp], #32
  424fa4:	ret
  424fa8:	adrp	x0, 445000 <ferror@plt+0x41020>
  424fac:	adrp	x1, 444000 <ferror@plt+0x40020>
  424fb0:	adrp	x2, 444000 <ferror@plt+0x40020>
  424fb4:	add	x0, x0, #0x2f
  424fb8:	add	x1, x1, #0x1b0
  424fbc:	add	x2, x2, #0x1de
  424fc0:	b	424ff8 <ferror@plt+0x21018>
  424fc4:	adrp	x0, 445000 <ferror@plt+0x41020>
  424fc8:	adrp	x1, 444000 <ferror@plt+0x40020>
  424fcc:	adrp	x2, 444000 <ferror@plt+0x40020>
  424fd0:	add	x0, x0, #0x2f
  424fd4:	add	x1, x1, #0x1b0
  424fd8:	add	x2, x2, #0x1f1
  424fdc:	b	424ff8 <ferror@plt+0x21018>
  424fe0:	adrp	x0, 445000 <ferror@plt+0x41020>
  424fe4:	adrp	x1, 444000 <ferror@plt+0x40020>
  424fe8:	adrp	x2, 444000 <ferror@plt+0x40020>
  424fec:	add	x0, x0, #0x2f
  424ff0:	add	x1, x1, #0x1b0
  424ff4:	add	x2, x2, #0x212
  424ff8:	bl	415310 <ferror@plt+0x11330>
  424ffc:	mov	x20, xzr
  425000:	b	424f98 <ferror@plt+0x20fb8>
  425004:	stp	x29, x30, [sp, #-32]!
  425008:	stp	x20, x19, [sp, #16]
  42500c:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  425010:	ldr	x8, [x20, #3696]
  425014:	mov	x29, sp
  425018:	cbnz	x8, 425054 <ferror@plt+0x21074>
  42501c:	mov	w0, #0x18                  	// #24
  425020:	bl	41de3c <ferror@plt+0x19e5c>
  425024:	mov	x19, x0
  425028:	adrp	x0, 443000 <ferror@plt+0x3f020>
  42502c:	add	x0, x0, #0xef1
  425030:	bl	41f868 <ferror@plt+0x1b888>
  425034:	str	x0, [x19]
  425038:	str	x19, [x20, #3696]
  42503c:	bl	414260 <ferror@plt+0x10280>
  425040:	adrp	x0, 47d000 <ferror@plt+0x79020>
  425044:	add	x0, x0, #0x4cf
  425048:	bl	41f868 <ferror@plt+0x1b888>
  42504c:	ldr	x8, [x20, #3696]
  425050:	str	x0, [x8]
  425054:	ldp	x20, x19, [sp, #16]
  425058:	mov	x0, x8
  42505c:	ldp	x29, x30, [sp], #32
  425060:	b	425064 <ferror@plt+0x21084>
  425064:	stp	x29, x30, [sp, #-80]!
  425068:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42506c:	ldr	w8, [x8, #1952]
  425070:	str	x25, [sp, #16]
  425074:	stp	x24, x23, [sp, #32]
  425078:	stp	x22, x21, [sp, #48]
  42507c:	stp	x20, x19, [sp, #64]
  425080:	mov	x29, sp
  425084:	cbz	w8, 425180 <ferror@plt+0x211a0>
  425088:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42508c:	ldrb	w9, [x8, #3728]
  425090:	cmp	w9, #0x1
  425094:	b.eq	42519c <ferror@plt+0x211bc>  // b.none
  425098:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  42509c:	mov	x19, x0
  4250a0:	ldr	x0, [x9, #3736]
  4250a4:	mov	w9, #0x1                   	// #1
  4250a8:	strb	w9, [x8, #3728]
  4250ac:	cbz	x0, 4250b8 <ferror@plt+0x210d8>
  4250b0:	bl	41f208 <ferror@plt+0x1b228>
  4250b4:	b	4250c4 <ferror@plt+0x210e4>
  4250b8:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4250bc:	add	x1, x1, #0x4cf
  4250c0:	bl	41eec4 <ferror@plt+0x1aee4>
  4250c4:	mov	w20, wzr
  4250c8:	mov	x21, x0
  4250cc:	cbz	x0, 4251bc <ferror@plt+0x211dc>
  4250d0:	adrp	x25, 47d000 <ferror@plt+0x79020>
  4250d4:	add	x25, x25, #0x4cf
  4250d8:	b	4250f0 <ferror@plt+0x21110>
  4250dc:	mov	x0, x19
  4250e0:	mov	x1, x23
  4250e4:	bl	425a3c <ferror@plt+0x21a5c>
  4250e8:	add	w20, w0, w20
  4250ec:	cbz	x21, 4251bc <ferror@plt+0x211dc>
  4250f0:	ldr	x0, [x19]
  4250f4:	ldr	x23, [x21]
  4250f8:	bl	403510 <strlen@plt>
  4250fc:	mov	x22, x0
  425100:	mov	x0, x21
  425104:	mov	x1, x21
  425108:	bl	41f1a4 <ferror@plt+0x1b1c4>
  42510c:	mov	x21, x0
  425110:	sub	x23, x23, #0x1
  425114:	ldrb	w8, [x23, #1]!
  425118:	cmp	w8, #0x2f
  42511c:	b.eq	425114 <ferror@plt+0x21134>  // b.none
  425120:	cbz	w22, 4250dc <ferror@plt+0x210fc>
  425124:	mov	w1, #0x2f                  	// #47
  425128:	mov	x0, x23
  42512c:	bl	403ca0 <strchr@plt>
  425130:	mov	x24, x0
  425134:	mov	x0, x23
  425138:	bl	403510 <strlen@plt>
  42513c:	sub	x8, x24, x23
  425140:	cmp	x8, w0, uxtw
  425144:	csel	w8, w0, w8, gt
  425148:	cmp	x24, #0x0
  42514c:	csel	w8, w8, w0, ne  // ne = any
  425150:	cbz	w8, 42515c <ferror@plt+0x2117c>
  425154:	cmp	w8, w22
  425158:	b.ne	4250ec <ferror@plt+0x2110c>  // b.any
  42515c:	ldr	x1, [x19]
  425160:	and	x2, x22, #0xffffffff
  425164:	mov	x0, x23
  425168:	bl	403880 <strncmp@plt>
  42516c:	cbnz	w0, 4250ec <ferror@plt+0x2110c>
  425170:	cmp	x24, #0x0
  425174:	csel	x1, x24, x25, ne  // ne = any
  425178:	mov	x0, x19
  42517c:	b	4250e4 <ferror@plt+0x21104>
  425180:	adrp	x0, 445000 <ferror@plt+0x41020>
  425184:	adrp	x1, 444000 <ferror@plt+0x40020>
  425188:	adrp	x2, 444000 <ferror@plt+0x40020>
  42518c:	add	x0, x0, #0x2f
  425190:	add	x1, x1, #0x2fd
  425194:	add	x2, x2, #0x320
  425198:	b	4251b4 <ferror@plt+0x211d4>
  42519c:	adrp	x0, 445000 <ferror@plt+0x41020>
  4251a0:	adrp	x1, 444000 <ferror@plt+0x40020>
  4251a4:	adrp	x2, 444000 <ferror@plt+0x40020>
  4251a8:	add	x0, x0, #0x2f
  4251ac:	add	x1, x1, #0x2fd
  4251b0:	add	x2, x2, #0x345
  4251b4:	bl	415310 <ferror@plt+0x11330>
  4251b8:	mov	w20, #0xffffffff            	// #-1
  4251bc:	mov	w0, w20
  4251c0:	ldp	x20, x19, [sp, #64]
  4251c4:	ldp	x22, x21, [sp, #48]
  4251c8:	ldp	x24, x23, [sp, #32]
  4251cc:	ldr	x25, [sp, #16]
  4251d0:	ldp	x29, x30, [sp], #80
  4251d4:	ret
  4251d8:	stp	x29, x30, [sp, #-80]!
  4251dc:	str	x25, [sp, #16]
  4251e0:	stp	x24, x23, [sp, #32]
  4251e4:	stp	x22, x21, [sp, #48]
  4251e8:	stp	x20, x19, [sp, #64]
  4251ec:	mov	x29, sp
  4251f0:	cbz	x0, 425264 <ferror@plt+0x21284>
  4251f4:	mov	x23, x1
  4251f8:	mov	w1, #0x2f                  	// #47
  4251fc:	mov	x19, x5
  425200:	mov	x20, x4
  425204:	mov	x22, x3
  425208:	mov	x21, x2
  42520c:	mov	x24, x0
  425210:	bl	403ca0 <strchr@plt>
  425214:	cbnz	x0, 425280 <ferror@plt+0x212a0>
  425218:	ldrb	w8, [x24]
  42521c:	cbz	w8, 42529c <ferror@plt+0x212bc>
  425220:	cbz	x20, 4252b8 <ferror@plt+0x212d8>
  425224:	mov	w0, #0x30                  	// #48
  425228:	bl	41de3c <ferror@plt+0x19e5c>
  42522c:	mov	x25, x0
  425230:	mov	x0, x24
  425234:	bl	41f868 <ferror@plt+0x1b888>
  425238:	str	x0, [x25]
  42523c:	str	w23, [x25, #8]
  425240:	stp	x22, x20, [x25, #16]
  425244:	stp	x19, x21, [x25, #32]
  425248:	mov	x0, x25
  42524c:	ldp	x20, x19, [sp, #64]
  425250:	ldp	x22, x21, [sp, #48]
  425254:	ldp	x24, x23, [sp, #32]
  425258:	ldr	x25, [sp, #16]
  42525c:	ldp	x29, x30, [sp], #80
  425260:	ret
  425264:	adrp	x0, 445000 <ferror@plt+0x41020>
  425268:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42526c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  425270:	add	x0, x0, #0x2f
  425274:	add	x1, x1, #0xef6
  425278:	add	x2, x2, #0xf6e
  42527c:	b	4252d0 <ferror@plt+0x212f0>
  425280:	adrp	x0, 445000 <ferror@plt+0x41020>
  425284:	adrp	x1, 443000 <ferror@plt+0x3f020>
  425288:	adrp	x2, 443000 <ferror@plt+0x3f020>
  42528c:	add	x0, x0, #0x2f
  425290:	add	x1, x1, #0xef6
  425294:	add	x2, x2, #0xf80
  425298:	b	4252d0 <ferror@plt+0x212f0>
  42529c:	adrp	x0, 445000 <ferror@plt+0x41020>
  4252a0:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4252a4:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4252a8:	add	x0, x0, #0x2f
  4252ac:	add	x1, x1, #0xef6
  4252b0:	add	x2, x2, #0xfa0
  4252b4:	b	4252d0 <ferror@plt+0x212f0>
  4252b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4252bc:	adrp	x1, 443000 <ferror@plt+0x3f020>
  4252c0:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4252c4:	add	x0, x0, #0x2f
  4252c8:	add	x1, x1, #0xef6
  4252cc:	add	x2, x2, #0xfb2
  4252d0:	bl	415310 <ferror@plt+0x11330>
  4252d4:	mov	x25, xzr
  4252d8:	b	425248 <ferror@plt+0x21268>
  4252dc:	sub	sp, sp, #0x70
  4252e0:	stp	x29, x30, [sp, #16]
  4252e4:	stp	x28, x27, [sp, #32]
  4252e8:	stp	x26, x25, [sp, #48]
  4252ec:	stp	x24, x23, [sp, #64]
  4252f0:	stp	x22, x21, [sp, #80]
  4252f4:	stp	x20, x19, [sp, #96]
  4252f8:	add	x29, sp, #0x10
  4252fc:	cbz	x0, 42555c <ferror@plt+0x2157c>
  425300:	mov	x28, x5
  425304:	mov	x21, x4
  425308:	mov	x22, x3
  42530c:	mov	x23, x2
  425310:	mov	x24, x1
  425314:	mov	x20, x0
  425318:	bl	409a2c <ferror@plt+0x5a4c>
  42531c:	cbz	w0, 425578 <ferror@plt+0x21598>
  425320:	cbz	x21, 425594 <ferror@plt+0x215b4>
  425324:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425328:	ldr	x0, [x8, #3704]
  42532c:	adrp	x2, 425000 <ferror@plt+0x21020>
  425330:	add	x2, x2, #0x5dc
  425334:	mov	x1, x20
  425338:	bl	41f3fc <ferror@plt+0x1b41c>
  42533c:	cbz	x0, 425360 <ferror@plt+0x21380>
  425340:	ldp	x20, x19, [sp, #96]
  425344:	ldp	x22, x21, [sp, #80]
  425348:	ldp	x24, x23, [sp, #64]
  42534c:	ldp	x26, x25, [sp, #48]
  425350:	ldp	x28, x27, [sp, #32]
  425354:	ldp	x29, x30, [sp, #16]
  425358:	add	sp, sp, #0x70
  42535c:	ret
  425360:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  425364:	ldr	x27, [x19, #3696]
  425368:	cbnz	x27, 4253a4 <ferror@plt+0x213c4>
  42536c:	mov	w0, #0x18                  	// #24
  425370:	bl	41de3c <ferror@plt+0x19e5c>
  425374:	mov	x25, x0
  425378:	adrp	x0, 443000 <ferror@plt+0x3f020>
  42537c:	add	x0, x0, #0xef1
  425380:	bl	41f868 <ferror@plt+0x1b888>
  425384:	str	x0, [x25]
  425388:	str	x25, [x19, #3696]
  42538c:	bl	414260 <ferror@plt+0x10280>
  425390:	adrp	x0, 47d000 <ferror@plt+0x79020>
  425394:	add	x0, x0, #0x4cf
  425398:	bl	41f868 <ferror@plt+0x1b888>
  42539c:	ldr	x27, [x19, #3696]
  4253a0:	str	x0, [x27]
  4253a4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4253a8:	add	x1, x1, #0xd4
  4253ac:	mov	w2, #0xffffffff            	// #-1
  4253b0:	mov	x0, x20
  4253b4:	bl	420ee0 <ferror@plt+0x1cf00>
  4253b8:	ldr	x26, [x0]
  4253bc:	mov	x25, x0
  4253c0:	cbz	x26, 425538 <ferror@plt+0x21558>
  4253c4:	mov	w8, #0x1                   	// #1
  4253c8:	str	x28, [sp, #8]
  4253cc:	b	4253e0 <ferror@plt+0x21400>
  4253d0:	ldr	x27, [x0]
  4253d4:	ldr	x26, [x25, x19, lsl #3]
  4253d8:	add	w8, w19, #0x1
  4253dc:	cbz	x26, 425538 <ferror@plt+0x21558>
  4253e0:	ldr	x9, [x25, w8, uxtw #3]
  4253e4:	ldrb	w10, [x26]
  4253e8:	mov	w19, w8
  4253ec:	cbz	x9, 42545c <ferror@plt+0x2147c>
  4253f0:	cbz	w10, 425498 <ferror@plt+0x214b8>
  4253f4:	ldr	x0, [x27, #8]
  4253f8:	adrp	x2, 425000 <ferror@plt+0x21020>
  4253fc:	mov	x1, x26
  425400:	add	x2, x2, #0x678
  425404:	bl	41f3fc <ferror@plt+0x1b41c>
  425408:	cbnz	x0, 4253d0 <ferror@plt+0x213f0>
  42540c:	mov	w1, #0x2f                  	// #47
  425410:	mov	x0, x26
  425414:	bl	403ca0 <strchr@plt>
  425418:	cbnz	x0, 4254e8 <ferror@plt+0x21508>
  42541c:	ldrb	w8, [x26]
  425420:	cbz	w8, 4254f4 <ferror@plt+0x21514>
  425424:	mov	w0, #0x18                  	// #24
  425428:	bl	41de3c <ferror@plt+0x19e5c>
  42542c:	mov	x28, x0
  425430:	mov	x0, x26
  425434:	bl	41f868 <ferror@plt+0x1b888>
  425438:	str	x0, [x28]
  42543c:	cbz	x28, 425510 <ferror@plt+0x21530>
  425440:	ldr	x0, [x27, #8]
  425444:	mov	x1, x28
  425448:	bl	41eec4 <ferror@plt+0x1aee4>
  42544c:	str	x0, [x27, #8]
  425450:	mov	x27, x28
  425454:	ldr	x28, [sp, #8]
  425458:	b	4253d4 <ferror@plt+0x213f4>
  42545c:	cbz	w10, 4255cc <ferror@plt+0x215ec>
  425460:	mov	x0, x26
  425464:	mov	x1, x24
  425468:	mov	x2, x23
  42546c:	mov	x3, x22
  425470:	mov	x4, x21
  425474:	mov	x5, x28
  425478:	bl	4251d8 <ferror@plt+0x211f8>
  42547c:	cbz	x27, 4254a8 <ferror@plt+0x214c8>
  425480:	mov	x1, x0
  425484:	cbz	x0, 4254c8 <ferror@plt+0x214e8>
  425488:	ldr	x0, [x27, #16]
  42548c:	bl	41eec4 <ferror@plt+0x1aee4>
  425490:	str	x0, [x27, #16]
  425494:	b	4253d4 <ferror@plt+0x213f4>
  425498:	mov	x26, x9
  42549c:	add	w8, w19, #0x1
  4254a0:	cbnz	x26, 4253e0 <ferror@plt+0x21400>
  4254a4:	b	425538 <ferror@plt+0x21558>
  4254a8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4254ac:	adrp	x1, 444000 <ferror@plt+0x40020>
  4254b0:	adrp	x2, 444000 <ferror@plt+0x40020>
  4254b4:	add	x0, x0, #0x2f
  4254b8:	add	x1, x1, #0x225
  4254bc:	add	x2, x2, #0x2a6
  4254c0:	bl	415310 <ferror@plt+0x11330>
  4254c4:	b	4253d4 <ferror@plt+0x213f4>
  4254c8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4254cc:	adrp	x1, 444000 <ferror@plt+0x40020>
  4254d0:	adrp	x2, 444000 <ferror@plt+0x40020>
  4254d4:	add	x0, x0, #0x2f
  4254d8:	add	x1, x1, #0x225
  4254dc:	add	x2, x2, #0x256
  4254e0:	bl	415310 <ferror@plt+0x11330>
  4254e4:	b	4253d4 <ferror@plt+0x213f4>
  4254e8:	adrp	x2, 444000 <ferror@plt+0x40020>
  4254ec:	add	x2, x2, #0x1f1
  4254f0:	b	4254fc <ferror@plt+0x2151c>
  4254f4:	adrp	x2, 444000 <ferror@plt+0x40020>
  4254f8:	add	x2, x2, #0x212
  4254fc:	adrp	x0, 445000 <ferror@plt+0x41020>
  425500:	adrp	x1, 444000 <ferror@plt+0x40020>
  425504:	add	x0, x0, #0x2f
  425508:	add	x1, x1, #0x1b0
  42550c:	bl	415310 <ferror@plt+0x11330>
  425510:	adrp	x0, 445000 <ferror@plt+0x41020>
  425514:	adrp	x1, 444000 <ferror@plt+0x40020>
  425518:	adrp	x2, 444000 <ferror@plt+0x40020>
  42551c:	add	x0, x0, #0x2f
  425520:	add	x1, x1, #0x268
  425524:	add	x2, x2, #0x2a0
  425528:	bl	415310 <ferror@plt+0x11330>
  42552c:	ldr	x28, [sp, #8]
  425530:	mov	x27, xzr
  425534:	b	4253d4 <ferror@plt+0x213f4>
  425538:	mov	x0, x25
  42553c:	ldp	x20, x19, [sp, #96]
  425540:	ldp	x22, x21, [sp, #80]
  425544:	ldp	x24, x23, [sp, #64]
  425548:	ldp	x26, x25, [sp, #48]
  42554c:	ldp	x28, x27, [sp, #32]
  425550:	ldp	x29, x30, [sp, #16]
  425554:	add	sp, sp, #0x70
  425558:	b	4212b0 <ferror@plt+0x1d2d0>
  42555c:	adrp	x0, 445000 <ferror@plt+0x41020>
  425560:	adrp	x1, 443000 <ferror@plt+0x3f020>
  425564:	adrp	x2, 444000 <ferror@plt+0x40020>
  425568:	add	x0, x0, #0x2f
  42556c:	add	x1, x1, #0xfc4
  425570:	add	x2, x2, #0x35
  425574:	b	4255ac <ferror@plt+0x215cc>
  425578:	adrp	x0, 445000 <ferror@plt+0x41020>
  42557c:	adrp	x1, 443000 <ferror@plt+0x3f020>
  425580:	adrp	x2, 444000 <ferror@plt+0x40020>
  425584:	add	x0, x0, #0x2f
  425588:	add	x1, x1, #0xfc4
  42558c:	add	x2, x2, #0x46
  425590:	b	4255ac <ferror@plt+0x215cc>
  425594:	adrp	x0, 445000 <ferror@plt+0x41020>
  425598:	adrp	x1, 443000 <ferror@plt+0x3f020>
  42559c:	adrp	x2, 444000 <ferror@plt+0x40020>
  4255a0:	add	x0, x0, #0x2f
  4255a4:	add	x1, x1, #0xfc4
  4255a8:	add	x2, x2, #0x64
  4255ac:	ldp	x20, x19, [sp, #96]
  4255b0:	ldp	x22, x21, [sp, #80]
  4255b4:	ldp	x24, x23, [sp, #64]
  4255b8:	ldp	x26, x25, [sp, #48]
  4255bc:	ldp	x28, x27, [sp, #32]
  4255c0:	ldp	x29, x30, [sp, #16]
  4255c4:	add	sp, sp, #0x70
  4255c8:	b	415310 <ferror@plt+0x11330>
  4255cc:	adrp	x0, 444000 <ferror@plt+0x40020>
  4255d0:	add	x0, x0, #0x7e
  4255d4:	mov	x1, x20
  4255d8:	bl	4255fc <ferror@plt+0x2161c>
  4255dc:	cbz	x0, 4255e8 <ferror@plt+0x21608>
  4255e0:	cbz	x1, 4255f4 <ferror@plt+0x21614>
  4255e4:	b	403b30 <strcmp@plt>
  4255e8:	cmp	x1, #0x0
  4255ec:	csetm	w0, ne  // ne = any
  4255f0:	ret
  4255f4:	mov	w0, #0x1                   	// #1
  4255f8:	ret
  4255fc:	sub	sp, sp, #0x120
  425600:	stp	x29, x30, [sp, #256]
  425604:	add	x29, sp, #0x100
  425608:	mov	x9, #0xffffffffffffffc8    	// #-56
  42560c:	mov	x10, sp
  425610:	sub	x11, x29, #0x78
  425614:	movk	x9, #0xff80, lsl #32
  425618:	add	x12, x29, #0x20
  42561c:	add	x10, x10, #0x80
  425620:	add	x11, x11, #0x38
  425624:	stp	x10, x9, [x29, #-16]
  425628:	stp	x12, x11, [x29, #-32]
  42562c:	stp	x1, x2, [x29, #-120]
  425630:	stp	x3, x4, [x29, #-104]
  425634:	stp	x5, x6, [x29, #-88]
  425638:	stur	x7, [x29, #-72]
  42563c:	stp	q0, q1, [sp]
  425640:	ldp	q0, q1, [x29, #-32]
  425644:	mov	x8, x0
  425648:	adrp	x0, 445000 <ferror@plt+0x41020>
  42564c:	add	x0, x0, #0x2f
  425650:	sub	x3, x29, #0x40
  425654:	mov	w1, #0x4                   	// #4
  425658:	mov	x2, x8
  42565c:	str	x28, [sp, #272]
  425660:	stp	q2, q3, [sp, #32]
  425664:	stp	q4, q5, [sp, #64]
  425668:	stp	q6, q7, [sp, #96]
  42566c:	stp	q0, q1, [x29, #-64]
  425670:	bl	4155f0 <ferror@plt+0x11610>
  425674:	b	425674 <ferror@plt+0x21694>
  425678:	ldr	x0, [x0]
  42567c:	b	403b30 <strcmp@plt>
  425680:	cbz	x0, 4256b0 <ferror@plt+0x216d0>
  425684:	cbz	x1, 4256cc <ferror@plt+0x216ec>
  425688:	stp	x29, x30, [sp, #-32]!
  42568c:	str	x19, [sp, #16]
  425690:	mov	x19, x0
  425694:	ldr	x0, [x0, #8]
  425698:	mov	x29, sp
  42569c:	bl	41eec4 <ferror@plt+0x1aee4>
  4256a0:	str	x0, [x19, #8]
  4256a4:	ldr	x19, [sp, #16]
  4256a8:	ldp	x29, x30, [sp], #32
  4256ac:	ret
  4256b0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4256b4:	adrp	x1, 444000 <ferror@plt+0x40020>
  4256b8:	adrp	x2, 444000 <ferror@plt+0x40020>
  4256bc:	add	x0, x0, #0x2f
  4256c0:	add	x1, x1, #0x268
  4256c4:	add	x2, x2, #0x2a6
  4256c8:	b	415310 <ferror@plt+0x11330>
  4256cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4256d0:	adrp	x1, 444000 <ferror@plt+0x40020>
  4256d4:	adrp	x2, 444000 <ferror@plt+0x40020>
  4256d8:	add	x0, x0, #0x2f
  4256dc:	add	x1, x1, #0x268
  4256e0:	add	x2, x2, #0x2a0
  4256e4:	b	415310 <ferror@plt+0x11330>
  4256e8:	cbz	x0, 425718 <ferror@plt+0x21738>
  4256ec:	cbz	x1, 425734 <ferror@plt+0x21754>
  4256f0:	stp	x29, x30, [sp, #-32]!
  4256f4:	str	x19, [sp, #16]
  4256f8:	mov	x19, x0
  4256fc:	ldr	x0, [x0, #16]
  425700:	mov	x29, sp
  425704:	bl	41eec4 <ferror@plt+0x1aee4>
  425708:	str	x0, [x19, #16]
  42570c:	ldr	x19, [sp, #16]
  425710:	ldp	x29, x30, [sp], #32
  425714:	ret
  425718:	adrp	x0, 445000 <ferror@plt+0x41020>
  42571c:	adrp	x1, 444000 <ferror@plt+0x40020>
  425720:	adrp	x2, 444000 <ferror@plt+0x40020>
  425724:	add	x0, x0, #0x2f
  425728:	add	x1, x1, #0x225
  42572c:	add	x2, x2, #0x2a6
  425730:	b	415310 <ferror@plt+0x11330>
  425734:	adrp	x0, 445000 <ferror@plt+0x41020>
  425738:	adrp	x1, 444000 <ferror@plt+0x40020>
  42573c:	adrp	x2, 444000 <ferror@plt+0x40020>
  425740:	add	x0, x0, #0x2f
  425744:	add	x1, x1, #0x225
  425748:	add	x2, x2, #0x256
  42574c:	b	415310 <ferror@plt+0x11330>
  425750:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425754:	mov	w9, #0x2                   	// #2
  425758:	str	w9, [x8, #1976]
  42575c:	ret
  425760:	stp	x29, x30, [sp, #-32]!
  425764:	stp	x20, x19, [sp, #16]
  425768:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42576c:	mov	x19, x0
  425770:	ldr	x0, [x20, #3712]
  425774:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425778:	mov	w9, #0x3                   	// #3
  42577c:	mov	x29, sp
  425780:	str	w9, [x8, #1976]
  425784:	bl	414260 <ferror@plt+0x10280>
  425788:	mov	x0, x19
  42578c:	bl	41f868 <ferror@plt+0x1b888>
  425790:	str	x0, [x20, #3712]
  425794:	ldp	x20, x19, [sp, #16]
  425798:	ldp	x29, x30, [sp], #32
  42579c:	ret
  4257a0:	stp	x29, x30, [sp, #-32]!
  4257a4:	stp	x20, x19, [sp, #16]
  4257a8:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  4257ac:	mov	x19, x0
  4257b0:	ldr	x0, [x20, #3712]
  4257b4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4257b8:	mov	w9, #0x1                   	// #1
  4257bc:	mov	x29, sp
  4257c0:	str	w9, [x8, #1976]
  4257c4:	bl	414260 <ferror@plt+0x10280>
  4257c8:	mov	x0, x19
  4257cc:	bl	41f868 <ferror@plt+0x1b888>
  4257d0:	str	x0, [x20, #3712]
  4257d4:	ldp	x20, x19, [sp, #16]
  4257d8:	ldp	x29, x30, [sp], #32
  4257dc:	ret
  4257e0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4257e4:	ldr	w8, [x8, #1976]
  4257e8:	cmp	w8, #0x0
  4257ec:	cset	w0, ne  // ne = any
  4257f0:	ret
  4257f4:	stp	x29, x30, [sp, #-16]!
  4257f8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4257fc:	ldr	w8, [x8, #1952]
  425800:	mov	x29, sp
  425804:	cbz	w8, 425810 <ferror@plt+0x21830>
  425808:	ldp	x29, x30, [sp], #16
  42580c:	ret
  425810:	adrp	x0, 444000 <ferror@plt+0x40020>
  425814:	add	x0, x0, #0x99
  425818:	bl	4255fc <ferror@plt+0x2161c>
  42581c:	cbz	x0, 425848 <ferror@plt+0x21868>
  425820:	ldrb	w8, [x0]
  425824:	cmp	w8, #0x2f
  425828:	b.ne	425864 <ferror@plt+0x21884>  // b.any
  42582c:	mov	x4, x1
  425830:	cbz	x1, 425880 <ferror@plt+0x218a0>
  425834:	mov	x1, xzr
  425838:	mov	x2, xzr
  42583c:	mov	x3, xzr
  425840:	mov	x5, xzr
  425844:	b	4252dc <ferror@plt+0x212fc>
  425848:	adrp	x0, 445000 <ferror@plt+0x41020>
  42584c:	adrp	x1, 444000 <ferror@plt+0x40020>
  425850:	adrp	x2, 444000 <ferror@plt+0x40020>
  425854:	add	x0, x0, #0x2f
  425858:	add	x1, x1, #0xd3
  42585c:	add	x2, x2, #0x35
  425860:	b	415310 <ferror@plt+0x11330>
  425864:	adrp	x0, 445000 <ferror@plt+0x41020>
  425868:	adrp	x1, 444000 <ferror@plt+0x40020>
  42586c:	adrp	x2, 444000 <ferror@plt+0x40020>
  425870:	add	x0, x0, #0x2f
  425874:	add	x1, x1, #0xd3
  425878:	add	x2, x2, #0x101
  42587c:	b	415310 <ferror@plt+0x11330>
  425880:	adrp	x0, 445000 <ferror@plt+0x41020>
  425884:	adrp	x1, 444000 <ferror@plt+0x40020>
  425888:	adrp	x2, 444000 <ferror@plt+0x40020>
  42588c:	add	x0, x0, #0x2f
  425890:	add	x1, x1, #0xd3
  425894:	add	x2, x2, #0x6c
  425898:	b	415310 <ferror@plt+0x11330>
  42589c:	cbz	x0, 4258c8 <ferror@plt+0x218e8>
  4258a0:	ldrb	w8, [x0]
  4258a4:	cmp	w8, #0x2f
  4258a8:	b.ne	4258e4 <ferror@plt+0x21904>  // b.any
  4258ac:	mov	x4, x2
  4258b0:	cbz	x2, 425900 <ferror@plt+0x21920>
  4258b4:	mov	x2, x1
  4258b8:	mov	x1, xzr
  4258bc:	mov	x3, xzr
  4258c0:	mov	x5, xzr
  4258c4:	b	4252dc <ferror@plt+0x212fc>
  4258c8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4258cc:	adrp	x1, 444000 <ferror@plt+0x40020>
  4258d0:	adrp	x2, 444000 <ferror@plt+0x40020>
  4258d4:	add	x0, x0, #0x2f
  4258d8:	add	x1, x1, #0x114
  4258dc:	add	x2, x2, #0x35
  4258e0:	b	415310 <ferror@plt+0x11330>
  4258e4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4258e8:	adrp	x1, 444000 <ferror@plt+0x40020>
  4258ec:	adrp	x2, 444000 <ferror@plt+0x40020>
  4258f0:	add	x0, x0, #0x2f
  4258f4:	add	x1, x1, #0x114
  4258f8:	add	x2, x2, #0x101
  4258fc:	b	415310 <ferror@plt+0x11330>
  425900:	adrp	x0, 445000 <ferror@plt+0x41020>
  425904:	adrp	x1, 444000 <ferror@plt+0x40020>
  425908:	adrp	x2, 444000 <ferror@plt+0x40020>
  42590c:	add	x0, x0, #0x2f
  425910:	add	x1, x1, #0x114
  425914:	add	x2, x2, #0x6c
  425918:	b	415310 <ferror@plt+0x11330>
  42591c:	cbz	x0, 425948 <ferror@plt+0x21968>
  425920:	ldrb	w8, [x0]
  425924:	cmp	w8, #0x2f
  425928:	b.ne	425964 <ferror@plt+0x21984>  // b.any
  42592c:	mov	x4, x2
  425930:	cbz	x2, 425980 <ferror@plt+0x219a0>
  425934:	mov	x5, x3
  425938:	mov	x2, x1
  42593c:	mov	x1, xzr
  425940:	mov	x3, xzr
  425944:	b	4252dc <ferror@plt+0x212fc>
  425948:	adrp	x0, 445000 <ferror@plt+0x41020>
  42594c:	adrp	x1, 444000 <ferror@plt+0x40020>
  425950:	adrp	x2, 444000 <ferror@plt+0x40020>
  425954:	add	x0, x0, #0x2f
  425958:	add	x1, x1, #0x15a
  42595c:	add	x2, x2, #0x35
  425960:	b	415310 <ferror@plt+0x11330>
  425964:	adrp	x0, 445000 <ferror@plt+0x41020>
  425968:	adrp	x1, 444000 <ferror@plt+0x40020>
  42596c:	adrp	x2, 444000 <ferror@plt+0x40020>
  425970:	add	x0, x0, #0x2f
  425974:	add	x1, x1, #0x15a
  425978:	add	x2, x2, #0x101
  42597c:	b	415310 <ferror@plt+0x11330>
  425980:	adrp	x0, 445000 <ferror@plt+0x41020>
  425984:	adrp	x1, 444000 <ferror@plt+0x40020>
  425988:	adrp	x2, 444000 <ferror@plt+0x40020>
  42598c:	add	x0, x0, #0x2f
  425990:	add	x1, x1, #0x15a
  425994:	add	x2, x2, #0x6c
  425998:	b	415310 <ferror@plt+0x11330>
  42599c:	cbz	x0, 4259dc <ferror@plt+0x219fc>
  4259a0:	stp	x29, x30, [sp, #-32]!
  4259a4:	str	x19, [sp, #16]
  4259a8:	mov	x19, x0
  4259ac:	mov	w0, #0x18                  	// #24
  4259b0:	mov	x29, sp
  4259b4:	bl	41de3c <ferror@plt+0x19e5c>
  4259b8:	adrp	x10, 414000 <ferror@plt+0x10020>
  4259bc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4259c0:	add	x10, x10, #0x260
  4259c4:	ldr	x9, [x8, #3720]
  4259c8:	stp	x10, x19, [x0, #8]
  4259cc:	ldr	x19, [sp, #16]
  4259d0:	str	x0, [x8, #3720]
  4259d4:	str	x9, [x0]
  4259d8:	ldp	x29, x30, [sp], #32
  4259dc:	ret
  4259e0:	cbz	x0, 425a20 <ferror@plt+0x21a40>
  4259e4:	stp	x29, x30, [sp, #-32]!
  4259e8:	stp	x20, x19, [sp, #16]
  4259ec:	mov	x20, x0
  4259f0:	mov	w0, #0x18                  	// #24
  4259f4:	mov	x29, sp
  4259f8:	mov	x19, x1
  4259fc:	bl	41de3c <ferror@plt+0x19e5c>
  425a00:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425a04:	ldr	x9, [x8, #3720]
  425a08:	stp	x20, x19, [x0, #8]
  425a0c:	str	x0, [x8, #3720]
  425a10:	str	x9, [x0]
  425a14:	ldp	x20, x19, [sp, #16]
  425a18:	ldp	x29, x30, [sp], #32
  425a1c:	ret
  425a20:	adrp	x0, 445000 <ferror@plt+0x41020>
  425a24:	adrp	x1, 444000 <ferror@plt+0x40020>
  425a28:	adrp	x2, 444000 <ferror@plt+0x40020>
  425a2c:	add	x0, x0, #0x2f
  425a30:	add	x1, x1, #0x2b4
  425a34:	add	x2, x2, #0x2e8
  425a38:	b	415310 <ferror@plt+0x11330>
  425a3c:	sub	sp, sp, #0xf0
  425a40:	stp	x29, x30, [sp, #144]
  425a44:	stp	x28, x27, [sp, #160]
  425a48:	stp	x26, x25, [sp, #176]
  425a4c:	stp	x24, x23, [sp, #192]
  425a50:	stp	x22, x21, [sp, #208]
  425a54:	stp	x20, x19, [sp, #224]
  425a58:	add	x29, sp, #0x90
  425a5c:	cbz	x0, 426060 <ferror@plt+0x22080>
  425a60:	mov	x20, x1
  425a64:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  425a68:	ldr	x1, [x0]
  425a6c:	ldr	x24, [x28, #1984]
  425a70:	mov	x22, x0
  425a74:	mov	w0, #0xa                   	// #10
  425a78:	mov	x2, xzr
  425a7c:	mov	w3, wzr
  425a80:	mov	x4, xzr
  425a84:	bl	424380 <ferror@plt+0x203a0>
  425a88:	sub	x21, x20, #0x1
  425a8c:	ldrb	w8, [x21, #1]!
  425a90:	cmp	w8, #0x2f
  425a94:	b.eq	425a8c <ferror@plt+0x21aac>  // b.none
  425a98:	mov	x0, x21
  425a9c:	bl	403510 <strlen@plt>
  425aa0:	mov	x20, x0
  425aa4:	mov	w1, #0x2f                  	// #47
  425aa8:	mov	x0, x21
  425aac:	bl	403ca0 <strchr@plt>
  425ab0:	ldr	x2, [x22]
  425ab4:	sub	x8, x0, x21
  425ab8:	cmp	x8, w20, uxtw
  425abc:	csel	w8, w20, w8, gt
  425ac0:	ldrb	w9, [x2]
  425ac4:	cmp	x0, #0x0
  425ac8:	mov	x23, x0
  425acc:	csel	w19, w8, w20, ne  // ne = any
  425ad0:	cbz	w9, 425aec <ferror@plt+0x21b0c>
  425ad4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  425ad8:	add	x1, x1, #0xd4
  425adc:	mov	x0, x24
  425ae0:	mov	x3, xzr
  425ae4:	bl	41fab0 <ferror@plt+0x1bad0>
  425ae8:	b	425af4 <ferror@plt+0x21b14>
  425aec:	ldr	x0, [x28, #1984]
  425af0:	bl	41f868 <ferror@plt+0x1b888>
  425af4:	stp	x24, x22, [sp, #16]
  425af8:	str	x0, [x28, #1984]
  425afc:	ldr	x0, [x22, #16]
  425b00:	bl	41f208 <ferror@plt+0x1b228>
  425b04:	bl	41f34c <ferror@plt+0x1b36c>
  425b08:	str	x0, [sp, #8]
  425b0c:	cbz	x0, 425f70 <ferror@plt+0x21f90>
  425b10:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  425b14:	adrp	x26, 48e000 <ferror@plt+0x8a020>
  425b18:	adrp	x27, 48e000 <ferror@plt+0x8a020>
  425b1c:	adrp	x25, 48e000 <ferror@plt+0x8a020>
  425b20:	add	x24, x24, #0xe80
  425b24:	add	x26, x26, #0xec0
  425b28:	add	x27, x27, #0xec8
  425b2c:	mov	x22, x0
  425b30:	stur	wzr, [x29, #-68]
  425b34:	str	x23, [sp, #40]
  425b38:	b	425bc0 <ferror@plt+0x21be0>
  425b3c:	mov	w0, #0x4                   	// #4
  425b40:	mov	x1, x25
  425b44:	mov	x2, xzr
  425b48:	mov	w3, wzr
  425b4c:	mov	x4, xzr
  425b50:	bl	424380 <ferror@plt+0x203a0>
  425b54:	mov	w20, #0x1                   	// #1
  425b58:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  425b5c:	mov	x26, x27
  425b60:	mov	x27, x23
  425b64:	ldr	x23, [sp, #40]
  425b68:	ldur	x0, [x29, #-8]
  425b6c:	adrp	x1, 414000 <ferror@plt+0x10020>
  425b70:	add	x1, x1, #0x260
  425b74:	bl	41edc4 <ferror@plt+0x1ade4>
  425b78:	ldr	x0, [x28, #1984]
  425b7c:	ldr	x9, [sp, #48]
  425b80:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425b84:	str	x9, [x8, #3792]
  425b88:	bl	414260 <ferror@plt+0x10280>
  425b8c:	adrp	x25, 48e000 <ferror@plt+0x8a020>
  425b90:	ldr	x0, [x25, #3688]
  425b94:	ldr	x8, [sp, #64]
  425b98:	str	x8, [x28, #1984]
  425b9c:	bl	414260 <ferror@plt+0x10280>
  425ba0:	ldr	x8, [sp, #56]
  425ba4:	ldur	w9, [x29, #-68]
  425ba8:	str	x8, [x25, #3688]
  425bac:	eor	w8, w20, #0x1
  425bb0:	add	w9, w8, w9
  425bb4:	stur	w9, [x29, #-68]
  425bb8:	ldr	x22, [x22, #8]
  425bbc:	cbz	x22, 425f74 <ferror@plt+0x21f94>
  425bc0:	ldr	x20, [x22]
  425bc4:	cbz	w19, 425bd8 <ferror@plt+0x21bf8>
  425bc8:	ldr	x0, [x20]
  425bcc:	bl	403510 <strlen@plt>
  425bd0:	cbz	x23, 425be0 <ferror@plt+0x21c00>
  425bd4:	b	425bb8 <ferror@plt+0x21bd8>
  425bd8:	mov	x0, xzr
  425bdc:	cbnz	x23, 425bb8 <ferror@plt+0x21bd8>
  425be0:	cmp	w19, w0
  425be4:	b.ne	425bb8 <ferror@plt+0x21bd8>  // b.any
  425be8:	ldr	x1, [x20]
  425bec:	and	x2, x0, #0xffffffff
  425bf0:	mov	x0, x21
  425bf4:	bl	403880 <strncmp@plt>
  425bf8:	cbnz	w0, 425bb8 <ferror@plt+0x21bd8>
  425bfc:	ldr	x0, [x25, #3688]
  425c00:	mov	x23, x27
  425c04:	mov	x27, x26
  425c08:	ldr	x26, [x28, #1984]
  425c0c:	bl	41f868 <ferror@plt+0x1b888>
  425c10:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425c14:	ldr	x9, [x8, #3792]
  425c18:	stur	xzr, [x29, #-8]
  425c1c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  425c20:	add	x1, x1, #0xd4
  425c24:	stp	x9, x0, [sp, #48]
  425c28:	sub	x9, x29, #0x8
  425c2c:	str	x9, [x8, #3792]
  425c30:	ldr	x2, [x20]
  425c34:	mov	x0, x26
  425c38:	mov	x3, xzr
  425c3c:	str	x26, [sp, #64]
  425c40:	bl	41fab0 <ferror@plt+0x1bad0>
  425c44:	adrp	x1, 444000 <ferror@plt+0x40020>
  425c48:	add	x1, x1, #0xe0c
  425c4c:	mov	x25, x0
  425c50:	str	x0, [x28, #1984]
  425c54:	bl	403e30 <strstr@plt>
  425c58:	cbz	x0, 425ca0 <ferror@plt+0x21cc0>
  425c5c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425c60:	ldr	x28, [x8, #3736]
  425c64:	cbz	x28, 425c80 <ferror@plt+0x21ca0>
  425c68:	ldr	x1, [x28]
  425c6c:	mov	x0, x25
  425c70:	bl	403b30 <strcmp@plt>
  425c74:	cbz	w0, 425ca0 <ferror@plt+0x21cc0>
  425c78:	ldr	x28, [x28, #8]
  425c7c:	cbnz	x28, 425c68 <ferror@plt+0x21c88>
  425c80:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425c84:	ldr	w8, [x8, #1964]
  425c88:	cbz	w8, 425b54 <ferror@plt+0x21b74>
  425c8c:	adrp	x0, 444000 <ferror@plt+0x40020>
  425c90:	add	x0, x0, #0xe18
  425c94:	mov	x1, x25
  425c98:	bl	4166b4 <ferror@plt+0x126d4>
  425c9c:	b	425b54 <ferror@plt+0x21b74>
  425ca0:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  425ca4:	ldr	w8, [x10, #3820]
  425ca8:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  425cac:	ldr	w9, [x9, #3812]
  425cb0:	add	w8, w8, #0x1
  425cb4:	str	w8, [x10, #3820]
  425cb8:	cmp	w8, w9
  425cbc:	b.ls	425b3c <ferror@plt+0x21b5c>  // b.plast
  425cc0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425cc4:	ldrb	w8, [x8, #3816]
  425cc8:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  425ccc:	mov	x26, x27
  425cd0:	cmp	w8, #0x1
  425cd4:	b.ne	425d08 <ferror@plt+0x21d28>  // b.any
  425cd8:	adrp	x0, 444000 <ferror@plt+0x40020>
  425cdc:	add	x0, x0, #0x367
  425ce0:	mov	x1, x25
  425ce4:	bl	4166b4 <ferror@plt+0x126d4>
  425ce8:	ldr	x1, [x28, #1984]
  425cec:	mov	w0, #0x3                   	// #3
  425cf0:	mov	x2, xzr
  425cf4:	mov	w3, wzr
  425cf8:	mov	x4, xzr
  425cfc:	bl	424380 <ferror@plt+0x203a0>
  425d00:	mov	w20, #0x1                   	// #1
  425d04:	b	425b60 <ferror@plt+0x21b80>
  425d08:	bl	4280f4 <ferror@plt+0x24114>
  425d0c:	ldr	x1, [x28, #1984]
  425d10:	str	x0, [sp, #32]
  425d14:	mov	w0, #0x5                   	// #5
  425d18:	mov	x2, xzr
  425d1c:	mov	w3, wzr
  425d20:	mov	x4, xzr
  425d24:	bl	424380 <ferror@plt+0x203a0>
  425d28:	mov	x27, x23
  425d2c:	ldr	x23, [sp, #40]
  425d30:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425d34:	str	wzr, [x8, #3748]
  425d38:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425d3c:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  425d40:	str	wzr, [x8, #1976]
  425d44:	b	425d4c <ferror@plt+0x21d6c>
  425d48:	clrex
  425d4c:	dmb	ish
  425d50:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425d54:	ldr	x0, [x8, #3712]
  425d58:	ldaxr	x8, [x24]
  425d5c:	cmp	x8, x0
  425d60:	b.ne	425d48 <ferror@plt+0x21d68>  // b.any
  425d64:	stlxr	w8, xzr, [x24]
  425d68:	cbnz	w8, 425d58 <ferror@plt+0x21d78>
  425d6c:	cbz	x0, 425d74 <ferror@plt+0x21d94>
  425d70:	bl	414260 <ferror@plt+0x10280>
  425d74:	mov	x0, xzr
  425d78:	mov	x1, xzr
  425d7c:	bl	415380 <ferror@plt+0x113a0>
  425d80:	ldr	x0, [sp, #32]
  425d84:	bl	428154 <ferror@plt+0x24174>
  425d88:	ldr	w0, [x20, #8]
  425d8c:	cbz	w0, 425d9c <ferror@plt+0x21dbc>
  425d90:	bl	4141b0 <ferror@plt+0x101d0>
  425d94:	mov	x25, x0
  425d98:	b	425da0 <ferror@plt+0x21dc0>
  425d9c:	ldr	x25, [x20, #40]
  425da0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425da4:	ldr	x0, [x8, #3624]
  425da8:	bl	42401c <ferror@plt+0x2003c>
  425dac:	ldr	x8, [x20, #16]
  425db0:	cbz	x8, 425dc0 <ferror@plt+0x21de0>
  425db4:	ldr	x1, [x20, #40]
  425db8:	mov	x0, x25
  425dbc:	blr	x8
  425dc0:	ldr	x8, [x20, #24]
  425dc4:	ldr	x1, [x20, #40]
  425dc8:	mov	x0, x25
  425dcc:	blr	x8
  425dd0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425dd4:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  425dd8:	str	wzr, [x8, #3772]
  425ddc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425de0:	add	x9, x9, #0xea8
  425de4:	str	wzr, [x8, #3744]
  425de8:	b	425df0 <ferror@plt+0x21e10>
  425dec:	clrex
  425df0:	dmb	ish
  425df4:	ldr	x0, [x28, #3752]
  425df8:	ldaxr	x8, [x9]
  425dfc:	cmp	x8, x0
  425e00:	b.ne	425dec <ferror@plt+0x21e0c>  // b.any
  425e04:	stlxr	w8, xzr, [x9]
  425e08:	cbnz	w8, 425df8 <ferror@plt+0x21e18>
  425e0c:	cbz	x0, 425e14 <ferror@plt+0x21e34>
  425e10:	bl	414260 <ferror@plt+0x10280>
  425e14:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  425e18:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  425e1c:	b	425e24 <ferror@plt+0x21e44>
  425e20:	clrex
  425e24:	dmb	ish
  425e28:	ldr	x0, [x9, #3776]
  425e2c:	ldaxr	x8, [x26]
  425e30:	cmp	x8, x0
  425e34:	b.ne	425e20 <ferror@plt+0x21e40>  // b.any
  425e38:	stlxr	w8, xzr, [x26]
  425e3c:	cbnz	w8, 425e2c <ferror@plt+0x21e4c>
  425e40:	cbz	x0, 425e50 <ferror@plt+0x21e70>
  425e44:	bl	414260 <ferror@plt+0x10280>
  425e48:	b	425e50 <ferror@plt+0x21e70>
  425e4c:	clrex
  425e50:	dmb	ish
  425e54:	ldr	x0, [x28, #3784]
  425e58:	ldaxr	x8, [x27]
  425e5c:	cmp	x8, x0
  425e60:	b.ne	425e4c <ferror@plt+0x21e6c>  // b.any
  425e64:	stlxr	w8, xzr, [x27]
  425e68:	cbnz	w8, 425e58 <ferror@plt+0x21e78>
  425e6c:	cbz	x0, 425e94 <ferror@plt+0x21eb4>
  425e70:	bl	414260 <ferror@plt+0x10280>
  425e74:	b	425e94 <ferror@plt+0x21eb4>
  425e78:	ldr	x8, [x28]
  425e7c:	str	x8, [x9, #3720]
  425e80:	ldp	x8, x0, [x28, #8]
  425e84:	blr	x8
  425e88:	mov	w0, #0x18                  	// #24
  425e8c:	mov	x1, x28
  425e90:	bl	41dec0 <ferror@plt+0x19ee0>
  425e94:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  425e98:	ldr	x28, [x9, #3720]
  425e9c:	cbnz	x28, 425e78 <ferror@plt+0x21e98>
  425ea0:	ldr	x8, [x20, #32]
  425ea4:	cbz	x8, 425eb4 <ferror@plt+0x21ed4>
  425ea8:	ldr	x1, [x20, #40]
  425eac:	mov	x0, x25
  425eb0:	blr	x8
  425eb4:	ldr	w8, [x20, #8]
  425eb8:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  425ebc:	cbz	w8, 425ec8 <ferror@plt+0x21ee8>
  425ec0:	mov	x0, x25
  425ec4:	bl	414260 <ferror@plt+0x10280>
  425ec8:	ldr	x20, [sp, #32]
  425ecc:	mov	x0, x20
  425ed0:	bl	4281a4 <ferror@plt+0x241c4>
  425ed4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425ed8:	ldr	w25, [x8, #1976]
  425edc:	mov	w9, #0x2                   	// #2
  425ee0:	str	w9, [x8, #1976]
  425ee4:	mov	w0, w25
  425ee8:	bl	43b8e0 <ferror@plt+0x37900>
  425eec:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  425ef0:	ldr	w0, [x8, #3748]
  425ef4:	stur	q0, [x29, #-64]
  425ef8:	bl	43b960 <ferror@plt+0x37980>
  425efc:	mov	x0, x20
  425f00:	mov	x1, xzr
  425f04:	stur	q0, [x29, #-48]
  425f08:	bl	4282cc <ferror@plt+0x242ec>
  425f0c:	bl	43bce8 <ferror@plt+0x37d08>
  425f10:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  425f14:	ldr	x1, [x28, #1984]
  425f18:	ldr	x2, [x20, #3712]
  425f1c:	sub	x4, x29, #0x40
  425f20:	mov	w0, #0x6                   	// #6
  425f24:	mov	w3, #0x3                   	// #3
  425f28:	stur	q0, [x29, #-32]
  425f2c:	bl	424380 <ferror@plt+0x203a0>
  425f30:	b	425f38 <ferror@plt+0x21f58>
  425f34:	clrex
  425f38:	dmb	ish
  425f3c:	ldr	x0, [x20, #3712]
  425f40:	ldaxr	x8, [x24]
  425f44:	cmp	x8, x0
  425f48:	b.ne	425f34 <ferror@plt+0x21f54>  // b.any
  425f4c:	stlxr	w8, xzr, [x24]
  425f50:	cbnz	w8, 425f40 <ferror@plt+0x21f60>
  425f54:	cbz	x0, 425f5c <ferror@plt+0x21f7c>
  425f58:	bl	414260 <ferror@plt+0x10280>
  425f5c:	ldr	x0, [sp, #32]
  425f60:	bl	428130 <ferror@plt+0x24150>
  425f64:	cmp	w25, #0x0
  425f68:	cset	w20, eq  // eq = none
  425f6c:	b	425b68 <ferror@plt+0x21b88>
  425f70:	stur	wzr, [x29, #-68]
  425f74:	ldr	x0, [sp, #8]
  425f78:	bl	41eda8 <ferror@plt+0x1adc8>
  425f7c:	ldr	x25, [sp, #24]
  425f80:	ldr	x0, [x25, #8]
  425f84:	bl	41f208 <ferror@plt+0x1b228>
  425f88:	bl	41f34c <ferror@plt+0x1b36c>
  425f8c:	mov	x20, x0
  425f90:	cbz	x0, 426008 <ferror@plt+0x22028>
  425f94:	ldur	w26, [x29, #-68]
  425f98:	adrp	x8, 47d000 <ferror@plt+0x79020>
  425f9c:	add	x8, x8, #0x4cf
  425fa0:	cmp	x23, #0x0
  425fa4:	csel	x23, x23, x8, ne  // ne = any
  425fa8:	mov	x22, x20
  425fac:	b	425fb8 <ferror@plt+0x21fd8>
  425fb0:	ldr	x22, [x22, #8]
  425fb4:	cbz	x22, 42600c <ferror@plt+0x2202c>
  425fb8:	ldr	x24, [x22]
  425fbc:	cbz	w19, 425fd4 <ferror@plt+0x21ff4>
  425fc0:	ldr	x0, [x24]
  425fc4:	bl	403510 <strlen@plt>
  425fc8:	cmp	w19, w0
  425fcc:	b.ne	425fb0 <ferror@plt+0x21fd0>  // b.any
  425fd0:	b	425fe0 <ferror@plt+0x22000>
  425fd4:	mov	x0, xzr
  425fd8:	cmp	w19, w0
  425fdc:	b.ne	425fb0 <ferror@plt+0x21fd0>  // b.any
  425fe0:	ldr	x1, [x24]
  425fe4:	and	x2, x0, #0xffffffff
  425fe8:	mov	x0, x21
  425fec:	bl	403880 <strncmp@plt>
  425ff0:	cbnz	w0, 425fb0 <ferror@plt+0x21fd0>
  425ff4:	mov	x0, x24
  425ff8:	mov	x1, x23
  425ffc:	bl	425a3c <ferror@plt+0x21a5c>
  426000:	add	w26, w0, w26
  426004:	b	425fb0 <ferror@plt+0x21fd0>
  426008:	ldur	w26, [x29, #-68]
  42600c:	mov	x0, x20
  426010:	bl	41eda8 <ferror@plt+0x1adc8>
  426014:	ldr	x0, [x28, #1984]
  426018:	bl	414260 <ferror@plt+0x10280>
  42601c:	ldr	x8, [sp, #16]
  426020:	mov	w0, #0xb                   	// #11
  426024:	mov	x2, xzr
  426028:	mov	w3, wzr
  42602c:	str	x8, [x28, #1984]
  426030:	ldr	x1, [x25]
  426034:	mov	x4, xzr
  426038:	bl	424380 <ferror@plt+0x203a0>
  42603c:	mov	w0, w26
  426040:	ldp	x20, x19, [sp, #224]
  426044:	ldp	x22, x21, [sp, #208]
  426048:	ldp	x24, x23, [sp, #192]
  42604c:	ldp	x26, x25, [sp, #176]
  426050:	ldp	x28, x27, [sp, #160]
  426054:	ldp	x29, x30, [sp, #144]
  426058:	add	sp, sp, #0xf0
  42605c:	ret
  426060:	adrp	x0, 445000 <ferror@plt+0x41020>
  426064:	adrp	x1, 444000 <ferror@plt+0x40020>
  426068:	adrp	x2, 444000 <ferror@plt+0x40020>
  42606c:	add	x0, x0, #0x2f
  426070:	add	x1, x1, #0xdd2
  426074:	add	x2, x2, #0x2a6
  426078:	bl	415310 <ferror@plt+0x11330>
  42607c:	mov	w26, #0xffffffff            	// #-1
  426080:	b	42603c <ferror@plt+0x2205c>
  426084:	sub	sp, sp, #0x70
  426088:	stp	x20, x19, [sp, #96]
  42608c:	mov	x19, x3
  426090:	mov	w3, w2
  426094:	adrp	x8, 440000 <ferror@plt+0x3c020>
  426098:	adrp	x2, 440000 <ferror@plt+0x3c020>
  42609c:	stp	x22, x21, [sp, #80]
  4260a0:	mov	x20, x1
  4260a4:	mov	x21, x0
  4260a8:	add	x8, x8, #0xf78
  4260ac:	cmp	x4, #0x0
  4260b0:	add	x2, x2, #0xf59
  4260b4:	add	x0, sp, #0x20
  4260b8:	mov	w1, #0x20                  	// #32
  4260bc:	stp	x29, x30, [sp, #64]
  4260c0:	add	x29, sp, #0x40
  4260c4:	csel	x22, x8, x4, eq  // eq = none
  4260c8:	bl	42f2dc <ferror@plt+0x2b2fc>
  4260cc:	adrp	x8, 47d000 <ferror@plt+0x79020>
  4260d0:	add	x8, x8, #0x4cf
  4260d4:	cmp	x21, #0x0
  4260d8:	adrp	x4, 440000 <ferror@plt+0x3c020>
  4260dc:	csel	x0, x21, x8, ne  // ne = any
  4260e0:	add	x4, x4, #0xf5d
  4260e4:	mov	x1, x8
  4260e8:	cbz	x21, 4260f8 <ferror@plt+0x22118>
  4260ec:	ldrb	w9, [x21]
  4260f0:	cmp	w9, #0x0
  4260f4:	csel	x1, x8, x4, eq  // eq = none
  4260f8:	ldrb	w9, [x19]
  4260fc:	adrp	x2, 444000 <ferror@plt+0x40020>
  426100:	add	x2, x2, #0x35d
  426104:	add	x5, sp, #0x20
  426108:	cmp	w9, #0x0
  42610c:	adrp	x9, 441000 <ferror@plt+0x3d020>
  426110:	csel	x8, x8, x4, eq  // eq = none
  426114:	add	x9, x9, #0x68
  426118:	mov	x3, x20
  42611c:	mov	x6, x4
  426120:	mov	x7, x19
  426124:	stp	x22, xzr, [sp, #16]
  426128:	stp	x8, x9, [sp]
  42612c:	bl	41fab0 <ferror@plt+0x1bad0>
  426130:	mov	x19, x0
  426134:	adrp	x0, 444000 <ferror@plt+0x40020>
  426138:	add	x0, x0, #0x364
  42613c:	mov	x1, x19
  426140:	bl	416830 <ferror@plt+0x12850>
  426144:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  426148:	ldr	x0, [x20, #3576]
  42614c:	cbz	x0, 426154 <ferror@plt+0x22174>
  426150:	bl	403bf0 <free@plt>
  426154:	mov	x0, x19
  426158:	bl	403510 <strlen@plt>
  42615c:	add	x0, x0, #0x1
  426160:	bl	4037e0 <malloc@plt>
  426164:	mov	x1, x19
  426168:	str	x0, [x20, #3576]
  42616c:	bl	403d30 <strcpy@plt>
  426170:	mov	w0, #0x1                   	// #1
  426174:	mov	x1, x19
  426178:	mov	x2, xzr
  42617c:	mov	w3, wzr
  426180:	mov	x4, xzr
  426184:	bl	424380 <ferror@plt+0x203a0>
  426188:	mov	x0, x19
  42618c:	bl	414260 <ferror@plt+0x10280>
  426190:	bl	415040 <ferror@plt+0x11060>
  426194:	stp	x29, x30, [sp, #-48]!
  426198:	stp	x22, x21, [sp, #16]
  42619c:	stp	x20, x19, [sp, #32]
  4261a0:	mov	x19, x3
  4261a4:	mov	w20, w2
  4261a8:	mov	x21, x1
  4261ac:	mov	x22, x0
  4261b0:	mov	x29, sp
  4261b4:	cbnz	x4, 4261c8 <ferror@plt+0x221e8>
  4261b8:	adrp	x0, 440000 <ferror@plt+0x3c020>
  4261bc:	add	x0, x0, #0xf78
  4261c0:	bl	41f868 <ferror@plt+0x1b888>
  4261c4:	b	4261e4 <ferror@plt+0x22204>
  4261c8:	adrp	x0, 444000 <ferror@plt+0x40020>
  4261cc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4261d0:	add	x0, x0, #0x36b
  4261d4:	add	x2, x2, #0x9f1
  4261d8:	mov	x1, x4
  4261dc:	mov	x3, xzr
  4261e0:	bl	41fab0 <ferror@plt+0x1bad0>
  4261e4:	mov	x4, x0
  4261e8:	mov	x0, x22
  4261ec:	mov	x1, x21
  4261f0:	mov	w2, w20
  4261f4:	mov	x3, x19
  4261f8:	bl	426084 <ferror@plt+0x220a4>
  4261fc:	sub	sp, sp, #0x60
  426200:	and	w8, w6, #0xff
  426204:	stp	x24, x23, [sp, #48]
  426208:	stp	x22, x21, [sp, #64]
  42620c:	stp	x20, x19, [sp, #80]
  426210:	mov	x23, x5
  426214:	mov	x24, x4
  426218:	mov	x19, x3
  42621c:	mov	w20, w2
  426220:	mov	x21, x1
  426224:	cmp	w8, #0x66
  426228:	mov	x22, x0
  42622c:	str	d8, [sp, #16]
  426230:	stp	x29, x30, [sp, #24]
  426234:	str	x25, [sp, #40]
  426238:	add	x29, sp, #0x10
  42623c:	b.eq	426274 <ferror@plt+0x22294>  // b.none
  426240:	cmp	w8, #0x78
  426244:	b.eq	4262a8 <ferror@plt+0x222c8>  // b.none
  426248:	cmp	w8, #0x69
  42624c:	b.ne	4262e0 <ferror@plt+0x22300>  // b.any
  426250:	str	q1, [sp]
  426254:	bl	43b9c8 <ferror@plt+0x379e8>
  426258:	ldr	q0, [sp]
  42625c:	mov	x25, x0
  426260:	bl	43b9c8 <ferror@plt+0x379e8>
  426264:	mov	x4, x0
  426268:	adrp	x0, 444000 <ferror@plt+0x40020>
  42626c:	add	x0, x0, #0x37f
  426270:	b	4262c8 <ferror@plt+0x222e8>
  426274:	str	q1, [sp]
  426278:	bl	43be38 <ferror@plt+0x37e58>
  42627c:	mov	v8.16b, v0.16b
  426280:	ldr	q0, [sp]
  426284:	bl	43be38 <ferror@plt+0x37e58>
  426288:	adrp	x0, 444000 <ferror@plt+0x40020>
  42628c:	mov	v1.16b, v0.16b
  426290:	add	x0, x0, #0x3cf
  426294:	mov	x1, x24
  426298:	mov	v0.16b, v8.16b
  42629c:	mov	x2, x23
  4262a0:	bl	41fa28 <ferror@plt+0x1ba48>
  4262a4:	b	4262d8 <ferror@plt+0x222f8>
  4262a8:	str	q1, [sp]
  4262ac:	bl	43bb00 <ferror@plt+0x37b20>
  4262b0:	ldr	q0, [sp]
  4262b4:	mov	x25, x0
  4262b8:	bl	43bb00 <ferror@plt+0x37b20>
  4262bc:	mov	x4, x0
  4262c0:	adrp	x0, 444000 <ferror@plt+0x40020>
  4262c4:	add	x0, x0, #0x3a3
  4262c8:	mov	x1, x24
  4262cc:	mov	x2, x25
  4262d0:	mov	x3, x23
  4262d4:	bl	41fa28 <ferror@plt+0x1ba48>
  4262d8:	mov	x4, x0
  4262dc:	b	4262e4 <ferror@plt+0x22304>
  4262e0:	mov	x4, xzr
  4262e4:	mov	x0, x22
  4262e8:	mov	x1, x21
  4262ec:	mov	w2, w20
  4262f0:	mov	x3, x19
  4262f4:	bl	426084 <ferror@plt+0x220a4>
  4262f8:	stp	x29, x30, [sp, #-96]!
  4262fc:	stp	x28, x27, [sp, #16]
  426300:	stp	x24, x23, [sp, #48]
  426304:	stp	x22, x21, [sp, #64]
  426308:	stp	x20, x19, [sp, #80]
  42630c:	mov	x27, x7
  426310:	mov	x23, x6
  426314:	mov	x24, x4
  426318:	mov	x19, x3
  42631c:	mov	w20, w2
  426320:	mov	x21, x1
  426324:	mov	x22, x0
  426328:	stp	x26, x25, [sp, #32]
  42632c:	mov	x29, sp
  426330:	cbnz	x5, 42637c <ferror@plt+0x2239c>
  426334:	adrp	x0, 441000 <ferror@plt+0x3d020>
  426338:	add	x0, x0, #0xdbe
  42633c:	bl	41f868 <ferror@plt+0x1b888>
  426340:	mov	x25, x0
  426344:	mov	x26, xzr
  426348:	cbz	x27, 4263ac <ferror@plt+0x223cc>
  42634c:	mov	x0, x27
  426350:	mov	x1, xzr
  426354:	bl	420c04 <ferror@plt+0x1cc24>
  426358:	mov	x28, x0
  42635c:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  426360:	add	x0, x0, #0xa1f
  426364:	mov	x1, x28
  426368:	mov	x2, x0
  42636c:	mov	x3, xzr
  426370:	bl	41fab0 <ferror@plt+0x1bad0>
  426374:	mov	x27, x0
  426378:	b	4263c0 <ferror@plt+0x223e0>
  42637c:	mov	x0, x5
  426380:	mov	x1, xzr
  426384:	bl	420c04 <ferror@plt+0x1cc24>
  426388:	mov	x26, x0
  42638c:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  426390:	add	x0, x0, #0xa1f
  426394:	mov	x1, x26
  426398:	mov	x2, x0
  42639c:	mov	x3, xzr
  4263a0:	bl	41fab0 <ferror@plt+0x1bad0>
  4263a4:	mov	x25, x0
  4263a8:	cbnz	x27, 42634c <ferror@plt+0x2236c>
  4263ac:	adrp	x0, 441000 <ferror@plt+0x3d020>
  4263b0:	add	x0, x0, #0xdbe
  4263b4:	bl	41f868 <ferror@plt+0x1b888>
  4263b8:	mov	x27, x0
  4263bc:	mov	x28, xzr
  4263c0:	mov	x0, x26
  4263c4:	bl	414260 <ferror@plt+0x10280>
  4263c8:	mov	x0, x28
  4263cc:	bl	414260 <ferror@plt+0x10280>
  4263d0:	adrp	x0, 444000 <ferror@plt+0x40020>
  4263d4:	add	x0, x0, #0x3f5
  4263d8:	mov	x1, x24
  4263dc:	mov	x2, x25
  4263e0:	mov	x3, x23
  4263e4:	mov	x4, x27
  4263e8:	bl	41fa28 <ferror@plt+0x1ba48>
  4263ec:	mov	x23, x0
  4263f0:	mov	x0, x25
  4263f4:	bl	414260 <ferror@plt+0x10280>
  4263f8:	mov	x0, x27
  4263fc:	bl	414260 <ferror@plt+0x10280>
  426400:	mov	x0, x22
  426404:	mov	x1, x21
  426408:	mov	w2, w20
  42640c:	mov	x3, x19
  426410:	mov	x4, x23
  426414:	bl	426084 <ferror@plt+0x220a4>
  426418:	stp	x29, x30, [sp, #-96]!
  42641c:	stp	x22, x21, [sp, #64]
  426420:	mov	x22, x0
  426424:	adrp	x0, 444000 <ferror@plt+0x40020>
  426428:	add	x0, x0, #0x417
  42642c:	str	x27, [sp, #16]
  426430:	stp	x26, x25, [sp, #32]
  426434:	stp	x24, x23, [sp, #48]
  426438:	stp	x20, x19, [sp, #80]
  42643c:	mov	x29, sp
  426440:	mov	w26, w7
  426444:	mov	w27, w6
  426448:	mov	x24, x5
  42644c:	mov	x25, x4
  426450:	mov	x19, x3
  426454:	mov	w20, w2
  426458:	mov	x21, x1
  42645c:	bl	421e10 <ferror@plt+0x1de30>
  426460:	mov	x23, x0
  426464:	cbnz	w27, 4264ac <ferror@plt+0x224cc>
  426468:	adrp	x1, 444000 <ferror@plt+0x40020>
  42646c:	add	x1, x1, #0x43c
  426470:	mov	x0, x23
  426474:	mov	x2, x25
  426478:	bl	4235cc <ferror@plt+0x1f5ec>
  42647c:	cbz	x24, 4264d4 <ferror@plt+0x224f4>
  426480:	ldr	w0, [x24]
  426484:	ldr	x25, [x24, #8]
  426488:	bl	41a720 <ferror@plt+0x16740>
  42648c:	ldr	w4, [x24, #4]
  426490:	adrp	x1, 444000 <ferror@plt+0x40020>
  426494:	mov	x3, x0
  426498:	add	x1, x1, #0x44b
  42649c:	mov	x0, x23
  4264a0:	mov	x2, x25
  4264a4:	bl	4235cc <ferror@plt+0x1f5ec>
  4264a8:	b	4264e8 <ferror@plt+0x22508>
  4264ac:	mov	w0, w27
  4264b0:	bl	41a720 <ferror@plt+0x16740>
  4264b4:	adrp	x1, 444000 <ferror@plt+0x40020>
  4264b8:	mov	x3, x0
  4264bc:	add	x1, x1, #0x429
  4264c0:	mov	x0, x23
  4264c4:	mov	x2, x25
  4264c8:	mov	w4, w26
  4264cc:	bl	4235cc <ferror@plt+0x1f5ec>
  4264d0:	cbnz	x24, 426480 <ferror@plt+0x224a0>
  4264d4:	adrp	x1, 444000 <ferror@plt+0x40020>
  4264d8:	add	x1, x1, #0x457
  4264dc:	mov	x0, x23
  4264e0:	mov	x2, x25
  4264e4:	bl	4235cc <ferror@plt+0x1f5ec>
  4264e8:	ldr	x4, [x23]
  4264ec:	mov	x0, x22
  4264f0:	mov	x1, x21
  4264f4:	mov	w2, w20
  4264f8:	mov	x3, x19
  4264fc:	bl	426084 <ferror@plt+0x220a4>
  426500:	sub	sp, sp, #0x40
  426504:	stp	x29, x30, [sp, #16]
  426508:	add	x29, sp, #0x10
  42650c:	mov	x9, #0xffffffffffffffff    	// #-1
  426510:	str	x9, [x29, #24]
  426514:	str	x9, [sp, #8]
  426518:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  42651c:	str	x21, [sp, #32]
  426520:	stp	x20, x19, [sp, #48]
  426524:	mov	w19, w1
  426528:	mov	x20, x0
  42652c:	adrp	x10, 48e000 <ferror@plt+0x8a020>
  426530:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  426534:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426538:	add	x9, x9, #0xea8
  42653c:	str	wzr, [x10, #3772]
  426540:	str	wzr, [x21, #3744]
  426544:	b	42654c <ferror@plt+0x2256c>
  426548:	clrex
  42654c:	dmb	ish
  426550:	ldr	x0, [x8, #3752]
  426554:	ldaxr	x10, [x9]
  426558:	cmp	x10, x0
  42655c:	b.ne	426548 <ferror@plt+0x22568>  // b.any
  426560:	stlxr	w10, xzr, [x9]
  426564:	cbnz	w10, 426554 <ferror@plt+0x22574>
  426568:	cbz	x0, 426570 <ferror@plt+0x22590>
  42656c:	bl	414260 <ferror@plt+0x10280>
  426570:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  426574:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426578:	add	x9, x9, #0xec0
  42657c:	b	426584 <ferror@plt+0x225a4>
  426580:	clrex
  426584:	dmb	ish
  426588:	ldr	x0, [x8, #3776]
  42658c:	ldaxr	x10, [x9]
  426590:	cmp	x10, x0
  426594:	b.ne	426580 <ferror@plt+0x225a0>  // b.any
  426598:	stlxr	w10, xzr, [x9]
  42659c:	cbnz	w10, 42658c <ferror@plt+0x225ac>
  4265a0:	cbz	x0, 4265a8 <ferror@plt+0x225c8>
  4265a4:	bl	414260 <ferror@plt+0x10280>
  4265a8:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  4265ac:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4265b0:	add	x9, x9, #0xec8
  4265b4:	b	4265bc <ferror@plt+0x225dc>
  4265b8:	clrex
  4265bc:	dmb	ish
  4265c0:	ldr	x0, [x8, #3784]
  4265c4:	ldaxr	x10, [x9]
  4265c8:	cmp	x10, x0
  4265cc:	b.ne	4265b8 <ferror@plt+0x225d8>  // b.any
  4265d0:	stlxr	w10, xzr, [x9]
  4265d4:	cbnz	w10, 4265c4 <ferror@plt+0x225e4>
  4265d8:	cbz	x0, 4265e0 <ferror@plt+0x22600>
  4265dc:	bl	414260 <ferror@plt+0x10280>
  4265e0:	add	x0, x29, #0x18
  4265e4:	bl	403650 <pipe@plt>
  4265e8:	tbnz	w0, #31, 426758 <ferror@plt+0x22778>
  4265ec:	add	x0, sp, #0x8
  4265f0:	bl	403650 <pipe@plt>
  4265f4:	tbnz	w0, #31, 426758 <ferror@plt+0x22778>
  4265f8:	bl	4036f0 <fork@plt>
  4265fc:	str	w0, [x21, #3744]
  426600:	tbnz	w0, #31, 426774 <ferror@plt+0x22794>
  426604:	cbz	w0, 426650 <ferror@plt+0x22670>
  426608:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42660c:	ldr	w9, [x8, #3748]
  426610:	ldr	w0, [x29, #28]
  426614:	add	w9, w9, #0x1
  426618:	str	w9, [x8, #3748]
  42661c:	bl	403a20 <close@plt>
  426620:	ldr	w0, [sp, #12]
  426624:	bl	403a20 <close@plt>
  426628:	ldr	w0, [x21, #3744]
  42662c:	ldr	w1, [x29, #24]
  426630:	ldr	w3, [sp, #8]
  426634:	mov	w8, #0x1                   	// #1
  426638:	bic	w2, w8, w19, lsr #7
  42663c:	bic	w4, w8, w19, lsr #8
  426640:	mov	x5, x20
  426644:	bl	426790 <ferror@plt+0x227b0>
  426648:	mov	w0, wzr
  42664c:	b	426744 <ferror@plt+0x22764>
  426650:	ldr	w0, [x29, #24]
  426654:	bl	403a20 <close@plt>
  426658:	ldr	w0, [sp, #8]
  42665c:	bl	403a20 <close@plt>
  426660:	tbnz	w19, #9, 426680 <ferror@plt+0x226a0>
  426664:	adrp	x0, 444000 <ferror@plt+0x40020>
  426668:	add	x0, x0, #0x4b2
  42666c:	mov	w1, wzr
  426670:	mov	w2, wzr
  426674:	bl	403800 <open@plt>
  426678:	mov	w19, w0
  42667c:	b	426684 <ferror@plt+0x226a4>
  426680:	mov	w19, #0xffffffff            	// #-1
  426684:	ldr	w20, [x29, #28]
  426688:	mov	w1, #0x1                   	// #1
  42668c:	mov	w0, w20
  426690:	bl	403e60 <dup2@plt>
  426694:	tbz	w0, #31, 4266ac <ferror@plt+0x226cc>
  426698:	bl	403ee0 <__errno_location@plt>
  42669c:	ldr	w8, [x0]
  4266a0:	cmp	w8, #0x4
  4266a4:	b.eq	426688 <ferror@plt+0x226a8>  // b.none
  4266a8:	b	4266f8 <ferror@plt+0x22718>
  4266ac:	ldr	w20, [sp, #12]
  4266b0:	mov	w1, #0x2                   	// #2
  4266b4:	mov	w0, w20
  4266b8:	bl	403e60 <dup2@plt>
  4266bc:	tbz	w0, #31, 4266d4 <ferror@plt+0x226f4>
  4266c0:	bl	403ee0 <__errno_location@plt>
  4266c4:	ldr	w8, [x0]
  4266c8:	cmp	w8, #0x4
  4266cc:	b.eq	4266b0 <ferror@plt+0x226d0>  // b.none
  4266d0:	b	4266f8 <ferror@plt+0x22718>
  4266d4:	tbnz	w19, #31, 426720 <ferror@plt+0x22740>
  4266d8:	mov	w0, w19
  4266dc:	mov	w1, wzr
  4266e0:	bl	403e60 <dup2@plt>
  4266e4:	tbz	w0, #31, 426710 <ferror@plt+0x22730>
  4266e8:	bl	403ee0 <__errno_location@plt>
  4266ec:	ldr	w8, [x0]
  4266f0:	cmp	w8, #0x4
  4266f4:	b.eq	4266d8 <ferror@plt+0x226f8>  // b.none
  4266f8:	ldr	w0, [x0]
  4266fc:	bl	42003c <ferror@plt+0x1c05c>
  426700:	mov	x1, x0
  426704:	adrp	x0, 444000 <ferror@plt+0x40020>
  426708:	add	x0, x0, #0x4bc
  42670c:	bl	4255fc <ferror@plt+0x2161c>
  426710:	cmp	w19, #0x3
  426714:	b.lt	426720 <ferror@plt+0x22740>  // b.tstop
  426718:	mov	w0, w19
  42671c:	bl	403a20 <close@plt>
  426720:	ldr	w0, [x29, #28]
  426724:	cmp	w0, #0x3
  426728:	b.lt	426730 <ferror@plt+0x22750>  // b.tstop
  42672c:	bl	403a20 <close@plt>
  426730:	ldr	w0, [sp, #12]
  426734:	cmp	w0, #0x3
  426738:	b.lt	426740 <ferror@plt+0x22760>  // b.tstop
  42673c:	bl	403a20 <close@plt>
  426740:	mov	w0, #0x1                   	// #1
  426744:	ldp	x20, x19, [sp, #48]
  426748:	ldr	x21, [sp, #32]
  42674c:	ldp	x29, x30, [sp, #16]
  426750:	add	sp, sp, #0x40
  426754:	ret
  426758:	bl	403ee0 <__errno_location@plt>
  42675c:	ldr	w0, [x0]
  426760:	bl	42003c <ferror@plt+0x1c05c>
  426764:	mov	x1, x0
  426768:	adrp	x0, 444000 <ferror@plt+0x40020>
  42676c:	add	x0, x0, #0x462
  426770:	bl	4255fc <ferror@plt+0x2161c>
  426774:	bl	403ee0 <__errno_location@plt>
  426778:	ldr	w0, [x0]
  42677c:	bl	42003c <ferror@plt+0x1c05c>
  426780:	mov	x1, x0
  426784:	adrp	x0, 444000 <ferror@plt+0x40020>
  426788:	add	x0, x0, #0x492
  42678c:	bl	4255fc <ferror@plt+0x2161c>
  426790:	sub	sp, sp, #0xb0
  426794:	mov	w8, #0xffffffff            	// #-1
  426798:	stp	x29, x30, [sp, #80]
  42679c:	str	x27, [sp, #96]
  4267a0:	stp	x26, x25, [sp, #112]
  4267a4:	stp	x24, x23, [sp, #128]
  4267a8:	stp	x22, x21, [sp, #144]
  4267ac:	stp	x20, x19, [sp, #160]
  4267b0:	add	x29, sp, #0x50
  4267b4:	mov	x21, x5
  4267b8:	mov	w23, w4
  4267bc:	mov	w22, w3
  4267c0:	mov	w24, w2
  4267c4:	mov	w25, w1
  4267c8:	mov	w19, w0
  4267cc:	str	w0, [sp, #8]
  4267d0:	str	w8, [sp, #24]
  4267d4:	bl	40e4c4 <ferror@plt+0xa4e4>
  4267d8:	mov	w1, wzr
  4267dc:	mov	x20, x0
  4267e0:	bl	411da0 <ferror@plt+0xddc0>
  4267e4:	str	x0, [sp, #16]
  4267e8:	mov	w0, w19
  4267ec:	bl	413090 <ferror@plt+0xf0b0>
  4267f0:	adrp	x1, 427000 <ferror@plt+0x23020>
  4267f4:	add	x1, x1, #0x6b4
  4267f8:	add	x2, sp, #0x8
  4267fc:	mov	x3, xzr
  426800:	mov	x26, x0
  426804:	add	x27, sp, #0x8
  426808:	bl	40fc50 <ferror@plt+0xbc70>
  42680c:	mov	x0, x26
  426810:	mov	x1, x20
  426814:	bl	40eb7c <ferror@plt+0xab9c>
  426818:	mov	x0, x26
  42681c:	bl	410270 <ferror@plt+0xc290>
  426820:	mov	x0, xzr
  426824:	str	w24, [sp, #40]
  426828:	bl	421e10 <ferror@plt+0x1de30>
  42682c:	str	x0, [sp, #48]
  426830:	mov	w0, w25
  426834:	bl	430e7c <ferror@plt+0x2ce9c>
  426838:	mov	w1, #0x1                   	// #1
  42683c:	str	x0, [sp, #32]
  426840:	bl	4385f8 <ferror@plt+0x34618>
  426844:	ldr	x0, [sp, #32]
  426848:	mov	x1, xzr
  42684c:	mov	x2, xzr
  426850:	bl	438988 <ferror@plt+0x349a8>
  426854:	ldr	x0, [sp, #32]
  426858:	mov	w1, wzr
  42685c:	bl	4388a8 <ferror@plt+0x348c8>
  426860:	ldr	x0, [sp, #32]
  426864:	mov	w1, #0x19                  	// #25
  426868:	bl	4381d0 <ferror@plt+0x341f0>
  42686c:	adrp	x25, 427000 <ferror@plt+0x23020>
  426870:	add	x25, x25, #0x71c
  426874:	add	x2, sp, #0x8
  426878:	mov	x1, x25
  42687c:	mov	x3, xzr
  426880:	mov	x24, x0
  426884:	bl	40fc50 <ferror@plt+0xbc70>
  426888:	mov	x0, x24
  42688c:	mov	x1, x20
  426890:	bl	40eb7c <ferror@plt+0xab9c>
  426894:	mov	x0, x24
  426898:	bl	410270 <ferror@plt+0xc290>
  42689c:	mov	x0, xzr
  4268a0:	str	w23, [sp, #64]
  4268a4:	bl	421e10 <ferror@plt+0x1de30>
  4268a8:	str	x0, [sp, #72]
  4268ac:	mov	w0, w22
  4268b0:	bl	430e7c <ferror@plt+0x2ce9c>
  4268b4:	mov	w1, #0x1                   	// #1
  4268b8:	str	x0, [sp, #56]
  4268bc:	bl	4385f8 <ferror@plt+0x34618>
  4268c0:	ldr	x0, [sp, #56]
  4268c4:	mov	x1, xzr
  4268c8:	mov	x2, xzr
  4268cc:	bl	438988 <ferror@plt+0x349a8>
  4268d0:	ldr	x0, [sp, #56]
  4268d4:	mov	w1, wzr
  4268d8:	bl	4388a8 <ferror@plt+0x348c8>
  4268dc:	ldr	x0, [sp, #56]
  4268e0:	mov	w1, #0x19                  	// #25
  4268e4:	bl	4381d0 <ferror@plt+0x341f0>
  4268e8:	add	x2, sp, #0x8
  4268ec:	mov	x1, x25
  4268f0:	mov	x3, xzr
  4268f4:	mov	x22, x0
  4268f8:	bl	40fc50 <ferror@plt+0xbc70>
  4268fc:	mov	x0, x22
  426900:	mov	x1, x20
  426904:	bl	40eb7c <ferror@plt+0xab9c>
  426908:	mov	x0, x22
  42690c:	bl	410270 <ferror@plt+0xc290>
  426910:	cbz	x21, 42695c <ferror@plt+0x2297c>
  426914:	mov	w0, wzr
  426918:	bl	412888 <ferror@plt+0xe8a8>
  42691c:	mov	x22, x0
  426920:	bl	410ce4 <ferror@plt+0xcd04>
  426924:	add	x1, x0, x21
  426928:	mov	x0, x22
  42692c:	bl	40fe94 <ferror@plt+0xbeb4>
  426930:	adrp	x1, 427000 <ferror@plt+0x23020>
  426934:	add	x1, x1, #0x8c4
  426938:	add	x2, sp, #0x8
  42693c:	mov	x0, x22
  426940:	mov	x3, xzr
  426944:	bl	40fc50 <ferror@plt+0xbc70>
  426948:	mov	x0, x22
  42694c:	mov	x1, x20
  426950:	bl	40eb7c <ferror@plt+0xab9c>
  426954:	mov	x0, x22
  426958:	bl	410270 <ferror@plt+0xc290>
  42695c:	ldr	x0, [sp, #16]
  426960:	add	x22, x27, #0x18
  426964:	add	x21, x27, #0x30
  426968:	bl	411f70 <ferror@plt+0xdf90>
  42696c:	ldr	x0, [sp, #16]
  426970:	bl	411ed0 <ferror@plt+0xdef0>
  426974:	mov	x0, x20
  426978:	bl	40e024 <ferror@plt+0xa044>
  42697c:	ldr	w9, [sp, #24]
  426980:	ldr	x0, [sp, #48]
  426984:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426988:	str	w19, [x8, #3744]
  42698c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426990:	mov	w1, wzr
  426994:	str	w9, [x8, #3772]
  426998:	bl	422054 <ferror@plt+0x1e074>
  42699c:	ldr	x8, [sp, #72]
  4269a0:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  4269a4:	str	x0, [x9, #3776]
  4269a8:	mov	w1, wzr
  4269ac:	mov	x0, x8
  4269b0:	bl	422054 <ferror@plt+0x1e074>
  4269b4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4269b8:	str	x0, [x8, #3784]
  4269bc:	b	4269c4 <ferror@plt+0x229e4>
  4269c0:	clrex
  4269c4:	dmb	ish
  4269c8:	ldr	x0, [sp, #32]
  4269cc:	ldaxr	x8, [x22]
  4269d0:	cmp	x8, x0
  4269d4:	b.ne	4269c0 <ferror@plt+0x229e0>  // b.any
  4269d8:	stlxr	w8, xzr, [x22]
  4269dc:	cbnz	w8, 4269cc <ferror@plt+0x229ec>
  4269e0:	cbz	x0, 4269f0 <ferror@plt+0x22a10>
  4269e4:	bl	4376b8 <ferror@plt+0x336d8>
  4269e8:	b	4269f0 <ferror@plt+0x22a10>
  4269ec:	clrex
  4269f0:	dmb	ish
  4269f4:	ldr	x0, [sp, #56]
  4269f8:	ldaxr	x8, [x21]
  4269fc:	cmp	x8, x0
  426a00:	b.ne	4269ec <ferror@plt+0x22a0c>  // b.any
  426a04:	stlxr	w8, xzr, [x21]
  426a08:	cbnz	w8, 4269f8 <ferror@plt+0x22a18>
  426a0c:	cbz	x0, 426a14 <ferror@plt+0x22a34>
  426a10:	bl	4376b8 <ferror@plt+0x336d8>
  426a14:	ldp	x20, x19, [sp, #160]
  426a18:	ldp	x22, x21, [sp, #144]
  426a1c:	ldp	x24, x23, [sp, #128]
  426a20:	ldp	x26, x25, [sp, #112]
  426a24:	ldr	x27, [sp, #96]
  426a28:	ldp	x29, x30, [sp, #80]
  426a2c:	add	sp, sp, #0xb0
  426a30:	ret
  426a34:	sub	sp, sp, #0xe0
  426a38:	stp	x29, x30, [sp, #160]
  426a3c:	add	x29, sp, #0xa0
  426a40:	tst	w2, #0x380
  426a44:	str	x23, [sp, #176]
  426a48:	stp	x22, x21, [sp, #192]
  426a4c:	stp	x20, x19, [sp, #208]
  426a50:	str	xzr, [x29, #24]
  426a54:	b.ne	426cc0 <ferror@plt+0x22ce0>  // b.any
  426a58:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  426a5c:	ldr	x8, [x23, #3696]
  426a60:	mov	w20, w2
  426a64:	mov	x19, x1
  426a68:	mov	x21, x0
  426a6c:	cbnz	x8, 426aa8 <ferror@plt+0x22ac8>
  426a70:	mov	w0, #0x18                  	// #24
  426a74:	bl	41de3c <ferror@plt+0x19e5c>
  426a78:	mov	x22, x0
  426a7c:	adrp	x0, 443000 <ferror@plt+0x3f020>
  426a80:	add	x0, x0, #0xef1
  426a84:	bl	41f868 <ferror@plt+0x1b888>
  426a88:	str	x0, [x22]
  426a8c:	str	x22, [x23, #3696]
  426a90:	bl	414260 <ferror@plt+0x10280>
  426a94:	adrp	x0, 47d000 <ferror@plt+0x79020>
  426a98:	add	x0, x0, #0x4cf
  426a9c:	bl	41f868 <ferror@plt+0x1b888>
  426aa0:	ldr	x8, [x23, #3696]
  426aa4:	str	x0, [x8]
  426aa8:	mov	x0, x8
  426aac:	mov	x1, x21
  426ab0:	bl	426d0c <ferror@plt+0x22d2c>
  426ab4:	cbz	w0, 426ce8 <ferror@plt+0x22d08>
  426ab8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426abc:	ldr	w8, [x8, #1964]
  426ac0:	cbz	w8, 426ad4 <ferror@plt+0x22af4>
  426ac4:	adrp	x0, 444000 <ferror@plt+0x40020>
  426ac8:	add	x0, x0, #0x5a6
  426acc:	mov	x1, x21
  426ad0:	bl	4166b4 <ferror@plt+0x126d4>
  426ad4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426ad8:	str	wzr, [x8, #3772]
  426adc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426ae0:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  426ae4:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  426ae8:	add	x8, x8, #0xea8
  426aec:	str	wzr, [x9, #3744]
  426af0:	b	426af8 <ferror@plt+0x22b18>
  426af4:	clrex
  426af8:	dmb	ish
  426afc:	ldr	x0, [x22, #3752]
  426b00:	ldaxr	x9, [x8]
  426b04:	cmp	x9, x0
  426b08:	b.ne	426af4 <ferror@plt+0x22b14>  // b.any
  426b0c:	stlxr	w9, xzr, [x8]
  426b10:	cbnz	w9, 426b00 <ferror@plt+0x22b20>
  426b14:	cbz	x0, 426b1c <ferror@plt+0x22b3c>
  426b18:	bl	414260 <ferror@plt+0x10280>
  426b1c:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  426b20:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426b24:	add	x9, x9, #0xec0
  426b28:	b	426b30 <ferror@plt+0x22b50>
  426b2c:	clrex
  426b30:	dmb	ish
  426b34:	ldr	x0, [x8, #3776]
  426b38:	ldaxr	x10, [x9]
  426b3c:	cmp	x10, x0
  426b40:	b.ne	426b2c <ferror@plt+0x22b4c>  // b.any
  426b44:	stlxr	w10, xzr, [x9]
  426b48:	cbnz	w10, 426b38 <ferror@plt+0x22b58>
  426b4c:	cbz	x0, 426b54 <ferror@plt+0x22b74>
  426b50:	bl	414260 <ferror@plt+0x10280>
  426b54:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  426b58:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426b5c:	add	x9, x9, #0xec8
  426b60:	b	426b68 <ferror@plt+0x22b88>
  426b64:	clrex
  426b68:	dmb	ish
  426b6c:	ldr	x0, [x8, #3784]
  426b70:	ldaxr	x10, [x9]
  426b74:	cmp	x10, x0
  426b78:	b.ne	426b64 <ferror@plt+0x22b84>  // b.any
  426b7c:	stlxr	w10, xzr, [x9]
  426b80:	cbnz	w10, 426b70 <ferror@plt+0x22b90>
  426b84:	cbz	x0, 426b8c <ferror@plt+0x22bac>
  426b88:	bl	414260 <ferror@plt+0x10280>
  426b8c:	mov	x0, x21
  426b90:	bl	41f868 <ferror@plt+0x1b888>
  426b94:	str	x0, [x22, #3752]
  426b98:	bl	433cdc <ferror@plt+0x2fcfc>
  426b9c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426ba0:	ldr	x1, [x8, #3632]
  426ba4:	mov	x22, x0
  426ba8:	bl	4346c8 <ferror@plt+0x306e8>
  426bac:	adrp	x1, 444000 <ferror@plt+0x40020>
  426bb0:	add	x1, x1, #0x5bd
  426bb4:	mov	x0, x22
  426bb8:	bl	4346c8 <ferror@plt+0x306e8>
  426bbc:	adrp	x1, 444000 <ferror@plt+0x40020>
  426bc0:	add	x1, x1, #0x5c0
  426bc4:	mov	x0, x22
  426bc8:	bl	4346c8 <ferror@plt+0x306e8>
  426bcc:	mov	x0, x22
  426bd0:	mov	x1, x21
  426bd4:	bl	4346c8 <ferror@plt+0x306e8>
  426bd8:	adrp	x1, 444000 <ferror@plt+0x40020>
  426bdc:	add	x1, x1, #0x5c3
  426be0:	mov	x0, x22
  426be4:	bl	4346c8 <ferror@plt+0x306e8>
  426be8:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  426bec:	ldr	w8, [x21, #1980]
  426bf0:	cmn	w8, #0x1
  426bf4:	b.eq	426c2c <ferror@plt+0x22c4c>  // b.none
  426bf8:	adrp	x1, 444000 <ferror@plt+0x40020>
  426bfc:	add	x1, x1, #0x5d5
  426c00:	mov	x0, x22
  426c04:	bl	4346c8 <ferror@plt+0x306e8>
  426c08:	ldr	w3, [x21, #1980]
  426c0c:	adrp	x2, 440000 <ferror@plt+0x3c020>
  426c10:	add	x2, x2, #0xf59
  426c14:	add	x0, sp, #0x18
  426c18:	mov	w1, #0x80                  	// #128
  426c1c:	bl	42f2dc <ferror@plt+0x2b2fc>
  426c20:	add	x1, sp, #0x18
  426c24:	mov	x0, x22
  426c28:	bl	4346c8 <ferror@plt+0x306e8>
  426c2c:	mov	x0, x22
  426c30:	mov	x1, xzr
  426c34:	bl	4346c8 <ferror@plt+0x306e8>
  426c38:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426c3c:	ldr	x0, [x8, #3760]
  426c40:	ldr	x1, [x22]
  426c44:	tst	w20, #0x200
  426c48:	mov	w8, #0x22                  	// #34
  426c4c:	mov	w9, #0x2                   	// #2
  426c50:	csel	w3, w9, w8, eq  // eq = none
  426c54:	add	x8, x29, #0x18
  426c58:	sub	x9, x29, #0x4
  426c5c:	add	x10, sp, #0x18
  426c60:	sub	x6, x29, #0x8
  426c64:	mov	x2, xzr
  426c68:	mov	x4, xzr
  426c6c:	mov	x5, xzr
  426c70:	mov	x7, xzr
  426c74:	stp	x9, x8, [sp, #8]
  426c78:	str	x10, [sp]
  426c7c:	bl	43149c <ferror@plt+0x2d4bc>
  426c80:	cbz	w0, 426cf8 <ferror@plt+0x22d18>
  426c84:	mov	w1, #0x1                   	// #1
  426c88:	mov	x0, x22
  426c8c:	bl	434020 <ferror@plt+0x30040>
  426c90:	ldp	w0, w3, [x29, #-8]
  426c94:	ldr	w1, [sp, #24]
  426c98:	ubfx	w2, w20, #1, #1
  426c9c:	ubfx	w4, w20, #2, #1
  426ca0:	mov	x5, x19
  426ca4:	bl	426790 <ferror@plt+0x227b0>
  426ca8:	ldp	x20, x19, [sp, #208]
  426cac:	ldp	x22, x21, [sp, #192]
  426cb0:	ldr	x23, [sp, #176]
  426cb4:	ldp	x29, x30, [sp, #160]
  426cb8:	add	sp, sp, #0xe0
  426cbc:	ret
  426cc0:	adrp	x0, 445000 <ferror@plt+0x41020>
  426cc4:	adrp	x1, 444000 <ferror@plt+0x40020>
  426cc8:	adrp	x3, 444000 <ferror@plt+0x40020>
  426ccc:	adrp	x4, 444000 <ferror@plt+0x40020>
  426cd0:	add	x0, x0, #0x2f
  426cd4:	add	x1, x1, #0x4e8
  426cd8:	add	x3, x3, #0x4f5
  426cdc:	add	x4, x4, #0x50c
  426ce0:	mov	w2, #0xad6                 	// #2774
  426ce4:	bl	426194 <ferror@plt+0x221b4>
  426ce8:	adrp	x0, 444000 <ferror@plt+0x40020>
  426cec:	add	x0, x0, #0x576
  426cf0:	mov	x1, x21
  426cf4:	bl	4255fc <ferror@plt+0x2161c>
  426cf8:	ldr	x8, [x29, #24]
  426cfc:	adrp	x0, 444000 <ferror@plt+0x40020>
  426d00:	add	x0, x0, #0x5e2
  426d04:	ldr	x1, [x8, #8]
  426d08:	bl	4255fc <ferror@plt+0x2161c>
  426d0c:	stp	x29, x30, [sp, #-64]!
  426d10:	stp	x20, x19, [sp, #48]
  426d14:	add	x19, x1, #0x1
  426d18:	stp	x22, x21, [sp, #32]
  426d1c:	mov	x21, x0
  426d20:	mov	w1, #0x2f                  	// #47
  426d24:	mov	x0, x19
  426d28:	str	x23, [sp, #16]
  426d2c:	mov	x29, sp
  426d30:	bl	403ca0 <strchr@plt>
  426d34:	cbz	x0, 426d84 <ferror@plt+0x22da4>
  426d38:	ldr	x23, [x21, #8]
  426d3c:	cbz	x23, 426da8 <ferror@plt+0x22dc8>
  426d40:	mov	x20, x0
  426d44:	sub	x21, x0, x19
  426d48:	b	426d54 <ferror@plt+0x22d74>
  426d4c:	ldr	x23, [x23, #8]
  426d50:	cbz	x23, 426da8 <ferror@plt+0x22dc8>
  426d54:	ldr	x22, [x23]
  426d58:	mov	x1, x19
  426d5c:	mov	x2, x21
  426d60:	ldr	x0, [x22]
  426d64:	bl	403880 <strncmp@plt>
  426d68:	cbnz	w0, 426d4c <ferror@plt+0x22d6c>
  426d6c:	mov	x0, x22
  426d70:	mov	x1, x20
  426d74:	bl	426d0c <ferror@plt+0x22d2c>
  426d78:	cbz	w0, 426d4c <ferror@plt+0x22d6c>
  426d7c:	mov	w0, #0x1                   	// #1
  426d80:	b	426dac <ferror@plt+0x22dcc>
  426d84:	ldr	x20, [x21, #16]
  426d88:	cbz	x20, 426da8 <ferror@plt+0x22dc8>
  426d8c:	ldr	x8, [x20]
  426d90:	mov	x1, x19
  426d94:	ldr	x0, [x8]
  426d98:	bl	403b30 <strcmp@plt>
  426d9c:	cbz	w0, 426d7c <ferror@plt+0x22d9c>
  426da0:	ldr	x20, [x20, #8]
  426da4:	cbnz	x20, 426d8c <ferror@plt+0x22dac>
  426da8:	mov	w0, wzr
  426dac:	ldp	x20, x19, [sp, #48]
  426db0:	ldp	x22, x21, [sp, #32]
  426db4:	ldr	x23, [sp, #16]
  426db8:	ldp	x29, x30, [sp], #64
  426dbc:	ret
  426dc0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426dc4:	ldrb	w0, [x8, #3768]
  426dc8:	ret
  426dcc:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426dd0:	ldr	w8, [x8, #3772]
  426dd4:	cmp	w8, #0x0
  426dd8:	cset	w0, eq  // eq = none
  426ddc:	ret
  426de0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426de4:	ldr	w8, [x8, #3772]
  426de8:	cmp	w8, #0x400
  426dec:	cset	w0, ne  // ne = any
  426df0:	ret
  426df4:	stp	x29, x30, [sp, #-96]!
  426df8:	stp	x28, x27, [sp, #16]
  426dfc:	stp	x26, x25, [sp, #32]
  426e00:	stp	x24, x23, [sp, #48]
  426e04:	stp	x22, x21, [sp, #64]
  426e08:	stp	x20, x19, [sp, #80]
  426e0c:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  426e10:	mov	x21, x1
  426e14:	ldr	x1, [x9, #3752]
  426e18:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  426e1c:	mov	w20, w2
  426e20:	ldr	w2, [x9, #3744]
  426e24:	adrp	x8, 444000 <ferror@plt+0x40020>
  426e28:	adrp	x9, 444000 <ferror@plt+0x40020>
  426e2c:	add	x8, x8, #0x617
  426e30:	add	x9, x9, #0x607
  426e34:	tst	x4, #0x1
  426e38:	mov	x24, x5
  426e3c:	mov	x26, x4
  426e40:	mov	x19, x3
  426e44:	mov	x22, x0
  426e48:	csel	x23, x9, x8, eq  // eq = none
  426e4c:	mov	x29, sp
  426e50:	cbz	x1, 426e64 <ferror@plt+0x22e84>
  426e54:	adrp	x0, 444000 <ferror@plt+0x40020>
  426e58:	add	x0, x0, #0x62e
  426e5c:	bl	41fa28 <ferror@plt+0x1ba48>
  426e60:	b	426e78 <ferror@plt+0x22e98>
  426e64:	cbz	w2, 426f60 <ferror@plt+0x22f80>
  426e68:	adrp	x0, 440000 <ferror@plt+0x3c020>
  426e6c:	add	x0, x0, #0xf59
  426e70:	mov	w1, w2
  426e74:	bl	41fa28 <ferror@plt+0x1ba48>
  426e78:	mov	x25, x0
  426e7c:	cmp	x26, #0x1
  426e80:	b.eq	426ea0 <ferror@plt+0x22ec0>  // b.none
  426e84:	cbnz	x26, 426eac <ferror@plt+0x22ecc>
  426e88:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426e8c:	ldr	w8, [x8, #3772]
  426e90:	cbz	w8, 426eac <ferror@plt+0x22ecc>
  426e94:	adrp	x0, 444000 <ferror@plt+0x40020>
  426e98:	add	x0, x0, #0x662
  426e9c:	b	426f74 <ferror@plt+0x22f94>
  426ea0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426ea4:	ldr	w8, [x8, #3772]
  426ea8:	cbz	w8, 426f6c <ferror@plt+0x22f8c>
  426eac:	mvn	w8, w26
  426eb0:	lsl	x9, x26, #62
  426eb4:	and	x27, x24, x9, asr #63
  426eb8:	and	w28, w8, #0x1
  426ebc:	cbz	x27, 426ee0 <ferror@plt+0x22f00>
  426ec0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426ec4:	ldr	x1, [x8, #3776]
  426ec8:	mov	x0, x27
  426ecc:	bl	41a388 <ferror@plt+0x163a8>
  426ed0:	cmp	w0, #0x0
  426ed4:	cset	w8, eq  // eq = none
  426ed8:	cmp	w28, w8
  426edc:	b.eq	426f2c <ferror@plt+0x22f4c>  // b.none
  426ee0:	lsl	x8, x26, #61
  426ee4:	and	x24, x24, x8, asr #63
  426ee8:	cbz	x24, 426f0c <ferror@plt+0x22f2c>
  426eec:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  426ef0:	ldr	x1, [x8, #3784]
  426ef4:	mov	x0, x24
  426ef8:	bl	41a388 <ferror@plt+0x163a8>
  426efc:	cmp	w0, #0x0
  426f00:	cset	w8, eq  // eq = none
  426f04:	cmp	w28, w8
  426f08:	b.eq	426f44 <ferror@plt+0x22f64>  // b.none
  426f0c:	mov	x0, x25
  426f10:	ldp	x20, x19, [sp, #80]
  426f14:	ldp	x22, x21, [sp, #64]
  426f18:	ldp	x24, x23, [sp, #48]
  426f1c:	ldp	x26, x25, [sp, #32]
  426f20:	ldp	x28, x27, [sp, #16]
  426f24:	ldp	x29, x30, [sp], #96
  426f28:	b	414260 <ferror@plt+0x10280>
  426f2c:	adrp	x0, 444000 <ferror@plt+0x40020>
  426f30:	add	x0, x0, #0x6b5
  426f34:	mov	x1, x25
  426f38:	mov	x2, x23
  426f3c:	mov	x3, x27
  426f40:	b	426f58 <ferror@plt+0x22f78>
  426f44:	adrp	x0, 444000 <ferror@plt+0x40020>
  426f48:	add	x0, x0, #0x6d9
  426f4c:	mov	x1, x25
  426f50:	mov	x2, x23
  426f54:	mov	x3, x24
  426f58:	bl	41fa28 <ferror@plt+0x1ba48>
  426f5c:	b	426f7c <ferror@plt+0x22f9c>
  426f60:	adrp	x0, 444000 <ferror@plt+0x40020>
  426f64:	add	x0, x0, #0x636
  426f68:	bl	4255fc <ferror@plt+0x2161c>
  426f6c:	adrp	x0, 444000 <ferror@plt+0x40020>
  426f70:	add	x0, x0, #0x689
  426f74:	mov	x1, x25
  426f78:	bl	41fa28 <ferror@plt+0x1ba48>
  426f7c:	mov	x4, x0
  426f80:	mov	x0, x22
  426f84:	mov	x1, x21
  426f88:	mov	w2, w20
  426f8c:	mov	x3, x19
  426f90:	bl	426084 <ferror@plt+0x220a4>
  426f94:	stp	x29, x30, [sp, #-32]!
  426f98:	mov	w0, #0x10                  	// #16
  426f9c:	str	x19, [sp, #16]
  426fa0:	mov	x29, sp
  426fa4:	bl	4141b0 <ferror@plt+0x101d0>
  426fa8:	mov	x19, x0
  426fac:	mov	w0, #0x400                 	// #1024
  426fb0:	bl	421d98 <ferror@plt+0x1ddb8>
  426fb4:	str	x0, [x19]
  426fb8:	mov	x0, x19
  426fbc:	ldr	x19, [sp, #16]
  426fc0:	ldp	x29, x30, [sp], #32
  426fc4:	ret
  426fc8:	cbz	x0, 427080 <ferror@plt+0x230a0>
  426fcc:	stp	x29, x30, [sp, #-64]!
  426fd0:	stp	x22, x21, [sp, #32]
  426fd4:	stp	x20, x19, [sp, #48]
  426fd8:	mov	x19, x0
  426fdc:	ldr	x0, [x0, #8]
  426fe0:	str	x23, [sp, #16]
  426fe4:	mov	x29, sp
  426fe8:	cbz	x0, 42705c <ferror@plt+0x2307c>
  426fec:	adrp	x20, 445000 <ferror@plt+0x41020>
  426ff0:	adrp	x21, 444000 <ferror@plt+0x40020>
  426ff4:	adrp	x22, 444000 <ferror@plt+0x40020>
  426ff8:	add	x20, x20, #0x2f
  426ffc:	add	x21, x21, #0x7c3
  427000:	add	x22, x22, #0x7eb
  427004:	bl	41eea4 <ferror@plt+0x1aec4>
  427008:	mov	x1, x0
  42700c:	ldr	x23, [x0]
  427010:	ldr	x0, [x19, #8]
  427014:	bl	41f1a4 <ferror@plt+0x1b1c4>
  427018:	str	x0, [x19, #8]
  42701c:	cbz	x23, 427044 <ferror@plt+0x23064>
  427020:	ldr	x0, [x23, #8]
  427024:	bl	4212b0 <ferror@plt+0x1d2d0>
  427028:	ldr	x0, [x23, #24]
  42702c:	bl	414260 <ferror@plt+0x10280>
  427030:	mov	x0, x23
  427034:	bl	414260 <ferror@plt+0x10280>
  427038:	ldr	x0, [x19, #8]
  42703c:	cbnz	x0, 427004 <ferror@plt+0x23024>
  427040:	b	42705c <ferror@plt+0x2307c>
  427044:	mov	x0, x20
  427048:	mov	x1, x21
  42704c:	mov	x2, x22
  427050:	bl	415310 <ferror@plt+0x11330>
  427054:	ldr	x0, [x19, #8]
  427058:	cbnz	x0, 427004 <ferror@plt+0x23024>
  42705c:	ldr	x0, [x19]
  427060:	mov	w1, #0x1                   	// #1
  427064:	bl	422054 <ferror@plt+0x1e074>
  427068:	mov	x0, x19
  42706c:	ldp	x20, x19, [sp, #48]
  427070:	ldp	x22, x21, [sp, #32]
  427074:	ldr	x23, [sp, #16]
  427078:	ldp	x29, x30, [sp], #64
  42707c:	b	414260 <ferror@plt+0x10280>
  427080:	adrp	x0, 445000 <ferror@plt+0x41020>
  427084:	adrp	x1, 444000 <ferror@plt+0x40020>
  427088:	adrp	x2, 444000 <ferror@plt+0x40020>
  42708c:	add	x0, x0, #0x2f
  427090:	add	x1, x1, #0x6fd
  427094:	add	x2, x2, #0x72b
  427098:	b	415310 <ferror@plt+0x11330>
  42709c:	cbz	x0, 4270d0 <ferror@plt+0x230f0>
  4270a0:	stp	x29, x30, [sp, #-32]!
  4270a4:	str	x19, [sp, #16]
  4270a8:	mov	x19, x0
  4270ac:	ldr	x0, [x0, #8]
  4270b0:	mov	x29, sp
  4270b4:	bl	4212b0 <ferror@plt+0x1d2d0>
  4270b8:	ldr	x0, [x19, #24]
  4270bc:	bl	414260 <ferror@plt+0x10280>
  4270c0:	mov	x0, x19
  4270c4:	ldr	x19, [sp, #16]
  4270c8:	ldp	x29, x30, [sp], #32
  4270cc:	b	414260 <ferror@plt+0x10280>
  4270d0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4270d4:	adrp	x1, 444000 <ferror@plt+0x40020>
  4270d8:	adrp	x2, 444000 <ferror@plt+0x40020>
  4270dc:	add	x0, x0, #0x2f
  4270e0:	add	x1, x1, #0x7c3
  4270e4:	add	x2, x2, #0x7eb
  4270e8:	b	415310 <ferror@plt+0x11330>
  4270ec:	stp	x29, x30, [sp, #-32]!
  4270f0:	stp	x20, x19, [sp, #16]
  4270f4:	mov	x29, sp
  4270f8:	cbz	x0, 427124 <ferror@plt+0x23144>
  4270fc:	mov	x19, x0
  427100:	ldr	x0, [x0, #8]
  427104:	cbz	x0, 427140 <ferror@plt+0x23160>
  427108:	bl	41eea4 <ferror@plt+0x1aec4>
  42710c:	mov	x1, x0
  427110:	ldr	x20, [x0]
  427114:	ldr	x0, [x19, #8]
  427118:	bl	41f1a4 <ferror@plt+0x1b1c4>
  42711c:	str	x0, [x19, #8]
  427120:	b	427144 <ferror@plt+0x23164>
  427124:	adrp	x0, 445000 <ferror@plt+0x41020>
  427128:	adrp	x1, 444000 <ferror@plt+0x40020>
  42712c:	adrp	x2, 444000 <ferror@plt+0x40020>
  427130:	add	x0, x0, #0x2f
  427134:	add	x1, x1, #0x78e
  427138:	add	x2, x2, #0x72b
  42713c:	bl	415310 <ferror@plt+0x11330>
  427140:	mov	x20, xzr
  427144:	mov	x0, x20
  427148:	ldp	x20, x19, [sp, #16]
  42714c:	ldp	x29, x30, [sp], #32
  427150:	ret
  427154:	sub	sp, sp, #0x80
  427158:	stp	x29, x30, [sp, #32]
  42715c:	str	x27, [sp, #48]
  427160:	stp	x26, x25, [sp, #64]
  427164:	stp	x24, x23, [sp, #80]
  427168:	stp	x22, x21, [sp, #96]
  42716c:	stp	x20, x19, [sp, #112]
  427170:	add	x29, sp, #0x20
  427174:	cbz	x0, 427310 <ferror@plt+0x23330>
  427178:	cbz	w1, 4272f0 <ferror@plt+0x23310>
  42717c:	cbz	x2, 42732c <ferror@plt+0x2334c>
  427180:	mov	x19, x0
  427184:	ldr	x0, [x0]
  427188:	mov	w8, w1
  42718c:	mov	x1, x2
  427190:	mov	x2, x8
  427194:	bl	421f20 <ferror@plt+0x1df40>
  427198:	ldr	x9, [x19]
  42719c:	ldr	x8, [x9, #8]
  4271a0:	cmp	x8, #0x14
  4271a4:	b.cc	4272f0 <ferror@plt+0x23310>  // b.lo, b.ul, b.last
  4271a8:	ldr	x23, [x9]
  4271ac:	ldr	w9, [x23]
  4271b0:	rev	w20, w9
  4271b4:	cmp	x8, x20
  4271b8:	b.cc	4272f0 <ferror@plt+0x23310>  // b.lo, b.ul, b.last
  4271bc:	ldp	w8, w24, [x23, #4]
  4271c0:	rev	w8, w8
  4271c4:	rev	w26, w24
  4271c8:	stp	w8, w26, [sp]
  4271cc:	ldr	w25, [x23, #12]
  4271d0:	rev	w27, w25
  4271d4:	str	w27, [sp, #16]
  4271d8:	ldr	w8, [x23, #16]
  4271dc:	cbnz	w8, 42736c <ferror@plt+0x2338c>
  4271e0:	add	w0, w26, #0x1
  4271e4:	mov	w1, #0x8                   	// #8
  4271e8:	bl	4143c0 <ferror@plt+0x103e0>
  4271ec:	mov	w21, w27
  4271f0:	mov	x22, x0
  4271f4:	str	x0, [sp, #8]
  4271f8:	mov	w1, #0x10                  	// #16
  4271fc:	mov	x0, x21
  427200:	bl	4143c0 <ferror@plt+0x103e0>
  427204:	str	x0, [sp, #24]
  427208:	cbz	w24, 427270 <ferror@plt+0x23290>
  42720c:	ldr	w8, [x23, #20]
  427210:	add	x23, x23, #0x18
  427214:	mov	x0, x23
  427218:	rev	w24, w8
  42721c:	mov	x1, x24
  427220:	bl	41f90c <ferror@plt+0x1b92c>
  427224:	str	x0, [x22]
  427228:	cmp	w26, #0x2
  42722c:	add	x22, x23, x24
  427230:	b.cc	427268 <ferror@plt+0x23288>  // b.lo, b.ul, b.last
  427234:	mov	w24, w26
  427238:	mov	w26, #0x1                   	// #1
  42723c:	ldr	x27, [sp, #8]
  427240:	ldr	w8, [x22], #4
  427244:	rev	w23, w8
  427248:	mov	x0, x22
  42724c:	mov	x1, x23
  427250:	bl	41f90c <ferror@plt+0x1b92c>
  427254:	str	x0, [x27, x26, lsl #3]
  427258:	add	x26, x26, #0x1
  42725c:	cmp	x24, x26
  427260:	add	x22, x22, x23
  427264:	b.ne	42723c <ferror@plt+0x2325c>  // b.any
  427268:	cbnz	w25, 427278 <ferror@plt+0x23298>
  42726c:	b	4272a0 <ferror@plt+0x232c0>
  427270:	add	x22, x23, #0x14
  427274:	cbz	w25, 4272a0 <ferror@plt+0x232c0>
  427278:	ldr	x23, [sp, #24]
  42727c:	mov	x24, xzr
  427280:	ldr	x8, [x22], #8
  427284:	rev	x8, x8
  427288:	fmov	d0, x8
  42728c:	bl	43bce8 <ferror@plt+0x37d08>
  427290:	str	q0, [x23, x24, lsl #4]
  427294:	add	x24, x24, #0x1
  427298:	cmp	x24, x21
  42729c:	b.cc	427280 <ferror@plt+0x232a0>  // b.lo, b.ul, b.last
  4272a0:	ldr	x0, [x19]
  4272a4:	ldr	x8, [x0]
  4272a8:	add	x8, x8, x20
  4272ac:	cmp	x22, x8
  4272b0:	b.hi	427364 <ferror@plt+0x23384>  // b.pmore
  4272b4:	mov	x1, xzr
  4272b8:	mov	x2, x20
  4272bc:	bl	423088 <ferror@plt+0x1f0a8>
  4272c0:	ldr	x20, [x19, #8]
  4272c4:	mov	x0, sp
  4272c8:	mov	w1, #0x20                  	// #32
  4272cc:	bl	41f8bc <ferror@plt+0x1b8dc>
  4272d0:	mov	x1, x0
  4272d4:	mov	x0, x20
  4272d8:	bl	41eec4 <ferror@plt+0x1aee4>
  4272dc:	ldr	x9, [x19]
  4272e0:	str	x0, [x19, #8]
  4272e4:	ldp	x23, x8, [x9]
  4272e8:	cmp	x8, #0x14
  4272ec:	b.cs	4271ac <ferror@plt+0x231cc>  // b.hs, b.nlast
  4272f0:	ldp	x20, x19, [sp, #112]
  4272f4:	ldp	x22, x21, [sp, #96]
  4272f8:	ldp	x24, x23, [sp, #80]
  4272fc:	ldp	x26, x25, [sp, #64]
  427300:	ldr	x27, [sp, #48]
  427304:	ldp	x29, x30, [sp, #32]
  427308:	add	sp, sp, #0x80
  42730c:	ret
  427310:	adrp	x0, 445000 <ferror@plt+0x41020>
  427314:	adrp	x1, 444000 <ferror@plt+0x40020>
  427318:	adrp	x2, 444000 <ferror@plt+0x40020>
  42731c:	add	x0, x0, #0x2f
  427320:	add	x1, x1, #0x73b
  427324:	add	x2, x2, #0x72b
  427328:	b	427344 <ferror@plt+0x23364>
  42732c:	adrp	x0, 445000 <ferror@plt+0x41020>
  427330:	adrp	x1, 444000 <ferror@plt+0x40020>
  427334:	adrp	x2, 444000 <ferror@plt+0x40020>
  427338:	add	x0, x0, #0x2f
  42733c:	add	x1, x1, #0x73b
  427340:	add	x2, x2, #0x780
  427344:	ldp	x20, x19, [sp, #112]
  427348:	ldp	x22, x21, [sp, #96]
  42734c:	ldp	x24, x23, [sp, #80]
  427350:	ldp	x26, x25, [sp, #64]
  427354:	ldr	x27, [sp, #48]
  427358:	ldp	x29, x30, [sp, #32]
  42735c:	add	sp, sp, #0x80
  427360:	b	415310 <ferror@plt+0x11330>
  427364:	ldr	x0, [sp, #24]
  427368:	ldr	x21, [sp, #8]
  42736c:	bl	414260 <ferror@plt+0x10280>
  427370:	mov	x0, x21
  427374:	bl	4212b0 <ferror@plt+0x1d2d0>
  427378:	adrp	x0, 444000 <ferror@plt+0x40020>
  42737c:	add	x0, x0, #0xe60
  427380:	bl	4255fc <ferror@plt+0x2161c>
  427384:	sub	sp, sp, #0x100
  427388:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42738c:	ldr	w8, [x8, #1952]
  427390:	stp	x29, x30, [sp, #240]
  427394:	add	x29, sp, #0xf0
  427398:	stp	x2, x3, [x29, #-112]
  42739c:	stp	x4, x5, [x29, #-96]
  4273a0:	stp	x6, x7, [x29, #-80]
  4273a4:	stp	q1, q2, [sp, #16]
  4273a8:	str	q3, [sp, #48]
  4273ac:	str	q0, [sp]
  4273b0:	stp	q4, q5, [sp, #64]
  4273b4:	stp	q6, q7, [sp, #96]
  4273b8:	cbz	w8, 4273fc <ferror@plt+0x2341c>
  4273bc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4273c0:	mov	x10, sp
  4273c4:	sub	x11, x29, #0x70
  4273c8:	movk	x8, #0xff80, lsl #32
  4273cc:	add	x9, x29, #0x10
  4273d0:	add	x10, x10, #0x80
  4273d4:	add	x11, x11, #0x30
  4273d8:	stp	x10, x8, [x29, #-16]
  4273dc:	stp	x9, x11, [x29, #-32]
  4273e0:	ldp	q0, q1, [x29, #-32]
  4273e4:	sub	x2, x29, #0x40
  4273e8:	stp	q0, q1, [x29, #-64]
  4273ec:	bl	427424 <ferror@plt+0x23444>
  4273f0:	ldp	x29, x30, [sp, #240]
  4273f4:	add	sp, sp, #0x100
  4273f8:	ret
  4273fc:	adrp	x0, 445000 <ferror@plt+0x41020>
  427400:	adrp	x1, 444000 <ferror@plt+0x40020>
  427404:	adrp	x3, 444000 <ferror@plt+0x40020>
  427408:	adrp	x4, 444000 <ferror@plt+0x40020>
  42740c:	add	x0, x0, #0x2f
  427410:	add	x1, x1, #0x4e8
  427414:	add	x3, x3, #0x7f8
  427418:	add	x4, x4, #0x80e
  42741c:	mov	w2, #0xc90                 	// #3216
  427420:	bl	426194 <ferror@plt+0x221b4>
  427424:	sub	sp, sp, #0x90
  427428:	cmp	w0, #0x1
  42742c:	stp	x29, x30, [sp, #128]
  427430:	add	x29, sp, #0x80
  427434:	b.eq	427448 <ferror@plt+0x23468>  // b.none
  427438:	cbnz	w0, 427500 <ferror@plt+0x23520>
  42743c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  427440:	ldr	x8, [x8, #3648]
  427444:	b	427450 <ferror@plt+0x23470>
  427448:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42744c:	ldr	x8, [x8, #3656]
  427450:	stp	x8, x1, [sp]
  427454:	ldr	w9, [x2, #24]
  427458:	mov	w8, #0x10                  	// #16
  42745c:	mov	x10, sp
  427460:	tbz	w9, #31, 427488 <ferror@plt+0x234a8>
  427464:	add	w12, w9, #0x8
  427468:	cmn	w9, #0x8
  42746c:	str	w12, [x2, #24]
  427470:	b.gt	427484 <ferror@plt+0x234a4>
  427474:	ldr	x11, [x2, #8]
  427478:	add	x11, x11, w9, sxtw
  42747c:	mov	w9, w12
  427480:	b	427494 <ferror@plt+0x234b4>
  427484:	mov	w9, w12
  427488:	ldr	x11, [x2]
  42748c:	add	x12, x11, #0x8
  427490:	str	x12, [x2]
  427494:	ldr	x11, [x11]
  427498:	str	x11, [x10, x8]
  42749c:	cbz	x11, 4274ec <ferror@plt+0x2350c>
  4274a0:	add	x8, x8, #0x8
  4274a4:	cmp	x8, #0x80
  4274a8:	b.ne	427460 <ferror@plt+0x23480>  // b.any
  4274ac:	adrp	x8, 443000 <ferror@plt+0x3f020>
  4274b0:	ldr	q0, [x8, #3232]
  4274b4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4274b8:	adrp	x1, 444000 <ferror@plt+0x40020>
  4274bc:	adrp	x3, 444000 <ferror@plt+0x40020>
  4274c0:	adrp	x4, 444000 <ferror@plt+0x40020>
  4274c4:	adrp	x5, 43c000 <ferror@plt+0x38020>
  4274c8:	add	x0, x0, #0x2f
  4274cc:	add	x1, x1, #0x4e8
  4274d0:	add	x3, x3, #0xe85
  4274d4:	add	x4, x4, #0xe9e
  4274d8:	add	x5, x5, #0x41a
  4274dc:	mov	w2, #0xc4a                 	// #3146
  4274e0:	mov	w6, #0x69                  	// #105
  4274e4:	mov	v1.16b, v0.16b
  4274e8:	bl	4261fc <ferror@plt+0x2221c>
  4274ec:	mov	x0, sp
  4274f0:	bl	40af94 <ferror@plt+0x6fb4>
  4274f4:	ldp	x29, x30, [sp, #128]
  4274f8:	add	sp, sp, #0x90
  4274fc:	ret
  427500:	adrp	x0, 445000 <ferror@plt+0x41020>
  427504:	adrp	x1, 444000 <ferror@plt+0x40020>
  427508:	adrp	x3, 444000 <ferror@plt+0x40020>
  42750c:	add	x0, x0, #0x2f
  427510:	add	x1, x1, #0x4e8
  427514:	add	x3, x3, #0xe85
  427518:	mov	w2, #0xc3f                 	// #3135
  42751c:	mov	x4, xzr
  427520:	bl	426194 <ferror@plt+0x221b4>
  427524:	stp	x29, x30, [sp, #-16]!
  427528:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42752c:	ldr	w8, [x8, #1952]
  427530:	mov	x29, sp
  427534:	cbz	w8, 427564 <ferror@plt+0x23584>
  427538:	cbz	w0, 427550 <ferror@plt+0x23570>
  42753c:	cmp	w0, #0x1
  427540:	b.ne	42758c <ferror@plt+0x235ac>  // b.any
  427544:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  427548:	add	x8, x8, #0xe48
  42754c:	b	427558 <ferror@plt+0x23578>
  427550:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  427554:	add	x8, x8, #0xe40
  427558:	ldr	x0, [x8]
  42755c:	ldp	x29, x30, [sp], #16
  427560:	ret
  427564:	adrp	x0, 445000 <ferror@plt+0x41020>
  427568:	adrp	x1, 444000 <ferror@plt+0x40020>
  42756c:	adrp	x3, 444000 <ferror@plt+0x40020>
  427570:	adrp	x4, 444000 <ferror@plt+0x40020>
  427574:	add	x0, x0, #0x2f
  427578:	add	x1, x1, #0x4e8
  42757c:	add	x3, x3, #0x824
  427580:	add	x4, x4, #0x80e
  427584:	mov	w2, #0xcaa                 	// #3242
  427588:	bl	426194 <ferror@plt+0x221b4>
  42758c:	adrp	x0, 445000 <ferror@plt+0x41020>
  427590:	adrp	x1, 444000 <ferror@plt+0x40020>
  427594:	adrp	x3, 444000 <ferror@plt+0x40020>
  427598:	add	x0, x0, #0x2f
  42759c:	add	x1, x1, #0x4e8
  4275a0:	add	x3, x3, #0x824
  4275a4:	mov	w2, #0xcb1                 	// #3249
  4275a8:	mov	x4, xzr
  4275ac:	bl	426194 <ferror@plt+0x221b4>
  4275b0:	sub	sp, sp, #0x120
  4275b4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4275b8:	ldr	w8, [x8, #1952]
  4275bc:	stp	x29, x30, [sp, #240]
  4275c0:	add	x29, sp, #0xf0
  4275c4:	str	x28, [sp, #256]
  4275c8:	stp	x20, x19, [sp, #272]
  4275cc:	stp	x2, x3, [x29, #-112]
  4275d0:	stp	x4, x5, [x29, #-96]
  4275d4:	stp	x6, x7, [x29, #-80]
  4275d8:	stp	q1, q2, [sp, #16]
  4275dc:	str	q3, [sp, #48]
  4275e0:	str	q0, [sp]
  4275e4:	stp	q4, q5, [sp, #64]
  4275e8:	stp	q6, q7, [sp, #96]
  4275ec:	cbz	w8, 427680 <ferror@plt+0x236a0>
  4275f0:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  4275f4:	ldr	x8, [x20, #3792]
  4275f8:	cbz	x8, 4276a8 <ferror@plt+0x236c8>
  4275fc:	mov	x8, #0xffffffffffffffd0    	// #-48
  427600:	mov	x10, sp
  427604:	sub	x11, x29, #0x70
  427608:	movk	x8, #0xff80, lsl #32
  42760c:	add	x9, x29, #0x30
  427610:	add	x10, x10, #0x80
  427614:	add	x11, x11, #0x30
  427618:	stp	x10, x8, [x29, #-16]
  42761c:	stp	x9, x11, [x29, #-32]
  427620:	ldp	q0, q1, [x29, #-32]
  427624:	sub	x2, x29, #0x40
  427628:	stp	q0, q1, [x29, #-64]
  42762c:	bl	427424 <ferror@plt+0x23444>
  427630:	mov	x19, x0
  427634:	mov	x0, xzr
  427638:	mov	x1, x19
  42763c:	bl	41eec4 <ferror@plt+0x1aee4>
  427640:	b	427648 <ferror@plt+0x23668>
  427644:	clrex
  427648:	ldr	x8, [x20, #3792]
  42764c:	ldr	x9, [x8]
  427650:	str	x9, [x0, #8]
  427654:	ldaxr	x10, [x8]
  427658:	cmp	x10, x9
  42765c:	b.ne	427644 <ferror@plt+0x23664>  // b.any
  427660:	stlxr	w10, x0, [x8]
  427664:	cbnz	w10, 427654 <ferror@plt+0x23674>
  427668:	mov	x0, x19
  42766c:	ldp	x20, x19, [sp, #272]
  427670:	ldr	x28, [sp, #256]
  427674:	ldp	x29, x30, [sp, #240]
  427678:	add	sp, sp, #0x120
  42767c:	ret
  427680:	adrp	x0, 445000 <ferror@plt+0x41020>
  427684:	adrp	x1, 444000 <ferror@plt+0x40020>
  427688:	adrp	x3, 444000 <ferror@plt+0x40020>
  42768c:	adrp	x4, 444000 <ferror@plt+0x40020>
  427690:	add	x0, x0, #0x2f
  427694:	add	x1, x1, #0x4e8
  427698:	add	x3, x3, #0x833
  42769c:	add	x4, x4, #0x80e
  4276a0:	mov	w2, #0xcd4                 	// #3284
  4276a4:	bl	426194 <ferror@plt+0x221b4>
  4276a8:	adrp	x0, 444000 <ferror@plt+0x40020>
  4276ac:	add	x0, x0, #0x847
  4276b0:	bl	4255fc <ferror@plt+0x2161c>
  4276b4:	ands	w8, w1, #0x7f
  4276b8:	b.eq	4276e0 <ferror@plt+0x23700>  // b.none
  4276bc:	mov	w9, #0x1000000             	// #16777216
  4276c0:	cmp	w8, #0xe
  4276c4:	add	w9, w9, w8, lsl #24
  4276c8:	b.ne	4276e8 <ferror@plt+0x23708>  // b.any
  4276cc:	mov	w10, #0x1ffffff             	// #33554431
  4276d0:	cmp	w9, w10
  4276d4:	b.le	4276e8 <ferror@plt+0x23708>
  4276d8:	mov	w8, #0x400                 	// #1024
  4276dc:	b	4276fc <ferror@plt+0x2371c>
  4276e0:	ubfx	w8, w1, #8, #8
  4276e4:	b	4276fc <ferror@plt+0x2371c>
  4276e8:	mov	w10, #0x1ffffff             	// #33554431
  4276ec:	lsl	w8, w8, #12
  4276f0:	cmp	w9, w10
  4276f4:	mov	w9, #0x200                 	// #512
  4276f8:	csel	w8, w8, w9, gt
  4276fc:	ldr	x9, [x2, #24]
  427700:	str	w8, [x2, #16]
  427704:	cbnz	x9, 427710 <ferror@plt+0x23730>
  427708:	ldr	x8, [x2, #48]
  42770c:	cbz	x8, 427714 <ferror@plt+0x23734>
  427710:	ret
  427714:	ldr	x0, [x2, #8]
  427718:	b	412170 <ferror@plt+0xe190>
  42771c:	stp	x29, x30, [sp, #-48]!
  427720:	stp	x28, x21, [sp, #16]
  427724:	stp	x20, x19, [sp, #32]
  427728:	mov	x29, sp
  42772c:	sub	sp, sp, #0x1, lsl #12
  427730:	sub	sp, sp, #0x10
  427734:	mov	x19, x2
  427738:	add	x1, sp, #0x8
  42773c:	sub	x3, x29, #0x8
  427740:	mov	w2, #0x1000                	// #4096
  427744:	mov	x4, xzr
  427748:	mov	x20, x0
  42774c:	bl	439b60 <ferror@plt+0x35b80>
  427750:	tst	w0, #0xfffffffd
  427754:	b.eq	427768 <ferror@plt+0x23788>  // b.none
  427758:	cmp	w0, #0x3
  42775c:	b.ne	427780 <ferror@plt+0x237a0>  // b.any
  427760:	mov	w0, #0x1                   	// #1
  427764:	b	42782c <ferror@plt+0x2384c>
  427768:	mov	x21, x19
  42776c:	ldr	x8, [x21, #24]!
  427770:	cmp	x8, x20
  427774:	b.eq	4277e0 <ferror@plt+0x23800>  // b.none
  427778:	add	x8, x19, #0x30
  42777c:	b	4277bc <ferror@plt+0x237dc>
  427780:	ldr	x8, [x19, #24]
  427784:	cmp	x8, x20
  427788:	b.eq	427844 <ferror@plt+0x23864>  // b.none
  42778c:	ldr	x0, [x19, #64]
  427790:	ldur	x2, [x29, #-8]
  427794:	add	x1, sp, #0x8
  427798:	bl	421f20 <ferror@plt+0x1df40>
  42779c:	ldr	w8, [x19, #56]
  4277a0:	cbz	w8, 427760 <ferror@plt+0x23780>
  4277a4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  4277a8:	add	x8, x8, #0x8f8
  4277ac:	ldr	x19, [x8]
  4277b0:	cbnz	x19, 42786c <ferror@plt+0x2388c>
  4277b4:	b	427760 <ferror@plt+0x23780>
  4277b8:	clrex
  4277bc:	dmb	ish
  4277c0:	ldr	x0, [x8]
  4277c4:	ldaxr	x9, [x8]
  4277c8:	cmp	x9, x0
  4277cc:	b.ne	4277b8 <ferror@plt+0x237d8>  // b.any
  4277d0:	stlxr	w9, xzr, [x8]
  4277d4:	cbnz	w9, 4277c4 <ferror@plt+0x237e4>
  4277d8:	b	4277fc <ferror@plt+0x2381c>
  4277dc:	clrex
  4277e0:	dmb	ish
  4277e4:	ldr	x0, [x21]
  4277e8:	ldaxr	x8, [x21]
  4277ec:	cmp	x8, x0
  4277f0:	b.ne	4277dc <ferror@plt+0x237fc>  // b.any
  4277f4:	stlxr	w8, xzr, [x21]
  4277f8:	cbnz	w8, 4277e8 <ferror@plt+0x23808>
  4277fc:	cbz	x0, 427804 <ferror@plt+0x23824>
  427800:	bl	4376b8 <ferror@plt+0x336d8>
  427804:	ldr	w8, [x19, #16]
  427808:	cmn	w8, #0x1
  42780c:	b.eq	427828 <ferror@plt+0x23848>  // b.none
  427810:	ldr	x8, [x21]
  427814:	cbnz	x8, 427828 <ferror@plt+0x23848>
  427818:	ldr	x8, [x19, #48]
  42781c:	cbnz	x8, 427828 <ferror@plt+0x23848>
  427820:	ldr	x0, [x19, #8]
  427824:	bl	412170 <ferror@plt+0xe190>
  427828:	mov	w0, wzr
  42782c:	add	sp, sp, #0x1, lsl #12
  427830:	add	sp, sp, #0x10
  427834:	ldp	x20, x19, [sp, #32]
  427838:	ldp	x28, x21, [sp, #16]
  42783c:	ldp	x29, x30, [sp], #48
  427840:	ret
  427844:	ldr	x0, [x19, #40]
  427848:	ldur	x2, [x29, #-8]
  42784c:	add	x1, sp, #0x8
  427850:	bl	421f20 <ferror@plt+0x1df40>
  427854:	ldr	w8, [x19, #32]
  427858:	cbz	w8, 427760 <ferror@plt+0x23780>
  42785c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  427860:	add	x8, x8, #0x900
  427864:	ldr	x19, [x8]
  427868:	cbz	x19, 427760 <ferror@plt+0x23780>
  42786c:	ldur	x8, [x29, #-8]
  427870:	cbz	x8, 427760 <ferror@plt+0x23780>
  427874:	mov	x20, xzr
  427878:	add	x21, sp, #0x8
  42787c:	add	x0, x21, x20
  427880:	sub	x2, x8, x20
  427884:	mov	w1, #0x1                   	// #1
  427888:	mov	x3, x19
  42788c:	bl	403ce0 <fwrite@plt>
  427890:	cbz	x0, 4278a8 <ferror@plt+0x238c8>
  427894:	ldur	x8, [x29, #-8]
  427898:	add	x20, x0, x20
  42789c:	cmp	x8, x20
  4278a0:	b.hi	42787c <ferror@plt+0x2389c>  // b.pmore
  4278a4:	b	427760 <ferror@plt+0x23780>
  4278a8:	bl	403ee0 <__errno_location@plt>
  4278ac:	ldr	w0, [x0]
  4278b0:	bl	42003c <ferror@plt+0x1c05c>
  4278b4:	mov	x1, x0
  4278b8:	adrp	x0, 444000 <ferror@plt+0x40020>
  4278bc:	add	x0, x0, #0xe4f
  4278c0:	bl	4255fc <ferror@plt+0x2161c>
  4278c4:	stp	x29, x30, [sp, #-16]!
  4278c8:	ldr	w0, [x0]
  4278cc:	mov	w1, #0xe                   	// #14
  4278d0:	mov	x29, sp
  4278d4:	bl	4036d0 <kill@plt>
  4278d8:	mov	w0, wzr
  4278dc:	ldp	x29, x30, [sp], #16
  4278e0:	ret
  4278e4:	stp	x29, x30, [sp, #-32]!
  4278e8:	str	x19, [sp, #16]
  4278ec:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  4278f0:	ldr	w0, [x19, #3824]
  4278f4:	mov	x29, sp
  4278f8:	cbz	w0, 427908 <ferror@plt+0x23928>
  4278fc:	ldr	x19, [sp, #16]
  427900:	ldp	x29, x30, [sp], #32
  427904:	ret
  427908:	adrp	x0, 444000 <ferror@plt+0x40020>
  42790c:	add	x0, x0, #0xed0
  427910:	bl	41a6d4 <ferror@plt+0x166f4>
  427914:	str	w0, [x19, #3824]
  427918:	b	4278fc <ferror@plt+0x2391c>
  42791c:	stp	x29, x30, [sp, #-64]!
  427920:	stp	x20, x19, [sp, #48]
  427924:	mov	x19, x0
  427928:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42792c:	add	x0, x0, #0xef8
  427930:	str	x23, [sp, #16]
  427934:	stp	x22, x21, [sp, #32]
  427938:	mov	x29, sp
  42793c:	mov	x21, x2
  427940:	mov	x20, x1
  427944:	bl	42fcfc <ferror@plt+0x2bd1c>
  427948:	ldr	w8, [x19]
  42794c:	cmp	w8, #0x1
  427950:	b.ne	42797c <ferror@plt+0x2399c>  // b.any
  427954:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  427958:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  42795c:	add	x22, x22, #0xf00
  427960:	add	x23, x23, #0xef8
  427964:	mov	x0, x22
  427968:	mov	x1, x23
  42796c:	bl	430268 <ferror@plt+0x2c288>
  427970:	ldr	w8, [x19]
  427974:	cmp	w8, #0x1
  427978:	b.eq	427964 <ferror@plt+0x23984>  // b.none
  42797c:	ldr	w8, [x19]
  427980:	cmp	w8, #0x2
  427984:	b.eq	4279c8 <ferror@plt+0x239e8>  // b.none
  427988:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  42798c:	add	x22, x22, #0xef8
  427990:	mov	w8, #0x1                   	// #1
  427994:	mov	x0, x22
  427998:	str	w8, [x19]
  42799c:	bl	42fda8 <ferror@plt+0x2bdc8>
  4279a0:	mov	x0, x21
  4279a4:	blr	x20
  4279a8:	str	x0, [x19, #8]
  4279ac:	mov	x0, x22
  4279b0:	bl	42fcfc <ferror@plt+0x2bd1c>
  4279b4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4279b8:	mov	w8, #0x2                   	// #2
  4279bc:	add	x0, x0, #0xf00
  4279c0:	str	w8, [x19]
  4279c4:	bl	4303a4 <ferror@plt+0x2c3c4>
  4279c8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4279cc:	add	x0, x0, #0xef8
  4279d0:	bl	42fda8 <ferror@plt+0x2bdc8>
  4279d4:	ldr	x0, [x19, #8]
  4279d8:	ldp	x20, x19, [sp, #48]
  4279dc:	ldp	x22, x21, [sp, #32]
  4279e0:	ldr	x23, [sp, #16]
  4279e4:	ldp	x29, x30, [sp], #64
  4279e8:	ret
  4279ec:	stp	x29, x30, [sp, #-48]!
  4279f0:	stp	x20, x19, [sp, #32]
  4279f4:	mov	x19, x0
  4279f8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4279fc:	add	x0, x0, #0xef8
  427a00:	stp	x22, x21, [sp, #16]
  427a04:	mov	x29, sp
  427a08:	bl	42fcfc <ferror@plt+0x2bd1c>
  427a0c:	dmb	ish
  427a10:	ldr	x8, [x19]
  427a14:	cbnz	x8, 427a58 <ferror@plt+0x23a78>
  427a18:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  427a1c:	ldr	x0, [x22, #3856]
  427a20:	mov	x1, x19
  427a24:	bl	41f3e0 <ferror@plt+0x1b400>
  427a28:	cbz	x0, 427a7c <ferror@plt+0x23a9c>
  427a2c:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  427a30:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  427a34:	add	x20, x20, #0xf00
  427a38:	add	x21, x21, #0xef8
  427a3c:	mov	x0, x20
  427a40:	mov	x1, x21
  427a44:	bl	430268 <ferror@plt+0x2c288>
  427a48:	ldr	x0, [x22, #3856]
  427a4c:	mov	x1, x19
  427a50:	bl	41f3e0 <ferror@plt+0x1b400>
  427a54:	cbnz	x0, 427a3c <ferror@plt+0x23a5c>
  427a58:	mov	w19, wzr
  427a5c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427a60:	add	x0, x0, #0xef8
  427a64:	bl	42fda8 <ferror@plt+0x2bdc8>
  427a68:	mov	w0, w19
  427a6c:	ldp	x20, x19, [sp, #32]
  427a70:	ldp	x22, x21, [sp, #16]
  427a74:	ldp	x29, x30, [sp], #48
  427a78:	ret
  427a7c:	ldr	x0, [x22, #3856]
  427a80:	mov	x1, x19
  427a84:	bl	41eec4 <ferror@plt+0x1aee4>
  427a88:	str	x0, [x22, #3856]
  427a8c:	mov	w19, #0x1                   	// #1
  427a90:	b	427a5c <ferror@plt+0x23a7c>
  427a94:	stp	x29, x30, [sp, #-48]!
  427a98:	str	x21, [sp, #16]
  427a9c:	stp	x20, x19, [sp, #32]
  427aa0:	dmb	ish
  427aa4:	ldr	x8, [x0]
  427aa8:	mov	x29, sp
  427aac:	cbnz	x8, 427b0c <ferror@plt+0x23b2c>
  427ab0:	cbz	x1, 427b28 <ferror@plt+0x23b48>
  427ab4:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  427ab8:	ldr	x8, [x21, #3856]
  427abc:	cbz	x8, 427b44 <ferror@plt+0x23b64>
  427ac0:	str	x1, [x0]
  427ac4:	dmb	ish
  427ac8:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  427acc:	add	x20, x20, #0xef8
  427ad0:	mov	x19, x0
  427ad4:	mov	x0, x20
  427ad8:	bl	42fcfc <ferror@plt+0x2bd1c>
  427adc:	ldr	x0, [x21, #3856]
  427ae0:	mov	x1, x19
  427ae4:	bl	41f074 <ferror@plt+0x1b094>
  427ae8:	str	x0, [x21, #3856]
  427aec:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427af0:	add	x0, x0, #0xf00
  427af4:	bl	4303a4 <ferror@plt+0x2c3c4>
  427af8:	mov	x0, x20
  427afc:	ldp	x20, x19, [sp, #32]
  427b00:	ldr	x21, [sp, #16]
  427b04:	ldp	x29, x30, [sp], #48
  427b08:	b	42fda8 <ferror@plt+0x2bdc8>
  427b0c:	adrp	x0, 445000 <ferror@plt+0x41020>
  427b10:	adrp	x1, 444000 <ferror@plt+0x40020>
  427b14:	adrp	x2, 444000 <ferror@plt+0x40020>
  427b18:	add	x0, x0, #0x2f
  427b1c:	add	x1, x1, #0xedf
  427b20:	add	x2, x2, #0xf0e
  427b24:	b	427b5c <ferror@plt+0x23b7c>
  427b28:	adrp	x0, 445000 <ferror@plt+0x41020>
  427b2c:	adrp	x1, 444000 <ferror@plt+0x40020>
  427b30:	adrp	x2, 444000 <ferror@plt+0x40020>
  427b34:	add	x0, x0, #0x2f
  427b38:	add	x1, x1, #0xedf
  427b3c:	add	x2, x2, #0xf3c
  427b40:	b	427b5c <ferror@plt+0x23b7c>
  427b44:	adrp	x0, 445000 <ferror@plt+0x41020>
  427b48:	adrp	x1, 444000 <ferror@plt+0x40020>
  427b4c:	adrp	x2, 444000 <ferror@plt+0x40020>
  427b50:	add	x0, x0, #0x2f
  427b54:	add	x1, x1, #0xedf
  427b58:	add	x2, x2, #0xf48
  427b5c:	ldp	x20, x19, [sp, #32]
  427b60:	ldr	x21, [sp, #16]
  427b64:	ldp	x29, x30, [sp], #48
  427b68:	b	415310 <ferror@plt+0x11330>
  427b6c:	add	x8, x0, #0x18
  427b70:	ldaxr	w9, [x8]
  427b74:	add	w9, w9, #0x1
  427b78:	stlxr	w10, w9, [x8]
  427b7c:	cbnz	w10, 427b70 <ferror@plt+0x23b90>
  427b80:	ret
  427b84:	mov	x1, x0
  427b88:	add	x8, x0, #0x18
  427b8c:	ldaxr	w9, [x8]
  427b90:	subs	w9, w9, #0x1
  427b94:	stlxr	w10, w9, [x8]
  427b98:	cbnz	w10, 427b8c <ferror@plt+0x23bac>
  427b9c:	b.ne	427bb0 <ferror@plt+0x23bd0>  // b.any
  427ba0:	ldr	w8, [x1, #28]
  427ba4:	cbz	w8, 427bb4 <ferror@plt+0x23bd4>
  427ba8:	mov	x0, x1
  427bac:	b	4306a0 <ferror@plt+0x2c6c0>
  427bb0:	ret
  427bb4:	mov	w0, #0x30                  	// #48
  427bb8:	b	41dec0 <ferror@plt+0x19ee0>
  427bbc:	stp	x29, x30, [sp, #-32]!
  427bc0:	stp	x20, x19, [sp, #16]
  427bc4:	mov	x29, sp
  427bc8:	cbz	x0, 427c2c <ferror@plt+0x23c4c>
  427bcc:	mov	x19, x0
  427bd0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427bd4:	add	x0, x0, #0x7c8
  427bd8:	mov	x1, x19
  427bdc:	bl	430600 <ferror@plt+0x2c620>
  427be0:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  427be4:	add	x20, x20, #0xf18
  427be8:	mov	x0, x20
  427bec:	bl	42fcfc <ferror@plt+0x2bd1c>
  427bf0:	mov	x0, x20
  427bf4:	bl	42fda8 <ferror@plt+0x2bdc8>
  427bf8:	ldr	x0, [x19, #32]
  427bfc:	cbz	x0, 427c10 <ferror@plt+0x23c30>
  427c00:	bl	430a0c <ferror@plt+0x2ca2c>
  427c04:	ldr	x0, [x19, #32]
  427c08:	bl	414260 <ferror@plt+0x10280>
  427c0c:	str	xzr, [x19, #32]
  427c10:	ldp	x8, x0, [x19]
  427c14:	blr	x8
  427c18:	str	x0, [x19, #40]
  427c1c:	ldp	x20, x19, [sp, #16]
  427c20:	mov	x0, xzr
  427c24:	ldp	x29, x30, [sp], #32
  427c28:	ret
  427c2c:	adrp	x0, 445000 <ferror@plt+0x41020>
  427c30:	adrp	x1, 444000 <ferror@plt+0x40020>
  427c34:	adrp	x3, 444000 <ferror@plt+0x40020>
  427c38:	adrp	x4, 444000 <ferror@plt+0x40020>
  427c3c:	add	x0, x0, #0x2f
  427c40:	add	x1, x1, #0xf61
  427c44:	add	x3, x3, #0xf6b
  427c48:	add	x4, x4, #0xf7a
  427c4c:	mov	w2, #0x30c                 	// #780
  427c50:	bl	426194 <ferror@plt+0x221b4>
  427c54:	sub	sp, sp, #0x40
  427c58:	stp	x29, x30, [sp, #16]
  427c5c:	stp	x22, x21, [sp, #32]
  427c60:	stp	x20, x19, [sp, #48]
  427c64:	add	x29, sp, #0x10
  427c68:	str	xzr, [sp, #8]
  427c6c:	cbz	x1, 427cec <ferror@plt+0x23d0c>
  427c70:	mov	x19, x0
  427c74:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427c78:	add	x0, x0, #0xf18
  427c7c:	mov	x20, x2
  427c80:	mov	x21, x1
  427c84:	bl	42fcfc <ferror@plt+0x2bd1c>
  427c88:	adrp	x0, 427000 <ferror@plt+0x23020>
  427c8c:	add	x0, x0, #0xbbc
  427c90:	add	x2, sp, #0x8
  427c94:	mov	x1, xzr
  427c98:	bl	4306e8 <ferror@plt+0x2c708>
  427c9c:	cbz	x0, 427d08 <ferror@plt+0x23d28>
  427ca0:	adrp	x8, 444000 <ferror@plt+0x40020>
  427ca4:	ldr	d0, [x8, #3784]
  427ca8:	mov	w8, #0x1                   	// #1
  427cac:	mov	x22, x0
  427cb0:	str	w8, [x0, #16]
  427cb4:	str	d0, [x0, #24]
  427cb8:	stp	x21, x20, [x0]
  427cbc:	mov	x0, x19
  427cc0:	bl	41f868 <ferror@plt+0x1b888>
  427cc4:	str	x0, [x22, #32]
  427cc8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427ccc:	add	x0, x0, #0xf18
  427cd0:	bl	42fda8 <ferror@plt+0x2bdc8>
  427cd4:	mov	x0, x22
  427cd8:	ldp	x20, x19, [sp, #48]
  427cdc:	ldp	x22, x21, [sp, #32]
  427ce0:	ldp	x29, x30, [sp, #16]
  427ce4:	add	sp, sp, #0x40
  427ce8:	ret
  427cec:	adrp	x0, 445000 <ferror@plt+0x41020>
  427cf0:	adrp	x1, 444000 <ferror@plt+0x40020>
  427cf4:	adrp	x2, 442000 <ferror@plt+0x3e020>
  427cf8:	add	x0, x0, #0x2f
  427cfc:	add	x1, x1, #0xf98
  427d00:	add	x2, x2, #0x3b
  427d04:	bl	415310 <ferror@plt+0x11330>
  427d08:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427d0c:	add	x0, x0, #0xf18
  427d10:	bl	42fda8 <ferror@plt+0x2bdc8>
  427d14:	ldr	x8, [sp, #8]
  427d18:	cmp	x19, #0x0
  427d1c:	adrp	x0, 444000 <ferror@plt+0x40020>
  427d20:	add	x0, x0, #0xf7f
  427d24:	ldr	x2, [x8, #8]
  427d28:	adrp	x8, 47d000 <ferror@plt+0x79020>
  427d2c:	add	x8, x8, #0x4cf
  427d30:	csel	x1, x8, x19, eq  // eq = none
  427d34:	bl	427df8 <ferror@plt+0x23e18>
  427d38:	stp	x29, x30, [sp, #-64]!
  427d3c:	stp	x24, x23, [sp, #16]
  427d40:	stp	x22, x21, [sp, #32]
  427d44:	stp	x20, x19, [sp, #48]
  427d48:	mov	x29, sp
  427d4c:	cbz	x2, 427dd4 <ferror@plt+0x23df4>
  427d50:	mov	x21, x0
  427d54:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427d58:	add	x0, x0, #0xf18
  427d5c:	mov	x19, x5
  427d60:	mov	x23, x4
  427d64:	mov	x20, x3
  427d68:	mov	x22, x2
  427d6c:	mov	x24, x1
  427d70:	bl	42fcfc <ferror@plt+0x2bd1c>
  427d74:	mov	x0, x24
  427d78:	mov	x1, x23
  427d7c:	mov	x2, x19
  427d80:	bl	4306e8 <ferror@plt+0x2c708>
  427d84:	mov	x19, x0
  427d88:	cbz	x0, 427db0 <ferror@plt+0x23dd0>
  427d8c:	adrp	x8, 444000 <ferror@plt+0x40020>
  427d90:	ldr	d0, [x8, #3784]
  427d94:	mov	w8, #0x1                   	// #1
  427d98:	mov	x0, x21
  427d9c:	str	w8, [x19, #16]
  427da0:	str	d0, [x19, #24]
  427da4:	stp	x22, x20, [x19]
  427da8:	bl	41f868 <ferror@plt+0x1b888>
  427dac:	str	x0, [x19, #32]
  427db0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427db4:	add	x0, x0, #0xf18
  427db8:	bl	42fda8 <ferror@plt+0x2bdc8>
  427dbc:	mov	x0, x19
  427dc0:	ldp	x20, x19, [sp, #48]
  427dc4:	ldp	x22, x21, [sp, #32]
  427dc8:	ldp	x24, x23, [sp, #16]
  427dcc:	ldp	x29, x30, [sp], #64
  427dd0:	ret
  427dd4:	adrp	x0, 445000 <ferror@plt+0x41020>
  427dd8:	adrp	x1, 444000 <ferror@plt+0x40020>
  427ddc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  427de0:	add	x0, x0, #0x2f
  427de4:	add	x1, x1, #0xf98
  427de8:	add	x2, x2, #0x3b
  427dec:	bl	415310 <ferror@plt+0x11330>
  427df0:	mov	x19, xzr
  427df4:	b	427dbc <ferror@plt+0x23ddc>
  427df8:	sub	sp, sp, #0x120
  427dfc:	stp	x29, x30, [sp, #256]
  427e00:	add	x29, sp, #0x100
  427e04:	mov	x9, #0xffffffffffffffc8    	// #-56
  427e08:	mov	x10, sp
  427e0c:	sub	x11, x29, #0x78
  427e10:	movk	x9, #0xff80, lsl #32
  427e14:	add	x12, x29, #0x20
  427e18:	add	x10, x10, #0x80
  427e1c:	add	x11, x11, #0x38
  427e20:	stp	x10, x9, [x29, #-16]
  427e24:	stp	x12, x11, [x29, #-32]
  427e28:	stp	x1, x2, [x29, #-120]
  427e2c:	stp	x3, x4, [x29, #-104]
  427e30:	stp	x5, x6, [x29, #-88]
  427e34:	stur	x7, [x29, #-72]
  427e38:	stp	q0, q1, [sp]
  427e3c:	ldp	q0, q1, [x29, #-32]
  427e40:	mov	x8, x0
  427e44:	adrp	x0, 445000 <ferror@plt+0x41020>
  427e48:	add	x0, x0, #0x2f
  427e4c:	sub	x3, x29, #0x40
  427e50:	mov	w1, #0x4                   	// #4
  427e54:	mov	x2, x8
  427e58:	str	x28, [sp, #272]
  427e5c:	stp	q2, q3, [sp, #32]
  427e60:	stp	q4, q5, [sp, #64]
  427e64:	stp	q6, q7, [sp, #96]
  427e68:	stp	q0, q1, [x29, #-64]
  427e6c:	bl	4155f0 <ferror@plt+0x11610>
  427e70:	b	427e70 <ferror@plt+0x23e90>
  427e74:	stp	x29, x30, [sp, #-48]!
  427e78:	stp	x22, x21, [sp, #16]
  427e7c:	stp	x20, x19, [sp, #32]
  427e80:	mov	x29, sp
  427e84:	cbz	x1, 427f04 <ferror@plt+0x23f24>
  427e88:	mov	x19, x0
  427e8c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427e90:	add	x0, x0, #0xf18
  427e94:	mov	x21, x3
  427e98:	mov	x20, x2
  427e9c:	mov	x22, x1
  427ea0:	bl	42fcfc <ferror@plt+0x2bd1c>
  427ea4:	adrp	x0, 427000 <ferror@plt+0x23020>
  427ea8:	add	x0, x0, #0xbbc
  427eac:	mov	x1, xzr
  427eb0:	mov	x2, x21
  427eb4:	bl	4306e8 <ferror@plt+0x2c708>
  427eb8:	mov	x21, x0
  427ebc:	cbz	x0, 427ee4 <ferror@plt+0x23f04>
  427ec0:	adrp	x8, 444000 <ferror@plt+0x40020>
  427ec4:	ldr	d0, [x8, #3784]
  427ec8:	mov	w8, #0x1                   	// #1
  427ecc:	mov	x0, x19
  427ed0:	str	w8, [x21, #16]
  427ed4:	str	d0, [x21, #24]
  427ed8:	stp	x22, x20, [x21]
  427edc:	bl	41f868 <ferror@plt+0x1b888>
  427ee0:	str	x0, [x21, #32]
  427ee4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427ee8:	add	x0, x0, #0xf18
  427eec:	bl	42fda8 <ferror@plt+0x2bdc8>
  427ef0:	mov	x0, x21
  427ef4:	ldp	x20, x19, [sp, #32]
  427ef8:	ldp	x22, x21, [sp, #16]
  427efc:	ldp	x29, x30, [sp], #48
  427f00:	ret
  427f04:	adrp	x0, 445000 <ferror@plt+0x41020>
  427f08:	adrp	x1, 444000 <ferror@plt+0x40020>
  427f0c:	adrp	x2, 442000 <ferror@plt+0x3e020>
  427f10:	add	x0, x0, #0x2f
  427f14:	add	x1, x1, #0xf98
  427f18:	add	x2, x2, #0x3b
  427f1c:	bl	415310 <ferror@plt+0x11330>
  427f20:	mov	x21, xzr
  427f24:	b	427ef0 <ferror@plt+0x23f10>
  427f28:	stp	x29, x30, [sp, #-32]!
  427f2c:	stp	x20, x19, [sp, #16]
  427f30:	mov	x19, x0
  427f34:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427f38:	add	x0, x0, #0x7c8
  427f3c:	mov	x29, sp
  427f40:	bl	430534 <ferror@plt+0x2c554>
  427f44:	mov	x20, x0
  427f48:	cbnz	x0, 427f70 <ferror@plt+0x23f90>
  427f4c:	mov	w0, #0x30                  	// #48
  427f50:	bl	41de3c <ferror@plt+0x19e5c>
  427f54:	mov	w8, #0x1                   	// #1
  427f58:	mov	x20, x0
  427f5c:	str	w8, [x0, #24]
  427f60:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427f64:	add	x0, x0, #0x7c8
  427f68:	mov	x1, x20
  427f6c:	bl	430600 <ferror@plt+0x2c620>
  427f70:	ldr	w8, [x20, #28]
  427f74:	cbz	w8, 427f88 <ferror@plt+0x23fa8>
  427f78:	str	x19, [x20, #40]
  427f7c:	ldp	x20, x19, [sp, #16]
  427f80:	ldp	x29, x30, [sp], #32
  427f84:	b	4309fc <ferror@plt+0x2ca1c>
  427f88:	adrp	x0, 444000 <ferror@plt+0x40020>
  427f8c:	add	x0, x0, #0xffc
  427f90:	bl	427df8 <ferror@plt+0x23e18>
  427f94:	stp	x29, x30, [sp, #-32]!
  427f98:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427f9c:	add	x0, x0, #0x7c8
  427fa0:	str	x19, [sp, #16]
  427fa4:	mov	x29, sp
  427fa8:	bl	430534 <ferror@plt+0x2c554>
  427fac:	mov	x19, x0
  427fb0:	cbnz	x0, 427fd8 <ferror@plt+0x23ff8>
  427fb4:	mov	w0, #0x30                  	// #48
  427fb8:	bl	41de3c <ferror@plt+0x19e5c>
  427fbc:	mov	w8, #0x1                   	// #1
  427fc0:	mov	x19, x0
  427fc4:	str	w8, [x0, #24]
  427fc8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  427fcc:	add	x0, x0, #0x7c8
  427fd0:	mov	x1, x19
  427fd4:	bl	430600 <ferror@plt+0x2c620>
  427fd8:	mov	x0, x19
  427fdc:	ldr	x19, [sp, #16]
  427fe0:	ldp	x29, x30, [sp], #32
  427fe4:	ret
  427fe8:	stp	x29, x30, [sp, #-32]!
  427fec:	stp	x20, x19, [sp, #16]
  427ff0:	mov	x29, sp
  427ff4:	cbz	x0, 42805c <ferror@plt+0x2407c>
  427ff8:	ldr	w8, [x0, #28]
  427ffc:	mov	x20, x0
  428000:	cbz	w8, 428078 <ferror@plt+0x24098>
  428004:	mov	x0, x20
  428008:	bl	4308d8 <ferror@plt+0x2c8f8>
  42800c:	ldr	x19, [x20, #40]
  428010:	add	x8, x20, #0x18
  428014:	str	wzr, [x20, #16]
  428018:	ldaxr	w9, [x8]
  42801c:	subs	w9, w9, #0x1
  428020:	stlxr	w10, w9, [x8]
  428024:	cbnz	w10, 428018 <ferror@plt+0x24038>
  428028:	b.ne	42804c <ferror@plt+0x2406c>  // b.any
  42802c:	ldr	w8, [x20, #28]
  428030:	cbz	w8, 428040 <ferror@plt+0x24060>
  428034:	mov	x0, x20
  428038:	bl	4306a0 <ferror@plt+0x2c6c0>
  42803c:	b	42804c <ferror@plt+0x2406c>
  428040:	mov	w0, #0x30                  	// #48
  428044:	mov	x1, x20
  428048:	bl	41dec0 <ferror@plt+0x19ee0>
  42804c:	mov	x0, x19
  428050:	ldp	x20, x19, [sp, #16]
  428054:	ldp	x29, x30, [sp], #32
  428058:	ret
  42805c:	adrp	x0, 445000 <ferror@plt+0x41020>
  428060:	adrp	x1, 445000 <ferror@plt+0x41020>
  428064:	adrp	x2, 445000 <ferror@plt+0x41020>
  428068:	add	x0, x0, #0x2f
  42806c:	add	x1, x1, #0x34
  428070:	add	x2, x2, #0x56
  428074:	b	428090 <ferror@plt+0x240b0>
  428078:	adrp	x0, 445000 <ferror@plt+0x41020>
  42807c:	adrp	x1, 445000 <ferror@plt+0x41020>
  428080:	adrp	x2, 445000 <ferror@plt+0x41020>
  428084:	add	x0, x0, #0x2f
  428088:	add	x1, x1, #0x34
  42808c:	add	x2, x2, #0x5d
  428090:	bl	415310 <ferror@plt+0x11330>
  428094:	mov	x19, xzr
  428098:	b	42804c <ferror@plt+0x2406c>
  42809c:	stp	x29, x30, [sp, #-16]!
  4280a0:	mov	w0, #0x54                  	// #84
  4280a4:	mov	x29, sp
  4280a8:	bl	403de0 <sysconf@plt>
  4280ac:	cmp	w0, #0x1
  4280b0:	csinc	w0, w0, wzr, gt
  4280b4:	ldp	x29, x30, [sp], #16
  4280b8:	ret
  4280bc:	mov	x1, x0
  4280c0:	add	x8, x0, #0x18
  4280c4:	ldaxr	w9, [x8]
  4280c8:	subs	w9, w9, #0x1
  4280cc:	stlxr	w10, w9, [x8]
  4280d0:	cbnz	w10, 4280c4 <ferror@plt+0x240e4>
  4280d4:	b.ne	4280e8 <ferror@plt+0x24108>  // b.any
  4280d8:	ldr	w8, [x1, #28]
  4280dc:	cbz	w8, 4280ec <ferror@plt+0x2410c>
  4280e0:	mov	x0, x1
  4280e4:	b	4306a0 <ferror@plt+0x2c6c0>
  4280e8:	ret
  4280ec:	mov	w0, #0x30                  	// #48
  4280f0:	b	41dec0 <ferror@plt+0x19ee0>
  4280f4:	stp	x29, x30, [sp, #-32]!
  4280f8:	mov	w0, #0x18                  	// #24
  4280fc:	str	x19, [sp, #16]
  428100:	mov	x29, sp
  428104:	bl	4140ec <ferror@plt+0x1010c>
  428108:	ldrb	w8, [x0, #16]
  42810c:	mov	x19, x0
  428110:	orr	w8, w8, #0x1
  428114:	strb	w8, [x0, #16]
  428118:	bl	410ce4 <ferror@plt+0xcd04>
  42811c:	str	x0, [x19]
  428120:	mov	x0, x19
  428124:	ldr	x19, [sp, #16]
  428128:	ldp	x29, x30, [sp], #32
  42812c:	ret
  428130:	cbz	x0, 428138 <ferror@plt+0x24158>
  428134:	b	414260 <ferror@plt+0x10280>
  428138:	adrp	x0, 445000 <ferror@plt+0x41020>
  42813c:	adrp	x1, 445000 <ferror@plt+0x41020>
  428140:	adrp	x2, 445000 <ferror@plt+0x41020>
  428144:	add	x0, x0, #0x2f
  428148:	add	x1, x1, #0x68
  42814c:	add	x2, x2, #0x87
  428150:	b	415310 <ferror@plt+0x11330>
  428154:	cbz	x0, 428188 <ferror@plt+0x241a8>
  428158:	stp	x29, x30, [sp, #-32]!
  42815c:	ldrb	w8, [x0, #16]
  428160:	str	x19, [sp, #16]
  428164:	mov	x29, sp
  428168:	mov	x19, x0
  42816c:	orr	w8, w8, #0x1
  428170:	strb	w8, [x0, #16]
  428174:	bl	410ce4 <ferror@plt+0xcd04>
  428178:	str	x0, [x19]
  42817c:	ldr	x19, [sp, #16]
  428180:	ldp	x29, x30, [sp], #32
  428184:	ret
  428188:	adrp	x0, 445000 <ferror@plt+0x41020>
  42818c:	adrp	x1, 445000 <ferror@plt+0x41020>
  428190:	adrp	x2, 445000 <ferror@plt+0x41020>
  428194:	add	x0, x0, #0x2f
  428198:	add	x1, x1, #0x95
  42819c:	add	x2, x2, #0x87
  4281a0:	b	415310 <ferror@plt+0x11330>
  4281a4:	cbz	x0, 4281d8 <ferror@plt+0x241f8>
  4281a8:	stp	x29, x30, [sp, #-32]!
  4281ac:	ldrb	w8, [x0, #16]
  4281b0:	str	x19, [sp, #16]
  4281b4:	mov	x29, sp
  4281b8:	mov	x19, x0
  4281bc:	and	w8, w8, #0xfe
  4281c0:	strb	w8, [x0, #16]
  4281c4:	bl	410ce4 <ferror@plt+0xcd04>
  4281c8:	str	x0, [x19, #8]
  4281cc:	ldr	x19, [sp, #16]
  4281d0:	ldp	x29, x30, [sp], #32
  4281d4:	ret
  4281d8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4281dc:	adrp	x1, 445000 <ferror@plt+0x41020>
  4281e0:	adrp	x2, 445000 <ferror@plt+0x41020>
  4281e4:	add	x0, x0, #0x2f
  4281e8:	add	x1, x1, #0xb2
  4281ec:	add	x2, x2, #0x87
  4281f0:	b	415310 <ferror@plt+0x11330>
  4281f4:	cbz	x0, 42821c <ferror@plt+0x2423c>
  4281f8:	stp	x29, x30, [sp, #-32]!
  4281fc:	str	x19, [sp, #16]
  428200:	mov	x29, sp
  428204:	mov	x19, x0
  428208:	bl	410ce4 <ferror@plt+0xcd04>
  42820c:	str	x0, [x19]
  428210:	ldr	x19, [sp, #16]
  428214:	ldp	x29, x30, [sp], #32
  428218:	ret
  42821c:	adrp	x0, 445000 <ferror@plt+0x41020>
  428220:	adrp	x1, 445000 <ferror@plt+0x41020>
  428224:	adrp	x2, 445000 <ferror@plt+0x41020>
  428228:	add	x0, x0, #0x2f
  42822c:	add	x1, x1, #0xce
  428230:	add	x2, x2, #0x87
  428234:	b	415310 <ferror@plt+0x11330>
  428238:	stp	x29, x30, [sp, #-48]!
  42823c:	str	x21, [sp, #16]
  428240:	stp	x20, x19, [sp, #32]
  428244:	mov	x29, sp
  428248:	cbz	x0, 428288 <ferror@plt+0x242a8>
  42824c:	ldrb	w8, [x0, #16]
  428250:	mov	x19, x0
  428254:	tbnz	w8, #0, 4282a4 <ferror@plt+0x242c4>
  428258:	ldp	x21, x20, [x19]
  42825c:	bl	410ce4 <ferror@plt+0xcd04>
  428260:	ldrb	w8, [x19, #16]
  428264:	sub	x9, x21, x20
  428268:	add	x9, x9, x0
  42826c:	str	x9, [x19]
  428270:	orr	w8, w8, #0x1
  428274:	strb	w8, [x19, #16]
  428278:	ldp	x20, x19, [sp, #32]
  42827c:	ldr	x21, [sp, #16]
  428280:	ldp	x29, x30, [sp], #48
  428284:	ret
  428288:	adrp	x0, 445000 <ferror@plt+0x41020>
  42828c:	adrp	x1, 445000 <ferror@plt+0x41020>
  428290:	adrp	x2, 445000 <ferror@plt+0x41020>
  428294:	add	x0, x0, #0x2f
  428298:	add	x1, x1, #0xeb
  42829c:	add	x2, x2, #0x87
  4282a0:	b	4282bc <ferror@plt+0x242dc>
  4282a4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4282a8:	adrp	x1, 445000 <ferror@plt+0x41020>
  4282ac:	adrp	x2, 445000 <ferror@plt+0x41020>
  4282b0:	add	x0, x0, #0x2f
  4282b4:	add	x1, x1, #0xeb
  4282b8:	add	x2, x2, #0x10b
  4282bc:	ldp	x20, x19, [sp, #32]
  4282c0:	ldr	x21, [sp, #16]
  4282c4:	ldp	x29, x30, [sp], #48
  4282c8:	b	415310 <ferror@plt+0x11330>
  4282cc:	stp	x29, x30, [sp, #-32]!
  4282d0:	stp	x20, x19, [sp, #16]
  4282d4:	mov	x29, sp
  4282d8:	cbz	x0, 428354 <ferror@plt+0x24374>
  4282dc:	ldrb	w8, [x0, #16]
  4282e0:	mov	x19, x1
  4282e4:	mov	x20, x0
  4282e8:	tbnz	w8, #0, 4282f4 <ferror@plt+0x24314>
  4282ec:	ldr	x0, [x20, #8]
  4282f0:	b	4282fc <ferror@plt+0x2431c>
  4282f4:	bl	410ce4 <ferror@plt+0xcd04>
  4282f8:	str	x0, [x20, #8]
  4282fc:	ldr	x8, [x20]
  428300:	mov	x9, #0x848000000000        	// #145685290680320
  428304:	movk	x9, #0x412e, lsl #48
  428308:	fmov	d1, x9
  42830c:	sub	x8, x0, x8
  428310:	scvtf	d0, x8
  428314:	fdiv	d0, d0, d1
  428318:	cbz	x19, 428348 <ferror@plt+0x24368>
  42831c:	mov	x9, #0x34db                	// #13531
  428320:	movk	x9, #0xd7b6, lsl #16
  428324:	movk	x9, #0xde82, lsl #32
  428328:	movk	x9, #0x431b, lsl #48
  42832c:	smulh	x9, x8, x9
  428330:	asr	x10, x9, #18
  428334:	add	x9, x10, x9, lsr #63
  428338:	mov	w10, #0x4240                	// #16960
  42833c:	movk	w10, #0xf, lsl #16
  428340:	msub	x8, x9, x10, x8
  428344:	str	x8, [x19]
  428348:	ldp	x20, x19, [sp, #16]
  42834c:	ldp	x29, x30, [sp], #32
  428350:	ret
  428354:	adrp	x0, 445000 <ferror@plt+0x41020>
  428358:	adrp	x1, 445000 <ferror@plt+0x41020>
  42835c:	adrp	x2, 445000 <ferror@plt+0x41020>
  428360:	add	x0, x0, #0x2f
  428364:	add	x1, x1, #0x122
  428368:	add	x2, x2, #0x87
  42836c:	bl	415310 <ferror@plt+0x11330>
  428370:	fmov	d0, xzr
  428374:	b	428348 <ferror@plt+0x24368>
  428378:	sub	sp, sp, #0x40
  42837c:	mov	x8, #0x34db                	// #13531
  428380:	movk	x8, #0xd7b6, lsl #16
  428384:	movk	x8, #0xde82, lsl #32
  428388:	movk	x8, #0x431b, lsl #48
  42838c:	mov	w9, #0x4240                	// #16960
  428390:	umulh	x8, x0, x8
  428394:	movk	w9, #0xf, lsl #16
  428398:	lsr	x8, x8, #18
  42839c:	mov	w10, #0x3e8                 	// #1000
  4283a0:	msub	x9, x8, x9, x0
  4283a4:	mul	x9, x9, x10
  4283a8:	add	x0, sp, #0x10
  4283ac:	mov	x1, sp
  4283b0:	stp	x29, x30, [sp, #32]
  4283b4:	str	x19, [sp, #48]
  4283b8:	add	x29, sp, #0x20
  4283bc:	stp	x8, x9, [sp, #16]
  4283c0:	bl	403c60 <nanosleep@plt>
  4283c4:	cmn	w0, #0x1
  4283c8:	b.ne	4283fc <ferror@plt+0x2441c>  // b.any
  4283cc:	bl	403ee0 <__errno_location@plt>
  4283d0:	mov	x19, x0
  4283d4:	ldr	w8, [x19]
  4283d8:	cmp	w8, #0x4
  4283dc:	b.ne	4283fc <ferror@plt+0x2441c>  // b.any
  4283e0:	ldr	q0, [sp]
  4283e4:	add	x0, sp, #0x10
  4283e8:	mov	x1, sp
  4283ec:	str	q0, [sp, #16]
  4283f0:	bl	403c60 <nanosleep@plt>
  4283f4:	cmn	w0, #0x1
  4283f8:	b.eq	4283d4 <ferror@plt+0x243f4>  // b.none
  4283fc:	ldr	x19, [sp, #48]
  428400:	ldp	x29, x30, [sp, #32]
  428404:	add	sp, sp, #0x40
  428408:	ret
  42840c:	ldr	x8, [x0, #8]
  428410:	mov	w9, #0x4240                	// #16960
  428414:	movk	w9, #0xf, lsl #16
  428418:	cmp	x8, x9
  42841c:	b.cs	428464 <ferror@plt+0x24484>  // b.hs, b.nlast
  428420:	sdiv	x10, x1, x9
  428424:	msub	x10, x10, x9, x1
  428428:	add	x8, x8, x10
  42842c:	str	x8, [x0, #8]
  428430:	tbnz	x1, #63, 428480 <ferror@plt+0x244a0>
  428434:	ldr	x10, [x0]
  428438:	udiv	x11, x1, x9
  42843c:	sub	x12, x9, #0x1
  428440:	cmp	x8, x12
  428444:	add	x9, x10, x11
  428448:	str	x9, [x0]
  42844c:	b.le	4284ac <ferror@plt+0x244cc>
  428450:	mov	x10, #0xffffffffffffbdc0    	// #-16960
  428454:	movk	x10, #0xfff0, lsl #16
  428458:	add	x9, x9, #0x1
  42845c:	add	x8, x8, x10
  428460:	b	4284b8 <ferror@plt+0x244d8>
  428464:	adrp	x0, 445000 <ferror@plt+0x41020>
  428468:	adrp	x1, 445000 <ferror@plt+0x41020>
  42846c:	adrp	x2, 445000 <ferror@plt+0x41020>
  428470:	add	x0, x0, #0x2f
  428474:	add	x1, x1, #0x14e
  428478:	add	x2, x2, #0x175
  42847c:	b	415310 <ferror@plt+0x11330>
  428480:	mov	x10, #0xcb25                	// #52005
  428484:	movk	x10, #0x2849, lsl #16
  428488:	movk	x10, #0x217d, lsl #32
  42848c:	movk	x10, #0xbce4, lsl #48
  428490:	ldr	x11, [x0]
  428494:	smulh	x10, x1, x10
  428498:	asr	x12, x10, #18
  42849c:	add	x10, x12, x10, lsr #63
  4284a0:	sub	x10, x11, x10
  4284a4:	str	x10, [x0]
  4284a8:	tbnz	x8, #63, 4284b0 <ferror@plt+0x244d0>
  4284ac:	ret
  4284b0:	add	x8, x8, x9
  4284b4:	sub	x9, x10, #0x1
  4284b8:	stp	x9, x8, [x0]
  4284bc:	ret
  4284c0:	sub	sp, sp, #0x80
  4284c4:	stp	x29, x30, [sp, #64]
  4284c8:	add	x29, sp, #0x40
  4284cc:	movi	v0.2d, #0x0
  4284d0:	str	x23, [sp, #80]
  4284d4:	stp	x22, x21, [sp, #96]
  4284d8:	stp	x20, x19, [sp, #112]
  4284dc:	str	x0, [x29, #24]
  4284e0:	str	xzr, [sp, #48]
  4284e4:	stp	q0, q0, [sp, #16]
  4284e8:	str	q0, [sp]
  4284ec:	cbz	x0, 4288b4 <ferror@plt+0x248d4>
  4284f0:	mov	x19, x1
  4284f4:	cbz	x1, 4288d0 <ferror@plt+0x248f0>
  4284f8:	adrp	x8, 442000 <ferror@plt+0x3e020>
  4284fc:	ldr	x21, [x8, #3688]
  428500:	ldrb	w8, [x0]
  428504:	ldrh	w9, [x21, x8, lsl #1]
  428508:	tbz	w9, #8, 428524 <ferror@plt+0x24544>
  42850c:	add	x10, x0, #0x1
  428510:	str	x10, [x29, #24]
  428514:	ldrb	w8, [x10], #1
  428518:	ldrh	w9, [x21, x8, lsl #1]
  42851c:	tbnz	w9, #8, 428510 <ferror@plt+0x24530>
  428520:	sub	x0, x10, #0x1
  428524:	cbz	w8, 428650 <ferror@plt+0x24670>
  428528:	tbnz	w9, #3, 42853c <ferror@plt+0x2455c>
  42852c:	cmp	w8, #0x2d
  428530:	b.eq	42853c <ferror@plt+0x2455c>  // b.none
  428534:	cmp	w8, #0x2b
  428538:	b.ne	428650 <ferror@plt+0x24670>  // b.any
  42853c:	add	x1, x29, #0x18
  428540:	mov	w2, #0xa                   	// #10
  428544:	bl	403500 <strtoul@plt>
  428548:	ldr	x8, [x29, #24]
  42854c:	ldrb	w9, [x8]
  428550:	cmp	w9, #0x2d
  428554:	b.ne	4285b8 <ferror@plt+0x245d8>  // b.any
  428558:	sub	w9, w0, #0x76c
  42855c:	add	x0, x8, #0x1
  428560:	add	x1, x29, #0x18
  428564:	mov	w2, #0xa                   	// #10
  428568:	str	w9, [sp, #20]
  42856c:	str	x0, [x29, #24]
  428570:	bl	403500 <strtoul@plt>
  428574:	ldr	x8, [x29, #24]
  428578:	sub	w9, w0, #0x1
  42857c:	str	w9, [sp, #16]
  428580:	add	x0, x8, #0x1
  428584:	str	x0, [x29, #24]
  428588:	ldrb	w8, [x8]
  42858c:	cmp	w8, #0x2d
  428590:	b.ne	428650 <ferror@plt+0x24670>  // b.any
  428594:	add	x1, x29, #0x18
  428598:	mov	w2, #0xa                   	// #10
  42859c:	bl	403500 <strtoul@plt>
  4285a0:	ldr	x8, [x29, #24]
  4285a4:	str	w0, [sp, #12]
  4285a8:	ldrb	w9, [x8]
  4285ac:	cbnz	w9, 428634 <ferror@plt+0x24654>
  4285b0:	mov	w0, #0x1                   	// #1
  4285b4:	b	428654 <ferror@plt+0x24674>
  4285b8:	mov	x9, #0xd70b                	// #55051
  4285bc:	mov	x10, #0x594b                	// #22859
  4285c0:	movk	x9, #0x70a3, lsl #16
  4285c4:	movk	x10, #0x3886, lsl #16
  4285c8:	movk	x9, #0xa3d, lsl #32
  4285cc:	movk	x10, #0xc5d6, lsl #32
  4285d0:	movk	x9, #0xa3d7, lsl #48
  4285d4:	movk	x10, #0x346d, lsl #48
  4285d8:	smulh	x11, x0, x9
  4285dc:	smulh	x10, x0, x10
  4285e0:	add	x11, x11, x0
  4285e4:	asr	x12, x10, #11
  4285e8:	add	x10, x12, x10, lsr #63
  4285ec:	lsr	x12, x11, #63
  4285f0:	lsr	x11, x11, #6
  4285f4:	add	w11, w11, w12
  4285f8:	mov	w12, #0x64                  	// #100
  4285fc:	msub	w11, w11, w12, w0
  428600:	mov	w12, #0x2710                	// #10000
  428604:	msub	x12, x10, x12, x0
  428608:	smulh	x9, x12, x9
  42860c:	add	x9, x9, x12
  428610:	lsr	x12, x9, #63
  428614:	lsr	x9, x9, #6
  428618:	add	w9, w9, w12
  42861c:	sub	w10, w10, #0x76c
  428620:	sub	w9, w9, #0x1
  428624:	stp	w11, w9, [sp, #12]
  428628:	str	w10, [sp, #20]
  42862c:	ldrb	w9, [x8]
  428630:	cbz	w9, 4285b0 <ferror@plt+0x245d0>
  428634:	cmp	w9, #0x54
  428638:	b.ne	428650 <ferror@plt+0x24670>  // b.any
  42863c:	add	x0, x8, #0x1
  428640:	str	x0, [x29, #24]
  428644:	ldrb	w8, [x8, #1]
  428648:	ldrh	w8, [x21, x8, lsl #1]
  42864c:	tbnz	w8, #3, 42866c <ferror@plt+0x2468c>
  428650:	mov	w0, wzr
  428654:	ldp	x20, x19, [sp, #112]
  428658:	ldp	x22, x21, [sp, #96]
  42865c:	ldr	x23, [sp, #80]
  428660:	ldp	x29, x30, [sp, #64]
  428664:	add	sp, sp, #0x80
  428668:	ret
  42866c:	add	x1, x29, #0x18
  428670:	mov	w2, #0xa                   	// #10
  428674:	bl	403500 <strtoul@plt>
  428678:	ldr	x8, [x29, #24]
  42867c:	ldrb	w9, [x8]
  428680:	cmp	w9, #0x3a
  428684:	b.ne	4286d4 <ferror@plt+0x246f4>  // b.any
  428688:	str	w0, [sp, #8]
  42868c:	add	x0, x8, #0x1
  428690:	add	x1, x29, #0x18
  428694:	mov	w2, #0xa                   	// #10
  428698:	str	x0, [x29, #24]
  42869c:	bl	403500 <strtoul@plt>
  4286a0:	ldr	x8, [x29, #24]
  4286a4:	str	w0, [sp, #4]
  4286a8:	add	x0, x8, #0x1
  4286ac:	str	x0, [x29, #24]
  4286b0:	ldrb	w8, [x8]
  4286b4:	cmp	w8, #0x3a
  4286b8:	b.ne	428650 <ferror@plt+0x24670>  // b.any
  4286bc:	add	x1, x29, #0x18
  4286c0:	mov	w2, #0xa                   	// #10
  4286c4:	bl	403500 <strtoul@plt>
  4286c8:	ldr	x8, [x29, #24]
  4286cc:	str	w0, [sp]
  4286d0:	b	428740 <ferror@plt+0x24760>
  4286d4:	mov	x9, #0xd70b                	// #55051
  4286d8:	mov	x10, #0x594b                	// #22859
  4286dc:	movk	x9, #0x70a3, lsl #16
  4286e0:	movk	x10, #0x3886, lsl #16
  4286e4:	movk	x9, #0xa3d, lsl #32
  4286e8:	movk	x10, #0xc5d6, lsl #32
  4286ec:	movk	x9, #0xa3d7, lsl #48
  4286f0:	movk	x10, #0x346d, lsl #48
  4286f4:	smulh	x11, x0, x9
  4286f8:	smulh	x10, x0, x10
  4286fc:	add	x11, x11, x0
  428700:	asr	x12, x10, #11
  428704:	add	x10, x12, x10, lsr #63
  428708:	lsr	x12, x11, #63
  42870c:	lsr	x11, x11, #6
  428710:	add	w11, w11, w12
  428714:	mov	w12, #0x64                  	// #100
  428718:	msub	w11, w11, w12, w0
  42871c:	mov	w12, #0x2710                	// #10000
  428720:	msub	x12, x10, x12, x0
  428724:	smulh	x9, x12, x9
  428728:	add	x9, x9, x12
  42872c:	lsr	x12, x9, #63
  428730:	lsr	x9, x9, #6
  428734:	add	w9, w9, w12
  428738:	stp	w11, w9, [sp]
  42873c:	str	w10, [sp, #8]
  428740:	str	xzr, [x19, #8]
  428744:	ldrb	w22, [x8]
  428748:	orr	w9, w22, #0x2
  42874c:	cmp	w9, #0x2e
  428750:	b.ne	4287b4 <ferror@plt+0x247d4>  // b.any
  428754:	add	x9, x8, #0x1
  428758:	str	x9, [x29, #24]
  42875c:	ldrb	w22, [x8, #1]
  428760:	ldrh	w10, [x21, x22, lsl #1]
  428764:	tbnz	w10, #3, 428770 <ferror@plt+0x24790>
  428768:	mov	x8, x9
  42876c:	b	4287b4 <ferror@plt+0x247d4>
  428770:	mov	w10, #0x86a0                	// #34464
  428774:	mov	x11, #0x6666666666666666    	// #7378697629483820646
  428778:	mov	x9, xzr
  42877c:	add	x8, x8, #0x2
  428780:	movk	w10, #0x1, lsl #16
  428784:	movk	x11, #0x6667
  428788:	sub	x12, x22, #0x30
  42878c:	madd	x9, x12, x10, x9
  428790:	str	x9, [x19, #8]
  428794:	str	x8, [x29, #24]
  428798:	ldrb	w22, [x8], #1
  42879c:	smulh	x10, x10, x11
  4287a0:	asr	x13, x10, #2
  4287a4:	add	x10, x13, x10, lsr #63
  4287a8:	ldrh	w12, [x21, x22, lsl #1]
  4287ac:	tbnz	w12, #3, 428788 <ferror@plt+0x247a8>
  4287b0:	sub	x8, x8, #0x1
  4287b4:	cmp	w22, #0x2b
  4287b8:	b.eq	4287e0 <ferror@plt+0x24800>  // b.none
  4287bc:	cmp	w22, #0x2d
  4287c0:	b.eq	4287e0 <ferror@plt+0x24800>  // b.none
  4287c4:	cmp	w22, #0x5a
  4287c8:	b.ne	428820 <ferror@plt+0x24840>  // b.any
  4287cc:	add	x8, x8, #0x1
  4287d0:	mov	x0, sp
  4287d4:	str	x8, [x29, #24]
  4287d8:	bl	403f40 <timegm@plt>
  4287dc:	b	428880 <ferror@plt+0x248a0>
  4287e0:	add	x0, x8, #0x1
  4287e4:	add	x1, x29, #0x18
  4287e8:	mov	w2, #0xa                   	// #10
  4287ec:	bl	403500 <strtoul@plt>
  4287f0:	ldr	x8, [x29, #24]
  4287f4:	mov	x20, x0
  4287f8:	ldrb	w9, [x8]
  4287fc:	cmp	w9, #0x3a
  428800:	b.ne	428834 <ferror@plt+0x24854>  // b.any
  428804:	add	x0, x8, #0x1
  428808:	add	x1, x29, #0x18
  42880c:	mov	w2, #0xa                   	// #10
  428810:	mov	w23, #0x3c                  	// #60
  428814:	bl	403500 <strtoul@plt>
  428818:	madd	x20, x20, x23, x0
  42881c:	b	428864 <ferror@plt+0x24884>
  428820:	mov	w8, #0xffffffff            	// #-1
  428824:	mov	x0, sp
  428828:	str	w8, [sp, #32]
  42882c:	bl	403a70 <mktime@plt>
  428830:	b	428880 <ferror@plt+0x248a0>
  428834:	mov	x8, #0xd70b                	// #55051
  428838:	movk	x8, #0x70a3, lsl #16
  42883c:	movk	x8, #0xa3d, lsl #32
  428840:	movk	x8, #0xa3d7, lsl #48
  428844:	smulh	x8, x20, x8
  428848:	add	x8, x8, x20
  42884c:	asr	x10, x8, #6
  428850:	add	x8, x10, x8, lsr #63
  428854:	mov	w10, #0x64                  	// #100
  428858:	mov	w9, #0x3c                  	// #60
  42885c:	msub	x10, x8, x10, x20
  428860:	madd	x20, x8, x9, x10
  428864:	mov	x0, sp
  428868:	bl	403f40 <timegm@plt>
  42886c:	mov	w8, #0x3c                  	// #60
  428870:	mul	x8, x20, x8
  428874:	cmp	w22, #0x2b
  428878:	cneg	x8, x8, eq  // eq = none
  42887c:	add	x0, x8, x0
  428880:	str	x0, [x19]
  428884:	ldr	x9, [x29, #24]
  428888:	ldrb	w8, [x9]
  42888c:	ldrh	w10, [x21, x8, lsl #1]
  428890:	tbz	w10, #8, 4288a8 <ferror@plt+0x248c8>
  428894:	add	x9, x9, #0x1
  428898:	str	x9, [x29, #24]
  42889c:	ldrb	w8, [x9], #1
  4288a0:	ldrh	w10, [x21, x8, lsl #1]
  4288a4:	tbnz	w10, #8, 428898 <ferror@plt+0x248b8>
  4288a8:	cmp	w8, #0x0
  4288ac:	cset	w0, eq  // eq = none
  4288b0:	b	428654 <ferror@plt+0x24674>
  4288b4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4288b8:	adrp	x1, 445000 <ferror@plt+0x41020>
  4288bc:	adrp	x2, 445000 <ferror@plt+0x41020>
  4288c0:	add	x0, x0, #0x2f
  4288c4:	add	x1, x1, #0x1ac
  4288c8:	add	x2, x2, #0x1e8
  4288cc:	b	4288e8 <ferror@plt+0x24908>
  4288d0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4288d4:	adrp	x1, 445000 <ferror@plt+0x41020>
  4288d8:	adrp	x2, 445000 <ferror@plt+0x41020>
  4288dc:	add	x0, x0, #0x2f
  4288e0:	add	x1, x1, #0x1ac
  4288e4:	add	x2, x2, #0x1f9
  4288e8:	bl	415310 <ferror@plt+0x11330>
  4288ec:	mov	w0, wzr
  4288f0:	b	428654 <ferror@plt+0x24674>
  4288f4:	sub	sp, sp, #0x60
  4288f8:	stp	x29, x30, [sp, #64]
  4288fc:	ldr	x8, [x0, #8]
  428900:	mov	w9, #0x4240                	// #16960
  428904:	movk	w9, #0xf, lsl #16
  428908:	str	x19, [sp, #80]
  42890c:	cmp	x8, x9
  428910:	add	x29, sp, #0x40
  428914:	b.cs	42895c <ferror@plt+0x2497c>  // b.hs, b.nlast
  428918:	ldr	x8, [x0]
  42891c:	mov	x19, x0
  428920:	add	x0, x29, #0x18
  428924:	add	x1, sp, #0x8
  428928:	str	x8, [x29, #24]
  42892c:	bl	403910 <gmtime_r@plt>
  428930:	ldp	w9, w8, [x0, #16]
  428934:	ldr	x7, [x19, #8]
  428938:	ldp	w4, w3, [x0, #8]
  42893c:	ldp	w6, w5, [x0]
  428940:	add	w1, w8, #0x76c
  428944:	add	w2, w9, #0x1
  428948:	cbz	x7, 428980 <ferror@plt+0x249a0>
  42894c:	adrp	x0, 445000 <ferror@plt+0x41020>
  428950:	add	x0, x0, #0x230
  428954:	bl	41fa28 <ferror@plt+0x1ba48>
  428958:	b	42898c <ferror@plt+0x249ac>
  42895c:	adrp	x0, 445000 <ferror@plt+0x41020>
  428960:	adrp	x1, 445000 <ferror@plt+0x41020>
  428964:	adrp	x2, 445000 <ferror@plt+0x41020>
  428968:	add	x0, x0, #0x2f
  42896c:	add	x1, x1, #0x207
  428970:	add	x2, x2, #0x175
  428974:	bl	415310 <ferror@plt+0x11330>
  428978:	mov	x0, xzr
  42897c:	b	42898c <ferror@plt+0x249ac>
  428980:	adrp	x0, 445000 <ferror@plt+0x41020>
  428984:	add	x0, x0, #0x254
  428988:	bl	41fa28 <ferror@plt+0x1ba48>
  42898c:	ldr	x19, [sp, #80]
  428990:	ldp	x29, x30, [sp, #64]
  428994:	add	sp, sp, #0x60
  428998:	ret
  42899c:	lsr	w8, w0, #8
  4289a0:	cmp	w8, #0x2fa
  4289a4:	b.hi	4289b4 <ferror@plt+0x249d4>  // b.pmore
  4289a8:	adrp	x9, 445000 <ferror@plt+0x41020>
  4289ac:	add	x9, x9, #0x274
  4289b0:	b	4289d0 <ferror@plt+0x249f0>
  4289b4:	sub	w8, w0, #0xe0, lsl #12
  4289b8:	lsr	w9, w8, #16
  4289bc:	cmp	w9, #0x2
  4289c0:	b.hi	428a0c <ferror@plt+0x24a2c>  // b.pmore
  4289c4:	adrp	x9, 44c000 <ferror@plt+0x48020>
  4289c8:	lsr	w8, w8, #8
  4289cc:	add	x9, x9, #0x36a
  4289d0:	ldrsh	w8, [x9, w8, uxtw #1]
  4289d4:	mov	w9, #0x2710                	// #10000
  4289d8:	cmp	w8, w9
  4289dc:	and	w8, w8, #0xffff
  4289e0:	b.lt	4289f0 <ferror@plt+0x24a10>  // b.tstop
  4289e4:	mov	w9, #0xffffd8f0            	// #-10000
  4289e8:	add	w8, w8, w9
  4289ec:	b	428a10 <ferror@plt+0x24a30>
  4289f0:	adrp	x10, 445000 <ferror@plt+0x41020>
  4289f4:	sxth	x8, w8
  4289f8:	add	x10, x10, #0x86a
  4289fc:	and	w9, w0, #0xff
  428a00:	add	x8, x10, x8, lsl #8
  428a04:	ldrb	w8, [x8, w9, uxtw]
  428a08:	b	428a10 <ferror@plt+0x24a30>
  428a0c:	mov	w8, #0x2                   	// #2
  428a10:	mov	w9, #0x1                   	// #1
  428a14:	lsl	w8, w9, w8
  428a18:	mov	w9, #0xe3e0                	// #58336
  428a1c:	tst	w8, w9
  428a20:	cset	w0, ne  // ne = any
  428a24:	ret
  428a28:	lsr	w8, w0, #8
  428a2c:	cmp	w8, #0x2fa
  428a30:	b.hi	428a40 <ferror@plt+0x24a60>  // b.pmore
  428a34:	adrp	x9, 445000 <ferror@plt+0x41020>
  428a38:	add	x9, x9, #0x274
  428a3c:	b	428a5c <ferror@plt+0x24a7c>
  428a40:	sub	w8, w0, #0xe0, lsl #12
  428a44:	lsr	w9, w8, #16
  428a48:	cmp	w9, #0x2
  428a4c:	b.hi	428a98 <ferror@plt+0x24ab8>  // b.pmore
  428a50:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428a54:	lsr	w8, w8, #8
  428a58:	add	x9, x9, #0x36a
  428a5c:	ldrsh	w8, [x9, w8, uxtw #1]
  428a60:	mov	w9, #0x2710                	// #10000
  428a64:	cmp	w8, w9
  428a68:	and	w8, w8, #0xffff
  428a6c:	b.lt	428a7c <ferror@plt+0x24a9c>  // b.tstop
  428a70:	mov	w9, #0xffffd8f0            	// #-10000
  428a74:	add	w8, w8, w9
  428a78:	b	428a9c <ferror@plt+0x24abc>
  428a7c:	adrp	x10, 445000 <ferror@plt+0x41020>
  428a80:	sxth	x8, w8
  428a84:	add	x10, x10, #0x86a
  428a88:	and	w9, w0, #0xff
  428a8c:	add	x8, x10, x8, lsl #8
  428a90:	ldrb	w8, [x8, w9, uxtw]
  428a94:	b	428a9c <ferror@plt+0x24abc>
  428a98:	mov	w8, #0x2                   	// #2
  428a9c:	mov	w9, #0x1                   	// #1
  428aa0:	lsl	w8, w9, w8
  428aa4:	tst	w8, #0x3e0
  428aa8:	cset	w0, ne  // ne = any
  428aac:	ret
  428ab0:	lsr	w8, w0, #8
  428ab4:	cmp	w8, #0x2fa
  428ab8:	b.hi	428ac8 <ferror@plt+0x24ae8>  // b.pmore
  428abc:	adrp	x9, 445000 <ferror@plt+0x41020>
  428ac0:	add	x9, x9, #0x274
  428ac4:	b	428ae4 <ferror@plt+0x24b04>
  428ac8:	sub	w8, w0, #0xe0, lsl #12
  428acc:	lsr	w9, w8, #16
  428ad0:	cmp	w9, #0x2
  428ad4:	b.hi	428b20 <ferror@plt+0x24b40>  // b.pmore
  428ad8:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428adc:	lsr	w8, w8, #8
  428ae0:	add	x9, x9, #0x36a
  428ae4:	ldrsh	w8, [x9, w8, uxtw #1]
  428ae8:	mov	w9, #0x2710                	// #10000
  428aec:	cmp	w8, w9
  428af0:	and	w8, w8, #0xffff
  428af4:	b.lt	428b04 <ferror@plt+0x24b24>  // b.tstop
  428af8:	mov	w9, #0xffffd8f0            	// #-10000
  428afc:	add	w8, w8, w9
  428b00:	b	428b24 <ferror@plt+0x24b44>
  428b04:	adrp	x10, 445000 <ferror@plt+0x41020>
  428b08:	sxth	x8, w8
  428b0c:	add	x10, x10, #0x86a
  428b10:	and	w9, w0, #0xff
  428b14:	add	x8, x10, x8, lsl #8
  428b18:	ldrb	w8, [x8, w9, uxtw]
  428b1c:	b	428b24 <ferror@plt+0x24b44>
  428b20:	mov	w8, #0x2                   	// #2
  428b24:	cmp	w8, #0x0
  428b28:	cset	w0, eq  // eq = none
  428b2c:	ret
  428b30:	lsr	w8, w0, #8
  428b34:	cmp	w8, #0x2fa
  428b38:	b.hi	428b48 <ferror@plt+0x24b68>  // b.pmore
  428b3c:	adrp	x9, 445000 <ferror@plt+0x41020>
  428b40:	add	x9, x9, #0x274
  428b44:	b	428b64 <ferror@plt+0x24b84>
  428b48:	sub	w8, w0, #0xe0, lsl #12
  428b4c:	lsr	w9, w8, #16
  428b50:	cmp	w9, #0x2
  428b54:	b.hi	428ba0 <ferror@plt+0x24bc0>  // b.pmore
  428b58:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428b5c:	lsr	w8, w8, #8
  428b60:	add	x9, x9, #0x36a
  428b64:	ldrsh	w8, [x9, w8, uxtw #1]
  428b68:	mov	w9, #0x2710                	// #10000
  428b6c:	cmp	w8, w9
  428b70:	and	w8, w8, #0xffff
  428b74:	b.lt	428b84 <ferror@plt+0x24ba4>  // b.tstop
  428b78:	mov	w9, #0xffffd8f0            	// #-10000
  428b7c:	add	w8, w8, w9
  428b80:	b	428ba4 <ferror@plt+0x24bc4>
  428b84:	adrp	x10, 445000 <ferror@plt+0x41020>
  428b88:	sxth	x8, w8
  428b8c:	add	x10, x10, #0x86a
  428b90:	and	w9, w0, #0xff
  428b94:	add	x8, x10, x8, lsl #8
  428b98:	ldrb	w8, [x8, w9, uxtw]
  428b9c:	b	428ba4 <ferror@plt+0x24bc4>
  428ba0:	mov	w8, #0x2                   	// #2
  428ba4:	cmp	w8, #0xd
  428ba8:	cset	w0, eq  // eq = none
  428bac:	ret
  428bb0:	lsr	w8, w0, #8
  428bb4:	cmp	w8, #0x2fa
  428bb8:	b.hi	428bc8 <ferror@plt+0x24be8>  // b.pmore
  428bbc:	adrp	x9, 445000 <ferror@plt+0x41020>
  428bc0:	add	x9, x9, #0x274
  428bc4:	b	428be4 <ferror@plt+0x24c04>
  428bc8:	sub	w8, w0, #0xe0, lsl #12
  428bcc:	lsr	w9, w8, #16
  428bd0:	cmp	w9, #0x2
  428bd4:	b.hi	428c20 <ferror@plt+0x24c40>  // b.pmore
  428bd8:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428bdc:	lsr	w8, w8, #8
  428be0:	add	x9, x9, #0x36a
  428be4:	ldrsh	w8, [x9, w8, uxtw #1]
  428be8:	mov	w9, #0x2710                	// #10000
  428bec:	cmp	w8, w9
  428bf0:	and	w8, w8, #0xffff
  428bf4:	b.lt	428c04 <ferror@plt+0x24c24>  // b.tstop
  428bf8:	mov	w9, #0xffffd8f0            	// #-10000
  428bfc:	add	w8, w8, w9
  428c00:	b	428c24 <ferror@plt+0x24c44>
  428c04:	adrp	x10, 445000 <ferror@plt+0x41020>
  428c08:	sxth	x8, w8
  428c0c:	add	x10, x10, #0x86a
  428c10:	and	w9, w0, #0xff
  428c14:	add	x8, x10, x8, lsl #8
  428c18:	ldrb	w8, [x8, w9, uxtw]
  428c1c:	b	428c24 <ferror@plt+0x24c44>
  428c20:	mov	w8, #0x2                   	// #2
  428c24:	mov	w9, #0x1                   	// #1
  428c28:	lsl	w8, w9, w8
  428c2c:	mov	w9, #0x17                  	// #23
  428c30:	movk	w9, #0x2000, lsl #16
  428c34:	tst	w8, w9
  428c38:	cset	w0, eq  // eq = none
  428c3c:	ret
  428c40:	lsr	w8, w0, #8
  428c44:	cmp	w8, #0x2fa
  428c48:	b.hi	428c58 <ferror@plt+0x24c78>  // b.pmore
  428c4c:	adrp	x9, 445000 <ferror@plt+0x41020>
  428c50:	add	x9, x9, #0x274
  428c54:	b	428c74 <ferror@plt+0x24c94>
  428c58:	sub	w8, w0, #0xe0, lsl #12
  428c5c:	lsr	w9, w8, #16
  428c60:	cmp	w9, #0x2
  428c64:	b.hi	428cb0 <ferror@plt+0x24cd0>  // b.pmore
  428c68:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428c6c:	lsr	w8, w8, #8
  428c70:	add	x9, x9, #0x36a
  428c74:	ldrsh	w8, [x9, w8, uxtw #1]
  428c78:	mov	w9, #0x2710                	// #10000
  428c7c:	cmp	w8, w9
  428c80:	and	w8, w8, #0xffff
  428c84:	b.lt	428c94 <ferror@plt+0x24cb4>  // b.tstop
  428c88:	mov	w9, #0xffffd8f0            	// #-10000
  428c8c:	add	w8, w8, w9
  428c90:	b	428cb4 <ferror@plt+0x24cd4>
  428c94:	adrp	x10, 445000 <ferror@plt+0x41020>
  428c98:	sxth	x8, w8
  428c9c:	add	x10, x10, #0x86a
  428ca0:	and	w9, w0, #0xff
  428ca4:	add	x8, x10, x8, lsl #8
  428ca8:	ldrb	w8, [x8, w9, uxtw]
  428cac:	b	428cb4 <ferror@plt+0x24cd4>
  428cb0:	mov	w8, #0x2                   	// #2
  428cb4:	cmp	w8, #0x5
  428cb8:	cset	w0, eq  // eq = none
  428cbc:	ret
  428cc0:	lsr	w8, w0, #8
  428cc4:	cmp	w8, #0x2fa
  428cc8:	b.hi	428cd8 <ferror@plt+0x24cf8>  // b.pmore
  428ccc:	adrp	x9, 445000 <ferror@plt+0x41020>
  428cd0:	add	x9, x9, #0x274
  428cd4:	b	428cf4 <ferror@plt+0x24d14>
  428cd8:	sub	w8, w0, #0xe0, lsl #12
  428cdc:	lsr	w9, w8, #16
  428ce0:	cmp	w9, #0x2
  428ce4:	b.hi	428d30 <ferror@plt+0x24d50>  // b.pmore
  428ce8:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428cec:	lsr	w8, w8, #8
  428cf0:	add	x9, x9, #0x36a
  428cf4:	ldrsh	w8, [x9, w8, uxtw #1]
  428cf8:	mov	w9, #0x2710                	// #10000
  428cfc:	cmp	w8, w9
  428d00:	and	w8, w8, #0xffff
  428d04:	b.lt	428d14 <ferror@plt+0x24d34>  // b.tstop
  428d08:	mov	w9, #0xffffd8f0            	// #-10000
  428d0c:	add	w8, w8, w9
  428d10:	b	428d34 <ferror@plt+0x24d54>
  428d14:	adrp	x10, 445000 <ferror@plt+0x41020>
  428d18:	sxth	x8, w8
  428d1c:	add	x10, x10, #0x86a
  428d20:	and	w9, w0, #0xff
  428d24:	add	x8, x10, x8, lsl #8
  428d28:	ldrb	w8, [x8, w9, uxtw]
  428d2c:	b	428d34 <ferror@plt+0x24d54>
  428d30:	mov	w8, #0x2                   	// #2
  428d34:	mov	w9, #0x1                   	// #1
  428d38:	lsl	w8, w9, w8
  428d3c:	mov	w9, #0x17                  	// #23
  428d40:	tst	w8, w9
  428d44:	cset	w0, eq  // eq = none
  428d48:	ret
  428d4c:	lsr	w8, w0, #8
  428d50:	cmp	w8, #0x2fa
  428d54:	b.hi	428d64 <ferror@plt+0x24d84>  // b.pmore
  428d58:	adrp	x9, 445000 <ferror@plt+0x41020>
  428d5c:	add	x9, x9, #0x274
  428d60:	b	428d80 <ferror@plt+0x24da0>
  428d64:	sub	w8, w0, #0xe0, lsl #12
  428d68:	lsr	w9, w8, #16
  428d6c:	cmp	w9, #0x2
  428d70:	b.hi	428dbc <ferror@plt+0x24ddc>  // b.pmore
  428d74:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428d78:	lsr	w8, w8, #8
  428d7c:	add	x9, x9, #0x36a
  428d80:	ldrsh	w8, [x9, w8, uxtw #1]
  428d84:	mov	w9, #0x2710                	// #10000
  428d88:	cmp	w8, w9
  428d8c:	and	w8, w8, #0xffff
  428d90:	b.lt	428da0 <ferror@plt+0x24dc0>  // b.tstop
  428d94:	mov	w9, #0xffffd8f0            	// #-10000
  428d98:	add	w8, w8, w9
  428d9c:	b	428dc0 <ferror@plt+0x24de0>
  428da0:	adrp	x10, 445000 <ferror@plt+0x41020>
  428da4:	sxth	x8, w8
  428da8:	add	x10, x10, #0x86a
  428dac:	and	w9, w0, #0xff
  428db0:	add	x8, x10, x8, lsl #8
  428db4:	ldrb	w8, [x8, w9, uxtw]
  428db8:	b	428dc0 <ferror@plt+0x24de0>
  428dbc:	mov	w8, #0x2                   	// #2
  428dc0:	mov	w9, #0x1                   	// #1
  428dc4:	lsl	w8, w9, w8
  428dc8:	tst	w8, #0x7ff0000
  428dcc:	cset	w0, ne  // ne = any
  428dd0:	ret
  428dd4:	sub	w8, w0, #0x9
  428dd8:	cmp	w8, #0x5
  428ddc:	b.cs	428dec <ferror@plt+0x24e0c>  // b.hs, b.nlast
  428de0:	mov	w9, #0x1b                  	// #27
  428de4:	lsr	w8, w9, w8
  428de8:	tbnz	w8, #0, 428e5c <ferror@plt+0x24e7c>
  428dec:	lsr	w8, w0, #8
  428df0:	cmp	w8, #0x2fa
  428df4:	b.hi	428e04 <ferror@plt+0x24e24>  // b.pmore
  428df8:	adrp	x9, 445000 <ferror@plt+0x41020>
  428dfc:	add	x9, x9, #0x274
  428e00:	b	428e20 <ferror@plt+0x24e40>
  428e04:	sub	w8, w0, #0xe0, lsl #12
  428e08:	lsr	w9, w8, #16
  428e0c:	cmp	w9, #0x2
  428e10:	b.hi	428e64 <ferror@plt+0x24e84>  // b.pmore
  428e14:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428e18:	lsr	w8, w8, #8
  428e1c:	add	x9, x9, #0x36a
  428e20:	ldrsh	w8, [x9, w8, uxtw #1]
  428e24:	mov	w9, #0x2710                	// #10000
  428e28:	cmp	w8, w9
  428e2c:	and	w8, w8, #0xffff
  428e30:	b.lt	428e40 <ferror@plt+0x24e60>  // b.tstop
  428e34:	mov	w9, #0xffffd8f0            	// #-10000
  428e38:	add	w8, w8, w9
  428e3c:	b	428e68 <ferror@plt+0x24e88>
  428e40:	adrp	x10, 445000 <ferror@plt+0x41020>
  428e44:	sxth	x8, w8
  428e48:	add	x10, x10, #0x86a
  428e4c:	and	w9, w0, #0xff
  428e50:	add	x8, x10, x8, lsl #8
  428e54:	ldrb	w8, [x8, w9, uxtw]
  428e58:	b	428e68 <ferror@plt+0x24e88>
  428e5c:	mov	w0, #0x1                   	// #1
  428e60:	ret
  428e64:	mov	w8, #0x2                   	// #2
  428e68:	mov	w9, #0x1                   	// #1
  428e6c:	lsl	w8, w9, w8
  428e70:	tst	w8, #0x38000000
  428e74:	cset	w0, ne  // ne = any
  428e78:	ret
  428e7c:	lsr	w8, w0, #8
  428e80:	cmp	w8, #0x2fa
  428e84:	b.hi	428e94 <ferror@plt+0x24eb4>  // b.pmore
  428e88:	adrp	x9, 445000 <ferror@plt+0x41020>
  428e8c:	add	x9, x9, #0x274
  428e90:	b	428eb0 <ferror@plt+0x24ed0>
  428e94:	sub	w8, w0, #0xe0, lsl #12
  428e98:	lsr	w9, w8, #16
  428e9c:	cmp	w9, #0x2
  428ea0:	b.hi	428eec <ferror@plt+0x24f0c>  // b.pmore
  428ea4:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428ea8:	lsr	w8, w8, #8
  428eac:	add	x9, x9, #0x36a
  428eb0:	ldrsh	w8, [x9, w8, uxtw #1]
  428eb4:	mov	w9, #0x2710                	// #10000
  428eb8:	cmp	w8, w9
  428ebc:	and	w8, w8, #0xffff
  428ec0:	b.lt	428ed0 <ferror@plt+0x24ef0>  // b.tstop
  428ec4:	mov	w9, #0xffffd8f0            	// #-10000
  428ec8:	add	w8, w8, w9
  428ecc:	b	428ef0 <ferror@plt+0x24f10>
  428ed0:	adrp	x10, 445000 <ferror@plt+0x41020>
  428ed4:	sxth	x8, w8
  428ed8:	add	x10, x10, #0x86a
  428edc:	and	w9, w0, #0xff
  428ee0:	add	x8, x10, x8, lsl #8
  428ee4:	ldrb	w8, [x8, w9, uxtw]
  428ee8:	b	428ef0 <ferror@plt+0x24f10>
  428eec:	mov	w8, #0x2                   	// #2
  428ef0:	mov	w9, #0x1                   	// #1
  428ef4:	lsl	w8, w9, w8
  428ef8:	and	w0, w8, #0x1c00
  428efc:	ret
  428f00:	lsr	w8, w0, #8
  428f04:	cmp	w8, #0x2fa
  428f08:	b.hi	428f18 <ferror@plt+0x24f38>  // b.pmore
  428f0c:	adrp	x9, 445000 <ferror@plt+0x41020>
  428f10:	add	x9, x9, #0x274
  428f14:	b	428f34 <ferror@plt+0x24f54>
  428f18:	sub	w8, w0, #0xe0, lsl #12
  428f1c:	lsr	w9, w8, #16
  428f20:	cmp	w9, #0x2
  428f24:	b.hi	428f70 <ferror@plt+0x24f90>  // b.pmore
  428f28:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428f2c:	lsr	w8, w8, #8
  428f30:	add	x9, x9, #0x36a
  428f34:	ldrsh	w8, [x9, w8, uxtw #1]
  428f38:	mov	w9, #0x2710                	// #10000
  428f3c:	cmp	w8, w9
  428f40:	and	w8, w8, #0xffff
  428f44:	b.lt	428f54 <ferror@plt+0x24f74>  // b.tstop
  428f48:	mov	w9, #0xffffd8f0            	// #-10000
  428f4c:	add	w8, w8, w9
  428f50:	b	428f74 <ferror@plt+0x24f94>
  428f54:	adrp	x10, 445000 <ferror@plt+0x41020>
  428f58:	sxth	x8, w8
  428f5c:	add	x10, x10, #0x86a
  428f60:	and	w9, w0, #0xff
  428f64:	add	x8, x10, x8, lsl #8
  428f68:	ldrb	w8, [x8, w9, uxtw]
  428f6c:	b	428f74 <ferror@plt+0x24f94>
  428f70:	mov	w8, #0x2                   	// #2
  428f74:	cmp	w8, #0x9
  428f78:	cset	w0, eq  // eq = none
  428f7c:	ret
  428f80:	adrp	x9, 44c000 <ferror@plt+0x48020>
  428f84:	mov	x8, xzr
  428f88:	add	x9, x9, #0x96c
  428f8c:	ldr	w10, [x9, x8]
  428f90:	cmp	w10, w0
  428f94:	b.eq	428fac <ferror@plt+0x24fcc>  // b.none
  428f98:	add	x8, x8, #0xc
  428f9c:	cmp	x8, #0x174
  428fa0:	b.ne	428f8c <ferror@plt+0x24fac>  // b.any
  428fa4:	mov	w0, wzr
  428fa8:	ret
  428fac:	mov	w0, #0x1                   	// #1
  428fb0:	ret
  428fb4:	sub	w8, w0, #0x41
  428fb8:	cmp	w8, #0x25
  428fbc:	b.hi	428fd8 <ferror@plt+0x24ff8>  // b.pmore
  428fc0:	mov	w9, #0x1                   	// #1
  428fc4:	lsl	x8, x9, x8
  428fc8:	tst	x8, #0x3f0000003f
  428fcc:	b.eq	428fd8 <ferror@plt+0x24ff8>  // b.none
  428fd0:	mov	w0, #0x1                   	// #1
  428fd4:	ret
  428fd8:	lsr	w8, w0, #8
  428fdc:	cmp	w8, #0x2fa
  428fe0:	b.hi	428ff0 <ferror@plt+0x25010>  // b.pmore
  428fe4:	adrp	x9, 445000 <ferror@plt+0x41020>
  428fe8:	add	x9, x9, #0x274
  428fec:	b	42900c <ferror@plt+0x2502c>
  428ff0:	sub	w8, w0, #0xe0, lsl #12
  428ff4:	lsr	w9, w8, #16
  428ff8:	cmp	w9, #0x2
  428ffc:	b.hi	429048 <ferror@plt+0x25068>  // b.pmore
  429000:	adrp	x9, 44c000 <ferror@plt+0x48020>
  429004:	lsr	w8, w8, #8
  429008:	add	x9, x9, #0x36a
  42900c:	ldrsh	w8, [x9, w8, uxtw #1]
  429010:	mov	w9, #0x2710                	// #10000
  429014:	cmp	w8, w9
  429018:	and	w8, w8, #0xffff
  42901c:	b.lt	42902c <ferror@plt+0x2504c>  // b.tstop
  429020:	mov	w9, #0xffffd8f0            	// #-10000
  429024:	add	w8, w8, w9
  429028:	b	42904c <ferror@plt+0x2506c>
  42902c:	adrp	x10, 445000 <ferror@plt+0x41020>
  429030:	sxth	x8, w8
  429034:	add	x10, x10, #0x86a
  429038:	and	w9, w0, #0xff
  42903c:	add	x8, x10, x8, lsl #8
  429040:	ldrb	w8, [x8, w9, uxtw]
  429044:	b	42904c <ferror@plt+0x2506c>
  429048:	mov	w8, #0x2                   	// #2
  42904c:	cmp	w8, #0xd
  429050:	cset	w0, eq  // eq = none
  429054:	ret
  429058:	lsr	w8, w0, #8
  42905c:	cmp	w8, #0x2fa
  429060:	b.hi	429070 <ferror@plt+0x25090>  // b.pmore
  429064:	adrp	x9, 445000 <ferror@plt+0x41020>
  429068:	add	x9, x9, #0x274
  42906c:	b	42908c <ferror@plt+0x250ac>
  429070:	sub	w8, w0, #0xe0, lsl #12
  429074:	lsr	w9, w8, #16
  429078:	cmp	w9, #0x2
  42907c:	b.hi	4290c8 <ferror@plt+0x250e8>  // b.pmore
  429080:	adrp	x9, 44c000 <ferror@plt+0x48020>
  429084:	lsr	w8, w8, #8
  429088:	add	x9, x9, #0x36a
  42908c:	ldrsh	w8, [x9, w8, uxtw #1]
  429090:	mov	w9, #0x2710                	// #10000
  429094:	cmp	w8, w9
  429098:	and	w8, w8, #0xffff
  42909c:	b.lt	4290ac <ferror@plt+0x250cc>  // b.tstop
  4290a0:	mov	w9, #0xffffd8f0            	// #-10000
  4290a4:	add	w8, w8, w9
  4290a8:	b	4290cc <ferror@plt+0x250ec>
  4290ac:	adrp	x10, 445000 <ferror@plt+0x41020>
  4290b0:	sxth	x8, w8
  4290b4:	add	x10, x10, #0x86a
  4290b8:	and	w9, w0, #0xff
  4290bc:	add	x8, x10, x8, lsl #8
  4290c0:	ldrb	w8, [x8, w9, uxtw]
  4290c4:	b	4290cc <ferror@plt+0x250ec>
  4290c8:	mov	w8, #0x2                   	// #2
  4290cc:	mov	w9, #0x1                   	// #1
  4290d0:	lsl	w8, w9, w8
  4290d4:	mov	w9, #0x14                  	// #20
  4290d8:	tst	w8, w9
  4290dc:	cset	w0, eq  // eq = none
  4290e0:	ret
  4290e4:	cmp	w0, #0xad
  4290e8:	b.eq	429198 <ferror@plt+0x251b8>  // b.none
  4290ec:	lsr	w8, w0, #8
  4290f0:	cmp	w8, #0x2fa
  4290f4:	b.hi	429104 <ferror@plt+0x25124>  // b.pmore
  4290f8:	adrp	x9, 445000 <ferror@plt+0x41020>
  4290fc:	add	x9, x9, #0x274
  429100:	b	429120 <ferror@plt+0x25140>
  429104:	sub	w8, w0, #0xe0, lsl #12
  429108:	lsr	w9, w8, #16
  42910c:	cmp	w9, #0x2
  429110:	b.hi	42915c <ferror@plt+0x2517c>  // b.pmore
  429114:	adrp	x9, 44c000 <ferror@plt+0x48020>
  429118:	lsr	w8, w8, #8
  42911c:	add	x9, x9, #0x36a
  429120:	ldrsh	w8, [x9, w8, uxtw #1]
  429124:	mov	w9, #0x2710                	// #10000
  429128:	cmp	w8, w9
  42912c:	and	w8, w8, #0xffff
  429130:	b.lt	429140 <ferror@plt+0x25160>  // b.tstop
  429134:	mov	w9, #0xffffd8f0            	// #-10000
  429138:	add	w9, w8, w9
  42913c:	b	429160 <ferror@plt+0x25180>
  429140:	adrp	x10, 445000 <ferror@plt+0x41020>
  429144:	sxth	x8, w8
  429148:	add	x10, x10, #0x86a
  42914c:	and	w9, w0, #0xff
  429150:	add	x8, x10, x8, lsl #8
  429154:	ldrb	w9, [x8, w9, uxtw]
  429158:	b	429160 <ferror@plt+0x25180>
  42915c:	mov	w9, #0x2                   	// #2
  429160:	mov	w8, #0x1                   	// #1
  429164:	lsl	w9, w8, w9
  429168:	mov	w10, #0x1802                	// #6146
  42916c:	tst	w9, w10
  429170:	b.ne	42919c <ferror@plt+0x251bc>  // b.any
  429174:	mov	w8, #0xffffeea0            	// #-4448
  429178:	add	w8, w0, w8
  42917c:	mov	w9, #0x200b                	// #8203
  429180:	cmp	w8, #0xa0
  429184:	cset	w8, cc  // cc = lo, ul, last
  429188:	cmp	w0, w9
  42918c:	cset	w9, eq  // eq = none
  429190:	orr	w0, w9, w8
  429194:	ret
  429198:	mov	w8, wzr
  42919c:	mov	w0, w8
  4291a0:	ret
  4291a4:	adrp	x8, 44c000 <ferror@plt+0x48020>
  4291a8:	mov	x9, xzr
  4291ac:	mov	w10, #0x23                  	// #35
  4291b0:	add	x8, x8, #0xae0
  4291b4:	b	4291c4 <ferror@plt+0x251e4>
  4291b8:	cmp	x9, x11
  4291bc:	mov	x10, x11
  4291c0:	b.cs	4291f8 <ferror@plt+0x25218>  // b.hs, b.nlast
  4291c4:	add	x11, x10, x9
  4291c8:	lsr	x11, x11, #1
  4291cc:	lsl	x12, x11, #3
  4291d0:	ldr	w12, [x8, x12]
  4291d4:	cmp	w12, w0
  4291d8:	b.hi	4291b8 <ferror@plt+0x251d8>  // b.pmore
  4291dc:	add	x9, x8, x11, lsl #3
  4291e0:	ldr	w9, [x9, #4]
  4291e4:	cmp	w9, w0
  4291e8:	b.cs	429200 <ferror@plt+0x25220>  // b.hs, b.nlast
  4291ec:	add	x9, x11, #0x1
  4291f0:	mov	x11, x10
  4291f4:	b	4291b8 <ferror@plt+0x251d8>
  4291f8:	mov	w0, wzr
  4291fc:	ret
  429200:	mov	w0, #0x1                   	// #1
  429204:	ret
  429208:	adrp	x8, 44c000 <ferror@plt+0x48020>
  42920c:	mov	x9, xzr
  429210:	mov	w10, #0x23                  	// #35
  429214:	add	x8, x8, #0xae0
  429218:	b	429228 <ferror@plt+0x25248>
  42921c:	cmp	x9, x11
  429220:	mov	x10, x11
  429224:	b.cs	42925c <ferror@plt+0x2527c>  // b.hs, b.nlast
  429228:	add	x11, x10, x9
  42922c:	lsr	x11, x11, #1
  429230:	lsl	x12, x11, #3
  429234:	ldr	w12, [x8, x12]
  429238:	cmp	w12, w0
  42923c:	b.hi	42921c <ferror@plt+0x2523c>  // b.pmore
  429240:	add	x9, x8, x11, lsl #3
  429244:	ldr	w9, [x9, #4]
  429248:	cmp	w9, w0
  42924c:	b.cs	4292b0 <ferror@plt+0x252d0>  // b.hs, b.nlast
  429250:	add	x9, x11, #0x1
  429254:	mov	x11, x10
  429258:	b	42921c <ferror@plt+0x2523c>
  42925c:	adrp	x8, 44c000 <ferror@plt+0x48020>
  429260:	mov	x9, xzr
  429264:	mov	w10, #0xad                  	// #173
  429268:	add	x8, x8, #0xbf8
  42926c:	b	42927c <ferror@plt+0x2529c>
  429270:	cmp	x9, x11
  429274:	mov	x10, x11
  429278:	b.cs	4292b8 <ferror@plt+0x252d8>  // b.hs, b.nlast
  42927c:	add	x11, x10, x9
  429280:	lsr	x11, x11, #1
  429284:	lsl	x12, x11, #3
  429288:	ldr	w12, [x8, x12]
  42928c:	cmp	w12, w0
  429290:	b.hi	429270 <ferror@plt+0x25290>  // b.pmore
  429294:	add	x9, x8, x11, lsl #3
  429298:	ldr	w9, [x9, #4]
  42929c:	cmp	w9, w0
  4292a0:	b.cs	4292b0 <ferror@plt+0x252d0>  // b.hs, b.nlast
  4292a4:	add	x9, x11, #0x1
  4292a8:	mov	x11, x10
  4292ac:	b	429270 <ferror@plt+0x25290>
  4292b0:	mov	w0, #0x1                   	// #1
  4292b4:	ret
  4292b8:	mov	w0, wzr
  4292bc:	ret
  4292c0:	stp	x29, x30, [sp, #-32]!
  4292c4:	lsr	w8, w0, #8
  4292c8:	str	x19, [sp, #16]
  4292cc:	mov	w19, w0
  4292d0:	cmp	w8, #0x2fa
  4292d4:	mov	x29, sp
  4292d8:	b.hi	4292ec <ferror@plt+0x2530c>  // b.pmore
  4292dc:	adrp	x9, 445000 <ferror@plt+0x41020>
  4292e0:	add	x9, x9, #0x274
  4292e4:	ldrsh	w9, [x9, w8, uxtw #1]
  4292e8:	b	42930c <ferror@plt+0x2532c>
  4292ec:	sub	w9, w19, #0xe0, lsl #12
  4292f0:	lsr	w10, w9, #16
  4292f4:	cmp	w10, #0x2
  4292f8:	b.hi	4293ec <ferror@plt+0x2540c>  // b.pmore
  4292fc:	adrp	x10, 44c000 <ferror@plt+0x48020>
  429300:	lsr	w9, w9, #8
  429304:	add	x10, x10, #0x36a
  429308:	ldrsh	w9, [x10, w9, uxtw #1]
  42930c:	mov	w10, #0x2710                	// #10000
  429310:	cmp	w9, w10
  429314:	and	w9, w9, #0xffff
  429318:	b.lt	429360 <ferror@plt+0x25380>  // b.tstop
  42931c:	mov	w10, #0xffffd8f0            	// #-10000
  429320:	add	w9, w9, w10
  429324:	cmp	w9, #0x5
  429328:	b.eq	429380 <ferror@plt+0x253a0>  // b.none
  42932c:	cmp	w9, #0x8
  429330:	b.ne	4293ec <ferror@plt+0x2540c>  // b.any
  429334:	adrp	x8, 44c000 <ferror@plt+0x48020>
  429338:	mov	x9, xzr
  42933c:	add	x8, x8, #0x970
  429340:	ldur	w10, [x8, #-4]
  429344:	cmp	w10, w19
  429348:	b.eq	4293fc <ferror@plt+0x2541c>  // b.none
  42934c:	add	x9, x9, #0x1
  429350:	cmp	x9, #0x1f
  429354:	add	x8, x8, #0xc
  429358:	b.ne	429340 <ferror@plt+0x25360>  // b.any
  42935c:	b	4293ec <ferror@plt+0x2540c>
  429360:	adrp	x11, 445000 <ferror@plt+0x41020>
  429364:	sxth	x9, w9
  429368:	add	x11, x11, #0x86a
  42936c:	and	w10, w19, #0xff
  429370:	add	x9, x11, x9, lsl #8
  429374:	ldrb	w9, [x9, w10, uxtw]
  429378:	cmp	w9, #0x5
  42937c:	b.ne	42932c <ferror@plt+0x2534c>  // b.any
  429380:	adrp	x9, 44d000 <ferror@plt+0x49020>
  429384:	adrp	x11, 44d000 <ferror@plt+0x49020>
  429388:	add	x9, x9, #0x160
  42938c:	sub	w10, w8, #0xe00
  429390:	add	x11, x11, #0x756
  429394:	add	x9, x9, w8, uxtw #1
  429398:	add	x10, x11, w10, uxtw #1
  42939c:	cmp	w8, #0x2fb
  4293a0:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  4293a4:	ldrsh	x8, [x8]
  4293a8:	mov	w9, #0x2710                	// #10000
  4293ac:	cmp	x8, x9
  4293b0:	b.eq	4293ec <ferror@plt+0x2540c>  // b.none
  4293b4:	adrp	x10, 450000 <ferror@plt+0x4c020>
  4293b8:	add	x10, x10, #0xccc
  4293bc:	and	w9, w19, #0xff
  4293c0:	add	x8, x10, x8, lsl #10
  4293c4:	ldr	w0, [x8, w9, uxtw #2]
  4293c8:	lsr	w8, w0, #24
  4293cc:	cbz	w8, 4293e8 <ferror@plt+0x25408>
  4293d0:	adrp	x8, 44d000 <ferror@plt+0x49020>
  4293d4:	add	x8, x8, #0xd56
  4293d8:	add	x8, x8, x0
  4293dc:	mov	x9, #0xffffffffff000000    	// #-16777216
  4293e0:	add	x0, x8, x9
  4293e4:	bl	42aa60 <ferror@plt+0x26a80>
  4293e8:	cbnz	w0, 4293f0 <ferror@plt+0x25410>
  4293ec:	mov	w0, w19
  4293f0:	ldr	x19, [sp, #16]
  4293f4:	ldp	x29, x30, [sp], #32
  4293f8:	ret
  4293fc:	cmp	w9, #0x3
  429400:	mov	w0, w19
  429404:	b.hi	4293f0 <ferror@plt+0x25410>  // b.pmore
  429408:	ldr	w0, [x8]
  42940c:	b	4293f0 <ferror@plt+0x25410>
  429410:	lsr	w8, w0, #8
  429414:	cmp	w8, #0x2fa
  429418:	b.hi	42942c <ferror@plt+0x2544c>  // b.pmore
  42941c:	adrp	x9, 445000 <ferror@plt+0x41020>
  429420:	add	x9, x9, #0x274
  429424:	ldrsh	w9, [x9, w8, uxtw #1]
  429428:	b	42944c <ferror@plt+0x2546c>
  42942c:	sub	w9, w0, #0xe0, lsl #12
  429430:	lsr	w10, w9, #16
  429434:	cmp	w10, #0x2
  429438:	b.hi	429498 <ferror@plt+0x254b8>  // b.pmore
  42943c:	adrp	x10, 44c000 <ferror@plt+0x48020>
  429440:	lsr	w9, w9, #8
  429444:	add	x10, x10, #0x36a
  429448:	ldrsh	w9, [x10, w9, uxtw #1]
  42944c:	mov	w10, #0x2710                	// #10000
  429450:	cmp	w9, w10
  429454:	and	w9, w9, #0xffff
  429458:	b.lt	42949c <ferror@plt+0x254bc>  // b.tstop
  42945c:	mov	w10, #0xffffd8f0            	// #-10000
  429460:	add	w9, w9, w10
  429464:	cmp	w9, #0x9
  429468:	b.eq	4294bc <ferror@plt+0x254dc>  // b.none
  42946c:	cmp	w9, #0x8
  429470:	b.ne	429498 <ferror@plt+0x254b8>  // b.any
  429474:	adrp	x9, 44c000 <ferror@plt+0x48020>
  429478:	mov	x8, xzr
  42947c:	add	x9, x9, #0x96c
  429480:	ldr	w10, [x9, x8]
  429484:	cmp	w10, w0
  429488:	b.eq	429524 <ferror@plt+0x25544>  // b.none
  42948c:	add	x8, x8, #0xc
  429490:	cmp	x8, #0x174
  429494:	b.ne	429480 <ferror@plt+0x254a0>  // b.any
  429498:	ret
  42949c:	adrp	x11, 445000 <ferror@plt+0x41020>
  4294a0:	sxth	x9, w9
  4294a4:	add	x11, x11, #0x86a
  4294a8:	and	w10, w0, #0xff
  4294ac:	add	x9, x11, x9, lsl #8
  4294b0:	ldrb	w9, [x9, w10, uxtw]
  4294b4:	cmp	w9, #0x9
  4294b8:	b.ne	42946c <ferror@plt+0x2548c>  // b.any
  4294bc:	adrp	x9, 44d000 <ferror@plt+0x49020>
  4294c0:	adrp	x11, 44d000 <ferror@plt+0x49020>
  4294c4:	add	x9, x9, #0x160
  4294c8:	sub	w10, w8, #0xe00
  4294cc:	add	x11, x11, #0x756
  4294d0:	add	x9, x9, w8, uxtw #1
  4294d4:	add	x10, x11, w10, uxtw #1
  4294d8:	cmp	w8, #0x2fb
  4294dc:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  4294e0:	ldrsh	x8, [x8]
  4294e4:	mov	w9, #0x2710                	// #10000
  4294e8:	cmp	x8, x9
  4294ec:	b.eq	429498 <ferror@plt+0x254b8>  // b.none
  4294f0:	adrp	x10, 450000 <ferror@plt+0x4c020>
  4294f4:	add	x10, x10, #0xccc
  4294f8:	and	w9, w0, #0xff
  4294fc:	add	x8, x10, x8, lsl #10
  429500:	ldr	w8, [x8, w9, uxtw #2]
  429504:	lsr	w9, w8, #24
  429508:	cbz	w9, 429530 <ferror@plt+0x25550>
  42950c:	adrp	x9, 44d000 <ferror@plt+0x49020>
  429510:	add	x9, x9, #0xd56
  429514:	add	x8, x9, x8
  429518:	mov	x9, #0xffffffffff000000    	// #-16777216
  42951c:	add	x0, x8, x9
  429520:	b	42aa60 <ferror@plt+0x26a80>
  429524:	add	x8, x9, x8
  429528:	ldr	w8, [x8, #8]
  42952c:	b	429534 <ferror@plt+0x25554>
  429530:	cbz	w8, 429498 <ferror@plt+0x254b8>
  429534:	mov	w0, w8
  429538:	ret
  42953c:	adrp	x10, 44c000 <ferror@plt+0x48020>
  429540:	mov	x9, xzr
  429544:	add	x10, x10, #0x96c
  429548:	ldr	w8, [x10, x9]
  42954c:	cmp	w8, w0
  429550:	b.eq	4295d4 <ferror@plt+0x255f4>  // b.none
  429554:	add	x11, x10, x9
  429558:	ldr	w12, [x11, #4]
  42955c:	cmp	w12, w0
  429560:	b.eq	4295d8 <ferror@plt+0x255f8>  // b.none
  429564:	ldr	w11, [x11, #8]
  429568:	cmp	w11, w0
  42956c:	b.eq	4295d8 <ferror@plt+0x255f8>  // b.none
  429570:	add	x9, x9, #0xc
  429574:	cmp	x9, #0x174
  429578:	b.ne	429548 <ferror@plt+0x25568>  // b.any
  42957c:	lsr	w8, w0, #8
  429580:	cmp	w8, #0x2fa
  429584:	b.hi	429594 <ferror@plt+0x255b4>  // b.pmore
  429588:	adrp	x9, 445000 <ferror@plt+0x41020>
  42958c:	add	x9, x9, #0x274
  429590:	b	4295b0 <ferror@plt+0x255d0>
  429594:	sub	w8, w0, #0xe0, lsl #12
  429598:	lsr	w9, w8, #16
  42959c:	cmp	w9, #0x2
  4295a0:	b.hi	4295d4 <ferror@plt+0x255f4>  // b.pmore
  4295a4:	adrp	x9, 44c000 <ferror@plt+0x48020>
  4295a8:	lsr	w8, w8, #8
  4295ac:	add	x9, x9, #0x36a
  4295b0:	ldrsh	w8, [x9, w8, uxtw #1]
  4295b4:	mov	w9, #0x2710                	// #10000
  4295b8:	cmp	w8, w9
  4295bc:	and	w8, w8, #0xffff
  4295c0:	b.lt	4295e0 <ferror@plt+0x25600>  // b.tstop
  4295c4:	mov	w9, #0xffffd8f0            	// #-10000
  4295c8:	add	w8, w8, w9
  4295cc:	cmp	w8, #0x5
  4295d0:	b.eq	429600 <ferror@plt+0x25620>  // b.none
  4295d4:	mov	w8, w0
  4295d8:	mov	w0, w8
  4295dc:	ret
  4295e0:	adrp	x10, 445000 <ferror@plt+0x41020>
  4295e4:	sxth	x8, w8
  4295e8:	add	x10, x10, #0x86a
  4295ec:	and	w9, w0, #0xff
  4295f0:	add	x8, x10, x8, lsl #8
  4295f4:	ldrb	w8, [x8, w9, uxtw]
  4295f8:	cmp	w8, #0x5
  4295fc:	b.ne	4295d4 <ferror@plt+0x255f4>  // b.any
  429600:	b	4292c0 <ferror@plt+0x252e0>
  429604:	lsr	w8, w0, #8
  429608:	cmp	w8, #0x2fa
  42960c:	b.hi	429620 <ferror@plt+0x25640>  // b.pmore
  429610:	adrp	x9, 445000 <ferror@plt+0x41020>
  429614:	add	x9, x9, #0x274
  429618:	ldrsh	w9, [x9, w8, uxtw #1]
  42961c:	b	429640 <ferror@plt+0x25660>
  429620:	sub	w9, w0, #0xe0, lsl #12
  429624:	lsr	w10, w9, #16
  429628:	cmp	w10, #0x2
  42962c:	b.hi	429660 <ferror@plt+0x25680>  // b.pmore
  429630:	adrp	x10, 44c000 <ferror@plt+0x48020>
  429634:	lsr	w9, w9, #8
  429638:	add	x10, x10, #0x36a
  42963c:	ldrsh	w9, [x10, w9, uxtw #1]
  429640:	mov	w10, #0x2710                	// #10000
  429644:	cmp	w9, w10
  429648:	and	w9, w9, #0xffff
  42964c:	b.lt	429668 <ferror@plt+0x25688>  // b.tstop
  429650:	mov	w10, #0xffffd8f0            	// #-10000
  429654:	add	w9, w9, w10
  429658:	cmp	w9, #0xd
  42965c:	b.eq	429688 <ferror@plt+0x256a8>  // b.none
  429660:	mov	w0, #0xffffffff            	// #-1
  429664:	ret
  429668:	adrp	x11, 445000 <ferror@plt+0x41020>
  42966c:	sxth	x9, w9
  429670:	add	x11, x11, #0x86a
  429674:	and	w10, w0, #0xff
  429678:	add	x9, x11, x9, lsl #8
  42967c:	ldrb	w9, [x9, w10, uxtw]
  429680:	cmp	w9, #0xd
  429684:	b.ne	429660 <ferror@plt+0x25680>  // b.any
  429688:	adrp	x9, 44d000 <ferror@plt+0x49020>
  42968c:	adrp	x11, 44d000 <ferror@plt+0x49020>
  429690:	add	x9, x9, #0x160
  429694:	sub	w10, w8, #0xe00
  429698:	add	x11, x11, #0x756
  42969c:	add	x9, x9, w8, uxtw #1
  4296a0:	add	x10, x11, w10, uxtw #1
  4296a4:	cmp	w8, #0x2fb
  4296a8:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  4296ac:	ldrsh	x8, [x8]
  4296b0:	mov	w9, #0x2710                	// #10000
  4296b4:	cmp	x8, x9
  4296b8:	b.ne	4296c4 <ferror@plt+0x256e4>  // b.any
  4296bc:	mov	w0, wzr
  4296c0:	ret
  4296c4:	adrp	x10, 450000 <ferror@plt+0x4c020>
  4296c8:	add	x10, x10, #0xccc
  4296cc:	and	w9, w0, #0xff
  4296d0:	add	x8, x10, x8, lsl #10
  4296d4:	ldr	w0, [x8, w9, uxtw #2]
  4296d8:	ret
  4296dc:	sub	w8, w0, #0x41
  4296e0:	cmp	w8, #0x5
  4296e4:	b.hi	4296f0 <ferror@plt+0x25710>  // b.pmore
  4296e8:	sub	w0, w0, #0x37
  4296ec:	ret
  4296f0:	sub	w8, w0, #0x61
  4296f4:	cmp	w8, #0x5
  4296f8:	b.hi	429704 <ferror@plt+0x25724>  // b.pmore
  4296fc:	sub	w0, w0, #0x57
  429700:	ret
  429704:	lsr	w8, w0, #8
  429708:	cmp	w8, #0x2fa
  42970c:	b.hi	429720 <ferror@plt+0x25740>  // b.pmore
  429710:	adrp	x9, 445000 <ferror@plt+0x41020>
  429714:	add	x9, x9, #0x274
  429718:	ldrsh	w9, [x9, w8, uxtw #1]
  42971c:	b	429740 <ferror@plt+0x25760>
  429720:	sub	w9, w0, #0xe0, lsl #12
  429724:	lsr	w10, w9, #16
  429728:	cmp	w10, #0x2
  42972c:	b.hi	429760 <ferror@plt+0x25780>  // b.pmore
  429730:	adrp	x10, 44c000 <ferror@plt+0x48020>
  429734:	lsr	w9, w9, #8
  429738:	add	x10, x10, #0x36a
  42973c:	ldrsh	w9, [x10, w9, uxtw #1]
  429740:	mov	w10, #0x2710                	// #10000
  429744:	cmp	w9, w10
  429748:	and	w9, w9, #0xffff
  42974c:	b.lt	429768 <ferror@plt+0x25788>  // b.tstop
  429750:	mov	w10, #0xffffd8f0            	// #-10000
  429754:	add	w9, w9, w10
  429758:	cmp	w9, #0xd
  42975c:	b.eq	429788 <ferror@plt+0x257a8>  // b.none
  429760:	mov	w0, #0xffffffff            	// #-1
  429764:	ret
  429768:	adrp	x11, 445000 <ferror@plt+0x41020>
  42976c:	sxth	x9, w9
  429770:	add	x11, x11, #0x86a
  429774:	and	w10, w0, #0xff
  429778:	add	x9, x11, x9, lsl #8
  42977c:	ldrb	w9, [x9, w10, uxtw]
  429780:	cmp	w9, #0xd
  429784:	b.ne	429760 <ferror@plt+0x25780>  // b.any
  429788:	adrp	x9, 44d000 <ferror@plt+0x49020>
  42978c:	adrp	x11, 44d000 <ferror@plt+0x49020>
  429790:	add	x9, x9, #0x160
  429794:	sub	w10, w8, #0xe00
  429798:	add	x11, x11, #0x756
  42979c:	add	x9, x9, w8, uxtw #1
  4297a0:	add	x10, x11, w10, uxtw #1
  4297a4:	cmp	w8, #0x2fb
  4297a8:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  4297ac:	ldrsh	x8, [x8]
  4297b0:	mov	w9, #0x2710                	// #10000
  4297b4:	cmp	x8, x9
  4297b8:	b.ne	4297c4 <ferror@plt+0x257e4>  // b.any
  4297bc:	mov	w0, wzr
  4297c0:	ret
  4297c4:	adrp	x10, 450000 <ferror@plt+0x4c020>
  4297c8:	add	x10, x10, #0xccc
  4297cc:	and	w9, w0, #0xff
  4297d0:	add	x8, x10, x8, lsl #10
  4297d4:	ldr	w0, [x8, w9, uxtw #2]
  4297d8:	ret
  4297dc:	lsr	w8, w0, #8
  4297e0:	cmp	w8, #0x2fa
  4297e4:	b.hi	4297f4 <ferror@plt+0x25814>  // b.pmore
  4297e8:	adrp	x9, 445000 <ferror@plt+0x41020>
  4297ec:	add	x9, x9, #0x274
  4297f0:	b	429810 <ferror@plt+0x25830>
  4297f4:	sub	w8, w0, #0xe0, lsl #12
  4297f8:	lsr	w9, w8, #16
  4297fc:	cmp	w9, #0x2
  429800:	b.hi	42984c <ferror@plt+0x2586c>  // b.pmore
  429804:	adrp	x9, 44c000 <ferror@plt+0x48020>
  429808:	lsr	w8, w8, #8
  42980c:	add	x9, x9, #0x36a
  429810:	ldrsh	w8, [x9, w8, uxtw #1]
  429814:	mov	w9, #0x2710                	// #10000
  429818:	cmp	w8, w9
  42981c:	and	w8, w8, #0xffff
  429820:	b.lt	429830 <ferror@plt+0x25850>  // b.tstop
  429824:	mov	w9, #0xffffd8f0            	// #-10000
  429828:	add	w0, w8, w9
  42982c:	ret
  429830:	adrp	x10, 445000 <ferror@plt+0x41020>
  429834:	sxth	x8, w8
  429838:	add	x10, x10, #0x86a
  42983c:	and	w9, w0, #0xff
  429840:	add	x8, x10, x8, lsl #8
  429844:	ldrb	w0, [x8, w9, uxtw]
  429848:	ret
  42984c:	mov	w0, #0x2                   	// #2
  429850:	ret
  429854:	stp	x29, x30, [sp, #-64]!
  429858:	str	x23, [sp, #16]
  42985c:	stp	x22, x21, [sp, #32]
  429860:	stp	x20, x19, [sp, #48]
  429864:	mov	x29, sp
  429868:	cbz	x0, 429930 <ferror@plt+0x25950>
  42986c:	mov	x19, x1
  429870:	mov	x20, x0
  429874:	mov	w0, wzr
  429878:	mov	x1, xzr
  42987c:	bl	403fd0 <setlocale@plt>
  429880:	cbz	x0, 4298d8 <ferror@plt+0x258f8>
  429884:	ldrb	w8, [x0]
  429888:	cmp	w8, #0x74
  42988c:	b.eq	4298b0 <ferror@plt+0x258d0>  // b.none
  429890:	cmp	w8, #0x6c
  429894:	b.eq	4298c4 <ferror@plt+0x258e4>  // b.none
  429898:	cmp	w8, #0x61
  42989c:	b.ne	4298d8 <ferror@plt+0x258f8>  // b.any
  4298a0:	ldrb	w8, [x0, #1]
  4298a4:	cmp	w8, #0x7a
  4298a8:	b.ne	4298d8 <ferror@plt+0x258f8>  // b.any
  4298ac:	b	4298bc <ferror@plt+0x258dc>
  4298b0:	ldrb	w8, [x0, #1]
  4298b4:	cmp	w8, #0x72
  4298b8:	b.ne	4298d8 <ferror@plt+0x258f8>  // b.any
  4298bc:	mov	w21, #0x1                   	// #1
  4298c0:	b	4298dc <ferror@plt+0x258fc>
  4298c4:	ldrb	w8, [x0, #1]
  4298c8:	cmp	w8, #0x74
  4298cc:	b.ne	4298d8 <ferror@plt+0x258f8>  // b.any
  4298d0:	mov	w21, #0x2                   	// #2
  4298d4:	b	4298dc <ferror@plt+0x258fc>
  4298d8:	mov	w21, wzr
  4298dc:	mov	x0, x20
  4298e0:	mov	x1, x19
  4298e4:	mov	x2, xzr
  4298e8:	mov	w3, w21
  4298ec:	bl	429954 <ferror@plt+0x25974>
  4298f0:	mov	x23, x0
  4298f4:	add	x0, x0, #0x1
  4298f8:	bl	4140ec <ferror@plt+0x1010c>
  4298fc:	mov	x22, x0
  429900:	mov	x0, x20
  429904:	mov	x1, x19
  429908:	mov	x2, x22
  42990c:	mov	w3, w21
  429910:	bl	429954 <ferror@plt+0x25974>
  429914:	strb	wzr, [x22, x23]
  429918:	mov	x0, x22
  42991c:	ldp	x20, x19, [sp, #48]
  429920:	ldp	x22, x21, [sp, #32]
  429924:	ldr	x23, [sp, #16]
  429928:	ldp	x29, x30, [sp], #64
  42992c:	ret
  429930:	adrp	x0, 445000 <ferror@plt+0x41020>
  429934:	adrp	x1, 45b000 <ferror@plt+0x57020>
  429938:	adrp	x2, 43c000 <ferror@plt+0x38020>
  42993c:	add	x0, x0, #0x2f
  429940:	add	x1, x1, #0xd34
  429944:	add	x2, x2, #0xdc6
  429948:	bl	415310 <ferror@plt+0x11330>
  42994c:	mov	x22, xzr
  429950:	b	429918 <ferror@plt+0x25938>
  429954:	sub	sp, sp, #0xb0
  429958:	stp	x29, x30, [sp, #80]
  42995c:	add	x29, sp, #0x50
  429960:	stp	x28, x27, [sp, #96]
  429964:	stp	x26, x25, [sp, #112]
  429968:	stp	x24, x23, [sp, #128]
  42996c:	stp	x22, x21, [sp, #144]
  429970:	stp	x20, x19, [sp, #160]
  429974:	stur	x0, [x29, #-8]
  429978:	cbz	x1, 429c98 <ferror@plt+0x25cb8>
  42997c:	adrp	x8, 45b000 <ferror@plt+0x57020>
  429980:	ldr	x27, [x8, #3776]
  429984:	adrp	x28, 445000 <ferror@plt+0x41020>
  429988:	mov	w19, w3
  42998c:	mov	x20, x2
  429990:	mov	x21, x1
  429994:	mov	x23, x0
  429998:	mov	x22, xzr
  42999c:	mov	w25, wzr
  4299a0:	add	x26, x0, x1
  4299a4:	add	x28, x28, #0x274
  4299a8:	ldrb	w24, [x23]
  4299ac:	cbz	x24, 429c9c <ferror@plt+0x25cbc>
  4299b0:	mov	x0, x23
  4299b4:	bl	42aa60 <ferror@plt+0x26a80>
  4299b8:	lsr	w9, w0, #8
  4299bc:	cmp	w9, #0x2fa
  4299c0:	b.hi	4299cc <ferror@plt+0x259ec>  // b.pmore
  4299c4:	ldrsh	w8, [x28, w9, uxtw #1]
  4299c8:	b	4299ec <ferror@plt+0x25a0c>
  4299cc:	sub	w8, w0, #0xe0, lsl #12
  4299d0:	lsr	w10, w8, #16
  4299d4:	cmp	w10, #0x2
  4299d8:	b.hi	429a24 <ferror@plt+0x25a44>  // b.pmore
  4299dc:	adrp	x10, 44c000 <ferror@plt+0x48020>
  4299e0:	lsr	w8, w8, #8
  4299e4:	add	x10, x10, #0x36a
  4299e8:	ldrsh	w8, [x10, w8, uxtw #1]
  4299ec:	mov	w10, #0x2710                	// #10000
  4299f0:	cmp	w8, w10
  4299f4:	and	w8, w8, #0xffff
  4299f8:	b.lt	429a08 <ferror@plt+0x25a28>  // b.tstop
  4299fc:	mov	w10, #0xffffd8f0            	// #-10000
  429a00:	add	w8, w8, w10
  429a04:	b	429a28 <ferror@plt+0x25a48>
  429a08:	adrp	x11, 445000 <ferror@plt+0x41020>
  429a0c:	sxth	x8, w8
  429a10:	add	x11, x11, #0x86a
  429a14:	and	w10, w0, #0xff
  429a18:	add	x8, x11, x8, lsl #8
  429a1c:	ldrb	w8, [x8, w10, uxtw]
  429a20:	b	429a28 <ferror@plt+0x25a48>
  429a24:	mov	w8, #0x2                   	// #2
  429a28:	ldrb	w24, [x27, x24]
  429a2c:	cmp	w19, #0x2
  429a30:	add	x10, x23, x24
  429a34:	stur	x10, [x29, #-8]
  429a38:	b.ne	429a4c <ferror@plt+0x25a6c>  // b.any
  429a3c:	cmp	w0, #0x69
  429a40:	b.ne	429a70 <ferror@plt+0x25a90>  // b.any
  429a44:	mov	w25, #0x1                   	// #1
  429a48:	b	429b00 <ferror@plt+0x25b20>
  429a4c:	cmp	w19, #0x1
  429a50:	b.ne	429ac8 <ferror@plt+0x25ae8>  // b.any
  429a54:	cmp	w0, #0x69
  429a58:	b.ne	429ac8 <ferror@plt+0x25ae8>  // b.any
  429a5c:	add	x8, x20, x22
  429a60:	cmp	x20, #0x0
  429a64:	csel	x1, xzr, x8, eq  // eq = none
  429a68:	mov	w0, #0x130                 	// #304
  429a6c:	b	429c7c <ferror@plt+0x25c9c>
  429a70:	cbz	w25, 429ac8 <ferror@plt+0x25ae8>
  429a74:	mov	x2, sp
  429a78:	mov	w3, #0x12                  	// #18
  429a7c:	mov	w1, wzr
  429a80:	bl	42d310 <ferror@plt+0x29330>
  429a84:	cbz	x0, 429b6c <ferror@plt+0x25b8c>
  429a88:	mov	x23, x0
  429a8c:	mov	x24, sp
  429a90:	b	429aa0 <ferror@plt+0x25ac0>
  429a94:	subs	x23, x23, #0x1
  429a98:	add	x24, x24, #0x4
  429a9c:	b.eq	429b6c <ferror@plt+0x25b8c>  // b.none
  429aa0:	ldr	w0, [x24]
  429aa4:	cmp	w0, #0x307
  429aa8:	b.eq	429a94 <ferror@plt+0x25ab4>  // b.none
  429aac:	bl	4292c0 <ferror@plt+0x252e0>
  429ab0:	add	x8, x20, x22
  429ab4:	cmp	x20, #0x0
  429ab8:	csel	x1, xzr, x8, eq  // eq = none
  429abc:	bl	42abe4 <ferror@plt+0x26c04>
  429ac0:	add	x22, x22, w0, sxtw
  429ac4:	b	429a94 <ferror@plt+0x25ab4>
  429ac8:	cmp	w0, #0x345
  429acc:	b.ne	429b00 <ferror@plt+0x25b20>  // b.any
  429ad0:	add	x8, x20, x22
  429ad4:	cmp	x20, #0x0
  429ad8:	csel	x1, x8, xzr, ne  // ne = any
  429adc:	sub	x0, x29, #0x8
  429ae0:	mov	w2, wzr
  429ae4:	bl	42a610 <ferror@plt+0x26630>
  429ae8:	add	x22, x22, w0, sxtw
  429aec:	cmp	x20, #0x0
  429af0:	add	x8, x20, x22
  429af4:	csel	x1, x8, xzr, ne  // ne = any
  429af8:	mov	w0, #0x399                 	// #921
  429afc:	b	429c7c <ferror@plt+0x25c9c>
  429b00:	mov	w10, #0x1                   	// #1
  429b04:	lsl	w10, w10, w8
  429b08:	mov	w11, #0x120                 	// #288
  429b0c:	tst	w10, w11
  429b10:	b.eq	429b50 <ferror@plt+0x25b70>  // b.none
  429b14:	adrp	x10, 44d000 <ferror@plt+0x49020>
  429b18:	adrp	x12, 44d000 <ferror@plt+0x49020>
  429b1c:	add	x10, x10, #0x160
  429b20:	sub	w11, w9, #0xe00
  429b24:	add	x12, x12, #0x756
  429b28:	add	x10, x10, w9, uxtw #1
  429b2c:	add	x11, x12, w11, uxtw #1
  429b30:	cmp	w9, #0x2fb
  429b34:	csel	x9, x10, x11, cc  // cc = lo, ul, last
  429b38:	ldrsh	x9, [x9]
  429b3c:	mov	w10, #0x2710                	// #10000
  429b40:	cmp	x9, x10
  429b44:	b.ne	429b88 <ferror@plt+0x25ba8>  // b.any
  429b48:	mov	w9, wzr
  429b4c:	b	429c30 <ferror@plt+0x25c50>
  429b50:	cbz	x20, 429b64 <ferror@plt+0x25b84>
  429b54:	add	x0, x20, x22
  429b58:	mov	x1, x23
  429b5c:	mov	x2, x24
  429b60:	bl	4034a0 <memcpy@plt>
  429b64:	add	x22, x22, x24
  429b68:	b	429c84 <ferror@plt+0x25ca4>
  429b6c:	add	x8, x20, x22
  429b70:	cmp	x20, #0x0
  429b74:	csel	x1, xzr, x8, eq  // eq = none
  429b78:	sub	x0, x29, #0x8
  429b7c:	mov	w2, #0x1                   	// #1
  429b80:	bl	42a610 <ferror@plt+0x26630>
  429b84:	b	429c80 <ferror@plt+0x25ca0>
  429b88:	adrp	x11, 450000 <ferror@plt+0x4c020>
  429b8c:	add	x11, x11, #0xccc
  429b90:	and	w10, w0, #0xff
  429b94:	add	x9, x11, x9, lsl #10
  429b98:	ldr	w9, [x9, w10, uxtw #2]
  429b9c:	lsr	w10, w9, #24
  429ba0:	cbz	w10, 429c30 <ferror@plt+0x25c50>
  429ba4:	add	x10, x20, x22
  429ba8:	cmp	x20, #0x0
  429bac:	mov	w11, #0xff000000            	// #-16777216
  429bb0:	csel	x23, xzr, x10, eq  // eq = none
  429bb4:	adrp	x10, 44d000 <ferror@plt+0x49020>
  429bb8:	add	w9, w9, w11
  429bbc:	add	x10, x10, #0xd56
  429bc0:	cmp	w8, #0x8
  429bc4:	add	x24, x10, w9, sxtw
  429bc8:	b.eq	429bd8 <ferror@plt+0x25bf8>  // b.none
  429bcc:	ldrb	w9, [x24]
  429bd0:	ldrb	w9, [x27, x9]
  429bd4:	add	x24, x24, x9
  429bd8:	mov	x28, x26
  429bdc:	mov	w26, w25
  429be0:	cmp	w8, #0x5
  429be4:	b.eq	429bf8 <ferror@plt+0x25c18>  // b.none
  429be8:	mov	x0, x24
  429bec:	bl	403510 <strlen@plt>
  429bf0:	add	x8, x0, x24
  429bf4:	add	x24, x8, #0x1
  429bf8:	mov	x0, x24
  429bfc:	bl	403510 <strlen@plt>
  429c00:	sxtw	x25, w0
  429c04:	cbz	x23, 429c18 <ferror@plt+0x25c38>
  429c08:	mov	x0, x23
  429c0c:	mov	x1, x24
  429c10:	mov	x2, x25
  429c14:	bl	4034a0 <memcpy@plt>
  429c18:	add	x22, x25, x22
  429c1c:	mov	w25, w26
  429c20:	mov	x26, x28
  429c24:	adrp	x28, 445000 <ferror@plt+0x41020>
  429c28:	add	x28, x28, #0x274
  429c2c:	b	429c84 <ferror@plt+0x25ca4>
  429c30:	cmp	w8, #0x8
  429c34:	b.ne	429c68 <ferror@plt+0x25c88>  // b.any
  429c38:	adrp	x11, 44c000 <ferror@plt+0x48020>
  429c3c:	mov	x8, xzr
  429c40:	add	x11, x11, #0x96c
  429c44:	ldr	w10, [x11, x8]
  429c48:	cmp	w10, w0
  429c4c:	b.eq	429c60 <ferror@plt+0x25c80>  // b.none
  429c50:	add	x8, x8, #0xc
  429c54:	cmp	x8, #0x174
  429c58:	b.ne	429c44 <ferror@plt+0x25c64>  // b.any
  429c5c:	b	429c68 <ferror@plt+0x25c88>
  429c60:	add	x8, x11, x8
  429c64:	ldr	w9, [x8, #4]
  429c68:	cmp	w9, #0x0
  429c6c:	add	x8, x20, x22
  429c70:	csel	w0, w0, w9, eq  // eq = none
  429c74:	cmp	x20, #0x0
  429c78:	csel	x1, xzr, x8, eq  // eq = none
  429c7c:	bl	42abe4 <ferror@plt+0x26c04>
  429c80:	add	x22, x22, w0, sxtw
  429c84:	ldur	x23, [x29, #-8]
  429c88:	tbnz	x21, #63, 4299a8 <ferror@plt+0x259c8>
  429c8c:	cmp	x23, x26
  429c90:	b.cc	4299a8 <ferror@plt+0x259c8>  // b.lo, b.ul, b.last
  429c94:	b	429c9c <ferror@plt+0x25cbc>
  429c98:	mov	x22, xzr
  429c9c:	mov	x0, x22
  429ca0:	ldp	x20, x19, [sp, #160]
  429ca4:	ldp	x22, x21, [sp, #144]
  429ca8:	ldp	x24, x23, [sp, #128]
  429cac:	ldp	x26, x25, [sp, #112]
  429cb0:	ldp	x28, x27, [sp, #96]
  429cb4:	ldp	x29, x30, [sp, #80]
  429cb8:	add	sp, sp, #0xb0
  429cbc:	ret
  429cc0:	stp	x29, x30, [sp, #-64]!
  429cc4:	str	x23, [sp, #16]
  429cc8:	stp	x22, x21, [sp, #32]
  429ccc:	stp	x20, x19, [sp, #48]
  429cd0:	mov	x29, sp
  429cd4:	cbz	x0, 429d9c <ferror@plt+0x25dbc>
  429cd8:	mov	x19, x1
  429cdc:	mov	x20, x0
  429ce0:	mov	w0, wzr
  429ce4:	mov	x1, xzr
  429ce8:	bl	403fd0 <setlocale@plt>
  429cec:	cbz	x0, 429d44 <ferror@plt+0x25d64>
  429cf0:	ldrb	w8, [x0]
  429cf4:	cmp	w8, #0x74
  429cf8:	b.eq	429d1c <ferror@plt+0x25d3c>  // b.none
  429cfc:	cmp	w8, #0x6c
  429d00:	b.eq	429d30 <ferror@plt+0x25d50>  // b.none
  429d04:	cmp	w8, #0x61
  429d08:	b.ne	429d44 <ferror@plt+0x25d64>  // b.any
  429d0c:	ldrb	w8, [x0, #1]
  429d10:	cmp	w8, #0x7a
  429d14:	b.ne	429d44 <ferror@plt+0x25d64>  // b.any
  429d18:	b	429d28 <ferror@plt+0x25d48>
  429d1c:	ldrb	w8, [x0, #1]
  429d20:	cmp	w8, #0x72
  429d24:	b.ne	429d44 <ferror@plt+0x25d64>  // b.any
  429d28:	mov	w21, #0x1                   	// #1
  429d2c:	b	429d48 <ferror@plt+0x25d68>
  429d30:	ldrb	w8, [x0, #1]
  429d34:	cmp	w8, #0x74
  429d38:	b.ne	429d44 <ferror@plt+0x25d64>  // b.any
  429d3c:	mov	w21, #0x2                   	// #2
  429d40:	b	429d48 <ferror@plt+0x25d68>
  429d44:	mov	w21, wzr
  429d48:	mov	x0, x20
  429d4c:	mov	x1, x19
  429d50:	mov	x2, xzr
  429d54:	mov	w3, w21
  429d58:	bl	429dc0 <ferror@plt+0x25de0>
  429d5c:	mov	x23, x0
  429d60:	add	x0, x0, #0x1
  429d64:	bl	4140ec <ferror@plt+0x1010c>
  429d68:	mov	x22, x0
  429d6c:	mov	x0, x20
  429d70:	mov	x1, x19
  429d74:	mov	x2, x22
  429d78:	mov	w3, w21
  429d7c:	bl	429dc0 <ferror@plt+0x25de0>
  429d80:	strb	wzr, [x22, x23]
  429d84:	mov	x0, x22
  429d88:	ldp	x20, x19, [sp, #48]
  429d8c:	ldp	x22, x21, [sp, #32]
  429d90:	ldr	x23, [sp, #16]
  429d94:	ldp	x29, x30, [sp], #64
  429d98:	ret
  429d9c:	adrp	x0, 445000 <ferror@plt+0x41020>
  429da0:	adrp	x1, 45b000 <ferror@plt+0x57020>
  429da4:	adrp	x2, 43c000 <ferror@plt+0x38020>
  429da8:	add	x0, x0, #0x2f
  429dac:	add	x1, x1, #0xd5f
  429db0:	add	x2, x2, #0xdc6
  429db4:	bl	415310 <ferror@plt+0x11330>
  429db8:	mov	x22, xzr
  429dbc:	b	429d84 <ferror@plt+0x25da4>
  429dc0:	sub	sp, sp, #0x80
  429dc4:	stp	x29, x30, [sp, #32]
  429dc8:	stp	x28, x27, [sp, #48]
  429dcc:	stp	x26, x25, [sp, #64]
  429dd0:	stp	x24, x23, [sp, #80]
  429dd4:	stp	x22, x21, [sp, #96]
  429dd8:	stp	x20, x19, [sp, #112]
  429ddc:	add	x29, sp, #0x20
  429de0:	cbz	x1, 42a300 <ferror@plt+0x26320>
  429de4:	add	x8, x0, x1
  429de8:	str	x8, [sp, #16]
  429dec:	adrp	x8, 45b000 <ferror@plt+0x57020>
  429df0:	ldr	x8, [x8, #3776]
  429df4:	mov	w28, #0xfb00                	// #64256
  429df8:	mov	w19, w3
  429dfc:	mov	x20, x2
  429e00:	mov	x27, x1
  429e04:	mov	x25, x0
  429e08:	mov	x22, xzr
  429e0c:	movk	w28, #0x2, lsl #16
  429e10:	stur	x8, [x29, #-8]
  429e14:	str	w3, [sp, #12]
  429e18:	ldrb	w23, [x25]
  429e1c:	cbz	x23, 42a304 <ferror@plt+0x26324>
  429e20:	mov	x0, x25
  429e24:	bl	42aa60 <ferror@plt+0x26a80>
  429e28:	mov	w24, w0
  429e2c:	cmp	w0, w28
  429e30:	b.cs	429e44 <ferror@plt+0x25e64>  // b.hs, b.nlast
  429e34:	adrp	x9, 445000 <ferror@plt+0x41020>
  429e38:	lsr	w8, w24, #8
  429e3c:	add	x9, x9, #0x274
  429e40:	b	429e64 <ferror@plt+0x25e84>
  429e44:	mov	w8, #0xfff20000            	// #-917504
  429e48:	add	w8, w24, w8
  429e4c:	lsr	w9, w8, #16
  429e50:	cmp	w9, #0x2
  429e54:	b.hi	429ea0 <ferror@plt+0x25ec0>  // b.pmore
  429e58:	adrp	x9, 44c000 <ferror@plt+0x48020>
  429e5c:	lsr	w8, w8, #8
  429e60:	add	x9, x9, #0x36a
  429e64:	ldrsh	w8, [x9, w8, uxtw #1]
  429e68:	mov	w9, #0x2710                	// #10000
  429e6c:	cmp	w8, w9
  429e70:	and	w8, w8, #0xffff
  429e74:	b.lt	429e84 <ferror@plt+0x25ea4>  // b.tstop
  429e78:	mov	w9, #0xffffd8f0            	// #-10000
  429e7c:	add	w21, w8, w9
  429e80:	b	429ea4 <ferror@plt+0x25ec4>
  429e84:	adrp	x10, 445000 <ferror@plt+0x41020>
  429e88:	sxth	x8, w8
  429e8c:	add	x10, x10, #0x86a
  429e90:	and	w9, w24, #0xff
  429e94:	add	x8, x10, x8, lsl #8
  429e98:	ldrb	w21, [x8, w9, uxtw]
  429e9c:	b	429ea4 <ferror@plt+0x25ec4>
  429ea0:	mov	w21, #0x2                   	// #2
  429ea4:	ldur	x8, [x29, #-8]
  429ea8:	cmp	w19, #0x1
  429eac:	ldrb	w26, [x8, x23]
  429eb0:	add	x23, x25, x26
  429eb4:	b.ne	429efc <ferror@plt+0x25f1c>  // b.any
  429eb8:	cmp	w24, #0x49
  429ebc:	b.ne	429efc <ferror@plt+0x25f1c>  // b.any
  429ec0:	mov	x0, x23
  429ec4:	bl	42aa60 <ferror@plt+0x26a80>
  429ec8:	add	x8, x20, x22
  429ecc:	cmp	x20, #0x0
  429ed0:	csel	x1, xzr, x8, eq  // eq = none
  429ed4:	cmp	w0, #0x307
  429ed8:	b.ne	429f30 <ferror@plt+0x25f50>  // b.any
  429edc:	mov	w0, #0x69                  	// #105
  429ee0:	bl	42abe4 <ferror@plt+0x26c04>
  429ee4:	ldrb	w8, [x23]
  429ee8:	ldur	x9, [x29, #-8]
  429eec:	add	x22, x22, w0, sxtw
  429ef0:	ldrb	w8, [x9, x8]
  429ef4:	add	x25, x23, x8
  429ef8:	b	42a2ec <ferror@plt+0x2630c>
  429efc:	mov	x28, x27
  429f00:	cmp	w19, #0x2
  429f04:	b.ne	429fec <ferror@plt+0x2600c>  // b.any
  429f08:	cmp	w24, #0x127
  429f0c:	b.gt	429f38 <ferror@plt+0x25f58>
  429f10:	sub	w8, w24, #0x49
  429f14:	cmp	w8, #0x2
  429f18:	mov	x27, x28
  429f1c:	b.cc	429fb0 <ferror@plt+0x25fd0>  // b.lo, b.ul, b.last
  429f20:	sub	w8, w24, #0xcc
  429f24:	cmp	w8, #0x2
  429f28:	b.cc	429f54 <ferror@plt+0x25f74>  // b.lo, b.ul, b.last
  429f2c:	b	42a01c <ferror@plt+0x2603c>
  429f30:	mov	w0, #0x131                 	// #305
  429f34:	b	42a2e0 <ferror@plt+0x26300>
  429f38:	cmp	w24, #0x3a3
  429f3c:	mov	x27, x28
  429f40:	b.eq	429ff8 <ferror@plt+0x26018>  // b.none
  429f44:	cmp	w24, #0x12e
  429f48:	b.eq	429fb0 <ferror@plt+0x25fd0>  // b.none
  429f4c:	cmp	w24, #0x128
  429f50:	b.ne	42a01c <ferror@plt+0x2603c>  // b.any
  429f54:	add	x8, x20, x22
  429f58:	cmp	x20, #0x0
  429f5c:	csel	x1, x8, xzr, ne  // ne = any
  429f60:	mov	w0, #0x69                  	// #105
  429f64:	bl	42abe4 <ferror@plt+0x26c04>
  429f68:	add	x19, x22, w0, sxtw
  429f6c:	cmp	x20, #0x0
  429f70:	add	x8, x20, x19
  429f74:	csel	x1, x8, xzr, ne  // ne = any
  429f78:	mov	w0, #0x307                 	// #775
  429f7c:	bl	42abe4 <ferror@plt+0x26c04>
  429f80:	cmp	w24, #0x128
  429f84:	add	x22, x19, w0, sxtw
  429f88:	b.eq	42a1fc <ferror@plt+0x2621c>  // b.none
  429f8c:	cmp	w24, #0xcd
  429f90:	b.eq	42a210 <ferror@plt+0x26230>  // b.none
  429f94:	cmp	w24, #0xcc
  429f98:	b.ne	42a228 <ferror@plt+0x26248>  // b.any
  429f9c:	add	x8, x20, x22
  429fa0:	cmp	x20, #0x0
  429fa4:	csel	x1, x8, xzr, ne  // ne = any
  429fa8:	mov	w0, #0x300                 	// #768
  429fac:	b	42a220 <ferror@plt+0x26240>
  429fb0:	ldrb	w19, [x23]
  429fb4:	cbz	w19, 42a01c <ferror@plt+0x2603c>
  429fb8:	mov	x27, x23
  429fbc:	mov	x0, x27
  429fc0:	bl	42aa60 <ferror@plt+0x26a80>
  429fc4:	bl	42c444 <ferror@plt+0x28464>
  429fc8:	cbz	w0, 429fec <ferror@plt+0x2600c>
  429fcc:	cmp	w0, #0xe6
  429fd0:	b.eq	42a23c <ferror@plt+0x2625c>  // b.none
  429fd4:	ldur	x9, [x29, #-8]
  429fd8:	and	x8, x19, #0xff
  429fdc:	ldrb	w8, [x9, x8]
  429fe0:	add	x27, x27, x8
  429fe4:	ldrb	w19, [x27]
  429fe8:	cbnz	w19, 429fbc <ferror@plt+0x25fdc>
  429fec:	cmp	w24, #0x3a3
  429ff0:	mov	x27, x28
  429ff4:	b.ne	42a01c <ferror@plt+0x2603c>  // b.any
  429ff8:	tbnz	x27, #63, 42a074 <ferror@plt+0x26094>
  429ffc:	ldr	x8, [sp, #16]
  42a000:	cmp	x23, x8
  42a004:	b.cc	42a074 <ferror@plt+0x26094>  // b.lo, b.ul, b.last
  42a008:	ldr	w19, [sp, #12]
  42a00c:	mov	w28, #0xfb00                	// #64256
  42a010:	mov	w0, #0x3c2                 	// #962
  42a014:	movk	w28, #0x2, lsl #16
  42a018:	b	42a2d4 <ferror@plt+0x262f4>
  42a01c:	mov	w8, #0x1                   	// #1
  42a020:	lsl	w8, w8, w21
  42a024:	tst	w8, #0x300
  42a028:	b.eq	42a0bc <ferror@plt+0x260dc>  // b.none
  42a02c:	adrp	x9, 44d000 <ferror@plt+0x49020>
  42a030:	lsr	w8, w24, #8
  42a034:	add	x9, x9, #0x160
  42a038:	adrp	x10, 44d000 <ferror@plt+0x49020>
  42a03c:	mov	w28, #0xfb00                	// #64256
  42a040:	add	x9, x9, w8, uxtw #1
  42a044:	sub	w8, w8, #0xe00
  42a048:	add	x10, x10, #0x756
  42a04c:	movk	w28, #0x2, lsl #16
  42a050:	add	x8, x10, w8, uxtw #1
  42a054:	cmp	w24, w28
  42a058:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  42a05c:	ldrsh	x8, [x8]
  42a060:	mov	w9, #0x2710                	// #10000
  42a064:	cmp	x8, x9
  42a068:	b.ne	42a0d8 <ferror@plt+0x260f8>  // b.any
  42a06c:	mov	w8, wzr
  42a070:	b	42a158 <ferror@plt+0x26178>
  42a074:	ldrb	w8, [x23]
  42a078:	mov	w28, #0xfb00                	// #64256
  42a07c:	movk	w28, #0x2, lsl #16
  42a080:	cbz	w8, 42a18c <ferror@plt+0x261ac>
  42a084:	mov	x0, x23
  42a088:	bl	42aa60 <ferror@plt+0x26a80>
  42a08c:	cmp	w0, w28
  42a090:	b.cs	42a198 <ferror@plt+0x261b8>  // b.hs, b.nlast
  42a094:	adrp	x9, 445000 <ferror@plt+0x41020>
  42a098:	lsr	w8, w0, #8
  42a09c:	add	x9, x9, #0x274
  42a0a0:	ldrsh	w8, [x9, w8, uxtw #1]
  42a0a4:	mov	w9, #0x2710                	// #10000
  42a0a8:	cmp	w8, w9
  42a0ac:	and	w8, w8, #0xffff
  42a0b0:	b.lt	42a280 <ferror@plt+0x262a0>  // b.tstop
  42a0b4:	ldr	w19, [sp, #12]
  42a0b8:	b	42a1d0 <ferror@plt+0x261f0>
  42a0bc:	cbz	x20, 42a0d0 <ferror@plt+0x260f0>
  42a0c0:	add	x0, x20, x22
  42a0c4:	mov	x1, x25
  42a0c8:	mov	x2, x26
  42a0cc:	bl	4034a0 <memcpy@plt>
  42a0d0:	add	x22, x22, x26
  42a0d4:	b	42a228 <ferror@plt+0x26248>
  42a0d8:	adrp	x10, 450000 <ferror@plt+0x4c020>
  42a0dc:	add	x10, x10, #0xccc
  42a0e0:	and	w9, w24, #0xff
  42a0e4:	add	x8, x10, x8, lsl #10
  42a0e8:	ldr	w8, [x8, w9, uxtw #2]
  42a0ec:	lsr	w9, w8, #24
  42a0f0:	cbz	w9, 42a158 <ferror@plt+0x26178>
  42a0f4:	add	x9, x20, x22
  42a0f8:	cmp	x20, #0x0
  42a0fc:	ldr	w19, [sp, #12]
  42a100:	mov	w10, #0xff000000            	// #-16777216
  42a104:	csel	x24, xzr, x9, eq  // eq = none
  42a108:	adrp	x9, 44d000 <ferror@plt+0x49020>
  42a10c:	add	w8, w8, w10
  42a110:	add	x9, x9, #0xd56
  42a114:	cmp	w21, #0x8
  42a118:	add	x25, x9, w8, sxtw
  42a11c:	b.eq	42a130 <ferror@plt+0x26150>  // b.none
  42a120:	ldrb	w8, [x25]
  42a124:	ldur	x9, [x29, #-8]
  42a128:	ldrb	w8, [x9, x8]
  42a12c:	add	x25, x25, x8
  42a130:	mov	x0, x25
  42a134:	bl	403510 <strlen@plt>
  42a138:	sxtw	x26, w0
  42a13c:	cbz	x24, 42a150 <ferror@plt+0x26170>
  42a140:	mov	x0, x24
  42a144:	mov	x1, x25
  42a148:	mov	x2, x26
  42a14c:	bl	4034a0 <memcpy@plt>
  42a150:	add	x22, x26, x22
  42a154:	b	42a2e8 <ferror@plt+0x26308>
  42a158:	ldr	w19, [sp, #12]
  42a15c:	cmp	w21, #0x8
  42a160:	b.ne	42a1e4 <ferror@plt+0x26204>  // b.any
  42a164:	adrp	x11, 44c000 <ferror@plt+0x48020>
  42a168:	mov	x9, xzr
  42a16c:	add	x11, x11, #0x96c
  42a170:	ldr	w10, [x11, x9]
  42a174:	cmp	w10, w24
  42a178:	b.eq	42a1dc <ferror@plt+0x261fc>  // b.none
  42a17c:	add	x9, x9, #0xc
  42a180:	cmp	x9, #0x174
  42a184:	b.ne	42a170 <ferror@plt+0x26190>  // b.any
  42a188:	b	42a1e4 <ferror@plt+0x26204>
  42a18c:	ldr	w19, [sp, #12]
  42a190:	mov	w0, #0x3c2                 	// #962
  42a194:	b	42a2d4 <ferror@plt+0x262f4>
  42a198:	mov	w8, #0xfff20000            	// #-917504
  42a19c:	ldr	w19, [sp, #12]
  42a1a0:	add	w8, w0, w8
  42a1a4:	lsr	w9, w8, #16
  42a1a8:	cmp	w9, #0x2
  42a1ac:	b.hi	42a2a0 <ferror@plt+0x262c0>  // b.pmore
  42a1b0:	adrp	x9, 44c000 <ferror@plt+0x48020>
  42a1b4:	lsr	w8, w8, #8
  42a1b8:	add	x9, x9, #0x36a
  42a1bc:	ldrsh	w8, [x9, w8, uxtw #1]
  42a1c0:	mov	w9, #0x2710                	// #10000
  42a1c4:	cmp	w8, w9
  42a1c8:	and	w8, w8, #0xffff
  42a1cc:	b.lt	42a2a8 <ferror@plt+0x262c8>  // b.tstop
  42a1d0:	mov	w9, #0xffffd8f0            	// #-10000
  42a1d4:	add	w8, w8, w9
  42a1d8:	b	42a2c0 <ferror@plt+0x262e0>
  42a1dc:	add	x8, x11, x9
  42a1e0:	ldr	w8, [x8, #8]
  42a1e4:	cmp	w8, #0x0
  42a1e8:	add	x9, x20, x22
  42a1ec:	csel	w0, w24, w8, eq  // eq = none
  42a1f0:	cmp	x20, #0x0
  42a1f4:	csel	x1, xzr, x9, eq  // eq = none
  42a1f8:	b	42a2e0 <ferror@plt+0x26300>
  42a1fc:	add	x8, x20, x22
  42a200:	cmp	x20, #0x0
  42a204:	csel	x1, x8, xzr, ne  // ne = any
  42a208:	mov	w0, #0x303                 	// #771
  42a20c:	b	42a220 <ferror@plt+0x26240>
  42a210:	add	x8, x20, x22
  42a214:	cmp	x20, #0x0
  42a218:	csel	x1, x8, xzr, ne  // ne = any
  42a21c:	mov	w0, #0x301                 	// #769
  42a220:	bl	42abe4 <ferror@plt+0x26c04>
  42a224:	add	x22, x22, w0, sxtw
  42a228:	ldr	w19, [sp, #12]
  42a22c:	mov	x25, x23
  42a230:	mov	w28, #0xfb00                	// #64256
  42a234:	movk	w28, #0x2, lsl #16
  42a238:	b	42a2ec <ferror@plt+0x2630c>
  42a23c:	mov	w0, w24
  42a240:	bl	429410 <ferror@plt+0x25430>
  42a244:	add	x8, x20, x22
  42a248:	cmp	x20, #0x0
  42a24c:	csel	x1, x8, xzr, ne  // ne = any
  42a250:	bl	42abe4 <ferror@plt+0x26c04>
  42a254:	add	x19, x22, w0, sxtw
  42a258:	cmp	x20, #0x0
  42a25c:	add	x8, x20, x19
  42a260:	csel	x1, x8, xzr, ne  // ne = any
  42a264:	mov	w0, #0x307                 	// #775
  42a268:	bl	42abe4 <ferror@plt+0x26c04>
  42a26c:	add	x22, x19, w0, sxtw
  42a270:	ldr	w19, [sp, #12]
  42a274:	mov	x25, x23
  42a278:	mov	x27, x28
  42a27c:	b	42a230 <ferror@plt+0x26250>
  42a280:	adrp	x10, 445000 <ferror@plt+0x41020>
  42a284:	sxth	x8, w8
  42a288:	add	x10, x10, #0x86a
  42a28c:	and	w9, w0, #0xff
  42a290:	add	x8, x10, x8, lsl #8
  42a294:	ldrb	w8, [x8, w9, uxtw]
  42a298:	ldr	w19, [sp, #12]
  42a29c:	b	42a2c0 <ferror@plt+0x262e0>
  42a2a0:	mov	w8, #0x2                   	// #2
  42a2a4:	b	42a2c0 <ferror@plt+0x262e0>
  42a2a8:	adrp	x10, 445000 <ferror@plt+0x41020>
  42a2ac:	sxth	x8, w8
  42a2b0:	add	x10, x10, #0x86a
  42a2b4:	and	w9, w0, #0xff
  42a2b8:	add	x8, x10, x8, lsl #8
  42a2bc:	ldrb	w8, [x8, w9, uxtw]
  42a2c0:	mov	w9, #0x1                   	// #1
  42a2c4:	lsl	w8, w9, w8
  42a2c8:	tst	w8, #0x3e0
  42a2cc:	mov	w8, #0x3c2                 	// #962
  42a2d0:	cinc	w0, w8, ne  // ne = any
  42a2d4:	add	x8, x20, x22
  42a2d8:	cmp	x20, #0x0
  42a2dc:	csel	x1, xzr, x8, eq  // eq = none
  42a2e0:	bl	42abe4 <ferror@plt+0x26c04>
  42a2e4:	add	x22, x22, w0, sxtw
  42a2e8:	mov	x25, x23
  42a2ec:	tbnz	x27, #63, 429e18 <ferror@plt+0x25e38>
  42a2f0:	ldr	x8, [sp, #16]
  42a2f4:	cmp	x25, x8
  42a2f8:	b.cc	429e18 <ferror@plt+0x25e38>  // b.lo, b.ul, b.last
  42a2fc:	b	42a304 <ferror@plt+0x26324>
  42a300:	mov	x22, xzr
  42a304:	mov	x0, x22
  42a308:	ldp	x20, x19, [sp, #112]
  42a30c:	ldp	x22, x21, [sp, #96]
  42a310:	ldp	x24, x23, [sp, #80]
  42a314:	ldp	x26, x25, [sp, #64]
  42a318:	ldp	x28, x27, [sp, #48]
  42a31c:	ldp	x29, x30, [sp, #32]
  42a320:	add	sp, sp, #0x80
  42a324:	ret
  42a328:	stp	x29, x30, [sp, #-96]!
  42a32c:	str	x27, [sp, #16]
  42a330:	stp	x26, x25, [sp, #32]
  42a334:	stp	x24, x23, [sp, #48]
  42a338:	stp	x22, x21, [sp, #64]
  42a33c:	stp	x20, x19, [sp, #80]
  42a340:	mov	x29, sp
  42a344:	cbz	x0, 42a454 <ferror@plt+0x26474>
  42a348:	mov	x20, x0
  42a34c:	mov	x0, xzr
  42a350:	mov	x19, x1
  42a354:	bl	421e10 <ferror@plt+0x1de30>
  42a358:	mov	x21, x0
  42a35c:	cbz	x19, 42a430 <ferror@plt+0x26450>
  42a360:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42a364:	ldr	x23, [x8, #3776]
  42a368:	adrp	x27, 44e000 <ferror@plt+0x4a020>
  42a36c:	add	x22, x20, x19
  42a370:	mov	w24, #0xfa62                	// #64098
  42a374:	mov	w25, #0x1fb4                	// #8116
  42a378:	mov	w26, #0xa                   	// #10
  42a37c:	add	x27, x27, #0x1ea
  42a380:	ldrb	w8, [x20]
  42a384:	cbz	w8, 42a430 <ferror@plt+0x26450>
  42a388:	mov	x0, x20
  42a38c:	bl	42aa60 <ferror@plt+0x26a80>
  42a390:	sub	w8, w0, #0xb5
  42a394:	cmp	w8, w24
  42a398:	b.hi	42a408 <ferror@plt+0x26428>  // b.pmore
  42a39c:	cmp	w0, w25
  42a3a0:	b.ne	42a3ac <ferror@plt+0x263cc>  // b.any
  42a3a4:	mov	w8, #0x4f                  	// #79
  42a3a8:	b	42a3f4 <ferror@plt+0x26414>
  42a3ac:	mov	w8, wzr
  42a3b0:	mov	w9, #0x9f                  	// #159
  42a3b4:	mov	w10, #0x4f                  	// #79
  42a3b8:	mov	w11, #0x1fb4                	// #8116
  42a3bc:	cmp	w10, w8
  42a3c0:	b.eq	42a408 <ferror@plt+0x26428>  // b.none
  42a3c4:	cmp	w0, w11
  42a3c8:	csel	w8, w10, w8, hi  // hi = pmore
  42a3cc:	csel	w9, w9, w10, hi  // hi = pmore
  42a3d0:	add	w10, w9, w8
  42a3d4:	cmp	w10, #0x0
  42a3d8:	cinc	w12, w10, lt  // lt = tstop
  42a3dc:	asr	w10, w12, #1
  42a3e0:	smull	x11, w10, w26
  42a3e4:	ldrh	w11, [x27, x11]
  42a3e8:	cmp	w0, w11
  42a3ec:	b.ne	42a3bc <ferror@plt+0x263dc>  // b.any
  42a3f0:	sbfx	x8, x12, #1, #31
  42a3f4:	madd	x8, x8, x26, x27
  42a3f8:	add	x1, x8, #0x2
  42a3fc:	mov	x0, x21
  42a400:	bl	422284 <ferror@plt+0x1e2a4>
  42a404:	b	42a418 <ferror@plt+0x26438>
  42a408:	bl	429410 <ferror@plt+0x25430>
  42a40c:	mov	w1, w0
  42a410:	mov	x0, x21
  42a414:	bl	422ad4 <ferror@plt+0x1eaf4>
  42a418:	ldrb	w8, [x20]
  42a41c:	ldrb	w8, [x23, x8]
  42a420:	add	x20, x20, x8
  42a424:	tbnz	x19, #63, 42a380 <ferror@plt+0x263a0>
  42a428:	cmp	x20, x22
  42a42c:	b.cc	42a380 <ferror@plt+0x263a0>  // b.lo, b.ul, b.last
  42a430:	mov	x0, x21
  42a434:	ldp	x20, x19, [sp, #80]
  42a438:	ldp	x22, x21, [sp, #64]
  42a43c:	ldp	x24, x23, [sp, #48]
  42a440:	ldp	x26, x25, [sp, #32]
  42a444:	ldr	x27, [sp, #16]
  42a448:	mov	w1, wzr
  42a44c:	ldp	x29, x30, [sp], #96
  42a450:	b	422054 <ferror@plt+0x1e074>
  42a454:	adrp	x0, 445000 <ferror@plt+0x41020>
  42a458:	adrp	x1, 45b000 <ferror@plt+0x57020>
  42a45c:	adrp	x2, 43c000 <ferror@plt+0x38020>
  42a460:	add	x0, x0, #0x2f
  42a464:	add	x1, x1, #0xd8c
  42a468:	add	x2, x2, #0xdc6
  42a46c:	bl	415310 <ferror@plt+0x11330>
  42a470:	ldp	x20, x19, [sp, #80]
  42a474:	ldp	x22, x21, [sp, #64]
  42a478:	ldp	x24, x23, [sp, #48]
  42a47c:	ldp	x26, x25, [sp, #32]
  42a480:	ldr	x27, [sp, #16]
  42a484:	mov	x0, xzr
  42a488:	ldp	x29, x30, [sp], #96
  42a48c:	ret
  42a490:	lsr	w8, w0, #16
  42a494:	cbz	w8, 42a4a0 <ferror@plt+0x264c0>
  42a498:	mov	w9, wzr
  42a49c:	b	42a4f0 <ferror@plt+0x26510>
  42a4a0:	mov	w8, w0
  42a4a4:	adrp	x9, 44e000 <ferror@plt+0x4a020>
  42a4a8:	add	x9, x9, #0xa30
  42a4ac:	lsr	x10, x8, #8
  42a4b0:	ldrb	w9, [x9, x10]
  42a4b4:	adrp	x10, 45b000 <ferror@plt+0x57020>
  42a4b8:	ubfx	x11, x8, #4, #4
  42a4bc:	add	x10, x10, #0xcc
  42a4c0:	add	x9, x11, x9
  42a4c4:	ldrb	w9, [x10, x9]
  42a4c8:	adrp	x10, 44e000 <ferror@plt+0x4a020>
  42a4cc:	ubfx	x11, x8, #2, #2
  42a4d0:	add	x10, x10, #0x950
  42a4d4:	add	x9, x11, x9
  42a4d8:	ldrb	w9, [x10, x9]
  42a4dc:	and	x8, x8, #0x3
  42a4e0:	add	x8, x8, x9
  42a4e4:	adrp	x9, 44e000 <ferror@plt+0x4a020>
  42a4e8:	add	x9, x9, #0x820
  42a4ec:	ldrsh	w9, [x9, x8, lsl #1]
  42a4f0:	cmp	w9, #0x0
  42a4f4:	cset	w8, ne  // ne = any
  42a4f8:	cbz	x1, 42a504 <ferror@plt+0x26524>
  42a4fc:	add	w9, w9, w0
  42a500:	str	w9, [x1]
  42a504:	mov	w0, w8
  42a508:	ret
  42a50c:	lsr	w8, w0, #13
  42a510:	cbnz	w8, 42a524 <ferror@plt+0x26544>
  42a514:	adrp	x8, 44e000 <ferror@plt+0x4a020>
  42a518:	add	x8, x8, #0xb30
  42a51c:	ldrb	w0, [x8, w0, uxtw]
  42a520:	ret
  42a524:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42a528:	ldr	w12, [x8, #2024]
  42a52c:	adrp	x10, 45b000 <ferror@plt+0x57020>
  42a530:	mov	w11, wzr
  42a534:	mov	w9, #0x170                 	// #368
  42a538:	add	x10, x10, #0x1ac
  42a53c:	b	42a55c <ferror@plt+0x2657c>
  42a540:	sub	w9, w12, #0x1
  42a544:	add	w12, w9, w11
  42a548:	cmp	w12, #0x0
  42a54c:	cinc	w12, w12, lt  // lt = tstop
  42a550:	cmp	w11, w9
  42a554:	asr	w12, w12, #1
  42a558:	b.gt	42a58c <ferror@plt+0x265ac>
  42a55c:	sbfiz	x13, x12, #3, #32
  42a560:	ldr	w13, [x10, x13]
  42a564:	cmp	w13, w0
  42a568:	b.hi	42a540 <ferror@plt+0x26560>  // b.pmore
  42a56c:	sxtw	x11, w12
  42a570:	add	x11, x10, x11, lsl #3
  42a574:	ldrh	w14, [x11, #4]
  42a578:	add	w13, w13, w14
  42a57c:	cmp	w13, w0
  42a580:	b.hi	42a594 <ferror@plt+0x265b4>  // b.pmore
  42a584:	add	w11, w12, #0x1
  42a588:	b	42a544 <ferror@plt+0x26564>
  42a58c:	mov	w0, #0x3d                  	// #61
  42a590:	ret
  42a594:	ldrh	w0, [x11, #6]
  42a598:	str	w12, [x8, #2024]
  42a59c:	ret
  42a5a0:	cmn	w0, #0x1
  42a5a4:	b.eq	42a5c0 <ferror@plt+0x265e0>  // b.none
  42a5a8:	cmp	w0, #0x66
  42a5ac:	b.hi	42a5c8 <ferror@plt+0x265e8>  // b.pmore
  42a5b0:	adrp	x8, 450000 <ferror@plt+0x4c020>
  42a5b4:	add	x8, x8, #0xb30
  42a5b8:	ldr	w0, [x8, w0, uxtw #2]
  42a5bc:	ret
  42a5c0:	mov	w0, wzr
  42a5c4:	ret
  42a5c8:	mov	w0, #0x7a7a                	// #31354
  42a5cc:	movk	w0, #0x5a7a, lsl #16
  42a5d0:	ret
  42a5d4:	cbz	w0, 42a608 <ferror@plt+0x26628>
  42a5d8:	adrp	x9, 450000 <ferror@plt+0x4c020>
  42a5dc:	mov	w8, w0
  42a5e0:	mov	x0, xzr
  42a5e4:	add	x9, x9, #0xb30
  42a5e8:	ldr	w10, [x9, x0, lsl #2]
  42a5ec:	cmp	w10, w8
  42a5f0:	b.eq	42a604 <ferror@plt+0x26624>  // b.none
  42a5f4:	add	x0, x0, #0x1
  42a5f8:	cmp	x0, #0x67
  42a5fc:	b.ne	42a5e8 <ferror@plt+0x26608>  // b.any
  42a600:	mov	w0, #0x3d                  	// #61
  42a604:	ret
  42a608:	mov	w0, #0xffffffff            	// #-1
  42a60c:	ret
  42a610:	stp	x29, x30, [sp, #-96]!
  42a614:	stp	x28, x27, [sp, #16]
  42a618:	stp	x26, x25, [sp, #32]
  42a61c:	stp	x24, x23, [sp, #48]
  42a620:	stp	x22, x21, [sp, #64]
  42a624:	stp	x20, x19, [sp, #80]
  42a628:	ldr	x20, [x0]
  42a62c:	mov	x19, x0
  42a630:	mov	x29, sp
  42a634:	ldrb	w28, [x20]
  42a638:	cbz	w28, 42a720 <ferror@plt+0x26740>
  42a63c:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42a640:	ldr	x26, [x8, #3776]
  42a644:	adrp	x24, 445000 <ferror@plt+0x41020>
  42a648:	mov	w22, w2
  42a64c:	mov	x23, x1
  42a650:	mov	w21, wzr
  42a654:	add	x24, x24, #0x274
  42a658:	mov	w25, #0x2710                	// #10000
  42a65c:	mov	w27, #0x1                   	// #1
  42a660:	b	42a690 <ferror@plt+0x266b0>
  42a664:	add	x8, x23, w21, sxtw
  42a668:	cmp	x23, #0x0
  42a66c:	csel	x1, xzr, x8, eq  // eq = none
  42a670:	bl	42abe4 <ferror@plt+0x26c04>
  42a674:	ldrb	w28, [x20]
  42a678:	add	w21, w0, w21
  42a67c:	and	x8, x28, #0xff
  42a680:	ldrb	w8, [x26, x8]
  42a684:	add	x20, x20, x8
  42a688:	ldrb	w28, [x20]
  42a68c:	cbz	w28, 42a724 <ferror@plt+0x26744>
  42a690:	mov	x0, x20
  42a694:	bl	42aa60 <ferror@plt+0x26a80>
  42a698:	lsr	w8, w0, #8
  42a69c:	cmp	w8, #0x2fa
  42a6a0:	b.hi	42a6ac <ferror@plt+0x266cc>  // b.pmore
  42a6a4:	ldrsh	w8, [x24, w8, uxtw #1]
  42a6a8:	b	42a6cc <ferror@plt+0x266ec>
  42a6ac:	sub	w8, w0, #0xe0, lsl #12
  42a6b0:	lsr	w9, w8, #16
  42a6b4:	cmp	w9, #0x2
  42a6b8:	b.hi	42a700 <ferror@plt+0x26720>  // b.pmore
  42a6bc:	adrp	x9, 44c000 <ferror@plt+0x48020>
  42a6c0:	lsr	w8, w8, #8
  42a6c4:	add	x9, x9, #0x36a
  42a6c8:	ldrsh	w8, [x9, w8, uxtw #1]
  42a6cc:	cmp	w8, w25
  42a6d0:	and	w8, w8, #0xffff
  42a6d4:	b.lt	42a6e4 <ferror@plt+0x26704>  // b.tstop
  42a6d8:	mov	w9, #0xffffd8f0            	// #-10000
  42a6dc:	add	w8, w8, w9
  42a6e0:	b	42a704 <ferror@plt+0x26724>
  42a6e4:	adrp	x10, 445000 <ferror@plt+0x41020>
  42a6e8:	sxth	x8, w8
  42a6ec:	add	x10, x10, #0x86a
  42a6f0:	and	w9, w0, #0xff
  42a6f4:	add	x8, x10, x8, lsl #8
  42a6f8:	ldrb	w8, [x8, w9, uxtw]
  42a6fc:	b	42a704 <ferror@plt+0x26724>
  42a700:	mov	w8, #0x2                   	// #2
  42a704:	lsl	w8, w27, w8
  42a708:	tst	w8, #0x1c00
  42a70c:	b.eq	42a724 <ferror@plt+0x26744>  // b.none
  42a710:	cbz	w22, 42a664 <ferror@plt+0x26684>
  42a714:	cmp	w0, #0x307
  42a718:	b.eq	42a67c <ferror@plt+0x2669c>  // b.none
  42a71c:	b	42a664 <ferror@plt+0x26684>
  42a720:	mov	w21, wzr
  42a724:	str	x20, [x19]
  42a728:	mov	w0, w21
  42a72c:	ldp	x20, x19, [sp, #80]
  42a730:	ldp	x22, x21, [sp, #64]
  42a734:	ldp	x24, x23, [sp, #48]
  42a738:	ldp	x26, x25, [sp, #32]
  42a73c:	ldp	x28, x27, [sp, #16]
  42a740:	ldp	x29, x30, [sp], #96
  42a744:	ret
  42a748:	sub	x8, x1, #0x1
  42a74c:	cmp	x8, x0
  42a750:	b.cc	42a76c <ferror@plt+0x2678c>  // b.lo, b.ul, b.last
  42a754:	ldrb	w9, [x8], #-1
  42a758:	and	w9, w9, #0xc0
  42a75c:	cmp	w9, #0x80
  42a760:	b.eq	42a74c <ferror@plt+0x2676c>  // b.none
  42a764:	add	x0, x8, #0x1
  42a768:	ret
  42a76c:	mov	x0, xzr
  42a770:	ret
  42a774:	ldrb	w8, [x0]
  42a778:	cbz	w8, 42a7c0 <ferror@plt+0x267e0>
  42a77c:	cbz	x1, 42a7b0 <ferror@plt+0x267d0>
  42a780:	add	x0, x0, #0x1
  42a784:	cmp	x0, x1
  42a788:	b.cs	42a7c0 <ferror@plt+0x267e0>  // b.hs, b.nlast
  42a78c:	ldrb	w8, [x0]
  42a790:	and	w8, w8, #0xc0
  42a794:	cmp	w8, #0x80
  42a798:	b.ne	42a7c0 <ferror@plt+0x267e0>  // b.any
  42a79c:	add	x0, x0, #0x1
  42a7a0:	cmp	x1, x0
  42a7a4:	b.ne	42a78c <ferror@plt+0x267ac>  // b.any
  42a7a8:	mov	x0, x1
  42a7ac:	b	42a7c0 <ferror@plt+0x267e0>
  42a7b0:	ldrb	w8, [x0, #1]!
  42a7b4:	and	w8, w8, #0xc0
  42a7b8:	cmp	w8, #0x80
  42a7bc:	b.eq	42a7b0 <ferror@plt+0x267d0>  // b.none
  42a7c0:	cmp	x0, x1
  42a7c4:	csel	x0, xzr, x0, eq  // eq = none
  42a7c8:	ret
  42a7cc:	ldrb	w8, [x0, #-1]!
  42a7d0:	and	w8, w8, #0xc0
  42a7d4:	cmp	w8, #0x80
  42a7d8:	b.eq	42a7cc <ferror@plt+0x267ec>  // b.none
  42a7dc:	ret
  42a7e0:	stp	x29, x30, [sp, #-16]!
  42a7e4:	mov	x29, sp
  42a7e8:	cbnz	x0, 42a7f0 <ferror@plt+0x26810>
  42a7ec:	cbnz	x1, 42a894 <ferror@plt+0x268b4>
  42a7f0:	tbnz	x1, #63, 42a850 <ferror@plt+0x26870>
  42a7f4:	cbz	x1, 42a8b0 <ferror@plt+0x268d0>
  42a7f8:	ldrb	w9, [x0]
  42a7fc:	cbz	x9, 42a8b0 <ferror@plt+0x268d0>
  42a800:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42a804:	add	x8, x8, #0xdc0
  42a808:	ldrb	w9, [x8, x9]
  42a80c:	cmp	x9, x1
  42a810:	b.ge	42a880 <ferror@plt+0x268a0>  // b.tcont
  42a814:	add	x10, x0, x9
  42a818:	ldrb	w12, [x10]
  42a81c:	cbz	w12, 42a880 <ferror@plt+0x268a0>
  42a820:	mov	w13, #0x1                   	// #1
  42a824:	and	x9, x12, #0xff
  42a828:	ldrb	w9, [x8, x9]
  42a82c:	mov	x11, x13
  42a830:	add	x10, x10, x9
  42a834:	sub	x9, x10, x0
  42a838:	cmp	x9, x1
  42a83c:	b.ge	42a884 <ferror@plt+0x268a4>  // b.tcont
  42a840:	ldrb	w12, [x10]
  42a844:	add	x13, x11, #0x1
  42a848:	cbnz	w12, 42a824 <ferror@plt+0x26844>
  42a84c:	b	42a884 <ferror@plt+0x268a4>
  42a850:	ldrb	w10, [x0]
  42a854:	cbz	w10, 42a8b0 <ferror@plt+0x268d0>
  42a858:	adrp	x9, 45b000 <ferror@plt+0x57020>
  42a85c:	mov	x8, xzr
  42a860:	add	x9, x9, #0xdc0
  42a864:	and	x10, x10, #0xff
  42a868:	ldrb	w10, [x9, x10]
  42a86c:	add	x8, x8, #0x1
  42a870:	add	x0, x0, x10
  42a874:	ldrb	w10, [x0]
  42a878:	cbnz	w10, 42a864 <ferror@plt+0x26884>
  42a87c:	b	42a8b4 <ferror@plt+0x268d4>
  42a880:	mov	x11, xzr
  42a884:	cmp	x9, x1
  42a888:	cinc	x0, x11, le
  42a88c:	ldp	x29, x30, [sp], #16
  42a890:	ret
  42a894:	adrp	x0, 445000 <ferror@plt+0x41020>
  42a898:	adrp	x1, 45b000 <ferror@plt+0x57020>
  42a89c:	adrp	x2, 45b000 <ferror@plt+0x57020>
  42a8a0:	add	x0, x0, #0x2f
  42a8a4:	add	x1, x1, #0xec8
  42a8a8:	add	x2, x2, #0xef3
  42a8ac:	bl	415310 <ferror@plt+0x11330>
  42a8b0:	mov	x8, xzr
  42a8b4:	mov	x0, x8
  42a8b8:	ldp	x29, x30, [sp], #16
  42a8bc:	ret
  42a8c0:	stp	x29, x30, [sp, #-48]!
  42a8c4:	stp	x22, x21, [sp, #16]
  42a8c8:	stp	x20, x19, [sp, #32]
  42a8cc:	mov	x20, x2
  42a8d0:	mov	x21, x1
  42a8d4:	cmp	x1, #0x1
  42a8d8:	mov	x19, x0
  42a8dc:	mov	x29, sp
  42a8e0:	b.lt	42a908 <ferror@plt+0x26928>  // b.tstop
  42a8e4:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42a8e8:	add	x8, x8, #0xdc0
  42a8ec:	mov	x9, x21
  42a8f0:	ldrb	w10, [x19]
  42a8f4:	subs	x9, x9, #0x1
  42a8f8:	ldrb	w10, [x8, x10]
  42a8fc:	add	x19, x19, x10
  42a900:	b.ne	42a8f0 <ferror@plt+0x26910>  // b.any
  42a904:	b	42a940 <ferror@plt+0x26960>
  42a908:	cbz	x21, 42a940 <ferror@plt+0x26960>
  42a90c:	mov	x22, x21
  42a910:	mov	x1, x19
  42a914:	add	x8, x1, x22
  42a918:	add	x19, x8, #0x1
  42a91c:	ldrb	w8, [x19, #-1]!
  42a920:	and	w8, w8, #0xc0
  42a924:	cmp	w8, #0x80
  42a928:	b.eq	42a91c <ferror@plt+0x2693c>  // b.none
  42a92c:	mov	x0, x19
  42a930:	bl	42ab24 <ferror@plt+0x26b44>
  42a934:	adds	x22, x0, x22
  42a938:	mov	x1, x19
  42a93c:	b.ne	42a914 <ferror@plt+0x26934>  // b.any
  42a940:	sub	x22, x20, x21
  42a944:	cmp	x22, #0x1
  42a948:	b.lt	42a974 <ferror@plt+0x26994>  // b.tstop
  42a94c:	adrp	x9, 45b000 <ferror@plt+0x57020>
  42a950:	sub	x8, x21, x20
  42a954:	add	x9, x9, #0xdc0
  42a958:	mov	x20, x19
  42a95c:	ldrb	w10, [x20]
  42a960:	adds	x8, x8, #0x1
  42a964:	ldrb	w10, [x9, x10]
  42a968:	add	x20, x20, x10
  42a96c:	b.cc	42a95c <ferror@plt+0x2697c>  // b.lo, b.ul, b.last
  42a970:	b	42a9ac <ferror@plt+0x269cc>
  42a974:	mov	x20, x19
  42a978:	cbz	x22, 42a9ac <ferror@plt+0x269cc>
  42a97c:	mov	x1, x19
  42a980:	add	x8, x1, x22
  42a984:	add	x20, x8, #0x1
  42a988:	ldrb	w8, [x20, #-1]!
  42a98c:	and	w8, w8, #0xc0
  42a990:	cmp	w8, #0x80
  42a994:	b.eq	42a988 <ferror@plt+0x269a8>  // b.none
  42a998:	mov	x0, x20
  42a99c:	bl	42ab24 <ferror@plt+0x26b44>
  42a9a0:	adds	x22, x0, x22
  42a9a4:	mov	x1, x20
  42a9a8:	b.ne	42a980 <ferror@plt+0x269a0>  // b.any
  42a9ac:	sub	x20, x20, x19
  42a9b0:	add	x0, x20, #0x1
  42a9b4:	bl	4140ec <ferror@plt+0x1010c>
  42a9b8:	mov	x1, x19
  42a9bc:	mov	x2, x20
  42a9c0:	mov	x21, x0
  42a9c4:	bl	4034a0 <memcpy@plt>
  42a9c8:	strb	wzr, [x21, x20]
  42a9cc:	mov	x0, x21
  42a9d0:	ldp	x20, x19, [sp, #32]
  42a9d4:	ldp	x22, x21, [sp, #16]
  42a9d8:	ldp	x29, x30, [sp], #48
  42a9dc:	ret
  42a9e0:	stp	x29, x30, [sp, #-32]!
  42a9e4:	stp	x20, x19, [sp, #16]
  42a9e8:	mov	x19, x1
  42a9ec:	cmp	x1, #0x1
  42a9f0:	mov	x20, x0
  42a9f4:	mov	x29, sp
  42a9f8:	b.lt	42aa1c <ferror@plt+0x26a3c>  // b.tstop
  42a9fc:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42aa00:	add	x8, x8, #0xdc0
  42aa04:	ldrb	w9, [x20]
  42aa08:	subs	x19, x19, #0x1
  42aa0c:	ldrb	w9, [x8, x9]
  42aa10:	add	x20, x20, x9
  42aa14:	b.ne	42aa04 <ferror@plt+0x26a24>  // b.any
  42aa18:	b	42aa50 <ferror@plt+0x26a70>
  42aa1c:	cbz	x19, 42aa50 <ferror@plt+0x26a70>
  42aa20:	mov	x1, x20
  42aa24:	add	x8, x1, x19
  42aa28:	add	x20, x8, #0x1
  42aa2c:	ldrb	w8, [x20, #-1]!
  42aa30:	and	w8, w8, #0xc0
  42aa34:	cmp	w8, #0x80
  42aa38:	b.eq	42aa2c <ferror@plt+0x26a4c>  // b.none
  42aa3c:	mov	x0, x20
  42aa40:	bl	42ab24 <ferror@plt+0x26b44>
  42aa44:	adds	x19, x0, x19
  42aa48:	mov	x1, x20
  42aa4c:	b.ne	42aa24 <ferror@plt+0x26a44>  // b.any
  42aa50:	mov	x0, x20
  42aa54:	ldp	x20, x19, [sp, #16]
  42aa58:	ldp	x29, x30, [sp], #32
  42aa5c:	ret
  42aa60:	ldrsb	w9, [x0]
  42aa64:	and	w8, w9, #0xff
  42aa68:	tbnz	w9, #31, 42aa74 <ferror@plt+0x26a94>
  42aa6c:	and	w0, w8, #0x7f
  42aa70:	ret
  42aa74:	and	w9, w8, #0xe0
  42aa78:	cmp	w9, #0xc0
  42aa7c:	b.ne	42aa8c <ferror@plt+0x26aac>  // b.any
  42aa80:	mov	w9, #0x1f                  	// #31
  42aa84:	mov	w10, #0x2                   	// #2
  42aa88:	b	42aae8 <ferror@plt+0x26b08>
  42aa8c:	and	w9, w8, #0xf0
  42aa90:	cmp	w9, #0xe0
  42aa94:	b.ne	42aaa4 <ferror@plt+0x26ac4>  // b.any
  42aa98:	mov	w9, #0xf                   	// #15
  42aa9c:	mov	w10, #0x3                   	// #3
  42aaa0:	b	42aae8 <ferror@plt+0x26b08>
  42aaa4:	and	w9, w8, #0xf8
  42aaa8:	cmp	w9, #0xf0
  42aaac:	b.ne	42aabc <ferror@plt+0x26adc>  // b.any
  42aab0:	mov	w9, #0x7                   	// #7
  42aab4:	mov	w10, #0x4                   	// #4
  42aab8:	b	42aae8 <ferror@plt+0x26b08>
  42aabc:	and	w9, w8, #0xfc
  42aac0:	cmp	w9, #0xf8
  42aac4:	b.ne	42aad4 <ferror@plt+0x26af4>  // b.any
  42aac8:	mov	w9, #0x3                   	// #3
  42aacc:	mov	w10, #0x5                   	// #5
  42aad0:	b	42aae8 <ferror@plt+0x26b08>
  42aad4:	and	w9, w8, #0xfe
  42aad8:	cmp	w9, #0xfc
  42aadc:	b.ne	42ab1c <ferror@plt+0x26b3c>  // b.any
  42aae0:	mov	w9, #0x1                   	// #1
  42aae4:	mov	w10, #0x6                   	// #6
  42aae8:	and	w11, w9, w8
  42aaec:	add	x8, x0, #0x1
  42aaf0:	sub	x9, x10, #0x1
  42aaf4:	ldrb	w0, [x8]
  42aaf8:	and	w10, w0, #0xc0
  42aafc:	cmp	w10, #0x80
  42ab00:	b.ne	42ab1c <ferror@plt+0x26b3c>  // b.any
  42ab04:	bfi	w0, w11, #6, #26
  42ab08:	subs	x9, x9, #0x1
  42ab0c:	add	x8, x8, #0x1
  42ab10:	mov	w11, w0
  42ab14:	b.ne	42aaf4 <ferror@plt+0x26b14>  // b.any
  42ab18:	ret
  42ab1c:	mov	w0, #0xffffffff            	// #-1
  42ab20:	ret
  42ab24:	stp	x29, x30, [sp, #-16]!
  42ab28:	mov	x8, x0
  42ab2c:	cmp	x1, x0
  42ab30:	mov	x29, sp
  42ab34:	b.cs	42ab50 <ferror@plt+0x26b70>  // b.hs, b.nlast
  42ab38:	mov	x0, x1
  42ab3c:	mov	x1, x8
  42ab40:	bl	42ab24 <ferror@plt+0x26b44>
  42ab44:	neg	x0, x0
  42ab48:	ldp	x29, x30, [sp], #16
  42ab4c:	ret
  42ab50:	cmp	x8, x1
  42ab54:	b.cs	42ab84 <ferror@plt+0x26ba4>  // b.hs, b.nlast
  42ab58:	adrp	x9, 45b000 <ferror@plt+0x57020>
  42ab5c:	mov	x0, xzr
  42ab60:	add	x9, x9, #0xdc0
  42ab64:	ldrb	w10, [x8]
  42ab68:	add	x0, x0, #0x1
  42ab6c:	ldrb	w10, [x9, x10]
  42ab70:	add	x8, x8, x10
  42ab74:	cmp	x8, x1
  42ab78:	b.cc	42ab64 <ferror@plt+0x26b84>  // b.lo, b.ul, b.last
  42ab7c:	ldp	x29, x30, [sp], #16
  42ab80:	ret
  42ab84:	mov	x0, xzr
  42ab88:	ldp	x29, x30, [sp], #16
  42ab8c:	ret
  42ab90:	stp	x29, x30, [sp, #-32]!
  42ab94:	mov	x8, x1
  42ab98:	str	x19, [sp, #16]
  42ab9c:	mov	x29, sp
  42aba0:	cbz	x2, 42abc8 <ferror@plt+0x26be8>
  42aba4:	adrp	x9, 45b000 <ferror@plt+0x57020>
  42aba8:	add	x9, x9, #0xdc0
  42abac:	mov	x8, x1
  42abb0:	ldrb	w10, [x8]
  42abb4:	cbz	x10, 42abc8 <ferror@plt+0x26be8>
  42abb8:	ldrb	w10, [x9, x10]
  42abbc:	subs	x2, x2, #0x1
  42abc0:	add	x8, x8, x10
  42abc4:	b.ne	42abb0 <ferror@plt+0x26bd0>  // b.any
  42abc8:	sub	x19, x8, x1
  42abcc:	mov	x2, x19
  42abd0:	bl	403e70 <strncpy@plt>
  42abd4:	strb	wzr, [x0, x19]
  42abd8:	ldr	x19, [sp, #16]
  42abdc:	ldp	x29, x30, [sp], #32
  42abe0:	ret
  42abe4:	cmp	w0, #0x80
  42abe8:	b.cs	42abfc <ferror@plt+0x26c1c>  // b.hs, b.nlast
  42abec:	mov	w9, wzr
  42abf0:	mov	w8, #0x1                   	// #1
  42abf4:	cbnz	x1, 42ac68 <ferror@plt+0x26c88>
  42abf8:	b	42ac40 <ferror@plt+0x26c60>
  42abfc:	cmp	w0, #0x800
  42ac00:	b.cs	42ac14 <ferror@plt+0x26c34>  // b.hs, b.nlast
  42ac04:	mov	w9, #0xc0                  	// #192
  42ac08:	mov	w8, #0x2                   	// #2
  42ac0c:	cbnz	x1, 42ac68 <ferror@plt+0x26c88>
  42ac10:	b	42ac40 <ferror@plt+0x26c60>
  42ac14:	cmp	w0, #0x10, lsl #12
  42ac18:	b.cs	42ac2c <ferror@plt+0x26c4c>  // b.hs, b.nlast
  42ac1c:	mov	w9, #0xe0                  	// #224
  42ac20:	mov	w8, #0x3                   	// #3
  42ac24:	cbnz	x1, 42ac68 <ferror@plt+0x26c88>
  42ac28:	b	42ac40 <ferror@plt+0x26c60>
  42ac2c:	cmp	w0, #0x200, lsl #12
  42ac30:	b.cs	42ac48 <ferror@plt+0x26c68>  // b.hs, b.nlast
  42ac34:	mov	w9, #0xf0                  	// #240
  42ac38:	mov	w8, #0x4                   	// #4
  42ac3c:	cbnz	x1, 42ac68 <ferror@plt+0x26c88>
  42ac40:	mov	w0, w8
  42ac44:	ret
  42ac48:	lsr	w8, w0, #26
  42ac4c:	mov	w9, #0x5                   	// #5
  42ac50:	mov	w10, #0xfc                  	// #252
  42ac54:	mov	w11, #0xf8                  	// #248
  42ac58:	cmp	w8, #0x0
  42ac5c:	cinc	w8, w9, ne  // ne = any
  42ac60:	csel	w9, w11, w10, eq  // eq = none
  42ac64:	cbz	x1, 42ac40 <ferror@plt+0x26c60>
  42ac68:	cmp	w8, #0x2
  42ac6c:	b.cc	42ac94 <ferror@plt+0x26cb4>  // b.lo, b.ul, b.last
  42ac70:	mov	w10, w8
  42ac74:	sub	x11, x1, #0x1
  42ac78:	mov	w12, #0x80                  	// #128
  42ac7c:	bfxil	w12, w0, #0, #6
  42ac80:	cmp	x10, #0x2
  42ac84:	strb	w12, [x11, x10]
  42ac88:	sub	x10, x10, #0x1
  42ac8c:	lsr	w0, w0, #6
  42ac90:	b.gt	42ac78 <ferror@plt+0x26c98>
  42ac94:	orr	w9, w0, w9
  42ac98:	strb	w9, [x1]
  42ac9c:	mov	w0, w8
  42aca0:	ret
  42aca4:	sub	sp, sp, #0x20
  42aca8:	cmp	w2, #0x80
  42acac:	stp	x29, x30, [sp, #16]
  42acb0:	add	x29, sp, #0x10
  42acb4:	b.cs	42acc4 <ferror@plt+0x26ce4>  // b.hs, b.nlast
  42acb8:	mov	w8, wzr
  42acbc:	mov	w9, #0x1                   	// #1
  42acc0:	b	42ad44 <ferror@plt+0x26d64>
  42acc4:	cmp	w2, #0x800
  42acc8:	b.cs	42acd8 <ferror@plt+0x26cf8>  // b.hs, b.nlast
  42accc:	mov	w8, #0xc0                  	// #192
  42acd0:	mov	w9, #0x2                   	// #2
  42acd4:	b	42ad1c <ferror@plt+0x26d3c>
  42acd8:	cmp	w2, #0x10, lsl #12
  42acdc:	b.cs	42acec <ferror@plt+0x26d0c>  // b.hs, b.nlast
  42ace0:	mov	w8, #0xe0                  	// #224
  42ace4:	mov	w9, #0x3                   	// #3
  42ace8:	b	42ad1c <ferror@plt+0x26d3c>
  42acec:	cmp	w2, #0x200, lsl #12
  42acf0:	b.cs	42ad00 <ferror@plt+0x26d20>  // b.hs, b.nlast
  42acf4:	mov	w8, #0xf0                  	// #240
  42acf8:	mov	w9, #0x4                   	// #4
  42acfc:	b	42ad1c <ferror@plt+0x26d3c>
  42ad00:	lsr	w8, w2, #26
  42ad04:	mov	w9, #0x5                   	// #5
  42ad08:	mov	w10, #0xfc                  	// #252
  42ad0c:	mov	w11, #0xf8                  	// #248
  42ad10:	cmp	w8, #0x0
  42ad14:	cinc	w9, w9, ne  // ne = any
  42ad18:	csel	w8, w11, w10, eq  // eq = none
  42ad1c:	add	x11, sp, #0x4
  42ad20:	mov	w10, w9
  42ad24:	sub	x11, x11, #0x1
  42ad28:	mov	w12, #0x80                  	// #128
  42ad2c:	bfxil	w12, w2, #0, #6
  42ad30:	cmp	x10, #0x2
  42ad34:	strb	w12, [x11, x10]
  42ad38:	sub	x10, x10, #0x1
  42ad3c:	lsr	w2, w2, #6
  42ad40:	b.gt	42ad28 <ferror@plt+0x26d48>
  42ad44:	orr	w8, w2, w8
  42ad48:	add	x10, sp, #0x4
  42ad4c:	add	x2, sp, #0x4
  42ad50:	strb	w8, [sp, #4]
  42ad54:	strb	wzr, [x10, w9, sxtw]
  42ad58:	bl	42188c <ferror@plt+0x1d8ac>
  42ad5c:	ldp	x29, x30, [sp, #16]
  42ad60:	add	sp, sp, #0x20
  42ad64:	ret
  42ad68:	sub	sp, sp, #0x20
  42ad6c:	cmp	w2, #0x80
  42ad70:	stp	x29, x30, [sp, #16]
  42ad74:	add	x29, sp, #0x10
  42ad78:	b.cs	42ad88 <ferror@plt+0x26da8>  // b.hs, b.nlast
  42ad7c:	mov	w8, wzr
  42ad80:	mov	w9, #0x1                   	// #1
  42ad84:	b	42ae08 <ferror@plt+0x26e28>
  42ad88:	cmp	w2, #0x800
  42ad8c:	b.cs	42ad9c <ferror@plt+0x26dbc>  // b.hs, b.nlast
  42ad90:	mov	w8, #0xc0                  	// #192
  42ad94:	mov	w9, #0x2                   	// #2
  42ad98:	b	42ade0 <ferror@plt+0x26e00>
  42ad9c:	cmp	w2, #0x10, lsl #12
  42ada0:	b.cs	42adb0 <ferror@plt+0x26dd0>  // b.hs, b.nlast
  42ada4:	mov	w8, #0xe0                  	// #224
  42ada8:	mov	w9, #0x3                   	// #3
  42adac:	b	42ade0 <ferror@plt+0x26e00>
  42adb0:	cmp	w2, #0x200, lsl #12
  42adb4:	b.cs	42adc4 <ferror@plt+0x26de4>  // b.hs, b.nlast
  42adb8:	mov	w8, #0xf0                  	// #240
  42adbc:	mov	w9, #0x4                   	// #4
  42adc0:	b	42ade0 <ferror@plt+0x26e00>
  42adc4:	lsr	w8, w2, #26
  42adc8:	mov	w9, #0x5                   	// #5
  42adcc:	mov	w10, #0xfc                  	// #252
  42add0:	mov	w11, #0xf8                  	// #248
  42add4:	cmp	w8, #0x0
  42add8:	cinc	w9, w9, ne  // ne = any
  42addc:	csel	w8, w11, w10, eq  // eq = none
  42ade0:	add	x11, sp, #0x4
  42ade4:	mov	w10, w9
  42ade8:	sub	x11, x11, #0x1
  42adec:	mov	w12, #0x80                  	// #128
  42adf0:	bfxil	w12, w2, #0, #6
  42adf4:	cmp	x10, #0x2
  42adf8:	strb	w12, [x11, x10]
  42adfc:	sub	x10, x10, #0x1
  42ae00:	lsr	w2, w2, #6
  42ae04:	b.gt	42adec <ferror@plt+0x26e0c>
  42ae08:	orr	w8, w2, w8
  42ae0c:	add	x10, sp, #0x4
  42ae10:	add	x2, sp, #0x4
  42ae14:	strb	w8, [sp, #4]
  42ae18:	strb	wzr, [x10, w9, sxtw]
  42ae1c:	bl	421a84 <ferror@plt+0x1daa4>
  42ae20:	ldp	x29, x30, [sp, #16]
  42ae24:	add	sp, sp, #0x20
  42ae28:	ret
  42ae2c:	cbz	x1, 42af6c <ferror@plt+0x26f8c>
  42ae30:	ldrsb	w9, [x0]
  42ae34:	mov	x8, x0
  42ae38:	and	w0, w9, #0xff
  42ae3c:	tbnz	w9, #31, 42ae58 <ferror@plt+0x26e78>
  42ae40:	lsr	w9, w0, #11
  42ae44:	lsr	w8, w0, #16
  42ae48:	cmp	w9, #0x1b
  42ae4c:	ccmp	w8, #0x10, #0x2, ne  // ne = any
  42ae50:	csinv	w0, w0, wzr, ls  // ls = plast
  42ae54:	ret
  42ae58:	cmp	w0, #0xc0
  42ae5c:	b.cc	42af14 <ferror@plt+0x26f34>  // b.lo, b.ul, b.last
  42ae60:	cmp	w0, #0xe0
  42ae64:	b.cs	42ae78 <ferror@plt+0x26e98>  // b.hs, b.nlast
  42ae68:	mov	w9, #0x80                  	// #128
  42ae6c:	mov	w10, #0x1f                  	// #31
  42ae70:	mov	w11, #0x2                   	// #2
  42ae74:	b	42aed4 <ferror@plt+0x26ef4>
  42ae78:	cmp	w0, #0xf0
  42ae7c:	b.cs	42ae90 <ferror@plt+0x26eb0>  // b.hs, b.nlast
  42ae80:	mov	w9, #0x800                 	// #2048
  42ae84:	mov	w10, #0xf                   	// #15
  42ae88:	mov	w11, #0x3                   	// #3
  42ae8c:	b	42aed4 <ferror@plt+0x26ef4>
  42ae90:	cmp	w0, #0xf8
  42ae94:	b.cs	42aea8 <ferror@plt+0x26ec8>  // b.hs, b.nlast
  42ae98:	mov	w9, #0x10000               	// #65536
  42ae9c:	mov	w10, #0x7                   	// #7
  42aea0:	mov	w11, #0x4                   	// #4
  42aea4:	b	42aed4 <ferror@plt+0x26ef4>
  42aea8:	cmp	w0, #0xfc
  42aeac:	b.cs	42aec0 <ferror@plt+0x26ee0>  // b.hs, b.nlast
  42aeb0:	mov	w9, #0x200000              	// #2097152
  42aeb4:	mov	w10, #0x3                   	// #3
  42aeb8:	mov	w11, #0x5                   	// #5
  42aebc:	b	42aed4 <ferror@plt+0x26ef4>
  42aec0:	cmp	w0, #0xfd
  42aec4:	b.hi	42af14 <ferror@plt+0x26f34>  // b.pmore
  42aec8:	mov	w9, #0x4000000             	// #67108864
  42aecc:	mov	w10, #0x1                   	// #1
  42aed0:	mov	w11, #0x6                   	// #6
  42aed4:	cmp	x11, x1
  42aed8:	b.hi	42af34 <ferror@plt+0x26f54>  // b.pmore
  42aedc:	and	w12, w10, w0
  42aee0:	sub	x10, x11, #0x1
  42aee4:	add	x8, x8, #0x1
  42aee8:	ldrb	w0, [x8]
  42aeec:	and	w11, w0, #0xc0
  42aef0:	cmp	w11, #0x80
  42aef4:	b.ne	42af24 <ferror@plt+0x26f44>  // b.any
  42aef8:	bfi	w0, w12, #6, #26
  42aefc:	subs	x10, x10, #0x1
  42af00:	add	x8, x8, #0x1
  42af04:	mov	w12, w0
  42af08:	b.ne	42aee8 <ferror@plt+0x26f08>  // b.any
  42af0c:	cmp	w0, w9
  42af10:	b.cs	42af1c <ferror@plt+0x26f3c>  // b.hs, b.nlast
  42af14:	mov	w0, #0xffffffff            	// #-1
  42af18:	ret
  42af1c:	tbz	w0, #31, 42ae40 <ferror@plt+0x26e60>
  42af20:	b	42ae54 <ferror@plt+0x26e74>
  42af24:	cmp	w0, #0x0
  42af28:	mov	w8, #0xfffffffe            	// #-2
  42af2c:	cinc	w0, w8, ne  // ne = any
  42af30:	ret
  42af34:	cmp	x1, #0x2
  42af38:	b.lt	42af6c <ferror@plt+0x26f8c>  // b.tstop
  42af3c:	mov	w9, #0x2                   	// #2
  42af40:	mov	w10, #0x1                   	// #1
  42af44:	mov	w0, #0xfffffffe            	// #-2
  42af48:	ldrb	w10, [x8, x10]
  42af4c:	and	w10, w10, #0xc0
  42af50:	cmp	w10, #0x80
  42af54:	b.ne	42af14 <ferror@plt+0x26f34>  // b.any
  42af58:	mov	w10, w9
  42af5c:	add	w9, w9, #0x1
  42af60:	cmp	x10, x1
  42af64:	b.lt	42af48 <ferror@plt+0x26f68>  // b.tstop
  42af68:	b	42ae54 <ferror@plt+0x26e74>
  42af6c:	mov	w0, #0xfffffffe            	// #-2
  42af70:	ret
  42af74:	stp	x29, x30, [sp, #-48]!
  42af78:	str	x21, [sp, #16]
  42af7c:	stp	x20, x19, [sp, #32]
  42af80:	mov	x29, sp
  42af84:	cbz	x0, 42b08c <ferror@plt+0x270ac>
  42af88:	mov	x19, x2
  42af8c:	mov	x20, x0
  42af90:	tbnz	x1, #63, 42afcc <ferror@plt+0x26fec>
  42af94:	mov	w21, wzr
  42af98:	cbz	x1, 42b004 <ferror@plt+0x27024>
  42af9c:	adrp	x9, 45b000 <ferror@plt+0x57020>
  42afa0:	add	x8, x20, x1
  42afa4:	add	x9, x9, #0xdc0
  42afa8:	mov	x10, x20
  42afac:	ldrb	w11, [x10]
  42afb0:	cbz	x11, 42b004 <ferror@plt+0x27024>
  42afb4:	ldrb	w11, [x9, x11]
  42afb8:	add	w21, w21, #0x1
  42afbc:	add	x10, x10, x11
  42afc0:	cmp	x10, x8
  42afc4:	b.cc	42afac <ferror@plt+0x26fcc>  // b.lo, b.ul, b.last
  42afc8:	b	42b004 <ferror@plt+0x27024>
  42afcc:	ldrb	w9, [x20]
  42afd0:	cbz	w9, 42b000 <ferror@plt+0x27020>
  42afd4:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42afd8:	mov	w21, wzr
  42afdc:	add	x8, x8, #0xdc0
  42afe0:	mov	x10, x20
  42afe4:	and	x9, x9, #0xff
  42afe8:	ldrb	w9, [x8, x9]
  42afec:	add	w21, w21, #0x1
  42aff0:	add	x10, x10, x9
  42aff4:	ldrb	w9, [x10]
  42aff8:	cbnz	w9, 42afe4 <ferror@plt+0x27004>
  42affc:	b	42b004 <ferror@plt+0x27024>
  42b000:	mov	w21, wzr
  42b004:	add	w0, w21, #0x1
  42b008:	mov	w1, #0x4                   	// #4
  42b00c:	bl	414344 <ferror@plt+0x10364>
  42b010:	cbz	w21, 42b06c <ferror@plt+0x2708c>
  42b014:	mov	x8, xzr
  42b018:	mov	w9, w21
  42b01c:	b	42b034 <ferror@plt+0x27054>
  42b020:	mov	w10, #0xfffd                	// #65533
  42b024:	str	w10, [x0, x8, lsl #2]
  42b028:	add	x8, x8, #0x1
  42b02c:	cmp	x8, x9
  42b030:	b.eq	42b06c <ferror@plt+0x2708c>  // b.none
  42b034:	ldrsb	w11, [x20], #1
  42b038:	and	w10, w11, #0xff
  42b03c:	tbz	w11, #31, 42b024 <ferror@plt+0x27044>
  42b040:	tbz	w10, #6, 42b020 <ferror@plt+0x27040>
  42b044:	mov	w11, #0x40                  	// #64
  42b048:	ldrb	w12, [x20], #1
  42b04c:	lsl	w11, w11, #5
  42b050:	tst	w11, w10, lsl #6
  42b054:	bfi	w12, w10, #6, #26
  42b058:	mov	w10, w12
  42b05c:	b.ne	42b048 <ferror@plt+0x27068>  // b.any
  42b060:	sub	w10, w11, #0x1
  42b064:	and	w10, w12, w10
  42b068:	b	42b024 <ferror@plt+0x27044>
  42b06c:	str	wzr, [x0, w21, uxtw #2]
  42b070:	cbz	x19, 42b07c <ferror@plt+0x2709c>
  42b074:	mov	w8, w21
  42b078:	str	x8, [x19]
  42b07c:	ldp	x20, x19, [sp, #32]
  42b080:	ldr	x21, [sp, #16]
  42b084:	ldp	x29, x30, [sp], #48
  42b088:	ret
  42b08c:	adrp	x0, 445000 <ferror@plt+0x41020>
  42b090:	adrp	x1, 45b000 <ferror@plt+0x57020>
  42b094:	adrp	x2, 43c000 <ferror@plt+0x38020>
  42b098:	add	x0, x0, #0x2f
  42b09c:	add	x1, x1, #0xf09
  42b0a0:	add	x2, x2, #0xdc6
  42b0a4:	bl	415310 <ferror@plt+0x11330>
  42b0a8:	mov	x0, xzr
  42b0ac:	b	42b07c <ferror@plt+0x2709c>
  42b0b0:	stp	x29, x30, [sp, #-80]!
  42b0b4:	str	x25, [sp, #16]
  42b0b8:	adrp	x25, 45b000 <ferror@plt+0x57020>
  42b0bc:	stp	x24, x23, [sp, #32]
  42b0c0:	stp	x22, x21, [sp, #48]
  42b0c4:	stp	x20, x19, [sp, #64]
  42b0c8:	mov	x22, x4
  42b0cc:	mov	x21, x3
  42b0d0:	mov	x19, x2
  42b0d4:	mov	x20, x0
  42b0d8:	mov	w23, wzr
  42b0dc:	add	x8, x0, x1
  42b0e0:	mov	w9, #0x6                   	// #6
  42b0e4:	add	x25, x25, #0xdc0
  42b0e8:	mov	x24, x0
  42b0ec:	mov	x29, sp
  42b0f0:	b	42b100 <ferror@plt+0x27120>
  42b0f4:	ldrb	w10, [x25, w10, uxtw]
  42b0f8:	add	w23, w23, #0x1
  42b0fc:	add	x24, x24, x10
  42b100:	tbnz	x1, #63, 42b110 <ferror@plt+0x27130>
  42b104:	sub	x10, x8, x24
  42b108:	cmp	x10, #0x1
  42b10c:	b.lt	42b254 <ferror@plt+0x27274>  // b.tstop
  42b110:	ldrb	w10, [x24]
  42b114:	cbz	w10, 42b254 <ferror@plt+0x27274>
  42b118:	sub	x11, x8, x24
  42b11c:	cmp	x1, #0x0
  42b120:	sxtb	w12, w10
  42b124:	csel	x11, x9, x11, lt  // lt = tstop
  42b128:	tbz	w12, #31, 42b0f4 <ferror@plt+0x27114>
  42b12c:	cmp	w10, #0xc0
  42b130:	b.cc	42b1fc <ferror@plt+0x2721c>  // b.lo, b.ul, b.last
  42b134:	cmp	w10, #0xe0
  42b138:	b.cs	42b14c <ferror@plt+0x2716c>  // b.hs, b.nlast
  42b13c:	mov	w12, #0x80                  	// #128
  42b140:	mov	w13, #0x1f                  	// #31
  42b144:	mov	w14, #0x2                   	// #2
  42b148:	b	42b1a8 <ferror@plt+0x271c8>
  42b14c:	cmp	w10, #0xf0
  42b150:	b.cs	42b164 <ferror@plt+0x27184>  // b.hs, b.nlast
  42b154:	mov	w12, #0x800                 	// #2048
  42b158:	mov	w13, #0xf                   	// #15
  42b15c:	mov	w14, #0x3                   	// #3
  42b160:	b	42b1a8 <ferror@plt+0x271c8>
  42b164:	cmp	w10, #0xf8
  42b168:	b.cs	42b17c <ferror@plt+0x2719c>  // b.hs, b.nlast
  42b16c:	mov	w12, #0x10000               	// #65536
  42b170:	mov	w13, #0x7                   	// #7
  42b174:	mov	w14, #0x4                   	// #4
  42b178:	b	42b1a8 <ferror@plt+0x271c8>
  42b17c:	cmp	w10, #0xfc
  42b180:	b.cs	42b194 <ferror@plt+0x271b4>  // b.hs, b.nlast
  42b184:	mov	w12, #0x200000              	// #2097152
  42b188:	mov	w13, #0x3                   	// #3
  42b18c:	mov	w14, #0x5                   	// #5
  42b190:	b	42b1a8 <ferror@plt+0x271c8>
  42b194:	cmp	w10, #0xfd
  42b198:	b.hi	42b1fc <ferror@plt+0x2721c>  // b.pmore
  42b19c:	mov	w12, #0x4000000             	// #67108864
  42b1a0:	mov	w13, #0x1                   	// #1
  42b1a4:	mov	w14, #0x6                   	// #6
  42b1a8:	cmp	x14, x11
  42b1ac:	b.hi	42b220 <ferror@plt+0x27240>  // b.pmore
  42b1b0:	and	w15, w13, w10
  42b1b4:	sub	x11, x14, #0x1
  42b1b8:	add	x14, x24, #0x1
  42b1bc:	ldrb	w13, [x14]
  42b1c0:	and	w16, w13, #0xc0
  42b1c4:	cmp	w16, #0x80
  42b1c8:	b.ne	42b1f8 <ferror@plt+0x27218>  // b.any
  42b1cc:	bfi	w13, w15, #6, #26
  42b1d0:	subs	x11, x11, #0x1
  42b1d4:	add	x14, x14, #0x1
  42b1d8:	mov	w15, w13
  42b1dc:	b.ne	42b1bc <ferror@plt+0x271dc>  // b.any
  42b1e0:	cmp	w13, w12
  42b1e4:	b.cc	42b1fc <ferror@plt+0x2721c>  // b.lo, b.ul, b.last
  42b1e8:	tbz	w13, #31, 42b0f4 <ferror@plt+0x27114>
  42b1ec:	cmn	w13, #0x2
  42b1f0:	b.ne	42b1fc <ferror@plt+0x2721c>  // b.any
  42b1f4:	b	42b250 <ferror@plt+0x27270>
  42b1f8:	cbz	w13, 42b250 <ferror@plt+0x27270>
  42b1fc:	bl	435b48 <ferror@plt+0x31b68>
  42b200:	adrp	x3, 45b000 <ferror@plt+0x57020>
  42b204:	mov	w1, w0
  42b208:	add	x3, x3, #0xf71
  42b20c:	mov	w2, #0x1                   	// #1
  42b210:	mov	x0, x22
  42b214:	bl	40954c <ferror@plt+0x556c>
  42b218:	mov	x0, xzr
  42b21c:	b	42b364 <ferror@plt+0x27384>
  42b220:	cmp	x11, #0x2
  42b224:	b.lt	42b250 <ferror@plt+0x27270>  // b.tstop
  42b228:	mov	w8, #0x2                   	// #2
  42b22c:	mov	w9, #0x1                   	// #1
  42b230:	ldrb	w9, [x24, x9]
  42b234:	and	w9, w9, #0xc0
  42b238:	cmp	w9, #0x80
  42b23c:	b.ne	42b1fc <ferror@plt+0x2721c>  // b.any
  42b240:	mov	w9, w8
  42b244:	cmp	x11, x9
  42b248:	add	w8, w8, #0x1
  42b24c:	b.gt	42b230 <ferror@plt+0x27250>
  42b250:	cbz	x19, 42b388 <ferror@plt+0x273a8>
  42b254:	add	w0, w23, #0x1
  42b258:	mov	w1, #0x4                   	// #4
  42b25c:	bl	414344 <ferror@plt+0x10364>
  42b260:	mov	x24, x20
  42b264:	cbz	w23, 42b354 <ferror@plt+0x27374>
  42b268:	mov	x8, xzr
  42b26c:	mov	w9, w23
  42b270:	mov	x24, x20
  42b274:	b	42b298 <ferror@plt+0x272b8>
  42b278:	and	w10, w10, #0x7f
  42b27c:	str	w10, [x0, x8, lsl #2]
  42b280:	ldrb	w10, [x24]
  42b284:	add	x8, x8, #0x1
  42b288:	cmp	x8, x9
  42b28c:	ldrb	w10, [x25, x10]
  42b290:	add	x24, x24, x10
  42b294:	b.eq	42b354 <ferror@plt+0x27374>  // b.none
  42b298:	ldrsb	w11, [x24]
  42b29c:	and	w10, w11, #0xff
  42b2a0:	tbz	w11, #31, 42b278 <ferror@plt+0x27298>
  42b2a4:	and	w11, w10, #0xe0
  42b2a8:	cmp	w11, #0xc0
  42b2ac:	b.ne	42b2bc <ferror@plt+0x272dc>  // b.any
  42b2b0:	mov	w11, #0x1f                  	// #31
  42b2b4:	mov	w12, #0x2                   	// #2
  42b2b8:	b	42b318 <ferror@plt+0x27338>
  42b2bc:	and	w11, w10, #0xf0
  42b2c0:	cmp	w11, #0xe0
  42b2c4:	b.ne	42b2d4 <ferror@plt+0x272f4>  // b.any
  42b2c8:	mov	w11, #0xf                   	// #15
  42b2cc:	mov	w12, #0x3                   	// #3
  42b2d0:	b	42b318 <ferror@plt+0x27338>
  42b2d4:	and	w11, w10, #0xf8
  42b2d8:	cmp	w11, #0xf0
  42b2dc:	b.ne	42b2ec <ferror@plt+0x2730c>  // b.any
  42b2e0:	mov	w11, #0x7                   	// #7
  42b2e4:	mov	w12, #0x4                   	// #4
  42b2e8:	b	42b318 <ferror@plt+0x27338>
  42b2ec:	and	w11, w10, #0xfc
  42b2f0:	cmp	w11, #0xf8
  42b2f4:	b.ne	42b304 <ferror@plt+0x27324>  // b.any
  42b2f8:	mov	w11, #0x3                   	// #3
  42b2fc:	mov	w12, #0x5                   	// #5
  42b300:	b	42b318 <ferror@plt+0x27338>
  42b304:	and	w11, w10, #0xfe
  42b308:	cmp	w11, #0xfc
  42b30c:	b.ne	42b34c <ferror@plt+0x2736c>  // b.any
  42b310:	mov	w11, #0x1                   	// #1
  42b314:	mov	w12, #0x6                   	// #6
  42b318:	and	w13, w11, w10
  42b31c:	sub	x11, x12, #0x1
  42b320:	add	x12, x24, #0x1
  42b324:	ldrb	w10, [x12]
  42b328:	and	w14, w10, #0xc0
  42b32c:	cmp	w14, #0x80
  42b330:	b.ne	42b34c <ferror@plt+0x2736c>  // b.any
  42b334:	bfi	w10, w13, #6, #26
  42b338:	subs	x11, x11, #0x1
  42b33c:	add	x12, x12, #0x1
  42b340:	mov	w13, w10
  42b344:	b.ne	42b324 <ferror@plt+0x27344>  // b.any
  42b348:	b	42b27c <ferror@plt+0x2729c>
  42b34c:	mov	w10, #0xffffffff            	// #-1
  42b350:	b	42b27c <ferror@plt+0x2729c>
  42b354:	str	wzr, [x0, w23, uxtw #2]
  42b358:	cbz	x21, 42b364 <ferror@plt+0x27384>
  42b35c:	mov	w8, w23
  42b360:	str	x8, [x21]
  42b364:	cbz	x19, 42b370 <ferror@plt+0x27390>
  42b368:	sub	x8, x24, x20
  42b36c:	str	x8, [x19]
  42b370:	ldp	x20, x19, [sp, #64]
  42b374:	ldp	x22, x21, [sp, #48]
  42b378:	ldp	x24, x23, [sp, #32]
  42b37c:	ldr	x25, [sp, #16]
  42b380:	ldp	x29, x30, [sp], #80
  42b384:	ret
  42b388:	bl	435b48 <ferror@plt+0x31b68>
  42b38c:	adrp	x3, 45b000 <ferror@plt+0x57020>
  42b390:	mov	w1, w0
  42b394:	add	x3, x3, #0xf46
  42b398:	mov	w2, #0x3                   	// #3
  42b39c:	mov	x0, x22
  42b3a0:	bl	40954c <ferror@plt+0x556c>
  42b3a4:	mov	x0, xzr
  42b3a8:	b	42b370 <ferror@plt+0x27390>
  42b3ac:	stp	x29, x30, [sp, #-64]!
  42b3b0:	stp	x22, x21, [sp, #32]
  42b3b4:	stp	x20, x19, [sp, #48]
  42b3b8:	mov	x20, x3
  42b3bc:	mov	x19, x2
  42b3c0:	mov	x21, x0
  42b3c4:	stp	x24, x23, [sp, #16]
  42b3c8:	mov	x29, sp
  42b3cc:	cbz	x1, 42b44c <ferror@plt+0x2746c>
  42b3d0:	mov	x22, x4
  42b3d4:	mov	x23, xzr
  42b3d8:	mov	w24, wzr
  42b3dc:	mov	w8, #0x5                   	// #5
  42b3e0:	b	42b3f8 <ferror@plt+0x27418>
  42b3e4:	mov	w9, #0x1                   	// #1
  42b3e8:	add	x23, x23, #0x1
  42b3ec:	cmp	x1, x23
  42b3f0:	add	w24, w9, w24
  42b3f4:	b.eq	42b450 <ferror@plt+0x27470>  // b.none
  42b3f8:	ldr	w9, [x21, x23, lsl #2]
  42b3fc:	cbz	w9, 42b450 <ferror@plt+0x27470>
  42b400:	tbnz	w9, #31, 42b580 <ferror@plt+0x275a0>
  42b404:	cmp	w9, #0x80
  42b408:	b.cc	42b3e4 <ferror@plt+0x27404>  // b.lo, b.ul, b.last
  42b40c:	cmp	w9, #0x800
  42b410:	b.cs	42b41c <ferror@plt+0x2743c>  // b.hs, b.nlast
  42b414:	mov	w9, #0x2                   	// #2
  42b418:	b	42b3e8 <ferror@plt+0x27408>
  42b41c:	cmp	w9, #0x10, lsl #12
  42b420:	b.cs	42b42c <ferror@plt+0x2744c>  // b.hs, b.nlast
  42b424:	mov	w9, #0x3                   	// #3
  42b428:	b	42b3e8 <ferror@plt+0x27408>
  42b42c:	cmp	w9, #0x200, lsl #12
  42b430:	b.cs	42b43c <ferror@plt+0x2745c>  // b.hs, b.nlast
  42b434:	mov	w9, #0x4                   	// #4
  42b438:	b	42b3e8 <ferror@plt+0x27408>
  42b43c:	lsr	w9, w9, #26
  42b440:	cmp	w9, #0x0
  42b444:	cinc	w9, w8, ne  // ne = any
  42b448:	b	42b3e8 <ferror@plt+0x27408>
  42b44c:	mov	w24, wzr
  42b450:	add	w0, w24, #0x1
  42b454:	bl	4140ec <ferror@plt+0x1010c>
  42b458:	cbz	w24, 42b548 <ferror@plt+0x27568>
  42b45c:	mov	x23, xzr
  42b460:	add	x9, x0, w24, uxtw
  42b464:	mov	w10, #0x5                   	// #5
  42b468:	mov	w11, #0xfc                  	// #252
  42b46c:	mov	w12, #0xf8                  	// #248
  42b470:	mov	x8, x0
  42b474:	b	42b48c <ferror@plt+0x274ac>
  42b478:	orr	w13, w13, w14
  42b47c:	strb	w13, [x8]
  42b480:	add	x8, x8, w15, uxtw
  42b484:	cmp	x8, x9
  42b488:	b.cs	42b550 <ferror@plt+0x27570>  // b.hs, b.nlast
  42b48c:	ldr	w13, [x21, x23, lsl #2]
  42b490:	cmp	w13, #0x80
  42b494:	b.cs	42b4ac <ferror@plt+0x274cc>  // b.hs, b.nlast
  42b498:	mov	w14, wzr
  42b49c:	mov	w15, #0x1                   	// #1
  42b4a0:	add	x23, x23, #0x1
  42b4a4:	cbnz	x8, 42b518 <ferror@plt+0x27538>
  42b4a8:	b	42b480 <ferror@plt+0x274a0>
  42b4ac:	cmp	w13, #0x800
  42b4b0:	b.cs	42b4c8 <ferror@plt+0x274e8>  // b.hs, b.nlast
  42b4b4:	mov	w14, #0xc0                  	// #192
  42b4b8:	mov	w15, #0x2                   	// #2
  42b4bc:	add	x23, x23, #0x1
  42b4c0:	cbnz	x8, 42b518 <ferror@plt+0x27538>
  42b4c4:	b	42b480 <ferror@plt+0x274a0>
  42b4c8:	cmp	w13, #0x10, lsl #12
  42b4cc:	b.cs	42b4e4 <ferror@plt+0x27504>  // b.hs, b.nlast
  42b4d0:	mov	w14, #0xe0                  	// #224
  42b4d4:	mov	w15, #0x3                   	// #3
  42b4d8:	add	x23, x23, #0x1
  42b4dc:	cbnz	x8, 42b518 <ferror@plt+0x27538>
  42b4e0:	b	42b480 <ferror@plt+0x274a0>
  42b4e4:	cmp	w13, #0x200, lsl #12
  42b4e8:	b.cs	42b500 <ferror@plt+0x27520>  // b.hs, b.nlast
  42b4ec:	mov	w14, #0xf0                  	// #240
  42b4f0:	mov	w15, #0x4                   	// #4
  42b4f4:	add	x23, x23, #0x1
  42b4f8:	cbnz	x8, 42b518 <ferror@plt+0x27538>
  42b4fc:	b	42b480 <ferror@plt+0x274a0>
  42b500:	lsr	w14, w13, #26
  42b504:	cmp	w14, #0x0
  42b508:	cinc	w15, w10, ne  // ne = any
  42b50c:	csel	w14, w12, w11, eq  // eq = none
  42b510:	add	x23, x23, #0x1
  42b514:	cbz	x8, 42b480 <ferror@plt+0x274a0>
  42b518:	cmp	w15, #0x2
  42b51c:	b.cc	42b478 <ferror@plt+0x27498>  // b.lo, b.ul, b.last
  42b520:	mov	w16, w15
  42b524:	sub	x17, x8, #0x1
  42b528:	mov	w18, #0x80                  	// #128
  42b52c:	bfxil	w18, w13, #0, #6
  42b530:	cmp	x16, #0x2
  42b534:	strb	w18, [x17, x16]
  42b538:	sub	x16, x16, #0x1
  42b53c:	lsr	w13, w13, #6
  42b540:	b.gt	42b528 <ferror@plt+0x27548>
  42b544:	b	42b478 <ferror@plt+0x27498>
  42b548:	mov	w23, wzr
  42b54c:	mov	x8, x0
  42b550:	strb	wzr, [x8]
  42b554:	cbz	x20, 42b560 <ferror@plt+0x27580>
  42b558:	sub	x8, x8, x0
  42b55c:	str	x8, [x20]
  42b560:	cbz	x19, 42b56c <ferror@plt+0x2758c>
  42b564:	mov	w8, w23
  42b568:	str	x8, [x19]
  42b56c:	ldp	x20, x19, [sp, #48]
  42b570:	ldp	x22, x21, [sp, #32]
  42b574:	ldp	x24, x23, [sp, #16]
  42b578:	ldp	x29, x30, [sp], #64
  42b57c:	ret
  42b580:	bl	435b48 <ferror@plt+0x31b68>
  42b584:	adrp	x3, 45b000 <ferror@plt+0x57020>
  42b588:	mov	w1, w0
  42b58c:	add	x3, x3, #0xf9b
  42b590:	mov	w2, #0x1                   	// #1
  42b594:	mov	x0, x22
  42b598:	bl	40954c <ferror@plt+0x556c>
  42b59c:	mov	x0, xzr
  42b5a0:	cbnz	x19, 42b564 <ferror@plt+0x27584>
  42b5a4:	b	42b56c <ferror@plt+0x2758c>
  42b5a8:	stp	x29, x30, [sp, #-80]!
  42b5ac:	str	x25, [sp, #16]
  42b5b0:	stp	x24, x23, [sp, #32]
  42b5b4:	stp	x22, x21, [sp, #48]
  42b5b8:	stp	x20, x19, [sp, #64]
  42b5bc:	mov	x29, sp
  42b5c0:	cbz	x0, 42b844 <ferror@plt+0x27864>
  42b5c4:	mov	w24, #0x2400                	// #9216
  42b5c8:	mov	x22, x4
  42b5cc:	mov	x21, x3
  42b5d0:	mov	x19, x2
  42b5d4:	mov	x20, x0
  42b5d8:	mov	w25, wzr
  42b5dc:	mov	w12, wzr
  42b5e0:	movk	w24, #0xfca0, lsl #16
  42b5e4:	mov	w8, #0xdc00                	// #56320
  42b5e8:	mov	w9, #0x5                   	// #5
  42b5ec:	mov	w10, #0xd800                	// #55296
  42b5f0:	mov	x23, x0
  42b5f4:	b	42b60c <ferror@plt+0x2762c>
  42b5f8:	mov	w12, #0x1                   	// #1
  42b5fc:	mov	w11, wzr
  42b600:	add	w25, w12, w25
  42b604:	add	x23, x23, #0x2
  42b608:	mov	w12, w11
  42b60c:	tbnz	x1, #63, 42b61c <ferror@plt+0x2763c>
  42b610:	sub	x11, x23, x20
  42b614:	cmp	x1, x11, asr #1
  42b618:	b.le	42b694 <ferror@plt+0x276b4>
  42b61c:	ldrh	w11, [x23]
  42b620:	cbz	w11, 42b694 <ferror@plt+0x276b4>
  42b624:	and	w13, w11, #0xfc00
  42b628:	cmp	w13, w8
  42b62c:	b.ne	42b640 <ferror@plt+0x27660>  // b.any
  42b630:	cbz	w12, 42b6c0 <ferror@plt+0x276e0>
  42b634:	add	w12, w24, w12, lsl #10
  42b638:	add	w11, w12, w11
  42b63c:	b	42b64c <ferror@plt+0x2766c>
  42b640:	cbnz	w12, 42b6c0 <ferror@plt+0x276e0>
  42b644:	cmp	w13, w10
  42b648:	b.eq	42b604 <ferror@plt+0x27624>  // b.none
  42b64c:	cmp	w11, #0x80
  42b650:	b.cc	42b5f8 <ferror@plt+0x27618>  // b.lo, b.ul, b.last
  42b654:	cmp	w11, #0x800
  42b658:	b.cs	42b664 <ferror@plt+0x27684>  // b.hs, b.nlast
  42b65c:	mov	w12, #0x2                   	// #2
  42b660:	b	42b5fc <ferror@plt+0x2761c>
  42b664:	cmp	w11, #0x10, lsl #12
  42b668:	b.cs	42b674 <ferror@plt+0x27694>  // b.hs, b.nlast
  42b66c:	mov	w12, #0x3                   	// #3
  42b670:	b	42b5fc <ferror@plt+0x2761c>
  42b674:	cmp	w11, #0x200, lsl #12
  42b678:	b.cs	42b684 <ferror@plt+0x276a4>  // b.hs, b.nlast
  42b67c:	mov	w12, #0x4                   	// #4
  42b680:	b	42b5fc <ferror@plt+0x2761c>
  42b684:	lsr	w11, w11, #26
  42b688:	cmp	w11, #0x0
  42b68c:	cinc	w12, w9, ne  // ne = any
  42b690:	b	42b5fc <ferror@plt+0x2761c>
  42b694:	cbnz	x19, 42b6e4 <ferror@plt+0x27704>
  42b698:	cbz	w12, 42b6e4 <ferror@plt+0x27704>
  42b69c:	bl	435b48 <ferror@plt+0x31b68>
  42b6a0:	adrp	x3, 45b000 <ferror@plt+0x57020>
  42b6a4:	mov	w1, w0
  42b6a8:	add	x3, x3, #0xf46
  42b6ac:	mov	w2, #0x3                   	// #3
  42b6b0:	mov	x0, x22
  42b6b4:	bl	40954c <ferror@plt+0x556c>
  42b6b8:	mov	x0, xzr
  42b6bc:	b	42b82c <ferror@plt+0x2784c>
  42b6c0:	bl	435b48 <ferror@plt+0x31b68>
  42b6c4:	adrp	x3, 45c000 <ferror@plt+0x58020>
  42b6c8:	mov	w1, w0
  42b6cc:	add	x3, x3, #0xa
  42b6d0:	mov	w2, #0x1                   	// #1
  42b6d4:	mov	x0, x22
  42b6d8:	bl	40954c <ferror@plt+0x556c>
  42b6dc:	mov	x0, xzr
  42b6e0:	b	42b81c <ferror@plt+0x2783c>
  42b6e4:	add	w8, w25, #0x1
  42b6e8:	sxtw	x0, w8
  42b6ec:	bl	4140ec <ferror@plt+0x1010c>
  42b6f0:	cmp	w25, #0x1
  42b6f4:	mov	x8, x0
  42b6f8:	mov	x23, x20
  42b6fc:	b.lt	42b80c <ferror@plt+0x2782c>  // b.tstop
  42b700:	mov	w10, wzr
  42b704:	add	x9, x0, w25, sxtw
  42b708:	mov	w11, #0xd800                	// #55296
  42b70c:	mov	w12, #0xdc00                	// #56320
  42b710:	mov	w13, #0x5                   	// #5
  42b714:	mov	w14, #0xfc                  	// #252
  42b718:	mov	w15, #0xf8                  	// #248
  42b71c:	mov	x23, x20
  42b720:	mov	x8, x0
  42b724:	b	42b738 <ferror@plt+0x27758>
  42b728:	mov	w10, w16
  42b72c:	cmp	x8, x9
  42b730:	add	x23, x23, #0x2
  42b734:	b.cs	42b80c <ferror@plt+0x2782c>  // b.hs, b.nlast
  42b738:	ldrh	w16, [x23]
  42b73c:	and	w17, w16, #0xfc00
  42b740:	cmp	w17, w11
  42b744:	b.eq	42b728 <ferror@plt+0x27748>  // b.none
  42b748:	cmp	w17, w12
  42b74c:	b.ne	42b75c <ferror@plt+0x2777c>  // b.any
  42b750:	add	w17, w24, w10, lsl #10
  42b754:	mov	w10, wzr
  42b758:	add	w16, w17, w16
  42b75c:	cmp	w16, #0x80
  42b760:	b.cs	42b774 <ferror@plt+0x27794>  // b.hs, b.nlast
  42b764:	mov	w17, wzr
  42b768:	mov	w18, #0x1                   	// #1
  42b76c:	cbnz	x8, 42b7d0 <ferror@plt+0x277f0>
  42b770:	b	42b804 <ferror@plt+0x27824>
  42b774:	cmp	w16, #0x800
  42b778:	b.cs	42b78c <ferror@plt+0x277ac>  // b.hs, b.nlast
  42b77c:	mov	w17, #0xc0                  	// #192
  42b780:	mov	w18, #0x2                   	// #2
  42b784:	cbnz	x8, 42b7d0 <ferror@plt+0x277f0>
  42b788:	b	42b804 <ferror@plt+0x27824>
  42b78c:	cmp	w16, #0x10, lsl #12
  42b790:	b.cs	42b7a4 <ferror@plt+0x277c4>  // b.hs, b.nlast
  42b794:	mov	w17, #0xe0                  	// #224
  42b798:	mov	w18, #0x3                   	// #3
  42b79c:	cbnz	x8, 42b7d0 <ferror@plt+0x277f0>
  42b7a0:	b	42b804 <ferror@plt+0x27824>
  42b7a4:	cmp	w16, #0x200, lsl #12
  42b7a8:	b.cs	42b7bc <ferror@plt+0x277dc>  // b.hs, b.nlast
  42b7ac:	mov	w17, #0xf0                  	// #240
  42b7b0:	mov	w18, #0x4                   	// #4
  42b7b4:	cbnz	x8, 42b7d0 <ferror@plt+0x277f0>
  42b7b8:	b	42b804 <ferror@plt+0x27824>
  42b7bc:	lsr	w17, w16, #26
  42b7c0:	cmp	w17, #0x0
  42b7c4:	cinc	w18, w13, ne  // ne = any
  42b7c8:	csel	w17, w15, w14, eq  // eq = none
  42b7cc:	cbz	x8, 42b804 <ferror@plt+0x27824>
  42b7d0:	cmp	w18, #0x2
  42b7d4:	b.cc	42b7fc <ferror@plt+0x2781c>  // b.lo, b.ul, b.last
  42b7d8:	mov	w1, w18
  42b7dc:	sub	x2, x8, #0x1
  42b7e0:	mov	w3, #0x80                  	// #128
  42b7e4:	bfxil	w3, w16, #0, #6
  42b7e8:	cmp	x1, #0x2
  42b7ec:	strb	w3, [x2, x1]
  42b7f0:	sub	x1, x1, #0x1
  42b7f4:	lsr	w16, w16, #6
  42b7f8:	b.gt	42b7e0 <ferror@plt+0x27800>
  42b7fc:	orr	w16, w16, w17
  42b800:	strb	w16, [x8]
  42b804:	add	x8, x8, w18, uxtw
  42b808:	b	42b72c <ferror@plt+0x2774c>
  42b80c:	strb	wzr, [x8]
  42b810:	cbz	x21, 42b81c <ferror@plt+0x2783c>
  42b814:	sub	x8, x8, x0
  42b818:	str	x8, [x21]
  42b81c:	cbz	x19, 42b82c <ferror@plt+0x2784c>
  42b820:	sub	x8, x23, x20
  42b824:	asr	x8, x8, #1
  42b828:	str	x8, [x19]
  42b82c:	ldp	x20, x19, [sp, #64]
  42b830:	ldp	x22, x21, [sp, #48]
  42b834:	ldp	x24, x23, [sp, #32]
  42b838:	ldr	x25, [sp, #16]
  42b83c:	ldp	x29, x30, [sp], #80
  42b840:	ret
  42b844:	adrp	x0, 445000 <ferror@plt+0x41020>
  42b848:	adrp	x1, 45b000 <ferror@plt+0x57020>
  42b84c:	adrp	x2, 43c000 <ferror@plt+0x38020>
  42b850:	add	x0, x0, #0x2f
  42b854:	add	x1, x1, #0xfbc
  42b858:	add	x2, x2, #0xdc6
  42b85c:	bl	415310 <ferror@plt+0x11330>
  42b860:	mov	x0, xzr
  42b864:	b	42b82c <ferror@plt+0x2784c>
  42b868:	stp	x29, x30, [sp, #-64]!
  42b86c:	stp	x24, x23, [sp, #16]
  42b870:	stp	x22, x21, [sp, #32]
  42b874:	stp	x20, x19, [sp, #48]
  42b878:	mov	x29, sp
  42b87c:	cbz	x0, 42b9f8 <ferror@plt+0x27a18>
  42b880:	mov	x22, x4
  42b884:	mov	x21, x3
  42b888:	mov	x19, x2
  42b88c:	mov	x20, x0
  42b890:	mov	w24, wzr
  42b894:	mov	w10, wzr
  42b898:	mov	w8, #0xdc00                	// #56320
  42b89c:	mov	w9, #0xd800                	// #55296
  42b8a0:	mov	x23, x0
  42b8a4:	b	42b8bc <ferror@plt+0x278dc>
  42b8a8:	cbz	w10, 42b91c <ferror@plt+0x2793c>
  42b8ac:	mov	w11, wzr
  42b8b0:	add	w24, w24, #0x4
  42b8b4:	add	x23, x23, #0x2
  42b8b8:	mov	w10, w11
  42b8bc:	tbnz	x1, #63, 42b8cc <ferror@plt+0x278ec>
  42b8c0:	sub	x11, x23, x20
  42b8c4:	cmp	x1, x11, asr #1
  42b8c8:	b.le	42b8f0 <ferror@plt+0x27910>
  42b8cc:	ldrh	w11, [x23]
  42b8d0:	cbz	w11, 42b8f0 <ferror@plt+0x27910>
  42b8d4:	and	w12, w11, #0xfc00
  42b8d8:	cmp	w12, w8
  42b8dc:	b.eq	42b8a8 <ferror@plt+0x278c8>  // b.none
  42b8e0:	cbnz	w10, 42b91c <ferror@plt+0x2793c>
  42b8e4:	cmp	w12, w9
  42b8e8:	b.ne	42b8ac <ferror@plt+0x278cc>  // b.any
  42b8ec:	b	42b8b4 <ferror@plt+0x278d4>
  42b8f0:	cbnz	x19, 42b940 <ferror@plt+0x27960>
  42b8f4:	cbz	w10, 42b940 <ferror@plt+0x27960>
  42b8f8:	bl	435b48 <ferror@plt+0x31b68>
  42b8fc:	adrp	x3, 45b000 <ferror@plt+0x57020>
  42b900:	mov	w1, w0
  42b904:	add	x3, x3, #0xf46
  42b908:	mov	w2, #0x3                   	// #3
  42b90c:	mov	x0, x22
  42b910:	bl	40954c <ferror@plt+0x556c>
  42b914:	mov	x0, xzr
  42b918:	b	42b9e4 <ferror@plt+0x27a04>
  42b91c:	bl	435b48 <ferror@plt+0x31b68>
  42b920:	adrp	x3, 45c000 <ferror@plt+0x58020>
  42b924:	mov	w1, w0
  42b928:	add	x3, x3, #0xa
  42b92c:	mov	w2, #0x1                   	// #1
  42b930:	mov	x0, x22
  42b934:	bl	40954c <ferror@plt+0x556c>
  42b938:	mov	x0, xzr
  42b93c:	b	42b9d4 <ferror@plt+0x279f4>
  42b940:	add	w8, w24, #0x4
  42b944:	sxtw	x0, w8
  42b948:	bl	4140ec <ferror@plt+0x1010c>
  42b94c:	cmp	w24, #0x1
  42b950:	mov	x8, x0
  42b954:	mov	x23, x20
  42b958:	b.lt	42b9c0 <ferror@plt+0x279e0>  // b.tstop
  42b95c:	mov	w13, #0x2400                	// #9216
  42b960:	mov	w10, wzr
  42b964:	add	x9, x0, w24, sxtw
  42b968:	mov	w11, #0xd800                	// #55296
  42b96c:	mov	w12, #0xdc00                	// #56320
  42b970:	movk	w13, #0xfca0, lsl #16
  42b974:	mov	x23, x20
  42b978:	mov	x8, x0
  42b97c:	b	42b990 <ferror@plt+0x279b0>
  42b980:	str	w14, [x8], #4
  42b984:	cmp	x8, x9
  42b988:	add	x23, x23, #0x2
  42b98c:	b.cs	42b9c0 <ferror@plt+0x279e0>  // b.hs, b.nlast
  42b990:	ldrh	w14, [x23]
  42b994:	and	w15, w14, #0xfc00
  42b998:	cmp	w15, w11
  42b99c:	b.eq	42b9b8 <ferror@plt+0x279d8>  // b.none
  42b9a0:	cmp	w15, w12
  42b9a4:	b.ne	42b980 <ferror@plt+0x279a0>  // b.any
  42b9a8:	add	w14, w14, w10, lsl #10
  42b9ac:	mov	w10, wzr
  42b9b0:	add	w14, w14, w13
  42b9b4:	b	42b980 <ferror@plt+0x279a0>
  42b9b8:	mov	w10, w14
  42b9bc:	b	42b984 <ferror@plt+0x279a4>
  42b9c0:	str	wzr, [x8]
  42b9c4:	cbz	x21, 42b9d4 <ferror@plt+0x279f4>
  42b9c8:	sub	x8, x8, x0
  42b9cc:	lsr	x8, x8, #2
  42b9d0:	str	x8, [x21]
  42b9d4:	cbz	x19, 42b9e4 <ferror@plt+0x27a04>
  42b9d8:	sub	x8, x23, x20
  42b9dc:	asr	x8, x8, #1
  42b9e0:	str	x8, [x19]
  42b9e4:	ldp	x20, x19, [sp, #48]
  42b9e8:	ldp	x22, x21, [sp, #32]
  42b9ec:	ldp	x24, x23, [sp, #16]
  42b9f0:	ldp	x29, x30, [sp], #64
  42b9f4:	ret
  42b9f8:	adrp	x0, 445000 <ferror@plt+0x41020>
  42b9fc:	adrp	x1, 45c000 <ferror@plt+0x58020>
  42ba00:	adrp	x2, 43c000 <ferror@plt+0x38020>
  42ba04:	add	x0, x0, #0x2f
  42ba08:	add	x1, x1, #0x2f
  42ba0c:	add	x2, x2, #0xdc6
  42ba10:	bl	415310 <ferror@plt+0x11330>
  42ba14:	mov	x0, xzr
  42ba18:	b	42b9e4 <ferror@plt+0x27a04>
  42ba1c:	stp	x29, x30, [sp, #-80]!
  42ba20:	str	x25, [sp, #16]
  42ba24:	stp	x24, x23, [sp, #32]
  42ba28:	stp	x22, x21, [sp, #48]
  42ba2c:	stp	x20, x19, [sp, #64]
  42ba30:	mov	x29, sp
  42ba34:	cbz	x0, 42bdb8 <ferror@plt+0x27dd8>
  42ba38:	adrp	x25, 45b000 <ferror@plt+0x57020>
  42ba3c:	mov	x22, x4
  42ba40:	mov	x21, x3
  42ba44:	mov	x19, x2
  42ba48:	mov	x20, x0
  42ba4c:	mov	w24, wzr
  42ba50:	add	x8, x0, x1
  42ba54:	mov	w9, #0x6                   	// #6
  42ba58:	add	x25, x25, #0xdc0
  42ba5c:	mov	x23, x0
  42ba60:	tbnz	x1, #63, 42ba70 <ferror@plt+0x27a90>
  42ba64:	sub	x10, x8, x23
  42ba68:	cmp	x10, #0x1
  42ba6c:	b.lt	42bc20 <ferror@plt+0x27c40>  // b.tstop
  42ba70:	ldrb	w10, [x23]
  42ba74:	cbz	w10, 42bc20 <ferror@plt+0x27c40>
  42ba78:	sub	x11, x8, x23
  42ba7c:	cmp	x1, #0x0
  42ba80:	sxtb	w12, w10
  42ba84:	csel	x11, x9, x11, lt  // lt = tstop
  42ba88:	tbz	w12, #31, 42bb68 <ferror@plt+0x27b88>
  42ba8c:	cmp	w10, #0xc0
  42ba90:	b.cc	42bba0 <ferror@plt+0x27bc0>  // b.lo, b.ul, b.last
  42ba94:	cmp	w10, #0xe0
  42ba98:	b.cs	42baac <ferror@plt+0x27acc>  // b.hs, b.nlast
  42ba9c:	mov	w12, #0x80                  	// #128
  42baa0:	mov	w13, #0x1f                  	// #31
  42baa4:	mov	w14, #0x2                   	// #2
  42baa8:	b	42bb08 <ferror@plt+0x27b28>
  42baac:	cmp	w10, #0xf0
  42bab0:	b.cs	42bac4 <ferror@plt+0x27ae4>  // b.hs, b.nlast
  42bab4:	mov	w12, #0x800                 	// #2048
  42bab8:	mov	w13, #0xf                   	// #15
  42babc:	mov	w14, #0x3                   	// #3
  42bac0:	b	42bb08 <ferror@plt+0x27b28>
  42bac4:	cmp	w10, #0xf8
  42bac8:	b.cs	42badc <ferror@plt+0x27afc>  // b.hs, b.nlast
  42bacc:	mov	w12, #0x10000               	// #65536
  42bad0:	mov	w13, #0x7                   	// #7
  42bad4:	mov	w14, #0x4                   	// #4
  42bad8:	b	42bb08 <ferror@plt+0x27b28>
  42badc:	cmp	w10, #0xfc
  42bae0:	b.cs	42baf4 <ferror@plt+0x27b14>  // b.hs, b.nlast
  42bae4:	mov	w12, #0x200000              	// #2097152
  42bae8:	mov	w13, #0x3                   	// #3
  42baec:	mov	w14, #0x5                   	// #5
  42baf0:	b	42bb08 <ferror@plt+0x27b28>
  42baf4:	cmp	w10, #0xfd
  42baf8:	b.hi	42bba0 <ferror@plt+0x27bc0>  // b.pmore
  42bafc:	mov	w12, #0x4000000             	// #67108864
  42bb00:	mov	w13, #0x1                   	// #1
  42bb04:	mov	w14, #0x6                   	// #6
  42bb08:	cmp	x14, x11
  42bb0c:	b.hi	42bbec <ferror@plt+0x27c0c>  // b.pmore
  42bb10:	and	w15, w13, w10
  42bb14:	mov	w13, #0x1                   	// #1
  42bb18:	ldrb	w11, [x23, x13]
  42bb1c:	and	w16, w11, #0xc0
  42bb20:	cmp	w16, #0x80
  42bb24:	b.ne	42bb9c <ferror@plt+0x27bbc>  // b.any
  42bb28:	bfi	w11, w15, #6, #26
  42bb2c:	add	x13, x13, #0x1
  42bb30:	cmp	x14, x13
  42bb34:	mov	w15, w11
  42bb38:	b.ne	42bb18 <ferror@plt+0x27b38>  // b.any
  42bb3c:	cmp	w11, w12
  42bb40:	b.cc	42bba0 <ferror@plt+0x27bc0>  // b.lo, b.ul, b.last
  42bb44:	tbnz	w11, #31, 42bb90 <ferror@plt+0x27bb0>
  42bb48:	lsr	w12, w11, #11
  42bb4c:	cmp	w12, #0x1b
  42bb50:	b.cc	42bb68 <ferror@plt+0x27b88>  // b.lo, b.ul, b.last
  42bb54:	lsr	w12, w11, #13
  42bb58:	cmp	w12, #0x6
  42bb5c:	b.ls	42bbc4 <ferror@plt+0x27be4>  // b.plast
  42bb60:	cmp	w11, #0x10, lsl #12
  42bb64:	b.cs	42bb80 <ferror@plt+0x27ba0>  // b.hs, b.nlast
  42bb68:	mov	w11, #0x1                   	// #1
  42bb6c:	ldrb	w10, [x25, w10, uxtw]
  42bb70:	add	w24, w24, w11
  42bb74:	add	x23, x23, x10
  42bb78:	tbz	x1, #63, 42ba64 <ferror@plt+0x27a84>
  42bb7c:	b	42ba70 <ferror@plt+0x27a90>
  42bb80:	cmp	w11, #0x110, lsl #12
  42bb84:	b.cs	42bbd8 <ferror@plt+0x27bf8>  // b.hs, b.nlast
  42bb88:	mov	w11, #0x2                   	// #2
  42bb8c:	b	42bb6c <ferror@plt+0x27b8c>
  42bb90:	cmn	w11, #0x2
  42bb94:	b.ne	42bba0 <ferror@plt+0x27bc0>  // b.any
  42bb98:	b	42bc1c <ferror@plt+0x27c3c>
  42bb9c:	cbz	w11, 42bc1c <ferror@plt+0x27c3c>
  42bba0:	bl	435b48 <ferror@plt+0x31b68>
  42bba4:	adrp	x3, 45b000 <ferror@plt+0x57020>
  42bba8:	mov	w1, w0
  42bbac:	add	x3, x3, #0xf71
  42bbb0:	mov	w2, #0x1                   	// #1
  42bbb4:	mov	x0, x22
  42bbb8:	bl	40954c <ferror@plt+0x556c>
  42bbbc:	mov	x0, xzr
  42bbc0:	b	42bd5c <ferror@plt+0x27d7c>
  42bbc4:	bl	435b48 <ferror@plt+0x31b68>
  42bbc8:	adrp	x3, 45c000 <ferror@plt+0x58020>
  42bbcc:	mov	w1, w0
  42bbd0:	add	x3, x3, #0xa
  42bbd4:	b	42bbb0 <ferror@plt+0x27bd0>
  42bbd8:	bl	435b48 <ferror@plt+0x31b68>
  42bbdc:	adrp	x3, 45c000 <ferror@plt+0x58020>
  42bbe0:	mov	w1, w0
  42bbe4:	add	x3, x3, #0xce
  42bbe8:	b	42bbb0 <ferror@plt+0x27bd0>
  42bbec:	cmp	x11, #0x2
  42bbf0:	b.lt	42bc1c <ferror@plt+0x27c3c>  // b.tstop
  42bbf4:	mov	w8, #0x2                   	// #2
  42bbf8:	mov	w9, #0x1                   	// #1
  42bbfc:	ldrb	w9, [x23, x9]
  42bc00:	and	w9, w9, #0xc0
  42bc04:	cmp	w9, #0x80
  42bc08:	b.ne	42bba0 <ferror@plt+0x27bc0>  // b.any
  42bc0c:	mov	w9, w8
  42bc10:	cmp	x11, x9
  42bc14:	add	w8, w8, #0x1
  42bc18:	b.gt	42bbfc <ferror@plt+0x27c1c>
  42bc1c:	cbz	x19, 42bd94 <ferror@plt+0x27db4>
  42bc20:	add	w0, w24, #0x1
  42bc24:	mov	w1, #0x2                   	// #2
  42bc28:	bl	414344 <ferror@plt+0x10364>
  42bc2c:	cbz	w24, 42bd80 <ferror@plt+0x27da0>
  42bc30:	mov	w8, wzr
  42bc34:	mov	w9, #0xffffd800            	// #-10240
  42bc38:	mov	x23, x20
  42bc3c:	b	42bc7c <ferror@plt+0x27c9c>
  42bc40:	mov	w10, #0xffffffff            	// #-1
  42bc44:	sub	w11, w10, #0x10, lsl #12
  42bc48:	mov	w10, #0xffffdc00            	// #-9216
  42bc4c:	add	w13, w9, w11, lsr #10
  42bc50:	add	w12, w8, #0x1
  42bc54:	bfxil	w10, w11, #0, #10
  42bc58:	strh	w13, [x0, w8, uxtw #1]
  42bc5c:	mov	w11, #0x2                   	// #2
  42bc60:	strh	w10, [x0, w12, sxtw #1]
  42bc64:	ldrb	w10, [x23]
  42bc68:	add	w8, w8, w11
  42bc6c:	cmp	w8, w24
  42bc70:	ldrb	w10, [x25, x10]
  42bc74:	add	x23, x23, x10
  42bc78:	b.cs	42bd48 <ferror@plt+0x27d68>  // b.hs, b.nlast
  42bc7c:	ldrsb	w11, [x23]
  42bc80:	and	w10, w11, #0xff
  42bc84:	tbnz	w11, #31, 42bc98 <ferror@plt+0x27cb8>
  42bc88:	and	w10, w10, #0x7f
  42bc8c:	mov	w11, #0x1                   	// #1
  42bc90:	mov	w12, w8
  42bc94:	b	42bc60 <ferror@plt+0x27c80>
  42bc98:	and	w11, w10, #0xe0
  42bc9c:	cmp	w11, #0xc0
  42bca0:	b.ne	42bcb0 <ferror@plt+0x27cd0>  // b.any
  42bca4:	mov	w11, #0x1f                  	// #31
  42bca8:	mov	w12, #0x2                   	// #2
  42bcac:	b	42bd0c <ferror@plt+0x27d2c>
  42bcb0:	and	w11, w10, #0xf0
  42bcb4:	cmp	w11, #0xe0
  42bcb8:	b.ne	42bcc8 <ferror@plt+0x27ce8>  // b.any
  42bcbc:	mov	w11, #0xf                   	// #15
  42bcc0:	mov	w12, #0x3                   	// #3
  42bcc4:	b	42bd0c <ferror@plt+0x27d2c>
  42bcc8:	and	w11, w10, #0xf8
  42bccc:	cmp	w11, #0xf0
  42bcd0:	b.ne	42bce0 <ferror@plt+0x27d00>  // b.any
  42bcd4:	mov	w11, #0x7                   	// #7
  42bcd8:	mov	w12, #0x4                   	// #4
  42bcdc:	b	42bd0c <ferror@plt+0x27d2c>
  42bce0:	and	w11, w10, #0xfc
  42bce4:	cmp	w11, #0xf8
  42bce8:	b.ne	42bcf8 <ferror@plt+0x27d18>  // b.any
  42bcec:	mov	w11, #0x3                   	// #3
  42bcf0:	mov	w12, #0x5                   	// #5
  42bcf4:	b	42bd0c <ferror@plt+0x27d2c>
  42bcf8:	and	w11, w10, #0xfe
  42bcfc:	cmp	w11, #0xfc
  42bd00:	b.ne	42bc40 <ferror@plt+0x27c60>  // b.any
  42bd04:	mov	w11, #0x1                   	// #1
  42bd08:	mov	w12, #0x6                   	// #6
  42bd0c:	and	w13, w11, w10
  42bd10:	sub	x11, x12, #0x1
  42bd14:	add	x12, x23, #0x1
  42bd18:	ldrb	w10, [x12]
  42bd1c:	and	w14, w10, #0xc0
  42bd20:	cmp	w14, #0x80
  42bd24:	b.ne	42bc40 <ferror@plt+0x27c60>  // b.any
  42bd28:	bfi	w10, w13, #6, #26
  42bd2c:	subs	x11, x11, #0x1
  42bd30:	add	x12, x12, #0x1
  42bd34:	mov	w13, w10
  42bd38:	b.ne	42bd18 <ferror@plt+0x27d38>  // b.any
  42bd3c:	lsr	w11, w10, #16
  42bd40:	cbnz	w11, 42bc44 <ferror@plt+0x27c64>
  42bd44:	b	42bc8c <ferror@plt+0x27cac>
  42bd48:	mov	w8, w8
  42bd4c:	strh	wzr, [x0, x8, lsl #1]
  42bd50:	cbz	x21, 42bd5c <ferror@plt+0x27d7c>
  42bd54:	mov	w8, w24
  42bd58:	str	x8, [x21]
  42bd5c:	cbz	x19, 42bd68 <ferror@plt+0x27d88>
  42bd60:	sub	x8, x23, x20
  42bd64:	str	x8, [x19]
  42bd68:	ldp	x20, x19, [sp, #64]
  42bd6c:	ldp	x22, x21, [sp, #48]
  42bd70:	ldp	x24, x23, [sp, #32]
  42bd74:	ldr	x25, [sp, #16]
  42bd78:	ldp	x29, x30, [sp], #80
  42bd7c:	ret
  42bd80:	mov	x8, xzr
  42bd84:	mov	x23, x20
  42bd88:	strh	wzr, [x0, x8, lsl #1]
  42bd8c:	cbnz	x21, 42bd54 <ferror@plt+0x27d74>
  42bd90:	b	42bd5c <ferror@plt+0x27d7c>
  42bd94:	bl	435b48 <ferror@plt+0x31b68>
  42bd98:	adrp	x3, 45b000 <ferror@plt+0x57020>
  42bd9c:	mov	w1, w0
  42bda0:	add	x3, x3, #0xf46
  42bda4:	mov	w2, #0x3                   	// #3
  42bda8:	mov	x0, x22
  42bdac:	bl	40954c <ferror@plt+0x556c>
  42bdb0:	mov	x0, xzr
  42bdb4:	b	42bd68 <ferror@plt+0x27d88>
  42bdb8:	adrp	x0, 445000 <ferror@plt+0x41020>
  42bdbc:	adrp	x1, 45c000 <ferror@plt+0x58020>
  42bdc0:	adrp	x2, 43c000 <ferror@plt+0x38020>
  42bdc4:	add	x0, x0, #0x2f
  42bdc8:	add	x1, x1, #0x80
  42bdcc:	add	x2, x2, #0xdc6
  42bdd0:	bl	415310 <ferror@plt+0x11330>
  42bdd4:	mov	x0, xzr
  42bdd8:	b	42bd68 <ferror@plt+0x27d88>
  42bddc:	stp	x29, x30, [sp, #-64]!
  42bde0:	stp	x22, x21, [sp, #32]
  42bde4:	stp	x20, x19, [sp, #48]
  42bde8:	mov	x20, x3
  42bdec:	mov	x19, x2
  42bdf0:	mov	x21, x0
  42bdf4:	stp	x24, x23, [sp, #16]
  42bdf8:	mov	x29, sp
  42bdfc:	cbz	x1, 42be5c <ferror@plt+0x27e7c>
  42be00:	mov	x22, x4
  42be04:	mov	x23, xzr
  42be08:	mov	w24, wzr
  42be0c:	b	42be24 <ferror@plt+0x27e44>
  42be10:	mov	w8, #0x1                   	// #1
  42be14:	add	x23, x23, #0x1
  42be18:	cmp	x1, x23
  42be1c:	add	w24, w24, w8
  42be20:	b.eq	42be60 <ferror@plt+0x27e80>  // b.none
  42be24:	ldr	w8, [x21, x23, lsl #2]
  42be28:	cbz	w8, 42be60 <ferror@plt+0x27e80>
  42be2c:	lsr	w9, w8, #11
  42be30:	cmp	w9, #0x1b
  42be34:	b.cc	42be10 <ferror@plt+0x27e30>  // b.lo, b.ul, b.last
  42be38:	lsr	w9, w8, #13
  42be3c:	cmp	w9, #0x6
  42be40:	b.ls	42bf18 <ferror@plt+0x27f38>  // b.plast
  42be44:	cmp	w8, #0x10, lsl #12
  42be48:	b.cc	42be10 <ferror@plt+0x27e30>  // b.lo, b.ul, b.last
  42be4c:	cmp	w8, #0x110, lsl #12
  42be50:	b.cs	42bf2c <ferror@plt+0x27f4c>  // b.hs, b.nlast
  42be54:	mov	w8, #0x2                   	// #2
  42be58:	b	42be14 <ferror@plt+0x27e34>
  42be5c:	mov	w24, wzr
  42be60:	add	w8, w24, #0x1
  42be64:	sxtw	x0, w8
  42be68:	mov	w1, #0x2                   	// #2
  42be6c:	bl	414344 <ferror@plt+0x10364>
  42be70:	cmp	w24, #0x1
  42be74:	b.lt	42bf04 <ferror@plt+0x27f24>  // b.tstop
  42be78:	mov	x23, xzr
  42be7c:	mov	w8, wzr
  42be80:	mov	w9, #0xffffd800            	// #-10240
  42be84:	b	42beb8 <ferror@plt+0x27ed8>
  42be88:	sub	w12, w10, #0x10, lsl #12
  42be8c:	mov	w10, #0xffffdc00            	// #-9216
  42be90:	add	w11, w8, #0x1
  42be94:	add	w13, w9, w12, lsr #10
  42be98:	bfxil	w10, w12, #0, #10
  42be9c:	mov	w12, #0x2                   	// #2
  42bea0:	strh	w13, [x0, w8, uxtw #1]
  42bea4:	add	w8, w8, w12
  42bea8:	cmp	w8, w24
  42beac:	add	x23, x23, #0x1
  42beb0:	strh	w10, [x0, w11, sxtw #1]
  42beb4:	b.ge	42bed0 <ferror@plt+0x27ef0>  // b.tcont
  42beb8:	ldr	w10, [x21, x23, lsl #2]
  42bebc:	lsr	w11, w10, #16
  42bec0:	cbnz	w11, 42be88 <ferror@plt+0x27ea8>
  42bec4:	mov	w12, #0x1                   	// #1
  42bec8:	mov	w11, w8
  42becc:	b	42bea4 <ferror@plt+0x27ec4>
  42bed0:	mov	w8, w8
  42bed4:	strh	wzr, [x0, x8, lsl #1]
  42bed8:	cbz	x20, 42bee4 <ferror@plt+0x27f04>
  42bedc:	sxtw	x8, w24
  42bee0:	str	x8, [x20]
  42bee4:	cbz	x19, 42bef0 <ferror@plt+0x27f10>
  42bee8:	mov	w8, w23
  42beec:	str	x8, [x19]
  42bef0:	ldp	x20, x19, [sp, #48]
  42bef4:	ldp	x22, x21, [sp, #32]
  42bef8:	ldp	x24, x23, [sp, #16]
  42befc:	ldp	x29, x30, [sp], #64
  42bf00:	ret
  42bf04:	mov	x8, xzr
  42bf08:	mov	w23, wzr
  42bf0c:	strh	wzr, [x0, x8, lsl #1]
  42bf10:	cbnz	x20, 42bedc <ferror@plt+0x27efc>
  42bf14:	b	42bee4 <ferror@plt+0x27f04>
  42bf18:	bl	435b48 <ferror@plt+0x31b68>
  42bf1c:	adrp	x3, 45c000 <ferror@plt+0x58020>
  42bf20:	mov	w1, w0
  42bf24:	add	x3, x3, #0xa
  42bf28:	b	42bf3c <ferror@plt+0x27f5c>
  42bf2c:	bl	435b48 <ferror@plt+0x31b68>
  42bf30:	adrp	x3, 45c000 <ferror@plt+0x58020>
  42bf34:	mov	w1, w0
  42bf38:	add	x3, x3, #0xce
  42bf3c:	mov	w2, #0x1                   	// #1
  42bf40:	mov	x0, x22
  42bf44:	bl	40954c <ferror@plt+0x556c>
  42bf48:	mov	x0, xzr
  42bf4c:	cbnz	x19, 42bee8 <ferror@plt+0x27f08>
  42bf50:	b	42bef0 <ferror@plt+0x27f10>
  42bf54:	tbnz	x1, #63, 42c07c <ferror@plt+0x2809c>
  42bf58:	mov	x8, x0
  42bf5c:	cbz	x1, 42c170 <ferror@plt+0x28190>
  42bf60:	mov	x10, xzr
  42bf64:	mov	w9, #0x10ffff              	// #1114111
  42bf68:	mov	x8, x0
  42bf6c:	b	42bf84 <ferror@plt+0x27fa4>
  42bf70:	mov	x10, x8
  42bf74:	add	x8, x10, #0x1
  42bf78:	sub	x10, x8, x0
  42bf7c:	cmp	x10, x1
  42bf80:	b.ge	42c170 <ferror@plt+0x28190>  // b.tcont
  42bf84:	ldrb	w11, [x8]
  42bf88:	cbz	w11, 42c170 <ferror@plt+0x28190>
  42bf8c:	sxtb	w12, w11
  42bf90:	tbz	w12, #31, 42bf70 <ferror@plt+0x27f90>
  42bf94:	and	w12, w11, #0xe0
  42bf98:	cmp	w12, #0xc0
  42bf9c:	b.ne	42bfcc <ferror@plt+0x27fec>  // b.any
  42bfa0:	sub	x10, x1, x10
  42bfa4:	cmp	x10, #0x2
  42bfa8:	b.lt	42c170 <ferror@plt+0x28190>  // b.tstop
  42bfac:	and	w10, w11, #0x1e
  42bfb0:	cbz	w10, 42c170 <ferror@plt+0x28190>
  42bfb4:	mov	x10, x8
  42bfb8:	ldrb	w11, [x10, #1]!
  42bfbc:	and	w11, w11, #0xc0
  42bfc0:	cmp	w11, #0x80
  42bfc4:	b.eq	42bf74 <ferror@plt+0x27f94>  // b.none
  42bfc8:	b	42c170 <ferror@plt+0x28190>
  42bfcc:	and	w12, w11, #0xf0
  42bfd0:	sub	x10, x1, x10
  42bfd4:	cmp	w12, #0xe0
  42bfd8:	b.ne	42bff4 <ferror@plt+0x28014>  // b.any
  42bfdc:	cmp	x10, #0x3
  42bfe0:	b.lt	42c170 <ferror@plt+0x28190>  // b.tstop
  42bfe4:	and	w12, w11, #0xf
  42bfe8:	mov	w11, #0x800                 	// #2048
  42bfec:	mov	x10, x8
  42bff0:	b	42c02c <ferror@plt+0x2804c>
  42bff4:	cmp	x10, #0x4
  42bff8:	b.lt	42c170 <ferror@plt+0x28190>  // b.tstop
  42bffc:	and	w10, w11, #0xf8
  42c000:	cmp	w10, #0xf0
  42c004:	b.ne	42c170 <ferror@plt+0x28190>  // b.any
  42c008:	mov	x10, x8
  42c00c:	ldrb	w12, [x10, #1]!
  42c010:	and	w13, w12, #0xc0
  42c014:	cmp	w13, #0x80
  42c018:	b.ne	42c170 <ferror@plt+0x28190>  // b.any
  42c01c:	and	w11, w11, #0x7
  42c020:	and	w12, w12, #0x3f
  42c024:	bfi	w12, w11, #6, #3
  42c028:	mov	w11, #0x10000               	// #65536
  42c02c:	ldrb	w13, [x10, #1]
  42c030:	and	w14, w13, #0xc0
  42c034:	cmp	w14, #0x80
  42c038:	b.ne	42c170 <ferror@plt+0x28190>  // b.any
  42c03c:	ldrb	w14, [x10, #2]!
  42c040:	and	w15, w14, #0xc0
  42c044:	cmp	w15, #0x80
  42c048:	b.ne	42c170 <ferror@plt+0x28190>  // b.any
  42c04c:	lsl	w15, w12, #12
  42c050:	bfi	w15, w13, #6, #6
  42c054:	mov	w12, w15
  42c058:	bfxil	w12, w14, #0, #6
  42c05c:	cmp	w12, w11
  42c060:	b.cc	42c170 <ferror@plt+0x28190>  // b.lo, b.ul, b.last
  42c064:	lsr	w11, w15, #11
  42c068:	cmp	w11, #0x1b
  42c06c:	b.eq	42c170 <ferror@plt+0x28190>  // b.none
  42c070:	cmp	w12, w9
  42c074:	b.ls	42bf74 <ferror@plt+0x27f94>  // b.plast
  42c078:	b	42c170 <ferror@plt+0x28190>
  42c07c:	ldrb	w11, [x0]
  42c080:	mov	x8, x0
  42c084:	cbz	w11, 42c170 <ferror@plt+0x28190>
  42c088:	mov	w9, #0x10ffff              	// #1114111
  42c08c:	mov	x8, x0
  42c090:	b	42c0a4 <ferror@plt+0x280c4>
  42c094:	mov	x10, x8
  42c098:	ldrb	w11, [x10, #1]!
  42c09c:	mov	x8, x10
  42c0a0:	cbz	w11, 42c170 <ferror@plt+0x28190>
  42c0a4:	sxtb	w10, w11
  42c0a8:	tbz	w10, #31, 42c094 <ferror@plt+0x280b4>
  42c0ac:	and	w11, w11, #0xff
  42c0b0:	and	w10, w11, #0xe0
  42c0b4:	cmp	w10, #0xc0
  42c0b8:	b.ne	42c0dc <ferror@plt+0x280fc>  // b.any
  42c0bc:	tst	w11, #0x1e
  42c0c0:	b.eq	42c170 <ferror@plt+0x28190>  // b.none
  42c0c4:	mov	x10, x8
  42c0c8:	ldrb	w11, [x10, #1]!
  42c0cc:	and	w11, w11, #0xc0
  42c0d0:	cmp	w11, #0x80
  42c0d4:	b.eq	42c098 <ferror@plt+0x280b8>  // b.none
  42c0d8:	b	42c170 <ferror@plt+0x28190>
  42c0dc:	and	w10, w11, #0xf0
  42c0e0:	cmp	w10, #0xe0
  42c0e4:	b.ne	42c0f8 <ferror@plt+0x28118>  // b.any
  42c0e8:	and	w12, w11, #0xf
  42c0ec:	mov	w11, #0x800                 	// #2048
  42c0f0:	mov	x10, x8
  42c0f4:	b	42c124 <ferror@plt+0x28144>
  42c0f8:	and	w10, w11, #0xf8
  42c0fc:	cmp	w10, #0xf0
  42c100:	b.ne	42c170 <ferror@plt+0x28190>  // b.any
  42c104:	mov	x10, x8
  42c108:	ldrb	w12, [x10, #1]!
  42c10c:	and	w13, w12, #0xc0
  42c110:	cmp	w13, #0x80
  42c114:	b.ne	42c170 <ferror@plt+0x28190>  // b.any
  42c118:	and	w12, w12, #0x3f
  42c11c:	bfi	w12, w11, #6, #3
  42c120:	mov	w11, #0x10000               	// #65536
  42c124:	ldrb	w13, [x10, #1]
  42c128:	and	w14, w13, #0xc0
  42c12c:	cmp	w14, #0x80
  42c130:	b.ne	42c170 <ferror@plt+0x28190>  // b.any
  42c134:	ldrb	w14, [x10, #2]!
  42c138:	and	w15, w14, #0xc0
  42c13c:	cmp	w15, #0x80
  42c140:	b.ne	42c170 <ferror@plt+0x28190>  // b.any
  42c144:	lsl	w15, w12, #12
  42c148:	bfi	w15, w13, #6, #6
  42c14c:	mov	w12, w15
  42c150:	bfxil	w12, w14, #0, #6
  42c154:	cmp	w12, w11
  42c158:	b.cc	42c170 <ferror@plt+0x28190>  // b.lo, b.ul, b.last
  42c15c:	lsr	w11, w15, #11
  42c160:	cmp	w11, #0x1b
  42c164:	b.eq	42c170 <ferror@plt+0x28190>  // b.none
  42c168:	cmp	w12, w9
  42c16c:	b.ls	42c098 <ferror@plt+0x280b8>  // b.plast
  42c170:	cbz	x2, 42c178 <ferror@plt+0x28198>
  42c174:	str	x8, [x2]
  42c178:	tbnz	x1, #63, 42c190 <ferror@plt+0x281b0>
  42c17c:	add	x9, x0, x1
  42c180:	cmp	x8, x9
  42c184:	b.eq	42c190 <ferror@plt+0x281b0>  // b.none
  42c188:	mov	w0, wzr
  42c18c:	ret
  42c190:	tbnz	x1, #63, 42c19c <ferror@plt+0x281bc>
  42c194:	mov	w0, #0x1                   	// #1
  42c198:	ret
  42c19c:	ldrb	w8, [x8]
  42c1a0:	cbz	w8, 42c194 <ferror@plt+0x281b4>
  42c1a4:	mov	w0, wzr
  42c1a8:	ret
  42c1ac:	cmp	w0, #0x110, lsl #12
  42c1b0:	lsr	w8, w0, #11
  42c1b4:	cset	w9, cc  // cc = lo, ul, last
  42c1b8:	cmp	w8, #0x1b
  42c1bc:	cset	w8, ne  // ne = any
  42c1c0:	and	w0, w9, w8
  42c1c4:	ret
  42c1c8:	stp	x29, x30, [sp, #-32]!
  42c1cc:	stp	x20, x19, [sp, #16]
  42c1d0:	mov	x20, x1
  42c1d4:	mov	x19, x0
  42c1d8:	mov	x29, sp
  42c1dc:	tbz	x1, #63, 42c1ec <ferror@plt+0x2820c>
  42c1e0:	mov	x0, x19
  42c1e4:	bl	403510 <strlen@plt>
  42c1e8:	mov	x20, x0
  42c1ec:	add	x0, x20, #0x1
  42c1f0:	bl	4140ec <ferror@plt+0x1010c>
  42c1f4:	cmp	x20, #0x1
  42c1f8:	add	x8, x0, x20
  42c1fc:	b.lt	42c2f4 <ferror@plt+0x28314>  // b.tstop
  42c200:	adrp	x9, 45b000 <ferror@plt+0x57020>
  42c204:	add	x9, x9, #0xdc0
  42c208:	mov	x11, x8
  42c20c:	mov	x10, x19
  42c210:	b	42c220 <ferror@plt+0x28240>
  42c214:	cmp	x11, x0
  42c218:	mov	x19, x10
  42c21c:	b.ls	42c2f4 <ferror@plt+0x28314>  // b.plast
  42c220:	ldrb	w15, [x10], #1
  42c224:	mov	x13, x11
  42c228:	ldrb	w14, [x9, x15]
  42c22c:	sub	w12, w14, #0x1
  42c230:	sub	x11, x11, x14
  42c234:	tst	w12, #0xff
  42c238:	strb	w15, [x11]
  42c23c:	b.eq	42c214 <ferror@plt+0x28234>  // b.none
  42c240:	sub	w16, w14, #0x2
  42c244:	and	w15, w16, #0xff
  42c248:	cmp	w15, #0x1f
  42c24c:	b.cs	42c258 <ferror@plt+0x28278>  // b.hs, b.nlast
  42c250:	mov	x13, x11
  42c254:	b	42c2d8 <ferror@plt+0x282f8>
  42c258:	sub	w17, w14, #0x2
  42c25c:	neg	x15, x14
  42c260:	and	x17, x17, #0xff
  42c264:	add	x15, x13, x15
  42c268:	add	x1, x19, x17
  42c26c:	add	x18, x15, #0x1
  42c270:	add	x1, x1, #0x2
  42c274:	cmp	x18, x1
  42c278:	b.cs	42c294 <ferror@plt+0x282b4>  // b.hs, b.nlast
  42c27c:	sub	x14, x17, x14
  42c280:	add	x13, x13, x14
  42c284:	add	x13, x13, #0x2
  42c288:	cmp	x10, x13
  42c28c:	mov	x13, x11
  42c290:	b.cc	42c2d8 <ferror@plt+0x282f8>  // b.lo, b.ul, b.last
  42c294:	and	x13, x16, #0xff
  42c298:	add	x14, x13, #0x1
  42c29c:	add	x16, x15, #0x11
  42c2a0:	and	x15, x14, #0x1e0
  42c2a4:	sub	w12, w12, w15
  42c2a8:	add	x10, x10, x15
  42c2ac:	add	x13, x11, x15
  42c2b0:	add	x17, x19, #0x11
  42c2b4:	mov	x18, x15
  42c2b8:	ldp	q0, q1, [x17, #-16]
  42c2bc:	subs	x18, x18, #0x20
  42c2c0:	add	x17, x17, #0x20
  42c2c4:	stp	q0, q1, [x16, #-16]
  42c2c8:	add	x16, x16, #0x20
  42c2cc:	b.ne	42c2b8 <ferror@plt+0x282d8>  // b.any
  42c2d0:	cmp	x14, x15
  42c2d4:	b.eq	42c214 <ferror@plt+0x28234>  // b.none
  42c2d8:	add	x13, x13, #0x1
  42c2dc:	ldrb	w14, [x10], #1
  42c2e0:	sub	w12, w12, #0x1
  42c2e4:	tst	w12, #0xff
  42c2e8:	strb	w14, [x13], #1
  42c2ec:	b.ne	42c2dc <ferror@plt+0x282fc>  // b.any
  42c2f0:	b	42c214 <ferror@plt+0x28234>
  42c2f4:	ldp	x20, x19, [sp, #16]
  42c2f8:	strb	wzr, [x8]
  42c2fc:	ldp	x29, x30, [sp], #32
  42c300:	ret
  42c304:	sub	sp, sp, #0x50
  42c308:	stp	x29, x30, [sp, #16]
  42c30c:	stp	x24, x23, [sp, #32]
  42c310:	stp	x22, x21, [sp, #48]
  42c314:	stp	x20, x19, [sp, #64]
  42c318:	add	x29, sp, #0x10
  42c31c:	cbz	x0, 42c3f8 <ferror@plt+0x28418>
  42c320:	mov	x20, x0
  42c324:	bl	403510 <strlen@plt>
  42c328:	cbz	w0, 42c3d8 <ferror@plt+0x283f8>
  42c32c:	adrp	x21, 45c000 <ferror@plt+0x58020>
  42c330:	mov	x19, xzr
  42c334:	add	x21, x21, #0x119
  42c338:	mov	x22, x20
  42c33c:	b	42c370 <ferror@plt+0x28390>
  42c340:	sxtw	x2, w24
  42c344:	mov	x0, x19
  42c348:	mov	x1, x22
  42c34c:	bl	421f20 <ferror@plt+0x1df40>
  42c350:	mov	x0, x19
  42c354:	mov	x1, x21
  42c358:	bl	422284 <ferror@plt+0x1e2a4>
  42c35c:	ldr	x8, [sp, #8]
  42c360:	mvn	w9, w24
  42c364:	adds	w0, w23, w9
  42c368:	add	x22, x8, #0x1
  42c36c:	b.eq	42c3a4 <ferror@plt+0x283c4>  // b.none
  42c370:	sxtw	x23, w0
  42c374:	add	x2, sp, #0x8
  42c378:	mov	x0, x22
  42c37c:	mov	x1, x23
  42c380:	bl	42bf54 <ferror@plt+0x27f74>
  42c384:	cbnz	w0, 42c3a4 <ferror@plt+0x283c4>
  42c388:	ldr	x8, [sp, #8]
  42c38c:	sub	x24, x8, x22
  42c390:	cbnz	x19, 42c340 <ferror@plt+0x28360>
  42c394:	mov	x0, x23
  42c398:	bl	421d98 <ferror@plt+0x1ddb8>
  42c39c:	mov	x19, x0
  42c3a0:	b	42c340 <ferror@plt+0x28360>
  42c3a4:	cbz	x19, 42c3d8 <ferror@plt+0x283f8>
  42c3a8:	mov	x0, x19
  42c3ac:	mov	x1, x22
  42c3b0:	bl	422284 <ferror@plt+0x1e2a4>
  42c3b4:	ldr	x0, [x19]
  42c3b8:	mov	x1, #0xffffffffffffffff    	// #-1
  42c3bc:	mov	x2, xzr
  42c3c0:	bl	42bf54 <ferror@plt+0x27f74>
  42c3c4:	cbz	w0, 42c41c <ferror@plt+0x2843c>
  42c3c8:	mov	x0, x19
  42c3cc:	mov	w1, wzr
  42c3d0:	bl	422054 <ferror@plt+0x1e074>
  42c3d4:	b	42c3e0 <ferror@plt+0x28400>
  42c3d8:	mov	x0, x20
  42c3dc:	bl	41f868 <ferror@plt+0x1b888>
  42c3e0:	ldp	x20, x19, [sp, #64]
  42c3e4:	ldp	x22, x21, [sp, #48]
  42c3e8:	ldp	x24, x23, [sp, #32]
  42c3ec:	ldp	x29, x30, [sp, #16]
  42c3f0:	add	sp, sp, #0x50
  42c3f4:	ret
  42c3f8:	adrp	x0, 445000 <ferror@plt+0x41020>
  42c3fc:	adrp	x1, 45c000 <ferror@plt+0x58020>
  42c400:	adrp	x2, 441000 <ferror@plt+0x3d020>
  42c404:	add	x0, x0, #0x2f
  42c408:	add	x1, x1, #0xf0
  42c40c:	add	x2, x2, #0x30d
  42c410:	bl	415310 <ferror@plt+0x11330>
  42c414:	mov	x0, xzr
  42c418:	b	42c3e0 <ferror@plt+0x28400>
  42c41c:	adrp	x0, 445000 <ferror@plt+0x41020>
  42c420:	adrp	x1, 45c000 <ferror@plt+0x58020>
  42c424:	adrp	x3, 45c000 <ferror@plt+0x58020>
  42c428:	adrp	x4, 45c000 <ferror@plt+0x58020>
  42c42c:	add	x0, x0, #0x2f
  42c430:	add	x1, x1, #0x11d
  42c434:	add	x3, x3, #0x125
  42c438:	add	x4, x4, #0x138
  42c43c:	mov	w2, #0x6c8                 	// #1736
  42c440:	bl	426194 <ferror@plt+0x221b4>
  42c444:	lsr	w8, w0, #8
  42c448:	cmp	w8, #0x2fa
  42c44c:	b.hi	42c478 <ferror@plt+0x28498>  // b.pmore
  42c450:	adrp	x9, 45c000 <ferror@plt+0x58020>
  42c454:	add	x9, x9, #0x160
  42c458:	ldrsh	w8, [x9, w8, uxtw #1]
  42c45c:	mov	w9, #0x1100                	// #4352
  42c460:	cmp	w8, w9
  42c464:	and	w8, w8, #0xffff
  42c468:	b.lt	42c4a4 <ferror@plt+0x284c4>  // b.tstop
  42c46c:	mov	w9, #0xffffef00            	// #-4352
  42c470:	add	w0, w8, w9
  42c474:	ret
  42c478:	sub	w8, w0, #0xe0, lsl #12
  42c47c:	lsr	w9, w8, #16
  42c480:	cmp	w9, #0x2
  42c484:	b.hi	42c4c0 <ferror@plt+0x284e0>  // b.pmore
  42c488:	adrp	x9, 45c000 <ferror@plt+0x58020>
  42c48c:	lsr	w8, w8, #8
  42c490:	add	x9, x9, #0x756
  42c494:	ldrsh	w8, [x9, w8, uxtw #1]
  42c498:	mov	w9, #0xffffef00            	// #-4352
  42c49c:	add	w0, w8, w9
  42c4a0:	ret
  42c4a4:	adrp	x10, 462000 <ferror@plt+0x5e020>
  42c4a8:	sxth	x8, w8
  42c4ac:	add	x10, x10, #0xd94
  42c4b0:	and	w9, w0, #0xff
  42c4b4:	add	x8, x10, x8, lsl #8
  42c4b8:	ldrb	w0, [x8, w9, uxtw]
  42c4bc:	ret
  42c4c0:	mov	w0, wzr
  42c4c4:	ret
  42c4c8:	mov	w9, #0xfb00                	// #64256
  42c4cc:	adrp	x11, 45c000 <ferror@plt+0x58020>
  42c4d0:	adrp	x14, 462000 <ferror@plt+0x5e020>
  42c4d4:	adrp	x15, 45c000 <ferror@plt+0x58020>
  42c4d8:	mov	w8, #0xfff20000            	// #-917504
  42c4dc:	movk	w9, #0x2, lsl #16
  42c4e0:	sub	x10, x1, #0x1
  42c4e4:	add	x11, x11, #0x160
  42c4e8:	mov	w12, #0x1100                	// #4352
  42c4ec:	mov	w13, #0xffffef00            	// #-4352
  42c4f0:	add	x14, x14, #0xd94
  42c4f4:	add	x15, x15, #0x756
  42c4f8:	b	42c500 <ferror@plt+0x28520>
  42c4fc:	cbz	w17, 42c6ac <ferror@plt+0x286cc>
  42c500:	ldr	w16, [x0]
  42c504:	cmp	w16, w9
  42c508:	b.cs	42c530 <ferror@plt+0x28550>  // b.hs, b.nlast
  42c50c:	lsr	x17, x16, #7
  42c510:	and	x17, x17, #0x1fffffe
  42c514:	ldrsh	w17, [x11, x17]
  42c518:	cmp	w17, w12
  42c51c:	and	w17, w17, #0xffff
  42c520:	b.lt	42c554 <ferror@plt+0x28574>  // b.tstop
  42c524:	add	w16, w17, w13
  42c528:	cbnz	x10, 42c574 <ferror@plt+0x28594>
  42c52c:	b	42c6ac <ferror@plt+0x286cc>
  42c530:	add	w16, w16, w8
  42c534:	lsr	w17, w16, #16
  42c538:	cmp	w17, #0x2
  42c53c:	b.hi	42c56c <ferror@plt+0x2858c>  // b.pmore
  42c540:	lsr	w16, w16, #8
  42c544:	ldrsh	w16, [x15, w16, uxtw #1]
  42c548:	add	w16, w16, w13
  42c54c:	cbnz	x10, 42c574 <ferror@plt+0x28594>
  42c550:	b	42c6ac <ferror@plt+0x286cc>
  42c554:	sxth	x17, w17
  42c558:	and	x16, x16, #0xff
  42c55c:	add	x17, x14, x17, lsl #8
  42c560:	ldrb	w16, [x17, x16]
  42c564:	cbnz	x10, 42c574 <ferror@plt+0x28594>
  42c568:	b	42c6ac <ferror@plt+0x286cc>
  42c56c:	mov	w16, wzr
  42c570:	cbz	x10, 42c6ac <ferror@plt+0x286cc>
  42c574:	mov	x1, xzr
  42c578:	mov	w17, wzr
  42c57c:	b	42c594 <ferror@plt+0x285b4>
  42c580:	mov	w3, wzr
  42c584:	cmp	x18, x10
  42c588:	mov	x1, x18
  42c58c:	mov	w16, w3
  42c590:	b.eq	42c4fc <ferror@plt+0x2851c>  // b.none
  42c594:	add	x18, x1, #0x1
  42c598:	ldr	w2, [x0, x18, lsl #2]
  42c59c:	cmp	w2, w9
  42c5a0:	b.cs	42c5c8 <ferror@plt+0x285e8>  // b.hs, b.nlast
  42c5a4:	lsr	x3, x2, #7
  42c5a8:	and	x3, x3, #0x1fffffe
  42c5ac:	ldrsh	w3, [x11, x3]
  42c5b0:	cmp	w3, w12
  42c5b4:	and	w3, w3, #0xffff
  42c5b8:	b.lt	42c5ec <ferror@plt+0x2860c>  // b.tstop
  42c5bc:	add	w3, w3, w13
  42c5c0:	cbnz	w3, 42c600 <ferror@plt+0x28620>
  42c5c4:	b	42c584 <ferror@plt+0x285a4>
  42c5c8:	add	w3, w2, w8
  42c5cc:	lsr	w4, w3, #16
  42c5d0:	cmp	w4, #0x2
  42c5d4:	b.hi	42c580 <ferror@plt+0x285a0>  // b.pmore
  42c5d8:	lsr	w3, w3, #8
  42c5dc:	ldrsh	w3, [x15, w3, uxtw #1]
  42c5e0:	add	w3, w3, w13
  42c5e4:	cbnz	w3, 42c600 <ferror@plt+0x28620>
  42c5e8:	b	42c584 <ferror@plt+0x285a4>
  42c5ec:	sxth	x3, w3
  42c5f0:	and	x4, x2, #0xff
  42c5f4:	add	x3, x14, x3, lsl #8
  42c5f8:	ldrb	w3, [x3, x4]
  42c5fc:	cbz	w3, 42c584 <ferror@plt+0x285a4>
  42c600:	cmp	w16, w3
  42c604:	b.le	42c584 <ferror@plt+0x285a4>
  42c608:	ldr	w4, [x0, x1, lsl #2]
  42c60c:	cmp	w4, w9
  42c610:	b.cs	42c63c <ferror@plt+0x2865c>  // b.hs, b.nlast
  42c614:	lsr	x5, x4, #7
  42c618:	and	x5, x5, #0x1fffffe
  42c61c:	ldrsh	w5, [x11, x5]
  42c620:	cmp	w5, w12
  42c624:	and	w5, w5, #0xffff
  42c628:	b.lt	42c664 <ferror@plt+0x28684>  // b.tstop
  42c62c:	add	w5, w5, w13
  42c630:	cmp	w5, w3
  42c634:	b.gt	42c68c <ferror@plt+0x286ac>
  42c638:	b	42c6a4 <ferror@plt+0x286c4>
  42c63c:	add	w5, w4, w8
  42c640:	lsr	w6, w5, #16
  42c644:	cmp	w6, #0x2
  42c648:	b.hi	42c680 <ferror@plt+0x286a0>  // b.pmore
  42c64c:	lsr	w5, w5, #8
  42c650:	ldrsh	w5, [x15, w5, uxtw #1]
  42c654:	add	w5, w5, w13
  42c658:	cmp	w5, w3
  42c65c:	b.gt	42c68c <ferror@plt+0x286ac>
  42c660:	b	42c6a4 <ferror@plt+0x286c4>
  42c664:	sxth	x5, w5
  42c668:	and	x6, x4, #0xff
  42c66c:	add	x5, x14, x5, lsl #8
  42c670:	ldrb	w5, [x5, x6]
  42c674:	cmp	w5, w3
  42c678:	b.gt	42c68c <ferror@plt+0x286ac>
  42c67c:	b	42c6a4 <ferror@plt+0x286c4>
  42c680:	mov	w5, wzr
  42c684:	cmp	w5, w3
  42c688:	b.le	42c6a4 <ferror@plt+0x286c4>
  42c68c:	add	x17, x0, x1, lsl #2
  42c690:	sub	x1, x1, #0x1
  42c694:	stp	w2, w4, [x17]
  42c698:	cmn	x1, #0x1
  42c69c:	mov	w17, #0x1                   	// #1
  42c6a0:	b.ne	42c608 <ferror@plt+0x28628>  // b.any
  42c6a4:	mov	w3, w16
  42c6a8:	b	42c584 <ferror@plt+0x285a4>
  42c6ac:	ret
  42c6b0:	stp	x29, x30, [sp, #-80]!
  42c6b4:	mov	w8, #0xffff5400            	// #-44032
  42c6b8:	stp	x22, x21, [sp, #48]
  42c6bc:	add	w21, w0, w8
  42c6c0:	lsr	w8, w21, #2
  42c6c4:	stp	x20, x19, [sp, #64]
  42c6c8:	cmp	w8, #0xae8
  42c6cc:	mov	x19, x1
  42c6d0:	str	x25, [sp, #16]
  42c6d4:	stp	x24, x23, [sp, #32]
  42c6d8:	mov	x29, sp
  42c6dc:	b.hi	42c778 <ferror@plt+0x28798>  // b.pmore
  42c6e0:	mov	w22, #0x4925                	// #18725
  42c6e4:	ubfx	w8, w21, #2, #14
  42c6e8:	movk	w22, #0x2492, lsl #16
  42c6ec:	umull	x8, w8, w22
  42c6f0:	and	w23, w21, #0xffff
  42c6f4:	mov	w9, #0x1c                  	// #28
  42c6f8:	lsr	x8, x8, #32
  42c6fc:	msub	w24, w8, w9, w23
  42c700:	mov	w10, #0x2                   	// #2
  42c704:	cmp	w24, #0x0
  42c708:	cinc	x25, x10, ne  // ne = any
  42c70c:	lsl	x0, x25, #2
  42c710:	str	x25, [x19]
  42c714:	bl	4140ec <ferror@plt+0x1010c>
  42c718:	mov	x20, x0
  42c71c:	cbz	x0, 42c884 <ferror@plt+0x288a4>
  42c720:	mov	w8, #0x5c4d                	// #23629
  42c724:	movk	w8, #0xdee9, lsl #16
  42c728:	umull	x8, w23, w8
  42c72c:	mov	w9, #0x1100                	// #4352
  42c730:	mov	w10, #0x24c                 	// #588
  42c734:	lsr	x8, x8, #41
  42c738:	orr	w9, w8, w9
  42c73c:	msub	w8, w8, w10, w21
  42c740:	ubfx	w8, w8, #2, #14
  42c744:	umull	x8, w8, w22
  42c748:	mov	w11, #0x1161                	// #4449
  42c74c:	lsr	x8, x8, #32
  42c750:	tst	w24, #0xffff
  42c754:	add	w8, w8, w11
  42c758:	stp	w9, w8, [x20]
  42c75c:	b.eq	42c880 <ferror@plt+0x288a0>  // b.none
  42c760:	mov	w8, #0x11a7                	// #4519
  42c764:	add	w8, w24, w8
  42c768:	and	w8, w8, #0xffff
  42c76c:	mov	w25, #0x3                   	// #3
  42c770:	str	w8, [x20, #8]
  42c774:	b	42c884 <ferror@plt+0x288a4>
  42c778:	mov	w9, #0xf97d                	// #63869
  42c77c:	sub	w8, w0, #0xa0
  42c780:	movk	w9, #0x2, lsl #16
  42c784:	mov	w20, w0
  42c788:	cmp	w8, w9
  42c78c:	b.hi	42c868 <ferror@plt+0x28888>  // b.pmore
  42c790:	mov	w8, #0xfb4f                	// #64335
  42c794:	cmp	w20, w8
  42c798:	adrp	x8, 465000 <ferror@plt+0x61020>
  42c79c:	add	x8, x8, #0x594
  42c7a0:	b.ne	42c7ac <ferror@plt+0x287cc>  // b.any
  42c7a4:	mov	w9, #0xb26                 	// #2854
  42c7a8:	b	42c7f4 <ferror@plt+0x28814>
  42c7ac:	mov	w9, wzr
  42c7b0:	mov	w10, #0x164c                	// #5708
  42c7b4:	mov	w11, #0xb26                 	// #2854
  42c7b8:	mov	w12, #0xfb4f                	// #64335
  42c7bc:	cmp	w11, w9
  42c7c0:	b.eq	42c868 <ferror@plt+0x28888>  // b.none
  42c7c4:	cmp	w12, w20
  42c7c8:	csel	w9, w11, w9, cc  // cc = lo, ul, last
  42c7cc:	csel	w10, w10, w11, cc  // cc = lo, ul, last
  42c7d0:	add	w11, w9, w10
  42c7d4:	cmp	w11, #0x0
  42c7d8:	cinc	w13, w11, lt  // lt = tstop
  42c7dc:	asr	w11, w13, #1
  42c7e0:	sbfiz	x12, x11, #3, #32
  42c7e4:	ldr	w12, [x8, x12]
  42c7e8:	cmp	w12, w20
  42c7ec:	b.ne	42c7bc <ferror@plt+0x287dc>  // b.any
  42c7f0:	sbfx	x9, x13, #1, #31
  42c7f4:	add	x8, x8, x9, lsl #3
  42c7f8:	ldrh	w8, [x8, #4]
  42c7fc:	mov	w9, #0xffff                	// #65535
  42c800:	cmp	x8, x9
  42c804:	b.eq	42c868 <ferror@plt+0x28888>  // b.none
  42c808:	adrp	x9, 470000 <ferror@plt+0x6c020>
  42c80c:	add	x9, x9, #0x7f4
  42c810:	add	x21, x9, x8
  42c814:	mov	x1, #0xffffffffffffffff    	// #-1
  42c818:	mov	x0, x21
  42c81c:	bl	42a7e0 <ferror@plt+0x26800>
  42c820:	str	x0, [x19]
  42c824:	lsl	x0, x0, #2
  42c828:	bl	4140ec <ferror@plt+0x1010c>
  42c82c:	ldrb	w8, [x21]
  42c830:	mov	x20, x0
  42c834:	cbz	w8, 42c888 <ferror@plt+0x288a8>
  42c838:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42c83c:	ldr	x19, [x8, #3776]
  42c840:	mov	x22, x20
  42c844:	mov	x0, x21
  42c848:	bl	42aa60 <ferror@plt+0x26a80>
  42c84c:	ldrb	w8, [x21]
  42c850:	str	w0, [x22], #4
  42c854:	ldrb	w8, [x19, x8]
  42c858:	add	x21, x21, x8
  42c85c:	ldrb	w8, [x21]
  42c860:	cbnz	w8, 42c844 <ferror@plt+0x28864>
  42c864:	b	42c888 <ferror@plt+0x288a8>
  42c868:	mov	w0, #0x4                   	// #4
  42c86c:	bl	4140ec <ferror@plt+0x1010c>
  42c870:	mov	w8, #0x1                   	// #1
  42c874:	str	w20, [x0]
  42c878:	str	x8, [x19]
  42c87c:	b	42c88c <ferror@plt+0x288ac>
  42c880:	mov	w25, #0x2                   	// #2
  42c884:	str	x25, [x19]
  42c888:	mov	x0, x20
  42c88c:	ldp	x20, x19, [sp, #64]
  42c890:	ldp	x22, x21, [sp, #48]
  42c894:	ldp	x24, x23, [sp, #32]
  42c898:	ldr	x25, [sp, #16]
  42c89c:	ldp	x29, x30, [sp], #80
  42c8a0:	ret
  42c8a4:	sub	sp, sp, #0x70
  42c8a8:	stp	x28, x27, [sp, #32]
  42c8ac:	add	x8, x0, x1
  42c8b0:	adrp	x27, 465000 <ferror@plt+0x61020>
  42c8b4:	stp	x26, x25, [sp, #48]
  42c8b8:	stp	x24, x23, [sp, #64]
  42c8bc:	stp	x22, x21, [sp, #80]
  42c8c0:	stp	x20, x19, [sp, #96]
  42c8c4:	mov	x20, x1
  42c8c8:	mov	x21, x0
  42c8cc:	orr	w26, w2, #0x1
  42c8d0:	str	x8, [sp, #8]
  42c8d4:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42c8d8:	add	x27, x27, #0x594
  42c8dc:	mov	x23, xzr
  42c8e0:	stp	x29, x30, [sp, #16]
  42c8e4:	add	x29, sp, #0x10
  42c8e8:	str	w2, [sp]
  42c8ec:	cbz	x1, 42ca34 <ferror@plt+0x28a54>
  42c8f0:	ldr	x25, [x8, #3776]
  42c8f4:	mov	w8, #0xfb00                	// #64256
  42c8f8:	movk	w8, #0x2, lsl #16
  42c8fc:	mov	w28, #0xffff5400            	// #-44032
  42c900:	sub	w22, w8, #0x182
  42c904:	mov	x19, x21
  42c908:	ldrb	w24, [x19]
  42c90c:	cbz	x24, 42ca34 <ferror@plt+0x28a54>
  42c910:	mov	x0, x19
  42c914:	bl	42aa60 <ferror@plt+0x26a80>
  42c918:	add	w8, w0, w28
  42c91c:	lsr	w9, w8, #2
  42c920:	cmp	w9, #0xae8
  42c924:	b.hi	42c958 <ferror@plt+0x28978>  // b.pmore
  42c928:	mov	w10, #0x4925                	// #18725
  42c92c:	and	w9, w8, #0xffff
  42c930:	ubfx	w8, w8, #2, #14
  42c934:	movk	w10, #0x2492, lsl #16
  42c938:	umull	x8, w8, w10
  42c93c:	lsr	x8, x8, #32
  42c940:	mov	w10, #0x1c                  	// #28
  42c944:	msub	w8, w8, w10, w9
  42c948:	cmp	w8, #0x0
  42c94c:	mov	w8, #0x2                   	// #2
  42c950:	cinc	x0, x8, ne  // ne = any
  42c954:	b	42ca18 <ferror@plt+0x28a38>
  42c958:	sub	w8, w0, #0xa0
  42c95c:	cmp	w8, w22
  42c960:	b.cs	42ca14 <ferror@plt+0x28a34>  // b.hs, b.nlast
  42c964:	mov	w8, #0xfb4f                	// #64335
  42c968:	cmp	w0, w8
  42c96c:	b.ne	42c998 <ferror@plt+0x289b8>  // b.any
  42c970:	mov	w8, #0xb26                 	// #2854
  42c974:	cmp	w26, #0x3
  42c978:	b.ne	42c9e8 <ferror@plt+0x28a08>  // b.any
  42c97c:	add	x9, x27, x8, lsl #3
  42c980:	ldrh	w8, [x9, #6]
  42c984:	mov	w10, #0xffff                	// #65535
  42c988:	cmp	w8, w10
  42c98c:	b.ne	42c9fc <ferror@plt+0x28a1c>  // b.any
  42c990:	ldrh	w8, [x9, #4]
  42c994:	b	42c9fc <ferror@plt+0x28a1c>
  42c998:	mov	w8, wzr
  42c99c:	mov	w9, #0x164c                	// #5708
  42c9a0:	mov	w10, #0xb26                 	// #2854
  42c9a4:	mov	w11, #0xfb4f                	// #64335
  42c9a8:	cmp	w10, w8
  42c9ac:	b.eq	42ca14 <ferror@plt+0x28a34>  // b.none
  42c9b0:	cmp	w11, w0
  42c9b4:	csel	w8, w10, w8, cc  // cc = lo, ul, last
  42c9b8:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  42c9bc:	add	w10, w8, w9
  42c9c0:	cmp	w10, #0x0
  42c9c4:	cinc	w12, w10, lt  // lt = tstop
  42c9c8:	asr	w10, w12, #1
  42c9cc:	sbfiz	x11, x10, #3, #32
  42c9d0:	ldr	w11, [x27, x11]
  42c9d4:	cmp	w11, w0
  42c9d8:	b.ne	42c9a8 <ferror@plt+0x289c8>  // b.any
  42c9dc:	sbfx	x8, x12, #1, #31
  42c9e0:	cmp	w26, #0x3
  42c9e4:	b.eq	42c97c <ferror@plt+0x2899c>  // b.none
  42c9e8:	add	x8, x27, x8, lsl #3
  42c9ec:	ldrh	w8, [x8, #4]
  42c9f0:	mov	w9, #0xffff                	// #65535
  42c9f4:	cmp	w8, w9
  42c9f8:	b.eq	42ca14 <ferror@plt+0x28a34>  // b.none
  42c9fc:	adrp	x9, 470000 <ferror@plt+0x6c020>
  42ca00:	add	x9, x9, #0x7f4
  42ca04:	add	x0, x9, x8
  42ca08:	mov	x1, #0xffffffffffffffff    	// #-1
  42ca0c:	bl	42a7e0 <ferror@plt+0x26800>
  42ca10:	b	42ca18 <ferror@plt+0x28a38>
  42ca14:	mov	w0, #0x1                   	// #1
  42ca18:	ldrb	w8, [x25, x24]
  42ca1c:	add	x23, x0, x23
  42ca20:	add	x19, x19, x8
  42ca24:	tbnz	x20, #63, 42c908 <ferror@plt+0x28928>
  42ca28:	ldr	x8, [sp, #8]
  42ca2c:	cmp	x19, x8
  42ca30:	b.cc	42c908 <ferror@plt+0x28928>  // b.lo, b.ul, b.last
  42ca34:	add	x0, x23, #0x1
  42ca38:	mov	w1, #0x4                   	// #4
  42ca3c:	bl	414344 <ferror@plt+0x10364>
  42ca40:	mov	x19, x0
  42ca44:	cbz	x20, 42cf30 <ferror@plt+0x28f50>
  42ca48:	ldr	w8, [sp]
  42ca4c:	str	w26, [sp, #4]
  42ca50:	mov	x23, xzr
  42ca54:	mov	x26, xzr
  42ca58:	orr	w8, w8, #0x2
  42ca5c:	str	w8, [sp]
  42ca60:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42ca64:	ldr	x28, [x8, #3776]
  42ca68:	ldrb	w8, [x21]
  42ca6c:	cbz	w8, 42cf28 <ferror@plt+0x28f48>
  42ca70:	mov	x0, x21
  42ca74:	bl	42aa60 <ferror@plt+0x26a80>
  42ca78:	mov	w8, #0xffff5400            	// #-44032
  42ca7c:	add	w8, w0, w8
  42ca80:	lsr	w9, w8, #2
  42ca84:	cmp	w9, #0xae8
  42ca88:	b.hi	42cb10 <ferror@plt+0x28b30>  // b.pmore
  42ca8c:	mov	w13, #0x4925                	// #18725
  42ca90:	ubfx	w9, w8, #2, #14
  42ca94:	movk	w13, #0x2492, lsl #16
  42ca98:	umull	x9, w9, w13
  42ca9c:	and	w11, w8, #0xffff
  42caa0:	lsr	x9, x9, #32
  42caa4:	mov	w10, #0x1c                  	// #28
  42caa8:	msub	w9, w9, w10, w11
  42caac:	cbz	x19, 42cb3c <ferror@plt+0x28b5c>
  42cab0:	mov	w12, #0x5c4d                	// #23629
  42cab4:	movk	w12, #0xdee9, lsl #16
  42cab8:	umull	x11, w11, w12
  42cabc:	lsr	x11, x11, #41
  42cac0:	mov	w14, #0x24c                 	// #588
  42cac4:	msub	w8, w11, w14, w8
  42cac8:	ubfx	w8, w8, #2, #14
  42cacc:	mov	w12, #0x1100                	// #4352
  42cad0:	umull	x8, w8, w13
  42cad4:	orr	w12, w11, w12
  42cad8:	lsr	x8, x8, #32
  42cadc:	mov	w11, #0x1161                	// #4449
  42cae0:	add	x10, x19, x23, lsl #2
  42cae4:	tst	w9, #0xffff
  42cae8:	add	w8, w8, w11
  42caec:	stp	w12, w8, [x10]
  42caf0:	b.eq	42cbc0 <ferror@plt+0x28be0>  // b.none
  42caf4:	mov	w8, #0x11a7                	// #4519
  42caf8:	add	w8, w9, w8
  42cafc:	and	w8, w8, #0xffff
  42cb00:	str	w8, [x10, #8]
  42cb04:	mov	w8, #0x3                   	// #3
  42cb08:	add	x25, x8, x23
  42cb0c:	b	42cc30 <ferror@plt+0x28c50>
  42cb10:	mov	w9, #0xfb00                	// #64256
  42cb14:	movk	w9, #0x2, lsl #16
  42cb18:	sub	w8, w0, #0xa0
  42cb1c:	sub	w9, w9, #0x182
  42cb20:	cmp	w8, w9
  42cb24:	b.cs	42cc28 <ferror@plt+0x28c48>  // b.hs, b.nlast
  42cb28:	mov	w8, #0xfb4f                	// #64335
  42cb2c:	cmp	w0, w8
  42cb30:	b.ne	42cb50 <ferror@plt+0x28b70>  // b.any
  42cb34:	mov	w8, #0xb26                 	// #2854
  42cb38:	b	42cb98 <ferror@plt+0x28bb8>
  42cb3c:	tst	w9, #0xffff
  42cb40:	mov	w8, #0x2                   	// #2
  42cb44:	cinc	x8, x8, ne  // ne = any
  42cb48:	add	x25, x8, x23
  42cb4c:	b	42cc30 <ferror@plt+0x28c50>
  42cb50:	mov	w8, wzr
  42cb54:	mov	w9, #0x164c                	// #5708
  42cb58:	mov	w10, #0xb26                 	// #2854
  42cb5c:	mov	w11, #0xfb4f                	// #64335
  42cb60:	cmp	w10, w8
  42cb64:	b.eq	42cc28 <ferror@plt+0x28c48>  // b.none
  42cb68:	cmp	w11, w0
  42cb6c:	csel	w8, w10, w8, cc  // cc = lo, ul, last
  42cb70:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  42cb74:	add	w10, w8, w9
  42cb78:	cmp	w10, #0x0
  42cb7c:	cinc	w12, w10, lt  // lt = tstop
  42cb80:	asr	w10, w12, #1
  42cb84:	sbfiz	x11, x10, #3, #32
  42cb88:	ldr	w11, [x27, x11]
  42cb8c:	cmp	w11, w0
  42cb90:	b.ne	42cb60 <ferror@plt+0x28b80>  // b.any
  42cb94:	sbfx	x8, x12, #1, #31
  42cb98:	ldr	w9, [sp, #4]
  42cb9c:	cmp	w9, #0x3
  42cba0:	b.ne	42cbcc <ferror@plt+0x28bec>  // b.any
  42cba4:	add	x9, x27, x8, lsl #3
  42cba8:	ldrh	w8, [x9, #6]
  42cbac:	mov	w10, #0xffff                	// #65535
  42cbb0:	cmp	w8, w10
  42cbb4:	b.ne	42cbe0 <ferror@plt+0x28c00>  // b.any
  42cbb8:	ldrh	w8, [x9, #4]
  42cbbc:	b	42cbe0 <ferror@plt+0x28c00>
  42cbc0:	mov	w8, #0x2                   	// #2
  42cbc4:	add	x25, x8, x23
  42cbc8:	b	42cc30 <ferror@plt+0x28c50>
  42cbcc:	add	x8, x27, x8, lsl #3
  42cbd0:	ldrh	w8, [x8, #4]
  42cbd4:	mov	w9, #0xffff                	// #65535
  42cbd8:	cmp	w8, w9
  42cbdc:	b.eq	42cc28 <ferror@plt+0x28c48>  // b.none
  42cbe0:	adrp	x9, 470000 <ferror@plt+0x6c020>
  42cbe4:	add	x9, x9, #0x7f4
  42cbe8:	add	x22, x9, x8
  42cbec:	ldrb	w8, [x22]
  42cbf0:	mov	x25, x23
  42cbf4:	cbz	w8, 42cc30 <ferror@plt+0x28c50>
  42cbf8:	mov	x24, x23
  42cbfc:	mov	x0, x22
  42cc00:	bl	42aa60 <ferror@plt+0x26a80>
  42cc04:	ldrb	w8, [x22]
  42cc08:	str	w0, [x19, x24, lsl #2]
  42cc0c:	add	x25, x24, #0x1
  42cc10:	mov	x24, x25
  42cc14:	ldrb	w8, [x28, x8]
  42cc18:	add	x22, x22, x8
  42cc1c:	ldrb	w8, [x22]
  42cc20:	cbnz	w8, 42cbfc <ferror@plt+0x28c1c>
  42cc24:	b	42cc30 <ferror@plt+0x28c50>
  42cc28:	add	x25, x23, #0x1
  42cc2c:	str	w0, [x19, x23, lsl #2]
  42cc30:	cbz	x25, 42ccdc <ferror@plt+0x28cfc>
  42cc34:	ldr	w8, [x19, x23, lsl #2]
  42cc38:	mov	w9, #0xfb00                	// #64256
  42cc3c:	movk	w9, #0x2, lsl #16
  42cc40:	cmp	w8, w9
  42cc44:	b.cs	42cc7c <ferror@plt+0x28c9c>  // b.hs, b.nlast
  42cc48:	lsr	x9, x8, #7
  42cc4c:	adrp	x10, 45c000 <ferror@plt+0x58020>
  42cc50:	and	x9, x9, #0x1fffffe
  42cc54:	add	x10, x10, #0x160
  42cc58:	ldrsh	w9, [x10, x9]
  42cc5c:	mov	w10, #0x1100                	// #4352
  42cc60:	cmp	w9, w10
  42cc64:	and	w9, w9, #0xffff
  42cc68:	b.lt	42ccb0 <ferror@plt+0x28cd0>  // b.tstop
  42cc6c:	mov	w8, #0xffffef00            	// #-4352
  42cc70:	add	w8, w9, w8
  42cc74:	cbnz	w8, 42ccdc <ferror@plt+0x28cfc>
  42cc78:	b	42cccc <ferror@plt+0x28cec>
  42cc7c:	mov	w9, #0xfff20000            	// #-917504
  42cc80:	add	w8, w8, w9
  42cc84:	lsr	w9, w8, #16
  42cc88:	cmp	w9, #0x2
  42cc8c:	b.hi	42cccc <ferror@plt+0x28cec>  // b.pmore
  42cc90:	adrp	x9, 45c000 <ferror@plt+0x58020>
  42cc94:	lsr	w8, w8, #8
  42cc98:	add	x9, x9, #0x756
  42cc9c:	ldrsh	w8, [x9, w8, uxtw #1]
  42cca0:	mov	w9, #0xffffef00            	// #-4352
  42cca4:	add	w8, w8, w9
  42cca8:	cbnz	w8, 42ccdc <ferror@plt+0x28cfc>
  42ccac:	b	42cccc <ferror@plt+0x28cec>
  42ccb0:	adrp	x10, 462000 <ferror@plt+0x5e020>
  42ccb4:	sxth	x9, w9
  42ccb8:	add	x10, x10, #0xd94
  42ccbc:	and	x8, x8, #0xff
  42ccc0:	add	x9, x10, x9, lsl #8
  42ccc4:	ldrb	w8, [x9, x8]
  42ccc8:	cbnz	w8, 42ccdc <ferror@plt+0x28cfc>
  42cccc:	add	x0, x19, x26, lsl #2
  42ccd0:	sub	x1, x25, x26
  42ccd4:	bl	42c4c8 <ferror@plt+0x284e8>
  42ccd8:	mov	x26, x23
  42ccdc:	ldrb	w8, [x21]
  42cce0:	mov	x23, x25
  42cce4:	ldrb	w8, [x28, x8]
  42cce8:	add	x21, x21, x8
  42ccec:	tbnz	x20, #63, 42ca68 <ferror@plt+0x28a88>
  42ccf0:	ldr	x8, [sp, #8]
  42ccf4:	mov	x23, x25
  42ccf8:	cmp	x21, x8
  42ccfc:	b.cc	42ca68 <ferror@plt+0x28a88>  // b.lo, b.ul, b.last
  42cd00:	cbz	x25, 42cf30 <ferror@plt+0x28f50>
  42cd04:	add	x0, x19, x26, lsl #2
  42cd08:	sub	x1, x25, x26
  42cd0c:	bl	42c4c8 <ferror@plt+0x284e8>
  42cd10:	ldr	w8, [sp]
  42cd14:	str	wzr, [x19, x25, lsl #2]
  42cd18:	cmp	w8, #0x3
  42cd1c:	b.ne	42cf38 <ferror@plt+0x28f58>  // b.any
  42cd20:	mov	w27, #0xfb00                	// #64256
  42cd24:	mov	w8, wzr
  42cd28:	mov	x24, xzr
  42cd2c:	mov	x20, xzr
  42cd30:	add	x21, x19, #0x14
  42cd34:	mov	w22, #0x1100                	// #4352
  42cd38:	mov	w23, #0xffffef00            	// #-4352
  42cd3c:	movk	w27, #0x2, lsl #16
  42cd40:	mov	w28, #0xfff20000            	// #-917504
  42cd44:	b	42cd60 <ferror@plt+0x28d80>
  42cd48:	cmp	w26, #0x0
  42cd4c:	csel	x20, x24, x20, eq  // eq = none
  42cd50:	add	x24, x24, #0x1
  42cd54:	cmp	x24, x25
  42cd58:	mov	w8, w26
  42cd5c:	b.cs	42cf38 <ferror@plt+0x28f58>  // b.hs, b.nlast
  42cd60:	ldr	w1, [x19, x24, lsl #2]
  42cd64:	cmp	w1, w27
  42cd68:	b.cs	42cd98 <ferror@plt+0x28db8>  // b.hs, b.nlast
  42cd6c:	lsr	x9, x1, #7
  42cd70:	adrp	x10, 45c000 <ferror@plt+0x58020>
  42cd74:	and	x9, x9, #0x1fffffe
  42cd78:	add	x10, x10, #0x160
  42cd7c:	ldrsh	w9, [x10, x9]
  42cd80:	cmp	w9, w22
  42cd84:	and	w9, w9, #0xffff
  42cd88:	b.lt	42cdc4 <ferror@plt+0x28de4>  // b.tstop
  42cd8c:	add	w26, w9, w23
  42cd90:	cbnz	x24, 42cdec <ferror@plt+0x28e0c>
  42cd94:	b	42cd48 <ferror@plt+0x28d68>
  42cd98:	add	w9, w1, w28
  42cd9c:	lsr	w10, w9, #16
  42cda0:	cmp	w10, #0x2
  42cda4:	b.hi	42cde4 <ferror@plt+0x28e04>  // b.pmore
  42cda8:	adrp	x10, 45c000 <ferror@plt+0x58020>
  42cdac:	lsr	w9, w9, #8
  42cdb0:	add	x10, x10, #0x756
  42cdb4:	ldrsh	w9, [x10, w9, uxtw #1]
  42cdb8:	add	w26, w9, w23
  42cdbc:	cbnz	x24, 42cdec <ferror@plt+0x28e0c>
  42cdc0:	b	42cd48 <ferror@plt+0x28d68>
  42cdc4:	adrp	x11, 462000 <ferror@plt+0x5e020>
  42cdc8:	sxth	x9, w9
  42cdcc:	add	x11, x11, #0xd94
  42cdd0:	and	x10, x1, #0xff
  42cdd4:	add	x9, x11, x9, lsl #8
  42cdd8:	ldrb	w26, [x9, x10]
  42cddc:	cbnz	x24, 42cdec <ferror@plt+0x28e0c>
  42cde0:	b	42cd48 <ferror@plt+0x28d68>
  42cde4:	mov	w26, wzr
  42cde8:	cbz	x24, 42cd48 <ferror@plt+0x28d68>
  42cdec:	cbz	w8, 42cdf8 <ferror@plt+0x28e18>
  42cdf0:	cmp	w8, w26
  42cdf4:	b.ge	42cd48 <ferror@plt+0x28d68>  // b.tcont
  42cdf8:	add	x2, x19, x20, lsl #2
  42cdfc:	ldr	w0, [x2]
  42ce00:	bl	42cf60 <ferror@plt+0x28f80>
  42ce04:	cbz	w0, 42cd48 <ferror@plt+0x28d68>
  42ce08:	add	x8, x24, #0x1
  42ce0c:	cmp	x8, x25
  42ce10:	b.cs	42ce78 <ferror@plt+0x28e98>  // b.hs, b.nlast
  42ce14:	mvn	x9, x24
  42ce18:	add	x10, x25, x9
  42ce1c:	cmp	x10, #0x8
  42ce20:	mov	x9, x24
  42ce24:	b.cc	42ce5c <ferror@plt+0x28e7c>  // b.lo, b.ul, b.last
  42ce28:	and	x11, x10, #0xfffffffffffffff8
  42ce2c:	add	x8, x8, x11
  42ce30:	add	x9, x24, x11
  42ce34:	add	x12, x21, x24, lsl #2
  42ce38:	mov	x13, x11
  42ce3c:	ldp	q0, q1, [x12, #-16]
  42ce40:	subs	x13, x13, #0x8
  42ce44:	stur	q0, [x12, #-20]
  42ce48:	stur	q1, [x12, #-4]
  42ce4c:	add	x12, x12, #0x20
  42ce50:	b.ne	42ce3c <ferror@plt+0x28e5c>  // b.any
  42ce54:	cmp	x10, x11
  42ce58:	b.eq	42ce78 <ferror@plt+0x28e98>  // b.none
  42ce5c:	ldr	w11, [x19, x8, lsl #2]
  42ce60:	mov	x10, x8
  42ce64:	add	x8, x8, #0x1
  42ce68:	cmp	x25, x8
  42ce6c:	str	w11, [x19, x9, lsl #2]
  42ce70:	mov	x9, x10
  42ce74:	b.ne	42ce5c <ferror@plt+0x28e7c>  // b.any
  42ce78:	sub	x8, x24, #0x1
  42ce7c:	cmp	x8, x20
  42ce80:	sub	x25, x25, #0x1
  42ce84:	b.ne	42ce94 <ferror@plt+0x28eb4>  // b.any
  42ce88:	mov	w26, wzr
  42ce8c:	mov	x24, x20
  42ce90:	b	42cd50 <ferror@plt+0x28d70>
  42ce94:	add	x9, x19, x24, lsl #2
  42ce98:	ldur	w9, [x9, #-8]
  42ce9c:	cmp	w9, w27
  42cea0:	b.cs	42ced0 <ferror@plt+0x28ef0>  // b.hs, b.nlast
  42cea4:	lsr	x10, x9, #7
  42cea8:	adrp	x11, 45c000 <ferror@plt+0x58020>
  42ceac:	and	x10, x10, #0x1fffffe
  42ceb0:	add	x11, x11, #0x160
  42ceb4:	ldrsh	w10, [x11, x10]
  42ceb8:	cmp	w10, w22
  42cebc:	and	w10, w10, #0xffff
  42cec0:	b.lt	42cefc <ferror@plt+0x28f1c>  // b.tstop
  42cec4:	add	w26, w10, w23
  42cec8:	mov	x24, x8
  42cecc:	b	42cd50 <ferror@plt+0x28d70>
  42ced0:	add	w9, w9, w28
  42ced4:	lsr	w10, w9, #16
  42ced8:	cmp	w10, #0x2
  42cedc:	b.hi	42cf1c <ferror@plt+0x28f3c>  // b.pmore
  42cee0:	adrp	x10, 45c000 <ferror@plt+0x58020>
  42cee4:	lsr	w9, w9, #8
  42cee8:	add	x10, x10, #0x756
  42ceec:	ldrsh	w9, [x10, w9, uxtw #1]
  42cef0:	mov	x24, x8
  42cef4:	add	w26, w9, w23
  42cef8:	b	42cd50 <ferror@plt+0x28d70>
  42cefc:	adrp	x11, 462000 <ferror@plt+0x5e020>
  42cf00:	sxth	x10, w10
  42cf04:	add	x11, x11, #0xd94
  42cf08:	and	x9, x9, #0xff
  42cf0c:	add	x10, x11, x10, lsl #8
  42cf10:	ldrb	w26, [x10, x9]
  42cf14:	mov	x24, x8
  42cf18:	b	42cd50 <ferror@plt+0x28d70>
  42cf1c:	mov	w26, wzr
  42cf20:	mov	x24, x8
  42cf24:	b	42cd50 <ferror@plt+0x28d70>
  42cf28:	mov	x25, x23
  42cf2c:	cbnz	x25, 42cd04 <ferror@plt+0x28d24>
  42cf30:	mov	x25, xzr
  42cf34:	str	wzr, [x19]
  42cf38:	str	wzr, [x19, x25, lsl #2]
  42cf3c:	mov	x0, x19
  42cf40:	ldp	x20, x19, [sp, #96]
  42cf44:	ldp	x22, x21, [sp, #80]
  42cf48:	ldp	x24, x23, [sp, #64]
  42cf4c:	ldp	x26, x25, [sp, #48]
  42cf50:	ldp	x28, x27, [sp, #32]
  42cf54:	ldp	x29, x30, [sp, #16]
  42cf58:	add	sp, sp, #0x70
  42cf5c:	ret
  42cf60:	mov	w8, #0xffffef00            	// #-4352
  42cf64:	add	w8, w0, w8
  42cf68:	cmp	w8, #0x12
  42cf6c:	b.hi	42cfa0 <ferror@plt+0x28fc0>  // b.pmore
  42cf70:	mov	w9, #0xffffee9f            	// #-4449
  42cf74:	add	w9, w1, w9
  42cf78:	cmp	w9, #0x14
  42cf7c:	b.hi	42cfa0 <ferror@plt+0x28fc0>  // b.pmore
  42cf80:	mov	w10, #0x15                  	// #21
  42cf84:	mov	w11, #0x1c                  	// #28
  42cf88:	mov	w12, #0xac00                	// #44032
  42cf8c:	madd	w8, w8, w10, w9
  42cf90:	madd	w8, w8, w11, w12
  42cf94:	mov	w0, #0x1                   	// #1
  42cf98:	str	w8, [x2]
  42cf9c:	ret
  42cfa0:	mov	w8, #0xffff5400            	// #-44032
  42cfa4:	add	w9, w0, w8
  42cfa8:	lsr	w8, w9, #2
  42cfac:	cmp	w8, #0xae8
  42cfb0:	mov	w8, #0x11ff                	// #4607
  42cfb4:	movk	w8, #0x1, lsl #16
  42cfb8:	b.hi	42d004 <ferror@plt+0x29024>  // b.pmore
  42cfbc:	mov	w10, #0xffffee58            	// #-4520
  42cfc0:	add	w10, w1, w10
  42cfc4:	cmp	w10, #0x1a
  42cfc8:	b.hi	42d020 <ferror@plt+0x29040>  // b.pmore
  42cfcc:	mov	w11, #0x4925                	// #18725
  42cfd0:	and	w10, w9, #0xffff
  42cfd4:	ubfx	w9, w9, #2, #14
  42cfd8:	movk	w11, #0x2492, lsl #16
  42cfdc:	umull	x9, w9, w11
  42cfe0:	lsr	x9, x9, #32
  42cfe4:	mov	w11, #0x1c                  	// #28
  42cfe8:	msub	w9, w9, w11, w10
  42cfec:	tst	w9, #0xffff
  42cff0:	b.ne	42d020 <ferror@plt+0x29040>  // b.any
  42cff4:	add	w8, w0, w1
  42cff8:	mov	w9, #0xffffee59            	// #-4519
  42cffc:	add	w8, w8, w9
  42d000:	b	42cf94 <ferror@plt+0x28fb4>
  42d004:	cmp	w0, w8
  42d008:	b.ls	42d020 <ferror@plt+0x29040>  // b.plast
  42d00c:	mov	w9, wzr
  42d010:	mov	w10, wzr
  42d014:	cmp	w1, w8
  42d018:	b.hi	42d158 <ferror@plt+0x29178>  // b.pmore
  42d01c:	b	42d0a4 <ferror@plt+0x290c4>
  42d020:	adrp	x10, 474000 <ferror@plt+0x70020>
  42d024:	lsr	w9, w0, #8
  42d028:	add	x10, x10, #0xcf6
  42d02c:	ldrsh	x9, [x10, w9, uxtw #1]
  42d030:	mov	w10, #0x1100                	// #4352
  42d034:	cmp	x9, x10
  42d038:	b.lt	42d048 <ferror@plt+0x29068>  // b.tstop
  42d03c:	mov	w10, #0xffffef00            	// #-4352
  42d040:	add	w10, w9, w10
  42d044:	b	42d05c <ferror@plt+0x2907c>
  42d048:	adrp	x11, 475000 <ferror@plt+0x71020>
  42d04c:	add	x11, x11, #0x674
  42d050:	and	w10, w0, #0xff
  42d054:	add	x9, x11, x9, lsl #9
  42d058:	ldrh	w10, [x9, w10, uxtw #1]
  42d05c:	sub	w9, w10, #0x93
  42d060:	and	w9, w9, #0xffff
  42d064:	cmp	w9, #0xe1
  42d068:	b.hi	42d098 <ferror@plt+0x290b8>  // b.pmore
  42d06c:	and	x8, x10, #0xffff
  42d070:	sub	x8, x8, #0x93
  42d074:	adrp	x9, 474000 <ferror@plt+0x70020>
  42d078:	lsl	x10, x8, #3
  42d07c:	add	x9, x9, #0xf1c
  42d080:	ldr	w10, [x9, x10]
  42d084:	cmp	w10, w1
  42d088:	b.ne	42d158 <ferror@plt+0x29178>  // b.any
  42d08c:	add	x8, x9, x8, lsl #3
  42d090:	ldr	w8, [x8, #4]
  42d094:	b	42cf94 <ferror@plt+0x28fb4>
  42d098:	and	w9, w10, #0xffff
  42d09c:	cmp	w1, w8
  42d0a0:	b.hi	42d158 <ferror@plt+0x29178>  // b.pmore
  42d0a4:	adrp	x11, 474000 <ferror@plt+0x70020>
  42d0a8:	lsr	w8, w1, #8
  42d0ac:	add	x11, x11, #0xcf6
  42d0b0:	ldrsh	x8, [x11, w8, uxtw #1]
  42d0b4:	mov	w11, #0x1100                	// #4352
  42d0b8:	cmp	x8, x11
  42d0bc:	b.lt	42d0cc <ferror@plt+0x290ec>  // b.tstop
  42d0c0:	mov	w11, #0xffffef00            	// #-4352
  42d0c4:	add	w8, w8, w11
  42d0c8:	b	42d0e0 <ferror@plt+0x29100>
  42d0cc:	adrp	x12, 475000 <ferror@plt+0x71020>
  42d0d0:	add	x12, x12, #0x674
  42d0d4:	and	w11, w1, #0xff
  42d0d8:	add	x8, x12, x8, lsl #9
  42d0dc:	ldrh	w8, [x8, w11, uxtw #1]
  42d0e0:	and	w8, w8, #0xffff
  42d0e4:	cmp	w8, #0x194
  42d0e8:	b.cc	42d114 <ferror@plt+0x29134>  // b.lo, b.ul, b.last
  42d0ec:	sub	x8, x8, #0x194
  42d0f0:	adrp	x9, 475000 <ferror@plt+0x71020>
  42d0f4:	lsl	x10, x8, #2
  42d0f8:	add	x9, x9, #0x62c
  42d0fc:	ldrh	w10, [x9, x10]
  42d100:	cmp	w10, w0
  42d104:	b.ne	42d158 <ferror@plt+0x29178>  // b.any
  42d108:	add	x8, x9, x8, lsl #2
  42d10c:	ldrh	w8, [x8, #2]
  42d110:	b	42cf94 <ferror@plt+0x28fb4>
  42d114:	sub	w10, w10, #0x1
  42d118:	and	w10, w10, #0xffff
  42d11c:	cmp	w10, #0x91
  42d120:	mov	w0, wzr
  42d124:	b.hi	42cf9c <ferror@plt+0x28fbc>  // b.pmore
  42d128:	sub	w10, w8, #0x175
  42d12c:	and	w10, w10, #0xffff
  42d130:	cmp	w10, #0x1e
  42d134:	b.hi	42cf9c <ferror@plt+0x28fbc>  // b.pmore
  42d138:	adrp	x10, 477000 <ferror@plt+0x73020>
  42d13c:	add	x10, x10, #0xc74
  42d140:	mov	w11, #0x3e                  	// #62
  42d144:	umaddl	x9, w9, w11, x10
  42d148:	add	x8, x9, w8, uxtw #1
  42d14c:	sub	x8, x8, #0x328
  42d150:	ldrh	w8, [x8]
  42d154:	cbnz	w8, 42cf94 <ferror@plt+0x28fb4>
  42d158:	mov	w0, wzr
  42d15c:	ret
  42d160:	stp	x29, x30, [sp, #-32]!
  42d164:	stp	x20, x19, [sp, #16]
  42d168:	mov	x29, sp
  42d16c:	bl	42c8a4 <ferror@plt+0x288c4>
  42d170:	mov	x1, #0xffffffffffffffff    	// #-1
  42d174:	mov	x2, xzr
  42d178:	mov	x3, xzr
  42d17c:	mov	x4, xzr
  42d180:	mov	x19, x0
  42d184:	bl	42b3ac <ferror@plt+0x273cc>
  42d188:	mov	x20, x0
  42d18c:	mov	x0, x19
  42d190:	bl	414260 <ferror@plt+0x10280>
  42d194:	mov	x0, x20
  42d198:	ldp	x20, x19, [sp, #16]
  42d19c:	ldp	x29, x30, [sp], #32
  42d1a0:	ret
  42d1a4:	mov	w8, #0xffff5400            	// #-44032
  42d1a8:	add	w8, w0, w8
  42d1ac:	lsr	w9, w8, #2
  42d1b0:	cmp	w9, #0xae8
  42d1b4:	b.ls	42d1e8 <ferror@plt+0x29208>  // b.plast
  42d1b8:	mov	w9, #0xf95d                	// #63837
  42d1bc:	sub	w8, w0, #0xc0
  42d1c0:	movk	w9, #0x2, lsl #16
  42d1c4:	cmp	w8, w9
  42d1c8:	b.hi	42d2c8 <ferror@plt+0x292e8>  // b.pmore
  42d1cc:	mov	w8, #0xf91b                	// #63771
  42d1d0:	cmp	w0, w8
  42d1d4:	adrp	x8, 45c000 <ferror@plt+0x58020>
  42d1d8:	add	x8, x8, #0xd58
  42d1dc:	b.ne	42d264 <ferror@plt+0x29284>  // b.any
  42d1e0:	mov	w9, #0x402                 	// #1026
  42d1e4:	b	42d2b0 <ferror@plt+0x292d0>
  42d1e8:	mov	w9, #0x4925                	// #18725
  42d1ec:	ubfx	w11, w8, #2, #14
  42d1f0:	movk	w9, #0x2492, lsl #16
  42d1f4:	umull	x11, w11, w9
  42d1f8:	and	w10, w8, #0xffff
  42d1fc:	lsr	x11, x11, #32
  42d200:	mov	w12, #0x1c                  	// #28
  42d204:	msub	w11, w11, w12, w10
  42d208:	cbz	w11, 42d224 <ferror@plt+0x29244>
  42d20c:	sub	w8, w0, w11
  42d210:	mov	w9, #0x11a7                	// #4519
  42d214:	str	w8, [x1]
  42d218:	add	w9, w11, w9
  42d21c:	mov	w8, #0x1                   	// #1
  42d220:	b	42d2d4 <ferror@plt+0x292f4>
  42d224:	mov	w11, #0x5c4d                	// #23629
  42d228:	movk	w11, #0xdee9, lsl #16
  42d22c:	umull	x10, w10, w11
  42d230:	mov	w13, #0x24c                 	// #588
  42d234:	lsr	x10, x10, #41
  42d238:	msub	w8, w10, w13, w8
  42d23c:	ubfx	w8, w8, #2, #14
  42d240:	mov	w12, #0x1100                	// #4352
  42d244:	umull	x8, w8, w9
  42d248:	mov	w14, #0x1161                	// #4449
  42d24c:	orr	w11, w10, w12
  42d250:	lsr	x8, x8, #32
  42d254:	str	w11, [x1]
  42d258:	add	w9, w8, w14
  42d25c:	mov	w8, #0x1                   	// #1
  42d260:	b	42d2d4 <ferror@plt+0x292f4>
  42d264:	mov	w9, wzr
  42d268:	mov	w10, #0x805                 	// #2053
  42d26c:	mov	w12, #0x402                 	// #1026
  42d270:	mov	w13, #0xf91b                	// #63771
  42d274:	mov	w11, #0xc                   	// #12
  42d278:	cmp	w12, w9
  42d27c:	b.eq	42d2c8 <ferror@plt+0x292e8>  // b.none
  42d280:	cmp	w13, w0
  42d284:	csel	w10, w10, w12, cc  // cc = lo, ul, last
  42d288:	csel	w9, w12, w9, cc  // cc = lo, ul, last
  42d28c:	add	w12, w9, w10
  42d290:	cmp	w12, #0x0
  42d294:	cinc	w14, w12, lt  // lt = tstop
  42d298:	asr	w12, w14, #1
  42d29c:	smull	x13, w12, w11
  42d2a0:	ldr	w13, [x8, x13]
  42d2a4:	cmp	w13, w0
  42d2a8:	b.ne	42d278 <ferror@plt+0x29298>  // b.any
  42d2ac:	sbfx	x9, x14, #1, #31
  42d2b0:	mov	w10, #0xc                   	// #12
  42d2b4:	madd	x8, x9, x10, x8
  42d2b8:	ldp	w10, w9, [x8, #4]
  42d2bc:	mov	w8, #0x1                   	// #1
  42d2c0:	str	w10, [x1]
  42d2c4:	b	42d2d4 <ferror@plt+0x292f4>
  42d2c8:	mov	w9, wzr
  42d2cc:	mov	w8, wzr
  42d2d0:	str	w0, [x1]
  42d2d4:	mov	w0, w8
  42d2d8:	str	w9, [x2]
  42d2dc:	ret
  42d2e0:	stp	x29, x30, [sp, #-32]!
  42d2e4:	str	x19, [sp, #16]
  42d2e8:	mov	x29, sp
  42d2ec:	mov	x19, x2
  42d2f0:	bl	42cf60 <ferror@plt+0x28f80>
  42d2f4:	cbz	w0, 42d300 <ferror@plt+0x29320>
  42d2f8:	mov	w0, #0x1                   	// #1
  42d2fc:	b	42d304 <ferror@plt+0x29324>
  42d300:	str	wzr, [x19]
  42d304:	ldr	x19, [sp, #16]
  42d308:	ldp	x29, x30, [sp], #32
  42d30c:	ret
  42d310:	sub	sp, sp, #0x50
  42d314:	mov	w8, #0xffff5400            	// #-44032
  42d318:	add	w8, w0, w8
  42d31c:	lsr	w9, w8, #2
  42d320:	stp	x20, x19, [sp, #64]
  42d324:	mov	x20, x3
  42d328:	mov	x19, x2
  42d32c:	cmp	w9, #0xae8
  42d330:	stp	x29, x30, [sp, #16]
  42d334:	stp	x24, x23, [sp, #32]
  42d338:	stp	x22, x21, [sp, #48]
  42d33c:	add	x29, sp, #0x10
  42d340:	b.hi	42d3c4 <ferror@plt+0x293e4>  // b.pmore
  42d344:	mov	w10, #0x4925                	// #18725
  42d348:	ubfx	w9, w8, #2, #14
  42d34c:	movk	w10, #0x2492, lsl #16
  42d350:	umull	x9, w9, w10
  42d354:	and	w11, w8, #0xffff
  42d358:	lsr	x9, x9, #32
  42d35c:	mov	w12, #0x1c                  	// #28
  42d360:	msub	w9, w9, w12, w11
  42d364:	cbz	x19, 42d3ec <ferror@plt+0x2940c>
  42d368:	mov	w12, #0x5c4d                	// #23629
  42d36c:	movk	w12, #0xdee9, lsl #16
  42d370:	umull	x11, w11, w12
  42d374:	mov	w14, #0x24c                 	// #588
  42d378:	lsr	x11, x11, #41
  42d37c:	msub	w8, w11, w14, w8
  42d380:	ubfx	w8, w8, #2, #14
  42d384:	umull	x8, w8, w10
  42d388:	mov	w13, #0x1100                	// #4352
  42d38c:	mov	w15, #0x1161                	// #4449
  42d390:	lsr	x8, x8, #32
  42d394:	tst	w9, #0xffff
  42d398:	orr	w12, w11, w13
  42d39c:	add	w8, w8, w15
  42d3a0:	stp	w12, w8, [sp, #4]
  42d3a4:	b.eq	42d474 <ferror@plt+0x29494>  // b.none
  42d3a8:	mov	w8, #0x11a7                	// #4519
  42d3ac:	add	w8, w9, w8
  42d3b0:	and	w8, w8, #0xffff
  42d3b4:	mov	w21, #0x3                   	// #3
  42d3b8:	str	w8, [sp, #12]
  42d3bc:	cbnz	x19, 42d47c <ferror@plt+0x2949c>
  42d3c0:	b	42d530 <ferror@plt+0x29550>
  42d3c4:	mov	w9, #0xf97d                	// #63869
  42d3c8:	sub	w8, w0, #0xa0
  42d3cc:	movk	w9, #0x2, lsl #16
  42d3d0:	cmp	w8, w9
  42d3d4:	b.hi	42d51c <ferror@plt+0x2953c>  // b.pmore
  42d3d8:	mov	w8, #0xfb4f                	// #64335
  42d3dc:	cmp	w0, w8
  42d3e0:	b.ne	42d3fc <ferror@plt+0x2941c>  // b.any
  42d3e4:	mov	w8, #0xb26                 	// #2854
  42d3e8:	b	42d44c <ferror@plt+0x2946c>
  42d3ec:	tst	w9, #0xffff
  42d3f0:	mov	w8, #0x2                   	// #2
  42d3f4:	cinc	x21, x8, ne  // ne = any
  42d3f8:	b	42d530 <ferror@plt+0x29550>
  42d3fc:	adrp	x10, 465000 <ferror@plt+0x61020>
  42d400:	mov	w8, wzr
  42d404:	mov	w9, #0x164c                	// #5708
  42d408:	mov	w11, #0xb26                 	// #2854
  42d40c:	mov	w12, #0xfb4f                	// #64335
  42d410:	add	x10, x10, #0x594
  42d414:	cmp	w11, w8
  42d418:	b.eq	42d51c <ferror@plt+0x2953c>  // b.none
  42d41c:	cmp	w12, w0
  42d420:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  42d424:	csel	w9, w9, w11, cc  // cc = lo, ul, last
  42d428:	add	w11, w8, w9
  42d42c:	cmp	w11, #0x0
  42d430:	cinc	w13, w11, lt  // lt = tstop
  42d434:	asr	w11, w13, #1
  42d438:	sbfiz	x12, x11, #3, #32
  42d43c:	ldr	w12, [x10, x12]
  42d440:	cmp	w12, w0
  42d444:	b.ne	42d414 <ferror@plt+0x29434>  // b.any
  42d448:	sbfx	x8, x13, #1, #31
  42d44c:	adrp	x9, 465000 <ferror@plt+0x61020>
  42d450:	add	x9, x9, #0x594
  42d454:	cbz	w1, 42d4a8 <ferror@plt+0x294c8>
  42d458:	add	x9, x9, x8, lsl #3
  42d45c:	ldrh	w8, [x9, #6]
  42d460:	mov	w10, #0xffff                	// #65535
  42d464:	cmp	w8, w10
  42d468:	b.ne	42d4bc <ferror@plt+0x294dc>  // b.any
  42d46c:	ldrh	w8, [x9, #4]
  42d470:	b	42d4bc <ferror@plt+0x294dc>
  42d474:	mov	w21, #0x2                   	// #2
  42d478:	cbz	x19, 42d530 <ferror@plt+0x29550>
  42d47c:	cbz	x20, 42d530 <ferror@plt+0x29550>
  42d480:	sub	x8, x21, #0x1
  42d484:	sub	x9, x20, #0x1
  42d488:	cmp	x8, x9
  42d48c:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  42d490:	lsl	x8, x8, #2
  42d494:	add	x2, x8, #0x4
  42d498:	add	x1, sp, #0x4
  42d49c:	mov	x0, x19
  42d4a0:	bl	4034a0 <memcpy@plt>
  42d4a4:	b	42d530 <ferror@plt+0x29550>
  42d4a8:	add	x8, x9, x8, lsl #3
  42d4ac:	ldrh	w8, [x8, #4]
  42d4b0:	mov	w9, #0xffff                	// #65535
  42d4b4:	cmp	w8, w9
  42d4b8:	b.eq	42d51c <ferror@plt+0x2953c>  // b.none
  42d4bc:	adrp	x9, 470000 <ferror@plt+0x6c020>
  42d4c0:	add	x9, x9, #0x7f4
  42d4c4:	add	x22, x9, x8
  42d4c8:	mov	x1, #0xffffffffffffffff    	// #-1
  42d4cc:	mov	x0, x22
  42d4d0:	bl	42a7e0 <ferror@plt+0x26800>
  42d4d4:	mov	x21, x0
  42d4d8:	cbz	x0, 42d530 <ferror@plt+0x29550>
  42d4dc:	cbz	x20, 42d530 <ferror@plt+0x29550>
  42d4e0:	adrp	x8, 45b000 <ferror@plt+0x57020>
  42d4e4:	ldr	x23, [x8, #3776]
  42d4e8:	mov	x24, xzr
  42d4ec:	mov	x0, x22
  42d4f0:	bl	42aa60 <ferror@plt+0x26a80>
  42d4f4:	str	w0, [x19, x24, lsl #2]
  42d4f8:	add	x24, x24, #0x1
  42d4fc:	cmp	x24, x21
  42d500:	b.cs	42d530 <ferror@plt+0x29550>  // b.hs, b.nlast
  42d504:	ldrb	w8, [x22]
  42d508:	cmp	x24, x20
  42d50c:	ldrb	w8, [x23, x8]
  42d510:	add	x22, x22, x8
  42d514:	b.cc	42d4ec <ferror@plt+0x2950c>  // b.lo, b.ul, b.last
  42d518:	b	42d530 <ferror@plt+0x29550>
  42d51c:	mov	w21, #0x1                   	// #1
  42d520:	cbz	x19, 42d530 <ferror@plt+0x29550>
  42d524:	cbz	x20, 42d530 <ferror@plt+0x29550>
  42d528:	mov	w21, #0x1                   	// #1
  42d52c:	str	w0, [x19]
  42d530:	mov	x0, x21
  42d534:	ldp	x20, x19, [sp, #64]
  42d538:	ldp	x22, x21, [sp, #48]
  42d53c:	ldp	x24, x23, [sp, #32]
  42d540:	ldp	x29, x30, [sp, #16]
  42d544:	add	sp, sp, #0x50
  42d548:	ret
  42d54c:	cmp	w1, #0x0
  42d550:	mov	x8, x0
  42d554:	csinv	w0, w1, wzr, ge  // ge = tcont
  42d558:	cmp	w0, #0x3e
  42d55c:	b.gt	42d570 <ferror@plt+0x29590>
  42d560:	add	w0, w0, #0x1
  42d564:	lsr	x9, x8, x0
  42d568:	tbz	w9, #0, 42d558 <ferror@plt+0x29578>
  42d56c:	ret
  42d570:	mov	w0, #0xffffffff            	// #-1
  42d574:	ret
  42d578:	cmp	w1, #0x40
  42d57c:	mov	w9, #0x40                  	// #64
  42d580:	mov	x8, x0
  42d584:	csel	w0, w1, w9, cc  // cc = lo, ul, last
  42d588:	subs	x0, x0, #0x1
  42d58c:	b.lt	42d59c <ferror@plt+0x295bc>  // b.tstop
  42d590:	lsr	x9, x8, x0
  42d594:	tbz	w9, #0, 42d588 <ferror@plt+0x295a8>
  42d598:	ret
  42d59c:	mov	w0, #0xffffffff            	// #-1
  42d5a0:	ret
  42d5a4:	clz	x8, x0
  42d5a8:	cmp	x0, #0x0
  42d5ac:	eor	w8, w8, #0x3f
  42d5b0:	mov	w9, #0x1                   	// #1
  42d5b4:	csinc	w0, w9, w8, eq  // eq = none
  42d5b8:	ret
  42d5bc:	stp	x29, x30, [sp, #-16]!
  42d5c0:	mov	x29, sp
  42d5c4:	bl	43c240 <ferror@plt+0x38260>
  42d5c8:	cbz	w0, 42d5dc <ferror@plt+0x295fc>
  42d5cc:	bl	403ee0 <__errno_location@plt>
  42d5d0:	ldr	w0, [x0]
  42d5d4:	bl	42003c <ferror@plt+0x1c05c>
  42d5d8:	cbnz	x0, 42d5e4 <ferror@plt+0x29604>
  42d5dc:	ldp	x29, x30, [sp], #16
  42d5e0:	ret
  42d5e4:	mov	x1, x0
  42d5e8:	bl	42d5ec <ferror@plt+0x2960c>
  42d5ec:	sub	sp, sp, #0x120
  42d5f0:	stp	x29, x30, [sp, #256]
  42d5f4:	add	x29, sp, #0x100
  42d5f8:	mov	x8, #0xffffffffffffffc8    	// #-56
  42d5fc:	mov	x9, sp
  42d600:	sub	x10, x29, #0x78
  42d604:	movk	x8, #0xff80, lsl #32
  42d608:	add	x11, x29, #0x20
  42d60c:	add	x9, x9, #0x80
  42d610:	add	x10, x10, #0x38
  42d614:	stp	x9, x8, [x29, #-16]
  42d618:	stp	x11, x10, [x29, #-32]
  42d61c:	stp	x1, x2, [x29, #-120]
  42d620:	stp	x3, x4, [x29, #-104]
  42d624:	stp	x5, x6, [x29, #-88]
  42d628:	stur	x7, [x29, #-72]
  42d62c:	stp	q0, q1, [sp]
  42d630:	ldp	q0, q1, [x29, #-32]
  42d634:	adrp	x0, 445000 <ferror@plt+0x41020>
  42d638:	adrp	x2, 479000 <ferror@plt+0x75020>
  42d63c:	add	x0, x0, #0x2f
  42d640:	add	x2, x2, #0xfe8
  42d644:	sub	x3, x29, #0x40
  42d648:	mov	w1, #0x4                   	// #4
  42d64c:	str	x28, [sp, #272]
  42d650:	stp	q2, q3, [sp, #32]
  42d654:	stp	q4, q5, [sp, #64]
  42d658:	stp	q6, q7, [sp, #96]
  42d65c:	stp	q0, q1, [x29, #-64]
  42d660:	bl	4155f0 <ferror@plt+0x11610>
  42d664:	b	42d664 <ferror@plt+0x29684>
  42d668:	stp	x29, x30, [sp, #-80]!
  42d66c:	str	x25, [sp, #16]
  42d670:	stp	x24, x23, [sp, #32]
  42d674:	stp	x22, x21, [sp, #48]
  42d678:	stp	x20, x19, [sp, #64]
  42d67c:	mov	x29, sp
  42d680:	cbz	x0, 42d7f4 <ferror@plt+0x29814>
  42d684:	mov	x21, x0
  42d688:	bl	409a2c <ferror@plt+0x5a4c>
  42d68c:	cbnz	w0, 42d6a4 <ferror@plt+0x296c4>
  42d690:	mov	w1, #0x2f                  	// #47
  42d694:	mov	x0, x21
  42d698:	mov	w25, #0x2f                  	// #47
  42d69c:	bl	403ca0 <strchr@plt>
  42d6a0:	cbz	x0, 42d6e0 <ferror@plt+0x29700>
  42d6a4:	mov	w1, #0x8                   	// #8
  42d6a8:	mov	x0, x21
  42d6ac:	bl	409ac8 <ferror@plt+0x5ae8>
  42d6b0:	cbz	w0, 42d7d8 <ferror@plt+0x297f8>
  42d6b4:	mov	w1, #0x4                   	// #4
  42d6b8:	mov	x0, x21
  42d6bc:	bl	409ac8 <ferror@plt+0x5ae8>
  42d6c0:	cbnz	w0, 42d7d8 <ferror@plt+0x297f8>
  42d6c4:	mov	x0, x21
  42d6c8:	ldp	x20, x19, [sp, #64]
  42d6cc:	ldp	x22, x21, [sp, #48]
  42d6d0:	ldp	x24, x23, [sp, #32]
  42d6d4:	ldr	x25, [sp, #16]
  42d6d8:	ldp	x29, x30, [sp], #80
  42d6dc:	b	41f868 <ferror@plt+0x1b888>
  42d6e0:	adrp	x0, 43c000 <ferror@plt+0x38020>
  42d6e4:	add	x0, x0, #0xa1d
  42d6e8:	bl	408dfc <ferror@plt+0x4e1c>
  42d6ec:	adrp	x8, 47a000 <ferror@plt+0x76020>
  42d6f0:	add	x8, x8, #0x4e
  42d6f4:	cmp	x0, #0x0
  42d6f8:	csel	x19, x8, x0, eq  // eq = none
  42d6fc:	mov	x0, x21
  42d700:	bl	403510 <strlen@plt>
  42d704:	mov	x20, x0
  42d708:	add	x23, x0, #0x1
  42d70c:	mov	x0, x19
  42d710:	bl	403510 <strlen@plt>
  42d714:	add	x8, x20, x0
  42d718:	mov	x22, x0
  42d71c:	add	x0, x8, #0x2
  42d720:	bl	4140ec <ferror@plt+0x1010c>
  42d724:	add	x24, x0, x22
  42d728:	add	x22, x24, #0x1
  42d72c:	mov	x20, x0
  42d730:	mov	x0, x22
  42d734:	mov	x1, x21
  42d738:	mov	x2, x23
  42d73c:	bl	4034a0 <memcpy@plt>
  42d740:	strb	w25, [x24]
  42d744:	b	42d754 <ferror@plt+0x29774>
  42d748:	add	x19, x19, x23
  42d74c:	ldrb	w8, [x19], #1
  42d750:	cbz	w8, 42d7d0 <ferror@plt+0x297f0>
  42d754:	mov	x23, xzr
  42d758:	ldrb	w8, [x19, x23]
  42d75c:	cbz	w8, 42d774 <ferror@plt+0x29794>
  42d760:	cmp	w8, #0x3a
  42d764:	b.eq	42d774 <ferror@plt+0x29794>  // b.none
  42d768:	add	x23, x23, #0x1
  42d76c:	ldrb	w8, [x19, x23]
  42d770:	cbnz	w8, 42d760 <ferror@plt+0x29780>
  42d774:	mov	x21, x22
  42d778:	cbz	x23, 42d794 <ferror@plt+0x297b4>
  42d77c:	add	x8, x19, x23
  42d780:	sub	x2, x8, x19
  42d784:	sub	x21, x24, x2
  42d788:	mov	x0, x21
  42d78c:	mov	x1, x19
  42d790:	bl	4034a0 <memcpy@plt>
  42d794:	mov	w1, #0x8                   	// #8
  42d798:	mov	x0, x21
  42d79c:	bl	409ac8 <ferror@plt+0x5ae8>
  42d7a0:	cbz	w0, 42d748 <ferror@plt+0x29768>
  42d7a4:	mov	w1, #0x4                   	// #4
  42d7a8:	mov	x0, x21
  42d7ac:	bl	409ac8 <ferror@plt+0x5ae8>
  42d7b0:	cbnz	w0, 42d748 <ferror@plt+0x29768>
  42d7b4:	mov	x0, x21
  42d7b8:	bl	41f868 <ferror@plt+0x1b888>
  42d7bc:	mov	x19, x0
  42d7c0:	mov	x0, x20
  42d7c4:	bl	414260 <ferror@plt+0x10280>
  42d7c8:	mov	x0, x19
  42d7cc:	b	42d7dc <ferror@plt+0x297fc>
  42d7d0:	mov	x0, x20
  42d7d4:	bl	414260 <ferror@plt+0x10280>
  42d7d8:	mov	x0, xzr
  42d7dc:	ldp	x20, x19, [sp, #64]
  42d7e0:	ldp	x22, x21, [sp, #48]
  42d7e4:	ldp	x24, x23, [sp, #32]
  42d7e8:	ldr	x25, [sp, #16]
  42d7ec:	ldp	x29, x30, [sp], #80
  42d7f0:	ret
  42d7f4:	adrp	x0, 445000 <ferror@plt+0x41020>
  42d7f8:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42d7fc:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42d800:	add	x0, x0, #0x2f
  42d804:	add	x1, x1, #0x11
  42d808:	add	x2, x2, #0x3e
  42d80c:	bl	415310 <ferror@plt+0x11330>
  42d810:	b	42d7d8 <ferror@plt+0x297f8>
  42d814:	stp	x29, x30, [sp, #-16]!
  42d818:	mov	x29, sp
  42d81c:	bl	42d82c <ferror@plt+0x2984c>
  42d820:	ldr	x0, [x0]
  42d824:	ldp	x29, x30, [sp], #16
  42d828:	ret
  42d82c:	sub	sp, sp, #0x80
  42d830:	stp	x29, x30, [sp, #48]
  42d834:	str	x25, [sp, #64]
  42d838:	stp	x24, x23, [sp, #80]
  42d83c:	stp	x22, x21, [sp, #96]
  42d840:	stp	x20, x19, [sp, #112]
  42d844:	dmb	ish
  42d848:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  42d84c:	ldr	x8, [x24, #4016]
  42d850:	add	x29, sp, #0x30
  42d854:	cbnz	x8, 42da80 <ferror@plt+0x29aa0>
  42d858:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42d85c:	add	x0, x0, #0xfb0
  42d860:	bl	4279ec <ferror@plt+0x23a0c>
  42d864:	cbz	w0, 42da80 <ferror@plt+0x29aa0>
  42d868:	mov	w0, #0x46                  	// #70
  42d86c:	str	xzr, [x29, #24]
  42d870:	bl	403de0 <sysconf@plt>
  42d874:	cmp	x0, #0x0
  42d878:	mov	w8, #0x40                  	// #64
  42d87c:	csel	x20, x8, x0, lt  // lt = tstop
  42d880:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42d884:	add	x0, x0, #0x280
  42d888:	bl	408dfc <ferror@plt+0x4e1c>
  42d88c:	mov	x21, x0
  42d890:	mov	x19, xzr
  42d894:	mov	x0, x19
  42d898:	bl	414260 <ferror@plt+0x10280>
  42d89c:	add	x0, x20, #0x6
  42d8a0:	bl	4140ec <ferror@plt+0x1010c>
  42d8a4:	mov	x19, x0
  42d8a8:	bl	403ee0 <__errno_location@plt>
  42d8ac:	mov	x22, x0
  42d8b0:	str	wzr, [x0]
  42d8b4:	cbz	x21, 42d8fc <ferror@plt+0x2991c>
  42d8b8:	mov	x1, sp
  42d8bc:	add	x4, x29, #0x18
  42d8c0:	mov	x0, x21
  42d8c4:	mov	x2, x19
  42d8c8:	mov	x3, x20
  42d8cc:	bl	4034b0 <getpwnam_r@plt>
  42d8d0:	ldr	x8, [x29, #24]
  42d8d4:	cbz	x8, 42d8fc <ferror@plt+0x2991c>
  42d8d8:	ldr	w25, [x8, #16]
  42d8dc:	mov	w23, w0
  42d8e0:	bl	403640 <getuid@plt>
  42d8e4:	cmp	w25, w0
  42d8e8:	b.ne	42d8fc <ferror@plt+0x2991c>  // b.any
  42d8ec:	tbnz	w23, #31, 42d91c <ferror@plt+0x2993c>
  42d8f0:	ldr	x0, [x29, #24]
  42d8f4:	cbz	x0, 42d928 <ferror@plt+0x29948>
  42d8f8:	b	42d980 <ferror@plt+0x299a0>
  42d8fc:	bl	403640 <getuid@plt>
  42d900:	mov	x1, sp
  42d904:	add	x4, x29, #0x18
  42d908:	mov	x2, x19
  42d90c:	mov	x3, x20
  42d910:	bl	4036e0 <getpwuid_r@plt>
  42d914:	mov	w23, w0
  42d918:	tbz	w23, #31, 42d8f0 <ferror@plt+0x29910>
  42d91c:	ldr	w23, [x22]
  42d920:	ldr	x0, [x29, #24]
  42d924:	cbnz	x0, 42d980 <ferror@plt+0x299a0>
  42d928:	tst	w23, #0xfffffffd
  42d92c:	b.eq	42d954 <ferror@plt+0x29974>  // b.none
  42d930:	cmp	x20, #0x8, lsl #12
  42d934:	lsl	x20, x20, #1
  42d938:	b.le	42d894 <ferror@plt+0x298b4>
  42d93c:	mov	w0, w23
  42d940:	bl	42003c <ferror@plt+0x1c05c>
  42d944:	mov	x1, x0
  42d948:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42d94c:	add	x0, x0, #0x2ba
  42d950:	b	42d964 <ferror@plt+0x29984>
  42d954:	bl	403640 <getuid@plt>
  42d958:	mov	w1, w0
  42d95c:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42d960:	add	x0, x0, #0x288
  42d964:	bl	42ddbc <ferror@plt+0x29ddc>
  42d968:	ldr	x0, [x29, #24]
  42d96c:	cbnz	x0, 42d980 <ferror@plt+0x299a0>
  42d970:	bl	403640 <getuid@plt>
  42d974:	bl	403b40 <getpwuid@plt>
  42d978:	str	x0, [x29, #24]
  42d97c:	cbz	x0, 42da2c <ferror@plt+0x29a4c>
  42d980:	ldr	x0, [x0]
  42d984:	bl	41f868 <ferror@plt+0x1b888>
  42d988:	ldr	x8, [x29, #24]
  42d98c:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  42d990:	str	x0, [x9, #4024]
  42d994:	ldr	x0, [x8, #24]
  42d998:	cbz	x0, 42da10 <ferror@plt+0x29a30>
  42d99c:	ldrb	w8, [x0]
  42d9a0:	cbz	w8, 42da10 <ferror@plt+0x29a30>
  42d9a4:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42d9a8:	add	x1, x1, #0x2db
  42d9ac:	mov	w2, wzr
  42d9b0:	bl	420ee0 <ferror@plt+0x1cf00>
  42d9b4:	mov	x20, x0
  42d9b8:	ldr	x0, [x0]
  42d9bc:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42d9c0:	add	x1, x1, #0x2dd
  42d9c4:	mov	w2, wzr
  42d9c8:	bl	420ee0 <ferror@plt+0x1cf00>
  42d9cc:	ldr	x8, [x29, #24]
  42d9d0:	mov	x21, x0
  42d9d4:	ldr	x22, [x8]
  42d9d8:	ldrb	w8, [x22]
  42d9dc:	mov	w0, w8
  42d9e0:	bl	4204b4 <ferror@plt+0x1c4d4>
  42d9e4:	strb	w0, [x22]
  42d9e8:	ldr	x8, [x29, #24]
  42d9ec:	mov	x1, x21
  42d9f0:	ldr	x0, [x8]
  42d9f4:	bl	4213a4 <ferror@plt+0x1d3c4>
  42d9f8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42d9fc:	str	x0, [x8, #4032]
  42da00:	mov	x0, x20
  42da04:	bl	4212b0 <ferror@plt+0x1d2d0>
  42da08:	mov	x0, x21
  42da0c:	bl	4212b0 <ferror@plt+0x1d2d0>
  42da10:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42da14:	ldr	x8, [x20, #4040]
  42da18:	cbnz	x8, 42da2c <ferror@plt+0x29a4c>
  42da1c:	ldr	x8, [x29, #24]
  42da20:	ldr	x0, [x8, #32]
  42da24:	bl	41f868 <ferror@plt+0x1b888>
  42da28:	str	x0, [x20, #4040]
  42da2c:	mov	x0, x19
  42da30:	bl	414260 <ferror@plt+0x10280>
  42da34:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42da38:	ldr	x8, [x19, #4024]
  42da3c:	cbnz	x8, 42da50 <ferror@plt+0x29a70>
  42da40:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42da44:	add	x0, x0, #0x2df
  42da48:	bl	41f868 <ferror@plt+0x1b888>
  42da4c:	str	x0, [x19, #4024]
  42da50:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42da54:	ldr	x8, [x19, #4032]
  42da58:	cbnz	x8, 42da6c <ferror@plt+0x29a8c>
  42da5c:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42da60:	add	x0, x0, #0x2e8
  42da64:	bl	41f868 <ferror@plt+0x1b888>
  42da68:	str	x0, [x19, #4032]
  42da6c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42da70:	adrp	x1, 48e000 <ferror@plt+0x8a020>
  42da74:	add	x0, x0, #0xfb0
  42da78:	add	x1, x1, #0xfb8
  42da7c:	bl	427a94 <ferror@plt+0x23ab4>
  42da80:	ldr	x0, [x24, #4016]
  42da84:	ldp	x20, x19, [sp, #112]
  42da88:	ldp	x22, x21, [sp, #96]
  42da8c:	ldp	x24, x23, [sp, #80]
  42da90:	ldr	x25, [sp, #64]
  42da94:	ldp	x29, x30, [sp, #48]
  42da98:	add	sp, sp, #0x80
  42da9c:	ret
  42daa0:	stp	x29, x30, [sp, #-16]!
  42daa4:	mov	x29, sp
  42daa8:	bl	42d82c <ferror@plt+0x2984c>
  42daac:	ldr	x0, [x0, #8]
  42dab0:	ldp	x29, x30, [sp], #16
  42dab4:	ret
  42dab8:	stp	x29, x30, [sp, #-32]!
  42dabc:	str	x19, [sp, #16]
  42dac0:	dmb	ish
  42dac4:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42dac8:	ldr	x8, [x19, #3872]
  42dacc:	mov	x29, sp
  42dad0:	cbnz	x8, 42db10 <ferror@plt+0x29b30>
  42dad4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42dad8:	add	x0, x0, #0xf20
  42dadc:	bl	4279ec <ferror@plt+0x23a0c>
  42dae0:	cbz	w0, 42db10 <ferror@plt+0x29b30>
  42dae4:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42dae8:	add	x0, x0, #0x39f
  42daec:	bl	408dfc <ferror@plt+0x4e1c>
  42daf0:	bl	41f868 <ferror@plt+0x1b888>
  42daf4:	mov	x1, x0
  42daf8:	cbnz	x0, 42db04 <ferror@plt+0x29b24>
  42dafc:	bl	42d82c <ferror@plt+0x2984c>
  42db00:	ldr	x1, [x0, #16]
  42db04:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42db08:	add	x0, x0, #0xf20
  42db0c:	bl	427a94 <ferror@plt+0x23ab4>
  42db10:	ldr	x0, [x19, #3872]
  42db14:	ldr	x19, [sp, #16]
  42db18:	ldp	x29, x30, [sp], #32
  42db1c:	ret
  42db20:	stp	x29, x30, [sp, #-32]!
  42db24:	stp	x20, x19, [sp, #16]
  42db28:	dmb	ish
  42db2c:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42db30:	ldr	x8, [x20, #3880]
  42db34:	mov	x29, sp
  42db38:	cbnz	x8, 42dbdc <ferror@plt+0x29bfc>
  42db3c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42db40:	add	x0, x0, #0xf28
  42db44:	bl	4279ec <ferror@plt+0x23a0c>
  42db48:	cbz	w0, 42dbdc <ferror@plt+0x29bfc>
  42db4c:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42db50:	add	x0, x0, #0x5e
  42db54:	bl	408dfc <ferror@plt+0x4e1c>
  42db58:	bl	41f868 <ferror@plt+0x1b888>
  42db5c:	mov	x19, x0
  42db60:	cbz	x0, 42db6c <ferror@plt+0x29b8c>
  42db64:	ldrb	w8, [x19]
  42db68:	cbnz	w8, 42dbcc <ferror@plt+0x29bec>
  42db6c:	mov	x0, x19
  42db70:	bl	414260 <ferror@plt+0x10280>
  42db74:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42db78:	add	x0, x0, #0x65
  42db7c:	bl	41f868 <ferror@plt+0x1b888>
  42db80:	mov	x19, x0
  42db84:	bl	403510 <strlen@plt>
  42db88:	cmp	x0, #0x2
  42db8c:	b.cc	42dba8 <ferror@plt+0x29bc8>  // b.lo, b.ul, b.last
  42db90:	sub	x8, x0, #0x1
  42db94:	ldrb	w9, [x19, x8]
  42db98:	cmp	w9, #0x2f
  42db9c:	b.ne	42dbac <ferror@plt+0x29bcc>  // b.any
  42dba0:	strb	wzr, [x19, x8]
  42dba4:	b	42dbac <ferror@plt+0x29bcc>
  42dba8:	cbz	x19, 42dbb4 <ferror@plt+0x29bd4>
  42dbac:	ldrb	w8, [x19]
  42dbb0:	cbnz	w8, 42dbcc <ferror@plt+0x29bec>
  42dbb4:	mov	x0, x19
  42dbb8:	bl	414260 <ferror@plt+0x10280>
  42dbbc:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42dbc0:	add	x0, x0, #0x65
  42dbc4:	bl	41f868 <ferror@plt+0x1b888>
  42dbc8:	mov	x19, x0
  42dbcc:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42dbd0:	add	x0, x0, #0xf28
  42dbd4:	mov	x1, x19
  42dbd8:	bl	427a94 <ferror@plt+0x23ab4>
  42dbdc:	ldr	x0, [x20, #3880]
  42dbe0:	ldp	x20, x19, [sp, #16]
  42dbe4:	ldp	x29, x30, [sp], #32
  42dbe8:	ret
  42dbec:	sub	sp, sp, #0x90
  42dbf0:	stp	x29, x30, [sp, #112]
  42dbf4:	stp	x20, x19, [sp, #128]
  42dbf8:	dmb	ish
  42dbfc:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42dc00:	ldr	x8, [x19, #3888]
  42dc04:	add	x29, sp, #0x70
  42dc08:	cbnz	x8, 42dc50 <ferror@plt+0x29c70>
  42dc0c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42dc10:	add	x0, x0, #0xf30
  42dc14:	bl	4279ec <ferror@plt+0x23a0c>
  42dc18:	cbz	w0, 42dc50 <ferror@plt+0x29c70>
  42dc1c:	add	x0, sp, #0xc
  42dc20:	mov	w1, #0x64                  	// #100
  42dc24:	add	x20, sp, #0xc
  42dc28:	bl	403df0 <gethostname@plt>
  42dc2c:	adrp	x8, 47a000 <ferror@plt+0x76020>
  42dc30:	add	x8, x8, #0x6a
  42dc34:	cmn	w0, #0x1
  42dc38:	csel	x0, x8, x20, eq  // eq = none
  42dc3c:	bl	41f868 <ferror@plt+0x1b888>
  42dc40:	mov	x1, x0
  42dc44:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42dc48:	add	x0, x0, #0xf30
  42dc4c:	bl	427a94 <ferror@plt+0x23ab4>
  42dc50:	ldr	x0, [x19, #3888]
  42dc54:	ldp	x20, x19, [sp, #128]
  42dc58:	ldp	x29, x30, [sp, #112]
  42dc5c:	add	sp, sp, #0x90
  42dc60:	ret
  42dc64:	stp	x29, x30, [sp, #-32]!
  42dc68:	stp	x20, x19, [sp, #16]
  42dc6c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42dc70:	add	x19, x19, #0xf38
  42dc74:	mov	x0, x19
  42dc78:	mov	x29, sp
  42dc7c:	bl	42fcfc <ferror@plt+0x2bd1c>
  42dc80:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42dc84:	ldr	x20, [x8, #3904]
  42dc88:	mov	x0, x19
  42dc8c:	bl	42fda8 <ferror@plt+0x2bdc8>
  42dc90:	mov	x0, x20
  42dc94:	ldp	x20, x19, [sp, #16]
  42dc98:	ldp	x29, x30, [sp], #32
  42dc9c:	ret
  42dca0:	stp	x29, x30, [sp, #-48]!
  42dca4:	stp	x20, x19, [sp, #32]
  42dca8:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42dcac:	add	x20, x20, #0xf38
  42dcb0:	mov	x19, x0
  42dcb4:	mov	x0, x20
  42dcb8:	str	x21, [sp, #16]
  42dcbc:	mov	x29, sp
  42dcc0:	bl	42fcfc <ferror@plt+0x2bd1c>
  42dcc4:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  42dcc8:	ldr	x0, [x21, #3904]
  42dccc:	bl	414260 <ferror@plt+0x10280>
  42dcd0:	mov	x0, x19
  42dcd4:	bl	41f868 <ferror@plt+0x1b888>
  42dcd8:	str	x0, [x21, #3904]
  42dcdc:	mov	x0, x20
  42dce0:	ldp	x20, x19, [sp, #32]
  42dce4:	ldr	x21, [sp, #16]
  42dce8:	ldp	x29, x30, [sp], #48
  42dcec:	b	42fda8 <ferror@plt+0x2bdc8>
  42dcf0:	stp	x29, x30, [sp, #-32]!
  42dcf4:	stp	x20, x19, [sp, #16]
  42dcf8:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42dcfc:	add	x20, x20, #0xf48
  42dd00:	mov	x0, x20
  42dd04:	mov	x29, sp
  42dd08:	bl	42fcfc <ferror@plt+0x2bd1c>
  42dd0c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42dd10:	ldr	x19, [x8, #3920]
  42dd14:	mov	x0, x20
  42dd18:	bl	42fda8 <ferror@plt+0x2bdc8>
  42dd1c:	cbnz	x19, 42dd40 <ferror@plt+0x29d60>
  42dd20:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42dd24:	add	x20, x20, #0xf38
  42dd28:	mov	x0, x20
  42dd2c:	bl	42fcfc <ferror@plt+0x2bd1c>
  42dd30:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42dd34:	ldr	x19, [x8, #3904]
  42dd38:	mov	x0, x20
  42dd3c:	bl	42fda8 <ferror@plt+0x2bdc8>
  42dd40:	mov	x0, x19
  42dd44:	ldp	x20, x19, [sp, #16]
  42dd48:	ldp	x29, x30, [sp], #32
  42dd4c:	ret
  42dd50:	stp	x29, x30, [sp, #-32]!
  42dd54:	stp	x20, x19, [sp, #16]
  42dd58:	mov	x19, x0
  42dd5c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42dd60:	add	x0, x0, #0xf48
  42dd64:	mov	x29, sp
  42dd68:	bl	42fcfc <ferror@plt+0x2bd1c>
  42dd6c:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42dd70:	ldr	x8, [x20, #3920]
  42dd74:	cbz	x8, 42dd98 <ferror@plt+0x29db8>
  42dd78:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42dd7c:	add	x0, x0, #0xf48
  42dd80:	bl	42fda8 <ferror@plt+0x2bdc8>
  42dd84:	ldp	x20, x19, [sp, #16]
  42dd88:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42dd8c:	add	x0, x0, #0x74
  42dd90:	ldp	x29, x30, [sp], #32
  42dd94:	b	42ddbc <ferror@plt+0x29ddc>
  42dd98:	mov	x0, x19
  42dd9c:	bl	41f868 <ferror@plt+0x1b888>
  42dda0:	str	x0, [x20, #3920]
  42dda4:	ldp	x20, x19, [sp, #16]
  42dda8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42ddac:	add	x8, x8, #0xf48
  42ddb0:	mov	x0, x8
  42ddb4:	ldp	x29, x30, [sp], #32
  42ddb8:	b	42fda8 <ferror@plt+0x2bdc8>
  42ddbc:	sub	sp, sp, #0x120
  42ddc0:	stp	x29, x30, [sp, #256]
  42ddc4:	add	x29, sp, #0x100
  42ddc8:	mov	x9, #0xffffffffffffffc8    	// #-56
  42ddcc:	mov	x10, sp
  42ddd0:	sub	x11, x29, #0x78
  42ddd4:	movk	x9, #0xff80, lsl #32
  42ddd8:	add	x12, x29, #0x20
  42dddc:	add	x10, x10, #0x80
  42dde0:	add	x11, x11, #0x38
  42dde4:	stp	x10, x9, [x29, #-16]
  42dde8:	stp	x12, x11, [x29, #-32]
  42ddec:	stp	x1, x2, [x29, #-120]
  42ddf0:	stp	x3, x4, [x29, #-104]
  42ddf4:	stp	x5, x6, [x29, #-88]
  42ddf8:	stur	x7, [x29, #-72]
  42ddfc:	stp	q0, q1, [sp]
  42de00:	ldp	q0, q1, [x29, #-32]
  42de04:	mov	x8, x0
  42de08:	adrp	x0, 445000 <ferror@plt+0x41020>
  42de0c:	add	x0, x0, #0x2f
  42de10:	sub	x3, x29, #0x40
  42de14:	mov	w1, #0x10                  	// #16
  42de18:	mov	x2, x8
  42de1c:	str	x28, [sp, #272]
  42de20:	stp	q2, q3, [sp, #32]
  42de24:	stp	q4, q5, [sp, #64]
  42de28:	stp	q6, q7, [sp, #96]
  42de2c:	stp	q0, q1, [x29, #-64]
  42de30:	bl	4155f0 <ferror@plt+0x11610>
  42de34:	ldr	x28, [sp, #272]
  42de38:	ldp	x29, x30, [sp, #256]
  42de3c:	add	sp, sp, #0x120
  42de40:	ret
  42de44:	stp	x29, x30, [sp, #-32]!
  42de48:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42de4c:	add	x0, x0, #0xf58
  42de50:	stp	x20, x19, [sp, #16]
  42de54:	mov	x29, sp
  42de58:	bl	42fcfc <ferror@plt+0x2bd1c>
  42de5c:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42de60:	ldr	x19, [x20, #3936]
  42de64:	cbnz	x19, 42df08 <ferror@plt+0x29f28>
  42de68:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42de6c:	add	x0, x0, #0xa3
  42de70:	bl	408dfc <ferror@plt+0x4e1c>
  42de74:	cbz	x0, 42de94 <ferror@plt+0x29eb4>
  42de78:	ldrb	w8, [x0]
  42de7c:	cbz	w8, 42de94 <ferror@plt+0x29eb4>
  42de80:	bl	41f868 <ferror@plt+0x1b888>
  42de84:	cbz	x0, 42de94 <ferror@plt+0x29eb4>
  42de88:	ldrb	w8, [x0]
  42de8c:	mov	x19, x0
  42de90:	cbnz	w8, 42df04 <ferror@plt+0x29f24>
  42de94:	dmb	ish
  42de98:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42de9c:	ldr	x0, [x19, #3872]
  42dea0:	cbnz	x0, 42dee8 <ferror@plt+0x29f08>
  42dea4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42dea8:	add	x0, x0, #0xf20
  42deac:	bl	4279ec <ferror@plt+0x23a0c>
  42deb0:	cbz	w0, 42dee0 <ferror@plt+0x29f00>
  42deb4:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42deb8:	add	x0, x0, #0x39f
  42debc:	bl	408dfc <ferror@plt+0x4e1c>
  42dec0:	bl	41f868 <ferror@plt+0x1b888>
  42dec4:	mov	x1, x0
  42dec8:	cbnz	x0, 42ded4 <ferror@plt+0x29ef4>
  42decc:	bl	42d82c <ferror@plt+0x2984c>
  42ded0:	ldr	x1, [x0, #16]
  42ded4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42ded8:	add	x0, x0, #0xf20
  42dedc:	bl	427a94 <ferror@plt+0x23ab4>
  42dee0:	ldr	x0, [x19, #3872]
  42dee4:	cbz	x0, 42df24 <ferror@plt+0x29f44>
  42dee8:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42deec:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42def0:	add	x1, x1, #0xb1
  42def4:	add	x2, x2, #0xb8
  42def8:	mov	x3, xzr
  42defc:	bl	40afb0 <ferror@plt+0x6fd0>
  42df00:	mov	x19, x0
  42df04:	str	x19, [x20, #3936]
  42df08:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42df0c:	add	x0, x0, #0xf58
  42df10:	bl	42fda8 <ferror@plt+0x2bdc8>
  42df14:	mov	x0, x19
  42df18:	ldp	x20, x19, [sp, #16]
  42df1c:	ldp	x29, x30, [sp], #32
  42df20:	ret
  42df24:	bl	42db20 <ferror@plt+0x29b40>
  42df28:	mov	x19, x0
  42df2c:	bl	42d82c <ferror@plt+0x2984c>
  42df30:	ldr	x1, [x0]
  42df34:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42df38:	adrp	x3, 47a000 <ferror@plt+0x76020>
  42df3c:	add	x2, x2, #0xb1
  42df40:	add	x3, x3, #0xb8
  42df44:	mov	x0, x19
  42df48:	mov	x4, xzr
  42df4c:	bl	40afb0 <ferror@plt+0x6fd0>
  42df50:	b	42df00 <ferror@plt+0x29f20>
  42df54:	stp	x29, x30, [sp, #-32]!
  42df58:	str	x19, [sp, #16]
  42df5c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42df60:	add	x19, x19, #0xf58
  42df64:	mov	x0, x19
  42df68:	mov	x29, sp
  42df6c:	bl	42fcfc <ferror@plt+0x2bd1c>
  42df70:	bl	42df90 <ferror@plt+0x29fb0>
  42df74:	mov	x0, x19
  42df78:	bl	42fda8 <ferror@plt+0x2bdc8>
  42df7c:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42df80:	ldr	x0, [x8, #3944]
  42df84:	ldr	x19, [sp, #16]
  42df88:	ldp	x29, x30, [sp], #32
  42df8c:	ret
  42df90:	stp	x29, x30, [sp, #-32]!
  42df94:	stp	x20, x19, [sp, #16]
  42df98:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42df9c:	ldr	x8, [x20, #3944]
  42dfa0:	mov	x29, sp
  42dfa4:	cbnz	x8, 42e038 <ferror@plt+0x2a058>
  42dfa8:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42dfac:	add	x0, x0, #0x2f0
  42dfb0:	bl	408dfc <ferror@plt+0x4e1c>
  42dfb4:	cbz	x0, 42dfd0 <ferror@plt+0x29ff0>
  42dfb8:	ldrb	w8, [x0]
  42dfbc:	cbz	w8, 42dfd0 <ferror@plt+0x29ff0>
  42dfc0:	bl	41f868 <ferror@plt+0x1b888>
  42dfc4:	cbz	x0, 42dfd0 <ferror@plt+0x29ff0>
  42dfc8:	ldrb	w8, [x0]
  42dfcc:	cbnz	w8, 42e034 <ferror@plt+0x2a054>
  42dfd0:	dmb	ish
  42dfd4:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42dfd8:	ldr	x0, [x19, #3872]
  42dfdc:	cbnz	x0, 42e024 <ferror@plt+0x2a044>
  42dfe0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42dfe4:	add	x0, x0, #0xf20
  42dfe8:	bl	4279ec <ferror@plt+0x23a0c>
  42dfec:	cbz	w0, 42e01c <ferror@plt+0x2a03c>
  42dff0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42dff4:	add	x0, x0, #0x39f
  42dff8:	bl	408dfc <ferror@plt+0x4e1c>
  42dffc:	bl	41f868 <ferror@plt+0x1b888>
  42e000:	mov	x1, x0
  42e004:	cbnz	x0, 42e010 <ferror@plt+0x2a030>
  42e008:	bl	42d82c <ferror@plt+0x2984c>
  42e00c:	ldr	x1, [x0, #16]
  42e010:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e014:	add	x0, x0, #0xf20
  42e018:	bl	427a94 <ferror@plt+0x23ab4>
  42e01c:	ldr	x0, [x19, #3872]
  42e020:	cbz	x0, 42e044 <ferror@plt+0x2a064>
  42e024:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e028:	add	x1, x1, #0x300
  42e02c:	mov	x2, xzr
  42e030:	bl	40afb0 <ferror@plt+0x6fd0>
  42e034:	str	x0, [x20, #3944]
  42e038:	ldp	x20, x19, [sp, #16]
  42e03c:	ldp	x29, x30, [sp], #32
  42e040:	ret
  42e044:	bl	42db20 <ferror@plt+0x29b40>
  42e048:	mov	x19, x0
  42e04c:	bl	42d82c <ferror@plt+0x2984c>
  42e050:	ldr	x1, [x0]
  42e054:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42e058:	add	x2, x2, #0x300
  42e05c:	mov	x0, x19
  42e060:	mov	x3, xzr
  42e064:	bl	40afb0 <ferror@plt+0x6fd0>
  42e068:	b	42e034 <ferror@plt+0x2a054>
  42e06c:	stp	x29, x30, [sp, #-32]!
  42e070:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e074:	add	x0, x0, #0xf58
  42e078:	stp	x20, x19, [sp, #16]
  42e07c:	mov	x29, sp
  42e080:	bl	42fcfc <ferror@plt+0x2bd1c>
  42e084:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42e088:	ldr	x19, [x20, #3952]
  42e08c:	cbnz	x19, 42e128 <ferror@plt+0x2a148>
  42e090:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42e094:	add	x0, x0, #0xbe
  42e098:	bl	408dfc <ferror@plt+0x4e1c>
  42e09c:	cbz	x0, 42e0bc <ferror@plt+0x2a0dc>
  42e0a0:	ldrb	w8, [x0]
  42e0a4:	cbz	w8, 42e0bc <ferror@plt+0x2a0dc>
  42e0a8:	bl	41f868 <ferror@plt+0x1b888>
  42e0ac:	cbz	x0, 42e0bc <ferror@plt+0x2a0dc>
  42e0b0:	ldrb	w8, [x0]
  42e0b4:	mov	x19, x0
  42e0b8:	cbnz	w8, 42e124 <ferror@plt+0x2a144>
  42e0bc:	dmb	ish
  42e0c0:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42e0c4:	ldr	x0, [x19, #3872]
  42e0c8:	cbnz	x0, 42e110 <ferror@plt+0x2a130>
  42e0cc:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e0d0:	add	x0, x0, #0xf20
  42e0d4:	bl	4279ec <ferror@plt+0x23a0c>
  42e0d8:	cbz	w0, 42e108 <ferror@plt+0x2a128>
  42e0dc:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42e0e0:	add	x0, x0, #0x39f
  42e0e4:	bl	408dfc <ferror@plt+0x4e1c>
  42e0e8:	bl	41f868 <ferror@plt+0x1b888>
  42e0ec:	mov	x1, x0
  42e0f0:	cbnz	x0, 42e0fc <ferror@plt+0x2a11c>
  42e0f4:	bl	42d82c <ferror@plt+0x2984c>
  42e0f8:	ldr	x1, [x0, #16]
  42e0fc:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e100:	add	x0, x0, #0xf20
  42e104:	bl	427a94 <ferror@plt+0x23ab4>
  42e108:	ldr	x0, [x19, #3872]
  42e10c:	cbz	x0, 42e144 <ferror@plt+0x2a164>
  42e110:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e114:	add	x1, x1, #0xcd
  42e118:	mov	x2, xzr
  42e11c:	bl	40afb0 <ferror@plt+0x6fd0>
  42e120:	mov	x19, x0
  42e124:	str	x19, [x20, #3952]
  42e128:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e12c:	add	x0, x0, #0xf58
  42e130:	bl	42fda8 <ferror@plt+0x2bdc8>
  42e134:	mov	x0, x19
  42e138:	ldp	x20, x19, [sp, #16]
  42e13c:	ldp	x29, x30, [sp], #32
  42e140:	ret
  42e144:	bl	42db20 <ferror@plt+0x29b40>
  42e148:	mov	x19, x0
  42e14c:	bl	42d82c <ferror@plt+0x2984c>
  42e150:	ldr	x1, [x0]
  42e154:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42e158:	add	x2, x2, #0xcd
  42e15c:	mov	x0, x19
  42e160:	mov	x3, xzr
  42e164:	bl	40afb0 <ferror@plt+0x6fd0>
  42e168:	b	42e120 <ferror@plt+0x2a140>
  42e16c:	stp	x29, x30, [sp, #-32]!
  42e170:	str	x19, [sp, #16]
  42e174:	dmb	ish
  42e178:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42e17c:	ldr	x8, [x8, #3968]
  42e180:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42e184:	mov	x29, sp
  42e188:	cbnz	x8, 42e1c0 <ferror@plt+0x2a1e0>
  42e18c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e190:	add	x0, x0, #0xf80
  42e194:	bl	4279ec <ferror@plt+0x23a0c>
  42e198:	cbz	w0, 42e1c0 <ferror@plt+0x2a1e0>
  42e19c:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42e1a0:	add	x0, x0, #0xd4
  42e1a4:	bl	403ef0 <getenv@plt>
  42e1a8:	bl	41f868 <ferror@plt+0x1b888>
  42e1ac:	str	x0, [x19, #3960]
  42e1b0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e1b4:	add	x0, x0, #0xf80
  42e1b8:	mov	w1, #0x1                   	// #1
  42e1bc:	bl	427a94 <ferror@plt+0x23ab4>
  42e1c0:	ldr	x0, [x19, #3960]
  42e1c4:	cbz	x0, 42e1d4 <ferror@plt+0x2a1f4>
  42e1c8:	ldr	x19, [sp, #16]
  42e1cc:	ldp	x29, x30, [sp], #32
  42e1d0:	ret
  42e1d4:	ldr	x19, [sp, #16]
  42e1d8:	ldp	x29, x30, [sp], #32
  42e1dc:	b	42e06c <ferror@plt+0x2a08c>
  42e1e0:	stp	x29, x30, [sp, #-48]!
  42e1e4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e1e8:	add	x0, x0, #0xf58
  42e1ec:	stp	x22, x21, [sp, #16]
  42e1f0:	stp	x20, x19, [sp, #32]
  42e1f4:	mov	x29, sp
  42e1f8:	bl	42fcfc <ferror@plt+0x2bd1c>
  42e1fc:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  42e200:	ldr	x19, [x21, #3976]
  42e204:	cbz	x19, 42e270 <ferror@plt+0x2a290>
  42e208:	mov	w0, #0x40                  	// #64
  42e20c:	bl	4141b0 <ferror@plt+0x101d0>
  42e210:	str	x0, [x21, #3976]
  42e214:	bl	42e288 <ferror@plt+0x2a2a8>
  42e218:	mov	x22, xzr
  42e21c:	b	42e240 <ferror@plt+0x2a260>
  42e220:	ldr	x8, [x21, #3976]
  42e224:	ldr	x0, [x8, x22]
  42e228:	bl	414260 <ferror@plt+0x10280>
  42e22c:	ldr	x8, [x21, #3976]
  42e230:	str	x20, [x8, x22]
  42e234:	add	x22, x22, #0x8
  42e238:	cmp	x22, #0x40
  42e23c:	b.eq	42e268 <ferror@plt+0x2a288>  // b.none
  42e240:	ldr	x8, [x21, #3976]
  42e244:	ldr	x20, [x19, x22]
  42e248:	ldr	x1, [x8, x22]
  42e24c:	cbz	x1, 42e230 <ferror@plt+0x2a250>
  42e250:	mov	x0, x20
  42e254:	bl	4255dc <ferror@plt+0x215fc>
  42e258:	cbz	w0, 42e220 <ferror@plt+0x2a240>
  42e25c:	mov	x0, x20
  42e260:	bl	414260 <ferror@plt+0x10280>
  42e264:	b	42e234 <ferror@plt+0x2a254>
  42e268:	mov	x0, x19
  42e26c:	bl	414260 <ferror@plt+0x10280>
  42e270:	ldp	x20, x19, [sp, #32]
  42e274:	ldp	x22, x21, [sp, #16]
  42e278:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e27c:	add	x0, x0, #0xf58
  42e280:	ldp	x29, x30, [sp], #48
  42e284:	b	42fda8 <ferror@plt+0x2bdc8>
  42e288:	sub	sp, sp, #0x70
  42e28c:	stp	x29, x30, [sp, #16]
  42e290:	stp	x28, x27, [sp, #32]
  42e294:	stp	x26, x25, [sp, #48]
  42e298:	stp	x24, x23, [sp, #64]
  42e29c:	stp	x22, x21, [sp, #80]
  42e2a0:	stp	x20, x19, [sp, #96]
  42e2a4:	add	x29, sp, #0x10
  42e2a8:	bl	42df90 <ferror@plt+0x29fb0>
  42e2ac:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42e2b0:	ldr	x0, [x8, #3944]
  42e2b4:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e2b8:	add	x1, x1, #0x308
  42e2bc:	mov	x2, xzr
  42e2c0:	bl	40afb0 <ferror@plt+0x6fd0>
  42e2c4:	add	x1, sp, #0x8
  42e2c8:	mov	x2, xzr
  42e2cc:	mov	x3, xzr
  42e2d0:	mov	x19, x0
  42e2d4:	bl	409c14 <ferror@plt+0x5c34>
  42e2d8:	cbz	w0, 42e5f0 <ferror@plt+0x2a610>
  42e2dc:	ldr	x0, [sp, #8]
  42e2e0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  42e2e4:	add	x1, x1, #0x4d0
  42e2e8:	mov	w2, #0xffffffff            	// #-1
  42e2ec:	str	x19, [sp]
  42e2f0:	bl	420ee0 <ferror@plt+0x1cf00>
  42e2f4:	mov	x20, x0
  42e2f8:	bl	421d4c <ferror@plt+0x1dd6c>
  42e2fc:	ldr	x8, [sp, #8]
  42e300:	mov	w21, w0
  42e304:	mov	x0, x8
  42e308:	bl	414260 <ferror@plt+0x10280>
  42e30c:	cmp	w21, #0x1
  42e310:	b.lt	42e5e4 <ferror@plt+0x2a604>  // b.tstop
  42e314:	mov	w28, w21
  42e318:	adrp	x21, 47a000 <ferror@plt+0x76020>
  42e31c:	adrp	x25, 47a000 <ferror@plt+0x76020>
  42e320:	adrp	x26, 47a000 <ferror@plt+0x76020>
  42e324:	mov	x24, xzr
  42e328:	add	x21, x21, #0x317
  42e32c:	add	x25, x25, #0x327
  42e330:	add	x26, x26, #0x339
  42e334:	b	42e370 <ferror@plt+0x2a390>
  42e338:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e33c:	add	x0, x0, #0xf20
  42e340:	bl	427a94 <ferror@plt+0x23ab4>
  42e344:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42e348:	ldr	x0, [x8, #3872]
  42e34c:	mov	x1, x23
  42e350:	mov	x2, xzr
  42e354:	bl	40afb0 <ferror@plt+0x6fd0>
  42e358:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42e35c:	ldr	x8, [x8, #3976]
  42e360:	str	x0, [x8, x22, lsl #3]
  42e364:	add	x24, x24, #0x1
  42e368:	cmp	x24, x28
  42e36c:	b.eq	42e5e4 <ferror@plt+0x2a604>  // b.none
  42e370:	ldr	x23, [x20, x24, lsl #3]
  42e374:	mov	x0, x23
  42e378:	bl	403510 <strlen@plt>
  42e37c:	cmp	w0, #0x1
  42e380:	b.lt	42e39c <ferror@plt+0x2a3bc>  // b.tstop
  42e384:	sub	w8, w0, #0x1
  42e388:	sxtw	x8, w8
  42e38c:	ldrb	w9, [x23, x8]
  42e390:	cmp	w9, #0xa
  42e394:	b.ne	42e39c <ferror@plt+0x2a3bc>  // b.any
  42e398:	strb	wzr, [x23, x8]
  42e39c:	add	x27, x23, #0x7
  42e3a0:	b	42e3ac <ferror@plt+0x2a3cc>
  42e3a4:	add	x23, x23, #0x1
  42e3a8:	add	x27, x27, #0x1
  42e3ac:	ldrb	w8, [x23]
  42e3b0:	cmp	w8, #0x20
  42e3b4:	b.eq	42e3a4 <ferror@plt+0x2a3c4>  // b.none
  42e3b8:	cmp	w8, #0x9
  42e3bc:	b.eq	42e3a4 <ferror@plt+0x2a3c4>  // b.none
  42e3c0:	mov	w2, #0xf                   	// #15
  42e3c4:	mov	x0, x23
  42e3c8:	mov	x1, x21
  42e3cc:	bl	403880 <strncmp@plt>
  42e3d0:	cbz	w0, 42e480 <ferror@plt+0x2a4a0>
  42e3d4:	mov	w2, #0x11                  	// #17
  42e3d8:	mov	x0, x23
  42e3dc:	mov	x1, x25
  42e3e0:	bl	403880 <strncmp@plt>
  42e3e4:	cbz	w0, 42e48c <ferror@plt+0x2a4ac>
  42e3e8:	mov	w2, #0x10                  	// #16
  42e3ec:	mov	x0, x23
  42e3f0:	mov	x1, x26
  42e3f4:	bl	403880 <strncmp@plt>
  42e3f8:	cbz	w0, 42e498 <ferror@plt+0x2a4b8>
  42e3fc:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e400:	mov	w2, #0xd                   	// #13
  42e404:	mov	x0, x23
  42e408:	add	x1, x1, #0x34a
  42e40c:	bl	403880 <strncmp@plt>
  42e410:	cbz	w0, 42e4a4 <ferror@plt+0x2a4c4>
  42e414:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e418:	mov	w2, #0x10                  	// #16
  42e41c:	mov	x0, x23
  42e420:	add	x1, x1, #0x358
  42e424:	bl	403880 <strncmp@plt>
  42e428:	cbz	w0, 42e4b0 <ferror@plt+0x2a4d0>
  42e42c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e430:	mov	w2, #0x13                  	// #19
  42e434:	mov	x0, x23
  42e438:	add	x1, x1, #0x369
  42e43c:	bl	403880 <strncmp@plt>
  42e440:	cbz	w0, 42e4bc <ferror@plt+0x2a4dc>
  42e444:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e448:	mov	w2, #0x11                  	// #17
  42e44c:	mov	x0, x23
  42e450:	add	x1, x1, #0x37d
  42e454:	bl	403880 <strncmp@plt>
  42e458:	cbz	w0, 42e4c8 <ferror@plt+0x2a4e8>
  42e45c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e460:	mov	w2, #0xe                   	// #14
  42e464:	mov	x0, x23
  42e468:	add	x1, x1, #0x38f
  42e46c:	bl	403880 <strncmp@plt>
  42e470:	cbnz	w0, 42e364 <ferror@plt+0x2a384>
  42e474:	mov	w8, #0xe                   	// #14
  42e478:	mov	w22, #0x7                   	// #7
  42e47c:	b	42e4d0 <ferror@plt+0x2a4f0>
  42e480:	mov	x22, xzr
  42e484:	mov	w8, #0xf                   	// #15
  42e488:	b	42e4d0 <ferror@plt+0x2a4f0>
  42e48c:	mov	w8, #0x11                  	// #17
  42e490:	mov	w22, #0x1                   	// #1
  42e494:	b	42e4d0 <ferror@plt+0x2a4f0>
  42e498:	mov	w8, #0x10                  	// #16
  42e49c:	mov	w22, #0x2                   	// #2
  42e4a0:	b	42e4d0 <ferror@plt+0x2a4f0>
  42e4a4:	mov	w8, #0xd                   	// #13
  42e4a8:	mov	w22, #0x3                   	// #3
  42e4ac:	b	42e4d0 <ferror@plt+0x2a4f0>
  42e4b0:	mov	w8, #0x10                  	// #16
  42e4b4:	mov	w22, #0x4                   	// #4
  42e4b8:	b	42e4d0 <ferror@plt+0x2a4f0>
  42e4bc:	mov	w8, #0x13                  	// #19
  42e4c0:	mov	w22, #0x5                   	// #5
  42e4c4:	b	42e4d0 <ferror@plt+0x2a4f0>
  42e4c8:	mov	w8, #0x11                  	// #17
  42e4cc:	mov	w22, #0x6                   	// #6
  42e4d0:	add	x9, x23, x8
  42e4d4:	add	x27, x27, x8
  42e4d8:	b	42e4e4 <ferror@plt+0x2a504>
  42e4dc:	add	x9, x9, #0x1
  42e4e0:	add	x27, x27, #0x1
  42e4e4:	ldrb	w8, [x9]
  42e4e8:	cmp	w8, #0x9
  42e4ec:	b.eq	42e4dc <ferror@plt+0x2a4fc>  // b.none
  42e4f0:	cmp	w8, #0x20
  42e4f4:	b.eq	42e4dc <ferror@plt+0x2a4fc>  // b.none
  42e4f8:	cmp	w8, #0x3d
  42e4fc:	b.eq	42e508 <ferror@plt+0x2a528>  // b.none
  42e500:	b	42e364 <ferror@plt+0x2a384>
  42e504:	add	x27, x27, #0x1
  42e508:	ldurb	w8, [x27, #-6]
  42e50c:	cmp	w8, #0x9
  42e510:	b.eq	42e504 <ferror@plt+0x2a524>  // b.none
  42e514:	cmp	w8, #0x20
  42e518:	b.eq	42e504 <ferror@plt+0x2a524>  // b.none
  42e51c:	cmp	w8, #0x22
  42e520:	b.ne	42e364 <ferror@plt+0x2a384>  // b.any
  42e524:	sub	x23, x27, #0x5
  42e528:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e52c:	mov	w2, #0x5                   	// #5
  42e530:	mov	x0, x23
  42e534:	add	x1, x1, #0x39e
  42e538:	bl	403880 <strncmp@plt>
  42e53c:	cbz	w0, 42e554 <ferror@plt+0x2a574>
  42e540:	ldrb	w8, [x23]
  42e544:	cmp	w8, #0x2f
  42e548:	b.ne	42e364 <ferror@plt+0x2a384>  // b.any
  42e54c:	mov	w19, wzr
  42e550:	b	42e55c <ferror@plt+0x2a57c>
  42e554:	mov	w19, #0x1                   	// #1
  42e558:	mov	x23, x27
  42e55c:	mov	w1, #0x22                  	// #34
  42e560:	mov	x0, x23
  42e564:	bl	403a40 <strrchr@plt>
  42e568:	cbz	x0, 42e364 <ferror@plt+0x2a384>
  42e56c:	strb	wzr, [x0]
  42e570:	mov	x0, x23
  42e574:	bl	403510 <strlen@plt>
  42e578:	sub	w8, w0, #0x1
  42e57c:	sxtw	x8, w8
  42e580:	ldrb	w9, [x23, x8]
  42e584:	cmp	w9, #0x2f
  42e588:	b.ne	42e590 <ferror@plt+0x2a5b0>  // b.any
  42e58c:	strb	wzr, [x23, x8]
  42e590:	cbz	w19, 42e5d8 <ferror@plt+0x2a5f8>
  42e594:	dmb	ish
  42e598:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42e59c:	ldr	x8, [x8, #3872]
  42e5a0:	cbnz	x8, 42e344 <ferror@plt+0x2a364>
  42e5a4:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e5a8:	add	x0, x0, #0xf20
  42e5ac:	bl	4279ec <ferror@plt+0x23a0c>
  42e5b0:	cbz	w0, 42e344 <ferror@plt+0x2a364>
  42e5b4:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42e5b8:	add	x0, x0, #0x39f
  42e5bc:	bl	408dfc <ferror@plt+0x4e1c>
  42e5c0:	bl	41f868 <ferror@plt+0x1b888>
  42e5c4:	mov	x1, x0
  42e5c8:	cbnz	x0, 42e338 <ferror@plt+0x2a358>
  42e5cc:	bl	42d82c <ferror@plt+0x2984c>
  42e5d0:	ldr	x1, [x0, #16]
  42e5d4:	b	42e338 <ferror@plt+0x2a358>
  42e5d8:	mov	x0, x23
  42e5dc:	bl	41f868 <ferror@plt+0x1b888>
  42e5e0:	b	42e358 <ferror@plt+0x2a378>
  42e5e4:	mov	x0, x20
  42e5e8:	bl	4212b0 <ferror@plt+0x1d2d0>
  42e5ec:	ldr	x19, [sp]
  42e5f0:	mov	x0, x19
  42e5f4:	bl	414260 <ferror@plt+0x10280>
  42e5f8:	ldp	x20, x19, [sp, #96]
  42e5fc:	ldp	x22, x21, [sp, #80]
  42e600:	ldp	x24, x23, [sp, #64]
  42e604:	ldp	x26, x25, [sp, #48]
  42e608:	ldp	x28, x27, [sp, #32]
  42e60c:	ldp	x29, x30, [sp, #16]
  42e610:	add	sp, sp, #0x70
  42e614:	ret
  42e618:	stp	x29, x30, [sp, #-32]!
  42e61c:	cmp	w0, #0x8
  42e620:	stp	x20, x19, [sp, #16]
  42e624:	mov	x29, sp
  42e628:	b.cs	42e668 <ferror@plt+0x2a688>  // b.hs, b.nlast
  42e62c:	mov	w19, w0
  42e630:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e634:	add	x0, x0, #0xf58
  42e638:	bl	42fcfc <ferror@plt+0x2bd1c>
  42e63c:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42e640:	ldr	x8, [x20, #3976]
  42e644:	cbz	x8, 42e68c <ferror@plt+0x2a6ac>
  42e648:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e64c:	add	x0, x0, #0xf58
  42e650:	bl	42fda8 <ferror@plt+0x2bdc8>
  42e654:	ldr	x8, [x20, #3976]
  42e658:	ldr	x0, [x8, w19, uxtw #3]
  42e65c:	ldp	x20, x19, [sp, #16]
  42e660:	ldp	x29, x30, [sp], #32
  42e664:	ret
  42e668:	adrp	x0, 445000 <ferror@plt+0x41020>
  42e66c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e670:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42e674:	add	x0, x0, #0x2f
  42e678:	add	x1, x1, #0xe4
  42e67c:	add	x2, x2, #0x118
  42e680:	bl	415310 <ferror@plt+0x11330>
  42e684:	mov	x0, xzr
  42e688:	b	42e65c <ferror@plt+0x2a67c>
  42e68c:	mov	w0, #0x40                  	// #64
  42e690:	bl	4141b0 <ferror@plt+0x101d0>
  42e694:	str	x0, [x20, #3976]
  42e698:	bl	42e288 <ferror@plt+0x2a2a8>
  42e69c:	ldr	x8, [x20, #3976]
  42e6a0:	ldr	x8, [x8]
  42e6a4:	cbnz	x8, 42e648 <ferror@plt+0x2a668>
  42e6a8:	dmb	ish
  42e6ac:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42e6b0:	ldr	x9, [x8, #3872]
  42e6b4:	cbnz	x9, 42e6fc <ferror@plt+0x2a71c>
  42e6b8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e6bc:	add	x0, x0, #0xf20
  42e6c0:	bl	4279ec <ferror@plt+0x23a0c>
  42e6c4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42e6c8:	cbz	w0, 42e6fc <ferror@plt+0x2a71c>
  42e6cc:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42e6d0:	add	x0, x0, #0x39f
  42e6d4:	bl	408dfc <ferror@plt+0x4e1c>
  42e6d8:	bl	41f868 <ferror@plt+0x1b888>
  42e6dc:	mov	x1, x0
  42e6e0:	cbnz	x0, 42e6ec <ferror@plt+0x2a70c>
  42e6e4:	bl	42d82c <ferror@plt+0x2984c>
  42e6e8:	ldr	x1, [x0, #16]
  42e6ec:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e6f0:	add	x0, x0, #0xf20
  42e6f4:	bl	427a94 <ferror@plt+0x23ab4>
  42e6f8:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42e6fc:	ldr	x0, [x8, #3872]
  42e700:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e704:	add	x1, x1, #0x162
  42e708:	mov	x2, xzr
  42e70c:	bl	40afb0 <ferror@plt+0x6fd0>
  42e710:	ldr	x8, [x20, #3976]
  42e714:	str	x0, [x8]
  42e718:	b	42e648 <ferror@plt+0x2a668>
  42e71c:	stp	x29, x30, [sp, #-32]!
  42e720:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e724:	add	x0, x0, #0xf58
  42e728:	stp	x20, x19, [sp, #16]
  42e72c:	mov	x29, sp
  42e730:	bl	42fcfc <ferror@plt+0x2bd1c>
  42e734:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42e738:	ldr	x19, [x20, #3984]
  42e73c:	cbnz	x19, 42e778 <ferror@plt+0x2a798>
  42e740:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42e744:	add	x0, x0, #0x16a
  42e748:	bl	408dfc <ferror@plt+0x4e1c>
  42e74c:	cbz	x0, 42e758 <ferror@plt+0x2a778>
  42e750:	ldrb	w8, [x0]
  42e754:	cbnz	w8, 42e760 <ferror@plt+0x2a780>
  42e758:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42e75c:	add	x0, x0, #0x178
  42e760:	adrp	x1, 440000 <ferror@plt+0x3c020>
  42e764:	add	x1, x1, #0xf5d
  42e768:	mov	w2, wzr
  42e76c:	bl	420ee0 <ferror@plt+0x1cf00>
  42e770:	mov	x19, x0
  42e774:	str	x0, [x20, #3984]
  42e778:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e77c:	add	x0, x0, #0xf58
  42e780:	bl	42fda8 <ferror@plt+0x2bdc8>
  42e784:	mov	x0, x19
  42e788:	ldp	x20, x19, [sp, #16]
  42e78c:	ldp	x29, x30, [sp], #32
  42e790:	ret
  42e794:	stp	x29, x30, [sp, #-32]!
  42e798:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e79c:	add	x0, x0, #0xf58
  42e7a0:	stp	x20, x19, [sp, #16]
  42e7a4:	mov	x29, sp
  42e7a8:	bl	42fcfc <ferror@plt+0x2bd1c>
  42e7ac:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  42e7b0:	ldr	x19, [x20, #3992]
  42e7b4:	cbnz	x19, 42e7f0 <ferror@plt+0x2a810>
  42e7b8:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42e7bc:	add	x0, x0, #0x196
  42e7c0:	bl	408dfc <ferror@plt+0x4e1c>
  42e7c4:	cbz	x0, 42e7d0 <ferror@plt+0x2a7f0>
  42e7c8:	ldrb	w8, [x0]
  42e7cc:	cbnz	w8, 42e7d8 <ferror@plt+0x2a7f8>
  42e7d0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42e7d4:	add	x0, x0, #0x1a6
  42e7d8:	adrp	x1, 440000 <ferror@plt+0x3c020>
  42e7dc:	add	x1, x1, #0xf5d
  42e7e0:	mov	w2, wzr
  42e7e4:	bl	420ee0 <ferror@plt+0x1cf00>
  42e7e8:	mov	x19, x0
  42e7ec:	str	x0, [x20, #3992]
  42e7f0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42e7f4:	add	x0, x0, #0xf58
  42e7f8:	bl	42fda8 <ferror@plt+0x2bdc8>
  42e7fc:	mov	x0, x19
  42e800:	ldp	x20, x19, [sp, #16]
  42e804:	ldp	x29, x30, [sp], #32
  42e808:	ret
  42e80c:	cbz	x0, 42e818 <ferror@plt+0x2a838>
  42e810:	str	xzr, [x0]
  42e814:	ret
  42e818:	adrp	x0, 445000 <ferror@plt+0x41020>
  42e81c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e820:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42e824:	add	x0, x0, #0x2f
  42e828:	add	x1, x1, #0x1af
  42e82c:	add	x2, x2, #0x1d2
  42e830:	b	415310 <ferror@plt+0x11330>
  42e834:	mov	w1, wzr
  42e838:	b	42e83c <ferror@plt+0x2a85c>
  42e83c:	stp	x29, x30, [sp, #-48]!
  42e840:	stp	x20, x19, [sp, #32]
  42e844:	mov	x20, x0
  42e848:	mov	x0, xzr
  42e84c:	str	x21, [sp, #16]
  42e850:	mov	x29, sp
  42e854:	mov	w21, w1
  42e858:	bl	421e10 <ferror@plt+0x1de30>
  42e85c:	mov	x19, x0
  42e860:	tbnz	w21, #1, 42e89c <ferror@plt+0x2a8bc>
  42e864:	cmp	x20, #0x3e7
  42e868:	b.ls	42e8a4 <ferror@plt+0x2a8c4>  // b.plast
  42e86c:	mov	w8, #0x423f                	// #16959
  42e870:	movk	w8, #0xf, lsl #16
  42e874:	cmp	x20, x8
  42e878:	b.hi	42e8fc <ferror@plt+0x2a91c>  // b.pmore
  42e87c:	mov	x8, #0x400000000000        	// #70368744177664
  42e880:	movk	x8, #0x408f, lsl #48
  42e884:	ucvtf	d0, x20
  42e888:	fmov	d1, x8
  42e88c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e890:	fdiv	d0, d0, d1
  42e894:	add	x1, x1, #0x232
  42e898:	b	42ea80 <ferror@plt+0x2aaa0>
  42e89c:	cmp	x20, #0x3ff
  42e8a0:	b.hi	42e8d8 <ferror@plt+0x2a8f8>  // b.pmore
  42e8a4:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  42e8a8:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e8ac:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42e8b0:	add	x0, x0, #0x9ec
  42e8b4:	add	x1, x1, #0x1eb
  42e8b8:	add	x2, x2, #0x1f3
  42e8bc:	mov	x3, x20
  42e8c0:	bl	40b7f8 <ferror@plt+0x7818>
  42e8c4:	mov	x1, x0
  42e8c8:	mov	x0, x19
  42e8cc:	mov	w2, w20
  42e8d0:	bl	423510 <ferror@plt+0x1f530>
  42e8d4:	b	42eb2c <ferror@plt+0x2ab4c>
  42e8d8:	lsr	x8, x20, #20
  42e8dc:	cbnz	x8, 42e92c <ferror@plt+0x2a94c>
  42e8e0:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  42e8e4:	ucvtf	d0, x20
  42e8e8:	fmov	d1, x8
  42e8ec:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e8f0:	fmul	d0, d0, d1
  42e8f4:	add	x1, x1, #0x1fc
  42e8f8:	b	42ea80 <ferror@plt+0x2aaa0>
  42e8fc:	mov	w8, #0xc9ff                	// #51711
  42e900:	movk	w8, #0x3b9a, lsl #16
  42e904:	cmp	x20, x8
  42e908:	b.hi	42e950 <ferror@plt+0x2a970>  // b.pmore
  42e90c:	mov	x8, #0x848000000000        	// #145685290680320
  42e910:	movk	x8, #0x412e, lsl #48
  42e914:	ucvtf	d0, x20
  42e918:	fmov	d1, x8
  42e91c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e920:	fdiv	d0, d0, d1
  42e924:	add	x1, x1, #0x23a
  42e928:	b	42ea80 <ferror@plt+0x2aaa0>
  42e92c:	lsr	x8, x20, #30
  42e930:	cbnz	x8, 42e984 <ferror@plt+0x2a9a4>
  42e934:	mov	x8, #0x3eb0000000000000    	// #4517110426252607488
  42e938:	ucvtf	d0, x20
  42e93c:	fmov	d1, x8
  42e940:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e944:	fmul	d0, d0, d1
  42e948:	add	x1, x1, #0x205
  42e94c:	b	42ea80 <ferror@plt+0x2aaa0>
  42e950:	mov	x8, #0xfff                 	// #4095
  42e954:	movk	x8, #0xd4a5, lsl #16
  42e958:	movk	x8, #0xe8, lsl #32
  42e95c:	cmp	x20, x8
  42e960:	b.hi	42e9a8 <ferror@plt+0x2a9c8>  // b.pmore
  42e964:	mov	x8, #0xcd6500000000        	// #225833675390976
  42e968:	movk	x8, #0x41cd, lsl #48
  42e96c:	ucvtf	d0, x20
  42e970:	fmov	d1, x8
  42e974:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e978:	fdiv	d0, d0, d1
  42e97c:	add	x1, x1, #0x242
  42e980:	b	42ea80 <ferror@plt+0x2aaa0>
  42e984:	lsr	x8, x20, #40
  42e988:	cbnz	x8, 42e9dc <ferror@plt+0x2a9fc>
  42e98c:	mov	x8, #0x3e10000000000000    	// #4472074429978902528
  42e990:	ucvtf	d0, x20
  42e994:	fmov	d1, x8
  42e998:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e99c:	fmul	d0, d0, d1
  42e9a0:	add	x1, x1, #0x20e
  42e9a4:	b	42ea80 <ferror@plt+0x2aaa0>
  42e9a8:	mov	x8, #0x7fff                	// #32767
  42e9ac:	movk	x8, #0xa4c6, lsl #16
  42e9b0:	movk	x8, #0x8d7e, lsl #32
  42e9b4:	movk	x8, #0x3, lsl #48
  42e9b8:	cmp	x20, x8
  42e9bc:	b.hi	42ea00 <ferror@plt+0x2aa20>  // b.pmore
  42e9c0:	adrp	x8, 479000 <ferror@plt+0x75020>
  42e9c4:	ldr	d0, [x8, #4064]
  42e9c8:	ucvtf	d1, x20
  42e9cc:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e9d0:	add	x1, x1, #0x24a
  42e9d4:	fdiv	d0, d1, d0
  42e9d8:	b	42ea80 <ferror@plt+0x2aaa0>
  42e9dc:	lsr	x8, x20, #50
  42e9e0:	cbnz	x8, 42ea30 <ferror@plt+0x2aa50>
  42e9e4:	mov	x8, #0x3d70000000000000    	// #4427038433705197568
  42e9e8:	ucvtf	d0, x20
  42e9ec:	fmov	d1, x8
  42e9f0:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42e9f4:	fmul	d0, d0, d1
  42e9f8:	add	x1, x1, #0x217
  42e9fc:	b	42ea80 <ferror@plt+0x2aaa0>
  42ea00:	mov	x8, #0xffffffffa763ffff    	// #-1486618625
  42ea04:	movk	x8, #0xb6b3, lsl #32
  42ea08:	movk	x8, #0xde0, lsl #48
  42ea0c:	cmp	x20, x8
  42ea10:	ucvtf	d0, x20
  42ea14:	b.hi	42ea54 <ferror@plt+0x2aa74>  // b.pmore
  42ea18:	adrp	x8, 479000 <ferror@plt+0x75020>
  42ea1c:	ldr	d1, [x8, #4056]
  42ea20:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42ea24:	add	x1, x1, #0x252
  42ea28:	fdiv	d0, d0, d1
  42ea2c:	b	42ea80 <ferror@plt+0x2aaa0>
  42ea30:	lsr	x8, x20, #60
  42ea34:	ucvtf	d0, x20
  42ea38:	cbnz	x8, 42ea6c <ferror@plt+0x2aa8c>
  42ea3c:	mov	x8, #0x3cd0000000000000    	// #4382002437431492608
  42ea40:	fmov	d1, x8
  42ea44:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42ea48:	fmul	d0, d0, d1
  42ea4c:	add	x1, x1, #0x220
  42ea50:	b	42ea80 <ferror@plt+0x2aaa0>
  42ea54:	adrp	x8, 479000 <ferror@plt+0x75020>
  42ea58:	ldr	d1, [x8, #4048]
  42ea5c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42ea60:	add	x1, x1, #0x25a
  42ea64:	fdiv	d0, d0, d1
  42ea68:	b	42ea80 <ferror@plt+0x2aaa0>
  42ea6c:	mov	x8, #0x3c30000000000000    	// #4336966441157787648
  42ea70:	fmov	d1, x8
  42ea74:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42ea78:	fmul	d0, d0, d1
  42ea7c:	add	x1, x1, #0x229
  42ea80:	mov	x0, x19
  42ea84:	bl	423510 <ferror@plt+0x1f530>
  42ea88:	tbz	w21, #0, 42eb2c <ferror@plt+0x2ab4c>
  42ea8c:	cmp	x20, #0x3e8
  42ea90:	mov	x3, x20
  42ea94:	b.cc	42eac0 <ferror@plt+0x2aae0>  // b.lo, b.ul, b.last
  42ea98:	mov	x9, #0xf7cf                	// #63439
  42ea9c:	movk	x9, #0xe353, lsl #16
  42eaa0:	movk	x9, #0x9ba5, lsl #32
  42eaa4:	lsr	x8, x20, #3
  42eaa8:	movk	x9, #0x20c4, lsl #48
  42eaac:	umulh	x8, x8, x9
  42eab0:	lsr	x8, x8, #4
  42eab4:	mov	w9, #0x3e8                 	// #1000
  42eab8:	msub	x8, x8, x9, x20
  42eabc:	add	x3, x8, #0x3e8
  42eac0:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  42eac4:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42eac8:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42eacc:	add	x0, x0, #0x9ec
  42ead0:	add	x1, x1, #0x262
  42ead4:	add	x2, x2, #0x26a
  42ead8:	bl	40b7f8 <ferror@plt+0x7818>
  42eadc:	mov	x21, x0
  42eae0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42eae4:	add	x0, x0, #0x273
  42eae8:	mov	x1, x20
  42eaec:	bl	41fa28 <ferror@plt+0x1ba48>
  42eaf0:	adrp	x1, 440000 <ferror@plt+0x3c020>
  42eaf4:	mov	x20, x0
  42eaf8:	add	x1, x1, #0xf75
  42eafc:	mov	x0, x19
  42eb00:	bl	422284 <ferror@plt+0x1e2a4>
  42eb04:	mov	x0, x19
  42eb08:	mov	x1, x21
  42eb0c:	mov	x2, x20
  42eb10:	bl	4235cc <ferror@plt+0x1f5ec>
  42eb14:	mov	x0, x20
  42eb18:	bl	414260 <ferror@plt+0x10280>
  42eb1c:	adrp	x1, 442000 <ferror@plt+0x3e020>
  42eb20:	add	x1, x1, #0x9f1
  42eb24:	mov	x0, x19
  42eb28:	bl	422284 <ferror@plt+0x1e2a4>
  42eb2c:	mov	x0, x19
  42eb30:	ldp	x20, x19, [sp, #32]
  42eb34:	ldr	x21, [sp, #16]
  42eb38:	mov	w1, wzr
  42eb3c:	ldp	x29, x30, [sp], #48
  42eb40:	b	422054 <ferror@plt+0x1e074>
  42eb44:	stp	x29, x30, [sp, #-32]!
  42eb48:	str	x19, [sp, #16]
  42eb4c:	mov	x19, x0
  42eb50:	cmp	x0, #0x3ff
  42eb54:	mov	x29, sp
  42eb58:	b.gt	42eb8c <ferror@plt+0x2abac>
  42eb5c:	adrp	x0, 43e000 <ferror@plt+0x3a020>
  42eb60:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42eb64:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42eb68:	and	x3, x19, #0xffffffff
  42eb6c:	add	x0, x0, #0x9ec
  42eb70:	add	x1, x1, #0x1eb
  42eb74:	add	x2, x2, #0x1f3
  42eb78:	bl	40b7f8 <ferror@plt+0x7818>
  42eb7c:	mov	w1, w19
  42eb80:	ldr	x19, [sp, #16]
  42eb84:	ldp	x29, x30, [sp], #32
  42eb88:	b	41fa28 <ferror@plt+0x1ba48>
  42eb8c:	cmp	x19, #0x100, lsl #12
  42eb90:	b.ge	42ebb0 <ferror@plt+0x2abd0>  // b.tcont
  42eb94:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  42eb98:	scvtf	d0, x19
  42eb9c:	fmov	d1, x8
  42eba0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42eba4:	fmul	d0, d0, d1
  42eba8:	add	x0, x0, #0x278
  42ebac:	b	42ec64 <ferror@plt+0x2ac84>
  42ebb0:	mov	w8, #0x3fffffff            	// #1073741823
  42ebb4:	cmp	x19, x8
  42ebb8:	b.gt	42ebd8 <ferror@plt+0x2abf8>
  42ebbc:	mov	x8, #0x3eb0000000000000    	// #4517110426252607488
  42ebc0:	scvtf	d0, x19
  42ebc4:	fmov	d1, x8
  42ebc8:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42ebcc:	fmul	d0, d0, d1
  42ebd0:	add	x0, x0, #0x23a
  42ebd4:	b	42ec64 <ferror@plt+0x2ac84>
  42ebd8:	mov	x8, #0xffffffffff          	// #1099511627775
  42ebdc:	cmp	x19, x8
  42ebe0:	b.gt	42ec00 <ferror@plt+0x2ac20>
  42ebe4:	mov	x8, #0x3e10000000000000    	// #4472074429978902528
  42ebe8:	scvtf	d0, x19
  42ebec:	fmov	d1, x8
  42ebf0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42ebf4:	fmul	d0, d0, d1
  42ebf8:	add	x0, x0, #0x242
  42ebfc:	b	42ec64 <ferror@plt+0x2ac84>
  42ec00:	mov	x8, #0x3ffffffffffff       	// #1125899906842623
  42ec04:	cmp	x19, x8
  42ec08:	b.gt	42ec28 <ferror@plt+0x2ac48>
  42ec0c:	mov	x8, #0x3d70000000000000    	// #4427038433705197568
  42ec10:	scvtf	d0, x19
  42ec14:	fmov	d1, x8
  42ec18:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42ec1c:	fmul	d0, d0, d1
  42ec20:	add	x0, x0, #0x24a
  42ec24:	b	42ec64 <ferror@plt+0x2ac84>
  42ec28:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  42ec2c:	cmp	x19, x8
  42ec30:	scvtf	d0, x19
  42ec34:	b.gt	42ec50 <ferror@plt+0x2ac70>
  42ec38:	mov	x8, #0x3cd0000000000000    	// #4382002437431492608
  42ec3c:	fmov	d1, x8
  42ec40:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42ec44:	fmul	d0, d0, d1
  42ec48:	add	x0, x0, #0x252
  42ec4c:	b	42ec64 <ferror@plt+0x2ac84>
  42ec50:	mov	x8, #0x3c30000000000000    	// #4336966441157787648
  42ec54:	fmov	d1, x8
  42ec58:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42ec5c:	fmul	d0, d0, d1
  42ec60:	add	x0, x0, #0x25a
  42ec64:	ldr	x19, [sp, #16]
  42ec68:	ldp	x29, x30, [sp], #32
  42ec6c:	b	41fa28 <ferror@plt+0x1ba48>
  42ec70:	sub	sp, sp, #0x30
  42ec74:	stp	x29, x30, [sp, #16]
  42ec78:	str	x19, [sp, #32]
  42ec7c:	dmb	ish
  42ec80:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42ec84:	ldr	x8, [x8, #4000]
  42ec88:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42ec8c:	add	x29, sp, #0x10
  42ec90:	cbnz	x8, 42ed44 <ferror@plt+0x2ad64>
  42ec94:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42ec98:	add	x0, x0, #0xfa0
  42ec9c:	bl	4279ec <ferror@plt+0x23a0c>
  42eca0:	cbz	w0, 42ed44 <ferror@plt+0x2ad64>
  42eca4:	add	x0, x29, #0x1c
  42eca8:	add	x1, x29, #0x18
  42ecac:	sub	x2, x29, #0x4
  42ecb0:	bl	4035c0 <getresuid@plt>
  42ecb4:	cbnz	w0, 42eccc <ferror@plt+0x2acec>
  42ecb8:	add	x0, sp, #0x8
  42ecbc:	add	x1, sp, #0x4
  42ecc0:	mov	x2, sp
  42ecc4:	bl	403dd0 <getresgid@plt>
  42ecc8:	cbz	w0, 42ecf4 <ferror@plt+0x2ad14>
  42eccc:	bl	403640 <getuid@plt>
  42ecd0:	str	w0, [x29, #28]
  42ecd4:	stur	w0, [x29, #-4]
  42ecd8:	bl	403c10 <getgid@plt>
  42ecdc:	str	w0, [sp, #8]
  42ece0:	str	w0, [sp]
  42ece4:	bl	403590 <geteuid@plt>
  42ece8:	str	w0, [x29, #24]
  42ecec:	bl	403570 <getegid@plt>
  42ecf0:	str	w0, [sp, #4]
  42ecf4:	ldp	w8, w9, [x29, #24]
  42ecf8:	cmp	w9, w8
  42ecfc:	mov	w8, #0x1                   	// #1
  42ed00:	b.ne	42ed30 <ferror@plt+0x2ad50>  // b.any
  42ed04:	ldur	w10, [x29, #-4]
  42ed08:	cmp	w9, w10
  42ed0c:	b.ne	42ed30 <ferror@plt+0x2ad50>  // b.any
  42ed10:	ldp	w9, w8, [sp, #4]
  42ed14:	cmp	w8, w9
  42ed18:	b.ne	42ed2c <ferror@plt+0x2ad4c>  // b.any
  42ed1c:	ldr	w9, [sp]
  42ed20:	cmp	w8, w9
  42ed24:	cset	w8, ne  // ne = any
  42ed28:	b	42ed30 <ferror@plt+0x2ad50>
  42ed2c:	mov	w8, #0x1                   	// #1
  42ed30:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42ed34:	add	x0, x0, #0xfa0
  42ed38:	mov	w1, #0x1                   	// #1
  42ed3c:	str	w8, [x19, #4008]
  42ed40:	bl	427a94 <ferror@plt+0x23ab4>
  42ed44:	ldr	w0, [x19, #4008]
  42ed48:	ldr	x19, [sp, #32]
  42ed4c:	ldp	x29, x30, [sp, #16]
  42ed50:	add	sp, sp, #0x30
  42ed54:	ret
  42ed58:	stp	x29, x30, [sp, #-32]!
  42ed5c:	mov	x29, sp
  42ed60:	mov	w0, #0x8                   	// #8
  42ed64:	str	x19, [sp, #16]
  42ed68:	str	xzr, [x29, #24]
  42ed6c:	bl	41d4f8 <ferror@plt+0x19518>
  42ed70:	add	x2, x29, #0x18
  42ed74:	mov	w1, #0x1                   	// #1
  42ed78:	mov	x19, x0
  42ed7c:	bl	42f4f0 <ferror@plt+0x2b510>
  42ed80:	cbz	w0, 42edd0 <ferror@plt+0x2adf0>
  42ed84:	ldr	w0, [x19]
  42ed88:	add	x2, x29, #0x18
  42ed8c:	mov	w1, #0x1                   	// #1
  42ed90:	bl	42f6cc <ferror@plt+0x2b6ec>
  42ed94:	cbz	w0, 42edbc <ferror@plt+0x2addc>
  42ed98:	ldr	w0, [x19, #4]
  42ed9c:	add	x2, x29, #0x18
  42eda0:	mov	w1, #0x1                   	// #1
  42eda4:	bl	42f6cc <ferror@plt+0x2b6ec>
  42eda8:	cbz	w0, 42edbc <ferror@plt+0x2addc>
  42edac:	mov	x0, x19
  42edb0:	ldr	x19, [sp, #16]
  42edb4:	ldp	x29, x30, [sp], #32
  42edb8:	ret
  42edbc:	ldr	x8, [x29, #24]
  42edc0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42edc4:	add	x0, x0, #0x3c4
  42edc8:	ldr	x1, [x8, #8]
  42edcc:	bl	42ede4 <ferror@plt+0x2ae04>
  42edd0:	ldr	x8, [x29, #24]
  42edd4:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42edd8:	add	x0, x0, #0x3a4
  42eddc:	ldr	x1, [x8, #8]
  42ede0:	bl	42ede4 <ferror@plt+0x2ae04>
  42ede4:	sub	sp, sp, #0x120
  42ede8:	stp	x29, x30, [sp, #256]
  42edec:	add	x29, sp, #0x100
  42edf0:	mov	x9, #0xffffffffffffffc8    	// #-56
  42edf4:	mov	x10, sp
  42edf8:	sub	x11, x29, #0x78
  42edfc:	movk	x9, #0xff80, lsl #32
  42ee00:	add	x12, x29, #0x20
  42ee04:	add	x10, x10, #0x80
  42ee08:	add	x11, x11, #0x38
  42ee0c:	stp	x10, x9, [x29, #-16]
  42ee10:	stp	x12, x11, [x29, #-32]
  42ee14:	stp	x1, x2, [x29, #-120]
  42ee18:	stp	x3, x4, [x29, #-104]
  42ee1c:	stp	x5, x6, [x29, #-88]
  42ee20:	stur	x7, [x29, #-72]
  42ee24:	stp	q0, q1, [sp]
  42ee28:	ldp	q0, q1, [x29, #-32]
  42ee2c:	mov	x8, x0
  42ee30:	adrp	x0, 445000 <ferror@plt+0x41020>
  42ee34:	add	x0, x0, #0x2f
  42ee38:	sub	x3, x29, #0x40
  42ee3c:	mov	w1, #0x4                   	// #4
  42ee40:	mov	x2, x8
  42ee44:	str	x28, [sp, #272]
  42ee48:	stp	q2, q3, [sp, #32]
  42ee4c:	stp	q4, q5, [sp, #64]
  42ee50:	stp	q6, q7, [sp, #96]
  42ee54:	stp	q0, q1, [x29, #-64]
  42ee58:	bl	4155f0 <ferror@plt+0x11610>
  42ee5c:	b	42ee5c <ferror@plt+0x2ae7c>
  42ee60:	ldr	w8, [x0]
  42ee64:	mov	w9, #0x1                   	// #1
  42ee68:	strh	w9, [x1, #4]
  42ee6c:	str	w8, [x1]
  42ee70:	ret
  42ee74:	sub	sp, sp, #0x30
  42ee78:	str	x19, [sp, #32]
  42ee7c:	mov	x19, x0
  42ee80:	stp	x29, x30, [sp, #16]
  42ee84:	add	x29, sp, #0x10
  42ee88:	ldr	w0, [x19]
  42ee8c:	mov	x1, sp
  42ee90:	mov	w2, #0x10                  	// #16
  42ee94:	bl	403db0 <read@plt>
  42ee98:	cmp	x0, #0x10
  42ee9c:	b.eq	42ee88 <ferror@plt+0x2aea8>  // b.none
  42eea0:	ldr	x19, [sp, #32]
  42eea4:	ldp	x29, x30, [sp, #16]
  42eea8:	add	sp, sp, #0x30
  42eeac:	ret
  42eeb0:	sub	sp, sp, #0x30
  42eeb4:	stp	x29, x30, [sp, #16]
  42eeb8:	add	x29, sp, #0x10
  42eebc:	mov	w8, #0x1                   	// #1
  42eec0:	str	x8, [x29, #24]
  42eec4:	str	x19, [sp, #32]
  42eec8:	mov	x19, x0
  42eecc:	ldr	w0, [x0, #4]
  42eed0:	cmn	w0, #0x1
  42eed4:	b.eq	42ef28 <ferror@plt+0x2af48>  // b.none
  42eed8:	add	x1, x29, #0x18
  42eedc:	mov	w2, #0x1                   	// #1
  42eee0:	bl	403a80 <write@plt>
  42eee4:	cmn	w0, #0x1
  42eee8:	b.ne	42ef50 <ferror@plt+0x2af70>  // b.any
  42eeec:	bl	403ee0 <__errno_location@plt>
  42eef0:	ldr	w8, [x0]
  42eef4:	cmp	w8, #0x4
  42eef8:	b.ne	42ef50 <ferror@plt+0x2af70>  // b.any
  42eefc:	ldr	w8, [x19, #4]
  42ef00:	add	x1, x29, #0x18
  42ef04:	mov	w2, #0x1                   	// #1
  42ef08:	str	x0, [sp, #8]
  42ef0c:	mov	w0, w8
  42ef10:	bl	403a80 <write@plt>
  42ef14:	mov	x8, x0
  42ef18:	ldr	x0, [sp, #8]
  42ef1c:	cmn	w8, #0x1
  42ef20:	b.eq	42eef0 <ferror@plt+0x2af10>  // b.none
  42ef24:	b	42ef50 <ferror@plt+0x2af70>
  42ef28:	ldr	w0, [x19]
  42ef2c:	add	x1, x29, #0x18
  42ef30:	mov	w2, #0x8                   	// #8
  42ef34:	bl	403a80 <write@plt>
  42ef38:	cmn	w0, #0x1
  42ef3c:	b.ne	42ef50 <ferror@plt+0x2af70>  // b.any
  42ef40:	bl	403ee0 <__errno_location@plt>
  42ef44:	ldr	w8, [x0]
  42ef48:	cmp	w8, #0x4
  42ef4c:	b.eq	42ef28 <ferror@plt+0x2af48>  // b.none
  42ef50:	ldr	x19, [sp, #32]
  42ef54:	ldp	x29, x30, [sp, #16]
  42ef58:	add	sp, sp, #0x30
  42ef5c:	ret
  42ef60:	stp	x29, x30, [sp, #-32]!
  42ef64:	str	x19, [sp, #16]
  42ef68:	mov	x19, x0
  42ef6c:	ldr	w0, [x0]
  42ef70:	mov	x29, sp
  42ef74:	bl	403a20 <close@plt>
  42ef78:	ldr	w0, [x19, #4]
  42ef7c:	cmn	w0, #0x1
  42ef80:	b.eq	42ef88 <ferror@plt+0x2afa8>  // b.none
  42ef84:	bl	403a20 <close@plt>
  42ef88:	mov	x1, x19
  42ef8c:	ldr	x19, [sp, #16]
  42ef90:	mov	w0, #0x8                   	// #8
  42ef94:	ldp	x29, x30, [sp], #32
  42ef98:	b	41dec0 <ferror@plt+0x19ee0>
  42ef9c:	sub	sp, sp, #0x140
  42efa0:	stp	x29, x30, [sp, #288]
  42efa4:	add	x29, sp, #0x120
  42efa8:	mov	x9, #0xffffffffffffffc8    	// #-56
  42efac:	mov	x10, sp
  42efb0:	add	x11, sp, #0x88
  42efb4:	movk	x9, #0xff80, lsl #32
  42efb8:	add	x12, x29, #0x20
  42efbc:	add	x10, x10, #0x80
  42efc0:	add	x11, x11, #0x38
  42efc4:	stp	x10, x9, [x29, #-48]
  42efc8:	stp	x12, x11, [x29, #-64]
  42efcc:	stp	q0, q1, [sp]
  42efd0:	ldp	q0, q1, [x29, #-64]
  42efd4:	str	x28, [sp, #304]
  42efd8:	stp	x1, x2, [sp, #136]
  42efdc:	stp	x3, x4, [sp, #152]
  42efe0:	stp	x5, x6, [sp, #168]
  42efe4:	str	x7, [sp, #184]
  42efe8:	stp	q2, q3, [sp, #32]
  42efec:	stp	q4, q5, [sp, #64]
  42eff0:	stp	q6, q7, [sp, #96]
  42eff4:	stp	q0, q1, [x29, #-96]
  42eff8:	cbz	x0, 42f02c <ferror@plt+0x2b04c>
  42effc:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  42f000:	mov	x8, x0
  42f004:	ldp	q0, q1, [x29, #-96]
  42f008:	ldr	x0, [x9, #2304]
  42f00c:	sub	x2, x29, #0x20
  42f010:	mov	x1, x8
  42f014:	stp	q0, q1, [x29, #-32]
  42f018:	bl	403eb0 <vfprintf@plt>
  42f01c:	ldr	x28, [sp, #304]
  42f020:	ldp	x29, x30, [sp, #288]
  42f024:	add	sp, sp, #0x140
  42f028:	ret
  42f02c:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f030:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f034:	adrp	x2, 43d000 <ferror@plt+0x39020>
  42f038:	add	x0, x0, #0x2f
  42f03c:	add	x1, x1, #0x3ec
  42f040:	add	x2, x2, #0x62
  42f044:	bl	415310 <ferror@plt+0x11330>
  42f048:	mov	w0, #0xffffffff            	// #-1
  42f04c:	b	42f01c <ferror@plt+0x2b03c>
  42f050:	sub	sp, sp, #0x50
  42f054:	stp	x29, x30, [sp, #64]
  42f058:	add	x29, sp, #0x40
  42f05c:	cbz	x0, 42f090 <ferror@plt+0x2b0b0>
  42f060:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  42f064:	mov	x8, x0
  42f068:	ldp	q1, q0, [x1]
  42f06c:	ldr	x0, [x9, #2304]
  42f070:	add	x2, sp, #0x20
  42f074:	mov	x1, x8
  42f078:	stp	q1, q0, [sp]
  42f07c:	stp	q1, q0, [sp, #32]
  42f080:	bl	403eb0 <vfprintf@plt>
  42f084:	ldp	x29, x30, [sp, #64]
  42f088:	add	sp, sp, #0x50
  42f08c:	ret
  42f090:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f094:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f098:	adrp	x2, 43d000 <ferror@plt+0x39020>
  42f09c:	add	x0, x0, #0x2f
  42f0a0:	add	x1, x1, #0x3ec
  42f0a4:	add	x2, x2, #0x62
  42f0a8:	bl	415310 <ferror@plt+0x11330>
  42f0ac:	mov	w0, #0xffffffff            	// #-1
  42f0b0:	b	42f084 <ferror@plt+0x2b0a4>
  42f0b4:	sub	sp, sp, #0x130
  42f0b8:	stp	x29, x30, [sp, #272]
  42f0bc:	add	x29, sp, #0x110
  42f0c0:	mov	x8, #0xffffffffffffffd0    	// #-48
  42f0c4:	mov	x9, sp
  42f0c8:	add	x10, sp, #0x80
  42f0cc:	movk	x8, #0xff80, lsl #32
  42f0d0:	add	x11, x29, #0x20
  42f0d4:	add	x9, x9, #0x80
  42f0d8:	add	x10, x10, #0x30
  42f0dc:	stp	x9, x8, [x29, #-48]
  42f0e0:	stp	x11, x10, [x29, #-64]
  42f0e4:	stp	q1, q2, [sp, #16]
  42f0e8:	str	q0, [sp]
  42f0ec:	ldp	q0, q1, [x29, #-64]
  42f0f0:	str	x28, [sp, #288]
  42f0f4:	stp	x2, x3, [sp, #128]
  42f0f8:	stp	x4, x5, [sp, #144]
  42f0fc:	stp	x6, x7, [sp, #160]
  42f100:	stp	q3, q4, [sp, #48]
  42f104:	stp	q5, q6, [sp, #80]
  42f108:	str	q7, [sp, #112]
  42f10c:	stp	q0, q1, [x29, #-96]
  42f110:	cbz	x1, 42f134 <ferror@plt+0x2b154>
  42f114:	ldp	q0, q1, [x29, #-96]
  42f118:	sub	x2, x29, #0x20
  42f11c:	stp	q0, q1, [x29, #-32]
  42f120:	bl	403eb0 <vfprintf@plt>
  42f124:	ldr	x28, [sp, #288]
  42f128:	ldp	x29, x30, [sp, #272]
  42f12c:	add	sp, sp, #0x130
  42f130:	ret
  42f134:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f138:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f13c:	adrp	x2, 43d000 <ferror@plt+0x39020>
  42f140:	add	x0, x0, #0x2f
  42f144:	add	x1, x1, #0x413
  42f148:	add	x2, x2, #0x62
  42f14c:	bl	415310 <ferror@plt+0x11330>
  42f150:	mov	w0, #0xffffffff            	// #-1
  42f154:	b	42f124 <ferror@plt+0x2b144>
  42f158:	sub	sp, sp, #0x30
  42f15c:	stp	x29, x30, [sp, #32]
  42f160:	add	x29, sp, #0x20
  42f164:	cbz	x1, 42f184 <ferror@plt+0x2b1a4>
  42f168:	ldp	q1, q0, [x2]
  42f16c:	mov	x2, sp
  42f170:	stp	q1, q0, [sp]
  42f174:	bl	403eb0 <vfprintf@plt>
  42f178:	ldp	x29, x30, [sp, #32]
  42f17c:	add	sp, sp, #0x30
  42f180:	ret
  42f184:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f188:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f18c:	adrp	x2, 43d000 <ferror@plt+0x39020>
  42f190:	add	x0, x0, #0x2f
  42f194:	add	x1, x1, #0x413
  42f198:	add	x2, x2, #0x62
  42f19c:	bl	415310 <ferror@plt+0x11330>
  42f1a0:	mov	w0, #0xffffffff            	// #-1
  42f1a4:	b	42f178 <ferror@plt+0x2b198>
  42f1a8:	sub	sp, sp, #0x130
  42f1ac:	stp	x29, x30, [sp, #272]
  42f1b0:	add	x29, sp, #0x110
  42f1b4:	mov	x8, #0xffffffffffffffd0    	// #-48
  42f1b8:	mov	x9, sp
  42f1bc:	add	x10, sp, #0x80
  42f1c0:	movk	x8, #0xff80, lsl #32
  42f1c4:	add	x11, x29, #0x20
  42f1c8:	add	x9, x9, #0x80
  42f1cc:	add	x10, x10, #0x30
  42f1d0:	stp	x9, x8, [x29, #-48]
  42f1d4:	stp	x11, x10, [x29, #-64]
  42f1d8:	stp	q1, q2, [sp, #16]
  42f1dc:	str	q0, [sp]
  42f1e0:	ldp	q0, q1, [x29, #-64]
  42f1e4:	str	x28, [sp, #288]
  42f1e8:	stp	x2, x3, [sp, #128]
  42f1ec:	stp	x4, x5, [sp, #144]
  42f1f0:	stp	x6, x7, [sp, #160]
  42f1f4:	stp	q3, q4, [sp, #48]
  42f1f8:	stp	q5, q6, [sp, #80]
  42f1fc:	str	q7, [sp, #112]
  42f200:	stp	q0, q1, [x29, #-96]
  42f204:	cbz	x0, 42f22c <ferror@plt+0x2b24c>
  42f208:	cbz	x1, 42f248 <ferror@plt+0x2b268>
  42f20c:	ldp	q0, q1, [x29, #-96]
  42f210:	sub	x2, x29, #0x20
  42f214:	stp	q0, q1, [x29, #-32]
  42f218:	bl	403d90 <vsprintf@plt>
  42f21c:	ldr	x28, [sp, #288]
  42f220:	ldp	x29, x30, [sp, #272]
  42f224:	add	sp, sp, #0x130
  42f228:	ret
  42f22c:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f230:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f234:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42f238:	add	x0, x0, #0x2f
  42f23c:	add	x1, x1, #0x443
  42f240:	add	x2, x2, #0x4b8
  42f244:	b	42f260 <ferror@plt+0x2b280>
  42f248:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f24c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f250:	adrp	x2, 43d000 <ferror@plt+0x39020>
  42f254:	add	x0, x0, #0x2f
  42f258:	add	x1, x1, #0x443
  42f25c:	add	x2, x2, #0x62
  42f260:	bl	415310 <ferror@plt+0x11330>
  42f264:	mov	w0, #0xffffffff            	// #-1
  42f268:	b	42f21c <ferror@plt+0x2b23c>
  42f26c:	sub	sp, sp, #0x30
  42f270:	stp	x29, x30, [sp, #32]
  42f274:	add	x29, sp, #0x20
  42f278:	cbz	x0, 42f29c <ferror@plt+0x2b2bc>
  42f27c:	cbz	x1, 42f2b8 <ferror@plt+0x2b2d8>
  42f280:	ldp	q1, q0, [x2]
  42f284:	mov	x2, sp
  42f288:	stp	q1, q0, [sp]
  42f28c:	bl	403d90 <vsprintf@plt>
  42f290:	ldp	x29, x30, [sp, #32]
  42f294:	add	sp, sp, #0x30
  42f298:	ret
  42f29c:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f2a0:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f2a4:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42f2a8:	add	x0, x0, #0x2f
  42f2ac:	add	x1, x1, #0x443
  42f2b0:	add	x2, x2, #0x4b8
  42f2b4:	b	42f2d0 <ferror@plt+0x2b2f0>
  42f2b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f2bc:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f2c0:	adrp	x2, 43d000 <ferror@plt+0x39020>
  42f2c4:	add	x0, x0, #0x2f
  42f2c8:	add	x1, x1, #0x443
  42f2cc:	add	x2, x2, #0x62
  42f2d0:	bl	415310 <ferror@plt+0x11330>
  42f2d4:	mov	w0, #0xffffffff            	// #-1
  42f2d8:	b	42f290 <ferror@plt+0x2b2b0>
  42f2dc:	sub	sp, sp, #0x130
  42f2e0:	stp	x29, x30, [sp, #272]
  42f2e4:	add	x29, sp, #0x110
  42f2e8:	mov	x8, #0xffffffffffffffd8    	// #-40
  42f2ec:	mov	x9, sp
  42f2f0:	add	x10, sp, #0x88
  42f2f4:	movk	x8, #0xff80, lsl #32
  42f2f8:	add	x11, x29, #0x20
  42f2fc:	add	x9, x9, #0x80
  42f300:	add	x10, x10, #0x28
  42f304:	stp	x9, x8, [x29, #-48]
  42f308:	stp	x11, x10, [x29, #-64]
  42f30c:	stp	q1, q2, [sp, #16]
  42f310:	str	q0, [sp]
  42f314:	ldp	q0, q1, [x29, #-64]
  42f318:	str	x28, [sp, #288]
  42f31c:	stp	x3, x4, [sp, #136]
  42f320:	stp	x5, x6, [sp, #152]
  42f324:	str	x7, [sp, #168]
  42f328:	stp	q3, q4, [sp, #48]
  42f32c:	stp	q5, q6, [sp, #80]
  42f330:	str	q7, [sp, #112]
  42f334:	stp	q0, q1, [x29, #-96]
  42f338:	cbnz	x0, 42f340 <ferror@plt+0x2b360>
  42f33c:	cbnz	x1, 42f364 <ferror@plt+0x2b384>
  42f340:	cbz	x2, 42f380 <ferror@plt+0x2b3a0>
  42f344:	ldp	q0, q1, [x29, #-96]
  42f348:	sub	x3, x29, #0x20
  42f34c:	stp	q0, q1, [x29, #-32]
  42f350:	bl	403e50 <vsnprintf@plt>
  42f354:	ldr	x28, [sp, #288]
  42f358:	ldp	x29, x30, [sp, #272]
  42f35c:	add	sp, sp, #0x130
  42f360:	ret
  42f364:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f368:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f36c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42f370:	add	x0, x0, #0x2f
  42f374:	add	x1, x1, #0x474
  42f378:	add	x2, x2, #0x4ae
  42f37c:	b	42f398 <ferror@plt+0x2b3b8>
  42f380:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f384:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f388:	adrp	x2, 43d000 <ferror@plt+0x39020>
  42f38c:	add	x0, x0, #0x2f
  42f390:	add	x1, x1, #0x474
  42f394:	add	x2, x2, #0x62
  42f398:	bl	415310 <ferror@plt+0x11330>
  42f39c:	mov	w0, #0xffffffff            	// #-1
  42f3a0:	b	42f354 <ferror@plt+0x2b374>
  42f3a4:	sub	sp, sp, #0x30
  42f3a8:	stp	x29, x30, [sp, #32]
  42f3ac:	add	x29, sp, #0x20
  42f3b0:	cbnz	x0, 42f3b8 <ferror@plt+0x2b3d8>
  42f3b4:	cbnz	x1, 42f3d8 <ferror@plt+0x2b3f8>
  42f3b8:	cbz	x2, 42f3f4 <ferror@plt+0x2b414>
  42f3bc:	ldp	q1, q0, [x3]
  42f3c0:	mov	x3, sp
  42f3c4:	stp	q1, q0, [sp]
  42f3c8:	bl	403e50 <vsnprintf@plt>
  42f3cc:	ldp	x29, x30, [sp, #32]
  42f3d0:	add	sp, sp, #0x30
  42f3d4:	ret
  42f3d8:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f3dc:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f3e0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42f3e4:	add	x0, x0, #0x2f
  42f3e8:	add	x1, x1, #0x474
  42f3ec:	add	x2, x2, #0x4ae
  42f3f0:	b	42f40c <ferror@plt+0x2b42c>
  42f3f4:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f3f8:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f3fc:	adrp	x2, 43d000 <ferror@plt+0x39020>
  42f400:	add	x0, x0, #0x2f
  42f404:	add	x1, x1, #0x474
  42f408:	add	x2, x2, #0x62
  42f40c:	bl	415310 <ferror@plt+0x11330>
  42f410:	mov	w0, #0xffffffff            	// #-1
  42f414:	b	42f3cc <ferror@plt+0x2b3ec>
  42f418:	sub	sp, sp, #0x50
  42f41c:	stp	x29, x30, [sp, #32]
  42f420:	str	x21, [sp, #48]
  42f424:	stp	x20, x19, [sp, #64]
  42f428:	add	x29, sp, #0x20
  42f42c:	cbz	x0, 42f494 <ferror@plt+0x2b4b4>
  42f430:	ldp	q1, q0, [x2]
  42f434:	mov	x2, sp
  42f438:	mov	x19, x0
  42f43c:	stp	q1, q0, [sp]
  42f440:	bl	403c70 <vasprintf@plt>
  42f444:	mov	w20, w0
  42f448:	tbnz	w0, #31, 42f478 <ferror@plt+0x2b498>
  42f44c:	bl	4145a8 <ferror@plt+0x105c8>
  42f450:	cbnz	w0, 42f47c <ferror@plt+0x2b49c>
  42f454:	ldr	x0, [x19]
  42f458:	mov	w1, w20
  42f45c:	bl	41f90c <ferror@plt+0x1b92c>
  42f460:	ldr	x8, [x19]
  42f464:	mov	x21, x0
  42f468:	mov	x0, x8
  42f46c:	bl	403bf0 <free@plt>
  42f470:	str	x21, [x19]
  42f474:	b	42f47c <ferror@plt+0x2b49c>
  42f478:	str	xzr, [x19]
  42f47c:	mov	w0, w20
  42f480:	ldp	x20, x19, [sp, #64]
  42f484:	ldr	x21, [sp, #48]
  42f488:	ldp	x29, x30, [sp, #32]
  42f48c:	add	sp, sp, #0x50
  42f490:	ret
  42f494:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f498:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f49c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42f4a0:	add	x0, x0, #0x2f
  42f4a4:	add	x1, x1, #0x4c7
  42f4a8:	add	x2, x2, #0x4b8
  42f4ac:	bl	415310 <ferror@plt+0x11330>
  42f4b0:	mov	w20, #0xffffffff            	// #-1
  42f4b4:	b	42f47c <ferror@plt+0x2b49c>
  42f4b8:	stp	x29, x30, [sp, #-32]!
  42f4bc:	str	x19, [sp, #16]
  42f4c0:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  42f4c4:	ldr	w0, [x19, #4048]
  42f4c8:	mov	x29, sp
  42f4cc:	cbz	w0, 42f4dc <ferror@plt+0x2b4fc>
  42f4d0:	ldr	x19, [sp, #16]
  42f4d4:	ldp	x29, x30, [sp], #32
  42f4d8:	ret
  42f4dc:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42f4e0:	add	x0, x0, #0x4fa
  42f4e4:	bl	41a6d4 <ferror@plt+0x166f4>
  42f4e8:	str	w0, [x19, #4048]
  42f4ec:	b	42f4d0 <ferror@plt+0x2b4f0>
  42f4f0:	stp	x29, x30, [sp, #-64]!
  42f4f4:	cmp	w1, #0x2
  42f4f8:	str	x23, [sp, #16]
  42f4fc:	stp	x22, x21, [sp, #32]
  42f500:	stp	x20, x19, [sp, #48]
  42f504:	mov	x29, sp
  42f508:	b.cs	42f660 <ferror@plt+0x2b680>  // b.hs, b.nlast
  42f50c:	mov	w21, w1
  42f510:	ubfiz	w1, w1, #19, #1
  42f514:	mov	x19, x2
  42f518:	mov	x20, x0
  42f51c:	bl	403af0 <pipe2@plt>
  42f520:	cbz	w0, 42f580 <ferror@plt+0x2b5a0>
  42f524:	cmn	w0, #0x1
  42f528:	b.ne	42f53c <ferror@plt+0x2b55c>  // b.any
  42f52c:	bl	403ee0 <__errno_location@plt>
  42f530:	ldr	w23, [x0]
  42f534:	cmp	w23, #0x26
  42f538:	b.ne	42f5c8 <ferror@plt+0x2b5e8>  // b.any
  42f53c:	mov	x0, x20
  42f540:	bl	403650 <pipe@plt>
  42f544:	cmn	w0, #0x1
  42f548:	b.eq	42f588 <ferror@plt+0x2b5a8>  // b.none
  42f54c:	cbz	w21, 42f580 <ferror@plt+0x2b5a0>
  42f550:	ldr	w0, [x20]
  42f554:	mov	w1, #0x2                   	// #2
  42f558:	mov	w2, w21
  42f55c:	bl	403d00 <fcntl@plt>
  42f560:	cmn	w0, #0x1
  42f564:	b.eq	42f600 <ferror@plt+0x2b620>  // b.none
  42f568:	ldr	w0, [x20, #4]
  42f56c:	mov	w1, #0x2                   	// #2
  42f570:	mov	w2, w21
  42f574:	bl	403d00 <fcntl@plt>
  42f578:	cmn	w0, #0x1
  42f57c:	b.eq	42f600 <ferror@plt+0x2b620>  // b.none
  42f580:	mov	w0, #0x1                   	// #1
  42f584:	b	42f64c <ferror@plt+0x2b66c>
  42f588:	bl	403ee0 <__errno_location@plt>
  42f58c:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  42f590:	ldr	w22, [x23, #4048]
  42f594:	ldr	w21, [x0]
  42f598:	mov	x20, x0
  42f59c:	cbz	w22, 42f684 <ferror@plt+0x2b6a4>
  42f5a0:	mov	w0, w21
  42f5a4:	bl	42003c <ferror@plt+0x1c05c>
  42f5a8:	mov	x3, x0
  42f5ac:	mov	x0, x19
  42f5b0:	mov	w1, w22
  42f5b4:	mov	w2, wzr
  42f5b8:	bl	40954c <ferror@plt+0x556c>
  42f5bc:	mov	w0, wzr
  42f5c0:	str	w21, [x20]
  42f5c4:	b	42f64c <ferror@plt+0x2b66c>
  42f5c8:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  42f5cc:	ldr	w20, [x21, #4048]
  42f5d0:	mov	x22, x0
  42f5d4:	cbz	w20, 42f69c <ferror@plt+0x2b6bc>
  42f5d8:	mov	w0, w23
  42f5dc:	bl	42003c <ferror@plt+0x1c05c>
  42f5e0:	mov	x3, x0
  42f5e4:	mov	x0, x19
  42f5e8:	mov	w1, w20
  42f5ec:	mov	w2, wzr
  42f5f0:	bl	40954c <ferror@plt+0x556c>
  42f5f4:	mov	w0, wzr
  42f5f8:	str	w23, [x22]
  42f5fc:	b	42f64c <ferror@plt+0x2b66c>
  42f600:	bl	403ee0 <__errno_location@plt>
  42f604:	mov	x21, x0
  42f608:	ldr	w22, [x0]
  42f60c:	ldr	w0, [x20]
  42f610:	bl	403a20 <close@plt>
  42f614:	ldr	w0, [x20, #4]
  42f618:	bl	403a20 <close@plt>
  42f61c:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  42f620:	ldr	w20, [x23, #4048]
  42f624:	cbz	w20, 42f6b4 <ferror@plt+0x2b6d4>
  42f628:	mov	w0, w22
  42f62c:	bl	42003c <ferror@plt+0x1c05c>
  42f630:	mov	x3, x0
  42f634:	mov	x0, x19
  42f638:	mov	w1, w20
  42f63c:	mov	w2, wzr
  42f640:	bl	40954c <ferror@plt+0x556c>
  42f644:	mov	w0, wzr
  42f648:	str	w22, [x21]
  42f64c:	ldp	x20, x19, [sp, #48]
  42f650:	ldp	x22, x21, [sp, #32]
  42f654:	ldr	x23, [sp, #16]
  42f658:	ldp	x29, x30, [sp], #64
  42f65c:	ret
  42f660:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f664:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f668:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42f66c:	add	x0, x0, #0x2f
  42f670:	add	x1, x1, #0x50d
  42f674:	add	x2, x2, #0x53e
  42f678:	bl	415310 <ferror@plt+0x11330>
  42f67c:	mov	w0, wzr
  42f680:	b	42f64c <ferror@plt+0x2b66c>
  42f684:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42f688:	add	x0, x0, #0x4fa
  42f68c:	bl	41a6d4 <ferror@plt+0x166f4>
  42f690:	mov	w22, w0
  42f694:	str	w0, [x23, #4048]
  42f698:	b	42f5a0 <ferror@plt+0x2b5c0>
  42f69c:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42f6a0:	add	x0, x0, #0x4fa
  42f6a4:	bl	41a6d4 <ferror@plt+0x166f4>
  42f6a8:	mov	w20, w0
  42f6ac:	str	w0, [x21, #4048]
  42f6b0:	b	42f5d8 <ferror@plt+0x2b5f8>
  42f6b4:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42f6b8:	add	x0, x0, #0x4fa
  42f6bc:	bl	41a6d4 <ferror@plt+0x166f4>
  42f6c0:	mov	w20, w0
  42f6c4:	str	w0, [x23, #4048]
  42f6c8:	b	42f628 <ferror@plt+0x2b648>
  42f6cc:	stp	x29, x30, [sp, #-64]!
  42f6d0:	stp	x22, x21, [sp, #32]
  42f6d4:	mov	w21, w1
  42f6d8:	mov	w1, #0x3                   	// #3
  42f6dc:	str	x23, [sp, #16]
  42f6e0:	stp	x20, x19, [sp, #48]
  42f6e4:	mov	x29, sp
  42f6e8:	mov	x19, x2
  42f6ec:	mov	w20, w0
  42f6f0:	bl	403d00 <fcntl@plt>
  42f6f4:	cmn	w0, #0x1
  42f6f8:	b.eq	42f72c <ferror@plt+0x2b74c>  // b.none
  42f6fc:	sxtw	x8, w0
  42f700:	orr	x9, x8, #0x800
  42f704:	and	x8, x8, #0xfffffffffffff7ff
  42f708:	cmp	w21, #0x0
  42f70c:	csel	x2, x8, x9, eq  // eq = none
  42f710:	mov	w1, #0x4                   	// #4
  42f714:	mov	w0, w20
  42f718:	bl	403d00 <fcntl@plt>
  42f71c:	cmn	w0, #0x1
  42f720:	b.eq	42f750 <ferror@plt+0x2b770>  // b.none
  42f724:	mov	w0, #0x1                   	// #1
  42f728:	b	42f78c <ferror@plt+0x2b7ac>
  42f72c:	bl	403ee0 <__errno_location@plt>
  42f730:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  42f734:	ldr	w22, [x23, #4048]
  42f738:	ldr	w21, [x0]
  42f73c:	mov	x20, x0
  42f740:	cbnz	w22, 42f768 <ferror@plt+0x2b788>
  42f744:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42f748:	add	x0, x0, #0x4fa
  42f74c:	b	42f7ac <ferror@plt+0x2b7cc>
  42f750:	bl	403ee0 <__errno_location@plt>
  42f754:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42f758:	ldr	w22, [x8, #4048]
  42f75c:	ldr	w21, [x0]
  42f760:	mov	x20, x0
  42f764:	cbz	w22, 42f7a0 <ferror@plt+0x2b7c0>
  42f768:	mov	w0, w21
  42f76c:	bl	42003c <ferror@plt+0x1c05c>
  42f770:	mov	x3, x0
  42f774:	mov	x0, x19
  42f778:	mov	w1, w22
  42f77c:	mov	w2, wzr
  42f780:	bl	40954c <ferror@plt+0x556c>
  42f784:	mov	w0, wzr
  42f788:	str	w21, [x20]
  42f78c:	ldp	x20, x19, [sp, #48]
  42f790:	ldp	x22, x21, [sp, #32]
  42f794:	ldr	x23, [sp, #16]
  42f798:	ldp	x29, x30, [sp], #64
  42f79c:	ret
  42f7a0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  42f7a4:	add	x0, x0, #0x4fa
  42f7a8:	mov	x23, x8
  42f7ac:	bl	41a6d4 <ferror@plt+0x166f4>
  42f7b0:	mov	w22, w0
  42f7b4:	str	w0, [x23, #4048]
  42f7b8:	b	42f768 <ferror@plt+0x2b788>
  42f7bc:	cmp	w0, #0xf
  42f7c0:	b.hi	42f7dc <ferror@plt+0x2b7fc>  // b.pmore
  42f7c4:	mov	w8, #0x1                   	// #1
  42f7c8:	lsl	w8, w8, w0
  42f7cc:	mov	w9, #0x9406                	// #37894
  42f7d0:	tst	w8, w9
  42f7d4:	b.eq	42f7dc <ferror@plt+0x2b7fc>  // b.none
  42f7d8:	b	412f78 <ferror@plt+0xef98>
  42f7dc:	stp	x29, x30, [sp, #-16]!
  42f7e0:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f7e4:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f7e8:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42f7ec:	add	x0, x0, #0x2f
  42f7f0:	add	x1, x1, #0x55e
  42f7f4:	add	x2, x2, #0x585
  42f7f8:	mov	x29, sp
  42f7fc:	bl	415310 <ferror@plt+0x11330>
  42f800:	mov	x0, xzr
  42f804:	ldp	x29, x30, [sp], #16
  42f808:	ret
  42f80c:	stp	x29, x30, [sp, #-64]!
  42f810:	stp	x22, x21, [sp, #32]
  42f814:	stp	x20, x19, [sp, #48]
  42f818:	mov	x19, x4
  42f81c:	mov	x20, x3
  42f820:	mov	x21, x2
  42f824:	cmp	w1, #0xf
  42f828:	mov	w22, w0
  42f82c:	str	x23, [sp, #16]
  42f830:	mov	x29, sp
  42f834:	b.hi	42f8ac <ferror@plt+0x2b8cc>  // b.pmore
  42f838:	mov	w8, #0x1                   	// #1
  42f83c:	lsl	w8, w8, w1
  42f840:	mov	w9, #0x9406                	// #37894
  42f844:	tst	w8, w9
  42f848:	b.eq	42f8ac <ferror@plt+0x2b8cc>  // b.none
  42f84c:	mov	w0, w1
  42f850:	bl	412f78 <ferror@plt+0xef98>
  42f854:	mov	x23, x0
  42f858:	cbz	w22, 42f868 <ferror@plt+0x2b888>
  42f85c:	mov	x0, x23
  42f860:	mov	w1, w22
  42f864:	bl	40fdc0 <ferror@plt+0xbde0>
  42f868:	mov	x0, x23
  42f86c:	mov	x1, x21
  42f870:	mov	x2, x20
  42f874:	mov	x3, x19
  42f878:	bl	40fc50 <ferror@plt+0xbc70>
  42f87c:	mov	x0, x23
  42f880:	mov	x1, xzr
  42f884:	bl	40eb7c <ferror@plt+0xab9c>
  42f888:	mov	w19, w0
  42f88c:	mov	x0, x23
  42f890:	bl	410270 <ferror@plt+0xc290>
  42f894:	mov	w0, w19
  42f898:	ldp	x20, x19, [sp, #48]
  42f89c:	ldp	x22, x21, [sp, #32]
  42f8a0:	ldr	x23, [sp, #16]
  42f8a4:	ldp	x29, x30, [sp], #64
  42f8a8:	ret
  42f8ac:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f8b0:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f8b4:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42f8b8:	add	x0, x0, #0x2f
  42f8bc:	add	x1, x1, #0x55e
  42f8c0:	add	x2, x2, #0x585
  42f8c4:	bl	415310 <ferror@plt+0x11330>
  42f8c8:	mov	x23, xzr
  42f8cc:	cbnz	w22, 42f85c <ferror@plt+0x2b87c>
  42f8d0:	b	42f868 <ferror@plt+0x2b888>
  42f8d4:	stp	x29, x30, [sp, #-48]!
  42f8d8:	stp	x20, x19, [sp, #32]
  42f8dc:	mov	x19, x2
  42f8e0:	cmp	w0, #0xf
  42f8e4:	mov	x20, x1
  42f8e8:	str	x21, [sp, #16]
  42f8ec:	mov	x29, sp
  42f8f0:	b.hi	42f950 <ferror@plt+0x2b970>  // b.pmore
  42f8f4:	mov	w8, #0x1                   	// #1
  42f8f8:	lsl	w8, w8, w0
  42f8fc:	mov	w9, #0x9406                	// #37894
  42f900:	tst	w8, w9
  42f904:	b.eq	42f950 <ferror@plt+0x2b970>  // b.none
  42f908:	bl	412f78 <ferror@plt+0xef98>
  42f90c:	mov	x21, x0
  42f910:	mov	x0, x21
  42f914:	mov	x1, x20
  42f918:	mov	x2, x19
  42f91c:	mov	x3, xzr
  42f920:	bl	40fc50 <ferror@plt+0xbc70>
  42f924:	mov	x0, x21
  42f928:	mov	x1, xzr
  42f92c:	bl	40eb7c <ferror@plt+0xab9c>
  42f930:	mov	w19, w0
  42f934:	mov	x0, x21
  42f938:	bl	410270 <ferror@plt+0xc290>
  42f93c:	mov	w0, w19
  42f940:	ldp	x20, x19, [sp, #32]
  42f944:	ldr	x21, [sp, #16]
  42f948:	ldp	x29, x30, [sp], #48
  42f94c:	ret
  42f950:	adrp	x0, 445000 <ferror@plt+0x41020>
  42f954:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42f958:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42f95c:	add	x0, x0, #0x2f
  42f960:	add	x1, x1, #0x55e
  42f964:	add	x2, x2, #0x585
  42f968:	bl	415310 <ferror@plt+0x11330>
  42f96c:	mov	x21, xzr
  42f970:	b	42f910 <ferror@plt+0x2b930>
  42f974:	sub	sp, sp, #0x30
  42f978:	stp	x29, x30, [sp, #16]
  42f97c:	stp	x20, x19, [sp, #32]
  42f980:	add	x29, sp, #0x10
  42f984:	cbz	x1, 42f9bc <ferror@plt+0x2b9dc>
  42f988:	str	x1, [sp, #8]
  42f98c:	ldr	x1, [x0, #104]
  42f990:	ldr	w20, [x0, #96]
  42f994:	mov	x19, x2
  42f998:	bl	410be0 <ferror@plt+0xcc00>
  42f99c:	mov	w1, w0
  42f9a0:	mov	w0, w20
  42f9a4:	mov	x2, x19
  42f9a8:	ldr	x3, [sp, #8]
  42f9ac:	ldp	x20, x19, [sp, #32]
  42f9b0:	ldp	x29, x30, [sp, #16]
  42f9b4:	add	sp, sp, #0x30
  42f9b8:	br	x3
  42f9bc:	bl	42fbb8 <ferror@plt+0x2bbd8>
  42f9c0:	ldp	x20, x19, [sp, #32]
  42f9c4:	ldp	x29, x30, [sp, #16]
  42f9c8:	mov	w0, wzr
  42f9cc:	add	sp, sp, #0x30
  42f9d0:	ret
  42f9d4:	stp	x29, x30, [sp, #-48]!
  42f9d8:	stp	x20, x19, [sp, #32]
  42f9dc:	mov	w20, w0
  42f9e0:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42f9e4:	mov	w19, w1
  42f9e8:	add	x0, x0, #0x7f0
  42f9ec:	mov	w1, #0x70                  	// #112
  42f9f0:	str	x21, [sp, #16]
  42f9f4:	mov	x29, sp
  42f9f8:	bl	40ead8 <ferror@plt+0xaaf8>
  42f9fc:	mov	w1, w20
  42fa00:	mov	w2, w19
  42fa04:	mov	x21, x0
  42fa08:	str	w20, [x0, #96]
  42fa0c:	bl	4107c0 <ferror@plt+0xc7e0>
  42fa10:	str	x0, [x21, #104]
  42fa14:	mov	x0, x21
  42fa18:	ldp	x20, x19, [sp, #32]
  42fa1c:	ldr	x21, [sp, #16]
  42fa20:	ldp	x29, x30, [sp], #48
  42fa24:	ret
  42fa28:	stp	x29, x30, [sp, #-80]!
  42fa2c:	str	x25, [sp, #16]
  42fa30:	stp	x24, x23, [sp, #32]
  42fa34:	stp	x22, x21, [sp, #48]
  42fa38:	stp	x20, x19, [sp, #64]
  42fa3c:	mov	x29, sp
  42fa40:	cbz	x3, 42fadc <ferror@plt+0x2bafc>
  42fa44:	mov	w23, w0
  42fa48:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42fa4c:	mov	w25, w1
  42fa50:	add	x0, x0, #0x7f0
  42fa54:	mov	w1, #0x70                  	// #112
  42fa58:	mov	x19, x5
  42fa5c:	mov	x20, x4
  42fa60:	mov	x21, x3
  42fa64:	mov	w24, w2
  42fa68:	bl	40ead8 <ferror@plt+0xaaf8>
  42fa6c:	mov	w1, w25
  42fa70:	mov	w2, w24
  42fa74:	mov	x22, x0
  42fa78:	str	w25, [x0, #96]
  42fa7c:	bl	4107c0 <ferror@plt+0xc7e0>
  42fa80:	str	x0, [x22, #104]
  42fa84:	cbz	w23, 42fa94 <ferror@plt+0x2bab4>
  42fa88:	mov	x0, x22
  42fa8c:	mov	w1, w23
  42fa90:	bl	40fdc0 <ferror@plt+0xbde0>
  42fa94:	mov	x0, x22
  42fa98:	mov	x1, x21
  42fa9c:	mov	x2, x20
  42faa0:	mov	x3, x19
  42faa4:	bl	40fc50 <ferror@plt+0xbc70>
  42faa8:	mov	x0, x22
  42faac:	mov	x1, xzr
  42fab0:	bl	40eb7c <ferror@plt+0xab9c>
  42fab4:	mov	w19, w0
  42fab8:	mov	x0, x22
  42fabc:	bl	410270 <ferror@plt+0xc290>
  42fac0:	mov	w0, w19
  42fac4:	ldp	x20, x19, [sp, #64]
  42fac8:	ldp	x22, x21, [sp, #48]
  42facc:	ldp	x24, x23, [sp, #32]
  42fad0:	ldr	x25, [sp, #16]
  42fad4:	ldp	x29, x30, [sp], #80
  42fad8:	ret
  42fadc:	adrp	x0, 445000 <ferror@plt+0x41020>
  42fae0:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42fae4:	adrp	x2, 440000 <ferror@plt+0x3c020>
  42fae8:	add	x0, x0, #0x2f
  42faec:	add	x1, x1, #0x5e9
  42faf0:	add	x2, x2, #0x331
  42faf4:	bl	415310 <ferror@plt+0x11330>
  42faf8:	mov	w0, wzr
  42fafc:	b	42fac4 <ferror@plt+0x2bae4>
  42fb00:	stp	x29, x30, [sp, #-64]!
  42fb04:	str	x23, [sp, #16]
  42fb08:	stp	x22, x21, [sp, #32]
  42fb0c:	stp	x20, x19, [sp, #48]
  42fb10:	mov	x29, sp
  42fb14:	cbz	x2, 42fb94 <ferror@plt+0x2bbb4>
  42fb18:	mov	w22, w0
  42fb1c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  42fb20:	mov	w21, w1
  42fb24:	add	x0, x0, #0x7f0
  42fb28:	mov	w1, #0x70                  	// #112
  42fb2c:	mov	x19, x3
  42fb30:	mov	x20, x2
  42fb34:	bl	40ead8 <ferror@plt+0xaaf8>
  42fb38:	mov	w1, w22
  42fb3c:	mov	w2, w21
  42fb40:	mov	x23, x0
  42fb44:	str	w22, [x0, #96]
  42fb48:	bl	4107c0 <ferror@plt+0xc7e0>
  42fb4c:	str	x0, [x23, #104]
  42fb50:	mov	x0, x23
  42fb54:	mov	x1, x20
  42fb58:	mov	x2, x19
  42fb5c:	mov	x3, xzr
  42fb60:	bl	40fc50 <ferror@plt+0xbc70>
  42fb64:	mov	x0, x23
  42fb68:	mov	x1, xzr
  42fb6c:	bl	40eb7c <ferror@plt+0xab9c>
  42fb70:	mov	w19, w0
  42fb74:	mov	x0, x23
  42fb78:	bl	410270 <ferror@plt+0xc290>
  42fb7c:	mov	w0, w19
  42fb80:	ldp	x20, x19, [sp, #48]
  42fb84:	ldp	x22, x21, [sp, #32]
  42fb88:	ldr	x23, [sp, #16]
  42fb8c:	ldp	x29, x30, [sp], #64
  42fb90:	ret
  42fb94:	adrp	x0, 445000 <ferror@plt+0x41020>
  42fb98:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42fb9c:	adrp	x2, 440000 <ferror@plt+0x3c020>
  42fba0:	add	x0, x0, #0x2f
  42fba4:	add	x1, x1, #0x5e9
  42fba8:	add	x2, x2, #0x331
  42fbac:	bl	415310 <ferror@plt+0x11330>
  42fbb0:	mov	w0, wzr
  42fbb4:	b	42fb80 <ferror@plt+0x2bba0>
  42fbb8:	sub	sp, sp, #0x120
  42fbbc:	stp	x29, x30, [sp, #256]
  42fbc0:	add	x29, sp, #0x100
  42fbc4:	mov	x8, #0xffffffffffffffc8    	// #-56
  42fbc8:	mov	x9, sp
  42fbcc:	sub	x10, x29, #0x78
  42fbd0:	movk	x8, #0xff80, lsl #32
  42fbd4:	add	x11, x29, #0x20
  42fbd8:	add	x9, x9, #0x80
  42fbdc:	add	x10, x10, #0x38
  42fbe0:	stp	x9, x8, [x29, #-16]
  42fbe4:	stp	x11, x10, [x29, #-32]
  42fbe8:	stp	x1, x2, [x29, #-120]
  42fbec:	stp	x3, x4, [x29, #-104]
  42fbf0:	stp	x5, x6, [x29, #-88]
  42fbf4:	stur	x7, [x29, #-72]
  42fbf8:	stp	q0, q1, [sp]
  42fbfc:	ldp	q0, q1, [x29, #-32]
  42fc00:	adrp	x0, 445000 <ferror@plt+0x41020>
  42fc04:	adrp	x2, 47a000 <ferror@plt+0x76020>
  42fc08:	add	x0, x0, #0x2f
  42fc0c:	add	x2, x2, #0x649
  42fc10:	sub	x3, x29, #0x40
  42fc14:	mov	w1, #0x10                  	// #16
  42fc18:	str	x28, [sp, #272]
  42fc1c:	stp	q2, q3, [sp, #32]
  42fc20:	stp	q4, q5, [sp, #64]
  42fc24:	stp	q6, q7, [sp, #96]
  42fc28:	stp	q0, q1, [x29, #-64]
  42fc2c:	bl	4155f0 <ferror@plt+0x11610>
  42fc30:	ldr	x28, [sp, #272]
  42fc34:	ldp	x29, x30, [sp, #256]
  42fc38:	add	sp, sp, #0x120
  42fc3c:	ret
  42fc40:	stp	x29, x30, [sp, #-32]!
  42fc44:	str	x19, [sp, #16]
  42fc48:	mov	x29, sp
  42fc4c:	mov	x19, x0
  42fc50:	bl	42fc64 <ferror@plt+0x2bc84>
  42fc54:	str	x0, [x19]
  42fc58:	ldr	x19, [sp, #16]
  42fc5c:	ldp	x29, x30, [sp], #32
  42fc60:	ret
  42fc64:	stp	x29, x30, [sp, #-32]!
  42fc68:	mov	w0, #0x30                  	// #48
  42fc6c:	str	x19, [sp, #16]
  42fc70:	mov	x29, sp
  42fc74:	bl	4037e0 <malloc@plt>
  42fc78:	cbz	x0, 42fcb4 <ferror@plt+0x2bcd4>
  42fc7c:	mov	x19, x0
  42fc80:	add	x0, x29, #0x18
  42fc84:	bl	403610 <pthread_mutexattr_init@plt>
  42fc88:	add	x0, x29, #0x18
  42fc8c:	mov	w1, #0x3                   	// #3
  42fc90:	bl	403520 <pthread_mutexattr_settype@plt>
  42fc94:	add	x1, x29, #0x18
  42fc98:	mov	x0, x19
  42fc9c:	bl	403a10 <pthread_mutex_init@plt>
  42fca0:	cbnz	w0, 42fcc8 <ferror@plt+0x2bce8>
  42fca4:	mov	x0, x19
  42fca8:	ldr	x19, [sp, #16]
  42fcac:	ldp	x29, x30, [sp], #32
  42fcb0:	ret
  42fcb4:	bl	403ee0 <__errno_location@plt>
  42fcb8:	ldr	w0, [x0]
  42fcbc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  42fcc0:	add	x1, x1, #0xb9d
  42fcc4:	bl	42fd70 <ferror@plt+0x2bd90>
  42fcc8:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42fccc:	add	x1, x1, #0x82e
  42fcd0:	bl	42fd70 <ferror@plt+0x2bd90>
  42fcd4:	stp	x29, x30, [sp, #-32]!
  42fcd8:	str	x19, [sp, #16]
  42fcdc:	ldr	x19, [x0]
  42fce0:	mov	x29, sp
  42fce4:	mov	x0, x19
  42fce8:	bl	403d20 <pthread_mutex_destroy@plt>
  42fcec:	mov	x0, x19
  42fcf0:	ldr	x19, [sp, #16]
  42fcf4:	ldp	x29, x30, [sp], #32
  42fcf8:	b	403bf0 <free@plt>
  42fcfc:	stp	x29, x30, [sp, #-32]!
  42fd00:	stp	x20, x19, [sp, #16]
  42fd04:	dmb	ish
  42fd08:	mov	x19, x0
  42fd0c:	ldr	x0, [x0]
  42fd10:	mov	x29, sp
  42fd14:	cbz	x0, 42fd2c <ferror@plt+0x2bd4c>
  42fd18:	bl	403f30 <pthread_mutex_lock@plt>
  42fd1c:	cbnz	w0, 42fd64 <ferror@plt+0x2bd84>
  42fd20:	ldp	x20, x19, [sp, #16]
  42fd24:	ldp	x29, x30, [sp], #32
  42fd28:	ret
  42fd2c:	bl	42fc64 <ferror@plt+0x2bc84>
  42fd30:	ldaxr	x8, [x19]
  42fd34:	cbnz	x8, 42fd44 <ferror@plt+0x2bd64>
  42fd38:	stlxr	w8, x0, [x19]
  42fd3c:	cbnz	w8, 42fd30 <ferror@plt+0x2bd50>
  42fd40:	b	42fd58 <ferror@plt+0x2bd78>
  42fd44:	clrex
  42fd48:	mov	x20, x0
  42fd4c:	bl	403d20 <pthread_mutex_destroy@plt>
  42fd50:	mov	x0, x20
  42fd54:	bl	403bf0 <free@plt>
  42fd58:	ldr	x0, [x19]
  42fd5c:	bl	403f30 <pthread_mutex_lock@plt>
  42fd60:	cbz	w0, 42fd20 <ferror@plt+0x2bd40>
  42fd64:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42fd68:	add	x1, x1, #0x69a
  42fd6c:	bl	42fd70 <ferror@plt+0x2bd90>
  42fd70:	stp	x29, x30, [sp, #-32]!
  42fd74:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  42fd78:	stp	x20, x19, [sp, #16]
  42fd7c:	ldr	x20, [x8, #2296]
  42fd80:	mov	x29, sp
  42fd84:	mov	x19, x1
  42fd88:	bl	403a00 <strerror@plt>
  42fd8c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42fd90:	mov	x3, x0
  42fd94:	add	x1, x1, #0x841
  42fd98:	mov	x0, x20
  42fd9c:	mov	x2, x19
  42fda0:	bl	403fa0 <fprintf@plt>
  42fda4:	bl	403aa0 <abort@plt>
  42fda8:	stp	x29, x30, [sp, #-32]!
  42fdac:	stp	x20, x19, [sp, #16]
  42fdb0:	dmb	ish
  42fdb4:	mov	x19, x0
  42fdb8:	ldr	x0, [x0]
  42fdbc:	mov	x29, sp
  42fdc0:	cbz	x0, 42fdd8 <ferror@plt+0x2bdf8>
  42fdc4:	bl	403f50 <pthread_mutex_unlock@plt>
  42fdc8:	cbnz	w0, 42fe10 <ferror@plt+0x2be30>
  42fdcc:	ldp	x20, x19, [sp, #16]
  42fdd0:	ldp	x29, x30, [sp], #32
  42fdd4:	ret
  42fdd8:	bl	42fc64 <ferror@plt+0x2bc84>
  42fddc:	ldaxr	x8, [x19]
  42fde0:	cbnz	x8, 42fdf0 <ferror@plt+0x2be10>
  42fde4:	stlxr	w8, x0, [x19]
  42fde8:	cbnz	w8, 42fddc <ferror@plt+0x2bdfc>
  42fdec:	b	42fe04 <ferror@plt+0x2be24>
  42fdf0:	clrex
  42fdf4:	mov	x20, x0
  42fdf8:	bl	403d20 <pthread_mutex_destroy@plt>
  42fdfc:	mov	x0, x20
  42fe00:	bl	403bf0 <free@plt>
  42fe04:	ldr	x0, [x19]
  42fe08:	bl	403f50 <pthread_mutex_unlock@plt>
  42fe0c:	cbz	w0, 42fdcc <ferror@plt+0x2bdec>
  42fe10:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42fe14:	add	x1, x1, #0x6ad
  42fe18:	bl	42fd70 <ferror@plt+0x2bd90>
  42fe1c:	stp	x29, x30, [sp, #-32]!
  42fe20:	stp	x20, x19, [sp, #16]
  42fe24:	dmb	ish
  42fe28:	mov	x19, x0
  42fe2c:	ldr	x0, [x0]
  42fe30:	mov	x29, sp
  42fe34:	cbz	x0, 42fe50 <ferror@plt+0x2be70>
  42fe38:	bl	4035d0 <pthread_mutex_trylock@plt>
  42fe3c:	cbnz	w0, 42fe88 <ferror@plt+0x2bea8>
  42fe40:	mov	w0, #0x1                   	// #1
  42fe44:	ldp	x20, x19, [sp, #16]
  42fe48:	ldp	x29, x30, [sp], #32
  42fe4c:	ret
  42fe50:	bl	42fc64 <ferror@plt+0x2bc84>
  42fe54:	ldaxr	x8, [x19]
  42fe58:	cbnz	x8, 42fe68 <ferror@plt+0x2be88>
  42fe5c:	stlxr	w8, x0, [x19]
  42fe60:	cbnz	w8, 42fe54 <ferror@plt+0x2be74>
  42fe64:	b	42fe7c <ferror@plt+0x2be9c>
  42fe68:	clrex
  42fe6c:	mov	x20, x0
  42fe70:	bl	403d20 <pthread_mutex_destroy@plt>
  42fe74:	mov	x0, x20
  42fe78:	bl	403bf0 <free@plt>
  42fe7c:	ldr	x0, [x19]
  42fe80:	bl	4035d0 <pthread_mutex_trylock@plt>
  42fe84:	cbz	w0, 42fe40 <ferror@plt+0x2be60>
  42fe88:	cmp	w0, #0x10
  42fe8c:	b.ne	42fe98 <ferror@plt+0x2beb8>  // b.any
  42fe90:	mov	w0, wzr
  42fe94:	b	42fe44 <ferror@plt+0x2be64>
  42fe98:	adrp	x1, 47a000 <ferror@plt+0x76020>
  42fe9c:	add	x1, x1, #0x6c2
  42fea0:	bl	42fd70 <ferror@plt+0x2bd90>
  42fea4:	sub	sp, sp, #0x30
  42fea8:	stp	x20, x19, [sp, #32]
  42feac:	mov	x19, x0
  42feb0:	mov	w0, #0x30                  	// #48
  42feb4:	stp	x29, x30, [sp, #16]
  42feb8:	add	x29, sp, #0x10
  42febc:	bl	41d4f8 <ferror@plt+0x19518>
  42fec0:	mov	x20, x0
  42fec4:	add	x0, sp, #0x8
  42fec8:	bl	403610 <pthread_mutexattr_init@plt>
  42fecc:	add	x0, sp, #0x8
  42fed0:	mov	w1, #0x1                   	// #1
  42fed4:	bl	403520 <pthread_mutexattr_settype@plt>
  42fed8:	add	x1, sp, #0x8
  42fedc:	mov	x0, x20
  42fee0:	bl	403a10 <pthread_mutex_init@plt>
  42fee4:	add	x0, sp, #0x8
  42fee8:	bl	403720 <pthread_mutexattr_destroy@plt>
  42feec:	str	x20, [x19]
  42fef0:	ldp	x20, x19, [sp, #32]
  42fef4:	ldp	x29, x30, [sp, #16]
  42fef8:	add	sp, sp, #0x30
  42fefc:	ret
  42ff00:	stp	x29, x30, [sp, #-32]!
  42ff04:	str	x19, [sp, #16]
  42ff08:	ldr	x19, [x0]
  42ff0c:	mov	x29, sp
  42ff10:	mov	x0, x19
  42ff14:	bl	403d20 <pthread_mutex_destroy@plt>
  42ff18:	mov	x1, x19
  42ff1c:	ldr	x19, [sp, #16]
  42ff20:	mov	w0, #0x30                  	// #48
  42ff24:	ldp	x29, x30, [sp], #32
  42ff28:	b	41dec0 <ferror@plt+0x19ee0>
  42ff2c:	stp	x29, x30, [sp, #-16]!
  42ff30:	mov	x29, sp
  42ff34:	bl	42ff40 <ferror@plt+0x2bf60>
  42ff38:	ldp	x29, x30, [sp], #16
  42ff3c:	b	403f30 <pthread_mutex_lock@plt>
  42ff40:	sub	sp, sp, #0x30
  42ff44:	stp	x29, x30, [sp, #16]
  42ff48:	stp	x20, x19, [sp, #32]
  42ff4c:	dmb	ish
  42ff50:	mov	x19, x0
  42ff54:	ldr	x0, [x0]
  42ff58:	add	x29, sp, #0x10
  42ff5c:	cbz	x0, 42ff70 <ferror@plt+0x2bf90>
  42ff60:	ldp	x20, x19, [sp, #32]
  42ff64:	ldp	x29, x30, [sp, #16]
  42ff68:	add	sp, sp, #0x30
  42ff6c:	ret
  42ff70:	mov	w0, #0x30                  	// #48
  42ff74:	bl	41d4f8 <ferror@plt+0x19518>
  42ff78:	mov	x20, x0
  42ff7c:	add	x0, sp, #0x8
  42ff80:	bl	403610 <pthread_mutexattr_init@plt>
  42ff84:	add	x0, sp, #0x8
  42ff88:	mov	w1, #0x1                   	// #1
  42ff8c:	bl	403520 <pthread_mutexattr_settype@plt>
  42ff90:	add	x1, sp, #0x8
  42ff94:	mov	x0, x20
  42ff98:	bl	403a10 <pthread_mutex_init@plt>
  42ff9c:	add	x0, sp, #0x8
  42ffa0:	bl	403720 <pthread_mutexattr_destroy@plt>
  42ffa4:	ldaxr	x8, [x19]
  42ffa8:	cbnz	x8, 42ffb8 <ferror@plt+0x2bfd8>
  42ffac:	stlxr	w8, x20, [x19]
  42ffb0:	cbnz	w8, 42ffa4 <ferror@plt+0x2bfc4>
  42ffb4:	b	42ffd0 <ferror@plt+0x2bff0>
  42ffb8:	clrex
  42ffbc:	mov	x0, x20
  42ffc0:	bl	403d20 <pthread_mutex_destroy@plt>
  42ffc4:	mov	w0, #0x30                  	// #48
  42ffc8:	mov	x1, x20
  42ffcc:	bl	41dec0 <ferror@plt+0x19ee0>
  42ffd0:	ldr	x0, [x19]
  42ffd4:	b	42ff60 <ferror@plt+0x2bf80>
  42ffd8:	ldr	x0, [x0]
  42ffdc:	b	403f50 <pthread_mutex_unlock@plt>
  42ffe0:	stp	x29, x30, [sp, #-16]!
  42ffe4:	mov	x29, sp
  42ffe8:	bl	42ff40 <ferror@plt+0x2bf60>
  42ffec:	bl	4035d0 <pthread_mutex_trylock@plt>
  42fff0:	cmp	w0, #0x0
  42fff4:	cset	w0, eq  // eq = none
  42fff8:	ldp	x29, x30, [sp], #16
  42fffc:	ret
  430000:	stp	x29, x30, [sp, #-32]!
  430004:	stp	x20, x19, [sp, #16]
  430008:	mov	x19, x0
  43000c:	mov	w0, #0x38                  	// #56
  430010:	mov	x29, sp
  430014:	bl	4037e0 <malloc@plt>
  430018:	cbz	x0, 43003c <ferror@plt+0x2c05c>
  43001c:	mov	x1, xzr
  430020:	mov	x20, x0
  430024:	bl	403e40 <pthread_rwlock_init@plt>
  430028:	cbnz	w0, 430050 <ferror@plt+0x2c070>
  43002c:	str	x20, [x19]
  430030:	ldp	x20, x19, [sp, #16]
  430034:	ldp	x29, x30, [sp], #32
  430038:	ret
  43003c:	bl	403ee0 <__errno_location@plt>
  430040:	ldr	w0, [x0]
  430044:	adrp	x1, 442000 <ferror@plt+0x3e020>
  430048:	add	x1, x1, #0xb9d
  43004c:	bl	42fd70 <ferror@plt+0x2bd90>
  430050:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430054:	add	x1, x1, #0x896
  430058:	bl	42fd70 <ferror@plt+0x2bd90>
  43005c:	stp	x29, x30, [sp, #-32]!
  430060:	str	x19, [sp, #16]
  430064:	ldr	x19, [x0]
  430068:	mov	x29, sp
  43006c:	mov	x0, x19
  430070:	bl	403950 <pthread_rwlock_destroy@plt>
  430074:	mov	x0, x19
  430078:	ldr	x19, [sp, #16]
  43007c:	ldp	x29, x30, [sp], #32
  430080:	b	403bf0 <free@plt>
  430084:	stp	x29, x30, [sp, #-16]!
  430088:	mov	x29, sp
  43008c:	bl	430098 <ferror@plt+0x2c0b8>
  430090:	ldp	x29, x30, [sp], #16
  430094:	b	403c20 <pthread_rwlock_wrlock@plt>
  430098:	stp	x29, x30, [sp, #-32]!
  43009c:	stp	x20, x19, [sp, #16]
  4300a0:	dmb	ish
  4300a4:	mov	x19, x0
  4300a8:	ldr	x0, [x0]
  4300ac:	mov	x29, sp
  4300b0:	cbz	x0, 4300c0 <ferror@plt+0x2c0e0>
  4300b4:	ldp	x20, x19, [sp, #16]
  4300b8:	ldp	x29, x30, [sp], #32
  4300bc:	ret
  4300c0:	mov	w0, #0x38                  	// #56
  4300c4:	bl	4037e0 <malloc@plt>
  4300c8:	cbz	x0, 43010c <ferror@plt+0x2c12c>
  4300cc:	mov	x1, xzr
  4300d0:	mov	x20, x0
  4300d4:	bl	403e40 <pthread_rwlock_init@plt>
  4300d8:	cbnz	w0, 430120 <ferror@plt+0x2c140>
  4300dc:	ldaxr	x8, [x19]
  4300e0:	cbnz	x8, 4300f0 <ferror@plt+0x2c110>
  4300e4:	stlxr	w8, x20, [x19]
  4300e8:	cbnz	w8, 4300dc <ferror@plt+0x2c0fc>
  4300ec:	b	430104 <ferror@plt+0x2c124>
  4300f0:	clrex
  4300f4:	mov	x0, x20
  4300f8:	bl	403950 <pthread_rwlock_destroy@plt>
  4300fc:	mov	x0, x20
  430100:	bl	403bf0 <free@plt>
  430104:	ldr	x0, [x19]
  430108:	b	4300b4 <ferror@plt+0x2c0d4>
  43010c:	bl	403ee0 <__errno_location@plt>
  430110:	ldr	w0, [x0]
  430114:	adrp	x1, 442000 <ferror@plt+0x3e020>
  430118:	add	x1, x1, #0xb9d
  43011c:	bl	42fd70 <ferror@plt+0x2bd90>
  430120:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430124:	add	x1, x1, #0x896
  430128:	bl	42fd70 <ferror@plt+0x2bd90>
  43012c:	stp	x29, x30, [sp, #-16]!
  430130:	mov	x29, sp
  430134:	bl	430098 <ferror@plt+0x2c0b8>
  430138:	bl	403700 <pthread_rwlock_trywrlock@plt>
  43013c:	cmp	w0, #0x0
  430140:	cset	w0, eq  // eq = none
  430144:	ldp	x29, x30, [sp], #16
  430148:	ret
  43014c:	stp	x29, x30, [sp, #-16]!
  430150:	mov	x29, sp
  430154:	bl	430098 <ferror@plt+0x2c0b8>
  430158:	ldp	x29, x30, [sp], #16
  43015c:	b	403ed0 <pthread_rwlock_unlock@plt>
  430160:	stp	x29, x30, [sp, #-16]!
  430164:	mov	x29, sp
  430168:	bl	430098 <ferror@plt+0x2c0b8>
  43016c:	ldp	x29, x30, [sp], #16
  430170:	b	403bd0 <pthread_rwlock_rdlock@plt>
  430174:	stp	x29, x30, [sp, #-16]!
  430178:	mov	x29, sp
  43017c:	bl	430098 <ferror@plt+0x2c0b8>
  430180:	bl	403b20 <pthread_rwlock_tryrdlock@plt>
  430184:	cmp	w0, #0x0
  430188:	cset	w0, eq  // eq = none
  43018c:	ldp	x29, x30, [sp], #16
  430190:	ret
  430194:	stp	x29, x30, [sp, #-16]!
  430198:	mov	x29, sp
  43019c:	bl	430098 <ferror@plt+0x2c0b8>
  4301a0:	ldp	x29, x30, [sp], #16
  4301a4:	b	403ed0 <pthread_rwlock_unlock@plt>
  4301a8:	stp	x29, x30, [sp, #-32]!
  4301ac:	str	x19, [sp, #16]
  4301b0:	mov	x29, sp
  4301b4:	mov	x19, x0
  4301b8:	bl	4301cc <ferror@plt+0x2c1ec>
  4301bc:	str	x0, [x19]
  4301c0:	ldr	x19, [sp, #16]
  4301c4:	ldp	x29, x30, [sp], #32
  4301c8:	ret
  4301cc:	stp	x29, x30, [sp, #-32]!
  4301d0:	mov	x29, sp
  4301d4:	add	x0, x29, #0x18
  4301d8:	str	x19, [sp, #16]
  4301dc:	bl	403c90 <pthread_condattr_init@plt>
  4301e0:	add	x0, x29, #0x18
  4301e4:	mov	w1, #0x1                   	// #1
  4301e8:	bl	403e00 <pthread_condattr_setclock@plt>
  4301ec:	mov	w0, #0x30                  	// #48
  4301f0:	bl	4037e0 <malloc@plt>
  4301f4:	cbz	x0, 430220 <ferror@plt+0x2c240>
  4301f8:	add	x1, x29, #0x18
  4301fc:	mov	x19, x0
  430200:	bl	403d50 <pthread_cond_init@plt>
  430204:	cbnz	w0, 430234 <ferror@plt+0x2c254>
  430208:	add	x0, x29, #0x18
  43020c:	bl	403810 <pthread_condattr_destroy@plt>
  430210:	mov	x0, x19
  430214:	ldr	x19, [sp, #16]
  430218:	ldp	x29, x30, [sp], #32
  43021c:	ret
  430220:	bl	403ee0 <__errno_location@plt>
  430224:	ldr	w0, [x0]
  430228:	adrp	x1, 442000 <ferror@plt+0x3e020>
  43022c:	add	x1, x1, #0xb9d
  430230:	bl	42fd70 <ferror@plt+0x2bd90>
  430234:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430238:	add	x1, x1, #0x8aa
  43023c:	bl	42fd70 <ferror@plt+0x2bd90>
  430240:	stp	x29, x30, [sp, #-32]!
  430244:	str	x19, [sp, #16]
  430248:	ldr	x19, [x0]
  43024c:	mov	x29, sp
  430250:	mov	x0, x19
  430254:	bl	403ea0 <pthread_cond_destroy@plt>
  430258:	mov	x0, x19
  43025c:	ldr	x19, [sp, #16]
  430260:	ldp	x29, x30, [sp], #32
  430264:	b	403bf0 <free@plt>
  430268:	stp	x29, x30, [sp, #-48]!
  43026c:	str	x21, [sp, #16]
  430270:	stp	x20, x19, [sp, #32]
  430274:	dmb	ish
  430278:	ldr	x20, [x0]
  43027c:	mov	x19, x1
  430280:	mov	x29, sp
  430284:	cbz	x20, 4302b0 <ferror@plt+0x2c2d0>
  430288:	dmb	ish
  43028c:	ldr	x1, [x19]
  430290:	cbz	x1, 4302d0 <ferror@plt+0x2c2f0>
  430294:	mov	x0, x20
  430298:	bl	403c30 <pthread_cond_wait@plt>
  43029c:	cbnz	w0, 430324 <ferror@plt+0x2c344>
  4302a0:	ldp	x20, x19, [sp, #32]
  4302a4:	ldr	x21, [sp, #16]
  4302a8:	ldp	x29, x30, [sp], #48
  4302ac:	ret
  4302b0:	mov	x21, x0
  4302b4:	bl	4301cc <ferror@plt+0x2c1ec>
  4302b8:	mov	x20, x0
  4302bc:	ldaxr	x8, [x21]
  4302c0:	cbnz	x8, 4302ec <ferror@plt+0x2c30c>
  4302c4:	stlxr	w8, x20, [x21]
  4302c8:	cbnz	w8, 4302bc <ferror@plt+0x2c2dc>
  4302cc:	b	430300 <ferror@plt+0x2c320>
  4302d0:	bl	42fc64 <ferror@plt+0x2bc84>
  4302d4:	mov	x21, x0
  4302d8:	ldaxr	x8, [x19]
  4302dc:	cbnz	x8, 430308 <ferror@plt+0x2c328>
  4302e0:	stlxr	w8, x21, [x19]
  4302e4:	cbnz	w8, 4302d8 <ferror@plt+0x2c2f8>
  4302e8:	b	43031c <ferror@plt+0x2c33c>
  4302ec:	clrex
  4302f0:	mov	x0, x20
  4302f4:	bl	403ea0 <pthread_cond_destroy@plt>
  4302f8:	mov	x0, x20
  4302fc:	bl	403bf0 <free@plt>
  430300:	ldr	x20, [x21]
  430304:	b	430288 <ferror@plt+0x2c2a8>
  430308:	clrex
  43030c:	mov	x0, x21
  430310:	bl	403d20 <pthread_mutex_destroy@plt>
  430314:	mov	x0, x21
  430318:	bl	403bf0 <free@plt>
  43031c:	ldr	x1, [x19]
  430320:	b	430294 <ferror@plt+0x2c2b4>
  430324:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430328:	add	x1, x1, #0x6d8
  43032c:	bl	42fd70 <ferror@plt+0x2bd90>
  430330:	stp	x29, x30, [sp, #-32]!
  430334:	stp	x20, x19, [sp, #16]
  430338:	dmb	ish
  43033c:	mov	x19, x0
  430340:	ldr	x0, [x0]
  430344:	mov	x29, sp
  430348:	cbz	x0, 430360 <ferror@plt+0x2c380>
  43034c:	bl	403870 <pthread_cond_signal@plt>
  430350:	cbnz	w0, 430398 <ferror@plt+0x2c3b8>
  430354:	ldp	x20, x19, [sp, #16]
  430358:	ldp	x29, x30, [sp], #32
  43035c:	ret
  430360:	bl	4301cc <ferror@plt+0x2c1ec>
  430364:	ldaxr	x8, [x19]
  430368:	cbnz	x8, 430378 <ferror@plt+0x2c398>
  43036c:	stlxr	w8, x0, [x19]
  430370:	cbnz	w8, 430364 <ferror@plt+0x2c384>
  430374:	b	43038c <ferror@plt+0x2c3ac>
  430378:	clrex
  43037c:	mov	x20, x0
  430380:	bl	403ea0 <pthread_cond_destroy@plt>
  430384:	mov	x0, x20
  430388:	bl	403bf0 <free@plt>
  43038c:	ldr	x0, [x19]
  430390:	bl	403870 <pthread_cond_signal@plt>
  430394:	cbz	w0, 430354 <ferror@plt+0x2c374>
  430398:	adrp	x1, 47a000 <ferror@plt+0x76020>
  43039c:	add	x1, x1, #0x6ea
  4303a0:	bl	42fd70 <ferror@plt+0x2bd90>
  4303a4:	stp	x29, x30, [sp, #-32]!
  4303a8:	stp	x20, x19, [sp, #16]
  4303ac:	dmb	ish
  4303b0:	mov	x19, x0
  4303b4:	ldr	x0, [x0]
  4303b8:	mov	x29, sp
  4303bc:	cbz	x0, 4303d4 <ferror@plt+0x2c3f4>
  4303c0:	bl	403960 <pthread_cond_broadcast@plt>
  4303c4:	cbnz	w0, 43040c <ferror@plt+0x2c42c>
  4303c8:	ldp	x20, x19, [sp, #16]
  4303cc:	ldp	x29, x30, [sp], #32
  4303d0:	ret
  4303d4:	bl	4301cc <ferror@plt+0x2c1ec>
  4303d8:	ldaxr	x8, [x19]
  4303dc:	cbnz	x8, 4303ec <ferror@plt+0x2c40c>
  4303e0:	stlxr	w8, x0, [x19]
  4303e4:	cbnz	w8, 4303d8 <ferror@plt+0x2c3f8>
  4303e8:	b	430400 <ferror@plt+0x2c420>
  4303ec:	clrex
  4303f0:	mov	x20, x0
  4303f4:	bl	403ea0 <pthread_cond_destroy@plt>
  4303f8:	mov	x0, x20
  4303fc:	bl	403bf0 <free@plt>
  430400:	ldr	x0, [x19]
  430404:	bl	403960 <pthread_cond_broadcast@plt>
  430408:	cbz	w0, 4303c8 <ferror@plt+0x2c3e8>
  43040c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430410:	add	x1, x1, #0x6fe
  430414:	bl	42fd70 <ferror@plt+0x2bd90>
  430418:	sub	sp, sp, #0x40
  43041c:	mov	x8, #0x34db                	// #13531
  430420:	movk	x8, #0xd7b6, lsl #16
  430424:	movk	x8, #0xde82, lsl #32
  430428:	movk	x8, #0x431b, lsl #48
  43042c:	smulh	x8, x2, x8
  430430:	mov	w9, #0x4240                	// #16960
  430434:	asr	x11, x8, #18
  430438:	movk	w9, #0xf, lsl #16
  43043c:	add	x8, x11, x8, lsr #63
  430440:	mov	w10, #0x3e8                 	// #1000
  430444:	msub	x9, x8, x9, x2
  430448:	mul	x9, x9, x10
  43044c:	stp	x29, x30, [sp, #16]
  430450:	str	x21, [sp, #32]
  430454:	stp	x20, x19, [sp, #48]
  430458:	stp	x8, x9, [sp]
  43045c:	dmb	ish
  430460:	ldr	x20, [x0]
  430464:	mov	x19, x1
  430468:	add	x29, sp, #0x10
  43046c:	cbz	x20, 4304b4 <ferror@plt+0x2c4d4>
  430470:	dmb	ish
  430474:	ldr	x1, [x19]
  430478:	cbz	x1, 4304d4 <ferror@plt+0x2c4f4>
  43047c:	mov	x2, sp
  430480:	mov	x0, x20
  430484:	bl	403fb0 <pthread_cond_timedwait@plt>
  430488:	cbnz	w0, 430494 <ferror@plt+0x2c4b4>
  43048c:	mov	w0, #0x1                   	// #1
  430490:	b	4304a0 <ferror@plt+0x2c4c0>
  430494:	cmp	w0, #0x6e
  430498:	b.ne	430528 <ferror@plt+0x2c548>  // b.any
  43049c:	mov	w0, wzr
  4304a0:	ldp	x20, x19, [sp, #48]
  4304a4:	ldr	x21, [sp, #32]
  4304a8:	ldp	x29, x30, [sp, #16]
  4304ac:	add	sp, sp, #0x40
  4304b0:	ret
  4304b4:	mov	x21, x0
  4304b8:	bl	4301cc <ferror@plt+0x2c1ec>
  4304bc:	mov	x20, x0
  4304c0:	ldaxr	x8, [x21]
  4304c4:	cbnz	x8, 4304f0 <ferror@plt+0x2c510>
  4304c8:	stlxr	w8, x20, [x21]
  4304cc:	cbnz	w8, 4304c0 <ferror@plt+0x2c4e0>
  4304d0:	b	430504 <ferror@plt+0x2c524>
  4304d4:	bl	42fc64 <ferror@plt+0x2bc84>
  4304d8:	mov	x21, x0
  4304dc:	ldaxr	x8, [x19]
  4304e0:	cbnz	x8, 43050c <ferror@plt+0x2c52c>
  4304e4:	stlxr	w8, x21, [x19]
  4304e8:	cbnz	w8, 4304dc <ferror@plt+0x2c4fc>
  4304ec:	b	430520 <ferror@plt+0x2c540>
  4304f0:	clrex
  4304f4:	mov	x0, x20
  4304f8:	bl	403ea0 <pthread_cond_destroy@plt>
  4304fc:	mov	x0, x20
  430500:	bl	403bf0 <free@plt>
  430504:	ldr	x20, [x21]
  430508:	b	430470 <ferror@plt+0x2c490>
  43050c:	clrex
  430510:	mov	x0, x21
  430514:	bl	403d20 <pthread_mutex_destroy@plt>
  430518:	mov	x0, x21
  43051c:	bl	403bf0 <free@plt>
  430520:	ldr	x1, [x19]
  430524:	b	43047c <ferror@plt+0x2c49c>
  430528:	adrp	x1, 47a000 <ferror@plt+0x76020>
  43052c:	add	x1, x1, #0x715
  430530:	bl	42fd70 <ferror@plt+0x2bd90>
  430534:	stp	x29, x30, [sp, #-16]!
  430538:	mov	x29, sp
  43053c:	bl	43054c <ferror@plt+0x2c56c>
  430540:	ldr	w0, [x0]
  430544:	ldp	x29, x30, [sp], #16
  430548:	b	4039a0 <pthread_getspecific@plt>
  43054c:	stp	x29, x30, [sp, #-48]!
  430550:	str	x21, [sp, #16]
  430554:	stp	x20, x19, [sp, #32]
  430558:	dmb	ish
  43055c:	ldr	x20, [x0]
  430560:	mov	x29, sp
  430564:	cbz	x20, 43057c <ferror@plt+0x2c59c>
  430568:	mov	x0, x20
  43056c:	ldp	x20, x19, [sp, #32]
  430570:	ldr	x21, [sp, #16]
  430574:	ldp	x29, x30, [sp], #48
  430578:	ret
  43057c:	ldr	x21, [x0, #8]
  430580:	mov	x19, x0
  430584:	mov	w0, #0x4                   	// #4
  430588:	bl	4037e0 <malloc@plt>
  43058c:	cbz	x0, 4305d4 <ferror@plt+0x2c5f4>
  430590:	mov	x1, x21
  430594:	mov	x20, x0
  430598:	bl	4035e0 <pthread_key_create@plt>
  43059c:	cbnz	w0, 4305e8 <ferror@plt+0x2c608>
  4305a0:	ldaxr	x8, [x19]
  4305a4:	cbnz	x8, 4305b4 <ferror@plt+0x2c5d4>
  4305a8:	stlxr	w8, x20, [x19]
  4305ac:	cbnz	w8, 4305a0 <ferror@plt+0x2c5c0>
  4305b0:	b	430568 <ferror@plt+0x2c588>
  4305b4:	clrex
  4305b8:	ldr	w0, [x20]
  4305bc:	bl	403c40 <pthread_key_delete@plt>
  4305c0:	cbnz	w0, 4305f4 <ferror@plt+0x2c614>
  4305c4:	mov	x0, x20
  4305c8:	bl	403bf0 <free@plt>
  4305cc:	ldr	x20, [x19]
  4305d0:	b	430568 <ferror@plt+0x2c588>
  4305d4:	bl	403ee0 <__errno_location@plt>
  4305d8:	ldr	w0, [x0]
  4305dc:	adrp	x1, 442000 <ferror@plt+0x3e020>
  4305e0:	add	x1, x1, #0xb9d
  4305e4:	bl	42fd70 <ferror@plt+0x2bd90>
  4305e8:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4305ec:	add	x1, x1, #0x8bc
  4305f0:	bl	42fd70 <ferror@plt+0x2bd90>
  4305f4:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4305f8:	add	x1, x1, #0x8cf
  4305fc:	bl	42fd70 <ferror@plt+0x2bd90>
  430600:	stp	x29, x30, [sp, #-32]!
  430604:	str	x19, [sp, #16]
  430608:	mov	x29, sp
  43060c:	mov	x19, x1
  430610:	bl	43054c <ferror@plt+0x2c56c>
  430614:	ldr	w0, [x0]
  430618:	mov	x1, x19
  43061c:	bl	403cb0 <pthread_setspecific@plt>
  430620:	cbnz	w0, 430630 <ferror@plt+0x2c650>
  430624:	ldr	x19, [sp, #16]
  430628:	ldp	x29, x30, [sp], #32
  43062c:	ret
  430630:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430634:	add	x1, x1, #0x72c
  430638:	bl	42fd70 <ferror@plt+0x2bd90>
  43063c:	stp	x29, x30, [sp, #-48]!
  430640:	str	x21, [sp, #16]
  430644:	stp	x20, x19, [sp, #32]
  430648:	mov	x29, sp
  43064c:	mov	x19, x1
  430650:	mov	x21, x0
  430654:	bl	43054c <ferror@plt+0x2c56c>
  430658:	mov	x20, x0
  43065c:	ldr	w0, [x0]
  430660:	bl	4039a0 <pthread_getspecific@plt>
  430664:	cbz	x0, 430674 <ferror@plt+0x2c694>
  430668:	ldr	x8, [x21, #8]
  43066c:	cbz	x8, 430674 <ferror@plt+0x2c694>
  430670:	blr	x8
  430674:	ldr	w0, [x20]
  430678:	mov	x1, x19
  43067c:	bl	403cb0 <pthread_setspecific@plt>
  430680:	cbnz	w0, 430694 <ferror@plt+0x2c6b4>
  430684:	ldp	x20, x19, [sp, #32]
  430688:	ldr	x21, [sp, #16]
  43068c:	ldp	x29, x30, [sp], #48
  430690:	ret
  430694:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430698:	add	x1, x1, #0x72c
  43069c:	bl	42fd70 <ferror@plt+0x2bd90>
  4306a0:	stp	x29, x30, [sp, #-32]!
  4306a4:	stp	x20, x19, [sp, #16]
  4306a8:	ldr	w8, [x0, #56]
  4306ac:	mov	x19, x0
  4306b0:	mov	x29, sp
  4306b4:	cbnz	w8, 4306c0 <ferror@plt+0x2c6e0>
  4306b8:	ldr	x0, [x19, #48]
  4306bc:	bl	4038b0 <pthread_detach@plt>
  4306c0:	ldr	x20, [x19, #64]
  4306c4:	mov	x0, x20
  4306c8:	bl	403d20 <pthread_mutex_destroy@plt>
  4306cc:	mov	x0, x20
  4306d0:	bl	403bf0 <free@plt>
  4306d4:	mov	x1, x19
  4306d8:	ldp	x20, x19, [sp, #16]
  4306dc:	mov	w0, #0x48                  	// #72
  4306e0:	ldp	x29, x30, [sp], #32
  4306e4:	b	41dec0 <ferror@plt+0x19ee0>
  4306e8:	sub	sp, sp, #0x70
  4306ec:	stp	x22, x21, [sp, #80]
  4306f0:	mov	x21, x0
  4306f4:	mov	w0, #0x48                  	// #72
  4306f8:	stp	x29, x30, [sp, #64]
  4306fc:	stp	x20, x19, [sp, #96]
  430700:	add	x29, sp, #0x40
  430704:	mov	x20, x2
  430708:	mov	x22, x1
  43070c:	bl	41de3c <ferror@plt+0x19e5c>
  430710:	mov	x19, x0
  430714:	mov	x0, sp
  430718:	bl	403680 <pthread_attr_init@plt>
  43071c:	cbnz	w0, 4307dc <ferror@plt+0x2c7fc>
  430720:	cbz	x22, 43074c <ferror@plt+0x2c76c>
  430724:	mov	w0, #0x4b                  	// #75
  430728:	bl	403de0 <sysconf@plt>
  43072c:	cmp	x0, x22
  430730:	b.ls	430740 <ferror@plt+0x2c760>  // b.plast
  430734:	mov	w0, #0x4b                  	// #75
  430738:	bl	403de0 <sysconf@plt>
  43073c:	mov	x22, x0
  430740:	mov	x0, sp
  430744:	mov	x1, x22
  430748:	bl	403930 <pthread_attr_setstacksize@plt>
  43074c:	add	x0, x19, #0x30
  430750:	mov	x1, sp
  430754:	mov	x2, x21
  430758:	mov	x3, x19
  43075c:	bl	403a50 <pthread_create@plt>
  430760:	mov	w21, w0
  430764:	mov	x0, sp
  430768:	bl	403830 <pthread_attr_destroy@plt>
  43076c:	cbnz	w0, 430804 <ferror@plt+0x2c824>
  430770:	cbz	w21, 4307bc <ferror@plt+0x2c7dc>
  430774:	cmp	w21, #0xb
  430778:	b.ne	43082c <ferror@plt+0x2c84c>  // b.any
  43077c:	bl	4278e4 <ferror@plt+0x23904>
  430780:	mov	w21, w0
  430784:	mov	w0, #0xb                   	// #11
  430788:	bl	42003c <ferror@plt+0x1c05c>
  43078c:	adrp	x3, 47a000 <ferror@plt+0x76020>
  430790:	mov	x4, x0
  430794:	add	x3, x3, #0x7c9
  430798:	mov	x0, x20
  43079c:	mov	w1, w21
  4307a0:	mov	w2, wzr
  4307a4:	bl	40939c <ferror@plt+0x53bc>
  4307a8:	mov	w0, #0x48                  	// #72
  4307ac:	mov	x1, x19
  4307b0:	bl	41dec0 <ferror@plt+0x19ee0>
  4307b4:	mov	x19, xzr
  4307b8:	b	4307c4 <ferror@plt+0x2c7e4>
  4307bc:	bl	42fc64 <ferror@plt+0x2bc84>
  4307c0:	str	x0, [x19, #64]
  4307c4:	mov	x0, x19
  4307c8:	ldp	x20, x19, [sp, #96]
  4307cc:	ldp	x22, x21, [sp, #80]
  4307d0:	ldp	x29, x30, [sp, #64]
  4307d4:	add	sp, sp, #0x70
  4307d8:	ret
  4307dc:	bl	42003c <ferror@plt+0x1c05c>
  4307e0:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4307e4:	adrp	x3, 47a000 <ferror@plt+0x76020>
  4307e8:	adrp	x5, 47a000 <ferror@plt+0x76020>
  4307ec:	add	x1, x1, #0x76e
  4307f0:	add	x3, x3, #0x77e
  4307f4:	add	x5, x5, #0x792
  4307f8:	mov	w2, #0x45e                 	// #1118
  4307fc:	mov	x4, x0
  430800:	bl	430858 <ferror@plt+0x2c878>
  430804:	bl	42003c <ferror@plt+0x1c05c>
  430808:	adrp	x1, 47a000 <ferror@plt+0x76020>
  43080c:	adrp	x3, 47a000 <ferror@plt+0x76020>
  430810:	adrp	x5, 47a000 <ferror@plt+0x76020>
  430814:	add	x1, x1, #0x76e
  430818:	add	x3, x3, #0x77e
  43081c:	add	x5, x5, #0x7ac
  430820:	mov	w2, #0x46e                 	// #1134
  430824:	mov	x4, x0
  430828:	bl	430858 <ferror@plt+0x2c878>
  43082c:	mov	w0, w21
  430830:	bl	42003c <ferror@plt+0x1c05c>
  430834:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430838:	adrp	x3, 47a000 <ferror@plt+0x76020>
  43083c:	adrp	x5, 47a000 <ferror@plt+0x76020>
  430840:	add	x1, x1, #0x76e
  430844:	add	x3, x3, #0x77e
  430848:	add	x5, x5, #0x7e3
  43084c:	mov	w2, #0x478                 	// #1144
  430850:	mov	x4, x0
  430854:	bl	430858 <ferror@plt+0x2c878>
  430858:	sub	sp, sp, #0x120
  43085c:	stp	x29, x30, [sp, #256]
  430860:	add	x29, sp, #0x100
  430864:	mov	x8, #0xffffffffffffffc8    	// #-56
  430868:	mov	x9, sp
  43086c:	sub	x10, x29, #0x78
  430870:	movk	x8, #0xff80, lsl #32
  430874:	add	x11, x29, #0x20
  430878:	add	x9, x9, #0x80
  43087c:	add	x10, x10, #0x38
  430880:	stp	x9, x8, [x29, #-16]
  430884:	stp	x11, x10, [x29, #-32]
  430888:	stp	x1, x2, [x29, #-120]
  43088c:	stp	x3, x4, [x29, #-104]
  430890:	stp	x5, x6, [x29, #-88]
  430894:	stur	x7, [x29, #-72]
  430898:	stp	q0, q1, [sp]
  43089c:	ldp	q0, q1, [x29, #-32]
  4308a0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4308a4:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4308a8:	add	x0, x0, #0x2f
  4308ac:	add	x2, x2, #0x740
  4308b0:	sub	x3, x29, #0x40
  4308b4:	mov	w1, #0x4                   	// #4
  4308b8:	str	x28, [sp, #272]
  4308bc:	stp	q2, q3, [sp, #32]
  4308c0:	stp	q4, q5, [sp, #64]
  4308c4:	stp	q6, q7, [sp, #96]
  4308c8:	stp	q0, q1, [x29, #-64]
  4308cc:	bl	4155f0 <ferror@plt+0x11610>
  4308d0:	b	4308d0 <ferror@plt+0x2c8f0>
  4308d4:	b	403bb0 <sched_yield@plt>
  4308d8:	stp	x29, x30, [sp, #-48]!
  4308dc:	str	x21, [sp, #16]
  4308e0:	stp	x20, x19, [sp, #32]
  4308e4:	dmb	ish
  4308e8:	mov	x21, x0
  4308ec:	mov	x19, x0
  4308f0:	ldr	x0, [x21, #64]!
  4308f4:	mov	x29, sp
  4308f8:	cbz	x0, 430948 <ferror@plt+0x2c968>
  4308fc:	bl	403f30 <pthread_mutex_lock@plt>
  430900:	cbnz	w0, 43099c <ferror@plt+0x2c9bc>
  430904:	ldr	w8, [x19, #56]
  430908:	cbnz	w8, 430924 <ferror@plt+0x2c944>
  43090c:	ldr	x0, [x19, #48]
  430910:	mov	x1, xzr
  430914:	bl	403a90 <pthread_join@plt>
  430918:	cbnz	w0, 4309d4 <ferror@plt+0x2c9f4>
  43091c:	mov	w8, #0x1                   	// #1
  430920:	str	w8, [x19, #56]
  430924:	dmb	ish
  430928:	ldr	x0, [x21]
  43092c:	cbz	x0, 430960 <ferror@plt+0x2c980>
  430930:	bl	403f50 <pthread_mutex_unlock@plt>
  430934:	cbnz	w0, 4309c8 <ferror@plt+0x2c9e8>
  430938:	ldp	x20, x19, [sp, #32]
  43093c:	ldr	x21, [sp, #16]
  430940:	ldp	x29, x30, [sp], #48
  430944:	ret
  430948:	bl	42fc64 <ferror@plt+0x2bc84>
  43094c:	ldaxr	x8, [x21]
  430950:	cbnz	x8, 43097c <ferror@plt+0x2c99c>
  430954:	stlxr	w8, x0, [x21]
  430958:	cbnz	w8, 43094c <ferror@plt+0x2c96c>
  43095c:	b	430990 <ferror@plt+0x2c9b0>
  430960:	bl	42fc64 <ferror@plt+0x2bc84>
  430964:	mov	x19, x0
  430968:	ldaxr	x8, [x21]
  43096c:	cbnz	x8, 4309a8 <ferror@plt+0x2c9c8>
  430970:	stlxr	w8, x19, [x21]
  430974:	cbnz	w8, 430968 <ferror@plt+0x2c988>
  430978:	b	4309bc <ferror@plt+0x2c9dc>
  43097c:	clrex
  430980:	mov	x20, x0
  430984:	bl	403d20 <pthread_mutex_destroy@plt>
  430988:	mov	x0, x20
  43098c:	bl	403bf0 <free@plt>
  430990:	ldr	x0, [x21]
  430994:	bl	403f30 <pthread_mutex_lock@plt>
  430998:	cbz	w0, 430904 <ferror@plt+0x2c924>
  43099c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4309a0:	add	x1, x1, #0x69a
  4309a4:	bl	42fd70 <ferror@plt+0x2bd90>
  4309a8:	clrex
  4309ac:	mov	x0, x19
  4309b0:	bl	403d20 <pthread_mutex_destroy@plt>
  4309b4:	mov	x0, x19
  4309b8:	bl	403bf0 <free@plt>
  4309bc:	ldr	x0, [x21]
  4309c0:	bl	403f50 <pthread_mutex_unlock@plt>
  4309c4:	cbz	w0, 430938 <ferror@plt+0x2c958>
  4309c8:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4309cc:	add	x1, x1, #0x6ad
  4309d0:	bl	42fd70 <ferror@plt+0x2bd90>
  4309d4:	bl	42003c <ferror@plt+0x1c05c>
  4309d8:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4309dc:	adrp	x3, 47a000 <ferror@plt+0x76020>
  4309e0:	adrp	x5, 47a000 <ferror@plt+0x76020>
  4309e4:	add	x1, x1, #0x76e
  4309e8:	add	x3, x3, #0x7f2
  4309ec:	add	x5, x5, #0x807
  4309f0:	mov	w2, #0x496                 	// #1174
  4309f4:	mov	x4, x0
  4309f8:	bl	430858 <ferror@plt+0x2c878>
  4309fc:	stp	x29, x30, [sp, #-16]!
  430a00:	mov	x0, xzr
  430a04:	mov	x29, sp
  430a08:	bl	403ab0 <pthread_exit@plt>
  430a0c:	mov	x1, x0
  430a10:	mov	w0, #0xf                   	// #15
  430a14:	mov	w2, wzr
  430a18:	mov	w3, wzr
  430a1c:	mov	w4, wzr
  430a20:	mov	w5, wzr
  430a24:	b	403f20 <prctl@plt>
  430a28:	stp	x29, x30, [sp, #-32]!
  430a2c:	stp	x20, x19, [sp, #16]
  430a30:	mov	x19, x0
  430a34:	ldr	x0, [x0, #104]
  430a38:	mov	x29, sp
  430a3c:	mov	x20, x1
  430a40:	bl	438354 <ferror@plt+0x34374>
  430a44:	mov	w8, #0xffffffff            	// #-1
  430a48:	str	w8, [x20]
  430a4c:	ldr	w8, [x19, #112]
  430a50:	ldp	x20, x19, [sp, #16]
  430a54:	bics	wzr, w8, w0
  430a58:	cset	w0, eq  // eq = none
  430a5c:	ldp	x29, x30, [sp], #32
  430a60:	ret
  430a64:	stp	x29, x30, [sp, #-32]!
  430a68:	str	x19, [sp, #16]
  430a6c:	mov	x19, x0
  430a70:	ldr	x0, [x0, #104]
  430a74:	mov	x29, sp
  430a78:	bl	438354 <ferror@plt+0x34374>
  430a7c:	ldrh	w8, [x19, #102]
  430a80:	ldr	w9, [x19, #112]
  430a84:	ldr	x19, [sp, #16]
  430a88:	orr	w8, w0, w8
  430a8c:	and	w0, w8, w9
  430a90:	ldp	x29, x30, [sp], #32
  430a94:	ret
  430a98:	sub	sp, sp, #0x30
  430a9c:	stp	x29, x30, [sp, #16]
  430aa0:	stp	x20, x19, [sp, #32]
  430aa4:	mov	x20, x0
  430aa8:	ldr	x0, [x0, #104]
  430aac:	add	x29, sp, #0x10
  430ab0:	mov	x19, x2
  430ab4:	str	x1, [sp, #8]
  430ab8:	bl	438354 <ferror@plt+0x34374>
  430abc:	ldr	x3, [sp, #8]
  430ac0:	cbz	x3, 430af0 <ferror@plt+0x2cb10>
  430ac4:	ldrh	w9, [x20, #102]
  430ac8:	ldr	w10, [x20, #112]
  430acc:	ldr	x8, [x20, #104]
  430ad0:	mov	x2, x19
  430ad4:	ldp	x20, x19, [sp, #32]
  430ad8:	ldp	x29, x30, [sp, #16]
  430adc:	orr	w9, w0, w9
  430ae0:	and	w1, w9, w10
  430ae4:	mov	x0, x8
  430ae8:	add	sp, sp, #0x30
  430aec:	br	x3
  430af0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  430af4:	add	x0, x0, #0x997
  430af8:	bl	430df4 <ferror@plt+0x2ce14>
  430afc:	ldp	x20, x19, [sp, #32]
  430b00:	ldp	x29, x30, [sp, #16]
  430b04:	mov	w0, wzr
  430b08:	add	sp, sp, #0x30
  430b0c:	ret
  430b10:	ldr	x0, [x0, #104]
  430b14:	b	4376b8 <ferror@plt+0x336d8>
  430b18:	sub	sp, sp, #0xb0
  430b1c:	stp	x29, x30, [sp, #128]
  430b20:	stp	x22, x21, [sp, #144]
  430b24:	stp	x20, x19, [sp, #160]
  430b28:	add	x29, sp, #0x80
  430b2c:	cbz	x0, 430d50 <ferror@plt+0x2cd70>
  430b30:	cbz	x1, 430d6c <ferror@plt+0x2cd8c>
  430b34:	mov	x19, x2
  430b38:	cbz	x2, 430b44 <ferror@plt+0x2cb64>
  430b3c:	ldr	x8, [x19]
  430b40:	cbnz	x8, 430d88 <ferror@plt+0x2cda8>
  430b44:	ldrb	w8, [x1]
  430b48:	cmp	w8, #0x61
  430b4c:	b.eq	430b80 <ferror@plt+0x2cba0>  // b.none
  430b50:	cmp	w8, #0x72
  430b54:	b.eq	430b70 <ferror@plt+0x2cb90>  // b.none
  430b58:	cmp	w8, #0x77
  430b5c:	b.ne	430b9c <ferror@plt+0x2cbbc>  // b.any
  430b60:	mov	w21, #0x2                   	// #2
  430b64:	ldrb	w8, [x1, #1]
  430b68:	cbnz	w8, 430b8c <ferror@plt+0x2cbac>
  430b6c:	b	430bb4 <ferror@plt+0x2cbd4>
  430b70:	mov	w21, #0x1                   	// #1
  430b74:	ldrb	w8, [x1, #1]
  430b78:	cbnz	w8, 430b8c <ferror@plt+0x2cbac>
  430b7c:	b	430bb4 <ferror@plt+0x2cbd4>
  430b80:	mov	w21, #0x4                   	// #4
  430b84:	ldrb	w8, [x1, #1]
  430b88:	cbz	w8, 430bb4 <ferror@plt+0x2cbd4>
  430b8c:	cmp	w8, #0x2b
  430b90:	b.ne	430b9c <ferror@plt+0x2cbbc>  // b.any
  430b94:	ldrb	w8, [x1, #2]
  430b98:	cbz	w8, 430bb0 <ferror@plt+0x2cbd0>
  430b9c:	adrp	x0, 47a000 <ferror@plt+0x76020>
  430ba0:	add	x0, x0, #0x95e
  430ba4:	bl	430df4 <ferror@plt+0x2ce14>
  430ba8:	mov	x19, xzr
  430bac:	b	430d38 <ferror@plt+0x2cd58>
  430bb0:	orr	w21, w21, #0x8
  430bb4:	sub	x8, x21, #0x1
  430bb8:	cmp	w8, #0xc
  430bbc:	b.cs	430dac <ferror@plt+0x2cdcc>  // b.hs, b.nlast
  430bc0:	mov	w9, #0xb0b                 	// #2827
  430bc4:	lsr	w9, w9, w8
  430bc8:	tbz	w9, #0, 430dac <ferror@plt+0x2cdcc>
  430bcc:	adrp	x9, 47a000 <ferror@plt+0x76020>
  430bd0:	add	x9, x9, #0xa4c
  430bd4:	ldr	w1, [x9, x8, lsl #2]
  430bd8:	mov	w2, #0x1b6                 	// #438
  430bdc:	bl	403800 <open@plt>
  430be0:	cmn	w0, #0x1
  430be4:	b.eq	430c6c <ferror@plt+0x2cc8c>  // b.none
  430be8:	mov	w20, w0
  430bec:	mov	x2, sp
  430bf0:	mov	w0, wzr
  430bf4:	mov	w1, w20
  430bf8:	bl	403e20 <__fxstat@plt>
  430bfc:	cmn	w0, #0x1
  430c00:	b.eq	430ca0 <ferror@plt+0x2ccc0>  // b.none
  430c04:	mov	w0, #0x78                  	// #120
  430c08:	bl	4140ec <ferror@plt+0x1010c>
  430c0c:	ldr	w8, [sp, #16]
  430c10:	mov	x19, x0
  430c14:	and	w9, w8, #0xf000
  430c18:	cmp	w9, #0x2, lsl #12
  430c1c:	mov	w8, #0x20                  	// #32
  430c20:	b.eq	430c38 <ferror@plt+0x2cc58>  // b.none
  430c24:	cmp	w9, #0x8, lsl #12
  430c28:	b.eq	430c38 <ferror@plt+0x2cc58>  // b.none
  430c2c:	cmp	w9, #0x6, lsl #12
  430c30:	cset	w8, eq  // eq = none
  430c34:	lsl	w8, w8, #5
  430c38:	ldrb	w9, [x19, #94]
  430c3c:	cmp	w21, #0xc
  430c40:	and	w9, w9, #0xffffffdf
  430c44:	orr	w8, w9, w8
  430c48:	strb	w8, [x19, #94]
  430c4c:	b.hi	430dd0 <ferror@plt+0x2cdf0>  // b.pmore
  430c50:	mov	w9, #0x1                   	// #1
  430c54:	lsl	w9, w9, w21
  430c58:	mov	w10, #0x1600                	// #5632
  430c5c:	tst	w9, w10
  430c60:	b.eq	430ce8 <ferror@plt+0x2cd08>  // b.none
  430c64:	orr	w8, w8, #0x18
  430c68:	b	430d10 <ferror@plt+0x2cd30>
  430c6c:	bl	403ee0 <__errno_location@plt>
  430c70:	ldr	w20, [x0]
  430c74:	bl	409bb8 <ferror@plt+0x5bd8>
  430c78:	mov	w21, w0
  430c7c:	mov	w0, w20
  430c80:	bl	409bf0 <ferror@plt+0x5c10>
  430c84:	mov	w22, w0
  430c88:	mov	w0, w20
  430c8c:	bl	42003c <ferror@plt+0x1c05c>
  430c90:	mov	x3, x0
  430c94:	mov	x0, x19
  430c98:	mov	w1, w21
  430c9c:	b	430cd8 <ferror@plt+0x2ccf8>
  430ca0:	bl	403ee0 <__errno_location@plt>
  430ca4:	ldr	w21, [x0]
  430ca8:	mov	w0, w20
  430cac:	bl	403a20 <close@plt>
  430cb0:	bl	409bb8 <ferror@plt+0x5bd8>
  430cb4:	mov	w20, w0
  430cb8:	mov	w0, w21
  430cbc:	bl	409bf0 <ferror@plt+0x5c10>
  430cc0:	mov	w22, w0
  430cc4:	mov	w0, w21
  430cc8:	bl	42003c <ferror@plt+0x1c05c>
  430ccc:	mov	x3, x0
  430cd0:	mov	x0, x19
  430cd4:	mov	w1, w20
  430cd8:	mov	w2, w22
  430cdc:	bl	40954c <ferror@plt+0x556c>
  430ce0:	mov	x19, xzr
  430ce4:	b	430d38 <ferror@plt+0x2cd58>
  430ce8:	mov	w10, #0x14                  	// #20
  430cec:	tst	w9, w10
  430cf0:	b.eq	430d00 <ferror@plt+0x2cd20>  // b.none
  430cf4:	and	w8, w8, #0xffffffe7
  430cf8:	orr	w8, w8, #0x10
  430cfc:	b	430d10 <ferror@plt+0x2cd30>
  430d00:	cmp	w21, #0x1
  430d04:	b.ne	430dd0 <ferror@plt+0x2cdf0>  // b.any
  430d08:	and	w8, w8, #0xffffffe7
  430d0c:	orr	w8, w8, #0x8
  430d10:	mov	x0, x19
  430d14:	strb	w8, [x19, #94]
  430d18:	bl	437604 <ferror@plt+0x33624>
  430d1c:	ldrb	w8, [x19, #94]
  430d20:	adrp	x9, 48e000 <ferror@plt+0x8a020>
  430d24:	add	x9, x9, #0x850
  430d28:	str	x9, [x19, #8]
  430d2c:	orr	w8, w8, #0x4
  430d30:	strb	w8, [x19, #94]
  430d34:	str	w20, [x19, #112]
  430d38:	mov	x0, x19
  430d3c:	ldp	x20, x19, [sp, #160]
  430d40:	ldp	x22, x21, [sp, #144]
  430d44:	ldp	x29, x30, [sp, #128]
  430d48:	add	sp, sp, #0xb0
  430d4c:	ret
  430d50:	adrp	x0, 445000 <ferror@plt+0x41020>
  430d54:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430d58:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  430d5c:	add	x0, x0, #0x2f
  430d60:	add	x1, x1, #0x8e2
  430d64:	add	x2, x2, #0x753
  430d68:	b	430da0 <ferror@plt+0x2cdc0>
  430d6c:	adrp	x0, 445000 <ferror@plt+0x41020>
  430d70:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430d74:	adrp	x2, 47a000 <ferror@plt+0x76020>
  430d78:	add	x0, x0, #0x2f
  430d7c:	add	x1, x1, #0x8e2
  430d80:	add	x2, x2, #0x92d
  430d84:	b	430da0 <ferror@plt+0x2cdc0>
  430d88:	adrp	x0, 445000 <ferror@plt+0x41020>
  430d8c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430d90:	adrp	x2, 47a000 <ferror@plt+0x76020>
  430d94:	add	x0, x0, #0x2f
  430d98:	add	x1, x1, #0x8e2
  430d9c:	add	x2, x2, #0x93a
  430da0:	bl	415310 <ferror@plt+0x11330>
  430da4:	mov	x19, xzr
  430da8:	b	430d38 <ferror@plt+0x2cd58>
  430dac:	adrp	x0, 445000 <ferror@plt+0x41020>
  430db0:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430db4:	adrp	x3, 47a000 <ferror@plt+0x76020>
  430db8:	add	x0, x0, #0x2f
  430dbc:	add	x1, x1, #0x977
  430dc0:	add	x3, x3, #0x981
  430dc4:	mov	w2, #0x20b                 	// #523
  430dc8:	mov	x4, xzr
  430dcc:	bl	426194 <ferror@plt+0x221b4>
  430dd0:	adrp	x0, 445000 <ferror@plt+0x41020>
  430dd4:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430dd8:	adrp	x3, 47a000 <ferror@plt+0x76020>
  430ddc:	add	x0, x0, #0x2f
  430de0:	add	x1, x1, #0x977
  430de4:	add	x3, x3, #0x981
  430de8:	mov	w2, #0x23d                 	// #573
  430dec:	mov	x4, xzr
  430df0:	bl	426194 <ferror@plt+0x221b4>
  430df4:	sub	sp, sp, #0x120
  430df8:	stp	x29, x30, [sp, #256]
  430dfc:	add	x29, sp, #0x100
  430e00:	mov	x9, #0xffffffffffffffc8    	// #-56
  430e04:	mov	x10, sp
  430e08:	sub	x11, x29, #0x78
  430e0c:	movk	x9, #0xff80, lsl #32
  430e10:	add	x12, x29, #0x20
  430e14:	add	x10, x10, #0x80
  430e18:	add	x11, x11, #0x38
  430e1c:	stp	x10, x9, [x29, #-16]
  430e20:	stp	x12, x11, [x29, #-32]
  430e24:	stp	x1, x2, [x29, #-120]
  430e28:	stp	x3, x4, [x29, #-104]
  430e2c:	stp	x5, x6, [x29, #-88]
  430e30:	stur	x7, [x29, #-72]
  430e34:	stp	q0, q1, [sp]
  430e38:	ldp	q0, q1, [x29, #-32]
  430e3c:	mov	x8, x0
  430e40:	adrp	x0, 445000 <ferror@plt+0x41020>
  430e44:	add	x0, x0, #0x2f
  430e48:	sub	x3, x29, #0x40
  430e4c:	mov	w1, #0x10                  	// #16
  430e50:	mov	x2, x8
  430e54:	str	x28, [sp, #272]
  430e58:	stp	q2, q3, [sp, #32]
  430e5c:	stp	q4, q5, [sp, #64]
  430e60:	stp	q6, q7, [sp, #96]
  430e64:	stp	q0, q1, [x29, #-64]
  430e68:	bl	4155f0 <ferror@plt+0x11610>
  430e6c:	ldr	x28, [sp, #272]
  430e70:	ldp	x29, x30, [sp, #256]
  430e74:	add	sp, sp, #0x120
  430e78:	ret
  430e7c:	sub	sp, sp, #0xa0
  430e80:	stp	x20, x19, [sp, #144]
  430e84:	mov	w20, w0
  430e88:	mov	w0, #0x78                  	// #120
  430e8c:	stp	x29, x30, [sp, #128]
  430e90:	add	x29, sp, #0x80
  430e94:	bl	4140ec <ferror@plt+0x1010c>
  430e98:	mov	x19, x0
  430e9c:	bl	437604 <ferror@plt+0x33624>
  430ea0:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  430ea4:	add	x8, x8, #0x850
  430ea8:	mov	x2, sp
  430eac:	mov	w0, wzr
  430eb0:	mov	w1, w20
  430eb4:	str	x8, [x19, #8]
  430eb8:	str	w20, [x19, #112]
  430ebc:	bl	403e20 <__fxstat@plt>
  430ec0:	cbz	w0, 430ed0 <ferror@plt+0x2cef0>
  430ec4:	ldrb	w8, [x19, #94]
  430ec8:	and	w8, w8, #0xffffffdf
  430ecc:	b	430f04 <ferror@plt+0x2cf24>
  430ed0:	ldr	w8, [sp, #16]
  430ed4:	and	w9, w8, #0xf000
  430ed8:	cmp	w9, #0x2, lsl #12
  430edc:	mov	w8, #0x20                  	// #32
  430ee0:	b.eq	430ef8 <ferror@plt+0x2cf18>  // b.none
  430ee4:	cmp	w9, #0x8, lsl #12
  430ee8:	b.eq	430ef8 <ferror@plt+0x2cf18>  // b.none
  430eec:	cmp	w9, #0x6, lsl #12
  430ef0:	cset	w8, eq  // eq = none
  430ef4:	lsl	w8, w8, #5
  430ef8:	ldrb	w9, [x19, #94]
  430efc:	and	w9, w9, #0xffffffdf
  430f00:	orr	w8, w9, w8
  430f04:	mov	x0, x19
  430f08:	strb	w8, [x19, #94]
  430f0c:	bl	430f24 <ferror@plt+0x2cf44>
  430f10:	mov	x0, x19
  430f14:	ldp	x20, x19, [sp, #144]
  430f18:	ldp	x29, x30, [sp, #128]
  430f1c:	add	sp, sp, #0xa0
  430f20:	ret
  430f24:	stp	x29, x30, [sp, #-32]!
  430f28:	str	x19, [sp, #16]
  430f2c:	mov	x19, x0
  430f30:	ldr	w0, [x0, #112]
  430f34:	mov	w1, #0x3                   	// #3
  430f38:	mov	x29, sp
  430f3c:	bl	403d00 <fcntl@plt>
  430f40:	cmn	w0, #0x1
  430f44:	b.eq	430f74 <ferror@plt+0x2cf94>  // b.none
  430f48:	and	w8, w0, #0x3
  430f4c:	cmp	w8, #0x2
  430f50:	ubfx	w0, w0, #10, #2
  430f54:	b.eq	430fb0 <ferror@plt+0x2cfd0>  // b.none
  430f58:	cmp	x8, #0x1
  430f5c:	b.eq	430fa0 <ferror@plt+0x2cfc0>  // b.none
  430f60:	cbnz	x8, 430fc8 <ferror@plt+0x2cfe8>
  430f64:	ldrb	w8, [x19, #94]
  430f68:	and	w8, w8, #0xffffffef
  430f6c:	orr	w8, w8, #0x8
  430f70:	b	430fb8 <ferror@plt+0x2cfd8>
  430f74:	bl	403ee0 <__errno_location@plt>
  430f78:	ldr	w19, [x0]
  430f7c:	mov	w0, w19
  430f80:	bl	42003c <ferror@plt+0x1c05c>
  430f84:	mov	x1, x0
  430f88:	adrp	x0, 47a000 <ferror@plt+0x76020>
  430f8c:	add	x0, x0, #0x9ff
  430f90:	mov	w2, w19
  430f94:	bl	430df4 <ferror@plt+0x2ce14>
  430f98:	mov	w0, wzr
  430f9c:	b	430fbc <ferror@plt+0x2cfdc>
  430fa0:	ldrb	w8, [x19, #94]
  430fa4:	and	w8, w8, #0xffffffe7
  430fa8:	orr	w8, w8, #0x10
  430fac:	b	430fb8 <ferror@plt+0x2cfd8>
  430fb0:	ldrb	w8, [x19, #94]
  430fb4:	orr	w8, w8, #0x18
  430fb8:	strb	w8, [x19, #94]
  430fbc:	ldr	x19, [sp, #16]
  430fc0:	ldp	x29, x30, [sp], #32
  430fc4:	ret
  430fc8:	adrp	x0, 445000 <ferror@plt+0x41020>
  430fcc:	adrp	x1, 47a000 <ferror@plt+0x76020>
  430fd0:	adrp	x3, 47a000 <ferror@plt+0x76020>
  430fd4:	add	x0, x0, #0x2f
  430fd8:	add	x1, x1, #0x977
  430fdc:	add	x3, x3, #0xa37
  430fe0:	mov	w2, #0x1b8                 	// #440
  430fe4:	mov	x4, xzr
  430fe8:	bl	426194 <ferror@plt+0x221b4>
  430fec:	ldr	w0, [x0, #112]
  430ff0:	ret
  430ff4:	stp	x29, x30, [sp, #-64]!
  430ff8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  430ffc:	cmp	x2, x8
  431000:	stp	x24, x23, [sp, #16]
  431004:	stp	x22, x21, [sp, #32]
  431008:	stp	x20, x19, [sp, #48]
  43100c:	mov	x19, x4
  431010:	mov	x20, x3
  431014:	mov	x21, x1
  431018:	mov	x22, x0
  43101c:	csel	x23, x2, x8, cc  // cc = lo, ul, last
  431020:	mov	x29, sp
  431024:	ldr	w0, [x22, #112]
  431028:	mov	x1, x21
  43102c:	mov	x2, x23
  431030:	bl	403db0 <read@plt>
  431034:	tbz	x0, #63, 43105c <ferror@plt+0x2d07c>
  431038:	bl	403ee0 <__errno_location@plt>
  43103c:	ldr	w24, [x0]
  431040:	str	xzr, [x20]
  431044:	cmp	w24, #0x4
  431048:	b.eq	431024 <ferror@plt+0x2d044>  // b.none
  43104c:	cmp	w24, #0xb
  431050:	b.ne	431070 <ferror@plt+0x2d090>  // b.any
  431054:	mov	w0, #0x3                   	// #3
  431058:	b	4310a4 <ferror@plt+0x2d0c4>
  43105c:	cmp	x0, #0x0
  431060:	mov	w8, #0x1                   	// #1
  431064:	str	x0, [x20]
  431068:	cinc	w0, w8, eq  // eq = none
  43106c:	b	4310a4 <ferror@plt+0x2d0c4>
  431070:	bl	43aa90 <ferror@plt+0x36ab0>
  431074:	mov	w20, w0
  431078:	mov	w0, w24
  43107c:	bl	4383a4 <ferror@plt+0x343c4>
  431080:	mov	w21, w0
  431084:	mov	w0, w24
  431088:	bl	42003c <ferror@plt+0x1c05c>
  43108c:	mov	x3, x0
  431090:	mov	x0, x19
  431094:	mov	w1, w20
  431098:	mov	w2, w21
  43109c:	bl	40954c <ferror@plt+0x556c>
  4310a0:	mov	w0, wzr
  4310a4:	ldp	x20, x19, [sp, #48]
  4310a8:	ldp	x22, x21, [sp, #32]
  4310ac:	ldp	x24, x23, [sp, #16]
  4310b0:	ldp	x29, x30, [sp], #64
  4310b4:	ret
  4310b8:	stp	x29, x30, [sp, #-64]!
  4310bc:	stp	x24, x23, [sp, #16]
  4310c0:	stp	x22, x21, [sp, #32]
  4310c4:	stp	x20, x19, [sp, #48]
  4310c8:	mov	x19, x4
  4310cc:	mov	x20, x3
  4310d0:	mov	x21, x2
  4310d4:	mov	x22, x1
  4310d8:	mov	x23, x0
  4310dc:	mov	x29, sp
  4310e0:	ldr	w0, [x23, #112]
  4310e4:	mov	x1, x22
  4310e8:	mov	x2, x21
  4310ec:	bl	403a80 <write@plt>
  4310f0:	tbz	x0, #63, 431118 <ferror@plt+0x2d138>
  4310f4:	bl	403ee0 <__errno_location@plt>
  4310f8:	ldr	w24, [x0]
  4310fc:	str	xzr, [x20]
  431100:	cmp	w24, #0x4
  431104:	b.eq	4310e0 <ferror@plt+0x2d100>  // b.none
  431108:	cmp	w24, #0xb
  43110c:	b.ne	431124 <ferror@plt+0x2d144>  // b.any
  431110:	mov	w0, #0x3                   	// #3
  431114:	b	431158 <ferror@plt+0x2d178>
  431118:	str	x0, [x20]
  43111c:	mov	w0, #0x1                   	// #1
  431120:	b	431158 <ferror@plt+0x2d178>
  431124:	bl	43aa90 <ferror@plt+0x36ab0>
  431128:	mov	w20, w0
  43112c:	mov	w0, w24
  431130:	bl	4383a4 <ferror@plt+0x343c4>
  431134:	mov	w21, w0
  431138:	mov	w0, w24
  43113c:	bl	42003c <ferror@plt+0x1c05c>
  431140:	mov	x3, x0
  431144:	mov	x0, x19
  431148:	mov	w1, w20
  43114c:	mov	w2, w21
  431150:	bl	40954c <ferror@plt+0x556c>
  431154:	mov	w0, wzr
  431158:	ldp	x20, x19, [sp, #48]
  43115c:	ldp	x22, x21, [sp, #32]
  431160:	ldp	x24, x23, [sp, #16]
  431164:	ldp	x29, x30, [sp], #64
  431168:	ret
  43116c:	stp	x29, x30, [sp, #-48]!
  431170:	cmp	w2, #0x3
  431174:	stp	x22, x21, [sp, #16]
  431178:	stp	x20, x19, [sp, #32]
  43117c:	mov	x29, sp
  431180:	b.cs	4311f4 <ferror@plt+0x2d214>  // b.hs, b.nlast
  431184:	adrp	x8, 47a000 <ferror@plt+0x76020>
  431188:	add	x8, x8, #0xa7c
  43118c:	ldr	w2, [x8, w2, sxtw #2]
  431190:	ldr	w0, [x0, #112]
  431194:	mov	x19, x3
  431198:	bl	403710 <lseek@plt>
  43119c:	tbnz	x0, #63, 4311a8 <ferror@plt+0x2d1c8>
  4311a0:	mov	w0, #0x1                   	// #1
  4311a4:	b	4311e4 <ferror@plt+0x2d204>
  4311a8:	bl	403ee0 <__errno_location@plt>
  4311ac:	ldr	w20, [x0]
  4311b0:	bl	43aa90 <ferror@plt+0x36ab0>
  4311b4:	mov	w21, w0
  4311b8:	mov	w0, w20
  4311bc:	bl	4383a4 <ferror@plt+0x343c4>
  4311c0:	mov	w22, w0
  4311c4:	mov	w0, w20
  4311c8:	bl	42003c <ferror@plt+0x1c05c>
  4311cc:	mov	x3, x0
  4311d0:	mov	x0, x19
  4311d4:	mov	w1, w21
  4311d8:	mov	w2, w22
  4311dc:	bl	40954c <ferror@plt+0x556c>
  4311e0:	mov	w0, wzr
  4311e4:	ldp	x20, x19, [sp, #32]
  4311e8:	ldp	x22, x21, [sp, #16]
  4311ec:	ldp	x29, x30, [sp], #48
  4311f0:	ret
  4311f4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4311f8:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4311fc:	adrp	x3, 47a000 <ferror@plt+0x76020>
  431200:	add	x0, x0, #0x2f
  431204:	add	x1, x1, #0x977
  431208:	add	x3, x3, #0x9de
  43120c:	mov	w2, #0x121                 	// #289
  431210:	mov	x4, xzr
  431214:	bl	426194 <ferror@plt+0x221b4>
  431218:	stp	x29, x30, [sp, #-48]!
  43121c:	stp	x22, x21, [sp, #16]
  431220:	stp	x20, x19, [sp, #32]
  431224:	ldr	w0, [x0, #112]
  431228:	mov	x29, sp
  43122c:	mov	x19, x1
  431230:	bl	403a20 <close@plt>
  431234:	tbnz	w0, #31, 431240 <ferror@plt+0x2d260>
  431238:	mov	w0, #0x1                   	// #1
  43123c:	b	43127c <ferror@plt+0x2d29c>
  431240:	bl	403ee0 <__errno_location@plt>
  431244:	ldr	w20, [x0]
  431248:	bl	43aa90 <ferror@plt+0x36ab0>
  43124c:	mov	w21, w0
  431250:	mov	w0, w20
  431254:	bl	4383a4 <ferror@plt+0x343c4>
  431258:	mov	w22, w0
  43125c:	mov	w0, w20
  431260:	bl	42003c <ferror@plt+0x1c05c>
  431264:	mov	x3, x0
  431268:	mov	x0, x19
  43126c:	mov	w1, w21
  431270:	mov	w2, w22
  431274:	bl	40954c <ferror@plt+0x556c>
  431278:	mov	w0, wzr
  43127c:	ldp	x20, x19, [sp, #32]
  431280:	ldp	x22, x21, [sp, #16]
  431284:	ldp	x29, x30, [sp], #48
  431288:	ret
  43128c:	stp	x29, x30, [sp, #-48]!
  431290:	stp	x20, x19, [sp, #32]
  431294:	mov	x20, x0
  431298:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  43129c:	mov	w19, w1
  4312a0:	add	x0, x0, #0x820
  4312a4:	mov	w1, #0x78                  	// #120
  4312a8:	str	x21, [sp, #16]
  4312ac:	mov	x29, sp
  4312b0:	bl	40ead8 <ferror@plt+0xaaf8>
  4312b4:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4312b8:	add	x1, x1, #0x9ed
  4312bc:	mov	x21, x0
  4312c0:	bl	41008c <ferror@plt+0xc0ac>
  4312c4:	mov	x0, x20
  4312c8:	str	x20, [x21, #104]
  4312cc:	bl	437664 <ferror@plt+0x33684>
  4312d0:	str	w19, [x21, #112]
  4312d4:	ldr	w8, [x20, #112]
  4312d8:	mov	x1, x21
  4312dc:	mov	x0, x21
  4312e0:	str	w8, [x1, #96]!
  4312e4:	strh	w19, [x21, #100]
  4312e8:	bl	40f018 <ferror@plt+0xb038>
  4312ec:	mov	x0, x21
  4312f0:	ldp	x20, x19, [sp, #32]
  4312f4:	ldr	x21, [sp, #16]
  4312f8:	ldp	x29, x30, [sp], #48
  4312fc:	ret
  431300:	b	414260 <ferror@plt+0x10280>
  431304:	stp	x29, x30, [sp, #-48]!
  431308:	stp	x22, x21, [sp, #16]
  43130c:	stp	x20, x19, [sp, #32]
  431310:	ldr	w0, [x0, #112]
  431314:	mov	x19, x2
  431318:	ubfiz	w2, w1, #10, #2
  43131c:	mov	w1, #0x4                   	// #4
  431320:	mov	x29, sp
  431324:	bl	403d00 <fcntl@plt>
  431328:	cmn	w0, #0x1
  43132c:	b.eq	431338 <ferror@plt+0x2d358>  // b.none
  431330:	mov	w0, #0x1                   	// #1
  431334:	b	431374 <ferror@plt+0x2d394>
  431338:	bl	403ee0 <__errno_location@plt>
  43133c:	ldr	w20, [x0]
  431340:	bl	43aa90 <ferror@plt+0x36ab0>
  431344:	mov	w21, w0
  431348:	mov	w0, w20
  43134c:	bl	4383a4 <ferror@plt+0x343c4>
  431350:	mov	w22, w0
  431354:	mov	w0, w20
  431358:	bl	42003c <ferror@plt+0x1c05c>
  43135c:	mov	x3, x0
  431360:	mov	x0, x19
  431364:	mov	w1, w21
  431368:	mov	w2, w22
  43136c:	bl	40954c <ferror@plt+0x556c>
  431370:	mov	w0, wzr
  431374:	ldp	x20, x19, [sp, #32]
  431378:	ldp	x22, x21, [sp, #16]
  43137c:	ldp	x29, x30, [sp], #48
  431380:	ret
  431384:	stp	x29, x30, [sp, #-32]!
  431388:	str	x19, [sp, #16]
  43138c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  431390:	ldr	w0, [x19, #4052]
  431394:	mov	x29, sp
  431398:	cbz	w0, 4313a8 <ferror@plt+0x2d3c8>
  43139c:	ldr	x19, [sp, #16]
  4313a0:	ldp	x29, x30, [sp], #32
  4313a4:	ret
  4313a8:	adrp	x0, 47a000 <ferror@plt+0x76020>
  4313ac:	add	x0, x0, #0xadc
  4313b0:	bl	41a6d4 <ferror@plt+0x166f4>
  4313b4:	str	w0, [x19, #4052]
  4313b8:	b	43139c <ferror@plt+0x2d3bc>
  4313bc:	stp	x29, x30, [sp, #-32]!
  4313c0:	str	x19, [sp, #16]
  4313c4:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  4313c8:	ldr	w0, [x19, #4056]
  4313cc:	mov	x29, sp
  4313d0:	cbz	w0, 4313e0 <ferror@plt+0x2d400>
  4313d4:	ldr	x19, [sp, #16]
  4313d8:	ldp	x29, x30, [sp], #32
  4313dc:	ret
  4313e0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  4313e4:	add	x0, x0, #0xaef
  4313e8:	bl	41a6d4 <ferror@plt+0x166f4>
  4313ec:	str	w0, [x19, #4056]
  4313f0:	b	4313d4 <ferror@plt+0x2d3f4>
  4313f4:	sub	sp, sp, #0x60
  4313f8:	mov	x8, x2
  4313fc:	mov	x2, x1
  431400:	stp	x29, x30, [sp, #80]
  431404:	add	x29, sp, #0x50
  431408:	cbz	x1, 431478 <ferror@plt+0x2d498>
  43140c:	mvn	w12, w3
  431410:	mov	w13, #0x1                   	// #1
  431414:	ubfx	w9, w3, #2, #1
  431418:	ubfx	w10, w3, #7, #1
  43141c:	ubfx	w11, w3, #3, #1
  431420:	and	w12, w12, #0x1
  431424:	mov	x1, x0
  431428:	ubfx	w14, w3, #4, #1
  43142c:	ubfx	w15, w3, #5, #1
  431430:	bic	w0, w13, w3, lsr #1
  431434:	ubfx	w13, w3, #6, #1
  431438:	stp	xzr, x7, [sp, #64]
  43143c:	stp	x5, x6, [sp, #32]
  431440:	str	x4, [sp, #24]
  431444:	mov	x3, x8
  431448:	mov	w4, w12
  43144c:	mov	w5, w9
  431450:	mov	w6, w10
  431454:	mov	w7, w11
  431458:	stp	xzr, xzr, [sp, #48]
  43145c:	str	w13, [sp, #16]
  431460:	str	w15, [sp, #8]
  431464:	str	w14, [sp]
  431468:	bl	431a50 <ferror@plt+0x2da70>
  43146c:	ldp	x29, x30, [sp, #80]
  431470:	add	sp, sp, #0x60
  431474:	ret
  431478:	adrp	x0, 445000 <ferror@plt+0x41020>
  43147c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  431480:	adrp	x2, 443000 <ferror@plt+0x3f020>
  431484:	add	x0, x0, #0x2f
  431488:	add	x1, x1, #0xb08
  43148c:	add	x2, x2, #0xd9f
  431490:	bl	415310 <ferror@plt+0x11330>
  431494:	mov	w0, wzr
  431498:	b	43146c <ferror@plt+0x2d48c>
  43149c:	sub	sp, sp, #0x60
  4314a0:	mov	x8, x2
  4314a4:	mov	x2, x1
  4314a8:	stp	x29, x30, [sp, #80]
  4314ac:	add	x29, sp, #0x50
  4314b0:	cbz	x1, 431544 <ferror@plt+0x2d564>
  4314b4:	ldr	x13, [x29, #16]
  4314b8:	mov	x1, x0
  4314bc:	tbz	w3, #3, 4314c4 <ferror@plt+0x2d4e4>
  4314c0:	cbnz	x13, 431560 <ferror@plt+0x2d580>
  4314c4:	ldr	x14, [x29, #24]
  4314c8:	tbz	w3, #4, 4314d0 <ferror@plt+0x2d4f0>
  4314cc:	cbnz	x14, 43157c <ferror@plt+0x2d59c>
  4314d0:	tbz	w3, #5, 4314d8 <ferror@plt+0x2d4f8>
  4314d4:	cbnz	x7, 431598 <ferror@plt+0x2d5b8>
  4314d8:	ldr	x15, [x29, #32]
  4314dc:	mvn	w12, w3
  4314e0:	mov	w16, #0x1                   	// #1
  4314e4:	ubfx	w9, w3, #2, #1
  4314e8:	ubfx	w10, w3, #7, #1
  4314ec:	ubfx	w11, w3, #3, #1
  4314f0:	and	w12, w12, #0x1
  4314f4:	bic	w0, w16, w3, lsr #1
  4314f8:	ubfx	w16, w3, #4, #1
  4314fc:	ubfx	w17, w3, #5, #1
  431500:	ubfx	w18, w3, #6, #1
  431504:	stp	x7, x13, [sp, #48]
  431508:	stp	x5, x6, [sp, #32]
  43150c:	str	x4, [sp, #24]
  431510:	mov	x3, x8
  431514:	mov	w4, w12
  431518:	mov	w5, w9
  43151c:	mov	w6, w10
  431520:	mov	w7, w11
  431524:	stp	x14, x15, [sp, #64]
  431528:	str	w18, [sp, #16]
  43152c:	str	w17, [sp, #8]
  431530:	str	w16, [sp]
  431534:	bl	431a50 <ferror@plt+0x2da70>
  431538:	ldp	x29, x30, [sp, #80]
  43153c:	add	sp, sp, #0x60
  431540:	ret
  431544:	adrp	x0, 445000 <ferror@plt+0x41020>
  431548:	adrp	x1, 47a000 <ferror@plt+0x76020>
  43154c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  431550:	add	x0, x0, #0x2f
  431554:	add	x1, x1, #0xe61
  431558:	add	x2, x2, #0xd9f
  43155c:	b	4315b0 <ferror@plt+0x2d5d0>
  431560:	adrp	x0, 445000 <ferror@plt+0x41020>
  431564:	adrp	x1, 47a000 <ferror@plt+0x76020>
  431568:	adrp	x2, 47a000 <ferror@plt+0x76020>
  43156c:	add	x0, x0, #0x2f
  431570:	add	x1, x1, #0xe61
  431574:	add	x2, x2, #0xc34
  431578:	b	4315b0 <ferror@plt+0x2d5d0>
  43157c:	adrp	x0, 445000 <ferror@plt+0x41020>
  431580:	adrp	x1, 47a000 <ferror@plt+0x76020>
  431584:	adrp	x2, 47a000 <ferror@plt+0x76020>
  431588:	add	x0, x0, #0x2f
  43158c:	add	x1, x1, #0xe61
  431590:	add	x2, x2, #0xc75
  431594:	b	4315b0 <ferror@plt+0x2d5d0>
  431598:	adrp	x0, 445000 <ferror@plt+0x41020>
  43159c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4315a0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4315a4:	add	x0, x0, #0x2f
  4315a8:	add	x1, x1, #0xe61
  4315ac:	add	x2, x2, #0xefe
  4315b0:	bl	415310 <ferror@plt+0x11330>
  4315b4:	mov	w0, wzr
  4315b8:	b	431538 <ferror@plt+0x2d558>
  4315bc:	sub	sp, sp, #0x150
  4315c0:	stp	x29, x30, [sp, #240]
  4315c4:	add	x29, sp, #0xf0
  4315c8:	mov	x8, x2
  4315cc:	mov	x2, x1
  4315d0:	mov	w9, #0xffffffff            	// #-1
  4315d4:	str	x28, [sp, #256]
  4315d8:	stp	x26, x25, [sp, #272]
  4315dc:	stp	x24, x23, [sp, #288]
  4315e0:	stp	x22, x21, [sp, #304]
  4315e4:	stp	x20, x19, [sp, #320]
  4315e8:	stp	w9, w9, [x29, #24]
  4315ec:	cbz	x1, 431988 <ferror@plt+0x2d9a8>
  4315f0:	tbnz	w3, #1, 4319a8 <ferror@plt+0x2d9c8>
  4315f4:	mov	x19, x7
  4315f8:	mov	x20, x6
  4315fc:	mov	x1, x0
  431600:	tbz	w3, #3, 431608 <ferror@plt+0x2d628>
  431604:	cbnz	x20, 4319c8 <ferror@plt+0x2d9e8>
  431608:	tbz	w3, #4, 431610 <ferror@plt+0x2d630>
  43160c:	cbnz	x19, 4319e8 <ferror@plt+0x2da08>
  431610:	cbz	x20, 431618 <ferror@plt+0x2d638>
  431614:	str	xzr, [x20]
  431618:	ldr	x21, [x29, #104]
  43161c:	cbz	x19, 431624 <ferror@plt+0x2d644>
  431620:	str	xzr, [x19]
  431624:	mvn	w10, w3
  431628:	cmp	x20, #0x0
  43162c:	add	x14, x29, #0x1c
  431630:	ubfx	w9, w3, #2, #1
  431634:	and	w10, w10, #0x1
  431638:	csel	x14, x14, xzr, ne  // ne = any
  43163c:	cmp	x19, #0x0
  431640:	add	x15, x29, #0x18
  431644:	ubfx	w6, w3, #7, #1
  431648:	ubfx	w7, w3, #3, #1
  43164c:	ubfx	w11, w3, #4, #1
  431650:	ubfx	w12, w3, #5, #1
  431654:	ubfx	w13, w3, #6, #1
  431658:	csel	x15, x15, xzr, ne  // ne = any
  43165c:	sub	x16, x29, #0x4
  431660:	stp	x4, x5, [sp, #24]
  431664:	mov	w0, wzr
  431668:	mov	x3, x8
  43166c:	mov	w4, w10
  431670:	mov	w5, w9
  431674:	stp	x15, x21, [sp, #64]
  431678:	str	w13, [sp, #16]
  43167c:	str	w12, [sp, #8]
  431680:	str	w11, [sp]
  431684:	stp	x16, xzr, [sp, #40]
  431688:	str	x14, [sp, #56]
  43168c:	bl	431a50 <ferror@plt+0x2da70>
  431690:	cbz	w0, 43192c <ferror@plt+0x2d94c>
  431694:	ldr	w8, [x29, #28]
  431698:	tbnz	w8, #31, 4316c4 <ferror@plt+0x2d6e4>
  43169c:	mov	x0, xzr
  4316a0:	bl	421e10 <ferror@plt+0x1de30>
  4316a4:	mov	x22, x0
  4316a8:	ldr	w8, [x29, #24]
  4316ac:	tbnz	w8, #31, 4316d0 <ferror@plt+0x2d6f0>
  4316b0:	mov	x0, xzr
  4316b4:	bl	421e10 <ferror@plt+0x1de30>
  4316b8:	ldr	w8, [x29, #24]
  4316bc:	mov	x23, x0
  4316c0:	b	4316d4 <ferror@plt+0x2d6f4>
  4316c4:	mov	x22, xzr
  4316c8:	ldr	w8, [x29, #24]
  4316cc:	tbz	w8, #31, 4316b0 <ferror@plt+0x2d6d0>
  4316d0:	mov	x23, xzr
  4316d4:	ldr	w0, [x29, #28]
  4316d8:	tst	w8, w0
  4316dc:	b.lt	431828 <ferror@plt+0x2d848>  // b.tstop
  4316e0:	mov	w24, #0x1                   	// #1
  4316e4:	add	x25, sp, #0x60
  4316e8:	mov	w26, #0xffffffff            	// #-1
  4316ec:	b	43170c <ferror@plt+0x2d72c>
  4316f0:	bl	403ee0 <__errno_location@plt>
  4316f4:	ldr	w0, [x0]
  4316f8:	cmp	w0, #0x4
  4316fc:	b.ne	43194c <ferror@plt+0x2d96c>  // b.any
  431700:	ldp	w8, w0, [x29, #24]
  431704:	tst	w8, w0
  431708:	b.lt	431828 <ferror@plt+0x2d848>  // b.tstop
  43170c:	movi	v0.2d, #0x0
  431710:	stp	q0, q0, [sp, #192]
  431714:	stp	q0, q0, [sp, #160]
  431718:	stp	q0, q0, [sp, #128]
  43171c:	stp	q0, q0, [sp, #96]
  431720:	tbnz	w0, #31, 43173c <ferror@plt+0x2d75c>
  431724:	lsr	w9, w0, #6
  431728:	lsl	x9, x9, #3
  43172c:	ldr	x10, [x25, x9]
  431730:	lsl	x11, x24, x0
  431734:	orr	x10, x10, x11
  431738:	str	x10, [x25, x9]
  43173c:	tbnz	w8, #31, 431758 <ferror@plt+0x2d778>
  431740:	lsr	w9, w8, #6
  431744:	lsl	x9, x9, #3
  431748:	ldr	x10, [x25, x9]
  43174c:	lsl	x11, x24, x8
  431750:	orr	x10, x10, x11
  431754:	str	x10, [x25, x9]
  431758:	cmp	w0, w8
  43175c:	csel	w8, w0, w8, gt
  431760:	add	w0, w8, #0x1
  431764:	add	x1, sp, #0x60
  431768:	mov	x2, xzr
  43176c:	mov	x3, xzr
  431770:	mov	x4, xzr
  431774:	bl	403e10 <select@plt>
  431778:	tbnz	w0, #31, 4316f0 <ferror@plt+0x2d710>
  43177c:	ldr	w1, [x29, #28]
  431780:	tbnz	w1, #31, 4317b0 <ferror@plt+0x2d7d0>
  431784:	lsr	x8, x1, #3
  431788:	and	x8, x8, #0x1ffffff8
  43178c:	ldr	x8, [x25, x8]
  431790:	lsr	x8, x8, x1
  431794:	tbz	w8, #0, 4317b0 <ferror@plt+0x2d7d0>
  431798:	mov	x0, x22
  43179c:	mov	x2, x21
  4317a0:	bl	4322ec <ferror@plt+0x2e30c>
  4317a4:	cmp	w0, #0x2
  4317a8:	b.eq	4317e8 <ferror@plt+0x2d808>  // b.none
  4317ac:	cbz	w0, 431978 <ferror@plt+0x2d998>
  4317b0:	ldr	w1, [x29, #24]
  4317b4:	tbnz	w1, #31, 431700 <ferror@plt+0x2d720>
  4317b8:	lsr	x8, x1, #3
  4317bc:	and	x8, x8, #0x1ffffff8
  4317c0:	ldr	x8, [x25, x8]
  4317c4:	lsr	x8, x8, x1
  4317c8:	tbz	w8, #0, 431700 <ferror@plt+0x2d720>
  4317cc:	mov	x0, x23
  4317d0:	mov	x2, x21
  4317d4:	bl	4322ec <ferror@plt+0x2e30c>
  4317d8:	cmp	w0, #0x2
  4317dc:	b.eq	43180c <ferror@plt+0x2d82c>  // b.none
  4317e0:	cbnz	w0, 431700 <ferror@plt+0x2d720>
  4317e4:	b	431978 <ferror@plt+0x2d998>
  4317e8:	ldr	w0, [x29, #28]
  4317ec:	tbnz	w0, #31, 4317fc <ferror@plt+0x2d81c>
  4317f0:	mov	x1, xzr
  4317f4:	bl	41f7dc <ferror@plt+0x1b7fc>
  4317f8:	str	w26, [x29, #28]
  4317fc:	str	w26, [x29, #28]
  431800:	ldr	w1, [x29, #24]
  431804:	tbz	w1, #31, 4317b8 <ferror@plt+0x2d7d8>
  431808:	b	431700 <ferror@plt+0x2d720>
  43180c:	ldr	w0, [x29, #24]
  431810:	tbnz	w0, #31, 431820 <ferror@plt+0x2d840>
  431814:	mov	x1, xzr
  431818:	bl	41f7dc <ferror@plt+0x1b7fc>
  43181c:	str	w26, [x29, #24]
  431820:	str	w26, [x29, #24]
  431824:	b	431700 <ferror@plt+0x2d720>
  431828:	mov	w24, wzr
  43182c:	tbnz	w0, #31, 431840 <ferror@plt+0x2d860>
  431830:	mov	x1, xzr
  431834:	bl	41f7dc <ferror@plt+0x1b7fc>
  431838:	mov	w8, #0xffffffff            	// #-1
  43183c:	str	w8, [x29, #28]
  431840:	ldr	w0, [x29, #24]
  431844:	ldr	x25, [x29, #96]
  431848:	tbnz	w0, #31, 43185c <ferror@plt+0x2d87c>
  43184c:	mov	x1, xzr
  431850:	bl	41f7dc <ferror@plt+0x1b7fc>
  431854:	mov	w8, #0xffffffff            	// #-1
  431858:	str	w8, [x29, #24]
  43185c:	ldur	w0, [x29, #-4]
  431860:	add	x1, sp, #0x5c
  431864:	mov	w2, wzr
  431868:	bl	403f60 <waitpid@plt>
  43186c:	tbz	w0, #31, 431898 <ferror@plt+0x2d8b8>
  431870:	bl	403ee0 <__errno_location@plt>
  431874:	ldr	w0, [x0]
  431878:	cmp	w0, #0x4
  43187c:	b.eq	43185c <ferror@plt+0x2d87c>  // b.none
  431880:	cmp	w0, #0xa
  431884:	b.ne	4318d8 <ferror@plt+0x2d8f8>  // b.any
  431888:	cbz	x25, 431898 <ferror@plt+0x2d8b8>
  43188c:	adrp	x0, 47a000 <ferror@plt+0x76020>
  431890:	add	x0, x0, #0xcf9
  431894:	bl	4323f4 <ferror@plt+0x2e414>
  431898:	cbnz	w24, 431908 <ferror@plt+0x2d928>
  43189c:	cbz	x25, 4318a8 <ferror@plt+0x2d8c8>
  4318a0:	ldr	w8, [sp, #92]
  4318a4:	str	w8, [x25]
  4318a8:	cbz	x20, 4318bc <ferror@plt+0x2d8dc>
  4318ac:	mov	x0, x22
  4318b0:	mov	w1, wzr
  4318b4:	bl	422054 <ferror@plt+0x1e074>
  4318b8:	str	x0, [x20]
  4318bc:	cbz	x19, 4318d0 <ferror@plt+0x2d8f0>
  4318c0:	mov	x0, x23
  4318c4:	mov	w1, wzr
  4318c8:	bl	422054 <ferror@plt+0x1e074>
  4318cc:	str	x0, [x19]
  4318d0:	mov	w0, #0x1                   	// #1
  4318d4:	b	43192c <ferror@plt+0x2d94c>
  4318d8:	cbnz	w24, 431908 <ferror@plt+0x2d928>
  4318dc:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  4318e0:	ldr	w19, [x20, #4052]
  4318e4:	cbz	w19, 431a2c <ferror@plt+0x2da4c>
  4318e8:	bl	42003c <ferror@plt+0x1c05c>
  4318ec:	adrp	x3, 47a000 <ferror@plt+0x76020>
  4318f0:	mov	x4, x0
  4318f4:	add	x3, x3, #0xe3e
  4318f8:	mov	w2, #0x1                   	// #1
  4318fc:	mov	x0, x21
  431900:	mov	w1, w19
  431904:	bl	40939c <ferror@plt+0x53bc>
  431908:	cbz	x22, 431918 <ferror@plt+0x2d938>
  43190c:	mov	w1, #0x1                   	// #1
  431910:	mov	x0, x22
  431914:	bl	422054 <ferror@plt+0x1e074>
  431918:	cbz	x23, 431928 <ferror@plt+0x2d948>
  43191c:	mov	w1, #0x1                   	// #1
  431920:	mov	x0, x23
  431924:	bl	422054 <ferror@plt+0x1e074>
  431928:	mov	w0, wzr
  43192c:	ldp	x20, x19, [sp, #320]
  431930:	ldp	x22, x21, [sp, #304]
  431934:	ldp	x24, x23, [sp, #288]
  431938:	ldp	x26, x25, [sp, #272]
  43193c:	ldr	x28, [sp, #256]
  431940:	ldp	x29, x30, [sp, #240]
  431944:	add	sp, sp, #0x150
  431948:	ret
  43194c:	adrp	x25, 48e000 <ferror@plt+0x8a020>
  431950:	ldr	w24, [x25, #4052]
  431954:	cbz	w24, 431a08 <ferror@plt+0x2da28>
  431958:	bl	42003c <ferror@plt+0x1c05c>
  43195c:	adrp	x3, 47a000 <ferror@plt+0x76020>
  431960:	mov	x4, x0
  431964:	add	x3, x3, #0xcb5
  431968:	mov	w2, #0x1                   	// #1
  43196c:	mov	x0, x21
  431970:	mov	w1, w24
  431974:	bl	40939c <ferror@plt+0x53bc>
  431978:	ldr	w0, [x29, #28]
  43197c:	mov	w24, #0x1                   	// #1
  431980:	tbz	w0, #31, 431830 <ferror@plt+0x2d850>
  431984:	b	431840 <ferror@plt+0x2d860>
  431988:	adrp	x0, 445000 <ferror@plt+0x41020>
  43198c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  431990:	adrp	x2, 443000 <ferror@plt+0x3f020>
  431994:	add	x0, x0, #0x2f
  431998:	add	x1, x1, #0xb82
  43199c:	add	x2, x2, #0xd9f
  4319a0:	bl	415310 <ferror@plt+0x11330>
  4319a4:	b	431928 <ferror@plt+0x2d948>
  4319a8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4319ac:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4319b0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4319b4:	add	x0, x0, #0x2f
  4319b8:	add	x1, x1, #0xb82
  4319bc:	add	x2, x2, #0xc0f
  4319c0:	bl	415310 <ferror@plt+0x11330>
  4319c4:	b	431928 <ferror@plt+0x2d948>
  4319c8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4319cc:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4319d0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4319d4:	add	x0, x0, #0x2f
  4319d8:	add	x1, x1, #0xb82
  4319dc:	add	x2, x2, #0xc34
  4319e0:	bl	415310 <ferror@plt+0x11330>
  4319e4:	b	431928 <ferror@plt+0x2d948>
  4319e8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4319ec:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4319f0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4319f4:	add	x0, x0, #0x2f
  4319f8:	add	x1, x1, #0xb82
  4319fc:	add	x2, x2, #0xc75
  431a00:	bl	415310 <ferror@plt+0x11330>
  431a04:	b	431928 <ferror@plt+0x2d948>
  431a08:	adrp	x8, 47a000 <ferror@plt+0x76020>
  431a0c:	add	x8, x8, #0xadc
  431a10:	mov	w26, w0
  431a14:	mov	x0, x8
  431a18:	bl	41a6d4 <ferror@plt+0x166f4>
  431a1c:	mov	w24, w0
  431a20:	mov	w0, w26
  431a24:	str	w24, [x25, #4052]
  431a28:	b	431958 <ferror@plt+0x2d978>
  431a2c:	adrp	x8, 47a000 <ferror@plt+0x76020>
  431a30:	add	x8, x8, #0xadc
  431a34:	mov	w24, w0
  431a38:	mov	x0, x8
  431a3c:	bl	41a6d4 <ferror@plt+0x166f4>
  431a40:	mov	w19, w0
  431a44:	mov	w0, w24
  431a48:	str	w19, [x20, #4052]
  431a4c:	b	4318e8 <ferror@plt+0x2d908>
  431a50:	sub	sp, sp, #0xf0
  431a54:	stp	x29, x30, [sp, #144]
  431a58:	add	x29, sp, #0x90
  431a5c:	stp	x20, x19, [sp, #224]
  431a60:	ldr	x19, [x29, #168]
  431a64:	stp	x24, x23, [sp, #192]
  431a68:	mov	w23, w0
  431a6c:	mov	x8, #0xffffffffffffffff    	// #-1
  431a70:	sub	x0, x29, #0x20
  431a74:	stp	x28, x27, [sp, #160]
  431a78:	stp	x26, x25, [sp, #176]
  431a7c:	stp	x22, x21, [sp, #208]
  431a80:	mov	w28, w7
  431a84:	mov	w27, w6
  431a88:	mov	w26, w5
  431a8c:	mov	w24, w4
  431a90:	mov	x25, x3
  431a94:	mov	x20, x2
  431a98:	mov	x22, x1
  431a9c:	stp	x8, x8, [x29, #-16]
  431aa0:	stp	x8, x8, [x29, #-32]
  431aa4:	stur	x8, [x29, #-40]
  431aa8:	bl	403650 <pipe@plt>
  431aac:	tbnz	w0, #31, 431d80 <ferror@plt+0x2dda0>
  431ab0:	cbz	w23, 431ac0 <ferror@plt+0x2dae0>
  431ab4:	sub	x0, x29, #0x28
  431ab8:	bl	403650 <pipe@plt>
  431abc:	tbnz	w0, #31, 431c50 <ferror@plt+0x2dc70>
  431ac0:	ldr	x21, [x29, #144]
  431ac4:	cbz	x21, 431ad4 <ferror@plt+0x2daf4>
  431ac8:	sub	x0, x29, #0x8
  431acc:	bl	403650 <pipe@plt>
  431ad0:	tbnz	w0, #31, 431c50 <ferror@plt+0x2dc70>
  431ad4:	stur	x22, [x29, #-64]
  431ad8:	ldr	x22, [x29, #152]
  431adc:	cbz	x22, 431aec <ferror@plt+0x2db0c>
  431ae0:	sub	x0, x29, #0x10
  431ae4:	bl	403650 <pipe@plt>
  431ae8:	tbnz	w0, #31, 431c50 <ferror@plt+0x2dc70>
  431aec:	ldr	x8, [x29, #160]
  431af0:	str	x8, [sp, #72]
  431af4:	cbz	x8, 431b04 <ferror@plt+0x2db24>
  431af8:	sub	x0, x29, #0x18
  431afc:	bl	403650 <pipe@plt>
  431b00:	tbnz	w0, #31, 431c50 <ferror@plt+0x2dc70>
  431b04:	str	x20, [sp, #64]
  431b08:	bl	4036f0 <fork@plt>
  431b0c:	tbnz	w0, #31, 431ddc <ferror@plt+0x2ddfc>
  431b10:	mov	w20, w0
  431b14:	cbz	w0, 432168 <ferror@plt+0x2e188>
  431b18:	ldur	w0, [x29, #-28]
  431b1c:	stur	wzr, [x29, #-56]
  431b20:	tbnz	w0, #31, 431b34 <ferror@plt+0x2db54>
  431b24:	mov	x1, xzr
  431b28:	bl	41f7dc <ferror@plt+0x1b7fc>
  431b2c:	mov	w8, #0xffffffff            	// #-1
  431b30:	stur	w8, [x29, #-28]
  431b34:	ldur	w0, [x29, #-36]
  431b38:	tbnz	w0, #31, 431b4c <ferror@plt+0x2db6c>
  431b3c:	mov	x1, xzr
  431b40:	bl	41f7dc <ferror@plt+0x1b7fc>
  431b44:	mov	w8, #0xffffffff            	// #-1
  431b48:	stur	w8, [x29, #-36]
  431b4c:	ldur	w0, [x29, #-8]
  431b50:	tbnz	w0, #31, 431b64 <ferror@plt+0x2db84>
  431b54:	mov	x1, xzr
  431b58:	bl	41f7dc <ferror@plt+0x1b7fc>
  431b5c:	mov	w8, #0xffffffff            	// #-1
  431b60:	stur	w8, [x29, #-8]
  431b64:	ldur	w0, [x29, #-12]
  431b68:	tbnz	w0, #31, 431b7c <ferror@plt+0x2db9c>
  431b6c:	mov	x1, xzr
  431b70:	bl	41f7dc <ferror@plt+0x1b7fc>
  431b74:	mov	w8, #0xffffffff            	// #-1
  431b78:	stur	w8, [x29, #-12]
  431b7c:	ldur	w0, [x29, #-20]
  431b80:	tbnz	w0, #31, 431b94 <ferror@plt+0x2dbb4>
  431b84:	mov	x1, xzr
  431b88:	bl	41f7dc <ferror@plt+0x1b7fc>
  431b8c:	mov	w8, #0xffffffff            	// #-1
  431b90:	stur	w8, [x29, #-20]
  431b94:	cbz	w23, 431bd0 <ferror@plt+0x2dbf0>
  431b98:	sub	x1, x29, #0x2c
  431b9c:	mov	w0, w20
  431ba0:	mov	w2, wzr
  431ba4:	bl	403f60 <waitpid@plt>
  431ba8:	tbz	w0, #31, 431bd0 <ferror@plt+0x2dbf0>
  431bac:	bl	403ee0 <__errno_location@plt>
  431bb0:	ldr	w8, [x0]
  431bb4:	cmp	w8, #0x4
  431bb8:	b.eq	431b98 <ferror@plt+0x2dbb8>  // b.none
  431bbc:	cmp	w8, #0xa
  431bc0:	b.eq	431bd0 <ferror@plt+0x2dbf0>  // b.none
  431bc4:	adrp	x0, 47b000 <ferror@plt+0x77020>
  431bc8:	add	x0, x0, #0xa1
  431bcc:	bl	4323f4 <ferror@plt+0x2e414>
  431bd0:	ldur	w0, [x29, #-32]
  431bd4:	sub	x1, x29, #0x34
  431bd8:	sub	x3, x29, #0x38
  431bdc:	mov	w2, #0x2                   	// #2
  431be0:	mov	x4, x19
  431be4:	bl	432bd8 <ferror@plt+0x2ebf8>
  431be8:	cbz	w0, 431fa8 <ferror@plt+0x2dfc8>
  431bec:	ldur	w8, [x29, #-56]
  431bf0:	cmp	w8, #0x2
  431bf4:	b.lt	431e14 <ferror@plt+0x2de34>  // b.tstop
  431bf8:	ldur	w8, [x29, #-52]
  431bfc:	cmp	w8, #0x3
  431c00:	b.hi	431f48 <ferror@plt+0x2df68>  // b.pmore
  431c04:	adrp	x9, 47a000 <ferror@plt+0x76020>
  431c08:	add	x9, x9, #0xa88
  431c0c:	adr	x10, 431c1c <ferror@plt+0x2dc3c>
  431c10:	ldrb	w11, [x9, x8]
  431c14:	add	x10, x10, x11, lsl #2
  431c18:	br	x10
  431c1c:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  431c20:	ldr	w21, [x22, #4052]
  431c24:	cbz	w21, 4320d8 <ferror@plt+0x2e0f8>
  431c28:	ldur	w0, [x29, #-48]
  431c2c:	bl	42003c <ferror@plt+0x1c05c>
  431c30:	ldur	x4, [x29, #-64]
  431c34:	adrp	x3, 47b000 <ferror@plt+0x77020>
  431c38:	mov	x5, x0
  431c3c:	add	x3, x3, #0xd5
  431c40:	mov	w2, #0x2                   	// #2
  431c44:	mov	x0, x19
  431c48:	mov	w1, w21
  431c4c:	b	432080 <ferror@plt+0x2e0a0>
  431c50:	bl	403ee0 <__errno_location@plt>
  431c54:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  431c58:	ldr	w20, [x22, #4052]
  431c5c:	ldr	w21, [x0]
  431c60:	cbz	w20, 432090 <ferror@plt+0x2e0b0>
  431c64:	mov	w0, w21
  431c68:	bl	42003c <ferror@plt+0x1c05c>
  431c6c:	adrp	x3, 47b000 <ferror@plt+0x77020>
  431c70:	mov	x4, x0
  431c74:	add	x3, x3, #0x1e1
  431c78:	mov	w2, #0x13                  	// #19
  431c7c:	mov	x0, x19
  431c80:	mov	w1, w20
  431c84:	bl	40939c <ferror@plt+0x53bc>
  431c88:	ldur	w0, [x29, #-32]
  431c8c:	tbnz	w0, #31, 431ca0 <ferror@plt+0x2dcc0>
  431c90:	mov	x1, xzr
  431c94:	bl	41f7dc <ferror@plt+0x1b7fc>
  431c98:	mov	w8, #0xffffffff            	// #-1
  431c9c:	stur	w8, [x29, #-32]
  431ca0:	ldur	w0, [x29, #-28]
  431ca4:	tbnz	w0, #31, 431cb8 <ferror@plt+0x2dcd8>
  431ca8:	mov	x1, xzr
  431cac:	bl	41f7dc <ferror@plt+0x1b7fc>
  431cb0:	mov	w8, #0xffffffff            	// #-1
  431cb4:	stur	w8, [x29, #-28]
  431cb8:	ldur	w0, [x29, #-40]
  431cbc:	tbnz	w0, #31, 431cd0 <ferror@plt+0x2dcf0>
  431cc0:	mov	x1, xzr
  431cc4:	bl	41f7dc <ferror@plt+0x1b7fc>
  431cc8:	mov	w8, #0xffffffff            	// #-1
  431ccc:	stur	w8, [x29, #-40]
  431cd0:	ldur	w0, [x29, #-36]
  431cd4:	tbnz	w0, #31, 431ce8 <ferror@plt+0x2dd08>
  431cd8:	mov	x1, xzr
  431cdc:	bl	41f7dc <ferror@plt+0x1b7fc>
  431ce0:	mov	w8, #0xffffffff            	// #-1
  431ce4:	stur	w8, [x29, #-36]
  431ce8:	ldur	w0, [x29, #-8]
  431cec:	tbnz	w0, #31, 431d00 <ferror@plt+0x2dd20>
  431cf0:	mov	x1, xzr
  431cf4:	bl	41f7dc <ferror@plt+0x1b7fc>
  431cf8:	mov	w8, #0xffffffff            	// #-1
  431cfc:	stur	w8, [x29, #-8]
  431d00:	ldur	w0, [x29, #-4]
  431d04:	tbnz	w0, #31, 431d18 <ferror@plt+0x2dd38>
  431d08:	mov	x1, xzr
  431d0c:	bl	41f7dc <ferror@plt+0x1b7fc>
  431d10:	mov	w8, #0xffffffff            	// #-1
  431d14:	stur	w8, [x29, #-4]
  431d18:	ldur	w0, [x29, #-16]
  431d1c:	tbnz	w0, #31, 431d30 <ferror@plt+0x2dd50>
  431d20:	mov	x1, xzr
  431d24:	bl	41f7dc <ferror@plt+0x1b7fc>
  431d28:	mov	w8, #0xffffffff            	// #-1
  431d2c:	stur	w8, [x29, #-16]
  431d30:	ldur	w0, [x29, #-12]
  431d34:	tbnz	w0, #31, 431d48 <ferror@plt+0x2dd68>
  431d38:	mov	x1, xzr
  431d3c:	bl	41f7dc <ferror@plt+0x1b7fc>
  431d40:	mov	w8, #0xffffffff            	// #-1
  431d44:	stur	w8, [x29, #-12]
  431d48:	ldur	w0, [x29, #-24]
  431d4c:	tbnz	w0, #31, 431d60 <ferror@plt+0x2dd80>
  431d50:	mov	x1, xzr
  431d54:	bl	41f7dc <ferror@plt+0x1b7fc>
  431d58:	mov	w8, #0xffffffff            	// #-1
  431d5c:	stur	w8, [x29, #-24]
  431d60:	ldur	w0, [x29, #-20]
  431d64:	tbnz	w0, #31, 431db8 <ferror@plt+0x2ddd8>
  431d68:	mov	x1, xzr
  431d6c:	bl	41f7dc <ferror@plt+0x1b7fc>
  431d70:	mov	w0, wzr
  431d74:	mov	w8, #0xffffffff            	// #-1
  431d78:	stur	w8, [x29, #-20]
  431d7c:	b	431dbc <ferror@plt+0x2dddc>
  431d80:	bl	403ee0 <__errno_location@plt>
  431d84:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  431d88:	ldr	w20, [x22, #4052]
  431d8c:	ldr	w21, [x0]
  431d90:	cbz	w20, 4320a8 <ferror@plt+0x2e0c8>
  431d94:	mov	w0, w21
  431d98:	bl	42003c <ferror@plt+0x1c05c>
  431d9c:	adrp	x3, 47b000 <ferror@plt+0x77020>
  431da0:	mov	x4, x0
  431da4:	add	x3, x3, #0x1e1
  431da8:	mov	w2, #0x13                  	// #19
  431dac:	mov	x0, x19
  431db0:	mov	w1, w20
  431db4:	bl	40939c <ferror@plt+0x53bc>
  431db8:	mov	w0, wzr
  431dbc:	ldp	x20, x19, [sp, #224]
  431dc0:	ldp	x22, x21, [sp, #208]
  431dc4:	ldp	x24, x23, [sp, #192]
  431dc8:	ldp	x26, x25, [sp, #176]
  431dcc:	ldp	x28, x27, [sp, #160]
  431dd0:	ldp	x29, x30, [sp, #144]
  431dd4:	add	sp, sp, #0xf0
  431dd8:	ret
  431ddc:	bl	403ee0 <__errno_location@plt>
  431de0:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  431de4:	ldr	w20, [x22, #4052]
  431de8:	ldr	w21, [x0]
  431dec:	cbz	w20, 4320c0 <ferror@plt+0x2e0e0>
  431df0:	mov	w0, w21
  431df4:	bl	42003c <ferror@plt+0x1c05c>
  431df8:	adrp	x3, 47b000 <ferror@plt+0x77020>
  431dfc:	mov	x4, x0
  431e00:	add	x3, x3, #0x8d
  431e04:	mov	x0, x19
  431e08:	mov	w1, w20
  431e0c:	mov	w2, wzr
  431e10:	b	431c84 <ferror@plt+0x2dca4>
  431e14:	cbz	w23, 431e48 <ferror@plt+0x2de68>
  431e18:	ldur	w0, [x29, #-40]
  431e1c:	sub	x1, x29, #0x34
  431e20:	sub	x3, x29, #0x38
  431e24:	mov	w2, #0x1                   	// #1
  431e28:	mov	x4, x19
  431e2c:	stur	wzr, [x29, #-56]
  431e30:	bl	432bd8 <ferror@plt+0x2ebf8>
  431e34:	cbz	w0, 431fa8 <ferror@plt+0x2dfc8>
  431e38:	ldur	w8, [x29, #-56]
  431e3c:	cmp	w8, #0x0
  431e40:	b.le	431f70 <ferror@plt+0x2df90>
  431e44:	ldur	w20, [x29, #-52]
  431e48:	ldur	w0, [x29, #-32]
  431e4c:	ldr	x19, [x29, #136]
  431e50:	tbnz	w0, #31, 431e64 <ferror@plt+0x2de84>
  431e54:	mov	x1, xzr
  431e58:	bl	41f7dc <ferror@plt+0x1b7fc>
  431e5c:	mov	w8, #0xffffffff            	// #-1
  431e60:	stur	w8, [x29, #-32]
  431e64:	ldur	w0, [x29, #-40]
  431e68:	tbnz	w0, #31, 431e7c <ferror@plt+0x2de9c>
  431e6c:	mov	x1, xzr
  431e70:	bl	41f7dc <ferror@plt+0x1b7fc>
  431e74:	mov	w8, #0xffffffff            	// #-1
  431e78:	stur	w8, [x29, #-40]
  431e7c:	cbz	x19, 431e84 <ferror@plt+0x2dea4>
  431e80:	str	w20, [x19]
  431e84:	ldr	x9, [sp, #72]
  431e88:	cbz	x21, 431e94 <ferror@plt+0x2deb4>
  431e8c:	ldur	w8, [x29, #-4]
  431e90:	str	w8, [x21]
  431e94:	cbz	x22, 431ea0 <ferror@plt+0x2dec0>
  431e98:	ldur	w8, [x29, #-16]
  431e9c:	str	w8, [x22]
  431ea0:	cbz	x9, 431eac <ferror@plt+0x2decc>
  431ea4:	ldur	w8, [x29, #-24]
  431ea8:	str	w8, [x9]
  431eac:	mov	w0, #0x1                   	// #1
  431eb0:	b	431dbc <ferror@plt+0x2dddc>
  431eb4:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  431eb8:	ldr	w21, [x22, #4052]
  431ebc:	cbz	w21, 4320f0 <ferror@plt+0x2e110>
  431ec0:	ldur	w0, [x29, #-48]
  431ec4:	bl	42003c <ferror@plt+0x1c05c>
  431ec8:	adrp	x3, 47b000 <ferror@plt+0x77020>
  431ecc:	mov	x4, x0
  431ed0:	add	x3, x3, #0x127
  431ed4:	b	431f98 <ferror@plt+0x2dfb8>
  431ed8:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  431edc:	ldr	w21, [x22, #4052]
  431ee0:	cbz	w21, 432108 <ferror@plt+0x2e128>
  431ee4:	ldur	w0, [x29, #-48]
  431ee8:	bl	42003c <ferror@plt+0x1c05c>
  431eec:	adrp	x3, 47b000 <ferror@plt+0x77020>
  431ef0:	mov	x4, x0
  431ef4:	add	x3, x3, #0x160
  431ef8:	mov	x0, x19
  431efc:	mov	w1, w21
  431f00:	mov	w2, wzr
  431f04:	b	431fa4 <ferror@plt+0x2dfc4>
  431f08:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  431f0c:	ldr	w22, [x21, #4052]
  431f10:	cbz	w22, 432120 <ferror@plt+0x2e140>
  431f14:	ldur	w0, [x29, #-48]
  431f18:	sub	w8, w0, #0x1
  431f1c:	cmp	w8, #0x4f
  431f20:	b.hi	432004 <ferror@plt+0x2e024>  // b.pmore
  431f24:	adrp	x9, 47a000 <ferror@plt+0x76020>
  431f28:	add	x9, x9, #0xa8c
  431f2c:	adr	x10, 431f40 <ferror@plt+0x2df60>
  431f30:	ldrb	w11, [x9, x8]
  431f34:	add	x10, x10, x11, lsl #2
  431f38:	mov	w23, #0x3                   	// #3
  431f3c:	br	x10
  431f40:	mov	w23, #0x4                   	// #4
  431f44:	b	432058 <ferror@plt+0x2e078>
  431f48:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  431f4c:	ldr	w1, [x21, #4052]
  431f50:	cbz	w1, 432138 <ferror@plt+0x2e158>
  431f54:	ldr	x8, [sp, #64]
  431f58:	adrp	x3, 47b000 <ferror@plt+0x77020>
  431f5c:	add	x3, x3, #0x182
  431f60:	mov	w2, #0x13                  	// #19
  431f64:	ldr	x4, [x8]
  431f68:	mov	x0, x19
  431f6c:	b	431fa4 <ferror@plt+0x2dfc4>
  431f70:	bl	403ee0 <__errno_location@plt>
  431f74:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  431f78:	ldr	w21, [x23, #4052]
  431f7c:	ldr	w22, [x0]
  431f80:	cbz	w21, 432150 <ferror@plt+0x2e170>
  431f84:	mov	w0, w22
  431f88:	bl	42003c <ferror@plt+0x1c05c>
  431f8c:	adrp	x3, 47b000 <ferror@plt+0x77020>
  431f90:	mov	x4, x0
  431f94:	add	x3, x3, #0x1ad
  431f98:	mov	w2, #0x13                  	// #19
  431f9c:	mov	x0, x19
  431fa0:	mov	w1, w21
  431fa4:	bl	40939c <ferror@plt+0x53bc>
  431fa8:	cmp	w20, #0x1
  431fac:	b.lt	431c88 <ferror@plt+0x2dca8>  // b.tstop
  431fb0:	mov	w0, w20
  431fb4:	mov	x1, xzr
  431fb8:	mov	w2, wzr
  431fbc:	bl	403f60 <waitpid@plt>
  431fc0:	tbz	w0, #31, 431c88 <ferror@plt+0x2dca8>
  431fc4:	bl	403ee0 <__errno_location@plt>
  431fc8:	ldr	w8, [x0]
  431fcc:	cmp	w8, #0x4
  431fd0:	b.eq	431fb0 <ferror@plt+0x2dfd0>  // b.none
  431fd4:	cmp	w8, #0xa
  431fd8:	b.eq	431c88 <ferror@plt+0x2dca8>  // b.none
  431fdc:	adrp	x0, 47b000 <ferror@plt+0x77020>
  431fe0:	add	x0, x0, #0xa1
  431fe4:	bl	4323f4 <ferror@plt+0x2e414>
  431fe8:	b	431c88 <ferror@plt+0x2dca8>
  431fec:	mov	w23, #0xb                   	// #11
  431ff0:	b	432058 <ferror@plt+0x2e078>
  431ff4:	mov	w23, #0xe                   	// #14
  431ff8:	b	432058 <ferror@plt+0x2e078>
  431ffc:	mov	w23, #0x8                   	// #8
  432000:	b	432058 <ferror@plt+0x2e078>
  432004:	mov	w23, #0x13                  	// #19
  432008:	b	432058 <ferror@plt+0x2e078>
  43200c:	mov	w23, #0x6                   	// #6
  432010:	b	432058 <ferror@plt+0x2e078>
  432014:	mov	w23, #0x9                   	// #9
  432018:	b	432058 <ferror@plt+0x2e078>
  43201c:	mov	w23, #0xa                   	// #10
  432020:	b	432058 <ferror@plt+0x2e078>
  432024:	mov	w23, #0xf                   	// #15
  432028:	b	432058 <ferror@plt+0x2e078>
  43202c:	mov	w23, #0x7                   	// #7
  432030:	b	432058 <ferror@plt+0x2e078>
  432034:	mov	w23, #0xd                   	// #13
  432038:	b	432058 <ferror@plt+0x2e078>
  43203c:	mov	w23, #0x5                   	// #5
  432040:	b	432058 <ferror@plt+0x2e078>
  432044:	mov	w23, #0x11                  	// #17
  432048:	b	432058 <ferror@plt+0x2e078>
  43204c:	mov	w23, #0x10                  	// #16
  432050:	b	432058 <ferror@plt+0x2e078>
  432054:	mov	w23, #0x12                  	// #18
  432058:	ldr	x8, [sp, #64]
  43205c:	ldr	x21, [x8]
  432060:	bl	42003c <ferror@plt+0x1c05c>
  432064:	adrp	x3, 47b000 <ferror@plt+0x77020>
  432068:	mov	x5, x0
  43206c:	add	x3, x3, #0xfd
  432070:	mov	x0, x19
  432074:	mov	w1, w22
  432078:	mov	w2, w23
  43207c:	mov	x4, x21
  432080:	bl	40939c <ferror@plt+0x53bc>
  432084:	cmp	w20, #0x1
  432088:	b.ge	431fb0 <ferror@plt+0x2dfd0>  // b.tcont
  43208c:	b	431c88 <ferror@plt+0x2dca8>
  432090:	adrp	x0, 47a000 <ferror@plt+0x76020>
  432094:	add	x0, x0, #0xadc
  432098:	bl	41a6d4 <ferror@plt+0x166f4>
  43209c:	mov	w20, w0
  4320a0:	str	w0, [x22, #4052]
  4320a4:	b	431c64 <ferror@plt+0x2dc84>
  4320a8:	adrp	x0, 47a000 <ferror@plt+0x76020>
  4320ac:	add	x0, x0, #0xadc
  4320b0:	bl	41a6d4 <ferror@plt+0x166f4>
  4320b4:	mov	w20, w0
  4320b8:	str	w0, [x22, #4052]
  4320bc:	b	431d94 <ferror@plt+0x2ddb4>
  4320c0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  4320c4:	add	x0, x0, #0xadc
  4320c8:	bl	41a6d4 <ferror@plt+0x166f4>
  4320cc:	mov	w20, w0
  4320d0:	str	w0, [x22, #4052]
  4320d4:	b	431df0 <ferror@plt+0x2de10>
  4320d8:	adrp	x0, 47a000 <ferror@plt+0x76020>
  4320dc:	add	x0, x0, #0xadc
  4320e0:	bl	41a6d4 <ferror@plt+0x166f4>
  4320e4:	mov	w21, w0
  4320e8:	str	w0, [x22, #4052]
  4320ec:	b	431c28 <ferror@plt+0x2dc48>
  4320f0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  4320f4:	add	x0, x0, #0xadc
  4320f8:	bl	41a6d4 <ferror@plt+0x166f4>
  4320fc:	mov	w21, w0
  432100:	str	w0, [x22, #4052]
  432104:	b	431ec0 <ferror@plt+0x2dee0>
  432108:	adrp	x0, 47a000 <ferror@plt+0x76020>
  43210c:	add	x0, x0, #0xadc
  432110:	bl	41a6d4 <ferror@plt+0x166f4>
  432114:	mov	w21, w0
  432118:	str	w0, [x22, #4052]
  43211c:	b	431ee4 <ferror@plt+0x2df04>
  432120:	adrp	x0, 47a000 <ferror@plt+0x76020>
  432124:	add	x0, x0, #0xadc
  432128:	bl	41a6d4 <ferror@plt+0x166f4>
  43212c:	mov	w22, w0
  432130:	str	w0, [x21, #4052]
  432134:	b	431f14 <ferror@plt+0x2df34>
  432138:	adrp	x0, 47a000 <ferror@plt+0x76020>
  43213c:	add	x0, x0, #0xadc
  432140:	bl	41a6d4 <ferror@plt+0x166f4>
  432144:	mov	w1, w0
  432148:	str	w0, [x21, #4052]
  43214c:	b	431f54 <ferror@plt+0x2df74>
  432150:	adrp	x0, 47a000 <ferror@plt+0x76020>
  432154:	add	x0, x0, #0xadc
  432158:	bl	41a6d4 <ferror@plt+0x166f4>
  43215c:	mov	w21, w0
  432160:	str	w0, [x23, #4052]
  432164:	b	431f84 <ferror@plt+0x2dfa4>
  432168:	mov	w0, #0x11                  	// #17
  43216c:	mov	x1, xzr
  432170:	bl	403780 <signal@plt>
  432174:	mov	w0, #0x2                   	// #2
  432178:	mov	x1, xzr
  43217c:	bl	403780 <signal@plt>
  432180:	mov	w0, #0xf                   	// #15
  432184:	mov	x1, xzr
  432188:	bl	403780 <signal@plt>
  43218c:	mov	w0, #0x1                   	// #1
  432190:	mov	x1, xzr
  432194:	bl	403780 <signal@plt>
  432198:	mov	w0, #0xd                   	// #13
  43219c:	mov	x1, xzr
  4321a0:	bl	403780 <signal@plt>
  4321a4:	ldur	w0, [x29, #-32]
  4321a8:	tbz	w0, #31, 432218 <ferror@plt+0x2e238>
  4321ac:	ldur	w0, [x29, #-40]
  4321b0:	tbz	w0, #31, 432230 <ferror@plt+0x2e250>
  4321b4:	ldur	w0, [x29, #-4]
  4321b8:	tbz	w0, #31, 432248 <ferror@plt+0x2e268>
  4321bc:	ldur	w0, [x29, #-16]
  4321c0:	tbz	w0, #31, 432260 <ferror@plt+0x2e280>
  4321c4:	ldur	w0, [x29, #-24]
  4321c8:	tbnz	w0, #31, 4321dc <ferror@plt+0x2e1fc>
  4321cc:	mov	x1, xzr
  4321d0:	bl	41f7dc <ferror@plt+0x1b7fc>
  4321d4:	mov	w8, #0xffffffff            	// #-1
  4321d8:	stur	w8, [x29, #-24]
  4321dc:	ldp	x19, x20, [x29, #120]
  4321e0:	ldr	w22, [x29, #112]
  4321e4:	ldr	w21, [x29, #104]
  4321e8:	ldr	w8, [x29, #96]
  4321ec:	str	w8, [sp, #72]
  4321f0:	cbz	w23, 432290 <ferror@plt+0x2e2b0>
  4321f4:	bl	4036f0 <fork@plt>
  4321f8:	stur	w0, [x29, #-52]
  4321fc:	tbz	w0, #31, 43227c <ferror@plt+0x2e29c>
  432200:	ldur	w0, [x29, #-36]
  432204:	sub	x1, x29, #0x34
  432208:	bl	432748 <ferror@plt+0x2e768>
  43220c:	ldur	w0, [x29, #-28]
  432210:	mov	w1, #0x3                   	// #3
  432214:	bl	4327a8 <ferror@plt+0x2e7c8>
  432218:	mov	x1, xzr
  43221c:	bl	41f7dc <ferror@plt+0x1b7fc>
  432220:	mov	w8, #0xffffffff            	// #-1
  432224:	stur	w8, [x29, #-32]
  432228:	ldur	w0, [x29, #-40]
  43222c:	tbnz	w0, #31, 4321b4 <ferror@plt+0x2e1d4>
  432230:	mov	x1, xzr
  432234:	bl	41f7dc <ferror@plt+0x1b7fc>
  432238:	mov	w8, #0xffffffff            	// #-1
  43223c:	stur	w8, [x29, #-40]
  432240:	ldur	w0, [x29, #-4]
  432244:	tbnz	w0, #31, 4321bc <ferror@plt+0x2e1dc>
  432248:	mov	x1, xzr
  43224c:	bl	41f7dc <ferror@plt+0x1b7fc>
  432250:	mov	w8, #0xffffffff            	// #-1
  432254:	stur	w8, [x29, #-4]
  432258:	ldur	w0, [x29, #-16]
  43225c:	tbnz	w0, #31, 4321c4 <ferror@plt+0x2e1e4>
  432260:	mov	x1, xzr
  432264:	bl	41f7dc <ferror@plt+0x1b7fc>
  432268:	mov	w8, #0xffffffff            	// #-1
  43226c:	stur	w8, [x29, #-16]
  432270:	ldur	w0, [x29, #-24]
  432274:	tbz	w0, #31, 4321cc <ferror@plt+0x2e1ec>
  432278:	b	4321dc <ferror@plt+0x2e1fc>
  43227c:	sub	x8, x29, #0x28
  432280:	orr	x23, x8, #0x4
  432284:	cbnz	w0, 4322d0 <ferror@plt+0x2e2f0>
  432288:	mov	x0, x23
  43228c:	bl	4323c0 <ferror@plt+0x2e3e0>
  432290:	ldur	w0, [x29, #-28]
  432294:	ldp	w2, w1, [x29, #-12]
  432298:	ldur	w3, [x29, #-20]
  43229c:	ldr	w8, [sp, #72]
  4322a0:	ldur	x4, [x29, #-64]
  4322a4:	ldr	x5, [sp, #64]
  4322a8:	mov	x6, x25
  4322ac:	mov	w7, w24
  4322b0:	stp	x19, x20, [sp, #48]
  4322b4:	str	w22, [sp, #40]
  4322b8:	str	w21, [sp, #32]
  4322bc:	str	w8, [sp, #24]
  4322c0:	str	w28, [sp, #16]
  4322c4:	str	w27, [sp, #8]
  4322c8:	str	w26, [sp]
  4322cc:	bl	4327e8 <ferror@plt+0x2e808>
  4322d0:	ldur	w0, [x29, #-36]
  4322d4:	sub	x1, x29, #0x34
  4322d8:	bl	432748 <ferror@plt+0x2e768>
  4322dc:	mov	x0, x23
  4322e0:	bl	4323c0 <ferror@plt+0x2e3e0>
  4322e4:	mov	w0, wzr
  4322e8:	bl	4034e0 <_exit@plt>
  4322ec:	stp	x29, x30, [sp, #-64]!
  4322f0:	str	x28, [sp, #16]
  4322f4:	stp	x22, x21, [sp, #32]
  4322f8:	stp	x20, x19, [sp, #48]
  4322fc:	mov	x29, sp
  432300:	sub	sp, sp, #0x1, lsl #12
  432304:	mov	x19, x2
  432308:	mov	w21, w1
  43230c:	mov	x20, x0
  432310:	mov	x1, sp
  432314:	mov	w2, #0x1000                	// #4096
  432318:	mov	w0, w21
  43231c:	bl	403db0 <read@plt>
  432320:	cbz	x0, 432378 <ferror@plt+0x2e398>
  432324:	mov	x2, x0
  432328:	cmp	x0, #0x1
  43232c:	b.ge	432380 <ferror@plt+0x2e3a0>  // b.tcont
  432330:	bl	403ee0 <__errno_location@plt>
  432334:	ldr	w22, [x0]
  432338:	cmp	w22, #0x4
  43233c:	b.eq	432310 <ferror@plt+0x2e330>  // b.none
  432340:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  432344:	ldr	w20, [x21, #4052]
  432348:	cbz	w20, 4323a8 <ferror@plt+0x2e3c8>
  43234c:	mov	w0, w22
  432350:	bl	42003c <ferror@plt+0x1c05c>
  432354:	adrp	x3, 47b000 <ferror@plt+0x77020>
  432358:	mov	x4, x0
  43235c:	add	x3, x3, #0x61
  432360:	mov	w2, #0x1                   	// #1
  432364:	mov	x0, x19
  432368:	mov	w1, w20
  43236c:	bl	40939c <ferror@plt+0x53bc>
  432370:	mov	w0, wzr
  432374:	b	432390 <ferror@plt+0x2e3b0>
  432378:	mov	w0, #0x2                   	// #2
  43237c:	b	432390 <ferror@plt+0x2e3b0>
  432380:	mov	x1, sp
  432384:	mov	x0, x20
  432388:	bl	421f20 <ferror@plt+0x1df40>
  43238c:	mov	w0, #0x1                   	// #1
  432390:	add	sp, sp, #0x1, lsl #12
  432394:	ldp	x20, x19, [sp, #48]
  432398:	ldp	x22, x21, [sp, #32]
  43239c:	ldr	x28, [sp, #16]
  4323a0:	ldp	x29, x30, [sp], #64
  4323a4:	ret
  4323a8:	adrp	x0, 47a000 <ferror@plt+0x76020>
  4323ac:	add	x0, x0, #0xadc
  4323b0:	bl	41a6d4 <ferror@plt+0x166f4>
  4323b4:	mov	w20, w0
  4323b8:	str	w0, [x21, #4052]
  4323bc:	b	43234c <ferror@plt+0x2e36c>
  4323c0:	stp	x29, x30, [sp, #-32]!
  4323c4:	str	x19, [sp, #16]
  4323c8:	mov	x19, x0
  4323cc:	ldr	w0, [x0]
  4323d0:	mov	x29, sp
  4323d4:	tbnz	w0, #31, 4323e8 <ferror@plt+0x2e408>
  4323d8:	mov	x1, xzr
  4323dc:	bl	41f7dc <ferror@plt+0x1b7fc>
  4323e0:	mov	w8, #0xffffffff            	// #-1
  4323e4:	str	w8, [x19]
  4323e8:	ldr	x19, [sp, #16]
  4323ec:	ldp	x29, x30, [sp], #32
  4323f0:	ret
  4323f4:	sub	sp, sp, #0x120
  4323f8:	stp	x29, x30, [sp, #256]
  4323fc:	add	x29, sp, #0x100
  432400:	mov	x9, #0xffffffffffffffc8    	// #-56
  432404:	mov	x10, sp
  432408:	sub	x11, x29, #0x78
  43240c:	movk	x9, #0xff80, lsl #32
  432410:	add	x12, x29, #0x20
  432414:	add	x10, x10, #0x80
  432418:	add	x11, x11, #0x38
  43241c:	stp	x10, x9, [x29, #-16]
  432420:	stp	x12, x11, [x29, #-32]
  432424:	stp	x1, x2, [x29, #-120]
  432428:	stp	x3, x4, [x29, #-104]
  43242c:	stp	x5, x6, [x29, #-88]
  432430:	stur	x7, [x29, #-72]
  432434:	stp	q0, q1, [sp]
  432438:	ldp	q0, q1, [x29, #-32]
  43243c:	mov	x8, x0
  432440:	adrp	x0, 445000 <ferror@plt+0x41020>
  432444:	add	x0, x0, #0x2f
  432448:	sub	x3, x29, #0x40
  43244c:	mov	w1, #0x10                  	// #16
  432450:	mov	x2, x8
  432454:	str	x28, [sp, #272]
  432458:	stp	q2, q3, [sp, #32]
  43245c:	stp	q4, q5, [sp, #64]
  432460:	stp	q6, q7, [sp, #96]
  432464:	stp	q0, q1, [x29, #-64]
  432468:	bl	4155f0 <ferror@plt+0x11610>
  43246c:	ldr	x28, [sp, #272]
  432470:	ldp	x29, x30, [sp, #256]
  432474:	add	sp, sp, #0x120
  432478:	ret
  43247c:	sub	sp, sp, #0x50
  432480:	stp	x29, x30, [sp, #32]
  432484:	add	x29, sp, #0x20
  432488:	stp	x22, x21, [sp, #48]
  43248c:	stp	x20, x19, [sp, #64]
  432490:	stur	xzr, [x29, #-8]
  432494:	cbz	x0, 4324f8 <ferror@plt+0x2e518>
  432498:	mov	x21, x3
  43249c:	mov	x19, x2
  4324a0:	mov	x20, x1
  4324a4:	sub	x2, x29, #0x8
  4324a8:	mov	x1, xzr
  4324ac:	mov	x3, x4
  4324b0:	mov	x22, x4
  4324b4:	bl	41ce44 <ferror@plt+0x18e64>
  4324b8:	cbz	w0, 432514 <ferror@plt+0x2e534>
  4324bc:	ldur	x1, [x29, #-8]
  4324c0:	mov	w3, #0x4                   	// #4
  4324c4:	mov	x0, xzr
  4324c8:	mov	x2, xzr
  4324cc:	mov	x4, xzr
  4324d0:	mov	x5, xzr
  4324d4:	mov	x6, x20
  4324d8:	mov	x7, x19
  4324dc:	stp	x21, x22, [sp]
  4324e0:	bl	4315bc <ferror@plt+0x2d5dc>
  4324e4:	ldur	x8, [x29, #-8]
  4324e8:	mov	w19, w0
  4324ec:	mov	x0, x8
  4324f0:	bl	4212b0 <ferror@plt+0x1d2d0>
  4324f4:	b	432518 <ferror@plt+0x2e538>
  4324f8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4324fc:	adrp	x1, 47a000 <ferror@plt+0x76020>
  432500:	adrp	x2, 442000 <ferror@plt+0x3e020>
  432504:	add	x0, x0, #0x2f
  432508:	add	x1, x1, #0xf40
  43250c:	add	x2, x2, #0x85b
  432510:	bl	415310 <ferror@plt+0x11330>
  432514:	mov	w19, wzr
  432518:	mov	w0, w19
  43251c:	ldp	x20, x19, [sp, #64]
  432520:	ldp	x22, x21, [sp, #48]
  432524:	ldp	x29, x30, [sp, #32]
  432528:	add	sp, sp, #0x50
  43252c:	ret
  432530:	sub	sp, sp, #0x70
  432534:	stp	x29, x30, [sp, #80]
  432538:	add	x29, sp, #0x50
  43253c:	str	x19, [sp, #96]
  432540:	str	xzr, [x29, #24]
  432544:	cbz	x0, 4325b8 <ferror@plt+0x2e5d8>
  432548:	mov	x19, x1
  43254c:	add	x2, x29, #0x18
  432550:	mov	x1, xzr
  432554:	mov	x3, x19
  432558:	bl	41ce44 <ferror@plt+0x18e64>
  43255c:	cbz	w0, 4325d4 <ferror@plt+0x2e5f4>
  432560:	ldr	x2, [x29, #24]
  432564:	cbz	x2, 4325ec <ferror@plt+0x2e60c>
  432568:	movi	v0.2d, #0x0
  43256c:	mov	w0, #0x1                   	// #1
  432570:	mov	w4, #0x1                   	// #1
  432574:	mov	w5, #0x1                   	// #1
  432578:	mov	x1, xzr
  43257c:	mov	x3, xzr
  432580:	mov	w6, wzr
  432584:	mov	w7, wzr
  432588:	str	x19, [sp, #72]
  43258c:	str	wzr, [sp, #16]
  432590:	str	wzr, [sp, #8]
  432594:	stur	q0, [sp, #56]
  432598:	stur	q0, [sp, #40]
  43259c:	stur	q0, [sp, #24]
  4325a0:	str	wzr, [sp]
  4325a4:	bl	431a50 <ferror@plt+0x2da70>
  4325a8:	mov	w19, w0
  4325ac:	ldr	x0, [x29, #24]
  4325b0:	bl	4212b0 <ferror@plt+0x1d2d0>
  4325b4:	b	4325d8 <ferror@plt+0x2e5f8>
  4325b8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4325bc:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4325c0:	adrp	x2, 442000 <ferror@plt+0x3e020>
  4325c4:	add	x0, x0, #0x2f
  4325c8:	add	x1, x1, #0xf99
  4325cc:	add	x2, x2, #0x85b
  4325d0:	bl	415310 <ferror@plt+0x11330>
  4325d4:	mov	w19, wzr
  4325d8:	mov	w0, w19
  4325dc:	ldr	x19, [sp, #96]
  4325e0:	ldp	x29, x30, [sp, #80]
  4325e4:	add	sp, sp, #0x70
  4325e8:	ret
  4325ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  4325f0:	adrp	x1, 47a000 <ferror@plt+0x76020>
  4325f4:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4325f8:	add	x0, x0, #0x2f
  4325fc:	add	x1, x1, #0xb08
  432600:	add	x2, x2, #0xd9f
  432604:	bl	415310 <ferror@plt+0x11330>
  432608:	mov	w19, wzr
  43260c:	b	4325ac <ferror@plt+0x2e5cc>
  432610:	stp	x29, x30, [sp, #-48]!
  432614:	stp	x22, x21, [sp, #16]
  432618:	stp	x20, x19, [sp, #32]
  43261c:	mov	w21, w0
  432620:	ands	w20, w0, #0x7f
  432624:	mov	x19, x1
  432628:	mov	x29, sp
  43262c:	b.eq	432664 <ferror@plt+0x2e684>  // b.none
  432630:	mov	w8, #0x1000000             	// #16777216
  432634:	add	w8, w8, w20, lsl #24
  432638:	mov	w9, #0x2000000             	// #33554432
  43263c:	cmp	w8, w9
  432640:	b.lt	432694 <ferror@plt+0x2e6b4>  // b.tstop
  432644:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  432648:	ldr	w1, [x21, #4052]
  43264c:	cbz	w1, 4326d0 <ferror@plt+0x2e6f0>
  432650:	adrp	x3, 47a000 <ferror@plt+0x76020>
  432654:	add	x3, x3, #0xffa
  432658:	mov	w2, #0x13                  	// #19
  43265c:	mov	x0, x19
  432660:	b	432688 <ferror@plt+0x2e6a8>
  432664:	ubfx	w20, w21, #8, #8
  432668:	cbz	w20, 4326c8 <ferror@plt+0x2e6e8>
  43266c:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  432670:	ldr	w1, [x21, #4056]
  432674:	cbz	w1, 43272c <ferror@plt+0x2e74c>
  432678:	adrp	x3, 47a000 <ferror@plt+0x76020>
  43267c:	add	x3, x3, #0xfd7
  432680:	mov	x0, x19
  432684:	mov	w2, w20
  432688:	mov	x4, x20
  43268c:	bl	40939c <ferror@plt+0x53bc>
  432690:	b	432718 <ferror@plt+0x2e738>
  432694:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  432698:	ldr	w1, [x22, #4052]
  43269c:	and	w20, w21, #0xff
  4326a0:	cbz	w1, 4326e8 <ferror@plt+0x2e708>
  4326a4:	cmp	w20, #0x7f
  4326a8:	b.ne	432704 <ferror@plt+0x2e724>  // b.any
  4326ac:	adrp	x3, 47b000 <ferror@plt+0x77020>
  4326b0:	ubfx	w4, w21, #8, #8
  4326b4:	add	x3, x3, #0x1d
  4326b8:	mov	w2, #0x13                  	// #19
  4326bc:	mov	x0, x19
  4326c0:	bl	40939c <ferror@plt+0x53bc>
  4326c4:	b	432718 <ferror@plt+0x2e738>
  4326c8:	mov	w0, #0x1                   	// #1
  4326cc:	b	43271c <ferror@plt+0x2e73c>
  4326d0:	adrp	x0, 47a000 <ferror@plt+0x76020>
  4326d4:	add	x0, x0, #0xadc
  4326d8:	bl	41a6d4 <ferror@plt+0x166f4>
  4326dc:	mov	w1, w0
  4326e0:	str	w0, [x21, #4052]
  4326e4:	b	432650 <ferror@plt+0x2e670>
  4326e8:	adrp	x0, 47a000 <ferror@plt+0x76020>
  4326ec:	add	x0, x0, #0xadc
  4326f0:	bl	41a6d4 <ferror@plt+0x166f4>
  4326f4:	mov	w1, w0
  4326f8:	str	w0, [x22, #4052]
  4326fc:	cmp	w20, #0x7f
  432700:	b.eq	4326ac <ferror@plt+0x2e6cc>  // b.none
  432704:	adrp	x3, 47b000 <ferror@plt+0x77020>
  432708:	add	x3, x3, #0x41
  43270c:	mov	w2, #0x13                  	// #19
  432710:	mov	x0, x19
  432714:	bl	40939c <ferror@plt+0x53bc>
  432718:	mov	w0, wzr
  43271c:	ldp	x20, x19, [sp, #32]
  432720:	ldp	x22, x21, [sp, #16]
  432724:	ldp	x29, x30, [sp], #48
  432728:	ret
  43272c:	adrp	x0, 47a000 <ferror@plt+0x76020>
  432730:	add	x0, x0, #0xaef
  432734:	bl	41a6d4 <ferror@plt+0x166f4>
  432738:	mov	w1, w0
  43273c:	str	w0, [x21, #4056]
  432740:	b	432678 <ferror@plt+0x2e698>
  432744:	ret
  432748:	stp	x29, x30, [sp, #-48]!
  43274c:	str	x21, [sp, #16]
  432750:	stp	x20, x19, [sp, #32]
  432754:	mov	x19, x1
  432758:	mov	w20, w0
  43275c:	mov	w21, #0x4                   	// #4
  432760:	mov	x29, sp
  432764:	b	432774 <ferror@plt+0x2e794>
  432768:	sub	x21, x21, x0
  43276c:	add	x19, x19, x0
  432770:	cbz	x21, 432798 <ferror@plt+0x2e7b8>
  432774:	mov	w0, w20
  432778:	mov	x1, x19
  43277c:	mov	x2, x21
  432780:	bl	403a80 <write@plt>
  432784:	tbz	x0, #63, 432768 <ferror@plt+0x2e788>
  432788:	bl	403ee0 <__errno_location@plt>
  43278c:	ldr	w8, [x0]
  432790:	cmp	w8, #0x4
  432794:	b.eq	432770 <ferror@plt+0x2e790>  // b.none
  432798:	ldp	x20, x19, [sp, #32]
  43279c:	ldr	x21, [sp, #16]
  4327a0:	ldp	x29, x30, [sp], #48
  4327a4:	ret
  4327a8:	stp	x29, x30, [sp, #-32]!
  4327ac:	mov	x29, sp
  4327b0:	str	x19, [sp, #16]
  4327b4:	mov	w19, w0
  4327b8:	str	w1, [x29, #28]
  4327bc:	bl	403ee0 <__errno_location@plt>
  4327c0:	ldr	w8, [x0]
  4327c4:	add	x1, x29, #0x1c
  4327c8:	mov	w0, w19
  4327cc:	str	w8, [x29, #24]
  4327d0:	bl	432748 <ferror@plt+0x2e768>
  4327d4:	add	x1, x29, #0x18
  4327d8:	mov	w0, w19
  4327dc:	bl	432748 <ferror@plt+0x2e768>
  4327e0:	mov	w0, #0x1                   	// #1
  4327e4:	bl	4034e0 <_exit@plt>
  4327e8:	sub	sp, sp, #0x70
  4327ec:	stp	x26, x25, [sp, #48]
  4327f0:	stp	x24, x23, [sp, #64]
  4327f4:	stp	x22, x21, [sp, #80]
  4327f8:	stp	x20, x19, [sp, #96]
  4327fc:	mov	w25, w7
  432800:	mov	x20, x6
  432804:	mov	x21, x5
  432808:	mov	w22, w3
  43280c:	mov	w23, w2
  432810:	mov	w24, w1
  432814:	mov	w19, w0
  432818:	stp	x29, x30, [sp, #16]
  43281c:	str	x27, [sp, #32]
  432820:	add	x29, sp, #0x10
  432824:	cbz	x4, 432834 <ferror@plt+0x2e854>
  432828:	mov	x0, x4
  43282c:	bl	403be0 <chdir@plt>
  432830:	tbnz	w0, #31, 432b50 <ferror@plt+0x2eb70>
  432834:	cbz	w25, 4328f4 <ferror@plt+0x2e914>
  432838:	adrp	x0, 47b000 <ferror@plt+0x77020>
  43283c:	add	x0, x0, #0x253
  432840:	bl	403660 <opendir@plt>
  432844:	cbz	x0, 43290c <ferror@plt+0x2e92c>
  432848:	mov	x25, x0
  43284c:	bl	4039b0 <readdir@plt>
  432850:	cbz	x0, 4328e8 <ferror@plt+0x2e908>
  432854:	mov	x26, x0
  432858:	b	43286c <ferror@plt+0x2e88c>
  43285c:	mov	x0, x25
  432860:	bl	4039b0 <readdir@plt>
  432864:	mov	x26, x0
  432868:	cbz	x0, 4328e8 <ferror@plt+0x2e908>
  43286c:	str	xzr, [sp]
  432870:	ldrb	w8, [x26, #19]!
  432874:	cmp	w8, #0x2e
  432878:	b.eq	43285c <ferror@plt+0x2e87c>  // b.none
  43287c:	bl	403ee0 <__errno_location@plt>
  432880:	mov	x27, x0
  432884:	str	wzr, [x0]
  432888:	mov	x1, sp
  43288c:	mov	w2, #0xa                   	// #10
  432890:	mov	x0, x26
  432894:	bl	403ba0 <strtol@plt>
  432898:	ldr	w8, [x27]
  43289c:	cbnz	w8, 43285c <ferror@plt+0x2e87c>
  4328a0:	ldr	x8, [sp]
  4328a4:	cbz	x8, 43285c <ferror@plt+0x2e87c>
  4328a8:	ldrb	w8, [x8]
  4328ac:	cbnz	w8, 43285c <ferror@plt+0x2e87c>
  4328b0:	mov	x26, x0
  4328b4:	cmp	x0, w26, sxtw
  4328b8:	b.ne	43285c <ferror@plt+0x2e87c>  // b.any
  4328bc:	mov	x0, x25
  4328c0:	bl	403d40 <dirfd@plt>
  4328c4:	cmp	w26, #0x3
  4328c8:	b.lt	43285c <ferror@plt+0x2e87c>  // b.tstop
  4328cc:	cmp	w0, w26
  4328d0:	b.eq	43285c <ferror@plt+0x2e87c>  // b.none
  4328d4:	mov	w1, #0x2                   	// #2
  4328d8:	mov	w2, #0x1                   	// #1
  4328dc:	mov	w0, w26
  4328e0:	bl	403d00 <fcntl@plt>
  4328e4:	b	43285c <ferror@plt+0x2e87c>
  4328e8:	mov	x0, x25
  4328ec:	bl	4039f0 <closedir@plt>
  4328f0:	b	432968 <ferror@plt+0x2e988>
  4328f4:	tbnz	w19, #31, 432968 <ferror@plt+0x2e988>
  4328f8:	mov	w1, #0x2                   	// #2
  4328fc:	mov	w2, #0x1                   	// #1
  432900:	mov	w0, w19
  432904:	bl	403d00 <fcntl@plt>
  432908:	b	432968 <ferror@plt+0x2e988>
  43290c:	mov	x1, sp
  432910:	mov	w0, #0x7                   	// #7
  432914:	bl	403d60 <getrlimit@plt>
  432918:	cbz	w0, 43292c <ferror@plt+0x2e94c>
  43291c:	mov	w0, #0x4                   	// #4
  432920:	bl	403de0 <sysconf@plt>
  432924:	mov	x25, x0
  432928:	b	432938 <ferror@plt+0x2e958>
  43292c:	ldr	x25, [sp, #8]
  432930:	cmn	x25, #0x1
  432934:	b.eq	43291c <ferror@plt+0x2e93c>  // b.none
  432938:	subs	w8, w25, #0x1
  43293c:	b.lt	432968 <ferror@plt+0x2e988>  // b.tstop
  432940:	cmp	w8, #0x3
  432944:	b.cc	432968 <ferror@plt+0x2e988>  // b.lo, b.ul, b.last
  432948:	mov	w26, #0x3                   	// #3
  43294c:	mov	w1, #0x2                   	// #2
  432950:	mov	w2, #0x1                   	// #1
  432954:	mov	w0, w26
  432958:	bl	403d00 <fcntl@plt>
  43295c:	add	w26, w26, #0x1
  432960:	cmp	w25, w26
  432964:	b.ne	43294c <ferror@plt+0x2e96c>  // b.any
  432968:	tbnz	w24, #31, 432990 <ferror@plt+0x2e9b0>
  43296c:	mov	w0, w24
  432970:	mov	w1, wzr
  432974:	bl	403e60 <dup2@plt>
  432978:	tbz	w0, #31, 4329d4 <ferror@plt+0x2e9f4>
  43297c:	bl	403ee0 <__errno_location@plt>
  432980:	ldr	w8, [x0]
  432984:	cmp	w8, #0x4
  432988:	b.eq	43296c <ferror@plt+0x2e98c>  // b.none
  43298c:	b	432ab0 <ferror@plt+0x2ead0>
  432990:	ldr	w8, [x29, #128]
  432994:	cbnz	w8, 4329e4 <ferror@plt+0x2ea04>
  432998:	adrp	x0, 444000 <ferror@plt+0x40020>
  43299c:	add	x0, x0, #0x4b2
  4329a0:	mov	w1, wzr
  4329a4:	bl	403800 <open@plt>
  4329a8:	cmn	w0, #0x1
  4329ac:	b.eq	432b88 <ferror@plt+0x2eba8>  // b.none
  4329b0:	mov	w24, w0
  4329b4:	mov	w0, w24
  4329b8:	mov	w1, wzr
  4329bc:	bl	403e60 <dup2@plt>
  4329c0:	tbz	w0, #31, 4329d4 <ferror@plt+0x2e9f4>
  4329c4:	bl	403ee0 <__errno_location@plt>
  4329c8:	ldr	w8, [x0]
  4329cc:	cmp	w8, #0x4
  4329d0:	b.eq	4329b4 <ferror@plt+0x2e9d4>  // b.none
  4329d4:	tbnz	w24, #31, 4329e4 <ferror@plt+0x2ea04>
  4329d8:	mov	w0, w24
  4329dc:	mov	x1, xzr
  4329e0:	bl	41f7dc <ferror@plt+0x1b7fc>
  4329e4:	tbnz	w23, #31, 432a14 <ferror@plt+0x2ea34>
  4329e8:	mov	w1, #0x1                   	// #1
  4329ec:	mov	w0, w23
  4329f0:	bl	403e60 <dup2@plt>
  4329f4:	tbz	w0, #31, 432a0c <ferror@plt+0x2ea2c>
  4329f8:	bl	403ee0 <__errno_location@plt>
  4329fc:	ldr	w8, [x0]
  432a00:	cmp	w8, #0x4
  432a04:	b.eq	4329e8 <ferror@plt+0x2ea08>  // b.none
  432a08:	b	432ab0 <ferror@plt+0x2ead0>
  432a0c:	tbz	w23, #31, 432a80 <ferror@plt+0x2eaa0>
  432a10:	b	432a8c <ferror@plt+0x2eaac>
  432a14:	ldr	w8, [x29, #112]
  432a18:	cbz	w8, 432a8c <ferror@plt+0x2eaac>
  432a1c:	adrp	x24, 444000 <ferror@plt+0x40020>
  432a20:	add	x24, x24, #0x4b2
  432a24:	mov	w1, #0x1                   	// #1
  432a28:	mov	x0, x24
  432a2c:	bl	403800 <open@plt>
  432a30:	mov	w23, w0
  432a34:	tbz	w0, #31, 432a58 <ferror@plt+0x2ea78>
  432a38:	bl	403ee0 <__errno_location@plt>
  432a3c:	ldr	w8, [x0]
  432a40:	cmp	w8, #0x4
  432a44:	b.eq	432a24 <ferror@plt+0x2ea44>  // b.none
  432a48:	cmn	w23, #0x1
  432a4c:	b.eq	432bb0 <ferror@plt+0x2ebd0>  // b.none
  432a50:	mov	w24, #0x1                   	// #1
  432a54:	b	432a5c <ferror@plt+0x2ea7c>
  432a58:	mov	w24, wzr
  432a5c:	mov	w1, #0x1                   	// #1
  432a60:	mov	w0, w23
  432a64:	bl	403e60 <dup2@plt>
  432a68:	tbz	w0, #31, 432a7c <ferror@plt+0x2ea9c>
  432a6c:	bl	403ee0 <__errno_location@plt>
  432a70:	ldr	w8, [x0]
  432a74:	cmp	w8, #0x4
  432a78:	b.eq	432a5c <ferror@plt+0x2ea7c>  // b.none
  432a7c:	tbnz	w24, #0, 432a8c <ferror@plt+0x2eaac>
  432a80:	mov	w0, w23
  432a84:	mov	x1, xzr
  432a88:	bl	41f7dc <ferror@plt+0x1b7fc>
  432a8c:	tbnz	w22, #31, 432b14 <ferror@plt+0x2eb34>
  432a90:	mov	w1, #0x2                   	// #2
  432a94:	mov	w0, w22
  432a98:	bl	403e60 <dup2@plt>
  432a9c:	tbz	w0, #31, 432abc <ferror@plt+0x2eadc>
  432aa0:	bl	403ee0 <__errno_location@plt>
  432aa4:	ldr	w8, [x0]
  432aa8:	cmp	w8, #0x4
  432aac:	b.eq	432a90 <ferror@plt+0x2eab0>  // b.none
  432ab0:	mov	w1, #0x2                   	// #2
  432ab4:	mov	w0, w19
  432ab8:	bl	4327a8 <ferror@plt+0x2e7c8>
  432abc:	tbnz	w22, #31, 432acc <ferror@plt+0x2eaec>
  432ac0:	mov	w0, w22
  432ac4:	mov	x1, xzr
  432ac8:	bl	41f7dc <ferror@plt+0x1b7fc>
  432acc:	ldr	w22, [x29, #104]
  432ad0:	ldr	w23, [x29, #96]
  432ad4:	ldr	x8, [x29, #144]
  432ad8:	ldr	w24, [x29, #136]
  432adc:	cbz	x8, 432ae8 <ferror@plt+0x2eb08>
  432ae0:	ldr	x0, [x29, #152]
  432ae4:	blr	x8
  432ae8:	mov	x8, x21
  432aec:	ldr	x0, [x8], #8
  432af0:	cmp	w24, #0x0
  432af4:	mov	x2, x20
  432af8:	mov	w3, w23
  432afc:	csel	x1, x21, x8, eq  // eq = none
  432b00:	mov	w4, w22
  432b04:	bl	432cc4 <ferror@plt+0x2ece4>
  432b08:	mov	w1, #0x1                   	// #1
  432b0c:	mov	w0, w19
  432b10:	bl	4327a8 <ferror@plt+0x2e7c8>
  432b14:	ldr	w8, [x29, #120]
  432b18:	cbz	w8, 432acc <ferror@plt+0x2eaec>
  432b1c:	adrp	x23, 444000 <ferror@plt+0x40020>
  432b20:	add	x23, x23, #0x4b2
  432b24:	mov	w1, #0x1                   	// #1
  432b28:	mov	x0, x23
  432b2c:	bl	403800 <open@plt>
  432b30:	mov	w22, w0
  432b34:	tbz	w0, #31, 432b5c <ferror@plt+0x2eb7c>
  432b38:	bl	403ee0 <__errno_location@plt>
  432b3c:	ldr	w8, [x0]
  432b40:	cmp	w8, #0x4
  432b44:	b.eq	432b24 <ferror@plt+0x2eb44>  // b.none
  432b48:	mov	w23, #0x1                   	// #1
  432b4c:	b	432b60 <ferror@plt+0x2eb80>
  432b50:	mov	w0, w19
  432b54:	mov	w1, wzr
  432b58:	bl	4327a8 <ferror@plt+0x2e7c8>
  432b5c:	mov	w23, wzr
  432b60:	mov	w1, #0x2                   	// #2
  432b64:	mov	w0, w22
  432b68:	bl	403e60 <dup2@plt>
  432b6c:	tbz	w0, #31, 432b80 <ferror@plt+0x2eba0>
  432b70:	bl	403ee0 <__errno_location@plt>
  432b74:	ldr	w8, [x0]
  432b78:	cmp	w8, #0x4
  432b7c:	b.eq	432b60 <ferror@plt+0x2eb80>  // b.none
  432b80:	tbz	w23, #0, 432ac0 <ferror@plt+0x2eae0>
  432b84:	b	432acc <ferror@plt+0x2eaec>
  432b88:	adrp	x0, 445000 <ferror@plt+0x41020>
  432b8c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  432b90:	adrp	x3, 47b000 <ferror@plt+0x77020>
  432b94:	adrp	x4, 47b000 <ferror@plt+0x77020>
  432b98:	add	x0, x0, #0x2f
  432b9c:	add	x1, x1, #0x221
  432ba0:	add	x3, x3, #0x22a
  432ba4:	add	x4, x4, #0x232
  432ba8:	mov	w2, #0x4a2                 	// #1186
  432bac:	bl	426194 <ferror@plt+0x221b4>
  432bb0:	adrp	x0, 445000 <ferror@plt+0x41020>
  432bb4:	adrp	x1, 47b000 <ferror@plt+0x77020>
  432bb8:	adrp	x3, 47b000 <ferror@plt+0x77020>
  432bbc:	adrp	x4, 47b000 <ferror@plt+0x77020>
  432bc0:	add	x0, x0, #0x2f
  432bc4:	add	x1, x1, #0x221
  432bc8:	add	x3, x3, #0x22a
  432bcc:	add	x4, x4, #0x242
  432bd0:	mov	w2, #0x4b5                 	// #1205
  432bd4:	bl	426194 <ferror@plt+0x221b4>
  432bd8:	stp	x29, x30, [sp, #-96]!
  432bdc:	str	x27, [sp, #16]
  432be0:	stp	x26, x25, [sp, #32]
  432be4:	stp	x22, x21, [sp, #64]
  432be8:	stp	x20, x19, [sp, #80]
  432bec:	mov	x19, x4
  432bf0:	mov	x20, x3
  432bf4:	mov	x21, x1
  432bf8:	mov	w22, w0
  432bfc:	mov	x26, xzr
  432c00:	sbfiz	x27, x2, #2, #32
  432c04:	stp	x24, x23, [sp, #48]
  432c08:	mov	x29, sp
  432c0c:	cmp	x26, #0x7
  432c10:	b.hi	432c4c <ferror@plt+0x2ec6c>  // b.pmore
  432c14:	add	x24, x21, x26
  432c18:	sub	x25, x27, x26
  432c1c:	mov	w0, w22
  432c20:	mov	x1, x24
  432c24:	mov	x2, x25
  432c28:	bl	403db0 <read@plt>
  432c2c:	tbz	x0, #63, 432c44 <ferror@plt+0x2ec64>
  432c30:	bl	403ee0 <__errno_location@plt>
  432c34:	ldr	w23, [x0]
  432c38:	cmp	w23, #0x4
  432c3c:	b.eq	432c1c <ferror@plt+0x2ec3c>  // b.none
  432c40:	b	432c5c <ferror@plt+0x2ec7c>
  432c44:	add	x26, x0, x26
  432c48:	cbnz	x0, 432c0c <ferror@plt+0x2ec2c>
  432c4c:	lsr	x8, x26, #2
  432c50:	mov	w0, #0x1                   	// #1
  432c54:	str	w8, [x20]
  432c58:	b	432c90 <ferror@plt+0x2ecb0>
  432c5c:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  432c60:	ldr	w20, [x21, #4052]
  432c64:	cbz	w20, 432cac <ferror@plt+0x2eccc>
  432c68:	mov	w0, w23
  432c6c:	bl	42003c <ferror@plt+0x1c05c>
  432c70:	adrp	x3, 47b000 <ferror@plt+0x77020>
  432c74:	mov	x4, x0
  432c78:	add	x3, x3, #0x269
  432c7c:	mov	w2, #0x13                  	// #19
  432c80:	mov	x0, x19
  432c84:	mov	w1, w20
  432c88:	bl	40939c <ferror@plt+0x53bc>
  432c8c:	mov	w0, wzr
  432c90:	ldp	x20, x19, [sp, #80]
  432c94:	ldp	x22, x21, [sp, #64]
  432c98:	ldp	x24, x23, [sp, #48]
  432c9c:	ldp	x26, x25, [sp, #32]
  432ca0:	ldr	x27, [sp, #16]
  432ca4:	ldp	x29, x30, [sp], #96
  432ca8:	ret
  432cac:	adrp	x0, 47a000 <ferror@plt+0x76020>
  432cb0:	add	x0, x0, #0xadc
  432cb4:	bl	41a6d4 <ferror@plt+0x166f4>
  432cb8:	mov	w20, w0
  432cbc:	str	w0, [x21, #4052]
  432cc0:	b	432c68 <ferror@plt+0x2ec88>
  432cc4:	stp	x29, x30, [sp, #-96]!
  432cc8:	stp	x28, x27, [sp, #16]
  432ccc:	stp	x26, x25, [sp, #32]
  432cd0:	stp	x24, x23, [sp, #48]
  432cd4:	stp	x22, x21, [sp, #64]
  432cd8:	stp	x20, x19, [sp, #80]
  432cdc:	ldrb	w8, [x0]
  432ce0:	mov	x29, sp
  432ce4:	cbz	w8, 432d2c <ferror@plt+0x2ed4c>
  432ce8:	mov	w22, w4
  432cec:	mov	w21, w3
  432cf0:	mov	x19, x2
  432cf4:	mov	x24, x0
  432cf8:	mov	x20, x1
  432cfc:	orr	w8, w4, w3
  432d00:	cbz	w8, 432d14 <ferror@plt+0x2ed34>
  432d04:	mov	w1, #0x2f                  	// #47
  432d08:	mov	x0, x24
  432d0c:	bl	403ca0 <strchr@plt>
  432d10:	cbz	x0, 432d94 <ferror@plt+0x2edb4>
  432d14:	mov	x0, x24
  432d18:	mov	x1, x20
  432d1c:	cbz	x19, 432d3c <ferror@plt+0x2ed5c>
  432d20:	mov	x2, x19
  432d24:	bl	403cc0 <execve@plt>
  432d28:	b	432d40 <ferror@plt+0x2ed60>
  432d2c:	bl	403ee0 <__errno_location@plt>
  432d30:	mov	w8, #0x2                   	// #2
  432d34:	str	w8, [x0]
  432d38:	b	432d78 <ferror@plt+0x2ed98>
  432d3c:	bl	403980 <execv@plt>
  432d40:	bl	403ee0 <__errno_location@plt>
  432d44:	ldr	w8, [x0]
  432d48:	cmp	w8, #0x8
  432d4c:	b.ne	432d78 <ferror@plt+0x2ed98>  // b.any
  432d50:	mov	x0, x24
  432d54:	mov	x1, x20
  432d58:	mov	x2, x19
  432d5c:	ldp	x20, x19, [sp, #80]
  432d60:	ldp	x22, x21, [sp, #64]
  432d64:	ldp	x24, x23, [sp, #48]
  432d68:	ldp	x26, x25, [sp, #32]
  432d6c:	ldp	x28, x27, [sp, #16]
  432d70:	ldp	x29, x30, [sp], #96
  432d74:	b	432f28 <ferror@plt+0x2ef48>
  432d78:	ldp	x20, x19, [sp, #80]
  432d7c:	ldp	x22, x21, [sp, #64]
  432d80:	ldp	x24, x23, [sp, #48]
  432d84:	ldp	x26, x25, [sp, #32]
  432d88:	ldp	x28, x27, [sp, #16]
  432d8c:	ldp	x29, x30, [sp], #96
  432d90:	ret
  432d94:	cbz	w22, 432db0 <ferror@plt+0x2edd0>
  432d98:	adrp	x1, 43c000 <ferror@plt+0x38020>
  432d9c:	add	x1, x1, #0xa1d
  432da0:	mov	x0, x19
  432da4:	bl	408ac4 <ferror@plt+0x4ae4>
  432da8:	cbnz	w21, 432db8 <ferror@plt+0x2edd8>
  432dac:	b	432dc8 <ferror@plt+0x2ede8>
  432db0:	mov	x0, xzr
  432db4:	cbz	w21, 432dc8 <ferror@plt+0x2ede8>
  432db8:	cbnz	x0, 432dc8 <ferror@plt+0x2ede8>
  432dbc:	adrp	x0, 43c000 <ferror@plt+0x38020>
  432dc0:	add	x0, x0, #0xa1d
  432dc4:	bl	408dfc <ferror@plt+0x4e1c>
  432dc8:	adrp	x8, 47a000 <ferror@plt+0x76020>
  432dcc:	add	x8, x8, #0x4e
  432dd0:	cmp	x0, #0x0
  432dd4:	csel	x21, x8, x0, eq  // eq = none
  432dd8:	mov	x0, x24
  432ddc:	bl	403510 <strlen@plt>
  432de0:	mov	x22, x0
  432de4:	add	x25, x0, #0x1
  432de8:	mov	x0, x21
  432dec:	bl	403510 <strlen@plt>
  432df0:	add	x8, x22, x0
  432df4:	mov	x23, x0
  432df8:	add	x0, x8, #0x2
  432dfc:	bl	4140ec <ferror@plt+0x1010c>
  432e00:	add	x26, x0, x23
  432e04:	add	x23, x26, #0x1
  432e08:	mov	x22, x0
  432e0c:	mov	x0, x23
  432e10:	mov	x1, x24
  432e14:	mov	x2, x25
  432e18:	bl	4034a0 <memcpy@plt>
  432e1c:	mov	w27, wzr
  432e20:	mov	w8, #0x2f                  	// #47
  432e24:	strb	w8, [x26]
  432e28:	b	432e3c <ferror@plt+0x2ee5c>
  432e2c:	mov	w27, #0x1                   	// #1
  432e30:	add	x21, x21, x28
  432e34:	ldrb	w8, [x21], #1
  432e38:	cbz	w8, 432efc <ferror@plt+0x2ef1c>
  432e3c:	mov	x28, xzr
  432e40:	ldrb	w8, [x21, x28]
  432e44:	cbz	w8, 432e5c <ferror@plt+0x2ee7c>
  432e48:	cmp	w8, #0x3a
  432e4c:	b.eq	432e5c <ferror@plt+0x2ee7c>  // b.none
  432e50:	add	x28, x28, #0x1
  432e54:	ldrb	w8, [x21, x28]
  432e58:	cbnz	w8, 432e48 <ferror@plt+0x2ee68>
  432e5c:	mov	x25, x23
  432e60:	cbz	x28, 432e7c <ferror@plt+0x2ee9c>
  432e64:	add	x8, x21, x28
  432e68:	sub	x2, x8, x21
  432e6c:	sub	x25, x26, x2
  432e70:	mov	x0, x25
  432e74:	mov	x1, x21
  432e78:	bl	4034a0 <memcpy@plt>
  432e7c:	mov	x0, x25
  432e80:	mov	x1, x20
  432e84:	cbz	x19, 432e94 <ferror@plt+0x2eeb4>
  432e88:	mov	x2, x19
  432e8c:	bl	403cc0 <execve@plt>
  432e90:	b	432e98 <ferror@plt+0x2eeb8>
  432e94:	bl	403980 <execv@plt>
  432e98:	bl	403ee0 <__errno_location@plt>
  432e9c:	ldr	w8, [x0]
  432ea0:	mov	x24, x0
  432ea4:	cmp	w8, #0x8
  432ea8:	b.ne	432ec0 <ferror@plt+0x2eee0>  // b.any
  432eac:	mov	x0, x25
  432eb0:	mov	x1, x20
  432eb4:	mov	x2, x19
  432eb8:	bl	432f28 <ferror@plt+0x2ef48>
  432ebc:	ldr	w8, [x24]
  432ec0:	cmp	w8, #0x12
  432ec4:	b.le	432ee8 <ferror@plt+0x2ef08>
  432ec8:	sub	w9, w8, #0x13
  432ecc:	cmp	w9, #0x2
  432ed0:	b.cc	432e30 <ferror@plt+0x2ee50>  // b.lo, b.ul, b.last
  432ed4:	cmp	w8, #0x6e
  432ed8:	b.eq	432e30 <ferror@plt+0x2ee50>  // b.none
  432edc:	cmp	w8, #0x74
  432ee0:	b.eq	432e30 <ferror@plt+0x2ee50>  // b.none
  432ee4:	b	432f08 <ferror@plt+0x2ef28>
  432ee8:	cmp	w8, #0x2
  432eec:	b.eq	432e30 <ferror@plt+0x2ee50>  // b.none
  432ef0:	cmp	w8, #0xd
  432ef4:	b.eq	432e2c <ferror@plt+0x2ee4c>  // b.none
  432ef8:	b	432f08 <ferror@plt+0x2ef28>
  432efc:	cbz	w27, 432f08 <ferror@plt+0x2ef28>
  432f00:	mov	w8, #0xd                   	// #13
  432f04:	str	w8, [x24]
  432f08:	mov	x0, x22
  432f0c:	ldp	x20, x19, [sp, #80]
  432f10:	ldp	x22, x21, [sp, #64]
  432f14:	ldp	x24, x23, [sp, #48]
  432f18:	ldp	x26, x25, [sp, #32]
  432f1c:	ldp	x28, x27, [sp, #16]
  432f20:	ldp	x29, x30, [sp], #96
  432f24:	b	414260 <ferror@plt+0x10280>
  432f28:	stp	x29, x30, [sp, #-64]!
  432f2c:	str	x23, [sp, #16]
  432f30:	stp	x22, x21, [sp, #32]
  432f34:	stp	x20, x19, [sp, #48]
  432f38:	mov	x19, x2
  432f3c:	mov	x21, x1
  432f40:	mov	x22, x0
  432f44:	mov	x23, #0xffffffffffffffff    	// #-1
  432f48:	mov	x8, x1
  432f4c:	mov	x29, sp
  432f50:	ldr	x9, [x8], #8
  432f54:	add	x23, x23, #0x1
  432f58:	cbnz	x9, 432f50 <ferror@plt+0x2ef70>
  432f5c:	add	w0, w23, #0x2
  432f60:	mov	w1, #0x8                   	// #8
  432f64:	bl	4143c0 <ferror@plt+0x103e0>
  432f68:	mov	x20, x0
  432f6c:	adrp	x0, 47b000 <ferror@plt+0x77020>
  432f70:	add	x0, x0, #0x261
  432f74:	stp	x0, x22, [x20]
  432f78:	cbz	w23, 432fb4 <ferror@plt+0x2efd4>
  432f7c:	sub	w9, w23, #0x1
  432f80:	cmp	w23, #0x0
  432f84:	and	x8, x23, #0xffffffff
  432f88:	csel	x9, x9, xzr, gt
  432f8c:	lsl	x10, x8, #3
  432f90:	lsl	x11, x9, #3
  432f94:	sub	x8, x8, x9
  432f98:	sub	x9, x10, x11
  432f9c:	add	x1, x21, x8, lsl #3
  432fa0:	add	x8, x9, x20
  432fa4:	add	x0, x8, #0x8
  432fa8:	add	x2, x11, #0x8
  432fac:	bl	4034a0 <memcpy@plt>
  432fb0:	ldr	x0, [x20]
  432fb4:	mov	x1, x20
  432fb8:	cbz	x19, 432fc8 <ferror@plt+0x2efe8>
  432fbc:	mov	x2, x19
  432fc0:	bl	403cc0 <execve@plt>
  432fc4:	b	432fcc <ferror@plt+0x2efec>
  432fc8:	bl	403980 <execv@plt>
  432fcc:	mov	x0, x20
  432fd0:	ldp	x20, x19, [sp, #48]
  432fd4:	ldp	x22, x21, [sp, #32]
  432fd8:	ldr	x23, [sp, #16]
  432fdc:	ldp	x29, x30, [sp], #64
  432fe0:	b	414260 <ferror@plt+0x10280>
  432fe4:	cbz	w2, 432ff0 <ferror@plt+0x2f010>
  432fe8:	mov	w3, wzr
  432fec:	b	433020 <ferror@plt+0x2f040>
  432ff0:	stp	x29, x30, [sp, #-16]!
  432ff4:	adrp	x0, 445000 <ferror@plt+0x41020>
  432ff8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  432ffc:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433000:	add	x0, x0, #0x2f
  433004:	add	x1, x1, #0x28d
  433008:	add	x2, x2, #0x2bc
  43300c:	mov	x29, sp
  433010:	bl	415310 <ferror@plt+0x11330>
  433014:	mov	x0, xzr
  433018:	ldp	x29, x30, [sp], #16
  43301c:	ret
  433020:	stp	x29, x30, [sp, #-64]!
  433024:	str	x23, [sp, #16]
  433028:	stp	x22, x21, [sp, #32]
  43302c:	stp	x20, x19, [sp, #48]
  433030:	mov	x29, sp
  433034:	cbz	w2, 43312c <ferror@plt+0x2f14c>
  433038:	mov	w21, w0
  43303c:	mov	w0, #0x28                  	// #40
  433040:	mov	w22, w3
  433044:	mov	w20, w2
  433048:	mov	w23, w1
  43304c:	bl	41d4f8 <ferror@plt+0x19518>
  433050:	ldrb	w8, [x0, #20]
  433054:	cmp	w21, #0x0
  433058:	cset	w9, ne  // ne = any
  43305c:	cmp	w23, #0x0
  433060:	mov	w10, #0x1                   	// #1
  433064:	str	w10, [x0, #24]
  433068:	cset	w10, ne  // ne = any
  43306c:	bfi	w9, w10, #1, #1
  433070:	and	w8, w8, #0xfc
  433074:	mov	x19, x0
  433078:	orr	w10, w22, w21
  43307c:	orr	w8, w9, w8
  433080:	stp	xzr, xzr, [x0]
  433084:	str	w20, [x0, #16]
  433088:	strb	w8, [x0, #20]
  43308c:	str	xzr, [x0, #32]
  433090:	cbz	w10, 433114 <ferror@plt+0x2f134>
  433094:	cmp	w21, #0x0
  433098:	cinc	w8, w22, ne  // ne = any
  43309c:	mul	w8, w8, w20
  4330a0:	cbz	w8, 4330fc <ferror@plt+0x2f11c>
  4330a4:	mov	w10, #0x1                   	// #1
  4330a8:	mov	w9, w10
  4330ac:	cmp	w10, w8
  4330b0:	b.cs	4330bc <ferror@plt+0x2f0dc>  // b.hs, b.nlast
  4330b4:	lsl	w10, w9, #1
  4330b8:	cbnz	w9, 4330a8 <ferror@plt+0x2f0c8>
  4330bc:	cmp	w9, #0x0
  4330c0:	csel	w8, w8, w9, eq  // eq = none
  4330c4:	cmp	w8, #0x10
  4330c8:	mov	w9, #0x10                  	// #16
  4330cc:	csel	w22, w8, w9, hi  // hi = pmore
  4330d0:	mov	x0, xzr
  4330d4:	mov	x1, x22
  4330d8:	bl	414200 <ferror@plt+0x10220>
  4330dc:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  4330e0:	ldr	w8, [x8, #4]
  4330e4:	mov	x23, x0
  4330e8:	str	x0, [x19]
  4330ec:	cbnz	w8, 433150 <ferror@plt+0x2f170>
  4330f0:	str	w22, [x19, #12]
  4330f4:	cbnz	w21, 433104 <ferror@plt+0x2f124>
  4330f8:	b	433114 <ferror@plt+0x2f134>
  4330fc:	mov	x23, xzr
  433100:	cbz	w21, 433114 <ferror@plt+0x2f134>
  433104:	mov	w2, w20
  433108:	mov	x0, x23
  43310c:	mov	w1, wzr
  433110:	bl	4038d0 <memset@plt>
  433114:	mov	x0, x19
  433118:	ldp	x20, x19, [sp, #48]
  43311c:	ldp	x22, x21, [sp, #32]
  433120:	ldr	x23, [sp, #16]
  433124:	ldp	x29, x30, [sp], #64
  433128:	ret
  43312c:	adrp	x0, 445000 <ferror@plt+0x41020>
  433130:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433134:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433138:	add	x0, x0, #0x2f
  43313c:	add	x1, x1, #0x2c9
  433140:	add	x2, x2, #0x2bc
  433144:	bl	415310 <ferror@plt+0x11330>
  433148:	mov	x19, xzr
  43314c:	b	433114 <ferror@plt+0x2f134>
  433150:	mov	x0, x23
  433154:	mov	w1, wzr
  433158:	mov	x2, x22
  43315c:	bl	4038d0 <memset@plt>
  433160:	str	w22, [x19, #12]
  433164:	cbnz	w21, 433104 <ferror@plt+0x2f124>
  433168:	b	433114 <ferror@plt+0x2f134>
  43316c:	cbz	x0, 433178 <ferror@plt+0x2f198>
  433170:	str	x1, [x0, #32]
  433174:	ret
  433178:	adrp	x0, 445000 <ferror@plt+0x41020>
  43317c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433180:	adrp	x2, 443000 <ferror@plt+0x3f020>
  433184:	add	x0, x0, #0x2f
  433188:	add	x1, x1, #0x305
  43318c:	add	x2, x2, #0x4e3
  433190:	b	415310 <ferror@plt+0x11330>
  433194:	stp	x29, x30, [sp, #-32]!
  433198:	str	x19, [sp, #16]
  43319c:	mov	x19, x0
  4331a0:	mov	x29, sp
  4331a4:	cbz	x0, 4331cc <ferror@plt+0x2f1ec>
  4331a8:	add	x8, x19, #0x18
  4331ac:	ldaxr	w9, [x8]
  4331b0:	add	w9, w9, #0x1
  4331b4:	stlxr	w10, w9, [x8]
  4331b8:	cbnz	w10, 4331ac <ferror@plt+0x2f1cc>
  4331bc:	mov	x0, x19
  4331c0:	ldr	x19, [sp, #16]
  4331c4:	ldp	x29, x30, [sp], #32
  4331c8:	ret
  4331cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4331d0:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4331d4:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4331d8:	add	x0, x0, #0x2f
  4331dc:	add	x1, x1, #0x33b
  4331e0:	add	x2, x2, #0x359
  4331e4:	bl	415310 <ferror@plt+0x11330>
  4331e8:	b	4331bc <ferror@plt+0x2f1dc>
  4331ec:	stp	x29, x30, [sp, #-32]!
  4331f0:	stp	x20, x19, [sp, #16]
  4331f4:	mov	x29, sp
  4331f8:	cbz	x0, 433290 <ferror@plt+0x2f2b0>
  4331fc:	mov	x19, x0
  433200:	add	x8, x0, #0x18
  433204:	ldaxr	w9, [x8]
  433208:	subs	w9, w9, #0x1
  43320c:	stlxr	w10, w9, [x8]
  433210:	cbnz	w10, 433204 <ferror@plt+0x2f224>
  433214:	b.ne	433284 <ferror@plt+0x2f2a4>  // b.any
  433218:	ldr	x8, [x19, #32]
  43321c:	cbz	x8, 433268 <ferror@plt+0x2f288>
  433220:	ldr	w9, [x19, #8]
  433224:	cbz	w9, 433268 <ferror@plt+0x2f288>
  433228:	ldr	x0, [x19]
  43322c:	blr	x8
  433230:	ldr	w8, [x19, #8]
  433234:	cmp	w8, #0x2
  433238:	b.cc	433268 <ferror@plt+0x2f288>  // b.lo, b.ul, b.last
  43323c:	mov	w20, #0x1                   	// #1
  433240:	ldr	w8, [x19, #16]
  433244:	ldr	x9, [x19]
  433248:	ldr	x10, [x19, #32]
  43324c:	mul	w8, w8, w20
  433250:	add	x0, x9, x8
  433254:	blr	x10
  433258:	ldr	w8, [x19, #8]
  43325c:	add	w20, w20, #0x1
  433260:	cmp	w20, w8
  433264:	b.cc	433240 <ferror@plt+0x2f260>  // b.lo, b.ul, b.last
  433268:	ldr	x0, [x19]
  43326c:	bl	414260 <ferror@plt+0x10280>
  433270:	mov	x1, x19
  433274:	ldp	x20, x19, [sp, #16]
  433278:	mov	w0, #0x28                  	// #40
  43327c:	ldp	x29, x30, [sp], #32
  433280:	b	41dec0 <ferror@plt+0x19ee0>
  433284:	ldp	x20, x19, [sp, #16]
  433288:	ldp	x29, x30, [sp], #32
  43328c:	ret
  433290:	ldp	x20, x19, [sp, #16]
  433294:	adrp	x0, 445000 <ferror@plt+0x41020>
  433298:	adrp	x1, 47b000 <ferror@plt+0x77020>
  43329c:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4332a0:	add	x0, x0, #0x2f
  4332a4:	add	x1, x1, #0x35f
  4332a8:	add	x2, x2, #0x359
  4332ac:	ldp	x29, x30, [sp], #32
  4332b0:	b	415310 <ferror@plt+0x11330>
  4332b4:	stp	x29, x30, [sp, #-16]!
  4332b8:	mov	x29, sp
  4332bc:	cbz	x0, 4332cc <ferror@plt+0x2f2ec>
  4332c0:	ldr	w0, [x0, #16]
  4332c4:	ldp	x29, x30, [sp], #16
  4332c8:	ret
  4332cc:	adrp	x0, 445000 <ferror@plt+0x41020>
  4332d0:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4332d4:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4332d8:	add	x0, x0, #0x2f
  4332dc:	add	x1, x1, #0x37c
  4332e0:	add	x2, x2, #0x359
  4332e4:	bl	415310 <ferror@plt+0x11330>
  4332e8:	mov	w0, wzr
  4332ec:	ldp	x29, x30, [sp], #16
  4332f0:	ret
  4332f4:	stp	x29, x30, [sp, #-48]!
  4332f8:	str	x21, [sp, #16]
  4332fc:	stp	x20, x19, [sp, #32]
  433300:	mov	x29, sp
  433304:	cbz	x0, 4333c4 <ferror@plt+0x2f3e4>
  433308:	cmp	w1, #0x0
  43330c:	mov	x19, x0
  433310:	cset	w8, ne  // ne = any
  433314:	add	x9, x0, #0x18
  433318:	ldaxr	w10, [x9]
  43331c:	subs	w10, w10, #0x1
  433320:	stlxr	w11, w10, [x9]
  433324:	cbnz	w11, 433318 <ferror@plt+0x2f338>
  433328:	orr	w9, w8, #0x2
  43332c:	csel	w21, w8, w9, eq  // eq = none
  433330:	tbnz	w21, #0, 433344 <ferror@plt+0x2f364>
  433334:	ldr	x20, [x19]
  433338:	tbz	w21, #1, 4333a4 <ferror@plt+0x2f3c4>
  43333c:	stp	xzr, xzr, [x19]
  433340:	b	4333b0 <ferror@plt+0x2f3d0>
  433344:	ldr	x8, [x19, #32]
  433348:	cbz	x8, 433394 <ferror@plt+0x2f3b4>
  43334c:	ldr	w9, [x19, #8]
  433350:	cbz	w9, 433394 <ferror@plt+0x2f3b4>
  433354:	ldr	x0, [x19]
  433358:	blr	x8
  43335c:	ldr	w8, [x19, #8]
  433360:	cmp	w8, #0x2
  433364:	b.cc	433394 <ferror@plt+0x2f3b4>  // b.lo, b.ul, b.last
  433368:	mov	w20, #0x1                   	// #1
  43336c:	ldr	w8, [x19, #16]
  433370:	ldr	x9, [x19]
  433374:	ldr	x10, [x19, #32]
  433378:	mul	w8, w8, w20
  43337c:	add	x0, x9, x8
  433380:	blr	x10
  433384:	ldr	w8, [x19, #8]
  433388:	add	w20, w20, #0x1
  43338c:	cmp	w20, w8
  433390:	b.cc	43336c <ferror@plt+0x2f38c>  // b.lo, b.ul, b.last
  433394:	ldr	x0, [x19]
  433398:	bl	414260 <ferror@plt+0x10280>
  43339c:	mov	x20, xzr
  4333a0:	tbnz	w21, #1, 43333c <ferror@plt+0x2f35c>
  4333a4:	mov	w0, #0x28                  	// #40
  4333a8:	mov	x1, x19
  4333ac:	bl	41dec0 <ferror@plt+0x19ee0>
  4333b0:	mov	x0, x20
  4333b4:	ldp	x20, x19, [sp, #32]
  4333b8:	ldr	x21, [sp, #16]
  4333bc:	ldp	x29, x30, [sp], #48
  4333c0:	ret
  4333c4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4333c8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4333cc:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4333d0:	add	x0, x0, #0x2f
  4333d4:	add	x1, x1, #0x3a5
  4333d8:	add	x2, x2, #0x359
  4333dc:	bl	415310 <ferror@plt+0x11330>
  4333e0:	mov	x20, xzr
  4333e4:	b	4333b0 <ferror@plt+0x2f3d0>
  4333e8:	stp	x29, x30, [sp, #-48]!
  4333ec:	stp	x20, x19, [sp, #32]
  4333f0:	mov	x19, x0
  4333f4:	stp	x22, x21, [sp, #16]
  4333f8:	mov	x29, sp
  4333fc:	cbz	x0, 4334d8 <ferror@plt+0x2f4f8>
  433400:	ldp	w10, w11, [x19, #8]
  433404:	ldrb	w9, [x19, #20]
  433408:	ldr	w8, [x19, #16]
  43340c:	mov	w20, w2
  433410:	add	w12, w10, w2
  433414:	and	w9, w9, #0x1
  433418:	add	w9, w12, w9
  43341c:	mul	w9, w9, w8
  433420:	mov	x21, x1
  433424:	cmp	w9, w11
  433428:	b.ls	433480 <ferror@plt+0x2f4a0>  // b.plast
  43342c:	mov	w10, #0x1                   	// #1
  433430:	mov	w8, w10
  433434:	cmp	w10, w9
  433438:	b.cs	433444 <ferror@plt+0x2f464>  // b.hs, b.nlast
  43343c:	lsl	w10, w8, #1
  433440:	cbnz	w8, 433430 <ferror@plt+0x2f450>
  433444:	cmp	w8, #0x0
  433448:	ldr	x0, [x19]
  43344c:	csel	w8, w9, w8, eq  // eq = none
  433450:	cmp	w8, #0x10
  433454:	mov	w9, #0x10                  	// #16
  433458:	csel	w22, w8, w9, hi  // hi = pmore
  43345c:	mov	x1, x22
  433460:	bl	414200 <ferror@plt+0x10220>
  433464:	str	x0, [x19]
  433468:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  43346c:	ldr	w8, [x8, #4]
  433470:	cbnz	w8, 4334f8 <ferror@plt+0x2f518>
  433474:	ldr	w8, [x19, #16]
  433478:	ldr	w10, [x19, #8]
  43347c:	str	w22, [x19, #12]
  433480:	ldr	x9, [x19]
  433484:	mul	w10, w10, w8
  433488:	mul	w2, w8, w20
  43348c:	mov	x1, x21
  433490:	add	x0, x9, x10
  433494:	bl	4034a0 <memcpy@plt>
  433498:	ldr	w8, [x19, #8]
  43349c:	ldrb	w9, [x19, #20]
  4334a0:	add	w8, w8, w20
  4334a4:	str	w8, [x19, #8]
  4334a8:	tbz	w9, #0, 4334c4 <ferror@plt+0x2f4e4>
  4334ac:	ldr	w2, [x19, #16]
  4334b0:	ldr	x9, [x19]
  4334b4:	mov	w1, wzr
  4334b8:	mul	w8, w2, w8
  4334bc:	add	x0, x9, x8
  4334c0:	bl	4038d0 <memset@plt>
  4334c4:	mov	x0, x19
  4334c8:	ldp	x20, x19, [sp, #32]
  4334cc:	ldp	x22, x21, [sp, #16]
  4334d0:	ldp	x29, x30, [sp], #48
  4334d4:	ret
  4334d8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4334dc:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4334e0:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4334e4:	add	x0, x0, #0x2f
  4334e8:	add	x1, x1, #0x3cd
  4334ec:	add	x2, x2, #0x359
  4334f0:	bl	415310 <ferror@plt+0x11330>
  4334f4:	b	4334c4 <ferror@plt+0x2f4e4>
  4334f8:	ldr	w8, [x19, #12]
  4334fc:	mov	w1, wzr
  433500:	add	x0, x0, x8
  433504:	sub	w2, w22, w8
  433508:	bl	4038d0 <memset@plt>
  43350c:	b	433474 <ferror@plt+0x2f494>
  433510:	stp	x29, x30, [sp, #-48]!
  433514:	stp	x20, x19, [sp, #32]
  433518:	mov	x19, x0
  43351c:	stp	x22, x21, [sp, #16]
  433520:	mov	x29, sp
  433524:	cbz	x0, 433610 <ferror@plt+0x2f630>
  433528:	ldp	w8, w11, [x19, #8]
  43352c:	ldrb	w10, [x19, #20]
  433530:	ldr	w9, [x19, #16]
  433534:	mov	w20, w2
  433538:	add	w12, w8, w2
  43353c:	and	w10, w10, #0x1
  433540:	add	w10, w12, w10
  433544:	mul	w10, w10, w9
  433548:	mov	x21, x1
  43354c:	cmp	w10, w11
  433550:	b.ls	4335a8 <ferror@plt+0x2f5c8>  // b.plast
  433554:	mov	w9, #0x1                   	// #1
  433558:	mov	w8, w9
  43355c:	cmp	w9, w10
  433560:	b.cs	43356c <ferror@plt+0x2f58c>  // b.hs, b.nlast
  433564:	lsl	w9, w8, #1
  433568:	cbnz	w8, 433558 <ferror@plt+0x2f578>
  43356c:	cmp	w8, #0x0
  433570:	ldr	x0, [x19]
  433574:	csel	w8, w10, w8, eq  // eq = none
  433578:	cmp	w8, #0x10
  43357c:	mov	w9, #0x10                  	// #16
  433580:	csel	w22, w8, w9, hi  // hi = pmore
  433584:	mov	x1, x22
  433588:	bl	414200 <ferror@plt+0x10220>
  43358c:	str	x0, [x19]
  433590:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  433594:	ldr	w8, [x8, #4]
  433598:	cbnz	w8, 433630 <ferror@plt+0x2f650>
  43359c:	ldr	w9, [x19, #16]
  4335a0:	ldr	w8, [x19, #8]
  4335a4:	str	w22, [x19, #12]
  4335a8:	ldr	x1, [x19]
  4335ac:	mul	w10, w9, w20
  4335b0:	mul	w2, w8, w9
  4335b4:	add	x0, x1, x10
  4335b8:	bl	4034c0 <memmove@plt>
  4335bc:	ldr	w8, [x19, #16]
  4335c0:	ldr	x0, [x19]
  4335c4:	mov	x1, x21
  4335c8:	mul	w2, w8, w20
  4335cc:	bl	4034a0 <memcpy@plt>
  4335d0:	ldr	w8, [x19, #8]
  4335d4:	ldrb	w9, [x19, #20]
  4335d8:	add	w8, w8, w20
  4335dc:	str	w8, [x19, #8]
  4335e0:	tbz	w9, #0, 4335fc <ferror@plt+0x2f61c>
  4335e4:	ldr	w2, [x19, #16]
  4335e8:	ldr	x9, [x19]
  4335ec:	mov	w1, wzr
  4335f0:	mul	w8, w2, w8
  4335f4:	add	x0, x9, x8
  4335f8:	bl	4038d0 <memset@plt>
  4335fc:	mov	x0, x19
  433600:	ldp	x20, x19, [sp, #32]
  433604:	ldp	x22, x21, [sp, #16]
  433608:	ldp	x29, x30, [sp], #48
  43360c:	ret
  433610:	adrp	x0, 445000 <ferror@plt+0x41020>
  433614:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433618:	adrp	x2, 47b000 <ferror@plt+0x77020>
  43361c:	add	x0, x0, #0x2f
  433620:	add	x1, x1, #0x409
  433624:	add	x2, x2, #0x359
  433628:	bl	415310 <ferror@plt+0x11330>
  43362c:	b	4335fc <ferror@plt+0x2f61c>
  433630:	ldr	w8, [x19, #12]
  433634:	mov	w1, wzr
  433638:	add	x0, x0, x8
  43363c:	sub	w2, w22, w8
  433640:	bl	4038d0 <memset@plt>
  433644:	b	43359c <ferror@plt+0x2f5bc>
  433648:	stp	x29, x30, [sp, #-64]!
  43364c:	stp	x20, x19, [sp, #48]
  433650:	mov	x19, x0
  433654:	str	x23, [sp, #16]
  433658:	stp	x22, x21, [sp, #32]
  43365c:	mov	x29, sp
  433660:	cbz	x0, 43376c <ferror@plt+0x2f78c>
  433664:	ldp	w9, w11, [x19, #8]
  433668:	ldrb	w10, [x19, #20]
  43366c:	ldr	w8, [x19, #16]
  433670:	mov	w20, w3
  433674:	add	w12, w9, w3
  433678:	and	w10, w10, #0x1
  43367c:	add	w10, w12, w10
  433680:	mul	w10, w10, w8
  433684:	mov	x21, x2
  433688:	mov	w22, w1
  43368c:	cmp	w10, w11
  433690:	b.ls	4336e8 <ferror@plt+0x2f708>  // b.plast
  433694:	mov	w9, #0x1                   	// #1
  433698:	mov	w8, w9
  43369c:	cmp	w9, w10
  4336a0:	b.cs	4336ac <ferror@plt+0x2f6cc>  // b.hs, b.nlast
  4336a4:	lsl	w9, w8, #1
  4336a8:	cbnz	w8, 433698 <ferror@plt+0x2f6b8>
  4336ac:	cmp	w8, #0x0
  4336b0:	ldr	x0, [x19]
  4336b4:	csel	w8, w10, w8, eq  // eq = none
  4336b8:	cmp	w8, #0x10
  4336bc:	mov	w9, #0x10                  	// #16
  4336c0:	csel	w23, w8, w9, hi  // hi = pmore
  4336c4:	mov	x1, x23
  4336c8:	bl	414200 <ferror@plt+0x10220>
  4336cc:	str	x0, [x19]
  4336d0:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  4336d4:	ldr	w8, [x8, #4]
  4336d8:	cbnz	w8, 43378c <ferror@plt+0x2f7ac>
  4336dc:	ldr	w8, [x19, #16]
  4336e0:	ldr	w9, [x19, #8]
  4336e4:	str	w23, [x19, #12]
  4336e8:	ldr	x10, [x19]
  4336ec:	add	w11, w20, w22
  4336f0:	mul	w12, w8, w22
  4336f4:	sub	w9, w9, w22
  4336f8:	mul	w11, w8, w11
  4336fc:	add	x0, x10, x11
  433700:	add	x1, x10, x12
  433704:	mul	w2, w9, w8
  433708:	bl	4034c0 <memmove@plt>
  43370c:	ldr	w8, [x19, #16]
  433710:	ldr	x9, [x19]
  433714:	mov	x1, x21
  433718:	mul	w10, w8, w22
  43371c:	add	x0, x9, x10
  433720:	mul	w2, w8, w20
  433724:	bl	4034a0 <memcpy@plt>
  433728:	ldr	w8, [x19, #8]
  43372c:	ldrb	w9, [x19, #20]
  433730:	add	w8, w8, w20
  433734:	str	w8, [x19, #8]
  433738:	tbz	w9, #0, 433754 <ferror@plt+0x2f774>
  43373c:	ldr	w2, [x19, #16]
  433740:	ldr	x9, [x19]
  433744:	mov	w1, wzr
  433748:	mul	w8, w2, w8
  43374c:	add	x0, x9, x8
  433750:	bl	4038d0 <memset@plt>
  433754:	mov	x0, x19
  433758:	ldp	x20, x19, [sp, #48]
  43375c:	ldp	x22, x21, [sp, #32]
  433760:	ldr	x23, [sp, #16]
  433764:	ldp	x29, x30, [sp], #64
  433768:	ret
  43376c:	adrp	x0, 445000 <ferror@plt+0x41020>
  433770:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433774:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433778:	add	x0, x0, #0x2f
  43377c:	add	x1, x1, #0x446
  433780:	add	x2, x2, #0x359
  433784:	bl	415310 <ferror@plt+0x11330>
  433788:	b	433754 <ferror@plt+0x2f774>
  43378c:	ldr	w8, [x19, #12]
  433790:	mov	w1, wzr
  433794:	add	x0, x0, x8
  433798:	sub	w2, w23, w8
  43379c:	bl	4038d0 <memset@plt>
  4337a0:	b	4336dc <ferror@plt+0x2f6fc>
  4337a4:	stp	x29, x30, [sp, #-48]!
  4337a8:	stp	x20, x19, [sp, #32]
  4337ac:	mov	x19, x0
  4337b0:	str	x21, [sp, #16]
  4337b4:	mov	x29, sp
  4337b8:	cbz	x0, 4338ac <ferror@plt+0x2f8cc>
  4337bc:	ldr	w8, [x19, #8]
  4337c0:	mov	w20, w1
  4337c4:	subs	w2, w8, w1
  4337c8:	b.cs	433864 <ferror@plt+0x2f884>  // b.hs, b.nlast
  4337cc:	ldrb	w9, [x19, #20]
  4337d0:	ldp	w10, w8, [x19, #12]
  4337d4:	and	w11, w9, #0x1
  4337d8:	add	w11, w11, w20
  4337dc:	mul	w8, w11, w8
  4337e0:	cmp	w8, w10
  4337e4:	b.ls	433838 <ferror@plt+0x2f858>  // b.plast
  4337e8:	mov	w10, #0x1                   	// #1
  4337ec:	mov	w9, w10
  4337f0:	cmp	w10, w8
  4337f4:	b.cs	433800 <ferror@plt+0x2f820>  // b.hs, b.nlast
  4337f8:	lsl	w10, w9, #1
  4337fc:	cbnz	w9, 4337ec <ferror@plt+0x2f80c>
  433800:	cmp	w9, #0x0
  433804:	ldr	x0, [x19]
  433808:	csel	w8, w8, w9, eq  // eq = none
  43380c:	cmp	w8, #0x10
  433810:	mov	w9, #0x10                  	// #16
  433814:	csel	w21, w8, w9, hi  // hi = pmore
  433818:	mov	x1, x21
  43381c:	bl	414200 <ferror@plt+0x10220>
  433820:	str	x0, [x19]
  433824:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  433828:	ldr	w8, [x8, #4]
  43382c:	cbnz	w8, 4338cc <ferror@plt+0x2f8ec>
  433830:	ldrb	w9, [x19, #20]
  433834:	str	w21, [x19, #12]
  433838:	tbz	w9, #1, 433874 <ferror@plt+0x2f894>
  43383c:	ldr	w8, [x19, #16]
  433840:	ldr	w9, [x19, #8]
  433844:	ldr	x10, [x19]
  433848:	mov	w1, wzr
  43384c:	mul	w11, w9, w8
  433850:	sub	w9, w20, w9
  433854:	add	x0, x10, x11
  433858:	mul	w2, w9, w8
  43385c:	bl	4038d0 <memset@plt>
  433860:	b	433874 <ferror@plt+0x2f894>
  433864:	b.ls	433874 <ferror@plt+0x2f894>  // b.plast
  433868:	mov	x0, x19
  43386c:	mov	w1, w20
  433870:	bl	4338e4 <ferror@plt+0x2f904>
  433874:	ldrb	w8, [x19, #20]
  433878:	str	w20, [x19, #8]
  43387c:	tbz	w8, #0, 433898 <ferror@plt+0x2f8b8>
  433880:	ldr	w2, [x19, #16]
  433884:	ldr	x8, [x19]
  433888:	mov	w1, wzr
  43388c:	mul	w9, w2, w20
  433890:	add	x0, x8, x9
  433894:	bl	4038d0 <memset@plt>
  433898:	mov	x0, x19
  43389c:	ldp	x20, x19, [sp, #32]
  4338a0:	ldr	x21, [sp, #16]
  4338a4:	ldp	x29, x30, [sp], #48
  4338a8:	ret
  4338ac:	adrp	x0, 445000 <ferror@plt+0x41020>
  4338b0:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4338b4:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4338b8:	add	x0, x0, #0x2f
  4338bc:	add	x1, x1, #0x489
  4338c0:	add	x2, x2, #0x359
  4338c4:	bl	415310 <ferror@plt+0x11330>
  4338c8:	b	433898 <ferror@plt+0x2f8b8>
  4338cc:	ldr	w8, [x19, #12]
  4338d0:	mov	w1, wzr
  4338d4:	add	x0, x0, x8
  4338d8:	sub	w2, w21, w8
  4338dc:	bl	4038d0 <memset@plt>
  4338e0:	b	433830 <ferror@plt+0x2f850>
  4338e4:	stp	x29, x30, [sp, #-64]!
  4338e8:	stp	x20, x19, [sp, #48]
  4338ec:	mov	x19, x0
  4338f0:	stp	x24, x23, [sp, #16]
  4338f4:	stp	x22, x21, [sp, #32]
  4338f8:	mov	x29, sp
  4338fc:	cbz	x0, 4339ec <ferror@plt+0x2fa0c>
  433900:	ldr	w8, [x19, #8]
  433904:	mov	w21, w1
  433908:	cmp	w8, w1
  43390c:	b.ls	433a0c <ferror@plt+0x2fa2c>  // b.plast
  433910:	add	w22, w2, w21
  433914:	mov	w20, w2
  433918:	cmp	w22, w8
  43391c:	b.hi	433a28 <ferror@plt+0x2fa48>  // b.pmore
  433920:	ldr	x9, [x19, #32]
  433924:	cbz	x9, 433974 <ferror@plt+0x2f994>
  433928:	cbz	w20, 433974 <ferror@plt+0x2f994>
  43392c:	ldr	w8, [x19, #16]
  433930:	ldr	x10, [x19]
  433934:	mul	w8, w8, w21
  433938:	add	x0, x10, x8
  43393c:	blr	x9
  433940:	subs	w23, w20, #0x1
  433944:	b.eq	433970 <ferror@plt+0x2f990>  // b.none
  433948:	add	w24, w21, #0x1
  43394c:	ldr	w8, [x19, #16]
  433950:	ldr	x9, [x19]
  433954:	ldr	x10, [x19, #32]
  433958:	mul	w8, w8, w24
  43395c:	add	x0, x9, x8
  433960:	blr	x10
  433964:	subs	w23, w23, #0x1
  433968:	add	w24, w24, #0x1
  43396c:	b.ne	43394c <ferror@plt+0x2f96c>  // b.any
  433970:	ldr	w8, [x19, #8]
  433974:	subs	w8, w8, w22
  433978:	b.eq	4339a0 <ferror@plt+0x2f9c0>  // b.none
  43397c:	ldr	w9, [x19, #16]
  433980:	ldr	x10, [x19]
  433984:	mul	w11, w9, w21
  433988:	mul	w12, w9, w22
  43398c:	add	x0, x10, x11
  433990:	add	x1, x10, x12
  433994:	mul	w2, w9, w8
  433998:	bl	4034c0 <memmove@plt>
  43399c:	ldr	w22, [x19, #8]
  4339a0:	sub	w8, w22, w20
  4339a4:	str	w8, [x19, #8]
  4339a8:	adrp	x9, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  4339ac:	ldr	w9, [x9, #4]
  4339b0:	cbnz	w9, 433a4c <ferror@plt+0x2fa6c>
  4339b4:	ldrb	w9, [x19, #20]
  4339b8:	tbz	w9, #0, 4339d4 <ferror@plt+0x2f9f4>
  4339bc:	ldr	w2, [x19, #16]
  4339c0:	ldr	x9, [x19]
  4339c4:	mul	w8, w2, w8
  4339c8:	add	x0, x9, x8
  4339cc:	mov	w1, wzr
  4339d0:	bl	4038d0 <memset@plt>
  4339d4:	mov	x0, x19
  4339d8:	ldp	x20, x19, [sp, #48]
  4339dc:	ldp	x22, x21, [sp, #32]
  4339e0:	ldp	x24, x23, [sp, #16]
  4339e4:	ldp	x29, x30, [sp], #64
  4339e8:	ret
  4339ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  4339f0:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4339f4:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4339f8:	add	x0, x0, #0x2f
  4339fc:	add	x1, x1, #0x528
  433a00:	add	x2, x2, #0x359
  433a04:	bl	415310 <ferror@plt+0x11330>
  433a08:	b	4339d4 <ferror@plt+0x2f9f4>
  433a0c:	adrp	x0, 445000 <ferror@plt+0x41020>
  433a10:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433a14:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433a18:	add	x0, x0, #0x2f
  433a1c:	add	x1, x1, #0x528
  433a20:	add	x2, x2, #0x4e1
  433a24:	b	433a40 <ferror@plt+0x2fa60>
  433a28:	adrp	x0, 445000 <ferror@plt+0x41020>
  433a2c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433a30:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433a34:	add	x0, x0, #0x2f
  433a38:	add	x1, x1, #0x528
  433a3c:	add	x2, x2, #0x55d
  433a40:	bl	415310 <ferror@plt+0x11330>
  433a44:	mov	x19, xzr
  433a48:	b	4339d4 <ferror@plt+0x2f9f4>
  433a4c:	ldr	w9, [x19, #16]
  433a50:	ldr	x10, [x19]
  433a54:	mul	w8, w9, w8
  433a58:	add	x0, x10, x8
  433a5c:	mul	w2, w9, w20
  433a60:	b	4339cc <ferror@plt+0x2f9ec>
  433a64:	stp	x29, x30, [sp, #-32]!
  433a68:	stp	x20, x19, [sp, #16]
  433a6c:	mov	x19, x0
  433a70:	mov	x29, sp
  433a74:	cbz	x0, 433b28 <ferror@plt+0x2fb48>
  433a78:	ldr	w8, [x19, #8]
  433a7c:	mov	w20, w1
  433a80:	cmp	w8, w1
  433a84:	b.ls	433b48 <ferror@plt+0x2fb68>  // b.plast
  433a88:	ldr	x9, [x19, #32]
  433a8c:	cbz	x9, 433aa8 <ferror@plt+0x2fac8>
  433a90:	ldr	w8, [x19, #16]
  433a94:	ldr	x10, [x19]
  433a98:	mul	w8, w8, w20
  433a9c:	add	x0, x10, x8
  433aa0:	blr	x9
  433aa4:	ldr	w8, [x19, #8]
  433aa8:	sub	w9, w8, #0x1
  433aac:	cmp	w9, w20
  433ab0:	b.eq	433ae8 <ferror@plt+0x2fb08>  // b.none
  433ab4:	ldr	w10, [x19, #16]
  433ab8:	ldr	x9, [x19]
  433abc:	add	w11, w20, #0x1
  433ac0:	mvn	w12, w20
  433ac4:	add	w8, w8, w12
  433ac8:	mul	w12, w10, w20
  433acc:	mul	w11, w10, w11
  433ad0:	add	x0, x9, x12
  433ad4:	add	x1, x9, x11
  433ad8:	mul	w2, w10, w8
  433adc:	bl	4034c0 <memmove@plt>
  433ae0:	ldr	w8, [x19, #8]
  433ae4:	sub	w9, w8, #0x1
  433ae8:	str	w9, [x19, #8]
  433aec:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  433af0:	ldr	w8, [x8, #4]
  433af4:	cbnz	w8, 433b00 <ferror@plt+0x2fb20>
  433af8:	ldrb	w8, [x19, #20]
  433afc:	tbz	w8, #0, 433b18 <ferror@plt+0x2fb38>
  433b00:	ldr	w2, [x19, #16]
  433b04:	ldr	x8, [x19]
  433b08:	mov	w1, wzr
  433b0c:	mul	w9, w2, w9
  433b10:	add	x0, x8, x9
  433b14:	bl	4038d0 <memset@plt>
  433b18:	mov	x0, x19
  433b1c:	ldp	x20, x19, [sp, #16]
  433b20:	ldp	x29, x30, [sp], #32
  433b24:	ret
  433b28:	adrp	x0, 445000 <ferror@plt+0x41020>
  433b2c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433b30:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433b34:	add	x0, x0, #0x2f
  433b38:	add	x1, x1, #0x4b3
  433b3c:	add	x2, x2, #0x359
  433b40:	bl	415310 <ferror@plt+0x11330>
  433b44:	b	433b18 <ferror@plt+0x2fb38>
  433b48:	adrp	x0, 445000 <ferror@plt+0x41020>
  433b4c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433b50:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433b54:	add	x0, x0, #0x2f
  433b58:	add	x1, x1, #0x4b3
  433b5c:	add	x2, x2, #0x4e1
  433b60:	bl	415310 <ferror@plt+0x11330>
  433b64:	mov	x19, xzr
  433b68:	b	433b18 <ferror@plt+0x2fb38>
  433b6c:	stp	x29, x30, [sp, #-32]!
  433b70:	stp	x20, x19, [sp, #16]
  433b74:	mov	x19, x0
  433b78:	mov	x29, sp
  433b7c:	cbz	x0, 433c20 <ferror@plt+0x2fc40>
  433b80:	ldr	w8, [x19, #8]
  433b84:	mov	w20, w1
  433b88:	cmp	w8, w1
  433b8c:	b.ls	433c40 <ferror@plt+0x2fc60>  // b.plast
  433b90:	ldr	x9, [x19, #32]
  433b94:	cbz	x9, 433bb0 <ferror@plt+0x2fbd0>
  433b98:	ldr	w8, [x19, #16]
  433b9c:	ldr	x10, [x19]
  433ba0:	mul	w8, w8, w20
  433ba4:	add	x0, x10, x8
  433ba8:	blr	x9
  433bac:	ldr	w8, [x19, #8]
  433bb0:	sub	w8, w8, #0x1
  433bb4:	cmp	w8, w20
  433bb8:	b.eq	433be0 <ferror@plt+0x2fc00>  // b.none
  433bbc:	ldr	w2, [x19, #16]
  433bc0:	ldr	x9, [x19]
  433bc4:	mul	w10, w2, w20
  433bc8:	mul	w8, w2, w8
  433bcc:	add	x0, x9, x10
  433bd0:	add	x1, x9, x8
  433bd4:	bl	4034a0 <memcpy@plt>
  433bd8:	ldr	w8, [x19, #8]
  433bdc:	sub	w8, w8, #0x1
  433be0:	str	w8, [x19, #8]
  433be4:	adrp	x9, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  433be8:	ldr	w9, [x9, #4]
  433bec:	cbnz	w9, 433bf8 <ferror@plt+0x2fc18>
  433bf0:	ldrb	w9, [x19, #20]
  433bf4:	tbz	w9, #0, 433c10 <ferror@plt+0x2fc30>
  433bf8:	ldr	w2, [x19, #16]
  433bfc:	ldr	x9, [x19]
  433c00:	mov	w1, wzr
  433c04:	mul	w8, w2, w8
  433c08:	add	x0, x9, x8
  433c0c:	bl	4038d0 <memset@plt>
  433c10:	mov	x0, x19
  433c14:	ldp	x20, x19, [sp, #16]
  433c18:	ldp	x29, x30, [sp], #32
  433c1c:	ret
  433c20:	adrp	x0, 445000 <ferror@plt+0x41020>
  433c24:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433c28:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433c2c:	add	x0, x0, #0x2f
  433c30:	add	x1, x1, #0x4f5
  433c34:	add	x2, x2, #0x359
  433c38:	bl	415310 <ferror@plt+0x11330>
  433c3c:	b	433c10 <ferror@plt+0x2fc30>
  433c40:	adrp	x0, 445000 <ferror@plt+0x41020>
  433c44:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433c48:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433c4c:	add	x0, x0, #0x2f
  433c50:	add	x1, x1, #0x4f5
  433c54:	add	x2, x2, #0x4e1
  433c58:	bl	415310 <ferror@plt+0x11330>
  433c5c:	mov	x19, xzr
  433c60:	b	433c10 <ferror@plt+0x2fc30>
  433c64:	cbz	x0, 433c84 <ferror@plt+0x2fca4>
  433c68:	ldr	x8, [x0]
  433c6c:	mov	x3, x1
  433c70:	ldr	w1, [x0, #8]
  433c74:	ldr	w2, [x0, #16]
  433c78:	mov	x0, x8
  433c7c:	mov	x4, xzr
  433c80:	b	43af24 <ferror@plt+0x36f44>
  433c84:	adrp	x0, 445000 <ferror@plt+0x41020>
  433c88:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433c8c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  433c90:	add	x0, x0, #0x2f
  433c94:	add	x1, x1, #0x57b
  433c98:	add	x2, x2, #0x4e3
  433c9c:	b	415310 <ferror@plt+0x11330>
  433ca0:	cbz	x0, 433cc0 <ferror@plt+0x2fce0>
  433ca4:	ldr	x8, [x0]
  433ca8:	mov	x4, x2
  433cac:	mov	x3, x1
  433cb0:	ldr	w1, [x0, #8]
  433cb4:	ldr	w2, [x0, #16]
  433cb8:	mov	x0, x8
  433cbc:	b	43af24 <ferror@plt+0x36f44>
  433cc0:	adrp	x0, 445000 <ferror@plt+0x41020>
  433cc4:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433cc8:	adrp	x2, 443000 <ferror@plt+0x3f020>
  433ccc:	add	x0, x0, #0x2f
  433cd0:	add	x1, x1, #0x5a5
  433cd4:	add	x2, x2, #0x4e3
  433cd8:	b	415310 <ferror@plt+0x11330>
  433cdc:	stp	x29, x30, [sp, #-16]!
  433ce0:	mov	w0, #0x20                  	// #32
  433ce4:	mov	x29, sp
  433ce8:	bl	41d4f8 <ferror@plt+0x19518>
  433cec:	mov	w8, #0x1                   	// #1
  433cf0:	stp	xzr, xzr, [x0]
  433cf4:	str	w8, [x0, #16]
  433cf8:	str	xzr, [x0, #24]
  433cfc:	ldp	x29, x30, [sp], #16
  433d00:	ret
  433d04:	stp	x29, x30, [sp, #-32]!
  433d08:	stp	x20, x19, [sp, #16]
  433d0c:	mov	w20, w0
  433d10:	mov	w0, #0x20                  	// #32
  433d14:	mov	x29, sp
  433d18:	bl	41d4f8 <ferror@plt+0x19518>
  433d1c:	mov	x19, x0
  433d20:	mov	w8, #0x1                   	// #1
  433d24:	stp	xzr, xzr, [x0]
  433d28:	str	w8, [x0, #16]
  433d2c:	str	xzr, [x0, #24]
  433d30:	cbz	w20, 433d84 <ferror@plt+0x2fda4>
  433d34:	mov	w9, #0x1                   	// #1
  433d38:	mov	w8, w9
  433d3c:	cmp	w9, w20
  433d40:	b.cs	433d4c <ferror@plt+0x2fd6c>  // b.hs, b.nlast
  433d44:	lsl	w9, w8, #1
  433d48:	cbnz	w8, 433d38 <ferror@plt+0x2fd58>
  433d4c:	cmp	w8, #0x0
  433d50:	csel	w8, w20, w8, eq  // eq = none
  433d54:	mov	w9, #0x10                  	// #16
  433d58:	cmp	w8, #0x10
  433d5c:	csel	w8, w8, w9, hi  // hi = pmore
  433d60:	lsl	x20, x8, #3
  433d64:	mov	x0, xzr
  433d68:	mov	x1, x20
  433d6c:	str	w8, [x19, #12]
  433d70:	bl	414200 <ferror@plt+0x10220>
  433d74:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  433d78:	ldr	w8, [x8, #4]
  433d7c:	str	x0, [x19]
  433d80:	cbnz	w8, 433d94 <ferror@plt+0x2fdb4>
  433d84:	mov	x0, x19
  433d88:	ldp	x20, x19, [sp, #16]
  433d8c:	ldp	x29, x30, [sp], #32
  433d90:	ret
  433d94:	str	xzr, [x0], #8
  433d98:	sub	x2, x20, #0x8
  433d9c:	mov	w1, wzr
  433da0:	bl	4038d0 <memset@plt>
  433da4:	b	433d84 <ferror@plt+0x2fda4>
  433da8:	stp	x29, x30, [sp, #-32]!
  433dac:	stp	x20, x19, [sp, #16]
  433db0:	mov	x20, x0
  433db4:	mov	w0, #0x20                  	// #32
  433db8:	mov	x29, sp
  433dbc:	bl	41d4f8 <ferror@plt+0x19518>
  433dc0:	mov	x19, x0
  433dc4:	mov	w8, #0x1                   	// #1
  433dc8:	stp	xzr, xzr, [x0]
  433dcc:	str	w8, [x0, #16]
  433dd0:	str	xzr, [x0, #24]
  433dd4:	cbz	x0, 433dec <ferror@plt+0x2fe0c>
  433dd8:	str	x20, [x19, #24]
  433ddc:	mov	x0, x19
  433de0:	ldp	x20, x19, [sp, #16]
  433de4:	ldp	x29, x30, [sp], #32
  433de8:	ret
  433dec:	adrp	x0, 445000 <ferror@plt+0x41020>
  433df0:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433df4:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433df8:	add	x0, x0, #0x2f
  433dfc:	add	x1, x1, #0x5e7
  433e00:	add	x2, x2, #0x359
  433e04:	bl	415310 <ferror@plt+0x11330>
  433e08:	b	433ddc <ferror@plt+0x2fdfc>
  433e0c:	cbz	x0, 433e18 <ferror@plt+0x2fe38>
  433e10:	str	x1, [x0, #24]
  433e14:	ret
  433e18:	adrp	x0, 445000 <ferror@plt+0x41020>
  433e1c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433e20:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433e24:	add	x0, x0, #0x2f
  433e28:	add	x1, x1, #0x5e7
  433e2c:	add	x2, x2, #0x359
  433e30:	b	415310 <ferror@plt+0x11330>
  433e34:	stp	x29, x30, [sp, #-48]!
  433e38:	str	x21, [sp, #16]
  433e3c:	mov	w21, w0
  433e40:	mov	w0, #0x20                  	// #32
  433e44:	stp	x20, x19, [sp, #32]
  433e48:	mov	x29, sp
  433e4c:	mov	x20, x1
  433e50:	bl	41d4f8 <ferror@plt+0x19518>
  433e54:	mov	x19, x0
  433e58:	mov	w8, #0x1                   	// #1
  433e5c:	stp	xzr, xzr, [x0]
  433e60:	str	w8, [x0, #16]
  433e64:	str	xzr, [x0, #24]
  433e68:	cbz	w21, 433ed0 <ferror@plt+0x2fef0>
  433e6c:	mov	w9, #0x1                   	// #1
  433e70:	mov	w8, w9
  433e74:	cmp	w9, w21
  433e78:	b.cs	433e84 <ferror@plt+0x2fea4>  // b.hs, b.nlast
  433e7c:	lsl	w9, w8, #1
  433e80:	cbnz	w8, 433e70 <ferror@plt+0x2fe90>
  433e84:	cmp	w8, #0x0
  433e88:	csel	w8, w21, w8, eq  // eq = none
  433e8c:	mov	w9, #0x10                  	// #16
  433e90:	cmp	w8, #0x10
  433e94:	csel	w8, w8, w9, hi  // hi = pmore
  433e98:	lsl	x21, x8, #3
  433e9c:	mov	x0, xzr
  433ea0:	mov	x1, x21
  433ea4:	str	w8, [x19, #12]
  433ea8:	bl	414200 <ferror@plt+0x10220>
  433eac:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  433eb0:	ldr	w8, [x8, #4]
  433eb4:	str	x0, [x19]
  433eb8:	cbz	w8, 433ed4 <ferror@plt+0x2fef4>
  433ebc:	str	xzr, [x0], #8
  433ec0:	sub	x2, x21, #0x8
  433ec4:	mov	w1, wzr
  433ec8:	bl	4038d0 <memset@plt>
  433ecc:	b	433ed4 <ferror@plt+0x2fef4>
  433ed0:	cbz	x19, 433eec <ferror@plt+0x2ff0c>
  433ed4:	str	x20, [x19, #24]
  433ed8:	mov	x0, x19
  433edc:	ldp	x20, x19, [sp, #32]
  433ee0:	ldr	x21, [sp, #16]
  433ee4:	ldp	x29, x30, [sp], #48
  433ee8:	ret
  433eec:	adrp	x0, 445000 <ferror@plt+0x41020>
  433ef0:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433ef4:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433ef8:	add	x0, x0, #0x2f
  433efc:	add	x1, x1, #0x5e7
  433f00:	add	x2, x2, #0x359
  433f04:	bl	415310 <ferror@plt+0x11330>
  433f08:	b	433ed8 <ferror@plt+0x2fef8>
  433f0c:	stp	x29, x30, [sp, #-32]!
  433f10:	str	x19, [sp, #16]
  433f14:	mov	x19, x0
  433f18:	mov	x29, sp
  433f1c:	cbz	x0, 433f44 <ferror@plt+0x2ff64>
  433f20:	add	x8, x19, #0x10
  433f24:	ldaxr	w9, [x8]
  433f28:	add	w9, w9, #0x1
  433f2c:	stlxr	w10, w9, [x8]
  433f30:	cbnz	w10, 433f24 <ferror@plt+0x2ff44>
  433f34:	mov	x0, x19
  433f38:	ldr	x19, [sp, #16]
  433f3c:	ldp	x29, x30, [sp], #32
  433f40:	ret
  433f44:	adrp	x0, 445000 <ferror@plt+0x41020>
  433f48:	adrp	x1, 47b000 <ferror@plt+0x77020>
  433f4c:	adrp	x2, 47b000 <ferror@plt+0x77020>
  433f50:	add	x0, x0, #0x2f
  433f54:	add	x1, x1, #0x623
  433f58:	add	x2, x2, #0x359
  433f5c:	bl	415310 <ferror@plt+0x11330>
  433f60:	b	433f34 <ferror@plt+0x2ff54>
  433f64:	stp	x29, x30, [sp, #-48]!
  433f68:	str	x21, [sp, #16]
  433f6c:	stp	x20, x19, [sp, #32]
  433f70:	mov	x29, sp
  433f74:	cbz	x0, 433ff8 <ferror@plt+0x30018>
  433f78:	mov	x19, x0
  433f7c:	add	x8, x0, #0x10
  433f80:	ldaxr	w9, [x8]
  433f84:	subs	w9, w9, #0x1
  433f88:	stlxr	w10, w9, [x8]
  433f8c:	cbnz	w10, 433f80 <ferror@plt+0x2ffa0>
  433f90:	b.ne	433fe8 <ferror@plt+0x30008>  // b.any
  433f94:	ldr	x20, [x19, #24]
  433f98:	cbz	x20, 433fc8 <ferror@plt+0x2ffe8>
  433f9c:	ldr	w8, [x19, #8]
  433fa0:	cbz	w8, 433fc8 <ferror@plt+0x2ffe8>
  433fa4:	mov	x21, xzr
  433fa8:	ldr	x8, [x19]
  433fac:	mov	x1, xzr
  433fb0:	ldr	x0, [x8, x21, lsl #3]
  433fb4:	blr	x20
  433fb8:	ldr	w8, [x19, #8]
  433fbc:	add	x21, x21, #0x1
  433fc0:	cmp	x21, x8
  433fc4:	b.cc	433fa8 <ferror@plt+0x2ffc8>  // b.lo, b.ul, b.last
  433fc8:	ldr	x0, [x19]
  433fcc:	bl	414260 <ferror@plt+0x10280>
  433fd0:	mov	x1, x19
  433fd4:	ldp	x20, x19, [sp, #32]
  433fd8:	ldr	x21, [sp, #16]
  433fdc:	mov	w0, #0x20                  	// #32
  433fe0:	ldp	x29, x30, [sp], #48
  433fe4:	b	41dec0 <ferror@plt+0x19ee0>
  433fe8:	ldp	x20, x19, [sp, #32]
  433fec:	ldr	x21, [sp, #16]
  433ff0:	ldp	x29, x30, [sp], #48
  433ff4:	ret
  433ff8:	ldp	x20, x19, [sp, #32]
  433ffc:	ldr	x21, [sp, #16]
  434000:	adrp	x0, 445000 <ferror@plt+0x41020>
  434004:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434008:	adrp	x2, 47b000 <ferror@plt+0x77020>
  43400c:	add	x0, x0, #0x2f
  434010:	add	x1, x1, #0x64b
  434014:	add	x2, x2, #0x359
  434018:	ldp	x29, x30, [sp], #48
  43401c:	b	415310 <ferror@plt+0x11330>
  434020:	stp	x29, x30, [sp, #-48]!
  434024:	stp	x22, x21, [sp, #16]
  434028:	stp	x20, x19, [sp, #32]
  43402c:	mov	x29, sp
  434030:	cbz	x0, 4340d4 <ferror@plt+0x300f4>
  434034:	cmp	w1, #0x0
  434038:	mov	x19, x0
  43403c:	cset	w8, ne  // ne = any
  434040:	add	x9, x0, #0x10
  434044:	ldaxr	w10, [x9]
  434048:	subs	w10, w10, #0x1
  43404c:	stlxr	w11, w10, [x9]
  434050:	cbnz	w11, 434044 <ferror@plt+0x30064>
  434054:	orr	w9, w8, #0x2
  434058:	csel	w21, w8, w9, eq  // eq = none
  43405c:	tbnz	w21, #0, 434070 <ferror@plt+0x30090>
  434060:	ldr	x20, [x19]
  434064:	tbz	w21, #1, 4340b4 <ferror@plt+0x300d4>
  434068:	stp	xzr, xzr, [x19]
  43406c:	b	4340c0 <ferror@plt+0x300e0>
  434070:	ldr	x20, [x19, #24]
  434074:	cbz	x20, 4340a4 <ferror@plt+0x300c4>
  434078:	ldr	w8, [x19, #8]
  43407c:	cbz	w8, 4340a4 <ferror@plt+0x300c4>
  434080:	mov	x22, xzr
  434084:	ldr	x8, [x19]
  434088:	mov	x1, xzr
  43408c:	ldr	x0, [x8, x22, lsl #3]
  434090:	blr	x20
  434094:	ldr	w8, [x19, #8]
  434098:	add	x22, x22, #0x1
  43409c:	cmp	x22, x8
  4340a0:	b.cc	434084 <ferror@plt+0x300a4>  // b.lo, b.ul, b.last
  4340a4:	ldr	x0, [x19]
  4340a8:	bl	414260 <ferror@plt+0x10280>
  4340ac:	mov	x20, xzr
  4340b0:	tbnz	w21, #1, 434068 <ferror@plt+0x30088>
  4340b4:	mov	w0, #0x20                  	// #32
  4340b8:	mov	x1, x19
  4340bc:	bl	41dec0 <ferror@plt+0x19ee0>
  4340c0:	mov	x0, x20
  4340c4:	ldp	x20, x19, [sp, #32]
  4340c8:	ldp	x22, x21, [sp, #16]
  4340cc:	ldp	x29, x30, [sp], #48
  4340d0:	ret
  4340d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4340d8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4340dc:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4340e0:	add	x0, x0, #0x2f
  4340e4:	add	x1, x1, #0x66f
  4340e8:	add	x2, x2, #0x359
  4340ec:	bl	415310 <ferror@plt+0x11330>
  4340f0:	mov	x20, xzr
  4340f4:	b	4340c0 <ferror@plt+0x300e0>
  4340f8:	cbz	x0, 4341c4 <ferror@plt+0x301e4>
  4340fc:	stp	x29, x30, [sp, #-48]!
  434100:	stp	x20, x19, [sp, #32]
  434104:	ldr	w8, [x0, #8]
  434108:	mov	w19, w1
  43410c:	mov	x20, x0
  434110:	str	x21, [sp, #16]
  434114:	subs	w2, w8, w1
  434118:	mov	x29, sp
  43411c:	b.cs	4341a0 <ferror@plt+0x301c0>  // b.hs, b.nlast
  434120:	ldr	w21, [x20, #12]
  434124:	cmp	w21, w19
  434128:	b.cs	434178 <ferror@plt+0x30198>  // b.hs, b.nlast
  43412c:	mov	w9, #0x1                   	// #1
  434130:	mov	w8, w9
  434134:	cmp	w9, w19
  434138:	b.cs	434144 <ferror@plt+0x30164>  // b.hs, b.nlast
  43413c:	lsl	w9, w8, #1
  434140:	cbnz	w8, 434130 <ferror@plt+0x30150>
  434144:	cmp	w8, #0x0
  434148:	ldr	x0, [x20]
  43414c:	csel	w8, w19, w8, eq  // eq = none
  434150:	mov	w9, #0x10                  	// #16
  434154:	cmp	w8, #0x10
  434158:	csel	w8, w8, w9, hi  // hi = pmore
  43415c:	lsl	x1, x8, #3
  434160:	str	w8, [x20, #12]
  434164:	bl	414200 <ferror@plt+0x10220>
  434168:	str	x0, [x20]
  43416c:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  434170:	ldr	w8, [x8, #4]
  434174:	cbnz	w8, 4341e0 <ferror@plt+0x30200>
  434178:	ldrsw	x8, [x20, #8]
  43417c:	cmp	w8, w19
  434180:	b.ge	4341b0 <ferror@plt+0x301d0>  // b.tcont
  434184:	sxtw	x9, w19
  434188:	ldr	x10, [x20]
  43418c:	str	xzr, [x10, x8, lsl #3]
  434190:	add	x8, x8, #0x1
  434194:	cmp	x9, x8
  434198:	b.ne	434188 <ferror@plt+0x301a8>  // b.any
  43419c:	b	4341b0 <ferror@plt+0x301d0>
  4341a0:	b.ls	4341b0 <ferror@plt+0x301d0>  // b.plast
  4341a4:	mov	x0, x20
  4341a8:	mov	w1, w19
  4341ac:	bl	434214 <ferror@plt+0x30234>
  4341b0:	str	w19, [x20, #8]
  4341b4:	ldp	x20, x19, [sp, #32]
  4341b8:	ldr	x21, [sp, #16]
  4341bc:	ldp	x29, x30, [sp], #48
  4341c0:	ret
  4341c4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4341c8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4341cc:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4341d0:	add	x0, x0, #0x2f
  4341d4:	add	x1, x1, #0x6a1
  4341d8:	add	x2, x2, #0x359
  4341dc:	b	415310 <ferror@plt+0x11330>
  4341e0:	ldr	w8, [x20, #12]
  4341e4:	cmp	w21, w8
  4341e8:	b.cs	434178 <ferror@plt+0x30198>  // b.hs, b.nlast
  4341ec:	add	x9, x21, #0x1
  4341f0:	cmp	x9, x8
  4341f4:	str	xzr, [x0, x21, lsl #3]
  4341f8:	b.cs	434178 <ferror@plt+0x30198>  // b.hs, b.nlast
  4341fc:	ldr	x10, [x20]
  434200:	str	xzr, [x10, x9, lsl #3]
  434204:	add	x9, x9, #0x1
  434208:	cmp	x8, x9
  43420c:	b.ne	4341fc <ferror@plt+0x3021c>  // b.any
  434210:	b	434178 <ferror@plt+0x30198>
  434214:	stp	x29, x30, [sp, #-64]!
  434218:	stp	x24, x23, [sp, #16]
  43421c:	stp	x22, x21, [sp, #32]
  434220:	stp	x20, x19, [sp, #48]
  434224:	mov	x29, sp
  434228:	cbz	x0, 4342f4 <ferror@plt+0x30314>
  43422c:	ldr	w8, [x0, #8]
  434230:	mov	w21, w1
  434234:	mov	x19, x0
  434238:	cmp	w8, w1
  43423c:	b.ls	434310 <ferror@plt+0x30330>  // b.plast
  434240:	add	w22, w2, w21
  434244:	mov	w20, w2
  434248:	cmp	w22, w8
  43424c:	b.hi	43432c <ferror@plt+0x3034c>  // b.pmore
  434250:	ldr	x9, [x19, #24]
  434254:	cbz	x9, 4342a8 <ferror@plt+0x302c8>
  434258:	cmp	w22, w21
  43425c:	b.ls	4342a8 <ferror@plt+0x302c8>  // b.plast
  434260:	ldr	x8, [x19]
  434264:	ldr	x0, [x8, w21, uxtw #3]
  434268:	blr	x9
  43426c:	add	w8, w21, #0x1
  434270:	cmp	w22, w8
  434274:	b.eq	4342a4 <ferror@plt+0x302c4>  // b.none
  434278:	mov	w8, w21
  43427c:	lsl	x8, x8, #3
  434280:	sub	w23, w20, #0x1
  434284:	add	x24, x8, #0x8
  434288:	ldr	x8, [x19]
  43428c:	ldr	x9, [x19, #24]
  434290:	ldr	x0, [x8, x24]
  434294:	blr	x9
  434298:	subs	w23, w23, #0x1
  43429c:	add	x24, x24, #0x8
  4342a0:	b.ne	434288 <ferror@plt+0x302a8>  // b.any
  4342a4:	ldr	w8, [x19, #8]
  4342a8:	subs	w8, w8, w22
  4342ac:	b.eq	4342c8 <ferror@plt+0x302e8>  // b.none
  4342b0:	ldr	x9, [x19]
  4342b4:	lsl	x2, x8, #3
  4342b8:	add	x0, x9, w21, uxtw #3
  4342bc:	add	x1, x9, w22, uxtw #3
  4342c0:	bl	4034c0 <memmove@plt>
  4342c4:	ldr	w22, [x19, #8]
  4342c8:	sub	w8, w22, w20
  4342cc:	str	w8, [x19, #8]
  4342d0:	adrp	x9, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  4342d4:	ldr	w9, [x9, #4]
  4342d8:	cbz	w9, 4342e0 <ferror@plt+0x30300>
  4342dc:	cbnz	w20, 434358 <ferror@plt+0x30378>
  4342e0:	ldp	x20, x19, [sp, #48]
  4342e4:	ldp	x22, x21, [sp, #32]
  4342e8:	ldp	x24, x23, [sp, #16]
  4342ec:	ldp	x29, x30, [sp], #64
  4342f0:	ret
  4342f4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4342f8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4342fc:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434300:	add	x0, x0, #0x2f
  434304:	add	x1, x1, #0x73f
  434308:	add	x2, x2, #0x359
  43430c:	b	434344 <ferror@plt+0x30364>
  434310:	adrp	x0, 445000 <ferror@plt+0x41020>
  434314:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434318:	adrp	x2, 47b000 <ferror@plt+0x77020>
  43431c:	add	x0, x0, #0x2f
  434320:	add	x1, x1, #0x73f
  434324:	add	x2, x2, #0x4e1
  434328:	b	434344 <ferror@plt+0x30364>
  43432c:	adrp	x0, 445000 <ferror@plt+0x41020>
  434330:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434334:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434338:	add	x0, x0, #0x2f
  43433c:	add	x1, x1, #0x73f
  434340:	add	x2, x2, #0x55d
  434344:	ldp	x20, x19, [sp, #48]
  434348:	ldp	x22, x21, [sp, #32]
  43434c:	ldp	x24, x23, [sp, #16]
  434350:	ldp	x29, x30, [sp], #64
  434354:	b	415310 <ferror@plt+0x11330>
  434358:	mov	w9, w20
  43435c:	ldr	x10, [x19]
  434360:	subs	x9, x9, #0x1
  434364:	str	xzr, [x10, w8, uxtw #3]
  434368:	add	w8, w8, #0x1
  43436c:	b.ne	43435c <ferror@plt+0x3037c>  // b.any
  434370:	b	4342e0 <ferror@plt+0x30300>
  434374:	stp	x29, x30, [sp, #-48]!
  434378:	str	x21, [sp, #16]
  43437c:	stp	x20, x19, [sp, #32]
  434380:	mov	x29, sp
  434384:	cbz	x0, 434410 <ferror@plt+0x30430>
  434388:	ldr	w8, [x0, #8]
  43438c:	mov	w21, w1
  434390:	mov	x20, x0
  434394:	cmp	w8, w1
  434398:	b.ls	43442c <ferror@plt+0x3044c>  // b.plast
  43439c:	ldr	x10, [x20]
  4343a0:	ldr	x9, [x20, #24]
  4343a4:	ldr	x19, [x10, w21, uxtw #3]
  4343a8:	cbz	x9, 4343b8 <ferror@plt+0x303d8>
  4343ac:	mov	x0, x19
  4343b0:	blr	x9
  4343b4:	ldr	w8, [x20, #8]
  4343b8:	sub	w9, w8, #0x1
  4343bc:	cmp	w9, w21
  4343c0:	b.eq	4343ec <ferror@plt+0x3040c>  // b.none
  4343c4:	ldr	x9, [x20]
  4343c8:	mov	w10, w21
  4343cc:	mvn	w11, w21
  4343d0:	add	w8, w8, w11
  4343d4:	add	x0, x9, x10, lsl #3
  4343d8:	add	x1, x0, #0x8
  4343dc:	lsl	x2, x8, #3
  4343e0:	bl	4034c0 <memmove@plt>
  4343e4:	ldr	w8, [x20, #8]
  4343e8:	sub	w9, w8, #0x1
  4343ec:	str	w9, [x20, #8]
  4343f0:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  4343f4:	ldr	w8, [x8, #4]
  4343f8:	cbnz	w8, 434450 <ferror@plt+0x30470>
  4343fc:	mov	x0, x19
  434400:	ldp	x20, x19, [sp, #32]
  434404:	ldr	x21, [sp, #16]
  434408:	ldp	x29, x30, [sp], #48
  43440c:	ret
  434410:	adrp	x0, 445000 <ferror@plt+0x41020>
  434414:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434418:	adrp	x2, 47b000 <ferror@plt+0x77020>
  43441c:	add	x0, x0, #0x2f
  434420:	add	x1, x1, #0x6ce
  434424:	add	x2, x2, #0x359
  434428:	b	434444 <ferror@plt+0x30464>
  43442c:	adrp	x0, 445000 <ferror@plt+0x41020>
  434430:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434434:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434438:	add	x0, x0, #0x2f
  43443c:	add	x1, x1, #0x6ce
  434440:	add	x2, x2, #0x4e1
  434444:	bl	415310 <ferror@plt+0x11330>
  434448:	mov	x19, xzr
  43444c:	b	4343fc <ferror@plt+0x3041c>
  434450:	ldr	x8, [x20]
  434454:	str	xzr, [x8, w9, uxtw #3]
  434458:	b	4343fc <ferror@plt+0x3041c>
  43445c:	stp	x29, x30, [sp, #-48]!
  434460:	str	x21, [sp, #16]
  434464:	stp	x20, x19, [sp, #32]
  434468:	mov	x29, sp
  43446c:	cbz	x0, 4344e0 <ferror@plt+0x30500>
  434470:	ldr	w8, [x0, #8]
  434474:	mov	w21, w1
  434478:	mov	x20, x0
  43447c:	cmp	w8, w1
  434480:	b.ls	4344fc <ferror@plt+0x3051c>  // b.plast
  434484:	ldr	x10, [x20]
  434488:	ldr	x9, [x20, #24]
  43448c:	ldr	x19, [x10, w21, uxtw #3]
  434490:	cbz	x9, 4344a0 <ferror@plt+0x304c0>
  434494:	mov	x0, x19
  434498:	blr	x9
  43449c:	ldr	w8, [x20, #8]
  4344a0:	sub	w8, w8, #0x1
  4344a4:	cmp	w8, w21
  4344a8:	b.eq	4344bc <ferror@plt+0x304dc>  // b.none
  4344ac:	ldr	x9, [x20]
  4344b0:	mov	w11, w21
  4344b4:	ldr	x10, [x9, w8, uxtw #3]
  4344b8:	str	x10, [x9, x11, lsl #3]
  4344bc:	str	w8, [x20, #8]
  4344c0:	adrp	x9, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  4344c4:	ldr	w9, [x9, #4]
  4344c8:	cbnz	w9, 434520 <ferror@plt+0x30540>
  4344cc:	mov	x0, x19
  4344d0:	ldp	x20, x19, [sp, #32]
  4344d4:	ldr	x21, [sp, #16]
  4344d8:	ldp	x29, x30, [sp], #48
  4344dc:	ret
  4344e0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4344e4:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4344e8:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4344ec:	add	x0, x0, #0x2f
  4344f0:	add	x1, x1, #0x704
  4344f4:	add	x2, x2, #0x359
  4344f8:	b	434514 <ferror@plt+0x30534>
  4344fc:	adrp	x0, 445000 <ferror@plt+0x41020>
  434500:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434504:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434508:	add	x0, x0, #0x2f
  43450c:	add	x1, x1, #0x704
  434510:	add	x2, x2, #0x4e1
  434514:	bl	415310 <ferror@plt+0x11330>
  434518:	mov	x19, xzr
  43451c:	b	4344cc <ferror@plt+0x304ec>
  434520:	ldr	x9, [x20]
  434524:	str	xzr, [x9, w8, uxtw #3]
  434528:	b	4344cc <ferror@plt+0x304ec>
  43452c:	stp	x29, x30, [sp, #-32]!
  434530:	stp	x20, x19, [sp, #16]
  434534:	mov	x29, sp
  434538:	cbz	x0, 4345d4 <ferror@plt+0x305f4>
  43453c:	ldr	w8, [x0, #8]
  434540:	mov	x19, x0
  434544:	cbz	w8, 434568 <ferror@plt+0x30588>
  434548:	ldr	x9, [x19]
  43454c:	mov	x20, xzr
  434550:	ldr	x10, [x9, x20, lsl #3]
  434554:	cmp	x10, x1
  434558:	b.eq	434570 <ferror@plt+0x30590>  // b.none
  43455c:	add	x20, x20, #0x1
  434560:	cmp	x20, x8
  434564:	b.cc	434550 <ferror@plt+0x30570>  // b.lo, b.ul, b.last
  434568:	mov	w0, wzr
  43456c:	b	4345c8 <ferror@plt+0x305e8>
  434570:	ldr	x9, [x19, #24]
  434574:	cbz	x9, 434584 <ferror@plt+0x305a4>
  434578:	mov	x0, x1
  43457c:	blr	x9
  434580:	ldr	w8, [x19, #8]
  434584:	sub	w9, w8, #0x1
  434588:	cmp	w9, w20
  43458c:	b.eq	4345b4 <ferror@plt+0x305d4>  // b.none
  434590:	ldr	x9, [x19]
  434594:	mvn	w10, w20
  434598:	add	w8, w10, w8
  43459c:	lsl	x2, x8, #3
  4345a0:	add	x0, x9, x20, lsl #3
  4345a4:	add	x1, x0, #0x8
  4345a8:	bl	4034c0 <memmove@plt>
  4345ac:	ldr	w8, [x19, #8]
  4345b0:	sub	w20, w8, #0x1
  4345b4:	str	w20, [x19, #8]
  4345b8:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  4345bc:	ldr	w8, [x8, #4]
  4345c0:	cbnz	w8, 4345f4 <ferror@plt+0x30614>
  4345c4:	mov	w0, #0x1                   	// #1
  4345c8:	ldp	x20, x19, [sp, #16]
  4345cc:	ldp	x29, x30, [sp], #32
  4345d0:	ret
  4345d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4345d8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4345dc:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4345e0:	add	x0, x0, #0x2f
  4345e4:	add	x1, x1, #0x778
  4345e8:	add	x2, x2, #0x359
  4345ec:	bl	415310 <ferror@plt+0x11330>
  4345f0:	b	434568 <ferror@plt+0x30588>
  4345f4:	ldr	x8, [x19]
  4345f8:	mov	w0, #0x1                   	// #1
  4345fc:	str	xzr, [x8, w20, uxtw #3]
  434600:	b	4345c8 <ferror@plt+0x305e8>
  434604:	stp	x29, x30, [sp, #-32]!
  434608:	stp	x20, x19, [sp, #16]
  43460c:	mov	x29, sp
  434610:	cbz	x0, 434698 <ferror@plt+0x306b8>
  434614:	ldr	w8, [x0, #8]
  434618:	mov	x19, x0
  43461c:	cbz	w8, 434640 <ferror@plt+0x30660>
  434620:	ldr	x9, [x19]
  434624:	mov	x20, xzr
  434628:	ldr	x10, [x9, x20, lsl #3]
  43462c:	cmp	x10, x1
  434630:	b.eq	434648 <ferror@plt+0x30668>  // b.none
  434634:	add	x20, x20, #0x1
  434638:	cmp	x20, x8
  43463c:	b.cc	434628 <ferror@plt+0x30648>  // b.lo, b.ul, b.last
  434640:	mov	w0, wzr
  434644:	b	43468c <ferror@plt+0x306ac>
  434648:	ldr	x9, [x19, #24]
  43464c:	cbz	x9, 43465c <ferror@plt+0x3067c>
  434650:	mov	x0, x1
  434654:	blr	x9
  434658:	ldr	w8, [x19, #8]
  43465c:	sub	w9, w20, w8
  434660:	cmn	w9, #0x1
  434664:	sub	w8, w8, #0x1
  434668:	b.eq	434678 <ferror@plt+0x30698>  // b.none
  43466c:	ldr	x9, [x19]
  434670:	ldr	x10, [x9, w8, uxtw #3]
  434674:	str	x10, [x9, x20, lsl #3]
  434678:	str	w8, [x19, #8]
  43467c:	adrp	x9, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  434680:	ldr	w9, [x9, #4]
  434684:	cbnz	w9, 4346b8 <ferror@plt+0x306d8>
  434688:	mov	w0, #0x1                   	// #1
  43468c:	ldp	x20, x19, [sp, #16]
  434690:	ldp	x29, x30, [sp], #32
  434694:	ret
  434698:	adrp	x0, 445000 <ferror@plt+0x41020>
  43469c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4346a0:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4346a4:	add	x0, x0, #0x2f
  4346a8:	add	x1, x1, #0x7ab
  4346ac:	add	x2, x2, #0x359
  4346b0:	bl	415310 <ferror@plt+0x11330>
  4346b4:	b	434640 <ferror@plt+0x30660>
  4346b8:	ldr	x9, [x19]
  4346bc:	mov	w0, #0x1                   	// #1
  4346c0:	str	xzr, [x9, w8, uxtw #3]
  4346c4:	b	43468c <ferror@plt+0x306ac>
  4346c8:	cbz	x0, 434764 <ferror@plt+0x30784>
  4346cc:	stp	x29, x30, [sp, #-48]!
  4346d0:	str	x21, [sp, #16]
  4346d4:	stp	x20, x19, [sp, #32]
  4346d8:	ldp	w8, w21, [x0, #8]
  4346dc:	mov	x19, x1
  4346e0:	mov	x20, x0
  4346e4:	mov	x29, sp
  4346e8:	add	w8, w8, #0x1
  4346ec:	cmp	w8, w21
  4346f0:	b.ls	434740 <ferror@plt+0x30760>  // b.plast
  4346f4:	mov	w10, #0x1                   	// #1
  4346f8:	mov	w9, w10
  4346fc:	cmp	w10, w8
  434700:	b.cs	43470c <ferror@plt+0x3072c>  // b.hs, b.nlast
  434704:	lsl	w10, w9, #1
  434708:	cbnz	w9, 4346f8 <ferror@plt+0x30718>
  43470c:	cmp	w9, #0x0
  434710:	ldr	x0, [x20]
  434714:	csel	w8, w8, w9, eq  // eq = none
  434718:	mov	w10, #0x10                  	// #16
  43471c:	cmp	w8, #0x10
  434720:	csel	w8, w8, w10, hi  // hi = pmore
  434724:	lsl	x1, x8, #3
  434728:	str	w8, [x20, #12]
  43472c:	bl	414200 <ferror@plt+0x10220>
  434730:	str	x0, [x20]
  434734:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  434738:	ldr	w8, [x8, #4]
  43473c:	cbnz	w8, 434780 <ferror@plt+0x307a0>
  434740:	ldr	w8, [x20, #8]
  434744:	ldr	x9, [x20]
  434748:	ldr	x21, [sp, #16]
  43474c:	add	w10, w8, #0x1
  434750:	str	w10, [x20, #8]
  434754:	str	x19, [x9, x8, lsl #3]
  434758:	ldp	x20, x19, [sp, #32]
  43475c:	ldp	x29, x30, [sp], #48
  434760:	ret
  434764:	adrp	x0, 445000 <ferror@plt+0x41020>
  434768:	adrp	x1, 47b000 <ferror@plt+0x77020>
  43476c:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434770:	add	x0, x0, #0x2f
  434774:	add	x1, x1, #0x7e3
  434778:	add	x2, x2, #0x359
  43477c:	b	415310 <ferror@plt+0x11330>
  434780:	ldr	w8, [x20, #12]
  434784:	cmp	w21, w8
  434788:	b.cs	434740 <ferror@plt+0x30760>  // b.hs, b.nlast
  43478c:	add	x9, x21, #0x1
  434790:	cmp	x9, x8
  434794:	str	xzr, [x0, x21, lsl #3]
  434798:	b.cs	434740 <ferror@plt+0x30760>  // b.hs, b.nlast
  43479c:	ldr	x10, [x20]
  4347a0:	str	xzr, [x10, x9, lsl #3]
  4347a4:	add	x9, x9, #0x1
  4347a8:	cmp	x8, x9
  4347ac:	b.ne	43479c <ferror@plt+0x307bc>  // b.any
  4347b0:	b	434740 <ferror@plt+0x30760>
  4347b4:	cbz	x0, 4347d4 <ferror@plt+0x307f4>
  4347b8:	ldr	x8, [x0]
  4347bc:	mov	x3, x1
  4347c0:	ldr	w1, [x0, #8]
  4347c4:	mov	w2, #0x8                   	// #8
  4347c8:	mov	x0, x8
  4347cc:	mov	x4, xzr
  4347d0:	b	43af24 <ferror@plt+0x36f44>
  4347d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4347d8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4347dc:	adrp	x2, 443000 <ferror@plt+0x3f020>
  4347e0:	add	x0, x0, #0x2f
  4347e4:	add	x1, x1, #0x80f
  4347e8:	add	x2, x2, #0x4e3
  4347ec:	b	415310 <ferror@plt+0x11330>
  4347f0:	cbz	x0, 434810 <ferror@plt+0x30830>
  4347f4:	ldr	x8, [x0]
  4347f8:	mov	x3, x1
  4347fc:	ldr	w1, [x0, #8]
  434800:	mov	x4, x2
  434804:	mov	w2, #0x8                   	// #8
  434808:	mov	x0, x8
  43480c:	b	43af24 <ferror@plt+0x36f44>
  434810:	adrp	x0, 445000 <ferror@plt+0x41020>
  434814:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434818:	adrp	x2, 443000 <ferror@plt+0x3f020>
  43481c:	add	x0, x0, #0x2f
  434820:	add	x1, x1, #0x840
  434824:	add	x2, x2, #0x4e3
  434828:	b	415310 <ferror@plt+0x11330>
  43482c:	cbz	x0, 434888 <ferror@plt+0x308a8>
  434830:	stp	x29, x30, [sp, #-48]!
  434834:	stp	x22, x21, [sp, #16]
  434838:	stp	x20, x19, [sp, #32]
  43483c:	ldr	w8, [x0, #8]
  434840:	mov	x21, x0
  434844:	mov	x29, sp
  434848:	cbz	w8, 434878 <ferror@plt+0x30898>
  43484c:	mov	x19, x2
  434850:	mov	x20, x1
  434854:	mov	x22, xzr
  434858:	ldr	x8, [x21]
  43485c:	mov	x1, x19
  434860:	ldr	x0, [x8, x22, lsl #3]
  434864:	blr	x20
  434868:	ldr	w8, [x21, #8]
  43486c:	add	x22, x22, #0x1
  434870:	cmp	x22, x8
  434874:	b.cc	434858 <ferror@plt+0x30878>  // b.lo, b.ul, b.last
  434878:	ldp	x20, x19, [sp, #32]
  43487c:	ldp	x22, x21, [sp, #16]
  434880:	ldp	x29, x30, [sp], #48
  434884:	ret
  434888:	adrp	x0, 445000 <ferror@plt+0x41020>
  43488c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434890:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434894:	add	x0, x0, #0x2f
  434898:	add	x1, x1, #0x889
  43489c:	add	x2, x2, #0x359
  4348a0:	b	415310 <ferror@plt+0x11330>
  4348a4:	stp	x29, x30, [sp, #-16]!
  4348a8:	mov	w0, #0x28                  	// #40
  4348ac:	mov	x29, sp
  4348b0:	bl	41d4f8 <ferror@plt+0x19518>
  4348b4:	ldrb	w8, [x0, #20]
  4348b8:	mov	w9, #0x1                   	// #1
  4348bc:	stp	xzr, xzr, [x0]
  4348c0:	str	w9, [x0, #16]
  4348c4:	and	w8, w8, #0xfc
  4348c8:	str	w9, [x0, #24]
  4348cc:	strb	w8, [x0, #20]
  4348d0:	str	xzr, [x0, #32]
  4348d4:	ldp	x29, x30, [sp], #16
  4348d8:	ret
  4348dc:	stp	x29, x30, [sp, #-32]!
  4348e0:	stp	x20, x19, [sp, #16]
  4348e4:	mov	x20, x0
  4348e8:	mov	w0, #0x28                  	// #40
  4348ec:	mov	x29, sp
  4348f0:	mov	x19, x1
  4348f4:	bl	41d4f8 <ferror@plt+0x19518>
  4348f8:	ldrb	w8, [x0, #20]
  4348fc:	stp	x20, xzr, [x0]
  434900:	str	w19, [x0, #8]
  434904:	ldp	x20, x19, [sp, #16]
  434908:	mov	w9, #0x1                   	// #1
  43490c:	and	w8, w8, #0xfc
  434910:	str	xzr, [x0, #32]
  434914:	str	w9, [x0, #16]
  434918:	str	w9, [x0, #24]
  43491c:	strb	w8, [x0, #20]
  434920:	ldp	x29, x30, [sp], #32
  434924:	ret
  434928:	stp	x29, x30, [sp, #-32]!
  43492c:	stp	x20, x19, [sp, #16]
  434930:	mov	w20, w0
  434934:	mov	w0, #0x28                  	// #40
  434938:	mov	x29, sp
  43493c:	bl	41d4f8 <ferror@plt+0x19518>
  434940:	ldrb	w8, [x0, #20]
  434944:	mov	x19, x0
  434948:	mov	w9, #0x1                   	// #1
  43494c:	stp	xzr, xzr, [x0]
  434950:	and	w8, w8, #0xfc
  434954:	str	w9, [x0, #16]
  434958:	str	w9, [x0, #24]
  43495c:	strb	w8, [x0, #20]
  434960:	str	xzr, [x0, #32]
  434964:	cbz	w20, 4349b4 <ferror@plt+0x309d4>
  434968:	mov	w9, #0x1                   	// #1
  43496c:	mov	w8, w9
  434970:	cmp	w9, w20
  434974:	b.cs	434980 <ferror@plt+0x309a0>  // b.hs, b.nlast
  434978:	lsl	w9, w8, #1
  43497c:	cbnz	w8, 43496c <ferror@plt+0x3098c>
  434980:	cmp	w8, #0x0
  434984:	csel	w8, w20, w8, eq  // eq = none
  434988:	cmp	w8, #0x10
  43498c:	mov	w9, #0x10                  	// #16
  434990:	csel	w20, w8, w9, hi  // hi = pmore
  434994:	mov	x0, xzr
  434998:	mov	x1, x20
  43499c:	bl	414200 <ferror@plt+0x10220>
  4349a0:	adrp	x8, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  4349a4:	ldr	w8, [x8, #4]
  4349a8:	str	x0, [x19]
  4349ac:	cbnz	w8, 4349c4 <ferror@plt+0x309e4>
  4349b0:	str	w20, [x19, #12]
  4349b4:	mov	x0, x19
  4349b8:	ldp	x20, x19, [sp, #16]
  4349bc:	ldp	x29, x30, [sp], #32
  4349c0:	ret
  4349c4:	mov	w1, wzr
  4349c8:	mov	x2, x20
  4349cc:	bl	4038d0 <memset@plt>
  4349d0:	b	4349b0 <ferror@plt+0x309d0>
  4349d4:	b	4332f4 <ferror@plt+0x2f314>
  4349d8:	stp	x29, x30, [sp, #-32]!
  4349dc:	str	x19, [sp, #16]
  4349e0:	mov	x29, sp
  4349e4:	cbz	x0, 434a04 <ferror@plt+0x30a24>
  4349e8:	ldr	w19, [x0, #8]
  4349ec:	mov	w1, wzr
  4349f0:	bl	4332f4 <ferror@plt+0x2f314>
  4349f4:	mov	x1, x19
  4349f8:	ldr	x19, [sp, #16]
  4349fc:	ldp	x29, x30, [sp], #32
  434a00:	b	434c88 <ferror@plt+0x30ca8>
  434a04:	adrp	x0, 445000 <ferror@plt+0x41020>
  434a08:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434a0c:	adrp	x2, 443000 <ferror@plt+0x3f020>
  434a10:	add	x0, x0, #0x2f
  434a14:	add	x1, x1, #0x8c0
  434a18:	add	x2, x2, #0x4e3
  434a1c:	bl	415310 <ferror@plt+0x11330>
  434a20:	ldr	x19, [sp, #16]
  434a24:	mov	x0, xzr
  434a28:	ldp	x29, x30, [sp], #32
  434a2c:	ret
  434a30:	stp	x29, x30, [sp, #-32]!
  434a34:	str	x19, [sp, #16]
  434a38:	mov	x19, x0
  434a3c:	mov	x29, sp
  434a40:	cbz	x0, 434a68 <ferror@plt+0x30a88>
  434a44:	add	x8, x19, #0x18
  434a48:	ldaxr	w9, [x8]
  434a4c:	add	w9, w9, #0x1
  434a50:	stlxr	w10, w9, [x8]
  434a54:	cbnz	w10, 434a48 <ferror@plt+0x30a68>
  434a58:	mov	x0, x19
  434a5c:	ldr	x19, [sp, #16]
  434a60:	ldp	x29, x30, [sp], #32
  434a64:	ret
  434a68:	adrp	x0, 445000 <ferror@plt+0x41020>
  434a6c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434a70:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434a74:	add	x0, x0, #0x2f
  434a78:	add	x1, x1, #0x33b
  434a7c:	add	x2, x2, #0x359
  434a80:	bl	415310 <ferror@plt+0x11330>
  434a84:	b	434a58 <ferror@plt+0x30a78>
  434a88:	b	4331ec <ferror@plt+0x2f20c>
  434a8c:	stp	x29, x30, [sp, #-32]!
  434a90:	str	x19, [sp, #16]
  434a94:	mov	x29, sp
  434a98:	mov	x19, x0
  434a9c:	bl	4333e8 <ferror@plt+0x2f408>
  434aa0:	mov	x0, x19
  434aa4:	ldr	x19, [sp, #16]
  434aa8:	ldp	x29, x30, [sp], #32
  434aac:	ret
  434ab0:	stp	x29, x30, [sp, #-32]!
  434ab4:	str	x19, [sp, #16]
  434ab8:	mov	x29, sp
  434abc:	mov	x19, x0
  434ac0:	bl	433510 <ferror@plt+0x2f530>
  434ac4:	mov	x0, x19
  434ac8:	ldr	x19, [sp, #16]
  434acc:	ldp	x29, x30, [sp], #32
  434ad0:	ret
  434ad4:	stp	x29, x30, [sp, #-32]!
  434ad8:	str	x19, [sp, #16]
  434adc:	mov	x29, sp
  434ae0:	mov	x19, x0
  434ae4:	bl	4337a4 <ferror@plt+0x2f7c4>
  434ae8:	mov	x0, x19
  434aec:	ldr	x19, [sp, #16]
  434af0:	ldp	x29, x30, [sp], #32
  434af4:	ret
  434af8:	stp	x29, x30, [sp, #-32]!
  434afc:	str	x19, [sp, #16]
  434b00:	mov	x29, sp
  434b04:	mov	x19, x0
  434b08:	bl	433a64 <ferror@plt+0x2fa84>
  434b0c:	mov	x0, x19
  434b10:	ldr	x19, [sp, #16]
  434b14:	ldp	x29, x30, [sp], #32
  434b18:	ret
  434b1c:	stp	x29, x30, [sp, #-32]!
  434b20:	str	x19, [sp, #16]
  434b24:	mov	x29, sp
  434b28:	mov	x19, x0
  434b2c:	bl	433b6c <ferror@plt+0x2fb8c>
  434b30:	mov	x0, x19
  434b34:	ldr	x19, [sp, #16]
  434b38:	ldp	x29, x30, [sp], #32
  434b3c:	ret
  434b40:	stp	x29, x30, [sp, #-16]!
  434b44:	mov	x29, sp
  434b48:	cbz	x0, 434b6c <ferror@plt+0x30b8c>
  434b4c:	ldr	w8, [x0, #8]
  434b50:	cmp	w8, w1
  434b54:	b.ls	434b88 <ferror@plt+0x30ba8>  // b.plast
  434b58:	add	w9, w2, w1
  434b5c:	cmp	w9, w8
  434b60:	b.hi	434ba4 <ferror@plt+0x30bc4>  // b.pmore
  434b64:	ldp	x29, x30, [sp], #16
  434b68:	b	4338e4 <ferror@plt+0x2f904>
  434b6c:	adrp	x0, 445000 <ferror@plt+0x41020>
  434b70:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434b74:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434b78:	add	x0, x0, #0x2f
  434b7c:	add	x1, x1, #0x8f1
  434b80:	add	x2, x2, #0x359
  434b84:	b	434bbc <ferror@plt+0x30bdc>
  434b88:	adrp	x0, 445000 <ferror@plt+0x41020>
  434b8c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434b90:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434b94:	add	x0, x0, #0x2f
  434b98:	add	x1, x1, #0x8f1
  434b9c:	add	x2, x2, #0x4e1
  434ba0:	b	434bbc <ferror@plt+0x30bdc>
  434ba4:	adrp	x0, 445000 <ferror@plt+0x41020>
  434ba8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434bac:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434bb0:	add	x0, x0, #0x2f
  434bb4:	add	x1, x1, #0x8f1
  434bb8:	add	x2, x2, #0x55d
  434bbc:	bl	415310 <ferror@plt+0x11330>
  434bc0:	mov	x0, xzr
  434bc4:	ldp	x29, x30, [sp], #16
  434bc8:	ret
  434bcc:	cbz	x0, 434bec <ferror@plt+0x30c0c>
  434bd0:	ldr	x8, [x0]
  434bd4:	mov	x3, x1
  434bd8:	ldr	w1, [x0, #8]
  434bdc:	ldr	w2, [x0, #16]
  434be0:	mov	x0, x8
  434be4:	mov	x4, xzr
  434be8:	b	43af24 <ferror@plt+0x36f44>
  434bec:	adrp	x0, 445000 <ferror@plt+0x41020>
  434bf0:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434bf4:	adrp	x2, 443000 <ferror@plt+0x3f020>
  434bf8:	add	x0, x0, #0x2f
  434bfc:	add	x1, x1, #0x57b
  434c00:	add	x2, x2, #0x4e3
  434c04:	b	415310 <ferror@plt+0x11330>
  434c08:	cbz	x0, 434c28 <ferror@plt+0x30c48>
  434c0c:	ldr	x8, [x0]
  434c10:	mov	x4, x2
  434c14:	mov	x3, x1
  434c18:	ldr	w1, [x0, #8]
  434c1c:	ldr	w2, [x0, #16]
  434c20:	mov	x0, x8
  434c24:	b	43af24 <ferror@plt+0x36f44>
  434c28:	adrp	x0, 445000 <ferror@plt+0x41020>
  434c2c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434c30:	adrp	x2, 443000 <ferror@plt+0x3f020>
  434c34:	add	x0, x0, #0x2f
  434c38:	add	x1, x1, #0x5a5
  434c3c:	add	x2, x2, #0x4e3
  434c40:	b	415310 <ferror@plt+0x11330>
  434c44:	stp	x29, x30, [sp, #-32]!
  434c48:	stp	x20, x19, [sp, #16]
  434c4c:	mov	x29, sp
  434c50:	mov	x19, x1
  434c54:	bl	41f8bc <ferror@plt+0x1b8dc>
  434c58:	mov	x20, x0
  434c5c:	mov	w0, #0x28                  	// #40
  434c60:	bl	41d4f8 <ferror@plt+0x19518>
  434c64:	adrp	x8, 414000 <ferror@plt+0x10020>
  434c68:	add	x8, x8, #0x260
  434c6c:	stp	x20, x19, [x0]
  434c70:	stp	x8, x20, [x0, #24]
  434c74:	ldp	x20, x19, [sp, #16]
  434c78:	mov	w9, #0x1                   	// #1
  434c7c:	str	w9, [x0, #16]
  434c80:	ldp	x29, x30, [sp], #32
  434c84:	ret
  434c88:	stp	x29, x30, [sp, #-32]!
  434c8c:	stp	x20, x19, [sp, #16]
  434c90:	mov	x20, x0
  434c94:	mov	w0, #0x28                  	// #40
  434c98:	mov	x29, sp
  434c9c:	mov	x19, x1
  434ca0:	bl	41d4f8 <ferror@plt+0x19518>
  434ca4:	adrp	x8, 414000 <ferror@plt+0x10020>
  434ca8:	add	x8, x8, #0x260
  434cac:	stp	x20, x19, [x0]
  434cb0:	stp	x8, x20, [x0, #24]
  434cb4:	ldp	x20, x19, [sp, #16]
  434cb8:	mov	w9, #0x1                   	// #1
  434cbc:	str	w9, [x0, #16]
  434cc0:	ldp	x29, x30, [sp], #32
  434cc4:	ret
  434cc8:	stp	x29, x30, [sp, #-48]!
  434ccc:	stp	x22, x21, [sp, #16]
  434cd0:	mov	x22, x0
  434cd4:	mov	w0, #0x28                  	// #40
  434cd8:	stp	x20, x19, [sp, #32]
  434cdc:	mov	x29, sp
  434ce0:	mov	x19, x3
  434ce4:	mov	x20, x2
  434ce8:	mov	x21, x1
  434cec:	bl	41d4f8 <ferror@plt+0x19518>
  434cf0:	stp	x22, x21, [x0]
  434cf4:	stp	x20, x19, [x0, #24]
  434cf8:	ldp	x20, x19, [sp, #32]
  434cfc:	ldp	x22, x21, [sp, #16]
  434d00:	mov	w8, #0x1                   	// #1
  434d04:	str	w8, [x0, #16]
  434d08:	ldp	x29, x30, [sp], #48
  434d0c:	ret
  434d10:	stp	x29, x30, [sp, #-32]!
  434d14:	stp	x20, x19, [sp, #16]
  434d18:	mov	x20, x0
  434d1c:	mov	w0, #0x28                  	// #40
  434d20:	mov	x29, sp
  434d24:	mov	x19, x1
  434d28:	bl	41d4f8 <ferror@plt+0x19518>
  434d2c:	stp	x20, x19, [x0]
  434d30:	ldp	x20, x19, [sp, #16]
  434d34:	mov	w8, #0x1                   	// #1
  434d38:	stp	xzr, xzr, [x0, #24]
  434d3c:	str	w8, [x0, #16]
  434d40:	ldp	x29, x30, [sp], #32
  434d44:	ret
  434d48:	stp	x29, x30, [sp, #-48]!
  434d4c:	str	x21, [sp, #16]
  434d50:	stp	x20, x19, [sp, #32]
  434d54:	mov	x29, sp
  434d58:	cbz	x0, 434dc8 <ferror@plt+0x30de8>
  434d5c:	ldr	x8, [x0, #8]
  434d60:	mov	x19, x0
  434d64:	cmp	x8, x1
  434d68:	b.cc	434de4 <ferror@plt+0x30e04>  // b.lo, b.ul, b.last
  434d6c:	add	x9, x2, x1
  434d70:	mov	x20, x2
  434d74:	cmp	x9, x8
  434d78:	b.hi	434e00 <ferror@plt+0x30e20>  // b.pmore
  434d7c:	mov	x8, x19
  434d80:	ldr	x9, [x8], #16
  434d84:	add	x21, x9, x1
  434d88:	ldaxr	w9, [x8]
  434d8c:	add	w9, w9, #0x1
  434d90:	stlxr	w10, w9, [x8]
  434d94:	cbnz	w10, 434d88 <ferror@plt+0x30da8>
  434d98:	mov	w0, #0x28                  	// #40
  434d9c:	bl	41d4f8 <ferror@plt+0x19518>
  434da0:	adrp	x8, 434000 <ferror@plt+0x30020>
  434da4:	add	x8, x8, #0xe24
  434da8:	mov	w9, #0x1                   	// #1
  434dac:	stp	x21, x20, [x0]
  434db0:	stp	x8, x19, [x0, #24]
  434db4:	str	w9, [x0, #16]
  434db8:	ldp	x20, x19, [sp, #32]
  434dbc:	ldr	x21, [sp, #16]
  434dc0:	ldp	x29, x30, [sp], #48
  434dc4:	ret
  434dc8:	adrp	x0, 445000 <ferror@plt+0x41020>
  434dcc:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434dd0:	adrp	x2, 444000 <ferror@plt+0x40020>
  434dd4:	add	x0, x0, #0x2f
  434dd8:	add	x1, x1, #0x933
  434ddc:	add	x2, x2, #0x780
  434de0:	b	434e18 <ferror@plt+0x30e38>
  434de4:	adrp	x0, 445000 <ferror@plt+0x41020>
  434de8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434dec:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434df0:	add	x0, x0, #0x2f
  434df4:	add	x1, x1, #0x933
  434df8:	add	x2, x2, #0x96a
  434dfc:	b	434e18 <ferror@plt+0x30e38>
  434e00:	adrp	x0, 445000 <ferror@plt+0x41020>
  434e04:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434e08:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434e0c:	add	x0, x0, #0x2f
  434e10:	add	x1, x1, #0x933
  434e14:	add	x2, x2, #0x980
  434e18:	bl	415310 <ferror@plt+0x11330>
  434e1c:	mov	x0, xzr
  434e20:	b	434db8 <ferror@plt+0x30dd8>
  434e24:	stp	x29, x30, [sp, #-32]!
  434e28:	str	x19, [sp, #16]
  434e2c:	mov	x29, sp
  434e30:	cbz	x0, 434e74 <ferror@plt+0x30e94>
  434e34:	mov	x19, x0
  434e38:	add	x8, x0, #0x10
  434e3c:	ldaxr	w9, [x8]
  434e40:	subs	w9, w9, #0x1
  434e44:	stlxr	w10, w9, [x8]
  434e48:	cbnz	w10, 434e3c <ferror@plt+0x30e5c>
  434e4c:	b.ne	434e74 <ferror@plt+0x30e94>  // b.any
  434e50:	ldr	x8, [x19, #24]
  434e54:	cbz	x8, 434e60 <ferror@plt+0x30e80>
  434e58:	ldr	x0, [x19, #32]
  434e5c:	blr	x8
  434e60:	mov	x1, x19
  434e64:	ldr	x19, [sp, #16]
  434e68:	mov	w0, #0x28                  	// #40
  434e6c:	ldp	x29, x30, [sp], #32
  434e70:	b	41dec0 <ferror@plt+0x19ee0>
  434e74:	ldr	x19, [sp, #16]
  434e78:	ldp	x29, x30, [sp], #32
  434e7c:	ret
  434e80:	stp	x29, x30, [sp, #-32]!
  434e84:	str	x19, [sp, #16]
  434e88:	mov	x19, x0
  434e8c:	mov	x29, sp
  434e90:	cbz	x0, 434eb8 <ferror@plt+0x30ed8>
  434e94:	add	x8, x19, #0x10
  434e98:	ldaxr	w9, [x8]
  434e9c:	add	w9, w9, #0x1
  434ea0:	stlxr	w10, w9, [x8]
  434ea4:	cbnz	w10, 434e98 <ferror@plt+0x30eb8>
  434ea8:	mov	x0, x19
  434eac:	ldr	x19, [sp, #16]
  434eb0:	ldp	x29, x30, [sp], #32
  434eb4:	ret
  434eb8:	adrp	x0, 445000 <ferror@plt+0x41020>
  434ebc:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434ec0:	adrp	x2, 444000 <ferror@plt+0x40020>
  434ec4:	add	x0, x0, #0x2f
  434ec8:	add	x1, x1, #0x9f2
  434ecc:	add	x2, x2, #0x780
  434ed0:	bl	415310 <ferror@plt+0x11330>
  434ed4:	b	434ea8 <ferror@plt+0x30ec8>
  434ed8:	stp	x29, x30, [sp, #-16]!
  434edc:	mov	x29, sp
  434ee0:	cbz	x0, 434efc <ferror@plt+0x30f1c>
  434ee4:	cbz	x1, 434ef0 <ferror@plt+0x30f10>
  434ee8:	ldr	x8, [x0, #8]
  434eec:	str	x8, [x1]
  434ef0:	ldr	x0, [x0]
  434ef4:	ldp	x29, x30, [sp], #16
  434ef8:	ret
  434efc:	adrp	x0, 445000 <ferror@plt+0x41020>
  434f00:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434f04:	adrp	x2, 444000 <ferror@plt+0x40020>
  434f08:	add	x0, x0, #0x2f
  434f0c:	add	x1, x1, #0x99f
  434f10:	add	x2, x2, #0x780
  434f14:	bl	415310 <ferror@plt+0x11330>
  434f18:	mov	x0, xzr
  434f1c:	ldp	x29, x30, [sp], #16
  434f20:	ret
  434f24:	stp	x29, x30, [sp, #-16]!
  434f28:	mov	x29, sp
  434f2c:	cbz	x0, 434f3c <ferror@plt+0x30f5c>
  434f30:	ldr	x0, [x0, #8]
  434f34:	ldp	x29, x30, [sp], #16
  434f38:	ret
  434f3c:	adrp	x0, 445000 <ferror@plt+0x41020>
  434f40:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434f44:	adrp	x2, 444000 <ferror@plt+0x40020>
  434f48:	add	x0, x0, #0x2f
  434f4c:	add	x1, x1, #0x9d1
  434f50:	add	x2, x2, #0x780
  434f54:	bl	415310 <ferror@plt+0x11330>
  434f58:	mov	x0, xzr
  434f5c:	ldp	x29, x30, [sp], #16
  434f60:	ret
  434f64:	stp	x29, x30, [sp, #-16]!
  434f68:	mov	x29, sp
  434f6c:	cbz	x0, 434fa0 <ferror@plt+0x30fc0>
  434f70:	cbz	x1, 434fbc <ferror@plt+0x30fdc>
  434f74:	ldr	x2, [x0, #8]
  434f78:	ldr	x8, [x1, #8]
  434f7c:	cmp	x2, x8
  434f80:	b.ne	434fd8 <ferror@plt+0x30ff8>  // b.any
  434f84:	ldr	x0, [x0]
  434f88:	ldr	x1, [x1]
  434f8c:	bl	403970 <bcmp@plt>
  434f90:	cmp	w0, #0x0
  434f94:	cset	w0, eq  // eq = none
  434f98:	ldp	x29, x30, [sp], #16
  434f9c:	ret
  434fa0:	adrp	x0, 445000 <ferror@plt+0x41020>
  434fa4:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434fa8:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434fac:	add	x0, x0, #0x2f
  434fb0:	add	x1, x1, #0xa10
  434fb4:	add	x2, x2, #0xa45
  434fb8:	b	434fd4 <ferror@plt+0x30ff4>
  434fbc:	adrp	x0, 445000 <ferror@plt+0x41020>
  434fc0:	adrp	x1, 47b000 <ferror@plt+0x77020>
  434fc4:	adrp	x2, 47b000 <ferror@plt+0x77020>
  434fc8:	add	x0, x0, #0x2f
  434fcc:	add	x1, x1, #0xa10
  434fd0:	add	x2, x2, #0xa54
  434fd4:	bl	415310 <ferror@plt+0x11330>
  434fd8:	mov	w0, wzr
  434fdc:	ldp	x29, x30, [sp], #16
  434fe0:	ret
  434fe4:	stp	x29, x30, [sp, #-16]!
  434fe8:	mov	x29, sp
  434fec:	cbz	x0, 435028 <ferror@plt+0x31048>
  434ff0:	ldr	x8, [x0, #8]
  434ff4:	cbz	x8, 43501c <ferror@plt+0x3103c>
  434ff8:	ldr	x9, [x0]
  434ffc:	mov	w0, #0x1505                	// #5381
  435000:	ldrsb	w10, [x9], #1
  435004:	add	w11, w0, w0, lsl #5
  435008:	subs	x8, x8, #0x1
  43500c:	add	w0, w11, w10
  435010:	b.ne	435000 <ferror@plt+0x31020>  // b.any
  435014:	ldp	x29, x30, [sp], #16
  435018:	ret
  43501c:	mov	w0, #0x1505                	// #5381
  435020:	ldp	x29, x30, [sp], #16
  435024:	ret
  435028:	adrp	x0, 445000 <ferror@plt+0x41020>
  43502c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  435030:	adrp	x2, 444000 <ferror@plt+0x40020>
  435034:	add	x0, x0, #0x2f
  435038:	add	x1, x1, #0xa63
  43503c:	add	x2, x2, #0x780
  435040:	bl	415310 <ferror@plt+0x11330>
  435044:	mov	w0, wzr
  435048:	ldp	x29, x30, [sp], #16
  43504c:	ret
  435050:	stp	x29, x30, [sp, #-32]!
  435054:	stp	x20, x19, [sp, #16]
  435058:	mov	x29, sp
  43505c:	cbz	x0, 435098 <ferror@plt+0x310b8>
  435060:	cbz	x1, 4350a4 <ferror@plt+0x310c4>
  435064:	ldp	x0, x19, [x0]
  435068:	ldp	x1, x20, [x1]
  43506c:	cmp	x19, x20
  435070:	csel	x2, x19, x20, cc  // cc = lo, ul, last
  435074:	bl	403b10 <memcmp@plt>
  435078:	cbnz	w0, 43508c <ferror@plt+0x310ac>
  43507c:	cmp	x19, x20
  435080:	mov	w8, #0xffffffff            	// #-1
  435084:	cneg	w8, w8, cs  // cs = hs, nlast
  435088:	csel	w0, wzr, w8, eq  // eq = none
  43508c:	ldp	x20, x19, [sp, #16]
  435090:	ldp	x29, x30, [sp], #32
  435094:	ret
  435098:	adrp	x2, 47b000 <ferror@plt+0x77020>
  43509c:	add	x2, x2, #0xa45
  4350a0:	b	4350ac <ferror@plt+0x310cc>
  4350a4:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4350a8:	add	x2, x2, #0xa54
  4350ac:	adrp	x0, 445000 <ferror@plt+0x41020>
  4350b0:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4350b4:	add	x0, x0, #0x2f
  4350b8:	add	x1, x1, #0xa85
  4350bc:	bl	415310 <ferror@plt+0x11330>
  4350c0:	mov	w0, wzr
  4350c4:	b	43508c <ferror@plt+0x310ac>
  4350c8:	stp	x29, x30, [sp, #-48]!
  4350cc:	str	x21, [sp, #16]
  4350d0:	stp	x20, x19, [sp, #32]
  4350d4:	mov	x29, sp
  4350d8:	cbz	x0, 435194 <ferror@plt+0x311b4>
  4350dc:	mov	x21, x1
  4350e0:	cbz	x1, 4351b0 <ferror@plt+0x311d0>
  4350e4:	ldr	x8, [x0, #24]
  4350e8:	adrp	x9, 414000 <ferror@plt+0x10020>
  4350ec:	add	x9, x9, #0x260
  4350f0:	mov	x19, x0
  4350f4:	cmp	x8, x9
  4350f8:	b.eq	43515c <ferror@plt+0x3117c>  // b.none
  4350fc:	ldr	x0, [x19]
  435100:	ldr	w1, [x19, #8]
  435104:	bl	41f8bc <ferror@plt+0x1b8dc>
  435108:	ldr	x8, [x19, #8]
  43510c:	mov	x20, x0
  435110:	str	x8, [x21]
  435114:	add	x8, x19, #0x10
  435118:	ldaxr	w9, [x8]
  43511c:	subs	w9, w9, #0x1
  435120:	stlxr	w10, w9, [x8]
  435124:	cbnz	w10, 435118 <ferror@plt+0x31138>
  435128:	b.ne	435148 <ferror@plt+0x31168>  // b.any
  43512c:	ldr	x8, [x19, #24]
  435130:	cbz	x8, 43513c <ferror@plt+0x3115c>
  435134:	ldr	x0, [x19, #32]
  435138:	blr	x8
  43513c:	mov	w0, #0x28                  	// #40
  435140:	mov	x1, x19
  435144:	bl	41dec0 <ferror@plt+0x19ee0>
  435148:	mov	x0, x20
  43514c:	ldp	x20, x19, [sp, #32]
  435150:	ldr	x21, [sp, #16]
  435154:	ldp	x29, x30, [sp], #48
  435158:	ret
  43515c:	ldr	x8, [x19]
  435160:	cbz	x8, 4350fc <ferror@plt+0x3111c>
  435164:	dmb	ish
  435168:	ldr	w8, [x19, #16]
  43516c:	cmp	w8, #0x1
  435170:	b.ne	4350fc <ferror@plt+0x3111c>  // b.any
  435174:	ldr	x8, [x19, #8]
  435178:	mov	w0, #0x28                  	// #40
  43517c:	mov	x1, x19
  435180:	str	x8, [x21]
  435184:	ldr	x20, [x19]
  435188:	bl	41dec0 <ferror@plt+0x19ee0>
  43518c:	cbnz	x20, 435148 <ferror@plt+0x31168>
  435190:	b	4350fc <ferror@plt+0x3111c>
  435194:	adrp	x0, 445000 <ferror@plt+0x41020>
  435198:	adrp	x1, 47b000 <ferror@plt+0x77020>
  43519c:	adrp	x2, 444000 <ferror@plt+0x40020>
  4351a0:	add	x0, x0, #0x2f
  4351a4:	add	x1, x1, #0xab8
  4351a8:	add	x2, x2, #0x780
  4351ac:	b	4351c8 <ferror@plt+0x311e8>
  4351b0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4351b4:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4351b8:	adrp	x2, 47b000 <ferror@plt+0x77020>
  4351bc:	add	x0, x0, #0x2f
  4351c0:	add	x1, x1, #0xab8
  4351c4:	add	x2, x2, #0xaea
  4351c8:	bl	415310 <ferror@plt+0x11330>
  4351cc:	mov	x20, xzr
  4351d0:	b	435148 <ferror@plt+0x31168>
  4351d4:	sub	sp, sp, #0x20
  4351d8:	stp	x29, x30, [sp, #16]
  4351dc:	add	x29, sp, #0x10
  4351e0:	cbz	x0, 435200 <ferror@plt+0x31220>
  4351e4:	add	x1, sp, #0x8
  4351e8:	bl	4350c8 <ferror@plt+0x310e8>
  4351ec:	ldr	x1, [sp, #8]
  4351f0:	bl	4348dc <ferror@plt+0x308fc>
  4351f4:	ldp	x29, x30, [sp, #16]
  4351f8:	add	sp, sp, #0x20
  4351fc:	ret
  435200:	adrp	x0, 445000 <ferror@plt+0x41020>
  435204:	adrp	x1, 47b000 <ferror@plt+0x77020>
  435208:	adrp	x2, 444000 <ferror@plt+0x40020>
  43520c:	add	x0, x0, #0x2f
  435210:	add	x1, x1, #0xaf7
  435214:	add	x2, x2, #0x780
  435218:	bl	415310 <ferror@plt+0x11330>
  43521c:	mov	x0, xzr
  435220:	b	4351f4 <ferror@plt+0x31214>
  435224:	stp	x29, x30, [sp, #-64]!
  435228:	stp	x20, x19, [sp, #48]
  43522c:	mov	x19, x0
  435230:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  435234:	add	x0, x0, #0xfe0
  435238:	stp	x24, x23, [sp, #16]
  43523c:	stp	x22, x21, [sp, #32]
  435240:	mov	x29, sp
  435244:	bl	42fcfc <ferror@plt+0x2bd1c>
  435248:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  43524c:	ldr	x8, [x22, #4072]
  435250:	cbz	x8, 43527c <ferror@plt+0x3129c>
  435254:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  435258:	add	x0, x0, #0xfe0
  43525c:	bl	42fda8 <ferror@plt+0x2bdc8>
  435260:	ldr	x0, [x22, #4072]
  435264:	mov	x1, x19
  435268:	ldp	x20, x19, [sp, #48]
  43526c:	ldp	x22, x21, [sp, #32]
  435270:	ldp	x24, x23, [sp, #16]
  435274:	ldp	x29, x30, [sp], #64
  435278:	b	40c170 <ferror@plt+0x8190>
  43527c:	adrp	x0, 40d000 <ferror@plt+0x9020>
  435280:	adrp	x1, 40d000 <ferror@plt+0x9020>
  435284:	add	x0, x0, #0xec
  435288:	add	x1, x1, #0xd0
  43528c:	bl	40b878 <ferror@plt+0x7898>
  435290:	str	x0, [x22, #4072]
  435294:	bl	43b4d0 <ferror@plt+0x374f0>
  435298:	ldrb	w8, [x0]
  43529c:	cbz	w8, 435254 <ferror@plt+0x31274>
  4352a0:	mov	x20, x0
  4352a4:	b	4352e0 <ferror@plt+0x31300>
  4352a8:	mov	w24, wzr
  4352ac:	add	w1, w24, #0x2
  4352b0:	mov	w2, #0x8                   	// #8
  4352b4:	bl	414440 <ferror@plt+0x10460>
  4352b8:	add	w8, w24, #0x1
  4352bc:	str	x20, [x0, w24, uxtw #3]
  4352c0:	str	xzr, [x0, w8, uxtw #3]
  4352c4:	mov	x2, x0
  4352c8:	ldr	x0, [x22, #4072]
  4352cc:	mov	x1, x21
  4352d0:	bl	40c3fc <ferror@plt+0x841c>
  4352d4:	ldrb	w8, [x23]
  4352d8:	mov	x20, x23
  4352dc:	cbz	w8, 435254 <ferror@plt+0x31274>
  4352e0:	mov	x0, x20
  4352e4:	bl	403510 <strlen@plt>
  4352e8:	add	x8, x0, x20
  4352ec:	add	x21, x8, #0x1
  4352f0:	mov	x0, x21
  4352f4:	bl	403510 <strlen@plt>
  4352f8:	ldr	x8, [x22, #4072]
  4352fc:	add	x9, x0, x21
  435300:	mov	x1, x21
  435304:	add	x23, x9, #0x1
  435308:	mov	x0, x8
  43530c:	bl	40c170 <ferror@plt+0x8190>
  435310:	cbz	x0, 4352a8 <ferror@plt+0x312c8>
  435314:	mov	w24, #0xffffffff            	// #-1
  435318:	mov	x8, x0
  43531c:	ldr	x9, [x8], #8
  435320:	add	w24, w24, #0x1
  435324:	cbnz	x9, 43531c <ferror@plt+0x3133c>
  435328:	b	4352ac <ferror@plt+0x312cc>
  43532c:	stp	x29, x30, [sp, #-64]!
  435330:	stp	x20, x19, [sp, #48]
  435334:	mov	x19, x0
  435338:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  43533c:	add	x0, x0, #0x890
  435340:	str	x23, [sp, #16]
  435344:	stp	x22, x21, [sp, #32]
  435348:	mov	x29, sp
  43534c:	bl	430534 <ferror@plt+0x2c554>
  435350:	mov	x20, x0
  435354:	cbnz	x0, 435374 <ferror@plt+0x31394>
  435358:	mov	w0, #0x18                  	// #24
  43535c:	bl	4141b0 <ferror@plt+0x101d0>
  435360:	mov	x20, x0
  435364:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  435368:	add	x0, x0, #0x890
  43536c:	mov	x1, x20
  435370:	bl	430600 <ferror@plt+0x2c620>
  435374:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  435378:	add	x21, x21, #0xfe0
  43537c:	mov	x0, x21
  435380:	bl	42fcfc <ferror@plt+0x2bd1c>
  435384:	bl	43b720 <ferror@plt+0x37740>
  435388:	mov	x22, x0
  43538c:	mov	x0, x21
  435390:	bl	42fda8 <ferror@plt+0x2bdc8>
  435394:	ldr	x21, [x20, #8]
  435398:	cbz	x21, 4353ac <ferror@plt+0x313cc>
  43539c:	mov	x0, x21
  4353a0:	mov	x1, x22
  4353a4:	bl	403b30 <strcmp@plt>
  4353a8:	cbz	w0, 435454 <ferror@plt+0x31474>
  4353ac:	mov	x0, x21
  4353b0:	bl	414260 <ferror@plt+0x10280>
  4353b4:	ldr	x0, [x20, #16]
  4353b8:	bl	414260 <ferror@plt+0x10280>
  4353bc:	mov	x0, x22
  4353c0:	bl	41f868 <ferror@plt+0x1b888>
  4353c4:	str	x0, [x20, #8]
  4353c8:	adrp	x0, 47b000 <ferror@plt+0x77020>
  4353cc:	add	x0, x0, #0xb6c
  4353d0:	bl	408dfc <ferror@plt+0x4e1c>
  4353d4:	cbz	x0, 4353e4 <ferror@plt+0x31404>
  4353d8:	ldrb	w8, [x0]
  4353dc:	mov	x21, x0
  4353e0:	cbnz	w8, 435414 <ferror@plt+0x31434>
  4353e4:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  4353e8:	add	x23, x23, #0xfe0
  4353ec:	mov	x0, x23
  4353f0:	bl	42fcfc <ferror@plt+0x2bd1c>
  4353f4:	mov	x0, x22
  4353f8:	bl	43b728 <ferror@plt+0x37748>
  4353fc:	mov	x21, x0
  435400:	mov	x0, x23
  435404:	bl	42fda8 <ferror@plt+0x2bdc8>
  435408:	cbz	x21, 435430 <ferror@plt+0x31450>
  43540c:	ldrb	w8, [x21]
  435410:	cbz	w8, 43543c <ferror@plt+0x3145c>
  435414:	adrp	x1, 45b000 <ferror@plt+0x57020>
  435418:	add	x1, x1, #0xfb6
  43541c:	mov	x0, x21
  435420:	bl	403e30 <strstr@plt>
  435424:	cmp	x0, #0x0
  435428:	cset	w8, ne  // ne = any
  43542c:	b	435444 <ferror@plt+0x31464>
  435430:	adrp	x21, 47b000 <ferror@plt+0x77020>
  435434:	mov	w8, wzr
  435438:	b	435440 <ferror@plt+0x31460>
  43543c:	adrp	x21, 47b000 <ferror@plt+0x77020>
  435440:	add	x21, x21, #0xb74
  435444:	mov	x0, x21
  435448:	str	w8, [x20]
  43544c:	bl	41f868 <ferror@plt+0x1b888>
  435450:	str	x0, [x20, #16]
  435454:	cbz	x19, 435460 <ferror@plt+0x31480>
  435458:	ldr	x8, [x20, #16]
  43545c:	str	x8, [x19]
  435460:	ldr	w0, [x20]
  435464:	ldp	x20, x19, [sp, #48]
  435468:	ldp	x22, x21, [sp, #32]
  43546c:	ldr	x23, [sp, #16]
  435470:	ldp	x29, x30, [sp], #64
  435474:	ret
  435478:	stp	x29, x30, [sp, #-32]!
  43547c:	str	x19, [sp, #16]
  435480:	mov	x19, x0
  435484:	ldr	x0, [x0, #8]
  435488:	mov	x29, sp
  43548c:	bl	414260 <ferror@plt+0x10280>
  435490:	ldr	x0, [x19, #16]
  435494:	bl	414260 <ferror@plt+0x10280>
  435498:	mov	x0, x19
  43549c:	ldr	x19, [sp, #16]
  4354a0:	ldp	x29, x30, [sp], #32
  4354a4:	b	414260 <ferror@plt+0x10280>
  4354a8:	sub	sp, sp, #0x20
  4354ac:	add	x0, sp, #0x8
  4354b0:	stp	x29, x30, [sp, #16]
  4354b4:	add	x29, sp, #0x10
  4354b8:	bl	43532c <ferror@plt+0x3134c>
  4354bc:	ldr	x0, [sp, #8]
  4354c0:	bl	41f868 <ferror@plt+0x1b888>
  4354c4:	ldp	x29, x30, [sp, #16]
  4354c8:	add	sp, sp, #0x20
  4354cc:	ret
  4354d0:	stp	x29, x30, [sp, #-32]!
  4354d4:	stp	x20, x19, [sp, #16]
  4354d8:	mov	x29, sp
  4354dc:	cbz	x0, 435518 <ferror@plt+0x31538>
  4354e0:	mov	x19, x0
  4354e4:	mov	w0, #0x8                   	// #8
  4354e8:	bl	433d04 <ferror@plt+0x2fd24>
  4354ec:	mov	x1, x19
  4354f0:	mov	x20, x0
  4354f4:	bl	435544 <ferror@plt+0x31564>
  4354f8:	mov	x0, x20
  4354fc:	mov	x1, xzr
  435500:	bl	4346c8 <ferror@plt+0x306e8>
  435504:	mov	x0, x20
  435508:	ldp	x20, x19, [sp, #16]
  43550c:	mov	w1, wzr
  435510:	ldp	x29, x30, [sp], #32
  435514:	b	434020 <ferror@plt+0x30040>
  435518:	adrp	x0, 445000 <ferror@plt+0x41020>
  43551c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  435520:	adrp	x2, 47b000 <ferror@plt+0x77020>
  435524:	add	x0, x0, #0x2f
  435528:	add	x1, x1, #0xb24
  43552c:	add	x2, x2, #0xb51
  435530:	bl	415310 <ferror@plt+0x11330>
  435534:	ldp	x20, x19, [sp, #16]
  435538:	mov	x0, xzr
  43553c:	ldp	x29, x30, [sp], #32
  435540:	ret
  435544:	stp	x29, x30, [sp, #-96]!
  435548:	stp	x28, x27, [sp, #16]
  43554c:	stp	x26, x25, [sp, #32]
  435550:	stp	x24, x23, [sp, #48]
  435554:	stp	x22, x21, [sp, #64]
  435558:	stp	x20, x19, [sp, #80]
  43555c:	mov	x29, sp
  435560:	cbz	x1, 4356f4 <ferror@plt+0x31714>
  435564:	mov	x21, x1
  435568:	mov	x19, x0
  43556c:	mov	w1, #0x5f                  	// #95
  435570:	mov	x0, x21
  435574:	bl	403ca0 <strchr@plt>
  435578:	cmp	x0, #0x0
  43557c:	csel	x20, x0, x21, ne  // ne = any
  435580:	mov	x23, x0
  435584:	mov	w1, #0x2e                  	// #46
  435588:	mov	x0, x20
  43558c:	bl	403ca0 <strchr@plt>
  435590:	cmp	x0, #0x0
  435594:	mov	x24, x0
  435598:	csel	x0, x0, x20, ne  // ne = any
  43559c:	mov	w1, #0x40                  	// #64
  4355a0:	bl	403ca0 <strchr@plt>
  4355a4:	cbz	x0, 4355f4 <ferror@plt+0x31614>
  4355a8:	mov	x25, x0
  4355ac:	bl	41f868 <ferror@plt+0x1b888>
  4355b0:	mov	x20, x0
  4355b4:	mov	w26, #0x4                   	// #4
  4355b8:	cbz	x24, 43560c <ferror@plt+0x3162c>
  4355bc:	sub	x1, x25, x24
  4355c0:	mov	x0, x24
  4355c4:	orr	w26, w26, #0x1
  4355c8:	bl	41f90c <ferror@plt+0x1b92c>
  4355cc:	mov	x22, x0
  4355d0:	mov	x25, x24
  4355d4:	cbz	x23, 435614 <ferror@plt+0x31634>
  4355d8:	sub	x1, x25, x23
  4355dc:	mov	x0, x23
  4355e0:	orr	w26, w26, #0x2
  4355e4:	bl	41f90c <ferror@plt+0x1b92c>
  4355e8:	mov	x24, x0
  4355ec:	mov	x25, x23
  4355f0:	b	435618 <ferror@plt+0x31638>
  4355f4:	mov	x0, x21
  4355f8:	bl	403510 <strlen@plt>
  4355fc:	mov	x20, xzr
  435600:	mov	w26, wzr
  435604:	add	x25, x21, x0
  435608:	cbnz	x24, 4355bc <ferror@plt+0x315dc>
  43560c:	mov	x22, xzr
  435610:	cbnz	x23, 4355d8 <ferror@plt+0x315f8>
  435614:	mov	x24, xzr
  435618:	sub	x1, x25, x21
  43561c:	mov	x0, x21
  435620:	bl	41f90c <ferror@plt+0x1b92c>
  435624:	adrp	x27, 47d000 <ferror@plt+0x79020>
  435628:	mov	x21, x0
  43562c:	mov	w23, wzr
  435630:	mvn	w25, w26
  435634:	add	x27, x27, #0x4cf
  435638:	mov	w28, w26
  43563c:	b	435650 <ferror@plt+0x31670>
  435640:	add	w23, w23, #0x1
  435644:	cmp	w26, w23
  435648:	sub	w28, w28, #0x1
  43564c:	b.cc	43568c <ferror@plt+0x316ac>  // b.lo, b.ul, b.last
  435650:	tst	w28, w25
  435654:	b.ne	435640 <ferror@plt+0x31660>  // b.any
  435658:	tst	w28, #0x2
  43565c:	csel	x1, x27, x24, eq  // eq = none
  435660:	tst	w28, #0x1
  435664:	csel	x2, x27, x22, eq  // eq = none
  435668:	tst	w28, #0x4
  43566c:	csel	x3, x27, x20, eq  // eq = none
  435670:	mov	x0, x21
  435674:	mov	x4, xzr
  435678:	bl	41fab0 <ferror@plt+0x1bad0>
  43567c:	mov	x1, x0
  435680:	mov	x0, x19
  435684:	bl	4346c8 <ferror@plt+0x306e8>
  435688:	b	435640 <ferror@plt+0x31660>
  43568c:	mov	x0, x21
  435690:	bl	414260 <ferror@plt+0x10280>
  435694:	tbnz	w26, #0, 4356bc <ferror@plt+0x316dc>
  435698:	tbnz	w26, #1, 4356c8 <ferror@plt+0x316e8>
  43569c:	tbnz	w26, #2, 4356d4 <ferror@plt+0x316f4>
  4356a0:	ldp	x20, x19, [sp, #80]
  4356a4:	ldp	x22, x21, [sp, #64]
  4356a8:	ldp	x24, x23, [sp, #48]
  4356ac:	ldp	x26, x25, [sp, #32]
  4356b0:	ldp	x28, x27, [sp, #16]
  4356b4:	ldp	x29, x30, [sp], #96
  4356b8:	ret
  4356bc:	mov	x0, x22
  4356c0:	bl	414260 <ferror@plt+0x10280>
  4356c4:	tbz	w26, #1, 43569c <ferror@plt+0x316bc>
  4356c8:	mov	x0, x24
  4356cc:	bl	414260 <ferror@plt+0x10280>
  4356d0:	tbz	w26, #2, 4356a0 <ferror@plt+0x316c0>
  4356d4:	mov	x0, x20
  4356d8:	ldp	x20, x19, [sp, #80]
  4356dc:	ldp	x22, x21, [sp, #64]
  4356e0:	ldp	x24, x23, [sp, #48]
  4356e4:	ldp	x26, x25, [sp, #32]
  4356e8:	ldp	x28, x27, [sp, #16]
  4356ec:	ldp	x29, x30, [sp], #96
  4356f0:	b	414260 <ferror@plt+0x10280>
  4356f4:	ldp	x20, x19, [sp, #80]
  4356f8:	ldp	x22, x21, [sp, #64]
  4356fc:	ldp	x24, x23, [sp, #48]
  435700:	ldp	x26, x25, [sp, #32]
  435704:	ldp	x28, x27, [sp, #16]
  435708:	adrp	x0, 445000 <ferror@plt+0x41020>
  43570c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  435710:	adrp	x2, 47b000 <ferror@plt+0x77020>
  435714:	add	x0, x0, #0x2f
  435718:	add	x1, x1, #0xb7d
  43571c:	add	x2, x2, #0xb51
  435720:	ldp	x29, x30, [sp], #96
  435724:	b	415310 <ferror@plt+0x11330>
  435728:	sub	sp, sp, #0x180
  43572c:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  435730:	add	x0, x0, #0x8b0
  435734:	stp	x29, x30, [sp, #288]
  435738:	stp	x28, x27, [sp, #304]
  43573c:	stp	x26, x25, [sp, #320]
  435740:	stp	x24, x23, [sp, #336]
  435744:	stp	x22, x21, [sp, #352]
  435748:	stp	x20, x19, [sp, #368]
  43574c:	add	x29, sp, #0x120
  435750:	bl	430534 <ferror@plt+0x2c554>
  435754:	mov	x19, x0
  435758:	cbnz	x0, 435778 <ferror@plt+0x31798>
  43575c:	mov	w0, #0x10                  	// #16
  435760:	bl	4141b0 <ferror@plt+0x101d0>
  435764:	mov	x19, x0
  435768:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  43576c:	add	x0, x0, #0x8b0
  435770:	mov	x1, x19
  435774:	bl	430600 <ferror@plt+0x2c620>
  435778:	adrp	x0, 47b000 <ferror@plt+0x77020>
  43577c:	add	x0, x0, #0xbb5
  435780:	bl	408dfc <ferror@plt+0x4e1c>
  435784:	cbz	x0, 435790 <ferror@plt+0x317b0>
  435788:	ldrb	w8, [x0]
  43578c:	cbnz	w8, 4357dc <ferror@plt+0x317fc>
  435790:	adrp	x0, 47b000 <ferror@plt+0x77020>
  435794:	add	x0, x0, #0xbbe
  435798:	bl	408dfc <ferror@plt+0x4e1c>
  43579c:	cbz	x0, 4357a8 <ferror@plt+0x317c8>
  4357a0:	ldrb	w8, [x0]
  4357a4:	cbnz	w8, 4357dc <ferror@plt+0x317fc>
  4357a8:	adrp	x0, 47b000 <ferror@plt+0x77020>
  4357ac:	add	x0, x0, #0xb60
  4357b0:	bl	408dfc <ferror@plt+0x4e1c>
  4357b4:	cbz	x0, 4357c0 <ferror@plt+0x317e0>
  4357b8:	ldrb	w8, [x0]
  4357bc:	cbnz	w8, 4357dc <ferror@plt+0x317fc>
  4357c0:	adrp	x0, 47b000 <ferror@plt+0x77020>
  4357c4:	add	x0, x0, #0xbc5
  4357c8:	bl	408dfc <ferror@plt+0x4e1c>
  4357cc:	cbz	x0, 4357d8 <ferror@plt+0x317f8>
  4357d0:	ldrb	w8, [x0]
  4357d4:	cbnz	w8, 4357dc <ferror@plt+0x317fc>
  4357d8:	mov	x0, xzr
  4357dc:	ldr	x20, [x19]
  4357e0:	adrp	x8, 445000 <ferror@plt+0x41020>
  4357e4:	add	x8, x8, #0x1aa
  4357e8:	cmp	x0, #0x0
  4357ec:	csel	x21, x8, x0, eq  // eq = none
  4357f0:	cbz	x20, 435804 <ferror@plt+0x31824>
  4357f4:	mov	x0, x20
  4357f8:	mov	x1, x21
  4357fc:	bl	403b30 <strcmp@plt>
  435800:	cbz	w0, 435a6c <ferror@plt+0x31a8c>
  435804:	mov	x0, x20
  435808:	bl	414260 <ferror@plt+0x10280>
  43580c:	ldr	x0, [x19, #8]
  435810:	bl	4212b0 <ferror@plt+0x1d2d0>
  435814:	mov	x0, x21
  435818:	bl	41f868 <ferror@plt+0x1b888>
  43581c:	str	x0, [x19]
  435820:	mov	w0, #0x8                   	// #8
  435824:	str	x19, [sp]
  435828:	bl	433d04 <ferror@plt+0x2fd24>
  43582c:	adrp	x1, 440000 <ferror@plt+0x3c020>
  435830:	mov	x20, x0
  435834:	add	x1, x1, #0xf5d
  435838:	mov	x0, x21
  43583c:	mov	w2, wzr
  435840:	bl	420ee0 <ferror@plt+0x1cf00>
  435844:	ldr	x26, [x0]
  435848:	str	x0, [sp, #8]
  43584c:	cbz	x26, 435a28 <ferror@plt+0x31a48>
  435850:	ldr	x24, [sp, #8]
  435854:	add	x8, sp, #0x18
  435858:	adrp	x23, 48e000 <ferror@plt+0x8a020>
  43585c:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  435860:	orr	x25, x8, #0x1
  435864:	orr	x19, x8, #0x2
  435868:	str	x20, [sp, #16]
  43586c:	b	435890 <ferror@plt+0x318b0>
  435870:	mov	w8, #0x1                   	// #1
  435874:	mov	x26, x27
  435878:	strb	w8, [x22, #4088]
  43587c:	mov	x0, x20
  435880:	mov	x1, x26
  435884:	bl	435544 <ferror@plt+0x31564>
  435888:	ldr	x26, [x24, #8]!
  43588c:	cbz	x26, 435a28 <ferror@plt+0x31a48>
  435890:	ldr	x8, [x23, #4080]
  435894:	cbnz	x8, 4359e8 <ferror@plt+0x31a08>
  435898:	adrp	x0, 40d000 <ferror@plt+0x9020>
  43589c:	adrp	x1, 40d000 <ferror@plt+0x9020>
  4358a0:	add	x0, x0, #0xec
  4358a4:	add	x1, x1, #0xd0
  4358a8:	bl	40b878 <ferror@plt+0x7898>
  4358ac:	str	x0, [x23, #4080]
  4358b0:	adrp	x0, 47b000 <ferror@plt+0x77020>
  4358b4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4358b8:	add	x0, x0, #0xbca
  4358bc:	add	x1, x1, #0xed7
  4358c0:	bl	4037d0 <fopen@plt>
  4358c4:	cbz	x0, 4359e8 <ferror@plt+0x31a08>
  4358c8:	mov	x27, x0
  4358cc:	add	x0, sp, #0x18
  4358d0:	mov	w1, #0x100                 	// #256
  4358d4:	mov	x2, x27
  4358d8:	bl	403620 <fgets_unlocked@plt>
  4358dc:	cbz	x0, 4359dc <ferror@plt+0x319fc>
  4358e0:	add	x0, sp, #0x18
  4358e4:	bl	420de0 <ferror@plt+0x1ce00>
  4358e8:	bl	420e68 <ferror@plt+0x1ce88>
  4358ec:	ldrb	w10, [sp, #24]
  4358f0:	cbz	w10, 4358cc <ferror@plt+0x318ec>
  4358f4:	cmp	w10, #0x23
  4358f8:	b.eq	4358cc <ferror@plt+0x318ec>  // b.none
  4358fc:	add	x9, sp, #0x18
  435900:	mov	x8, x19
  435904:	mov	x28, x25
  435908:	b	435918 <ferror@plt+0x31938>
  43590c:	ldrb	w10, [x9, #1]!
  435910:	add	x28, x28, #0x1
  435914:	add	x8, x8, #0x1
  435918:	and	w10, w10, #0xff
  43591c:	cmp	w10, #0x1f
  435920:	b.gt	435934 <ferror@plt+0x31954>
  435924:	cbz	w10, 4358cc <ferror@plt+0x318ec>
  435928:	cmp	w10, #0x9
  43592c:	b.ne	43590c <ferror@plt+0x3192c>  // b.any
  435930:	b	435944 <ferror@plt+0x31964>
  435934:	cmp	w10, #0x3a
  435938:	b.eq	435944 <ferror@plt+0x31964>  // b.none
  43593c:	cmp	w10, #0x20
  435940:	b.ne	43590c <ferror@plt+0x3192c>  // b.any
  435944:	strb	wzr, [x9]
  435948:	b	435954 <ferror@plt+0x31974>
  43594c:	add	x28, x28, #0x1
  435950:	add	x8, x8, #0x1
  435954:	ldrb	w9, [x28]
  435958:	cmp	w9, #0x9
  43595c:	b.eq	43594c <ferror@plt+0x3196c>  // b.none
  435960:	cmp	w9, #0x20
  435964:	b.eq	43594c <ferror@plt+0x3196c>  // b.none
  435968:	cbz	w9, 4358cc <ferror@plt+0x318ec>
  43596c:	ands	w9, w9, #0xff
  435970:	b.eq	435998 <ferror@plt+0x319b8>  // b.none
  435974:	cmp	w9, #0x20
  435978:	b.eq	435994 <ferror@plt+0x319b4>  // b.none
  43597c:	cmp	w9, #0x9
  435980:	b.eq	435994 <ferror@plt+0x319b4>  // b.none
  435984:	ldrb	w9, [x8], #1
  435988:	ands	w9, w9, #0xff
  43598c:	b.ne	435974 <ferror@plt+0x31994>  // b.any
  435990:	b	435998 <ferror@plt+0x319b8>
  435994:	sturb	wzr, [x8, #-1]
  435998:	ldr	x0, [x23, #4080]
  43599c:	add	x1, sp, #0x18
  4359a0:	bl	40c170 <ferror@plt+0x8190>
  4359a4:	cbnz	x0, 4358cc <ferror@plt+0x318ec>
  4359a8:	ldr	x21, [x23, #4080]
  4359ac:	add	x0, sp, #0x18
  4359b0:	bl	41f868 <ferror@plt+0x1b888>
  4359b4:	mov	x20, x22
  4359b8:	mov	x22, x0
  4359bc:	mov	x0, x28
  4359c0:	bl	41f868 <ferror@plt+0x1b888>
  4359c4:	mov	x2, x0
  4359c8:	mov	x0, x21
  4359cc:	mov	x1, x22
  4359d0:	mov	x22, x20
  4359d4:	bl	40c3fc <ferror@plt+0x841c>
  4359d8:	b	4358cc <ferror@plt+0x318ec>
  4359dc:	mov	x0, x27
  4359e0:	bl	403790 <fclose@plt>
  4359e4:	ldr	x20, [sp, #16]
  4359e8:	mov	w21, #0x1f                  	// #31
  4359ec:	ldr	x0, [x23, #4080]
  4359f0:	mov	x1, x26
  4359f4:	bl	40c170 <ferror@plt+0x8190>
  4359f8:	cbz	x0, 43587c <ferror@plt+0x3189c>
  4359fc:	mov	x1, x26
  435a00:	mov	x27, x0
  435a04:	bl	403b30 <strcmp@plt>
  435a08:	cbz	w0, 43587c <ferror@plt+0x3189c>
  435a0c:	subs	w21, w21, #0x1
  435a10:	mov	x26, x27
  435a14:	b.ne	4359ec <ferror@plt+0x31a0c>  // b.any
  435a18:	ldrb	w8, [x22, #4088]
  435a1c:	tbnz	w8, #0, 435870 <ferror@plt+0x31890>
  435a20:	bl	435ac0 <ferror@plt+0x31ae0>
  435a24:	b	435870 <ferror@plt+0x31890>
  435a28:	ldr	x0, [sp, #8]
  435a2c:	bl	4212b0 <ferror@plt+0x1d2d0>
  435a30:	adrp	x0, 445000 <ferror@plt+0x41020>
  435a34:	add	x0, x0, #0x1aa
  435a38:	bl	41f868 <ferror@plt+0x1b888>
  435a3c:	mov	x1, x0
  435a40:	mov	x0, x20
  435a44:	bl	4346c8 <ferror@plt+0x306e8>
  435a48:	mov	x0, x20
  435a4c:	mov	x1, xzr
  435a50:	bl	4346c8 <ferror@plt+0x306e8>
  435a54:	mov	x0, x20
  435a58:	mov	w1, wzr
  435a5c:	bl	434020 <ferror@plt+0x30040>
  435a60:	ldr	x8, [sp]
  435a64:	str	x0, [x8, #8]
  435a68:	b	435a70 <ferror@plt+0x31a90>
  435a6c:	ldr	x0, [x19, #8]
  435a70:	ldp	x20, x19, [sp, #368]
  435a74:	ldp	x22, x21, [sp, #352]
  435a78:	ldp	x24, x23, [sp, #336]
  435a7c:	ldp	x26, x25, [sp, #320]
  435a80:	ldp	x28, x27, [sp, #304]
  435a84:	ldp	x29, x30, [sp, #288]
  435a88:	add	sp, sp, #0x180
  435a8c:	ret
  435a90:	stp	x29, x30, [sp, #-32]!
  435a94:	str	x19, [sp, #16]
  435a98:	mov	x19, x0
  435a9c:	ldr	x0, [x0]
  435aa0:	mov	x29, sp
  435aa4:	bl	414260 <ferror@plt+0x10280>
  435aa8:	ldr	x0, [x19, #8]
  435aac:	bl	4212b0 <ferror@plt+0x1d2d0>
  435ab0:	mov	x0, x19
  435ab4:	ldr	x19, [sp, #16]
  435ab8:	ldp	x29, x30, [sp], #32
  435abc:	b	414260 <ferror@plt+0x10280>
  435ac0:	sub	sp, sp, #0x120
  435ac4:	stp	x29, x30, [sp, #256]
  435ac8:	add	x29, sp, #0x100
  435acc:	mov	x8, #0xffffffffffffffc8    	// #-56
  435ad0:	mov	x9, sp
  435ad4:	sub	x10, x29, #0x78
  435ad8:	movk	x8, #0xff80, lsl #32
  435adc:	add	x11, x29, #0x20
  435ae0:	add	x9, x9, #0x80
  435ae4:	add	x10, x10, #0x38
  435ae8:	stp	x9, x8, [x29, #-16]
  435aec:	stp	x11, x10, [x29, #-32]
  435af0:	stp	x1, x2, [x29, #-120]
  435af4:	stp	x3, x4, [x29, #-104]
  435af8:	stp	x5, x6, [x29, #-88]
  435afc:	stur	x7, [x29, #-72]
  435b00:	stp	q0, q1, [sp]
  435b04:	ldp	q0, q1, [x29, #-32]
  435b08:	adrp	x0, 445000 <ferror@plt+0x41020>
  435b0c:	adrp	x2, 47b000 <ferror@plt+0x77020>
  435b10:	add	x0, x0, #0x2f
  435b14:	add	x2, x2, #0xbe9
  435b18:	sub	x3, x29, #0x40
  435b1c:	mov	w1, #0x10                  	// #16
  435b20:	str	x28, [sp, #272]
  435b24:	stp	q2, q3, [sp, #32]
  435b28:	stp	q4, q5, [sp, #64]
  435b2c:	stp	q6, q7, [sp, #96]
  435b30:	stp	q0, q1, [x29, #-64]
  435b34:	bl	4155f0 <ferror@plt+0x11610>
  435b38:	ldr	x28, [sp, #272]
  435b3c:	ldp	x29, x30, [sp, #256]
  435b40:	add	sp, sp, #0x120
  435b44:	ret
  435b48:	stp	x29, x30, [sp, #-32]!
  435b4c:	str	x19, [sp, #16]
  435b50:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  435b54:	ldr	w0, [x19, #4092]
  435b58:	mov	x29, sp
  435b5c:	cbz	w0, 435b6c <ferror@plt+0x31b8c>
  435b60:	ldr	x19, [sp, #16]
  435b64:	ldp	x29, x30, [sp], #32
  435b68:	ret
  435b6c:	adrp	x0, 47b000 <ferror@plt+0x77020>
  435b70:	add	x0, x0, #0xc21
  435b74:	bl	41a6d4 <ferror@plt+0x166f4>
  435b78:	str	w0, [x19, #4092]
  435b7c:	b	435b60 <ferror@plt+0x31b80>
  435b80:	stp	x29, x30, [sp, #-80]!
  435b84:	stp	x26, x25, [sp, #16]
  435b88:	stp	x24, x23, [sp, #32]
  435b8c:	stp	x22, x21, [sp, #48]
  435b90:	stp	x20, x19, [sp, #64]
  435b94:	mov	x29, sp
  435b98:	mov	x19, x1
  435b9c:	mov	x21, x0
  435ba0:	bl	403d80 <iconv_open@plt>
  435ba4:	cmn	x0, #0x1
  435ba8:	b.ne	435c90 <ferror@plt+0x31cb0>  // b.any
  435bac:	bl	403ee0 <__errno_location@plt>
  435bb0:	ldr	w8, [x0]
  435bb4:	cmp	w8, #0x16
  435bb8:	b.ne	435c8c <ferror@plt+0x31cac>  // b.any
  435bbc:	mov	x20, x0
  435bc0:	mov	x0, x21
  435bc4:	bl	435224 <ferror@plt+0x31244>
  435bc8:	mov	x22, x0
  435bcc:	mov	x0, x19
  435bd0:	bl	435224 <ferror@plt+0x31244>
  435bd4:	cbz	x0, 435c4c <ferror@plt+0x31c6c>
  435bd8:	ldr	x1, [x0]
  435bdc:	mov	x23, x0
  435be0:	cbz	x1, 435c4c <ferror@plt+0x31c6c>
  435be4:	add	x25, x22, #0x8
  435be8:	b	435bf4 <ferror@plt+0x31c14>
  435bec:	ldr	x1, [x23, #8]!
  435bf0:	cbz	x1, 435c4c <ferror@plt+0x31c6c>
  435bf4:	mov	x0, x21
  435bf8:	bl	403d80 <iconv_open@plt>
  435bfc:	cmn	x0, #0x1
  435c00:	b.ne	435c90 <ferror@plt+0x31cb0>  // b.any
  435c04:	ldr	w8, [x20]
  435c08:	cmp	w8, #0x16
  435c0c:	b.ne	435c8c <ferror@plt+0x31cac>  // b.any
  435c10:	cbz	x22, 435bec <ferror@plt+0x31c0c>
  435c14:	ldr	x0, [x22]
  435c18:	cbz	x0, 435bec <ferror@plt+0x31c0c>
  435c1c:	ldr	x24, [x23]
  435c20:	mov	x26, x25
  435c24:	mov	x1, x24
  435c28:	bl	403d80 <iconv_open@plt>
  435c2c:	cmn	x0, #0x1
  435c30:	b.ne	435c90 <ferror@plt+0x31cb0>  // b.any
  435c34:	ldr	w8, [x20]
  435c38:	cmp	w8, #0x16
  435c3c:	b.ne	435c8c <ferror@plt+0x31cac>  // b.any
  435c40:	ldr	x0, [x26], #8
  435c44:	cbnz	x0, 435c24 <ferror@plt+0x31c44>
  435c48:	b	435bec <ferror@plt+0x31c0c>
  435c4c:	cbz	x22, 435c8c <ferror@plt+0x31cac>
  435c50:	ldr	x8, [x22]
  435c54:	cbz	x8, 435c8c <ferror@plt+0x31cac>
  435c58:	add	x21, x22, #0x8
  435c5c:	mov	x0, x8
  435c60:	mov	x1, x19
  435c64:	bl	403d80 <iconv_open@plt>
  435c68:	cmn	x0, #0x1
  435c6c:	b.ne	435c90 <ferror@plt+0x31cb0>  // b.any
  435c70:	ldr	w8, [x20]
  435c74:	cmp	w8, #0x16
  435c78:	b.ne	435c8c <ferror@plt+0x31cac>  // b.any
  435c7c:	ldr	x8, [x21], #8
  435c80:	mov	x0, #0xffffffffffffffff    	// #-1
  435c84:	cbnz	x8, 435c5c <ferror@plt+0x31c7c>
  435c88:	b	435c90 <ferror@plt+0x31cb0>
  435c8c:	mov	x0, #0xffffffffffffffff    	// #-1
  435c90:	ldp	x20, x19, [sp, #64]
  435c94:	ldp	x22, x21, [sp, #48]
  435c98:	ldp	x24, x23, [sp, #32]
  435c9c:	ldp	x26, x25, [sp, #16]
  435ca0:	ldp	x29, x30, [sp], #80
  435ca4:	ret
  435ca8:	b	403b50 <iconv@plt>
  435cac:	b	4035a0 <iconv_close@plt>
  435cb0:	sub	sp, sp, #0x80
  435cb4:	cmn	x2, #0x1
  435cb8:	stp	x29, x30, [sp, #32]
  435cbc:	stp	x28, x27, [sp, #48]
  435cc0:	stp	x26, x25, [sp, #64]
  435cc4:	stp	x24, x23, [sp, #80]
  435cc8:	stp	x22, x21, [sp, #96]
  435ccc:	stp	x20, x19, [sp, #112]
  435cd0:	add	x29, sp, #0x20
  435cd4:	b.eq	435eb0 <ferror@plt+0x31ed0>  // b.none
  435cd8:	mov	x20, x5
  435cdc:	mov	x19, x4
  435ce0:	mov	x22, x3
  435ce4:	mov	x25, x2
  435ce8:	mov	x23, x1
  435cec:	mov	x24, x0
  435cf0:	tbz	x1, #63, 435d00 <ferror@plt+0x31d20>
  435cf4:	mov	x0, x24
  435cf8:	bl	403510 <strlen@plt>
  435cfc:	mov	x23, x0
  435d00:	add	x26, x23, #0x4
  435d04:	mov	x0, x26
  435d08:	stp	x23, x24, [sp, #8]
  435d0c:	str	x23, [sp]
  435d10:	bl	4140ec <ferror@plt+0x1010c>
  435d14:	mov	x21, x0
  435d18:	mov	w27, wzr
  435d1c:	stur	x0, [x29, #-8]
  435d20:	cbz	w27, 435d3c <ferror@plt+0x31d5c>
  435d24:	add	x2, sp, #0x8
  435d28:	sub	x3, x29, #0x8
  435d2c:	mov	x4, sp
  435d30:	mov	x0, x25
  435d34:	mov	x1, xzr
  435d38:	b	435d50 <ferror@plt+0x31d70>
  435d3c:	add	x1, sp, #0x10
  435d40:	add	x2, sp, #0x8
  435d44:	sub	x3, x29, #0x8
  435d48:	mov	x4, sp
  435d4c:	mov	x0, x25
  435d50:	bl	403b50 <iconv@plt>
  435d54:	cmn	x0, #0x1
  435d58:	b.eq	435d6c <ferror@plt+0x31d8c>  // b.none
  435d5c:	cbnz	w27, 435de8 <ferror@plt+0x31e08>
  435d60:	str	xzr, [sp, #8]
  435d64:	mov	w27, #0x1                   	// #1
  435d68:	b	435d20 <ferror@plt+0x31d40>
  435d6c:	bl	403ee0 <__errno_location@plt>
  435d70:	ldr	w0, [x0]
  435d74:	cmp	w0, #0x7
  435d78:	b.ne	435db0 <ferror@plt+0x31dd0>  // b.any
  435d7c:	ldur	x8, [x29, #-8]
  435d80:	lsl	x26, x26, #1
  435d84:	mov	x0, x21
  435d88:	mov	x1, x26
  435d8c:	sub	x28, x8, x21
  435d90:	bl	414200 <ferror@plt+0x10220>
  435d94:	add	x8, x0, x28
  435d98:	sub	x9, x26, x28
  435d9c:	stur	x8, [x29, #-8]
  435da0:	sub	x8, x9, #0x4
  435da4:	mov	x21, x0
  435da8:	str	x8, [sp]
  435dac:	b	435d20 <ferror@plt+0x31d40>
  435db0:	cmp	w0, #0x16
  435db4:	b.eq	435de8 <ferror@plt+0x31e08>  // b.none
  435db8:	cmp	w0, #0x54
  435dbc:	b.ne	435e7c <ferror@plt+0x31e9c>  // b.any
  435dc0:	adrp	x25, 48e000 <ferror@plt+0x8a020>
  435dc4:	ldr	w1, [x25, #4092]
  435dc8:	cbz	w1, 435ee8 <ferror@plt+0x31f08>
  435dcc:	adrp	x3, 45b000 <ferror@plt+0x57020>
  435dd0:	add	x3, x3, #0xf71
  435dd4:	mov	w2, #0x1                   	// #1
  435dd8:	mov	x0, x20
  435ddc:	mov	w25, #0x1                   	// #1
  435de0:	bl	40954c <ferror@plt+0x556c>
  435de4:	b	435dec <ferror@plt+0x31e0c>
  435de8:	mov	w25, wzr
  435dec:	ldur	x8, [x29, #-8]
  435df0:	str	wzr, [x8]
  435df4:	ldr	x8, [sp, #16]
  435df8:	sub	x8, x8, x24
  435dfc:	cbz	x22, 435e08 <ferror@plt+0x31e28>
  435e00:	str	x8, [x22]
  435e04:	b	435e38 <ferror@plt+0x31e58>
  435e08:	cbnz	w25, 435e38 <ferror@plt+0x31e58>
  435e0c:	cmp	x8, x23
  435e10:	b.eq	435e38 <ferror@plt+0x31e58>  // b.none
  435e14:	adrp	x22, 48e000 <ferror@plt+0x8a020>
  435e18:	ldr	w1, [x22, #4092]
  435e1c:	cbz	w1, 435ed0 <ferror@plt+0x31ef0>
  435e20:	adrp	x3, 45b000 <ferror@plt+0x57020>
  435e24:	add	x3, x3, #0xf46
  435e28:	mov	w2, #0x3                   	// #3
  435e2c:	mov	x0, x20
  435e30:	bl	40954c <ferror@plt+0x556c>
  435e34:	mov	w25, #0x1                   	// #1
  435e38:	cbz	x19, 435e48 <ferror@plt+0x31e68>
  435e3c:	ldur	x8, [x29, #-8]
  435e40:	sub	x8, x8, x21
  435e44:	str	x8, [x19]
  435e48:	cbz	w25, 435e58 <ferror@plt+0x31e78>
  435e4c:	mov	x0, x21
  435e50:	bl	414260 <ferror@plt+0x10280>
  435e54:	mov	x21, xzr
  435e58:	mov	x0, x21
  435e5c:	ldp	x20, x19, [sp, #112]
  435e60:	ldp	x22, x21, [sp, #96]
  435e64:	ldp	x24, x23, [sp, #80]
  435e68:	ldp	x26, x25, [sp, #64]
  435e6c:	ldp	x28, x27, [sp, #48]
  435e70:	ldp	x29, x30, [sp, #32]
  435e74:	add	sp, sp, #0x80
  435e78:	ret
  435e7c:	adrp	x26, 48e000 <ferror@plt+0x8a020>
  435e80:	ldr	w25, [x26, #4092]
  435e84:	cbz	w25, 435f00 <ferror@plt+0x31f20>
  435e88:	bl	42003c <ferror@plt+0x1c05c>
  435e8c:	adrp	x3, 47b000 <ferror@plt+0x77020>
  435e90:	mov	x4, x0
  435e94:	add	x3, x3, #0xca2
  435e98:	mov	w2, #0x2                   	// #2
  435e9c:	mov	x0, x20
  435ea0:	mov	w1, w25
  435ea4:	bl	40939c <ferror@plt+0x53bc>
  435ea8:	mov	w25, #0x1                   	// #1
  435eac:	b	435dec <ferror@plt+0x31e0c>
  435eb0:	adrp	x0, 445000 <ferror@plt+0x41020>
  435eb4:	adrp	x1, 47b000 <ferror@plt+0x77020>
  435eb8:	adrp	x2, 47b000 <ferror@plt+0x77020>
  435ebc:	add	x0, x0, #0x2f
  435ec0:	add	x1, x1, #0xc31
  435ec4:	add	x2, x2, #0xc89
  435ec8:	bl	415310 <ferror@plt+0x11330>
  435ecc:	b	435e54 <ferror@plt+0x31e74>
  435ed0:	adrp	x0, 47b000 <ferror@plt+0x77020>
  435ed4:	add	x0, x0, #0xc21
  435ed8:	bl	41a6d4 <ferror@plt+0x166f4>
  435edc:	mov	w1, w0
  435ee0:	str	w0, [x22, #4092]
  435ee4:	b	435e20 <ferror@plt+0x31e40>
  435ee8:	adrp	x0, 47b000 <ferror@plt+0x77020>
  435eec:	add	x0, x0, #0xc21
  435ef0:	bl	41a6d4 <ferror@plt+0x166f4>
  435ef4:	mov	w1, w0
  435ef8:	str	w0, [x25, #4092]
  435efc:	b	435dcc <ferror@plt+0x31dec>
  435f00:	adrp	x8, 47b000 <ferror@plt+0x77020>
  435f04:	add	x8, x8, #0xc21
  435f08:	mov	w27, w0
  435f0c:	mov	x0, x8
  435f10:	bl	41a6d4 <ferror@plt+0x166f4>
  435f14:	mov	w25, w0
  435f18:	mov	w0, w27
  435f1c:	str	w25, [x26, #4092]
  435f20:	b	435e88 <ferror@plt+0x31ea8>
  435f24:	stp	x29, x30, [sp, #-96]!
  435f28:	stp	x28, x27, [sp, #16]
  435f2c:	stp	x26, x25, [sp, #32]
  435f30:	stp	x24, x23, [sp, #48]
  435f34:	stp	x22, x21, [sp, #64]
  435f38:	stp	x20, x19, [sp, #80]
  435f3c:	mov	x29, sp
  435f40:	cbz	x0, 435fb4 <ferror@plt+0x31fd4>
  435f44:	mov	x25, x2
  435f48:	cbz	x2, 435fd4 <ferror@plt+0x31ff4>
  435f4c:	mov	x26, x3
  435f50:	cbz	x3, 435ff4 <ferror@plt+0x32014>
  435f54:	mov	x22, x1
  435f58:	mov	x23, x0
  435f5c:	mov	x0, x25
  435f60:	mov	x1, x26
  435f64:	mov	x21, x6
  435f68:	mov	x19, x5
  435f6c:	mov	x20, x4
  435f70:	bl	435b80 <ferror@plt+0x31ba0>
  435f74:	mov	x24, x0
  435f78:	cbz	x21, 43604c <ferror@plt+0x3206c>
  435f7c:	cmn	x24, #0x1
  435f80:	b.ne	43604c <ferror@plt+0x3206c>  // b.any
  435f84:	bl	403ee0 <__errno_location@plt>
  435f88:	adrp	x28, 48e000 <ferror@plt+0x8a020>
  435f8c:	ldr	w1, [x28, #4092]
  435f90:	ldr	w27, [x0]
  435f94:	cbz	w1, 436014 <ferror@plt+0x32034>
  435f98:	cmp	w27, #0x16
  435f9c:	b.ne	436030 <ferror@plt+0x32050>  // b.any
  435fa0:	adrp	x3, 47c000 <ferror@plt+0x78020>
  435fa4:	add	x3, x3, #0x3d
  435fa8:	mov	x0, x21
  435fac:	mov	w2, wzr
  435fb0:	b	436040 <ferror@plt+0x32060>
  435fb4:	adrp	x0, 445000 <ferror@plt+0x41020>
  435fb8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  435fbc:	adrp	x2, 43c000 <ferror@plt+0x38020>
  435fc0:	add	x0, x0, #0x2f
  435fc4:	add	x1, x1, #0xcbe
  435fc8:	add	x2, x2, #0xdc6
  435fcc:	bl	415310 <ferror@plt+0x11330>
  435fd0:	b	436094 <ferror@plt+0x320b4>
  435fd4:	adrp	x0, 445000 <ferror@plt+0x41020>
  435fd8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  435fdc:	adrp	x2, 47b000 <ferror@plt+0x77020>
  435fe0:	add	x0, x0, #0x2f
  435fe4:	add	x1, x1, #0xcbe
  435fe8:	add	x2, x2, #0xd21
  435fec:	bl	415310 <ferror@plt+0x11330>
  435ff0:	b	436094 <ferror@plt+0x320b4>
  435ff4:	adrp	x0, 445000 <ferror@plt+0x41020>
  435ff8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  435ffc:	adrp	x2, 47b000 <ferror@plt+0x77020>
  436000:	add	x0, x0, #0x2f
  436004:	add	x1, x1, #0xcbe
  436008:	add	x2, x2, #0xd34
  43600c:	bl	415310 <ferror@plt+0x11330>
  436010:	b	436094 <ferror@plt+0x320b4>
  436014:	adrp	x0, 47b000 <ferror@plt+0x77020>
  436018:	add	x0, x0, #0xc21
  43601c:	bl	41a6d4 <ferror@plt+0x166f4>
  436020:	mov	w1, w0
  436024:	str	w0, [x28, #4092]
  436028:	cmp	w27, #0x16
  43602c:	b.eq	435fa0 <ferror@plt+0x31fc0>  // b.none
  436030:	adrp	x3, 47c000 <ferror@plt+0x78020>
  436034:	add	x3, x3, #0x79
  436038:	mov	w2, #0x2                   	// #2
  43603c:	mov	x0, x21
  436040:	mov	x4, x26
  436044:	mov	x5, x25
  436048:	bl	40939c <ferror@plt+0x53bc>
  43604c:	cmn	x24, #0x1
  436050:	b.eq	436084 <ferror@plt+0x320a4>  // b.none
  436054:	mov	x0, x23
  436058:	mov	x1, x22
  43605c:	mov	x2, x24
  436060:	mov	x3, x20
  436064:	mov	x4, x19
  436068:	mov	x5, x21
  43606c:	bl	435cb0 <ferror@plt+0x31cd0>
  436070:	mov	x19, x0
  436074:	mov	x0, x24
  436078:	bl	4035a0 <iconv_close@plt>
  43607c:	mov	x0, x19
  436080:	b	436098 <ferror@plt+0x320b8>
  436084:	cbz	x20, 43608c <ferror@plt+0x320ac>
  436088:	str	xzr, [x20]
  43608c:	cbz	x19, 436094 <ferror@plt+0x320b4>
  436090:	str	xzr, [x19]
  436094:	mov	x0, xzr
  436098:	ldp	x20, x19, [sp, #80]
  43609c:	ldp	x22, x21, [sp, #64]
  4360a0:	ldp	x24, x23, [sp, #48]
  4360a4:	ldp	x26, x25, [sp, #32]
  4360a8:	ldp	x28, x27, [sp, #16]
  4360ac:	ldp	x29, x30, [sp], #96
  4360b0:	ret
  4360b4:	sub	sp, sp, #0xb0
  4360b8:	stp	x29, x30, [sp, #80]
  4360bc:	stp	x28, x27, [sp, #96]
  4360c0:	stp	x26, x25, [sp, #112]
  4360c4:	stp	x24, x23, [sp, #128]
  4360c8:	stp	x22, x21, [sp, #144]
  4360cc:	stp	x20, x19, [sp, #160]
  4360d0:	add	x29, sp, #0x50
  4360d4:	str	xzr, [sp, #40]
  4360d8:	cbz	x0, 4361d4 <ferror@plt+0x321f4>
  4360dc:	mov	x22, x2
  4360e0:	cbz	x2, 4361f4 <ferror@plt+0x32214>
  4360e4:	mov	x27, x3
  4360e8:	cbz	x3, 436214 <ferror@plt+0x32234>
  4360ec:	mov	x21, x7
  4360f0:	mov	x19, x6
  4360f4:	mov	x25, x5
  4360f8:	mov	x20, x4
  4360fc:	mov	x26, x1
  436100:	mov	x28, x0
  436104:	tbz	x1, #63, 436114 <ferror@plt+0x32134>
  436108:	mov	x0, x28
  43610c:	bl	403510 <strlen@plt>
  436110:	mov	x26, x0
  436114:	add	x6, sp, #0x28
  436118:	mov	x0, x28
  43611c:	mov	x1, x26
  436120:	mov	x2, x22
  436124:	mov	x3, x27
  436128:	mov	x4, x25
  43612c:	mov	x5, x19
  436130:	bl	435f24 <ferror@plt+0x31f44>
  436134:	ldr	x23, [sp, #40]
  436138:	cbz	x23, 4361c0 <ferror@plt+0x321e0>
  43613c:	adrp	x24, 48e000 <ferror@plt+0x8a020>
  436140:	ldr	w1, [x24, #4092]
  436144:	cbz	w1, 436234 <ferror@plt+0x32254>
  436148:	mov	w2, #0x1                   	// #1
  43614c:	mov	x0, x23
  436150:	bl	409374 <ferror@plt+0x5394>
  436154:	ldr	x1, [sp, #40]
  436158:	cbz	w0, 4361c8 <ferror@plt+0x321e8>
  43615c:	mov	x0, x1
  436160:	bl	409254 <ferror@plt+0x5274>
  436164:	adrp	x1, 45b000 <ferror@plt+0x57020>
  436168:	add	x1, x1, #0xfb6
  43616c:	mov	x0, x22
  436170:	str	xzr, [sp, #40]
  436174:	bl	435b80 <ferror@plt+0x31ba0>
  436178:	mov	x23, x0
  43617c:	str	x20, [sp, #24]
  436180:	cbz	x21, 436288 <ferror@plt+0x322a8>
  436184:	cmn	x23, #0x1
  436188:	b.ne	436288 <ferror@plt+0x322a8>  // b.any
  43618c:	bl	403ee0 <__errno_location@plt>
  436190:	ldr	w1, [x24, #4092]
  436194:	ldr	w20, [x0]
  436198:	cbz	w1, 43624c <ferror@plt+0x3226c>
  43619c:	cmp	w20, #0x16
  4361a0:	b.ne	436268 <ferror@plt+0x32288>  // b.any
  4361a4:	adrp	x3, 47c000 <ferror@plt+0x78020>
  4361a8:	adrp	x4, 45b000 <ferror@plt+0x57020>
  4361ac:	add	x3, x3, #0x3d
  4361b0:	add	x4, x4, #0xfb6
  4361b4:	mov	x0, x21
  4361b8:	mov	w2, wzr
  4361bc:	b	436280 <ferror@plt+0x322a0>
  4361c0:	mov	x24, x0
  4361c4:	b	4364cc <ferror@plt+0x324ec>
  4361c8:	mov	x0, x21
  4361cc:	bl	409614 <ferror@plt+0x5634>
  4361d0:	b	4364c8 <ferror@plt+0x324e8>
  4361d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4361d8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4361dc:	adrp	x2, 43c000 <ferror@plt+0x38020>
  4361e0:	add	x0, x0, #0x2f
  4361e4:	add	x1, x1, #0xd49
  4361e8:	add	x2, x2, #0xdc6
  4361ec:	bl	415310 <ferror@plt+0x11330>
  4361f0:	b	4364c8 <ferror@plt+0x324e8>
  4361f4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4361f8:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4361fc:	adrp	x2, 47b000 <ferror@plt+0x77020>
  436200:	add	x0, x0, #0x2f
  436204:	add	x1, x1, #0xd49
  436208:	add	x2, x2, #0xd21
  43620c:	bl	415310 <ferror@plt+0x11330>
  436210:	b	4364c8 <ferror@plt+0x324e8>
  436214:	adrp	x0, 445000 <ferror@plt+0x41020>
  436218:	adrp	x1, 47b000 <ferror@plt+0x77020>
  43621c:	adrp	x2, 47b000 <ferror@plt+0x77020>
  436220:	add	x0, x0, #0x2f
  436224:	add	x1, x1, #0xd49
  436228:	add	x2, x2, #0xd34
  43622c:	bl	415310 <ferror@plt+0x11330>
  436230:	b	4364c8 <ferror@plt+0x324e8>
  436234:	adrp	x0, 47b000 <ferror@plt+0x77020>
  436238:	add	x0, x0, #0xc21
  43623c:	bl	41a6d4 <ferror@plt+0x166f4>
  436240:	mov	w1, w0
  436244:	str	w0, [x24, #4092]
  436248:	b	436148 <ferror@plt+0x32168>
  43624c:	adrp	x0, 47b000 <ferror@plt+0x77020>
  436250:	add	x0, x0, #0xc21
  436254:	bl	41a6d4 <ferror@plt+0x166f4>
  436258:	mov	w1, w0
  43625c:	str	w0, [x24, #4092]
  436260:	cmp	w20, #0x16
  436264:	b.eq	4361a4 <ferror@plt+0x321c4>  // b.none
  436268:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43626c:	adrp	x4, 45b000 <ferror@plt+0x57020>
  436270:	add	x3, x3, #0x79
  436274:	add	x4, x4, #0xfb6
  436278:	mov	w2, #0x2                   	// #2
  43627c:	mov	x0, x21
  436280:	mov	x5, x22
  436284:	bl	40939c <ferror@plt+0x53bc>
  436288:	cmn	x23, #0x1
  43628c:	b.eq	436414 <ferror@plt+0x32434>  // b.none
  436290:	adrp	x2, 45b000 <ferror@plt+0x57020>
  436294:	add	x2, x2, #0xfb6
  436298:	sub	x5, x29, #0x18
  43629c:	mov	x0, x28
  4362a0:	mov	x1, x26
  4362a4:	mov	x3, x27
  4362a8:	mov	x4, x25
  4362ac:	mov	x6, x21
  4362b0:	bl	435f24 <ferror@plt+0x31f44>
  4362b4:	cbz	x0, 4364b0 <ferror@plt+0x324d0>
  4362b8:	add	x27, x26, #0x4
  4362bc:	str	x0, [sp, #8]
  4362c0:	stur	x0, [x29, #-16]
  4362c4:	mov	x0, x27
  4362c8:	stur	x26, [x29, #-32]
  4362cc:	bl	4140ec <ferror@plt+0x1010c>
  4362d0:	adrp	x8, 45b000 <ferror@plt+0x57020>
  4362d4:	ldr	x8, [x8, #3776]
  4362d8:	mov	x24, x0
  4362dc:	mov	x25, xzr
  4362e0:	mov	x26, xzr
  4362e4:	str	xzr, [sp, #16]
  4362e8:	str	x8, [sp]
  4362ec:	stur	x0, [x29, #-8]
  4362f0:	b	4362fc <ferror@plt+0x3231c>
  4362f4:	stp	x26, x25, [x29, #-24]
  4362f8:	mov	x25, xzr
  4362fc:	ldur	x8, [x29, #-24]
  436300:	sub	x1, x29, #0x10
  436304:	add	x2, sp, #0x20
  436308:	sub	x3, x29, #0x8
  43630c:	sub	x4, x29, #0x20
  436310:	mov	x0, x23
  436314:	str	x8, [sp, #32]
  436318:	bl	403b50 <iconv@plt>
  43631c:	ldr	x20, [sp, #32]
  436320:	cmn	x0, #0x1
  436324:	stur	x20, [x29, #-24]
  436328:	b.eq	436344 <ferror@plt+0x32364>  // b.none
  43632c:	cbz	x25, 436378 <ferror@plt+0x32398>
  436330:	ldr	x8, [sp, #24]
  436334:	cbnz	x8, 4362f4 <ferror@plt+0x32314>
  436338:	ldr	x0, [sp, #16]
  43633c:	bl	414260 <ferror@plt+0x10280>
  436340:	b	4362f4 <ferror@plt+0x32314>
  436344:	bl	403ee0 <__errno_location@plt>
  436348:	ldr	w28, [x0]
  43634c:	cmp	w28, #0x7
  436350:	b.eq	43638c <ferror@plt+0x323ac>  // b.none
  436354:	cmp	w28, #0x54
  436358:	b.ne	436424 <ferror@plt+0x32444>  // b.any
  43635c:	cbnz	x25, 4364f8 <ferror@plt+0x32518>
  436360:	ldur	x8, [x29, #-16]
  436364:	cbz	x8, 43642c <ferror@plt+0x3244c>
  436368:	ldr	x9, [sp, #24]
  43636c:	cbz	x9, 4363c0 <ferror@plt+0x323e0>
  436370:	mov	x0, x9
  436374:	b	4363ec <ferror@plt+0x3240c>
  436378:	ldur	x8, [x29, #-16]
  43637c:	cbz	x8, 4364f0 <ferror@plt+0x32510>
  436380:	mov	x25, xzr
  436384:	stp	xzr, xzr, [x29, #-24]
  436388:	b	4362fc <ferror@plt+0x3231c>
  43638c:	ldur	x8, [x29, #-8]
  436390:	lsl	x27, x27, #1
  436394:	mov	x0, x24
  436398:	mov	x1, x27
  43639c:	sub	x20, x8, x24
  4363a0:	bl	414200 <ferror@plt+0x10220>
  4363a4:	add	x8, x0, x20
  4363a8:	sub	x9, x27, x20
  4363ac:	stur	x8, [x29, #-8]
  4363b0:	sub	x8, x9, #0x4
  4363b4:	mov	x24, x0
  4363b8:	stur	x8, [x29, #-32]
  4363bc:	b	4362fc <ferror@plt+0x3231c>
  4363c0:	mov	x0, x8
  4363c4:	bl	42aa60 <ferror@plt+0x26a80>
  4363c8:	adrp	x8, 47b000 <ferror@plt+0x77020>
  4363cc:	adrp	x9, 441000 <ferror@plt+0x3d020>
  4363d0:	cmp	w0, #0x10, lsl #12
  4363d4:	add	x8, x8, #0xe19
  4363d8:	add	x9, x9, #0x10c
  4363dc:	mov	w1, w0
  4363e0:	csel	x0, x9, x8, cc  // cc = lo, ul, last
  4363e4:	bl	41fa28 <ferror@plt+0x1ba48>
  4363e8:	ldp	x20, x8, [x29, #-24]
  4363ec:	ldrb	w9, [x8]
  4363f0:	ldr	x10, [sp]
  4363f4:	str	x0, [sp, #16]
  4363f8:	ldrb	w9, [x10, x9]
  4363fc:	stur	x0, [x29, #-16]
  436400:	add	x25, x8, x9
  436404:	sub	x26, x20, x9
  436408:	bl	403510 <strlen@plt>
  43640c:	stur	x0, [x29, #-24]
  436410:	b	4362fc <ferror@plt+0x3231c>
  436414:	cbz	x25, 43641c <ferror@plt+0x3243c>
  436418:	str	xzr, [x25]
  43641c:	cbnz	x19, 4364bc <ferror@plt+0x324dc>
  436420:	b	4364c8 <ferror@plt+0x324e8>
  436424:	cmp	w28, #0x16
  436428:	b.eq	436558 <ferror@plt+0x32578>  // b.none
  43642c:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  436430:	ldr	w22, [x20, #4092]
  436434:	cbz	w22, 436528 <ferror@plt+0x32548>
  436438:	mov	w0, w28
  43643c:	bl	42003c <ferror@plt+0x1c05c>
  436440:	adrp	x3, 47b000 <ferror@plt+0x77020>
  436444:	mov	x4, x0
  436448:	add	x3, x3, #0xca2
  43644c:	mov	w2, #0x2                   	// #2
  436450:	mov	x0, x21
  436454:	mov	w1, w22
  436458:	bl	40939c <ferror@plt+0x53bc>
  43645c:	mov	w20, #0x1                   	// #1
  436460:	ldur	x8, [x29, #-8]
  436464:	ldr	x21, [sp, #8]
  436468:	mov	x0, x23
  43646c:	str	wzr, [x8]
  436470:	bl	4035a0 <iconv_close@plt>
  436474:	cbz	x19, 436484 <ferror@plt+0x324a4>
  436478:	ldur	x8, [x29, #-8]
  43647c:	sub	x8, x8, x24
  436480:	str	x8, [x19]
  436484:	mov	x0, x21
  436488:	bl	414260 <ferror@plt+0x10280>
  43648c:	cbz	w20, 4364cc <ferror@plt+0x324ec>
  436490:	ldr	x8, [sp, #24]
  436494:	cbnz	x8, 4364a4 <ferror@plt+0x324c4>
  436498:	cbz	x25, 4364a4 <ferror@plt+0x324c4>
  43649c:	ldr	x0, [sp, #16]
  4364a0:	bl	414260 <ferror@plt+0x10280>
  4364a4:	mov	x0, x24
  4364a8:	bl	414260 <ferror@plt+0x10280>
  4364ac:	b	4364c8 <ferror@plt+0x324e8>
  4364b0:	mov	x0, x23
  4364b4:	bl	4035a0 <iconv_close@plt>
  4364b8:	cbz	x19, 4364c8 <ferror@plt+0x324e8>
  4364bc:	mov	x24, xzr
  4364c0:	str	xzr, [x19]
  4364c4:	b	4364cc <ferror@plt+0x324ec>
  4364c8:	mov	x24, xzr
  4364cc:	mov	x0, x24
  4364d0:	ldp	x20, x19, [sp, #160]
  4364d4:	ldp	x22, x21, [sp, #144]
  4364d8:	ldp	x24, x23, [sp, #128]
  4364dc:	ldp	x26, x25, [sp, #112]
  4364e0:	ldp	x28, x27, [sp, #96]
  4364e4:	ldp	x29, x30, [sp, #80]
  4364e8:	add	sp, sp, #0xb0
  4364ec:	ret
  4364f0:	mov	w20, wzr
  4364f4:	b	436460 <ferror@plt+0x32480>
  4364f8:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  4364fc:	ldr	w1, [x20, #4092]
  436500:	cbz	w1, 436540 <ferror@plt+0x32560>
  436504:	ldr	x4, [sp, #16]
  436508:	adrp	x3, 47b000 <ferror@plt+0x77020>
  43650c:	add	x3, x3, #0xdec
  436510:	mov	w2, #0x1                   	// #1
  436514:	mov	x0, x21
  436518:	mov	x5, x22
  43651c:	mov	w20, #0x1                   	// #1
  436520:	bl	40939c <ferror@plt+0x53bc>
  436524:	b	436460 <ferror@plt+0x32480>
  436528:	adrp	x0, 47b000 <ferror@plt+0x77020>
  43652c:	add	x0, x0, #0xc21
  436530:	bl	41a6d4 <ferror@plt+0x166f4>
  436534:	mov	w22, w0
  436538:	str	w0, [x20, #4092]
  43653c:	b	436438 <ferror@plt+0x32458>
  436540:	adrp	x0, 47b000 <ferror@plt+0x77020>
  436544:	add	x0, x0, #0xc21
  436548:	bl	41a6d4 <ferror@plt+0x166f4>
  43654c:	mov	w1, w0
  436550:	str	w0, [x20, #4092]
  436554:	b	436504 <ferror@plt+0x32524>
  436558:	adrp	x0, 445000 <ferror@plt+0x41020>
  43655c:	adrp	x1, 47b000 <ferror@plt+0x77020>
  436560:	adrp	x3, 47b000 <ferror@plt+0x77020>
  436564:	add	x0, x0, #0x2f
  436568:	add	x1, x1, #0xdc9
  43656c:	add	x3, x3, #0xdd4
  436570:	mov	w2, #0x2e0                 	// #736
  436574:	mov	x4, xzr
  436578:	bl	426194 <ferror@plt+0x221b4>
  43657c:	stp	x29, x30, [sp, #-64]!
  436580:	mov	x29, sp
  436584:	str	x23, [sp, #16]
  436588:	mov	x23, x0
  43658c:	add	x0, x29, #0x18
  436590:	stp	x22, x21, [sp, #32]
  436594:	stp	x20, x19, [sp, #48]
  436598:	mov	x19, x4
  43659c:	mov	x20, x3
  4365a0:	mov	x21, x2
  4365a4:	mov	x22, x1
  4365a8:	bl	43532c <ferror@plt+0x3134c>
  4365ac:	cbz	w0, 4365cc <ferror@plt+0x325ec>
  4365b0:	mov	x0, x23
  4365b4:	mov	x1, x22
  4365b8:	mov	x2, x21
  4365bc:	mov	x3, x20
  4365c0:	mov	x4, x19
  4365c4:	bl	436604 <ferror@plt+0x32624>
  4365c8:	b	4365f0 <ferror@plt+0x32610>
  4365cc:	ldr	x3, [x29, #24]
  4365d0:	adrp	x2, 45b000 <ferror@plt+0x57020>
  4365d4:	add	x2, x2, #0xfb6
  4365d8:	mov	x0, x23
  4365dc:	mov	x1, x22
  4365e0:	mov	x4, x21
  4365e4:	mov	x5, x20
  4365e8:	mov	x6, x19
  4365ec:	bl	435f24 <ferror@plt+0x31f44>
  4365f0:	ldp	x20, x19, [sp, #48]
  4365f4:	ldp	x22, x21, [sp, #32]
  4365f8:	ldr	x23, [sp, #16]
  4365fc:	ldp	x29, x30, [sp], #64
  436600:	ret
  436604:	stp	x29, x30, [sp, #-64]!
  436608:	stp	x20, x19, [sp, #48]
  43660c:	mov	x19, x2
  436610:	mov	x2, xzr
  436614:	str	x23, [sp, #16]
  436618:	stp	x22, x21, [sp, #32]
  43661c:	mov	x29, sp
  436620:	mov	x22, x4
  436624:	mov	x20, x3
  436628:	mov	x23, x1
  43662c:	mov	x21, x0
  436630:	bl	42bf54 <ferror@plt+0x27f74>
  436634:	cbz	w0, 436660 <ferror@plt+0x32680>
  436638:	tbnz	x23, #63, 4366a8 <ferror@plt+0x326c8>
  43663c:	mov	x1, xzr
  436640:	cbz	x23, 4366b4 <ferror@plt+0x326d4>
  436644:	ldrb	w8, [x21, x1]
  436648:	cbz	w8, 4366b4 <ferror@plt+0x326d4>
  43664c:	add	x1, x1, #0x1
  436650:	cmp	x23, x1
  436654:	b.ne	436644 <ferror@plt+0x32664>  // b.any
  436658:	mov	x1, x23
  43665c:	b	4366b4 <ferror@plt+0x326d4>
  436660:	cbz	x20, 436668 <ferror@plt+0x32688>
  436664:	str	xzr, [x20]
  436668:	cbz	x19, 436670 <ferror@plt+0x32690>
  43666c:	str	xzr, [x19]
  436670:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  436674:	ldr	w1, [x19, #4092]
  436678:	cbz	w1, 4366dc <ferror@plt+0x326fc>
  43667c:	adrp	x3, 45b000 <ferror@plt+0x57020>
  436680:	add	x3, x3, #0xf71
  436684:	mov	w2, #0x1                   	// #1
  436688:	mov	x0, x22
  43668c:	bl	40954c <ferror@plt+0x556c>
  436690:	ldp	x20, x19, [sp, #48]
  436694:	ldp	x22, x21, [sp, #32]
  436698:	ldr	x23, [sp, #16]
  43669c:	mov	x0, xzr
  4366a0:	ldp	x29, x30, [sp], #64
  4366a4:	ret
  4366a8:	mov	x0, x21
  4366ac:	bl	403510 <strlen@plt>
  4366b0:	mov	x1, x0
  4366b4:	cbz	x20, 4366bc <ferror@plt+0x326dc>
  4366b8:	str	x1, [x20]
  4366bc:	cbz	x19, 4366c4 <ferror@plt+0x326e4>
  4366c0:	str	x1, [x19]
  4366c4:	mov	x0, x21
  4366c8:	ldp	x20, x19, [sp, #48]
  4366cc:	ldp	x22, x21, [sp, #32]
  4366d0:	ldr	x23, [sp, #16]
  4366d4:	ldp	x29, x30, [sp], #64
  4366d8:	b	41f90c <ferror@plt+0x1b92c>
  4366dc:	adrp	x0, 47b000 <ferror@plt+0x77020>
  4366e0:	add	x0, x0, #0xc21
  4366e4:	bl	41a6d4 <ferror@plt+0x166f4>
  4366e8:	mov	w1, w0
  4366ec:	str	w0, [x19, #4092]
  4366f0:	b	43667c <ferror@plt+0x3269c>
  4366f4:	stp	x29, x30, [sp, #-64]!
  4366f8:	mov	x29, sp
  4366fc:	str	x23, [sp, #16]
  436700:	mov	x23, x0
  436704:	add	x0, x29, #0x18
  436708:	stp	x22, x21, [sp, #32]
  43670c:	stp	x20, x19, [sp, #48]
  436710:	mov	x19, x4
  436714:	mov	x20, x3
  436718:	mov	x21, x2
  43671c:	mov	x22, x1
  436720:	bl	43532c <ferror@plt+0x3134c>
  436724:	cbz	w0, 436744 <ferror@plt+0x32764>
  436728:	mov	x0, x23
  43672c:	mov	x1, x22
  436730:	mov	x2, x21
  436734:	mov	x3, x20
  436738:	mov	x4, x19
  43673c:	bl	436604 <ferror@plt+0x32624>
  436740:	b	436768 <ferror@plt+0x32788>
  436744:	ldr	x2, [x29, #24]
  436748:	adrp	x3, 45b000 <ferror@plt+0x57020>
  43674c:	add	x3, x3, #0xfb6
  436750:	mov	x0, x23
  436754:	mov	x1, x22
  436758:	mov	x4, x21
  43675c:	mov	x5, x20
  436760:	mov	x6, x19
  436764:	bl	435f24 <ferror@plt+0x31f44>
  436768:	ldp	x20, x19, [sp, #48]
  43676c:	ldp	x22, x21, [sp, #32]
  436770:	ldr	x23, [sp, #16]
  436774:	ldp	x29, x30, [sp], #64
  436778:	ret
  43677c:	sub	sp, sp, #0x50
  436780:	stp	x20, x19, [sp, #64]
  436784:	mov	x19, x0
  436788:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  43678c:	add	x0, x0, #0x8d0
  436790:	stp	x29, x30, [sp, #16]
  436794:	stp	x24, x23, [sp, #32]
  436798:	stp	x22, x21, [sp, #48]
  43679c:	add	x29, sp, #0x10
  4367a0:	bl	430534 <ferror@plt+0x2c554>
  4367a4:	mov	x20, x0
  4367a8:	cbnz	x0, 4367c8 <ferror@plt+0x327e8>
  4367ac:	mov	w0, #0x18                  	// #24
  4367b0:	bl	4141b0 <ferror@plt+0x101d0>
  4367b4:	mov	x20, x0
  4367b8:	adrp	x0, 48e000 <ferror@plt+0x8a020>
  4367bc:	add	x0, x0, #0x8d0
  4367c0:	mov	x1, x20
  4367c4:	bl	430600 <ferror@plt+0x2c620>
  4367c8:	add	x0, sp, #0x8
  4367cc:	bl	43532c <ferror@plt+0x3134c>
  4367d0:	ldr	x21, [x20, #8]
  4367d4:	cbz	x21, 4367e8 <ferror@plt+0x32808>
  4367d8:	ldr	x1, [sp, #8]
  4367dc:	mov	x0, x21
  4367e0:	bl	403b30 <strcmp@plt>
  4367e4:	cbz	w0, 436934 <ferror@plt+0x32954>
  4367e8:	mov	x0, x21
  4367ec:	bl	414260 <ferror@plt+0x10280>
  4367f0:	ldr	x0, [x20, #16]
  4367f4:	bl	4212b0 <ferror@plt+0x1d2d0>
  4367f8:	ldr	x0, [sp, #8]
  4367fc:	bl	41f868 <ferror@plt+0x1b888>
  436800:	str	x0, [x20, #8]
  436804:	adrp	x0, 47b000 <ferror@plt+0x77020>
  436808:	add	x0, x0, #0xe20
  43680c:	bl	403ef0 <getenv@plt>
  436810:	cbz	x0, 4368b4 <ferror@plt+0x328d4>
  436814:	ldrb	w8, [x0]
  436818:	cbz	w8, 4368b4 <ferror@plt+0x328d4>
  43681c:	adrp	x1, 47a000 <ferror@plt+0x76020>
  436820:	add	x1, x1, #0x2db
  436824:	mov	w2, wzr
  436828:	bl	420ee0 <ferror@plt+0x1cf00>
  43682c:	str	x0, [x20, #16]
  436830:	ldr	x23, [x0]
  436834:	adrp	x1, 45b000 <ferror@plt+0x57020>
  436838:	mov	x21, x0
  43683c:	add	x1, x1, #0xfb6
  436840:	mov	x0, x23
  436844:	bl	403b30 <strcmp@plt>
  436848:	cmp	w0, #0x0
  43684c:	cset	w8, eq  // eq = none
  436850:	str	w8, [x20]
  436854:	cbz	x23, 436934 <ferror@plt+0x32954>
  436858:	adrp	x22, 47b000 <ferror@plt+0x77020>
  43685c:	mov	x24, xzr
  436860:	add	x22, x22, #0xe34
  436864:	b	436878 <ferror@plt+0x32898>
  436868:	add	x8, x21, x24
  43686c:	ldr	x23, [x8, #8]
  436870:	add	x24, x24, #0x8
  436874:	cbz	x23, 436934 <ferror@plt+0x32954>
  436878:	mov	x0, x22
  43687c:	mov	x1, x23
  436880:	bl	403b30 <strcmp@plt>
  436884:	cbnz	w0, 436868 <ferror@plt+0x32888>
  436888:	mov	x0, sp
  43688c:	bl	43532c <ferror@plt+0x3134c>
  436890:	ldr	x8, [x20, #16]
  436894:	ldr	x0, [x8, x24]
  436898:	bl	414260 <ferror@plt+0x10280>
  43689c:	ldr	x0, [sp]
  4368a0:	bl	41f868 <ferror@plt+0x1b888>
  4368a4:	ldr	x8, [x20, #16]
  4368a8:	str	x0, [x8, x24]
  4368ac:	ldr	x21, [x20, #16]
  4368b0:	b	436868 <ferror@plt+0x32888>
  4368b4:	adrp	x0, 47b000 <ferror@plt+0x77020>
  4368b8:	add	x0, x0, #0xe3c
  4368bc:	bl	403ef0 <getenv@plt>
  4368c0:	cbz	x0, 4368f0 <ferror@plt+0x32910>
  4368c4:	mov	w0, #0x10                  	// #16
  4368c8:	bl	4141b0 <ferror@plt+0x101d0>
  4368cc:	str	x0, [x20, #16]
  4368d0:	mov	x0, sp
  4368d4:	bl	43532c <ferror@plt+0x3134c>
  4368d8:	str	w0, [x20]
  4368dc:	ldr	x0, [sp]
  4368e0:	bl	41f868 <ferror@plt+0x1b888>
  4368e4:	ldr	x8, [x20, #16]
  4368e8:	str	x0, [x8]
  4368ec:	b	436934 <ferror@plt+0x32954>
  4368f0:	mov	w0, #0x18                  	// #24
  4368f4:	bl	4141b0 <ferror@plt+0x101d0>
  4368f8:	str	x0, [x20, #16]
  4368fc:	adrp	x0, 45b000 <ferror@plt+0x57020>
  436900:	mov	w8, #0x1                   	// #1
  436904:	add	x0, x0, #0xfb6
  436908:	str	w8, [x20]
  43690c:	bl	41f868 <ferror@plt+0x1b888>
  436910:	ldr	x8, [x20, #16]
  436914:	str	x0, [x8]
  436918:	mov	x0, sp
  43691c:	bl	43532c <ferror@plt+0x3134c>
  436920:	cbnz	w0, 436934 <ferror@plt+0x32954>
  436924:	ldr	x0, [sp]
  436928:	bl	41f868 <ferror@plt+0x1b888>
  43692c:	ldr	x8, [x20, #16]
  436930:	str	x0, [x8, #8]
  436934:	cbz	x19, 436940 <ferror@plt+0x32960>
  436938:	ldr	x8, [x20, #16]
  43693c:	str	x8, [x19]
  436940:	ldr	w0, [x20]
  436944:	ldp	x20, x19, [sp, #64]
  436948:	ldp	x22, x21, [sp, #48]
  43694c:	ldp	x24, x23, [sp, #32]
  436950:	ldp	x29, x30, [sp, #16]
  436954:	add	sp, sp, #0x50
  436958:	ret
  43695c:	stp	x29, x30, [sp, #-32]!
  436960:	str	x19, [sp, #16]
  436964:	mov	x19, x0
  436968:	ldr	x0, [x0, #8]
  43696c:	mov	x29, sp
  436970:	bl	414260 <ferror@plt+0x10280>
  436974:	ldr	x0, [x19, #16]
  436978:	bl	4212b0 <ferror@plt+0x1d2d0>
  43697c:	mov	x0, x19
  436980:	ldr	x19, [sp, #16]
  436984:	ldp	x29, x30, [sp], #32
  436988:	b	414260 <ferror@plt+0x10280>
  43698c:	stp	x29, x30, [sp, #-64]!
  436990:	str	x23, [sp, #16]
  436994:	stp	x22, x21, [sp, #32]
  436998:	stp	x20, x19, [sp, #48]
  43699c:	mov	x29, sp
  4369a0:	cbz	x0, 436a1c <ferror@plt+0x32a3c>
  4369a4:	mov	x23, x0
  4369a8:	add	x0, x29, #0x18
  4369ac:	mov	x19, x4
  4369b0:	mov	x20, x3
  4369b4:	mov	x21, x2
  4369b8:	mov	x22, x1
  4369bc:	bl	43677c <ferror@plt+0x3279c>
  4369c0:	cbz	w0, 4369e0 <ferror@plt+0x32a00>
  4369c4:	mov	x0, x23
  4369c8:	mov	x1, x22
  4369cc:	mov	x2, x21
  4369d0:	mov	x3, x20
  4369d4:	mov	x4, x19
  4369d8:	bl	436604 <ferror@plt+0x32624>
  4369dc:	b	436a08 <ferror@plt+0x32a28>
  4369e0:	ldr	x8, [x29, #24]
  4369e4:	adrp	x2, 45b000 <ferror@plt+0x57020>
  4369e8:	add	x2, x2, #0xfb6
  4369ec:	mov	x0, x23
  4369f0:	ldr	x3, [x8]
  4369f4:	mov	x1, x22
  4369f8:	mov	x4, x21
  4369fc:	mov	x5, x20
  436a00:	mov	x6, x19
  436a04:	bl	435f24 <ferror@plt+0x31f44>
  436a08:	ldp	x20, x19, [sp, #48]
  436a0c:	ldp	x22, x21, [sp, #32]
  436a10:	ldr	x23, [sp, #16]
  436a14:	ldp	x29, x30, [sp], #64
  436a18:	ret
  436a1c:	adrp	x0, 445000 <ferror@plt+0x41020>
  436a20:	adrp	x1, 47b000 <ferror@plt+0x77020>
  436a24:	adrp	x2, 47b000 <ferror@plt+0x77020>
  436a28:	add	x0, x0, #0x2f
  436a2c:	add	x1, x1, #0xe4f
  436a30:	add	x2, x2, #0xe9d
  436a34:	bl	415310 <ferror@plt+0x11330>
  436a38:	mov	x0, xzr
  436a3c:	b	436a08 <ferror@plt+0x32a28>
  436a40:	stp	x29, x30, [sp, #-64]!
  436a44:	mov	x29, sp
  436a48:	str	x23, [sp, #16]
  436a4c:	mov	x23, x0
  436a50:	add	x0, x29, #0x18
  436a54:	stp	x22, x21, [sp, #32]
  436a58:	stp	x20, x19, [sp, #48]
  436a5c:	mov	x19, x4
  436a60:	mov	x20, x3
  436a64:	mov	x21, x2
  436a68:	mov	x22, x1
  436a6c:	bl	43677c <ferror@plt+0x3279c>
  436a70:	cbz	w0, 436a90 <ferror@plt+0x32ab0>
  436a74:	mov	x0, x23
  436a78:	mov	x1, x22
  436a7c:	mov	x2, x21
  436a80:	mov	x3, x20
  436a84:	mov	x4, x19
  436a88:	bl	436604 <ferror@plt+0x32624>
  436a8c:	b	436ab8 <ferror@plt+0x32ad8>
  436a90:	ldr	x8, [x29, #24]
  436a94:	adrp	x3, 45b000 <ferror@plt+0x57020>
  436a98:	add	x3, x3, #0xfb6
  436a9c:	mov	x0, x23
  436aa0:	ldr	x2, [x8]
  436aa4:	mov	x1, x22
  436aa8:	mov	x4, x21
  436aac:	mov	x5, x20
  436ab0:	mov	x6, x19
  436ab4:	bl	435f24 <ferror@plt+0x31f44>
  436ab8:	ldp	x20, x19, [sp, #48]
  436abc:	ldp	x22, x21, [sp, #32]
  436ac0:	ldr	x23, [sp, #16]
  436ac4:	ldp	x29, x30, [sp], #64
  436ac8:	ret
  436acc:	stp	x29, x30, [sp, #-96]!
  436ad0:	stp	x22, x21, [sp, #64]
  436ad4:	stp	x20, x19, [sp, #80]
  436ad8:	mov	x20, x2
  436adc:	mov	x21, x1
  436ae0:	mov	x19, x0
  436ae4:	stp	x28, x27, [sp, #16]
  436ae8:	stp	x26, x25, [sp, #32]
  436aec:	stp	x24, x23, [sp, #48]
  436af0:	mov	x29, sp
  436af4:	cbz	x1, 436afc <ferror@plt+0x32b1c>
  436af8:	str	xzr, [x21]
  436afc:	ldrb	w22, [x19]
  436b00:	cbz	w22, 436c04 <ferror@plt+0x32c24>
  436b04:	mov	w0, #0x66                  	// #102
  436b08:	bl	4203ec <ferror@plt+0x1c40c>
  436b0c:	and	w23, w0, #0xff
  436b10:	mov	w0, w22
  436b14:	bl	4203ec <ferror@plt+0x1c40c>
  436b18:	cmp	w23, w0, uxtb
  436b1c:	b.ne	436c04 <ferror@plt+0x32c24>  // b.any
  436b20:	ldrb	w22, [x19, #1]
  436b24:	cbz	w22, 436c04 <ferror@plt+0x32c24>
  436b28:	mov	w0, #0x69                  	// #105
  436b2c:	bl	4203ec <ferror@plt+0x1c40c>
  436b30:	and	w23, w0, #0xff
  436b34:	mov	w0, w22
  436b38:	bl	4203ec <ferror@plt+0x1c40c>
  436b3c:	cmp	w23, w0, uxtb
  436b40:	b.ne	436c04 <ferror@plt+0x32c24>  // b.any
  436b44:	ldrb	w22, [x19, #2]
  436b48:	cbz	w22, 436c04 <ferror@plt+0x32c24>
  436b4c:	mov	w0, #0x6c                  	// #108
  436b50:	bl	4203ec <ferror@plt+0x1c40c>
  436b54:	and	w23, w0, #0xff
  436b58:	mov	w0, w22
  436b5c:	bl	4203ec <ferror@plt+0x1c40c>
  436b60:	cmp	w23, w0, uxtb
  436b64:	b.ne	436c04 <ferror@plt+0x32c24>  // b.any
  436b68:	ldrb	w22, [x19, #3]
  436b6c:	cbz	w22, 436c04 <ferror@plt+0x32c24>
  436b70:	mov	w0, #0x65                  	// #101
  436b74:	bl	4203ec <ferror@plt+0x1c40c>
  436b78:	and	w23, w0, #0xff
  436b7c:	mov	w0, w22
  436b80:	bl	4203ec <ferror@plt+0x1c40c>
  436b84:	cmp	w23, w0, uxtb
  436b88:	b.ne	436c04 <ferror@plt+0x32c24>  // b.any
  436b8c:	ldrb	w22, [x19, #4]
  436b90:	cbz	w22, 436c04 <ferror@plt+0x32c24>
  436b94:	mov	w0, #0x3a                  	// #58
  436b98:	bl	4203ec <ferror@plt+0x1c40c>
  436b9c:	and	w23, w0, #0xff
  436ba0:	mov	w0, w22
  436ba4:	bl	4203ec <ferror@plt+0x1c40c>
  436ba8:	cmp	w23, w0, uxtb
  436bac:	b.ne	436c04 <ferror@plt+0x32c24>  // b.any
  436bb0:	ldrb	w22, [x19, #5]
  436bb4:	cbz	w22, 436c04 <ferror@plt+0x32c24>
  436bb8:	mov	w0, #0x2f                  	// #47
  436bbc:	bl	4203ec <ferror@plt+0x1c40c>
  436bc0:	mov	w23, w0
  436bc4:	and	w24, w0, #0xff
  436bc8:	mov	w0, w22
  436bcc:	bl	4203ec <ferror@plt+0x1c40c>
  436bd0:	cmp	w24, w0, uxtb
  436bd4:	b.ne	436c04 <ferror@plt+0x32c24>  // b.any
  436bd8:	add	x22, x19, #0x5
  436bdc:	mov	w1, #0x23                  	// #35
  436be0:	mov	x0, x22
  436be4:	bl	403ca0 <strchr@plt>
  436be8:	cbz	x0, 436c60 <ferror@plt+0x32c80>
  436bec:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  436bf0:	ldr	w1, [x21, #4092]
  436bf4:	cbz	w1, 436e24 <ferror@plt+0x32e44>
  436bf8:	adrp	x3, 47b000 <ferror@plt+0x77020>
  436bfc:	add	x3, x3, #0xeed
  436c00:	b	436c18 <ferror@plt+0x32c38>
  436c04:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  436c08:	ldr	w1, [x21, #4092]
  436c0c:	cbz	w1, 436c48 <ferror@plt+0x32c68>
  436c10:	adrp	x3, 47b000 <ferror@plt+0x77020>
  436c14:	add	x3, x3, #0xeb1
  436c18:	mov	w2, #0x4                   	// #4
  436c1c:	mov	x0, x20
  436c20:	mov	x4, x19
  436c24:	bl	40939c <ferror@plt+0x53bc>
  436c28:	mov	x0, xzr
  436c2c:	ldp	x20, x19, [sp, #80]
  436c30:	ldp	x22, x21, [sp, #64]
  436c34:	ldp	x24, x23, [sp, #48]
  436c38:	ldp	x26, x25, [sp, #32]
  436c3c:	ldp	x28, x27, [sp, #16]
  436c40:	ldp	x29, x30, [sp], #96
  436c44:	ret
  436c48:	adrp	x0, 47b000 <ferror@plt+0x77020>
  436c4c:	add	x0, x0, #0xc21
  436c50:	bl	41a6d4 <ferror@plt+0x166f4>
  436c54:	mov	w1, w0
  436c58:	str	w0, [x21, #4092]
  436c5c:	b	436c10 <ferror@plt+0x32c30>
  436c60:	ldrb	w0, [x19, #6]
  436c64:	cbz	w0, 436c98 <ferror@plt+0x32cb8>
  436c68:	bl	4203ec <ferror@plt+0x1c40c>
  436c6c:	and	w8, w23, #0xff
  436c70:	cmp	w8, w0, uxtb
  436c74:	b.ne	436c98 <ferror@plt+0x32cb8>  // b.any
  436c78:	ldrb	w0, [x19, #7]
  436c7c:	cbz	w0, 436c98 <ferror@plt+0x32cb8>
  436c80:	bl	4203ec <ferror@plt+0x1c40c>
  436c84:	and	w8, w23, #0xff
  436c88:	cmp	w8, w0, uxtb
  436c8c:	b.ne	436c98 <ferror@plt+0x32cb8>  // b.any
  436c90:	add	x22, x19, #0x7
  436c94:	b	436dd4 <ferror@plt+0x32df4>
  436c98:	ldrb	w0, [x19, #6]
  436c9c:	cbz	w0, 436dd4 <ferror@plt+0x32df4>
  436ca0:	bl	4203ec <ferror@plt+0x1c40c>
  436ca4:	and	w8, w23, #0xff
  436ca8:	cmp	w8, w0, uxtb
  436cac:	b.ne	436dd4 <ferror@plt+0x32df4>  // b.any
  436cb0:	add	x23, x19, #0x7
  436cb4:	mov	w1, #0x2f                  	// #47
  436cb8:	mov	x0, x23
  436cbc:	bl	403ca0 <strchr@plt>
  436cc0:	cbz	x0, 436d80 <ferror@plt+0x32da0>
  436cc4:	mov	x22, x0
  436cc8:	adrp	x2, 47d000 <ferror@plt+0x79020>
  436ccc:	sub	w1, w22, w23
  436cd0:	add	x2, x2, #0x4cf
  436cd4:	mov	w3, #0x1                   	// #1
  436cd8:	mov	x0, x23
  436cdc:	bl	436e84 <ferror@plt+0x32ea4>
  436ce0:	mov	x23, x0
  436ce4:	cbz	x0, 436da0 <ferror@plt+0x32dc0>
  436ce8:	ldrb	w28, [x23]
  436cec:	cbz	w28, 436dc0 <ferror@plt+0x32de0>
  436cf0:	adrp	x8, 45b000 <ferror@plt+0x57020>
  436cf4:	adrp	x9, 442000 <ferror@plt+0x3e020>
  436cf8:	ldr	x25, [x8, #3776]
  436cfc:	ldr	x26, [x9, #3688]
  436d00:	mov	x24, x23
  436d04:	mov	x0, x24
  436d08:	bl	42aa60 <ferror@plt+0x26a80>
  436d0c:	cmp	w0, #0x7f
  436d10:	b.hi	436da0 <ferror@plt+0x32dc0>  // b.pmore
  436d14:	ldrh	w27, [x26, w0, uxtw #1]
  436d18:	tbz	w27, #0, 436da0 <ferror@plt+0x32dc0>
  436d1c:	and	x8, x28, #0xff
  436d20:	ldrb	w8, [x25, x8]
  436d24:	add	x24, x24, x8
  436d28:	mov	w28, w0
  436d2c:	mov	x0, x24
  436d30:	bl	42aa60 <ferror@plt+0x26a80>
  436d34:	ldrb	w8, [x24]
  436d38:	cmp	w0, #0x7f
  436d3c:	ldrb	w8, [x25, x8]
  436d40:	add	x24, x24, x8
  436d44:	b.hi	436d54 <ferror@plt+0x32d74>  // b.pmore
  436d48:	ldrh	w8, [x26, w0, uxtw #1]
  436d4c:	and	w8, w8, #0x1
  436d50:	b	436d58 <ferror@plt+0x32d78>
  436d54:	mov	w8, wzr
  436d58:	cmp	w0, #0x2d
  436d5c:	b.eq	436d28 <ferror@plt+0x32d48>  // b.none
  436d60:	cbnz	w8, 436d28 <ferror@plt+0x32d48>
  436d64:	cmp	w28, #0x2d
  436d68:	b.eq	436da0 <ferror@plt+0x32dc0>  // b.none
  436d6c:	cmp	w0, #0x2e
  436d70:	b.ne	436d98 <ferror@plt+0x32db8>  // b.any
  436d74:	ldrb	w28, [x24]
  436d78:	cbnz	w28, 436d04 <ferror@plt+0x32d24>
  436d7c:	b	436d9c <ferror@plt+0x32dbc>
  436d80:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  436d84:	ldr	w1, [x21, #4092]
  436d88:	cbz	w1, 436e6c <ferror@plt+0x32e8c>
  436d8c:	adrp	x3, 47b000 <ferror@plt+0x77020>
  436d90:	add	x3, x3, #0xf1b
  436d94:	b	436c18 <ferror@plt+0x32c38>
  436d98:	cbnz	w0, 436da0 <ferror@plt+0x32dc0>
  436d9c:	tbnz	w27, #1, 436dc0 <ferror@plt+0x32de0>
  436da0:	mov	x0, x23
  436da4:	bl	414260 <ferror@plt+0x10280>
  436da8:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  436dac:	ldr	w1, [x21, #4092]
  436db0:	cbz	w1, 436e54 <ferror@plt+0x32e74>
  436db4:	adrp	x3, 47b000 <ferror@plt+0x77020>
  436db8:	add	x3, x3, #0xf33
  436dbc:	b	436c18 <ferror@plt+0x32c38>
  436dc0:	cbz	x21, 436dcc <ferror@plt+0x32dec>
  436dc4:	str	x23, [x21]
  436dc8:	b	436dd4 <ferror@plt+0x32df4>
  436dcc:	mov	x0, x23
  436dd0:	bl	414260 <ferror@plt+0x10280>
  436dd4:	adrp	x2, 47c000 <ferror@plt+0x78020>
  436dd8:	add	x2, x2, #0xd4
  436ddc:	mov	w1, #0xffffffff            	// #-1
  436de0:	mov	x0, x22
  436de4:	mov	w3, wzr
  436de8:	bl	436e84 <ferror@plt+0x32ea4>
  436dec:	cbz	x0, 436e0c <ferror@plt+0x32e2c>
  436df0:	mov	x21, x0
  436df4:	bl	41f868 <ferror@plt+0x1b888>
  436df8:	mov	x19, x0
  436dfc:	mov	x0, x21
  436e00:	bl	414260 <ferror@plt+0x10280>
  436e04:	mov	x0, x19
  436e08:	b	436c2c <ferror@plt+0x32c4c>
  436e0c:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  436e10:	ldr	w1, [x21, #4092]
  436e14:	cbz	w1, 436e3c <ferror@plt+0x32e5c>
  436e18:	adrp	x3, 47b000 <ferror@plt+0x77020>
  436e1c:	add	x3, x3, #0xf5b
  436e20:	b	436c18 <ferror@plt+0x32c38>
  436e24:	adrp	x0, 47b000 <ferror@plt+0x77020>
  436e28:	add	x0, x0, #0xc21
  436e2c:	bl	41a6d4 <ferror@plt+0x166f4>
  436e30:	mov	w1, w0
  436e34:	str	w0, [x21, #4092]
  436e38:	b	436bf8 <ferror@plt+0x32c18>
  436e3c:	adrp	x0, 47b000 <ferror@plt+0x77020>
  436e40:	add	x0, x0, #0xc21
  436e44:	bl	41a6d4 <ferror@plt+0x166f4>
  436e48:	mov	w1, w0
  436e4c:	str	w0, [x21, #4092]
  436e50:	b	436e18 <ferror@plt+0x32e38>
  436e54:	adrp	x0, 47b000 <ferror@plt+0x77020>
  436e58:	add	x0, x0, #0xc21
  436e5c:	bl	41a6d4 <ferror@plt+0x166f4>
  436e60:	mov	w1, w0
  436e64:	str	w0, [x21, #4092]
  436e68:	b	436db4 <ferror@plt+0x32dd4>
  436e6c:	adrp	x0, 47b000 <ferror@plt+0x77020>
  436e70:	add	x0, x0, #0xc21
  436e74:	bl	41a6d4 <ferror@plt+0x166f4>
  436e78:	mov	w1, w0
  436e7c:	str	w0, [x21, #4092]
  436e80:	b	436d8c <ferror@plt+0x32dac>
  436e84:	stp	x29, x30, [sp, #-96]!
  436e88:	str	x27, [sp, #16]
  436e8c:	stp	x26, x25, [sp, #32]
  436e90:	stp	x24, x23, [sp, #48]
  436e94:	stp	x22, x21, [sp, #64]
  436e98:	stp	x20, x19, [sp, #80]
  436e9c:	mov	x29, sp
  436ea0:	cbz	x0, 436f08 <ferror@plt+0x32f28>
  436ea4:	mov	w21, w3
  436ea8:	mov	x22, x2
  436eac:	mov	w23, w1
  436eb0:	mov	x19, x0
  436eb4:	tbz	w1, #31, 436ec4 <ferror@plt+0x32ee4>
  436eb8:	mov	x0, x19
  436ebc:	bl	403510 <strlen@plt>
  436ec0:	mov	x23, x0
  436ec4:	add	w8, w23, #0x1
  436ec8:	sxtw	x0, w8
  436ecc:	bl	4140ec <ferror@plt+0x1010c>
  436ed0:	sxtw	x25, w23
  436ed4:	mov	x20, x0
  436ed8:	cmp	w23, #0x1
  436edc:	add	x24, x19, x25
  436ee0:	mov	x26, x0
  436ee4:	b.ge	436f40 <ferror@plt+0x32f60>  // b.tcont
  436ee8:	sub	x8, x26, x20
  436eec:	cmp	x8, x25
  436ef0:	b.gt	436fb0 <ferror@plt+0x32fd0>
  436ef4:	cmp	x19, x24
  436ef8:	strb	wzr, [x26]
  436efc:	b.eq	436f0c <ferror@plt+0x32f2c>  // b.none
  436f00:	mov	x0, x20
  436f04:	bl	414260 <ferror@plt+0x10280>
  436f08:	mov	x20, xzr
  436f0c:	mov	x0, x20
  436f10:	ldp	x20, x19, [sp, #80]
  436f14:	ldp	x22, x21, [sp, #64]
  436f18:	ldp	x24, x23, [sp, #48]
  436f1c:	ldp	x26, x25, [sp, #32]
  436f20:	ldr	x27, [sp, #16]
  436f24:	ldp	x29, x30, [sp], #96
  436f28:	ret
  436f2c:	mov	x27, x19
  436f30:	add	x19, x27, #0x1
  436f34:	cmp	x19, x24
  436f38:	strb	w23, [x26], #1
  436f3c:	b.cs	436ee8 <ferror@plt+0x32f08>  // b.hs, b.nlast
  436f40:	ldrb	w23, [x19]
  436f44:	cmp	w23, #0x25
  436f48:	b.ne	436f2c <ferror@plt+0x32f4c>  // b.any
  436f4c:	add	x8, x19, #0x3
  436f50:	cmp	x8, x24
  436f54:	b.hi	436ee8 <ferror@plt+0x32f08>  // b.pmore
  436f58:	ldrb	w0, [x19, #1]
  436f5c:	bl	4206ac <ferror@plt+0x1c6cc>
  436f60:	tbnz	w0, #31, 436ee8 <ferror@plt+0x32f08>
  436f64:	mov	x27, x19
  436f68:	mov	w23, w0
  436f6c:	ldrb	w0, [x27, #2]!
  436f70:	bl	4206ac <ferror@plt+0x1c6cc>
  436f74:	tbnz	w0, #31, 436ee8 <ferror@plt+0x32f08>
  436f78:	cmp	w21, #0x0
  436f7c:	orr	w23, w0, w23, lsl #4
  436f80:	cset	w8, ne  // ne = any
  436f84:	cmp	w23, #0x80
  436f88:	cset	w9, lt  // lt = tstop
  436f8c:	cmp	w23, #0x1
  436f90:	b.lt	436ee8 <ferror@plt+0x32f08>  // b.tstop
  436f94:	and	w8, w8, w9
  436f98:	tbnz	w8, #0, 436ee8 <ferror@plt+0x32f08>
  436f9c:	mov	x0, x22
  436fa0:	mov	w1, w23
  436fa4:	bl	403ca0 <strchr@plt>
  436fa8:	cbz	x0, 436f30 <ferror@plt+0x32f50>
  436fac:	b	436ee8 <ferror@plt+0x32f08>
  436fb0:	adrp	x0, 445000 <ferror@plt+0x41020>
  436fb4:	adrp	x1, 47b000 <ferror@plt+0x77020>
  436fb8:	adrp	x3, 47c000 <ferror@plt+0x78020>
  436fbc:	adrp	x4, 47c000 <ferror@plt+0x78020>
  436fc0:	add	x0, x0, #0x2f
  436fc4:	add	x1, x1, #0xdc9
  436fc8:	add	x3, x3, #0xa4
  436fcc:	add	x4, x4, #0xba
  436fd0:	mov	w2, #0x5c6                 	// #1478
  436fd4:	bl	426194 <ferror@plt+0x221b4>
  436fd8:	stp	x29, x30, [sp, #-80]!
  436fdc:	stp	x26, x25, [sp, #16]
  436fe0:	stp	x24, x23, [sp, #32]
  436fe4:	stp	x22, x21, [sp, #48]
  436fe8:	stp	x20, x19, [sp, #64]
  436fec:	mov	x29, sp
  436ff0:	cbz	x0, 4371ac <ferror@plt+0x331cc>
  436ff4:	mov	x20, x2
  436ff8:	mov	x21, x1
  436ffc:	mov	x19, x0
  437000:	bl	409a2c <ferror@plt+0x5a4c>
  437004:	cbz	w0, 4370c4 <ferror@plt+0x330e4>
  437008:	cbz	x21, 4370ec <ferror@plt+0x3310c>
  43700c:	mov	x1, #0xffffffffffffffff    	// #-1
  437010:	mov	x0, x21
  437014:	mov	x2, xzr
  437018:	bl	42bf54 <ferror@plt+0x27f74>
  43701c:	cbz	w0, 43715c <ferror@plt+0x3317c>
  437020:	ldrb	w26, [x21]
  437024:	cbz	w26, 4370ec <ferror@plt+0x3310c>
  437028:	adrp	x8, 45b000 <ferror@plt+0x57020>
  43702c:	adrp	x9, 442000 <ferror@plt+0x3e020>
  437030:	ldr	x23, [x8, #3776]
  437034:	ldr	x24, [x9, #3688]
  437038:	mov	x22, x21
  43703c:	mov	x0, x22
  437040:	bl	42aa60 <ferror@plt+0x26a80>
  437044:	cmp	w0, #0x7f
  437048:	b.hi	43715c <ferror@plt+0x3317c>  // b.pmore
  43704c:	ldrh	w25, [x24, w0, uxtw #1]
  437050:	tbz	w25, #0, 43715c <ferror@plt+0x3317c>
  437054:	and	x8, x26, #0xff
  437058:	ldrb	w8, [x23, x8]
  43705c:	add	x22, x22, x8
  437060:	b	437074 <ferror@plt+0x33094>
  437064:	mov	w8, wzr
  437068:	cmp	w0, #0x2d
  43706c:	b.eq	437074 <ferror@plt+0x33094>  // b.none
  437070:	cbz	w8, 4370a8 <ferror@plt+0x330c8>
  437074:	mov	w26, w0
  437078:	mov	x0, x22
  43707c:	bl	42aa60 <ferror@plt+0x26a80>
  437080:	ldrb	w8, [x22]
  437084:	cmp	w0, #0x7f
  437088:	ldrb	w8, [x23, x8]
  43708c:	add	x22, x22, x8
  437090:	b.hi	437064 <ferror@plt+0x33084>  // b.pmore
  437094:	ldrh	w8, [x24, w0, uxtw #1]
  437098:	and	w8, w8, #0x1
  43709c:	cmp	w0, #0x2d
  4370a0:	b.ne	437070 <ferror@plt+0x33090>  // b.any
  4370a4:	b	437074 <ferror@plt+0x33094>
  4370a8:	cmp	w26, #0x2d
  4370ac:	b.eq	43715c <ferror@plt+0x3317c>  // b.none
  4370b0:	cmp	w0, #0x2e
  4370b4:	b.ne	437154 <ferror@plt+0x33174>  // b.any
  4370b8:	ldrb	w26, [x22]
  4370bc:	cbnz	w26, 43703c <ferror@plt+0x3305c>
  4370c0:	b	437158 <ferror@plt+0x33178>
  4370c4:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  4370c8:	ldr	w1, [x21, #4092]
  4370cc:	cbz	w1, 4371cc <ferror@plt+0x331ec>
  4370d0:	adrp	x3, 47b000 <ferror@plt+0x77020>
  4370d4:	add	x3, x3, #0xfd0
  4370d8:	mov	w2, #0x5                   	// #5
  4370dc:	mov	x0, x20
  4370e0:	mov	x4, x19
  4370e4:	bl	40939c <ferror@plt+0x53bc>
  4370e8:	b	43717c <ferror@plt+0x3319c>
  4370ec:	mov	x20, xzr
  4370f0:	mov	w1, #0x8                   	// #8
  4370f4:	mov	x0, x19
  4370f8:	bl	4374c0 <ferror@plt+0x334e0>
  4370fc:	ldrb	w9, [x0]
  437100:	adrp	x8, 47d000 <ferror@plt+0x79020>
  437104:	add	x8, x8, #0x4cf
  437108:	cmp	x20, #0x0
  43710c:	adrp	x10, 47c000 <ferror@plt+0x78020>
  437110:	mov	x19, x0
  437114:	csel	x1, x8, x20, eq  // eq = none
  437118:	add	x10, x10, #0xd4
  43711c:	cmp	w9, #0x2f
  437120:	adrp	x0, 47c000 <ferror@plt+0x78020>
  437124:	csel	x2, x8, x10, eq  // eq = none
  437128:	add	x0, x0, #0xce
  43712c:	mov	x3, x19
  437130:	mov	x4, xzr
  437134:	bl	41fab0 <ferror@plt+0x1bad0>
  437138:	mov	x21, x0
  43713c:	mov	x0, x20
  437140:	bl	414260 <ferror@plt+0x10280>
  437144:	mov	x0, x19
  437148:	bl	414260 <ferror@plt+0x10280>
  43714c:	mov	x0, x21
  437150:	b	437180 <ferror@plt+0x331a0>
  437154:	cbnz	w0, 43715c <ferror@plt+0x3317c>
  437158:	tbnz	w25, #1, 437198 <ferror@plt+0x331b8>
  43715c:	adrp	x19, 48e000 <ferror@plt+0x8a020>
  437160:	ldr	w1, [x19, #4092]
  437164:	cbz	w1, 4371e4 <ferror@plt+0x33204>
  437168:	adrp	x3, 47b000 <ferror@plt+0x77020>
  43716c:	add	x3, x3, #0xffa
  437170:	mov	w2, #0x1                   	// #1
  437174:	mov	x0, x20
  437178:	bl	40954c <ferror@plt+0x556c>
  43717c:	mov	x0, xzr
  437180:	ldp	x20, x19, [sp, #64]
  437184:	ldp	x22, x21, [sp, #48]
  437188:	ldp	x24, x23, [sp, #32]
  43718c:	ldp	x26, x25, [sp, #16]
  437190:	ldp	x29, x30, [sp], #80
  437194:	ret
  437198:	mov	w1, #0x10                  	// #16
  43719c:	mov	x0, x21
  4371a0:	bl	4374c0 <ferror@plt+0x334e0>
  4371a4:	mov	x20, x0
  4371a8:	b	4370f0 <ferror@plt+0x33110>
  4371ac:	adrp	x0, 445000 <ferror@plt+0x41020>
  4371b0:	adrp	x1, 47b000 <ferror@plt+0x77020>
  4371b4:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  4371b8:	add	x0, x0, #0x2f
  4371bc:	add	x1, x1, #0xf8e
  4371c0:	add	x2, x2, #0x753
  4371c4:	bl	415310 <ferror@plt+0x11330>
  4371c8:	b	43717c <ferror@plt+0x3319c>
  4371cc:	adrp	x0, 47b000 <ferror@plt+0x77020>
  4371d0:	add	x0, x0, #0xc21
  4371d4:	bl	41a6d4 <ferror@plt+0x166f4>
  4371d8:	mov	w1, w0
  4371dc:	str	w0, [x21, #4092]
  4371e0:	b	4370d0 <ferror@plt+0x330f0>
  4371e4:	adrp	x0, 47b000 <ferror@plt+0x77020>
  4371e8:	add	x0, x0, #0xc21
  4371ec:	bl	41a6d4 <ferror@plt+0x166f4>
  4371f0:	mov	w1, w0
  4371f4:	str	w0, [x19, #4092]
  4371f8:	b	437168 <ferror@plt+0x33188>
  4371fc:	stp	x29, x30, [sp, #-64]!
  437200:	stp	x24, x23, [sp, #16]
  437204:	stp	x22, x21, [sp, #32]
  437208:	stp	x20, x19, [sp, #48]
  43720c:	mov	x29, sp
  437210:	cbz	x0, 4372d8 <ferror@plt+0x332f8>
  437214:	adrp	x8, 442000 <ferror@plt+0x3e020>
  437218:	ldr	x22, [x8, #3688]
  43721c:	mov	x20, x0
  437220:	mov	x19, xzr
  437224:	mov	w21, wzr
  437228:	mov	w23, #0x1                   	// #1
  43722c:	mov	w24, #0x2401                	// #9217
  437230:	b	437248 <ferror@plt+0x33268>
  437234:	mov	w1, #0xa                   	// #10
  437238:	mov	x0, x20
  43723c:	bl	403ca0 <strchr@plt>
  437240:	add	x20, x0, #0x1
  437244:	cbz	x0, 4372e0 <ferror@plt+0x33300>
  437248:	ldrb	w9, [x20]
  43724c:	cmp	x9, #0x23
  437250:	b.eq	437234 <ferror@plt+0x33254>  // b.none
  437254:	ldrh	w8, [x22, x9, lsl #1]
  437258:	tbz	w8, #8, 437268 <ferror@plt+0x33288>
  43725c:	ldrb	w9, [x20, #1]!
  437260:	ldrh	w8, [x22, x9, lsl #1]
  437264:	tbnz	w8, #8, 43725c <ferror@plt+0x3327c>
  437268:	sub	x8, x20, #0x1
  43726c:	mov	x10, x20
  437270:	b	43727c <ferror@plt+0x3329c>
  437274:	ldrb	w9, [x10, #1]!
  437278:	add	x8, x8, #0x1
  43727c:	and	w9, w9, #0xff
  437280:	cmp	w9, #0xd
  437284:	b.hi	437274 <ferror@plt+0x33294>  // b.pmore
  437288:	lsl	w9, w23, w9
  43728c:	tst	w9, w24
  437290:	b.eq	437274 <ferror@plt+0x33294>  // b.none
  437294:	cmp	x10, x20
  437298:	b.ls	437234 <ferror@plt+0x33254>  // b.plast
  43729c:	cmp	x8, x20
  4372a0:	b.ls	437234 <ferror@plt+0x33254>  // b.plast
  4372a4:	ldrb	w9, [x8], #-1
  4372a8:	ldrh	w9, [x22, x9, lsl #1]
  4372ac:	tbnz	w9, #8, 43729c <ferror@plt+0x332bc>
  4372b0:	sub	x8, x8, x20
  4372b4:	add	x1, x8, #0x2
  4372b8:	mov	x0, x20
  4372bc:	bl	41f90c <ferror@plt+0x1b92c>
  4372c0:	mov	x1, x0
  4372c4:	mov	x0, x19
  4372c8:	bl	41eec4 <ferror@plt+0x1aee4>
  4372cc:	mov	x19, x0
  4372d0:	add	w21, w21, #0x1
  4372d4:	b	437234 <ferror@plt+0x33254>
  4372d8:	mov	w21, wzr
  4372dc:	mov	x19, xzr
  4372e0:	add	w8, w21, #0x1
  4372e4:	sxtw	x0, w8
  4372e8:	mov	w1, #0x8                   	// #8
  4372ec:	bl	414344 <ferror@plt+0x10364>
  4372f0:	mov	x20, x0
  4372f4:	str	xzr, [x0, w21, sxtw #3]
  4372f8:	cbz	x19, 43731c <ferror@plt+0x3333c>
  4372fc:	sxtw	x8, w21
  437300:	add	x8, x20, x8, lsl #3
  437304:	sub	x8, x8, #0x8
  437308:	mov	x9, x19
  43730c:	ldr	x10, [x9]
  437310:	str	x10, [x8], #-8
  437314:	ldr	x9, [x9, #8]
  437318:	cbnz	x9, 43730c <ferror@plt+0x3332c>
  43731c:	mov	x0, x19
  437320:	bl	41eda8 <ferror@plt+0x1adc8>
  437324:	mov	x0, x20
  437328:	ldp	x20, x19, [sp, #48]
  43732c:	ldp	x22, x21, [sp, #32]
  437330:	ldp	x24, x23, [sp, #16]
  437334:	ldp	x29, x30, [sp], #64
  437338:	ret
  43733c:	stp	x29, x30, [sp, #-32]!
  437340:	stp	x20, x19, [sp, #16]
  437344:	mov	x29, sp
  437348:	cbz	x0, 437374 <ferror@plt+0x33394>
  43734c:	bl	40b1a8 <ferror@plt+0x71c8>
  437350:	mov	x19, x0
  437354:	bl	437398 <ferror@plt+0x333b8>
  437358:	mov	x20, x0
  43735c:	mov	x0, x19
  437360:	bl	414260 <ferror@plt+0x10280>
  437364:	mov	x0, x20
  437368:	ldp	x20, x19, [sp, #16]
  43736c:	ldp	x29, x30, [sp], #32
  437370:	ret
  437374:	adrp	x0, 445000 <ferror@plt+0x41020>
  437378:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43737c:	adrp	x2, 43e000 <ferror@plt+0x3a020>
  437380:	add	x0, x0, #0x2f
  437384:	add	x1, x1, #0xb
  437388:	add	x2, x2, #0x753
  43738c:	bl	415310 <ferror@plt+0x11330>
  437390:	mov	x0, xzr
  437394:	b	437368 <ferror@plt+0x33388>
  437398:	sub	sp, sp, #0x60
  43739c:	stp	x20, x19, [sp, #80]
  4373a0:	mov	x19, x0
  4373a4:	add	x0, sp, #0x8
  4373a8:	stp	x29, x30, [sp, #16]
  4373ac:	stp	x26, x25, [sp, #32]
  4373b0:	stp	x24, x23, [sp, #48]
  4373b4:	stp	x22, x21, [sp, #64]
  4373b8:	add	x29, sp, #0x10
  4373bc:	bl	43677c <ferror@plt+0x3279c>
  4373c0:	mov	w20, w0
  4373c4:	cbz	w0, 4373ec <ferror@plt+0x3340c>
  4373c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4373cc:	mov	x0, x19
  4373d0:	mov	x2, xzr
  4373d4:	bl	42bf54 <ferror@plt+0x27f74>
  4373d8:	cbz	w0, 4373ec <ferror@plt+0x3340c>
  4373dc:	mov	x0, x19
  4373e0:	bl	41f868 <ferror@plt+0x1b888>
  4373e4:	mov	x24, x0
  4373e8:	cbnz	x0, 4374a0 <ferror@plt+0x334c0>
  4373ec:	ldr	x9, [sp, #8]
  4373f0:	cmp	w20, #0x0
  4373f4:	cset	w8, ne  // ne = any
  4373f8:	ldr	x1, [x9, w8, uxtw #3]
  4373fc:	cbz	x1, 437494 <ferror@plt+0x334b4>
  437400:	lsl	x8, x8, #3
  437404:	adrp	x20, 445000 <ferror@plt+0x41020>
  437408:	adrp	x21, 47b000 <ferror@plt+0x77020>
  43740c:	adrp	x22, 43c000 <ferror@plt+0x38020>
  437410:	adrp	x23, 45b000 <ferror@plt+0x57020>
  437414:	add	x20, x20, #0x2f
  437418:	add	x21, x21, #0xcbe
  43741c:	add	x22, x22, #0xdc6
  437420:	add	x26, x8, #0x8
  437424:	add	x23, x23, #0xfb6
  437428:	b	43744c <ferror@plt+0x3346c>
  43742c:	mov	x0, x20
  437430:	mov	x1, x21
  437434:	mov	x2, x22
  437438:	bl	415310 <ferror@plt+0x11330>
  43743c:	ldr	x8, [sp, #8]
  437440:	ldr	x1, [x8, x26]
  437444:	add	x26, x26, #0x8
  437448:	cbz	x1, 437494 <ferror@plt+0x334b4>
  43744c:	cbz	x19, 43742c <ferror@plt+0x3344c>
  437450:	mov	x0, x23
  437454:	bl	435b80 <ferror@plt+0x31ba0>
  437458:	cmn	x0, #0x1
  43745c:	b.eq	43743c <ferror@plt+0x3345c>  // b.none
  437460:	mov	x25, x0
  437464:	mov	x1, #0xffffffffffffffff    	// #-1
  437468:	mov	x0, x19
  43746c:	mov	x2, x25
  437470:	mov	x3, xzr
  437474:	mov	x4, xzr
  437478:	mov	x5, xzr
  43747c:	bl	435cb0 <ferror@plt+0x31cd0>
  437480:	mov	x24, x0
  437484:	mov	x0, x25
  437488:	bl	4035a0 <iconv_close@plt>
  43748c:	cbz	x24, 43743c <ferror@plt+0x3345c>
  437490:	b	4374a0 <ferror@plt+0x334c0>
  437494:	mov	x0, x19
  437498:	bl	42c304 <ferror@plt+0x28324>
  43749c:	mov	x24, x0
  4374a0:	mov	x0, x24
  4374a4:	ldp	x20, x19, [sp, #80]
  4374a8:	ldp	x22, x21, [sp, #64]
  4374ac:	ldp	x24, x23, [sp, #48]
  4374b0:	ldp	x26, x25, [sp, #32]
  4374b4:	ldp	x29, x30, [sp, #16]
  4374b8:	add	sp, sp, #0x60
  4374bc:	ret
  4374c0:	stp	x29, x30, [sp, #-48]!
  4374c4:	stp	x20, x19, [sp, #32]
  4374c8:	mov	w19, w1
  4374cc:	cmp	w1, #0x8
  4374d0:	mov	x20, x0
  4374d4:	str	x21, [sp, #16]
  4374d8:	mov	x29, sp
  4374dc:	b.eq	4374e8 <ferror@plt+0x33508>  // b.none
  4374e0:	cmp	w19, #0x10
  4374e4:	b.ne	4375d4 <ferror@plt+0x335f4>  // b.any
  4374e8:	ldrb	w10, [x20]
  4374ec:	adrp	x21, 47c000 <ferror@plt+0x78020>
  4374f0:	add	x21, x21, #0x18c
  4374f4:	mov	w8, wzr
  4374f8:	mov	x9, x20
  4374fc:	cbnz	w10, 437544 <ferror@plt+0x33564>
  437500:	lsl	w8, w8, #1
  437504:	sub	x9, x9, x20
  437508:	add	x8, x9, w8, sxtw
  43750c:	add	x0, x8, #0x1
  437510:	bl	4140ec <ferror@plt+0x1010c>
  437514:	ldrb	w12, [x20]
  437518:	mov	x13, x0
  43751c:	cbz	w12, 4375cc <ferror@plt+0x335ec>
  437520:	adrp	x10, 47c000 <ferror@plt+0x78020>
  437524:	add	x8, x20, #0x1
  437528:	mov	w9, #0x25                  	// #37
  43752c:	add	x10, x10, #0x1ec
  437530:	mov	x11, x0
  437534:	b	437598 <ferror@plt+0x335b8>
  437538:	add	w8, w8, #0x1
  43753c:	ldrb	w10, [x9, #1]!
  437540:	cbz	w10, 437500 <ferror@plt+0x33520>
  437544:	and	w11, w10, #0xff
  437548:	cmp	w11, #0x20
  43754c:	b.cc	437538 <ferror@plt+0x33558>  // b.lo, b.ul, b.last
  437550:	sxtb	w11, w10
  437554:	tbnz	w11, #31, 437538 <ferror@plt+0x33558>
  437558:	add	x10, x21, w10, uxtb
  43755c:	ldurb	w10, [x10, #-32]
  437560:	tst	w10, w19
  437564:	b.ne	43753c <ferror@plt+0x3355c>  // b.any
  437568:	b	437538 <ferror@plt+0x33558>
  43756c:	lsr	x12, x13, #4
  437570:	and	x13, x13, #0xf
  437574:	ldrb	w12, [x10, x12]
  437578:	ldrb	w14, [x10, x13]
  43757c:	add	x13, x11, #0x3
  437580:	strb	w9, [x11]
  437584:	strb	w12, [x11, #1]
  437588:	strb	w14, [x11, #2]
  43758c:	mov	x11, x13
  437590:	ldrb	w12, [x8], #1
  437594:	cbz	w12, 4375cc <ferror@plt+0x335ec>
  437598:	and	w13, w12, #0xff
  43759c:	cmp	w13, #0x20
  4375a0:	b.cc	43756c <ferror@plt+0x3358c>  // b.lo, b.ul, b.last
  4375a4:	sxtb	w14, w12
  4375a8:	tbnz	w14, #31, 43756c <ferror@plt+0x3358c>
  4375ac:	add	x14, x21, w12, uxtb
  4375b0:	ldurb	w14, [x14, #-32]
  4375b4:	tst	w14, w19
  4375b8:	b.eq	43756c <ferror@plt+0x3358c>  // b.none
  4375bc:	strb	w12, [x11], #1
  4375c0:	mov	x13, x11
  4375c4:	ldrb	w12, [x8], #1
  4375c8:	cbnz	w12, 437598 <ferror@plt+0x335b8>
  4375cc:	strb	wzr, [x13]
  4375d0:	b	4375f4 <ferror@plt+0x33614>
  4375d4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4375d8:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4375dc:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4375e0:	add	x0, x0, #0x2f
  4375e4:	add	x1, x1, #0xd6
  4375e8:	add	x2, x2, #0x114
  4375ec:	bl	415310 <ferror@plt+0x11330>
  4375f0:	mov	x0, xzr
  4375f4:	ldp	x20, x19, [sp, #32]
  4375f8:	ldr	x21, [sp, #16]
  4375fc:	ldp	x29, x30, [sp], #48
  437600:	ret
  437604:	stp	x29, x30, [sp, #-32]!
  437608:	mov	w8, #0x1                   	// #1
  43760c:	str	x19, [sp, #16]
  437610:	mov	x19, x0
  437614:	str	w8, [x0]
  437618:	adrp	x0, 45b000 <ferror@plt+0x57020>
  43761c:	add	x0, x0, #0xfb6
  437620:	mov	x29, sp
  437624:	bl	41f868 <ferror@plt+0x1b888>
  437628:	mov	x9, #0xffffffffffffffff    	// #-1
  43762c:	stp	x0, x9, [x19, #16]
  437630:	stp	x9, xzr, [x19, #32]
  437634:	ldrb	w9, [x19, #94]
  437638:	mov	w8, #0x400                 	// #1024
  43763c:	stp	x8, xzr, [x19, #56]
  437640:	stp	xzr, xzr, [x19, #72]
  437644:	and	w8, w9, #0xf8
  437648:	orr	w8, w8, #0x1
  43764c:	str	wzr, [x19, #48]
  437650:	strb	wzr, [x19, #88]
  437654:	strb	w8, [x19, #94]
  437658:	ldr	x19, [sp, #16]
  43765c:	ldp	x29, x30, [sp], #32
  437660:	ret
  437664:	stp	x29, x30, [sp, #-32]!
  437668:	str	x19, [sp, #16]
  43766c:	mov	x19, x0
  437670:	mov	x29, sp
  437674:	cbz	x0, 437698 <ferror@plt+0x336b8>
  437678:	ldaxr	w8, [x19]
  43767c:	add	w8, w8, #0x1
  437680:	stlxr	w9, w8, [x19]
  437684:	cbnz	w9, 437678 <ferror@plt+0x33698>
  437688:	mov	x0, x19
  43768c:	ldr	x19, [sp, #16]
  437690:	ldp	x29, x30, [sp], #32
  437694:	ret
  437698:	adrp	x0, 445000 <ferror@plt+0x41020>
  43769c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4376a0:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4376a4:	add	x0, x0, #0x2f
  4376a8:	add	x1, x1, #0x244
  4376ac:	add	x2, x2, #0x26f
  4376b0:	bl	415310 <ferror@plt+0x11330>
  4376b4:	b	437688 <ferror@plt+0x336a8>
  4376b8:	stp	x29, x30, [sp, #-32]!
  4376bc:	str	x19, [sp, #16]
  4376c0:	mov	x29, sp
  4376c4:	cbz	x0, 4376ec <ferror@plt+0x3370c>
  4376c8:	mov	x19, x0
  4376cc:	ldaxr	w8, [x19]
  4376d0:	subs	w8, w8, #0x1
  4376d4:	stlxr	w9, w8, [x19]
  4376d8:	cbnz	w9, 4376cc <ferror@plt+0x336ec>
  4376dc:	b.eq	437710 <ferror@plt+0x33730>  // b.none
  4376e0:	ldr	x19, [sp, #16]
  4376e4:	ldp	x29, x30, [sp], #32
  4376e8:	ret
  4376ec:	ldr	x19, [sp, #16]
  4376f0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4376f4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4376f8:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4376fc:	add	x0, x0, #0x2f
  437700:	add	x1, x1, #0x27f
  437704:	add	x2, x2, #0x26f
  437708:	ldp	x29, x30, [sp], #32
  43770c:	b	415310 <ferror@plt+0x11330>
  437710:	ldrb	w8, [x19, #94]
  437714:	tbnz	w8, #2, 437724 <ferror@plt+0x33744>
  437718:	mov	x0, x19
  43771c:	bl	437918 <ferror@plt+0x33938>
  437720:	b	437734 <ferror@plt+0x33754>
  437724:	mov	w1, #0x1                   	// #1
  437728:	mov	x0, x19
  43772c:	mov	x2, xzr
  437730:	bl	4377ac <ferror@plt+0x337cc>
  437734:	ldr	x0, [x19, #16]
  437738:	bl	414260 <ferror@plt+0x10280>
  43773c:	ldr	x0, [x19, #24]
  437740:	cmn	x0, #0x1
  437744:	b.eq	43774c <ferror@plt+0x3376c>  // b.none
  437748:	bl	435cac <ferror@plt+0x31ccc>
  43774c:	ldr	x0, [x19, #32]
  437750:	cmn	x0, #0x1
  437754:	b.eq	43775c <ferror@plt+0x3377c>  // b.none
  437758:	bl	435cac <ferror@plt+0x31ccc>
  43775c:	ldr	x0, [x19, #40]
  437760:	bl	414260 <ferror@plt+0x10280>
  437764:	ldr	x0, [x19, #64]
  437768:	cbz	x0, 437774 <ferror@plt+0x33794>
  43776c:	mov	w1, #0x1                   	// #1
  437770:	bl	422054 <ferror@plt+0x1e074>
  437774:	ldr	x0, [x19, #80]
  437778:	cbz	x0, 437784 <ferror@plt+0x337a4>
  43777c:	mov	w1, #0x1                   	// #1
  437780:	bl	422054 <ferror@plt+0x1e074>
  437784:	ldr	x0, [x19, #72]
  437788:	cbz	x0, 437794 <ferror@plt+0x337b4>
  43778c:	mov	w1, #0x1                   	// #1
  437790:	bl	422054 <ferror@plt+0x1e074>
  437794:	ldr	x8, [x19, #8]
  437798:	mov	x0, x19
  43779c:	ldr	x19, [sp, #16]
  4377a0:	ldr	x1, [x8, #40]
  4377a4:	ldp	x29, x30, [sp], #32
  4377a8:	br	x1
  4377ac:	sub	sp, sp, #0x40
  4377b0:	stp	x29, x30, [sp, #16]
  4377b4:	stp	x22, x21, [sp, #32]
  4377b8:	stp	x20, x19, [sp, #48]
  4377bc:	add	x29, sp, #0x10
  4377c0:	str	xzr, [sp, #8]
  4377c4:	cbz	x0, 4378d8 <ferror@plt+0x338f8>
  4377c8:	mov	x19, x2
  4377cc:	mov	w21, w1
  4377d0:	mov	x20, x0
  4377d4:	cbz	x2, 4377e0 <ferror@plt+0x33800>
  4377d8:	ldr	x8, [x19]
  4377dc:	cbnz	x8, 4378f4 <ferror@plt+0x33914>
  4377e0:	ldr	x8, [x20, #80]
  4377e4:	cbz	x8, 437834 <ferror@plt+0x33854>
  4377e8:	ldr	x9, [x8, #8]
  4377ec:	cbz	x9, 437834 <ferror@plt+0x33854>
  4377f0:	cbz	w21, 437844 <ferror@plt+0x33864>
  4377f4:	ldr	x8, [x20, #8]
  4377f8:	mov	x0, x20
  4377fc:	ldr	x8, [x8, #56]
  437800:	blr	x8
  437804:	ldr	x8, [x20, #8]
  437808:	and	w1, w0, #0x1
  43780c:	mov	x0, x20
  437810:	mov	x2, xzr
  437814:	ldr	x8, [x8, #48]
  437818:	blr	x8
  43781c:	add	x1, sp, #0x8
  437820:	mov	x0, x20
  437824:	bl	4380a0 <ferror@plt+0x340c0>
  437828:	ldr	x8, [x20, #80]
  43782c:	mov	w22, w0
  437830:	b	437848 <ferror@plt+0x33868>
  437834:	mov	w22, #0x1                   	// #1
  437838:	ldrb	w8, [x20, #88]
  43783c:	cbnz	w8, 43785c <ferror@plt+0x3387c>
  437840:	b	437870 <ferror@plt+0x33890>
  437844:	mov	w22, #0x1                   	// #1
  437848:	mov	x0, x8
  43784c:	mov	x1, xzr
  437850:	bl	42222c <ferror@plt+0x1e24c>
  437854:	ldrb	w8, [x20, #88]
  437858:	cbz	w8, 437870 <ferror@plt+0x33890>
  43785c:	cbz	w21, 43786c <ferror@plt+0x3388c>
  437860:	adrp	x0, 47c000 <ferror@plt+0x78020>
  437864:	add	x0, x0, #0x45e
  437868:	bl	437eb0 <ferror@plt+0x33ed0>
  43786c:	strb	wzr, [x20, #88]
  437870:	ldr	x8, [x20, #8]
  437874:	mov	x0, x20
  437878:	mov	x1, x19
  43787c:	ldr	x8, [x8, #24]
  437880:	blr	x8
  437884:	ldrb	w8, [x20, #94]
  437888:	cmp	w0, #0x1
  43788c:	and	w8, w8, #0xffffffc3
  437890:	strb	w8, [x20, #94]
  437894:	b.ne	4378b0 <ferror@plt+0x338d0>  // b.any
  437898:	cmp	w22, #0x1
  43789c:	b.eq	4378c0 <ferror@plt+0x338e0>  // b.none
  4378a0:	ldr	x1, [sp, #8]
  4378a4:	mov	x0, x19
  4378a8:	bl	409614 <ferror@plt+0x5634>
  4378ac:	b	4378c0 <ferror@plt+0x338e0>
  4378b0:	mov	w21, w0
  4378b4:	add	x0, sp, #0x8
  4378b8:	bl	409694 <ferror@plt+0x56b4>
  4378bc:	mov	w22, w21
  4378c0:	mov	w0, w22
  4378c4:	ldp	x20, x19, [sp, #48]
  4378c8:	ldp	x22, x21, [sp, #32]
  4378cc:	ldp	x29, x30, [sp, #16]
  4378d0:	add	sp, sp, #0x40
  4378d4:	ret
  4378d8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4378dc:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4378e0:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4378e4:	add	x0, x0, #0x2f
  4378e8:	add	x1, x1, #0x41b
  4378ec:	add	x2, x2, #0x26f
  4378f0:	b	43790c <ferror@plt+0x3392c>
  4378f4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4378f8:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4378fc:	adrp	x2, 442000 <ferror@plt+0x3e020>
  437900:	add	x0, x0, #0x2f
  437904:	add	x1, x1, #0x41b
  437908:	add	x2, x2, #0x8c1
  43790c:	bl	415310 <ferror@plt+0x11330>
  437910:	mov	w22, wzr
  437914:	b	4378c0 <ferror@plt+0x338e0>
  437918:	stp	x29, x30, [sp, #-32]!
  43791c:	mov	x29, sp
  437920:	str	x19, [sp, #16]
  437924:	str	xzr, [x29, #24]
  437928:	cbz	x0, 4379f0 <ferror@plt+0x33a10>
  43792c:	ldr	x8, [x0, #80]
  437930:	mov	x19, x0
  437934:	cbz	x8, 437994 <ferror@plt+0x339b4>
  437938:	ldr	x8, [x8, #8]
  43793c:	cbz	x8, 437994 <ferror@plt+0x339b4>
  437940:	ldr	x8, [x19, #8]
  437944:	mov	x0, x19
  437948:	ldr	x8, [x8, #56]
  43794c:	blr	x8
  437950:	ldr	x8, [x19, #8]
  437954:	and	w1, w0, #0x1
  437958:	mov	x0, x19
  43795c:	mov	x2, xzr
  437960:	ldr	x8, [x8, #48]
  437964:	blr	x8
  437968:	add	x1, x29, #0x18
  43796c:	mov	x0, x19
  437970:	bl	4380a0 <ferror@plt+0x340c0>
  437974:	ldr	x8, [x29, #24]
  437978:	cbz	x8, 437994 <ferror@plt+0x339b4>
  43797c:	ldr	x1, [x8, #8]
  437980:	adrp	x0, 47d000 <ferror@plt+0x79020>
  437984:	add	x0, x0, #0x265
  437988:	bl	437eb0 <ferror@plt+0x33ed0>
  43798c:	ldr	x0, [x29, #24]
  437990:	bl	409254 <ferror@plt+0x5274>
  437994:	ldr	x0, [x19, #64]
  437998:	cbz	x0, 4379a4 <ferror@plt+0x339c4>
  43799c:	mov	x1, xzr
  4379a0:	bl	42222c <ferror@plt+0x1e24c>
  4379a4:	ldr	x0, [x19, #80]
  4379a8:	cbz	x0, 4379b4 <ferror@plt+0x339d4>
  4379ac:	mov	x1, xzr
  4379b0:	bl	42222c <ferror@plt+0x1e24c>
  4379b4:	ldr	x8, [x19, #16]
  4379b8:	cbz	x8, 4379e4 <ferror@plt+0x33a04>
  4379bc:	ldr	x0, [x19, #72]
  4379c0:	cbz	x0, 4379cc <ferror@plt+0x339ec>
  4379c4:	mov	x1, xzr
  4379c8:	bl	42222c <ferror@plt+0x1e24c>
  4379cc:	ldrb	w8, [x19, #88]
  4379d0:	cbz	w8, 4379e4 <ferror@plt+0x33a04>
  4379d4:	adrp	x0, 47c000 <ferror@plt+0x78020>
  4379d8:	add	x0, x0, #0x45e
  4379dc:	bl	437eb0 <ferror@plt+0x33ed0>
  4379e0:	strb	wzr, [x19, #88]
  4379e4:	ldr	x19, [sp, #16]
  4379e8:	ldp	x29, x30, [sp], #32
  4379ec:	ret
  4379f0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4379f4:	adrp	x1, 47d000 <ferror@plt+0x79020>
  4379f8:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4379fc:	add	x0, x0, #0x2f
  437a00:	add	x1, x1, #0x23f
  437a04:	add	x2, x2, #0x26f
  437a08:	bl	415310 <ferror@plt+0x11330>
  437a0c:	b	4379e4 <ferror@plt+0x33a04>
  437a10:	sub	sp, sp, #0x30
  437a14:	stp	x29, x30, [sp, #16]
  437a18:	stp	x20, x19, [sp, #32]
  437a1c:	add	x29, sp, #0x10
  437a20:	str	xzr, [sp, #8]
  437a24:	cbz	x0, 437ac0 <ferror@plt+0x33ae0>
  437a28:	cbz	x3, 437adc <ferror@plt+0x33afc>
  437a2c:	cbz	x2, 437a70 <ferror@plt+0x33a90>
  437a30:	cbz	x1, 437af8 <ferror@plt+0x33b18>
  437a34:	ldr	x8, [x0, #8]
  437a38:	add	x4, sp, #0x8
  437a3c:	ldr	x8, [x8]
  437a40:	blr	x8
  437a44:	mov	w8, w0
  437a48:	ldr	x0, [sp, #8]
  437a4c:	sub	w9, w8, #0x1
  437a50:	cmp	w9, #0x2
  437a54:	b.cc	437a7c <ferror@plt+0x33a9c>  // b.lo, b.ul, b.last
  437a58:	cbz	w8, 437a88 <ferror@plt+0x33aa8>
  437a5c:	cmp	w8, #0x3
  437a60:	b.ne	437b8c <ferror@plt+0x33bac>  // b.any
  437a64:	mov	w19, #0x1                   	// #1
  437a68:	cbnz	x0, 437b74 <ferror@plt+0x33b94>
  437a6c:	b	437b78 <ferror@plt+0x33b98>
  437a70:	mov	w19, wzr
  437a74:	str	xzr, [x3]
  437a78:	b	437b78 <ferror@plt+0x33b98>
  437a7c:	mov	w19, wzr
  437a80:	cbnz	x0, 437b74 <ferror@plt+0x33b94>
  437a84:	b	437b78 <ferror@plt+0x33b98>
  437a88:	cbz	x0, 437b1c <ferror@plt+0x33b3c>
  437a8c:	adrp	x9, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  437a90:	ldr	w8, [x9]
  437a94:	ldr	w19, [x0]
  437a98:	cbz	w8, 437b3c <ferror@plt+0x33b5c>
  437a9c:	cmp	w19, w8
  437aa0:	b.ne	437b68 <ferror@plt+0x33b88>  // b.any
  437aa4:	ldr	w8, [x0, #4]
  437aa8:	cmp	w8, #0x1
  437aac:	mov	w8, #0x2                   	// #2
  437ab0:	cinc	w19, w8, ne  // ne = any
  437ab4:	ldr	x0, [sp, #8]
  437ab8:	cbnz	x0, 437b74 <ferror@plt+0x33b94>
  437abc:	b	437b78 <ferror@plt+0x33b98>
  437ac0:	adrp	x0, 445000 <ferror@plt+0x41020>
  437ac4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437ac8:	adrp	x2, 47c000 <ferror@plt+0x78020>
  437acc:	add	x0, x0, #0x2f
  437ad0:	add	x1, x1, #0x2a5
  437ad4:	add	x2, x2, #0x26f
  437ad8:	b	437b10 <ferror@plt+0x33b30>
  437adc:	adrp	x0, 445000 <ferror@plt+0x41020>
  437ae0:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437ae4:	adrp	x2, 47c000 <ferror@plt+0x78020>
  437ae8:	add	x0, x0, #0x2f
  437aec:	add	x1, x1, #0x2a5
  437af0:	add	x2, x2, #0x2e7
  437af4:	b	437b10 <ferror@plt+0x33b30>
  437af8:	adrp	x0, 445000 <ferror@plt+0x41020>
  437afc:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437b00:	adrp	x2, 47c000 <ferror@plt+0x78020>
  437b04:	add	x0, x0, #0x2f
  437b08:	add	x1, x1, #0x2a5
  437b0c:	add	x2, x2, #0x2fa
  437b10:	bl	415310 <ferror@plt+0x11330>
  437b14:	mov	w19, #0x3                   	// #3
  437b18:	b	437b78 <ferror@plt+0x33b98>
  437b1c:	adrp	x0, 445000 <ferror@plt+0x41020>
  437b20:	adrp	x1, 47d000 <ferror@plt+0x79020>
  437b24:	adrp	x2, 47d000 <ferror@plt+0x79020>
  437b28:	add	x0, x0, #0x2f
  437b2c:	add	x1, x1, #0x1dd
  437b30:	add	x2, x2, #0x217
  437b34:	bl	415310 <ferror@plt+0x11330>
  437b38:	b	437b68 <ferror@plt+0x33b88>
  437b3c:	adrp	x8, 47d000 <ferror@plt+0x79020>
  437b40:	add	x8, x8, #0x1c4
  437b44:	str	x0, [sp]
  437b48:	mov	x0, x8
  437b4c:	mov	x20, x9
  437b50:	bl	41a6d4 <ferror@plt+0x166f4>
  437b54:	mov	w8, w0
  437b58:	ldr	x0, [sp]
  437b5c:	str	w8, [x20]
  437b60:	cmp	w19, w8
  437b64:	b.eq	437aa4 <ferror@plt+0x33ac4>  // b.none
  437b68:	mov	w19, #0x3                   	// #3
  437b6c:	ldr	x0, [sp, #8]
  437b70:	cbz	x0, 437b78 <ferror@plt+0x33b98>
  437b74:	bl	409254 <ferror@plt+0x5274>
  437b78:	mov	w0, w19
  437b7c:	ldp	x20, x19, [sp, #32]
  437b80:	ldp	x29, x30, [sp, #16]
  437b84:	add	sp, sp, #0x30
  437b88:	ret
  437b8c:	adrp	x0, 445000 <ferror@plt+0x41020>
  437b90:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437b94:	adrp	x3, 47d000 <ferror@plt+0x79020>
  437b98:	add	x0, x0, #0x2f
  437b9c:	add	x1, x1, #0x82b
  437ba0:	add	x3, x3, #0x223
  437ba4:	mov	w2, #0x128                 	// #296
  437ba8:	mov	x4, xzr
  437bac:	bl	426194 <ferror@plt+0x221b4>
  437bb0:	sub	sp, sp, #0x30
  437bb4:	stp	x29, x30, [sp, #16]
  437bb8:	stp	x20, x19, [sp, #32]
  437bbc:	add	x29, sp, #0x10
  437bc0:	str	xzr, [sp, #8]
  437bc4:	cbz	x0, 437c4c <ferror@plt+0x33c6c>
  437bc8:	cbz	x3, 437c68 <ferror@plt+0x33c88>
  437bcc:	ldr	x8, [x0, #8]
  437bd0:	add	x4, sp, #0x8
  437bd4:	ldr	x8, [x8, #8]
  437bd8:	blr	x8
  437bdc:	mov	w8, w0
  437be0:	ldr	x0, [sp, #8]
  437be4:	sub	w9, w8, #0x1
  437be8:	cmp	w9, #0x2
  437bec:	b.cc	437c08 <ferror@plt+0x33c28>  // b.lo, b.ul, b.last
  437bf0:	cbz	w8, 437c14 <ferror@plt+0x33c34>
  437bf4:	cmp	w8, #0x3
  437bf8:	b.ne	437cfc <ferror@plt+0x33d1c>  // b.any
  437bfc:	mov	w19, #0x1                   	// #1
  437c00:	cbnz	x0, 437ce4 <ferror@plt+0x33d04>
  437c04:	b	437ce8 <ferror@plt+0x33d08>
  437c08:	mov	w19, wzr
  437c0c:	cbnz	x0, 437ce4 <ferror@plt+0x33d04>
  437c10:	b	437ce8 <ferror@plt+0x33d08>
  437c14:	cbz	x0, 437c8c <ferror@plt+0x33cac>
  437c18:	adrp	x9, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  437c1c:	ldr	w8, [x9]
  437c20:	ldr	w19, [x0]
  437c24:	cbz	w8, 437cac <ferror@plt+0x33ccc>
  437c28:	cmp	w19, w8
  437c2c:	b.ne	437cd8 <ferror@plt+0x33cf8>  // b.any
  437c30:	ldr	w8, [x0, #4]
  437c34:	cmp	w8, #0x1
  437c38:	mov	w8, #0x2                   	// #2
  437c3c:	cinc	w19, w8, ne  // ne = any
  437c40:	ldr	x0, [sp, #8]
  437c44:	cbnz	x0, 437ce4 <ferror@plt+0x33d04>
  437c48:	b	437ce8 <ferror@plt+0x33d08>
  437c4c:	adrp	x0, 445000 <ferror@plt+0x41020>
  437c50:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437c54:	adrp	x2, 47c000 <ferror@plt+0x78020>
  437c58:	add	x0, x0, #0x2f
  437c5c:	add	x1, x1, #0x306
  437c60:	add	x2, x2, #0x26f
  437c64:	b	437c80 <ferror@plt+0x33ca0>
  437c68:	adrp	x0, 445000 <ferror@plt+0x41020>
  437c6c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437c70:	adrp	x2, 47c000 <ferror@plt+0x78020>
  437c74:	add	x0, x0, #0x2f
  437c78:	add	x1, x1, #0x306
  437c7c:	add	x2, x2, #0x34f
  437c80:	bl	415310 <ferror@plt+0x11330>
  437c84:	mov	w19, #0x3                   	// #3
  437c88:	b	437ce8 <ferror@plt+0x33d08>
  437c8c:	adrp	x0, 445000 <ferror@plt+0x41020>
  437c90:	adrp	x1, 47d000 <ferror@plt+0x79020>
  437c94:	adrp	x2, 47d000 <ferror@plt+0x79020>
  437c98:	add	x0, x0, #0x2f
  437c9c:	add	x1, x1, #0x1dd
  437ca0:	add	x2, x2, #0x217
  437ca4:	bl	415310 <ferror@plt+0x11330>
  437ca8:	b	437cd8 <ferror@plt+0x33cf8>
  437cac:	adrp	x8, 47d000 <ferror@plt+0x79020>
  437cb0:	add	x8, x8, #0x1c4
  437cb4:	str	x0, [sp]
  437cb8:	mov	x0, x8
  437cbc:	mov	x20, x9
  437cc0:	bl	41a6d4 <ferror@plt+0x166f4>
  437cc4:	mov	w8, w0
  437cc8:	ldr	x0, [sp]
  437ccc:	str	w8, [x20]
  437cd0:	cmp	w19, w8
  437cd4:	b.eq	437c30 <ferror@plt+0x33c50>  // b.none
  437cd8:	mov	w19, #0x3                   	// #3
  437cdc:	ldr	x0, [sp, #8]
  437ce0:	cbz	x0, 437ce8 <ferror@plt+0x33d08>
  437ce4:	bl	409254 <ferror@plt+0x5274>
  437ce8:	mov	w0, w19
  437cec:	ldp	x20, x19, [sp, #32]
  437cf0:	ldp	x29, x30, [sp, #16]
  437cf4:	add	sp, sp, #0x30
  437cf8:	ret
  437cfc:	adrp	x0, 445000 <ferror@plt+0x41020>
  437d00:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437d04:	adrp	x3, 47d000 <ferror@plt+0x79020>
  437d08:	add	x0, x0, #0x2f
  437d0c:	add	x1, x1, #0x82b
  437d10:	add	x3, x3, #0x223
  437d14:	mov	w2, #0x128                 	// #296
  437d18:	mov	x4, xzr
  437d1c:	bl	426194 <ferror@plt+0x221b4>
  437d20:	sub	sp, sp, #0x30
  437d24:	stp	x29, x30, [sp, #16]
  437d28:	stp	x20, x19, [sp, #32]
  437d2c:	add	x29, sp, #0x10
  437d30:	str	xzr, [sp, #8]
  437d34:	cbz	x0, 437ddc <ferror@plt+0x33dfc>
  437d38:	ldrb	w8, [x0, #94]
  437d3c:	tbz	w8, #5, 437df8 <ferror@plt+0x33e18>
  437d40:	cmp	w2, #0x3
  437d44:	b.cs	437d84 <ferror@plt+0x33da4>  // b.hs, b.nlast
  437d48:	ldr	x8, [x0, #8]
  437d4c:	add	x3, sp, #0x8
  437d50:	ldr	x8, [x8, #16]
  437d54:	blr	x8
  437d58:	mov	w8, w0
  437d5c:	ldr	x0, [sp, #8]
  437d60:	sub	w9, w8, #0x1
  437d64:	cmp	w9, #0x2
  437d68:	b.cc	437d98 <ferror@plt+0x33db8>  // b.lo, b.ul, b.last
  437d6c:	cbz	w8, 437da4 <ferror@plt+0x33dc4>
  437d70:	cmp	w8, #0x3
  437d74:	b.ne	437e8c <ferror@plt+0x33eac>  // b.any
  437d78:	mov	w19, #0x1                   	// #1
  437d7c:	cbnz	x0, 437e74 <ferror@plt+0x33e94>
  437d80:	b	437e78 <ferror@plt+0x33e98>
  437d84:	adrp	x0, 47c000 <ferror@plt+0x78020>
  437d88:	add	x0, x0, #0x3b6
  437d8c:	bl	437eb0 <ferror@plt+0x33ed0>
  437d90:	mov	w19, #0x3                   	// #3
  437d94:	b	437e78 <ferror@plt+0x33e98>
  437d98:	mov	w19, wzr
  437d9c:	cbnz	x0, 437e74 <ferror@plt+0x33e94>
  437da0:	b	437e78 <ferror@plt+0x33e98>
  437da4:	cbz	x0, 437e1c <ferror@plt+0x33e3c>
  437da8:	adrp	x9, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  437dac:	ldr	w8, [x9]
  437db0:	ldr	w19, [x0]
  437db4:	cbz	w8, 437e3c <ferror@plt+0x33e5c>
  437db8:	cmp	w19, w8
  437dbc:	b.ne	437e68 <ferror@plt+0x33e88>  // b.any
  437dc0:	ldr	w8, [x0, #4]
  437dc4:	cmp	w8, #0x1
  437dc8:	mov	w8, #0x2                   	// #2
  437dcc:	cinc	w19, w8, ne  // ne = any
  437dd0:	ldr	x0, [sp, #8]
  437dd4:	cbnz	x0, 437e74 <ferror@plt+0x33e94>
  437dd8:	b	437e78 <ferror@plt+0x33e98>
  437ddc:	adrp	x0, 445000 <ferror@plt+0x41020>
  437de0:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437de4:	adrp	x2, 47c000 <ferror@plt+0x78020>
  437de8:	add	x0, x0, #0x2f
  437dec:	add	x1, x1, #0x365
  437df0:	add	x2, x2, #0x26f
  437df4:	b	437e10 <ferror@plt+0x33e30>
  437df8:	adrp	x0, 445000 <ferror@plt+0x41020>
  437dfc:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437e00:	adrp	x2, 47c000 <ferror@plt+0x78020>
  437e04:	add	x0, x0, #0x2f
  437e08:	add	x1, x1, #0x365
  437e0c:	add	x2, x2, #0x3a1
  437e10:	bl	415310 <ferror@plt+0x11330>
  437e14:	mov	w19, #0x3                   	// #3
  437e18:	b	437e78 <ferror@plt+0x33e98>
  437e1c:	adrp	x0, 445000 <ferror@plt+0x41020>
  437e20:	adrp	x1, 47d000 <ferror@plt+0x79020>
  437e24:	adrp	x2, 47d000 <ferror@plt+0x79020>
  437e28:	add	x0, x0, #0x2f
  437e2c:	add	x1, x1, #0x1dd
  437e30:	add	x2, x2, #0x217
  437e34:	bl	415310 <ferror@plt+0x11330>
  437e38:	b	437e68 <ferror@plt+0x33e88>
  437e3c:	adrp	x8, 47d000 <ferror@plt+0x79020>
  437e40:	add	x8, x8, #0x1c4
  437e44:	str	x0, [sp]
  437e48:	mov	x0, x8
  437e4c:	mov	x20, x9
  437e50:	bl	41a6d4 <ferror@plt+0x166f4>
  437e54:	mov	w8, w0
  437e58:	ldr	x0, [sp]
  437e5c:	str	w8, [x20]
  437e60:	cmp	w19, w8
  437e64:	b.eq	437dc0 <ferror@plt+0x33de0>  // b.none
  437e68:	mov	w19, #0x3                   	// #3
  437e6c:	ldr	x0, [sp, #8]
  437e70:	cbz	x0, 437e78 <ferror@plt+0x33e98>
  437e74:	bl	409254 <ferror@plt+0x5274>
  437e78:	mov	w0, w19
  437e7c:	ldp	x20, x19, [sp, #32]
  437e80:	ldp	x29, x30, [sp, #16]
  437e84:	add	sp, sp, #0x30
  437e88:	ret
  437e8c:	adrp	x0, 445000 <ferror@plt+0x41020>
  437e90:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437e94:	adrp	x3, 47d000 <ferror@plt+0x79020>
  437e98:	add	x0, x0, #0x2f
  437e9c:	add	x1, x1, #0x82b
  437ea0:	add	x3, x3, #0x223
  437ea4:	mov	w2, #0x128                 	// #296
  437ea8:	mov	x4, xzr
  437eac:	bl	426194 <ferror@plt+0x221b4>
  437eb0:	sub	sp, sp, #0x120
  437eb4:	stp	x29, x30, [sp, #256]
  437eb8:	add	x29, sp, #0x100
  437ebc:	mov	x9, #0xffffffffffffffc8    	// #-56
  437ec0:	mov	x10, sp
  437ec4:	sub	x11, x29, #0x78
  437ec8:	movk	x9, #0xff80, lsl #32
  437ecc:	add	x12, x29, #0x20
  437ed0:	add	x10, x10, #0x80
  437ed4:	add	x11, x11, #0x38
  437ed8:	stp	x10, x9, [x29, #-16]
  437edc:	stp	x12, x11, [x29, #-32]
  437ee0:	stp	x1, x2, [x29, #-120]
  437ee4:	stp	x3, x4, [x29, #-104]
  437ee8:	stp	x5, x6, [x29, #-88]
  437eec:	stur	x7, [x29, #-72]
  437ef0:	stp	q0, q1, [sp]
  437ef4:	ldp	q0, q1, [x29, #-32]
  437ef8:	mov	x8, x0
  437efc:	adrp	x0, 445000 <ferror@plt+0x41020>
  437f00:	add	x0, x0, #0x2f
  437f04:	sub	x3, x29, #0x40
  437f08:	mov	w1, #0x10                  	// #16
  437f0c:	mov	x2, x8
  437f10:	str	x28, [sp, #272]
  437f14:	stp	q2, q3, [sp, #32]
  437f18:	stp	q4, q5, [sp, #64]
  437f1c:	stp	q6, q7, [sp, #96]
  437f20:	stp	q0, q1, [x29, #-64]
  437f24:	bl	4155f0 <ferror@plt+0x11610>
  437f28:	ldr	x28, [sp, #272]
  437f2c:	ldp	x29, x30, [sp, #256]
  437f30:	add	sp, sp, #0x120
  437f34:	ret
  437f38:	stp	x29, x30, [sp, #-32]!
  437f3c:	mov	x29, sp
  437f40:	str	x19, [sp, #16]
  437f44:	str	xzr, [x29, #24]
  437f48:	cbz	x0, 437fa0 <ferror@plt+0x33fc0>
  437f4c:	mov	x19, x0
  437f50:	bl	437918 <ferror@plt+0x33938>
  437f54:	ldr	x8, [x19, #8]
  437f58:	add	x1, x29, #0x18
  437f5c:	mov	x0, x19
  437f60:	ldr	x8, [x8, #24]
  437f64:	blr	x8
  437f68:	ldr	x8, [x29, #24]
  437f6c:	cbz	x8, 437f88 <ferror@plt+0x33fa8>
  437f70:	ldr	x1, [x8, #8]
  437f74:	adrp	x0, 47c000 <ferror@plt+0x78020>
  437f78:	add	x0, x0, #0x401
  437f7c:	bl	437eb0 <ferror@plt+0x33ed0>
  437f80:	ldr	x0, [x29, #24]
  437f84:	bl	409254 <ferror@plt+0x5274>
  437f88:	ldrb	w8, [x19, #94]
  437f8c:	and	w8, w8, #0xffffffc3
  437f90:	strb	w8, [x19, #94]
  437f94:	ldr	x19, [sp, #16]
  437f98:	ldp	x29, x30, [sp], #32
  437f9c:	ret
  437fa0:	adrp	x0, 445000 <ferror@plt+0x41020>
  437fa4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  437fa8:	adrp	x2, 47c000 <ferror@plt+0x78020>
  437fac:	add	x0, x0, #0x2f
  437fb0:	add	x1, x1, #0x3db
  437fb4:	add	x2, x2, #0x26f
  437fb8:	bl	415310 <ferror@plt+0x11330>
  437fbc:	b	437f94 <ferror@plt+0x33fb4>
  437fc0:	stp	x29, x30, [sp, #-32]!
  437fc4:	str	x19, [sp, #16]
  437fc8:	mov	x29, sp
  437fcc:	cbz	x0, 43800c <ferror@plt+0x3402c>
  437fd0:	ldr	x8, [x0, #8]
  437fd4:	mov	x19, x0
  437fd8:	ldr	x8, [x8, #56]
  437fdc:	blr	x8
  437fe0:	ldrb	w8, [x19, #94]
  437fe4:	lsr	w8, w8, #1
  437fe8:	and	w9, w8, #0x10
  437fec:	and	w10, w8, #0x4
  437ff0:	orr	w9, w0, w9
  437ff4:	orr	w9, w9, w10
  437ff8:	and	w8, w8, #0x8
  437ffc:	orr	w0, w9, w8
  438000:	ldr	x19, [sp, #16]
  438004:	ldp	x29, x30, [sp], #32
  438008:	ret
  43800c:	adrp	x0, 445000 <ferror@plt+0x41020>
  438010:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438014:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438018:	add	x0, x0, #0x2f
  43801c:	add	x1, x1, #0x6f9
  438020:	add	x2, x2, #0x26f
  438024:	bl	415310 <ferror@plt+0x11330>
  438028:	mov	w0, wzr
  43802c:	b	438000 <ferror@plt+0x34020>
  438030:	stp	x29, x30, [sp, #-16]!
  438034:	mov	x29, sp
  438038:	cbz	x0, 43805c <ferror@plt+0x3407c>
  43803c:	cbz	x2, 438048 <ferror@plt+0x34068>
  438040:	ldr	x8, [x2]
  438044:	cbnz	x8, 438078 <ferror@plt+0x34098>
  438048:	ldr	x8, [x0, #8]
  43804c:	and	w1, w1, #0x3
  438050:	ldr	x3, [x8, #48]
  438054:	ldp	x29, x30, [sp], #16
  438058:	br	x3
  43805c:	adrp	x0, 445000 <ferror@plt+0x41020>
  438060:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438064:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438068:	add	x0, x0, #0x2f
  43806c:	add	x1, x1, #0x6b5
  438070:	add	x2, x2, #0x26f
  438074:	b	438090 <ferror@plt+0x340b0>
  438078:	adrp	x0, 445000 <ferror@plt+0x41020>
  43807c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438080:	adrp	x2, 47a000 <ferror@plt+0x76020>
  438084:	add	x0, x0, #0x2f
  438088:	add	x1, x1, #0x6b5
  43808c:	add	x2, x2, #0x93a
  438090:	bl	415310 <ferror@plt+0x11330>
  438094:	mov	w0, wzr
  438098:	ldp	x29, x30, [sp], #16
  43809c:	ret
  4380a0:	sub	sp, sp, #0x40
  4380a4:	mov	w8, #0x1                   	// #1
  4380a8:	stp	x29, x30, [sp, #16]
  4380ac:	stp	x22, x21, [sp, #32]
  4380b0:	stp	x20, x19, [sp, #48]
  4380b4:	add	x29, sp, #0x10
  4380b8:	str	x8, [sp, #8]
  4380bc:	cbz	x0, 438168 <ferror@plt+0x34188>
  4380c0:	mov	x19, x1
  4380c4:	mov	x20, x0
  4380c8:	cbz	x1, 4380d4 <ferror@plt+0x340f4>
  4380cc:	ldr	x8, [x19]
  4380d0:	cbnz	x8, 438184 <ferror@plt+0x341a4>
  4380d4:	ldr	x8, [x20, #80]
  4380d8:	cbz	x8, 43814c <ferror@plt+0x3416c>
  4380dc:	ldr	x9, [x8, #8]
  4380e0:	cbz	x9, 43814c <ferror@plt+0x3416c>
  4380e4:	mov	x21, xzr
  4380e8:	mov	w10, #0x1                   	// #1
  4380ec:	cbz	x10, 4381a8 <ferror@plt+0x341c8>
  4380f0:	ldr	x10, [x20, #8]
  4380f4:	ldr	x8, [x8]
  4380f8:	sub	x2, x9, x21
  4380fc:	add	x3, sp, #0x8
  438100:	ldr	x10, [x10, #8]
  438104:	add	x1, x8, x21
  438108:	mov	x0, x20
  43810c:	mov	x4, x19
  438110:	blr	x10
  438114:	ldr	x10, [sp, #8]
  438118:	ldr	x8, [x20, #80]
  43811c:	mov	w22, w0
  438120:	cmp	w0, #0x1
  438124:	add	x21, x10, x21
  438128:	b.ne	438138 <ferror@plt+0x34158>  // b.any
  43812c:	ldr	x9, [x8, #8]
  438130:	cmp	x21, x9
  438134:	b.cc	4380ec <ferror@plt+0x3410c>  // b.lo, b.ul, b.last
  438138:	mov	x0, x8
  43813c:	mov	x1, xzr
  438140:	mov	x2, x21
  438144:	bl	423088 <ferror@plt+0x1f0a8>
  438148:	b	438150 <ferror@plt+0x34170>
  43814c:	mov	w22, #0x1                   	// #1
  438150:	mov	w0, w22
  438154:	ldp	x20, x19, [sp, #48]
  438158:	ldp	x22, x21, [sp, #32]
  43815c:	ldp	x29, x30, [sp, #16]
  438160:	add	sp, sp, #0x40
  438164:	ret
  438168:	adrp	x0, 445000 <ferror@plt+0x41020>
  43816c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438170:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438174:	add	x0, x0, #0x2f
  438178:	add	x1, x1, #0x8bc
  43817c:	add	x2, x2, #0x26f
  438180:	b	43819c <ferror@plt+0x341bc>
  438184:	adrp	x0, 445000 <ferror@plt+0x41020>
  438188:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43818c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  438190:	add	x0, x0, #0x2f
  438194:	add	x1, x1, #0x8bc
  438198:	add	x2, x2, #0x93a
  43819c:	bl	415310 <ferror@plt+0x11330>
  4381a0:	mov	w22, wzr
  4381a4:	b	438150 <ferror@plt+0x34170>
  4381a8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4381ac:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4381b0:	adrp	x3, 47c000 <ferror@plt+0x78020>
  4381b4:	adrp	x4, 47c000 <ferror@plt+0x78020>
  4381b8:	add	x0, x0, #0x2f
  4381bc:	add	x1, x1, #0x82b
  4381c0:	add	x3, x3, #0x8f2
  4381c4:	add	x4, x4, #0x905
  4381c8:	mov	w2, #0x4b9                 	// #1209
  4381cc:	bl	426194 <ferror@plt+0x221b4>
  4381d0:	stp	x29, x30, [sp, #-16]!
  4381d4:	mov	x29, sp
  4381d8:	cbz	x0, 4381ec <ferror@plt+0x3420c>
  4381dc:	ldr	x8, [x0, #8]
  4381e0:	ldr	x2, [x8, #32]
  4381e4:	ldp	x29, x30, [sp], #16
  4381e8:	br	x2
  4381ec:	adrp	x0, 445000 <ferror@plt+0x41020>
  4381f0:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4381f4:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4381f8:	add	x0, x0, #0x2f
  4381fc:	add	x1, x1, #0x495
  438200:	add	x2, x2, #0x26f
  438204:	bl	415310 <ferror@plt+0x11330>
  438208:	mov	x0, xzr
  43820c:	ldp	x29, x30, [sp], #16
  438210:	ret
  438214:	stp	x29, x30, [sp, #-64]!
  438218:	str	x23, [sp, #16]
  43821c:	stp	x22, x21, [sp, #32]
  438220:	stp	x20, x19, [sp, #48]
  438224:	mov	x29, sp
  438228:	cbz	x0, 4382a4 <ferror@plt+0x342c4>
  43822c:	ldr	x8, [x0, #8]
  438230:	mov	w23, w1
  438234:	mov	w1, w2
  438238:	mov	x19, x5
  43823c:	ldr	x8, [x8, #32]
  438240:	mov	x20, x4
  438244:	mov	x21, x3
  438248:	blr	x8
  43824c:	mov	x22, x0
  438250:	cbz	w23, 438260 <ferror@plt+0x34280>
  438254:	mov	x0, x22
  438258:	mov	w1, w23
  43825c:	bl	40fdc0 <ferror@plt+0xbde0>
  438260:	mov	x0, x22
  438264:	mov	x1, x21
  438268:	mov	x2, x20
  43826c:	mov	x3, x19
  438270:	bl	40fc50 <ferror@plt+0xbc70>
  438274:	mov	x0, x22
  438278:	mov	x1, xzr
  43827c:	bl	40eb7c <ferror@plt+0xab9c>
  438280:	mov	w19, w0
  438284:	mov	x0, x22
  438288:	bl	410270 <ferror@plt+0xc290>
  43828c:	mov	w0, w19
  438290:	ldp	x20, x19, [sp, #48]
  438294:	ldp	x22, x21, [sp, #32]
  438298:	ldr	x23, [sp, #16]
  43829c:	ldp	x29, x30, [sp], #64
  4382a0:	ret
  4382a4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4382a8:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4382ac:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4382b0:	add	x0, x0, #0x2f
  4382b4:	add	x1, x1, #0x4cc
  4382b8:	add	x2, x2, #0x26f
  4382bc:	bl	415310 <ferror@plt+0x11330>
  4382c0:	mov	w0, wzr
  4382c4:	b	438290 <ferror@plt+0x342b0>
  4382c8:	stp	x29, x30, [sp, #-48]!
  4382cc:	str	x21, [sp, #16]
  4382d0:	stp	x20, x19, [sp, #32]
  4382d4:	mov	x29, sp
  4382d8:	cbz	x0, 438330 <ferror@plt+0x34350>
  4382dc:	ldr	x8, [x0, #8]
  4382e0:	mov	x19, x3
  4382e4:	mov	x20, x2
  4382e8:	ldr	x8, [x8, #32]
  4382ec:	blr	x8
  4382f0:	mov	x1, x20
  4382f4:	mov	x2, x19
  4382f8:	mov	x3, xzr
  4382fc:	mov	x21, x0
  438300:	bl	40fc50 <ferror@plt+0xbc70>
  438304:	mov	x0, x21
  438308:	mov	x1, xzr
  43830c:	bl	40eb7c <ferror@plt+0xab9c>
  438310:	mov	w19, w0
  438314:	mov	x0, x21
  438318:	bl	410270 <ferror@plt+0xc290>
  43831c:	mov	w0, w19
  438320:	ldp	x20, x19, [sp, #32]
  438324:	ldr	x21, [sp, #16]
  438328:	ldp	x29, x30, [sp], #48
  43832c:	ret
  438330:	adrp	x0, 445000 <ferror@plt+0x41020>
  438334:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438338:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43833c:	add	x0, x0, #0x2f
  438340:	add	x1, x1, #0x4cc
  438344:	add	x2, x2, #0x26f
  438348:	bl	415310 <ferror@plt+0x11330>
  43834c:	mov	w0, wzr
  438350:	b	438320 <ferror@plt+0x34340>
  438354:	ldr	x8, [x0, #16]
  438358:	cbz	x8, 438390 <ferror@plt+0x343b0>
  43835c:	ldr	x8, [x0, #72]
  438360:	cbz	x8, 438370 <ferror@plt+0x34390>
  438364:	ldr	x8, [x8, #8]
  438368:	cmp	x8, #0x0
  43836c:	cset	w8, ne  // ne = any
  438370:	ldr	x9, [x0, #80]
  438374:	cbz	x9, 43839c <ferror@plt+0x343bc>
  438378:	ldr	x9, [x9, #8]
  43837c:	ldr	x10, [x0, #56]
  438380:	orr	w11, w8, #0x4
  438384:	cmp	x9, x10
  438388:	csel	w0, w11, w8, cc  // cc = lo, ul, last
  43838c:	ret
  438390:	ldr	x8, [x0, #64]
  438394:	cbnz	x8, 438364 <ferror@plt+0x34384>
  438398:	b	438370 <ferror@plt+0x34390>
  43839c:	mov	w0, w8
  4383a0:	ret
  4383a4:	stp	x29, x30, [sp, #-16]!
  4383a8:	sub	w8, w0, #0x4
  4383ac:	cmp	w8, #0x47
  4383b0:	mov	x29, sp
  4383b4:	b.hi	438404 <ferror@plt+0x34424>  // b.pmore
  4383b8:	adrp	x9, 47c000 <ferror@plt+0x78020>
  4383bc:	add	x9, x9, #0x1fc
  4383c0:	adr	x10, 4383d4 <ferror@plt+0x343f4>
  4383c4:	ldrb	w11, [x9, x8]
  4383c8:	add	x10, x10, x11, lsl #2
  4383cc:	mov	w0, wzr
  4383d0:	br	x10
  4383d4:	mov	w0, #0x2                   	// #2
  4383d8:	ldp	x29, x30, [sp], #16
  4383dc:	ret
  4383e0:	mov	w0, #0x5                   	// #5
  4383e4:	ldp	x29, x30, [sp], #16
  4383e8:	ret
  4383ec:	adrp	x0, 47c000 <ferror@plt+0x78020>
  4383f0:	add	x0, x0, #0x56c
  4383f4:	b	438400 <ferror@plt+0x34420>
  4383f8:	adrp	x0, 47c000 <ferror@plt+0x78020>
  4383fc:	add	x0, x0, #0x586
  438400:	bl	437eb0 <ferror@plt+0x33ed0>
  438404:	mov	w0, #0x8                   	// #8
  438408:	ldp	x29, x30, [sp], #16
  43840c:	ret
  438410:	mov	w0, #0x3                   	// #3
  438414:	ldp	x29, x30, [sp], #16
  438418:	ret
  43841c:	mov	w0, #0x1                   	// #1
  438420:	ldp	x29, x30, [sp], #16
  438424:	ret
  438428:	mov	w0, #0x4                   	// #4
  43842c:	ldp	x29, x30, [sp], #16
  438430:	ret
  438434:	mov	w0, #0x7                   	// #7
  438438:	ldp	x29, x30, [sp], #16
  43843c:	ret
  438440:	mov	w0, #0x6                   	// #6
  438444:	ldp	x29, x30, [sp], #16
  438448:	ret
  43844c:	adrp	x0, 445000 <ferror@plt+0x41020>
  438450:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438454:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438458:	add	x0, x0, #0x2f
  43845c:	add	x1, x1, #0x52b
  438460:	add	x2, x2, #0x55f
  438464:	bl	415310 <ferror@plt+0x11330>
  438468:	b	438404 <ferror@plt+0x34424>
  43846c:	cbz	x0, 438490 <ferror@plt+0x344b0>
  438470:	cmp	x1, #0x0
  438474:	mov	w8, #0x400                 	// #1024
  438478:	csel	x8, x8, x1, eq  // eq = none
  43847c:	cmp	x8, #0xa
  438480:	mov	w9, #0xa                   	// #10
  438484:	csel	x8, x8, x9, hi  // hi = pmore
  438488:	str	x8, [x0, #56]
  43848c:	ret
  438490:	adrp	x0, 445000 <ferror@plt+0x41020>
  438494:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438498:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43849c:	add	x0, x0, #0x2f
  4384a0:	add	x1, x1, #0x5ab
  4384a4:	add	x2, x2, #0x26f
  4384a8:	b	415310 <ferror@plt+0x11330>
  4384ac:	stp	x29, x30, [sp, #-16]!
  4384b0:	mov	x29, sp
  4384b4:	cbz	x0, 4384c4 <ferror@plt+0x344e4>
  4384b8:	ldr	x0, [x0, #56]
  4384bc:	ldp	x29, x30, [sp], #16
  4384c0:	ret
  4384c4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4384c8:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4384cc:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4384d0:	add	x0, x0, #0x2f
  4384d4:	add	x1, x1, #0x5e2
  4384d8:	add	x2, x2, #0x26f
  4384dc:	bl	415310 <ferror@plt+0x11330>
  4384e0:	mov	x0, xzr
  4384e4:	ldp	x29, x30, [sp], #16
  4384e8:	ret
  4384ec:	stp	x29, x30, [sp, #-48]!
  4384f0:	str	x21, [sp, #16]
  4384f4:	stp	x20, x19, [sp, #32]
  4384f8:	mov	x29, sp
  4384fc:	cbz	x0, 438568 <ferror@plt+0x34588>
  438500:	mov	w20, w2
  438504:	mov	x21, x1
  438508:	mov	x19, x0
  43850c:	cbz	x1, 438514 <ferror@plt+0x34534>
  438510:	cbz	w20, 438584 <ferror@plt+0x345a4>
  438514:	cbz	x21, 438540 <ferror@plt+0x34560>
  438518:	tbz	w20, #31, 438528 <ferror@plt+0x34548>
  43851c:	mov	x0, x21
  438520:	bl	403510 <strlen@plt>
  438524:	mov	x20, x0
  438528:	ldr	x0, [x19, #40]
  43852c:	bl	414260 <ferror@plt+0x10280>
  438530:	mov	x0, x21
  438534:	mov	w1, w20
  438538:	bl	41f8bc <ferror@plt+0x1b8dc>
  43853c:	b	438550 <ferror@plt+0x34570>
  438540:	ldr	x0, [x19, #40]
  438544:	bl	414260 <ferror@plt+0x10280>
  438548:	mov	w20, wzr
  43854c:	mov	x0, xzr
  438550:	str	x0, [x19, #40]
  438554:	str	w20, [x19, #48]
  438558:	ldp	x20, x19, [sp, #32]
  43855c:	ldr	x21, [sp, #16]
  438560:	ldp	x29, x30, [sp], #48
  438564:	ret
  438568:	adrp	x0, 445000 <ferror@plt+0x41020>
  43856c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438570:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438574:	add	x0, x0, #0x2f
  438578:	add	x1, x1, #0x613
  43857c:	add	x2, x2, #0x26f
  438580:	b	43859c <ferror@plt+0x345bc>
  438584:	adrp	x0, 445000 <ferror@plt+0x41020>
  438588:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43858c:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438590:	add	x0, x0, #0x2f
  438594:	add	x1, x1, #0x613
  438598:	add	x2, x2, #0x656
  43859c:	ldp	x20, x19, [sp, #32]
  4385a0:	ldr	x21, [sp, #16]
  4385a4:	ldp	x29, x30, [sp], #48
  4385a8:	b	415310 <ferror@plt+0x11330>
  4385ac:	stp	x29, x30, [sp, #-16]!
  4385b0:	mov	x29, sp
  4385b4:	cbz	x0, 4385d0 <ferror@plt+0x345f0>
  4385b8:	cbz	x1, 4385c4 <ferror@plt+0x345e4>
  4385bc:	ldr	w8, [x0, #48]
  4385c0:	str	w8, [x1]
  4385c4:	ldr	x0, [x0, #40]
  4385c8:	ldp	x29, x30, [sp], #16
  4385cc:	ret
  4385d0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4385d4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4385d8:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4385dc:	add	x0, x0, #0x2f
  4385e0:	add	x1, x1, #0x677
  4385e4:	add	x2, x2, #0x26f
  4385e8:	bl	415310 <ferror@plt+0x11330>
  4385ec:	mov	x0, xzr
  4385f0:	ldp	x29, x30, [sp], #16
  4385f4:	ret
  4385f8:	cbz	x0, 438614 <ferror@plt+0x34634>
  4385fc:	ldrb	w8, [x0, #94]
  438600:	ubfiz	w9, w1, #2, #1
  438604:	and	w8, w8, #0xfffffffb
  438608:	orr	w8, w8, w9
  43860c:	strb	w8, [x0, #94]
  438610:	ret
  438614:	adrp	x0, 445000 <ferror@plt+0x41020>
  438618:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43861c:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438620:	add	x0, x0, #0x2f
  438624:	add	x1, x1, #0x727
  438628:	add	x2, x2, #0x26f
  43862c:	b	415310 <ferror@plt+0x11330>
  438630:	stp	x29, x30, [sp, #-16]!
  438634:	mov	x29, sp
  438638:	cbz	x0, 43864c <ferror@plt+0x3466c>
  43863c:	ldrb	w8, [x0, #94]
  438640:	ubfx	w0, w8, #2, #1
  438644:	ldp	x29, x30, [sp], #16
  438648:	ret
  43864c:	adrp	x0, 445000 <ferror@plt+0x41020>
  438650:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438654:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438658:	add	x0, x0, #0x2f
  43865c:	add	x1, x1, #0x764
  438660:	add	x2, x2, #0x26f
  438664:	bl	415310 <ferror@plt+0x11330>
  438668:	mov	w0, wzr
  43866c:	ldp	x29, x30, [sp], #16
  438670:	ret
  438674:	stp	x29, x30, [sp, #-48]!
  438678:	stp	x22, x21, [sp, #16]
  43867c:	stp	x20, x19, [sp, #32]
  438680:	mov	x29, sp
  438684:	cbz	x0, 438800 <ferror@plt+0x34820>
  438688:	mov	x20, x3
  43868c:	mov	w21, w2
  438690:	mov	x22, x1
  438694:	mov	x19, x0
  438698:	cbz	x3, 4386a4 <ferror@plt+0x346c4>
  43869c:	ldr	x8, [x20]
  4386a0:	cbnz	x8, 438838 <ferror@plt+0x34858>
  4386a4:	ldrb	w8, [x19, #94]
  4386a8:	tbz	w8, #5, 43881c <ferror@plt+0x3483c>
  4386ac:	sub	w9, w21, #0x1
  4386b0:	cmp	w9, #0x2
  4386b4:	b.cs	43878c <ferror@plt+0x347ac>  // b.hs, b.nlast
  4386b8:	tbz	w8, #0, 4386d0 <ferror@plt+0x346f0>
  4386bc:	mov	x0, x19
  4386c0:	mov	x1, x20
  4386c4:	bl	4380a0 <ferror@plt+0x340c0>
  4386c8:	cmp	w0, #0x1
  4386cc:	b.ne	4387c4 <ferror@plt+0x347e4>  // b.any
  4386d0:	ldr	x8, [x19, #8]
  4386d4:	mov	x0, x19
  4386d8:	mov	x1, x22
  4386dc:	mov	w2, w21
  4386e0:	ldr	x8, [x8, #16]
  4386e4:	mov	x3, x20
  4386e8:	blr	x8
  4386ec:	cmp	w0, #0x1
  4386f0:	b.ne	4387c4 <ferror@plt+0x347e4>  // b.any
  4386f4:	ldrb	w8, [x19, #94]
  4386f8:	tbz	w8, #0, 438784 <ferror@plt+0x347a4>
  4386fc:	ldr	x0, [x19, #64]
  438700:	cbz	x0, 43870c <ferror@plt+0x3472c>
  438704:	mov	x1, xzr
  438708:	bl	42222c <ferror@plt+0x1e24c>
  43870c:	ldr	x0, [x19, #24]
  438710:	cmn	x0, #0x1
  438714:	b.eq	43872c <ferror@plt+0x3474c>  // b.none
  438718:	mov	x1, xzr
  43871c:	mov	x2, xzr
  438720:	mov	x3, xzr
  438724:	mov	x4, xzr
  438728:	bl	435ca8 <ferror@plt+0x31cc8>
  43872c:	ldr	x0, [x19, #32]
  438730:	cmn	x0, #0x1
  438734:	b.eq	43874c <ferror@plt+0x3476c>  // b.none
  438738:	mov	x1, xzr
  43873c:	mov	x2, xzr
  438740:	mov	x3, xzr
  438744:	mov	x4, xzr
  438748:	bl	435ca8 <ferror@plt+0x31cc8>
  43874c:	ldr	x0, [x19, #72]
  438750:	cbz	x0, 43876c <ferror@plt+0x3478c>
  438754:	ldr	x8, [x0, #8]
  438758:	cbz	x8, 438764 <ferror@plt+0x34784>
  43875c:	ldrb	w8, [x19, #94]
  438760:	tbnz	w8, #1, 438880 <ferror@plt+0x348a0>
  438764:	mov	x1, xzr
  438768:	bl	42222c <ferror@plt+0x1e24c>
  43876c:	ldrb	w8, [x19, #88]
  438770:	cbz	w8, 438784 <ferror@plt+0x347a4>
  438774:	adrp	x0, 47c000 <ferror@plt+0x78020>
  438778:	add	x0, x0, #0x45e
  43877c:	bl	437eb0 <ferror@plt+0x33ed0>
  438780:	strb	wzr, [x19, #88]
  438784:	mov	w0, #0x1                   	// #1
  438788:	b	4387c4 <ferror@plt+0x347e4>
  43878c:	cbnz	w21, 4387b4 <ferror@plt+0x347d4>
  438790:	tbz	w8, #0, 4386b8 <ferror@plt+0x346d8>
  438794:	tbz	w8, #1, 4387d4 <ferror@plt+0x347f4>
  438798:	ldr	x9, [x19, #72]
  43879c:	cbz	x9, 4387d4 <ferror@plt+0x347f4>
  4387a0:	ldr	x9, [x9, #8]
  4387a4:	cbz	x9, 4387d4 <ferror@plt+0x347f4>
  4387a8:	adrp	x0, 47c000 <ferror@plt+0x78020>
  4387ac:	add	x0, x0, #0x7ec
  4387b0:	b	4387bc <ferror@plt+0x347dc>
  4387b4:	adrp	x0, 47c000 <ferror@plt+0x78020>
  4387b8:	add	x0, x0, #0x88e
  4387bc:	bl	437eb0 <ferror@plt+0x33ed0>
  4387c0:	mov	w0, wzr
  4387c4:	ldp	x20, x19, [sp, #32]
  4387c8:	ldp	x22, x21, [sp, #16]
  4387cc:	ldp	x29, x30, [sp], #48
  4387d0:	ret
  4387d4:	ldr	x9, [x19, #64]
  4387d8:	cbz	x9, 4387e4 <ferror@plt+0x34804>
  4387dc:	ldr	x9, [x9, #8]
  4387e0:	sub	x22, x22, x9
  4387e4:	ldr	x9, [x19, #72]
  4387e8:	cbz	x9, 4386b8 <ferror@plt+0x346d8>
  4387ec:	ldr	x9, [x9, #8]
  4387f0:	tbz	w8, #1, 4387f8 <ferror@plt+0x34818>
  4387f4:	cbnz	x9, 438858 <ferror@plt+0x34878>
  4387f8:	sub	x22, x22, x9
  4387fc:	b	4386b8 <ferror@plt+0x346d8>
  438800:	adrp	x0, 445000 <ferror@plt+0x41020>
  438804:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438808:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43880c:	add	x0, x0, #0x2f
  438810:	add	x1, x1, #0x79b
  438814:	add	x2, x2, #0x26f
  438818:	b	438850 <ferror@plt+0x34870>
  43881c:	adrp	x0, 445000 <ferror@plt+0x41020>
  438820:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438824:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438828:	add	x0, x0, #0x2f
  43882c:	add	x1, x1, #0x79b
  438830:	add	x2, x2, #0x3a1
  438834:	b	438850 <ferror@plt+0x34870>
  438838:	adrp	x0, 445000 <ferror@plt+0x41020>
  43883c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438840:	adrp	x2, 47a000 <ferror@plt+0x76020>
  438844:	add	x0, x0, #0x2f
  438848:	add	x1, x1, #0x79b
  43884c:	add	x2, x2, #0x93a
  438850:	bl	415310 <ferror@plt+0x11330>
  438854:	b	4387c0 <ferror@plt+0x347e0>
  438858:	adrp	x0, 445000 <ferror@plt+0x41020>
  43885c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438860:	adrp	x3, 47c000 <ferror@plt+0x78020>
  438864:	adrp	x4, 47c000 <ferror@plt+0x78020>
  438868:	add	x0, x0, #0x2f
  43886c:	add	x1, x1, #0x82b
  438870:	add	x3, x3, #0x838
  438874:	add	x4, x4, #0x853
  438878:	mov	w2, #0x468                 	// #1128
  43887c:	bl	426194 <ferror@plt+0x221b4>
  438880:	adrp	x0, 445000 <ferror@plt+0x41020>
  438884:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438888:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43888c:	adrp	x4, 47c000 <ferror@plt+0x78020>
  438890:	add	x0, x0, #0x2f
  438894:	add	x1, x1, #0x82b
  438898:	add	x3, x3, #0x838
  43889c:	add	x4, x4, #0x853
  4388a0:	mov	w2, #0x491                 	// #1169
  4388a4:	bl	426194 <ferror@plt+0x221b4>
  4388a8:	cbz	x0, 4388f0 <ferror@plt+0x34910>
  4388ac:	ldr	x8, [x0, #16]
  4388b0:	cbz	x8, 4388c0 <ferror@plt+0x348e0>
  4388b4:	adrp	x0, 47c000 <ferror@plt+0x78020>
  4388b8:	add	x0, x0, #0x94a
  4388bc:	b	437eb0 <ferror@plt+0x33ed0>
  4388c0:	ldr	x8, [x0, #64]
  4388c4:	cbz	x8, 4388d0 <ferror@plt+0x348f0>
  4388c8:	ldr	x8, [x8, #8]
  4388cc:	cbnz	x8, 43890c <ferror@plt+0x3492c>
  4388d0:	ldr	x8, [x0, #80]
  4388d4:	cbz	x8, 4388e0 <ferror@plt+0x34900>
  4388d8:	ldr	x8, [x8, #8]
  4388dc:	cbnz	x8, 438928 <ferror@plt+0x34948>
  4388e0:	ldrb	w8, [x0, #94]
  4388e4:	bfxil	w8, w1, #0, #1
  4388e8:	strb	w8, [x0, #94]
  4388ec:	ret
  4388f0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4388f4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4388f8:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4388fc:	add	x0, x0, #0x2f
  438900:	add	x1, x1, #0x913
  438904:	add	x2, x2, #0x26f
  438908:	b	415310 <ferror@plt+0x11330>
  43890c:	adrp	x0, 445000 <ferror@plt+0x41020>
  438910:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438914:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438918:	add	x0, x0, #0x2f
  43891c:	add	x1, x1, #0x913
  438920:	add	x2, x2, #0x991
  438924:	b	415310 <ferror@plt+0x11330>
  438928:	adrp	x0, 445000 <ferror@plt+0x41020>
  43892c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438930:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438934:	add	x0, x0, #0x2f
  438938:	add	x1, x1, #0x913
  43893c:	add	x2, x2, #0x9c3
  438940:	b	415310 <ferror@plt+0x11330>
  438944:	stp	x29, x30, [sp, #-16]!
  438948:	mov	x29, sp
  43894c:	cbz	x0, 438960 <ferror@plt+0x34980>
  438950:	ldrb	w8, [x0, #94]
  438954:	and	w0, w8, #0x1
  438958:	ldp	x29, x30, [sp], #16
  43895c:	ret
  438960:	adrp	x0, 445000 <ferror@plt+0x41020>
  438964:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438968:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43896c:	add	x0, x0, #0x2f
  438970:	add	x1, x1, #0x9f7
  438974:	add	x2, x2, #0x26f
  438978:	bl	415310 <ferror@plt+0x11330>
  43897c:	mov	w0, wzr
  438980:	ldp	x29, x30, [sp], #16
  438984:	ret
  438988:	stp	x29, x30, [sp, #-80]!
  43898c:	stp	x26, x25, [sp, #16]
  438990:	stp	x24, x23, [sp, #32]
  438994:	stp	x22, x21, [sp, #48]
  438998:	stp	x20, x19, [sp, #64]
  43899c:	mov	x29, sp
  4389a0:	cbz	x0, 438c04 <ferror@plt+0x34c24>
  4389a4:	mov	x21, x2
  4389a8:	mov	x20, x1
  4389ac:	mov	x19, x0
  4389b0:	cbz	x2, 4389bc <ferror@plt+0x349dc>
  4389b4:	ldr	x8, [x21]
  4389b8:	cbnz	x8, 438c24 <ferror@plt+0x34c44>
  4389bc:	ldrb	w26, [x19, #94]
  4389c0:	tbz	w26, #1, 4389d4 <ferror@plt+0x349f4>
  4389c4:	ldr	x8, [x19, #72]
  4389c8:	cbz	x8, 4389d4 <ferror@plt+0x349f4>
  4389cc:	ldr	x8, [x8, #8]
  4389d0:	cbnz	x8, 438c44 <ferror@plt+0x34c64>
  4389d4:	tbnz	w26, #0, 4389fc <ferror@plt+0x34a1c>
  4389d8:	adrp	x0, 47c000 <ferror@plt+0x78020>
  4389dc:	add	x0, x0, #0xacd
  4389e0:	bl	437eb0 <ferror@plt+0x33ed0>
  4389e4:	adrp	x0, 47c000 <ferror@plt+0x78020>
  4389e8:	add	x0, x0, #0xb0c
  4389ec:	bl	437eb0 <ferror@plt+0x33ed0>
  4389f0:	ldrb	w8, [x19, #94]
  4389f4:	orr	w26, w8, #0x1
  4389f8:	strb	w26, [x19, #94]
  4389fc:	ldrb	w8, [x19, #88]
  438a00:	cbz	w8, 438a18 <ferror@plt+0x34a38>
  438a04:	adrp	x0, 47c000 <ferror@plt+0x78020>
  438a08:	add	x0, x0, #0x45e
  438a0c:	bl	437eb0 <ferror@plt+0x33ed0>
  438a10:	ldrb	w26, [x19, #94]
  438a14:	strb	wzr, [x19, #88]
  438a18:	cbz	x20, 438a60 <ferror@plt+0x34a80>
  438a1c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438a20:	add	x1, x1, #0xb45
  438a24:	mov	x0, x20
  438a28:	bl	403b30 <strcmp@plt>
  438a2c:	cbz	w0, 438a60 <ferror@plt+0x34a80>
  438a30:	adrp	x1, 45b000 <ferror@plt+0x57020>
  438a34:	add	x1, x1, #0xfb6
  438a38:	mov	x0, x20
  438a3c:	bl	403b30 <strcmp@plt>
  438a40:	cbz	w0, 438a60 <ferror@plt+0x34a80>
  438a44:	tbnz	w26, #3, 438af0 <ferror@plt+0x34b10>
  438a48:	mov	w25, wzr
  438a4c:	mov	x23, xzr
  438a50:	mov	x24, xzr
  438a54:	mov	x22, #0xffffffffffffffff    	// #-1
  438a58:	cbz	w25, 438b38 <ferror@plt+0x34b58>
  438a5c:	b	438b70 <ferror@plt+0x34b90>
  438a60:	and	w8, w26, #0xfffffffd
  438a64:	mov	x23, #0xffffffffffffffff    	// #-1
  438a68:	mov	x22, #0xffffffffffffffff    	// #-1
  438a6c:	ldr	x0, [x19, #24]
  438a70:	strb	w8, [x19, #94]
  438a74:	cmn	x0, #0x1
  438a78:	b.eq	438a80 <ferror@plt+0x34aa0>  // b.none
  438a7c:	bl	435cac <ferror@plt+0x31ccc>
  438a80:	ldr	x0, [x19, #32]
  438a84:	cmn	x0, #0x1
  438a88:	b.eq	438a90 <ferror@plt+0x34ab0>  // b.none
  438a8c:	bl	435cac <ferror@plt+0x31ccc>
  438a90:	ldr	x8, [x19, #72]
  438a94:	cbz	x8, 438abc <ferror@plt+0x34adc>
  438a98:	ldr	x2, [x8, #8]
  438a9c:	cbz	x2, 438abc <ferror@plt+0x34adc>
  438aa0:	tbnz	w26, #1, 438c64 <ferror@plt+0x34c84>
  438aa4:	ldr	x0, [x19, #64]
  438aa8:	ldr	x1, [x8]
  438aac:	bl	422d38 <ferror@plt+0x1ed58>
  438ab0:	ldr	x0, [x19, #72]
  438ab4:	mov	x1, xzr
  438ab8:	bl	42222c <ferror@plt+0x1e24c>
  438abc:	ldr	x0, [x19, #16]
  438ac0:	stp	x22, x23, [x19, #24]
  438ac4:	bl	414260 <ferror@plt+0x10280>
  438ac8:	mov	x0, x20
  438acc:	bl	41f868 <ferror@plt+0x1b888>
  438ad0:	str	x0, [x19, #16]
  438ad4:	mov	w0, #0x1                   	// #1
  438ad8:	ldp	x20, x19, [sp, #64]
  438adc:	ldp	x22, x21, [sp, #48]
  438ae0:	ldp	x24, x23, [sp, #32]
  438ae4:	ldp	x26, x25, [sp, #16]
  438ae8:	ldp	x29, x30, [sp], #80
  438aec:	ret
  438af0:	adrp	x0, 45b000 <ferror@plt+0x57020>
  438af4:	add	x0, x0, #0xfb6
  438af8:	mov	x1, x20
  438afc:	bl	435b80 <ferror@plt+0x31ba0>
  438b00:	mov	x22, x0
  438b04:	cmn	x0, #0x1
  438b08:	b.eq	438b20 <ferror@plt+0x34b40>  // b.none
  438b0c:	mov	w25, wzr
  438b10:	mov	x23, xzr
  438b14:	mov	x24, xzr
  438b18:	cbz	w25, 438b38 <ferror@plt+0x34b58>
  438b1c:	b	438b70 <ferror@plt+0x34b90>
  438b20:	bl	403ee0 <__errno_location@plt>
  438b24:	ldr	w25, [x0]
  438b28:	adrp	x24, 45b000 <ferror@plt+0x57020>
  438b2c:	add	x24, x24, #0xfb6
  438b30:	mov	x23, x20
  438b34:	cbnz	w25, 438b70 <ferror@plt+0x34b90>
  438b38:	ldrb	w8, [x19, #94]
  438b3c:	tbz	w8, #4, 438b70 <ferror@plt+0x34b90>
  438b40:	adrp	x1, 45b000 <ferror@plt+0x57020>
  438b44:	add	x1, x1, #0xfb6
  438b48:	mov	x0, x20
  438b4c:	bl	435b80 <ferror@plt+0x31ba0>
  438b50:	mov	x23, x0
  438b54:	cmn	x0, #0x1
  438b58:	b.ne	438bb4 <ferror@plt+0x34bd4>  // b.any
  438b5c:	bl	403ee0 <__errno_location@plt>
  438b60:	ldr	w25, [x0]
  438b64:	adrp	x23, 45b000 <ferror@plt+0x57020>
  438b68:	add	x23, x23, #0xfb6
  438b6c:	mov	x24, x20
  438b70:	cbz	w25, 438bb0 <ferror@plt+0x34bd0>
  438b74:	cbz	x23, 438c8c <ferror@plt+0x34cac>
  438b78:	cbz	x24, 438cb4 <ferror@plt+0x34cd4>
  438b7c:	bl	435b48 <ferror@plt+0x31b68>
  438b80:	cmp	w25, #0x16
  438b84:	mov	w19, w0
  438b88:	b.ne	438bc0 <ferror@plt+0x34be0>  // b.any
  438b8c:	adrp	x3, 47c000 <ferror@plt+0x78020>
  438b90:	add	x3, x3, #0x3d
  438b94:	mov	x0, x21
  438b98:	mov	w1, w19
  438b9c:	mov	w2, wzr
  438ba0:	mov	x4, x23
  438ba4:	mov	x5, x24
  438ba8:	bl	40939c <ferror@plt+0x53bc>
  438bac:	b	438bec <ferror@plt+0x34c0c>
  438bb0:	mov	x23, #0xffffffffffffffff    	// #-1
  438bb4:	ldrb	w8, [x19, #94]
  438bb8:	orr	w8, w8, #0x2
  438bbc:	b	438a6c <ferror@plt+0x34a8c>
  438bc0:	mov	w0, w25
  438bc4:	bl	42003c <ferror@plt+0x1c05c>
  438bc8:	adrp	x3, 47c000 <ferror@plt+0x78020>
  438bcc:	mov	x6, x0
  438bd0:	add	x3, x3, #0xb74
  438bd4:	mov	w2, #0x2                   	// #2
  438bd8:	mov	x0, x21
  438bdc:	mov	w1, w19
  438be0:	mov	x4, x23
  438be4:	mov	x5, x24
  438be8:	bl	40939c <ferror@plt+0x53bc>
  438bec:	cmn	x22, #0x1
  438bf0:	b.eq	438bfc <ferror@plt+0x34c1c>  // b.none
  438bf4:	mov	x0, x22
  438bf8:	bl	435cac <ferror@plt+0x31ccc>
  438bfc:	mov	w0, wzr
  438c00:	b	438ad8 <ferror@plt+0x34af8>
  438c04:	adrp	x0, 445000 <ferror@plt+0x41020>
  438c08:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438c0c:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438c10:	add	x0, x0, #0x2f
  438c14:	add	x1, x1, #0xa28
  438c18:	add	x2, x2, #0x26f
  438c1c:	bl	415310 <ferror@plt+0x11330>
  438c20:	b	438bfc <ferror@plt+0x34c1c>
  438c24:	adrp	x0, 445000 <ferror@plt+0x41020>
  438c28:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438c2c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  438c30:	add	x0, x0, #0x2f
  438c34:	add	x1, x1, #0xa28
  438c38:	add	x2, x2, #0x93a
  438c3c:	bl	415310 <ferror@plt+0x11330>
  438c40:	b	438bfc <ferror@plt+0x34c1c>
  438c44:	adrp	x0, 445000 <ferror@plt+0x41020>
  438c48:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438c4c:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438c50:	add	x0, x0, #0x2f
  438c54:	add	x1, x1, #0xa28
  438c58:	add	x2, x2, #0xa74
  438c5c:	bl	415310 <ferror@plt+0x11330>
  438c60:	b	438bfc <ferror@plt+0x34c1c>
  438c64:	adrp	x0, 445000 <ferror@plt+0x41020>
  438c68:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438c6c:	adrp	x3, 47c000 <ferror@plt+0x78020>
  438c70:	adrp	x4, 47c000 <ferror@plt+0x78020>
  438c74:	add	x0, x0, #0x2f
  438c78:	add	x1, x1, #0x82b
  438c7c:	add	x3, x3, #0xb4a
  438c80:	add	x4, x4, #0xba3
  438c84:	mov	w2, #0x5a1                 	// #1441
  438c88:	bl	426194 <ferror@plt+0x221b4>
  438c8c:	adrp	x0, 445000 <ferror@plt+0x41020>
  438c90:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438c94:	adrp	x3, 47c000 <ferror@plt+0x78020>
  438c98:	adrp	x4, 47c000 <ferror@plt+0x78020>
  438c9c:	add	x0, x0, #0x2f
  438ca0:	add	x1, x1, #0x82b
  438ca4:	add	x3, x3, #0xb4a
  438ca8:	add	x4, x4, #0xb64
  438cac:	mov	w2, #0x581                 	// #1409
  438cb0:	bl	426194 <ferror@plt+0x221b4>
  438cb4:	adrp	x0, 445000 <ferror@plt+0x41020>
  438cb8:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438cbc:	adrp	x3, 47c000 <ferror@plt+0x78020>
  438cc0:	adrp	x4, 47c000 <ferror@plt+0x78020>
  438cc4:	add	x0, x0, #0x2f
  438cc8:	add	x1, x1, #0x82b
  438ccc:	add	x3, x3, #0xb4a
  438cd0:	add	x4, x4, #0xb6d
  438cd4:	mov	w2, #0x582                 	// #1410
  438cd8:	bl	426194 <ferror@plt+0x221b4>
  438cdc:	stp	x29, x30, [sp, #-16]!
  438ce0:	mov	x29, sp
  438ce4:	cbz	x0, 438cf4 <ferror@plt+0x34d14>
  438ce8:	ldr	x0, [x0, #16]
  438cec:	ldp	x29, x30, [sp], #16
  438cf0:	ret
  438cf4:	adrp	x0, 445000 <ferror@plt+0x41020>
  438cf8:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438cfc:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438d00:	add	x0, x0, #0x2f
  438d04:	add	x1, x1, #0xbaf
  438d08:	add	x2, x2, #0x26f
  438d0c:	bl	415310 <ferror@plt+0x11330>
  438d10:	mov	x0, xzr
  438d14:	ldp	x29, x30, [sp], #16
  438d18:	ret
  438d1c:	sub	sp, sp, #0x40
  438d20:	stp	x29, x30, [sp, #16]
  438d24:	stp	x22, x21, [sp, #32]
  438d28:	stp	x20, x19, [sp, #48]
  438d2c:	add	x29, sp, #0x10
  438d30:	cbz	x0, 438e20 <ferror@plt+0x34e40>
  438d34:	mov	x19, x1
  438d38:	cbz	x1, 438e3c <ferror@plt+0x34e5c>
  438d3c:	mov	x21, x2
  438d40:	mov	x20, x0
  438d44:	cbz	x4, 438d50 <ferror@plt+0x34d70>
  438d48:	ldr	x8, [x4]
  438d4c:	cbnz	x8, 438e74 <ferror@plt+0x34e94>
  438d50:	ldrb	w8, [x20, #94]
  438d54:	tbz	w8, #3, 438e58 <ferror@plt+0x34e78>
  438d58:	add	x1, sp, #0x8
  438d5c:	mov	x0, x20
  438d60:	mov	x2, x3
  438d64:	mov	x3, x4
  438d68:	bl	438e98 <ferror@plt+0x34eb8>
  438d6c:	cbz	x21, 438d78 <ferror@plt+0x34d98>
  438d70:	ldr	x8, [sp, #8]
  438d74:	str	x8, [x21]
  438d78:	cmp	w0, #0x1
  438d7c:	b.ne	438dd8 <ferror@plt+0x34df8>  // b.any
  438d80:	ldr	x8, [x20, #16]
  438d84:	cbz	x8, 438df0 <ferror@plt+0x34e10>
  438d88:	ldr	x9, [x20, #72]
  438d8c:	cbz	x9, 438df8 <ferror@plt+0x34e18>
  438d90:	cmp	x8, #0x0
  438d94:	mov	w21, #0x48                  	// #72
  438d98:	mov	w22, #0x40                  	// #64
  438d9c:	csel	x8, x22, x21, eq  // eq = none
  438da0:	ldr	x8, [x20, x8]
  438da4:	ldr	x1, [sp, #8]
  438da8:	ldr	x0, [x8]
  438dac:	bl	41f90c <ferror@plt+0x1b92c>
  438db0:	str	x0, [x19]
  438db4:	ldr	x8, [x20, #16]
  438db8:	ldr	x2, [sp, #8]
  438dbc:	mov	x1, xzr
  438dc0:	cmp	x8, #0x0
  438dc4:	csel	x8, x22, x21, eq  // eq = none
  438dc8:	ldr	x0, [x20, x8]
  438dcc:	bl	423088 <ferror@plt+0x1f0a8>
  438dd0:	mov	w0, #0x1                   	// #1
  438dd4:	b	438ddc <ferror@plt+0x34dfc>
  438dd8:	str	xzr, [x19]
  438ddc:	ldp	x20, x19, [sp, #48]
  438de0:	ldp	x22, x21, [sp, #32]
  438de4:	ldp	x29, x30, [sp, #16]
  438de8:	add	sp, sp, #0x40
  438dec:	ret
  438df0:	ldr	x9, [x20, #64]
  438df4:	cbnz	x9, 438d90 <ferror@plt+0x34db0>
  438df8:	adrp	x0, 445000 <ferror@plt+0x41020>
  438dfc:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438e00:	adrp	x3, 47c000 <ferror@plt+0x78020>
  438e04:	adrp	x4, 47c000 <ferror@plt+0x78020>
  438e08:	add	x0, x0, #0x2f
  438e0c:	add	x1, x1, #0x82b
  438e10:	add	x3, x3, #0xc62
  438e14:	add	x4, x4, #0xc79
  438e18:	mov	w2, #0x69e                 	// #1694
  438e1c:	bl	426194 <ferror@plt+0x221b4>
  438e20:	adrp	x0, 445000 <ferror@plt+0x41020>
  438e24:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438e28:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438e2c:	add	x0, x0, #0x2f
  438e30:	add	x1, x1, #0xbe4
  438e34:	add	x2, x2, #0x26f
  438e38:	b	438e8c <ferror@plt+0x34eac>
  438e3c:	adrp	x0, 445000 <ferror@plt+0x41020>
  438e40:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438e44:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438e48:	add	x0, x0, #0x2f
  438e4c:	add	x1, x1, #0xbe4
  438e50:	add	x2, x2, #0xc3a
  438e54:	b	438e8c <ferror@plt+0x34eac>
  438e58:	adrp	x0, 445000 <ferror@plt+0x41020>
  438e5c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438e60:	adrp	x2, 47c000 <ferror@plt+0x78020>
  438e64:	add	x0, x0, #0x2f
  438e68:	add	x1, x1, #0xbe4
  438e6c:	add	x2, x2, #0xc4d
  438e70:	b	438e8c <ferror@plt+0x34eac>
  438e74:	adrp	x0, 445000 <ferror@plt+0x41020>
  438e78:	adrp	x1, 47c000 <ferror@plt+0x78020>
  438e7c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  438e80:	add	x0, x0, #0x2f
  438e84:	add	x1, x1, #0xbe4
  438e88:	add	x2, x2, #0x93a
  438e8c:	bl	415310 <ferror@plt+0x11330>
  438e90:	mov	w0, wzr
  438e94:	b	438ddc <ferror@plt+0x34dfc>
  438e98:	sub	sp, sp, #0xa0
  438e9c:	stp	x29, x30, [sp, #64]
  438ea0:	stp	x28, x27, [sp, #80]
  438ea4:	stp	x26, x25, [sp, #96]
  438ea8:	stp	x24, x23, [sp, #112]
  438eac:	stp	x22, x21, [sp, #128]
  438eb0:	stp	x20, x19, [sp, #144]
  438eb4:	ldrb	w8, [x0, #94]
  438eb8:	mov	x19, x3
  438ebc:	add	x29, sp, #0x40
  438ec0:	tbnz	w8, #0, 438ee8 <ferror@plt+0x34f08>
  438ec4:	bl	435b48 <ferror@plt+0x31b68>
  438ec8:	adrp	x3, 47d000 <ferror@plt+0x79020>
  438ecc:	mov	w1, w0
  438ed0:	add	x3, x3, #0x27f
  438ed4:	mov	w2, #0x2                   	// #2
  438ed8:	mov	x0, x19
  438edc:	bl	40954c <ferror@plt+0x556c>
  438ee0:	mov	w0, wzr
  438ee4:	b	43919c <ferror@plt+0x351bc>
  438ee8:	ldr	x8, [x0, #40]
  438eec:	mov	x23, x0
  438ef0:	stur	x1, [x29, #-24]
  438ef4:	str	x2, [sp, #24]
  438ef8:	str	x19, [sp, #8]
  438efc:	cbz	x8, 438f08 <ferror@plt+0x34f28>
  438f00:	ldr	w22, [x23, #48]
  438f04:	b	438f0c <ferror@plt+0x34f2c>
  438f08:	mov	w22, #0x3                   	// #3
  438f0c:	adrp	x9, 45b000 <ferror@plt+0x57020>
  438f10:	ldr	x20, [x9, #3776]
  438f14:	mov	w8, wzr
  438f18:	add	x27, x23, #0x48
  438f1c:	add	x28, x23, #0x40
  438f20:	sub	x9, x22, #0x1
  438f24:	mov	w10, #0x1                   	// #1
  438f28:	stur	xzr, [x29, #-8]
  438f2c:	str	x9, [sp, #16]
  438f30:	str	x27, [sp, #32]
  438f34:	tbz	w8, #0, 438f64 <ferror@plt+0x34f84>
  438f38:	ldr	x1, [sp, #8]
  438f3c:	mov	x0, x23
  438f40:	bl	4395bc <ferror@plt+0x355dc>
  438f44:	cmp	w0, #0x2
  438f48:	b.eq	438f78 <ferror@plt+0x34f98>  // b.none
  438f4c:	cmp	w0, #0x1
  438f50:	b.ne	4391bc <ferror@plt+0x351dc>  // b.any
  438f54:	ldr	x21, [x23, #16]
  438f58:	cbz	x21, 438fac <ferror@plt+0x34fcc>
  438f5c:	ldr	x9, [x27]
  438f60:	b	438fb0 <ferror@plt+0x34fd0>
  438f64:	ldr	x21, [x23, #16]
  438f68:	cbz	x21, 438f8c <ferror@plt+0x34fac>
  438f6c:	ldr	x8, [x27]
  438f70:	cbnz	x8, 438f94 <ferror@plt+0x34fb4>
  438f74:	b	438f38 <ferror@plt+0x34f58>
  438f78:	ldr	x21, [x23, #16]
  438f7c:	cbz	x21, 438fdc <ferror@plt+0x34ffc>
  438f80:	ldr	x8, [x27]
  438f84:	cbnz	x8, 438fe4 <ferror@plt+0x35004>
  438f88:	b	4391cc <ferror@plt+0x351ec>
  438f8c:	ldr	x8, [x28]
  438f90:	cbz	x8, 438f38 <ferror@plt+0x34f58>
  438f94:	cmp	x21, #0x0
  438f98:	csel	x8, x28, x27, eq  // eq = none
  438f9c:	ldr	x8, [x8]
  438fa0:	ldr	x8, [x8, #8]
  438fa4:	cbnz	x8, 438ffc <ferror@plt+0x3501c>
  438fa8:	b	438f38 <ferror@plt+0x34f58>
  438fac:	ldr	x9, [x28]
  438fb0:	mov	w8, #0x1                   	// #1
  438fb4:	mov	w10, #0x1                   	// #1
  438fb8:	cbz	x9, 438f34 <ferror@plt+0x34f54>
  438fbc:	cmp	x21, #0x0
  438fc0:	csel	x8, x28, x27, eq  // eq = none
  438fc4:	ldr	x8, [x8]
  438fc8:	mov	w10, #0x1                   	// #1
  438fcc:	ldr	x9, [x8, #8]
  438fd0:	mov	w8, #0x1                   	// #1
  438fd4:	cbz	x9, 438f34 <ferror@plt+0x34f54>
  438fd8:	b	438ffc <ferror@plt+0x3501c>
  438fdc:	ldr	x8, [x28]
  438fe0:	cbz	x8, 4391cc <ferror@plt+0x351ec>
  438fe4:	cmp	x21, #0x0
  438fe8:	csel	x8, x28, x27, eq  // eq = none
  438fec:	ldr	x8, [x8]
  438ff0:	ldr	x8, [x8, #8]
  438ff4:	cbz	x8, 4391cc <ferror@plt+0x351ec>
  438ff8:	mov	w10, #0x2                   	// #2
  438ffc:	cbz	x21, 439010 <ferror@plt+0x35030>
  439000:	ldr	x8, [x27]
  439004:	stur	x10, [x29, #-16]
  439008:	cbnz	x8, 43901c <ferror@plt+0x3503c>
  43900c:	b	439250 <ferror@plt+0x35270>
  439010:	ldr	x8, [x28]
  439014:	stur	x10, [x29, #-16]
  439018:	cbz	x8, 439250 <ferror@plt+0x35270>
  43901c:	cmp	x21, #0x0
  439020:	csel	x8, x28, x27, eq  // eq = none
  439024:	ldr	x8, [x8]
  439028:	ldr	x24, [x8, #8]
  43902c:	cbz	x24, 439250 <ferror@plt+0x35270>
  439030:	ldr	x19, [x8]
  439034:	ldur	x8, [x29, #-8]
  439038:	add	x27, x19, x24
  43903c:	cmp	x8, x24
  439040:	add	x25, x19, x8
  439044:	b.ge	4390d0 <ferror@plt+0x350f0>  // b.tcont
  439048:	ldr	x26, [x23, #40]
  43904c:	b	439064 <ferror@plt+0x35084>
  439050:	ldrb	w8, [x25]
  439054:	ldrb	w8, [x20, x8]
  439058:	add	x25, x25, x8
  43905c:	cmp	x25, x27
  439060:	b.cs	4390d0 <ferror@plt+0x350f0>  // b.hs, b.nlast
  439064:	cbz	x26, 439080 <ferror@plt+0x350a0>
  439068:	mov	x0, x26
  43906c:	mov	x1, x25
  439070:	mov	x2, x22
  439074:	bl	403970 <bcmp@plt>
  439078:	cbnz	w0, 4390c4 <ferror@plt+0x350e4>
  43907c:	b	439148 <ferror@plt+0x35168>
  439080:	ldrb	w8, [x25]
  439084:	cmp	w8, #0xe1
  439088:	b.le	4390b0 <ferror@plt+0x350d0>
  43908c:	cmp	w8, #0xe2
  439090:	b.ne	4390c4 <ferror@plt+0x350e4>  // b.any
  439094:	adrp	x0, 47d000 <ferror@plt+0x79020>
  439098:	mov	w2, #0x3                   	// #3
  43909c:	add	x0, x0, #0x2f4
  4390a0:	mov	x1, x25
  4390a4:	bl	403880 <strncmp@plt>
  4390a8:	cbnz	w0, 4390c4 <ferror@plt+0x350e4>
  4390ac:	b	439174 <ferror@plt+0x35194>
  4390b0:	cbz	w8, 43915c <ferror@plt+0x3517c>
  4390b4:	cmp	w8, #0xa
  4390b8:	b.eq	43915c <ferror@plt+0x3517c>  // b.none
  4390bc:	cmp	w8, #0xd
  4390c0:	b.eq	439100 <ferror@plt+0x35120>  // b.none
  4390c4:	cbnz	x21, 439050 <ferror@plt+0x35070>
  4390c8:	mov	w8, #0x1                   	// #1
  4390cc:	b	439058 <ferror@plt+0x35078>
  4390d0:	cmp	x25, x27
  4390d4:	b.ne	439278 <ferror@plt+0x35298>  // b.any
  4390d8:	ldur	x10, [x29, #-16]
  4390dc:	cmp	w10, #0x2
  4390e0:	b.eq	43920c <ferror@plt+0x3522c>  // b.none
  4390e4:	ldr	x8, [sp, #16]
  4390e8:	ldr	x27, [sp, #32]
  4390ec:	subs	x8, x24, x8
  4390f0:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4390f4:	stur	x8, [x29, #-8]
  4390f8:	mov	w8, #0x1                   	// #1
  4390fc:	b	438f34 <ferror@plt+0x34f54>
  439100:	ldur	x8, [x29, #-16]
  439104:	cmp	w8, #0x2
  439108:	sub	x8, x27, #0x1
  43910c:	ldr	x27, [sp, #32]
  439110:	b.eq	43911c <ferror@plt+0x3513c>  // b.none
  439114:	cmp	x25, x8
  439118:	b.eq	438f38 <ferror@plt+0x34f58>  // b.none
  43911c:	cmp	x25, x8
  439120:	sub	x24, x25, x19
  439124:	b.cs	439160 <ferror@plt+0x35180>  // b.hs, b.nlast
  439128:	ldrb	w8, [x25, #1]
  43912c:	cmp	w8, #0xa
  439130:	b.ne	439160 <ferror@plt+0x35180>  // b.any
  439134:	ldur	x9, [x29, #-24]
  439138:	mov	w22, #0x2                   	// #2
  43913c:	ldr	x8, [sp, #24]
  439140:	cbnz	x8, 439188 <ferror@plt+0x351a8>
  439144:	b	43918c <ferror@plt+0x351ac>
  439148:	ldur	x9, [x29, #-24]
  43914c:	sub	x24, x25, x19
  439150:	ldr	x8, [sp, #24]
  439154:	cbnz	x8, 439188 <ferror@plt+0x351a8>
  439158:	b	43918c <ferror@plt+0x351ac>
  43915c:	sub	x24, x25, x19
  439160:	ldur	x9, [x29, #-24]
  439164:	mov	w22, #0x1                   	// #1
  439168:	ldr	x8, [sp, #24]
  43916c:	cbnz	x8, 439188 <ferror@plt+0x351a8>
  439170:	b	43918c <ferror@plt+0x351ac>
  439174:	ldur	x9, [x29, #-24]
  439178:	sub	x24, x25, x19
  43917c:	mov	w22, #0x3                   	// #3
  439180:	ldr	x8, [sp, #24]
  439184:	cbz	x8, 43918c <ferror@plt+0x351ac>
  439188:	str	x24, [x8]
  43918c:	cbz	x9, 439198 <ferror@plt+0x351b8>
  439190:	add	x8, x22, x24
  439194:	str	x8, [x9]
  439198:	mov	w0, #0x1                   	// #1
  43919c:	ldp	x20, x19, [sp, #144]
  4391a0:	ldp	x22, x21, [sp, #128]
  4391a4:	ldp	x24, x23, [sp, #112]
  4391a8:	ldp	x26, x25, [sp, #96]
  4391ac:	ldp	x28, x27, [sp, #80]
  4391b0:	ldp	x29, x30, [sp, #64]
  4391b4:	add	sp, sp, #0xa0
  4391b8:	ret
  4391bc:	ldur	x8, [x29, #-24]
  4391c0:	cbz	x8, 43919c <ferror@plt+0x351bc>
  4391c4:	str	xzr, [x8]
  4391c8:	b	43919c <ferror@plt+0x351bc>
  4391cc:	ldur	x8, [x29, #-24]
  4391d0:	cbz	x8, 4391d8 <ferror@plt+0x351f8>
  4391d4:	str	xzr, [x8]
  4391d8:	ldr	x19, [sp, #8]
  4391dc:	cbz	x21, 439204 <ferror@plt+0x35224>
  4391e0:	ldr	x8, [x28]
  4391e4:	ldr	x8, [x8, #8]
  4391e8:	cbz	x8, 439204 <ferror@plt+0x35224>
  4391ec:	bl	435b48 <ferror@plt+0x31b68>
  4391f0:	adrp	x3, 47c000 <ferror@plt+0x78020>
  4391f4:	mov	w1, w0
  4391f8:	add	x3, x3, #0xdf5
  4391fc:	mov	w2, #0x3                   	// #3
  439200:	b	438ed8 <ferror@plt+0x34ef8>
  439204:	mov	w0, #0x2                   	// #2
  439208:	b	43919c <ferror@plt+0x351bc>
  43920c:	cbz	x21, 43923c <ferror@plt+0x3525c>
  439210:	ldr	x8, [x28]
  439214:	ldur	x9, [x29, #-24]
  439218:	ldr	x8, [x8, #8]
  43921c:	cbz	x8, 439240 <ferror@plt+0x35260>
  439220:	bl	435b48 <ferror@plt+0x31b68>
  439224:	mov	w1, w0
  439228:	ldr	x0, [sp, #8]
  43922c:	adrp	x3, 47c000 <ferror@plt+0x78020>
  439230:	add	x3, x3, #0xd5f
  439234:	mov	w2, #0x3                   	// #3
  439238:	b	438edc <ferror@plt+0x34efc>
  43923c:	ldur	x9, [x29, #-24]
  439240:	mov	x22, xzr
  439244:	ldr	x8, [sp, #24]
  439248:	cbnz	x8, 439188 <ferror@plt+0x351a8>
  43924c:	b	43918c <ferror@plt+0x351ac>
  439250:	adrp	x0, 445000 <ferror@plt+0x41020>
  439254:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439258:	adrp	x3, 47d000 <ferror@plt+0x79020>
  43925c:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439260:	add	x0, x0, #0x2f
  439264:	add	x1, x1, #0x82b
  439268:	add	x3, x3, #0x2b4
  43926c:	add	x4, x4, #0x2d3
  439270:	mov	w2, #0x721                 	// #1825
  439274:	bl	426194 <ferror@plt+0x221b4>
  439278:	adrp	x0, 445000 <ferror@plt+0x41020>
  43927c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439280:	adrp	x3, 47d000 <ferror@plt+0x79020>
  439284:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439288:	add	x0, x0, #0x2f
  43928c:	add	x1, x1, #0x82b
  439290:	add	x3, x3, #0x2b4
  439294:	add	x4, x4, #0x2f8
  439298:	mov	w2, #0x75a                 	// #1882
  43929c:	bl	426194 <ferror@plt+0x221b4>
  4392a0:	sub	sp, sp, #0x40
  4392a4:	stp	x29, x30, [sp, #16]
  4392a8:	stp	x22, x21, [sp, #32]
  4392ac:	stp	x20, x19, [sp, #48]
  4392b0:	add	x29, sp, #0x10
  4392b4:	cbz	x0, 4393a8 <ferror@plt+0x353c8>
  4392b8:	mov	x20, x1
  4392bc:	cbz	x1, 4393c4 <ferror@plt+0x353e4>
  4392c0:	mov	x21, x3
  4392c4:	mov	x22, x2
  4392c8:	mov	x19, x0
  4392cc:	cbz	x3, 4392d8 <ferror@plt+0x352f8>
  4392d0:	ldr	x8, [x21]
  4392d4:	cbnz	x8, 4393fc <ferror@plt+0x3541c>
  4392d8:	ldrb	w8, [x19, #94]
  4392dc:	tbz	w8, #3, 4393e0 <ferror@plt+0x35400>
  4392e0:	ldr	x8, [x20, #8]
  4392e4:	cbz	x8, 4392f4 <ferror@plt+0x35314>
  4392e8:	mov	x0, x20
  4392ec:	mov	x1, xzr
  4392f0:	bl	42222c <ferror@plt+0x1e24c>
  4392f4:	add	x1, sp, #0x8
  4392f8:	mov	x0, x19
  4392fc:	mov	x2, x22
  439300:	mov	x3, x21
  439304:	bl	438e98 <ferror@plt+0x34eb8>
  439308:	cmp	w0, #0x1
  43930c:	b.ne	439364 <ferror@plt+0x35384>  // b.any
  439310:	ldr	x8, [x19, #16]
  439314:	cbz	x8, 439378 <ferror@plt+0x35398>
  439318:	ldr	x9, [x19, #72]
  43931c:	cbz	x9, 439380 <ferror@plt+0x353a0>
  439320:	cmp	x8, #0x0
  439324:	mov	w21, #0x48                  	// #72
  439328:	mov	w22, #0x40                  	// #64
  43932c:	csel	x8, x22, x21, eq  // eq = none
  439330:	ldr	x8, [x19, x8]
  439334:	ldr	x2, [sp, #8]
  439338:	mov	x0, x20
  43933c:	ldr	x1, [x8]
  439340:	bl	421f20 <ferror@plt+0x1df40>
  439344:	ldr	x8, [x19, #16]
  439348:	ldr	x2, [sp, #8]
  43934c:	mov	x1, xzr
  439350:	cmp	x8, #0x0
  439354:	csel	x8, x22, x21, eq  // eq = none
  439358:	ldr	x0, [x19, x8]
  43935c:	bl	423088 <ferror@plt+0x1f0a8>
  439360:	mov	w0, #0x1                   	// #1
  439364:	ldp	x20, x19, [sp, #48]
  439368:	ldp	x22, x21, [sp, #32]
  43936c:	ldp	x29, x30, [sp, #16]
  439370:	add	sp, sp, #0x40
  439374:	ret
  439378:	ldr	x9, [x19, #64]
  43937c:	cbnz	x9, 439320 <ferror@plt+0x35340>
  439380:	adrp	x0, 445000 <ferror@plt+0x41020>
  439384:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439388:	adrp	x3, 47d000 <ferror@plt+0x79020>
  43938c:	adrp	x4, 47c000 <ferror@plt+0x78020>
  439390:	add	x0, x0, #0x2f
  439394:	add	x1, x1, #0x82b
  439398:	add	x3, x3, #0x296
  43939c:	add	x4, x4, #0xc79
  4393a0:	mov	w2, #0x6cc                 	// #1740
  4393a4:	bl	426194 <ferror@plt+0x221b4>
  4393a8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4393ac:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4393b0:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4393b4:	add	x0, x0, #0x2f
  4393b8:	add	x1, x1, #0xc8b
  4393bc:	add	x2, x2, #0x26f
  4393c0:	b	439414 <ferror@plt+0x35434>
  4393c4:	adrp	x0, 445000 <ferror@plt+0x41020>
  4393c8:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4393cc:	adrp	x2, 444000 <ferror@plt+0x40020>
  4393d0:	add	x0, x0, #0x2f
  4393d4:	add	x1, x1, #0xc8b
  4393d8:	add	x2, x2, #0x72c
  4393dc:	b	439414 <ferror@plt+0x35434>
  4393e0:	adrp	x0, 445000 <ferror@plt+0x41020>
  4393e4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4393e8:	adrp	x2, 47c000 <ferror@plt+0x78020>
  4393ec:	add	x0, x0, #0x2f
  4393f0:	add	x1, x1, #0xc8b
  4393f4:	add	x2, x2, #0xc4d
  4393f8:	b	439414 <ferror@plt+0x35434>
  4393fc:	adrp	x0, 445000 <ferror@plt+0x41020>
  439400:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439404:	adrp	x2, 47a000 <ferror@plt+0x76020>
  439408:	add	x0, x0, #0x2f
  43940c:	add	x1, x1, #0xc8b
  439410:	add	x2, x2, #0x93a
  439414:	bl	415310 <ferror@plt+0x11330>
  439418:	mov	w0, wzr
  43941c:	b	439364 <ferror@plt+0x35384>
  439420:	stp	x29, x30, [sp, #-48]!
  439424:	stp	x22, x21, [sp, #16]
  439428:	stp	x20, x19, [sp, #32]
  43942c:	mov	x29, sp
  439430:	cbz	x0, 439560 <ferror@plt+0x35580>
  439434:	mov	x21, x3
  439438:	mov	x22, x2
  43943c:	mov	x20, x1
  439440:	mov	x19, x0
  439444:	cbz	x3, 439450 <ferror@plt+0x35470>
  439448:	ldr	x8, [x21]
  43944c:	cbnz	x8, 439598 <ferror@plt+0x355b8>
  439450:	ldrb	w8, [x19, #94]
  439454:	tbz	w8, #3, 43957c <ferror@plt+0x3559c>
  439458:	cbz	x20, 439460 <ferror@plt+0x35480>
  43945c:	str	xzr, [x20]
  439460:	cbz	x22, 439468 <ferror@plt+0x35488>
  439464:	str	xzr, [x22]
  439468:	ldrb	w8, [x19, #94]
  43946c:	tbnz	w8, #0, 439494 <ferror@plt+0x354b4>
  439470:	bl	435b48 <ferror@plt+0x31b68>
  439474:	adrp	x3, 47c000 <ferror@plt+0x78020>
  439478:	mov	w1, w0
  43947c:	add	x3, x3, #0xd2f
  439480:	mov	w2, #0x2                   	// #2
  439484:	mov	x0, x21
  439488:	bl	40954c <ferror@plt+0x556c>
  43948c:	mov	w0, wzr
  439490:	b	439550 <ferror@plt+0x35570>
  439494:	mov	x0, x19
  439498:	mov	x1, x21
  43949c:	bl	4395bc <ferror@plt+0x355dc>
  4394a0:	cmp	w0, #0x1
  4394a4:	b.eq	439494 <ferror@plt+0x354b4>  // b.none
  4394a8:	cmp	w0, #0x2
  4394ac:	b.ne	439550 <ferror@plt+0x35570>  // b.any
  4394b0:	ldr	x8, [x19, #16]
  4394b4:	cbz	x8, 4394dc <ferror@plt+0x354fc>
  4394b8:	ldr	x9, [x19, #64]
  4394bc:	ldr	x9, [x9, #8]
  4394c0:	cbz	x9, 4394dc <ferror@plt+0x354fc>
  4394c4:	bl	435b48 <ferror@plt+0x31b68>
  4394c8:	adrp	x3, 47c000 <ferror@plt+0x78020>
  4394cc:	mov	w1, w0
  4394d0:	add	x3, x3, #0xd5f
  4394d4:	mov	w2, #0x3                   	// #3
  4394d8:	b	439484 <ferror@plt+0x354a4>
  4394dc:	cmp	x8, #0x0
  4394e0:	mov	w8, #0x48                  	// #72
  4394e4:	mov	w9, #0x40                  	// #64
  4394e8:	csel	x8, x9, x8, eq  // eq = none
  4394ec:	ldr	x0, [x19, x8]
  4394f0:	cbz	x0, 439520 <ferror@plt+0x35540>
  4394f4:	cbz	x22, 439500 <ferror@plt+0x35520>
  4394f8:	ldr	x8, [x0, #8]
  4394fc:	str	x8, [x22]
  439500:	cbz	x20, 439538 <ferror@plt+0x35558>
  439504:	mov	w1, wzr
  439508:	bl	422054 <ferror@plt+0x1e074>
  43950c:	str	x0, [x20]
  439510:	ldr	x8, [x19, #16]
  439514:	cbz	x8, 439548 <ferror@plt+0x35568>
  439518:	str	xzr, [x19, #72]
  43951c:	b	43954c <ferror@plt+0x3556c>
  439520:	cbz	x20, 43954c <ferror@plt+0x3556c>
  439524:	adrp	x0, 47d000 <ferror@plt+0x79020>
  439528:	add	x0, x0, #0x4cf
  43952c:	bl	41f868 <ferror@plt+0x1b888>
  439530:	str	x0, [x20]
  439534:	b	43954c <ferror@plt+0x3556c>
  439538:	mov	w1, #0x1                   	// #1
  43953c:	bl	422054 <ferror@plt+0x1e074>
  439540:	ldr	x8, [x19, #16]
  439544:	cbnz	x8, 439518 <ferror@plt+0x35538>
  439548:	str	xzr, [x19, #64]
  43954c:	mov	w0, #0x1                   	// #1
  439550:	ldp	x20, x19, [sp, #32]
  439554:	ldp	x22, x21, [sp, #16]
  439558:	ldp	x29, x30, [sp], #48
  43955c:	ret
  439560:	adrp	x0, 445000 <ferror@plt+0x41020>
  439564:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439568:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43956c:	add	x0, x0, #0x2f
  439570:	add	x1, x1, #0xce0
  439574:	add	x2, x2, #0x26f
  439578:	b	4395b0 <ferror@plt+0x355d0>
  43957c:	adrp	x0, 445000 <ferror@plt+0x41020>
  439580:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439584:	adrp	x2, 47c000 <ferror@plt+0x78020>
  439588:	add	x0, x0, #0x2f
  43958c:	add	x1, x1, #0xce0
  439590:	add	x2, x2, #0xc4d
  439594:	b	4395b0 <ferror@plt+0x355d0>
  439598:	adrp	x0, 445000 <ferror@plt+0x41020>
  43959c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  4395a0:	adrp	x2, 47a000 <ferror@plt+0x76020>
  4395a4:	add	x0, x0, #0x2f
  4395a8:	add	x1, x1, #0xce0
  4395ac:	add	x2, x2, #0x93a
  4395b0:	bl	415310 <ferror@plt+0x11330>
  4395b4:	mov	w0, wzr
  4395b8:	b	439550 <ferror@plt+0x35570>
  4395bc:	sub	sp, sp, #0x70
  4395c0:	stp	x29, x30, [sp, #32]
  4395c4:	stp	x24, x23, [sp, #64]
  4395c8:	stp	x22, x21, [sp, #80]
  4395cc:	stp	x20, x19, [sp, #96]
  4395d0:	ldrb	w8, [x0, #94]
  4395d4:	mov	x20, x0
  4395d8:	mov	x21, x1
  4395dc:	str	x25, [sp, #48]
  4395e0:	add	x29, sp, #0x20
  4395e4:	tbz	w8, #5, 439630 <ferror@plt+0x35650>
  4395e8:	ldr	x8, [x20, #80]
  4395ec:	cbz	x8, 439618 <ferror@plt+0x35638>
  4395f0:	ldr	x8, [x8, #8]
  4395f4:	cbz	x8, 439618 <ferror@plt+0x35638>
  4395f8:	mov	x0, x20
  4395fc:	mov	x1, x21
  439600:	bl	4380a0 <ferror@plt+0x340c0>
  439604:	mov	w19, w0
  439608:	cmp	w0, #0x1
  43960c:	b.ne	4399cc <ferror@plt+0x359ec>  // b.any
  439610:	ldrb	w8, [x20, #94]
  439614:	tbz	w8, #5, 439630 <ferror@plt+0x35650>
  439618:	ldrb	w8, [x20, #88]
  43961c:	cbz	w8, 439630 <ferror@plt+0x35650>
  439620:	adrp	x0, 47c000 <ferror@plt+0x78020>
  439624:	add	x0, x0, #0x45e
  439628:	bl	437eb0 <ferror@plt+0x33ed0>
  43962c:	strb	wzr, [x20, #88]
  439630:	ldr	x0, [x20, #64]
  439634:	cbnz	x0, 439644 <ferror@plt+0x35664>
  439638:	ldr	x0, [x20, #56]
  43963c:	bl	421d98 <ferror@plt+0x1ddb8>
  439640:	str	x0, [x20, #64]
  439644:	ldr	x22, [x0, #8]
  439648:	ldr	x8, [x20, #56]
  43964c:	add	x1, x8, x22
  439650:	bl	422300 <ferror@plt+0x1e320>
  439654:	ldp	x2, x8, [x20, #56]
  439658:	ldr	x9, [x20, #8]
  43965c:	add	x3, x29, #0x18
  439660:	mov	x0, x20
  439664:	ldr	x8, [x8]
  439668:	ldr	x9, [x9]
  43966c:	mov	x4, x21
  439670:	add	x1, x8, x22
  439674:	blr	x9
  439678:	ldr	x8, [x29, #24]
  43967c:	mov	w19, w0
  439680:	cmp	w0, #0x1
  439684:	b.eq	43968c <ferror@plt+0x356ac>  // b.none
  439688:	cbnz	x8, 4399f8 <ferror@plt+0x35a18>
  43968c:	ldr	x0, [x20, #64]
  439690:	add	x1, x8, x22
  439694:	bl	42222c <ferror@plt+0x1e24c>
  439698:	cmp	w19, #0x1
  43969c:	b.eq	4396bc <ferror@plt+0x356dc>  // b.none
  4396a0:	cmp	w19, #0x2
  4396a4:	b.ne	4399cc <ferror@plt+0x359ec>  // b.any
  4396a8:	ldr	x8, [x20, #64]
  4396ac:	ldr	x8, [x8, #8]
  4396b0:	cbnz	x8, 4396c8 <ferror@plt+0x356e8>
  4396b4:	mov	w19, #0x2                   	// #2
  4396b8:	b	4399cc <ferror@plt+0x359ec>
  4396bc:	ldr	x8, [x20, #64]
  4396c0:	ldr	x8, [x8, #8]
  4396c4:	cbz	x8, 439a70 <ferror@plt+0x35a90>
  4396c8:	ldr	x0, [x20, #72]
  4396cc:	cbz	x0, 4396e0 <ferror@plt+0x35700>
  4396d0:	ldr	x24, [x0, #8]
  4396d4:	ldrb	w8, [x20, #94]
  4396d8:	tbz	w8, #1, 439700 <ferror@plt+0x35720>
  4396dc:	b	439770 <ferror@plt+0x35790>
  4396e0:	ldr	x8, [x20, #16]
  4396e4:	cbz	x8, 439760 <ferror@plt+0x35780>
  4396e8:	ldr	x0, [x20, #56]
  4396ec:	bl	421d98 <ferror@plt+0x1ddb8>
  4396f0:	mov	x24, xzr
  4396f4:	str	x0, [x20, #72]
  4396f8:	ldrb	w8, [x20, #94]
  4396fc:	tbnz	w8, #1, 439770 <ferror@plt+0x35790>
  439700:	ldr	x8, [x20, #16]
  439704:	cbz	x8, 4399cc <ferror@plt+0x359ec>
  439708:	cbz	x0, 439b10 <ferror@plt+0x35b30>
  43970c:	ldr	x8, [x20, #64]
  439710:	ldp	x22, x9, [x8]
  439714:	cmp	x9, #0x1
  439718:	add	x23, x22, x9
  43971c:	b.lt	439974 <ferror@plt+0x35994>  // b.tstop
  439720:	adrp	x8, 45b000 <ferror@plt+0x57020>
  439724:	ldr	x25, [x8, #3776]
  439728:	sub	x1, x23, x22
  43972c:	mov	x0, x22
  439730:	bl	42ae2c <ferror@plt+0x26e4c>
  439734:	cmn	w0, #0x2
  439738:	b.eq	439968 <ferror@plt+0x35988>  // b.none
  43973c:	cmn	w0, #0x1
  439740:	b.eq	439930 <ferror@plt+0x35950>  // b.none
  439744:	ldrb	w8, [x22]
  439748:	ldrb	w8, [x25, x8]
  43974c:	add	x22, x22, x8
  439750:	cmp	x22, x23
  439754:	b.cc	439728 <ferror@plt+0x35748>  // b.lo, b.ul, b.last
  439758:	mov	x22, x23
  43975c:	b	439968 <ferror@plt+0x35988>
  439760:	mov	x0, xzr
  439764:	mov	x24, xzr
  439768:	ldrb	w8, [x20, #94]
  43976c:	tbz	w8, #1, 439700 <ferror@plt+0x35720>
  439770:	cbz	x0, 439a98 <ferror@plt+0x35ab8>
  439774:	ldr	x9, [x20, #64]
  439778:	mov	w25, #0x6                   	// #6
  43977c:	ldr	x8, [x9]
  439780:	ldr	x9, [x9, #8]
  439784:	stur	x9, [x29, #-8]
  439788:	ldp	x10, x11, [x0, #8]
  43978c:	str	x8, [sp, #8]
  439790:	mvn	x8, x10
  439794:	add	x8, x11, x8
  439798:	cmp	x9, x8
  43979c:	csel	x8, x9, x8, hi  // hi = pmore
  4397a0:	cmp	x8, #0x6
  4397a4:	csel	x8, x8, x25, hi  // hi = pmore
  4397a8:	add	x1, x8, x10
  4397ac:	str	x8, [sp, #16]
  4397b0:	bl	422300 <ferror@plt+0x1e320>
  4397b4:	ldr	x8, [x20, #72]
  4397b8:	ldr	x10, [sp, #16]
  4397bc:	add	x1, sp, #0x8
  4397c0:	sub	x2, x29, #0x8
  4397c4:	ldp	x9, x8, [x8]
  4397c8:	mov	x3, sp
  4397cc:	add	x4, sp, #0x10
  4397d0:	add	x8, x9, x8
  4397d4:	sub	x8, x8, x10
  4397d8:	str	x8, [sp]
  4397dc:	ldr	x0, [x20, #24]
  4397e0:	bl	435ca8 <ferror@plt+0x31cc8>
  4397e4:	mov	x23, x0
  4397e8:	bl	403ee0 <__errno_location@plt>
  4397ec:	ldr	x8, [x20, #64]
  4397f0:	ldr	x11, [sp, #8]
  4397f4:	ldur	x9, [x29, #-8]
  4397f8:	ldp	x12, x10, [x8]
  4397fc:	add	x11, x11, x9
  439800:	add	x12, x12, x10
  439804:	cmp	x11, x12
  439808:	b.ne	439ac0 <ferror@plt+0x35ae0>  // b.any
  43980c:	ldr	x11, [x20, #72]
  439810:	ldr	x12, [sp]
  439814:	ldr	x13, [sp, #16]
  439818:	ldp	x14, x11, [x11]
  43981c:	add	x12, x12, x13
  439820:	add	x11, x14, x11
  439824:	cmp	x12, x11
  439828:	b.ne	439ae8 <ferror@plt+0x35b08>  // b.any
  43982c:	ldr	w22, [x0]
  439830:	sub	x2, x10, x9
  439834:	mov	x0, x8
  439838:	mov	x1, xzr
  43983c:	bl	423088 <ferror@plt+0x1f0a8>
  439840:	ldr	x0, [x20, #72]
  439844:	ldr	x9, [sp, #16]
  439848:	ldr	x8, [x0, #8]
  43984c:	sub	x1, x8, x9
  439850:	bl	42222c <ferror@plt+0x1e24c>
  439854:	cmn	x23, #0x1
  439858:	b.ne	4399a8 <ferror@plt+0x359c8>  // b.any
  43985c:	cmp	w22, #0x15
  439860:	b.gt	439888 <ferror@plt+0x358a8>
  439864:	cmp	w22, #0x7
  439868:	b.ne	4398f0 <ferror@plt+0x35910>  // b.any
  43986c:	ldr	x9, [x20, #64]
  439870:	ldr	x10, [sp, #8]
  439874:	ldr	x8, [x9]
  439878:	cmp	x10, x8
  43987c:	b.eq	439a20 <ferror@plt+0x35a40>  // b.none
  439880:	ldr	x0, [x20, #72]
  439884:	b	439780 <ferror@plt+0x357a0>
  439888:	cmp	w22, #0x54
  43988c:	b.eq	4398c0 <ferror@plt+0x358e0>  // b.none
  439890:	cmp	w22, #0x16
  439894:	b.ne	4398f8 <ferror@plt+0x35918>  // b.any
  439898:	ldr	x8, [x20, #72]
  43989c:	cmp	w19, #0x2
  4398a0:	ldr	x8, [x8, #8]
  4398a4:	b.ne	4399b8 <ferror@plt+0x359d8>  // b.any
  4398a8:	cmp	x24, x8
  4398ac:	b.ne	4399b8 <ferror@plt+0x359d8>  // b.any
  4398b0:	mov	w19, #0x2                   	// #2
  4398b4:	mov	w8, #0x1                   	// #1
  4398b8:	tbz	w8, #0, 4399c8 <ferror@plt+0x359e8>
  4398bc:	b	4399cc <ferror@plt+0x359ec>
  4398c0:	ldr	x8, [x20, #72]
  4398c4:	ldr	x8, [x8, #8]
  4398c8:	cmp	x24, x8
  4398cc:	b.cc	4399bc <ferror@plt+0x359dc>  // b.lo, b.ul, b.last
  4398d0:	bl	435b48 <ferror@plt+0x31b68>
  4398d4:	adrp	x3, 45b000 <ferror@plt+0x57020>
  4398d8:	mov	w1, w0
  4398dc:	add	x3, x3, #0xf71
  4398e0:	mov	w2, #0x1                   	// #1
  4398e4:	mov	x0, x21
  4398e8:	bl	40954c <ferror@plt+0x556c>
  4398ec:	b	439924 <ferror@plt+0x35944>
  4398f0:	cmp	w22, #0x9
  4398f4:	b.eq	439a48 <ferror@plt+0x35a68>  // b.none
  4398f8:	bl	435b48 <ferror@plt+0x31b68>
  4398fc:	mov	w20, w0
  439900:	mov	w0, w22
  439904:	bl	42003c <ferror@plt+0x1c05c>
  439908:	adrp	x3, 47b000 <ferror@plt+0x77020>
  43990c:	mov	x4, x0
  439910:	add	x3, x3, #0xca2
  439914:	mov	w2, #0x2                   	// #2
  439918:	mov	x0, x21
  43991c:	mov	w1, w20
  439920:	bl	40939c <ferror@plt+0x53bc>
  439924:	mov	w8, wzr
  439928:	tbz	w8, #0, 4399c8 <ferror@plt+0x359e8>
  43992c:	b	4399cc <ferror@plt+0x359ec>
  439930:	ldr	x8, [x20, #72]
  439934:	ldr	x8, [x8, #8]
  439938:	cmp	x24, x8
  43993c:	b.cs	439948 <ferror@plt+0x35968>  // b.hs, b.nlast
  439940:	mov	w19, #0x1                   	// #1
  439944:	b	439968 <ferror@plt+0x35988>
  439948:	bl	435b48 <ferror@plt+0x31b68>
  43994c:	adrp	x3, 45b000 <ferror@plt+0x57020>
  439950:	mov	w1, w0
  439954:	add	x3, x3, #0xf71
  439958:	mov	w2, #0x1                   	// #1
  43995c:	mov	x0, x21
  439960:	bl	40954c <ferror@plt+0x556c>
  439964:	mov	w19, wzr
  439968:	ldr	x8, [x20, #64]
  43996c:	mov	x23, x22
  439970:	ldr	x22, [x8]
  439974:	cmp	x23, x22
  439978:	b.ls	4399cc <ferror@plt+0x359ec>  // b.plast
  43997c:	ldr	x0, [x20, #72]
  439980:	sub	w8, w23, w22
  439984:	sxtw	x21, w8
  439988:	mov	x1, x22
  43998c:	mov	x2, x21
  439990:	bl	421f20 <ferror@plt+0x1df40>
  439994:	ldr	x0, [x20, #64]
  439998:	mov	x1, xzr
  43999c:	mov	x2, x21
  4399a0:	bl	423088 <ferror@plt+0x1f0a8>
  4399a4:	b	4399cc <ferror@plt+0x359ec>
  4399a8:	cmp	w19, #0x1
  4399ac:	b.ne	4399ec <ferror@plt+0x35a0c>  // b.any
  4399b0:	ldr	x8, [x20, #72]
  4399b4:	ldr	x8, [x8, #8]
  4399b8:	cbz	x8, 439b38 <ferror@plt+0x35b58>
  4399bc:	mov	w8, #0x1                   	// #1
  4399c0:	mov	w19, #0x1                   	// #1
  4399c4:	tbnz	w8, #0, 4399cc <ferror@plt+0x359ec>
  4399c8:	mov	w19, wzr
  4399cc:	mov	w0, w19
  4399d0:	ldp	x20, x19, [sp, #96]
  4399d4:	ldp	x22, x21, [sp, #80]
  4399d8:	ldp	x24, x23, [sp, #64]
  4399dc:	ldr	x25, [sp, #48]
  4399e0:	ldp	x29, x30, [sp, #32]
  4399e4:	add	sp, sp, #0x70
  4399e8:	ret
  4399ec:	mov	w8, #0x1                   	// #1
  4399f0:	tbz	w8, #0, 4399c8 <ferror@plt+0x359e8>
  4399f4:	b	4399cc <ferror@plt+0x359ec>
  4399f8:	adrp	x0, 445000 <ferror@plt+0x41020>
  4399fc:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439a00:	adrp	x3, 47d000 <ferror@plt+0x79020>
  439a04:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439a08:	add	x0, x0, #0x2f
  439a0c:	add	x1, x1, #0x82b
  439a10:	add	x3, x3, #0x30d
  439a14:	add	x4, x4, #0x326
  439a18:	mov	w2, #0x5e5                 	// #1509
  439a1c:	bl	426194 <ferror@plt+0x221b4>
  439a20:	adrp	x0, 445000 <ferror@plt+0x41020>
  439a24:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439a28:	adrp	x3, 47d000 <ferror@plt+0x79020>
  439a2c:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439a30:	add	x0, x0, #0x2f
  439a34:	add	x1, x1, #0x82b
  439a38:	add	x3, x3, #0x30d
  439a3c:	add	x4, x4, #0x430
  439a40:	mov	w2, #0x629                 	// #1577
  439a44:	bl	426194 <ferror@plt+0x221b4>
  439a48:	adrp	x0, 445000 <ferror@plt+0x41020>
  439a4c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439a50:	adrp	x3, 47d000 <ferror@plt+0x79020>
  439a54:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439a58:	add	x0, x0, #0x2f
  439a5c:	add	x1, x1, #0x82b
  439a60:	add	x3, x3, #0x30d
  439a64:	add	x4, x4, #0x450
  439a68:	mov	w2, #0x637                 	// #1591
  439a6c:	bl	426194 <ferror@plt+0x221b4>
  439a70:	adrp	x0, 445000 <ferror@plt+0x41020>
  439a74:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439a78:	adrp	x3, 47d000 <ferror@plt+0x79020>
  439a7c:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439a80:	add	x0, x0, #0x2f
  439a84:	add	x1, x1, #0x82b
  439a88:	add	x3, x3, #0x30d
  439a8c:	add	x4, x4, #0x359
  439a90:	mov	w2, #0x5ed                 	// #1517
  439a94:	bl	426194 <ferror@plt+0x221b4>
  439a98:	adrp	x0, 445000 <ferror@plt+0x41020>
  439a9c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439aa0:	adrp	x3, 47d000 <ferror@plt+0x79020>
  439aa4:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439aa8:	add	x0, x0, #0x2f
  439aac:	add	x1, x1, #0x82b
  439ab0:	add	x3, x3, #0x30d
  439ab4:	add	x4, x4, #0x374
  439ab8:	mov	w2, #0x5fe                 	// #1534
  439abc:	bl	426194 <ferror@plt+0x221b4>
  439ac0:	adrp	x0, 445000 <ferror@plt+0x41020>
  439ac4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439ac8:	adrp	x3, 47d000 <ferror@plt+0x79020>
  439acc:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439ad0:	add	x0, x0, #0x2f
  439ad4:	add	x1, x1, #0x82b
  439ad8:	add	x3, x3, #0x30d
  439adc:	add	x4, x4, #0x38e
  439ae0:	mov	w2, #0x613                 	// #1555
  439ae4:	bl	426194 <ferror@plt+0x221b4>
  439ae8:	adrp	x0, 445000 <ferror@plt+0x41020>
  439aec:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439af0:	adrp	x3, 47d000 <ferror@plt+0x79020>
  439af4:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439af8:	add	x0, x0, #0x2f
  439afc:	add	x1, x1, #0x82b
  439b00:	add	x3, x3, #0x30d
  439b04:	add	x4, x4, #0x3d6
  439b08:	mov	w2, #0x615                 	// #1557
  439b0c:	bl	426194 <ferror@plt+0x221b4>
  439b10:	adrp	x0, 445000 <ferror@plt+0x41020>
  439b14:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439b18:	adrp	x3, 47d000 <ferror@plt+0x79020>
  439b1c:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439b20:	add	x0, x0, #0x2f
  439b24:	add	x1, x1, #0x82b
  439b28:	add	x3, x3, #0x30d
  439b2c:	add	x4, x4, #0x374
  439b30:	mov	w2, #0x644                 	// #1604
  439b34:	bl	426194 <ferror@plt+0x221b4>
  439b38:	adrp	x0, 445000 <ferror@plt+0x41020>
  439b3c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439b40:	adrp	x3, 47d000 <ferror@plt+0x79020>
  439b44:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439b48:	add	x0, x0, #0x2f
  439b4c:	add	x1, x1, #0x82b
  439b50:	add	x3, x3, #0x30d
  439b54:	add	x4, x4, #0x460
  439b58:	mov	w2, #0x63e                 	// #1598
  439b5c:	bl	426194 <ferror@plt+0x221b4>
  439b60:	stp	x29, x30, [sp, #-80]!
  439b64:	str	x25, [sp, #16]
  439b68:	stp	x24, x23, [sp, #32]
  439b6c:	stp	x22, x21, [sp, #48]
  439b70:	stp	x20, x19, [sp, #64]
  439b74:	mov	x29, sp
  439b78:	cbz	x0, 439e10 <ferror@plt+0x35e30>
  439b7c:	mov	x23, x4
  439b80:	mov	x19, x3
  439b84:	mov	x22, x2
  439b88:	mov	x21, x1
  439b8c:	mov	x20, x0
  439b90:	cbz	x4, 439b9c <ferror@plt+0x35bbc>
  439b94:	ldr	x8, [x23]
  439b98:	cbnz	x8, 439e48 <ferror@plt+0x35e68>
  439b9c:	ldrb	w8, [x20, #94]
  439ba0:	tbz	w8, #3, 439e2c <ferror@plt+0x35e4c>
  439ba4:	cbz	x22, 439bf0 <ferror@plt+0x35c10>
  439ba8:	cbz	x21, 439e64 <ferror@plt+0x35e84>
  439bac:	tbnz	w8, #0, 439bfc <ferror@plt+0x35c1c>
  439bb0:	ldr	x8, [x20, #64]
  439bb4:	cbz	x8, 439bc0 <ferror@plt+0x35be0>
  439bb8:	ldr	x8, [x8, #8]
  439bbc:	cbnz	x8, 439ed8 <ferror@plt+0x35ef8>
  439bc0:	ldr	x8, [x20, #8]
  439bc4:	add	x3, x29, #0x18
  439bc8:	mov	x0, x20
  439bcc:	mov	x1, x21
  439bd0:	ldr	x8, [x8]
  439bd4:	mov	x2, x22
  439bd8:	mov	x4, x23
  439bdc:	blr	x8
  439be0:	cbz	x19, 439dec <ferror@plt+0x35e0c>
  439be4:	ldr	x8, [x29, #24]
  439be8:	str	x8, [x19]
  439bec:	b	439dec <ferror@plt+0x35e0c>
  439bf0:	cbz	x19, 439de8 <ferror@plt+0x35e08>
  439bf4:	str	xzr, [x19]
  439bf8:	b	439de8 <ferror@plt+0x35e08>
  439bfc:	add	x24, x20, #0x48
  439c00:	add	x25, x20, #0x40
  439c04:	mov	w0, #0x1                   	// #1
  439c08:	ldr	x8, [x20, #16]
  439c0c:	cbz	x8, 439c4c <ferror@plt+0x35c6c>
  439c10:	ldr	x9, [x24]
  439c14:	cbz	x9, 439c28 <ferror@plt+0x35c48>
  439c18:	cmp	x8, #0x0
  439c1c:	csel	x9, x25, x24, eq  // eq = none
  439c20:	ldr	x9, [x9]
  439c24:	ldr	x9, [x9, #8]
  439c28:	cmp	w0, #0x1
  439c2c:	b.ne	439c58 <ferror@plt+0x35c78>  // b.any
  439c30:	cmp	x9, x22
  439c34:	b.cs	439c58 <ferror@plt+0x35c78>  // b.hs, b.nlast
  439c38:	mov	x0, x20
  439c3c:	mov	x1, x23
  439c40:	bl	4395bc <ferror@plt+0x355dc>
  439c44:	ldr	x8, [x20, #16]
  439c48:	cbnz	x8, 439c10 <ferror@plt+0x35c30>
  439c4c:	ldr	x9, [x25]
  439c50:	cbnz	x9, 439c18 <ferror@plt+0x35c38>
  439c54:	b	439c28 <ferror@plt+0x35c48>
  439c58:	cbz	x8, 439c68 <ferror@plt+0x35c88>
  439c5c:	ldr	x9, [x24]
  439c60:	cbnz	x9, 439c70 <ferror@plt+0x35c90>
  439c64:	b	439ca4 <ferror@plt+0x35cc4>
  439c68:	ldr	x9, [x25]
  439c6c:	cbz	x9, 439ca4 <ferror@plt+0x35cc4>
  439c70:	cmp	x8, #0x0
  439c74:	csel	x9, x25, x24, eq  // eq = none
  439c78:	ldr	x9, [x9]
  439c7c:	ldr	x9, [x9, #8]
  439c80:	cbz	x9, 439ca4 <ferror@plt+0x35cc4>
  439c84:	cbnz	w0, 439c94 <ferror@plt+0x35cb4>
  439c88:	mov	x0, x23
  439c8c:	bl	409694 <ferror@plt+0x56b4>
  439c90:	ldr	x8, [x20, #16]
  439c94:	cbz	x8, 439cf0 <ferror@plt+0x35d10>
  439c98:	ldr	x9, [x24]
  439c9c:	cbnz	x9, 439cf8 <ferror@plt+0x35d18>
  439ca0:	b	439eb0 <ferror@plt+0x35ed0>
  439ca4:	cmp	w0, #0x1
  439ca8:	b.eq	439f00 <ferror@plt+0x35f20>  // b.none
  439cac:	cmp	w0, #0x2
  439cb0:	b.ne	439d28 <ferror@plt+0x35d48>  // b.any
  439cb4:	cbz	x8, 439d28 <ferror@plt+0x35d48>
  439cb8:	ldr	x8, [x25]
  439cbc:	cbz	x8, 439d24 <ferror@plt+0x35d44>
  439cc0:	ldr	x8, [x8, #8]
  439cc4:	cbz	x8, 439e04 <ferror@plt+0x35e24>
  439cc8:	bl	435b48 <ferror@plt+0x31b68>
  439ccc:	adrp	x3, 47c000 <ferror@plt+0x78020>
  439cd0:	mov	w1, w0
  439cd4:	add	x3, x3, #0xdf5
  439cd8:	mov	w2, #0x3                   	// #3
  439cdc:	mov	x0, x23
  439ce0:	bl	40954c <ferror@plt+0x556c>
  439ce4:	mov	w0, wzr
  439ce8:	cbnz	x19, 439d2c <ferror@plt+0x35d4c>
  439cec:	b	439dec <ferror@plt+0x35e0c>
  439cf0:	ldr	x9, [x25]
  439cf4:	cbz	x9, 439eb0 <ferror@plt+0x35ed0>
  439cf8:	cmp	x8, #0x0
  439cfc:	csel	x9, x25, x24, eq  // eq = none
  439d00:	ldr	x9, [x9]
  439d04:	mov	x23, x22
  439d08:	ldr	x9, [x9, #8]
  439d0c:	cmp	x9, x22
  439d10:	b.hi	439d50 <ferror@plt+0x35d70>  // b.pmore
  439d14:	cbz	x8, 439d34 <ferror@plt+0x35d54>
  439d18:	ldr	x9, [x24]
  439d1c:	cbnz	x9, 439d3c <ferror@plt+0x35d5c>
  439d20:	b	439eb0 <ferror@plt+0x35ed0>
  439d24:	mov	w0, #0x2                   	// #2
  439d28:	cbz	x19, 439dec <ferror@plt+0x35e0c>
  439d2c:	str	xzr, [x19]
  439d30:	b	439dec <ferror@plt+0x35e0c>
  439d34:	ldr	x9, [x25]
  439d38:	cbz	x9, 439eb0 <ferror@plt+0x35ed0>
  439d3c:	cmp	x8, #0x0
  439d40:	csel	x9, x25, x24, eq  // eq = none
  439d44:	ldr	x9, [x9]
  439d48:	ldr	x23, [x9, #8]
  439d4c:	cbz	x23, 439eb0 <ferror@plt+0x35ed0>
  439d50:	cbz	x8, 439da0 <ferror@plt+0x35dc0>
  439d54:	ldr	x9, [x24]
  439d58:	adrp	x10, 45b000 <ferror@plt+0x57020>
  439d5c:	ldr	x11, [x10, #3776]
  439d60:	ldr	x9, [x9]
  439d64:	add	x10, x9, x23
  439d68:	mov	x13, x9
  439d6c:	mov	x12, x13
  439d70:	ldrb	w13, [x13]
  439d74:	ldrb	w13, [x11, x13]
  439d78:	cbz	x13, 439e88 <ferror@plt+0x35ea8>
  439d7c:	add	x13, x12, x13
  439d80:	cmp	x13, x10
  439d84:	b.cc	439d6c <ferror@plt+0x35d8c>  // b.lo, b.ul, b.last
  439d88:	sub	x9, x12, x9
  439d8c:	cmp	x13, x10
  439d90:	csel	x23, x9, x23, hi  // hi = pmore
  439d94:	cmp	x22, #0x6
  439d98:	b.cc	439da0 <ferror@plt+0x35dc0>  // b.lo, b.ul, b.last
  439d9c:	cbz	x23, 439f28 <ferror@plt+0x35f48>
  439da0:	cmp	x8, #0x0
  439da4:	mov	w22, #0x48                  	// #72
  439da8:	mov	w24, #0x40                  	// #64
  439dac:	csel	x8, x24, x22, eq  // eq = none
  439db0:	ldr	x8, [x20, x8]
  439db4:	mov	x0, x21
  439db8:	mov	x2, x23
  439dbc:	ldr	x1, [x8]
  439dc0:	bl	4034a0 <memcpy@plt>
  439dc4:	ldr	x8, [x20, #16]
  439dc8:	mov	x1, xzr
  439dcc:	mov	x2, x23
  439dd0:	cmp	x8, #0x0
  439dd4:	csel	x8, x24, x22, eq  // eq = none
  439dd8:	ldr	x0, [x20, x8]
  439ddc:	bl	423088 <ferror@plt+0x1f0a8>
  439de0:	cbz	x19, 439de8 <ferror@plt+0x35e08>
  439de4:	str	x23, [x19]
  439de8:	mov	w0, #0x1                   	// #1
  439dec:	ldp	x20, x19, [sp, #64]
  439df0:	ldp	x22, x21, [sp, #48]
  439df4:	ldp	x24, x23, [sp, #32]
  439df8:	ldr	x25, [sp, #16]
  439dfc:	ldp	x29, x30, [sp], #80
  439e00:	ret
  439e04:	mov	w0, #0x2                   	// #2
  439e08:	cbnz	x19, 439d2c <ferror@plt+0x35d4c>
  439e0c:	b	439dec <ferror@plt+0x35e0c>
  439e10:	adrp	x0, 445000 <ferror@plt+0x41020>
  439e14:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439e18:	adrp	x2, 47c000 <ferror@plt+0x78020>
  439e1c:	add	x0, x0, #0x2f
  439e20:	add	x1, x1, #0xd89
  439e24:	add	x2, x2, #0x26f
  439e28:	b	439e7c <ferror@plt+0x35e9c>
  439e2c:	adrp	x0, 445000 <ferror@plt+0x41020>
  439e30:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439e34:	adrp	x2, 47c000 <ferror@plt+0x78020>
  439e38:	add	x0, x0, #0x2f
  439e3c:	add	x1, x1, #0xd89
  439e40:	add	x2, x2, #0xc4d
  439e44:	b	439e7c <ferror@plt+0x35e9c>
  439e48:	adrp	x0, 445000 <ferror@plt+0x41020>
  439e4c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439e50:	adrp	x2, 47a000 <ferror@plt+0x76020>
  439e54:	add	x0, x0, #0x2f
  439e58:	add	x1, x1, #0xd89
  439e5c:	add	x2, x2, #0x93a
  439e60:	b	439e7c <ferror@plt+0x35e9c>
  439e64:	adrp	x0, 445000 <ferror@plt+0x41020>
  439e68:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439e6c:	adrp	x2, 47c000 <ferror@plt+0x78020>
  439e70:	add	x0, x0, #0x2f
  439e74:	add	x1, x1, #0xd89
  439e78:	add	x2, x2, #0x2fa
  439e7c:	bl	415310 <ferror@plt+0x11330>
  439e80:	mov	w0, wzr
  439e84:	b	439dec <ferror@plt+0x35e0c>
  439e88:	adrp	x0, 445000 <ferror@plt+0x41020>
  439e8c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439e90:	adrp	x3, 47c000 <ferror@plt+0x78020>
  439e94:	adrp	x4, 47c000 <ferror@plt+0x78020>
  439e98:	add	x0, x0, #0x2f
  439e9c:	add	x1, x1, #0x82b
  439ea0:	add	x3, x3, #0xddd
  439ea4:	add	x4, x4, #0xe2c
  439ea8:	mov	w2, #0x832                 	// #2098
  439eac:	bl	426194 <ferror@plt+0x221b4>
  439eb0:	adrp	x0, 445000 <ferror@plt+0x41020>
  439eb4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439eb8:	adrp	x3, 47c000 <ferror@plt+0x78020>
  439ebc:	adrp	x4, 47c000 <ferror@plt+0x78020>
  439ec0:	add	x0, x0, #0x2f
  439ec4:	add	x1, x1, #0x82b
  439ec8:	add	x3, x3, #0xddd
  439ecc:	add	x4, x4, #0xe1e
  439ed0:	mov	w2, #0x823                 	// #2083
  439ed4:	bl	426194 <ferror@plt+0x221b4>
  439ed8:	adrp	x0, 445000 <ferror@plt+0x41020>
  439edc:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439ee0:	adrp	x3, 47c000 <ferror@plt+0x78020>
  439ee4:	adrp	x4, 47c000 <ferror@plt+0x78020>
  439ee8:	add	x0, x0, #0x2f
  439eec:	add	x1, x1, #0x82b
  439ef0:	add	x3, x3, #0xddd
  439ef4:	add	x4, x4, #0x991
  439ef8:	mov	w2, #0x7fa                 	// #2042
  439efc:	bl	426194 <ferror@plt+0x221b4>
  439f00:	adrp	x0, 445000 <ferror@plt+0x41020>
  439f04:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439f08:	adrp	x3, 47c000 <ferror@plt+0x78020>
  439f0c:	adrp	x4, 47d000 <ferror@plt+0x79020>
  439f10:	add	x0, x0, #0x2f
  439f14:	add	x1, x1, #0x82b
  439f18:	add	x3, x3, #0xddd
  439f1c:	add	x4, x4, #0x1a7
  439f20:	mov	w2, #0x80d                 	// #2061
  439f24:	bl	426194 <ferror@plt+0x221b4>
  439f28:	adrp	x0, 445000 <ferror@plt+0x41020>
  439f2c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  439f30:	adrp	x3, 47c000 <ferror@plt+0x78020>
  439f34:	adrp	x4, 47c000 <ferror@plt+0x78020>
  439f38:	add	x0, x0, #0x2f
  439f3c:	add	x1, x1, #0x82b
  439f40:	add	x3, x3, #0xddd
  439f44:	add	x4, x4, #0xe41
  439f48:	mov	w2, #0x839                 	// #2105
  439f4c:	bl	426194 <ferror@plt+0x221b4>
  439f50:	stp	x29, x30, [sp, #-48]!
  439f54:	str	x21, [sp, #16]
  439f58:	stp	x20, x19, [sp, #32]
  439f5c:	mov	x29, sp
  439f60:	cbz	x0, 43a0c0 <ferror@plt+0x360e0>
  439f64:	ldr	x8, [x0, #16]
  439f68:	mov	x21, x0
  439f6c:	cbz	x8, 43a0dc <ferror@plt+0x360fc>
  439f70:	mov	x20, x2
  439f74:	mov	x19, x1
  439f78:	cbz	x2, 439f84 <ferror@plt+0x35fa4>
  439f7c:	ldr	x8, [x20]
  439f80:	cbnz	x8, 43a114 <ferror@plt+0x36134>
  439f84:	ldrb	w8, [x21, #94]
  439f88:	tbz	w8, #3, 43a0f8 <ferror@plt+0x36118>
  439f8c:	mov	w0, #0x1                   	// #1
  439f90:	ldr	x8, [x21, #72]
  439f94:	cbz	x8, 439fa8 <ferror@plt+0x35fc8>
  439f98:	ldr	x9, [x8, #8]
  439f9c:	cmp	w0, #0x1
  439fa0:	b.eq	439fb4 <ferror@plt+0x35fd4>  // b.none
  439fa4:	b	439fd0 <ferror@plt+0x35ff0>
  439fa8:	mov	x9, xzr
  439fac:	cmp	w0, #0x1
  439fb0:	b.ne	439fd0 <ferror@plt+0x35ff0>  // b.any
  439fb4:	cbnz	x9, 439fd0 <ferror@plt+0x35ff0>
  439fb8:	mov	x0, x21
  439fbc:	mov	x1, x20
  439fc0:	bl	4395bc <ferror@plt+0x355dc>
  439fc4:	ldr	x8, [x21, #72]
  439fc8:	cbnz	x8, 439f98 <ferror@plt+0x35fb8>
  439fcc:	b	439fa8 <ferror@plt+0x35fc8>
  439fd0:	ldr	x9, [x21, #16]
  439fd4:	cbz	x9, 439fe0 <ferror@plt+0x36000>
  439fd8:	cbnz	x8, 439fe8 <ferror@plt+0x36008>
  439fdc:	b	43a04c <ferror@plt+0x3606c>
  439fe0:	ldr	x8, [x21, #64]
  439fe4:	cbz	x8, 43a04c <ferror@plt+0x3606c>
  439fe8:	cmp	x9, #0x0
  439fec:	mov	w8, #0x48                  	// #72
  439ff0:	mov	w9, #0x40                  	// #64
  439ff4:	csel	x8, x9, x8, eq  // eq = none
  439ff8:	ldr	x8, [x21, x8]
  439ffc:	ldr	x8, [x8, #8]
  43a000:	cbz	x8, 43a04c <ferror@plt+0x3606c>
  43a004:	cbnz	w0, 43a010 <ferror@plt+0x36030>
  43a008:	mov	x0, x20
  43a00c:	bl	409694 <ferror@plt+0x56b4>
  43a010:	ldr	x20, [x21, #72]
  43a014:	ldr	x21, [x20]
  43a018:	cbz	x19, 43a028 <ferror@plt+0x36048>
  43a01c:	mov	x0, x21
  43a020:	bl	42aa60 <ferror@plt+0x26a80>
  43a024:	str	w0, [x19]
  43a028:	adrp	x8, 45b000 <ferror@plt+0x57020>
  43a02c:	ldr	x8, [x8, #3776]
  43a030:	ldrb	w9, [x21]
  43a034:	mov	x0, x20
  43a038:	mov	x1, xzr
  43a03c:	ldrb	w2, [x8, x9]
  43a040:	bl	423088 <ferror@plt+0x1f0a8>
  43a044:	mov	w0, #0x1                   	// #1
  43a048:	b	43a0a4 <ferror@plt+0x360c4>
  43a04c:	cmp	w0, #0x1
  43a050:	b.eq	43a138 <ferror@plt+0x36158>  // b.none
  43a054:	cmp	w0, #0x2
  43a058:	b.ne	43a098 <ferror@plt+0x360b8>  // b.any
  43a05c:	ldr	x8, [x21, #64]
  43a060:	cbz	x8, 43a094 <ferror@plt+0x360b4>
  43a064:	ldr	x8, [x8, #8]
  43a068:	cbz	x8, 43a0b4 <ferror@plt+0x360d4>
  43a06c:	bl	435b48 <ferror@plt+0x31b68>
  43a070:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a074:	mov	w1, w0
  43a078:	add	x3, x3, #0xdf5
  43a07c:	mov	w2, #0x3                   	// #3
  43a080:	mov	x0, x20
  43a084:	bl	40954c <ferror@plt+0x556c>
  43a088:	mov	w0, wzr
  43a08c:	cbnz	x19, 43a09c <ferror@plt+0x360bc>
  43a090:	b	43a0a4 <ferror@plt+0x360c4>
  43a094:	mov	w0, #0x2                   	// #2
  43a098:	cbz	x19, 43a0a4 <ferror@plt+0x360c4>
  43a09c:	mov	w8, #0xffffffff            	// #-1
  43a0a0:	str	w8, [x19]
  43a0a4:	ldp	x20, x19, [sp, #32]
  43a0a8:	ldr	x21, [sp, #16]
  43a0ac:	ldp	x29, x30, [sp], #48
  43a0b0:	ret
  43a0b4:	mov	w0, #0x2                   	// #2
  43a0b8:	cbnz	x19, 43a09c <ferror@plt+0x360bc>
  43a0bc:	b	43a0a4 <ferror@plt+0x360c4>
  43a0c0:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a0c4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a0c8:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43a0cc:	add	x0, x0, #0x2f
  43a0d0:	add	x1, x1, #0xe5c
  43a0d4:	add	x2, x2, #0x26f
  43a0d8:	b	43a12c <ferror@plt+0x3614c>
  43a0dc:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a0e0:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a0e4:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43a0e8:	add	x0, x0, #0x2f
  43a0ec:	add	x1, x1, #0xe5c
  43a0f0:	add	x2, x2, #0xea5
  43a0f4:	b	43a12c <ferror@plt+0x3614c>
  43a0f8:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a0fc:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a100:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43a104:	add	x0, x0, #0x2f
  43a108:	add	x1, x1, #0xe5c
  43a10c:	add	x2, x2, #0xc4d
  43a110:	b	43a12c <ferror@plt+0x3614c>
  43a114:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a118:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a11c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  43a120:	add	x0, x0, #0x2f
  43a124:	add	x1, x1, #0xe5c
  43a128:	add	x2, x2, #0x93a
  43a12c:	bl	415310 <ferror@plt+0x11330>
  43a130:	mov	w0, wzr
  43a134:	b	43a0a4 <ferror@plt+0x360c4>
  43a138:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a13c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a140:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a144:	adrp	x4, 47d000 <ferror@plt+0x79020>
  43a148:	add	x0, x0, #0x2f
  43a14c:	add	x1, x1, #0x82b
  43a150:	add	x3, x3, #0xebf
  43a154:	add	x4, x4, #0x1a7
  43a158:	mov	w2, #0x865                 	// #2149
  43a15c:	bl	426194 <ferror@plt+0x221b4>
  43a160:	sub	sp, sp, #0x90
  43a164:	stp	x29, x30, [sp, #48]
  43a168:	stp	x28, x27, [sp, #64]
  43a16c:	stp	x26, x25, [sp, #80]
  43a170:	stp	x24, x23, [sp, #96]
  43a174:	stp	x22, x21, [sp, #112]
  43a178:	stp	x20, x19, [sp, #128]
  43a17c:	add	x29, sp, #0x30
  43a180:	cbz	x0, 43a724 <ferror@plt+0x36744>
  43a184:	mov	x20, x4
  43a188:	mov	x24, x3
  43a18c:	mov	x21, x2
  43a190:	mov	x23, x1
  43a194:	mov	x22, x0
  43a198:	cbz	x4, 43a1a4 <ferror@plt+0x361c4>
  43a19c:	ldr	x8, [x20]
  43a1a0:	cbnz	x8, 43a764 <ferror@plt+0x36784>
  43a1a4:	ldrb	w19, [x22, #94]
  43a1a8:	tbz	w19, #4, 43a744 <ferror@plt+0x36764>
  43a1ac:	cbz	x23, 43a1c0 <ferror@plt+0x361e0>
  43a1b0:	tbz	x21, #63, 43a1c0 <ferror@plt+0x361e0>
  43a1b4:	mov	x0, x23
  43a1b8:	bl	403510 <strlen@plt>
  43a1bc:	mov	x21, x0
  43a1c0:	cbz	x21, 43a21c <ferror@plt+0x3623c>
  43a1c4:	cbz	x23, 43a784 <ferror@plt+0x367a4>
  43a1c8:	cmp	x21, #0x0
  43a1cc:	b.le	43a7a4 <ferror@plt+0x367c4>
  43a1d0:	tbnz	w19, #0, 43a22c <ferror@plt+0x3624c>
  43a1d4:	ldr	x8, [x22, #80]
  43a1d8:	cbz	x8, 43a1e4 <ferror@plt+0x36204>
  43a1dc:	ldr	x8, [x8, #8]
  43a1e0:	cbnz	x8, 43a928 <ferror@plt+0x36948>
  43a1e4:	ldrb	w8, [x22, #88]
  43a1e8:	cbnz	w8, 43a900 <ferror@plt+0x36920>
  43a1ec:	ldr	x8, [x22, #8]
  43a1f0:	sub	x3, x29, #0x8
  43a1f4:	mov	x0, x22
  43a1f8:	mov	x1, x23
  43a1fc:	ldr	x8, [x8, #8]
  43a200:	mov	x2, x21
  43a204:	mov	x4, x20
  43a208:	blr	x8
  43a20c:	cbz	x24, 43a6c8 <ferror@plt+0x366e8>
  43a210:	ldur	x8, [x29, #-8]
  43a214:	str	x8, [x24]
  43a218:	b	43a6c8 <ferror@plt+0x366e8>
  43a21c:	cbz	x24, 43a224 <ferror@plt+0x36244>
  43a220:	str	xzr, [x24]
  43a224:	mov	w0, #0x1                   	// #1
  43a228:	b	43a6c8 <ferror@plt+0x366e8>
  43a22c:	tbz	w19, #5, 43a294 <ferror@plt+0x362b4>
  43a230:	ldr	x8, [x22, #64]
  43a234:	cbz	x8, 43a240 <ferror@plt+0x36260>
  43a238:	ldr	x8, [x8, #8]
  43a23c:	cbnz	x8, 43a250 <ferror@plt+0x36270>
  43a240:	ldr	x8, [x22, #72]
  43a244:	cbz	x8, 43a294 <ferror@plt+0x362b4>
  43a248:	ldr	x8, [x8, #8]
  43a24c:	cbz	x8, 43a294 <ferror@plt+0x362b4>
  43a250:	tbz	w19, #1, 43a278 <ferror@plt+0x36298>
  43a254:	ldr	x8, [x22, #72]
  43a258:	cbz	x8, 43a278 <ferror@plt+0x36298>
  43a25c:	ldr	x8, [x8, #8]
  43a260:	cbz	x8, 43a278 <ferror@plt+0x36298>
  43a264:	adrp	x0, 47c000 <ferror@plt+0x78020>
  43a268:	add	x0, x0, #0xf8a
  43a26c:	bl	437eb0 <ferror@plt+0x33ed0>
  43a270:	mov	w0, wzr
  43a274:	b	43a6c8 <ferror@plt+0x366e8>
  43a278:	mov	x0, x22
  43a27c:	mov	x1, xzr
  43a280:	mov	w2, wzr
  43a284:	mov	x3, x20
  43a288:	bl	438674 <ferror@plt+0x34694>
  43a28c:	cmp	w0, #0x1
  43a290:	b.ne	43a5fc <ferror@plt+0x3661c>  // b.any
  43a294:	ldr	x8, [x22, #80]
  43a298:	str	x24, [sp]
  43a29c:	cbnz	x8, 43a2b0 <ferror@plt+0x362d0>
  43a2a0:	ldr	x0, [x22, #56]
  43a2a4:	bl	421d98 <ferror@plt+0x1ddb8>
  43a2a8:	mov	x8, x0
  43a2ac:	str	x0, [x22, #80]
  43a2b0:	mov	x24, xzr
  43a2b4:	add	x19, x22, #0x58
  43a2b8:	mov	w25, #0xa                   	// #10
  43a2bc:	str	x19, [sp, #8]
  43a2c0:	ldr	x10, [x22, #56]
  43a2c4:	ldr	x9, [x8, #8]
  43a2c8:	sub	x11, x10, #0xa
  43a2cc:	cmp	x9, x11
  43a2d0:	b.cc	43a340 <ferror@plt+0x36360>  // b.lo, b.ul, b.last
  43a2d4:	mov	x26, xzr
  43a2d8:	ldr	x10, [x22, #8]
  43a2dc:	ldr	x8, [x8]
  43a2e0:	sub	x2, x9, x26
  43a2e4:	sub	x3, x29, #0x10
  43a2e8:	ldr	x10, [x10, #8]
  43a2ec:	add	x1, x8, x26
  43a2f0:	mov	x0, x22
  43a2f4:	mov	x4, x20
  43a2f8:	blr	x10
  43a2fc:	ldur	x9, [x29, #-16]
  43a300:	ldr	x8, [x22, #80]
  43a304:	cmp	w0, #0x1
  43a308:	add	x26, x9, x26
  43a30c:	b.ne	43a5cc <ferror@plt+0x365ec>  // b.any
  43a310:	ldr	x9, [x8, #8]
  43a314:	cmp	x9, #0xa
  43a318:	csel	x10, x9, x25, cc  // cc = lo, ul, last
  43a31c:	cmp	x26, x10
  43a320:	b.cc	43a2d8 <ferror@plt+0x362f8>  // b.lo, b.ul, b.last
  43a324:	mov	x0, x8
  43a328:	mov	x1, xzr
  43a32c:	mov	x2, x26
  43a330:	bl	423088 <ferror@plt+0x1f0a8>
  43a334:	ldr	x8, [x22, #80]
  43a338:	ldr	x10, [x22, #56]
  43a33c:	ldr	x9, [x8, #8]
  43a340:	ldr	x11, [x8, #16]
  43a344:	sub	x11, x11, #0x1
  43a348:	cmp	x10, x11
  43a34c:	csel	x10, x10, x11, hi  // hi = pmore
  43a350:	sub	x28, x10, x9
  43a354:	cmp	x28, #0x9
  43a358:	stur	x28, [x29, #-8]
  43a35c:	b.ls	43a838 <ferror@plt+0x36858>  // b.plast
  43a360:	ldr	x9, [x22, #16]
  43a364:	cbz	x9, 43a3b8 <ferror@plt+0x363d8>
  43a368:	ldrb	w8, [x19]
  43a36c:	cbz	w8, 43a3dc <ferror@plt+0x363fc>
  43a370:	cbnz	x24, 43a860 <ferror@plt+0x36880>
  43a374:	mov	x0, x19
  43a378:	stur	x19, [x29, #-16]
  43a37c:	bl	403510 <strlen@plt>
  43a380:	cbz	x0, 43a888 <ferror@plt+0x368a8>
  43a384:	add	x8, x0, x21
  43a388:	cmp	x8, #0x6
  43a38c:	mov	w10, #0x6                   	// #6
  43a390:	mov	x26, x0
  43a394:	add	x9, x22, x0
  43a398:	csel	x19, x8, x10, cc  // cc = lo, ul, last
  43a39c:	add	x0, x9, #0x58
  43a3a0:	sub	x2, x19, x26
  43a3a4:	mov	x1, x23
  43a3a8:	bl	4034a0 <memcpy@plt>
  43a3ac:	ldrb	w8, [x22, #94]
  43a3b0:	tbnz	w8, #1, 43a408 <ferror@plt+0x36428>
  43a3b4:	b	43a47c <ferror@plt+0x3649c>
  43a3b8:	sub	x9, x21, x24
  43a3bc:	cmp	x28, x9
  43a3c0:	csel	x27, x28, x9, cc  // cc = lo, ul, last
  43a3c4:	mov	x0, x8
  43a3c8:	mov	x1, x23
  43a3cc:	mov	x2, x27
  43a3d0:	bl	421f20 <ferror@plt+0x1df40>
  43a3d4:	add	x23, x23, x27
  43a3d8:	b	43a5b8 <ferror@plt+0x365d8>
  43a3dc:	mov	x26, xzr
  43a3e0:	sub	x19, x21, x24
  43a3e4:	stur	x23, [x29, #-16]
  43a3e8:	ldrb	w8, [x22, #94]
  43a3ec:	tbnz	w8, #1, 43a408 <ferror@plt+0x36428>
  43a3f0:	b	43a47c <ferror@plt+0x3649c>
  43a3f4:	ldur	x8, [x29, #-8]
  43a3f8:	add	x28, x8, #0xa
  43a3fc:	stur	x28, [x29, #-8]
  43a400:	ldrb	w8, [x22, #94]
  43a404:	tbz	w8, #1, 43a47c <ferror@plt+0x3649c>
  43a408:	str	x19, [sp, #24]
  43a40c:	ldr	x0, [x22, #80]
  43a410:	ldr	x8, [x0, #8]
  43a414:	add	x1, x28, x8
  43a418:	bl	422300 <ferror@plt+0x1e320>
  43a41c:	ldr	x8, [x22, #80]
  43a420:	ldur	x10, [x29, #-8]
  43a424:	sub	x1, x29, #0x10
  43a428:	add	x2, sp, #0x18
  43a42c:	ldp	x9, x8, [x8]
  43a430:	add	x3, sp, #0x10
  43a434:	sub	x4, x29, #0x8
  43a438:	add	x8, x9, x8
  43a43c:	sub	x8, x8, x10
  43a440:	str	x8, [sp, #16]
  43a444:	ldr	x0, [x22, #32]
  43a448:	bl	435ca8 <ferror@plt+0x31cc8>
  43a44c:	mov	x28, x0
  43a450:	bl	403ee0 <__errno_location@plt>
  43a454:	ldr	x8, [x22, #80]
  43a458:	ldur	x10, [x29, #-8]
  43a45c:	ldr	w27, [x0]
  43a460:	ldr	x9, [x8, #8]
  43a464:	mov	x0, x8
  43a468:	sub	x1, x9, x10
  43a46c:	bl	42222c <ferror@plt+0x1e24c>
  43a470:	cmn	x28, #0x1
  43a474:	b.eq	43a544 <ferror@plt+0x36564>  // b.none
  43a478:	b	43a55c <ferror@plt+0x3657c>
  43a47c:	ldur	x0, [x29, #-16]
  43a480:	cmp	x19, x28
  43a484:	csel	x25, x19, x28, cc  // cc = lo, ul, last
  43a488:	add	x2, sp, #0x10
  43a48c:	mov	x1, x25
  43a490:	bl	42bf54 <ferror@plt+0x27f74>
  43a494:	cbz	w0, 43a4ac <ferror@plt+0x364cc>
  43a498:	mov	x28, xzr
  43a49c:	mov	w27, wzr
  43a4a0:	sub	x25, x19, x25
  43a4a4:	str	x25, [sp, #24]
  43a4a8:	b	43a514 <ferror@plt+0x36534>
  43a4ac:	ldur	x8, [x29, #-16]
  43a4b0:	ldr	x0, [sp, #16]
  43a4b4:	add	x9, x8, x25
  43a4b8:	add	x8, x8, x19
  43a4bc:	sub	x27, x9, x0
  43a4c0:	sub	x25, x8, x0
  43a4c4:	mov	x1, x27
  43a4c8:	str	x25, [sp, #24]
  43a4cc:	bl	42ae2c <ferror@plt+0x26e4c>
  43a4d0:	cmn	w0, #0x1
  43a4d4:	b.eq	43a4fc <ferror@plt+0x3651c>  // b.none
  43a4d8:	cmn	w0, #0x2
  43a4dc:	b.ne	43a7c4 <ferror@plt+0x367e4>  // b.any
  43a4e0:	cmp	x27, #0x6
  43a4e4:	b.cs	43a8b0 <ferror@plt+0x368d0>  // b.hs, b.nlast
  43a4e8:	cmp	x19, x28
  43a4ec:	mov	w8, #0x16                  	// #22
  43a4f0:	csetm	x28, ls  // ls = plast
  43a4f4:	csel	w27, wzr, w8, hi  // hi = pmore
  43a4f8:	b	43a514 <ferror@plt+0x36534>
  43a4fc:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43a500:	add	x0, x0, #0x18
  43a504:	bl	437eb0 <ferror@plt+0x33ed0>
  43a508:	ldr	x25, [sp, #24]
  43a50c:	mov	w27, #0x54                  	// #84
  43a510:	mov	x28, #0xffffffffffffffff    	// #-1
  43a514:	ldr	x0, [x22, #80]
  43a518:	ldur	x1, [x29, #-16]
  43a51c:	sub	x2, x19, x25
  43a520:	bl	421f20 <ferror@plt+0x1df40>
  43a524:	ldr	x8, [sp, #24]
  43a528:	ldur	x9, [x29, #-16]
  43a52c:	mov	w25, #0xa                   	// #10
  43a530:	sub	x8, x19, x8
  43a534:	add	x8, x9, x8
  43a538:	stur	x8, [x29, #-16]
  43a53c:	cmn	x28, #0x1
  43a540:	b.ne	43a55c <ferror@plt+0x3657c>  // b.any
  43a544:	cmp	w27, #0x7
  43a548:	b.ne	43a580 <ferror@plt+0x365a0>  // b.any
  43a54c:	ldr	x8, [sp, #24]
  43a550:	cmp	x19, x8
  43a554:	b.eq	43a3f4 <ferror@plt+0x36414>  // b.none
  43a558:	b	43a560 <ferror@plt+0x36580>
  43a55c:	ldr	x8, [sp, #24]
  43a560:	sub	x8, x19, x8
  43a564:	ldr	x19, [sp, #8]
  43a568:	subs	x27, x8, x26
  43a56c:	b.cc	43a8d8 <ferror@plt+0x368f8>  // b.lo, b.ul, b.last
  43a570:	cbz	x26, 43a5b4 <ferror@plt+0x365d4>
  43a574:	add	x23, x23, x27
  43a578:	strb	wzr, [x19]
  43a57c:	b	43a5b8 <ferror@plt+0x365d8>
  43a580:	cmp	w27, #0x54
  43a584:	b.eq	43a66c <ferror@plt+0x3668c>  // b.none
  43a588:	cmp	w27, #0x16
  43a58c:	b.ne	43a608 <ferror@plt+0x36628>  // b.any
  43a590:	ldr	x27, [sp, #24]
  43a594:	cmp	x27, #0x6
  43a598:	b.cs	43a7e8 <ferror@plt+0x36808>  // b.hs, b.nlast
  43a59c:	cbz	x26, 43a6e8 <ferror@plt+0x36708>
  43a5a0:	subs	x8, x19, x27
  43a5a4:	b.eq	43a700 <ferror@plt+0x36720>  // b.none
  43a5a8:	cmp	x8, x26
  43a5ac:	b.cs	43a564 <ferror@plt+0x36584>  // b.hs, b.nlast
  43a5b0:	b	43a810 <ferror@plt+0x36830>
  43a5b4:	ldur	x23, [x29, #-16]
  43a5b8:	add	x24, x27, x24
  43a5bc:	cmp	x21, x24
  43a5c0:	b.le	43a714 <ferror@plt+0x36734>
  43a5c4:	ldr	x8, [x22, #80]
  43a5c8:	b	43a2c0 <ferror@plt+0x362e0>
  43a5cc:	mov	w27, w0
  43a5d0:	mov	x0, x8
  43a5d4:	mov	x1, xzr
  43a5d8:	mov	x2, x26
  43a5dc:	bl	423088 <ferror@plt+0x1f0a8>
  43a5e0:	ldr	x8, [sp]
  43a5e4:	cmp	w27, #0x3
  43a5e8:	ccmp	x24, #0x0, #0x4, eq  // eq = none
  43a5ec:	csinc	w0, w27, wzr, le
  43a5f0:	cbz	x8, 43a6c8 <ferror@plt+0x366e8>
  43a5f4:	str	x24, [x8]
  43a5f8:	b	43a6c8 <ferror@plt+0x366e8>
  43a5fc:	cbz	x24, 43a6c8 <ferror@plt+0x366e8>
  43a600:	str	xzr, [x24]
  43a604:	b	43a6c8 <ferror@plt+0x366e8>
  43a608:	bl	435b48 <ferror@plt+0x31b68>
  43a60c:	mov	w21, w0
  43a610:	mov	w0, w27
  43a614:	bl	42003c <ferror@plt+0x1c05c>
  43a618:	adrp	x3, 47b000 <ferror@plt+0x77020>
  43a61c:	mov	x4, x0
  43a620:	add	x3, x3, #0xca2
  43a624:	mov	w2, #0x2                   	// #2
  43a628:	mov	x0, x20
  43a62c:	mov	w1, w21
  43a630:	bl	40939c <ferror@plt+0x53bc>
  43a634:	ldr	x11, [sp]
  43a638:	cbz	x11, 43a65c <ferror@plt+0x3667c>
  43a63c:	ldr	x8, [sp, #24]
  43a640:	sub	x9, x19, x26
  43a644:	add	x10, x8, x26
  43a648:	sub	x8, x9, x8
  43a64c:	cmp	x19, x10
  43a650:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  43a654:	add	x8, x8, x24
  43a658:	str	x8, [x11]
  43a65c:	ldr	x8, [sp, #8]
  43a660:	mov	w0, wzr
  43a664:	strb	wzr, [x8]
  43a668:	b	43a6c8 <ferror@plt+0x366e8>
  43a66c:	bl	435b48 <ferror@plt+0x31b68>
  43a670:	adrp	x3, 45b000 <ferror@plt+0x57020>
  43a674:	mov	w1, w0
  43a678:	add	x3, x3, #0xf71
  43a67c:	mov	w2, #0x1                   	// #1
  43a680:	mov	x0, x20
  43a684:	bl	40954c <ferror@plt+0x556c>
  43a688:	ldr	x8, [sp, #24]
  43a68c:	cbz	x26, 43a6a8 <ferror@plt+0x366c8>
  43a690:	cmp	x19, x8
  43a694:	b.ne	43a6a8 <ferror@plt+0x366c8>  // b.any
  43a698:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43a69c:	add	x0, x0, #0xae
  43a6a0:	bl	437eb0 <ferror@plt+0x33ed0>
  43a6a4:	b	43a6b4 <ferror@plt+0x366d4>
  43a6a8:	add	x9, x19, x24
  43a6ac:	sub	x9, x9, x26
  43a6b0:	sub	x24, x9, x8
  43a6b4:	ldp	x8, x9, [sp]
  43a6b8:	cbz	x8, 43a6c0 <ferror@plt+0x366e0>
  43a6bc:	str	x24, [x8]
  43a6c0:	mov	w0, wzr
  43a6c4:	strb	wzr, [x9]
  43a6c8:	ldp	x20, x19, [sp, #128]
  43a6cc:	ldp	x22, x21, [sp, #112]
  43a6d0:	ldp	x24, x23, [sp, #96]
  43a6d4:	ldp	x26, x25, [sp, #80]
  43a6d8:	ldp	x28, x27, [sp, #64]
  43a6dc:	ldp	x29, x30, [sp, #48]
  43a6e0:	add	sp, sp, #0x90
  43a6e4:	ret
  43a6e8:	ldur	x1, [x29, #-16]
  43a6ec:	ldr	x0, [sp, #8]
  43a6f0:	mov	x2, x27
  43a6f4:	bl	4034a0 <memcpy@plt>
  43a6f8:	add	x8, x22, x27
  43a6fc:	b	43a710 <ferror@plt+0x36730>
  43a700:	sub	x8, x19, x26
  43a704:	cmp	x21, x8
  43a708:	b.ne	43a950 <ferror@plt+0x36970>  // b.any
  43a70c:	add	x8, x22, x19
  43a710:	strb	wzr, [x8, #88]
  43a714:	ldr	x8, [sp]
  43a718:	cbz	x8, 43a224 <ferror@plt+0x36244>
  43a71c:	str	x21, [x8]
  43a720:	b	43a224 <ferror@plt+0x36244>
  43a724:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a728:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a72c:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43a730:	add	x0, x0, #0x2f
  43a734:	add	x1, x1, #0xed9
  43a738:	add	x2, x2, #0x26f
  43a73c:	bl	415310 <ferror@plt+0x11330>
  43a740:	b	43a270 <ferror@plt+0x36290>
  43a744:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a748:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a74c:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43a750:	add	x0, x0, #0x2f
  43a754:	add	x1, x1, #0xed9
  43a758:	add	x2, x2, #0xf35
  43a75c:	bl	415310 <ferror@plt+0x11330>
  43a760:	b	43a270 <ferror@plt+0x36290>
  43a764:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a768:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a76c:	adrp	x2, 47a000 <ferror@plt+0x76020>
  43a770:	add	x0, x0, #0x2f
  43a774:	add	x1, x1, #0xed9
  43a778:	add	x2, x2, #0x93a
  43a77c:	bl	415310 <ferror@plt+0x11330>
  43a780:	b	43a270 <ferror@plt+0x36290>
  43a784:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a788:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a78c:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43a790:	add	x0, x0, #0x2f
  43a794:	add	x1, x1, #0xed9
  43a798:	add	x2, x2, #0x2fa
  43a79c:	bl	415310 <ferror@plt+0x11330>
  43a7a0:	b	43a270 <ferror@plt+0x36290>
  43a7a4:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a7a8:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a7ac:	adrp	x2, 43f000 <ferror@plt+0x3b020>
  43a7b0:	add	x0, x0, #0x2f
  43a7b4:	add	x1, x1, #0xed9
  43a7b8:	add	x2, x2, #0xa28
  43a7bc:	bl	415310 <ferror@plt+0x11330>
  43a7c0:	b	43a270 <ferror@plt+0x36290>
  43a7c4:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a7c8:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a7cc:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a7d0:	add	x0, x0, #0x2f
  43a7d4:	add	x1, x1, #0x82b
  43a7d8:	add	x3, x3, #0xf4b
  43a7dc:	mov	w2, #0x952                 	// #2386
  43a7e0:	mov	x4, xzr
  43a7e4:	bl	426194 <ferror@plt+0x221b4>
  43a7e8:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a7ec:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a7f0:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a7f4:	adrp	x4, 47d000 <ferror@plt+0x79020>
  43a7f8:	add	x0, x0, #0x2f
  43a7fc:	add	x1, x1, #0x82b
  43a800:	add	x3, x3, #0xf4b
  43a804:	add	x4, x4, #0x4c
  43a808:	mov	w2, #0x977                 	// #2423
  43a80c:	bl	426194 <ferror@plt+0x221b4>
  43a810:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a814:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a818:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a81c:	adrp	x4, 47d000 <ferror@plt+0x79020>
  43a820:	add	x0, x0, #0x2f
  43a824:	add	x1, x1, #0x82b
  43a828:	add	x3, x3, #0xf4b
  43a82c:	add	x4, x4, #0x82
  43a830:	mov	w2, #0x996                 	// #2454
  43a834:	bl	426194 <ferror@plt+0x221b4>
  43a838:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a83c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a840:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a844:	adrp	x4, 47c000 <ferror@plt+0x78020>
  43a848:	add	x0, x0, #0x2f
  43a84c:	add	x1, x1, #0x82b
  43a850:	add	x3, x3, #0xf4b
  43a854:	add	x4, x4, #0xfc1
  43a858:	mov	w2, #0x906                 	// #2310
  43a85c:	bl	426194 <ferror@plt+0x221b4>
  43a860:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a864:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a868:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a86c:	adrp	x4, 47c000 <ferror@plt+0x78020>
  43a870:	add	x0, x0, #0x2f
  43a874:	add	x1, x1, #0x82b
  43a878:	add	x3, x3, #0xf4b
  43a87c:	add	x4, x4, #0xfdf
  43a880:	mov	w2, #0x919                 	// #2329
  43a884:	bl	426194 <ferror@plt+0x221b4>
  43a888:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a88c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a890:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a894:	adrp	x4, 47c000 <ferror@plt+0x78020>
  43a898:	add	x0, x0, #0x2f
  43a89c:	add	x1, x1, #0x82b
  43a8a0:	add	x3, x3, #0xf4b
  43a8a4:	add	x4, x4, #0xff0
  43a8a8:	mov	w2, #0x91d                 	// #2333
  43a8ac:	bl	426194 <ferror@plt+0x221b4>
  43a8b0:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a8b4:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a8b8:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a8bc:	adrp	x4, 47d000 <ferror@plt+0x79020>
  43a8c0:	add	x0, x0, #0x2f
  43a8c4:	add	x1, x1, #0x82b
  43a8c8:	add	x3, x3, #0xf4b
  43a8cc:	add	x4, x4, #0x5
  43a8d0:	mov	w2, #0x93f                 	// #2367
  43a8d4:	bl	426194 <ferror@plt+0x221b4>
  43a8d8:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a8dc:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a8e0:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a8e4:	adrp	x4, 47d000 <ferror@plt+0x79020>
  43a8e8:	add	x0, x0, #0x2f
  43a8ec:	add	x1, x1, #0x82b
  43a8f0:	add	x3, x3, #0xf4b
  43a8f4:	add	x4, x4, #0x82
  43a8f8:	mov	w2, #0x9be                 	// #2494
  43a8fc:	bl	426194 <ferror@plt+0x221b4>
  43a900:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a904:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a908:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a90c:	adrp	x4, 47c000 <ferror@plt+0x78020>
  43a910:	add	x0, x0, #0x2f
  43a914:	add	x1, x1, #0x82b
  43a918:	add	x3, x3, #0xf4b
  43a91c:	add	x4, x4, #0xf64
  43a920:	mov	w2, #0x8bc                 	// #2236
  43a924:	bl	426194 <ferror@plt+0x221b4>
  43a928:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a92c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a930:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a934:	adrp	x4, 47c000 <ferror@plt+0x78020>
  43a938:	add	x0, x0, #0x2f
  43a93c:	add	x1, x1, #0x82b
  43a940:	add	x3, x3, #0xf4b
  43a944:	add	x4, x4, #0x9c3
  43a948:	mov	w2, #0x8bb                 	// #2235
  43a94c:	bl	426194 <ferror@plt+0x221b4>
  43a950:	adrp	x0, 445000 <ferror@plt+0x41020>
  43a954:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43a958:	adrp	x3, 47c000 <ferror@plt+0x78020>
  43a95c:	adrp	x4, 47d000 <ferror@plt+0x79020>
  43a960:	add	x0, x0, #0x2f
  43a964:	add	x1, x1, #0x82b
  43a968:	add	x3, x3, #0xf4b
  43a96c:	add	x4, x4, #0x59
  43a970:	mov	w2, #0x98c                 	// #2444
  43a974:	bl	426194 <ferror@plt+0x221b4>
  43a978:	sub	sp, sp, #0x40
  43a97c:	stp	x29, x30, [sp, #16]
  43a980:	str	x21, [sp, #32]
  43a984:	stp	x20, x19, [sp, #48]
  43a988:	add	x29, sp, #0x10
  43a98c:	cbz	x0, 43aa20 <ferror@plt+0x36a40>
  43a990:	ldr	x9, [x0, #16]
  43a994:	mov	x20, x0
  43a998:	cbz	x9, 43aa2c <ferror@plt+0x36a4c>
  43a99c:	mov	x19, x2
  43a9a0:	mov	w8, w1
  43a9a4:	cbz	x2, 43a9b0 <ferror@plt+0x369d0>
  43a9a8:	ldr	x9, [x19]
  43a9ac:	cbnz	x9, 43aa44 <ferror@plt+0x36a64>
  43a9b0:	ldrb	w9, [x20, #94]
  43a9b4:	tbz	w9, #4, 43aa38 <ferror@plt+0x36a58>
  43a9b8:	add	x1, x29, #0x18
  43a9bc:	mov	w0, w8
  43a9c0:	bl	42abe4 <ferror@plt+0x26c04>
  43a9c4:	ldrb	w8, [x20, #88]
  43a9c8:	sxtw	x21, w0
  43a9cc:	cbz	w8, 43a9e0 <ferror@plt+0x36a00>
  43a9d0:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43a9d4:	add	x0, x0, #0x141
  43a9d8:	bl	437eb0 <ferror@plt+0x33ed0>
  43a9dc:	strb	wzr, [x20, #88]
  43a9e0:	add	x1, x29, #0x18
  43a9e4:	add	x3, sp, #0x8
  43a9e8:	mov	x0, x20
  43a9ec:	mov	x2, x21
  43a9f0:	mov	x4, x19
  43a9f4:	bl	43a160 <ferror@plt+0x36180>
  43a9f8:	cmp	w0, #0x1
  43a9fc:	b.ne	43aa0c <ferror@plt+0x36a2c>  // b.any
  43aa00:	ldr	x8, [sp, #8]
  43aa04:	cmp	x8, x21
  43aa08:	b.ne	43aa68 <ferror@plt+0x36a88>  // b.any
  43aa0c:	ldp	x20, x19, [sp, #48]
  43aa10:	ldr	x21, [sp, #32]
  43aa14:	ldp	x29, x30, [sp, #16]
  43aa18:	add	sp, sp, #0x40
  43aa1c:	ret
  43aa20:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43aa24:	add	x2, x2, #0x26f
  43aa28:	b	43aa4c <ferror@plt+0x36a6c>
  43aa2c:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43aa30:	add	x2, x2, #0xea5
  43aa34:	b	43aa4c <ferror@plt+0x36a6c>
  43aa38:	adrp	x2, 47c000 <ferror@plt+0x78020>
  43aa3c:	add	x2, x2, #0xf35
  43aa40:	b	43aa4c <ferror@plt+0x36a6c>
  43aa44:	adrp	x2, 47a000 <ferror@plt+0x76020>
  43aa48:	add	x2, x2, #0x93a
  43aa4c:	adrp	x0, 445000 <ferror@plt+0x41020>
  43aa50:	adrp	x1, 47d000 <ferror@plt+0x79020>
  43aa54:	add	x0, x0, #0x2f
  43aa58:	add	x1, x1, #0xf9
  43aa5c:	bl	415310 <ferror@plt+0x11330>
  43aa60:	mov	w0, wzr
  43aa64:	b	43aa0c <ferror@plt+0x36a2c>
  43aa68:	adrp	x0, 445000 <ferror@plt+0x41020>
  43aa6c:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43aa70:	adrp	x3, 47d000 <ferror@plt+0x79020>
  43aa74:	adrp	x4, 47d000 <ferror@plt+0x79020>
  43aa78:	add	x0, x0, #0x2f
  43aa7c:	add	x1, x1, #0x82b
  43aa80:	add	x3, x3, #0x173
  43aa84:	add	x4, x4, #0x18e
  43aa88:	mov	w2, #0x9fc                 	// #2556
  43aa8c:	bl	426194 <ferror@plt+0x221b4>
  43aa90:	stp	x29, x30, [sp, #-32]!
  43aa94:	str	x19, [sp, #16]
  43aa98:	adrp	x19, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  43aa9c:	ldr	w0, [x19]
  43aaa0:	mov	x29, sp
  43aaa4:	cbz	w0, 43aab4 <ferror@plt+0x36ad4>
  43aaa8:	ldr	x19, [sp, #16]
  43aaac:	ldp	x29, x30, [sp], #32
  43aab0:	ret
  43aab4:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43aab8:	add	x0, x0, #0x1c4
  43aabc:	bl	41a6d4 <ferror@plt+0x166f4>
  43aac0:	str	w0, [x19]
  43aac4:	b	43aaa8 <ferror@plt+0x36ac8>
  43aac8:	sub	sp, sp, #0x80
  43aacc:	stp	x29, x30, [sp, #32]
  43aad0:	stp	x28, x27, [sp, #48]
  43aad4:	stp	x26, x25, [sp, #64]
  43aad8:	stp	x24, x23, [sp, #80]
  43aadc:	stp	x22, x21, [sp, #96]
  43aae0:	stp	x20, x19, [sp, #112]
  43aae4:	add	x29, sp, #0x20
  43aae8:	cbz	x0, 43ada8 <ferror@plt+0x36dc8>
  43aaec:	mov	x19, x1
  43aaf0:	adrp	x1, 441000 <ferror@plt+0x3d020>
  43aaf4:	add	x1, x1, #0x4de
  43aaf8:	mov	x20, x0
  43aafc:	str	w2, [sp, #4]
  43ab00:	bl	403990 <strcasecmp@plt>
  43ab04:	cbz	w0, 43adc8 <ferror@plt+0x36de8>
  43ab08:	ldrb	w8, [x20]
  43ab0c:	cbz	w8, 43ad08 <ferror@plt+0x36d28>
  43ab10:	ldr	w8, [sp, #4]
  43ab14:	mov	w27, wzr
  43ab18:	stur	wzr, [x29, #-12]
  43ab1c:	mov	w8, w8
  43ab20:	stur	x8, [x29, #-8]
  43ab24:	b	43ab48 <ferror@plt+0x36b68>
  43ab28:	ldr	w27, [sp, #16]
  43ab2c:	ldr	x25, [sp, #8]
  43ab30:	mov	x8, x25
  43ab34:	ldrb	w9, [x8], #1
  43ab38:	cmp	w9, #0x0
  43ab3c:	csel	x20, x25, x8, eq  // eq = none
  43ab40:	ldrb	w8, [x20]
  43ab44:	cbz	w8, 43ace8 <ferror@plt+0x36d08>
  43ab48:	adrp	x1, 47d000 <ferror@plt+0x79020>
  43ab4c:	mov	x0, x20
  43ab50:	add	x1, x1, #0x4ca
  43ab54:	bl	4038f0 <strpbrk@plt>
  43ab58:	cbz	x0, 43abe0 <ferror@plt+0x36c00>
  43ab5c:	subs	w28, w0, w20
  43ab60:	b.eq	43abf4 <ferror@plt+0x36c14>  // b.none
  43ab64:	adrp	x21, 441000 <ferror@plt+0x3d020>
  43ab68:	mov	x25, x0
  43ab6c:	sub	w23, w20, w0
  43ab70:	mov	w22, #0x61                  	// #97
  43ab74:	add	x21, x21, #0x4eb
  43ab78:	mov	x26, x20
  43ab7c:	and	w8, w22, #0xff
  43ab80:	cmp	w8, #0x5f
  43ab84:	b.ne	43ab90 <ferror@plt+0x36bb0>  // b.any
  43ab88:	mov	w22, #0x2d                  	// #45
  43ab8c:	b	43aba0 <ferror@plt+0x36bc0>
  43ab90:	bl	403750 <__ctype_tolower_loc@plt>
  43ab94:	ldr	x8, [x0]
  43ab98:	and	x9, x22, #0xff
  43ab9c:	ldr	w22, [x8, x9, lsl #2]
  43aba0:	ldrb	w24, [x26]
  43aba4:	cmp	x24, #0x5f
  43aba8:	b.ne	43abb4 <ferror@plt+0x36bd4>  // b.any
  43abac:	mov	w8, #0x2d                  	// #45
  43abb0:	b	43abc0 <ferror@plt+0x36be0>
  43abb4:	bl	403750 <__ctype_tolower_loc@plt>
  43abb8:	ldr	x8, [x0]
  43abbc:	ldr	w8, [x8, x24, lsl #2]
  43abc0:	eor	w8, w8, w22
  43abc4:	tst	w8, #0xff
  43abc8:	b.ne	43ac08 <ferror@plt+0x36c28>  // b.any
  43abcc:	ldrb	w22, [x21], #1
  43abd0:	adds	w23, w23, #0x1
  43abd4:	add	x26, x26, #0x1
  43abd8:	b.cc	43ab7c <ferror@plt+0x36b9c>  // b.lo, b.ul, b.last
  43abdc:	b	43abfc <ferror@plt+0x36c1c>
  43abe0:	mov	x0, x20
  43abe4:	bl	403510 <strlen@plt>
  43abe8:	add	x0, x20, x0
  43abec:	subs	w28, w0, w20
  43abf0:	b.ne	43ab64 <ferror@plt+0x36b84>  // b.any
  43abf4:	mov	x25, x0
  43abf8:	mov	w22, #0x61                  	// #97
  43abfc:	cmp	w22, #0x0
  43ac00:	cset	w8, eq  // eq = none
  43ac04:	b	43ac0c <ferror@plt+0x36c2c>
  43ac08:	mov	w8, wzr
  43ac0c:	cmp	w8, #0x0
  43ac10:	csinc	w9, w27, wzr, eq  // eq = none
  43ac14:	cbnz	w8, 43ace0 <ferror@plt+0x36d00>
  43ac18:	ldr	w8, [sp, #4]
  43ac1c:	cbz	w8, 43ace0 <ferror@plt+0x36d00>
  43ac20:	str	w27, [sp, #16]
  43ac24:	mov	x27, xzr
  43ac28:	sub	w26, w20, w25
  43ac2c:	str	x25, [sp, #8]
  43ac30:	b	43ac48 <ferror@plt+0x36c68>
  43ac34:	cbz	w24, 43acc8 <ferror@plt+0x36ce8>
  43ac38:	ldur	x8, [x29, #-8]
  43ac3c:	add	x27, x27, #0x1
  43ac40:	cmp	x27, x8
  43ac44:	b.eq	43ab28 <ferror@plt+0x36b48>  // b.none
  43ac48:	lsl	x8, x27, #4
  43ac4c:	ldr	x8, [x19, x8]
  43ac50:	ldrb	w24, [x8]
  43ac54:	cbz	w28, 43ac34 <ferror@plt+0x36c54>
  43ac58:	add	x21, x8, #0x1
  43ac5c:	mov	w23, w26
  43ac60:	mov	x22, x20
  43ac64:	and	w8, w24, #0xff
  43ac68:	cmp	w8, #0x5f
  43ac6c:	b.ne	43ac78 <ferror@plt+0x36c98>  // b.any
  43ac70:	mov	w24, #0x2d                  	// #45
  43ac74:	b	43ac88 <ferror@plt+0x36ca8>
  43ac78:	bl	403750 <__ctype_tolower_loc@plt>
  43ac7c:	ldr	x8, [x0]
  43ac80:	and	x9, x24, #0xff
  43ac84:	ldr	w24, [x8, x9, lsl #2]
  43ac88:	ldrb	w25, [x22]
  43ac8c:	cmp	x25, #0x5f
  43ac90:	b.ne	43ac9c <ferror@plt+0x36cbc>  // b.any
  43ac94:	mov	w8, #0x2d                  	// #45
  43ac98:	b	43aca8 <ferror@plt+0x36cc8>
  43ac9c:	bl	403750 <__ctype_tolower_loc@plt>
  43aca0:	ldr	x8, [x0]
  43aca4:	ldr	w8, [x8, x25, lsl #2]
  43aca8:	eor	w8, w8, w24
  43acac:	tst	w8, #0xff
  43acb0:	b.ne	43ac38 <ferror@plt+0x36c58>  // b.any
  43acb4:	ldrb	w24, [x21], #1
  43acb8:	adds	w23, w23, #0x1
  43acbc:	add	x22, x22, #0x1
  43acc0:	b.cc	43ac64 <ferror@plt+0x36c84>  // b.lo, b.ul, b.last
  43acc4:	b	43ac34 <ferror@plt+0x36c54>
  43acc8:	add	x8, x19, x27, lsl #4
  43accc:	ldr	w8, [x8, #8]
  43acd0:	ldur	w9, [x29, #-12]
  43acd4:	orr	w9, w8, w9
  43acd8:	stur	w9, [x29, #-12]
  43acdc:	b	43ac38 <ferror@plt+0x36c58>
  43ace0:	mov	w27, w9
  43ace4:	b	43ab30 <ferror@plt+0x36b50>
  43ace8:	cbz	w27, 43ad10 <ferror@plt+0x36d30>
  43acec:	ldr	w8, [sp, #4]
  43acf0:	cbz	w8, 43ad18 <ferror@plt+0x36d38>
  43acf4:	cmp	w8, #0x9
  43acf8:	b.cs	43ad20 <ferror@plt+0x36d40>  // b.hs, b.nlast
  43acfc:	mov	x8, xzr
  43ad00:	mov	w9, wzr
  43ad04:	b	43ad80 <ferror@plt+0x36da0>
  43ad08:	mov	w0, wzr
  43ad0c:	b	43ada8 <ferror@plt+0x36dc8>
  43ad10:	ldur	w0, [x29, #-12]
  43ad14:	b	43ada8 <ferror@plt+0x36dc8>
  43ad18:	mov	w9, wzr
  43ad1c:	b	43ada0 <ferror@plt+0x36dc0>
  43ad20:	ldur	x11, [x29, #-8]
  43ad24:	mov	w10, #0x8                   	// #8
  43ad28:	add	x9, x19, #0x48
  43ad2c:	movi	v0.2d, #0x0
  43ad30:	and	x8, x11, #0x7
  43ad34:	tst	x11, #0x7
  43ad38:	csel	x8, x10, x8, eq  // eq = none
  43ad3c:	sub	x8, x11, x8
  43ad40:	mov	x10, x8
  43ad44:	movi	v1.2d, #0x0
  43ad48:	sub	x11, x9, #0x40
  43ad4c:	ld4	{v2.4s-v5.4s}, [x9]
  43ad50:	ld4	{v16.4s-v19.4s}, [x11]
  43ad54:	subs	x10, x10, #0x8
  43ad58:	add	x9, x9, #0x80
  43ad5c:	orr	v1.16b, v2.16b, v1.16b
  43ad60:	orr	v0.16b, v16.16b, v0.16b
  43ad64:	b.ne	43ad48 <ferror@plt+0x36d68>  // b.any
  43ad68:	orr	v0.16b, v1.16b, v0.16b
  43ad6c:	ext	v1.16b, v0.16b, v0.16b, #8
  43ad70:	orr	v0.16b, v0.16b, v1.16b
  43ad74:	dup	v1.4s, v0.s[1]
  43ad78:	orr	v0.16b, v0.16b, v1.16b
  43ad7c:	fmov	w9, s0
  43ad80:	ldur	x11, [x29, #-8]
  43ad84:	add	x10, x19, x8, lsl #4
  43ad88:	add	x10, x10, #0x8
  43ad8c:	sub	x8, x11, x8
  43ad90:	ldr	w11, [x10], #16
  43ad94:	subs	x8, x8, #0x1
  43ad98:	orr	w9, w11, w9
  43ad9c:	b.ne	43ad90 <ferror@plt+0x36db0>  // b.any
  43ada0:	ldur	w0, [x29, #-12]
  43ada4:	bic	w0, w9, w0
  43ada8:	ldp	x20, x19, [sp, #112]
  43adac:	ldp	x22, x21, [sp, #96]
  43adb0:	ldp	x24, x23, [sp, #80]
  43adb4:	ldp	x26, x25, [sp, #64]
  43adb8:	ldp	x28, x27, [sp, #48]
  43adbc:	ldp	x29, x30, [sp, #32]
  43adc0:	add	sp, sp, #0x80
  43adc4:	ret
  43adc8:	adrp	x21, 48e000 <ferror@plt+0x8a020>
  43adcc:	ldr	x3, [x21, #2296]
  43add0:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43add4:	add	x0, x0, #0x4a7
  43add8:	mov	w1, #0x17                  	// #23
  43addc:	mov	w2, #0x1                   	// #1
  43ade0:	bl	403ce0 <fwrite@plt>
  43ade4:	ldr	x3, [x21, #2296]
  43ade8:	ldr	w8, [sp, #4]
  43adec:	cbz	w8, 43ae18 <ferror@plt+0x36e38>
  43adf0:	adrp	x20, 444000 <ferror@plt+0x40020>
  43adf4:	mov	w22, w8
  43adf8:	add	x20, x20, #0xf94
  43adfc:	ldr	x2, [x19], #16
  43ae00:	mov	x0, x3
  43ae04:	mov	x1, x20
  43ae08:	bl	403fa0 <fprintf@plt>
  43ae0c:	ldr	x3, [x21, #2296]
  43ae10:	subs	x22, x22, #0x1
  43ae14:	b.ne	43adfc <ferror@plt+0x36e1c>  // b.any
  43ae18:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43ae1c:	add	x0, x0, #0x4bf
  43ae20:	mov	w1, #0xa                   	// #10
  43ae24:	mov	w2, #0x1                   	// #1
  43ae28:	bl	403ce0 <fwrite@plt>
  43ae2c:	mov	w0, wzr
  43ae30:	b	43ada8 <ferror@plt+0x36dc8>
  43ae34:	sub	sp, sp, #0x80
  43ae38:	adrp	x8, 47d000 <ferror@plt+0x79020>
  43ae3c:	add	x8, x8, #0x520
  43ae40:	stp	x20, x19, [sp, #112]
  43ae44:	adrp	x20, 48e000 <ferror@plt+0x8a020>
  43ae48:	ldp	q0, q1, [x8, #32]
  43ae4c:	ldp	q2, q3, [x8, #64]
  43ae50:	ldp	q4, q5, [x8]
  43ae54:	ldr	w19, [x20, #2288]
  43ae58:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43ae5c:	add	x0, x0, #0x4e6
  43ae60:	stp	x29, x30, [sp, #96]
  43ae64:	add	x29, sp, #0x60
  43ae68:	stp	q0, q1, [sp, #32]
  43ae6c:	stp	q2, q3, [sp, #64]
  43ae70:	stp	q4, q5, [sp]
  43ae74:	bl	403ef0 <getenv@plt>
  43ae78:	cbz	x0, 43ae8c <ferror@plt+0x36eac>
  43ae7c:	mov	x1, sp
  43ae80:	mov	w2, #0x6                   	// #6
  43ae84:	bl	43aac8 <ferror@plt+0x36ae8>
  43ae88:	mov	w19, w0
  43ae8c:	adrp	x8, 47d000 <ferror@plt+0x79020>
  43ae90:	movi	v0.2d, #0x0
  43ae94:	add	x8, x8, #0x4fa
  43ae98:	stp	q0, q0, [sp]
  43ae9c:	str	x8, [sp]
  43aea0:	adrp	x8, 444000 <ferror@plt+0x40020>
  43aea4:	mov	w9, #0x1                   	// #1
  43aea8:	add	x8, x8, #0x88c
  43aeac:	str	w9, [sp, #8]
  43aeb0:	mov	w9, #0x18                  	// #24
  43aeb4:	str	x8, [sp, #16]
  43aeb8:	adrp	x8, 47d000 <ferror@plt+0x79020>
  43aebc:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43aec0:	add	x8, x8, #0x506
  43aec4:	str	w9, [sp, #24]
  43aec8:	mov	w9, #0x8                   	// #8
  43aecc:	add	x0, x0, #0x516
  43aed0:	str	w19, [x20, #2288]
  43aed4:	str	q0, [sp, #32]
  43aed8:	str	x8, [sp, #32]
  43aedc:	str	w9, [sp, #40]
  43aee0:	bl	403ef0 <getenv@plt>
  43aee4:	cbz	x0, 43aef4 <ferror@plt+0x36f14>
  43aee8:	mov	x1, sp
  43aeec:	mov	w2, #0x3                   	// #3
  43aef0:	bl	43aac8 <ferror@plt+0x36ae8>
  43aef4:	adrp	x8, 48e000 <ferror@plt+0x8a020>
  43aef8:	ldr	w9, [x8, #2292]
  43aefc:	ldp	x20, x19, [sp, #112]
  43af00:	ldp	x29, x30, [sp, #96]
  43af04:	and	w10, w0, #0xfffffffc
  43af08:	and	w11, w0, #0x1
  43af0c:	adrp	x12, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  43af10:	orr	w9, w9, w10
  43af14:	str	w9, [x8, #2292]
  43af18:	str	w11, [x12, #4]
  43af1c:	add	sp, sp, #0x80
  43af20:	ret
  43af24:	sxtw	x1, w1
  43af28:	b	43af2c <ferror@plt+0x36f4c>
  43af2c:	stp	x29, x30, [sp, #-96]!
  43af30:	stp	x28, x27, [sp, #16]
  43af34:	stp	x26, x25, [sp, #32]
  43af38:	stp	x24, x23, [sp, #48]
  43af3c:	stp	x22, x21, [sp, #64]
  43af40:	stp	x20, x19, [sp, #80]
  43af44:	mov	x29, sp
  43af48:	sub	sp, sp, #0x40
  43af4c:	mul	x8, x2, x1
  43af50:	add	x9, x2, x1, lsl #4
  43af54:	cmp	x2, #0x20
  43af58:	csel	x8, x9, x8, hi  // hi = pmore
  43af5c:	mov	x23, x4
  43af60:	mov	x24, x3
  43af64:	mov	x21, x2
  43af68:	mov	x19, x1
  43af6c:	cmp	x8, #0x3ff
  43af70:	mov	x20, x0
  43af74:	b.hi	43af94 <ferror@plt+0x36fb4>  // b.pmore
  43af78:	add	x8, x8, #0xf
  43af7c:	mov	x9, sp
  43af80:	and	x8, x8, #0xfffffffffffffff0
  43af84:	sub	x0, x9, x8
  43af88:	mov	sp, x0
  43af8c:	stur	xzr, [x29, #-56]
  43af90:	b	43afa0 <ferror@plt+0x36fc0>
  43af94:	mov	x0, x8
  43af98:	bl	4140ec <ferror@plt+0x1010c>
  43af9c:	stur	x0, [x29, #-56]
  43afa0:	mov	w8, #0x4                   	// #4
  43afa4:	cmp	x21, #0x21
  43afa8:	stp	x23, x0, [x29, #-24]
  43afac:	stp	x21, x8, [x29, #-48]
  43afb0:	stur	x24, [x29, #-32]
  43afb4:	b.cc	43b08c <ferror@plt+0x370ac>  // b.lo, b.ul, b.last
  43afb8:	lsl	x8, x19, #3
  43afbc:	add	x26, x0, x8
  43afc0:	add	x23, x26, x8
  43afc4:	cmp	x23, x26
  43afc8:	b.ls	43afe8 <ferror@plt+0x37008>  // b.plast
  43afcc:	mov	x9, x26
  43afd0:	mov	x10, x20
  43afd4:	str	x10, [x9], #8
  43afd8:	cmp	x9, x23
  43afdc:	add	x10, x10, x21
  43afe0:	b.cc	43afd4 <ferror@plt+0x36ff4>  // b.lo, b.ul, b.last
  43afe4:	ldur	x0, [x29, #-16]
  43afe8:	adrp	x9, 47d000 <ferror@plt+0x79020>
  43afec:	ldr	q0, [x9, #1408]
  43aff0:	add	x1, x0, x8
  43aff4:	sub	x0, x29, #0x30
  43aff8:	mov	x2, x19
  43affc:	stur	q0, [x29, #-48]
  43b000:	bl	43b114 <ferror@plt+0x37134>
  43b004:	cbz	x19, 43b0ac <ferror@plt+0x370cc>
  43b008:	mov	x22, xzr
  43b00c:	mov	x24, x20
  43b010:	b	43b024 <ferror@plt+0x37044>
  43b014:	add	x22, x22, #0x1
  43b018:	cmp	x22, x19
  43b01c:	add	x24, x24, x21
  43b020:	b.eq	43b0ac <ferror@plt+0x370cc>  // b.none
  43b024:	ldr	x28, [x26, x22, lsl #3]
  43b028:	cmp	x28, x24
  43b02c:	b.eq	43b014 <ferror@plt+0x37034>  // b.none
  43b030:	mov	x0, x23
  43b034:	mov	x1, x24
  43b038:	mov	x2, x21
  43b03c:	bl	4034a0 <memcpy@plt>
  43b040:	mov	x27, x22
  43b044:	mov	x25, x24
  43b048:	mov	x0, x25
  43b04c:	sub	x8, x28, x20
  43b050:	mov	x1, x28
  43b054:	mov	x2, x21
  43b058:	mov	x25, x28
  43b05c:	str	x0, [x26, x27, lsl #3]
  43b060:	udiv	x27, x8, x21
  43b064:	bl	4034a0 <memcpy@plt>
  43b068:	ldr	x28, [x26, x27, lsl #3]
  43b06c:	cmp	x28, x24
  43b070:	b.ne	43b048 <ferror@plt+0x37068>  // b.any
  43b074:	mov	x0, x25
  43b078:	mov	x1, x23
  43b07c:	mov	x2, x21
  43b080:	str	x25, [x26, x27, lsl #3]
  43b084:	bl	4034a0 <memcpy@plt>
  43b088:	b	43b014 <ferror@plt+0x37034>
  43b08c:	tst	x21, #0x3
  43b090:	b.ne	43b09c <ferror@plt+0x370bc>  // b.any
  43b094:	tst	x20, #0x3
  43b098:	b.eq	43b0d4 <ferror@plt+0x370f4>  // b.none
  43b09c:	sub	x0, x29, #0x30
  43b0a0:	mov	x1, x20
  43b0a4:	mov	x2, x19
  43b0a8:	bl	43b114 <ferror@plt+0x37134>
  43b0ac:	ldur	x0, [x29, #-56]
  43b0b0:	bl	414260 <ferror@plt+0x10280>
  43b0b4:	mov	sp, x29
  43b0b8:	ldp	x20, x19, [sp, #80]
  43b0bc:	ldp	x22, x21, [sp, #64]
  43b0c0:	ldp	x24, x23, [sp, #48]
  43b0c4:	ldp	x26, x25, [sp, #32]
  43b0c8:	ldp	x28, x27, [sp, #16]
  43b0cc:	ldp	x29, x30, [sp], #96
  43b0d0:	ret
  43b0d4:	cmp	x21, #0x8
  43b0d8:	b.eq	43b0ec <ferror@plt+0x3710c>  // b.none
  43b0dc:	cmp	x21, #0x4
  43b0e0:	b.ne	43b0f4 <ferror@plt+0x37114>  // b.any
  43b0e4:	stur	xzr, [x29, #-40]
  43b0e8:	b	43b09c <ferror@plt+0x370bc>
  43b0ec:	tst	x20, #0x7
  43b0f0:	b.eq	43b108 <ferror@plt+0x37128>  // b.none
  43b0f4:	orr	w8, w20, w21
  43b0f8:	tst	x8, #0x7
  43b0fc:	b.ne	43b09c <ferror@plt+0x370bc>  // b.any
  43b100:	mov	w8, #0x2                   	// #2
  43b104:	b	43b10c <ferror@plt+0x3712c>
  43b108:	mov	w8, #0x1                   	// #1
  43b10c:	stur	x8, [x29, #-40]
  43b110:	b	43b09c <ferror@plt+0x370bc>
  43b114:	cmp	x2, #0x2
  43b118:	b.cs	43b120 <ferror@plt+0x37140>  // b.hs, b.nlast
  43b11c:	ret
  43b120:	sub	sp, sp, #0xb0
  43b124:	stp	x29, x30, [sp, #80]
  43b128:	stp	x28, x27, [sp, #96]
  43b12c:	stp	x26, x25, [sp, #112]
  43b130:	stp	x24, x23, [sp, #128]
  43b134:	stp	x22, x21, [sp, #144]
  43b138:	stp	x20, x19, [sp, #160]
  43b13c:	ldr	x8, [x0, #32]
  43b140:	add	x29, sp, #0x50
  43b144:	ldr	x23, [x0]
  43b148:	lsr	x24, x2, #1
  43b14c:	stur	x8, [x29, #-32]
  43b150:	ldp	x25, x8, [x0, #16]
  43b154:	mov	x19, x2
  43b158:	sub	x22, x2, x24
  43b15c:	mov	x2, x24
  43b160:	mov	x26, x1
  43b164:	mov	x20, x0
  43b168:	stur	x8, [x29, #-8]
  43b16c:	madd	x28, x23, x24, x1
  43b170:	bl	43b114 <ferror@plt+0x37134>
  43b174:	mov	x0, x20
  43b178:	mov	x1, x28
  43b17c:	mov	x2, x22
  43b180:	bl	43b114 <ferror@plt+0x37134>
  43b184:	ldr	x8, [x20, #8]
  43b188:	stp	x19, x26, [sp, #16]
  43b18c:	str	x20, [sp, #8]
  43b190:	cmp	x8, #0x3
  43b194:	b.hi	43b200 <ferror@plt+0x37220>  // b.pmore
  43b198:	adrp	x9, 47d000 <ferror@plt+0x79020>
  43b19c:	add	x9, x9, #0x590
  43b1a0:	adr	x10, 43b1b0 <ferror@plt+0x371d0>
  43b1a4:	ldrb	w11, [x9, x8]
  43b1a8:	add	x10, x10, x11, lsl #2
  43b1ac:	br	x10
  43b1b0:	cbz	x22, 43b470 <ferror@plt+0x37490>
  43b1b4:	cbz	x24, 43b470 <ferror@plt+0x37490>
  43b1b8:	ldur	x27, [x29, #-32]
  43b1bc:	mov	x19, x26
  43b1c0:	ldur	x2, [x29, #-8]
  43b1c4:	mov	x0, x19
  43b1c8:	mov	x1, x28
  43b1cc:	blr	x25
  43b1d0:	cmp	w0, #0x0
  43b1d4:	b.le	43b1e4 <ferror@plt+0x37204>
  43b1d8:	ldr	w8, [x28], #4
  43b1dc:	sub	x22, x22, #0x1
  43b1e0:	b	43b1ec <ferror@plt+0x3720c>
  43b1e4:	ldr	w8, [x19], #4
  43b1e8:	sub	x24, x24, #0x1
  43b1ec:	str	w8, [x27]
  43b1f0:	add	x27, x27, #0x4
  43b1f4:	cbz	x22, 43b478 <ferror@plt+0x37498>
  43b1f8:	cbnz	x24, 43b1c0 <ferror@plt+0x371e0>
  43b1fc:	b	43b478 <ferror@plt+0x37498>
  43b200:	cbz	x22, 43b470 <ferror@plt+0x37490>
  43b204:	cbz	x24, 43b470 <ferror@plt+0x37490>
  43b208:	ldur	x27, [x29, #-32]
  43b20c:	mov	x19, x26
  43b210:	b	43b238 <ferror@plt+0x37258>
  43b214:	mov	x0, x27
  43b218:	mov	x1, x19
  43b21c:	mov	x2, x23
  43b220:	bl	4034a0 <memcpy@plt>
  43b224:	add	x19, x19, x23
  43b228:	sub	x24, x24, #0x1
  43b22c:	add	x27, x27, x23
  43b230:	cbz	x22, 43b478 <ferror@plt+0x37498>
  43b234:	cbz	x24, 43b478 <ferror@plt+0x37498>
  43b238:	ldur	x2, [x29, #-8]
  43b23c:	mov	x0, x19
  43b240:	mov	x1, x28
  43b244:	blr	x25
  43b248:	cmp	w0, #0x0
  43b24c:	b.le	43b214 <ferror@plt+0x37234>
  43b250:	mov	x0, x27
  43b254:	mov	x1, x28
  43b258:	mov	x2, x23
  43b25c:	bl	4034a0 <memcpy@plt>
  43b260:	add	x28, x28, x23
  43b264:	sub	x22, x22, #0x1
  43b268:	add	x27, x27, x23
  43b26c:	cbnz	x22, 43b234 <ferror@plt+0x37254>
  43b270:	b	43b478 <ferror@plt+0x37498>
  43b274:	cbz	x22, 43b470 <ferror@plt+0x37490>
  43b278:	cbz	x24, 43b470 <ferror@plt+0x37490>
  43b27c:	ldur	x27, [x29, #-32]
  43b280:	mov	x19, x26
  43b284:	ldur	x2, [x29, #-8]
  43b288:	mov	x0, x19
  43b28c:	mov	x1, x28
  43b290:	blr	x25
  43b294:	cmp	w0, #0x0
  43b298:	b.le	43b2a8 <ferror@plt+0x372c8>
  43b29c:	ldr	x8, [x28], #8
  43b2a0:	sub	x22, x22, #0x1
  43b2a4:	b	43b2b0 <ferror@plt+0x372d0>
  43b2a8:	ldr	x8, [x19], #8
  43b2ac:	sub	x24, x24, #0x1
  43b2b0:	str	x8, [x27]
  43b2b4:	add	x27, x27, #0x8
  43b2b8:	cbz	x22, 43b478 <ferror@plt+0x37498>
  43b2bc:	cbnz	x24, 43b284 <ferror@plt+0x372a4>
  43b2c0:	b	43b478 <ferror@plt+0x37498>
  43b2c4:	cbz	x22, 43b470 <ferror@plt+0x37490>
  43b2c8:	cbz	x24, 43b470 <ferror@plt+0x37490>
  43b2cc:	ldur	x20, [x29, #-32]
  43b2d0:	mov	x21, xzr
  43b2d4:	mvn	x8, x20
  43b2d8:	stp	x8, x25, [sp, #32]
  43b2dc:	ldur	x10, [x29, #-32]
  43b2e0:	stp	x24, x22, [x29, #-24]
  43b2e4:	mul	x24, x23, x21
  43b2e8:	ldur	x2, [x29, #-8]
  43b2ec:	add	x22, x10, x24
  43b2f0:	add	x8, x23, x24
  43b2f4:	mov	x9, x25
  43b2f8:	add	x25, x22, #0x8
  43b2fc:	add	x8, x10, x8
  43b300:	cmp	x8, x25
  43b304:	mov	x0, x26
  43b308:	mov	x1, x28
  43b30c:	mov	x27, x23
  43b310:	csel	x23, x8, x25, hi  // hi = pmore
  43b314:	blr	x9
  43b318:	cmp	w0, #0x0
  43b31c:	b.le	43b33c <ferror@plt+0x3735c>
  43b320:	ldur	x9, [x29, #-16]
  43b324:	add	x8, x28, x27
  43b328:	mov	x19, x26
  43b32c:	mov	x26, x28
  43b330:	sub	x9, x9, #0x1
  43b334:	stur	x9, [x29, #-16]
  43b338:	b	43b350 <ferror@plt+0x37370>
  43b33c:	ldur	x8, [x29, #-24]
  43b340:	add	x19, x26, x27
  43b344:	sub	x8, x8, #0x1
  43b348:	stur	x8, [x29, #-24]
  43b34c:	mov	x8, x28
  43b350:	cmp	x27, #0x1
  43b354:	mov	x16, x27
  43b358:	add	x27, x20, x27
  43b35c:	b.lt	43b3ac <ferror@plt+0x373cc>  // b.tstop
  43b360:	ldr	x9, [sp, #32]
  43b364:	sub	x9, x9, x24
  43b368:	add	x9, x23, x9
  43b36c:	cmp	x9, #0x18
  43b370:	b.cc	43b394 <ferror@plt+0x373b4>  // b.lo, b.ul, b.last
  43b374:	and	x10, x9, #0xfffffffffffffff8
  43b378:	add	x11, x26, x10
  43b37c:	add	x11, x11, #0x8
  43b380:	cmp	x22, x11
  43b384:	b.cs	43b3d8 <ferror@plt+0x373f8>  // b.hs, b.nlast
  43b388:	add	x10, x25, x10
  43b38c:	cmp	x26, x10
  43b390:	b.cs	43b3d8 <ferror@plt+0x373f8>  // b.hs, b.nlast
  43b394:	mov	x9, x26
  43b398:	mov	x10, x20
  43b39c:	ldr	x11, [x9], #8
  43b3a0:	str	x11, [x10], #8
  43b3a4:	cmp	x10, x27
  43b3a8:	b.cc	43b39c <ferror@plt+0x373bc>  // b.lo, b.ul, b.last
  43b3ac:	ldur	x22, [x29, #-16]
  43b3b0:	cbz	x22, 43b4c0 <ferror@plt+0x374e0>
  43b3b4:	ldur	x24, [x29, #-24]
  43b3b8:	ldr	x25, [sp, #40]
  43b3bc:	add	x21, x21, #0x1
  43b3c0:	mov	x26, x19
  43b3c4:	mov	x28, x8
  43b3c8:	mov	x20, x27
  43b3cc:	mov	x23, x16
  43b3d0:	cbnz	x24, 43b2dc <ferror@plt+0x372fc>
  43b3d4:	b	43b478 <ferror@plt+0x37498>
  43b3d8:	lsr	x9, x9, #3
  43b3dc:	add	x12, x9, #0x1
  43b3e0:	and	x13, x12, #0x3ffffffffffffffc
  43b3e4:	lsl	x10, x13, #3
  43b3e8:	mov	x11, xzr
  43b3ec:	add	x9, x26, x10
  43b3f0:	add	x10, x20, x10
  43b3f4:	mov	x14, x13
  43b3f8:	add	x15, x26, x11
  43b3fc:	ldp	q0, q1, [x15]
  43b400:	add	x15, x20, x11
  43b404:	subs	x14, x14, #0x4
  43b408:	add	x11, x11, #0x20
  43b40c:	stp	q0, q1, [x15]
  43b410:	b.ne	43b3f8 <ferror@plt+0x37418>  // b.any
  43b414:	cmp	x12, x13
  43b418:	b.ne	43b39c <ferror@plt+0x373bc>  // b.any
  43b41c:	b	43b3ac <ferror@plt+0x373cc>
  43b420:	cbz	x22, 43b470 <ferror@plt+0x37490>
  43b424:	cbz	x24, 43b470 <ferror@plt+0x37490>
  43b428:	ldur	x27, [x29, #-32]
  43b42c:	mov	x19, x26
  43b430:	ldr	x0, [x19]
  43b434:	ldr	x1, [x28]
  43b438:	ldur	x2, [x29, #-8]
  43b43c:	blr	x25
  43b440:	cmp	w0, #0x0
  43b444:	b.le	43b454 <ferror@plt+0x37474>
  43b448:	ldr	x8, [x28], #8
  43b44c:	sub	x22, x22, #0x1
  43b450:	b	43b45c <ferror@plt+0x3747c>
  43b454:	ldr	x8, [x19], #8
  43b458:	sub	x24, x24, #0x1
  43b45c:	str	x8, [x27]
  43b460:	add	x27, x27, #0x8
  43b464:	cbz	x22, 43b478 <ferror@plt+0x37498>
  43b468:	cbnz	x24, 43b430 <ferror@plt+0x37450>
  43b46c:	b	43b478 <ferror@plt+0x37498>
  43b470:	ldur	x27, [x29, #-32]
  43b474:	mov	x19, x26
  43b478:	cbz	x24, 43b48c <ferror@plt+0x374ac>
  43b47c:	mul	x2, x24, x23
  43b480:	mov	x0, x27
  43b484:	mov	x1, x19
  43b488:	bl	4034a0 <memcpy@plt>
  43b48c:	ldr	x8, [sp, #8]
  43b490:	ldp	x20, x19, [sp, #160]
  43b494:	ldp	x26, x25, [sp, #112]
  43b498:	ldp	x28, x27, [sp, #96]
  43b49c:	ldr	x1, [x8, #32]
  43b4a0:	ldp	x8, x0, [sp, #16]
  43b4a4:	ldp	x29, x30, [sp, #80]
  43b4a8:	sub	x8, x8, x22
  43b4ac:	mul	x2, x8, x23
  43b4b0:	ldp	x22, x21, [sp, #144]
  43b4b4:	ldp	x24, x23, [sp, #128]
  43b4b8:	add	sp, sp, #0xb0
  43b4bc:	b	4034a0 <memcpy@plt>
  43b4c0:	ldur	x24, [x29, #-24]
  43b4c4:	mov	x23, x16
  43b4c8:	cbnz	x24, 43b47c <ferror@plt+0x3749c>
  43b4cc:	b	43b48c <ferror@plt+0x374ac>
  43b4d0:	sub	sp, sp, #0xd0
  43b4d4:	stp	x29, x30, [sp, #112]
  43b4d8:	stp	x28, x27, [sp, #128]
  43b4dc:	stp	x26, x25, [sp, #144]
  43b4e0:	stp	x24, x23, [sp, #160]
  43b4e4:	stp	x22, x21, [sp, #176]
  43b4e8:	stp	x20, x19, [sp, #192]
  43b4ec:	adrp	x26, 48f000 <__environ@@GLIBC_2.17+0x6f8>
  43b4f0:	ldr	x20, [x26, #8]
  43b4f4:	add	x29, sp, #0x70
  43b4f8:	cbnz	x20, 43b6fc <ferror@plt+0x3771c>
  43b4fc:	adrp	x0, 47d000 <ferror@plt+0x79020>
  43b500:	add	x0, x0, #0x5c7
  43b504:	bl	403ef0 <getenv@plt>
  43b508:	cbz	x0, 43b518 <ferror@plt+0x37538>
  43b50c:	ldrb	w8, [x0]
  43b510:	mov	x20, x0
  43b514:	cbnz	w8, 43b520 <ferror@plt+0x37540>
  43b518:	adrp	x20, 47d000 <ferror@plt+0x79020>
  43b51c:	add	x20, x20, #0x5d7
  43b520:	mov	x0, x20
  43b524:	bl	403510 <strlen@plt>
  43b528:	mov	x21, x0
  43b52c:	cbz	x0, 43b544 <ferror@plt+0x37564>
  43b530:	add	x8, x21, x20
  43b534:	ldurb	w8, [x8, #-1]
  43b538:	cmp	w8, #0x2f
  43b53c:	cset	w22, ne  // ne = any
  43b540:	b	43b548 <ferror@plt+0x37568>
  43b544:	mov	w22, wzr
  43b548:	add	x8, x21, x22
  43b54c:	add	x0, x8, #0xe
  43b550:	bl	4037e0 <malloc@plt>
  43b554:	cbz	x0, 43b6ac <ferror@plt+0x376cc>
  43b558:	mov	x1, x20
  43b55c:	mov	x2, x21
  43b560:	mov	x19, x0
  43b564:	bl	4034a0 <memcpy@plt>
  43b568:	cbz	x22, 43b574 <ferror@plt+0x37594>
  43b56c:	mov	w8, #0x2f                  	// #47
  43b570:	strb	w8, [x19, x21]
  43b574:	adrp	x8, 47d000 <ferror@plt+0x79020>
  43b578:	add	x8, x8, #0x5b9
  43b57c:	ldur	x9, [x8, #6]
  43b580:	ldr	x8, [x8]
  43b584:	add	x10, x19, x21
  43b588:	adrp	x1, 47c000 <ferror@plt+0x78020>
  43b58c:	add	x10, x10, x22
  43b590:	add	x1, x1, #0xed7
  43b594:	mov	x0, x19
  43b598:	stur	x9, [x10, #6]
  43b59c:	str	x8, [x10]
  43b5a0:	bl	4037d0 <fopen@plt>
  43b5a4:	cbz	x0, 43b6e8 <ferror@plt+0x37708>
  43b5a8:	adrp	x28, 47d000 <ferror@plt+0x79020>
  43b5ac:	mov	x21, x0
  43b5b0:	mov	x22, xzr
  43b5b4:	mov	x20, xzr
  43b5b8:	add	x28, x28, #0x594
  43b5bc:	mov	x0, x21
  43b5c0:	bl	4039e0 <getc@plt>
  43b5c4:	add	w8, w0, #0x1
  43b5c8:	cmp	w8, #0x24
  43b5cc:	b.hi	43b5fc <ferror@plt+0x3761c>  // b.pmore
  43b5d0:	adr	x9, 43b5bc <ferror@plt+0x375dc>
  43b5d4:	ldrb	w10, [x28, x8]
  43b5d8:	add	x9, x9, x10, lsl #2
  43b5dc:	br	x9
  43b5e0:	mov	x0, x21
  43b5e4:	bl	4039e0 <getc@plt>
  43b5e8:	cmn	w0, #0x1
  43b5ec:	b.eq	43b6d4 <ferror@plt+0x376f4>  // b.none
  43b5f0:	cmp	w0, #0xa
  43b5f4:	b.ne	43b5e0 <ferror@plt+0x37600>  // b.any
  43b5f8:	b	43b5bc <ferror@plt+0x375dc>
  43b5fc:	mov	x1, x21
  43b600:	bl	403c00 <ungetc@plt>
  43b604:	adrp	x1, 47d000 <ferror@plt+0x79020>
  43b608:	sub	x2, x29, #0x34
  43b60c:	add	x3, sp, #0x8
  43b610:	mov	x0, x21
  43b614:	add	x1, x1, #0x5e0
  43b618:	bl	403840 <__isoc99_fscanf@plt>
  43b61c:	cmp	w0, #0x2
  43b620:	b.lt	43b6d4 <ferror@plt+0x376f4>  // b.tstop
  43b624:	sub	x0, x29, #0x34
  43b628:	bl	403510 <strlen@plt>
  43b62c:	mov	x23, x0
  43b630:	add	x0, sp, #0x8
  43b634:	bl	403510 <strlen@plt>
  43b638:	add	x8, x23, x0
  43b63c:	mov	x24, x0
  43b640:	add	x27, x8, #0x2
  43b644:	cbz	x22, 43b664 <ferror@plt+0x37684>
  43b648:	add	x22, x27, x22
  43b64c:	add	x1, x22, #0x1
  43b650:	mov	x0, x20
  43b654:	bl	4039c0 <realloc@plt>
  43b658:	mov	x25, x0
  43b65c:	cbnz	x25, 43b67c <ferror@plt+0x3769c>
  43b660:	b	43b6b8 <ferror@plt+0x376d8>
  43b664:	add	x8, x8, #0x1
  43b668:	add	x0, x8, #0x2
  43b66c:	bl	4037e0 <malloc@plt>
  43b670:	mov	x25, x0
  43b674:	mov	x22, x27
  43b678:	cbz	x25, 43b6b8 <ferror@plt+0x376d8>
  43b67c:	add	x8, x25, x22
  43b680:	mvn	x9, x24
  43b684:	add	x20, x8, x9
  43b688:	mvn	x8, x23
  43b68c:	add	x0, x20, x8
  43b690:	sub	x1, x29, #0x34
  43b694:	bl	403d30 <strcpy@plt>
  43b698:	add	x1, sp, #0x8
  43b69c:	mov	x0, x20
  43b6a0:	bl	403d30 <strcpy@plt>
  43b6a4:	mov	x20, x25
  43b6a8:	b	43b5bc <ferror@plt+0x375dc>
  43b6ac:	adrp	x20, 47d000 <ferror@plt+0x79020>
  43b6b0:	add	x20, x20, #0x4cf
  43b6b4:	b	43b6f8 <ferror@plt+0x37718>
  43b6b8:	cbz	x20, 43b6d0 <ferror@plt+0x376f0>
  43b6bc:	mov	x0, x20
  43b6c0:	bl	403bf0 <free@plt>
  43b6c4:	mov	x22, xzr
  43b6c8:	mov	x20, xzr
  43b6cc:	b	43b6d4 <ferror@plt+0x376f4>
  43b6d0:	mov	x22, xzr
  43b6d4:	mov	x0, x21
  43b6d8:	bl	403790 <fclose@plt>
  43b6dc:	cbz	x22, 43b6e8 <ferror@plt+0x37708>
  43b6e0:	strb	wzr, [x20, x22]
  43b6e4:	b	43b6f0 <ferror@plt+0x37710>
  43b6e8:	adrp	x20, 47d000 <ferror@plt+0x79020>
  43b6ec:	add	x20, x20, #0x4cf
  43b6f0:	mov	x0, x19
  43b6f4:	bl	403bf0 <free@plt>
  43b6f8:	str	x20, [x26, #8]
  43b6fc:	mov	x0, x20
  43b700:	ldp	x20, x19, [sp, #192]
  43b704:	ldp	x22, x21, [sp, #176]
  43b708:	ldp	x24, x23, [sp, #160]
  43b70c:	ldp	x26, x25, [sp, #144]
  43b710:	ldp	x28, x27, [sp, #128]
  43b714:	ldp	x29, x30, [sp, #112]
  43b718:	add	sp, sp, #0xd0
  43b71c:	ret
  43b720:	mov	w0, #0xe                   	// #14
  43b724:	b	4037c0 <nl_langinfo@plt>
  43b728:	stp	x29, x30, [sp, #-48]!
  43b72c:	adrp	x8, 47d000 <ferror@plt+0x79020>
  43b730:	add	x8, x8, #0x4cf
  43b734:	cmp	x0, #0x0
  43b738:	str	x21, [sp, #16]
  43b73c:	stp	x20, x19, [sp, #32]
  43b740:	mov	x29, sp
  43b744:	csel	x19, x8, x0, eq  // eq = none
  43b748:	bl	43b4d0 <ferror@plt+0x374f0>
  43b74c:	ldrb	w21, [x0]
  43b750:	cbz	w21, 43b7b4 <ferror@plt+0x377d4>
  43b754:	mov	x20, x0
  43b758:	b	43b780 <ferror@plt+0x377a0>
  43b75c:	mov	x0, x20
  43b760:	bl	403510 <strlen@plt>
  43b764:	add	x8, x0, x20
  43b768:	add	x20, x8, #0x1
  43b76c:	mov	x0, x20
  43b770:	bl	403510 <strlen@plt>
  43b774:	add	x20, x0, x20
  43b778:	ldrb	w21, [x20, #1]!
  43b77c:	cbz	w21, 43b7b4 <ferror@plt+0x377d4>
  43b780:	mov	x0, x19
  43b784:	mov	x1, x20
  43b788:	bl	403b30 <strcmp@plt>
  43b78c:	cbz	w0, 43b7a4 <ferror@plt+0x377c4>
  43b790:	and	w8, w21, #0xff
  43b794:	cmp	w8, #0x2a
  43b798:	b.ne	43b75c <ferror@plt+0x3777c>  // b.any
  43b79c:	ldrb	w8, [x20, #1]
  43b7a0:	cbnz	w8, 43b75c <ferror@plt+0x3777c>
  43b7a4:	mov	x0, x20
  43b7a8:	bl	403510 <strlen@plt>
  43b7ac:	add	x8, x20, x0
  43b7b0:	add	x19, x8, #0x1
  43b7b4:	ldrb	w8, [x19]
  43b7b8:	adrp	x9, 47b000 <ferror@plt+0x77020>
  43b7bc:	add	x9, x9, #0xb77
  43b7c0:	ldr	x21, [sp, #16]
  43b7c4:	cmp	w8, #0x0
  43b7c8:	csel	x0, x9, x19, eq  // eq = none
  43b7cc:	ldp	x20, x19, [sp, #32]
  43b7d0:	ldp	x29, x30, [sp], #48
  43b7d4:	ret
  43b7d8:	stp	x29, x30, [sp, #-48]!
  43b7dc:	mov	x29, sp
  43b7e0:	str	q0, [sp, #16]
  43b7e4:	str	q1, [sp, #32]
  43b7e8:	ldp	x6, x1, [sp, #16]
  43b7ec:	ldp	x7, x0, [sp, #32]
  43b7f0:	mrs	x2, fpcr
  43b7f4:	ubfx	x4, x1, #48, #15
  43b7f8:	lsr	x2, x1, #63
  43b7fc:	lsr	x3, x0, #63
  43b800:	ubfx	x9, x0, #0, #48
  43b804:	mov	x5, #0x7fff                	// #32767
  43b808:	mov	x10, x6
  43b80c:	cmp	x4, x5
  43b810:	and	w2, w2, #0xff
  43b814:	ubfx	x1, x1, #0, #48
  43b818:	and	w3, w3, #0xff
  43b81c:	ubfx	x0, x0, #48, #15
  43b820:	b.eq	43b854 <ferror@plt+0x37874>  // b.none
  43b824:	cmp	x0, x5
  43b828:	b.eq	43b840 <ferror@plt+0x37860>  // b.none
  43b82c:	cmp	x4, x0
  43b830:	mov	w0, #0x1                   	// #1
  43b834:	b.eq	43b86c <ferror@plt+0x3788c>  // b.none
  43b838:	ldp	x29, x30, [sp], #48
  43b83c:	ret
  43b840:	orr	x8, x9, x7
  43b844:	cbnz	x8, 43b8d0 <ferror@plt+0x378f0>
  43b848:	mov	w0, #0x1                   	// #1
  43b84c:	ldp	x29, x30, [sp], #48
  43b850:	ret
  43b854:	orr	x5, x1, x6
  43b858:	cbnz	x5, 43b8a0 <ferror@plt+0x378c0>
  43b85c:	cmp	x0, x4
  43b860:	b.ne	43b848 <ferror@plt+0x37868>  // b.any
  43b864:	orr	x8, x9, x7
  43b868:	cbnz	x8, 43b8d0 <ferror@plt+0x378f0>
  43b86c:	cmp	x1, x9
  43b870:	mov	w0, #0x1                   	// #1
  43b874:	ccmp	x6, x7, #0x0, eq  // eq = none
  43b878:	b.ne	43b838 <ferror@plt+0x37858>  // b.any
  43b87c:	cmp	w2, w3
  43b880:	mov	w0, #0x0                   	// #0
  43b884:	b.eq	43b838 <ferror@plt+0x37858>  // b.none
  43b888:	mov	w0, #0x1                   	// #1
  43b88c:	cbnz	x4, 43b838 <ferror@plt+0x37858>
  43b890:	orr	x1, x1, x10
  43b894:	cmp	x1, #0x0
  43b898:	cset	w0, ne  // ne = any
  43b89c:	b	43b838 <ferror@plt+0x37858>
  43b8a0:	tst	x1, #0x800000000000
  43b8a4:	b.ne	43b8bc <ferror@plt+0x378dc>  // b.any
  43b8a8:	mov	w0, #0x1                   	// #1
  43b8ac:	bl	43c148 <ferror@plt+0x38168>
  43b8b0:	mov	w0, #0x1                   	// #1
  43b8b4:	ldp	x29, x30, [sp], #48
  43b8b8:	ret
  43b8bc:	cmp	x0, x4
  43b8c0:	mov	w0, #0x1                   	// #1
  43b8c4:	b.ne	43b838 <ferror@plt+0x37858>  // b.any
  43b8c8:	orr	x8, x9, x7
  43b8cc:	cbz	x8, 43b838 <ferror@plt+0x37858>
  43b8d0:	tst	x9, #0x800000000000
  43b8d4:	b.eq	43b8a8 <ferror@plt+0x378c8>  // b.none
  43b8d8:	b	43b848 <ferror@plt+0x37868>
  43b8dc:	nop
  43b8e0:	cmp	w0, #0x0
  43b8e4:	cbz	w0, 43b930 <ferror@plt+0x37950>
  43b8e8:	cneg	w1, w0, lt  // lt = tstop
  43b8ec:	mov	w4, #0x403e                	// #16446
  43b8f0:	clz	x3, x1
  43b8f4:	mov	w2, #0x402f                	// #16431
  43b8f8:	sub	w4, w4, w3
  43b8fc:	lsr	w0, w0, #31
  43b900:	sub	w2, w2, w4
  43b904:	mov	x3, #0x0                   	// #0
  43b908:	and	w4, w4, #0x7fff
  43b90c:	lsl	x1, x1, x2
  43b910:	and	x1, x1, #0xffffffffffff
  43b914:	orr	w0, w4, w0, lsl #15
  43b918:	mov	x2, #0x0                   	// #0
  43b91c:	bfxil	x3, x1, #0, #48
  43b920:	fmov	d0, x2
  43b924:	bfi	x3, x0, #48, #16
  43b928:	fmov	v0.d[1], x3
  43b92c:	ret
  43b930:	mov	w4, #0x0                   	// #0
  43b934:	mov	x1, #0x0                   	// #0
  43b938:	mov	w0, #0x0                   	// #0
  43b93c:	mov	x3, #0x0                   	// #0
  43b940:	orr	w0, w4, w0, lsl #15
  43b944:	bfxil	x3, x1, #0, #48
  43b948:	mov	x2, #0x0                   	// #0
  43b94c:	fmov	d0, x2
  43b950:	bfi	x3, x0, #48, #16
  43b954:	fmov	v0.d[1], x3
  43b958:	ret
  43b95c:	nop
  43b960:	cbz	w0, 43b9a4 <ferror@plt+0x379c4>
  43b964:	mov	w0, w0
  43b968:	mov	w1, #0x403e                	// #16446
  43b96c:	clz	x3, x0
  43b970:	mov	w2, #0x402f                	// #16431
  43b974:	sub	w1, w1, w3
  43b978:	mov	x3, #0x0                   	// #0
  43b97c:	sub	w2, w2, w1
  43b980:	and	w1, w1, #0x7fff
  43b984:	lsl	x0, x0, x2
  43b988:	and	x0, x0, #0xffffffffffff
  43b98c:	mov	x2, #0x0                   	// #0
  43b990:	fmov	d0, x2
  43b994:	bfxil	x3, x0, #0, #48
  43b998:	bfi	x3, x1, #48, #16
  43b99c:	fmov	v0.d[1], x3
  43b9a0:	ret
  43b9a4:	mov	x0, #0x0                   	// #0
  43b9a8:	mov	x3, #0x0                   	// #0
  43b9ac:	bfxil	x3, x0, #0, #48
  43b9b0:	mov	x2, #0x0                   	// #0
  43b9b4:	fmov	d0, x2
  43b9b8:	mov	w1, #0x0                   	// #0
  43b9bc:	bfi	x3, x1, #48, #16
  43b9c0:	fmov	v0.d[1], x3
  43b9c4:	ret
  43b9c8:	stp	x29, x30, [sp, #-48]!
  43b9cc:	mov	x29, sp
  43b9d0:	str	x19, [sp, #16]
  43b9d4:	str	q0, [sp, #32]
  43b9d8:	ldp	x2, x0, [sp, #32]
  43b9dc:	mrs	x1, fpcr
  43b9e0:	ubfx	x19, x0, #48, #15
  43b9e4:	mov	x3, #0x3ffe                	// #16382
  43b9e8:	ubfx	x4, x0, #0, #48
  43b9ec:	cmp	x19, x3
  43b9f0:	b.gt	43ba18 <ferror@plt+0x37a38>
  43b9f4:	cbnz	x19, 43bab8 <ferror@plt+0x37ad8>
  43b9f8:	orr	x2, x4, x2
  43b9fc:	cbz	x2, 43ba08 <ferror@plt+0x37a28>
  43ba00:	mov	w0, #0x10                  	// #16
  43ba04:	bl	43c148 <ferror@plt+0x38168>
  43ba08:	mov	x0, x19
  43ba0c:	ldr	x19, [sp, #16]
  43ba10:	ldp	x29, x30, [sp], #48
  43ba14:	ret
  43ba18:	lsr	x1, x0, #63
  43ba1c:	and	w3, w1, #0xff
  43ba20:	mov	x1, #0x403d                	// #16445
  43ba24:	cmp	x19, x1
  43ba28:	b.le	43ba60 <ferror@plt+0x37a80>
  43ba2c:	mov	x0, #0x403e                	// #16446
  43ba30:	and	x5, x3, #0xff
  43ba34:	cmp	x19, x0
  43ba38:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  43ba3c:	csel	w1, w3, wzr, eq  // eq = none
  43ba40:	add	x19, x5, x0
  43ba44:	cbz	w1, 43bac8 <ferror@plt+0x37ae8>
  43ba48:	extr	x4, x4, x2, #49
  43ba4c:	cbnz	x4, 43bac8 <ferror@plt+0x37ae8>
  43ba50:	cmp	xzr, x2, lsl #15
  43ba54:	b.eq	43ba08 <ferror@plt+0x37a28>  // b.none
  43ba58:	mov	w0, #0x10                  	// #16
  43ba5c:	b	43ba04 <ferror@plt+0x37a24>
  43ba60:	mov	x5, #0x406f                	// #16495
  43ba64:	sub	x1, x5, x19
  43ba68:	mov	x0, x19
  43ba6c:	cmp	x1, #0x3f
  43ba70:	orr	x19, x4, #0x1000000000000
  43ba74:	b.le	43bad4 <ferror@plt+0x37af4>
  43ba78:	mov	w4, #0xffffc011            	// #-16367
  43ba7c:	add	w4, w0, w4
  43ba80:	cmp	x1, #0x40
  43ba84:	mov	w1, #0x402f                	// #16431
  43ba88:	sub	w0, w1, w0
  43ba8c:	lsl	x1, x19, x4
  43ba90:	orr	x1, x2, x1
  43ba94:	csel	x2, x1, x2, ne  // ne = any
  43ba98:	lsr	x19, x19, x0
  43ba9c:	cmp	x2, #0x0
  43baa0:	cset	w0, ne  // ne = any
  43baa4:	cmp	w3, #0x0
  43baa8:	cneg	x19, x19, ne  // ne = any
  43baac:	cbz	w0, 43ba08 <ferror@plt+0x37a28>
  43bab0:	mov	w0, #0x10                  	// #16
  43bab4:	b	43ba04 <ferror@plt+0x37a24>
  43bab8:	mov	x19, #0x0                   	// #0
  43babc:	mov	w0, #0x10                  	// #16
  43bac0:	bl	43c148 <ferror@plt+0x38168>
  43bac4:	b	43ba08 <ferror@plt+0x37a28>
  43bac8:	mov	w0, #0x1                   	// #1
  43bacc:	bl	43c148 <ferror@plt+0x38168>
  43bad0:	b	43ba08 <ferror@plt+0x37a28>
  43bad4:	mov	w6, #0xffffbfd1            	// #-16431
  43bad8:	add	w4, w0, w6
  43badc:	sub	w0, w5, w0
  43bae0:	lsl	x1, x2, x4
  43bae4:	cmp	x1, #0x0
  43bae8:	lsr	x2, x2, x0
  43baec:	cset	w0, ne  // ne = any
  43baf0:	lsl	x19, x19, x4
  43baf4:	orr	x19, x2, x19
  43baf8:	b	43baa4 <ferror@plt+0x37ac4>
  43bafc:	nop
  43bb00:	stp	x29, x30, [sp, #-48]!
  43bb04:	mov	x29, sp
  43bb08:	str	x19, [sp, #16]
  43bb0c:	str	q0, [sp, #32]
  43bb10:	ldr	x19, [sp, #32]
  43bb14:	ldr	x1, [sp, #40]
  43bb18:	mrs	x0, fpcr
  43bb1c:	ubfx	x3, x1, #48, #15
  43bb20:	mov	x2, x19
  43bb24:	mov	x4, #0x3ffe                	// #16382
  43bb28:	ubfx	x19, x1, #0, #48
  43bb2c:	cmp	x3, x4
  43bb30:	b.gt	43bb5c <ferror@plt+0x37b7c>
  43bb34:	cbnz	x3, 43bb40 <ferror@plt+0x37b60>
  43bb38:	orr	x19, x2, x19
  43bb3c:	cbz	x19, 43bb4c <ferror@plt+0x37b6c>
  43bb40:	mov	w0, #0x10                  	// #16
  43bb44:	mov	x19, #0x0                   	// #0
  43bb48:	bl	43c148 <ferror@plt+0x38168>
  43bb4c:	mov	x0, x19
  43bb50:	ldr	x19, [sp, #16]
  43bb54:	ldp	x29, x30, [sp], #48
  43bb58:	ret
  43bb5c:	lsr	x0, x1, #63
  43bb60:	mov	x4, #0x403f                	// #16447
  43bb64:	and	w0, w0, #0xff
  43bb68:	and	x5, x0, #0xff
  43bb6c:	sub	x4, x4, x5
  43bb70:	cmp	x4, x3
  43bb74:	b.le	43bbc8 <ferror@plt+0x37be8>
  43bb78:	cbnz	x5, 43bbdc <ferror@plt+0x37bfc>
  43bb7c:	mov	x1, x3
  43bb80:	mov	x0, #0x406f                	// #16495
  43bb84:	sub	x3, x0, x3
  43bb88:	orr	x4, x19, #0x1000000000000
  43bb8c:	cmp	x3, #0x3f
  43bb90:	b.gt	43bbec <ferror@plt+0x37c0c>
  43bb94:	mov	w3, #0xffffbfd1            	// #-16431
  43bb98:	add	w3, w1, w3
  43bb9c:	sub	w1, w0, w1
  43bba0:	lsl	x0, x2, x3
  43bba4:	cmp	x0, #0x0
  43bba8:	lsr	x19, x2, x1
  43bbac:	cset	w0, ne  // ne = any
  43bbb0:	lsl	x4, x4, x3
  43bbb4:	orr	x19, x19, x4
  43bbb8:	cbz	w0, 43bb4c <ferror@plt+0x37b6c>
  43bbbc:	mov	w0, #0x10                  	// #16
  43bbc0:	bl	43c148 <ferror@plt+0x38168>
  43bbc4:	b	43bb4c <ferror@plt+0x37b6c>
  43bbc8:	eor	w19, w0, #0x1
  43bbcc:	mov	w0, #0x1                   	// #1
  43bbd0:	sbfx	x19, x19, #0, #1
  43bbd4:	bl	43c148 <ferror@plt+0x38168>
  43bbd8:	b	43bb4c <ferror@plt+0x37b6c>
  43bbdc:	mov	w0, #0x1                   	// #1
  43bbe0:	mov	x19, #0x0                   	// #0
  43bbe4:	bl	43c148 <ferror@plt+0x38168>
  43bbe8:	b	43bb4c <ferror@plt+0x37b6c>
  43bbec:	mov	w0, #0xffffc011            	// #-16367
  43bbf0:	add	w5, w1, w0
  43bbf4:	mov	w0, #0x402f                	// #16431
  43bbf8:	cmp	x3, #0x40
  43bbfc:	sub	w1, w0, w1
  43bc00:	lsl	x0, x4, x5
  43bc04:	orr	x0, x2, x0
  43bc08:	csel	x2, x0, x2, ne  // ne = any
  43bc0c:	lsr	x19, x4, x1
  43bc10:	cmp	x2, #0x0
  43bc14:	cset	w0, ne  // ne = any
  43bc18:	b	43bbb8 <ferror@plt+0x37bd8>
  43bc1c:	nop
  43bc20:	cmp	x0, #0x0
  43bc24:	cbz	x0, 43bc88 <ferror@plt+0x37ca8>
  43bc28:	cneg	x1, x0, lt  // lt = tstop
  43bc2c:	mov	w2, #0x403e                	// #16446
  43bc30:	clz	x3, x1
  43bc34:	mov	x4, #0x406f                	// #16495
  43bc38:	sub	w2, w2, w3
  43bc3c:	lsr	x0, x0, #63
  43bc40:	and	w0, w0, #0xff
  43bc44:	and	w5, w2, #0x7fff
  43bc48:	sub	x3, x4, w2, sxtw
  43bc4c:	cmp	x3, #0x3f
  43bc50:	b.gt	43bcb4 <ferror@plt+0x37cd4>
  43bc54:	sub	w4, w4, w2
  43bc58:	mov	w3, #0xffffbfd1            	// #-16431
  43bc5c:	add	w2, w2, w3
  43bc60:	mov	x3, #0x0                   	// #0
  43bc64:	lsl	x4, x1, x4
  43bc68:	orr	w0, w5, w0, lsl #15
  43bc6c:	lsr	x1, x1, x2
  43bc70:	and	x1, x1, #0xffffffffffff
  43bc74:	fmov	d0, x4
  43bc78:	bfxil	x3, x1, #0, #48
  43bc7c:	bfi	x3, x0, #48, #16
  43bc80:	fmov	v0.d[1], x3
  43bc84:	ret
  43bc88:	mov	w5, #0x0                   	// #0
  43bc8c:	mov	x1, #0x0                   	// #0
  43bc90:	mov	w0, #0x0                   	// #0
  43bc94:	mov	x3, #0x0                   	// #0
  43bc98:	orr	w0, w5, w0, lsl #15
  43bc9c:	bfxil	x3, x1, #0, #48
  43bca0:	mov	x4, #0x0                   	// #0
  43bca4:	fmov	d0, x4
  43bca8:	bfi	x3, x0, #48, #16
  43bcac:	fmov	v0.d[1], x3
  43bcb0:	ret
  43bcb4:	mov	w3, #0x402f                	// #16431
  43bcb8:	sub	w2, w3, w2
  43bcbc:	mov	x3, #0x0                   	// #0
  43bcc0:	orr	w0, w5, w0, lsl #15
  43bcc4:	lsl	x1, x1, x2
  43bcc8:	and	x1, x1, #0xffffffffffff
  43bccc:	mov	x4, #0x0                   	// #0
  43bcd0:	fmov	d0, x4
  43bcd4:	bfxil	x3, x1, #0, #48
  43bcd8:	bfi	x3, x0, #48, #16
  43bcdc:	fmov	v0.d[1], x3
  43bce0:	ret
  43bce4:	nop
  43bce8:	mrs	x0, fpcr
  43bcec:	fmov	x0, d0
  43bcf0:	ubfx	x1, x0, #52, #11
  43bcf4:	lsr	x4, x0, #63
  43bcf8:	add	x2, x1, #0x1
  43bcfc:	and	w4, w4, #0xff
  43bd00:	tst	x2, #0x7fe
  43bd04:	ubfx	x0, x0, #0, #52
  43bd08:	b.eq	43bd3c <ferror@plt+0x37d5c>  // b.none
  43bd0c:	lsr	x5, x0, #4
  43bd10:	mov	x3, #0x0                   	// #0
  43bd14:	and	x5, x5, #0xffffffffffff
  43bd18:	mov	w2, #0x3c00                	// #15360
  43bd1c:	add	w1, w1, w2
  43bd20:	lsl	x0, x0, #60
  43bd24:	bfxil	x3, x5, #0, #48
  43bd28:	fmov	d0, x0
  43bd2c:	bfi	x3, x1, #48, #15
  43bd30:	bfi	x3, x4, #63, #1
  43bd34:	fmov	v0.d[1], x3
  43bd38:	ret
  43bd3c:	cbnz	x1, 43bd90 <ferror@plt+0x37db0>
  43bd40:	cbz	x0, 43bddc <ferror@plt+0x37dfc>
  43bd44:	clz	x2, x0
  43bd48:	cmp	w2, #0xe
  43bd4c:	b.gt	43be28 <ferror@plt+0x37e48>
  43bd50:	add	w1, w2, #0x31
  43bd54:	mov	w5, #0xf                   	// #15
  43bd58:	sub	w5, w5, w2
  43bd5c:	lsr	x5, x0, x5
  43bd60:	lsl	x0, x0, x1
  43bd64:	and	x5, x5, #0xffffffffffff
  43bd68:	mov	w1, #0x3c0c                	// #15372
  43bd6c:	mov	x3, #0x0                   	// #0
  43bd70:	sub	w1, w1, w2
  43bd74:	and	w1, w1, #0x7fff
  43bd78:	bfxil	x3, x5, #0, #48
  43bd7c:	fmov	d0, x0
  43bd80:	bfi	x3, x1, #48, #15
  43bd84:	bfi	x3, x4, #63, #1
  43bd88:	fmov	v0.d[1], x3
  43bd8c:	ret
  43bd90:	cbz	x0, 43be00 <ferror@plt+0x37e20>
  43bd94:	lsr	x1, x0, #4
  43bd98:	mov	x3, #0x0                   	// #0
  43bd9c:	orr	x1, x1, #0x800000000000
  43bda0:	lsl	x2, x0, #60
  43bda4:	fmov	d0, x2
  43bda8:	bfxil	x3, x1, #0, #48
  43bdac:	orr	x3, x3, #0x7fff000000000000
  43bdb0:	bfi	x3, x4, #63, #1
  43bdb4:	fmov	v0.d[1], x3
  43bdb8:	tbnz	x0, #51, 43be24 <ferror@plt+0x37e44>
  43bdbc:	stp	x29, x30, [sp, #-32]!
  43bdc0:	mov	w0, #0x1                   	// #1
  43bdc4:	mov	x29, sp
  43bdc8:	str	q0, [sp, #16]
  43bdcc:	bl	43c148 <ferror@plt+0x38168>
  43bdd0:	ldr	q0, [sp, #16]
  43bdd4:	ldp	x29, x30, [sp], #32
  43bdd8:	ret
  43bddc:	mov	x5, #0x0                   	// #0
  43bde0:	mov	x3, #0x0                   	// #0
  43bde4:	bfxil	x3, x5, #0, #48
  43bde8:	mov	w1, #0x0                   	// #0
  43bdec:	fmov	d0, x0
  43bdf0:	bfi	x3, x1, #48, #15
  43bdf4:	bfi	x3, x4, #63, #1
  43bdf8:	fmov	v0.d[1], x3
  43bdfc:	ret
  43be00:	mov	x5, #0x0                   	// #0
  43be04:	mov	x3, #0x0                   	// #0
  43be08:	bfxil	x3, x5, #0, #48
  43be0c:	mov	w1, #0x7fff                	// #32767
  43be10:	fmov	d0, x0
  43be14:	bfi	x3, x1, #48, #15
  43be18:	bfi	x3, x4, #63, #1
  43be1c:	fmov	v0.d[1], x3
  43be20:	ret
  43be24:	ret
  43be28:	sub	w5, w2, #0xf
  43be2c:	lsl	x5, x0, x5
  43be30:	mov	x0, #0x0                   	// #0
  43be34:	b	43bd64 <ferror@plt+0x37d84>
  43be38:	stp	x29, x30, [sp, #-48]!
  43be3c:	mov	x29, sp
  43be40:	str	x19, [sp, #16]
  43be44:	str	q0, [sp, #32]
  43be48:	ldp	x3, x0, [sp, #32]
  43be4c:	mrs	x6, fpcr
  43be50:	ubfx	x2, x0, #48, #15
  43be54:	lsr	x4, x0, #63
  43be58:	add	x1, x2, #0x1
  43be5c:	ubfiz	x0, x0, #3, #48
  43be60:	tst	x1, #0x7ffe
  43be64:	and	w4, w4, #0xff
  43be68:	orr	x0, x0, x3, lsr #61
  43be6c:	lsl	x5, x3, #3
  43be70:	b.eq	43bef0 <ferror@plt+0x37f10>  // b.none
  43be74:	mov	x1, #0xffffffffffffc400    	// #-15360
  43be78:	add	x2, x2, x1
  43be7c:	cmp	x2, #0x7fe
  43be80:	b.le	43bf34 <ferror@plt+0x37f54>
  43be84:	ands	x0, x6, #0xc00000
  43be88:	b.eq	43bfcc <ferror@plt+0x37fec>  // b.none
  43be8c:	cmp	x0, #0x400, lsl #12
  43be90:	b.eq	43c100 <ferror@plt+0x38120>  // b.none
  43be94:	cmp	x0, #0x800, lsl #12
  43be98:	csel	w7, w4, wzr, eq  // eq = none
  43be9c:	cbnz	w7, 43bfcc <ferror@plt+0x37fec>
  43bea0:	mov	x1, #0xffffffffffffffff    	// #-1
  43bea4:	mov	x2, #0x7fe                 	// #2046
  43bea8:	mov	w0, #0x14                  	// #20
  43beac:	b.ne	43bf78 <ferror@plt+0x37f98>  // b.any
  43beb0:	cmp	w4, #0x0
  43beb4:	add	x3, x1, #0x8
  43beb8:	csel	x1, x3, x1, ne  // ne = any
  43bebc:	and	x3, x1, #0x80000000000000
  43bec0:	cbnz	w7, 43bf80 <ferror@plt+0x37fa0>
  43bec4:	cbnz	x3, 43bf88 <ferror@plt+0x37fa8>
  43bec8:	lsr	x1, x1, #3
  43becc:	and	w3, w2, #0x7ff
  43bed0:	and	x4, x4, #0xff
  43bed4:	bfi	x1, x3, #52, #12
  43bed8:	orr	x19, x1, x4, lsl #63
  43bedc:	bl	43c148 <ferror@plt+0x38168>
  43bee0:	fmov	d0, x19
  43bee4:	ldr	x19, [sp, #16]
  43bee8:	ldp	x29, x30, [sp], #48
  43beec:	ret
  43bef0:	orr	x1, x0, x5
  43bef4:	cbnz	x2, 43bf28 <ferror@plt+0x37f48>
  43bef8:	cbnz	x1, 43bfa4 <ferror@plt+0x37fc4>
  43befc:	mov	w0, #0x0                   	// #0
  43bf00:	and	w2, w2, #0x7ff
  43bf04:	mov	x1, #0x0                   	// #0
  43bf08:	and	x4, x4, #0xff
  43bf0c:	bfi	x1, x2, #52, #12
  43bf10:	orr	x19, x1, x4, lsl #63
  43bf14:	cbnz	w0, 43bedc <ferror@plt+0x37efc>
  43bf18:	fmov	d0, x19
  43bf1c:	ldr	x19, [sp, #16]
  43bf20:	ldp	x29, x30, [sp], #48
  43bf24:	ret
  43bf28:	cbnz	x1, 43bfd8 <ferror@plt+0x37ff8>
  43bf2c:	mov	x2, #0x7ff                 	// #2047
  43bf30:	b	43befc <ferror@plt+0x37f1c>
  43bf34:	cmp	x2, #0x0
  43bf38:	b.le	43c000 <ferror@plt+0x38020>
  43bf3c:	cmp	xzr, x3, lsl #7
  43bf40:	mov	w7, #0x0                   	// #0
  43bf44:	cset	x1, ne  // ne = any
  43bf48:	orr	x5, x1, x5, lsr #60
  43bf4c:	orr	x1, x5, x0, lsl #4
  43bf50:	mov	w0, #0x0                   	// #0
  43bf54:	tst	x5, #0x7
  43bf58:	b.eq	43c0b8 <ferror@plt+0x380d8>  // b.none
  43bf5c:	and	x3, x6, #0xc00000
  43bf60:	cmp	x3, #0x400, lsl #12
  43bf64:	b.eq	43bfbc <ferror@plt+0x37fdc>  // b.none
  43bf68:	cmp	x3, #0x800, lsl #12
  43bf6c:	mov	w0, #0x10                  	// #16
  43bf70:	b.eq	43beb0 <ferror@plt+0x37ed0>  // b.none
  43bf74:	cbz	x3, 43c0c4 <ferror@plt+0x380e4>
  43bf78:	and	x3, x1, #0x80000000000000
  43bf7c:	cbz	w7, 43bf84 <ferror@plt+0x37fa4>
  43bf80:	orr	w0, w0, #0x8
  43bf84:	cbz	x3, 43c0b8 <ferror@plt+0x380d8>
  43bf88:	cmp	x2, #0x7fe
  43bf8c:	add	x2, x2, #0x1
  43bf90:	b.eq	43c060 <ferror@plt+0x38080>  // b.none
  43bf94:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  43bf98:	and	w2, w2, #0x7ff
  43bf9c:	and	x1, x3, x1, lsr #3
  43bfa0:	b	43bf08 <ferror@plt+0x37f28>
  43bfa4:	and	x3, x6, #0xc00000
  43bfa8:	mov	w7, #0x1                   	// #1
  43bfac:	cmp	x3, #0x400, lsl #12
  43bfb0:	mov	x2, #0x0                   	// #0
  43bfb4:	mov	x1, #0x1                   	// #1
  43bfb8:	b.ne	43bf68 <ferror@plt+0x37f88>  // b.any
  43bfbc:	cbnz	w4, 43bfc4 <ferror@plt+0x37fe4>
  43bfc0:	add	x1, x1, #0x8
  43bfc4:	mov	w0, #0x10                  	// #16
  43bfc8:	b	43bebc <ferror@plt+0x37edc>
  43bfcc:	mov	x2, #0x7ff                 	// #2047
  43bfd0:	mov	w0, #0x14                  	// #20
  43bfd4:	b	43bf00 <ferror@plt+0x37f20>
  43bfd8:	mov	x3, #0x7fff                	// #32767
  43bfdc:	extr	x1, x0, x5, #60
  43bfe0:	lsr	x0, x0, #50
  43bfe4:	cmp	x2, x3
  43bfe8:	lsr	x1, x1, #3
  43bfec:	eor	w0, w0, #0x1
  43bff0:	orr	x1, x1, #0x8000000000000
  43bff4:	csel	w0, w0, wzr, eq  // eq = none
  43bff8:	mov	w2, #0x7ff                 	// #2047
  43bffc:	b	43bf08 <ferror@plt+0x37f28>
  43c000:	cmn	x2, #0x34
  43c004:	b.lt	43bfa4 <ferror@plt+0x37fc4>  // b.tstop
  43c008:	mov	x3, #0x3d                  	// #61
  43c00c:	sub	x7, x3, x2
  43c010:	orr	x0, x0, #0x8000000000000
  43c014:	cmp	x7, #0x3f
  43c018:	b.le	43c0d8 <ferror@plt+0x380f8>
  43c01c:	add	w1, w2, #0x43
  43c020:	cmp	x7, #0x40
  43c024:	mov	w3, #0xfffffffd            	// #-3
  43c028:	sub	w2, w3, w2
  43c02c:	lsl	x1, x0, x1
  43c030:	orr	x1, x5, x1
  43c034:	csel	x5, x1, x5, ne  // ne = any
  43c038:	lsr	x0, x0, x2
  43c03c:	cmp	x5, #0x0
  43c040:	cset	x1, ne  // ne = any
  43c044:	orr	x1, x1, x0
  43c048:	cmp	x1, #0x0
  43c04c:	cset	w7, ne  // ne = any
  43c050:	tst	x1, #0x7
  43c054:	b.eq	43c09c <ferror@plt+0x380bc>  // b.none
  43c058:	mov	x2, #0x0                   	// #0
  43c05c:	b	43bf5c <ferror@plt+0x37f7c>
  43c060:	mov	w3, w2
  43c064:	ands	x1, x6, #0xc00000
  43c068:	b.eq	43c090 <ferror@plt+0x380b0>  // b.none
  43c06c:	cmp	x1, #0x400, lsl #12
  43c070:	b.eq	43c118 <ferror@plt+0x38138>  // b.none
  43c074:	cmp	x1, #0x800, lsl #12
  43c078:	mov	w5, #0x7fe                 	// #2046
  43c07c:	csel	w1, w4, wzr, eq  // eq = none
  43c080:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  43c084:	cmp	w1, #0x0
  43c088:	csel	w3, w3, w5, ne  // ne = any
  43c08c:	csel	x1, xzr, x2, ne  // ne = any
  43c090:	mov	w2, #0x14                  	// #20
  43c094:	orr	w0, w0, w2
  43c098:	b	43bed0 <ferror@plt+0x37ef0>
  43c09c:	and	x3, x1, #0x80000000000000
  43c0a0:	cbnz	x1, 43c130 <ferror@plt+0x38150>
  43c0a4:	nop
  43c0a8:	mov	w0, #0x0                   	// #0
  43c0ac:	mov	x2, #0x1                   	// #1
  43c0b0:	cbnz	x3, 43bf94 <ferror@plt+0x37fb4>
  43c0b4:	mov	x2, #0x0                   	// #0
  43c0b8:	lsr	x1, x1, #3
  43c0bc:	and	w2, w2, #0x7ff
  43c0c0:	b	43bf08 <ferror@plt+0x37f28>
  43c0c4:	and	x3, x1, #0xf
  43c0c8:	cmp	x3, #0x4
  43c0cc:	add	x3, x1, #0x4
  43c0d0:	csel	x1, x3, x1, ne  // ne = any
  43c0d4:	b	43bebc <ferror@plt+0x37edc>
  43c0d8:	add	w1, w2, #0x3
  43c0dc:	sub	w2, w3, w2
  43c0e0:	lsl	x3, x5, x1
  43c0e4:	cmp	x3, #0x0
  43c0e8:	cset	x3, ne  // ne = any
  43c0ec:	lsr	x2, x5, x2
  43c0f0:	orr	x2, x2, x3
  43c0f4:	lsl	x0, x0, x1
  43c0f8:	orr	x1, x0, x2
  43c0fc:	b	43c048 <ferror@plt+0x38068>
  43c100:	cbz	w4, 43bfcc <ferror@plt+0x37fec>
  43c104:	mov	x1, #0xffffffffffffffff    	// #-1
  43c108:	mov	x2, #0x7fe                 	// #2046
  43c10c:	mov	w7, #0x0                   	// #0
  43c110:	mov	w0, #0x14                  	// #20
  43c114:	b	43bebc <ferror@plt+0x37edc>
  43c118:	cmp	w4, #0x0
  43c11c:	mov	w1, #0x7fe                 	// #2046
  43c120:	csel	w3, w2, w1, eq  // eq = none
  43c124:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  43c128:	csel	x1, xzr, x2, eq  // eq = none
  43c12c:	b	43c090 <ferror@plt+0x380b0>
  43c130:	tbz	w6, #11, 43c0a8 <ferror@plt+0x380c8>
  43c134:	mov	w0, #0x0                   	// #0
  43c138:	mov	x2, #0x0                   	// #0
  43c13c:	orr	w0, w0, #0x8
  43c140:	b	43bf84 <ferror@plt+0x37fa4>
  43c144:	nop
  43c148:	tbz	w0, #0, 43c158 <ferror@plt+0x38178>
  43c14c:	movi	v1.2s, #0x0
  43c150:	fdiv	s0, s1, s1
  43c154:	mrs	x1, fpsr
  43c158:	tbz	w0, #1, 43c16c <ferror@plt+0x3818c>
  43c15c:	fmov	s1, #1.000000000000000000e+00
  43c160:	movi	v2.2s, #0x0
  43c164:	fdiv	s0, s1, s2
  43c168:	mrs	x1, fpsr
  43c16c:	tbz	w0, #2, 43c18c <ferror@plt+0x381ac>
  43c170:	mov	w2, #0xc5ae                	// #50606
  43c174:	mov	w1, #0x7f7fffff            	// #2139095039
  43c178:	movk	w2, #0x749d, lsl #16
  43c17c:	fmov	s1, w1
  43c180:	fmov	s2, w2
  43c184:	fadd	s0, s1, s2
  43c188:	mrs	x1, fpsr
  43c18c:	tbz	w0, #3, 43c19c <ferror@plt+0x381bc>
  43c190:	movi	v1.2s, #0x80, lsl #16
  43c194:	fmul	s0, s1, s1
  43c198:	mrs	x1, fpsr
  43c19c:	tbz	w0, #4, 43c1b4 <ferror@plt+0x381d4>
  43c1a0:	mov	w0, #0x7f7fffff            	// #2139095039
  43c1a4:	fmov	s2, #1.000000000000000000e+00
  43c1a8:	fmov	s1, w0
  43c1ac:	fsub	s0, s1, s2
  43c1b0:	mrs	x0, fpsr
  43c1b4:	ret
  43c1b8:	stp	x29, x30, [sp, #-64]!
  43c1bc:	mov	x29, sp
  43c1c0:	stp	x19, x20, [sp, #16]
  43c1c4:	adrp	x20, 48d000 <ferror@plt+0x89020>
  43c1c8:	add	x20, x20, #0xde0
  43c1cc:	stp	x21, x22, [sp, #32]
  43c1d0:	adrp	x21, 48d000 <ferror@plt+0x89020>
  43c1d4:	add	x21, x21, #0xdd0
  43c1d8:	sub	x20, x20, x21
  43c1dc:	mov	w22, w0
  43c1e0:	stp	x23, x24, [sp, #48]
  43c1e4:	mov	x23, x1
  43c1e8:	mov	x24, x2
  43c1ec:	bl	403468 <memcpy@plt-0x38>
  43c1f0:	cmp	xzr, x20, asr #3
  43c1f4:	b.eq	43c220 <ferror@plt+0x38240>  // b.none
  43c1f8:	asr	x20, x20, #3
  43c1fc:	mov	x19, #0x0                   	// #0
  43c200:	ldr	x3, [x21, x19, lsl #3]
  43c204:	mov	x2, x24
  43c208:	add	x19, x19, #0x1
  43c20c:	mov	x1, x23
  43c210:	mov	w0, w22
  43c214:	blr	x3
  43c218:	cmp	x20, x19
  43c21c:	b.ne	43c200 <ferror@plt+0x38220>  // b.any
  43c220:	ldp	x19, x20, [sp, #16]
  43c224:	ldp	x21, x22, [sp, #32]
  43c228:	ldp	x23, x24, [sp, #48]
  43c22c:	ldp	x29, x30, [sp], #64
  43c230:	ret
  43c234:	nop
  43c238:	ret
  43c23c:	nop
  43c240:	adrp	x2, 48e000 <ferror@plt+0x8a020>
  43c244:	mov	x1, #0x0                   	// #0
  43c248:	ldr	x2, [x2, #1456]
  43c24c:	b	403670 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000043c250 <.fini>:
  43c250:	stp	x29, x30, [sp, #-16]!
  43c254:	mov	x29, sp
  43c258:	ldp	x29, x30, [sp], #16
  43c25c:	ret
