<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MOSES_FPGA_Design.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MOSES_FPGA_Design.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MOSES_FPGA_Design.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MOSES_FPGA_Design.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MOSES_FPGA_Design.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MOSES_FPGA_Design.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MOSES_FPGA_Design.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MOSES_FPGA_Design.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MOSES_FPGA_Design.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MOSES_FPGA_Design.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MOSES_FPGA_Design.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MOSES_FPGA_Design.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MOSES_FPGA_Design.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MOSES_FPGA_Design.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MOSES_FPGA_Design.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MOSES_FPGA_Design.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MOSES_FPGA_Design.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MOSES_FPGA_Design.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MOSES_FPGA_Design.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MOSES_FPGA_Design.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MOSES_FPGA_Design.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MOSES_FPGA_Design_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MOSES_FPGA_Design_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MOSES_FPGA_Design_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MOSES_FPGA_Design_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MOSES_FPGA_Design_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MOSES_FPGA_Design_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MOSES_FPGA_Design_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MOSES_FPGA_Design_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MOSES_FPGA_Design_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MOSES_FPGA_Design_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MOSES_FPGA_Design_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MOSES_FPGA_Design_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MOSES_FPGA_Design_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MOSES_FPGA_Design_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MOSES_FPGA_Design_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MOSES_FPGA_Design_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/DDR2_CORE.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/DDR2_CORE.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/dp_32_64.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/dp_32_64.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/fifo_42x16.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/fifo_42x16.vhd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="moses_fpga_design.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="moses_fpga_design.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="moses_fpga_design.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="pll_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1414550348" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1414550348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414550348" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4414557451738704334" xil_pn:start_ts="1414550348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414550349" xil_pn:in_ck="6319484285776514720" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2003501650803199490" xil_pn:start_ts="1414550348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Camera_Interface_ICON.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Camera_Interface_ICON.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DDR2_DataManager_ILA.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DDR2_DataManager_ILA.vhd"/>
      <outfile xil_pn:name="ipcore_dir/LOCAL_BUS_ILA.ngc"/>
      <outfile xil_pn:name="ipcore_dir/LOCAL_BUS_ILA.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1414109671" xil_pn:in_ck="2505232953397355940" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1414109671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414550349" xil_pn:in_ck="-7186897569689682795" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8513046280162888992" xil_pn:start_ts="1414550349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414550349" xil_pn:in_ck="6384566655094138851" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-647877406207383257" xil_pn:start_ts="1414550349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414550349" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7945550224255976072" xil_pn:start_ts="1414550349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422831409" xil_pn:in_ck="6668519445205343720" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-1143195588555221244" xil_pn:start_ts="1422831324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.lso"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.ngc"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.ngr"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.prj"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.stx"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.syr"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.xst"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_vhdl.prj"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1416793865" xil_pn:in_ck="8874502769374099972" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2025634755481049323" xil_pn:start_ts="1416793865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422831430" xil_pn:in_ck="-7579482315693186505" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1692177319718229009" xil_pn:start_ts="1422831409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.bld"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.ngd"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1422831527" xil_pn:in_ck="5917669213468024392" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="-8180545427794646483" xil_pn:start_ts="1422831430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.pcf"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_map.map"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_map.mrp"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_map.ncd"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_map.ngm"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_map.xrpt"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_summary.xml"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1422831596" xil_pn:in_ck="219713044956502273" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="377729956345640697" xil_pn:start_ts="1422831527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.ncd"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.pad"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.par"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.ptwx"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.unroutes"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.xpi"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_pad.csv"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_pad.txt"/>
      <outfile xil_pn:name="MOSES_FPGA_Design_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1422831644" xil_pn:in_ck="3223523197169934656" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="3210308407029400922" xil_pn:start_ts="1422831596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="moses_fpga_design.bgn"/>
      <outfile xil_pn:name="moses_fpga_design.bit"/>
      <outfile xil_pn:name="moses_fpga_design.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1422831596" xil_pn:in_ck="-2062380242094234812" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1422831577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.twr"/>
      <outfile xil_pn:name="MOSES_FPGA_Design.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
