<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 171103.01 autogenerated file 
       Input: NVDLA_CFGROM.rdl
       Parms: opendla.parms
       Date: Tue Feb 04 18:03:27 CET 2020
 -->

<map version="171103.01">
  <id>addrmap_NVDLA_CFGROM</id>
  <baseaddr>0</baseaddr>
  <shorttext>addrmap_NVDLA_CFGROM registers</shorttext>
  <regset>
    <id>NVDLA_CFGROM</id>
    <shorttext>NVDLA_CFGROM registers</shorttext>
    <baseaddr>0x0</baseaddr>
    <reg>
      <id>CFGROM_HW_VERSION</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_HW_VERSION</shorttext>
      <baseaddr>0x0</baseaddr>
      <width>32</width>
      <longtext><![CDATA[]]></longtext>
      <field>
        <id>HW_VERSION</id>
        <shorttext>HW_VERSION field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10001</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_GLB_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_GLB_DESC</shorttext>
      <baseaddr>0x4</baseaddr>
      <width>32</width>
      <field>
        <id>GLB_DESC</id>
        <shorttext>GLB_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_DESC</shorttext>
      <baseaddr>0x8</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_DESC</id>
        <shorttext>CIF_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>180002</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7ffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_CAP_INCOMPAT</shorttext>
      <baseaddr>0xc</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_CAP_INCOMPAT</id>
        <shorttext>CIF_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <longtext><![CDATA[]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_CAP_COMPAT</shorttext>
      <baseaddr>0x10</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_CAP_COMPAT</id>
        <shorttext>CIF_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1fff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_BASE_WIDTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_BASE_WIDTH</shorttext>
      <baseaddr>0x14</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_BASE_WIDTH</id>
        <shorttext>CIF_BASE_WIDTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xf</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_BASE_LATENCY</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_BASE_LATENCY</shorttext>
      <baseaddr>0x18</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_BASE_LATENCY</id>
        <shorttext>CIF_BASE_LATENCY field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>32</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_BASE_BURST_LENGTH_MAX</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_BASE_BURST_LENGTH_MAX</shorttext>
      <baseaddr>0x1c</baseaddr>
      <width>32</width>
      <field>
        <id>BASE_BURST_LENGTH_MAX</id>
        <shorttext>BASE_BURST_LENGTH_MAX field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>4</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CIF_BASE_MEM_ADDR_WIDTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CIF_BASE_MEM_ADDR_WIDTH</shorttext>
      <baseaddr>0x20</baseaddr>
      <width>32</width>
      <field>
        <id>CIF_BASE_MEM_ADDR_WIDTH</id>
        <shorttext>CIF_BASE_MEM_ADDR_WIDTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>20</reset>
        <lowidx>5</lowidx>
        <width>27</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_DESC</shorttext>
      <baseaddr>0x24</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_DESC</id>
        <shorttext>CDMA_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>340003</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_CAP_INCOMPAT</shorttext>
      <baseaddr>0x28</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_CAP_INCOMPAT</id>
        <shorttext>CDMA_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_CAP_COMPAT</shorttext>
      <baseaddr>0x2c</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_CAP_COMPAT</id>
        <shorttext>CDMA_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0x30</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_FEATURE_TYPES</id>
        <shorttext>CDMA_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0x34</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_WEIGHT_TYPES</id>
        <shorttext>CDMA_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_ATOMIC_C</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_ATOMIC_C</shorttext>
      <baseaddr>0x38</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_ATOMIC_C</id>
        <shorttext>CDMA_BASE_ATOMIC_C field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_ATOMIC_K</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_ATOMIC_K</shorttext>
      <baseaddr>0x3c</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_ATOMIC_K</id>
        <shorttext>CDMA_BASE_ATOMIC_K field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_ATOMIC_M</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_ATOMIC_M</shorttext>
      <baseaddr>0x40</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_ATOMIC_M</id>
        <shorttext>CDMA_BASE_ATOMIC_M field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_CBUF_BANK_NUM</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_CBUF_BANK_NUM</shorttext>
      <baseaddr>0x44</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_CBUF_BANK_NUM</id>
        <shorttext>CDMA_BASE_CBUF_BANK_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>20</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_CBUF_BANK_WIDTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_CBUF_BANK_WIDTH</shorttext>
      <baseaddr>0x48</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_CBUF_BANK_WIDTH</id>
        <shorttext>CDMA_BASE_CBUF_BANK_WIDTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_BASE_CBUF_BANK_DEPTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_BASE_CBUF_BANK_DEPTH</shorttext>
      <baseaddr>0x4c</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_BASE_CBUF_BANK_DEPTH</id>
        <shorttext>CDMA_BASE_CBUF_BANK_DEPTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>200</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_MULTI_BATCH_MAX</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_MULTI_BATCH_MAX</shorttext>
      <baseaddr>0x50</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_MULTI_BATCH_MAX</id>
        <shorttext>CDMA_MULTI_BATCH_MAX field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED</shorttext>
      <baseaddr>0x54</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_IMAGE_IN_FORMATS_PACKED</id>
        <shorttext>CDMA_IMAGE_IN_FORMATS_PACKED field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>cfff001</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI</shorttext>
      <baseaddr>0x58</baseaddr>
      <width>32</width>
      <field>
        <id>CDMA_IMAGE_IN_FORMATS_SEMI</id>
        <shorttext>CDMA_IMAGE_IN_FORMATS_SEMI field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_DESC</shorttext>
      <baseaddr>0x5c</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_DESC</id>
        <shorttext>CBUF_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>180004</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_CAP_INCOMPAT</shorttext>
      <baseaddr>0x60</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_CAP_INCOMPAT</id>
        <shorttext>CBUF_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_CAP_COMPAT</shorttext>
      <baseaddr>0x64</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_CAP_COMPAT</id>
        <shorttext>CBUF_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_BASE_CBUF_BANK_NUM</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_BASE_CBUF_BANK_NUM</shorttext>
      <baseaddr>0x68</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_BASE_CBUF_BANK_NUM</id>
        <shorttext>CBUF_BASE_CBUF_BANK_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>20</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_BASE_CBUF_BANK_WIDTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_BASE_CBUF_BANK_WIDTH</shorttext>
      <baseaddr>0x6c</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_BASE_CBUF_BANK_WIDTH</id>
        <shorttext>CBUF_BASE_CBUF_BANK_WIDTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_BASE_CBUF_BANK_DEPTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_BASE_CBUF_BANK_DEPTH</shorttext>
      <baseaddr>0x70</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_BASE_CBUF_BANK_DEPTH</id>
        <shorttext>CBUF_BASE_CBUF_BANK_DEPTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>200</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CBUF_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CBUF_BASE_CDMA_ID</shorttext>
      <baseaddr>0x74</baseaddr>
      <width>32</width>
      <field>
        <id>CBUF_BASE_CDMA_ID</id>
        <shorttext>CBUF_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_DESC</shorttext>
      <baseaddr>0x78</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_DESC</id>
        <shorttext>CSC_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>300005</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_CAP_INCOMPAT</shorttext>
      <baseaddr>0x7c</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_CAP_INCOMPAT</id>
        <shorttext>CSC_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_CAP_COMPAT</shorttext>
      <baseaddr>0x80</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_CAP_COMPAT</id>
        <shorttext>CSC_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0x84</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_FEATURE_TYPES</id>
        <shorttext>CSC_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0x88</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_WEIGHT_TYPES</id>
        <shorttext>CSC_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_ATOMIC_C</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_ATOMIC_C</shorttext>
      <baseaddr>0x8c</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_ATOMIC_C</id>
        <shorttext>CSC_BASE_ATOMIC_C field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_ATOMIC_K</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_ATOMIC_K</shorttext>
      <baseaddr>0x90</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_ATOMIC_K</id>
        <shorttext>CSC_BASE_ATOMIC_K field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_ATOMIC_M</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_ATOMIC_M</shorttext>
      <baseaddr>0x94</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_ATOMIC_M</id>
        <shorttext>CSC_BASE_ATOMIC_M field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_CBUF_BANK_NUM</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_CBUF_BANK_NUM</shorttext>
      <baseaddr>0x98</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_CBUF_BANK_NUM</id>
        <shorttext>CSC_BASE_CBUF_BANK_NUM field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>20</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_CBUF_BANK_WIDTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_CBUF_BANK_WIDTH</shorttext>
      <baseaddr>0x9c</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_CBUF_BANK_WIDTH</id>
        <shorttext>CSC_BASE_CBUF_BANK_WIDTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_CBUF_BANK_DEPTH</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_CBUF_BANK_DEPTH</shorttext>
      <baseaddr>0xa0</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_CBUF_BANK_DEPTH</id>
        <shorttext>CSC_BASE_CBUF_BANK_DEPTH field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>200</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_BASE_CDMA_ID</shorttext>
      <baseaddr>0xa4</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_BASE_CDMA_ID</id>
        <shorttext>CSC_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CSC_MULTI_BATCH_MAX</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CSC_MULTI_BATCH_MAX</shorttext>
      <baseaddr>0xa8</baseaddr>
      <width>32</width>
      <field>
        <id>CSC_MULTI_BATCH_MAX</id>
        <shorttext>CSC_MULTI_BATCH_MAX field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_DESC</shorttext>
      <baseaddr>0xac</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_DESC</id>
        <shorttext>CMAC_A_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1c0006</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_CAP_INCOMPAT</shorttext>
      <baseaddr>0xb0</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_CAP_INCOMPAT</id>
        <shorttext>CMAC_A_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_CAP_COMPAT</shorttext>
      <baseaddr>0xb4</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_CAP_COMPAT</id>
        <shorttext>CMAC_A_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0xb8</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_BASE_FEATURE_TYPES</id>
        <shorttext>CMAC_A_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0xbc</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_BASE_WEIGHT_TYPES</id>
        <shorttext>CMAC_A_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_BASE_ATOMIC_C</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_BASE_ATOMIC_C</shorttext>
      <baseaddr>0xc0</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_BASE_ATOMIC_C</id>
        <shorttext>CMAC_A_BASE_ATOMIC_C field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_BASE_ATOMIC_K</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_BASE_ATOMIC_K</shorttext>
      <baseaddr>0xc4</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_BASE_ATOMIC_K</id>
        <shorttext>CMAC_A_BASE_ATOMIC_K field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_A_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_A_BASE_CDMA_ID</shorttext>
      <baseaddr>0xc8</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_A_BASE_CDMA_ID</id>
        <shorttext>CMAC_A_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_DESC</shorttext>
      <baseaddr>0xcc</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_DESC</id>
        <shorttext>CMAC_B_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1c0006</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_CAP_INCOMPAT</shorttext>
      <baseaddr>0xd0</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_CAP_INCOMPAT</id>
        <shorttext>CMAC_B_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_CAP_COMPAT</shorttext>
      <baseaddr>0xd4</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_CAP_COMPAT</id>
        <shorttext>CMAC_B_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0xd8</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_BASE_FEATURE_TYPES</id>
        <shorttext>CMAC_B_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0xdc</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_BASE_WEIGHT_TYPES</id>
        <shorttext>CMAC_B_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_BASE_ATOMIC_C</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_BASE_ATOMIC_C</shorttext>
      <baseaddr>0xe0</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_BASE_ATOMIC_C</id>
        <shorttext>CMAC_B_BASE_ATOMIC_C field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_BASE_ATOMIC_K</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_BASE_ATOMIC_K</shorttext>
      <baseaddr>0xe4</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_BASE_ATOMIC_K</id>
        <shorttext>CMAC_B_BASE_ATOMIC_K field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CMAC_B_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CMAC_B_BASE_CDMA_ID</shorttext>
      <baseaddr>0xe8</baseaddr>
      <width>32</width>
      <field>
        <id>CMAC_B_BASE_CDMA_ID</id>
        <shorttext>CMAC_B_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_DESC</shorttext>
      <baseaddr>0xec</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_DESC</id>
        <shorttext>CACC_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>200007</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_CAP_INCOMPAT</shorttext>
      <baseaddr>0xf0</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_CAP_INCOMPAT</id>
        <shorttext>CACC_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_CAP_COMPAT</shorttext>
      <baseaddr>0xf4</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_CAP_COMPAT</id>
        <shorttext>CACC_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0xf8</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_BASE_FEATURE_TYPES</id>
        <shorttext>CACC_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0xfc</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_BASE_WEIGHT_TYPES</id>
        <shorttext>CACC_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_BASE_ATOMIC_C</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_BASE_ATOMIC_C</shorttext>
      <baseaddr>0x100</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_BASE_ATOMIC_C</id>
        <shorttext>CACC_BASE_ATOMIC_C field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_BASE_ATOMIC_K</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_BASE_ATOMIC_K</shorttext>
      <baseaddr>0x104</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_BASE_ATOMIC_K</id>
        <shorttext>CACC_BASE_ATOMIC_K field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_BASE_CDMA_ID</shorttext>
      <baseaddr>0x108</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_BASE_CDMA_ID</id>
        <shorttext>CACC_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CACC_MULTI_BATCH_MAX</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CACC_MULTI_BATCH_MAX</shorttext>
      <baseaddr>0x10c</baseaddr>
      <width>32</width>
      <field>
        <id>CACC_MULTI_BATCH_MAX</id>
        <shorttext>CACC_MULTI_BATCH_MAX field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_RDMA_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_RDMA_DESC</shorttext>
      <baseaddr>0x110</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_RDMA_DESC</id>
        <shorttext>SDP_RDMA_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>e0008</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_RDMA_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_RDMA_CAP_INCOMPAT</shorttext>
      <baseaddr>0x114</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_RDMA_CAP_INCOMPAT</id>
        <shorttext>SDP_RDMA_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_RDMA_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_RDMA_CAP_COMPAT</shorttext>
      <baseaddr>0x118</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_RDMA_CAP_COMPAT</id>
        <shorttext>SDP_RDMA_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_RDMA_BASE_ATOMIC_M</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_RDMA_BASE_ATOMIC_M</shorttext>
      <baseaddr>0x11c</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_RDMA_BASE_ATOMIC_M</id>
        <shorttext>SDP_RDMA_BASE_ATOMIC_M field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_RDMA_BASE_SDP_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_RDMA_BASE_SDP_ID</shorttext>
      <baseaddr>0x120</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_RDMA_BASE_SDP_ID</id>
        <shorttext>SDP_RDMA_BASE_SDP_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>9</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_DESC</shorttext>
      <baseaddr>0x124</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_DESC</id>
        <shorttext>SDP_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>200009</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_CAP_INCOMPAT</shorttext>
      <baseaddr>0x128</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_CAP_INCOMPAT</id>
        <shorttext>SDP_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_CAP_COMPAT</shorttext>
      <baseaddr>0x12c</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_CAP_COMPAT</id>
        <shorttext>SDP_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>18</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0x130</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_BASE_FEATURE_TYPES</id>
        <shorttext>SDP_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_BASE_WEIGHT_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_BASE_WEIGHT_TYPES</shorttext>
      <baseaddr>0x134</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_BASE_WEIGHT_TYPES</id>
        <shorttext>SDP_BASE_WEIGHT_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rwt</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_BASE_CDMA_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_BASE_CDMA_ID</shorttext>
      <baseaddr>0x138</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_BASE_CDMA_ID</id>
        <shorttext>SDP_BASE_CDMA_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_MULTI_BATCH_MAX</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_MULTI_BATCH_MAX</shorttext>
      <baseaddr>0x13c</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_MULTI_BATCH_MAX</id>
        <shorttext>SDP_MULTI_BATCH_MAX field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_BS_THROUGHPUT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_BS_THROUGHPUT</shorttext>
      <baseaddr>0x140</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_BS_THROUGHPUT</id>
        <shorttext>SDP_BS_THROUGHPUT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_BN_THROUGHPUT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_BN_THROUGHPUT</shorttext>
      <baseaddr>0x144</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_BN_THROUGHPUT</id>
        <shorttext>SDP_BN_THROUGHPUT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_SDP_EW_THROUGHPUT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_SDP_EW_THROUGHPUT</shorttext>
      <baseaddr>0x148</baseaddr>
      <width>32</width>
      <field>
        <id>SDP_EW_THROUGHPUT</id>
        <shorttext>SDP_EW_THROUGHPUT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_RDMA_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_RDMA_DESC</shorttext>
      <baseaddr>0x14c</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_RDMA_DESC</id>
        <shorttext>PDP_RDMA_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>e000a</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_RDMA_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_RDMA_CAP_INCOMPAT</shorttext>
      <baseaddr>0x150</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_RDMA_CAP_INCOMPAT</id>
        <shorttext>PDP_RDMA_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_RDMA_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_RDMA_CAP_COMPAT</shorttext>
      <baseaddr>0x154</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_RDMA_CAP_COMPAT</id>
        <shorttext>PDP_RDMA_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_RDMA_BASE_ATOMIC_M</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_RDMA_BASE_ATOMIC_M</shorttext>
      <baseaddr>0x158</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_RDMA_BASE_ATOMIC_M</id>
        <shorttext>PDP_RDMA_BASE_ATOMIC_M field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_RDMA_BASE_PDP_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_RDMA_BASE_PDP_ID</shorttext>
      <baseaddr>0x15c</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_RDMA_BASE_PDP_ID</id>
        <shorttext>PDP_RDMA_BASE_PDP_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>b</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_DESC</shorttext>
      <baseaddr>0x160</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_DESC</id>
        <shorttext>PDP_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10000b</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_CAP_INCOMPAT</shorttext>
      <baseaddr>0x164</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_CAP_INCOMPAT</id>
        <shorttext>PDP_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_CAP_COMPAT</shorttext>
      <baseaddr>0x168</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_CAP_COMPAT</id>
        <shorttext>PDP_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0x16c</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_BASE_FEATURE_TYPES</id>
        <shorttext>PDP_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_PDP_BASE_THROUGHPUT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_PDP_BASE_THROUGHPUT</shorttext>
      <baseaddr>0x170</baseaddr>
      <width>32</width>
      <field>
        <id>PDP_BASE_THROUGHPUT</id>
        <shorttext>PDP_BASE_THROUGHPUT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_RDMA_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_RDMA_DESC</shorttext>
      <baseaddr>0x174</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_RDMA_DESC</id>
        <shorttext>CDP_RDMA_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>e000c</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_RDMA_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_RDMA_CAP_INCOMPAT</shorttext>
      <baseaddr>0x178</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_RDMA_CAP_INCOMPAT</id>
        <shorttext>CDP_RDMA_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_RDMA_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_RDMA_CAP_COMPAT</shorttext>
      <baseaddr>0x17c</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_RDMA_CAP_COMPAT</id>
        <shorttext>CDP_RDMA_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_RDMA_BASE_ATOMIC_M</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_RDMA_BASE_ATOMIC_M</shorttext>
      <baseaddr>0x180</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_RDMA_BASE_ATOMIC_M</id>
        <shorttext>CDP_RDMA_BASE_ATOMIC_M field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>8</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_RDMA_BASE_CDP_ID</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_RDMA_BASE_CDP_ID</shorttext>
      <baseaddr>0x184</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_RDMA_BASE_CDP_ID</id>
        <shorttext>CDP_RDMA_BASE_CDP_ID field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>d</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_DESC</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_DESC</shorttext>
      <baseaddr>0x188</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_DESC</id>
        <shorttext>CDP_DESC field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10000d</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_CAP_INCOMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_CAP_INCOMPAT</shorttext>
      <baseaddr>0x18c</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_CAP_INCOMPAT</id>
        <shorttext>CDP_CAP_INCOMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_CAP_COMPAT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_CAP_COMPAT</shorttext>
      <baseaddr>0x190</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_CAP_COMPAT</id>
        <shorttext>CDP_CAP_COMPAT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_BASE_FEATURE_TYPES</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_BASE_FEATURE_TYPES</shorttext>
      <baseaddr>0x194</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_BASE_FEATURE_TYPES</id>
        <shorttext>CDP_BASE_FEATURE_TYPES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>10</reset>
        <lowidx>0</lowidx>
        <width>12</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xfff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_CDP_BASE_THROUGHPUT</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_CDP_BASE_THROUGHPUT</shorttext>
      <baseaddr>0x198</baseaddr>
      <width>32</width>
      <field>
        <id>CDP_BASE_THROUGHPUT</id>
        <shorttext>CDP_BASE_THROUGHPUT field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <hwmod></hwmod>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CFGROM_END_OF_LIST</id>
      <parentpath>NVDLA_CFGROM</parentpath>
      <shorttext>CFGROM_END_OF_LIST</shorttext>
      <baseaddr>0x19c</baseaddr>
      <width>32</width>
      <longtext><![CDATA[]]></longtext>
      <field>
        <id>END_OF_LIST</id>
        <shorttext>END_OF_LIST field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>32</width>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffffffff</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <highaddr>0x19f</highaddr>
  </regset>
</map>
