Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 04 14:48:21 2017
| Host         : DESKTOP-HPH0MN8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file final_timing_summary_routed.rpt -rpx final_timing_summary_routed.rpx
| Design       : final
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1072 register/latch pins with no clock driven by root clock pin: mpg1/Q2_reg/Q (HIGH)

 There are 1072 register/latch pins with no clock driven by root clock pin: mpg1/Q3_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mpg2/Q2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mpg2/Q3_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mpg3/Q2_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mpg3/Q3_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mpg4/Q2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mpg4/Q3_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mpg5/Q2_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mpg5/Q3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.140        0.000                      0                   51        0.237        0.000                      0                   51        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.140        0.000                      0                   51        0.237        0.000                      0                   51        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 display/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.372ns (29.192%)  route 3.328ns (70.808%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     5.226    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.478     5.704 f  display/Num_reg[3]/Q
                         net (fo=2, routed)           1.128     6.833    display/Num_reg_n_1_[3]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.318     7.151 r  display/Num[19]_i_5/O
                         net (fo=1, routed)           0.411     7.561    display/Num[19]_i_5_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.328     7.889 r  display/Num[19]_i_3/O
                         net (fo=1, routed)           0.585     8.474    display/Num[19]_i_3_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  display/Num[19]_i_2/O
                         net (fo=20, routed)          0.711     9.309    display/Num[19]_i_2_n_1
    SLICE_X34Y105        LUT2 (Prop_lut2_I0_O)        0.124     9.433 r  display/Num[0]_i_1/O
                         net (fo=1, routed)           0.493     9.926    display/Num[0]_i_1_n_1
    SLICE_X35Y105        FDRE                                         r  display/Num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.925    display/clk_IBUF_BUFG
    SLICE_X35Y105        FDRE                                         r  display/Num_reg[0]/C
                         clock pessimism              0.279    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)       -0.103    15.066    display/Num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 display/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.372ns (31.483%)  route 2.986ns (68.517%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     5.226    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.478     5.704 f  display/Num_reg[3]/Q
                         net (fo=2, routed)           1.128     6.833    display/Num_reg_n_1_[3]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.318     7.151 r  display/Num[19]_i_5/O
                         net (fo=1, routed)           0.411     7.561    display/Num[19]_i_5_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.328     7.889 r  display/Num[19]_i_3/O
                         net (fo=1, routed)           0.585     8.474    display/Num[19]_i_3_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  display/Num[19]_i_2/O
                         net (fo=20, routed)          0.862     9.460    display/Num[19]_i_2_n_1
    SLICE_X36Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.584 r  display/Num[19]_i_1/O
                         net (fo=1, routed)           0.000     9.584    display/Num[19]
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.925    display/clk_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[19]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.031    15.197    display/Num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 display/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.402ns (31.951%)  route 2.986ns (68.049%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     5.226    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.478     5.704 f  display/Num_reg[3]/Q
                         net (fo=2, routed)           1.128     6.833    display/Num_reg_n_1_[3]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.318     7.151 r  display/Num[19]_i_5/O
                         net (fo=1, routed)           0.411     7.561    display/Num[19]_i_5_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.328     7.889 r  display/Num[19]_i_3/O
                         net (fo=1, routed)           0.585     8.474    display/Num[19]_i_3_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  display/Num[19]_i_2/O
                         net (fo=20, routed)          0.862     9.460    display/Num[19]_i_2_n_1
    SLICE_X36Y105        LUT2 (Prop_lut2_I1_O)        0.154     9.614 r  display/Num[5]_i_1/O
                         net (fo=1, routed)           0.000     9.614    display/Num[5]
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.925    display/clk_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[5]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.075    15.241    display/Num_reg[5]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 display/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.372ns (31.591%)  route 2.971ns (68.409%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     5.226    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.478     5.704 f  display/Num_reg[3]/Q
                         net (fo=2, routed)           1.128     6.833    display/Num_reg_n_1_[3]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.318     7.151 r  display/Num[19]_i_5/O
                         net (fo=1, routed)           0.411     7.561    display/Num[19]_i_5_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.328     7.889 r  display/Num[19]_i_3/O
                         net (fo=1, routed)           0.585     8.474    display/Num[19]_i_3_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  display/Num[19]_i_2/O
                         net (fo=20, routed)          0.847     9.445    display/Num[19]_i_2_n_1
    SLICE_X34Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.569 r  display/Num[13]_i_1/O
                         net (fo=1, routed)           0.000     9.569    display/Num[13]
    SLICE_X34Y106        FDRE                                         r  display/Num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.925    display/clk_IBUF_BUFG
    SLICE_X34Y106        FDRE                                         r  display/Num_reg[13]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X34Y106        FDRE (Setup_fdre_C_D)        0.081    15.247    display/Num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 display/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.400ns (32.030%)  route 2.971ns (67.970%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     5.226    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.478     5.704 f  display/Num_reg[3]/Q
                         net (fo=2, routed)           1.128     6.833    display/Num_reg_n_1_[3]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.318     7.151 r  display/Num[19]_i_5/O
                         net (fo=1, routed)           0.411     7.561    display/Num[19]_i_5_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.328     7.889 r  display/Num[19]_i_3/O
                         net (fo=1, routed)           0.585     8.474    display/Num[19]_i_3_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  display/Num[19]_i_2/O
                         net (fo=20, routed)          0.847     9.445    display/Num[19]_i_2_n_1
    SLICE_X34Y106        LUT2 (Prop_lut2_I1_O)        0.152     9.597 r  display/Num[8]_i_1/O
                         net (fo=1, routed)           0.000     9.597    display/Num[8]
    SLICE_X34Y106        FDRE                                         r  display/Num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.925    display/clk_IBUF_BUFG
    SLICE_X34Y106        FDRE                                         r  display/Num_reg[8]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X34Y106        FDRE (Setup_fdre_C_D)        0.118    15.284    display/Num_reg[8]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 display/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.372ns (32.712%)  route 2.822ns (67.288%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     5.226    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.478     5.704 f  display/Num_reg[3]/Q
                         net (fo=2, routed)           1.128     6.833    display/Num_reg_n_1_[3]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.318     7.151 r  display/Num[19]_i_5/O
                         net (fo=1, routed)           0.411     7.561    display/Num[19]_i_5_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.328     7.889 r  display/Num[19]_i_3/O
                         net (fo=1, routed)           0.585     8.474    display/Num[19]_i_3_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  display/Num[19]_i_2/O
                         net (fo=20, routed)          0.698     9.296    display/Num[19]_i_2_n_1
    SLICE_X36Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.420 r  display/Num[17]_i_1/O
                         net (fo=1, routed)           0.000     9.420    display/Num[17]
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.925    display/clk_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[17]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.029    15.195    display/Num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 display/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.372ns (32.774%)  route 2.814ns (67.226%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     5.226    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.478     5.704 f  display/Num_reg[3]/Q
                         net (fo=2, routed)           1.128     6.833    display/Num_reg_n_1_[3]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.318     7.151 r  display/Num[19]_i_5/O
                         net (fo=1, routed)           0.411     7.561    display/Num[19]_i_5_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.328     7.889 r  display/Num[19]_i_3/O
                         net (fo=1, routed)           0.585     8.474    display/Num[19]_i_3_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  display/Num[19]_i_2/O
                         net (fo=20, routed)          0.690     9.289    display/Num[19]_i_2_n_1
    SLICE_X36Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.413 r  display/Num[18]_i_1/O
                         net (fo=1, routed)           0.000     9.413    display/Num[18]
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.925    display/clk_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[18]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.031    15.197    display/Num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 display/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.398ns (33.127%)  route 2.822ns (66.873%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     5.226    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.478     5.704 f  display/Num_reg[3]/Q
                         net (fo=2, routed)           1.128     6.833    display/Num_reg_n_1_[3]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.318     7.151 r  display/Num[19]_i_5/O
                         net (fo=1, routed)           0.411     7.561    display/Num[19]_i_5_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.328     7.889 r  display/Num[19]_i_3/O
                         net (fo=1, routed)           0.585     8.474    display/Num[19]_i_3_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  display/Num[19]_i_2/O
                         net (fo=20, routed)          0.698     9.296    display/Num[19]_i_2_n_1
    SLICE_X36Y105        LUT2 (Prop_lut2_I1_O)        0.150     9.446 r  display/Num[4]_i_1/O
                         net (fo=1, routed)           0.000     9.446    display/Num[4]
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.925    display/clk_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[4]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.075    15.241    display/Num_reg[4]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 display/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.400ns (33.221%)  route 2.814ns (66.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     5.226    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.478     5.704 f  display/Num_reg[3]/Q
                         net (fo=2, routed)           1.128     6.833    display/Num_reg_n_1_[3]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.318     7.151 r  display/Num[19]_i_5/O
                         net (fo=1, routed)           0.411     7.561    display/Num[19]_i_5_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.328     7.889 r  display/Num[19]_i_3/O
                         net (fo=1, routed)           0.585     8.474    display/Num[19]_i_3_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  display/Num[19]_i_2/O
                         net (fo=20, routed)          0.690     9.289    display/Num[19]_i_2_n_1
    SLICE_X36Y105        LUT2 (Prop_lut2_I1_O)        0.152     9.441 r  display/Num[7]_i_1/O
                         net (fo=1, routed)           0.000     9.441    display/Num[7]
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.925    display/clk_IBUF_BUFG
    SLICE_X36Y105        FDRE                                         r  display/Num_reg[7]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.075    15.241    display/Num_reg[7]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 display/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/Num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.372ns (32.847%)  route 2.805ns (67.153%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.624     5.226    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.478     5.704 f  display/Num_reg[3]/Q
                         net (fo=2, routed)           1.128     6.833    display/Num_reg_n_1_[3]
    SLICE_X34Y105        LUT4 (Prop_lut4_I1_O)        0.318     7.151 r  display/Num[19]_i_5/O
                         net (fo=1, routed)           0.411     7.561    display/Num[19]_i_5_n_1
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.328     7.889 r  display/Num[19]_i_3/O
                         net (fo=1, routed)           0.585     8.474    display/Num[19]_i_3_n_1
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.598 r  display/Num[19]_i_2/O
                         net (fo=20, routed)          0.681     9.279    display/Num[19]_i_2_n_1
    SLICE_X34Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.403 r  display/Num[16]_i_1/O
                         net (fo=1, routed)           0.000     9.403    display/Num[16]
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.503    14.925    display/clk_IBUF_BUFG
    SLICE_X34Y105        FDRE                                         r  display/Num_reg[16]/C
                         clock pessimism              0.301    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)        0.079    15.270    display/Num_reg[16]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mpg2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg2/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.483    mpg2/clk_IBUF_BUFG
    SLICE_X33Y108        FDRE                                         r  mpg2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  mpg2/Q2_reg/Q
                         net (fo=2, routed)           0.181     1.806    mpg2/Q2
    SLICE_X33Y111        FDRE                                         r  mpg2/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.999    mpg2/clk_IBUF_BUFG
    SLICE_X33Y111        FDRE                                         r  mpg2/Q3_reg/C
                         clock pessimism             -0.500     1.498    
    SLICE_X33Y111        FDRE (Hold_fdre_C_D)         0.070     1.568    mpg2/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.254%)  route 0.193ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.566     1.485    mpg1/clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.193     1.819    mpg1/Q2
    SLICE_X50Y96         FDRE                                         r  mpg1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.835     2.000    mpg1/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  mpg1/Q3_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.059     1.579    mpg1/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mpg4/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg4/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.483    mpg4/clk_IBUF_BUFG
    SLICE_X33Y108        FDRE                                         r  mpg4/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  mpg4/Q2_reg/Q
                         net (fo=2, routed)           0.181     1.806    mpg4/Q2
    SLICE_X33Y111        FDRE                                         r  mpg4/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.999    mpg4/clk_IBUF_BUFG
    SLICE_X33Y111        FDRE                                         r  mpg4/Q3_reg/C
                         clock pessimism             -0.500     1.498    
    SLICE_X33Y111        FDRE (Hold_fdre_C_D)         0.066     1.564    mpg4/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mpg1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.781%)  route 0.306ns (62.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.566     1.485    mpg1/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  mpg1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  mpg1/count_reg[2]/Q
                         net (fo=2, routed)           0.065     1.691    mpg1/mpg5/count_reg[2]
    SLICE_X33Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.736 r  mpg1/Q1_i_1/O
                         net (fo=5, routed)           0.241     1.978    mpg1/eqOp
    SLICE_X32Y96         FDRE                                         r  mpg1/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.842     2.007    mpg1/clk_IBUF_BUFG
    SLICE_X32Y96         FDRE                                         r  mpg1/Q1_reg/C
                         clock pessimism             -0.245     1.761    
    SLICE_X32Y96         FDRE (Hold_fdre_C_CE)       -0.039     1.722    mpg1/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mpg2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.045%)  route 0.203ns (58.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.566     1.485    mpg2/clk_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  mpg2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  mpg2/Q1_reg/Q
                         net (fo=1, routed)           0.203     1.829    mpg2/Q1_reg_n_1
    SLICE_X33Y108        FDRE                                         r  mpg2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.835     2.000    mpg2/clk_IBUF_BUFG
    SLICE_X33Y108        FDRE                                         r  mpg2/Q2_reg/C
                         clock pessimism             -0.500     1.499    
    SLICE_X33Y108        FDRE (Hold_fdre_C_D)         0.070     1.569    mpg2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mpg4/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg4/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.894%)  route 0.204ns (59.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.566     1.485    mpg4/clk_IBUF_BUFG
    SLICE_X32Y100        FDRE                                         r  mpg4/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  mpg4/Q1_reg/Q
                         net (fo=1, routed)           0.204     1.830    mpg4/Q1_reg_n_1
    SLICE_X33Y108        FDRE                                         r  mpg4/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.835     2.000    mpg4/clk_IBUF_BUFG
    SLICE_X33Y108        FDRE                                         r  mpg4/Q2_reg/C
                         clock pessimism             -0.500     1.499    
    SLICE_X33Y108        FDRE (Hold_fdre_C_D)         0.066     1.565    mpg4/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mpg1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.484    mpg1/clk_IBUF_BUFG
    SLICE_X32Y104        FDRE                                         r  mpg1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  mpg1/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.758    mpg1/mpg5/count_reg[14]
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  mpg1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    mpg1/count_reg[12]_i_1_n_6
    SLICE_X32Y104        FDRE                                         r  mpg1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.836     2.001    mpg1/clk_IBUF_BUFG
    SLICE_X32Y104        FDRE                                         r  mpg1/count_reg[14]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.105     1.589    mpg1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mpg1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.566     1.485    mpg1/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  mpg1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  mpg1/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.759    mpg1/mpg5/count_reg[2]
    SLICE_X32Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.870 r  mpg1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    mpg1/count_reg[0]_i_1_n_6
    SLICE_X32Y101        FDRE                                         r  mpg1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.837     2.002    mpg1/clk_IBUF_BUFG
    SLICE_X32Y101        FDRE                                         r  mpg1/count_reg[2]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X32Y101        FDRE (Hold_fdre_C_D)         0.105     1.590    mpg1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mpg1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.566     1.485    mpg1/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  mpg1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  mpg1/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.759    mpg1/mpg5/count_reg[6]
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.870 r  mpg1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    mpg1/count_reg[4]_i_1_n_6
    SLICE_X32Y102        FDRE                                         r  mpg1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.837     2.002    mpg1/clk_IBUF_BUFG
    SLICE_X32Y102        FDRE                                         r  mpg1/count_reg[6]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.105     1.590    mpg1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mpg1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.484    mpg1/clk_IBUF_BUFG
    SLICE_X32Y103        FDRE                                         r  mpg1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  mpg1/count_reg[10]/Q
                         net (fo=2, routed)           0.134     1.759    mpg1/mpg5/count_reg[10]
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.870 r  mpg1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    mpg1/count_reg[8]_i_1_n_6
    SLICE_X32Y103        FDRE                                         r  mpg1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.836     2.001    mpg1/clk_IBUF_BUFG
    SLICE_X32Y103        FDRE                                         r  mpg1/count_reg[10]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X32Y103        FDRE (Hold_fdre_C_D)         0.105     1.589    mpg1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y103   mpg1/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y100   mpg2/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y108   mpg2/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y111   mpg2/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y100   mpg3/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y115   mpg3/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y115   mpg3/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y100   mpg4/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y108   mpg4/Q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y108   mpg5/Q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y107   display/Num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y107   display/Num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y103   mpg1/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y103   mpg1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y103   mpg1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y104   mpg1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y104   mpg1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y104   mpg1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y104   mpg1/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y108   mpg2/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y108   mpg4/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y103   mpg1/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y103   mpg1/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y100   mpg2/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y100   mpg2/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y108   mpg2/Q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y111   mpg2/Q3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y100   mpg3/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y100   mpg3/Q1_reg/C



