// Seed: 361835589
`timescale 1 ps / 1ps `timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  output id_1;
  assign id_2 = 1'b0;
  logic id_4;
  assign #1 id_1 = id_3;
  logic id_5;
endmodule
