
STM32F746_LinerSpeedInterrupt_Absolute_Homing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002048  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08002210  08002210  00012210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002220  08002220  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002220  08002220  00012220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002228  08002228  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002228  08002228  00012228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800222c  0800222c  0001222c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002230  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  0800223c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  0800223c  000200cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ed00  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e0d  00000000  00000000  0002ed3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000c339  00000000  00000000  00030b49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000808  00000000  00000000  0003ce88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001af8  00000000  00000000  0003d690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024f71  00000000  00000000  0003f188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010564  00000000  00000000  000640f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e9e1e  00000000  00000000  0007465d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015e47b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001c90  00000000  00000000  0015e4cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080021f8 	.word	0x080021f8

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	080021f8 	.word	0x080021f8

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000218:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800021c:	f000 b974 	b.w	8000508 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	4604      	mov	r4, r0
 8000240:	468e      	mov	lr, r1
 8000242:	2b00      	cmp	r3, #0
 8000244:	d14d      	bne.n	80002e2 <__udivmoddi4+0xaa>
 8000246:	428a      	cmp	r2, r1
 8000248:	4694      	mov	ip, r2
 800024a:	d969      	bls.n	8000320 <__udivmoddi4+0xe8>
 800024c:	fab2 f282 	clz	r2, r2
 8000250:	b152      	cbz	r2, 8000268 <__udivmoddi4+0x30>
 8000252:	fa01 f302 	lsl.w	r3, r1, r2
 8000256:	f1c2 0120 	rsb	r1, r2, #32
 800025a:	fa20 f101 	lsr.w	r1, r0, r1
 800025e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000262:	ea41 0e03 	orr.w	lr, r1, r3
 8000266:	4094      	lsls	r4, r2
 8000268:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800026c:	0c21      	lsrs	r1, r4, #16
 800026e:	fbbe f6f8 	udiv	r6, lr, r8
 8000272:	fa1f f78c 	uxth.w	r7, ip
 8000276:	fb08 e316 	mls	r3, r8, r6, lr
 800027a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800027e:	fb06 f107 	mul.w	r1, r6, r7
 8000282:	4299      	cmp	r1, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x64>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800028e:	f080 811f 	bcs.w	80004d0 <__udivmoddi4+0x298>
 8000292:	4299      	cmp	r1, r3
 8000294:	f240 811c 	bls.w	80004d0 <__udivmoddi4+0x298>
 8000298:	3e02      	subs	r6, #2
 800029a:	4463      	add	r3, ip
 800029c:	1a5b      	subs	r3, r3, r1
 800029e:	b2a4      	uxth	r4, r4
 80002a0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a4:	fb08 3310 	mls	r3, r8, r0, r3
 80002a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ac:	fb00 f707 	mul.w	r7, r0, r7
 80002b0:	42a7      	cmp	r7, r4
 80002b2:	d90a      	bls.n	80002ca <__udivmoddi4+0x92>
 80002b4:	eb1c 0404 	adds.w	r4, ip, r4
 80002b8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002bc:	f080 810a 	bcs.w	80004d4 <__udivmoddi4+0x29c>
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	f240 8107 	bls.w	80004d4 <__udivmoddi4+0x29c>
 80002c6:	4464      	add	r4, ip
 80002c8:	3802      	subs	r0, #2
 80002ca:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ce:	1be4      	subs	r4, r4, r7
 80002d0:	2600      	movs	r6, #0
 80002d2:	b11d      	cbz	r5, 80002dc <__udivmoddi4+0xa4>
 80002d4:	40d4      	lsrs	r4, r2
 80002d6:	2300      	movs	r3, #0
 80002d8:	e9c5 4300 	strd	r4, r3, [r5]
 80002dc:	4631      	mov	r1, r6
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d909      	bls.n	80002fa <__udivmoddi4+0xc2>
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	f000 80ef 	beq.w	80004ca <__udivmoddi4+0x292>
 80002ec:	2600      	movs	r6, #0
 80002ee:	e9c5 0100 	strd	r0, r1, [r5]
 80002f2:	4630      	mov	r0, r6
 80002f4:	4631      	mov	r1, r6
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	fab3 f683 	clz	r6, r3
 80002fe:	2e00      	cmp	r6, #0
 8000300:	d14a      	bne.n	8000398 <__udivmoddi4+0x160>
 8000302:	428b      	cmp	r3, r1
 8000304:	d302      	bcc.n	800030c <__udivmoddi4+0xd4>
 8000306:	4282      	cmp	r2, r0
 8000308:	f200 80f9 	bhi.w	80004fe <__udivmoddi4+0x2c6>
 800030c:	1a84      	subs	r4, r0, r2
 800030e:	eb61 0303 	sbc.w	r3, r1, r3
 8000312:	2001      	movs	r0, #1
 8000314:	469e      	mov	lr, r3
 8000316:	2d00      	cmp	r5, #0
 8000318:	d0e0      	beq.n	80002dc <__udivmoddi4+0xa4>
 800031a:	e9c5 4e00 	strd	r4, lr, [r5]
 800031e:	e7dd      	b.n	80002dc <__udivmoddi4+0xa4>
 8000320:	b902      	cbnz	r2, 8000324 <__udivmoddi4+0xec>
 8000322:	deff      	udf	#255	; 0xff
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	2a00      	cmp	r2, #0
 800032a:	f040 8092 	bne.w	8000452 <__udivmoddi4+0x21a>
 800032e:	eba1 010c 	sub.w	r1, r1, ip
 8000332:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000336:	fa1f fe8c 	uxth.w	lr, ip
 800033a:	2601      	movs	r6, #1
 800033c:	0c20      	lsrs	r0, r4, #16
 800033e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000342:	fb07 1113 	mls	r1, r7, r3, r1
 8000346:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800034a:	fb0e f003 	mul.w	r0, lr, r3
 800034e:	4288      	cmp	r0, r1
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x12c>
 8000352:	eb1c 0101 	adds.w	r1, ip, r1
 8000356:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x12a>
 800035c:	4288      	cmp	r0, r1
 800035e:	f200 80cb 	bhi.w	80004f8 <__udivmoddi4+0x2c0>
 8000362:	4643      	mov	r3, r8
 8000364:	1a09      	subs	r1, r1, r0
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb1 f0f7 	udiv	r0, r1, r7
 800036c:	fb07 1110 	mls	r1, r7, r0, r1
 8000370:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000374:	fb0e fe00 	mul.w	lr, lr, r0
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x156>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000384:	d202      	bcs.n	800038c <__udivmoddi4+0x154>
 8000386:	45a6      	cmp	lr, r4
 8000388:	f200 80bb 	bhi.w	8000502 <__udivmoddi4+0x2ca>
 800038c:	4608      	mov	r0, r1
 800038e:	eba4 040e 	sub.w	r4, r4, lr
 8000392:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000396:	e79c      	b.n	80002d2 <__udivmoddi4+0x9a>
 8000398:	f1c6 0720 	rsb	r7, r6, #32
 800039c:	40b3      	lsls	r3, r6
 800039e:	fa22 fc07 	lsr.w	ip, r2, r7
 80003a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a6:	fa20 f407 	lsr.w	r4, r0, r7
 80003aa:	fa01 f306 	lsl.w	r3, r1, r6
 80003ae:	431c      	orrs	r4, r3
 80003b0:	40f9      	lsrs	r1, r7
 80003b2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ba:	fbb1 f8f9 	udiv	r8, r1, r9
 80003be:	0c20      	lsrs	r0, r4, #16
 80003c0:	fa1f fe8c 	uxth.w	lr, ip
 80003c4:	fb09 1118 	mls	r1, r9, r8, r1
 80003c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003cc:	fb08 f00e 	mul.w	r0, r8, lr
 80003d0:	4288      	cmp	r0, r1
 80003d2:	fa02 f206 	lsl.w	r2, r2, r6
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b8>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003e0:	f080 8088 	bcs.w	80004f4 <__udivmoddi4+0x2bc>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f240 8085 	bls.w	80004f4 <__udivmoddi4+0x2bc>
 80003ea:	f1a8 0802 	sub.w	r8, r8, #2
 80003ee:	4461      	add	r1, ip
 80003f0:	1a09      	subs	r1, r1, r0
 80003f2:	b2a4      	uxth	r4, r4
 80003f4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003f8:	fb09 1110 	mls	r1, r9, r0, r1
 80003fc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000400:	fb00 fe0e 	mul.w	lr, r0, lr
 8000404:	458e      	cmp	lr, r1
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1e2>
 8000408:	eb1c 0101 	adds.w	r1, ip, r1
 800040c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000410:	d26c      	bcs.n	80004ec <__udivmoddi4+0x2b4>
 8000412:	458e      	cmp	lr, r1
 8000414:	d96a      	bls.n	80004ec <__udivmoddi4+0x2b4>
 8000416:	3802      	subs	r0, #2
 8000418:	4461      	add	r1, ip
 800041a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800041e:	fba0 9402 	umull	r9, r4, r0, r2
 8000422:	eba1 010e 	sub.w	r1, r1, lr
 8000426:	42a1      	cmp	r1, r4
 8000428:	46c8      	mov	r8, r9
 800042a:	46a6      	mov	lr, r4
 800042c:	d356      	bcc.n	80004dc <__udivmoddi4+0x2a4>
 800042e:	d053      	beq.n	80004d8 <__udivmoddi4+0x2a0>
 8000430:	b15d      	cbz	r5, 800044a <__udivmoddi4+0x212>
 8000432:	ebb3 0208 	subs.w	r2, r3, r8
 8000436:	eb61 010e 	sbc.w	r1, r1, lr
 800043a:	fa01 f707 	lsl.w	r7, r1, r7
 800043e:	fa22 f306 	lsr.w	r3, r2, r6
 8000442:	40f1      	lsrs	r1, r6
 8000444:	431f      	orrs	r7, r3
 8000446:	e9c5 7100 	strd	r7, r1, [r5]
 800044a:	2600      	movs	r6, #0
 800044c:	4631      	mov	r1, r6
 800044e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000452:	f1c2 0320 	rsb	r3, r2, #32
 8000456:	40d8      	lsrs	r0, r3
 8000458:	fa0c fc02 	lsl.w	ip, ip, r2
 800045c:	fa21 f303 	lsr.w	r3, r1, r3
 8000460:	4091      	lsls	r1, r2
 8000462:	4301      	orrs	r1, r0
 8000464:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000470:	fb07 3610 	mls	r6, r7, r0, r3
 8000474:	0c0b      	lsrs	r3, r1, #16
 8000476:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800047a:	fb00 f60e 	mul.w	r6, r0, lr
 800047e:	429e      	cmp	r6, r3
 8000480:	fa04 f402 	lsl.w	r4, r4, r2
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x260>
 8000486:	eb1c 0303 	adds.w	r3, ip, r3
 800048a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800048e:	d22f      	bcs.n	80004f0 <__udivmoddi4+0x2b8>
 8000490:	429e      	cmp	r6, r3
 8000492:	d92d      	bls.n	80004f0 <__udivmoddi4+0x2b8>
 8000494:	3802      	subs	r0, #2
 8000496:	4463      	add	r3, ip
 8000498:	1b9b      	subs	r3, r3, r6
 800049a:	b289      	uxth	r1, r1
 800049c:	fbb3 f6f7 	udiv	r6, r3, r7
 80004a0:	fb07 3316 	mls	r3, r7, r6, r3
 80004a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a8:	fb06 f30e 	mul.w	r3, r6, lr
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x28a>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004b8:	d216      	bcs.n	80004e8 <__udivmoddi4+0x2b0>
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d914      	bls.n	80004e8 <__udivmoddi4+0x2b0>
 80004be:	3e02      	subs	r6, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	1ac9      	subs	r1, r1, r3
 80004c4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004c8:	e738      	b.n	800033c <__udivmoddi4+0x104>
 80004ca:	462e      	mov	r6, r5
 80004cc:	4628      	mov	r0, r5
 80004ce:	e705      	b.n	80002dc <__udivmoddi4+0xa4>
 80004d0:	4606      	mov	r6, r0
 80004d2:	e6e3      	b.n	800029c <__udivmoddi4+0x64>
 80004d4:	4618      	mov	r0, r3
 80004d6:	e6f8      	b.n	80002ca <__udivmoddi4+0x92>
 80004d8:	454b      	cmp	r3, r9
 80004da:	d2a9      	bcs.n	8000430 <__udivmoddi4+0x1f8>
 80004dc:	ebb9 0802 	subs.w	r8, r9, r2
 80004e0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004e4:	3801      	subs	r0, #1
 80004e6:	e7a3      	b.n	8000430 <__udivmoddi4+0x1f8>
 80004e8:	4646      	mov	r6, r8
 80004ea:	e7ea      	b.n	80004c2 <__udivmoddi4+0x28a>
 80004ec:	4620      	mov	r0, r4
 80004ee:	e794      	b.n	800041a <__udivmoddi4+0x1e2>
 80004f0:	4640      	mov	r0, r8
 80004f2:	e7d1      	b.n	8000498 <__udivmoddi4+0x260>
 80004f4:	46d0      	mov	r8, sl
 80004f6:	e77b      	b.n	80003f0 <__udivmoddi4+0x1b8>
 80004f8:	3b02      	subs	r3, #2
 80004fa:	4461      	add	r1, ip
 80004fc:	e732      	b.n	8000364 <__udivmoddi4+0x12c>
 80004fe:	4630      	mov	r0, r6
 8000500:	e709      	b.n	8000316 <__udivmoddi4+0xde>
 8000502:	4464      	add	r4, ip
 8000504:	3802      	subs	r0, #2
 8000506:	e742      	b.n	800038e <__udivmoddi4+0x156>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <Step0>:
	//pull+




	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 800050c:	4807      	ldr	r0, [pc, #28]	; (800052c <Step0+0x20>)
 800050e:	2200      	movs	r2, #0
 8000510:	f44f 5180 	mov.w	r1, #4096	; 0x1000
void Step0(){
 8000514:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8000516:	f000 fd83 	bl	8001020 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 800051a:	2201      	movs	r2, #1
 800051c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000520:	4802      	ldr	r0, [pc, #8]	; (800052c <Step0+0x20>)
	/*
	 * pull-
	 * HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
	 * HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
	 */
}
 8000522:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8000526:	f000 bd7b 	b.w	8001020 <HAL_GPIO_WritePin>
 800052a:	bf00      	nop
 800052c:	40020800 	.word	0x40020800

08000530 <Dir0>:

void Dir0(int dir){
 8000530:	4602      	mov	r2, r0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, dir);
 8000532:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000536:	4802      	ldr	r0, [pc, #8]	; (8000540 <Dir0+0x10>)
 8000538:	b2d2      	uxtb	r2, r2
 800053a:	f000 bd71 	b.w	8001020 <HAL_GPIO_WritePin>
 800053e:	bf00      	nop
 8000540:	40020800 	.word	0x40020800

08000544 <HAL_GPIO_EXTI_Callback>:
	if(GPIO_Pin == GPIO_PIN_9 ){
 8000544:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000548:	d000      	beq.n	800054c <HAL_GPIO_EXTI_Callback+0x8>
 800054a:	4770      	bx	lr
		if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9)){
 800054c:	4601      	mov	r1, r0
 800054e:	480b      	ldr	r0, [pc, #44]	; (800057c <HAL_GPIO_EXTI_Callback+0x38>)
{
 8000550:	b508      	push	{r3, lr}
		if(!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9)){
 8000552:	f000 fd5f 	bl	8001014 <HAL_GPIO_ReadPin>
 8000556:	b920      	cbnz	r0, 8000562 <HAL_GPIO_EXTI_Callback+0x1e>
			end_stop_state |= 1;
 8000558:	4a09      	ldr	r2, [pc, #36]	; (8000580 <HAL_GPIO_EXTI_Callback+0x3c>)
 800055a:	7813      	ldrb	r3, [r2, #0]
 800055c:	f043 0301 	orr.w	r3, r3, #1
 8000560:	7013      	strb	r3, [r2, #0]
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9)){
 8000562:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000566:	4805      	ldr	r0, [pc, #20]	; (800057c <HAL_GPIO_EXTI_Callback+0x38>)
 8000568:	f000 fd54 	bl	8001014 <HAL_GPIO_ReadPin>
 800056c:	b120      	cbz	r0, 8000578 <HAL_GPIO_EXTI_Callback+0x34>
			end_stop_state &= ~1;
 800056e:	4a04      	ldr	r2, [pc, #16]	; (8000580 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000570:	7813      	ldrb	r3, [r2, #0]
 8000572:	f023 0301 	bic.w	r3, r3, #1
 8000576:	7013      	strb	r3, [r2, #0]
}
 8000578:	bd08      	pop	{r3, pc}
 800057a:	bf00      	nop
 800057c:	40020800 	.word	0x40020800
 8000580:	20000028 	.word	0x20000028

08000584 <HAL_TIM_OC_DelayElapsedCallback>:

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, mind);

}

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 8000584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);
	unsigned int tmpCtr = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1);		//現在のコンペアの値を入れている
 8000586:	4f5e      	ldr	r7, [pc, #376]	; (8000700 <HAL_TIM_OC_DelayElapsedCallback+0x17c>)
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65500);
 8000588:	f64f 73dc 	movw	r3, #65500	; 0xffdc


	for (int i = 0; i < NUM_STEPPERS; i++){
		if ( ! ( (1 << i) & remainingSteppersFlag )){
 800058c:	4d5d      	ldr	r5, [pc, #372]	; (8000704 <HAL_TIM_OC_DelayElapsedCallback+0x180>)
	unsigned int tmpCtr = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1);		//現在のコンペアの値を入れている
 800058e:	6838      	ldr	r0, [r7, #0]
 8000590:	6b42      	ldr	r2, [r0, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65500);
 8000592:	6343      	str	r3, [r0, #52]	; 0x34
		if ( ! ( (1 << i) & remainingSteppersFlag )){
 8000594:	782b      	ldrb	r3, [r5, #0]
 8000596:	07d9      	lsls	r1, r3, #31
 8000598:	d555      	bpl.n	8000646 <HAL_TIM_OC_DelayElapsedCallback+0xc2>
			continue;
		}

		if( homing_flag & (1 << i)){
 800059a:	4b5b      	ldr	r3, [pc, #364]	; (8000708 <HAL_TIM_OC_DelayElapsedCallback+0x184>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	07db      	lsls	r3, r3, #31
 80005a0:	d504      	bpl.n	80005ac <HAL_TIM_OC_DelayElapsedCallback+0x28>
			if(end_stop_state & (1 << i)){
 80005a2:	4b5a      	ldr	r3, [pc, #360]	; (800070c <HAL_TIM_OC_DelayElapsedCallback+0x188>)
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	07de      	lsls	r6, r3, #31
 80005a8:	f100 809b 	bmi.w	80006e2 <HAL_TIM_OC_DelayElapsedCallback+0x15e>
				remainingSteppersFlag &= ~(1 << i);
				continue;
			}
		}

		if ( ! (nextStepperFlag & (1 << i)) ){
 80005ac:	4e58      	ldr	r6, [pc, #352]	; (8000710 <HAL_TIM_OC_DelayElapsedCallback+0x18c>)
 80005ae:	7833      	ldrb	r3, [r6, #0]
 80005b0:	07dc      	lsls	r4, r3, #31
 80005b2:	f140 8091 	bpl.w	80006d8 <HAL_TIM_OC_DelayElapsedCallback+0x154>

		volatile stepperInfo* s = &steppers[i];



		if( (s->stepCount) < (s->totalSteps) ){
 80005b6:	4c57      	ldr	r4, [pc, #348]	; (8000714 <HAL_TIM_OC_DelayElapsedCallback+0x190>)
 80005b8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80005ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80005bc:	429a      	cmp	r2, r3
 80005be:	d20e      	bcs.n	80005de <HAL_TIM_OC_DelayElapsedCallback+0x5a>
			s->stepFunc();
 80005c0:	68e3      	ldr	r3, [r4, #12]
 80005c2:	4798      	blx	r3
			s->stepCount++;
 80005c4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80005c6:	3301      	adds	r3, #1
 80005c8:	64a3      	str	r3, [r4, #72]	; 0x48
			s->stepPosition += s->dir;
 80005ca:	69e2      	ldr	r2, [r4, #28]
 80005cc:	69a3      	ldr	r3, [r4, #24]
 80005ce:	4413      	add	r3, r2
 80005d0:	61a3      	str	r3, [r4, #24]
			if ( (s->stepCount) >= (s->totalSteps) ){
 80005d2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80005d4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80005d6:	429a      	cmp	r2, r3
 80005d8:	f080 8089 	bcs.w	80006ee <HAL_TIM_OC_DelayElapsedCallback+0x16a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65500);
 80005dc:	6838      	ldr	r0, [r7, #0]
				s->movementDone = 1;
				remainingSteppersFlag &= ~(1 << i);
			}
		}

		if (s->rampUpStepCount == 0){
 80005de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d153      	bne.n	800068c <HAL_TIM_OC_DelayElapsedCallback+0x108>
			s->n++;
 80005e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80005e6:	3301      	adds	r3, #1
 80005e8:	63e3      	str	r3, [r4, #60]	; 0x3c
			s->d = s->d - (2*s->d) / (4*s->n +1);
 80005ea:	edd4 6a10 	vldr	s13, [r4, #64]	; 0x40
 80005ee:	edd4 7a10 	vldr	s15, [r4, #64]	; 0x40
 80005f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80005f4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	3301      	adds	r3, #1
 80005fc:	ee07 3a90 	vmov	s15, r3
 8000600:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000604:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8000608:	ee76 7ac6 	vsub.f32	s15, s13, s12
 800060c:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
			if (s->d <= s->minStepInterval ){
 8000610:	ed94 7a10 	vldr	s14, [r4, #64]	; 0x40
 8000614:	edd4 7a01 	vldr	s15, [r4, #4]
 8000618:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800061c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000624:	d807      	bhi.n	8000636 <HAL_TIM_OC_DelayElapsedCallback+0xb2>
				s->d = s->minStepInterval;
 8000626:	edd4 7a01 	vldr	s15, [r4, #4]
 800062a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800062e:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
				s->rampUpStepCount = s->stepCount;
 8000632:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000634:	63a3      	str	r3, [r4, #56]	; 0x38
			}
			if (s->stepCount >= (s->totalSteps / 2) ){
 8000636:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000638:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800063a:	ebb3 0f52 	cmp.w	r3, r2, lsr #1
 800063e:	d344      	bcc.n	80006ca <HAL_TIM_OC_DelayElapsedCallback+0x146>
				s->rampUpStepCount = s->stepCount;
 8000640:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000642:	63a3      	str	r3, [r4, #56]	; 0x38
 8000644:	e041      	b.n	80006ca <HAL_TIM_OC_DelayElapsedCallback+0x146>
 8000646:	4e32      	ldr	r6, [pc, #200]	; (8000710 <HAL_TIM_OC_DelayElapsedCallback+0x18c>)
		if( ((1 << i) & remainingSteppersFlag) && steppers[i].di < mind ){
 8000648:	782b      	ldrb	r3, [r5, #0]
 800064a:	07d9      	lsls	r1, r3, #31
 800064c:	d504      	bpl.n	8000658 <HAL_TIM_OC_DelayElapsedCallback+0xd4>
 800064e:	4b31      	ldr	r3, [pc, #196]	; (8000714 <HAL_TIM_OC_DelayElapsedCallback+0x190>)
 8000650:	4a31      	ldr	r2, [pc, #196]	; (8000718 <HAL_TIM_OC_DelayElapsedCallback+0x194>)
 8000652:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8000654:	4291      	cmp	r1, r2
 8000656:	d912      	bls.n	800067e <HAL_TIM_OC_DelayElapsedCallback+0xfa>
 8000658:	4b30      	ldr	r3, [pc, #192]	; (800071c <HAL_TIM_OC_DelayElapsedCallback+0x198>)
	nextStepperFlag = 0;
 800065a:	2200      	movs	r2, #0
 800065c:	7032      	strb	r2, [r6, #0]
		if( ((1 << i) & remainingSteppersFlag) && steppers[i].di == mind )
 800065e:	782a      	ldrb	r2, [r5, #0]
 8000660:	07d2      	lsls	r2, r2, #31
 8000662:	d503      	bpl.n	800066c <HAL_TIM_OC_DelayElapsedCallback+0xe8>
 8000664:	4a2b      	ldr	r2, [pc, #172]	; (8000714 <HAL_TIM_OC_DelayElapsedCallback+0x190>)
 8000666:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000668:	4293      	cmp	r3, r2
 800066a:	d00a      	beq.n	8000682 <HAL_TIM_OC_DelayElapsedCallback+0xfe>
	if (remainingSteppersFlag == 0){
 800066c:	782a      	ldrb	r2, [r5, #0]
 800066e:	b912      	cbnz	r2, 8000676 <HAL_TIM_OC_DelayElapsedCallback+0xf2>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65500);
 8000670:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8000674:	6342      	str	r2, [r0, #52]	; 0x34
		s->di = s->d;
	}

	setNextInterruptInterval();

	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000676:	2200      	movs	r2, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, mind);
 8000678:	6343      	str	r3, [r0, #52]	; 0x34
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800067a:	6242      	str	r2, [r0, #36]	; 0x24


}
 800067c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			mind = steppers[i].di;
 800067e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
	for (int i = 0; i < NUM_STEPPERS; i++){
 8000680:	e7eb      	b.n	800065a <HAL_TIM_OC_DelayElapsedCallback+0xd6>
			nextStepperFlag |= (1 << i);
 8000682:	7832      	ldrb	r2, [r6, #0]
 8000684:	f042 0201 	orr.w	r2, r2, #1
 8000688:	7032      	strb	r2, [r6, #0]
	for (int i = 0; i < NUM_STEPPERS; i ++){
 800068a:	e7ef      	b.n	800066c <HAL_TIM_OC_DelayElapsedCallback+0xe8>
		} else if ( s->stepCount >= s->totalSteps - s->rampUpStepCount) {
 800068c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800068e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000690:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8000692:	1a5b      	subs	r3, r3, r1
 8000694:	429a      	cmp	r2, r3
 8000696:	d318      	bcc.n	80006ca <HAL_TIM_OC_DelayElapsedCallback+0x146>
			s->d = (s->d * (4 * s->n + 1)) / (4 * s->n + 1 -2);
 8000698:	ed94 7a10 	vldr	s14, [r4, #64]	; 0x40
 800069c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800069e:	009b      	lsls	r3, r3, #2
 80006a0:	3301      	adds	r3, #1
 80006a2:	ee07 3a90 	vmov	s15, r3
 80006a6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006ae:	3b01      	subs	r3, #1
 80006b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006b4:	ee07 3a10 	vmov	s14, r3
 80006b8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80006bc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006c0:	edc4 6a10 	vstr	s13, [r4, #64]	; 0x40
			s->n--;
 80006c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80006c6:	3b01      	subs	r3, #1
 80006c8:	63e3      	str	r3, [r4, #60]	; 0x3c
		s->di = s->d;
 80006ca:	edd4 7a10 	vldr	s15, [r4, #64]	; 0x40
 80006ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006d2:	edc4 7a11 	vstr	s15, [r4, #68]	; 0x44
 80006d6:	e7b7      	b.n	8000648 <HAL_TIM_OC_DelayElapsedCallback+0xc4>
			steppers[i].di -= tmpCtr;
 80006d8:	490e      	ldr	r1, [pc, #56]	; (8000714 <HAL_TIM_OC_DelayElapsedCallback+0x190>)
 80006da:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 80006dc:	1a9a      	subs	r2, r3, r2
 80006de:	644a      	str	r2, [r1, #68]	; 0x44
			continue;
 80006e0:	e7b2      	b.n	8000648 <HAL_TIM_OC_DelayElapsedCallback+0xc4>
				remainingSteppersFlag &= ~(1 << i);
 80006e2:	782b      	ldrb	r3, [r5, #0]
 80006e4:	4e0a      	ldr	r6, [pc, #40]	; (8000710 <HAL_TIM_OC_DelayElapsedCallback+0x18c>)
 80006e6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80006ea:	702b      	strb	r3, [r5, #0]
				continue;
 80006ec:	e7ac      	b.n	8000648 <HAL_TIM_OC_DelayElapsedCallback+0xc4>
				s->movementDone = 1;
 80006ee:	2301      	movs	r3, #1
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65500);
 80006f0:	6838      	ldr	r0, [r7, #0]
				s->movementDone = 1;
 80006f2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
				remainingSteppersFlag &= ~(1 << i);
 80006f6:	782b      	ldrb	r3, [r5, #0]
 80006f8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80006fc:	702b      	strb	r3, [r5, #0]
 80006fe:	e76e      	b.n	80005de <HAL_TIM_OC_DelayElapsedCallback+0x5a>
 8000700:	2000002c 	.word	0x2000002c
 8000704:	20000079 	.word	0x20000079
 8000708:	20000029 	.word	0x20000029
 800070c:	20000028 	.word	0x20000028
 8000710:	20000078 	.word	0x20000078
 8000714:	2000007c 	.word	0x2000007c
 8000718:	000f423e 	.word	0x000f423e
 800071c:	000f423f 	.word	0x000f423f

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	2300      	movs	r3, #0
{
 8000724:	b094      	sub	sp, #80	; 0x50
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000726:	492c      	ldr	r1, [pc, #176]	; (80007d8 <SystemClock_Config+0xb8>)

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000728:	2001      	movs	r0, #1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800072c:	2402      	movs	r4, #2
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800072e:	9302      	str	r3, [sp, #8]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000730:	930a      	str	r3, [sp, #40]	; 0x28
 8000732:	930d      	str	r3, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000734:	4a29      	ldr	r2, [pc, #164]	; (80007dc <SystemClock_Config+0xbc>)
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000736:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800073a:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800073e:	e9cd 3305 	strd	r3, r3, [sp, #20]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000742:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8000744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000748:	640b      	str	r3, [r1, #64]	; 0x40
 800074a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800074c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000750:	9300      	str	r3, [sp, #0]
 8000752:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000754:	6813      	ldr	r3, [r2, #0]
 8000756:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800075a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800075e:	6013      	str	r3, [r2, #0]
 8000760:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000762:	2210      	movs	r2, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000764:	9408      	str	r4, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000766:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800076a:	9301      	str	r3, [sp, #4]
 800076c:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076e:	23c0      	movs	r3, #192	; 0xc0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000770:	e9cd 020b 	strd	r0, r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000774:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 192;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000776:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000778:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80007c8 <SystemClock_Config+0xa8>
 800077c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8000780:	2202      	movs	r2, #2
 8000782:	2302      	movs	r3, #2
 8000784:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8000788:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078c:	f000 fc92 	bl	80010b4 <HAL_RCC_OscConfig>
 8000790:	b108      	cbz	r0, 8000796 <SystemClock_Config+0x76>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000792:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000794:	e7fe      	b.n	8000794 <SystemClock_Config+0x74>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000796:	f000 fc53 	bl	8001040 <HAL_PWREx_EnableOverDrive>
 800079a:	4603      	mov	r3, r0
 800079c:	b108      	cbz	r0, 80007a2 <SystemClock_Config+0x82>
 800079e:	b672      	cpsid	i
  while (1)
 80007a0:	e7fe      	b.n	80007a0 <SystemClock_Config+0x80>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a2:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 80007d0 <SystemClock_Config+0xb0>
 80007a6:	2200      	movs	r2, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a8:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007ae:	2103      	movs	r1, #3
 80007b0:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80007b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007ba:	f000 fe69 	bl	8001490 <HAL_RCC_ClockConfig>
 80007be:	b108      	cbz	r0, 80007c4 <SystemClock_Config+0xa4>
 80007c0:	b672      	cpsid	i
  while (1)
 80007c2:	e7fe      	b.n	80007c2 <SystemClock_Config+0xa2>
}
 80007c4:	b014      	add	sp, #80	; 0x50
 80007c6:	bd10      	pop	{r4, pc}
 80007c8:	00000002 	.word	0x00000002
 80007cc:	00000000 	.word	0x00000000
 80007d0:	0000000f 	.word	0x0000000f
 80007d4:	00000002 	.word	0x00000002
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40007000 	.word	0x40007000

080007e0 <main>:
{
 80007e0:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80007e4:	b09f      	sub	sp, #124	; 0x7c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e6:	2400      	movs	r4, #0
  HAL_Init();
 80007e8:	f000 fa3c 	bl	8000c64 <HAL_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80007ec:	2600      	movs	r6, #0
  SystemClock_Config();
 80007ee:	f7ff ff97 	bl	8000720 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f2:	4bb2      	ldr	r3, [pc, #712]	; (8000abc <main+0x2dc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f4:	9416      	str	r4, [sp, #88]	; 0x58
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80007f6:	4622      	mov	r2, r4
 80007f8:	48b1      	ldr	r0, [pc, #708]	; (8000ac0 <main+0x2e0>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80007fa:	2700      	movs	r7, #0
  htim1.Instance = TIM1;
 80007fc:	4db1      	ldr	r5, [pc, #708]	; (8000ac4 <main+0x2e4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fe:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
 8000802:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000806:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000808:	f041 0104 	orr.w	r1, r1, #4
 800080c:	6319      	str	r1, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800080e:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000814:	f003 0304 	and.w	r3, r3, #4
 8000818:	9301      	str	r3, [sp, #4]
 800081a:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 800081c:	f000 fc00 	bl	8001020 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000820:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000824:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000828:	a912      	add	r1, sp, #72	; 0x48
 800082a:	48a5      	ldr	r0, [pc, #660]	; (8000ac0 <main+0x2e0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	9414      	str	r4, [sp, #80]	; 0x50
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800082e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000832:	f000 fabb 	bl	8000dac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000836:	2301      	movs	r3, #1
 8000838:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800083c:	a912      	add	r1, sp, #72	; 0x48
 800083e:	48a0      	ldr	r0, [pc, #640]	; (8000ac0 <main+0x2e0>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000840:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8000844:	e9cd 6714 	strd	r6, r7, [sp, #80]	; 0x50
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000848:	f000 fab0 	bl	8000dac <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800084c:	4622      	mov	r2, r4
 800084e:	4621      	mov	r1, r4
 8000850:	2017      	movs	r0, #23
 8000852:	f000 fa49 	bl	8000ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000856:	2017      	movs	r0, #23
 8000858:	f000 fa84 	bl	8000d64 <HAL_NVIC_EnableIRQ>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800085c:	222c      	movs	r2, #44	; 0x2c
 800085e:	4621      	mov	r1, r4
 8000860:	a812      	add	r0, sp, #72	; 0x48
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000862:	9406      	str	r4, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000864:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000866:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000868:	9409      	str	r4, [sp, #36]	; 0x24
 800086a:	e9cd 4407 	strd	r4, r4, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800086e:	e9cd 4403 	strd	r4, r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000872:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8000876:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 800087a:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800087e:	f001 fcb3 	bl	80021e8 <memset>
  htim1.Init.Prescaler = 192-1;
 8000882:	23bf      	movs	r3, #191	; 0xbf
 8000884:	4a90      	ldr	r2, [pc, #576]	; (8000ac8 <main+0x2e8>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000886:	4628      	mov	r0, r5
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000888:	60ac      	str	r4, [r5, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800088a:	61ac      	str	r4, [r5, #24]
  htim1.Init.Prescaler = 192-1;
 800088c:	e9c5 2300 	strd	r2, r3, [r5]
  htim1.Init.Period = 65535;
 8000890:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim1.Init.RepetitionCounter = 0;
 8000894:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.Period = 65535;
 8000898:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800089a:	f000 fecd 	bl	8001638 <HAL_TIM_Base_Init>
 800089e:	b108      	cbz	r0, 80008a4 <main+0xc4>
 80008a0:	b672      	cpsid	i
  while (1)
 80008a2:	e7fe      	b.n	80008a2 <main+0xc2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008a8:	a906      	add	r1, sp, #24
 80008aa:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008ac:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008ae:	f001 fa61 	bl	8001d74 <HAL_TIM_ConfigClockSource>
 80008b2:	b108      	cbz	r0, 80008b8 <main+0xd8>
 80008b4:	b672      	cpsid	i
  while (1)
 80008b6:	e7fe      	b.n	80008b6 <main+0xd6>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80008b8:	4628      	mov	r0, r5
 80008ba:	f000 ff75 	bl	80017a8 <HAL_TIM_OC_Init>
 80008be:	b108      	cbz	r0, 80008c4 <main+0xe4>
 80008c0:	b672      	cpsid	i
  while (1)
 80008c2:	e7fe      	b.n	80008c2 <main+0xe2>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008c4:	9004      	str	r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008c6:	a902      	add	r1, sp, #8
 80008c8:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008ca:	e9cd 6702 	strd	r6, r7, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008ce:	f001 fbc1 	bl	8002054 <HAL_TIMEx_MasterConfigSynchronization>
 80008d2:	4602      	mov	r2, r0
 80008d4:	b108      	cbz	r0, 80008da <main+0xfa>
 80008d6:	b672      	cpsid	i
  while (1)
 80008d8:	e7fe      	b.n	80008d8 <main+0xf8>
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008da:	9010      	str	r0, [sp, #64]	; 0x40
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008dc:	a90a      	add	r1, sp, #40	; 0x28
 80008de:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80008e0:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 80008e4:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
 80008e8:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008ec:	f001 f8ee 	bl	8001acc <HAL_TIM_OC_ConfigChannel>
 80008f0:	b108      	cbz	r0, 80008f6 <main+0x116>
 80008f2:	b672      	cpsid	i
  while (1)
 80008f4:	e7fe      	b.n	80008f4 <main+0x114>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80008fa:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008fc:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008fe:	a912      	add	r1, sp, #72	; 0x48
 8000900:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000902:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 8000906:	2200      	movs	r2, #0
 8000908:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800090c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8000910:	e9cd 6714 	strd	r6, r7, [sp, #80]	; 0x50
 8000914:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
 8000918:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800091c:	f001 fbf4 	bl	8002108 <HAL_TIMEx_ConfigBreakDeadTime>
 8000920:	4680      	mov	r8, r0
 8000922:	b108      	cbz	r0, 8000928 <main+0x148>
 8000924:	b672      	cpsid	i
  while (1)
 8000926:	e7fe      	b.n	8000926 <main+0x146>
  steppers[0].dirFunc = Dir0;
 8000928:	4c68      	ldr	r4, [pc, #416]	; (8000acc <main+0x2ec>)
  steppers[0].dir_inv = 1;
 800092a:	2201      	movs	r2, #1
  steppers[0].dirFunc = Dir0;
 800092c:	4b68      	ldr	r3, [pc, #416]	; (8000ad0 <main+0x2f0>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 800092e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000932:	4e68      	ldr	r6, [pc, #416]	; (8000ad4 <main+0x2f4>)
  steppers[0].dirFunc = Dir0;
 8000934:	60a3      	str	r3, [r4, #8]
  steppers[0].stepFunc = Step0;
 8000936:	4b68      	ldr	r3, [pc, #416]	; (8000ad8 <main+0x2f8>)
 8000938:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000ae8 <main+0x308>
 800093c:	60e3      	str	r3, [r4, #12]
  steppers[0].acceleration = 5000;
 800093e:	4b67      	ldr	r3, [pc, #412]	; (8000adc <main+0x2fc>)
 8000940:	f8df a1a8 	ldr.w	sl, [pc, #424]	; 8000aec <main+0x30c>
 8000944:	6023      	str	r3, [r4, #0]
  steppers[0].minStepInterval = 100;
 8000946:	2364      	movs	r3, #100	; 0x64
		if( ((1 << i) & remainingSteppersFlag) && steppers[i].di < mind ){
 8000948:	4f65      	ldr	r7, [pc, #404]	; (8000ae0 <main+0x300>)
  steppers[0].minStepInterval = 100;
 800094a:	6063      	str	r3, [r4, #4]
  steppers[0].homing = 0;
 800094c:	7420      	strb	r0, [r4, #16]
  steppers[0].dir_inv = 1;
 800094e:	6222      	str	r2, [r4, #32]
  steppers[0].seeking_vel = 100;
 8000950:	62a3      	str	r3, [r4, #40]	; 0x28
  steppers[0].homing_vel = 200;
 8000952:	23c8      	movs	r3, #200	; 0xc8
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8000954:	485a      	ldr	r0, [pc, #360]	; (8000ac0 <main+0x2e0>)
  steppers[0].homing_vel = 200;
 8000956:	62e3      	str	r3, [r4, #44]	; 0x2c
  steppers[0].pull_off = 500;
 8000958:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800095c:	6263      	str	r3, [r4, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 800095e:	f000 fb5f 	bl	8001020 <HAL_GPIO_WritePin>
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000962:	4641      	mov	r1, r8
 8000964:	4628      	mov	r0, r5
 8000966:	f000 ffd5 	bl	8001914 <HAL_TIM_OC_Start_IT>
	int steps = absolute_steps - si->stepPosition;
 800096a:	69a2      	ldr	r2, [r4, #24]
 800096c:	f242 7b10 	movw	fp, #10000	; 0x2710
 8000970:	ebab 0b02 	sub.w	fp, fp, r2
	if(steps == 0){
 8000974:	f1bb 0f00 	cmp.w	fp, #0
 8000978:	d02d      	beq.n	80009d6 <main+0x1f6>
	si->dirFunc(steps < 0 ? 1 : 0);
 800097a:	68a2      	ldr	r2, [r4, #8]
 800097c:	ea4f 70db 	mov.w	r0, fp, lsr #31
 8000980:	4790      	blx	r2
	si->dir = steps > 0 ? 1:-1;
 8000982:	f1bb 0f00 	cmp.w	fp, #0
	si->totalSteps = abs(steps);
 8000986:	ea8b 73eb 	eor.w	r3, fp, fp, asr #31
	si->dir = steps > 0 ? 1:-1;
 800098a:	bfcc      	ite	gt
 800098c:	2201      	movgt	r2, #1
 800098e:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
	si->totalSteps = abs(steps);
 8000992:	eba3 73eb 	sub.w	r3, r3, fp, asr #31
	si->dir = steps > 0 ? 1:-1;
 8000996:	61e2      	str	r2, [r4, #28]
	si->totalSteps = abs(steps);
 8000998:	6323      	str	r3, [r4, #48]	; 0x30
	si->c0 = si->acceleration;
 800099a:	edd4 7a00 	vldr	s15, [r4]
 800099e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009a2:	edc4 7a05 	vstr	s15, [r4, #20]
	si->d = si->c0;
 80009a6:	edd4 7a05 	vldr	s15, [r4, #20]
 80009aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009ae:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
	si->di = si->d;
 80009b2:	edd4 7a10 	vldr	s15, [r4, #64]	; 0x40
 80009b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009ba:	edc4 7a11 	vstr	s15, [r4, #68]	; 0x44
	si->stepCount = 0;
 80009be:	f8c4 8048 	str.w	r8, [r4, #72]	; 0x48
	si->n = 0;
 80009c2:	f8c4 803c 	str.w	r8, [r4, #60]	; 0x3c
	si->rampUpStepCount = 0;
 80009c6:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
	si->movementDone = 0;
 80009ca:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
	remainingSteppersFlag |= (1 << whichMotor);
 80009ce:	7833      	ldrb	r3, [r6, #0]
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	7033      	strb	r3, [r6, #0]
		if( ((1 << i) & remainingSteppersFlag) && steppers[i].di < mind ){
 80009d6:	7833      	ldrb	r3, [r6, #0]
 80009d8:	07db      	lsls	r3, r3, #31
 80009da:	d502      	bpl.n	80009e2 <main+0x202>
 80009dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80009de:	42bb      	cmp	r3, r7
 80009e0:	d967      	bls.n	8000ab2 <main+0x2d2>
 80009e2:	4652      	mov	r2, sl
	nextStepperFlag = 0;
 80009e4:	f889 8000 	strb.w	r8, [r9]
		if( ((1 << i) & remainingSteppersFlag) && steppers[i].di == mind )
 80009e8:	7833      	ldrb	r3, [r6, #0]
 80009ea:	07d8      	lsls	r0, r3, #31
 80009ec:	d502      	bpl.n	80009f4 <main+0x214>
 80009ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d07d      	beq.n	8000af0 <main+0x310>
	if (remainingSteppersFlag == 0){
 80009f4:	7833      	ldrb	r3, [r6, #0]
 80009f6:	b91b      	cbnz	r3, 8000a00 <main+0x220>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65500);
 80009f8:	682b      	ldr	r3, [r5, #0]
 80009fa:	f64f 71dc 	movw	r1, #65500	; 0xffdc
 80009fe:	6359      	str	r1, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, mind);
 8000a00:	682b      	ldr	r3, [r5, #0]
 8000a02:	635a      	str	r2, [r3, #52]	; 0x34
	while(remainingSteppersFlag);
 8000a04:	7833      	ldrb	r3, [r6, #0]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d1fc      	bne.n	8000a04 <main+0x224>
	  HAL_Delay(100);
 8000a0a:	2064      	movs	r0, #100	; 0x64
 8000a0c:	f000 f948 	bl	8000ca0 <HAL_Delay>
	int steps = absolute_steps - si->stepPosition;
 8000a10:	69a2      	ldr	r2, [r4, #24]
 8000a12:	4b34      	ldr	r3, [pc, #208]	; (8000ae4 <main+0x304>)
	if(steps == 0){
 8000a14:	ebb3 0b02 	subs.w	fp, r3, r2
 8000a18:	d02d      	beq.n	8000a76 <main+0x296>
	si->dirFunc(steps < 0 ? 1 : 0);
 8000a1a:	68a2      	ldr	r2, [r4, #8]
 8000a1c:	ea4f 70db 	mov.w	r0, fp, lsr #31
 8000a20:	4790      	blx	r2
	si->dir = steps > 0 ? 1:-1;
 8000a22:	f1bb 0f00 	cmp.w	fp, #0
	si->totalSteps = abs(steps);
 8000a26:	ea8b 73eb 	eor.w	r3, fp, fp, asr #31
	si->dir = steps > 0 ? 1:-1;
 8000a2a:	bfcc      	ite	gt
 8000a2c:	2201      	movgt	r2, #1
 8000a2e:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
	si->totalSteps = abs(steps);
 8000a32:	eba3 73eb 	sub.w	r3, r3, fp, asr #31
	si->dir = steps > 0 ? 1:-1;
 8000a36:	61e2      	str	r2, [r4, #28]
	si->totalSteps = abs(steps);
 8000a38:	6323      	str	r3, [r4, #48]	; 0x30
	si->c0 = si->acceleration;
 8000a3a:	edd4 7a00 	vldr	s15, [r4]
 8000a3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a42:	edc4 7a05 	vstr	s15, [r4, #20]
	si->d = si->c0;
 8000a46:	edd4 7a05 	vldr	s15, [r4, #20]
 8000a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a4e:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
	si->di = si->d;
 8000a52:	edd4 7a10 	vldr	s15, [r4, #64]	; 0x40
 8000a56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a5a:	edc4 7a11 	vstr	s15, [r4, #68]	; 0x44
	si->stepCount = 0;
 8000a5e:	f8c4 8048 	str.w	r8, [r4, #72]	; 0x48
	si->n = 0;
 8000a62:	f8c4 803c 	str.w	r8, [r4, #60]	; 0x3c
	si->rampUpStepCount = 0;
 8000a66:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
	si->movementDone = 0;
 8000a6a:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
	remainingSteppersFlag |= (1 << whichMotor);
 8000a6e:	7833      	ldrb	r3, [r6, #0]
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	7033      	strb	r3, [r6, #0]
		if( ((1 << i) & remainingSteppersFlag) && steppers[i].di < mind ){
 8000a76:	7833      	ldrb	r3, [r6, #0]
 8000a78:	07d9      	lsls	r1, r3, #31
 8000a7a:	d502      	bpl.n	8000a82 <main+0x2a2>
 8000a7c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a7e:	42bb      	cmp	r3, r7
 8000a80:	d919      	bls.n	8000ab6 <main+0x2d6>
 8000a82:	4653      	mov	r3, sl
	nextStepperFlag = 0;
 8000a84:	f889 8000 	strb.w	r8, [r9]
		if( ((1 << i) & remainingSteppersFlag) && steppers[i].di == mind )
 8000a88:	7832      	ldrb	r2, [r6, #0]
 8000a8a:	07d2      	lsls	r2, r2, #31
 8000a8c:	d502      	bpl.n	8000a94 <main+0x2b4>
 8000a8e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d034      	beq.n	8000afe <main+0x31e>
	if (remainingSteppersFlag == 0){
 8000a94:	7832      	ldrb	r2, [r6, #0]
 8000a96:	b91a      	cbnz	r2, 8000aa0 <main+0x2c0>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65500);
 8000a98:	682a      	ldr	r2, [r5, #0]
 8000a9a:	f64f 71dc 	movw	r1, #65500	; 0xffdc
 8000a9e:	6351      	str	r1, [r2, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, mind);
 8000aa0:	682a      	ldr	r2, [r5, #0]
 8000aa2:	6353      	str	r3, [r2, #52]	; 0x34
	while(remainingSteppersFlag);
 8000aa4:	7833      	ldrb	r3, [r6, #0]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d1fc      	bne.n	8000aa4 <main+0x2c4>
	  HAL_Delay(100);
 8000aaa:	2064      	movs	r0, #100	; 0x64
 8000aac:	f000 f8f8 	bl	8000ca0 <HAL_Delay>
	  prepareAbsoluteMovement(0, 10000);
 8000ab0:	e75b      	b.n	800096a <main+0x18a>
			mind = steppers[i].di;
 8000ab2:	6c62      	ldr	r2, [r4, #68]	; 0x44
	for (int i = 0; i < NUM_STEPPERS; i++){
 8000ab4:	e796      	b.n	80009e4 <main+0x204>
			mind = steppers[i].di;
 8000ab6:	6c63      	ldr	r3, [r4, #68]	; 0x44
	for (int i = 0; i < NUM_STEPPERS; i++){
 8000ab8:	e7e4      	b.n	8000a84 <main+0x2a4>
 8000aba:	bf00      	nop
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40020800 	.word	0x40020800
 8000ac4:	2000002c 	.word	0x2000002c
 8000ac8:	40010000 	.word	0x40010000
 8000acc:	2000007c 	.word	0x2000007c
 8000ad0:	08000531 	.word	0x08000531
 8000ad4:	20000079 	.word	0x20000079
 8000ad8:	0800050d 	.word	0x0800050d
 8000adc:	459c4000 	.word	0x459c4000
 8000ae0:	000f423e 	.word	0x000f423e
 8000ae4:	ffffd8f0 	.word	0xffffd8f0
 8000ae8:	20000078 	.word	0x20000078
 8000aec:	000f423f 	.word	0x000f423f
			nextStepperFlag |= (1 << i);
 8000af0:	f899 3000 	ldrb.w	r3, [r9]
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	f889 3000 	strb.w	r3, [r9]
	for (int i = 0; i < NUM_STEPPERS; i ++){
 8000afc:	e77a      	b.n	80009f4 <main+0x214>
			nextStepperFlag |= (1 << i);
 8000afe:	f899 2000 	ldrb.w	r2, [r9]
 8000b02:	f042 0201 	orr.w	r2, r2, #1
 8000b06:	f889 2000 	strb.w	r2, [r9]
	for (int i = 0; i < NUM_STEPPERS; i ++){
 8000b0a:	e7c3      	b.n	8000a94 <main+0x2b4>

08000b0c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0c:	4b0a      	ldr	r3, [pc, #40]	; (8000b38 <HAL_MspInit+0x2c>)
{
 8000b0e:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b12:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000b16:	641a      	str	r2, [r3, #64]	; 0x40
 8000b18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b1a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000b1e:	9200      	str	r2, [sp, #0]
 8000b20:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000b28:	645a      	str	r2, [r3, #68]	; 0x44
 8000b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b30:	9301      	str	r3, [sp, #4]
 8000b32:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b34:	b002      	add	sp, #8
 8000b36:	4770      	bx	lr
 8000b38:	40023800 	.word	0x40023800

08000b3c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <HAL_TIM_Base_MspInit+0x3c>)
 8000b3e:	6802      	ldr	r2, [r0, #0]
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d000      	beq.n	8000b46 <HAL_TIM_Base_MspInit+0xa>
 8000b44:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b46:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	201b      	movs	r0, #27
 8000b4e:	4611      	mov	r1, r2
{
 8000b50:	b510      	push	{r4, lr}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b52:	6c5c      	ldr	r4, [r3, #68]	; 0x44
{
 8000b54:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b56:	f044 0401 	orr.w	r4, r4, #1
 8000b5a:	645c      	str	r4, [r3, #68]	; 0x44
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	9301      	str	r3, [sp, #4]
 8000b64:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000b66:	f000 f8bf 	bl	8000ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000b6a:	201b      	movs	r0, #27
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000b6c:	b002      	add	sp, #8
 8000b6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000b72:	f000 b8f7 	b.w	8000d64 <HAL_NVIC_EnableIRQ>
 8000b76:	bf00      	nop
 8000b78:	40010000 	.word	0x40010000

08000b7c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <NMI_Handler>
 8000b7e:	bf00      	nop

08000b80 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <HardFault_Handler>
 8000b82:	bf00      	nop

08000b84 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <MemManage_Handler>
 8000b86:	bf00      	nop

08000b88 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b88:	e7fe      	b.n	8000b88 <BusFault_Handler>
 8000b8a:	bf00      	nop

08000b8c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <UsageFault_Handler>
 8000b8e:	bf00      	nop

08000b90 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop

08000b94 <DebugMon_Handler>:
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <PendSV_Handler>:
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b9c:	f000 b86e 	b.w	8000c7c <HAL_IncTick>

08000ba0 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000ba0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000ba4:	f000 ba40 	b.w	8001028 <HAL_GPIO_EXTI_IRQHandler>

08000ba8 <TIM1_CC_IRQHandler>:
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ba8:	4801      	ldr	r0, [pc, #4]	; (8000bb0 <TIM1_CC_IRQHandler+0x8>)
 8000baa:	f001 b99b 	b.w	8001ee4 <HAL_TIM_IRQHandler>
 8000bae:	bf00      	nop
 8000bb0:	2000002c 	.word	0x2000002c

08000bb4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bb4:	4a03      	ldr	r2, [pc, #12]	; (8000bc4 <SystemInit+0x10>)
 8000bb6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000bba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bbe:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bc2:	4770      	bx	lr
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c00 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bcc:	480d      	ldr	r0, [pc, #52]	; (8000c04 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bce:	490e      	ldr	r1, [pc, #56]	; (8000c08 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bd0:	4a0e      	ldr	r2, [pc, #56]	; (8000c0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd4:	e002      	b.n	8000bdc <LoopCopyDataInit>

08000bd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bda:	3304      	adds	r3, #4

08000bdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000be0:	d3f9      	bcc.n	8000bd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000be2:	4a0b      	ldr	r2, [pc, #44]	; (8000c10 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000be4:	4c0b      	ldr	r4, [pc, #44]	; (8000c14 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000be6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be8:	e001      	b.n	8000bee <LoopFillZerobss>

08000bea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bec:	3204      	adds	r2, #4

08000bee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bf0:	d3fb      	bcc.n	8000bea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bf2:	f7ff ffdf 	bl	8000bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bf6:	f001 fad3 	bl	80021a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bfa:	f7ff fdf1 	bl	80007e0 <main>
  bx  lr    
 8000bfe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c00:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c08:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c0c:	08002230 	.word	0x08002230
  ldr r2, =_sbss
 8000c10:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c14:	200000cc 	.word	0x200000cc

08000c18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c18:	e7fe      	b.n	8000c18 <ADC_IRQHandler>
	...

08000c1c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c1c:	490e      	ldr	r1, [pc, #56]	; (8000c58 <HAL_InitTick+0x3c>)
 8000c1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c22:	4a0e      	ldr	r2, [pc, #56]	; (8000c5c <HAL_InitTick+0x40>)
{
 8000c24:	b510      	push	{r4, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c26:	7809      	ldrb	r1, [r1, #0]
{
 8000c28:	4604      	mov	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c2a:	6812      	ldr	r2, [r2, #0]
 8000c2c:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c30:	fbb2 f0f3 	udiv	r0, r2, r3
 8000c34:	f000 f8a4 	bl	8000d80 <HAL_SYSTICK_Config>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c38:	b908      	cbnz	r0, 8000c3e <HAL_InitTick+0x22>
 8000c3a:	2c0f      	cmp	r4, #15
 8000c3c:	d901      	bls.n	8000c42 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000c3e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 8000c40:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c42:	2200      	movs	r2, #0
 8000c44:	4621      	mov	r1, r4
 8000c46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c4a:	f000 f84d 	bl	8000ce8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c4e:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <HAL_InitTick+0x44>)
 8000c50:	2000      	movs	r0, #0
 8000c52:	601c      	str	r4, [r3, #0]
}
 8000c54:	bd10      	pop	{r4, pc}
 8000c56:	bf00      	nop
 8000c58:	20000004 	.word	0x20000004
 8000c5c:	20000000 	.word	0x20000000
 8000c60:	20000008 	.word	0x20000008

08000c64 <HAL_Init>:
{
 8000c64:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c66:	2003      	movs	r0, #3
 8000c68:	f000 f82c 	bl	8000cc4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f7ff ffd5 	bl	8000c1c <HAL_InitTick>
  HAL_MspInit();
 8000c72:	f7ff ff4b 	bl	8000b0c <HAL_MspInit>
}
 8000c76:	2000      	movs	r0, #0
 8000c78:	bd08      	pop	{r3, pc}
 8000c7a:	bf00      	nop

08000c7c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c7c:	4a03      	ldr	r2, [pc, #12]	; (8000c8c <HAL_IncTick+0x10>)
 8000c7e:	4b04      	ldr	r3, [pc, #16]	; (8000c90 <HAL_IncTick+0x14>)
 8000c80:	6811      	ldr	r1, [r2, #0]
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	440b      	add	r3, r1
 8000c86:	6013      	str	r3, [r2, #0]
}
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	200000c8 	.word	0x200000c8
 8000c90:	20000004 	.word	0x20000004

08000c94 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c94:	4b01      	ldr	r3, [pc, #4]	; (8000c9c <HAL_GetTick+0x8>)
 8000c96:	6818      	ldr	r0, [r3, #0]
}
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	200000c8 	.word	0x200000c8

08000ca0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ca0:	b538      	push	{r3, r4, r5, lr}
 8000ca2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000ca4:	f7ff fff6 	bl	8000c94 <HAL_GetTick>
 8000ca8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000caa:	1c63      	adds	r3, r4, #1
 8000cac:	d002      	beq.n	8000cb4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cae:	4b04      	ldr	r3, [pc, #16]	; (8000cc0 <HAL_Delay+0x20>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cb4:	f7ff ffee 	bl	8000c94 <HAL_GetTick>
 8000cb8:	1b43      	subs	r3, r0, r5
 8000cba:	42a3      	cmp	r3, r4
 8000cbc:	d3fa      	bcc.n	8000cb4 <HAL_Delay+0x14>
  {
  }
}
 8000cbe:	bd38      	pop	{r3, r4, r5, pc}
 8000cc0:	20000004 	.word	0x20000004

08000cc4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cc4:	4906      	ldr	r1, [pc, #24]	; (8000ce0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cc6:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cca:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8000ccc:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cce:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cd0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cd4:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cd8:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8000cda:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000cdc:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000cde:	4770      	bx	lr
 8000ce0:	e000ed00 	.word	0xe000ed00
 8000ce4:	05fa0000 	.word	0x05fa0000

08000ce8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ce8:	4b1b      	ldr	r3, [pc, #108]	; (8000d58 <HAL_NVIC_SetPriority+0x70>)
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cf0:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cf2:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cf6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cfa:	f1be 0f04 	cmp.w	lr, #4
 8000cfe:	bf28      	it	cs
 8000d00:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d04:	f1bc 0f06 	cmp.w	ip, #6
 8000d08:	d91a      	bls.n	8000d40 <HAL_NVIC_SetPriority+0x58>
 8000d0a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000d10:	fa0c fc03 	lsl.w	ip, ip, r3
 8000d14:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d18:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  if ((int32_t)(IRQn) >= 0)
 8000d1c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d1e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8000d22:	ea21 010c 	bic.w	r1, r1, ip
 8000d26:	fa01 f103 	lsl.w	r1, r1, r3
 8000d2a:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8000d2e:	db0a      	blt.n	8000d46 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d30:	0109      	lsls	r1, r1, #4
 8000d32:	4b0a      	ldr	r3, [pc, #40]	; (8000d5c <HAL_NVIC_SetPriority+0x74>)
 8000d34:	b2c9      	uxtb	r1, r1
 8000d36:	4403      	add	r3, r0
 8000d38:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000d3c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d40:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d42:	4613      	mov	r3, r2
 8000d44:	e7e8      	b.n	8000d18 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d46:	f000 000f 	and.w	r0, r0, #15
 8000d4a:	0109      	lsls	r1, r1, #4
 8000d4c:	4b04      	ldr	r3, [pc, #16]	; (8000d60 <HAL_NVIC_SetPriority+0x78>)
 8000d4e:	b2c9      	uxtb	r1, r1
 8000d50:	4403      	add	r3, r0
 8000d52:	7619      	strb	r1, [r3, #24]
 8000d54:	f85d fb04 	ldr.w	pc, [sp], #4
 8000d58:	e000ed00 	.word	0xe000ed00
 8000d5c:	e000e100 	.word	0xe000e100
 8000d60:	e000ecfc 	.word	0xe000ecfc

08000d64 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000d64:	2800      	cmp	r0, #0
 8000d66:	db07      	blt.n	8000d78 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d68:	f000 011f 	and.w	r1, r0, #31
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	0940      	lsrs	r0, r0, #5
 8000d70:	4a02      	ldr	r2, [pc, #8]	; (8000d7c <HAL_NVIC_EnableIRQ+0x18>)
 8000d72:	408b      	lsls	r3, r1
 8000d74:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	e000e100 	.word	0xe000e100

08000d80 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d80:	1e43      	subs	r3, r0, #1
 8000d82:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d86:	d20c      	bcs.n	8000da2 <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d88:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d8c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d8e:	4906      	ldr	r1, [pc, #24]	; (8000da8 <HAL_SYSTICK_Config+0x28>)
 8000d90:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d94:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d96:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d98:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d9c:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d9e:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000da0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000da2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <HAL_GPIO_Init>:
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dac:	2200      	movs	r2, #0
{
 8000dae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
 8000db2:	4613      	mov	r3, r2
{
 8000db4:	b083      	sub	sp, #12
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000db6:	f8df b248 	ldr.w	fp, [pc, #584]	; 8001000 <HAL_GPIO_Init+0x254>

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000dba:	4689      	mov	r9, r1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dbc:	680c      	ldr	r4, [r1, #0]
 8000dbe:	e004      	b.n	8000dca <HAL_GPIO_Init+0x1e>
  for(position = 0; position < GPIO_NUMBER; position++)
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	3202      	adds	r2, #2
 8000dc4:	2b10      	cmp	r3, #16
 8000dc6:	f000 809a 	beq.w	8000efe <HAL_GPIO_Init+0x152>
    ioposition = ((uint32_t)0x01) << position;
 8000dca:	2101      	movs	r1, #1
 8000dcc:	4099      	lsls	r1, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dce:	ea01 0e04 	and.w	lr, r1, r4
    if(iocurrent == ioposition)
 8000dd2:	43a1      	bics	r1, r4
 8000dd4:	d1f4      	bne.n	8000dc0 <HAL_GPIO_Init+0x14>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dd6:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8000dda:	f00c 0103 	and.w	r1, ip, #3
 8000dde:	1e4d      	subs	r5, r1, #1
 8000de0:	2d01      	cmp	r5, #1
 8000de2:	f240 808f 	bls.w	8000f04 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000de6:	2903      	cmp	r1, #3
 8000de8:	f040 80c9 	bne.w	8000f7e <HAL_GPIO_Init+0x1d2>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000dec:	4091      	lsls	r1, r2
 8000dee:	43cd      	mvns	r5, r1
      temp = GPIOx->MODER;
 8000df0:	6806      	ldr	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000df2:	f41c 3f40 	tst.w	ip, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000df6:	ea05 0506 	and.w	r5, r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000dfa:	ea41 0105 	orr.w	r1, r1, r5
      GPIOx->MODER = temp;
 8000dfe:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e00:	d0de      	beq.n	8000dc0 <HAL_GPIO_Init+0x14>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e02:	f8db 1044 	ldr.w	r1, [fp, #68]	; 0x44
 8000e06:	f023 0503 	bic.w	r5, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000e0a:	f003 0603 	and.w	r6, r3, #3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000e0e:	4f76      	ldr	r7, [pc, #472]	; (8000fe8 <HAL_GPIO_Init+0x23c>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e10:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000e14:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000e18:	00b6      	lsls	r6, r6, #2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000e1a:	42b8      	cmp	r0, r7
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e1c:	f8cb 1044 	str.w	r1, [fp, #68]	; 0x44
 8000e20:	f505 359c 	add.w	r5, r5, #79872	; 0x13800
 8000e24:	f8db 1044 	ldr.w	r1, [fp, #68]	; 0x44
 8000e28:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8000e2c:	9101      	str	r1, [sp, #4]
 8000e2e:	9901      	ldr	r1, [sp, #4]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000e30:	f04f 010f 	mov.w	r1, #15
        temp = SYSCFG->EXTICR[position >> 2];
 8000e34:	f8d5 8008 	ldr.w	r8, [r5, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000e38:	fa01 f106 	lsl.w	r1, r1, r6
 8000e3c:	ea28 0101 	bic.w	r1, r8, r1
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000e40:	d02e      	beq.n	8000ea0 <HAL_GPIO_Init+0xf4>
 8000e42:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000e46:	42b8      	cmp	r0, r7
 8000e48:	f000 809d 	beq.w	8000f86 <HAL_GPIO_Init+0x1da>
 8000e4c:	4f67      	ldr	r7, [pc, #412]	; (8000fec <HAL_GPIO_Init+0x240>)
 8000e4e:	42b8      	cmp	r0, r7
 8000e50:	f000 809f 	beq.w	8000f92 <HAL_GPIO_Init+0x1e6>
 8000e54:	4f66      	ldr	r7, [pc, #408]	; (8000ff0 <HAL_GPIO_Init+0x244>)
 8000e56:	42b8      	cmp	r0, r7
 8000e58:	f000 80a1 	beq.w	8000f9e <HAL_GPIO_Init+0x1f2>
 8000e5c:	4f65      	ldr	r7, [pc, #404]	; (8000ff4 <HAL_GPIO_Init+0x248>)
 8000e5e:	42b8      	cmp	r0, r7
 8000e60:	f000 80a3 	beq.w	8000faa <HAL_GPIO_Init+0x1fe>
 8000e64:	4f64      	ldr	r7, [pc, #400]	; (8000ff8 <HAL_GPIO_Init+0x24c>)
 8000e66:	42b8      	cmp	r0, r7
 8000e68:	f000 80ab 	beq.w	8000fc2 <HAL_GPIO_Init+0x216>
 8000e6c:	f8df 8194 	ldr.w	r8, [pc, #404]	; 8001004 <HAL_GPIO_Init+0x258>
 8000e70:	4540      	cmp	r0, r8
 8000e72:	f000 80ac 	beq.w	8000fce <HAL_GPIO_Init+0x222>
 8000e76:	f8df 8190 	ldr.w	r8, [pc, #400]	; 8001008 <HAL_GPIO_Init+0x25c>
 8000e7a:	4540      	cmp	r0, r8
 8000e7c:	f000 809b 	beq.w	8000fb6 <HAL_GPIO_Init+0x20a>
 8000e80:	f8df 8188 	ldr.w	r8, [pc, #392]	; 800100c <HAL_GPIO_Init+0x260>
 8000e84:	4540      	cmp	r0, r8
 8000e86:	f000 80a8 	beq.w	8000fda <HAL_GPIO_Init+0x22e>
 8000e8a:	f8df 8184 	ldr.w	r8, [pc, #388]	; 8001010 <HAL_GPIO_Init+0x264>
 8000e8e:	4540      	cmp	r0, r8
 8000e90:	bf0c      	ite	eq
 8000e92:	f04f 0809 	moveq.w	r8, #9
 8000e96:	f04f 080a 	movne.w	r8, #10
 8000e9a:	fa08 f606 	lsl.w	r6, r8, r6
 8000e9e:	4331      	orrs	r1, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8000ea0:	60a9      	str	r1, [r5, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8000ea2:	ea6f 060e 	mvn.w	r6, lr
        temp = EXTI->RTSR;
 8000ea6:	4955      	ldr	r1, [pc, #340]	; (8000ffc <HAL_GPIO_Init+0x250>)
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ea8:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8000eac:	4d53      	ldr	r5, [pc, #332]	; (8000ffc <HAL_GPIO_Init+0x250>)
  for(position = 0; position < GPIO_NUMBER; position++)
 8000eae:	f103 0301 	add.w	r3, r3, #1
        temp = EXTI->RTSR;
 8000eb2:	6889      	ldr	r1, [r1, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000eb4:	f102 0202 	add.w	r2, r2, #2
        temp &= ~((uint32_t)iocurrent);
 8000eb8:	bf0c      	ite	eq
 8000eba:	4031      	andeq	r1, r6
          temp |= iocurrent;
 8000ebc:	ea4e 0101 	orrne.w	r1, lr, r1

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ec0:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
        EXTI->RTSR = temp;
 8000ec4:	60a9      	str	r1, [r5, #8]
        temp = EXTI->FTSR;
 8000ec6:	68ed      	ldr	r5, [r5, #12]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8000ec8:	494c      	ldr	r1, [pc, #304]	; (8000ffc <HAL_GPIO_Init+0x250>)
        temp &= ~((uint32_t)iocurrent);
 8000eca:	bf0c      	ite	eq
 8000ecc:	4035      	andeq	r5, r6
          temp |= iocurrent;
 8000ece:	ea4e 0505 	orrne.w	r5, lr, r5

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ed2:	f41c 3f00 	tst.w	ip, #131072	; 0x20000
        EXTI->FTSR = temp;
 8000ed6:	60cd      	str	r5, [r1, #12]
        temp = EXTI->EMR;
 8000ed8:	684d      	ldr	r5, [r1, #4]
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8000eda:	4948      	ldr	r1, [pc, #288]	; (8000ffc <HAL_GPIO_Init+0x250>)
        temp &= ~((uint32_t)iocurrent);
 8000edc:	bf0c      	ite	eq
 8000ede:	4035      	andeq	r5, r6
          temp |= iocurrent;
 8000ee0:	ea4e 0505 	orrne.w	r5, lr, r5

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ee4:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
        EXTI->EMR = temp;
 8000ee8:	604d      	str	r5, [r1, #4]
        temp = EXTI->IMR;
 8000eea:	6809      	ldr	r1, [r1, #0]
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8000eec:	4d43      	ldr	r5, [pc, #268]	; (8000ffc <HAL_GPIO_Init+0x250>)
        temp &= ~((uint32_t)iocurrent);
 8000eee:	bf0c      	ite	eq
 8000ef0:	4031      	andeq	r1, r6
          temp |= iocurrent;
 8000ef2:	ea4e 0101 	orrne.w	r1, lr, r1
  for(position = 0; position < GPIO_NUMBER; position++)
 8000ef6:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8000ef8:	6029      	str	r1, [r5, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000efa:	f47f af66 	bne.w	8000dca <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8000efe:	b003      	add	sp, #12
 8000f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000f04:	2503      	movs	r5, #3
        temp = GPIOx->OSPEEDR; 
 8000f06:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000f08:	4095      	lsls	r5, r2
 8000f0a:	ea26 0805 	bic.w	r8, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8000f0e:	f8d9 600c 	ldr.w	r6, [r9, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000f12:	43ed      	mvns	r5, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8000f14:	4096      	lsls	r6, r2
 8000f16:	ea46 0608 	orr.w	r6, r6, r8
        GPIOx->OSPEEDR = temp;
 8000f1a:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f1c:	f3cc 1600 	ubfx	r6, ip, #4, #1
        temp = GPIOx->OTYPER;
 8000f20:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f24:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f26:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f2a:	ea46 0608 	orr.w	r6, r6, r8
        GPIOx->OTYPER = temp;
 8000f2e:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8000f30:	68c6      	ldr	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f32:	2902      	cmp	r1, #2
 8000f34:	fa01 f102 	lsl.w	r1, r1, r2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000f38:	ea06 0805 	and.w	r8, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8000f3c:	f8d9 6008 	ldr.w	r6, [r9, #8]
 8000f40:	fa06 f602 	lsl.w	r6, r6, r2
 8000f44:	ea46 0608 	orr.w	r6, r6, r8
        GPIOx->PUPDR = temp;
 8000f48:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f4a:	f47f af51 	bne.w	8000df0 <HAL_GPIO_Init+0x44>
        temp = GPIOx->AFR[position >> 3];
 8000f4e:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000f52:	f003 0607 	and.w	r6, r3, #7
 8000f56:	f04f 0a0f 	mov.w	sl, #15
 8000f5a:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8000f5e:	00b6      	lsls	r6, r6, #2
        temp = GPIOx->AFR[position >> 3];
 8000f60:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000f64:	fa0a fa06 	lsl.w	sl, sl, r6
 8000f68:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000f6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8000f70:	fa07 f606 	lsl.w	r6, r7, r6
 8000f74:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3] = temp;
 8000f78:	f8c8 6020 	str.w	r6, [r8, #32]
 8000f7c:	e738      	b.n	8000df0 <HAL_GPIO_Init+0x44>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000f7e:	2503      	movs	r5, #3
 8000f80:	4095      	lsls	r5, r2
 8000f82:	43ed      	mvns	r5, r5
 8000f84:	e7d4      	b.n	8000f30 <HAL_GPIO_Init+0x184>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000f86:	f04f 0801 	mov.w	r8, #1
 8000f8a:	fa08 f606 	lsl.w	r6, r8, r6
 8000f8e:	4331      	orrs	r1, r6
 8000f90:	e786      	b.n	8000ea0 <HAL_GPIO_Init+0xf4>
 8000f92:	f04f 0802 	mov.w	r8, #2
 8000f96:	fa08 f606 	lsl.w	r6, r8, r6
 8000f9a:	4331      	orrs	r1, r6
 8000f9c:	e780      	b.n	8000ea0 <HAL_GPIO_Init+0xf4>
 8000f9e:	f04f 0803 	mov.w	r8, #3
 8000fa2:	fa08 f606 	lsl.w	r6, r8, r6
 8000fa6:	4331      	orrs	r1, r6
 8000fa8:	e77a      	b.n	8000ea0 <HAL_GPIO_Init+0xf4>
 8000faa:	f04f 0804 	mov.w	r8, #4
 8000fae:	fa08 f606 	lsl.w	r6, r8, r6
 8000fb2:	4331      	orrs	r1, r6
 8000fb4:	e774      	b.n	8000ea0 <HAL_GPIO_Init+0xf4>
 8000fb6:	f04f 0807 	mov.w	r8, #7
 8000fba:	fa08 f606 	lsl.w	r6, r8, r6
 8000fbe:	4331      	orrs	r1, r6
 8000fc0:	e76e      	b.n	8000ea0 <HAL_GPIO_Init+0xf4>
 8000fc2:	f04f 0805 	mov.w	r8, #5
 8000fc6:	fa08 f606 	lsl.w	r6, r8, r6
 8000fca:	4331      	orrs	r1, r6
 8000fcc:	e768      	b.n	8000ea0 <HAL_GPIO_Init+0xf4>
 8000fce:	f04f 0806 	mov.w	r8, #6
 8000fd2:	fa08 f606 	lsl.w	r6, r8, r6
 8000fd6:	4331      	orrs	r1, r6
 8000fd8:	e762      	b.n	8000ea0 <HAL_GPIO_Init+0xf4>
 8000fda:	f04f 0808 	mov.w	r8, #8
 8000fde:	fa08 f606 	lsl.w	r6, r8, r6
 8000fe2:	4331      	orrs	r1, r6
 8000fe4:	e75c      	b.n	8000ea0 <HAL_GPIO_Init+0xf4>
 8000fe6:	bf00      	nop
 8000fe8:	40020000 	.word	0x40020000
 8000fec:	40020800 	.word	0x40020800
 8000ff0:	40020c00 	.word	0x40020c00
 8000ff4:	40021000 	.word	0x40021000
 8000ff8:	40021400 	.word	0x40021400
 8000ffc:	40013c00 	.word	0x40013c00
 8001000:	40023800 	.word	0x40023800
 8001004:	40021800 	.word	0x40021800
 8001008:	40021c00 	.word	0x40021c00
 800100c:	40022000 	.word	0x40022000
 8001010:	40022400 	.word	0x40022400

08001014 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001014:	6903      	ldr	r3, [r0, #16]
 8001016:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001018:	bf14      	ite	ne
 800101a:	2001      	movne	r0, #1
 800101c:	2000      	moveq	r0, #0
 800101e:	4770      	bx	lr

08001020 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001020:	b902      	cbnz	r2, 8001024 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001022:	0409      	lsls	r1, r1, #16
 8001024:	6181      	str	r1, [r0, #24]
  }
}
 8001026:	4770      	bx	lr

08001028 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001028:	4a04      	ldr	r2, [pc, #16]	; (800103c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800102a:	6951      	ldr	r1, [r2, #20]
 800102c:	4201      	tst	r1, r0
 800102e:	d100      	bne.n	8001032 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8001030:	4770      	bx	lr
{
 8001032:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001034:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001036:	f7ff fa85 	bl	8000544 <HAL_GPIO_EXTI_Callback>
  }
}
 800103a:	bd08      	pop	{r3, pc}
 800103c:	40013c00 	.word	0x40013c00

08001040 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001040:	4b1a      	ldr	r3, [pc, #104]	; (80010ac <HAL_PWREx_EnableOverDrive+0x6c>)
 8001042:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001044:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
{
 8001048:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 800104a:	641a      	str	r2, [r3, #64]	; 0x40
{
 800104c:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 800104e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001050:	4c17      	ldr	r4, [pc, #92]	; (80010b0 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001056:	9301      	str	r3, [sp, #4]
 8001058:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800105a:	6823      	ldr	r3, [r4, #0]
 800105c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001060:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001062:	f7ff fe17 	bl	8000c94 <HAL_GetTick>
 8001066:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001068:	e005      	b.n	8001076 <HAL_PWREx_EnableOverDrive+0x36>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800106a:	f7ff fe13 	bl	8000c94 <HAL_GetTick>
 800106e:	1b40      	subs	r0, r0, r5
 8001070:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001074:	d817      	bhi.n	80010a6 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001076:	6863      	ldr	r3, [r4, #4]
 8001078:	03da      	lsls	r2, r3, #15
 800107a:	d5f6      	bpl.n	800106a <HAL_PWREx_EnableOverDrive+0x2a>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800107c:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800107e:	4d0c      	ldr	r5, [pc, #48]	; (80010b0 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001080:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001084:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001086:	f7ff fe05 	bl	8000c94 <HAL_GetTick>
 800108a:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800108c:	e005      	b.n	800109a <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800108e:	f7ff fe01 	bl	8000c94 <HAL_GetTick>
 8001092:	1b00      	subs	r0, r0, r4
 8001094:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001098:	d805      	bhi.n	80010a6 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800109a:	686b      	ldr	r3, [r5, #4]
 800109c:	039b      	lsls	r3, r3, #14
 800109e:	d5f6      	bpl.n	800108e <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80010a0:	2000      	movs	r0, #0
}
 80010a2:	b003      	add	sp, #12
 80010a4:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 80010a6:	2003      	movs	r0, #3
}
 80010a8:	b003      	add	sp, #12
 80010aa:	bd30      	pop	{r4, r5, pc}
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40007000 	.word	0x40007000

080010b4 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010b4:	2800      	cmp	r0, #0
 80010b6:	f000 81b6 	beq.w	8001426 <HAL_RCC_OscConfig+0x372>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010ba:	6803      	ldr	r3, [r0, #0]
{
 80010bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010c0:	07dd      	lsls	r5, r3, #31
{
 80010c2:	b082      	sub	sp, #8
 80010c4:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010c6:	d535      	bpl.n	8001134 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010c8:	499a      	ldr	r1, [pc, #616]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 80010ca:	688a      	ldr	r2, [r1, #8]
 80010cc:	f002 020c 	and.w	r2, r2, #12
 80010d0:	2a04      	cmp	r2, #4
 80010d2:	f000 80e0 	beq.w	8001296 <HAL_RCC_OscConfig+0x1e2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010d6:	688a      	ldr	r2, [r1, #8]
 80010d8:	f002 020c 	and.w	r2, r2, #12
 80010dc:	2a08      	cmp	r2, #8
 80010de:	f000 80d6 	beq.w	800128e <HAL_RCC_OscConfig+0x1da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010e2:	6863      	ldr	r3, [r4, #4]
 80010e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e8:	d010      	beq.n	800110c <HAL_RCC_OscConfig+0x58>
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	f000 80fd 	beq.w	80012ea <HAL_RCC_OscConfig+0x236>
 80010f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010f4:	4b8f      	ldr	r3, [pc, #572]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	f000 8185 	beq.w	8001406 <HAL_RCC_OscConfig+0x352>
 80010fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	e004      	b.n	8001116 <HAL_RCC_OscConfig+0x62>
 800110c:	4a89      	ldr	r2, [pc, #548]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 800110e:	6813      	ldr	r3, [r2, #0]
 8001110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001114:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001116:	f7ff fdbd 	bl	8000c94 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800111a:	4e86      	ldr	r6, [pc, #536]	; (8001334 <HAL_RCC_OscConfig+0x280>)
        tickstart = HAL_GetTick();
 800111c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800111e:	e005      	b.n	800112c <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001120:	f7ff fdb8 	bl	8000c94 <HAL_GetTick>
 8001124:	1b40      	subs	r0, r0, r5
 8001126:	2864      	cmp	r0, #100	; 0x64
 8001128:	f200 80db 	bhi.w	80012e2 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800112c:	6833      	ldr	r3, [r6, #0]
 800112e:	039a      	lsls	r2, r3, #14
 8001130:	d5f6      	bpl.n	8001120 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001132:	6823      	ldr	r3, [r4, #0]
 8001134:	079f      	lsls	r7, r3, #30
 8001136:	d527      	bpl.n	8001188 <HAL_RCC_OscConfig+0xd4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001138:	4a7e      	ldr	r2, [pc, #504]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 800113a:	6891      	ldr	r1, [r2, #8]
 800113c:	f011 0f0c 	tst.w	r1, #12
 8001140:	d07e      	beq.n	8001240 <HAL_RCC_OscConfig+0x18c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001142:	6891      	ldr	r1, [r2, #8]
 8001144:	f001 010c 	and.w	r1, r1, #12
 8001148:	2908      	cmp	r1, #8
 800114a:	d076      	beq.n	800123a <HAL_RCC_OscConfig+0x186>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800114c:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800114e:	4d79      	ldr	r5, [pc, #484]	; (8001334 <HAL_RCC_OscConfig+0x280>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 8104 	beq.w	800135e <HAL_RCC_OscConfig+0x2aa>
        __HAL_RCC_HSI_ENABLE();
 8001156:	682b      	ldr	r3, [r5, #0]
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800115e:	f7ff fd99 	bl	8000c94 <HAL_GetTick>
 8001162:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001164:	e005      	b.n	8001172 <HAL_RCC_OscConfig+0xbe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001166:	f7ff fd95 	bl	8000c94 <HAL_GetTick>
 800116a:	1b80      	subs	r0, r0, r6
 800116c:	2802      	cmp	r0, #2
 800116e:	f200 80b8 	bhi.w	80012e2 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001172:	682b      	ldr	r3, [r5, #0]
 8001174:	0798      	lsls	r0, r3, #30
 8001176:	d5f6      	bpl.n	8001166 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001178:	682b      	ldr	r3, [r5, #0]
 800117a:	6922      	ldr	r2, [r4, #16]
 800117c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001180:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001184:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001186:	6823      	ldr	r3, [r4, #0]
 8001188:	071a      	lsls	r2, r3, #28
 800118a:	d41f      	bmi.n	80011cc <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800118c:	075d      	lsls	r5, r3, #29
 800118e:	d534      	bpl.n	80011fa <HAL_RCC_OscConfig+0x146>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001190:	4b68      	ldr	r3, [pc, #416]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 8001192:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001194:	00d0      	lsls	r0, r2, #3
 8001196:	d56f      	bpl.n	8001278 <HAL_RCC_OscConfig+0x1c4>
  FlagStatus pwrclkchanged = RESET;
 8001198:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800119a:	4e67      	ldr	r6, [pc, #412]	; (8001338 <HAL_RCC_OscConfig+0x284>)
 800119c:	6833      	ldr	r3, [r6, #0]
 800119e:	05d9      	lsls	r1, r3, #23
 80011a0:	f140 808f 	bpl.w	80012c2 <HAL_RCC_OscConfig+0x20e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011a4:	68a3      	ldr	r3, [r4, #8]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	f000 80eb 	beq.w	8001382 <HAL_RCC_OscConfig+0x2ce>
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	f000 80b2 	beq.w	8001316 <HAL_RCC_OscConfig+0x262>
 80011b2:	2b05      	cmp	r3, #5
 80011b4:	4b5f      	ldr	r3, [pc, #380]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 80011b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80011b8:	f000 812d 	beq.w	8001416 <HAL_RCC_OscConfig+0x362>
 80011bc:	f022 0201 	bic.w	r2, r2, #1
 80011c0:	671a      	str	r2, [r3, #112]	; 0x70
 80011c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80011c4:	f022 0204 	bic.w	r2, r2, #4
 80011c8:	671a      	str	r2, [r3, #112]	; 0x70
 80011ca:	e0df      	b.n	800138c <HAL_RCC_OscConfig+0x2d8>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80011cc:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 80011ce:	4d59      	ldr	r5, [pc, #356]	; (8001334 <HAL_RCC_OscConfig+0x280>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d040      	beq.n	8001256 <HAL_RCC_OscConfig+0x1a2>
      __HAL_RCC_LSI_ENABLE();
 80011d4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 80011dc:	f7ff fd5a 	bl	8000c94 <HAL_GetTick>
 80011e0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011e2:	e004      	b.n	80011ee <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011e4:	f7ff fd56 	bl	8000c94 <HAL_GetTick>
 80011e8:	1b80      	subs	r0, r0, r6
 80011ea:	2802      	cmp	r0, #2
 80011ec:	d879      	bhi.n	80012e2 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ee:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80011f0:	079b      	lsls	r3, r3, #30
 80011f2:	d5f7      	bpl.n	80011e4 <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011f4:	6823      	ldr	r3, [r4, #0]
 80011f6:	075d      	lsls	r5, r3, #29
 80011f8:	d4ca      	bmi.n	8001190 <HAL_RCC_OscConfig+0xdc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011fa:	69a0      	ldr	r0, [r4, #24]
 80011fc:	b1c8      	cbz	r0, 8001232 <HAL_RCC_OscConfig+0x17e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011fe:	4d4d      	ldr	r5, [pc, #308]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 8001200:	68ab      	ldr	r3, [r5, #8]
 8001202:	f003 030c 	and.w	r3, r3, #12
 8001206:	2b08      	cmp	r3, #8
 8001208:	f000 80d3 	beq.w	80013b2 <HAL_RCC_OscConfig+0x2fe>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800120c:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800120e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8001210:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001214:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001216:	f000 8108 	beq.w	800142a <HAL_RCC_OscConfig+0x376>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800121a:	f7ff fd3b 	bl	8000c94 <HAL_GetTick>
 800121e:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001220:	e004      	b.n	800122c <HAL_RCC_OscConfig+0x178>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001222:	f7ff fd37 	bl	8000c94 <HAL_GetTick>
 8001226:	1b00      	subs	r0, r0, r4
 8001228:	2802      	cmp	r0, #2
 800122a:	d85a      	bhi.n	80012e2 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800122c:	682b      	ldr	r3, [r5, #0]
 800122e:	019b      	lsls	r3, r3, #6
 8001230:	d4f7      	bmi.n	8001222 <HAL_RCC_OscConfig+0x16e>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8001232:	2000      	movs	r0, #0
}
 8001234:	b002      	add	sp, #8
 8001236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800123a:	6852      	ldr	r2, [r2, #4]
 800123c:	0256      	lsls	r6, r2, #9
 800123e:	d485      	bmi.n	800114c <HAL_RCC_OscConfig+0x98>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001240:	4a3c      	ldr	r2, [pc, #240]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 8001242:	6812      	ldr	r2, [r2, #0]
 8001244:	0795      	lsls	r5, r2, #30
 8001246:	d530      	bpl.n	80012aa <HAL_RCC_OscConfig+0x1f6>
 8001248:	68e2      	ldr	r2, [r4, #12]
 800124a:	2a01      	cmp	r2, #1
 800124c:	d02d      	beq.n	80012aa <HAL_RCC_OscConfig+0x1f6>
        return HAL_ERROR;
 800124e:	2001      	movs	r0, #1
}
 8001250:	b002      	add	sp, #8
 8001252:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8001256:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001258:	f023 0301 	bic.w	r3, r3, #1
 800125c:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800125e:	f7ff fd19 	bl	8000c94 <HAL_GetTick>
 8001262:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001264:	e004      	b.n	8001270 <HAL_RCC_OscConfig+0x1bc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001266:	f7ff fd15 	bl	8000c94 <HAL_GetTick>
 800126a:	1b80      	subs	r0, r0, r6
 800126c:	2802      	cmp	r0, #2
 800126e:	d838      	bhi.n	80012e2 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001270:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001272:	079f      	lsls	r7, r3, #30
 8001274:	d4f7      	bmi.n	8001266 <HAL_RCC_OscConfig+0x1b2>
 8001276:	e7bd      	b.n	80011f4 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001278:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 800127a:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800127c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001280:	641a      	str	r2, [r3, #64]	; 0x40
 8001282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001288:	9301      	str	r3, [sp, #4]
 800128a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800128c:	e785      	b.n	800119a <HAL_RCC_OscConfig+0xe6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800128e:	684a      	ldr	r2, [r1, #4]
 8001290:	0250      	lsls	r0, r2, #9
 8001292:	f57f af26 	bpl.w	80010e2 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001296:	4a27      	ldr	r2, [pc, #156]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 8001298:	6812      	ldr	r2, [r2, #0]
 800129a:	0391      	lsls	r1, r2, #14
 800129c:	f57f af4a 	bpl.w	8001134 <HAL_RCC_OscConfig+0x80>
 80012a0:	6862      	ldr	r2, [r4, #4]
 80012a2:	2a00      	cmp	r2, #0
 80012a4:	f47f af46 	bne.w	8001134 <HAL_RCC_OscConfig+0x80>
 80012a8:	e7d1      	b.n	800124e <HAL_RCC_OscConfig+0x19a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012aa:	4922      	ldr	r1, [pc, #136]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 80012ac:	6920      	ldr	r0, [r4, #16]
 80012ae:	680a      	ldr	r2, [r1, #0]
 80012b0:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80012b4:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80012b8:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ba:	071a      	lsls	r2, r3, #28
 80012bc:	f57f af66 	bpl.w	800118c <HAL_RCC_OscConfig+0xd8>
 80012c0:	e784      	b.n	80011cc <HAL_RCC_OscConfig+0x118>
      PWR->CR1 |= PWR_CR1_DBP;
 80012c2:	6833      	ldr	r3, [r6, #0]
 80012c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012c8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80012ca:	f7ff fce3 	bl	8000c94 <HAL_GetTick>
 80012ce:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012d0:	6833      	ldr	r3, [r6, #0]
 80012d2:	05da      	lsls	r2, r3, #23
 80012d4:	f53f af66 	bmi.w	80011a4 <HAL_RCC_OscConfig+0xf0>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012d8:	f7ff fcdc 	bl	8000c94 <HAL_GetTick>
 80012dc:	1bc0      	subs	r0, r0, r7
 80012de:	2864      	cmp	r0, #100	; 0x64
 80012e0:	d9f6      	bls.n	80012d0 <HAL_RCC_OscConfig+0x21c>
            return HAL_TIMEOUT;
 80012e2:	2003      	movs	r0, #3
}
 80012e4:	b002      	add	sp, #8
 80012e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012ea:	4d12      	ldr	r5, [pc, #72]	; (8001334 <HAL_RCC_OscConfig+0x280>)
 80012ec:	682b      	ldr	r3, [r5, #0]
 80012ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012f2:	602b      	str	r3, [r5, #0]
 80012f4:	682b      	ldr	r3, [r5, #0]
 80012f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012fa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80012fc:	f7ff fcca 	bl	8000c94 <HAL_GetTick>
 8001300:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001302:	e004      	b.n	800130e <HAL_RCC_OscConfig+0x25a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001304:	f7ff fcc6 	bl	8000c94 <HAL_GetTick>
 8001308:	1b80      	subs	r0, r0, r6
 800130a:	2864      	cmp	r0, #100	; 0x64
 800130c:	d8e9      	bhi.n	80012e2 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800130e:	682b      	ldr	r3, [r5, #0]
 8001310:	039b      	lsls	r3, r3, #14
 8001312:	d4f7      	bmi.n	8001304 <HAL_RCC_OscConfig+0x250>
 8001314:	e70d      	b.n	8001132 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001316:	4e07      	ldr	r6, [pc, #28]	; (8001334 <HAL_RCC_OscConfig+0x280>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001318:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800131c:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800131e:	f023 0301 	bic.w	r3, r3, #1
 8001322:	6733      	str	r3, [r6, #112]	; 0x70
 8001324:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001326:	f023 0304 	bic.w	r3, r3, #4
 800132a:	6733      	str	r3, [r6, #112]	; 0x70
      tickstart = HAL_GetTick();
 800132c:	f7ff fcb2 	bl	8000c94 <HAL_GetTick>
 8001330:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001332:	e008      	b.n	8001346 <HAL_RCC_OscConfig+0x292>
 8001334:	40023800 	.word	0x40023800
 8001338:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800133c:	f7ff fcaa 	bl	8000c94 <HAL_GetTick>
 8001340:	1bc0      	subs	r0, r0, r7
 8001342:	4540      	cmp	r0, r8
 8001344:	d8cd      	bhi.n	80012e2 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001346:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001348:	0798      	lsls	r0, r3, #30
 800134a:	d4f7      	bmi.n	800133c <HAL_RCC_OscConfig+0x288>
    if (pwrclkchanged == SET)
 800134c:	2d00      	cmp	r5, #0
 800134e:	f43f af54 	beq.w	80011fa <HAL_RCC_OscConfig+0x146>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001352:	4a4e      	ldr	r2, [pc, #312]	; (800148c <HAL_RCC_OscConfig+0x3d8>)
 8001354:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001356:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800135a:	6413      	str	r3, [r2, #64]	; 0x40
 800135c:	e74d      	b.n	80011fa <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_DISABLE();
 800135e:	682b      	ldr	r3, [r5, #0]
 8001360:	f023 0301 	bic.w	r3, r3, #1
 8001364:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001366:	f7ff fc95 	bl	8000c94 <HAL_GetTick>
 800136a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800136c:	e004      	b.n	8001378 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800136e:	f7ff fc91 	bl	8000c94 <HAL_GetTick>
 8001372:	1b80      	subs	r0, r0, r6
 8001374:	2802      	cmp	r0, #2
 8001376:	d8b4      	bhi.n	80012e2 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001378:	682b      	ldr	r3, [r5, #0]
 800137a:	0799      	lsls	r1, r3, #30
 800137c:	d4f7      	bmi.n	800136e <HAL_RCC_OscConfig+0x2ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800137e:	6823      	ldr	r3, [r4, #0]
 8001380:	e702      	b.n	8001188 <HAL_RCC_OscConfig+0xd4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001382:	4a42      	ldr	r2, [pc, #264]	; (800148c <HAL_RCC_OscConfig+0x3d8>)
 8001384:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001386:	f043 0301 	orr.w	r3, r3, #1
 800138a:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800138c:	f7ff fc82 	bl	8000c94 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001390:	4f3e      	ldr	r7, [pc, #248]	; (800148c <HAL_RCC_OscConfig+0x3d8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001392:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001396:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001398:	e004      	b.n	80013a4 <HAL_RCC_OscConfig+0x2f0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800139a:	f7ff fc7b 	bl	8000c94 <HAL_GetTick>
 800139e:	1b80      	subs	r0, r0, r6
 80013a0:	4540      	cmp	r0, r8
 80013a2:	d89e      	bhi.n	80012e2 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80013a6:	079b      	lsls	r3, r3, #30
 80013a8:	d5f7      	bpl.n	800139a <HAL_RCC_OscConfig+0x2e6>
    if (pwrclkchanged == SET)
 80013aa:	2d00      	cmp	r5, #0
 80013ac:	f43f af25 	beq.w	80011fa <HAL_RCC_OscConfig+0x146>
 80013b0:	e7cf      	b.n	8001352 <HAL_RCC_OscConfig+0x29e>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013b2:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 80013b4:	686a      	ldr	r2, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013b6:	f43f af3d 	beq.w	8001234 <HAL_RCC_OscConfig+0x180>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ba:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013be:	69e1      	ldr	r1, [r4, #28]
 80013c0:	428b      	cmp	r3, r1
 80013c2:	f47f af44 	bne.w	800124e <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013c6:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ca:	6a21      	ldr	r1, [r4, #32]
 80013cc:	428b      	cmp	r3, r1
 80013ce:	f47f af3e 	bne.w	800124e <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013d2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80013d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80013d8:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013da:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80013de:	f47f af36 	bne.w	800124e <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80013e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80013e4:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 80013e8:	085b      	lsrs	r3, r3, #1
 80013ea:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013ec:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 80013f0:	f47f af2d 	bne.w	800124e <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80013f4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80013f6:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80013fa:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
  return HAL_OK;
 80013fe:	bf14      	ite	ne
 8001400:	2001      	movne	r0, #1
 8001402:	2000      	moveq	r0, #0
 8001404:	e716      	b.n	8001234 <HAL_RCC_OscConfig+0x180>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001406:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	e67f      	b.n	8001116 <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001416:	f042 0204 	orr.w	r2, r2, #4
 800141a:	671a      	str	r2, [r3, #112]	; 0x70
 800141c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800141e:	f042 0201 	orr.w	r2, r2, #1
 8001422:	671a      	str	r2, [r3, #112]	; 0x70
 8001424:	e7b2      	b.n	800138c <HAL_RCC_OscConfig+0x2d8>
    return HAL_ERROR;
 8001426:	2001      	movs	r0, #1
}
 8001428:	4770      	bx	lr
        tickstart = HAL_GetTick();
 800142a:	f7ff fc33 	bl	8000c94 <HAL_GetTick>
 800142e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001430:	e005      	b.n	800143e <HAL_RCC_OscConfig+0x38a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001432:	f7ff fc2f 	bl	8000c94 <HAL_GetTick>
 8001436:	1b80      	subs	r0, r0, r6
 8001438:	2802      	cmp	r0, #2
 800143a:	f63f af52 	bhi.w	80012e2 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800143e:	682b      	ldr	r3, [r5, #0]
 8001440:	0199      	lsls	r1, r3, #6
 8001442:	d4f6      	bmi.n	8001432 <HAL_RCC_OscConfig+0x37e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001444:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001446:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001448:	0852      	lsrs	r2, r2, #1
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800144a:	4e10      	ldr	r6, [pc, #64]	; (800148c <HAL_RCC_OscConfig+0x3d8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800144c:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8001450:	3a01      	subs	r2, #1
 8001452:	430b      	orrs	r3, r1
 8001454:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001456:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800145a:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800145e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001462:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001466:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001468:	682b      	ldr	r3, [r5, #0]
 800146a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800146e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001470:	f7ff fc10 	bl	8000c94 <HAL_GetTick>
 8001474:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001476:	e005      	b.n	8001484 <HAL_RCC_OscConfig+0x3d0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001478:	f7ff fc0c 	bl	8000c94 <HAL_GetTick>
 800147c:	1b00      	subs	r0, r0, r4
 800147e:	2802      	cmp	r0, #2
 8001480:	f63f af2f 	bhi.w	80012e2 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001484:	6833      	ldr	r3, [r6, #0]
 8001486:	019a      	lsls	r2, r3, #6
 8001488:	d5f6      	bpl.n	8001478 <HAL_RCC_OscConfig+0x3c4>
 800148a:	e6d2      	b.n	8001232 <HAL_RCC_OscConfig+0x17e>
 800148c:	40023800 	.word	0x40023800

08001490 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001490:	2800      	cmp	r0, #0
 8001492:	f000 80b3 	beq.w	80015fc <HAL_RCC_ClockConfig+0x16c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001496:	4a61      	ldr	r2, [pc, #388]	; (800161c <HAL_RCC_ClockConfig+0x18c>)
 8001498:	6813      	ldr	r3, [r2, #0]
 800149a:	f003 030f 	and.w	r3, r3, #15
 800149e:	428b      	cmp	r3, r1
{
 80014a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014a4:	4604      	mov	r4, r0
 80014a6:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014a8:	d20c      	bcs.n	80014c4 <HAL_RCC_ClockConfig+0x34>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014aa:	6813      	ldr	r3, [r2, #0]
 80014ac:	f023 030f 	bic.w	r3, r3, #15
 80014b0:	430b      	orrs	r3, r1
 80014b2:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014b4:	6813      	ldr	r3, [r2, #0]
 80014b6:	f003 030f 	and.w	r3, r3, #15
 80014ba:	428b      	cmp	r3, r1
 80014bc:	d002      	beq.n	80014c4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80014be:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);

  return HAL_OK;
}
 80014c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014c4:	6823      	ldr	r3, [r4, #0]
 80014c6:	0798      	lsls	r0, r3, #30
 80014c8:	d514      	bpl.n	80014f4 <HAL_RCC_ClockConfig+0x64>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014ca:	0759      	lsls	r1, r3, #29
 80014cc:	d504      	bpl.n	80014d8 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014ce:	4954      	ldr	r1, [pc, #336]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
 80014d0:	688a      	ldr	r2, [r1, #8]
 80014d2:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80014d6:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014d8:	071a      	lsls	r2, r3, #28
 80014da:	d504      	bpl.n	80014e6 <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014dc:	4950      	ldr	r1, [pc, #320]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
 80014de:	688a      	ldr	r2, [r1, #8]
 80014e0:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80014e4:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014e6:	494e      	ldr	r1, [pc, #312]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
 80014e8:	68a0      	ldr	r0, [r4, #8]
 80014ea:	688a      	ldr	r2, [r1, #8]
 80014ec:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80014f0:	4302      	orrs	r2, r0
 80014f2:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014f4:	07df      	lsls	r7, r3, #31
 80014f6:	d520      	bpl.n	800153a <HAL_RCC_ClockConfig+0xaa>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014f8:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014fa:	4b49      	ldr	r3, [pc, #292]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014fc:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014fe:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001500:	d07e      	beq.n	8001600 <HAL_RCC_ClockConfig+0x170>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001502:	2a02      	cmp	r2, #2
 8001504:	d077      	beq.n	80015f6 <HAL_RCC_ClockConfig+0x166>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001506:	0799      	lsls	r1, r3, #30
 8001508:	d5d9      	bpl.n	80014be <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800150a:	4e45      	ldr	r6, [pc, #276]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800150c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001510:	68b3      	ldr	r3, [r6, #8]
 8001512:	f023 0303 	bic.w	r3, r3, #3
 8001516:	4313      	orrs	r3, r2
 8001518:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800151a:	f7ff fbbb 	bl	8000c94 <HAL_GetTick>
 800151e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001520:	e004      	b.n	800152c <HAL_RCC_ClockConfig+0x9c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001522:	f7ff fbb7 	bl	8000c94 <HAL_GetTick>
 8001526:	1bc0      	subs	r0, r0, r7
 8001528:	4540      	cmp	r0, r8
 800152a:	d86c      	bhi.n	8001606 <HAL_RCC_ClockConfig+0x176>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800152c:	68b3      	ldr	r3, [r6, #8]
 800152e:	6862      	ldr	r2, [r4, #4]
 8001530:	f003 030c 	and.w	r3, r3, #12
 8001534:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001538:	d1f3      	bne.n	8001522 <HAL_RCC_ClockConfig+0x92>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800153a:	4a38      	ldr	r2, [pc, #224]	; (800161c <HAL_RCC_ClockConfig+0x18c>)
 800153c:	6813      	ldr	r3, [r2, #0]
 800153e:	f003 030f 	and.w	r3, r3, #15
 8001542:	42ab      	cmp	r3, r5
 8001544:	d909      	bls.n	800155a <HAL_RCC_ClockConfig+0xca>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001546:	6813      	ldr	r3, [r2, #0]
 8001548:	f023 030f 	bic.w	r3, r3, #15
 800154c:	432b      	orrs	r3, r5
 800154e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001550:	6813      	ldr	r3, [r2, #0]
 8001552:	f003 030f 	and.w	r3, r3, #15
 8001556:	42ab      	cmp	r3, r5
 8001558:	d1b1      	bne.n	80014be <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800155a:	6823      	ldr	r3, [r4, #0]
 800155c:	075a      	lsls	r2, r3, #29
 800155e:	d506      	bpl.n	800156e <HAL_RCC_ClockConfig+0xde>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001560:	492f      	ldr	r1, [pc, #188]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
 8001562:	68e0      	ldr	r0, [r4, #12]
 8001564:	688a      	ldr	r2, [r1, #8]
 8001566:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800156a:	4302      	orrs	r2, r0
 800156c:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800156e:	071b      	lsls	r3, r3, #28
 8001570:	d431      	bmi.n	80015d6 <HAL_RCC_ClockConfig+0x146>
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001572:	492b      	ldr	r1, [pc, #172]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
 8001574:	688b      	ldr	r3, [r1, #8]
 8001576:	f003 030c 	and.w	r3, r3, #12
 800157a:	2b04      	cmp	r3, #4
 800157c:	d039      	beq.n	80015f2 <HAL_RCC_ClockConfig+0x162>
 800157e:	2b08      	cmp	r3, #8
 8001580:	d118      	bne.n	80015b4 <HAL_RCC_ClockConfig+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001582:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001584:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001586:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800158a:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800158c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 8001590:	d03b      	beq.n	800160a <HAL_RCC_ClockConfig+0x17a>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001592:	4824      	ldr	r0, [pc, #144]	; (8001624 <HAL_RCC_ClockConfig+0x194>)
 8001594:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001598:	2300      	movs	r3, #0
 800159a:	fba1 0100 	umull	r0, r1, r1, r0
 800159e:	f7fe fe33 	bl	8000208 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80015a2:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80015aa:	3301      	adds	r3, #1
 80015ac:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80015ae:	fbb0 f3f3 	udiv	r3, r0, r3
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 80015b2:	e000      	b.n	80015b6 <HAL_RCC_ClockConfig+0x126>
      sysclockfreq = HSI_VALUE;
 80015b4:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <HAL_RCC_ClockConfig+0x198>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015b6:	4a1a      	ldr	r2, [pc, #104]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
 80015b8:	4c1c      	ldr	r4, [pc, #112]	; (800162c <HAL_RCC_ClockConfig+0x19c>)
 80015ba:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 80015bc:	481c      	ldr	r0, [pc, #112]	; (8001630 <HAL_RCC_ClockConfig+0x1a0>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015be:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80015c2:	491c      	ldr	r1, [pc, #112]	; (8001634 <HAL_RCC_ClockConfig+0x1a4>)
  HAL_InitTick(uwTickPrio);
 80015c4:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015c6:	5ca2      	ldrb	r2, [r4, r2]
 80015c8:	40d3      	lsrs	r3, r2
 80015ca:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 80015cc:	f7ff fb26 	bl	8000c1c <HAL_InitTick>
  return HAL_OK;
 80015d0:	2000      	movs	r0, #0
}
 80015d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015d6:	4a12      	ldr	r2, [pc, #72]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
 80015d8:	6921      	ldr	r1, [r4, #16]
 80015da:	6893      	ldr	r3, [r2, #8]
 80015dc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80015e0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015e4:	490e      	ldr	r1, [pc, #56]	; (8001620 <HAL_RCC_ClockConfig+0x190>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015e6:	6093      	str	r3, [r2, #8]
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015e8:	688b      	ldr	r3, [r1, #8]
 80015ea:	f003 030c 	and.w	r3, r3, #12
 80015ee:	2b04      	cmp	r3, #4
 80015f0:	d1c5      	bne.n	800157e <HAL_RCC_ClockConfig+0xee>
 80015f2:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <HAL_RCC_ClockConfig+0x194>)
 80015f4:	e7df      	b.n	80015b6 <HAL_RCC_ClockConfig+0x126>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015f6:	0198      	lsls	r0, r3, #6
 80015f8:	d487      	bmi.n	800150a <HAL_RCC_ClockConfig+0x7a>
 80015fa:	e760      	b.n	80014be <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80015fc:	2001      	movs	r0, #1
}
 80015fe:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001600:	039e      	lsls	r6, r3, #14
 8001602:	d482      	bmi.n	800150a <HAL_RCC_ClockConfig+0x7a>
 8001604:	e75b      	b.n	80014be <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8001606:	2003      	movs	r0, #3
 8001608:	e75a      	b.n	80014c0 <HAL_RCC_ClockConfig+0x30>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800160a:	4807      	ldr	r0, [pc, #28]	; (8001628 <HAL_RCC_ClockConfig+0x198>)
 800160c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001610:	fba1 0100 	umull	r0, r1, r1, r0
 8001614:	f7fe fdf8 	bl	8000208 <__aeabi_uldivmod>
 8001618:	e7c3      	b.n	80015a2 <HAL_RCC_ClockConfig+0x112>
 800161a:	bf00      	nop
 800161c:	40023c00 	.word	0x40023c00
 8001620:	40023800 	.word	0x40023800
 8001624:	017d7840 	.word	0x017d7840
 8001628:	00f42400 	.word	0x00f42400
 800162c:	08002210 	.word	0x08002210
 8001630:	20000008 	.word	0x20000008
 8001634:	20000000 	.word	0x20000000

08001638 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001638:	2800      	cmp	r0, #0
 800163a:	f000 809e 	beq.w	800177a <HAL_TIM_Base_Init+0x142>
{
 800163e:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001640:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001644:	4604      	mov	r4, r0
 8001646:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800164a:	2b00      	cmp	r3, #0
 800164c:	d07c      	beq.n	8001748 <HAL_TIM_Base_Init+0x110>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800164e:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001650:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001652:	494c      	ldr	r1, [pc, #304]	; (8001784 <HAL_TIM_Base_Init+0x14c>)
 8001654:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 8001658:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800165c:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 8001660:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001662:	fab1 f181 	clz	r1, r1
 8001666:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800166a:	d036      	beq.n	80016da <HAL_TIM_Base_Init+0xa2>
 800166c:	2900      	cmp	r1, #0
 800166e:	d134      	bne.n	80016da <HAL_TIM_Base_Init+0xa2>
 8001670:	4d45      	ldr	r5, [pc, #276]	; (8001788 <HAL_TIM_Base_Init+0x150>)
 8001672:	4846      	ldr	r0, [pc, #280]	; (800178c <HAL_TIM_Base_Init+0x154>)
 8001674:	4282      	cmp	r2, r0
 8001676:	bf18      	it	ne
 8001678:	42aa      	cmpne	r2, r5
 800167a:	d06a      	beq.n	8001752 <HAL_TIM_Base_Init+0x11a>
 800167c:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
 8001680:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8001684:	1b55      	subs	r5, r2, r5
 8001686:	4282      	cmp	r2, r0
 8001688:	fab5 f585 	clz	r5, r5
 800168c:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8001690:	d069      	beq.n	8001766 <HAL_TIM_Base_Init+0x12e>
 8001692:	2d00      	cmp	r5, #0
 8001694:	d167      	bne.n	8001766 <HAL_TIM_Base_Init+0x12e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001696:	4d3e      	ldr	r5, [pc, #248]	; (8001790 <HAL_TIM_Base_Init+0x158>)
 8001698:	483e      	ldr	r0, [pc, #248]	; (8001794 <HAL_TIM_Base_Init+0x15c>)
 800169a:	4282      	cmp	r2, r0
 800169c:	bf18      	it	ne
 800169e:	42aa      	cmpne	r2, r5
 80016a0:	bf0c      	ite	eq
 80016a2:	2501      	moveq	r5, #1
 80016a4:	2500      	movne	r5, #0
 80016a6:	d06a      	beq.n	800177e <HAL_TIM_Base_Init+0x146>
 80016a8:	4e3b      	ldr	r6, [pc, #236]	; (8001798 <HAL_TIM_Base_Init+0x160>)
 80016aa:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 80016ae:	4282      	cmp	r2, r0
 80016b0:	bf18      	it	ne
 80016b2:	42b2      	cmpne	r2, r6
 80016b4:	d01a      	beq.n	80016ec <HAL_TIM_Base_Init+0xb4>
 80016b6:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80016ba:	4282      	cmp	r2, r0
 80016bc:	d05f      	beq.n	800177e <HAL_TIM_Base_Init+0x146>
 80016be:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80016c2:	4282      	cmp	r2, r0
 80016c4:	d05b      	beq.n	800177e <HAL_TIM_Base_Init+0x146>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016c6:	69a0      	ldr	r0, [r4, #24]
 80016c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016cc:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016ce:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 80016d0:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80016d2:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016d4:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80016d6:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80016d8:	e017      	b.n	800170a <HAL_TIM_Base_Init+0xd2>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016da:	4d30      	ldr	r5, [pc, #192]	; (800179c <HAL_TIM_Base_Init+0x164>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80016dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80016e0:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016e2:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 80016e4:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016e6:	fab5 f585 	clz	r5, r5
 80016ea:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016ec:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80016ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016f2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016f4:	69a0      	ldr	r0, [r4, #24]
 80016f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80016fa:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 80016fc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016fe:	68e3      	ldr	r3, [r4, #12]
 8001700:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001702:	6863      	ldr	r3, [r4, #4]
 8001704:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001706:	b9e1      	cbnz	r1, 8001742 <HAL_TIM_Base_Init+0x10a>
 8001708:	b9dd      	cbnz	r5, 8001742 <HAL_TIM_Base_Init+0x10a>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800170a:	2301      	movs	r3, #1
  return HAL_OK;
 800170c:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800170e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001710:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001714:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001718:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800171c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001720:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8001724:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001728:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800172c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8001730:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001734:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8001738:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800173c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8001740:	bd70      	pop	{r4, r5, r6, pc}
    TIMx->RCR = Structure->RepetitionCounter;
 8001742:	6963      	ldr	r3, [r4, #20]
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	e7e0      	b.n	800170a <HAL_TIM_Base_Init+0xd2>
    htim->Lock = HAL_UNLOCKED;
 8001748:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800174c:	f7ff f9f6 	bl	8000b3c <HAL_TIM_Base_MspInit>
 8001750:	e77d      	b.n	800164e <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001752:	4d12      	ldr	r5, [pc, #72]	; (800179c <HAL_TIM_Base_Init+0x164>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001754:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001758:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800175a:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800175c:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800175e:	fab5 f585 	clz	r5, r5
 8001762:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001764:	e7c2      	b.n	80016ec <HAL_TIM_Base_Init+0xb4>
    tmpcr1 |= Structure->CounterMode;
 8001766:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001768:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800176c:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800176e:	480c      	ldr	r0, [pc, #48]	; (80017a0 <HAL_TIM_Base_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001770:	4282      	cmp	r2, r0
 8001772:	d0bb      	beq.n	80016ec <HAL_TIM_Base_Init+0xb4>
 8001774:	2d00      	cmp	r5, #0
 8001776:	d1b9      	bne.n	80016ec <HAL_TIM_Base_Init+0xb4>
 8001778:	e78d      	b.n	8001696 <HAL_TIM_Base_Init+0x5e>
    return HAL_ERROR;
 800177a:	2001      	movs	r0, #1
}
 800177c:	4770      	bx	lr
 800177e:	2500      	movs	r5, #0
 8001780:	e7b4      	b.n	80016ec <HAL_TIM_Base_Init+0xb4>
 8001782:	bf00      	nop
 8001784:	40010000 	.word	0x40010000
 8001788:	40000400 	.word	0x40000400
 800178c:	40000800 	.word	0x40000800
 8001790:	40014000 	.word	0x40014000
 8001794:	40014400 	.word	0x40014400
 8001798:	40014800 	.word	0x40014800
 800179c:	40010400 	.word	0x40010400
 80017a0:	40000c00 	.word	0x40000c00

080017a4 <HAL_TIM_OC_MspInit>:
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop

080017a8 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 80017a8:	2800      	cmp	r0, #0
 80017aa:	f000 809e 	beq.w	80018ea <HAL_TIM_OC_Init+0x142>
{
 80017ae:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80017b0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80017b4:	4604      	mov	r4, r0
 80017b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d07c      	beq.n	80018b8 <HAL_TIM_OC_Init+0x110>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80017be:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80017c0:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017c2:	494c      	ldr	r1, [pc, #304]	; (80018f4 <HAL_TIM_OC_Init+0x14c>)
 80017c4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 80017c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017cc:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 80017d0:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017d2:	fab1 f181 	clz	r1, r1
 80017d6:	ea4f 1151 	mov.w	r1, r1, lsr #5
 80017da:	d036      	beq.n	800184a <HAL_TIM_OC_Init+0xa2>
 80017dc:	2900      	cmp	r1, #0
 80017de:	d134      	bne.n	800184a <HAL_TIM_OC_Init+0xa2>
 80017e0:	4d45      	ldr	r5, [pc, #276]	; (80018f8 <HAL_TIM_OC_Init+0x150>)
 80017e2:	4846      	ldr	r0, [pc, #280]	; (80018fc <HAL_TIM_OC_Init+0x154>)
 80017e4:	4282      	cmp	r2, r0
 80017e6:	bf18      	it	ne
 80017e8:	42aa      	cmpne	r2, r5
 80017ea:	d06a      	beq.n	80018c2 <HAL_TIM_OC_Init+0x11a>
 80017ec:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
 80017f0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80017f4:	1b55      	subs	r5, r2, r5
 80017f6:	4282      	cmp	r2, r0
 80017f8:	fab5 f585 	clz	r5, r5
 80017fc:	ea4f 1555 	mov.w	r5, r5, lsr #5
 8001800:	d069      	beq.n	80018d6 <HAL_TIM_OC_Init+0x12e>
 8001802:	2d00      	cmp	r5, #0
 8001804:	d167      	bne.n	80018d6 <HAL_TIM_OC_Init+0x12e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001806:	4d3e      	ldr	r5, [pc, #248]	; (8001900 <HAL_TIM_OC_Init+0x158>)
 8001808:	483e      	ldr	r0, [pc, #248]	; (8001904 <HAL_TIM_OC_Init+0x15c>)
 800180a:	4282      	cmp	r2, r0
 800180c:	bf18      	it	ne
 800180e:	42aa      	cmpne	r2, r5
 8001810:	bf0c      	ite	eq
 8001812:	2501      	moveq	r5, #1
 8001814:	2500      	movne	r5, #0
 8001816:	d06a      	beq.n	80018ee <HAL_TIM_OC_Init+0x146>
 8001818:	4e3b      	ldr	r6, [pc, #236]	; (8001908 <HAL_TIM_OC_Init+0x160>)
 800181a:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800181e:	4282      	cmp	r2, r0
 8001820:	bf18      	it	ne
 8001822:	42b2      	cmpne	r2, r6
 8001824:	d01a      	beq.n	800185c <HAL_TIM_OC_Init+0xb4>
 8001826:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800182a:	4282      	cmp	r2, r0
 800182c:	d05f      	beq.n	80018ee <HAL_TIM_OC_Init+0x146>
 800182e:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8001832:	4282      	cmp	r2, r0
 8001834:	d05b      	beq.n	80018ee <HAL_TIM_OC_Init+0x146>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001836:	69a0      	ldr	r0, [r4, #24]
 8001838:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800183c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800183e:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8001840:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8001842:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001844:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001846:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001848:	e017      	b.n	800187a <HAL_TIM_OC_Init+0xd2>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800184a:	4d30      	ldr	r5, [pc, #192]	; (800190c <HAL_TIM_OC_Init+0x164>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800184c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001850:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001852:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 8001854:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001856:	fab5 f585 	clz	r5, r5
 800185a:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800185c:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800185e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001862:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001864:	69a0      	ldr	r0, [r4, #24]
 8001866:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800186a:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800186c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800186e:	68e3      	ldr	r3, [r4, #12]
 8001870:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001872:	6863      	ldr	r3, [r4, #4]
 8001874:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001876:	b9e1      	cbnz	r1, 80018b2 <HAL_TIM_OC_Init+0x10a>
 8001878:	b9dd      	cbnz	r5, 80018b2 <HAL_TIM_OC_Init+0x10a>
  TIMx->EGR = TIM_EGR_UG;
 800187a:	2301      	movs	r3, #1
  return HAL_OK;
 800187c:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800187e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001880:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001884:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001888:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800188c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001890:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8001894:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800189c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80018a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80018a4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80018a8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80018ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80018b0:	bd70      	pop	{r4, r5, r6, pc}
    TIMx->RCR = Structure->RepetitionCounter;
 80018b2:	6963      	ldr	r3, [r4, #20]
 80018b4:	6313      	str	r3, [r2, #48]	; 0x30
 80018b6:	e7e0      	b.n	800187a <HAL_TIM_OC_Init+0xd2>
    htim->Lock = HAL_UNLOCKED;
 80018b8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 80018bc:	f7ff ff72 	bl	80017a4 <HAL_TIM_OC_MspInit>
 80018c0:	e77d      	b.n	80017be <HAL_TIM_OC_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018c2:	4d12      	ldr	r5, [pc, #72]	; (800190c <HAL_TIM_OC_Init+0x164>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80018c8:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018ca:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 80018cc:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018ce:	fab5 f585 	clz	r5, r5
 80018d2:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018d4:	e7c2      	b.n	800185c <HAL_TIM_OC_Init+0xb4>
    tmpcr1 |= Structure->CounterMode;
 80018d6:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80018dc:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80018de:	480c      	ldr	r0, [pc, #48]	; (8001910 <HAL_TIM_OC_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018e0:	4282      	cmp	r2, r0
 80018e2:	d0bb      	beq.n	800185c <HAL_TIM_OC_Init+0xb4>
 80018e4:	2d00      	cmp	r5, #0
 80018e6:	d1b9      	bne.n	800185c <HAL_TIM_OC_Init+0xb4>
 80018e8:	e78d      	b.n	8001806 <HAL_TIM_OC_Init+0x5e>
    return HAL_ERROR;
 80018ea:	2001      	movs	r0, #1
}
 80018ec:	4770      	bx	lr
 80018ee:	2500      	movs	r5, #0
 80018f0:	e7b4      	b.n	800185c <HAL_TIM_OC_Init+0xb4>
 80018f2:	bf00      	nop
 80018f4:	40010000 	.word	0x40010000
 80018f8:	40000400 	.word	0x40000400
 80018fc:	40000800 	.word	0x40000800
 8001900:	40014000 	.word	0x40014000
 8001904:	40014400 	.word	0x40014400
 8001908:	40014800 	.word	0x40014800
 800190c:	40010400 	.word	0x40010400
 8001910:	40000c00 	.word	0x40000c00

08001914 <HAL_TIM_OC_Start_IT>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001914:	2900      	cmp	r1, #0
 8001916:	d14f      	bne.n	80019b8 <HAL_TIM_OC_Start_IT+0xa4>
 8001918:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800191c:	2b01      	cmp	r3, #1
 800191e:	d155      	bne.n	80019cc <HAL_TIM_OC_Start_IT+0xb8>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001920:	6803      	ldr	r3, [r0, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001922:	2202      	movs	r2, #2
 8001924:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001928:	68da      	ldr	r2, [r3, #12]
 800192a:	f042 0202 	orr.w	r2, r2, #2
 800192e:	60da      	str	r2, [r3, #12]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001930:	2201      	movs	r2, #1
 8001932:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001936:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001938:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 800193c:	ea20 0001 	bic.w	r0, r0, r1
{
 8001940:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 8001942:	6218      	str	r0, [r3, #32]
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001944:	4c59      	ldr	r4, [pc, #356]	; (8001aac <HAL_TIM_OC_Start_IT+0x198>)

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001946:	6a1a      	ldr	r2, [r3, #32]
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001948:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800194a:	ea41 0102 	orr.w	r1, r1, r2
 800194e:	6219      	str	r1, [r3, #32]
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001950:	d03f      	beq.n	80019d2 <HAL_TIM_OC_Start_IT+0xbe>
 8001952:	4a57      	ldr	r2, [pc, #348]	; (8001ab0 <HAL_TIM_OC_Start_IT+0x19c>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d03c      	beq.n	80019d2 <HAL_TIM_OC_Start_IT+0xbe>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001958:	4a56      	ldr	r2, [pc, #344]	; (8001ab4 <HAL_TIM_OC_Start_IT+0x1a0>)
 800195a:	4c57      	ldr	r4, [pc, #348]	; (8001ab8 <HAL_TIM_OC_Start_IT+0x1a4>)
 800195c:	4293      	cmp	r3, r2
 800195e:	bf18      	it	ne
 8001960:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8001964:	4855      	ldr	r0, [pc, #340]	; (8001abc <HAL_TIM_OC_Start_IT+0x1a8>)
 8001966:	4956      	ldr	r1, [pc, #344]	; (8001ac0 <HAL_TIM_OC_Start_IT+0x1ac>)
 8001968:	bf0c      	ite	eq
 800196a:	2201      	moveq	r2, #1
 800196c:	2200      	movne	r2, #0
 800196e:	42a3      	cmp	r3, r4
 8001970:	bf08      	it	eq
 8001972:	f042 0201 	orreq.w	r2, r2, #1
 8001976:	4283      	cmp	r3, r0
 8001978:	bf08      	it	eq
 800197a:	f042 0201 	orreq.w	r2, r2, #1
 800197e:	428b      	cmp	r3, r1
 8001980:	bf08      	it	eq
 8001982:	f042 0201 	orreq.w	r2, r2, #1
 8001986:	b932      	cbnz	r2, 8001996 <HAL_TIM_OC_Start_IT+0x82>
 8001988:	4a4e      	ldr	r2, [pc, #312]	; (8001ac4 <HAL_TIM_OC_Start_IT+0x1b0>)
 800198a:	1a9a      	subs	r2, r3, r2
 800198c:	fab2 f282 	clz	r2, r2
 8001990:	0952      	lsrs	r2, r2, #5
 8001992:	2a00      	cmp	r2, #0
 8001994:	d079      	beq.n	8001a8a <HAL_TIM_OC_Start_IT+0x176>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001996:	6899      	ldr	r1, [r3, #8]
 8001998:	4a4b      	ldr	r2, [pc, #300]	; (8001ac8 <HAL_TIM_OC_Start_IT+0x1b4>)
 800199a:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800199c:	2a06      	cmp	r2, #6
 800199e:	d021      	beq.n	80019e4 <HAL_TIM_OC_Start_IT+0xd0>
 80019a0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80019a4:	d01e      	beq.n	80019e4 <HAL_TIM_OC_Start_IT+0xd0>
        __HAL_TIM_ENABLE(htim);
 80019a6:	6819      	ldr	r1, [r3, #0]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f041 0101 	orr.w	r1, r1, #1
 80019ae:	6019      	str	r1, [r3, #0]
}
 80019b0:	4610      	mov	r0, r2
 80019b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80019b6:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80019b8:	2904      	cmp	r1, #4
 80019ba:	d050      	beq.n	8001a5e <HAL_TIM_OC_Start_IT+0x14a>
 80019bc:	2908      	cmp	r1, #8
 80019be:	d041      	beq.n	8001a44 <HAL_TIM_OC_Start_IT+0x130>
 80019c0:	290c      	cmp	r1, #12
 80019c2:	d114      	bne.n	80019ee <HAL_TIM_OC_Start_IT+0xda>
 80019c4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d055      	beq.n	8001a78 <HAL_TIM_OC_Start_IT+0x164>
    return HAL_ERROR;
 80019cc:	2201      	movs	r2, #1
}
 80019ce:	4610      	mov	r0, r2
 80019d0:	4770      	bx	lr
      __HAL_TIM_MOE_ENABLE(htim);
 80019d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80019d8:	645a      	str	r2, [r3, #68]	; 0x44
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80019da:	4a3b      	ldr	r2, [pc, #236]	; (8001ac8 <HAL_TIM_OC_Start_IT+0x1b4>)
 80019dc:	6899      	ldr	r1, [r3, #8]
 80019de:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019e0:	2a06      	cmp	r2, #6
 80019e2:	d1dd      	bne.n	80019a0 <HAL_TIM_OC_Start_IT+0x8c>
 80019e4:	2200      	movs	r2, #0
}
 80019e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80019ea:	4610      	mov	r0, r2
 80019ec:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80019ee:	2910      	cmp	r1, #16
 80019f0:	d050      	beq.n	8001a94 <HAL_TIM_OC_Start_IT+0x180>
 80019f2:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 80019f6:	3b01      	subs	r3, #1
 80019f8:	bf18      	it	ne
 80019fa:	2301      	movne	r3, #1
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d1e5      	bne.n	80019cc <HAL_TIM_OC_Start_IT+0xb8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a00:	2908      	cmp	r1, #8
 8001a02:	d023      	beq.n	8001a4c <HAL_TIM_OC_Start_IT+0x138>
 8001a04:	290c      	cmp	r1, #12
 8001a06:	d037      	beq.n	8001a78 <HAL_TIM_OC_Start_IT+0x164>
 8001a08:	2910      	cmp	r1, #16
 8001a0a:	d049      	beq.n	8001aa0 <HAL_TIM_OC_Start_IT+0x18c>
 8001a0c:	2202      	movs	r2, #2
  switch (Channel)
 8001a0e:	1f0b      	subs	r3, r1, #4
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a10:	f880 2043 	strb.w	r2, [r0, #67]	; 0x43
  switch (Channel)
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	d8d9      	bhi.n	80019cc <HAL_TIM_OC_Start_IT+0xb8>
 8001a18:	a201      	add	r2, pc, #4	; (adr r2, 8001a20 <HAL_TIM_OC_Start_IT+0x10c>)
 8001a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a1e:	bf00      	nop
 8001a20:	08001a6d 	.word	0x08001a6d
 8001a24:	080019cd 	.word	0x080019cd
 8001a28:	080019cd 	.word	0x080019cd
 8001a2c:	080019cd 	.word	0x080019cd
 8001a30:	08001a53 	.word	0x08001a53
 8001a34:	080019cd 	.word	0x080019cd
 8001a38:	080019cd 	.word	0x080019cd
 8001a3c:	080019cd 	.word	0x080019cd
 8001a40:	08001a7f 	.word	0x08001a7f
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001a44:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d1bf      	bne.n	80019cc <HAL_TIM_OC_Start_IT+0xb8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001a52:	6803      	ldr	r3, [r0, #0]
 8001a54:	68da      	ldr	r2, [r3, #12]
 8001a56:	f042 0208 	orr.w	r2, r2, #8
 8001a5a:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 8001a5c:	e768      	b.n	8001930 <HAL_TIM_OC_Start_IT+0x1c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001a5e:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d1b2      	bne.n	80019cc <HAL_TIM_OC_Start_IT+0xb8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a66:	2302      	movs	r3, #2
 8001a68:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001a6c:	6803      	ldr	r3, [r0, #0]
 8001a6e:	68da      	ldr	r2, [r3, #12]
 8001a70:	f042 0204 	orr.w	r2, r2, #4
 8001a74:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 8001a76:	e75b      	b.n	8001930 <HAL_TIM_OC_Start_IT+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001a78:	2302      	movs	r3, #2
 8001a7a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001a7e:	6803      	ldr	r3, [r0, #0]
 8001a80:	68da      	ldr	r2, [r3, #12]
 8001a82:	f042 0210 	orr.w	r2, r2, #16
 8001a86:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 8001a88:	e752      	b.n	8001930 <HAL_TIM_OC_Start_IT+0x1c>
      __HAL_TIM_ENABLE(htim);
 8001a8a:	6819      	ldr	r1, [r3, #0]
 8001a8c:	f041 0101 	orr.w	r1, r1, #1
 8001a90:	6019      	str	r1, [r3, #0]
 8001a92:	e78d      	b.n	80019b0 <HAL_TIM_OC_Start_IT+0x9c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001a94:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	bf18      	it	ne
 8001a9c:	2301      	movne	r3, #1
 8001a9e:	e7ad      	b.n	80019fc <HAL_TIM_OC_Start_IT+0xe8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001aa0:	2302      	movs	r3, #2
      status = HAL_ERROR;
 8001aa2:	2201      	movs	r2, #1
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001aa4:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  switch (Channel)
 8001aa8:	e791      	b.n	80019ce <HAL_TIM_OC_Start_IT+0xba>
 8001aaa:	bf00      	nop
 8001aac:	40010000 	.word	0x40010000
 8001ab0:	40010400 	.word	0x40010400
 8001ab4:	40000400 	.word	0x40000400
 8001ab8:	40000800 	.word	0x40000800
 8001abc:	40000c00 	.word	0x40000c00
 8001ac0:	40014000 	.word	0x40014000
 8001ac4:	40001800 	.word	0x40001800
 8001ac8:	00010007 	.word	0x00010007

08001acc <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8001acc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	f000 8104 	beq.w	8001cde <HAL_TIM_OC_ConfigChannel+0x212>
 8001ad6:	2301      	movs	r3, #1
{
 8001ad8:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8001ada:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8001ade:	2a14      	cmp	r2, #20
 8001ae0:	d816      	bhi.n	8001b10 <HAL_TIM_OC_ConfigChannel+0x44>
 8001ae2:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001ae6:	0043      	.short	0x0043
 8001ae8:	00150015 	.word	0x00150015
 8001aec:	00680015 	.word	0x00680015
 8001af0:	00150015 	.word	0x00150015
 8001af4:	00b40015 	.word	0x00b40015
 8001af8:	00150015 	.word	0x00150015
 8001afc:	008f0015 	.word	0x008f0015
 8001b00:	00150015 	.word	0x00150015
 8001b04:	00d80015 	.word	0x00d80015
 8001b08:	00150015 	.word	0x00150015
 8001b0c:	001c0015 	.word	0x001c0015
 8001b10:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001b12:	2200      	movs	r2, #0
 8001b14:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	bcf0      	pop	{r4, r5, r6, r7}
 8001b1c:	4770      	bx	lr
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001b1e:	6802      	ldr	r2, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001b20:	6a13      	ldr	r3, [r2, #32]
 8001b22:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001b26:	6213      	str	r3, [r2, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001b28:	4b8d      	ldr	r3, [pc, #564]	; (8001d60 <HAL_TIM_OC_ConfigChannel+0x294>)
  tmpccer = TIMx->CCER;
 8001b2a:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001b2c:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8001b2e:	6d56      	ldr	r6, [r2, #84]	; 0x54
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8001b30:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001b34:	4033      	ands	r3, r6
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b36:	680e      	ldr	r6, [r1, #0]
 8001b38:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001b3c:	688e      	ldr	r6, [r1, #8]
 8001b3e:	ea44 5406 	orr.w	r4, r4, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b42:	4e88      	ldr	r6, [pc, #544]	; (8001d64 <HAL_TIM_OC_ConfigChannel+0x298>)
 8001b44:	42b2      	cmp	r2, r6
 8001b46:	f000 80cd 	beq.w	8001ce4 <HAL_TIM_OC_ConfigChannel+0x218>
 8001b4a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001b4e:	42b2      	cmp	r2, r6
 8001b50:	f000 80c8 	beq.w	8001ce4 <HAL_TIM_OC_ConfigChannel+0x218>
  TIMx->CCR6 = OC_Config->Pulse;
 8001b54:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001b56:	6055      	str	r5, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8001b58:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8001b5a:	2300      	movs	r3, #0
  TIMx->CCR6 = OC_Config->Pulse;
 8001b5c:	65d1      	str	r1, [r2, #92]	; 0x5c
  TIMx->CCER = tmpccer;
 8001b5e:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8001b60:	2200      	movs	r2, #0
 8001b62:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	bcf0      	pop	{r4, r5, r6, r7}
 8001b6a:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001b6c:	6802      	ldr	r2, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b6e:	6a13      	ldr	r3, [r2, #32]
 8001b70:	f023 0301 	bic.w	r3, r3, #1
 8001b74:	6213      	str	r3, [r2, #32]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001b76:	4b7c      	ldr	r3, [pc, #496]	; (8001d68 <HAL_TIM_OC_ConfigChannel+0x29c>)
  tmpccer = TIMx->CCER;
 8001b78:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001b7a:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8001b7c:	6996      	ldr	r6, [r2, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8001b7e:	f024 0402 	bic.w	r4, r4, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001b82:	4033      	ands	r3, r6
  tmpccmrx |= OC_Config->OCMode;
 8001b84:	680e      	ldr	r6, [r1, #0]
 8001b86:	4333      	orrs	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 8001b88:	688e      	ldr	r6, [r1, #8]
 8001b8a:	4334      	orrs	r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001b8c:	4e75      	ldr	r6, [pc, #468]	; (8001d64 <HAL_TIM_OC_ConfigChannel+0x298>)
 8001b8e:	42b2      	cmp	r2, r6
 8001b90:	f000 80b4 	beq.w	8001cfc <HAL_TIM_OC_ConfigChannel+0x230>
 8001b94:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001b98:	42b2      	cmp	r2, r6
 8001b9a:	f000 80af 	beq.w	8001cfc <HAL_TIM_OC_ConfigChannel+0x230>
  TIMx->CCR1 = OC_Config->Pulse;
 8001b9e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001ba0:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001ba2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001ba4:	2300      	movs	r3, #0
  TIMx->CCR1 = OC_Config->Pulse;
 8001ba6:	6351      	str	r1, [r2, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8001ba8:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8001baa:	2200      	movs	r2, #0
 8001bac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	bcf0      	pop	{r4, r5, r6, r7}
 8001bb4:	4770      	bx	lr
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001bb6:	6802      	ldr	r2, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001bb8:	6a13      	ldr	r3, [r2, #32]
 8001bba:	f023 0310 	bic.w	r3, r3, #16
 8001bbe:	6213      	str	r3, [r2, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001bc0:	4b6a      	ldr	r3, [pc, #424]	; (8001d6c <HAL_TIM_OC_ConfigChannel+0x2a0>)
  tmpccer = TIMx->CCER;
 8001bc2:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001bc4:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8001bc6:	6996      	ldr	r6, [r2, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8001bc8:	f024 0420 	bic.w	r4, r4, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001bcc:	4033      	ands	r3, r6
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001bce:	680e      	ldr	r6, [r1, #0]
 8001bd0:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001bd4:	688e      	ldr	r6, [r1, #8]
 8001bd6:	ea44 1406 	orr.w	r4, r4, r6, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001bda:	4e62      	ldr	r6, [pc, #392]	; (8001d64 <HAL_TIM_OC_ConfigChannel+0x298>)
 8001bdc:	42b2      	cmp	r2, r6
 8001bde:	f000 80a0 	beq.w	8001d22 <HAL_TIM_OC_ConfigChannel+0x256>
 8001be2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001be6:	42b2      	cmp	r2, r6
 8001be8:	f000 809b 	beq.w	8001d22 <HAL_TIM_OC_ConfigChannel+0x256>
  TIMx->CCR2 = OC_Config->Pulse;
 8001bec:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001bee:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001bf0:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001bf2:	2300      	movs	r3, #0
  TIMx->CCR2 = OC_Config->Pulse;
 8001bf4:	6391      	str	r1, [r2, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001bf6:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	bcf0      	pop	{r4, r5, r6, r7}
 8001c02:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001c04:	6802      	ldr	r2, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001c06:	6a13      	ldr	r3, [r2, #32]
 8001c08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c0c:	6213      	str	r3, [r2, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c0e:	4b57      	ldr	r3, [pc, #348]	; (8001d6c <HAL_TIM_OC_ConfigChannel+0x2a0>)
  tmpccer = TIMx->CCER;
 8001c10:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001c12:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8001c14:	69d6      	ldr	r6, [r2, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8001c16:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001c1a:	4033      	ands	r3, r6
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c1c:	680e      	ldr	r6, [r1, #0]
 8001c1e:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001c22:	688e      	ldr	r6, [r1, #8]
 8001c24:	ea44 3406 	orr.w	r4, r4, r6, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c28:	4e4e      	ldr	r6, [pc, #312]	; (8001d64 <HAL_TIM_OC_ConfigChannel+0x298>)
 8001c2a:	42b2      	cmp	r2, r6
 8001c2c:	d073      	beq.n	8001d16 <HAL_TIM_OC_ConfigChannel+0x24a>
 8001c2e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001c32:	42b2      	cmp	r2, r6
 8001c34:	d06f      	beq.n	8001d16 <HAL_TIM_OC_ConfigChannel+0x24a>
  TIMx->CCR4 = OC_Config->Pulse;
 8001c36:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001c38:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001c3a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001c3c:	2300      	movs	r3, #0
  TIMx->CCR4 = OC_Config->Pulse;
 8001c3e:	6411      	str	r1, [r2, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8001c40:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8001c42:	2200      	movs	r2, #0
 8001c44:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	bcf0      	pop	{r4, r5, r6, r7}
 8001c4c:	4770      	bx	lr
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001c4e:	6802      	ldr	r2, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001c50:	6a13      	ldr	r3, [r2, #32]
 8001c52:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c56:	6213      	str	r3, [r2, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001c58:	4b43      	ldr	r3, [pc, #268]	; (8001d68 <HAL_TIM_OC_ConfigChannel+0x29c>)
  tmpccer = TIMx->CCER;
 8001c5a:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001c5c:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8001c5e:	69d6      	ldr	r6, [r2, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8001c60:	f424 7400 	bic.w	r4, r4, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001c64:	4033      	ands	r3, r6
  tmpccmrx |= OC_Config->OCMode;
 8001c66:	680e      	ldr	r6, [r1, #0]
 8001c68:	4333      	orrs	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001c6a:	688e      	ldr	r6, [r1, #8]
 8001c6c:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001c70:	4e3c      	ldr	r6, [pc, #240]	; (8001d64 <HAL_TIM_OC_ConfigChannel+0x298>)
 8001c72:	42b2      	cmp	r2, r6
 8001c74:	d064      	beq.n	8001d40 <HAL_TIM_OC_ConfigChannel+0x274>
 8001c76:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001c7a:	42b2      	cmp	r2, r6
 8001c7c:	d060      	beq.n	8001d40 <HAL_TIM_OC_ConfigChannel+0x274>
  TIMx->CCR3 = OC_Config->Pulse;
 8001c7e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001c80:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001c82:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001c84:	2300      	movs	r3, #0
  TIMx->CCR3 = OC_Config->Pulse;
 8001c86:	63d1      	str	r1, [r2, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8001c88:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	bcf0      	pop	{r4, r5, r6, r7}
 8001c94:	4770      	bx	lr
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001c96:	6802      	ldr	r2, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001c98:	6a13      	ldr	r3, [r2, #32]
 8001c9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c9e:	6213      	str	r3, [r2, #32]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001ca0:	4b33      	ldr	r3, [pc, #204]	; (8001d70 <HAL_TIM_OC_ConfigChannel+0x2a4>)
  tmpccer = TIMx->CCER;
 8001ca2:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8001ca4:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8001ca6:	6d56      	ldr	r6, [r2, #84]	; 0x54
  tmpccer &= ~TIM_CCER_CC5P;
 8001ca8:	f424 3400 	bic.w	r4, r4, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001cac:	4033      	ands	r3, r6
  tmpccmrx |= OC_Config->OCMode;
 8001cae:	680e      	ldr	r6, [r1, #0]
 8001cb0:	4333      	orrs	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001cb2:	688e      	ldr	r6, [r1, #8]
 8001cb4:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001cb8:	4e2a      	ldr	r6, [pc, #168]	; (8001d64 <HAL_TIM_OC_ConfigChannel+0x298>)
 8001cba:	42b2      	cmp	r2, r6
 8001cbc:	d018      	beq.n	8001cf0 <HAL_TIM_OC_ConfigChannel+0x224>
 8001cbe:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001cc2:	42b2      	cmp	r2, r6
 8001cc4:	d014      	beq.n	8001cf0 <HAL_TIM_OC_ConfigChannel+0x224>
  TIMx->CCR5 = OC_Config->Pulse;
 8001cc6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001cc8:	6055      	str	r5, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8001cca:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8001ccc:	2300      	movs	r3, #0
  TIMx->CCR5 = OC_Config->Pulse;
 8001cce:	6591      	str	r1, [r2, #88]	; 0x58
  TIMx->CCER = tmpccer;
 8001cd0:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	bcf0      	pop	{r4, r5, r6, r7}
 8001cdc:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001cde:	2302      	movs	r3, #2
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 8001ce4:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001ce8:	694e      	ldr	r6, [r1, #20]
 8001cea:	ea45 2586 	orr.w	r5, r5, r6, lsl #10
 8001cee:	e731      	b.n	8001b54 <HAL_TIM_OC_ConfigChannel+0x88>
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001cf0:	f425 3580 	bic.w	r5, r5, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001cf4:	694e      	ldr	r6, [r1, #20]
 8001cf6:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
 8001cfa:	e7e4      	b.n	8001cc6 <HAL_TIM_OC_ConfigChannel+0x1fa>
    tmpccer |= OC_Config->OCNPolarity;
 8001cfc:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001cfe:	f024 0408 	bic.w	r4, r4, #8
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001d02:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8001d06:	4334      	orrs	r4, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8001d08:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpccer &= ~TIM_CCER_CC1NE;
 8001d0c:	f024 0404 	bic.w	r4, r4, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001d10:	433e      	orrs	r6, r7
 8001d12:	4335      	orrs	r5, r6
 8001d14:	e743      	b.n	8001b9e <HAL_TIM_OC_ConfigChannel+0xd2>
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001d16:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001d1a:	694e      	ldr	r6, [r1, #20]
 8001d1c:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8001d20:	e789      	b.n	8001c36 <HAL_TIM_OC_ConfigChannel+0x16a>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001d22:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001d24:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001d28:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001d2c:	ea44 1406 	orr.w	r4, r4, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001d30:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpccer &= ~TIM_CCER_CC2NE;
 8001d34:	f024 0440 	bic.w	r4, r4, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001d38:	433e      	orrs	r6, r7
 8001d3a:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 8001d3e:	e755      	b.n	8001bec <HAL_TIM_OC_ConfigChannel+0x120>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001d40:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001d42:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001d46:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001d4a:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001d4e:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpccer &= ~TIM_CCER_CC3NE;
 8001d52:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001d56:	433e      	orrs	r6, r7
 8001d58:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 8001d5c:	e78f      	b.n	8001c7e <HAL_TIM_OC_ConfigChannel+0x1b2>
 8001d5e:	bf00      	nop
 8001d60:	feff8fff 	.word	0xfeff8fff
 8001d64:	40010000 	.word	0x40010000
 8001d68:	fffeff8c 	.word	0xfffeff8c
 8001d6c:	feff8cff 	.word	0xfeff8cff
 8001d70:	fffeff8f 	.word	0xfffeff8f

08001d74 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001d74:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d073      	beq.n	8001e64 <HAL_TIM_ConfigClockSource+0xf0>
 8001d7c:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8001d7e:	2302      	movs	r3, #2
{
 8001d80:	b470      	push	{r4, r5, r6}
  tmpsmcr = htim->Instance->SMCR;
 8001d82:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(htim);
 8001d84:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001d86:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001d8a:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d8e:	4b50      	ldr	r3, [pc, #320]	; (8001ed0 <HAL_TIM_ConfigClockSource+0x15c>)
  tmpsmcr = htim->Instance->SMCR;
 8001d90:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d92:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8001d94:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8001d96:	680b      	ldr	r3, [r1, #0]
 8001d98:	2b60      	cmp	r3, #96	; 0x60
 8001d9a:	d065      	beq.n	8001e68 <HAL_TIM_ConfigClockSource+0xf4>
 8001d9c:	d824      	bhi.n	8001de8 <HAL_TIM_ConfigClockSource+0x74>
 8001d9e:	2b40      	cmp	r3, #64	; 0x40
 8001da0:	d07c      	beq.n	8001e9c <HAL_TIM_ConfigClockSource+0x128>
 8001da2:	d94b      	bls.n	8001e3c <HAL_TIM_ConfigClockSource+0xc8>
 8001da4:	2b50      	cmp	r3, #80	; 0x50
 8001da6:	d117      	bne.n	8001dd8 <HAL_TIM_ConfigClockSource+0x64>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001da8:	6848      	ldr	r0, [r1, #4]
 8001daa:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001dac:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dae:	6a25      	ldr	r5, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001db0:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001db4:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 8001db8:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 8001dba:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dbc:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001dbe:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001dc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001dc4:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001dc8:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8001dca:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8001dcc:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001dd2:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8001dd6:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001dd8:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8001dda:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8001ddc:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001de0:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8001de4:	bc70      	pop	{r4, r5, r6}
 8001de6:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8001de8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dec:	d038      	beq.n	8001e60 <HAL_TIM_ConfigClockSource+0xec>
 8001dee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001df2:	d110      	bne.n	8001e16 <HAL_TIM_ConfigClockSource+0xa2>
  tmpsmcr = TIMx->SMCR;
 8001df4:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001df6:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8001dfa:	432b      	orrs	r3, r5
 8001dfc:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001dfe:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 8001e02:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001e04:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8001e08:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8001e0a:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e0c:	68a3      	ldr	r3, [r4, #8]
 8001e0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e12:	60a3      	str	r3, [r4, #8]
      break;
 8001e14:	e7e0      	b.n	8001dd8 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8001e16:	2b70      	cmp	r3, #112	; 0x70
 8001e18:	d1de      	bne.n	8001dd8 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8001e1a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001e1c:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8001e20:	432b      	orrs	r3, r5
 8001e22:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e24:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 8001e28:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001e2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8001e2e:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8001e30:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001e32:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e34:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8001e38:	60a3      	str	r3, [r4, #8]
      break;
 8001e3a:	e7cd      	b.n	8001dd8 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8001e3c:	2b20      	cmp	r3, #32
 8001e3e:	d002      	beq.n	8001e46 <HAL_TIM_ConfigClockSource+0xd2>
 8001e40:	d90a      	bls.n	8001e58 <HAL_TIM_ConfigClockSource+0xe4>
 8001e42:	2b30      	cmp	r3, #48	; 0x30
 8001e44:	d1c8      	bne.n	8001dd8 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8001e46:	68a1      	ldr	r1, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001e48:	2000      	movs	r0, #0
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e4a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e4e:	430b      	orrs	r3, r1
 8001e50:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8001e54:	60a3      	str	r3, [r4, #8]
}
 8001e56:	e7bf      	b.n	8001dd8 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8001e58:	f033 0110 	bics.w	r1, r3, #16
 8001e5c:	d1bc      	bne.n	8001dd8 <HAL_TIM_ConfigClockSource+0x64>
 8001e5e:	e7f2      	b.n	8001e46 <HAL_TIM_ConfigClockSource+0xd2>
  HAL_StatusTypeDef status = HAL_OK;
 8001e60:	2000      	movs	r0, #0
 8001e62:	e7b9      	b.n	8001dd8 <HAL_TIM_ConfigClockSource+0x64>
  __HAL_LOCK(htim);
 8001e64:	2002      	movs	r0, #2
}
 8001e66:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e68:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e6a:	68cb      	ldr	r3, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e6c:	f020 0010 	bic.w	r0, r0, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e70:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e72:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8001e74:	2000      	movs	r0, #0
  tmpccmr1 = TIMx->CCMR1;
 8001e76:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001e78:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001e7c:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
  tmpccer = TIMx->CCER;
 8001e80:	6a23      	ldr	r3, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001e82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  TIMx->CCMR1 = tmpccmr1 ;
 8001e86:	61a1      	str	r1, [r4, #24]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001e88:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCER = tmpccer;
 8001e8c:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8001e8e:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e94:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8001e98:	60a3      	str	r3, [r4, #8]
}
 8001e9a:	e79d      	b.n	8001dd8 <HAL_TIM_ConfigClockSource+0x64>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e9c:	6848      	ldr	r0, [r1, #4]
 8001e9e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001ea0:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ea2:	6a25      	ldr	r5, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001ea4:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ea8:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 8001eac:	4301      	orrs	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 8001eae:	2000      	movs	r0, #0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001eb0:	6225      	str	r5, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001eb2:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001eb4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001eb8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001ebc:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8001ebe:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8001ec0:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001ec6:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8001eca:	60a3      	str	r3, [r4, #8]
}
 8001ecc:	e784      	b.n	8001dd8 <HAL_TIM_ConfigClockSource+0x64>
 8001ece:	bf00      	nop
 8001ed0:	fffe0088 	.word	0xfffe0088

08001ed4 <HAL_TIM_PeriodElapsedCallback>:
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop

08001ed8 <HAL_TIM_IC_CaptureCallback>:
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop

08001edc <HAL_TIM_PWM_PulseFinishedCallback>:
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop

08001ee0 <HAL_TIM_TriggerCallback>:
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop

08001ee4 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ee4:	6803      	ldr	r3, [r0, #0]
 8001ee6:	691a      	ldr	r2, [r3, #16]
 8001ee8:	0791      	lsls	r1, r2, #30
{
 8001eea:	b510      	push	{r4, lr}
 8001eec:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001eee:	d502      	bpl.n	8001ef6 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001ef0:	68da      	ldr	r2, [r3, #12]
 8001ef2:	0792      	lsls	r2, r2, #30
 8001ef4:	d468      	bmi.n	8001fc8 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001ef6:	691a      	ldr	r2, [r3, #16]
 8001ef8:	0752      	lsls	r2, r2, #29
 8001efa:	d502      	bpl.n	8001f02 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001efc:	68da      	ldr	r2, [r3, #12]
 8001efe:	0750      	lsls	r0, r2, #29
 8001f00:	d44f      	bmi.n	8001fa2 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f02:	691a      	ldr	r2, [r3, #16]
 8001f04:	0711      	lsls	r1, r2, #28
 8001f06:	d502      	bpl.n	8001f0e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f08:	68da      	ldr	r2, [r3, #12]
 8001f0a:	0712      	lsls	r2, r2, #28
 8001f0c:	d437      	bmi.n	8001f7e <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f0e:	691a      	ldr	r2, [r3, #16]
 8001f10:	06d0      	lsls	r0, r2, #27
 8001f12:	d502      	bpl.n	8001f1a <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f14:	68da      	ldr	r2, [r3, #12]
 8001f16:	06d1      	lsls	r1, r2, #27
 8001f18:	d41e      	bmi.n	8001f58 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f1a:	691a      	ldr	r2, [r3, #16]
 8001f1c:	07d2      	lsls	r2, r2, #31
 8001f1e:	d502      	bpl.n	8001f26 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f20:	68da      	ldr	r2, [r3, #12]
 8001f22:	07d0      	lsls	r0, r2, #31
 8001f24:	d469      	bmi.n	8001ffa <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f26:	691a      	ldr	r2, [r3, #16]
 8001f28:	0611      	lsls	r1, r2, #24
 8001f2a:	d502      	bpl.n	8001f32 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	0612      	lsls	r2, r2, #24
 8001f30:	d46b      	bmi.n	800200a <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001f32:	691a      	ldr	r2, [r3, #16]
 8001f34:	05d0      	lsls	r0, r2, #23
 8001f36:	d502      	bpl.n	8001f3e <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f38:	68da      	ldr	r2, [r3, #12]
 8001f3a:	0611      	lsls	r1, r2, #24
 8001f3c:	d46d      	bmi.n	800201a <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f3e:	691a      	ldr	r2, [r3, #16]
 8001f40:	0652      	lsls	r2, r2, #25
 8001f42:	d502      	bpl.n	8001f4a <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f44:	68da      	ldr	r2, [r3, #12]
 8001f46:	0650      	lsls	r0, r2, #25
 8001f48:	d46f      	bmi.n	800202a <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f4a:	691a      	ldr	r2, [r3, #16]
 8001f4c:	0691      	lsls	r1, r2, #26
 8001f4e:	d502      	bpl.n	8001f56 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f50:	68da      	ldr	r2, [r3, #12]
 8001f52:	0692      	lsls	r2, r2, #26
 8001f54:	d449      	bmi.n	8001fea <HAL_TIM_IRQHandler+0x106>
}
 8001f56:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f58:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f5c:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8001f5e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f60:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f62:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001f6a:	d16f      	bne.n	800204c <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f6c:	f7fe fb0a 	bl	8000584 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f70:	4620      	mov	r0, r4
 8001f72:	f7ff ffb3 	bl	8001edc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f76:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f78:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f7a:	7722      	strb	r2, [r4, #28]
 8001f7c:	e7cd      	b.n	8001f1a <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f7e:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f82:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8001f84:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f86:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f88:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f8a:	69db      	ldr	r3, [r3, #28]
 8001f8c:	079b      	lsls	r3, r3, #30
 8001f8e:	d15a      	bne.n	8002046 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f90:	f7fe faf8 	bl	8000584 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f94:	4620      	mov	r0, r4
 8001f96:	f7ff ffa1 	bl	8001edc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f9a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f9c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f9e:	7722      	strb	r2, [r4, #28]
 8001fa0:	e7b5      	b.n	8001f0e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001fa2:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fa6:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8001fa8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001faa:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fac:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001fb4:	d144      	bne.n	8002040 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fb6:	f7fe fae5 	bl	8000584 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fba:	4620      	mov	r0, r4
 8001fbc:	f7ff ff8e 	bl	8001edc <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fc0:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001fc2:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fc4:	7722      	strb	r2, [r4, #28]
 8001fc6:	e79c      	b.n	8001f02 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fc8:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fcc:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fce:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fd0:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	0799      	lsls	r1, r3, #30
 8001fd6:	d130      	bne.n	800203a <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fd8:	f7fe fad4 	bl	8000584 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fdc:	4620      	mov	r0, r4
 8001fde:	f7ff ff7d 	bl	8001edc <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe2:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001fe4:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe6:	7722      	strb	r2, [r4, #28]
 8001fe8:	e785      	b.n	8001ef6 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001fea:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8001fee:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ff0:	611a      	str	r2, [r3, #16]
}
 8001ff2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8001ff6:	f000 b8cd 	b.w	8002194 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ffa:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ffe:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002000:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002002:	f7ff ff67 	bl	8001ed4 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002006:	6823      	ldr	r3, [r4, #0]
 8002008:	e78d      	b.n	8001f26 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800200a:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800200e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002010:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002012:	f000 f8c1 	bl	8002198 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002016:	6823      	ldr	r3, [r4, #0]
 8002018:	e78b      	b.n	8001f32 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800201a:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800201e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002020:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002022:	f000 f8bb 	bl	800219c <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002026:	6823      	ldr	r3, [r4, #0]
 8002028:	e789      	b.n	8001f3e <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800202a:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800202e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002030:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002032:	f7ff ff55 	bl	8001ee0 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002036:	6823      	ldr	r3, [r4, #0]
 8002038:	e787      	b.n	8001f4a <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800203a:	f7ff ff4d 	bl	8001ed8 <HAL_TIM_IC_CaptureCallback>
 800203e:	e7d0      	b.n	8001fe2 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8002040:	f7ff ff4a 	bl	8001ed8 <HAL_TIM_IC_CaptureCallback>
 8002044:	e7bc      	b.n	8001fc0 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8002046:	f7ff ff47 	bl	8001ed8 <HAL_TIM_IC_CaptureCallback>
 800204a:	e7a6      	b.n	8001f9a <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800204c:	f7ff ff44 	bl	8001ed8 <HAL_TIM_IC_CaptureCallback>
 8002050:	e791      	b.n	8001f76 <HAL_TIM_IRQHandler+0x92>
 8002052:	bf00      	nop

08002054 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002054:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002058:	2b01      	cmp	r3, #1
 800205a:	d04b      	beq.n	80020f4 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800205c:	6803      	ldr	r3, [r0, #0]
 800205e:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8002060:	2002      	movs	r0, #2
{
 8002062:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002064:	4d24      	ldr	r5, [pc, #144]	; (80020f8 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002066:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800206a:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800206c:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800206e:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002070:	d029      	beq.n	80020c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002072:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002076:	42ab      	cmp	r3, r5
 8002078:	d025      	beq.n	80020c6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800207a:	4d20      	ldr	r5, [pc, #128]	; (80020fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800207c:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002080:	42ab      	cmp	r3, r5
 8002082:	bf18      	it	ne
 8002084:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8002088:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800208c:	bf0c      	ite	eq
 800208e:	f04f 0c01 	moveq.w	ip, #1
 8002092:	f04f 0c00 	movne.w	ip, #0
 8002096:	42ab      	cmp	r3, r5
 8002098:	bf08      	it	eq
 800209a:	f04c 0c01 	orreq.w	ip, ip, #1
 800209e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020a2:	42ab      	cmp	r3, r5
 80020a4:	bf08      	it	eq
 80020a6:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020aa:	680d      	ldr	r5, [r1, #0]
 80020ac:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020ae:	4d14      	ldr	r5, [pc, #80]	; (8002100 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 80020b0:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020b2:	42ab      	cmp	r3, r5
 80020b4:	bf14      	ite	ne
 80020b6:	4660      	movne	r0, ip
 80020b8:	f04c 0001 	orreq.w	r0, ip, #1
 80020bc:	b960      	cbnz	r0, 80020d8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80020be:	4811      	ldr	r0, [pc, #68]	; (8002104 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80020c0:	4283      	cmp	r3, r0
 80020c2:	d009      	beq.n	80020d8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80020c4:	e00d      	b.n	80020e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80020c6:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80020c8:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80020cc:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020ce:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80020d0:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020d4:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 80020d6:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80020d8:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80020da:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80020de:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80020e0:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80020e2:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80020e4:	2101      	movs	r1, #1

  return HAL_OK;
 80020e6:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 80020e8:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80020ec:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 80020f0:	bc30      	pop	{r4, r5}
 80020f2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80020f4:	2002      	movs	r0, #2
}
 80020f6:	4770      	bx	lr
 80020f8:	40010000 	.word	0x40010000
 80020fc:	40000400 	.word	0x40000400
 8002100:	40014000 	.word	0x40014000
 8002104:	40001800 	.word	0x40001800

08002108 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002108:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800210c:	2b01      	cmp	r3, #1
 800210e:	d03d      	beq.n	800218c <HAL_TIMEx_ConfigBreakDeadTime+0x84>
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002110:	4602      	mov	r2, r0
 8002112:	6848      	ldr	r0, [r1, #4]
{
 8002114:	b410      	push	{r4}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002116:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 800211a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800211e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002120:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002122:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002126:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002128:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800212a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800212e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002130:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002132:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002136:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002138:	6a88      	ldr	r0, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800213a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800213e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002140:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002142:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002146:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002148:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800214a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800214e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002152:	4c0f      	ldr	r4, [pc, #60]	; (8002190 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8002154:	42a0      	cmp	r0, r4
 8002156:	d00b      	beq.n	8002170 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8002158:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800215c:	42a0      	cmp	r0, r4
 800215e:	d007      	beq.n	8002170 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8002160:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8002162:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8002164:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8002168:	4608      	mov	r0, r1
}
 800216a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800216e:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8002170:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002172:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002176:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800217a:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800217e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002182:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002184:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002188:	430b      	orrs	r3, r1
 800218a:	e7e9      	b.n	8002160 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 800218c:	2002      	movs	r0, #2
}
 800218e:	4770      	bx	lr
 8002190:	40010000 	.word	0x40010000

08002194 <HAL_TIMEx_CommutCallback>:
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop

08002198 <HAL_TIMEx_BreakCallback>:
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop

0800219c <HAL_TIMEx_Break2Callback>:
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop

080021a0 <__libc_init_array>:
 80021a0:	b570      	push	{r4, r5, r6, lr}
 80021a2:	4d0d      	ldr	r5, [pc, #52]	; (80021d8 <__libc_init_array+0x38>)
 80021a4:	4c0d      	ldr	r4, [pc, #52]	; (80021dc <__libc_init_array+0x3c>)
 80021a6:	1b64      	subs	r4, r4, r5
 80021a8:	10a4      	asrs	r4, r4, #2
 80021aa:	2600      	movs	r6, #0
 80021ac:	42a6      	cmp	r6, r4
 80021ae:	d109      	bne.n	80021c4 <__libc_init_array+0x24>
 80021b0:	4d0b      	ldr	r5, [pc, #44]	; (80021e0 <__libc_init_array+0x40>)
 80021b2:	4c0c      	ldr	r4, [pc, #48]	; (80021e4 <__libc_init_array+0x44>)
 80021b4:	f000 f820 	bl	80021f8 <_init>
 80021b8:	1b64      	subs	r4, r4, r5
 80021ba:	10a4      	asrs	r4, r4, #2
 80021bc:	2600      	movs	r6, #0
 80021be:	42a6      	cmp	r6, r4
 80021c0:	d105      	bne.n	80021ce <__libc_init_array+0x2e>
 80021c2:	bd70      	pop	{r4, r5, r6, pc}
 80021c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80021c8:	4798      	blx	r3
 80021ca:	3601      	adds	r6, #1
 80021cc:	e7ee      	b.n	80021ac <__libc_init_array+0xc>
 80021ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80021d2:	4798      	blx	r3
 80021d4:	3601      	adds	r6, #1
 80021d6:	e7f2      	b.n	80021be <__libc_init_array+0x1e>
 80021d8:	08002228 	.word	0x08002228
 80021dc:	08002228 	.word	0x08002228
 80021e0:	08002228 	.word	0x08002228
 80021e4:	0800222c 	.word	0x0800222c

080021e8 <memset>:
 80021e8:	4402      	add	r2, r0
 80021ea:	4603      	mov	r3, r0
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d100      	bne.n	80021f2 <memset+0xa>
 80021f0:	4770      	bx	lr
 80021f2:	f803 1b01 	strb.w	r1, [r3], #1
 80021f6:	e7f9      	b.n	80021ec <memset+0x4>

080021f8 <_init>:
 80021f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021fa:	bf00      	nop
 80021fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021fe:	bc08      	pop	{r3}
 8002200:	469e      	mov	lr, r3
 8002202:	4770      	bx	lr

08002204 <_fini>:
 8002204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002206:	bf00      	nop
 8002208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800220a:	bc08      	pop	{r3}
 800220c:	469e      	mov	lr, r3
 800220e:	4770      	bx	lr
