#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_000000000039e980 .scope module, "Stage2_Decode" "Stage2_Decode" 2 42;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /INPUT 64 "writedata"
    .port_info 3 /INPUT 1 "reg2loc"
    .port_info 4 /INPUT 1 "regwrite"
L_0000000002010088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008d3e50_0 .net/2u *"_s0", 31 0, L_0000000002010088;  1 drivers
v00000000008d3ef0_0 .net *"_s7", 4 0, L_00000000008d4670;  1 drivers
v00000000008d3f90_0 .net *"_s9", 4 0, L_00000000008d4710;  1 drivers
o000000000087b548 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008d4030_0 .net "clk", 0 0, o000000000087b548;  0 drivers
o000000000087b8d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008d40d0_0 .net "instruction", 31 0, o000000000087b8d8;  0 drivers
v00000000008d4170_0 .net "outA", 63 0, v00000000008d3920_0;  1 drivers
v00000000008d4210_0 .net "outB", 63 0, v00000000008d39c0_0;  1 drivers
o000000000087b908 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008d42b0_0 .net "reg2loc", 0 0, o000000000087b908;  0 drivers
o000000000087b638 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008d4350_0 .net "regwrite", 0 0, o000000000087b638;  0 drivers
v00000000008d43f0_0 .net "sign_ext", 63 0, L_00000000008d4530;  1 drivers
o000000000087b668 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008d4490_0 .net "writedata", 63 0, o000000000087b668;  0 drivers
L_00000000008d4530 .concat [ 32 32 0 0], o000000000087b8d8, L_0000000002010088;
L_00000000008d45d0 .part o000000000087b8d8, 5, 5;
L_00000000008d4670 .part o000000000087b8d8, 0, 5;
L_00000000008d4710 .part o000000000087b8d8, 16, 5;
L_00000000008d47b0 .functor MUXZ 5, L_00000000008d4710, L_00000000008d4670, o000000000087b908, C4<>;
L_00000000008d4850 .part o000000000087b8d8, 0, 5;
S_000000000086c200 .scope module, "registers" "Registers" 2 52, 2 11 0, S_000000000039e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "readreg1"
    .port_info 2 /INPUT 5 "readreg2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 64 "writedata"
    .port_info 5 /OUTPUT 64 "outA"
    .port_info 6 /OUTPUT 64 "outB"
    .port_info 7 /INPUT 1 "regwr"
v000000000086c500_0 .net "clk", 0 0, o000000000087b548;  alias, 0 drivers
v00000000008d3920_0 .var "outA", 63 0;
v00000000008d39c0_0 .var "outB", 63 0;
v00000000008d3a60_0 .net "readreg1", 4 0, L_00000000008d45d0;  1 drivers
v00000000008d3b00_0 .net "readreg2", 4 0, L_00000000008d47b0;  1 drivers
v00000000008d3ba0 .array "regfile", 32 0, 63 0;
v00000000008d3c40_0 .net "regwr", 0 0, o000000000087b638;  alias, 0 drivers
v00000000008d3d10_0 .net "writedata", 63 0, o000000000087b668;  alias, 0 drivers
v00000000008d3db0_0 .net "writereg", 4 0, L_00000000008d4850;  1 drivers
E_00000000008744e0 .event edge, v00000000008d3c40_0, v000000000086c500_0;
S_000000000086c380 .scope begin, "$unm_blk_4" "$unm_blk_4" 2 31, 2 31 0, S_000000000086c200;
 .timescale 0 0;
v000000000039eb90_0 .var/i "i", 31 0;
    .scope S_000000000086c200;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000000008d3920_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_000000000086c200;
T_1 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000000008d39c0_0, 0, 64;
    %end;
    .thread T_1;
    .scope S_000000000086c200;
T_2 ;
    %wait E_00000000008744e0;
    %load/vec4 v000000000086c500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000008d3a60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000008d3ba0, 4;
    %store/vec4 v00000000008d3920_0, 0, 64;
    %load/vec4 v00000000008d3b00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000008d3ba0, 4;
    %store/vec4 v00000000008d39c0_0, 0, 64;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000008d3c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000008d3d10_0;
    %load/vec4 v00000000008d3db0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000008d3ba0, 4, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000086c200;
T_3 ;
    %fork t_1, S_000000000086c380;
    %jmp t_0;
    .scope S_000000000086c380;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000039eb90_0, 0, 32;
T_3.0 ;
    %load/vec4 v000000000039eb90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v000000000039eb90_0;
    %store/vec4a v00000000008d3ba0, 4, 0;
    %load/vec4 v000000000039eb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000039eb90_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_000000000086c200;
t_0 %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "src/stage2_decode.sv";
