// Seed: 132109322
module module_0 (
    input tri0 id_0
);
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri id_3,
    output supply1 id_4,
    output uwire id_5,
    output tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wor id_13,
    input uwire id_14,
    input wand id_15,
    input tri1 id_16,
    input wire id_17,
    input tri id_18,
    input tri1 id_19,
    output tri0 id_20,
    input wire id_21,
    input tri0 id_22,
    input wire id_23,
    input wor id_24,
    input wire id_25,
    output tri1 id_26,
    input supply0 id_27,
    input wand id_28
);
  and primCall (
      id_8,
      id_0,
      id_19,
      id_18,
      id_25,
      id_17,
      id_16,
      id_14,
      id_28,
      id_21,
      id_11,
      id_27,
      id_15,
      id_7,
      id_10,
      id_13,
      id_23,
      id_22,
      id_24,
      id_12,
      id_1
  );
  module_0 modCall_1 (id_0);
endmodule
