// Seed: 4177702555
module module_0 (
    input supply0 id_0
);
  reg id_2 = 1, id_3;
  assign id_2 = 1;
  assign module_1.id_3 = 0;
  initial id_2 <= id_3 & 1;
  assign id_2 = ~id_0 && 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    input supply1 id_13,
    input supply1 id_14,
    output supply0 id_15,
    output supply0 id_16,
    id_24,
    input wor id_17,
    input wire id_18,
    output wire id_19,
    input wor id_20,
    output wand id_21,
    input supply0 id_22
);
  wire id_25, id_26;
  module_0 modCall_1 (id_5);
  assign id_0 = 1;
endmodule
