Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: button_led_buzzer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "button_led_buzzer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "button_led_buzzer"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : button_led_buzzer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Lenovo\Desktop\ArbitrarySequenceGenerator\button_led_buzzer.v" into library work
Parsing module <button_led_buzzer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <button_led_buzzer>.
WARNING:HDLCompiler:413 - "C:\Users\Lenovo\Desktop\ArbitrarySequenceGenerator\button_led_buzzer.v" Line 166: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <button_led_buzzer>.
    Related source file is "C:\Users\Lenovo\Desktop\ArbitrarySequenceGenerator\button_led_buzzer.v".
    Set property "KEEP = TRUE" for signal <cnt_900us>.
    Set property "KEEP = TRUE" for signal <_n0160>.
    Found 17-bit register for signal <div_cnt>.
    Found 1-bit register for signal <cnt_full>.
    Found 3-bit register for signal <state>.
    Found 4-bit register for signal <col>.
    Found 5-bit register for signal <key_out>.
    Found 5-bit register for signal <key_out_buf>.
    Found 20-bit register for signal <cnt_900us>.
    Found 5-bit register for signal <key_out_fliter>.
    Found 8-bit register for signal <firseq>.
    Found 16-bit register for signal <testseq>.
    Found 1-bit register for signal <buzzer>.
    Found 4-bit register for signal <times>.
    Found 32-bit register for signal <time_cnt>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_1_o_GND_1_o_sub_96_OUT> created at line 178.
    Found 32-bit adder for signal <time_cnt[31]_GND_1_o_add_2_OUT> created at line 42.
    Found 17-bit adder for signal <div_cnt[16]_GND_1_o_add_7_OUT> created at line 56.
    Found 20-bit adder for signal <cnt_900us[19]_GND_1_o_add_66_OUT> created at line 154.
    Found 4-bit adder for signal <times[3]_GND_1_o_add_104_OUT> created at line 209.
    Found 5-bit 4-to-1 multiplexer for signal <state[2]_row[3]_select_57_OUT> created at line 94.
    Found 5-bit comparator not equal for signal <n0037> created at line 151
    Found 20-bit comparator lessequal for signal <n0045> created at line 158
    Found 5-bit comparator lessequal for signal <n0053> created at line 174
    Found 5-bit comparator lessequal for signal <n0055> created at line 174
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal cnt_900us may hinder XST clustering optimizations.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 118 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <button_led_buzzer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 17-bit adder                                          : 1
 20-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Registers                                            : 12
 1-bit register                                        : 2
 16-bit register                                       : 1
 17-bit register                                       : 1
 20-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 4
 20-bit comparator lessequal                           : 1
 5-bit comparator lessequal                            : 2
 5-bit comparator not equal                            : 1
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 9
 16-bit 2-to-1 multiplexer                             : 4
 20-bit 2-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_led_buzzer>.
The following registers are absorbed into counter <div_cnt>: 1 register on signal <div_cnt>.
The following registers are absorbed into counter <time_cnt>: 1 register on signal <time_cnt>.
The following registers are absorbed into counter <times>: 1 register on signal <times>.
Unit <button_led_buzzer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 1
 6-bit subtractor                                      : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 4
 20-bit comparator lessequal                           : 1
 5-bit comparator lessequal                            : 2
 5-bit comparator not equal                            : 1
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 9
 16-bit 2-to-1 multiplexer                             : 4
 20-bit 2-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 011   | 11
 010   | 10
-------------------

Optimizing unit <button_led_buzzer> ...
WARNING:Xst:1293 - FF/Latch <time_cnt_27> has a constant value of 0 in block <button_led_buzzer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_cnt_28> has a constant value of 0 in block <button_led_buzzer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_cnt_29> has a constant value of 0 in block <button_led_buzzer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_cnt_30> has a constant value of 0 in block <button_led_buzzer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_cnt_31> has a constant value of 0 in block <button_led_buzzer>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block button_led_buzzer, actual ratio is 3.
FlipFlop times_0 has been replicated 1 time(s)
FlipFlop times_1 has been replicated 1 time(s)
FlipFlop times_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : button_led_buzzer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 383
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 61
#      LUT2                        : 25
#      LUT3                        : 7
#      LUT4                        : 19
#      LUT5                        : 44
#      LUT6                        : 96
#      MUXCY                       : 61
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 118
#      FD                          : 77
#      FDE                         : 5
#      FDR                         : 9
#      FDRE                        : 23
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 4
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             118  out of  11440     1%  
 Number of Slice LUTs:                  255  out of   5720     4%  
    Number used as Logic:               255  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    266
   Number with an unused Flip Flop:     148  out of    266    55%  
   Number with an unused LUT:            11  out of    266     4%  
   Number of fully used LUT-FF pairs:   107  out of    266    40%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    102    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 118   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.623ns (Maximum Frequency: 216.310MHz)
   Minimum input arrival time before clock: 3.744ns
   Maximum output required time after clock: 4.240ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.623ns (frequency: 216.310MHz)
  Total number of paths / destination ports: 3783 / 178
-------------------------------------------------------------------------
Delay:               4.623ns (Levels of Logic = 3)
  Source:            time_cnt_7 (FF)
  Destination:       testseq_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: time_cnt_7 to testseq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  time_cnt_7 (time_cnt_7)
     LUT6:I0->O            2   0.254   1.002  time_cnt[31]_GND_1_o_equal_104_o<31>4_1 (time_cnt[31]_GND_1_o_equal_104_o<31>41)
     LUT5:I1->O           11   0.254   1.039  time_cnt[31]_GND_1_o_equal_104_o<31>6 (time_cnt[31]_GND_1_o_equal_104_o)
     LUT5:I4->O            1   0.254   0.000  Mmux_testseq[15]_firseq[7]_mux_115_OUT17 (testseq[15]_firseq[7]_mux_115_OUT<0>)
     FDRE:D                    0.074          testseq_0
    ----------------------------------------
    Total                      4.623ns (1.361ns logic, 3.262ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 5
-------------------------------------------------------------------------
Offset:              3.744ns (Levels of Logic = 3)
  Source:            row<0> (PAD)
  Destination:       key_out_0 (FF)
  Destination Clock: clk rising

  Data Path: row<0> to key_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   1.152  row_0_IBUF (row_0_IBUF)
     LUT6:I2->O            1   0.254   0.682  Mmux_state[2]_row[3]_select_57_OUT11 (Mmux_state[2]_row[3]_select_57_OUT1)
     LUT6:I5->O            1   0.254   0.000  Mmux_state[2]_row[3]_select_57_OUT12 (state[2]_row[3]_select_57_OUT<0>)
     FD:D                      0.074          key_out_0
    ----------------------------------------
    Total                      3.744ns (1.910ns logic, 1.834ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.240ns (Levels of Logic = 1)
  Source:            testseq_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: testseq_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.525   0.803  testseq_7 (testseq_7)
     OBUF:I->O                 2.912          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.240ns (3.437ns logic, 0.803ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.623|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.80 secs
 
--> 

Total memory usage is 4488512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

