{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580531146519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580531146523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 23:25:46 2020 " "Processing started: Fri Jan 31 23:25:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580531146523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580531146523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHIFT_REG -c SHIFT_REG " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHIFT_REG -c SHIFT_REG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580531146524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580531147007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580531147007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 5 5 " "Found 5 design units, including 5 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REG " "Found entity 1: SHIFT_REG" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580531153809 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arith_Shifter " "Found entity 2: Arith_Shifter" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580531153809 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifterBit " "Found entity 3: shifterBit" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580531153809 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580531153809 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1 " "Found entity 5: mux2to1" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580531153809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580531153809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHIFT_REG " "Elaborating entity \"SHIFT_REG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580531153837 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] SHIFT_REG.v(5) " "Output port \"LEDR\[9..8\]\" at SHIFT_REG.v(5) has no driver" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580531153838 "|SHIFT_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arith_Shifter Arith_Shifter:a0 " "Elaborating entity \"Arith_Shifter\" for hierarchy \"Arith_Shifter:a0\"" {  } { { "SHIFT_REG.v" "a0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580531153848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifterBit shifterBit:s0 " "Elaborating entity \"shifterBit\" for hierarchy \"shifterBit:s0\"" {  } { { "SHIFT_REG.v" "s0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580531153855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop shifterBit:s0\|FlipFlop:f0 " "Elaborating entity \"FlipFlop\" for hierarchy \"shifterBit:s0\|FlipFlop:f0\"" {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580531153866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 shifterBit:s0\|mux2to1:m1 " "Elaborating entity \"mux2to1\" for hierarchy \"shifterBit:s0\|mux2to1:m1\"" {  } { { "SHIFT_REG.v" "m1" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580531153877 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "d f0 1 8 " "Port \"d\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1580531153912 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q f0 1 8 " "Port \"q\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1580531153913 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "d f0 1 8 " "Port \"d\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1580531153913 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q f0 1 8 " "Port \"q\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1580531153913 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "d f0 1 8 " "Port \"d\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1580531153913 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q f0 1 8 " "Port \"q\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1580531153913 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "d f0 1 8 " "Port \"d\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1580531153913 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q f0 1 8 " "Port \"q\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1580531153913 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "d f0 1 8 " "Port \"d\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1580531153914 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q f0 1 8 " "Port \"q\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1580531153914 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "d f0 1 8 " "Port \"d\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1580531153914 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q f0 1 8 " "Port \"q\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1580531153914 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "d f0 1 8 " "Port \"d\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1580531153914 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q f0 1 8 " "Port \"q\" on the entity instantiation of \"f0\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1580531153914 "|SHIFT_REG|shifterBit:s0|FlipFlop:f0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1580531154218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580531154233 "|SHIFT_REG|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580531154233 "|SHIFT_REG|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580531154233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580531154290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580531154523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580531154523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[8\] " "No output dependent on input pin \"SWITCH\[8\]\"" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580531154573 "|SHIFT_REG|SWITCH[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1580531154573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580531154573 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580531154573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580531154573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580531154573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580531154599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 31 23:25:54 2020 " "Processing ended: Fri Jan 31 23:25:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580531154599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580531154599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580531154599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580531154599 ""}
