#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\softwares\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\softwares\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\softwares\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\softwares\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\softwares\iverilog\iverilog\lib\ivl\va_math.vpi";
S_00000212f6e96450 .scope module, "testBench" "testBench" 2 1;
 .timescale 0 0;
v00000212f6ef9930_0 .var "clk", 0 0;
v00000212f6ef9750_0 .net/s "division_res", 15 0, v00000212f6e733d0_0;  1 drivers
v00000212f6ef9430_0 .var/s "dr", 15 0;
v00000212f6ef94d0_0 .var/s "initial_guess", 15 0;
v00000212f6ef96b0_0 .var "load", 0 0;
v00000212f6ef9570_0 .var/s "nr", 15 0;
v00000212f6ef9070_0 .var/s "res", 15 0;
E_00000212f6fba340 .event posedge, v00000212f6e96770_0;
S_00000212f6e965e0 .scope module, "DIV" "division" 2 31, 3 1 0, S_00000212f6e96450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 16 "nr";
    .port_info 3 /INPUT 16 "dr";
    .port_info 4 /INPUT 16 "initial_guess";
    .port_info 5 /OUTPUT 16 "division_res";
v00000212f6e96770_0 .net "clk", 0 0, v00000212f6ef9930_0;  1 drivers
v00000212f6e72910_0 .var/s "division", 32 0;
v00000212f6e733d0_0 .var/s "division_res", 15 0;
v00000212f6fbb8d0_0 .net/s "dr", 15 0, v00000212f6ef9430_0;  1 drivers
v00000212f6fbb970_0 .var/s "dxi", 32 0;
v00000212f6fbba10_0 .var/s "init_guess", 15 0;
v00000212f6fbbab0_0 .net/s "initial_guess", 15 0, v00000212f6ef94d0_0;  1 drivers
v00000212f6fbbb50_0 .var/i "iteration_count", 31 0;
v00000212f6fbbbf0_0 .net "load", 0 0, v00000212f6ef96b0_0;  1 drivers
v00000212f6fbbc90_0 .net/s "nr", 15 0, v00000212f6ef9570_0;  1 drivers
v00000212f6fbbd30_0 .var/s "two_dxi", 32 0;
v00000212f6ea3910_0 .var/s "two_dxi_16", 15 0;
v00000212f6ea39b0_0 .var/s "xi2_dxi", 32 0;
v00000212f6ef9a70_0 .var/s "xi2_dxi_16", 15 0;
E_00000212f6fba080 .event posedge, v00000212f6fbbbf0_0, v00000212f6e96770_0;
    .scope S_00000212f6e965e0;
T_0 ;
    %wait E_00000212f6fba080;
    %load/vec4 v00000212f6fbbbf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000212f6fbbab0_0;
    %assign/vec4 v00000212f6fbba10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000212f6fbbb50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000212f6fbbb50_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v00000212f6fbb8d0_0;
    %pad/s 33;
    %load/vec4 v00000212f6fbba10_0;
    %pad/s 33;
    %mul;
    %store/vec4 v00000212f6fbb970_0, 0, 33;
    %pushi/vec4 2097152, 0, 33;
    %load/vec4 v00000212f6fbb970_0;
    %sub;
    %store/vec4 v00000212f6fbbd30_0, 0, 33;
    %load/vec4 v00000212f6fbbd30_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 16;
    %store/vec4 v00000212f6ea3910_0, 0, 16;
    %load/vec4 v00000212f6fbba10_0;
    %pad/s 33;
    %load/vec4 v00000212f6ea3910_0;
    %pad/s 33;
    %mul;
    %store/vec4 v00000212f6ea39b0_0, 0, 33;
    %load/vec4 v00000212f6ea39b0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 16;
    %store/vec4 v00000212f6ef9a70_0, 0, 16;
    %load/vec4 v00000212f6ef9a70_0;
    %store/vec4 v00000212f6fbba10_0, 0, 16;
    %load/vec4 v00000212f6fbbb50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000212f6fbbb50_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000212f6fbbc90_0;
    %pad/s 33;
    %load/vec4 v00000212f6fbba10_0;
    %pad/s 33;
    %mul;
    %assign/vec4 v00000212f6e72910_0, 0;
    %load/vec4 v00000212f6e72910_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 16;
    %assign/vec4 v00000212f6e733d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000212f6e96450;
T_1 ;
    %delay 5, 0;
    %load/vec4 v00000212f6ef9930_0;
    %inv;
    %store/vec4 v00000212f6ef9930_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000212f6e96450;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212f6ef96b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212f6ef9930_0, 0, 1;
    %pushi/vec4 15360, 0, 16;
    %store/vec4 v00000212f6ef9570_0, 0, 16;
    %pushi/vec4 23552, 0, 16;
    %store/vec4 v00000212f6ef9430_0, 0, 16;
    %pushi/vec4 82, 0, 16;
    %store/vec4 v00000212f6ef94d0_0, 0, 16;
    %vpi_call 2 17 "$display", "nr = %d = %h = %b\012dr = %d = %h = %b\012initial_guess = %d = %h = %b", v00000212f6ef9570_0, v00000212f6ef9570_0, v00000212f6ef9570_0, v00000212f6ef9430_0, v00000212f6ef9430_0, v00000212f6ef9430_0, v00000212f6ef94d0_0, v00000212f6ef94d0_0, v00000212f6ef94d0_0 {0 0 0};
    %vpi_call 2 18 "$monitor", $time, " division_res = %d = %h = %b", v00000212f6ef9750_0, v00000212f6ef9750_0, v00000212f6ef9750_0 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212f6ef96b0_0, 0, 1;
    %delay 1500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000212f6ef96b0_0, 0, 1;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212f6ef9930_0, 0, 1;
    %delay 1500, 0;
    %pushi/vec4 7168, 0, 16;
    %store/vec4 v00000212f6ef9570_0, 0, 16;
    %delay 1500, 0;
    %pushi/vec4 13312, 0, 16;
    %store/vec4 v00000212f6ef9430_0, 0, 16;
    %delay 1500, 0;
    %pushi/vec4 51, 0, 16;
    %store/vec4 v00000212f6ef94d0_0, 0, 16;
    %delay 1550, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000212f6ef96b0_0, 0, 1;
    %delay 2500, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000212f6e96450;
T_3 ;
    %wait E_00000212f6fba340;
    %load/vec4 v00000212f6ef9750_0;
    %assign/vec4 v00000212f6ef9070_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test_bench_single.v";
    ".\design.v";
