

================================================================
== Vitis HLS Report for 'FIR_filter_Pipeline_VITIS_LOOP_49_11'
================================================================
* Date:           Tue Feb 20 20:10:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        FIR_v2_opt
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.118 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1  |       20|       20|         6|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    221|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     65|    -|
|Memory           |        0|   -|     13|      4|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|    160|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|    173|    367|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   1|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_164_24_1_1_U23  |mux_164_24_1_1  |        0|   0|  0|  65|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  65|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_24s_13ns_37_4_1_U24  |mul_mul_24s_13ns_37_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +--------------------+-------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                               Module                              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_ZL9FIR_coefs_1_U  |FIR_filter_Pipeline_VITIS_LOOP_49_11_p_ZL9FIR_coefs_1_ROM_AUTO_1R  |        0|  13|   4|    0|    16|   13|     1|          208|
    +--------------------+-------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                                   |        0|  13|   4|    0|    16|   13|     1|          208|
    +--------------------+-------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_237_p2      |         +|   0|  0|  13|           5|           1|
    |p_Val2_7_fu_387_p2      |         +|   0|  0|  39|          32|          32|
    |ret_V_fu_373_p2         |         +|   0|  0|  40|          33|          33|
    |rhs_fu_354_p2           |         +|   0|  0|  30|          23|          23|
    |and_ln374_fu_344_p2     |       and|   0|  0|   2|           1|           1|
    |overflow_fu_407_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_fu_231_p2     |      icmp|   0|  0|  10|           5|           6|
    |r_fu_332_p2             |      icmp|   0|  0|  12|          14|           1|
    |or_ln374_fu_338_p2      |        or|   0|  0|   2|           1|           1|
    |acum_V_fu_427_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln346_fu_419_p3  |    select|   0|  0|  33|           1|          31|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln302_fu_413_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln895_fu_401_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 221|         120|         167|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k       |   9|          2|    5|         10|
    |k_1_fu_98                |   9|          2|    5|         10|
    |lhs_V_fu_94              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln49_reg_469                 |   1|   0|    1|          0|
    |k_1_fu_98                         |   5|   0|    5|          0|
    |lhs_V_fu_94                       |  32|   0|   32|          0|
    |r_V_2_reg_473                     |  24|   0|   24|          0|
    |rhs_reg_493                       |  23|   0|   23|          0|
    |icmp_ln49_reg_469                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 160|  32|   97|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                       | Dir | Bits|  Protocol  |                                     Source Object                                     |    C Type    |
+---------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                 |   in|    1|  ap_ctrl_hs|                                                   FIR_filter_Pipeline_VITIS_LOOP_49_11|  return value|
|ap_rst                                                                                 |   in|    1|  ap_ctrl_hs|                                                   FIR_filter_Pipeline_VITIS_LOOP_49_11|  return value|
|ap_start                                                                               |   in|    1|  ap_ctrl_hs|                                                   FIR_filter_Pipeline_VITIS_LOOP_49_11|  return value|
|ap_done                                                                                |  out|    1|  ap_ctrl_hs|                                                   FIR_filter_Pipeline_VITIS_LOOP_49_11|  return value|
|ap_idle                                                                                |  out|    1|  ap_ctrl_hs|                                                   FIR_filter_Pipeline_VITIS_LOOP_49_11|  return value|
|ap_ready                                                                               |  out|    1|  ap_ctrl_hs|                                                   FIR_filter_Pipeline_VITIS_LOOP_49_11|  return value|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_100  |   in|   24|     ap_none|  p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_100|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_99   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_99|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_98   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_98|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_97   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_97|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_96   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_96|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_95   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_95|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_94   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_94|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_93   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_93|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_92   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_92|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_91   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_91|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_90   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_90|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_89   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_89|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_88   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_88|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_87   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_87|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_86   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_86|        scalar|
|p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_85   |   in|   24|     ap_none|   p_ZZ10FIR_filterRN3hls6streamI8ap_fixedILi24ELi1EL9ap_q_mode4EL9ap_o_mode0ELi1EEL_85|        scalar|
|lhs_V_1_out                                                                            |  out|   32|      ap_vld|                                                                            lhs_V_1_out|       pointer|
|lhs_V_1_out_ap_vld                                                                     |  out|    1|      ap_vld|                                                                            lhs_V_1_out|       pointer|
+---------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------+--------------+

