{"sha": "3a453a5cff214aaf901da09d6b5da5298a22eb4d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2E0NTNhNWNmZjIxNGFhZjkwMWRhMDlkNmI1ZGE1Mjk4YTIyZWI0ZA==", "commit": {"author": {"name": "Christophe Lyon", "email": "christophe.lyon@linaro.org", "date": "2014-10-24T11:50:51Z"}, "committer": {"name": "Christophe Lyon", "email": "clyon@gcc.gnu.org", "date": "2014-10-24T11:50:51Z"}, "message": "vaddw.c: New file.\n\n2014-10-24  Christophe Lyon  <christophe.lyon@linaro.org>\n\n\t* gcc.target/aarch64/advsimd-intrinsics/vaddw.c: New file.\n\nFrom-SVN: r216653", "tree": {"sha": "862d01aa2a49c74d7e667fb6bff4a902f92f3dc0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/862d01aa2a49c74d7e667fb6bff4a902f92f3dc0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3a453a5cff214aaf901da09d6b5da5298a22eb4d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3a453a5cff214aaf901da09d6b5da5298a22eb4d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3a453a5cff214aaf901da09d6b5da5298a22eb4d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3a453a5cff214aaf901da09d6b5da5298a22eb4d/comments", "author": null, "committer": null, "parents": [{"sha": "8e8c7a8ab13a53eeb2778127ec797c8b63f7c8ab", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8e8c7a8ab13a53eeb2778127ec797c8b63f7c8ab", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8e8c7a8ab13a53eeb2778127ec797c8b63f7c8ab"}], "stats": {"total": 126, "additions": 126, "deletions": 0}, "files": [{"sha": "46ed4a9609a79a8683b1f780baf763472ed5da92", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3a453a5cff214aaf901da09d6b5da5298a22eb4d/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3a453a5cff214aaf901da09d6b5da5298a22eb4d/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=3a453a5cff214aaf901da09d6b5da5298a22eb4d", "patch": "@@ -1,3 +1,7 @@\n+2014-10-24  Christophe Lyon  <christophe.lyon@linaro.org>\n+\n+\t* gcc.target/aarch64/advsimd-intrinsics/vaddw.c: New file.\n+\n 2014-10-24  Christophe Lyon  <christophe.lyon@linaro.org>\n \n \t* gcc.target/aarch64/advsimd-intrinsics/vaddl.c: New file."}, {"sha": "5804cd7c4448ca76ce08374dd48bdee725b85d10", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vaddw.c", "status": "added", "additions": 122, "deletions": 0, "changes": 122, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3a453a5cff214aaf901da09d6b5da5298a22eb4d/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaddw.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3a453a5cff214aaf901da09d6b5da5298a22eb4d/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaddw.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvaddw.c?ref=3a453a5cff214aaf901da09d6b5da5298a22eb4d", "patch": "@@ -0,0 +1,122 @@\n+#include <arm_neon.h>\n+#include \"arm-neon-ref.h\"\n+#include \"compute-ref-data.h\"\n+\n+/* Expected results.  */\n+VECT_VAR_DECL(expected,int,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t       0x33, 0x33, 0x33, 0x33 };\n+VECT_VAR_DECL(expected,int,16,4) [] = { 0x33, 0x33, 0x33, 0x33 };\n+VECT_VAR_DECL(expected,int,32,2) [] = { 0x33, 0x33 };\n+VECT_VAR_DECL(expected,int,64,1) [] = { 0x3333333333333333 };\n+VECT_VAR_DECL(expected,uint,8,8) [] = { 0x3, 0x3, 0x3, 0x3,\n+\t\t\t\t\t0x3, 0x3, 0x3, 0x3 };\n+VECT_VAR_DECL(expected,uint,16,4) [] = { 0x37, 0x37, 0x37, 0x37 };\n+VECT_VAR_DECL(expected,uint,32,2) [] = { 0x3, 0x3 };\n+VECT_VAR_DECL(expected,uint,64,1) [] = { 0x3333333333333333 };\n+VECT_VAR_DECL(expected,poly,8,8) [] = { 0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n+VECT_VAR_DECL(expected,poly,16,4) [] = { 0x3333, 0x3333, 0x3333, 0x3333 };\n+VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x33333333, 0x33333333 };\n+VECT_VAR_DECL(expected,int,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t\t0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t\t0x33, 0x33, 0x33, 0x33 };\n+VECT_VAR_DECL(expected,int,16,8) [] = {  0xffe3, 0xffe4, 0xffe5, 0xffe6,\n+\t\t\t\t\t 0xffe7, 0xffe8, 0xffe9, 0xffea };\n+VECT_VAR_DECL(expected,int,32,4) [] = { 0xffffffe2, 0xffffffe3,\n+\t\t\t\t\t0xffffffe4, 0xffffffe5 };\n+VECT_VAR_DECL(expected,int,64,2) [] = { 0xffffffffffffffe0,\n+\t\t\t\t\t0xffffffffffffffe1 };\n+VECT_VAR_DECL(expected,uint,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n+VECT_VAR_DECL(expected,uint,16,8) [] = { 0xe3, 0xe4, 0xe5, 0xe6,\n+\t\t\t\t\t 0xe7, 0xe8, 0xe9, 0xea };\n+VECT_VAR_DECL(expected,uint,32,4) [] = { 0xffe1, 0xffe2,\n+\t\t\t\t\t 0xffe3, 0xffe4 };\n+VECT_VAR_DECL(expected,uint,64,2) [] = { 0xffffffe0, 0xffffffe1 };\n+VECT_VAR_DECL(expected,poly,8,16) [] = { 0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t\t 0x33, 0x33, 0x33, 0x33,\n+\t\t\t\t\t 0x33, 0x33, 0x33, 0x33 };\n+VECT_VAR_DECL(expected,poly,16,8) [] = { 0x3333, 0x3333, 0x3333, 0x3333,\n+\t\t\t\t\t 0x3333, 0x3333, 0x3333, 0x3333 };\n+VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x33333333, 0x33333333,\n+\t\t\t\t\t   0x33333333, 0x33333333 };\n+\n+#ifndef INSN_NAME\n+#define INSN_NAME vaddw\n+#define TEST_MSG \"VADDW\"\n+#endif\n+\n+#define FNNAME1(NAME) void exec_ ## NAME (void)\n+#define FNNAME(NAME) FNNAME1(NAME)\n+\n+FNNAME (INSN_NAME)\n+{\n+  /* Basic test: y=vaddw(x1,x2), then store the result.  */\n+#define TEST_VADDW1(INSN, T1, T2, W, W2, N)\t\t\t\t\\\n+  VECT_VAR(vector_res, T1, W2, N) =\t\t\t\t\t\\\n+    INSN##_##T2##W(VECT_VAR(vector, T1, W2, N),\t\t\t\t\\\n+\t\t   VECT_VAR(vector2, T1, W, N));\t\t\t\\\n+  vst1q_##T2##W2(VECT_VAR(result, T1, W2, N), VECT_VAR(vector_res, T1, W2, N))\n+\n+#define TEST_VADDW(INSN, T1, T2, W, W2, N)\t\\\n+  TEST_VADDW1(INSN, T1, T2, W, W2, N)\n+\n+  DECL_VARIABLE(vector, int, 16, 8);\n+  DECL_VARIABLE(vector, int, 32, 4);\n+  DECL_VARIABLE(vector, int, 64, 2);\n+  DECL_VARIABLE(vector, uint, 16, 8);\n+  DECL_VARIABLE(vector, uint, 32, 4);\n+  DECL_VARIABLE(vector, uint, 64, 2);\n+\n+  DECL_VARIABLE(vector2, int, 8, 8);\n+  DECL_VARIABLE(vector2, int, 16, 4);\n+  DECL_VARIABLE(vector2, int, 32, 2);\n+  DECL_VARIABLE(vector2, uint, 8, 8);\n+  DECL_VARIABLE(vector2, uint, 16, 4);\n+  DECL_VARIABLE(vector2, uint, 32, 2);\n+\n+  DECL_VARIABLE(vector_res, int, 16, 8);\n+  DECL_VARIABLE(vector_res, int, 32, 4);\n+  DECL_VARIABLE(vector_res, int, 64, 2);\n+  DECL_VARIABLE(vector_res, uint, 16, 8);\n+  DECL_VARIABLE(vector_res, uint, 32, 4);\n+  DECL_VARIABLE(vector_res, uint, 64, 2);\n+\n+  clean_results ();\n+\n+  /* Initialize input \"vector\" from \"buffer\".  */\n+  VLOAD(vector, buffer, q, int, s, 16, 8);\n+  VLOAD(vector, buffer, q, int, s, 32, 4);\n+  VLOAD(vector, buffer, q, int, s, 64, 2);\n+  VLOAD(vector, buffer, q, uint, u, 16, 8);\n+  VLOAD(vector, buffer, q, uint, u, 32, 4);\n+  VLOAD(vector, buffer, q, uint, u, 64, 2);\n+\n+  /* Choose init value arbitrarily.  */\n+  VDUP(vector2, , int, s, 8, 8, -13);\n+  VDUP(vector2, , int, s, 16, 4, -14);\n+  VDUP(vector2, , int, s, 32, 2, -16);\n+  VDUP(vector2, , uint, u, 8, 8, 0xf3);\n+  VDUP(vector2, , uint, u, 16, 4, 0xfff1);\n+  VDUP(vector2, , uint, u, 32, 2, 0xfffffff0);\n+\n+  /* Execute the tests.  */\n+  TEST_VADDW(INSN_NAME, int, s, 8, 16, 8);\n+  TEST_VADDW(INSN_NAME, int, s, 16, 32, 4);\n+  TEST_VADDW(INSN_NAME, int, s, 32, 64, 2);\n+  TEST_VADDW(INSN_NAME, uint, u, 8, 16, 8);\n+  TEST_VADDW(INSN_NAME, uint, u, 16, 32, 4);\n+  TEST_VADDW(INSN_NAME, uint, u, 32, 64, 2);\n+\n+  CHECK_RESULTS (TEST_MSG, \"\");\n+}\n+\n+int main (void)\n+{\n+  FNNAME (INSN_NAME);\n+  return 0;\n+}"}]}