Analysis & Elaboration report for hdl_matmul_fil
Thu Feb  8 10:01:29 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+------------------------------------+--------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Thu Feb  8 10:01:29 2018          ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; hdl_matmul_fil                             ;
; Top-level Entity Name              ; hdl_matmul_fil                             ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; hdl_matmul_fil     ; hdl_matmul_fil     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Elaboration
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Feb  8 10:01:25 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hdl_matmul_fil -c hdl_matmul_fil --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 0 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/hdlsrc/hdl_matmul_pkg.vhd
    Info (12022): Found design unit 1: hdl_matmul_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/hdlsrc/hdl_matmul.vhd
    Info (12022): Found design unit 1: hdl_matmul-rtl
    Info (12023): Found entity 1: hdl_matmul
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWClkMgr.vhd
    Info (12022): Found design unit 1: MWClkMgr-rtl
    Info (12023): Found entity 1: MWClkMgr
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWAJTAG.vhd
    Info (12022): Found design unit 1: MWAJTAG-rtl
    Info (12023): Found entity 1: MWAJTAG
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILPKTBuilder.vhd
    Info (12022): Found design unit 1: FILPKTBuilder-rtl
    Info (12023): Found entity 1: FILPKTBuilder
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWDPRAM.vhd
    Info (12022): Found design unit 1: MWDPRAM-rtl
    Info (12023): Found entity 1: MWDPRAM
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWRXBuffer.vhd
    Info (12022): Found design unit 1: MWRXBuffer-rtl
    Info (12023): Found entity 1: MWRXBuffer
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWTXBuffer.vhd
    Info (12022): Found design unit 1: MWTXBuffer-rtl
    Info (12023): Found entity 1: MWTXBuffer
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWArbiter.vhd
    Info (12022): Found design unit 1: MWArbiter-rtl
    Info (12023): Found entity 1: MWArbiter
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILSYNCBuffer.vhd
    Info (12022): Found design unit 1: FILSYNCBuffer-rtl
    Info (12023): Found entity 1: FILSYNCBuffer
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRXDecoder.vhd
    Info (12022): Found design unit 1: MWChIfRXDecoder-rtl
    Info (12023): Found entity 1: MWChIfRXDecoder
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWRotateRight.vhd
    Info (12022): Found design unit 1: MWRotateRight-rtl
    Info (12023): Found entity 1: MWRotateRight
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWMuxReg.vhd
    Info (12022): Found design unit 1: MWMuxReg-rtl
    Info (12023): Found entity 1: MWMuxReg
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRXUnpack.vhd
    Info (12022): Found design unit 1: MWChIfRXUnpack-rtl
    Info (12023): Found entity 1: MWChIfRXUnpack
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRX.vhd
    Info (12022): Found design unit 1: MWChIfRX-rtl
    Info (12023): Found entity 1: MWChIfRX
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfTX.vhd
    Info (12022): Found design unit 1: MWChIfTX-rtl
    Info (12023): Found entity 1: MWChIfTX
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfRXCtrl.vhd
    Info (12022): Found design unit 1: MWChIfRXCtrl-rtl
    Info (12023): Found entity 1: MWChIfRXCtrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfTXCtrl.vhd
    Info (12022): Found design unit 1: MWChIfTXCtrl-rtl
    Info (12023): Found entity 1: MWChIfTXCtrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIfCtrl.vhd
    Info (12022): Found design unit 1: MWChIfCtrl-rtl
    Info (12023): Found entity 1: MWChIfCtrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/MWChIf.vhd
    Info (12022): Found design unit 1: MWChIf-rtl
    Info (12023): Found entity 1: MWChIf
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILCommLayer.vhd
    Info (12022): Found design unit 1: FILCommLayer-rtl
    Info (12023): Found entity 1: FILCommLayer
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILCmdProc.vhd
    Info (12022): Found design unit 1: FILCmdProc-rtl
    Info (12023): Found entity 1: FILCmdProc
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/hdl_matmul_wrapper.vhd
    Info (12022): Found design unit 1: hdl_matmul_wrapper-rtl
    Info (12023): Found entity 1: hdl_matmul_wrapper
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/FILCore.vhd
    Info (12022): Found design unit 1: FILCore-rtl
    Info (12023): Found entity 1: FILCore
Info (12021): Found 2 design units, including 1 entities, in source file /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/hdl_matmul_fil.vhd
    Info (12022): Found design unit 1: hdl_matmul_fil-rtl
    Info (12023): Found entity 1: hdl_matmul_fil
Info (12127): Elaborating entity "hdl_matmul_fil" for the top level hierarchy
Info (12128): Elaborating entity "MWClkMgr" for hierarchy "MWClkMgr:u_ClockManager"
Info (12128): Elaborating entity "altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm"
Info (12130): Elaborated megafunction instantiation "MWClkMgr:u_ClockManager|altpll:u_dcm"
Info (12133): Instantiated megafunction "MWClkMgr:u_ClockManager|altpll:u_dcm" with the following parameter:
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_devcie_family" = "NONE"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clockmodule"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clenak0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "5"
    Info (12134): Parameter "clk2_phase_shift" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/clockmodule_altpll.v
    Info (12023): Found entity 1: clockmodule_altpll
Info (12128): Elaborating entity "clockmodule_altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated"
Info (12128): Elaborating entity "FILCore" for hierarchy "FILCore:u_FILCore"
Info (12128): Elaborating entity "FILCommLayer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer"
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(188): object "mac_rxreset" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(201): object "mac_txsrcport" assigned a value but never read
Info (12128): Elaborating entity "MWAJTAG" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG"
Warning (10036): Verilog HDL or VHDL warning at MWAJTAG.vhd(126): object "read_write" assigned a value but never read
Warning (10296): VHDL warning at MWAJTAG.vhd(477): ignored assignment of value to null range
Info (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo"
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ubj1.tdf
    Info (12023): Found entity 1: dcfifo_ubj1
Info (12128): Elaborating entity "dcfifo_ubj1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf
    Info (12023): Found entity 1: a_graycounter_p57
Info (12128): Elaborating entity "a_graycounter_p57" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|a_graycounter_p57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ljc.tdf
    Info (12023): Found entity 1: a_graycounter_ljc
Info (12128): Elaborating entity "a_graycounter_ljc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|a_graycounter_ljc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_og31.tdf
    Info (12023): Found entity 1: altsyncram_og31
Info (12128): Elaborating entity "altsyncram_og31" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|altsyncram_og31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ekd
Info (12128): Elaborating entity "alt_synch_pipe_ekd" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info (12023): Found entity 1: cmpr_966
Info (12128): Elaborating entity "cmpr_966" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf
    Info (12023): Found entity 1: cmpr_866
Info (12128): Elaborating entity "cmpr_866" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|cmpr_866:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_ubj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6ek1.tdf
    Info (12023): Found entity 1: dcfifo_6ek1
Info (12128): Elaborating entity "dcfifo_6ek1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info (12023): Found entity 1: a_gray2bin_8ib
Info (12128): Elaborating entity "a_gray2bin_8ib" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|a_graycounter_777:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|a_graycounter_3lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8m31.tdf
    Info (12023): Found entity 1: altsyncram_8m31
Info (12128): Elaborating entity "altsyncram_8m31" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|altsyncram_8m31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|dffpipe_qe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_6ek1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "54"
    Info (12134): Parameter "sld_ir_width" = "16"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst"
Info (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "FILPKTBuilder" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPKTBuilder:u_FILPKTBuilder"
Info (12128): Elaborating entity "FILSYNCBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer"
Info (12128): Elaborating entity "MWRXBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWRXBuffer:u_MWRXDataBuffer"
Warning (10036): Verilog HDL or VHDL warning at MWRXBuffer.vhd(77): object "rxwrlastaddr" assigned a value but never read
Info (12129): Elaborating entity "MWDPRAM" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWRXBuffer:u_MWRXDataBuffer|MWDPRAM:rx_dpram"
Info (12128): Elaborating entity "MWTXBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWTXBuffer:u_MWTXDataBuffer"
Info (12129): Elaborating entity "MWDPRAM" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWTXBuffer:u_MWTXDataBuffer|MWDPRAM:tx_dpram"
Info (12128): Elaborating entity "MWTXBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWTXBuffer:u_MWStatusBuffer"
Info (12129): Elaborating entity "MWDPRAM" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWTXBuffer:u_MWStatusBuffer|MWDPRAM:tx_dpram"
Info (12128): Elaborating entity "MWArbiter" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILSYNCBuffer:u_FILSYNCBuffer|MWArbiter:u_FILArbiter"
Info (12128): Elaborating entity "MWChIf" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf"
Warning (10036): Verilog HDL or VHDL warning at MWChIf.vhd(130): object "txDataLength" assigned a value but never read
Info (12128): Elaborating entity "MWChIfRX" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfRX:u_MWChIfRX"
Info (12128): Elaborating entity "MWChIfRXDecoder" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfRX:u_MWChIfRX|MWChIfRXDecoder:u_MWChIfRXDecoder"
Info (12128): Elaborating entity "MWChIfRXUnpack" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfRX:u_MWChIfRX|MWChIfRXUnpack:u_MWChIfRXUnpack"
Info (12128): Elaborating entity "MWRotateRight" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfRX:u_MWChIfRX|MWChIfRXUnpack:u_MWChIfRXUnpack|MWRotateRight:u_MWRotateRight"
Info (12128): Elaborating entity "MWMuxReg" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfRX:u_MWChIfRX|MWChIfRXUnpack:u_MWChIfRXUnpack|MWMuxReg:u_MWMuxReg"
Info (12128): Elaborating entity "MWChIfTX" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfTX:u_MWChIfTX"
Info (12128): Elaborating entity "MWChIfCtrl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfCtrl:u_MWChIfCtrl"
Info (12128): Elaborating entity "MWChIfRXCtrl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfCtrl:u_MWChIfCtrl|MWChIfRXCtrl:u_MWChIfRXCtrl"
Info (12128): Elaborating entity "MWChIfTXCtrl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWChIf:u_MWChIf|MWChIfCtrl:u_MWChIfCtrl|MWChIfTXCtrl:u_MWChIfTXCtrl"
Info (12128): Elaborating entity "FILCmdProc" for hierarchy "FILCore:u_FILCore|FILCmdProc:u_FILCmdProc"
Info (12128): Elaborating entity "hdl_matmul_wrapper" for hierarchy "FILCore:u_FILCore|hdl_matmul_wrapper:u_hdl_matmul_wrapper"
Info (12128): Elaborating entity "hdl_matmul" for hierarchy "FILCore:u_FILCore|hdl_matmul_wrapper:u_hdl_matmul_wrapper|hdl_matmul:u_hdl_matmul"
Error (10414): VHDL Unsupported Feature error at hdl_matmul.vhd(68): cannot synthesize non-constant real objects or values File: /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/hdlsrc/hdl_matmul.vhd Line: 68
Error (12152): Can't elaborate user hierarchy "FILCore:u_FILCore|hdl_matmul_wrapper:u_hdl_matmul_wrapper|hdl_matmul:u_hdl_matmul" File: /home/vipinsoni/MTP/hdl_coder_matlab/codegen/hdl_matmul/fil/hdl_matmul_fil/filsrc/hdl_matmul_wrapper.vhd Line: 46
Error: Quartus II 32-bit Analysis & Elaboration was unsuccessful. 2 errors, 7 warnings
    Error: Peak virtual memory: 404 megabytes
    Error: Processing ended: Thu Feb  8 10:01:29 2018
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:04


