module my_dffe(d,aclr,clk,q,we);
		input d, aclr, clk, we;
		output q;
		reg q;
		
		
		always @(posedge clk or posedge aclr) begin
			if(aclr) begin
				q <= 1'b0;
				end 
			else if(we)begin
				q = d;
				end
		end
endmodule 