# Memory-Design
Designed a parameterizable memory module capable of performing synchronous read and write operations with ready/valid handshaking.

# Schematic
![image alt](https://github.com/AmitBastia/Master_Slave_SPI/blob/4b321b3b1a04b7401f431b4699830bb0039deb81/Schematic.png)

# Simulation
![image alt](https://github.com/AmitBastia/Master_Slave_SPI/blob/178f8682cd932efdd705b5af1600feb0c164bfb8/Simulation.png)
