# system info Arquitetura on 2024.10.13.22:30:03
system_info:
name,value
DEVICE,EP4CE22F17C6
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1728869355
#
#
# Files generated for Arquitetura on 2024.10.13.22:30:03
files:
filepath,kind,attributes,module,is_top
simulation/Arquitetura.v,VERILOG,,Arquitetura,true
simulation/submodules/Arquitetura_A.v,VERILOG,,Arquitetura_A,false
simulation/submodules/Arquitetura_Direction_Analogic.v,VERILOG,,Arquitetura_Direction_Analogic,false
simulation/submodules/Arquitetura_data_A.v,VERILOG,,Arquitetura_data_A,false
simulation/submodules/Arquitetura_jtag_uart_0.v,VERILOG,,Arquitetura_jtag_uart_0,false
simulation/submodules/Arquitetura_nios2_gen2_0.v,VERILOG,,Arquitetura_nios2_gen2_0,false
simulation/submodules/Arquitetura_onchip_memory2_0.hex,HEX,,Arquitetura_onchip_memory2_0,false
simulation/submodules/Arquitetura_onchip_memory2_0.v,VERILOG,,Arquitetura_onchip_memory2_0,false
simulation/submodules/Arquitetura_reset_pulseCounter.v,VERILOG,,Arquitetura_reset_pulseCounter,false
simulation/submodules/Arquitetura_sysid_qsys_0.v,VERILOG,,Arquitetura_sysid_qsys_0,false
simulation/submodules/Arquitetura_mm_interconnect_0.v,VERILOG,,Arquitetura_mm_interconnect_0,false
simulation/submodules/Arquitetura_irq_mapper.sv,SYSTEM_VERILOG,,Arquitetura_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu.sdc,SDC,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu.v,VERILOG,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/Arquitetura_nios2_gen2_0_cpu_test_bench.v,VERILOG,,Arquitetura_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Arquitetura_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Arquitetura_mm_interconnect_0_router,false
simulation/submodules/Arquitetura_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Arquitetura_mm_interconnect_0_router_002,false
simulation/submodules/Arquitetura_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Arquitetura_mm_interconnect_0_cmd_demux,false
simulation/submodules/Arquitetura_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Arquitetura_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Arquitetura_mm_interconnect_0_cmd_mux,false
simulation/submodules/Arquitetura_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Arquitetura_mm_interconnect_0_rsp_demux,false
simulation/submodules/Arquitetura_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Arquitetura_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Arquitetura_mm_interconnect_0_rsp_mux,false
simulation/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Arquitetura_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Arquitetura.A,Arquitetura_A
Arquitetura.B,Arquitetura_A
Arquitetura.TL,Arquitetura_A
Arquitetura.TR,Arquitetura_A
Arquitetura.X,Arquitetura_A
Arquitetura.screen,Arquitetura_A
Arquitetura.select_button,Arquitetura_A
Arquitetura.start,Arquitetura_A
Arquitetura.wrfull,Arquitetura_A
Arquitetura.y,Arquitetura_A
Arquitetura.Direction_Analogic,Arquitetura_Direction_Analogic
Arquitetura.data_A,Arquitetura_data_A
Arquitetura.data_B,Arquitetura_data_A
Arquitetura.jtag_uart_0,Arquitetura_jtag_uart_0
Arquitetura.nios2_gen2_0,Arquitetura_nios2_gen2_0
Arquitetura.nios2_gen2_0.cpu,Arquitetura_nios2_gen2_0_cpu
Arquitetura.onchip_memory2_0,Arquitetura_onchip_memory2_0
Arquitetura.reset_pulseCounter,Arquitetura_reset_pulseCounter
Arquitetura.wrreg,Arquitetura_reset_pulseCounter
Arquitetura.sysid_qsys_0,Arquitetura_sysid_qsys_0
Arquitetura.mm_interconnect_0,Arquitetura_mm_interconnect_0
Arquitetura.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
Arquitetura.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
Arquitetura.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.data_A_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.data_B_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.reset_pulseCounter_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.wrreg_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.wrfull_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.screen_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.Direction_Analogic_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.A_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.TR_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.TL_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.B_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.y_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.X_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.start_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.select_button_s1_translator,altera_merlin_slave_translator
Arquitetura.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
Arquitetura.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
Arquitetura.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.data_A_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.data_B_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.reset_pulseCounter_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.wrreg_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.wrfull_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.screen_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.Direction_Analogic_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.A_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.TR_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.TL_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.B_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.y_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.X_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.start_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.select_button_s1_agent,altera_merlin_slave_agent
Arquitetura.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.data_A_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.data_B_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.reset_pulseCounter_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.wrreg_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.wrfull_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.screen_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.Direction_Analogic_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.A_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.TR_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.TL_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.B_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.y_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.X_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.start_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.select_button_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Arquitetura.mm_interconnect_0.router,Arquitetura_mm_interconnect_0_router
Arquitetura.mm_interconnect_0.router_001,Arquitetura_mm_interconnect_0_router
Arquitetura.mm_interconnect_0.router_002,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_003,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_004,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_005,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_006,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_007,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_008,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_009,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_010,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_011,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_012,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_013,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_014,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_015,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_016,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_017,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_018,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_019,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.router_020,Arquitetura_mm_interconnect_0_router_002
Arquitetura.mm_interconnect_0.cmd_demux,Arquitetura_mm_interconnect_0_cmd_demux
Arquitetura.mm_interconnect_0.cmd_demux_001,Arquitetura_mm_interconnect_0_cmd_demux
Arquitetura.mm_interconnect_0.cmd_mux,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_001,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_002,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_003,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_004,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_005,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_006,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_007,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_008,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_009,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_010,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_011,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_012,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_013,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_014,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_015,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_016,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_017,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.cmd_mux_018,Arquitetura_mm_interconnect_0_cmd_mux
Arquitetura.mm_interconnect_0.rsp_demux,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_001,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_002,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_003,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_004,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_005,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_006,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_007,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_008,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_009,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_010,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_011,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_012,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_013,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_014,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_015,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_016,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_017,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_demux_018,Arquitetura_mm_interconnect_0_rsp_demux
Arquitetura.mm_interconnect_0.rsp_mux,Arquitetura_mm_interconnect_0_rsp_mux
Arquitetura.mm_interconnect_0.rsp_mux_001,Arquitetura_mm_interconnect_0_rsp_mux
Arquitetura.mm_interconnect_0.avalon_st_adapter,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_001,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_002,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_003,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_004,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_005,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_006,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_007,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_008,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_009,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_010,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_011,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_012,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_013,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_014,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_014.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_015,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_015.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_016,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_016.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_017,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_017.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.mm_interconnect_0.avalon_st_adapter_018,Arquitetura_mm_interconnect_0_avalon_st_adapter
Arquitetura.mm_interconnect_0.avalon_st_adapter_018.error_adapter_0,Arquitetura_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Arquitetura.irq_mapper,Arquitetura_irq_mapper
Arquitetura.rst_controller,altera_reset_controller
