
PCBv1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c93c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c50  0800cad0  0800cad0  0001cad0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e720  0800e720  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  0800e720  0800e720  0001e720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e728  0800e728  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e728  0800e728  0001e728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e72c  0800e72c  0001e72c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800e730  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000db4  20000208  0800e938  00020208  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000fbc  0800e938  00020fbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 13 .debug_info   000117fd  00000000  00000000  0002027b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d5d  00000000  00000000  00031a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f68  00000000  00000000  000347d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bc6  00000000  00000000  00035740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bd6d  00000000  00000000  00036306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013d11  00000000  00000000  00052073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a509c  00000000  00000000  00065d84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000579c  00000000  00000000  0010ae20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001105bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000208 	.word	0x20000208
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cab4 	.word	0x0800cab4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000020c 	.word	0x2000020c
 80001cc:	0800cab4 	.word	0x0800cab4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <strcmp>:
 8000280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000284:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000288:	2a01      	cmp	r2, #1
 800028a:	bf28      	it	cs
 800028c:	429a      	cmpcs	r2, r3
 800028e:	d0f7      	beq.n	8000280 <strcmp>
 8000290:	1ad0      	subs	r0, r2, r3
 8000292:	4770      	bx	lr

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	; 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__gedf2>:
 8000a30:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a34:	e006      	b.n	8000a44 <__cmpdf2+0x4>
 8000a36:	bf00      	nop

08000a38 <__ledf2>:
 8000a38:	f04f 0c01 	mov.w	ip, #1
 8000a3c:	e002      	b.n	8000a44 <__cmpdf2+0x4>
 8000a3e:	bf00      	nop

08000a40 <__cmpdf2>:
 8000a40:	f04f 0c01 	mov.w	ip, #1
 8000a44:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	bf18      	it	ne
 8000a56:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5a:	d01b      	beq.n	8000a94 <__cmpdf2+0x54>
 8000a5c:	b001      	add	sp, #4
 8000a5e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a62:	bf0c      	ite	eq
 8000a64:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a68:	ea91 0f03 	teqne	r1, r3
 8000a6c:	bf02      	ittt	eq
 8000a6e:	ea90 0f02 	teqeq	r0, r2
 8000a72:	2000      	moveq	r0, #0
 8000a74:	4770      	bxeq	lr
 8000a76:	f110 0f00 	cmn.w	r0, #0
 8000a7a:	ea91 0f03 	teq	r1, r3
 8000a7e:	bf58      	it	pl
 8000a80:	4299      	cmppl	r1, r3
 8000a82:	bf08      	it	eq
 8000a84:	4290      	cmpeq	r0, r2
 8000a86:	bf2c      	ite	cs
 8000a88:	17d8      	asrcs	r0, r3, #31
 8000a8a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8e:	f040 0001 	orr.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__cmpdf2+0x64>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d107      	bne.n	8000ab4 <__cmpdf2+0x74>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d1d6      	bne.n	8000a5c <__cmpdf2+0x1c>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d0d3      	beq.n	8000a5c <__cmpdf2+0x1c>
 8000ab4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_cdrcmple>:
 8000abc:	4684      	mov	ip, r0
 8000abe:	4610      	mov	r0, r2
 8000ac0:	4662      	mov	r2, ip
 8000ac2:	468c      	mov	ip, r1
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4663      	mov	r3, ip
 8000ac8:	e000      	b.n	8000acc <__aeabi_cdcmpeq>
 8000aca:	bf00      	nop

08000acc <__aeabi_cdcmpeq>:
 8000acc:	b501      	push	{r0, lr}
 8000ace:	f7ff ffb7 	bl	8000a40 <__cmpdf2>
 8000ad2:	2800      	cmp	r0, #0
 8000ad4:	bf48      	it	mi
 8000ad6:	f110 0f00 	cmnmi.w	r0, #0
 8000ada:	bd01      	pop	{r0, pc}

08000adc <__aeabi_dcmpeq>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff fff4 	bl	8000acc <__aeabi_cdcmpeq>
 8000ae4:	bf0c      	ite	eq
 8000ae6:	2001      	moveq	r0, #1
 8000ae8:	2000      	movne	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmplt>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffea 	bl	8000acc <__aeabi_cdcmpeq>
 8000af8:	bf34      	ite	cc
 8000afa:	2001      	movcc	r0, #1
 8000afc:	2000      	movcs	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmple>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffe0 	bl	8000acc <__aeabi_cdcmpeq>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpge>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffce 	bl	8000abc <__aeabi_cdrcmple>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpgt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffc4 	bl	8000abc <__aeabi_cdrcmple>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpun>:
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__aeabi_dcmpun+0x10>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d10a      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d102      	bne.n	8000b60 <__aeabi_dcmpun+0x20>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0001 	mov.w	r0, #1
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_d2f>:
 8000bfc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c04:	bf24      	itt	cs
 8000c06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0e:	d90d      	bls.n	8000c2c <__aeabi_d2f+0x30>
 8000c10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c24:	bf08      	it	eq
 8000c26:	f020 0001 	biceq.w	r0, r0, #1
 8000c2a:	4770      	bx	lr
 8000c2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c30:	d121      	bne.n	8000c76 <__aeabi_d2f+0x7a>
 8000c32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c36:	bfbc      	itt	lt
 8000c38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	4770      	bxlt	lr
 8000c3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c46:	f1c2 0218 	rsb	r2, r2, #24
 8000c4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c52:	fa20 f002 	lsr.w	r0, r0, r2
 8000c56:	bf18      	it	ne
 8000c58:	f040 0001 	orrne.w	r0, r0, #1
 8000c5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c68:	ea40 000c 	orr.w	r0, r0, ip
 8000c6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c74:	e7cc      	b.n	8000c10 <__aeabi_d2f+0x14>
 8000c76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7a:	d107      	bne.n	8000c8c <__aeabi_d2f+0x90>
 8000c7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c80:	bf1e      	ittt	ne
 8000c82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8a:	4770      	bxne	lr
 8000c8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop

08000c9c <__aeabi_uldivmod>:
 8000c9c:	b953      	cbnz	r3, 8000cb4 <__aeabi_uldivmod+0x18>
 8000c9e:	b94a      	cbnz	r2, 8000cb4 <__aeabi_uldivmod+0x18>
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	bf08      	it	eq
 8000ca4:	2800      	cmpeq	r0, #0
 8000ca6:	bf1c      	itt	ne
 8000ca8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cac:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cb0:	f000 b9a6 	b.w	8001000 <__aeabi_idiv0>
 8000cb4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cbc:	f000 f83c 	bl	8000d38 <__udivmoddi4>
 8000cc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc8:	b004      	add	sp, #16
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_d2lz>:
 8000ccc:	b538      	push	{r3, r4, r5, lr}
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	4604      	mov	r4, r0
 8000cd4:	460d      	mov	r5, r1
 8000cd6:	f7ff ff0b 	bl	8000af0 <__aeabi_dcmplt>
 8000cda:	b928      	cbnz	r0, 8000ce8 <__aeabi_d2lz+0x1c>
 8000cdc:	4620      	mov	r0, r4
 8000cde:	4629      	mov	r1, r5
 8000ce0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce4:	f000 b80a 	b.w	8000cfc <__aeabi_d2ulz>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cee:	f000 f805 	bl	8000cfc <__aeabi_d2ulz>
 8000cf2:	4240      	negs	r0, r0
 8000cf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf8:	bd38      	pop	{r3, r4, r5, pc}
 8000cfa:	bf00      	nop

08000cfc <__aeabi_d2ulz>:
 8000cfc:	b5d0      	push	{r4, r6, r7, lr}
 8000cfe:	4b0c      	ldr	r3, [pc, #48]	; (8000d30 <__aeabi_d2ulz+0x34>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	4606      	mov	r6, r0
 8000d04:	460f      	mov	r7, r1
 8000d06:	f7ff fc81 	bl	800060c <__aeabi_dmul>
 8000d0a:	f7ff ff57 	bl	8000bbc <__aeabi_d2uiz>
 8000d0e:	4604      	mov	r4, r0
 8000d10:	f7ff fc02 	bl	8000518 <__aeabi_ui2d>
 8000d14:	4b07      	ldr	r3, [pc, #28]	; (8000d34 <__aeabi_d2ulz+0x38>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	f7ff fc78 	bl	800060c <__aeabi_dmul>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	460b      	mov	r3, r1
 8000d20:	4630      	mov	r0, r6
 8000d22:	4639      	mov	r1, r7
 8000d24:	f7ff faba 	bl	800029c <__aeabi_dsub>
 8000d28:	f7ff ff48 	bl	8000bbc <__aeabi_d2uiz>
 8000d2c:	4621      	mov	r1, r4
 8000d2e:	bdd0      	pop	{r4, r6, r7, pc}
 8000d30:	3df00000 	.word	0x3df00000
 8000d34:	41f00000 	.word	0x41f00000

08000d38 <__udivmoddi4>:
 8000d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d3c:	9e08      	ldr	r6, [sp, #32]
 8000d3e:	460d      	mov	r5, r1
 8000d40:	4604      	mov	r4, r0
 8000d42:	460f      	mov	r7, r1
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d14a      	bne.n	8000dde <__udivmoddi4+0xa6>
 8000d48:	428a      	cmp	r2, r1
 8000d4a:	4694      	mov	ip, r2
 8000d4c:	d965      	bls.n	8000e1a <__udivmoddi4+0xe2>
 8000d4e:	fab2 f382 	clz	r3, r2
 8000d52:	b143      	cbz	r3, 8000d66 <__udivmoddi4+0x2e>
 8000d54:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d58:	f1c3 0220 	rsb	r2, r3, #32
 8000d5c:	409f      	lsls	r7, r3
 8000d5e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d62:	4317      	orrs	r7, r2
 8000d64:	409c      	lsls	r4, r3
 8000d66:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d6a:	fa1f f58c 	uxth.w	r5, ip
 8000d6e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d72:	0c22      	lsrs	r2, r4, #16
 8000d74:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d78:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d7c:	fb01 f005 	mul.w	r0, r1, r5
 8000d80:	4290      	cmp	r0, r2
 8000d82:	d90a      	bls.n	8000d9a <__udivmoddi4+0x62>
 8000d84:	eb1c 0202 	adds.w	r2, ip, r2
 8000d88:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d8c:	f080 811c 	bcs.w	8000fc8 <__udivmoddi4+0x290>
 8000d90:	4290      	cmp	r0, r2
 8000d92:	f240 8119 	bls.w	8000fc8 <__udivmoddi4+0x290>
 8000d96:	3902      	subs	r1, #2
 8000d98:	4462      	add	r2, ip
 8000d9a:	1a12      	subs	r2, r2, r0
 8000d9c:	b2a4      	uxth	r4, r4
 8000d9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000da2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000daa:	fb00 f505 	mul.w	r5, r0, r5
 8000dae:	42a5      	cmp	r5, r4
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x90>
 8000db2:	eb1c 0404 	adds.w	r4, ip, r4
 8000db6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dba:	f080 8107 	bcs.w	8000fcc <__udivmoddi4+0x294>
 8000dbe:	42a5      	cmp	r5, r4
 8000dc0:	f240 8104 	bls.w	8000fcc <__udivmoddi4+0x294>
 8000dc4:	4464      	add	r4, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dcc:	1b64      	subs	r4, r4, r5
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11e      	cbz	r6, 8000dda <__udivmoddi4+0xa2>
 8000dd2:	40dc      	lsrs	r4, r3
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	e9c6 4300 	strd	r4, r3, [r6]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0xbc>
 8000de2:	2e00      	cmp	r6, #0
 8000de4:	f000 80ed 	beq.w	8000fc2 <__udivmoddi4+0x28a>
 8000de8:	2100      	movs	r1, #0
 8000dea:	e9c6 0500 	strd	r0, r5, [r6]
 8000dee:	4608      	mov	r0, r1
 8000df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df4:	fab3 f183 	clz	r1, r3
 8000df8:	2900      	cmp	r1, #0
 8000dfa:	d149      	bne.n	8000e90 <__udivmoddi4+0x158>
 8000dfc:	42ab      	cmp	r3, r5
 8000dfe:	d302      	bcc.n	8000e06 <__udivmoddi4+0xce>
 8000e00:	4282      	cmp	r2, r0
 8000e02:	f200 80f8 	bhi.w	8000ff6 <__udivmoddi4+0x2be>
 8000e06:	1a84      	subs	r4, r0, r2
 8000e08:	eb65 0203 	sbc.w	r2, r5, r3
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	4617      	mov	r7, r2
 8000e10:	2e00      	cmp	r6, #0
 8000e12:	d0e2      	beq.n	8000dda <__udivmoddi4+0xa2>
 8000e14:	e9c6 4700 	strd	r4, r7, [r6]
 8000e18:	e7df      	b.n	8000dda <__udivmoddi4+0xa2>
 8000e1a:	b902      	cbnz	r2, 8000e1e <__udivmoddi4+0xe6>
 8000e1c:	deff      	udf	#255	; 0xff
 8000e1e:	fab2 f382 	clz	r3, r2
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	f040 8090 	bne.w	8000f48 <__udivmoddi4+0x210>
 8000e28:	1a8a      	subs	r2, r1, r2
 8000e2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2e:	fa1f fe8c 	uxth.w	lr, ip
 8000e32:	2101      	movs	r1, #1
 8000e34:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e38:	fb07 2015 	mls	r0, r7, r5, r2
 8000e3c:	0c22      	lsrs	r2, r4, #16
 8000e3e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e42:	fb0e f005 	mul.w	r0, lr, r5
 8000e46:	4290      	cmp	r0, r2
 8000e48:	d908      	bls.n	8000e5c <__udivmoddi4+0x124>
 8000e4a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x122>
 8000e54:	4290      	cmp	r0, r2
 8000e56:	f200 80cb 	bhi.w	8000ff0 <__udivmoddi4+0x2b8>
 8000e5a:	4645      	mov	r5, r8
 8000e5c:	1a12      	subs	r2, r2, r0
 8000e5e:	b2a4      	uxth	r4, r4
 8000e60:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e64:	fb07 2210 	mls	r2, r7, r0, r2
 8000e68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e6c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e70:	45a6      	cmp	lr, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x14e>
 8000e74:	eb1c 0404 	adds.w	r4, ip, r4
 8000e78:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e7c:	d202      	bcs.n	8000e84 <__udivmoddi4+0x14c>
 8000e7e:	45a6      	cmp	lr, r4
 8000e80:	f200 80bb 	bhi.w	8000ffa <__udivmoddi4+0x2c2>
 8000e84:	4610      	mov	r0, r2
 8000e86:	eba4 040e 	sub.w	r4, r4, lr
 8000e8a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8e:	e79f      	b.n	8000dd0 <__udivmoddi4+0x98>
 8000e90:	f1c1 0720 	rsb	r7, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9e:	fa05 f401 	lsl.w	r4, r5, r1
 8000ea2:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea6:	40fd      	lsrs	r5, r7
 8000ea8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eb2:	fa1f fe8c 	uxth.w	lr, ip
 8000eb6:	fb09 5518 	mls	r5, r9, r8, r5
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ec0:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec4:	42a5      	cmp	r5, r4
 8000ec6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eca:	fa00 f001 	lsl.w	r0, r0, r1
 8000ece:	d90b      	bls.n	8000ee8 <__udivmoddi4+0x1b0>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ed8:	f080 8088 	bcs.w	8000fec <__udivmoddi4+0x2b4>
 8000edc:	42a5      	cmp	r5, r4
 8000ede:	f240 8085 	bls.w	8000fec <__udivmoddi4+0x2b4>
 8000ee2:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee6:	4464      	add	r4, ip
 8000ee8:	1b64      	subs	r4, r4, r5
 8000eea:	b29d      	uxth	r5, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000efc:	45a6      	cmp	lr, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1da>
 8000f00:	eb1c 0404 	adds.w	r4, ip, r4
 8000f04:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f08:	d26c      	bcs.n	8000fe4 <__udivmoddi4+0x2ac>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	d96a      	bls.n	8000fe4 <__udivmoddi4+0x2ac>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	4464      	add	r4, ip
 8000f12:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f16:	fba3 9502 	umull	r9, r5, r3, r2
 8000f1a:	eba4 040e 	sub.w	r4, r4, lr
 8000f1e:	42ac      	cmp	r4, r5
 8000f20:	46c8      	mov	r8, r9
 8000f22:	46ae      	mov	lr, r5
 8000f24:	d356      	bcc.n	8000fd4 <__udivmoddi4+0x29c>
 8000f26:	d053      	beq.n	8000fd0 <__udivmoddi4+0x298>
 8000f28:	b156      	cbz	r6, 8000f40 <__udivmoddi4+0x208>
 8000f2a:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2e:	eb64 040e 	sbc.w	r4, r4, lr
 8000f32:	fa04 f707 	lsl.w	r7, r4, r7
 8000f36:	40ca      	lsrs	r2, r1
 8000f38:	40cc      	lsrs	r4, r1
 8000f3a:	4317      	orrs	r7, r2
 8000f3c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f40:	4618      	mov	r0, r3
 8000f42:	2100      	movs	r1, #0
 8000f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f48:	f1c3 0120 	rsb	r1, r3, #32
 8000f4c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f50:	fa20 f201 	lsr.w	r2, r0, r1
 8000f54:	fa25 f101 	lsr.w	r1, r5, r1
 8000f58:	409d      	lsls	r5, r3
 8000f5a:	432a      	orrs	r2, r5
 8000f5c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f60:	fa1f fe8c 	uxth.w	lr, ip
 8000f64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f68:	fb07 1510 	mls	r5, r7, r0, r1
 8000f6c:	0c11      	lsrs	r1, r2, #16
 8000f6e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f72:	fb00 f50e 	mul.w	r5, r0, lr
 8000f76:	428d      	cmp	r5, r1
 8000f78:	fa04 f403 	lsl.w	r4, r4, r3
 8000f7c:	d908      	bls.n	8000f90 <__udivmoddi4+0x258>
 8000f7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f82:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f86:	d22f      	bcs.n	8000fe8 <__udivmoddi4+0x2b0>
 8000f88:	428d      	cmp	r5, r1
 8000f8a:	d92d      	bls.n	8000fe8 <__udivmoddi4+0x2b0>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	4461      	add	r1, ip
 8000f90:	1b49      	subs	r1, r1, r5
 8000f92:	b292      	uxth	r2, r2
 8000f94:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f98:	fb07 1115 	mls	r1, r7, r5, r1
 8000f9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fa0:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa4:	4291      	cmp	r1, r2
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x282>
 8000fa8:	eb1c 0202 	adds.w	r2, ip, r2
 8000fac:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fb0:	d216      	bcs.n	8000fe0 <__udivmoddi4+0x2a8>
 8000fb2:	4291      	cmp	r1, r2
 8000fb4:	d914      	bls.n	8000fe0 <__udivmoddi4+0x2a8>
 8000fb6:	3d02      	subs	r5, #2
 8000fb8:	4462      	add	r2, ip
 8000fba:	1a52      	subs	r2, r2, r1
 8000fbc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fc0:	e738      	b.n	8000e34 <__udivmoddi4+0xfc>
 8000fc2:	4631      	mov	r1, r6
 8000fc4:	4630      	mov	r0, r6
 8000fc6:	e708      	b.n	8000dda <__udivmoddi4+0xa2>
 8000fc8:	4639      	mov	r1, r7
 8000fca:	e6e6      	b.n	8000d9a <__udivmoddi4+0x62>
 8000fcc:	4610      	mov	r0, r2
 8000fce:	e6fb      	b.n	8000dc8 <__udivmoddi4+0x90>
 8000fd0:	4548      	cmp	r0, r9
 8000fd2:	d2a9      	bcs.n	8000f28 <__udivmoddi4+0x1f0>
 8000fd4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fdc:	3b01      	subs	r3, #1
 8000fde:	e7a3      	b.n	8000f28 <__udivmoddi4+0x1f0>
 8000fe0:	4645      	mov	r5, r8
 8000fe2:	e7ea      	b.n	8000fba <__udivmoddi4+0x282>
 8000fe4:	462b      	mov	r3, r5
 8000fe6:	e794      	b.n	8000f12 <__udivmoddi4+0x1da>
 8000fe8:	4640      	mov	r0, r8
 8000fea:	e7d1      	b.n	8000f90 <__udivmoddi4+0x258>
 8000fec:	46d0      	mov	r8, sl
 8000fee:	e77b      	b.n	8000ee8 <__udivmoddi4+0x1b0>
 8000ff0:	3d02      	subs	r5, #2
 8000ff2:	4462      	add	r2, ip
 8000ff4:	e732      	b.n	8000e5c <__udivmoddi4+0x124>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e70a      	b.n	8000e10 <__udivmoddi4+0xd8>
 8000ffa:	4464      	add	r4, ip
 8000ffc:	3802      	subs	r0, #2
 8000ffe:	e742      	b.n	8000e86 <__udivmoddi4+0x14e>

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <ddm2dd>:

#include <stdio.h>
#include <math.h>
#define RADIUS_OF_EARTH 6371000 // Earth's radius in meters

double ddm2dd(double ddm) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af00      	add	r7, sp, #0
 800100a:	ed87 0b00 	vstr	d0, [r7]
    double degrees = floor(ddm / 100.0);
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	4b1f      	ldr	r3, [pc, #124]	; (8001090 <ddm2dd+0x8c>)
 8001014:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001018:	f7ff fc22 	bl	8000860 <__aeabi_ddiv>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	ec43 2b17 	vmov	d7, r2, r3
 8001024:	eeb0 0a47 	vmov.f32	s0, s14
 8001028:	eef0 0a67 	vmov.f32	s1, s15
 800102c:	f00a fd64 	bl	800baf8 <floor>
 8001030:	ed87 0b06 	vstr	d0, [r7, #24]
    double minutes = ddm - degrees * 100.0;
 8001034:	f04f 0200 	mov.w	r2, #0
 8001038:	4b15      	ldr	r3, [pc, #84]	; (8001090 <ddm2dd+0x8c>)
 800103a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800103e:	f7ff fae5 	bl	800060c <__aeabi_dmul>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	e9d7 0100 	ldrd	r0, r1, [r7]
 800104a:	f7ff f927 	bl	800029c <__aeabi_dsub>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double dd = degrees + minutes / 60.0;
 8001056:	f04f 0200 	mov.w	r2, #0
 800105a:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <ddm2dd+0x90>)
 800105c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001060:	f7ff fbfe 	bl	8000860 <__aeabi_ddiv>
 8001064:	4602      	mov	r2, r0
 8001066:	460b      	mov	r3, r1
 8001068:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800106c:	f7ff f918 	bl	80002a0 <__adddf3>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return dd;
 8001078:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800107c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001080:	eeb0 0a47 	vmov.f32	s0, s14
 8001084:	eef0 0a67 	vmov.f32	s1, s15
 8001088:	3720      	adds	r7, #32
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40590000 	.word	0x40590000
 8001094:	404e0000 	.word	0x404e0000

08001098 <degreesToRadians>:

// Function to convert degrees to radians
double degreesToRadians(double degrees) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	ed87 0b00 	vstr	d0, [r7]
    return degrees * M_PI / 180.0;
 80010a2:	a30e      	add	r3, pc, #56	; (adr r3, 80010dc <degreesToRadians+0x44>)
 80010a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010ac:	f7ff faae 	bl	800060c <__aeabi_dmul>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4610      	mov	r0, r2
 80010b6:	4619      	mov	r1, r3
 80010b8:	f04f 0200 	mov.w	r2, #0
 80010bc:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <degreesToRadians+0x40>)
 80010be:	f7ff fbcf 	bl	8000860 <__aeabi_ddiv>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	ec43 2b17 	vmov	d7, r2, r3
}
 80010ca:	eeb0 0a47 	vmov.f32	s0, s14
 80010ce:	eef0 0a67 	vmov.f32	s1, s15
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40668000 	.word	0x40668000
 80010dc:	54442d18 	.word	0x54442d18
 80010e0:	400921fb 	.word	0x400921fb
 80010e4:	00000000 	.word	0x00000000

080010e8 <calculateDistance>:

// Function to calculate the distance between two coordinates using Haversine formula
double calculateDistance(double lat1, double lon1, double lat2, double lon2) {
 80010e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010ec:	ed2d 8b02 	vpush	{d8}
 80010f0:	b092      	sub	sp, #72	; 0x48
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	ed87 0b06 	vstr	d0, [r7, #24]
 80010f8:	ed87 1b04 	vstr	d1, [r7, #16]
 80010fc:	ed87 2b02 	vstr	d2, [r7, #8]
 8001100:	ed87 3b00 	vstr	d3, [r7]
    // Convert latitude and longitude from degrees to radians
    lat1 = degreesToRadians(ddm2dd(lat1));
 8001104:	ed97 0b06 	vldr	d0, [r7, #24]
 8001108:	f7ff ff7c 	bl	8001004 <ddm2dd>
 800110c:	eeb0 7a40 	vmov.f32	s14, s0
 8001110:	eef0 7a60 	vmov.f32	s15, s1
 8001114:	eeb0 0a47 	vmov.f32	s0, s14
 8001118:	eef0 0a67 	vmov.f32	s1, s15
 800111c:	f7ff ffbc 	bl	8001098 <degreesToRadians>
 8001120:	ed87 0b06 	vstr	d0, [r7, #24]
    lon1 = degreesToRadians(ddm2dd(lon1));
 8001124:	ed97 0b04 	vldr	d0, [r7, #16]
 8001128:	f7ff ff6c 	bl	8001004 <ddm2dd>
 800112c:	eeb0 7a40 	vmov.f32	s14, s0
 8001130:	eef0 7a60 	vmov.f32	s15, s1
 8001134:	eeb0 0a47 	vmov.f32	s0, s14
 8001138:	eef0 0a67 	vmov.f32	s1, s15
 800113c:	f7ff ffac 	bl	8001098 <degreesToRadians>
 8001140:	ed87 0b04 	vstr	d0, [r7, #16]
    lat2 = degreesToRadians(ddm2dd(lat2));
 8001144:	ed97 0b02 	vldr	d0, [r7, #8]
 8001148:	f7ff ff5c 	bl	8001004 <ddm2dd>
 800114c:	eeb0 7a40 	vmov.f32	s14, s0
 8001150:	eef0 7a60 	vmov.f32	s15, s1
 8001154:	eeb0 0a47 	vmov.f32	s0, s14
 8001158:	eef0 0a67 	vmov.f32	s1, s15
 800115c:	f7ff ff9c 	bl	8001098 <degreesToRadians>
 8001160:	ed87 0b02 	vstr	d0, [r7, #8]
    lon2 = degreesToRadians(ddm2dd(lon2));
 8001164:	ed97 0b00 	vldr	d0, [r7]
 8001168:	f7ff ff4c 	bl	8001004 <ddm2dd>
 800116c:	eeb0 7a40 	vmov.f32	s14, s0
 8001170:	eef0 7a60 	vmov.f32	s15, s1
 8001174:	eeb0 0a47 	vmov.f32	s0, s14
 8001178:	eef0 0a67 	vmov.f32	s1, s15
 800117c:	f7ff ff8c 	bl	8001098 <degreesToRadians>
 8001180:	ed87 0b00 	vstr	d0, [r7]

    // Haversine formula
    double dlat = lat2 - lat1;
 8001184:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001188:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800118c:	f7ff f886 	bl	800029c <__aeabi_dsub>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    double dlon = lon2 - lon1;
 8001198:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800119c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011a0:	f7ff f87c 	bl	800029c <__aeabi_dsub>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double a = sin(dlat/2) * sin(dlat/2) + cos(lat1) * cos(lat2) * sin(dlon/2) * sin(dlon/2);
 80011ac:	f04f 0200 	mov.w	r2, #0
 80011b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011b4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80011b8:	f7ff fb52 	bl	8000860 <__aeabi_ddiv>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	ec43 2b17 	vmov	d7, r2, r3
 80011c4:	eeb0 0a47 	vmov.f32	s0, s14
 80011c8:	eef0 0a67 	vmov.f32	s1, s15
 80011cc:	f00a fb60 	bl	800b890 <sin>
 80011d0:	ec55 4b10 	vmov	r4, r5, d0
 80011d4:	f04f 0200 	mov.w	r2, #0
 80011d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011dc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80011e0:	f7ff fb3e 	bl	8000860 <__aeabi_ddiv>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	ec43 2b17 	vmov	d7, r2, r3
 80011ec:	eeb0 0a47 	vmov.f32	s0, s14
 80011f0:	eef0 0a67 	vmov.f32	s1, s15
 80011f4:	f00a fb4c 	bl	800b890 <sin>
 80011f8:	ec53 2b10 	vmov	r2, r3, d0
 80011fc:	4620      	mov	r0, r4
 80011fe:	4629      	mov	r1, r5
 8001200:	f7ff fa04 	bl	800060c <__aeabi_dmul>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4614      	mov	r4, r2
 800120a:	461d      	mov	r5, r3
 800120c:	ed97 0b06 	vldr	d0, [r7, #24]
 8001210:	f00a fade 	bl	800b7d0 <cos>
 8001214:	ec59 8b10 	vmov	r8, r9, d0
 8001218:	ed97 0b02 	vldr	d0, [r7, #8]
 800121c:	f00a fad8 	bl	800b7d0 <cos>
 8001220:	ec53 2b10 	vmov	r2, r3, d0
 8001224:	4640      	mov	r0, r8
 8001226:	4649      	mov	r1, r9
 8001228:	f7ff f9f0 	bl	800060c <__aeabi_dmul>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	4690      	mov	r8, r2
 8001232:	4699      	mov	r9, r3
 8001234:	f04f 0200 	mov.w	r2, #0
 8001238:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800123c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001240:	f7ff fb0e 	bl	8000860 <__aeabi_ddiv>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	ec43 2b17 	vmov	d7, r2, r3
 800124c:	eeb0 0a47 	vmov.f32	s0, s14
 8001250:	eef0 0a67 	vmov.f32	s1, s15
 8001254:	f00a fb1c 	bl	800b890 <sin>
 8001258:	ec53 2b10 	vmov	r2, r3, d0
 800125c:	4640      	mov	r0, r8
 800125e:	4649      	mov	r1, r9
 8001260:	f7ff f9d4 	bl	800060c <__aeabi_dmul>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4690      	mov	r8, r2
 800126a:	4699      	mov	r9, r3
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001274:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001278:	f7ff faf2 	bl	8000860 <__aeabi_ddiv>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	ec43 2b17 	vmov	d7, r2, r3
 8001284:	eeb0 0a47 	vmov.f32	s0, s14
 8001288:	eef0 0a67 	vmov.f32	s1, s15
 800128c:	f00a fb00 	bl	800b890 <sin>
 8001290:	ec53 2b10 	vmov	r2, r3, d0
 8001294:	4640      	mov	r0, r8
 8001296:	4649      	mov	r1, r9
 8001298:	f7ff f9b8 	bl	800060c <__aeabi_dmul>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	4620      	mov	r0, r4
 80012a2:	4629      	mov	r1, r5
 80012a4:	f7fe fffc 	bl	80002a0 <__adddf3>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    double c = 2 * atan2(sqrt(a), sqrt(1 - a));
 80012b0:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 80012b4:	f00a f8be 	bl	800b434 <sqrt>
 80012b8:	eeb0 8a40 	vmov.f32	s16, s0
 80012bc:	eef0 8a60 	vmov.f32	s17, s1
 80012c0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80012c4:	f04f 0000 	mov.w	r0, #0
 80012c8:	4921      	ldr	r1, [pc, #132]	; (8001350 <calculateDistance+0x268>)
 80012ca:	f7fe ffe7 	bl	800029c <__aeabi_dsub>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	ec43 2b17 	vmov	d7, r2, r3
 80012d6:	eeb0 0a47 	vmov.f32	s0, s14
 80012da:	eef0 0a67 	vmov.f32	s1, s15
 80012de:	f00a f8a9 	bl	800b434 <sqrt>
 80012e2:	eeb0 7a40 	vmov.f32	s14, s0
 80012e6:	eef0 7a60 	vmov.f32	s15, s1
 80012ea:	eeb0 1a47 	vmov.f32	s2, s14
 80012ee:	eef0 1a67 	vmov.f32	s3, s15
 80012f2:	eeb0 0a48 	vmov.f32	s0, s16
 80012f6:	eef0 0a68 	vmov.f32	s1, s17
 80012fa:	f009 ffd1 	bl	800b2a0 <atan2>
 80012fe:	ec51 0b10 	vmov	r0, r1, d0
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	f7fe ffcb 	bl	80002a0 <__adddf3>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double distance = RADIUS_OF_EARTH * c;
 8001312:	a30d      	add	r3, pc, #52	; (adr r3, 8001348 <calculateDistance+0x260>)
 8001314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001318:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800131c:	f7ff f976 	bl	800060c <__aeabi_dmul>
 8001320:	4602      	mov	r2, r0
 8001322:	460b      	mov	r3, r1
 8001324:	e9c7 2308 	strd	r2, r3, [r7, #32]

    return distance;
 8001328:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800132c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001330:	eeb0 0a47 	vmov.f32	s0, s14
 8001334:	eef0 0a67 	vmov.f32	s1, s15
 8001338:	3748      	adds	r7, #72	; 0x48
 800133a:	46bd      	mov	sp, r7
 800133c:	ecbd 8b02 	vpop	{d8}
 8001340:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001344:	f3af 8000 	nop.w
 8001348:	00000000 	.word	0x00000000
 800134c:	41584dae 	.word	0x41584dae
 8001350:	3ff00000 	.word	0x3ff00000

08001354 <I2C_Start>:
//    -- Automatically generate a STOP condition after all bytes have been transmitted 
// Direction = 0: Master requests a write transfer
// Direction = 1: Master requests a read transfer
//=============================================================================== 

int8_t I2C_Start(I2C_TypeDef * I2Cx, uint32_t DevAddress, uint8_t Size, uint8_t Direction) {	
 8001354:	b480      	push	{r7}
 8001356:	b087      	sub	sp, #28
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	4611      	mov	r1, r2
 8001360:	461a      	mov	r2, r3
 8001362:	460b      	mov	r3, r1
 8001364:	71fb      	strb	r3, [r7, #7]
 8001366:	4613      	mov	r3, r2
 8001368:	71bb      	strb	r3, [r7, #6]
	
	// Direction = 0: Master requests a write transfer
	// Direction = 1: Master requests a read transfer
	
	uint32_t tmpreg = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]
	
	// This bit is set by software, and cleared by hardware after the Start followed by the address
	// sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0.
	tmpreg = I2Cx->CR2;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	617b      	str	r3, [r7, #20]
	
	tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	4b14      	ldr	r3, [pc, #80]	; (80013c8 <I2C_Start+0x74>)
 8001378:	4013      	ands	r3, r2
 800137a:	617b      	str	r3, [r7, #20]
	
	if (Direction == READ_FROM_SLAVE)
 800137c:	79bb      	ldrb	r3, [r7, #6]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d104      	bne.n	800138c <I2C_Start+0x38>
		tmpreg |= I2C_CR2_RD_WRN;  // Read from Slave
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	e003      	b.n	8001394 <I2C_Start+0x40>
	else
		tmpreg &= ~I2C_CR2_RD_WRN; // Write to Slave
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001392:	617b      	str	r3, [r7, #20]
		
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES));
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	041b      	lsls	r3, r3, #16
 800139e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80013a2:	4313      	orrs	r3, r2
 80013a4:	697a      	ldr	r2, [r7, #20]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	617b      	str	r3, [r7, #20]
	
	tmpreg |= I2C_CR2_START;
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80013b0:	617b      	str	r3, [r7, #20]
	// RELOAD
	// 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow).
	// 1: The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded).
	// tmpreg |= I2C_CR2_RELOAD;
	
	I2Cx->CR2 = tmpreg; 
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	697a      	ldr	r2, [r7, #20]
 80013b6:	605a      	str	r2, [r3, #4]
//	}
//	
//	if ( (I2Cx->ISR & I2C_ISR_NACKF) == I2C_ISR_NACKF )
//		return -1;  // Failed
	
   	return 0;  // Success
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	371c      	adds	r7, #28
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	fc009800 	.word	0xfc009800

080013cc <I2C_Stop>:

//===============================================================================
//                           I2C Stop
//=============================================================================== 
void I2C_Stop(I2C_TypeDef * I2Cx){
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	// Master: Generate STOP bit after the current byte has been transferred 
	I2Cx->CR2 |= I2C_CR2_STOP;								
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	605a      	str	r2, [r3, #4]
	// Wait until STOPF flag is reset
	while( (I2Cx->ISR & I2C_ISR_STOPF) == 0 ); 
 80013e0:	bf00      	nop
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	f003 0320 	and.w	r3, r3, #32
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d0f9      	beq.n	80013e2 <I2C_Stop+0x16>
}
 80013ee:	bf00      	nop
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <I2C_WaitLineIdle>:

//===============================================================================
//                           Wait for the bus is ready
//=============================================================================== 
void I2C_WaitLineIdle(I2C_TypeDef * I2Cx){
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	// Wait until I2C bus is ready
	while( (I2Cx->ISR & I2C_ISR_BUSY) == I2C_ISR_BUSY );	// If busy, wait
 8001404:	bf00      	nop
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800140e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001412:	d0f8      	beq.n	8001406 <I2C_WaitLineIdle+0xa>
}
 8001414:	bf00      	nop
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <I2C_SendData>:

//===============================================================================
//                           I2C Send Data
//=============================================================================== 
int8_t I2C_SendData(I2C_TypeDef * I2Cx, uint8_t DeviceAddress, uint8_t *pData, uint8_t Size) {
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	60f8      	str	r0, [r7, #12]
 800142a:	607a      	str	r2, [r7, #4]
 800142c:	461a      	mov	r2, r3
 800142e:	460b      	mov	r3, r1
 8001430:	72fb      	strb	r3, [r7, #11]
 8001432:	4613      	mov	r3, r2
 8001434:	72bb      	strb	r3, [r7, #10]
	int i;
	
	if (Size <= 0 || pData == NULL) 
 8001436:	7abb      	ldrb	r3, [r7, #10]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d002      	beq.n	8001442 <I2C_SendData+0x20>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d102      	bne.n	8001448 <I2C_SendData+0x26>
		return -1;
 8001442:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001446:	e040      	b.n	80014ca <I2C_SendData+0xa8>
	
	I2C_WaitLineIdle(I2Cx);
 8001448:	68f8      	ldr	r0, [r7, #12]
 800144a:	f7ff ffd7 	bl	80013fc <I2C_WaitLineIdle>
	
	if (I2C_Start(I2Cx, DeviceAddress, Size, WRITE_TO_SLAVE) < 0 )
 800144e:	7af9      	ldrb	r1, [r7, #11]
 8001450:	7aba      	ldrb	r2, [r7, #10]
 8001452:	2300      	movs	r3, #0
 8001454:	68f8      	ldr	r0, [r7, #12]
 8001456:	f7ff ff7d 	bl	8001354 <I2C_Start>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	da02      	bge.n	8001466 <I2C_SendData+0x44>
		return -1;
 8001460:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001464:	e031      	b.n	80014ca <I2C_SendData+0xa8>
	// Send Data
	// Write the first data in DR register
	// while((I2Cx->ISR & I2C_ISR_TXE) == 0);
	// I2Cx->TXDR = pData[0] & I2C_TXDR_TXDATA;  

	for (i = 0; i < Size; i++) {
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	e010      	b.n	800148e <I2C_SendData+0x6c>
		// TXE is set by hardware when the I2C_TXDR register is empty. It is cleared when the next
		// data to be sent is written in the I2C_TXDR register.
		while( (I2Cx->ISR & I2C_ISR_TXE) == 0 ); 
 800146c:	bf00      	nop
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	2b00      	cmp	r3, #0
 8001478:	d0f9      	beq.n	800146e <I2C_SendData+0x4c>
		// TXIS bit is set by hardware when the I2C_TXDR register is empty and the data to be
		// transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be
		// sent is written in the I2C_TXDR register.
		// The TXIS flag is not set when a NACK is received.
		// while((I2Cx->ISR & I2C_ISR_TXIS) == 0 );
		I2Cx->TXDR = pData[i] & I2C_TXDR_TXDATA;  // TXE is cleared by writing to the TXDR register.
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	4413      	add	r3, r2
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	461a      	mov	r2, r3
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	629a      	str	r2, [r3, #40]	; 0x28
	for (i = 0; i < Size; i++) {
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	3301      	adds	r3, #1
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	7abb      	ldrb	r3, [r7, #10]
 8001490:	697a      	ldr	r2, [r7, #20]
 8001492:	429a      	cmp	r2, r3
 8001494:	dbea      	blt.n	800146c <I2C_SendData+0x4a>
	}
	
	// Wait until TC flag is set 
	while((I2Cx->ISR & I2C_ISR_TC) == 0 && (I2Cx->ISR & I2C_ISR_NACKF) == 0);
 8001496:	bf00      	nop
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d105      	bne.n	80014b0 <I2C_SendData+0x8e>
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	f003 0310 	and.w	r3, r3, #16
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d0f3      	beq.n	8001498 <I2C_SendData+0x76>
	
	if ( (I2Cx->ISR & I2C_ISR_NACKF) != 0 )
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	f003 0310 	and.w	r3, r3, #16
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d002      	beq.n	80014c2 <I2C_SendData+0xa0>
		return -1;
 80014bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014c0:	e003      	b.n	80014ca <I2C_SendData+0xa8>

	I2C_Stop(I2Cx);
 80014c2:	68f8      	ldr	r0, [r7, #12]
 80014c4:	f7ff ff82 	bl	80013cc <I2C_Stop>
	return 0;
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3718      	adds	r7, #24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <I2C1_EV_IRQHandler>:
	
	return 0;
}


void I2C1_EV_IRQHandler(void){
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
	// I2C1->ICR |= 
}
 80014d6:	bf00      	nop
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void){
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <SquareRoot>:
 *
 * \param[in] a_nInput - unsigned integer for which to find the square root
 *
 * \return Integer square root of the input value.
 */
static uint32_t SquareRoot(uint32_t a_nInput) {
 80014ee:	b480      	push	{r7}
 80014f0:	b087      	sub	sp, #28
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
    uint32_t op  = a_nInput;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	617b      	str	r3, [r7, #20]
    uint32_t res = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	613b      	str	r3, [r7, #16]
    uint32_t one = 1uL << 30; // The second-to-top bit is set: use 1u << 14 for uint16_t type; use 1uL<<30 for uint32_t type
 80014fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001502:	60fb      	str	r3, [r7, #12]

    // "one" starts at the highest power of four <= than the argument.
    while (one > op) {
 8001504:	e002      	b.n	800150c <SquareRoot+0x1e>
        one >>= 2;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	089b      	lsrs	r3, r3, #2
 800150a:	60fb      	str	r3, [r7, #12]
    while (one > op) {
 800150c:	68fa      	ldr	r2, [r7, #12]
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	429a      	cmp	r2, r3
 8001512:	d8f8      	bhi.n	8001506 <SquareRoot+0x18>
    }

    while (one != 0) {
 8001514:	e016      	b.n	8001544 <SquareRoot+0x56>
        if (op >= res + one) {
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	4413      	add	r3, r2
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	429a      	cmp	r2, r3
 8001520:	d30a      	bcc.n	8001538 <SquareRoot+0x4a>
            op  = op - (res + one);
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	4413      	add	r3, r2
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	617b      	str	r3, [r7, #20]
            res = res +  2 * one;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	4413      	add	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
        }
        res >>= 1;
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	085b      	lsrs	r3, r3, #1
 800153c:	613b      	str	r3, [r7, #16]
        one >>= 2;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	60fb      	str	r3, [r7, #12]
    while (one != 0) {
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d1e5      	bne.n	8001516 <SquareRoot+0x28>
    }
    return res;
 800154a:	693b      	ldr	r3, [r7, #16]
}
 800154c:	4618      	mov	r0, r3
 800154e:	371c      	adds	r7, #28
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <get_autocorr_peak_stats>:
//take a look at the original autocorrelation signal at index i and see if
//its a real peak or if its just a fake "noisy" peak corresponding to
//non-walking. basically just count the number of points of the
//autocorrelation peak to the right and left of the peak. this function gets
//the number of points to the right and left of the peak, as well as the delta amplitude
static void get_autocorr_peak_stats(int64_t *autocorr_buff, uint8_t *neg_slope_count, int64_t *delta_amplitude_right, uint8_t *pos_slope_count, int64_t *delta_amplitude_left, uint8_t peak_ind) {
 8001558:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800155c:	b088      	sub	sp, #32
 800155e:	af00      	add	r7, sp, #0
 8001560:	6178      	str	r0, [r7, #20]
 8001562:	6139      	str	r1, [r7, #16]
 8001564:	60fa      	str	r2, [r7, #12]
 8001566:	60bb      	str	r3, [r7, #8]

    //first look to the right of the peak. walk forward until the slope begins decreasing
    uint8_t  neg_slope_ind = peak_ind;
 8001568:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800156c:	77fb      	strb	r3, [r7, #31]
    uint16_t loop_limit    = NUM_AUTOCORR_LAGS-1;
 800156e:	2331      	movs	r3, #49	; 0x31
 8001570:	83bb      	strh	r3, [r7, #28]
    while ((autocorr_buff[neg_slope_ind+1] - autocorr_buff[neg_slope_ind] < 0) && (neg_slope_ind < loop_limit)) {
 8001572:	e008      	b.n	8001586 <get_autocorr_peak_stats+0x2e>
        *neg_slope_count = *neg_slope_count + 1;
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	3301      	adds	r3, #1
 800157a:	b2da      	uxtb	r2, r3
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	701a      	strb	r2, [r3, #0]
        neg_slope_ind    = neg_slope_ind + 1;
 8001580:	7ffb      	ldrb	r3, [r7, #31]
 8001582:	3301      	adds	r3, #1
 8001584:	77fb      	strb	r3, [r7, #31]
    while ((autocorr_buff[neg_slope_ind+1] - autocorr_buff[neg_slope_ind] < 0) && (neg_slope_ind < loop_limit)) {
 8001586:	7ffb      	ldrb	r3, [r7, #31]
 8001588:	3301      	adds	r3, #1
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	697a      	ldr	r2, [r7, #20]
 800158e:	4413      	add	r3, r2
 8001590:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001594:	7ffb      	ldrb	r3, [r7, #31]
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	697a      	ldr	r2, [r7, #20]
 800159a:	4413      	add	r3, r2
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	1a86      	subs	r6, r0, r2
 80015a2:	603e      	str	r6, [r7, #0]
 80015a4:	eb61 0303 	sbc.w	r3, r1, r3
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	da04      	bge.n	80015ba <get_autocorr_peak_stats+0x62>
 80015b0:	7ffb      	ldrb	r3, [r7, #31]
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	8bba      	ldrh	r2, [r7, #28]
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d8dc      	bhi.n	8001574 <get_autocorr_peak_stats+0x1c>
    }

    //get the delta amplitude between peak and right trough
    *delta_amplitude_right = autocorr_buff[peak_ind] - autocorr_buff[neg_slope_ind];
 80015ba:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	697a      	ldr	r2, [r7, #20]
 80015c2:	4413      	add	r3, r2
 80015c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015c8:	7ffb      	ldrb	r3, [r7, #31]
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	4413      	add	r3, r2
 80015d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d4:	ebb0 0a02 	subs.w	sl, r0, r2
 80015d8:	eb61 0b03 	sbc.w	fp, r1, r3
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	e9c3 ab00 	strd	sl, fp, [r3]

    //next look to the left of the peak. walk backward until the slope begins increasing
    uint8_t pos_slope_ind = peak_ind;
 80015e2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80015e6:	77bb      	strb	r3, [r7, #30]
    loop_limit    = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	83bb      	strh	r3, [r7, #28]
    while ((autocorr_buff[pos_slope_ind] - autocorr_buff[pos_slope_ind-1] > 0) && (pos_slope_ind > loop_limit)) {
 80015ec:	e008      	b.n	8001600 <get_autocorr_peak_stats+0xa8>
        *pos_slope_count = *pos_slope_count + 1;
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	b2da      	uxtb	r2, r3
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	701a      	strb	r2, [r3, #0]
        pos_slope_ind    = pos_slope_ind - 1;
 80015fa:	7fbb      	ldrb	r3, [r7, #30]
 80015fc:	3b01      	subs	r3, #1
 80015fe:	77bb      	strb	r3, [r7, #30]
    while ((autocorr_buff[pos_slope_ind] - autocorr_buff[pos_slope_ind-1] > 0) && (pos_slope_ind > loop_limit)) {
 8001600:	7fbb      	ldrb	r3, [r7, #30]
 8001602:	00db      	lsls	r3, r3, #3
 8001604:	697a      	ldr	r2, [r7, #20]
 8001606:	4413      	add	r3, r2
 8001608:	e9d3 0100 	ldrd	r0, r1, [r3]
 800160c:	7fbb      	ldrb	r3, [r7, #30]
 800160e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001612:	3b01      	subs	r3, #1
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	4413      	add	r3, r2
 800161a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161e:	1a84      	subs	r4, r0, r2
 8001620:	eb61 0503 	sbc.w	r5, r1, r3
 8001624:	2c01      	cmp	r4, #1
 8001626:	f175 0300 	sbcs.w	r3, r5, #0
 800162a:	db04      	blt.n	8001636 <get_autocorr_peak_stats+0xde>
 800162c:	7fbb      	ldrb	r3, [r7, #30]
 800162e:	b29b      	uxth	r3, r3
 8001630:	8bba      	ldrh	r2, [r7, #28]
 8001632:	429a      	cmp	r2, r3
 8001634:	d3db      	bcc.n	80015ee <get_autocorr_peak_stats+0x96>
    }

    //get the delta amplitude between the peak and the left trough
    *delta_amplitude_left = autocorr_buff[peak_ind] - autocorr_buff[pos_slope_ind];
 8001636:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	697a      	ldr	r2, [r7, #20]
 800163e:	4413      	add	r3, r2
 8001640:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001644:	7fbb      	ldrb	r3, [r7, #30]
 8001646:	00db      	lsls	r3, r3, #3
 8001648:	697a      	ldr	r2, [r7, #20]
 800164a:	4413      	add	r3, r2
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	ebb0 0802 	subs.w	r8, r0, r2
 8001654:	eb61 0903 	sbc.w	r9, r1, r3
 8001658:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800165a:	e9c3 8900 	strd	r8, r9, [r3]
}
 800165e:	bf00      	nop
 8001660:	3720      	adds	r7, #32
 8001662:	46bd      	mov	sp, r7
 8001664:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001668:	4770      	bx	lr

0800166a <get_precise_peakind>:


//use the original autocorrelation signal to hone in on the
//exact peak index. this corresponds to the point where the points to the
//left and right are less than the current point
static uint8_t get_precise_peakind(int64_t *autocorr_buff, uint8_t peak_ind) {
 800166a:	b480      	push	{r7}
 800166c:	b085      	sub	sp, #20
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
 8001672:	460b      	mov	r3, r1
 8001674:	70fb      	strb	r3, [r7, #3]
    uint8_t loop_limit = 0;
 8001676:	2300      	movs	r3, #0
 8001678:	73fb      	strb	r3, [r7, #15]
    if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1])) {
 800167a:	78fb      	ldrb	r3, [r7, #3]
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	4413      	add	r3, r2
 8001682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001686:	78f9      	ldrb	r1, [r7, #3]
 8001688:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 800168c:	3901      	subs	r1, #1
 800168e:	00c9      	lsls	r1, r1, #3
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	4401      	add	r1, r0
 8001694:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001698:	4290      	cmp	r0, r2
 800169a:	eb71 0303 	sbcs.w	r3, r1, r3
 800169e:	da11      	bge.n	80016c4 <get_precise_peakind+0x5a>
 80016a0:	78fb      	ldrb	r3, [r7, #3]
 80016a2:	00db      	lsls	r3, r3, #3
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	4413      	add	r3, r2
 80016a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ac:	78f9      	ldrb	r1, [r7, #3]
 80016ae:	3101      	adds	r1, #1
 80016b0:	00c9      	lsls	r1, r1, #3
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	4401      	add	r1, r0
 80016b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016ba:	4290      	cmp	r0, r2
 80016bc:	eb71 0303 	sbcs.w	r3, r1, r3
 80016c0:	f2c0 8087 	blt.w	80017d2 <get_precise_peakind+0x168>
        //peak_ind is perfectly set at the peak. nothing to do
    }
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 80016c4:	78fb      	ldrb	r3, [r7, #3]
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	4413      	add	r3, r2
 80016cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d0:	78f9      	ldrb	r1, [r7, #3]
 80016d2:	3101      	adds	r1, #1
 80016d4:	00c9      	lsls	r1, r1, #3
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	4401      	add	r1, r0
 80016da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016de:	4290      	cmp	r0, r2
 80016e0:	eb71 0303 	sbcs.w	r3, r1, r3
 80016e4:	da43      	bge.n	800176e <get_precise_peakind+0x104>
 80016e6:	78fb      	ldrb	r3, [r7, #3]
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	4413      	add	r3, r2
 80016ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016f2:	78fb      	ldrb	r3, [r7, #3]
 80016f4:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80016f8:	3b01      	subs	r3, #1
 80016fa:	00db      	lsls	r3, r3, #3
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	4413      	add	r3, r2
 8001700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001704:	4290      	cmp	r0, r2
 8001706:	eb71 0303 	sbcs.w	r3, r1, r3
 800170a:	da30      	bge.n	800176e <get_precise_peakind+0x104>
        //peak is to the left. keep moving in that direction
        loop_limit = 0;
 800170c:	2300      	movs	r3, #0
 800170e:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1]) && (loop_limit < 10)) {
 8001710:	e005      	b.n	800171e <get_precise_peakind+0xb4>
            peak_ind = peak_ind - 1;
 8001712:	78fb      	ldrb	r3, [r7, #3]
 8001714:	3b01      	subs	r3, #1
 8001716:	70fb      	strb	r3, [r7, #3]
            loop_limit++;
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	3301      	adds	r3, #1
 800171c:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1]) && (loop_limit < 10)) {
 800171e:	78fb      	ldrb	r3, [r7, #3]
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	4413      	add	r3, r2
 8001726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172a:	78f9      	ldrb	r1, [r7, #3]
 800172c:	3101      	adds	r1, #1
 800172e:	00c9      	lsls	r1, r1, #3
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	4401      	add	r1, r0
 8001734:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001738:	4290      	cmp	r0, r2
 800173a:	eb71 0303 	sbcs.w	r3, r1, r3
 800173e:	da47      	bge.n	80017d0 <get_precise_peakind+0x166>
 8001740:	78fb      	ldrb	r3, [r7, #3]
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	4413      	add	r3, r2
 8001748:	e9d3 0100 	ldrd	r0, r1, [r3]
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001752:	3b01      	subs	r3, #1
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	4413      	add	r3, r2
 800175a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175e:	4290      	cmp	r0, r2
 8001760:	eb71 0303 	sbcs.w	r3, r1, r3
 8001764:	da34      	bge.n	80017d0 <get_precise_peakind+0x166>
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	2b09      	cmp	r3, #9
 800176a:	d9d2      	bls.n	8001712 <get_precise_peakind+0xa8>
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 800176c:	e030      	b.n	80017d0 <get_precise_peakind+0x166>
        }
    }
    else {
        //peak is to the right. keep moving in that direction
        loop_limit = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind+1]) && (loop_limit < 10)) {
 8001772:	e005      	b.n	8001780 <get_precise_peakind+0x116>
            peak_ind = peak_ind + 1;
 8001774:	78fb      	ldrb	r3, [r7, #3]
 8001776:	3301      	adds	r3, #1
 8001778:	70fb      	strb	r3, [r7, #3]
            loop_limit++;
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	3301      	adds	r3, #1
 800177e:	73fb      	strb	r3, [r7, #15]
        while ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind-1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind+1]) && (loop_limit < 10)) {
 8001780:	78fb      	ldrb	r3, [r7, #3]
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	4413      	add	r3, r2
 8001788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800178c:	78f9      	ldrb	r1, [r7, #3]
 800178e:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8001792:	3901      	subs	r1, #1
 8001794:	00c9      	lsls	r1, r1, #3
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	4401      	add	r1, r0
 800179a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800179e:	4290      	cmp	r0, r2
 80017a0:	eb71 0303 	sbcs.w	r3, r1, r3
 80017a4:	da15      	bge.n	80017d2 <get_precise_peakind+0x168>
 80017a6:	78fb      	ldrb	r3, [r7, #3]
 80017a8:	00db      	lsls	r3, r3, #3
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017b2:	78fb      	ldrb	r3, [r7, #3]
 80017b4:	3301      	adds	r3, #1
 80017b6:	00db      	lsls	r3, r3, #3
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	4413      	add	r3, r2
 80017bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c0:	4290      	cmp	r0, r2
 80017c2:	eb71 0303 	sbcs.w	r3, r1, r3
 80017c6:	da04      	bge.n	80017d2 <get_precise_peakind+0x168>
 80017c8:	7bfb      	ldrb	r3, [r7, #15]
 80017ca:	2b09      	cmp	r3, #9
 80017cc:	d9d2      	bls.n	8001774 <get_precise_peakind+0x10a>
 80017ce:	e000      	b.n	80017d2 <get_precise_peakind+0x168>
    else if ((autocorr_buff[peak_ind] > autocorr_buff[peak_ind+1]) && (autocorr_buff[peak_ind] < autocorr_buff[peak_ind-1])) {
 80017d0:	bf00      	nop
        }
    }
    return peak_ind;
 80017d2:	78fb      	ldrb	r3, [r7, #3]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3714      	adds	r7, #20
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <derivative>:


//calculate deriviative via FIR filter
static void derivative(int64_t *autocorr_buff, int64_t *deriv) {
 80017e0:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80017e4:	b086      	sub	sp, #24
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
 80017ea:	6039      	str	r1, [r7, #0]

    uint8_t n          = 0;
 80017ec:	2100      	movs	r1, #0
 80017ee:	75f9      	strb	r1, [r7, #23]
    uint8_t i          = 0;
 80017f0:	2100      	movs	r1, #0
 80017f2:	75b9      	strb	r1, [r7, #22]
    int64_t temp_deriv = 0;
 80017f4:	f04f 0000 	mov.w	r0, #0
 80017f8:	f04f 0100 	mov.w	r1, #0
 80017fc:	e9c7 0102 	strd	r0, r1, [r7, #8]
    for (n = 0; n < NUM_AUTOCORR_LAGS; n++) {
 8001800:	2100      	movs	r1, #0
 8001802:	75f9      	strb	r1, [r7, #23]
 8001804:	e03e      	b.n	8001884 <derivative+0xa4>
        temp_deriv = 0;
 8001806:	f04f 0000 	mov.w	r0, #0
 800180a:	f04f 0100 	mov.w	r1, #0
 800180e:	e9c7 0102 	strd	r0, r1, [r7, #8]
        for (i = 0; i < DERIV_FILT_LEN; i++) {
 8001812:	2100      	movs	r1, #0
 8001814:	75b9      	strb	r1, [r7, #22]
 8001816:	e027      	b.n	8001868 <derivative+0x88>
            if (n-i >= 0) {     //handle the case when n < filter length
 8001818:	7df8      	ldrb	r0, [r7, #23]
 800181a:	7db9      	ldrb	r1, [r7, #22]
 800181c:	1a41      	subs	r1, r0, r1
 800181e:	2900      	cmp	r1, #0
 8001820:	db1f      	blt.n	8001862 <derivative+0x82>
                temp_deriv += deriv_coeffs[i]*autocorr_buff[n-i];
 8001822:	7db9      	ldrb	r1, [r7, #22]
 8001824:	481c      	ldr	r0, [pc, #112]	; (8001898 <derivative+0xb8>)
 8001826:	5641      	ldrsb	r1, [r0, r1]
 8001828:	b249      	sxtb	r1, r1
 800182a:	17c8      	asrs	r0, r1, #31
 800182c:	460c      	mov	r4, r1
 800182e:	4605      	mov	r5, r0
 8001830:	7df8      	ldrb	r0, [r7, #23]
 8001832:	7db9      	ldrb	r1, [r7, #22]
 8001834:	1a41      	subs	r1, r0, r1
 8001836:	00c9      	lsls	r1, r1, #3
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	4401      	add	r1, r0
 800183c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001840:	fb00 fc05 	mul.w	ip, r0, r5
 8001844:	fb04 f601 	mul.w	r6, r4, r1
 8001848:	4466      	add	r6, ip
 800184a:	fba4 2300 	umull	r2, r3, r4, r0
 800184e:	18f1      	adds	r1, r6, r3
 8001850:	460b      	mov	r3, r1
 8001852:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001856:	eb10 0802 	adds.w	r8, r0, r2
 800185a:	eb41 0903 	adc.w	r9, r1, r3
 800185e:	e9c7 8902 	strd	r8, r9, [r7, #8]
        for (i = 0; i < DERIV_FILT_LEN; i++) {
 8001862:	7db9      	ldrb	r1, [r7, #22]
 8001864:	3101      	adds	r1, #1
 8001866:	75b9      	strb	r1, [r7, #22]
 8001868:	7db9      	ldrb	r1, [r7, #22]
 800186a:	2904      	cmp	r1, #4
 800186c:	d9d4      	bls.n	8001818 <derivative+0x38>
            }
        }
        deriv[n] = temp_deriv;
 800186e:	7df9      	ldrb	r1, [r7, #23]
 8001870:	00c9      	lsls	r1, r1, #3
 8001872:	6838      	ldr	r0, [r7, #0]
 8001874:	1846      	adds	r6, r0, r1
 8001876:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800187a:	e9c6 0100 	strd	r0, r1, [r6]
    for (n = 0; n < NUM_AUTOCORR_LAGS; n++) {
 800187e:	7df9      	ldrb	r1, [r7, #23]
 8001880:	3101      	adds	r1, #1
 8001882:	75f9      	strb	r1, [r7, #23]
 8001884:	7df9      	ldrb	r1, [r7, #23]
 8001886:	2931      	cmp	r1, #49	; 0x31
 8001888:	d9bd      	bls.n	8001806 <derivative+0x26>
    }
}
 800188a:	bf00      	nop
 800188c:	bf00      	nop
 800188e:	3718      	adds	r7, #24
 8001890:	46bd      	mov	sp, r7
 8001892:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8001896:	4770      	bx	lr
 8001898:	20000000 	.word	0x20000000

0800189c <autocorr>:


//autocorrelation function
//this takes a lot of computation. there are efficient implementations, but this is more intuitive
static void autocorr(int32_t *lpf, int64_t *autocorr_buff) {
 800189c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80018a0:	b086      	sub	sp, #24
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
 80018a6:	6039      	str	r1, [r7, #0]

    uint8_t lag;
    uint16_t i;
    int64_t temp_ac;
    for (lag = 0; lag < NUM_AUTOCORR_LAGS; lag++) {
 80018a8:	2100      	movs	r1, #0
 80018aa:	75f9      	strb	r1, [r7, #23]
 80018ac:	e03f      	b.n	800192e <autocorr+0x92>
        temp_ac = 0;
 80018ae:	f04f 0000 	mov.w	r0, #0
 80018b2:	f04f 0100 	mov.w	r1, #0
 80018b6:	e9c7 0102 	strd	r0, r1, [r7, #8]
        for (i = 0; i < NUM_TUPLES-lag; i++) {
 80018ba:	2100      	movs	r1, #0
 80018bc:	82b9      	strh	r1, [r7, #20]
 80018be:	e025      	b.n	800190c <autocorr+0x70>
            temp_ac += (int64_t)lpf[i]*(int64_t)lpf[i+lag];
 80018c0:	8ab9      	ldrh	r1, [r7, #20]
 80018c2:	0089      	lsls	r1, r1, #2
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	4401      	add	r1, r0
 80018c8:	6809      	ldr	r1, [r1, #0]
 80018ca:	17c8      	asrs	r0, r1, #31
 80018cc:	460c      	mov	r4, r1
 80018ce:	4605      	mov	r5, r0
 80018d0:	8ab8      	ldrh	r0, [r7, #20]
 80018d2:	7df9      	ldrb	r1, [r7, #23]
 80018d4:	4401      	add	r1, r0
 80018d6:	0089      	lsls	r1, r1, #2
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	4401      	add	r1, r0
 80018dc:	6809      	ldr	r1, [r1, #0]
 80018de:	17c8      	asrs	r0, r1, #31
 80018e0:	4688      	mov	r8, r1
 80018e2:	4681      	mov	r9, r0
 80018e4:	fb08 f005 	mul.w	r0, r8, r5
 80018e8:	fb04 f109 	mul.w	r1, r4, r9
 80018ec:	4401      	add	r1, r0
 80018ee:	fba4 2308 	umull	r2, r3, r4, r8
 80018f2:	4419      	add	r1, r3
 80018f4:	460b      	mov	r3, r1
 80018f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80018fa:	eb10 0a02 	adds.w	sl, r0, r2
 80018fe:	eb41 0b03 	adc.w	fp, r1, r3
 8001902:	e9c7 ab02 	strd	sl, fp, [r7, #8]
        for (i = 0; i < NUM_TUPLES-lag; i++) {
 8001906:	8ab9      	ldrh	r1, [r7, #20]
 8001908:	3101      	adds	r1, #1
 800190a:	82b9      	strh	r1, [r7, #20]
 800190c:	8ab8      	ldrh	r0, [r7, #20]
 800190e:	7df9      	ldrb	r1, [r7, #23]
 8001910:	f1c1 0150 	rsb	r1, r1, #80	; 0x50
 8001914:	4288      	cmp	r0, r1
 8001916:	dbd3      	blt.n	80018c0 <autocorr+0x24>
        }
        autocorr_buff[lag] = temp_ac;
 8001918:	7df9      	ldrb	r1, [r7, #23]
 800191a:	00c9      	lsls	r1, r1, #3
 800191c:	6838      	ldr	r0, [r7, #0]
 800191e:	1846      	adds	r6, r0, r1
 8001920:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001924:	e9c6 0100 	strd	r0, r1, [r6]
    for (lag = 0; lag < NUM_AUTOCORR_LAGS; lag++) {
 8001928:	7df9      	ldrb	r1, [r7, #23]
 800192a:	3101      	adds	r1, #1
 800192c:	75f9      	strb	r1, [r7, #23]
 800192e:	7df9      	ldrb	r1, [r7, #23]
 8001930:	2931      	cmp	r1, #49	; 0x31
 8001932:	d9bc      	bls.n	80018ae <autocorr+0x12>
    }
}
 8001934:	bf00      	nop
 8001936:	bf00      	nop
 8001938:	3718      	adds	r7, #24
 800193a:	46bd      	mov	sp, r7
 800193c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001940:	4770      	bx	lr
	...

08001944 <remove_mean>:


//calculate and remove the mean
static void remove_mean(int32_t *lpf) {
 8001944:	b480      	push	{r7}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]

    int32_t sum = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	60fb      	str	r3, [r7, #12]
    uint16_t i;
    for (i = 0; i < NUM_TUPLES; i++) {
 8001950:	2300      	movs	r3, #0
 8001952:	817b      	strh	r3, [r7, #10]
 8001954:	e00a      	b.n	800196c <remove_mean+0x28>
        sum += lpf[i];
 8001956:	897b      	ldrh	r3, [r7, #10]
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	4413      	add	r3, r2
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	68fa      	ldr	r2, [r7, #12]
 8001962:	4413      	add	r3, r2
 8001964:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001966:	897b      	ldrh	r3, [r7, #10]
 8001968:	3301      	adds	r3, #1
 800196a:	817b      	strh	r3, [r7, #10]
 800196c:	897b      	ldrh	r3, [r7, #10]
 800196e:	2b4f      	cmp	r3, #79	; 0x4f
 8001970:	d9f1      	bls.n	8001956 <remove_mean+0x12>
    }
    sum = sum/(NUM_TUPLES);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	4a11      	ldr	r2, [pc, #68]	; (80019bc <remove_mean+0x78>)
 8001976:	fb82 1203 	smull	r1, r2, r2, r3
 800197a:	1152      	asrs	r2, r2, #5
 800197c:	17db      	asrs	r3, r3, #31
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	60fb      	str	r3, [r7, #12]

    for (i = 0; i < NUM_TUPLES; i++) {
 8001982:	2300      	movs	r3, #0
 8001984:	817b      	strh	r3, [r7, #10]
 8001986:	e00e      	b.n	80019a6 <remove_mean+0x62>
        lpf[i] = lpf[i] - sum;
 8001988:	897b      	ldrh	r3, [r7, #10]
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	4413      	add	r3, r2
 8001990:	6819      	ldr	r1, [r3, #0]
 8001992:	897b      	ldrh	r3, [r7, #10]
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	4413      	add	r3, r2
 800199a:	68fa      	ldr	r2, [r7, #12]
 800199c:	1a8a      	subs	r2, r1, r2
 800199e:	601a      	str	r2, [r3, #0]
    for (i = 0; i < NUM_TUPLES; i++) {
 80019a0:	897b      	ldrh	r3, [r7, #10]
 80019a2:	3301      	adds	r3, #1
 80019a4:	817b      	strh	r3, [r7, #10]
 80019a6:	897b      	ldrh	r3, [r7, #10]
 80019a8:	2b4f      	cmp	r3, #79	; 0x4f
 80019aa:	d9ed      	bls.n	8001988 <remove_mean+0x44>
    }
}
 80019ac:	bf00      	nop
 80019ae:	bf00      	nop
 80019b0:	3714      	adds	r7, #20
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	66666667 	.word	0x66666667

080019c0 <lowpassfilt>:


//FIR low pass filter
static void lowpassfilt(uint8_t *mag_sqrt, int32_t *lpf) {
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]

    uint16_t n;
    uint8_t i;
    int32_t temp_lpf;
    for (n = 0; n < NUM_TUPLES; n++) {
 80019ca:	2300      	movs	r3, #0
 80019cc:	81fb      	strh	r3, [r7, #14]
 80019ce:	e028      	b.n	8001a22 <lowpassfilt+0x62>
        temp_lpf = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
        for (i = 0; i < LPF_FILT_LEN; i++) {
 80019d4:	2300      	movs	r3, #0
 80019d6:	737b      	strb	r3, [r7, #13]
 80019d8:	e017      	b.n	8001a0a <lowpassfilt+0x4a>
            if (n-i >= 0) {     //handle the case when n < filter length
 80019da:	89fa      	ldrh	r2, [r7, #14]
 80019dc:	7b7b      	ldrb	r3, [r7, #13]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	db0f      	blt.n	8001a04 <lowpassfilt+0x44>
                temp_lpf += (int32_t)lpf_coeffs[i]*(int32_t)mag_sqrt[n-i];
 80019e4:	7b7b      	ldrb	r3, [r7, #13]
 80019e6:	4a14      	ldr	r2, [pc, #80]	; (8001a38 <lowpassfilt+0x78>)
 80019e8:	56d3      	ldrsb	r3, [r2, r3]
 80019ea:	4619      	mov	r1, r3
 80019ec:	89fa      	ldrh	r2, [r7, #14]
 80019ee:	7b7b      	ldrb	r3, [r7, #13]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	461a      	mov	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4413      	add	r3, r2
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	fb01 f303 	mul.w	r3, r1, r3
 80019fe:	68ba      	ldr	r2, [r7, #8]
 8001a00:	4413      	add	r3, r2
 8001a02:	60bb      	str	r3, [r7, #8]
        for (i = 0; i < LPF_FILT_LEN; i++) {
 8001a04:	7b7b      	ldrb	r3, [r7, #13]
 8001a06:	3301      	adds	r3, #1
 8001a08:	737b      	strb	r3, [r7, #13]
 8001a0a:	7b7b      	ldrb	r3, [r7, #13]
 8001a0c:	2b08      	cmp	r3, #8
 8001a0e:	d9e4      	bls.n	80019da <lowpassfilt+0x1a>
            }
        }
        lpf[n] = temp_lpf;
 8001a10:	89fb      	ldrh	r3, [r7, #14]
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	4413      	add	r3, r2
 8001a18:	68ba      	ldr	r2, [r7, #8]
 8001a1a:	601a      	str	r2, [r3, #0]
    for (n = 0; n < NUM_TUPLES; n++) {
 8001a1c:	89fb      	ldrh	r3, [r7, #14]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	81fb      	strh	r3, [r7, #14]
 8001a22:	89fb      	ldrh	r3, [r7, #14]
 8001a24:	2b4f      	cmp	r3, #79	; 0x4f
 8001a26:	d9d3      	bls.n	80019d0 <lowpassfilt+0x10>
    }
}
 8001a28:	bf00      	nop
 8001a2a:	bf00      	nop
 8001a2c:	3714      	adds	r7, #20
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	20000008 	.word	0x20000008
 8001a3c:	00000000 	.word	0x00000000

08001a40 <count_steps>:


//algorithm interface
uint8_t count_steps(int8_t *data) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08c      	sub	sp, #48	; 0x30
 8001a44:	af02      	add	r7, sp, #8
 8001a46:	6078      	str	r0, [r7, #4]
    //assume data is in the format data = [x1,y1,z1,x2,y2,z2...etc]
    //calculate the magnitude of each of triplet ie temp_mag = [x1^2+y1^2+z1^2]
    //then temp_mag = sqrt(temp_mag)
    uint16_t i;
    uint16_t temp_mag;
    for (i = 0; i < NUM_TUPLES; i++) {
 8001a48:	2300      	movs	r3, #0
 8001a4a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001a4c:	e054      	b.n	8001af8 <count_steps+0xb8>
        temp_mag = (uint16_t)((uint16_t)data[i*3+0]*(uint16_t)data[i*3+0] + (uint16_t)data[i*3+1]*(uint16_t)data[i*3+1] + (uint16_t)data[i*3+2]*(uint16_t)data[i*3+2]);
 8001a4e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001a50:	4613      	mov	r3, r2
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	4413      	add	r3, r2
 8001a56:	461a      	mov	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	f993 3000 	ldrsb.w	r3, [r3]
 8001a60:	b299      	uxth	r1, r3
 8001a62:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001a64:	4613      	mov	r3, r2
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	4413      	add	r3, r2
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	4413      	add	r3, r2
 8001a70:	f993 3000 	ldrsb.w	r3, [r3]
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	fb11 f303 	smulbb	r3, r1, r3
 8001a7a:	b299      	uxth	r1, r3
 8001a7c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001a7e:	4613      	mov	r3, r2
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	4413      	add	r3, r2
 8001a84:	3301      	adds	r3, #1
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	f993 3000 	ldrsb.w	r3, [r3]
 8001a8e:	b298      	uxth	r0, r3
 8001a90:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001a92:	4613      	mov	r3, r2
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	4413      	add	r3, r2
 8001a98:	3301      	adds	r3, #1
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	f993 3000 	ldrsb.w	r3, [r3]
 8001aa2:	b29b      	uxth	r3, r3
 8001aa4:	fb10 f303 	smulbb	r3, r0, r3
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	440b      	add	r3, r1
 8001aac:	b299      	uxth	r1, r3
 8001aae:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	3302      	adds	r3, #2
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	4413      	add	r3, r2
 8001abc:	f993 3000 	ldrsb.w	r3, [r3]
 8001ac0:	b298      	uxth	r0, r3
 8001ac2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4413      	add	r3, r2
 8001aca:	3302      	adds	r3, #2
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	4413      	add	r3, r2
 8001ad0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	fb10 f303 	smulbb	r3, r0, r3
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	440b      	add	r3, r1
 8001ade:	847b      	strh	r3, [r7, #34]	; 0x22
        mag_sqrt[i] = (uint8_t)SquareRoot(temp_mag);
 8001ae0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff fd03 	bl	80014ee <SquareRoot>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001aec:	b2d1      	uxtb	r1, r2
 8001aee:	4a5a      	ldr	r2, [pc, #360]	; (8001c58 <count_steps+0x218>)
 8001af0:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < NUM_TUPLES; i++) {
 8001af2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001af4:	3301      	adds	r3, #1
 8001af6:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001af8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001afa:	2b4f      	cmp	r3, #79	; 0x4f
 8001afc:	d9a7      	bls.n	8001a4e <count_steps+0xe>
    }

    //apply low pass filter to mag_sqrt, result is stored in lpf
    lowpassfilt(mag_sqrt, lpf);
 8001afe:	4957      	ldr	r1, [pc, #348]	; (8001c5c <count_steps+0x21c>)
 8001b00:	4855      	ldr	r0, [pc, #340]	; (8001c58 <count_steps+0x218>)
 8001b02:	f7ff ff5d 	bl	80019c0 <lowpassfilt>

    //remove mean from lpf, store result in lpf
    remove_mean(lpf);
 8001b06:	4855      	ldr	r0, [pc, #340]	; (8001c5c <count_steps+0x21c>)
 8001b08:	f7ff ff1c 	bl	8001944 <remove_mean>

    //do the autocorrelation on the lpf buffer, store the result in autocorr_buff
    autocorr(lpf, autocorr_buff);
 8001b0c:	4954      	ldr	r1, [pc, #336]	; (8001c60 <count_steps+0x220>)
 8001b0e:	4853      	ldr	r0, [pc, #332]	; (8001c5c <count_steps+0x21c>)
 8001b10:	f7ff fec4 	bl	800189c <autocorr>

    //get the derivative of the autocorr_buff, store in deriv
    derivative(autocorr_buff, deriv);
 8001b14:	4953      	ldr	r1, [pc, #332]	; (8001c64 <count_steps+0x224>)
 8001b16:	4852      	ldr	r0, [pc, #328]	; (8001c60 <count_steps+0x220>)
 8001b18:	f7ff fe62 	bl	80017e0 <derivative>

    //look for first zero crossing where derivative goes from positive to negative. that
    //corresponds to the first positive peak in the autocorrelation. look at two samples
    //instead of just one to maybe reduce the chances of getting tricked by noise
    uint8_t peak_ind = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    //start index is set to 8 lags, which corresponds to a walking rate of 2.5Hz @20Hz sampling rate. its probably
    //running if its faster than this
    for (i = 8; i < NUM_AUTOCORR_LAGS; i++) {
 8001b22:	2308      	movs	r3, #8
 8001b24:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001b26:	e02f      	b.n	8001b88 <count_steps+0x148>
        if ((deriv[i] > 0) && (deriv[i-1] > 0) && (deriv[i-2] < 0) && (deriv[i-3] < 0)) {
 8001b28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b2a:	4a4e      	ldr	r2, [pc, #312]	; (8001c64 <count_steps+0x224>)
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	4413      	add	r3, r2
 8001b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b34:	2a01      	cmp	r2, #1
 8001b36:	f173 0300 	sbcs.w	r3, r3, #0
 8001b3a:	db22      	blt.n	8001b82 <count_steps+0x142>
 8001b3c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	4a48      	ldr	r2, [pc, #288]	; (8001c64 <count_steps+0x224>)
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	4413      	add	r3, r2
 8001b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4a:	2a01      	cmp	r2, #1
 8001b4c:	f173 0300 	sbcs.w	r3, r3, #0
 8001b50:	db17      	blt.n	8001b82 <count_steps+0x142>
 8001b52:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b54:	3b02      	subs	r3, #2
 8001b56:	4a43      	ldr	r2, [pc, #268]	; (8001c64 <count_steps+0x224>)
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	4413      	add	r3, r2
 8001b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	da0e      	bge.n	8001b82 <count_steps+0x142>
 8001b64:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b66:	3b03      	subs	r3, #3
 8001b68:	4a3e      	ldr	r2, [pc, #248]	; (8001c64 <count_steps+0x224>)
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	4413      	add	r3, r2
 8001b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	da05      	bge.n	8001b82 <count_steps+0x142>
            peak_ind = i-1;
 8001b76:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
            break;
 8001b80:	e005      	b.n	8001b8e <count_steps+0x14e>
    for (i = 8; i < NUM_AUTOCORR_LAGS; i++) {
 8001b82:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b84:	3301      	adds	r3, #1
 8001b86:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001b88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b8a:	2b31      	cmp	r3, #49	; 0x31
 8001b8c:	d9cc      	bls.n	8001b28 <count_steps+0xe8>
        }
    }

    //hone in on the exact peak index
    peak_ind = get_precise_peakind(autocorr_buff, peak_ind);
 8001b8e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001b92:	4619      	mov	r1, r3
 8001b94:	4832      	ldr	r0, [pc, #200]	; (8001c60 <count_steps+0x220>)
 8001b96:	f7ff fd68 	bl	800166a <get_precise_peakind>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    //printf("peak ind: %i\n", peak_ind);

    //get autocorrelation peak stats
    uint8_t neg_slope_count = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    int64_t delta_amplitude_right = 0;
 8001ba6:	f04f 0200 	mov.w	r2, #0
 8001baa:	f04f 0300 	mov.w	r3, #0
 8001bae:	e9c7 2306 	strd	r2, r3, [r7, #24]
    uint8_t pos_slope_count = 0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	75fb      	strb	r3, [r7, #23]
    int64_t delta_amplitude_left = 0;
 8001bb6:	f04f 0200 	mov.w	r2, #0
 8001bba:	f04f 0300 	mov.w	r3, #0
 8001bbe:	e9c7 2302 	strd	r2, r3, [r7, #8]
    get_autocorr_peak_stats(autocorr_buff, &neg_slope_count, &delta_amplitude_right, &pos_slope_count, &delta_amplitude_left, peak_ind);
 8001bc2:	f107 0017 	add.w	r0, r7, #23
 8001bc6:	f107 0218 	add.w	r2, r7, #24
 8001bca:	f107 0121 	add.w	r1, r7, #33	; 0x21
 8001bce:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001bd2:	9301      	str	r3, [sp, #4]
 8001bd4:	f107 0308 	add.w	r3, r7, #8
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	4603      	mov	r3, r0
 8001bdc:	4820      	ldr	r0, [pc, #128]	; (8001c60 <count_steps+0x220>)
 8001bde:	f7ff fcbb 	bl	8001558 <get_autocorr_peak_stats>

    //now check the conditions to see if it was a real peak or not, and if so, calculate the number of steps
    uint8_t num_steps = 0;
 8001be2:	2300      	movs	r3, #0
 8001be4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    if ((pos_slope_count > AUTOCORR_MIN_HALF_LEN) && (neg_slope_count > AUTOCORR_MIN_HALF_LEN) && (delta_amplitude_right > AUTOCORR_DELTA_AMPLITUDE_THRESH) && (delta_amplitude_left > AUTOCORR_DELTA_AMPLITUDE_THRESH)) {
 8001be8:	7dfb      	ldrb	r3, [r7, #23]
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d927      	bls.n	8001c3e <count_steps+0x1fe>
 8001bee:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001bf2:	2b03      	cmp	r3, #3
 8001bf4:	d923      	bls.n	8001c3e <count_steps+0x1fe>
 8001bf6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f7fe fcd7 	bl	80005b0 <__aeabi_l2d>
 8001c02:	a313      	add	r3, pc, #76	; (adr r3, 8001c50 <count_steps+0x210>)
 8001c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c08:	f7fe ff90 	bl	8000b2c <__aeabi_dcmpgt>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d015      	beq.n	8001c3e <count_steps+0x1fe>
 8001c12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c16:	4610      	mov	r0, r2
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f7fe fcc9 	bl	80005b0 <__aeabi_l2d>
 8001c1e:	a30c      	add	r3, pc, #48	; (adr r3, 8001c50 <count_steps+0x210>)
 8001c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c24:	f7fe ff82 	bl	8000b2c <__aeabi_dcmpgt>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d007      	beq.n	8001c3e <count_steps+0x1fe>
        //the period is peak_ind/sampling_rate seconds. that corresponds to a frequency of 1/period
        //with the frequency known, and the number of seconds is 4 seconds, you can then find out the number of steps
        num_steps = (SAMPLING_RATE*WINDOW_LENGTH)/peak_ind;
 8001c2e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001c32:	2250      	movs	r2, #80	; 0x50
 8001c34:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c38:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001c3c:	e002      	b.n	8001c44 <count_steps+0x204>
    } else {
        //not a valid autocorrelation peak
        num_steps = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    }

    //printf("num steps: %i\n", num_steps);
    return num_steps;
 8001c44:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3728      	adds	r7, #40	; 0x28
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	00000000 	.word	0x00000000
 8001c54:	41bdcd65 	.word	0x41bdcd65
 8001c58:	20000224 	.word	0x20000224
 8001c5c:	20000274 	.word	0x20000274
 8001c60:	200003b8 	.word	0x200003b8
 8001c64:	20000548 	.word	0x20000548

08001c68 <lis3dh_init>:

#define I2C_READ_BIT   (1)
#define I2C_WRITE_BIT  (0)
#define TIMEOUT_MS     (50)

HAL_StatusTypeDef lis3dh_init(lis3dh_t *lis3dh, I2C_HandleTypeDef *i2c, uint8_t *buf, uint16_t bufsize) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
 8001c74:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef status;

	lis3dh->i2c = i2c;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	68ba      	ldr	r2, [r7, #8]
 8001c7a:	601a      	str	r2, [r3, #0]
	lis3dh->i2c_addr = LIS3DH_ADDR << 1;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2230      	movs	r2, #48	; 0x30
 8001c80:	809a      	strh	r2, [r3, #4]
	lis3dh->buf = buf;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	61da      	str	r2, [r3, #28]
	lis3dh->bufsize = bufsize;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	887a      	ldrh	r2, [r7, #2]
 8001c8c:	831a      	strh	r2, [r3, #24]

	/* Let device wake up. */
	HAL_Delay(LID3DH_POWER_UP_MS);
 8001c8e:	200a      	movs	r0, #10
 8001c90:	f001 fb2e 	bl	80032f0 <HAL_Delay>

	status = HAL_I2C_IsDeviceReady(lis3dh->i2c, lis3dh->i2c_addr, 1, TIMEOUT_MS);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	6818      	ldr	r0, [r3, #0]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	8899      	ldrh	r1, [r3, #4]
 8001c9c:	2332      	movs	r3, #50	; 0x32
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f002 f930 	bl	8003f04 <HAL_I2C_IsDeviceReady>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ca8:	7dfb      	ldrb	r3, [r7, #23]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <lis3dh_init+0x4a>
 8001cae:	7dfb      	ldrb	r3, [r7, #23]
 8001cb0:	e032      	b.n	8001d18 <lis3dh_init+0xb0>

    /* Confirm the device identifies itself as expected. */
	status = lis3dh_read(lis3dh, REG_WHO_AM_I, 1);
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	210f      	movs	r1, #15
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	f000 f850 	bl	8001d5c <lis3dh_read>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001cc0:	7dfb      	ldrb	r3, [r7, #23]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <lis3dh_init+0x62>
 8001cc6:	7dfb      	ldrb	r3, [r7, #23]
 8001cc8:	e026      	b.n	8001d18 <lis3dh_init+0xb0>
	if (lis3dh->buf[0] != LIS3DH_DEVICE_ID) return HAL_ERROR;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	2b33      	cmp	r3, #51	; 0x33
 8001cd2:	d001      	beq.n	8001cd8 <lis3dh_init+0x70>
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e01f      	b.n	8001d18 <lis3dh_init+0xb0>

	// Set power mode to operational; Enable all axes; Normal operation.
	status = lis3dh_write(lis3dh, REG_CTRL_REG1, DATA_RATE_NORM_1kHz344 | 0x07);
 8001cd8:	2297      	movs	r2, #151	; 0x97
 8001cda:	2120      	movs	r1, #32
 8001cdc:	68f8      	ldr	r0, [r7, #12]
 8001cde:	f000 f864 	bl	8001daa <lis3dh_write>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001ce6:	7dfb      	ldrb	r3, [r7, #23]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <lis3dh_init+0x88>
 8001cec:	7dfb      	ldrb	r3, [r7, #23]
 8001cee:	e013      	b.n	8001d18 <lis3dh_init+0xb0>

	// High resolution; BDU enabled.
	status = lis3dh_write(lis3dh, REG_CTRL_REG4, 0x88);
 8001cf0:	2288      	movs	r2, #136	; 0x88
 8001cf2:	2123      	movs	r1, #35	; 0x23
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f000 f858 	bl	8001daa <lis3dh_write>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001cfe:	7dfb      	ldrb	r3, [r7, #23]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <lis3dh_init+0xa0>
 8001d04:	7dfb      	ldrb	r3, [r7, #23]
 8001d06:	e007      	b.n	8001d18 <lis3dh_init+0xb0>

	// Enable temp sensor.
	status = lis3dh_write(lis3dh, REG_TEMP_CFG_REG, 0x80);
 8001d08:	2280      	movs	r2, #128	; 0x80
 8001d0a:	211f      	movs	r1, #31
 8001d0c:	68f8      	ldr	r0, [r7, #12]
 8001d0e:	f000 f84c 	bl	8001daa <lis3dh_write>
 8001d12:	4603      	mov	r3, r0
 8001d14:	75fb      	strb	r3, [r7, #23]
	return status;
 8001d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <lis3dh_xyz_available>:

bool lis3dh_xyz_available(lis3dh_t *lis3dh) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	/*
	 * Read STATUS_REG bit 2 (ZYXDA): New X, Y, Z data available.
	 */
	HAL_StatusTypeDef status;
	status = lis3dh_read(lis3dh, REG_STATUS_REG, 1);
 8001d28:	2201      	movs	r2, #1
 8001d2a:	2127      	movs	r1, #39	; 0x27
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f000 f815 	bl	8001d5c <lis3dh_read>
 8001d32:	4603      	mov	r3, r0
 8001d34:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return false;
 8001d36:	7bfb      	ldrb	r3, [r7, #15]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <lis3dh_xyz_available+0x20>
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	e009      	b.n	8001d54 <lis3dh_xyz_available+0x34>

	return (lis3dh->buf[0] & 2) > 0;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	69db      	ldr	r3, [r3, #28]
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	bfcc      	ite	gt
 8001d4e:	2301      	movgt	r3, #1
 8001d50:	2300      	movle	r3, #0
 8001d52:	b2db      	uxtb	r3, r3
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3710      	adds	r7, #16
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <lis3dh_read>:

HAL_StatusTypeDef lis3dh_read(lis3dh_t* lis3dh, uint16_t reg, uint16_t bufsize) {
 8001d5c:	b590      	push	{r4, r7, lr}
 8001d5e:	b087      	sub	sp, #28
 8001d60:	af04      	add	r7, sp, #16
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	460b      	mov	r3, r1
 8001d66:	807b      	strh	r3, [r7, #2]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	803b      	strh	r3, [r7, #0]
	if (bufsize > lis3dh->bufsize) return HAL_ERROR;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	8b1b      	ldrh	r3, [r3, #24]
 8001d70:	883a      	ldrh	r2, [r7, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d901      	bls.n	8001d7a <lis3dh_read+0x1e>
 8001d76:	2301      	movs	r3, #1
 8001d78:	e013      	b.n	8001da2 <lis3dh_read+0x46>

	return HAL_I2C_Mem_Read(lis3dh->i2c, lis3dh->i2c_addr | I2C_READ_BIT, reg, 1, lis3dh->buf, bufsize, TIMEOUT_MS);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6818      	ldr	r0, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	889b      	ldrh	r3, [r3, #4]
 8001d82:	f043 0301 	orr.w	r3, r3, #1
 8001d86:	b299      	uxth	r1, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	69db      	ldr	r3, [r3, #28]
 8001d8c:	887c      	ldrh	r4, [r7, #2]
 8001d8e:	2232      	movs	r2, #50	; 0x32
 8001d90:	9202      	str	r2, [sp, #8]
 8001d92:	883a      	ldrh	r2, [r7, #0]
 8001d94:	9201      	str	r2, [sp, #4]
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	2301      	movs	r3, #1
 8001d9a:	4622      	mov	r2, r4
 8001d9c:	f001 ff98 	bl	8003cd0 <HAL_I2C_Mem_Read>
 8001da0:	4603      	mov	r3, r0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd90      	pop	{r4, r7, pc}

08001daa <lis3dh_write>:

HAL_StatusTypeDef lis3dh_write(lis3dh_t* lis3dh, uint16_t reg, uint8_t data) {
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b086      	sub	sp, #24
 8001dae:	af04      	add	r7, sp, #16
 8001db0:	6078      	str	r0, [r7, #4]
 8001db2:	460b      	mov	r3, r1
 8001db4:	807b      	strh	r3, [r7, #2]
 8001db6:	4613      	mov	r3, r2
 8001db8:	707b      	strb	r3, [r7, #1]
	return HAL_I2C_Mem_Write(lis3dh->i2c, lis3dh->i2c_addr, reg, 1, &data, 1, TIMEOUT_MS);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6818      	ldr	r0, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	8899      	ldrh	r1, [r3, #4]
 8001dc2:	887a      	ldrh	r2, [r7, #2]
 8001dc4:	2332      	movs	r3, #50	; 0x32
 8001dc6:	9302      	str	r3, [sp, #8]
 8001dc8:	2301      	movs	r3, #1
 8001dca:	9301      	str	r3, [sp, #4]
 8001dcc:	1c7b      	adds	r3, r7, #1
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	f001 fe69 	bl	8003aa8 <HAL_I2C_Mem_Write>
 8001dd6:	4603      	mov	r3, r0
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <lis3dh_get_xyz>:

HAL_StatusTypeDef lis3dh_get_xyz(lis3dh_t* lis3dh) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af04      	add	r7, sp, #16
 8001de6:	6078      	str	r0, [r7, #4]
	if (lis3dh->bufsize < 6) return HAL_ERROR;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	8b1b      	ldrh	r3, [r3, #24]
 8001dec:	2b05      	cmp	r3, #5
 8001dee:	d801      	bhi.n	8001df4 <lis3dh_get_xyz+0x14>
 8001df0:	2301      	movs	r3, #1
 8001df2:	e04b      	b.n	8001e8c <lis3dh_get_xyz+0xac>
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
			lis3dh->i2c,
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6818      	ldr	r0, [r3, #0]
			lis3dh->i2c_addr | I2C_READ_BIT,
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	889b      	ldrh	r3, [r3, #4]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	b299      	uxth	r1, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	2232      	movs	r2, #50	; 0x32
 8001e08:	9202      	str	r2, [sp, #8]
 8001e0a:	2206      	movs	r2, #6
 8001e0c:	9201      	str	r2, [sp, #4]
 8001e0e:	9300      	str	r3, [sp, #0]
 8001e10:	2301      	movs	r3, #1
 8001e12:	22a8      	movs	r2, #168	; 0xa8
 8001e14:	f001 ff5c 	bl	8003cd0 <HAL_I2C_Mem_Read>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	73fb      	strb	r3, [r7, #15]
			1,
			lis3dh->buf,
			6,
			TIMEOUT_MS);

	if (status != HAL_OK) {
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d00d      	beq.n	8001e3e <lis3dh_get_xyz+0x5e>
		lis3dh->x = -1;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e28:	609a      	str	r2, [r3, #8]
		lis3dh->y = -1;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e30:	60da      	str	r2, [r3, #12]
		lis3dh->z = -1;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e38:	611a      	str	r2, [r3, #16]
		return status;
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
 8001e3c:	e026      	b.n	8001e8c <lis3dh_get_xyz+0xac>
	}

	lis3dh->x = (int) (((int8_t) lis3dh->buf[1]) << 8) | lis3dh->buf[0];
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	69db      	ldr	r3, [r3, #28]
 8001e42:	3301      	adds	r3, #1
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	b25b      	sxtb	r3, r3
 8001e48:	021b      	lsls	r3, r3, #8
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	69d2      	ldr	r2, [r2, #28]
 8001e4e:	7812      	ldrb	r2, [r2, #0]
 8001e50:	431a      	orrs	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	609a      	str	r2, [r3, #8]
	lis3dh->y = (int) (((int8_t) lis3dh->buf[3]) << 8) | lis3dh->buf[2];
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	3303      	adds	r3, #3
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	b25b      	sxtb	r3, r3
 8001e60:	021b      	lsls	r3, r3, #8
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	69d2      	ldr	r2, [r2, #28]
 8001e66:	3202      	adds	r2, #2
 8001e68:	7812      	ldrb	r2, [r2, #0]
 8001e6a:	431a      	orrs	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	60da      	str	r2, [r3, #12]
	lis3dh->z = (int) (((int8_t) lis3dh->buf[5]) << 8) | lis3dh->buf[4];
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	69db      	ldr	r3, [r3, #28]
 8001e74:	3305      	adds	r3, #5
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	b25b      	sxtb	r3, r3
 8001e7a:	021b      	lsls	r3, r3, #8
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	69d2      	ldr	r2, [r2, #28]
 8001e80:	3204      	adds	r2, #4
 8001e82:	7812      	ldrb	r2, [r2, #0]
 8001e84:	431a      	orrs	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	611a      	str	r2, [r3, #16]

	return HAL_OK;
 8001e8a:	2300      	movs	r3, #0
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <get_lat>:
double pre_lat = 0;
double pre_lon = 0;
double alt = 0;

double get_lat(char *gga)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b0c6      	sub	sp, #280	; 0x118
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e9e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001ea2:	6018      	str	r0, [r3, #0]
	double latitude = 0.0;
 8001ea4:	f04f 0200 	mov.w	r2, #0
 8001ea8:	f04f 0300 	mov.w	r3, #0
 8001eac:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 8001eb0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001eb4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001eb8:	f107 000c 	add.w	r0, r7, #12
 8001ebc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ec0:	6819      	ldr	r1, [r3, #0]
 8001ec2:	f006 fb8b 	bl	80085dc <strncpy>

	char *token = strtok(gga_cpy, ",");
 8001ec6:	f107 030c 	add.w	r3, r7, #12
 8001eca:	4919      	ldr	r1, [pc, #100]	; (8001f30 <get_lat+0x9c>)
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f006 fb99 	bl	8008604 <strtok>
 8001ed2:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 8001ed6:	e01b      	b.n	8001f10 <get_lat+0x7c>
	{
		if ((strcmp(token, "N") == 0) || (strcmp(token, "S") == 0))
 8001ed8:	4916      	ldr	r1, [pc, #88]	; (8001f34 <get_lat+0xa0>)
 8001eda:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001ede:	f7fe f9cf 	bl	8000280 <strcmp>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d017      	beq.n	8001f18 <get_lat+0x84>
 8001ee8:	4913      	ldr	r1, [pc, #76]	; (8001f38 <get_lat+0xa4>)
 8001eea:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001eee:	f7fe f9c7 	bl	8000280 <strcmp>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d00f      	beq.n	8001f18 <get_lat+0x84>
		{
			break;
		}
		else
		{
			latitude = atof(token);
 8001ef8:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001efc:	f004 ffac 	bl	8006e58 <atof>
 8001f00:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 8001f04:	490a      	ldr	r1, [pc, #40]	; (8001f30 <get_lat+0x9c>)
 8001f06:	2000      	movs	r0, #0
 8001f08:	f006 fb7c 	bl	8008604 <strtok>
 8001f0c:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 8001f10:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d1df      	bne.n	8001ed8 <get_lat+0x44>
	}

		return latitude;
 8001f18:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001f1c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001f20:	eeb0 0a47 	vmov.f32	s0, s14
 8001f24:	eef0 0a67 	vmov.f32	s1, s15
 8001f28:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	0800cad0 	.word	0x0800cad0
 8001f34:	0800cad4 	.word	0x0800cad4
 8001f38:	0800cad8 	.word	0x0800cad8

08001f3c <get_lon>:

double get_lon(char *gga)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b0c6      	sub	sp, #280	; 0x118
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001f46:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001f4a:	6018      	str	r0, [r3, #0]
	double longitude = 0.0;
 8001f4c:	f04f 0200 	mov.w	r2, #0
 8001f50:	f04f 0300 	mov.w	r3, #0
 8001f54:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 8001f58:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001f5c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001f60:	f107 000c 	add.w	r0, r7, #12
 8001f64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f68:	6819      	ldr	r1, [r3, #0]
 8001f6a:	f006 fb37 	bl	80085dc <strncpy>

	char *token = strtok(gga_cpy, ",");
 8001f6e:	f107 030c 	add.w	r3, r7, #12
 8001f72:	4919      	ldr	r1, [pc, #100]	; (8001fd8 <get_lon+0x9c>)
 8001f74:	4618      	mov	r0, r3
 8001f76:	f006 fb45 	bl	8008604 <strtok>
 8001f7a:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 8001f7e:	e01b      	b.n	8001fb8 <get_lon+0x7c>
	{
		if ((strcmp(token, "W") == 0) || (strcmp(token, "E") == 0))
 8001f80:	4916      	ldr	r1, [pc, #88]	; (8001fdc <get_lon+0xa0>)
 8001f82:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001f86:	f7fe f97b 	bl	8000280 <strcmp>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d017      	beq.n	8001fc0 <get_lon+0x84>
 8001f90:	4913      	ldr	r1, [pc, #76]	; (8001fe0 <get_lon+0xa4>)
 8001f92:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001f96:	f7fe f973 	bl	8000280 <strcmp>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d00f      	beq.n	8001fc0 <get_lon+0x84>
		{
			break;
		}
		else
		{
			longitude = atof(token);
 8001fa0:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001fa4:	f004 ff58 	bl	8006e58 <atof>
 8001fa8:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 8001fac:	490a      	ldr	r1, [pc, #40]	; (8001fd8 <get_lon+0x9c>)
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f006 fb28 	bl	8008604 <strtok>
 8001fb4:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 8001fb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d1df      	bne.n	8001f80 <get_lon+0x44>
	}

		return longitude;
 8001fc0:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001fc4:	ec43 2b17 	vmov	d7, r2, r3
}
 8001fc8:	eeb0 0a47 	vmov.f32	s0, s14
 8001fcc:	eef0 0a67 	vmov.f32	s1, s15
 8001fd0:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	0800cad0 	.word	0x0800cad0
 8001fdc:	0800cadc 	.word	0x0800cadc
 8001fe0:	0800cae0 	.word	0x0800cae0

08001fe4 <get_alt>:

double get_alt(char *gga)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b0c6      	sub	sp, #280	; 0x118
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001fee:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001ff2:	6018      	str	r0, [r3, #0]
	double altitude = 0.0;
 8001ff4:	f04f 0200 	mov.w	r2, #0
 8001ff8:	f04f 0300 	mov.w	r3, #0
 8001ffc:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110

	char gga_cpy[256];
	strncpy(gga_cpy, gga, 256);
 8002000:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002004:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002008:	f107 000c 	add.w	r0, r7, #12
 800200c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002010:	6819      	ldr	r1, [r3, #0]
 8002012:	f006 fae3 	bl	80085dc <strncpy>

	char *token = strtok(gga_cpy, ",");
 8002016:	f107 030c 	add.w	r3, r7, #12
 800201a:	4916      	ldr	r1, [pc, #88]	; (8002074 <get_alt+0x90>)
 800201c:	4618      	mov	r0, r3
 800201e:	f006 faf1 	bl	8008604 <strtok>
 8002022:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c

	while (token != NULL)
 8002026:	e013      	b.n	8002050 <get_alt+0x6c>
	{
		if (strcmp(token, "M") == 0)
 8002028:	4913      	ldr	r1, [pc, #76]	; (8002078 <get_alt+0x94>)
 800202a:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800202e:	f7fe f927 	bl	8000280 <strcmp>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d010      	beq.n	800205a <get_alt+0x76>
		{
			break;
		}
		else
		{
			altitude = atof(token);
 8002038:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 800203c:	f004 ff0c 	bl	8006e58 <atof>
 8002040:	ed87 0b44 	vstr	d0, [r7, #272]	; 0x110
		}
			token = strtok(NULL, ",");
 8002044:	490b      	ldr	r1, [pc, #44]	; (8002074 <get_alt+0x90>)
 8002046:	2000      	movs	r0, #0
 8002048:	f006 fadc 	bl	8008604 <strtok>
 800204c:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	while (token != NULL)
 8002050:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002054:	2b00      	cmp	r3, #0
 8002056:	d1e7      	bne.n	8002028 <get_alt+0x44>
 8002058:	e000      	b.n	800205c <get_alt+0x78>
			break;
 800205a:	bf00      	nop
	}

		return altitude;
 800205c:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8002060:	ec43 2b17 	vmov	d7, r2, r3
}
 8002064:	eeb0 0a47 	vmov.f32	s0, s14
 8002068:	eef0 0a67 	vmov.f32	s1, s15
 800206c:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	0800cad0 	.word	0x0800cad0
 8002078:	0800cae4 	.word	0x0800cae4

0800207c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
    if (huart == &huart2) {
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a2d      	ldr	r2, [pc, #180]	; (800213c <HAL_UART_RxCpltCallback+0xc0>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d153      	bne.n	8002134 <HAL_UART_RxCpltCallback+0xb8>

        nmea_buf[i++] = nmea;
 800208c:	4b2c      	ldr	r3, [pc, #176]	; (8002140 <HAL_UART_RxCpltCallback+0xc4>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	1c5a      	adds	r2, r3, #1
 8002092:	b2d1      	uxtb	r1, r2
 8002094:	4a2a      	ldr	r2, [pc, #168]	; (8002140 <HAL_UART_RxCpltCallback+0xc4>)
 8002096:	7011      	strb	r1, [r2, #0]
 8002098:	461a      	mov	r2, r3
 800209a:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <HAL_UART_RxCpltCallback+0xc8>)
 800209c:	7819      	ldrb	r1, [r3, #0]
 800209e:	4b2a      	ldr	r3, [pc, #168]	; (8002148 <HAL_UART_RxCpltCallback+0xcc>)
 80020a0:	5499      	strb	r1, [r3, r2]
        //char buf1[16];
        //char buf2[16];

        if (nmea == '\n' || i >= sizeof(nmea_buf) - 1) {
 80020a2:	4b28      	ldr	r3, [pc, #160]	; (8002144 <HAL_UART_RxCpltCallback+0xc8>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	2b0a      	cmp	r3, #10
 80020a8:	d003      	beq.n	80020b2 <HAL_UART_RxCpltCallback+0x36>
 80020aa:	4b25      	ldr	r3, [pc, #148]	; (8002140 <HAL_UART_RxCpltCallback+0xc4>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	2bff      	cmp	r3, #255	; 0xff
 80020b0:	d13b      	bne.n	800212a <HAL_UART_RxCpltCallback+0xae>
        	if(nmea_buf[3]=='G' && nmea_buf[4]=='G' && nmea_buf[5] == 'A')
 80020b2:	4b25      	ldr	r3, [pc, #148]	; (8002148 <HAL_UART_RxCpltCallback+0xcc>)
 80020b4:	78db      	ldrb	r3, [r3, #3]
 80020b6:	2b47      	cmp	r3, #71	; 0x47
 80020b8:	d12e      	bne.n	8002118 <HAL_UART_RxCpltCallback+0x9c>
 80020ba:	4b23      	ldr	r3, [pc, #140]	; (8002148 <HAL_UART_RxCpltCallback+0xcc>)
 80020bc:	791b      	ldrb	r3, [r3, #4]
 80020be:	2b47      	cmp	r3, #71	; 0x47
 80020c0:	d12a      	bne.n	8002118 <HAL_UART_RxCpltCallback+0x9c>
 80020c2:	4b21      	ldr	r3, [pc, #132]	; (8002148 <HAL_UART_RxCpltCallback+0xcc>)
 80020c4:	795b      	ldrb	r3, [r3, #5]
 80020c6:	2b41      	cmp	r3, #65	; 0x41
 80020c8:	d126      	bne.n	8002118 <HAL_UART_RxCpltCallback+0x9c>
        	{
        		memcpy(nmea_gga, nmea_buf, 256);
 80020ca:	4a20      	ldr	r2, [pc, #128]	; (800214c <HAL_UART_RxCpltCallback+0xd0>)
 80020cc:	4b1e      	ldr	r3, [pc, #120]	; (8002148 <HAL_UART_RxCpltCallback+0xcc>)
 80020ce:	4610      	mov	r0, r2
 80020d0:	4619      	mov	r1, r3
 80020d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020d6:	461a      	mov	r2, r3
 80020d8:	f006 fb28 	bl	800872c <memcpy>
        		cur_lat = get_lat(nmea_gga);
 80020dc:	481b      	ldr	r0, [pc, #108]	; (800214c <HAL_UART_RxCpltCallback+0xd0>)
 80020de:	f7ff fed9 	bl	8001e94 <get_lat>
 80020e2:	eeb0 7a40 	vmov.f32	s14, s0
 80020e6:	eef0 7a60 	vmov.f32	s15, s1
 80020ea:	4b19      	ldr	r3, [pc, #100]	; (8002150 <HAL_UART_RxCpltCallback+0xd4>)
 80020ec:	ed83 7b00 	vstr	d7, [r3]
        		cur_lon = get_lon(nmea_gga);
 80020f0:	4816      	ldr	r0, [pc, #88]	; (800214c <HAL_UART_RxCpltCallback+0xd0>)
 80020f2:	f7ff ff23 	bl	8001f3c <get_lon>
 80020f6:	eeb0 7a40 	vmov.f32	s14, s0
 80020fa:	eef0 7a60 	vmov.f32	s15, s1
 80020fe:	4b15      	ldr	r3, [pc, #84]	; (8002154 <HAL_UART_RxCpltCallback+0xd8>)
 8002100:	ed83 7b00 	vstr	d7, [r3]
        		alt = get_alt(nmea_gga);
 8002104:	4811      	ldr	r0, [pc, #68]	; (800214c <HAL_UART_RxCpltCallback+0xd0>)
 8002106:	f7ff ff6d 	bl	8001fe4 <get_alt>
 800210a:	eeb0 7a40 	vmov.f32	s14, s0
 800210e:	eef0 7a60 	vmov.f32	s15, s1
 8002112:	4b11      	ldr	r3, [pc, #68]	; (8002158 <HAL_UART_RxCpltCallback+0xdc>)
 8002114:	ed83 7b00 	vstr	d7, [r3]

        	}

            memset(nmea_buf, 0, sizeof(nmea_buf));
 8002118:	f44f 7280 	mov.w	r2, #256	; 0x100
 800211c:	2100      	movs	r1, #0
 800211e:	480a      	ldr	r0, [pc, #40]	; (8002148 <HAL_UART_RxCpltCallback+0xcc>)
 8002120:	f006 facc 	bl	80086bc <memset>
            i = 0;
 8002124:	4b06      	ldr	r3, [pc, #24]	; (8002140 <HAL_UART_RxCpltCallback+0xc4>)
 8002126:	2200      	movs	r2, #0
 8002128:	701a      	strb	r2, [r3, #0]
        }

        // Start the next reception
        HAL_UART_Receive_IT(&huart2, &nmea, 1);
 800212a:	2201      	movs	r2, #1
 800212c:	4905      	ldr	r1, [pc, #20]	; (8002144 <HAL_UART_RxCpltCallback+0xc8>)
 800212e:	4803      	ldr	r0, [pc, #12]	; (800213c <HAL_UART_RxCpltCallback+0xc0>)
 8002130:	f003 fc00 	bl	8005934 <HAL_UART_Receive_IT>
    }
}
 8002134:	bf00      	nop
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20000780 	.word	0x20000780
 8002140:	20000a34 	.word	0x20000a34
 8002144:	20000831 	.word	0x20000831
 8002148:	20000834 	.word	0x20000834
 800214c:	20000934 	.word	0x20000934
 8002150:	20000a38 	.word	0x20000a38
 8002154:	20000a40 	.word	0x20000a40
 8002158:	20000a58 	.word	0x20000a58

0800215c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	f5ad 6dc5 	sub.w	sp, sp, #1576	; 0x628
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002164:	f001 f84f 	bl	8003206 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002168:	f000 fa58 	bl	800261c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800216c:	f000 fb4c 	bl	8002808 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002170:	f000 fa9a 	bl	80026a8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002174:	f000 fad6 	bl	8002724 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8002178:	f000 fb12 	bl	80027a0 <MX_USART2_UART_Init>
  char buf1[16];
    //char buf2[16];


    /* USER CODE END 2 */
    status = lis3dh_init(&lis3dh, &hi2c1, xyz_buf, 6);
 800217c:	2306      	movs	r3, #6
 800217e:	4adb      	ldr	r2, [pc, #876]	; (80024ec <main+0x390>)
 8002180:	49db      	ldr	r1, [pc, #876]	; (80024f0 <main+0x394>)
 8002182:	48dc      	ldr	r0, [pc, #880]	; (80024f4 <main+0x398>)
 8002184:	f7ff fd70 	bl	8001c68 <lis3dh_init>
 8002188:	4603      	mov	r3, r0
 800218a:	461a      	mov	r2, r3
 800218c:	4bda      	ldr	r3, [pc, #872]	; (80024f8 <main+0x39c>)
 800218e:	701a      	strb	r2, [r3, #0]
            	 //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
              // Unable to communicate with device!
            }


            char message[64] = "Starting Up";
 8002190:	4ada      	ldr	r2, [pc, #872]	; (80024fc <main+0x3a0>)
 8002192:	f207 53ac 	addw	r3, r7, #1452	; 0x5ac
 8002196:	6810      	ldr	r0, [r2, #0]
 8002198:	6851      	ldr	r1, [r2, #4]
 800219a:	6892      	ldr	r2, [r2, #8]
 800219c:	c307      	stmia	r3!, {r0, r1, r2}
 800219e:	f507 63b7 	add.w	r3, r7, #1464	; 0x5b8
 80021a2:	2234      	movs	r2, #52	; 0x34
 80021a4:	2100      	movs	r1, #0
 80021a6:	4618      	mov	r0, r3
 80021a8:	f006 fa88 	bl	80086bc <memset>
              //ssd1306_TestAll();
              ssd1306_Init();
 80021ac:	f000 fbbe 	bl	800292c <ssd1306_Init>
              ssd1306_Fill(Black);
 80021b0:	2000      	movs	r0, #0
 80021b2:	f000 fc31 	bl	8002a18 <ssd1306_Fill>
              ssd1306_SetCursor(2,0);
 80021b6:	2100      	movs	r1, #0
 80021b8:	2002      	movs	r0, #2
 80021ba:	f000 fd87 	bl	8002ccc <ssd1306_SetCursor>
              ssd1306_WriteString(message, Font_11x18, White);
 80021be:	4ad0      	ldr	r2, [pc, #832]	; (8002500 <main+0x3a4>)
 80021c0:	f207 50ac 	addw	r0, r7, #1452	; 0x5ac
 80021c4:	2301      	movs	r3, #1
 80021c6:	ca06      	ldmia	r2, {r1, r2}
 80021c8:	f000 fd5a 	bl	8002c80 <ssd1306_WriteString>
              ssd1306_UpdateScreen();
 80021cc:	f000 fc48 	bl	8002a60 <ssd1306_UpdateScreen>
      /* USER CODE END 2 */

      /* Infinite loop */
      /* USER CODE BEGIN WHILE */
            uint8_t  num_steps  = 0;
 80021d0:	2300      	movs	r3, #0
 80021d2:	f887 3627 	strb.w	r3, [r7, #1575]	; 0x627
            float distance = 0;
 80021d6:	f04f 0300 	mov.w	r3, #0
 80021da:	f507 62c3 	add.w	r2, r7, #1560	; 0x618
 80021de:	6013      	str	r3, [r2, #0]
            float total_distance;
            float new_distance;
            //char buf[20];
            HAL_UART_Receive_IT(&huart2, &nmea, 1);
 80021e0:	2201      	movs	r2, #1
 80021e2:	49c8      	ldr	r1, [pc, #800]	; (8002504 <main+0x3a8>)
 80021e4:	48c8      	ldr	r0, [pc, #800]	; (8002508 <main+0x3ac>)
 80021e6:	f003 fba5 	bl	8005934 <HAL_UART_Receive_IT>
            while (1)
                  {
            	//hold the data from the CSV file in a fifo-like data structure where the accelerometer data looks like
            	        	    	    //[x1,y1,z1,x2,y2,z2...x400,y400,z400]
            	        	    	    int8_t acc[NUM_SAMPLES_IN_CSV_FILE*3] = {0};
 80021ea:	f507 63c5 	add.w	r3, r7, #1576	; 0x628
 80021ee:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 80021f2:	2200      	movs	r2, #0
 80021f4:	601a      	str	r2, [r3, #0]
 80021f6:	3304      	adds	r3, #4
 80021f8:	f240 42ac 	movw	r2, #1196	; 0x4ac
 80021fc:	2100      	movs	r1, #0
 80021fe:	4618      	mov	r0, r3
 8002200:	f006 fa5c 	bl	80086bc <memset>
            	        	    	    uint16_t i    = 0;
 8002204:	2300      	movs	r3, #0
 8002206:	f8a7 361e 	strh.w	r3, [r7, #1566]	; 0x61e
            	        	    	    float    temp = 0;
 800220a:	f04f 0300 	mov.w	r3, #0
 800220e:	f207 6214 	addw	r2, r7, #1556	; 0x614
 8002212:	6013      	str	r3, [r2, #0]
            	        	    	    while(i < NUM_SAMPLES_IN_CSV_FILE*3) //while data array is being filled
 8002214:	e0b9      	b.n	800238a <main+0x22e>
            	        	        	{
            	        	    			  HAL_Delay(50); //20Hz
 8002216:	2032      	movs	r0, #50	; 0x32
 8002218:	f001 f86a 	bl	80032f0 <HAL_Delay>
            	        	    			  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);

            	        	    			//scaling factor to convert the decimal data to int8 integers. calculated in matlab by taking the absolute value of all the data
            	        	    			//and then calculating the max of that data. then divide that by 127 to get the scaling factor
            	        	    			  float scale_factor = 55.3293;
 800221c:	4bbb      	ldr	r3, [pc, #748]	; (800250c <main+0x3b0>)
 800221e:	f507 62c1 	add.w	r2, r7, #1544	; 0x608
 8002222:	6013      	str	r3, [r2, #0]

            	        					  if (lis3dh_xyz_available(&lis3dh)) {
 8002224:	48b3      	ldr	r0, [pc, #716]	; (80024f4 <main+0x398>)
 8002226:	f7ff fd7b 	bl	8001d20 <lis3dh_xyz_available>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	f000 80ac 	beq.w	800238a <main+0x22e>
            	        							status = lis3dh_get_xyz(&lis3dh);
 8002232:	48b0      	ldr	r0, [pc, #704]	; (80024f4 <main+0x398>)
 8002234:	f7ff fdd4 	bl	8001de0 <lis3dh_get_xyz>
 8002238:	4603      	mov	r3, r0
 800223a:	461a      	mov	r2, r3
 800223c:	4bae      	ldr	r3, [pc, #696]	; (80024f8 <main+0x39c>)
 800223e:	701a      	strb	r2, [r3, #0]
            	        							float xx = lis3dh.x/16384;
 8002240:	4bac      	ldr	r3, [pc, #688]	; (80024f4 <main+0x398>)
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	2b00      	cmp	r3, #0
 8002246:	da02      	bge.n	800224e <main+0xf2>
 8002248:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 800224c:	333f      	adds	r3, #63	; 0x3f
 800224e:	139b      	asrs	r3, r3, #14
 8002250:	ee07 3a90 	vmov	s15, r3
 8002254:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002258:	f207 6304 	addw	r3, r7, #1540	; 0x604
 800225c:	edc3 7a00 	vstr	s15, [r3]
            	        							float yy = lis3dh.y/16384;
 8002260:	4ba4      	ldr	r3, [pc, #656]	; (80024f4 <main+0x398>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	2b00      	cmp	r3, #0
 8002266:	da02      	bge.n	800226e <main+0x112>
 8002268:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 800226c:	333f      	adds	r3, #63	; 0x3f
 800226e:	139b      	asrs	r3, r3, #14
 8002270:	ee07 3a90 	vmov	s15, r3
 8002274:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002278:	f507 63c0 	add.w	r3, r7, #1536	; 0x600
 800227c:	edc3 7a00 	vstr	s15, [r3]
            	        							float zz = lis3dh.z/16384;
 8002280:	4b9c      	ldr	r3, [pc, #624]	; (80024f4 <main+0x398>)
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	2b00      	cmp	r3, #0
 8002286:	da02      	bge.n	800228e <main+0x132>
 8002288:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 800228c:	333f      	adds	r3, #63	; 0x3f
 800228e:	139b      	asrs	r3, r3, #14
 8002290:	ee07 3a90 	vmov	s15, r3
 8002294:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002298:	f207 53fc 	addw	r3, r7, #1532	; 0x5fc
 800229c:	edc3 7a00 	vstr	s15, [r3]

            	        							temp     = roundf(xx*scale_factor);
 80022a0:	f207 6304 	addw	r3, r7, #1540	; 0x604
 80022a4:	ed93 7a00 	vldr	s14, [r3]
 80022a8:	f507 63c1 	add.w	r3, r7, #1544	; 0x608
 80022ac:	edd3 7a00 	vldr	s15, [r3]
 80022b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022b4:	eeb0 0a67 	vmov.f32	s0, s15
 80022b8:	f008 ffce 	bl	800b258 <roundf>
 80022bc:	f207 6314 	addw	r3, r7, #1556	; 0x614
 80022c0:	ed83 0a00 	vstr	s0, [r3]
            	        							acc[i++] = (int8_t)temp;
 80022c4:	f8b7 361e 	ldrh.w	r3, [r7, #1566]	; 0x61e
 80022c8:	1c5a      	adds	r2, r3, #1
 80022ca:	f8a7 261e 	strh.w	r2, [r7, #1566]	; 0x61e
 80022ce:	461a      	mov	r2, r3
 80022d0:	f207 6314 	addw	r3, r7, #1556	; 0x614
 80022d4:	edd3 7a00 	vldr	s15, [r3]
 80022d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022dc:	edc7 7a01 	vstr	s15, [r7, #4]
 80022e0:	793b      	ldrb	r3, [r7, #4]
 80022e2:	b259      	sxtb	r1, r3
 80022e4:	f507 63c5 	add.w	r3, r7, #1576	; 0x628
 80022e8:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 80022ec:	5499      	strb	r1, [r3, r2]

            	        							temp     = roundf(yy*scale_factor);
 80022ee:	f507 63c0 	add.w	r3, r7, #1536	; 0x600
 80022f2:	ed93 7a00 	vldr	s14, [r3]
 80022f6:	f507 63c1 	add.w	r3, r7, #1544	; 0x608
 80022fa:	edd3 7a00 	vldr	s15, [r3]
 80022fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002302:	eeb0 0a67 	vmov.f32	s0, s15
 8002306:	f008 ffa7 	bl	800b258 <roundf>
 800230a:	f207 6314 	addw	r3, r7, #1556	; 0x614
 800230e:	ed83 0a00 	vstr	s0, [r3]
            	        							acc[i++] = (int8_t)temp;
 8002312:	f8b7 361e 	ldrh.w	r3, [r7, #1566]	; 0x61e
 8002316:	1c5a      	adds	r2, r3, #1
 8002318:	f8a7 261e 	strh.w	r2, [r7, #1566]	; 0x61e
 800231c:	461a      	mov	r2, r3
 800231e:	f207 6314 	addw	r3, r7, #1556	; 0x614
 8002322:	edd3 7a00 	vldr	s15, [r3]
 8002326:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800232a:	edc7 7a01 	vstr	s15, [r7, #4]
 800232e:	793b      	ldrb	r3, [r7, #4]
 8002330:	b259      	sxtb	r1, r3
 8002332:	f507 63c5 	add.w	r3, r7, #1576	; 0x628
 8002336:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 800233a:	5499      	strb	r1, [r3, r2]

            	        							temp     = roundf(zz*scale_factor);
 800233c:	f207 53fc 	addw	r3, r7, #1532	; 0x5fc
 8002340:	ed93 7a00 	vldr	s14, [r3]
 8002344:	f507 63c1 	add.w	r3, r7, #1544	; 0x608
 8002348:	edd3 7a00 	vldr	s15, [r3]
 800234c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002350:	eeb0 0a67 	vmov.f32	s0, s15
 8002354:	f008 ff80 	bl	800b258 <roundf>
 8002358:	f207 6314 	addw	r3, r7, #1556	; 0x614
 800235c:	ed83 0a00 	vstr	s0, [r3]
            	        							acc[i++] = (int8_t)temp;
 8002360:	f8b7 361e 	ldrh.w	r3, [r7, #1566]	; 0x61e
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	f8a7 261e 	strh.w	r2, [r7, #1566]	; 0x61e
 800236a:	461a      	mov	r2, r3
 800236c:	f207 6314 	addw	r3, r7, #1556	; 0x614
 8002370:	edd3 7a00 	vldr	s15, [r3]
 8002374:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002378:	edc7 7a01 	vstr	s15, [r7, #4]
 800237c:	793b      	ldrb	r3, [r7, #4]
 800237e:	b259      	sxtb	r1, r3
 8002380:	f507 63c5 	add.w	r3, r7, #1576	; 0x628
 8002384:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 8002388:	5499      	strb	r1, [r3, r2]
            	        	    	    while(i < NUM_SAMPLES_IN_CSV_FILE*3) //while data array is being filled
 800238a:	f8b7 361e 	ldrh.w	r3, [r7, #1566]	; 0x61e
 800238e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8002392:	f4ff af40 	bcc.w	8002216 <main+0xba>
            	        							// You now have raw acceleration of gravity in lis3dh->x, y, and z.

            	        						  }
            	        	        	  }
            	        	        	  //pass data to step counting algorithm, 4 seconds at a time (which is the WINDOW_LENGTH). put the data into a temporary buffer each loop
            	        	        	      int8_t   data[NUM_TUPLES*3] = {0};
 8002396:	f507 63c5 	add.w	r3, r7, #1576	; 0x628
 800239a:	f2a3 631c 	subw	r3, r3, #1564	; 0x61c
 800239e:	2200      	movs	r2, #0
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	3304      	adds	r3, #4
 80023a4:	22ec      	movs	r2, #236	; 0xec
 80023a6:	2100      	movs	r1, #0
 80023a8:	4618      	mov	r0, r3
 80023aa:	f006 f987 	bl	80086bc <memset>
            	        	        	      uint8_t  num_segments       = NUM_SAMPLES_IN_CSV_FILE/(SAMPLING_RATE*WINDOW_LENGTH);
 80023ae:	2305      	movs	r3, #5
 80023b0:	f887 3613 	strb.w	r3, [r7, #1555]	; 0x613
            	        	        	      uint16_t j                  = 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	f8a7 361c 	strh.w	r3, [r7, #1564]	; 0x61c

            	        	        	      for (i = 0; i < num_segments; i++) {
 80023ba:	2300      	movs	r3, #0
 80023bc:	f8a7 361e 	strh.w	r3, [r7, #1566]	; 0x61e
 80023c0:	e03e      	b.n	8002440 <main+0x2e4>
            	        	        	          for (j = SAMPLING_RATE*WINDOW_LENGTH*i*3; j < SAMPLING_RATE*WINDOW_LENGTH*(i+1)*3; j++) {
 80023c2:	f8b7 361e 	ldrh.w	r3, [r7, #1566]	; 0x61e
 80023c6:	461a      	mov	r2, r3
 80023c8:	0112      	lsls	r2, r2, #4
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	011b      	lsls	r3, r3, #4
 80023ce:	f8a7 361c 	strh.w	r3, [r7, #1564]	; 0x61c
 80023d2:	e019      	b.n	8002408 <main+0x2ac>
            	        	        	              data[j-SAMPLING_RATE*WINDOW_LENGTH*i*3] = acc[j];
 80023d4:	f8b7 161c 	ldrh.w	r1, [r7, #1564]	; 0x61c
 80023d8:	f8b7 061c 	ldrh.w	r0, [r7, #1564]	; 0x61c
 80023dc:	f8b7 261e 	ldrh.w	r2, [r7, #1566]	; 0x61e
 80023e0:	4613      	mov	r3, r2
 80023e2:	0112      	lsls	r2, r2, #4
 80023e4:	1a9b      	subs	r3, r3, r2
 80023e6:	011b      	lsls	r3, r3, #4
 80023e8:	4403      	add	r3, r0
 80023ea:	f507 62c5 	add.w	r2, r7, #1576	; 0x628
 80023ee:	f2a2 522c 	subw	r2, r2, #1324	; 0x52c
 80023f2:	5651      	ldrsb	r1, [r2, r1]
 80023f4:	f507 62c5 	add.w	r2, r7, #1576	; 0x628
 80023f8:	f2a2 621c 	subw	r2, r2, #1564	; 0x61c
 80023fc:	54d1      	strb	r1, [r2, r3]
            	        	        	          for (j = SAMPLING_RATE*WINDOW_LENGTH*i*3; j < SAMPLING_RATE*WINDOW_LENGTH*(i+1)*3; j++) {
 80023fe:	f8b7 361c 	ldrh.w	r3, [r7, #1564]	; 0x61c
 8002402:	3301      	adds	r3, #1
 8002404:	f8a7 361c 	strh.w	r3, [r7, #1564]	; 0x61c
 8002408:	f8b7 161c 	ldrh.w	r1, [r7, #1564]	; 0x61c
 800240c:	f8b7 361e 	ldrh.w	r3, [r7, #1566]	; 0x61e
 8002410:	1c5a      	adds	r2, r3, #1
 8002412:	4613      	mov	r3, r2
 8002414:	011b      	lsls	r3, r3, #4
 8002416:	1a9b      	subs	r3, r3, r2
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	4299      	cmp	r1, r3
 800241c:	dbda      	blt.n	80023d4 <main+0x278>
            	        	        	          }
            	        	        	          num_steps += count_steps(data);
 800241e:	f107 030c 	add.w	r3, r7, #12
 8002422:	4618      	mov	r0, r3
 8002424:	f7ff fb0c 	bl	8001a40 <count_steps>
 8002428:	4603      	mov	r3, r0
 800242a:	461a      	mov	r2, r3
 800242c:	f897 3627 	ldrb.w	r3, [r7, #1575]	; 0x627
 8002430:	4413      	add	r3, r2
 8002432:	f887 3627 	strb.w	r3, [r7, #1575]	; 0x627
            	        	        	      for (i = 0; i < num_segments; i++) {
 8002436:	f8b7 361e 	ldrh.w	r3, [r7, #1566]	; 0x61e
 800243a:	3301      	adds	r3, #1
 800243c:	f8a7 361e 	strh.w	r3, [r7, #1566]	; 0x61e
 8002440:	f897 3613 	ldrb.w	r3, [r7, #1555]	; 0x613
 8002444:	b29b      	uxth	r3, r3
 8002446:	f8b7 261e 	ldrh.w	r2, [r7, #1566]	; 0x61e
 800244a:	429a      	cmp	r2, r3
 800244c:	d3b9      	bcc.n	80023c2 <main+0x266>
            	        	        	      }

            	        	        	      //printf("num steps: %i\n\r", num_steps);
            	        	        	      ssd1306_Fill(Black);
 800244e:	2000      	movs	r0, #0
 8002450:	f000 fae2 	bl	8002a18 <ssd1306_Fill>
            	        	        	      ssd1306_SetCursor(2,0);
 8002454:	2100      	movs	r1, #0
 8002456:	2002      	movs	r0, #2
 8002458:	f000 fc38 	bl	8002ccc <ssd1306_SetCursor>
            	        	        	      ssd1306_WriteString("Steps:", Font_11x18, White);
 800245c:	4a28      	ldr	r2, [pc, #160]	; (8002500 <main+0x3a4>)
 800245e:	2301      	movs	r3, #1
 8002460:	ca06      	ldmia	r2, {r1, r2}
 8002462:	482b      	ldr	r0, [pc, #172]	; (8002510 <main+0x3b4>)
 8002464:	f000 fc0c 	bl	8002c80 <ssd1306_WriteString>
            	        	        	      ssd1306_SetCursor(2,15);
 8002468:	210f      	movs	r1, #15
 800246a:	2002      	movs	r0, #2
 800246c:	f000 fc2e 	bl	8002ccc <ssd1306_SetCursor>
            	        	        	      ssd1306_WriteString(itoa(num_steps,message,10), Font_11x18, White);
 8002470:	f897 3627 	ldrb.w	r3, [r7, #1575]	; 0x627
 8002474:	f207 51ac 	addw	r1, r7, #1452	; 0x5ac
 8002478:	220a      	movs	r2, #10
 800247a:	4618      	mov	r0, r3
 800247c:	f004 fd07 	bl	8006e8e <itoa>
 8002480:	4a1f      	ldr	r2, [pc, #124]	; (8002500 <main+0x3a4>)
 8002482:	2301      	movs	r3, #1
 8002484:	ca06      	ldmia	r2, {r1, r2}
 8002486:	f000 fbfb 	bl	8002c80 <ssd1306_WriteString>
            	        	        	      ssd1306_SetCursor(2,30);
 800248a:	211e      	movs	r1, #30
 800248c:	2002      	movs	r0, #2
 800248e:	f000 fc1d 	bl	8002ccc <ssd1306_SetCursor>
            	        	        	      ssd1306_WriteString("Distance:", Font_11x18, White);
 8002492:	4a1b      	ldr	r2, [pc, #108]	; (8002500 <main+0x3a4>)
 8002494:	2301      	movs	r3, #1
 8002496:	ca06      	ldmia	r2, {r1, r2}
 8002498:	481e      	ldr	r0, [pc, #120]	; (8002514 <main+0x3b8>)
 800249a:	f000 fbf1 	bl	8002c80 <ssd1306_WriteString>
  //          	        	        	  ssd1306_WriteString(buf1, Font_11x18, White);
  //          	        	        	  ssd1306_SetCursor(2,45);
  //          	        	        	  ssd1306_WriteString("20 miles", Font_11x18, White);
  //          	        	        	  sprintf(buf2,"%0.4f",cur_lon);
  //          	        	        	  ssd1306_WriteString(buf2, Font_11x18, White);
            	        	        	      ssd1306_UpdateScreen();
 800249e:	f000 fadf 	bl	8002a60 <ssd1306_UpdateScreen>

            	        	        	      if((pre_lat == 0) && (pre_lon == 0))
 80024a2:	4b1d      	ldr	r3, [pc, #116]	; (8002518 <main+0x3bc>)
 80024a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024a8:	f04f 0200 	mov.w	r2, #0
 80024ac:	f04f 0300 	mov.w	r3, #0
 80024b0:	f7fe fb14 	bl	8000adc <__aeabi_dcmpeq>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d036      	beq.n	8002528 <main+0x3cc>
 80024ba:	4b18      	ldr	r3, [pc, #96]	; (800251c <main+0x3c0>)
 80024bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024c0:	f04f 0200 	mov.w	r2, #0
 80024c4:	f04f 0300 	mov.w	r3, #0
 80024c8:	f7fe fb08 	bl	8000adc <__aeabi_dcmpeq>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d02a      	beq.n	8002528 <main+0x3cc>
            	        	        	      {

            	        	        	    	ssd1306_SetCursor(2,50);
 80024d2:	2132      	movs	r1, #50	; 0x32
 80024d4:	2002      	movs	r0, #2
 80024d6:	f000 fbf9 	bl	8002ccc <ssd1306_SetCursor>
            	        	        	    	ssd1306_WriteString("Need GPS Lock", Font_7x10, White);
 80024da:	4a11      	ldr	r2, [pc, #68]	; (8002520 <main+0x3c4>)
 80024dc:	2301      	movs	r3, #1
 80024de:	ca06      	ldmia	r2, {r1, r2}
 80024e0:	4810      	ldr	r0, [pc, #64]	; (8002524 <main+0x3c8>)
 80024e2:	f000 fbcd 	bl	8002c80 <ssd1306_WriteString>
            	        	        	    	ssd1306_UpdateScreen();
 80024e6:	f000 fabb 	bl	8002a60 <ssd1306_UpdateScreen>
 80024ea:	e077      	b.n	80025dc <main+0x480>
 80024ec:	20000808 	.word	0x20000808
 80024f0:	200006d8 	.word	0x200006d8
 80024f4:	20000810 	.word	0x20000810
 80024f8:	20000830 	.word	0x20000830
 80024fc:	0800cb14 	.word	0x0800cb14
 8002500:	2000001c 	.word	0x2000001c
 8002504:	20000831 	.word	0x20000831
 8002508:	20000780 	.word	0x20000780
 800250c:	425d5134 	.word	0x425d5134
 8002510:	0800cae8 	.word	0x0800cae8
 8002514:	0800caf0 	.word	0x0800caf0
 8002518:	20000a48 	.word	0x20000a48
 800251c:	20000a50 	.word	0x20000a50
 8002520:	20000014 	.word	0x20000014
 8002524:	0800cafc 	.word	0x0800cafc
            	        	        	      }
            	        	        	      else
            	        	        	      {

            	        	        	    	new_distance = calculateDistance(pre_lat, pre_lon, cur_lat, cur_lon);
 8002528:	4b35      	ldr	r3, [pc, #212]	; (8002600 <main+0x4a4>)
 800252a:	ed93 7b00 	vldr	d7, [r3]
 800252e:	4b35      	ldr	r3, [pc, #212]	; (8002604 <main+0x4a8>)
 8002530:	ed93 6b00 	vldr	d6, [r3]
 8002534:	4b34      	ldr	r3, [pc, #208]	; (8002608 <main+0x4ac>)
 8002536:	ed93 5b00 	vldr	d5, [r3]
 800253a:	4b34      	ldr	r3, [pc, #208]	; (800260c <main+0x4b0>)
 800253c:	ed93 4b00 	vldr	d4, [r3]
 8002540:	eeb0 3a44 	vmov.f32	s6, s8
 8002544:	eef0 3a64 	vmov.f32	s7, s9
 8002548:	eeb0 2a45 	vmov.f32	s4, s10
 800254c:	eef0 2a65 	vmov.f32	s5, s11
 8002550:	eeb0 1a46 	vmov.f32	s2, s12
 8002554:	eef0 1a66 	vmov.f32	s3, s13
 8002558:	eeb0 0a47 	vmov.f32	s0, s14
 800255c:	eef0 0a67 	vmov.f32	s1, s15
 8002560:	f7fe fdc2 	bl	80010e8 <calculateDistance>
 8002564:	ec53 2b10 	vmov	r2, r3, d0
 8002568:	4610      	mov	r0, r2
 800256a:	4619      	mov	r1, r3
 800256c:	f7fe fb46 	bl	8000bfc <__aeabi_d2f>
 8002570:	4603      	mov	r3, r0
 8002572:	f207 620c 	addw	r2, r7, #1548	; 0x60c
 8002576:	6013      	str	r3, [r2, #0]
            	        	        	    	if (new_distance > MIN_GPS_DISTANCE){
 8002578:	f207 630c 	addw	r3, r7, #1548	; 0x60c
 800257c:	edd3 7a00 	vldr	s15, [r3]
 8002580:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002584:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258c:	dd0d      	ble.n	80025aa <main+0x44e>
            	        	        	    		total_distance += new_distance;
 800258e:	f507 63c4 	add.w	r3, r7, #1568	; 0x620
 8002592:	ed93 7a00 	vldr	s14, [r3]
 8002596:	f207 630c 	addw	r3, r7, #1548	; 0x60c
 800259a:	edd3 7a00 	vldr	s15, [r3]
 800259e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025a2:	f507 63c4 	add.w	r3, r7, #1568	; 0x620
 80025a6:	edc3 7a00 	vstr	s15, [r3]
            	        	        	    	}
  											sprintf(buf1,"%0.2f",distance);
 80025aa:	f507 63c3 	add.w	r3, r7, #1560	; 0x618
 80025ae:	6818      	ldr	r0, [r3, #0]
 80025b0:	f7fd ffd4 	bl	800055c <__aeabi_f2d>
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
 80025b8:	f207 50ec 	addw	r0, r7, #1516	; 0x5ec
 80025bc:	4914      	ldr	r1, [pc, #80]	; (8002610 <main+0x4b4>)
 80025be:	f005 f8cf 	bl	8007760 <siprintf>
  											ssd1306_SetCursor(2,45);
 80025c2:	212d      	movs	r1, #45	; 0x2d
 80025c4:	2002      	movs	r0, #2
 80025c6:	f000 fb81 	bl	8002ccc <ssd1306_SetCursor>
  											ssd1306_WriteString(buf1, Font_11x18, White);
 80025ca:	4a12      	ldr	r2, [pc, #72]	; (8002614 <main+0x4b8>)
 80025cc:	f207 50ec 	addw	r0, r7, #1516	; 0x5ec
 80025d0:	2301      	movs	r3, #1
 80025d2:	ca06      	ldmia	r2, {r1, r2}
 80025d4:	f000 fb54 	bl	8002c80 <ssd1306_WriteString>
  											ssd1306_UpdateScreen();
 80025d8:	f000 fa42 	bl	8002a60 <ssd1306_UpdateScreen>

            	        	        	      }
            	        	        	      pre_lat = cur_lat;
 80025dc:	4b0a      	ldr	r3, [pc, #40]	; (8002608 <main+0x4ac>)
 80025de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e2:	4907      	ldr	r1, [pc, #28]	; (8002600 <main+0x4a4>)
 80025e4:	e9c1 2300 	strd	r2, r3, [r1]
            	        	        	      pre_lon = cur_lon;
 80025e8:	4b08      	ldr	r3, [pc, #32]	; (800260c <main+0x4b0>)
 80025ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ee:	4905      	ldr	r1, [pc, #20]	; (8002604 <main+0x4a8>)
 80025f0:	e9c1 2300 	strd	r2, r3, [r1]
            	        	        	    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80025f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025f8:	4807      	ldr	r0, [pc, #28]	; (8002618 <main+0x4bc>)
 80025fa:	f001 f99f 	bl	800393c <HAL_GPIO_TogglePin>
                  {
 80025fe:	e5f4      	b.n	80021ea <main+0x8e>
 8002600:	20000a48 	.word	0x20000a48
 8002604:	20000a50 	.word	0x20000a50
 8002608:	20000a38 	.word	0x20000a38
 800260c:	20000a40 	.word	0x20000a40
 8002610:	0800cb0c 	.word	0x0800cb0c
 8002614:	2000001c 	.word	0x2000001c
 8002618:	48000400 	.word	0x48000400

0800261c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b096      	sub	sp, #88	; 0x58
 8002620:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002622:	f107 0314 	add.w	r3, r7, #20
 8002626:	2244      	movs	r2, #68	; 0x44
 8002628:	2100      	movs	r1, #0
 800262a:	4618      	mov	r0, r3
 800262c:	f006 f846 	bl	80086bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002630:	463b      	mov	r3, r7
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	605a      	str	r2, [r3, #4]
 8002638:	609a      	str	r2, [r3, #8]
 800263a:	60da      	str	r2, [r3, #12]
 800263c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800263e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002642:	f002 f8c7 	bl	80047d4 <HAL_PWREx_ControlVoltageScaling>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800264c:	f000 f900 	bl	8002850 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002650:	2310      	movs	r3, #16
 8002652:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002654:	2301      	movs	r3, #1
 8002656:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002658:	2300      	movs	r3, #0
 800265a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800265c:	2360      	movs	r3, #96	; 0x60
 800265e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002660:	2300      	movs	r3, #0
 8002662:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002664:	f107 0314 	add.w	r3, r7, #20
 8002668:	4618      	mov	r0, r3
 800266a:	f002 f909 	bl	8004880 <HAL_RCC_OscConfig>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8002674:	f000 f8ec 	bl	8002850 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002678:	230f      	movs	r3, #15
 800267a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800267c:	2300      	movs	r3, #0
 800267e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002680:	2300      	movs	r3, #0
 8002682:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002684:	2300      	movs	r3, #0
 8002686:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002688:	2300      	movs	r3, #0
 800268a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800268c:	463b      	mov	r3, r7
 800268e:	2100      	movs	r1, #0
 8002690:	4618      	mov	r0, r3
 8002692:	f002 fd57 	bl	8005144 <HAL_RCC_ClockConfig>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800269c:	f000 f8d8 	bl	8002850 <Error_Handler>
  }
}
 80026a0:	bf00      	nop
 80026a2:	3758      	adds	r7, #88	; 0x58
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80026ac:	4b1b      	ldr	r3, [pc, #108]	; (800271c <MX_I2C1_Init+0x74>)
 80026ae:	4a1c      	ldr	r2, [pc, #112]	; (8002720 <MX_I2C1_Init+0x78>)
 80026b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 80026b2:	4b1a      	ldr	r3, [pc, #104]	; (800271c <MX_I2C1_Init+0x74>)
 80026b4:	f640 6214 	movw	r2, #3604	; 0xe14
 80026b8:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80026ba:	4b18      	ldr	r3, [pc, #96]	; (800271c <MX_I2C1_Init+0x74>)
 80026bc:	2200      	movs	r2, #0
 80026be:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026c0:	4b16      	ldr	r3, [pc, #88]	; (800271c <MX_I2C1_Init+0x74>)
 80026c2:	2201      	movs	r2, #1
 80026c4:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026c6:	4b15      	ldr	r3, [pc, #84]	; (800271c <MX_I2C1_Init+0x74>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80026cc:	4b13      	ldr	r3, [pc, #76]	; (800271c <MX_I2C1_Init+0x74>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026d2:	4b12      	ldr	r3, [pc, #72]	; (800271c <MX_I2C1_Init+0x74>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026d8:	4b10      	ldr	r3, [pc, #64]	; (800271c <MX_I2C1_Init+0x74>)
 80026da:	2200      	movs	r2, #0
 80026dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026de:	4b0f      	ldr	r3, [pc, #60]	; (800271c <MX_I2C1_Init+0x74>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026e4:	480d      	ldr	r0, [pc, #52]	; (800271c <MX_I2C1_Init+0x74>)
 80026e6:	f001 f943 	bl	8003970 <HAL_I2C_Init>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80026f0:	f000 f8ae 	bl	8002850 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026f4:	2100      	movs	r1, #0
 80026f6:	4809      	ldr	r0, [pc, #36]	; (800271c <MX_I2C1_Init+0x74>)
 80026f8:	f001 ffc6 	bl	8004688 <HAL_I2CEx_ConfigAnalogFilter>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002702:	f000 f8a5 	bl	8002850 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002706:	2100      	movs	r1, #0
 8002708:	4804      	ldr	r0, [pc, #16]	; (800271c <MX_I2C1_Init+0x74>)
 800270a:	f002 f808 	bl	800471e <HAL_I2CEx_ConfigDigitalFilter>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002714:	f000 f89c 	bl	8002850 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002718:	bf00      	nop
 800271a:	bd80      	pop	{r7, pc}
 800271c:	200006d8 	.word	0x200006d8
 8002720:	40005400 	.word	0x40005400

08002724 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002728:	4b1b      	ldr	r3, [pc, #108]	; (8002798 <MX_I2C2_Init+0x74>)
 800272a:	4a1c      	ldr	r2, [pc, #112]	; (800279c <MX_I2C2_Init+0x78>)
 800272c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 800272e:	4b1a      	ldr	r3, [pc, #104]	; (8002798 <MX_I2C2_Init+0x74>)
 8002730:	f640 6214 	movw	r2, #3604	; 0xe14
 8002734:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002736:	4b18      	ldr	r3, [pc, #96]	; (8002798 <MX_I2C2_Init+0x74>)
 8002738:	2200      	movs	r2, #0
 800273a:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800273c:	4b16      	ldr	r3, [pc, #88]	; (8002798 <MX_I2C2_Init+0x74>)
 800273e:	2201      	movs	r2, #1
 8002740:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002742:	4b15      	ldr	r3, [pc, #84]	; (8002798 <MX_I2C2_Init+0x74>)
 8002744:	2200      	movs	r2, #0
 8002746:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002748:	4b13      	ldr	r3, [pc, #76]	; (8002798 <MX_I2C2_Init+0x74>)
 800274a:	2200      	movs	r2, #0
 800274c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800274e:	4b12      	ldr	r3, [pc, #72]	; (8002798 <MX_I2C2_Init+0x74>)
 8002750:	2200      	movs	r2, #0
 8002752:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002754:	4b10      	ldr	r3, [pc, #64]	; (8002798 <MX_I2C2_Init+0x74>)
 8002756:	2200      	movs	r2, #0
 8002758:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800275a:	4b0f      	ldr	r3, [pc, #60]	; (8002798 <MX_I2C2_Init+0x74>)
 800275c:	2200      	movs	r2, #0
 800275e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002760:	480d      	ldr	r0, [pc, #52]	; (8002798 <MX_I2C2_Init+0x74>)
 8002762:	f001 f905 	bl	8003970 <HAL_I2C_Init>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800276c:	f000 f870 	bl	8002850 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002770:	2100      	movs	r1, #0
 8002772:	4809      	ldr	r0, [pc, #36]	; (8002798 <MX_I2C2_Init+0x74>)
 8002774:	f001 ff88 	bl	8004688 <HAL_I2CEx_ConfigAnalogFilter>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800277e:	f000 f867 	bl	8002850 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002782:	2100      	movs	r1, #0
 8002784:	4804      	ldr	r0, [pc, #16]	; (8002798 <MX_I2C2_Init+0x74>)
 8002786:	f001 ffca 	bl	800471e <HAL_I2CEx_ConfigDigitalFilter>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8002790:	f000 f85e 	bl	8002850 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002794:	bf00      	nop
 8002796:	bd80      	pop	{r7, pc}
 8002798:	2000072c 	.word	0x2000072c
 800279c:	40005800 	.word	0x40005800

080027a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027a4:	4b16      	ldr	r3, [pc, #88]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027a6:	4a17      	ldr	r2, [pc, #92]	; (8002804 <MX_USART2_UART_Init+0x64>)
 80027a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80027aa:	4b15      	ldr	r3, [pc, #84]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027ac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80027b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027b2:	4b13      	ldr	r3, [pc, #76]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027b8:	4b11      	ldr	r3, [pc, #68]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027be:	4b10      	ldr	r3, [pc, #64]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027c4:	4b0e      	ldr	r3, [pc, #56]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027c6:	220c      	movs	r2, #12
 80027c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ca:	4b0d      	ldr	r3, [pc, #52]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027d0:	4b0b      	ldr	r3, [pc, #44]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027d6:	4b0a      	ldr	r3, [pc, #40]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027d8:	2200      	movs	r2, #0
 80027da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80027dc:	4b08      	ldr	r3, [pc, #32]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027de:	2210      	movs	r2, #16
 80027e0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80027e2:	4b07      	ldr	r3, [pc, #28]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027e8:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027ea:	4805      	ldr	r0, [pc, #20]	; (8002800 <MX_USART2_UART_Init+0x60>)
 80027ec:	f003 f854 	bl	8005898 <HAL_UART_Init>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80027f6:	f000 f82b 	bl	8002850 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	20000780 	.word	0x20000780
 8002804:	40004400 	.word	0x40004400

08002808 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800280e:	4b0f      	ldr	r3, [pc, #60]	; (800284c <MX_GPIO_Init+0x44>)
 8002810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002812:	4a0e      	ldr	r2, [pc, #56]	; (800284c <MX_GPIO_Init+0x44>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	64d3      	str	r3, [r2, #76]	; 0x4c
 800281a:	4b0c      	ldr	r3, [pc, #48]	; (800284c <MX_GPIO_Init+0x44>)
 800281c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	607b      	str	r3, [r7, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002826:	4b09      	ldr	r3, [pc, #36]	; (800284c <MX_GPIO_Init+0x44>)
 8002828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800282a:	4a08      	ldr	r2, [pc, #32]	; (800284c <MX_GPIO_Init+0x44>)
 800282c:	f043 0302 	orr.w	r3, r3, #2
 8002830:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002832:	4b06      	ldr	r3, [pc, #24]	; (800284c <MX_GPIO_Init+0x44>)
 8002834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	603b      	str	r3, [r7, #0]
 800283c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	40021000 	.word	0x40021000

08002850 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002854:	b672      	cpsid	i
}
 8002856:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002858:	e7fe      	b.n	8002858 <Error_Handler+0x8>

0800285a <ssd1306_Reset>:
#include <math.h>
#include <stdlib.h>
#include <string.h>  // For memcpy
#include "I2C.h"

void ssd1306_Reset(void) {
 800285a:	b480      	push	{r7}
 800285c:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800285e:	bf00      	nop
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	71fb      	strb	r3, [r7, #7]
		uint8_t buffer[2];
		buffer[0] = 0x00;
 8002872:	2300      	movs	r3, #0
 8002874:	733b      	strb	r3, [r7, #12]
		buffer[1] = byte;
 8002876:	79fb      	ldrb	r3, [r7, #7]
 8002878:	737b      	strb	r3, [r7, #13]
		//I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer, 2);
		I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer, 2);
 800287a:	f107 020c 	add.w	r2, r7, #12
 800287e:	2302      	movs	r3, #2
 8002880:	2178      	movs	r1, #120	; 0x78
 8002882:	4803      	ldr	r0, [pc, #12]	; (8002890 <ssd1306_WriteCommand+0x28>)
 8002884:	f7fe fdcd 	bl	8001422 <I2C_SendData>
		//I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, &byte, 1);
    //HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
}
 8002888:	bf00      	nop
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40005800 	.word	0x40005800

08002894 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002894:	b580      	push	{r7, lr}
 8002896:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 800289a:	af00      	add	r7, sp, #0
 800289c:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80028a0:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 80028a4:	6018      	str	r0, [r3, #0]
 80028a6:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80028aa:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 80028ae:	6019      	str	r1, [r3, #0]
		int i;
		uint8_t buffer2[SSD1306_BUFFER_SIZE+1];
		buffer2[0] = 0x40;
 80028b0:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80028b4:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 80028b8:	2240      	movs	r2, #64	; 0x40
 80028ba:	701a      	strb	r2, [r3, #0]
		for(i=0; i<buff_size;  i++)
 80028bc:	2300      	movs	r3, #0
 80028be:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 80028c2:	e015      	b.n	80028f0 <ssd1306_WriteData+0x5c>
			buffer2[i+1] = buffer[i];
 80028c4:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80028c8:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80028cc:	f2a2 420c 	subw	r2, r2, #1036	; 0x40c
 80028d0:	6812      	ldr	r2, [r2, #0]
 80028d2:	441a      	add	r2, r3
 80028d4:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80028d8:	3301      	adds	r3, #1
 80028da:	7811      	ldrb	r1, [r2, #0]
 80028dc:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80028e0:	f5a2 6281 	sub.w	r2, r2, #1032	; 0x408
 80028e4:	54d1      	strb	r1, [r2, r3]
		for(i=0; i<buff_size;  i++)
 80028e6:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80028ea:	3301      	adds	r3, #1
 80028ec:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 80028f0:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80028f4:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80028f8:	f5a2 6282 	sub.w	r2, r2, #1040	; 0x410
 80028fc:	6812      	ldr	r2, [r2, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d8e0      	bhi.n	80028c4 <ssd1306_WriteData+0x30>
		I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer2, buff_size+1);
 8002902:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002906:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	b2db      	uxtb	r3, r3
 800290e:	3301      	adds	r3, #1
 8002910:	b2db      	uxtb	r3, r3
 8002912:	f107 0208 	add.w	r2, r7, #8
 8002916:	2178      	movs	r1, #120	; 0x78
 8002918:	4803      	ldr	r0, [pc, #12]	; (8002928 <ssd1306_WriteData+0x94>)
 800291a:	f7fe fd82 	bl	8001422 <I2C_SendData>
    //HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}
 800291e:	bf00      	nop
 8002920:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40005800 	.word	0x40005800

0800292c <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
		volatile uint32_t i;
	
    // Reset OLED
    ssd1306_Reset();
 8002932:	f7ff ff92 	bl	800285a <ssd1306_Reset>

    // Wait for the screen to boot
    //delay(100);
	  for(i=0; i<100000; i++)
 8002936:	2300      	movs	r3, #0
 8002938:	607b      	str	r3, [r7, #4]
 800293a:	e002      	b.n	8002942 <ssd1306_Init+0x16>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	3301      	adds	r3, #1
 8002940:	607b      	str	r3, [r7, #4]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a32      	ldr	r2, [pc, #200]	; (8002a10 <ssd1306_Init+0xe4>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d9f8      	bls.n	800293c <ssd1306_Init+0x10>
			;

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800294a:	2000      	movs	r0, #0
 800294c:	f000 f9ea 	bl	8002d24 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002950:	2020      	movs	r0, #32
 8002952:	f7ff ff89 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002956:	2000      	movs	r0, #0
 8002958:	f7ff ff86 	bl	8002868 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800295c:	20b0      	movs	r0, #176	; 0xb0
 800295e:	f7ff ff83 	bl	8002868 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002962:	20c8      	movs	r0, #200	; 0xc8
 8002964:	f7ff ff80 	bl	8002868 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002968:	2000      	movs	r0, #0
 800296a:	f7ff ff7d 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800296e:	2010      	movs	r0, #16
 8002970:	f7ff ff7a 	bl	8002868 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002974:	2040      	movs	r0, #64	; 0x40
 8002976:	f7ff ff77 	bl	8002868 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800297a:	20ff      	movs	r0, #255	; 0xff
 800297c:	f000 f9be 	bl	8002cfc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002980:	20a1      	movs	r0, #161	; 0xa1
 8002982:	f7ff ff71 	bl	8002868 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002986:	20a6      	movs	r0, #166	; 0xa6
 8002988:	f7ff ff6e 	bl	8002868 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800298c:	20a8      	movs	r0, #168	; 0xa8
 800298e:	f7ff ff6b 	bl	8002868 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002992:	203f      	movs	r0, #63	; 0x3f
 8002994:	f7ff ff68 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002998:	20a4      	movs	r0, #164	; 0xa4
 800299a:	f7ff ff65 	bl	8002868 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800299e:	20d3      	movs	r0, #211	; 0xd3
 80029a0:	f7ff ff62 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80029a4:	2000      	movs	r0, #0
 80029a6:	f7ff ff5f 	bl	8002868 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80029aa:	20d5      	movs	r0, #213	; 0xd5
 80029ac:	f7ff ff5c 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80029b0:	20f0      	movs	r0, #240	; 0xf0
 80029b2:	f7ff ff59 	bl	8002868 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80029b6:	20d9      	movs	r0, #217	; 0xd9
 80029b8:	f7ff ff56 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80029bc:	2022      	movs	r0, #34	; 0x22
 80029be:	f7ff ff53 	bl	8002868 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80029c2:	20da      	movs	r0, #218	; 0xda
 80029c4:	f7ff ff50 	bl	8002868 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80029c8:	2012      	movs	r0, #18
 80029ca:	f7ff ff4d 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80029ce:	20db      	movs	r0, #219	; 0xdb
 80029d0:	f7ff ff4a 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80029d4:	2020      	movs	r0, #32
 80029d6:	f7ff ff47 	bl	8002868 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80029da:	208d      	movs	r0, #141	; 0x8d
 80029dc:	f7ff ff44 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80029e0:	2014      	movs	r0, #20
 80029e2:	f7ff ff41 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80029e6:	2001      	movs	r0, #1
 80029e8:	f000 f99c 	bl	8002d24 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80029ec:	2000      	movs	r0, #0
 80029ee:	f000 f813 	bl	8002a18 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80029f2:	f000 f835 	bl	8002a60 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80029f6:	4b07      	ldr	r3, [pc, #28]	; (8002a14 <ssd1306_Init+0xe8>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80029fc:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <ssd1306_Init+0xe8>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002a02:	4b04      	ldr	r3, [pc, #16]	; (8002a14 <ssd1306_Init+0xe8>)
 8002a04:	2201      	movs	r2, #1
 8002a06:	715a      	strb	r2, [r3, #5]
}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	0001869f 	.word	0x0001869f
 8002a14:	20000e60 	.word	0x20000e60

08002a18 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	e00d      	b.n	8002a44 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <ssd1306_Fill+0x1a>
 8002a2e:	2100      	movs	r1, #0
 8002a30:	e000      	b.n	8002a34 <ssd1306_Fill+0x1c>
 8002a32:	21ff      	movs	r1, #255	; 0xff
 8002a34:	4a09      	ldr	r2, [pc, #36]	; (8002a5c <ssd1306_Fill+0x44>)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	4413      	add	r3, r2
 8002a3a:	460a      	mov	r2, r1
 8002a3c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	3301      	adds	r3, #1
 8002a42:	60fb      	str	r3, [r7, #12]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a4a:	d3ed      	bcc.n	8002a28 <ssd1306_Fill+0x10>
    }
}
 8002a4c:	bf00      	nop
 8002a4e:	bf00      	nop
 8002a50:	3714      	adds	r7, #20
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	20000a60 	.word	0x20000a60

08002a60 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
		uint8_t i;
    for(i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002a66:	2300      	movs	r3, #0
 8002a68:	71fb      	strb	r3, [r7, #7]
 8002a6a:	e016      	b.n	8002a9a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002a6c:	79fb      	ldrb	r3, [r7, #7]
 8002a6e:	3b50      	subs	r3, #80	; 0x50
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fef8 	bl	8002868 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002a78:	2000      	movs	r0, #0
 8002a7a:	f7ff fef5 	bl	8002868 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8002a7e:	2010      	movs	r0, #16
 8002a80:	f7ff fef2 	bl	8002868 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	01db      	lsls	r3, r3, #7
 8002a88:	4a08      	ldr	r2, [pc, #32]	; (8002aac <ssd1306_UpdateScreen+0x4c>)
 8002a8a:	4413      	add	r3, r2
 8002a8c:	2180      	movs	r1, #128	; 0x80
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff ff00 	bl	8002894 <ssd1306_WriteData>
    for(i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	3301      	adds	r3, #1
 8002a98:	71fb      	strb	r3, [r7, #7]
 8002a9a:	79fb      	ldrb	r3, [r7, #7]
 8002a9c:	2b07      	cmp	r3, #7
 8002a9e:	d9e5      	bls.n	8002a6c <ssd1306_UpdateScreen+0xc>
    }
}
 8002aa0:	bf00      	nop
 8002aa2:	bf00      	nop
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	20000a60 	.word	0x20000a60

08002ab0 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	71fb      	strb	r3, [r7, #7]
 8002aba:	460b      	mov	r3, r1
 8002abc:	71bb      	strb	r3, [r7, #6]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	db48      	blt.n	8002b5c <ssd1306_DrawPixel+0xac>
 8002aca:	79bb      	ldrb	r3, [r7, #6]
 8002acc:	2b3f      	cmp	r3, #63	; 0x3f
 8002ace:	d845      	bhi.n	8002b5c <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 8002ad0:	4b25      	ldr	r3, [pc, #148]	; (8002b68 <ssd1306_DrawPixel+0xb8>)
 8002ad2:	791b      	ldrb	r3, [r3, #4]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d006      	beq.n	8002ae6 <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8002ad8:	797b      	ldrb	r3, [r7, #5]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	bf0c      	ite	eq
 8002ade:	2301      	moveq	r3, #1
 8002ae0:	2300      	movne	r3, #0
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 8002ae6:	797b      	ldrb	r3, [r7, #5]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d11a      	bne.n	8002b22 <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002aec:	79fa      	ldrb	r2, [r7, #7]
 8002aee:	79bb      	ldrb	r3, [r7, #6]
 8002af0:	08db      	lsrs	r3, r3, #3
 8002af2:	b2d8      	uxtb	r0, r3
 8002af4:	4603      	mov	r3, r0
 8002af6:	01db      	lsls	r3, r3, #7
 8002af8:	4413      	add	r3, r2
 8002afa:	4a1c      	ldr	r2, [pc, #112]	; (8002b6c <ssd1306_DrawPixel+0xbc>)
 8002afc:	5cd3      	ldrb	r3, [r2, r3]
 8002afe:	b25a      	sxtb	r2, r3
 8002b00:	79bb      	ldrb	r3, [r7, #6]
 8002b02:	f003 0307 	and.w	r3, r3, #7
 8002b06:	2101      	movs	r1, #1
 8002b08:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0c:	b25b      	sxtb	r3, r3
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	b259      	sxtb	r1, r3
 8002b12:	79fa      	ldrb	r2, [r7, #7]
 8002b14:	4603      	mov	r3, r0
 8002b16:	01db      	lsls	r3, r3, #7
 8002b18:	4413      	add	r3, r2
 8002b1a:	b2c9      	uxtb	r1, r1
 8002b1c:	4a13      	ldr	r2, [pc, #76]	; (8002b6c <ssd1306_DrawPixel+0xbc>)
 8002b1e:	54d1      	strb	r1, [r2, r3]
 8002b20:	e01d      	b.n	8002b5e <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002b22:	79fa      	ldrb	r2, [r7, #7]
 8002b24:	79bb      	ldrb	r3, [r7, #6]
 8002b26:	08db      	lsrs	r3, r3, #3
 8002b28:	b2d8      	uxtb	r0, r3
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	01db      	lsls	r3, r3, #7
 8002b2e:	4413      	add	r3, r2
 8002b30:	4a0e      	ldr	r2, [pc, #56]	; (8002b6c <ssd1306_DrawPixel+0xbc>)
 8002b32:	5cd3      	ldrb	r3, [r2, r3]
 8002b34:	b25a      	sxtb	r2, r3
 8002b36:	79bb      	ldrb	r3, [r7, #6]
 8002b38:	f003 0307 	and.w	r3, r3, #7
 8002b3c:	2101      	movs	r1, #1
 8002b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b42:	b25b      	sxtb	r3, r3
 8002b44:	43db      	mvns	r3, r3
 8002b46:	b25b      	sxtb	r3, r3
 8002b48:	4013      	ands	r3, r2
 8002b4a:	b259      	sxtb	r1, r3
 8002b4c:	79fa      	ldrb	r2, [r7, #7]
 8002b4e:	4603      	mov	r3, r0
 8002b50:	01db      	lsls	r3, r3, #7
 8002b52:	4413      	add	r3, r2
 8002b54:	b2c9      	uxtb	r1, r1
 8002b56:	4a05      	ldr	r2, [pc, #20]	; (8002b6c <ssd1306_DrawPixel+0xbc>)
 8002b58:	54d1      	strb	r1, [r2, r3]
 8002b5a:	e000      	b.n	8002b5e <ssd1306_DrawPixel+0xae>
        return;
 8002b5c:	bf00      	nop
    }
}
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	20000e60 	.word	0x20000e60
 8002b6c:	20000a60 	.word	0x20000a60

08002b70 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002b70:	b590      	push	{r4, r7, lr}
 8002b72:	b089      	sub	sp, #36	; 0x24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	4604      	mov	r4, r0
 8002b78:	1d38      	adds	r0, r7, #4
 8002b7a:	e880 0006 	stmia.w	r0, {r1, r2}
 8002b7e:	461a      	mov	r2, r3
 8002b80:	4623      	mov	r3, r4
 8002b82:	73fb      	strb	r3, [r7, #15]
 8002b84:	4613      	mov	r3, r2
 8002b86:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002b88:	7bfb      	ldrb	r3, [r7, #15]
 8002b8a:	2b1f      	cmp	r3, #31
 8002b8c:	d902      	bls.n	8002b94 <ssd1306_WriteChar+0x24>
 8002b8e:	7bfb      	ldrb	r3, [r7, #15]
 8002b90:	2b7e      	cmp	r3, #126	; 0x7e
 8002b92:	d901      	bls.n	8002b98 <ssd1306_WriteChar+0x28>
        return 0;
 8002b94:	2300      	movs	r3, #0
 8002b96:	e06d      	b.n	8002c74 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002b98:	4b38      	ldr	r3, [pc, #224]	; (8002c7c <ssd1306_WriteChar+0x10c>)
 8002b9a:	881b      	ldrh	r3, [r3, #0]
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	793b      	ldrb	r3, [r7, #4]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	2b80      	cmp	r3, #128	; 0x80
 8002ba4:	dc06      	bgt.n	8002bb4 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002ba6:	4b35      	ldr	r3, [pc, #212]	; (8002c7c <ssd1306_WriteChar+0x10c>)
 8002ba8:	885b      	ldrh	r3, [r3, #2]
 8002baa:	461a      	mov	r2, r3
 8002bac:	797b      	ldrb	r3, [r7, #5]
 8002bae:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002bb0:	2b40      	cmp	r3, #64	; 0x40
 8002bb2:	dd01      	ble.n	8002bb8 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	e05d      	b.n	8002c74 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002bb8:	2300      	movs	r3, #0
 8002bba:	61fb      	str	r3, [r7, #28]
 8002bbc:	e04c      	b.n	8002c58 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	7bfb      	ldrb	r3, [r7, #15]
 8002bc2:	3b20      	subs	r3, #32
 8002bc4:	7979      	ldrb	r1, [r7, #5]
 8002bc6:	fb01 f303 	mul.w	r3, r1, r3
 8002bca:	4619      	mov	r1, r3
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	440b      	add	r3, r1
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	4413      	add	r3, r2
 8002bd4:	881b      	ldrh	r3, [r3, #0]
 8002bd6:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002bd8:	2300      	movs	r3, #0
 8002bda:	61bb      	str	r3, [r7, #24]
 8002bdc:	e034      	b.n	8002c48 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002bde:	697a      	ldr	r2, [r7, #20]
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d012      	beq.n	8002c14 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002bee:	4b23      	ldr	r3, [pc, #140]	; (8002c7c <ssd1306_WriteChar+0x10c>)
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	4413      	add	r3, r2
 8002bfa:	b2d8      	uxtb	r0, r3
 8002bfc:	4b1f      	ldr	r3, [pc, #124]	; (8002c7c <ssd1306_WriteChar+0x10c>)
 8002bfe:	885b      	ldrh	r3, [r3, #2]
 8002c00:	b2da      	uxtb	r2, r3
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	4413      	add	r3, r2
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	7bba      	ldrb	r2, [r7, #14]
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	f7ff ff4f 	bl	8002ab0 <ssd1306_DrawPixel>
 8002c12:	e016      	b.n	8002c42 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002c14:	4b19      	ldr	r3, [pc, #100]	; (8002c7c <ssd1306_WriteChar+0x10c>)
 8002c16:	881b      	ldrh	r3, [r3, #0]
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	4413      	add	r3, r2
 8002c20:	b2d8      	uxtb	r0, r3
 8002c22:	4b16      	ldr	r3, [pc, #88]	; (8002c7c <ssd1306_WriteChar+0x10c>)
 8002c24:	885b      	ldrh	r3, [r3, #2]
 8002c26:	b2da      	uxtb	r2, r3
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	b2d9      	uxtb	r1, r3
 8002c30:	7bbb      	ldrb	r3, [r7, #14]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	bf0c      	ite	eq
 8002c36:	2301      	moveq	r3, #1
 8002c38:	2300      	movne	r3, #0
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	f7ff ff37 	bl	8002ab0 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	3301      	adds	r3, #1
 8002c46:	61bb      	str	r3, [r7, #24]
 8002c48:	793b      	ldrb	r3, [r7, #4]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d3c5      	bcc.n	8002bde <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	3301      	adds	r3, #1
 8002c56:	61fb      	str	r3, [r7, #28]
 8002c58:	797b      	ldrb	r3, [r7, #5]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d3ad      	bcc.n	8002bbe <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002c62:	4b06      	ldr	r3, [pc, #24]	; (8002c7c <ssd1306_WriteChar+0x10c>)
 8002c64:	881a      	ldrh	r2, [r3, #0]
 8002c66:	793b      	ldrb	r3, [r7, #4]
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	4413      	add	r3, r2
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	4b03      	ldr	r3, [pc, #12]	; (8002c7c <ssd1306_WriteChar+0x10c>)
 8002c70:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3724      	adds	r7, #36	; 0x24
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd90      	pop	{r4, r7, pc}
 8002c7c:	20000e60 	.word	0x20000e60

08002c80 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	60f8      	str	r0, [r7, #12]
 8002c88:	1d38      	adds	r0, r7, #4
 8002c8a:	e880 0006 	stmia.w	r0, {r1, r2}
 8002c8e:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002c90:	e012      	b.n	8002cb8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	7818      	ldrb	r0, [r3, #0]
 8002c96:	78fb      	ldrb	r3, [r7, #3]
 8002c98:	1d3a      	adds	r2, r7, #4
 8002c9a:	ca06      	ldmia	r2, {r1, r2}
 8002c9c:	f7ff ff68 	bl	8002b70 <ssd1306_WriteChar>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d002      	beq.n	8002cb2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	e008      	b.n	8002cc4 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	3301      	adds	r3, #1
 8002cb6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1e8      	bne.n	8002c92 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3710      	adds	r7, #16
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	460a      	mov	r2, r1
 8002cd6:	71fb      	strb	r3, [r7, #7]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002cdc:	79fb      	ldrb	r3, [r7, #7]
 8002cde:	b29a      	uxth	r2, r3
 8002ce0:	4b05      	ldr	r3, [pc, #20]	; (8002cf8 <ssd1306_SetCursor+0x2c>)
 8002ce2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002ce4:	79bb      	ldrb	r3, [r7, #6]
 8002ce6:	b29a      	uxth	r2, r3
 8002ce8:	4b03      	ldr	r3, [pc, #12]	; (8002cf8 <ssd1306_SetCursor+0x2c>)
 8002cea:	805a      	strh	r2, [r3, #2]
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	20000e60 	.word	0x20000e60

08002cfc <ssd1306_SetContrast>:
  ssd1306_Line(x1,y2,x1,y1,color);

  return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4603      	mov	r3, r0
 8002d04:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002d06:	2381      	movs	r3, #129	; 0x81
 8002d08:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002d0a:	7bfb      	ldrb	r3, [r7, #15]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fdab 	bl	8002868 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff fda7 	bl	8002868 <ssd1306_WriteCommand>
}
 8002d1a:	bf00      	nop
 8002d1c:	3710      	adds	r7, #16
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
	...

08002d24 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002d34:	23af      	movs	r3, #175	; 0xaf
 8002d36:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002d38:	4b08      	ldr	r3, [pc, #32]	; (8002d5c <ssd1306_SetDisplayOn+0x38>)
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	719a      	strb	r2, [r3, #6]
 8002d3e:	e004      	b.n	8002d4a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002d40:	23ae      	movs	r3, #174	; 0xae
 8002d42:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002d44:	4b05      	ldr	r3, [pc, #20]	; (8002d5c <ssd1306_SetDisplayOn+0x38>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff fd8b 	bl	8002868 <ssd1306_WriteCommand>
}
 8002d52:	bf00      	nop
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	20000e60 	.word	0x20000e60

08002d60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d66:	4b0f      	ldr	r3, [pc, #60]	; (8002da4 <HAL_MspInit+0x44>)
 8002d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d6a:	4a0e      	ldr	r2, [pc, #56]	; (8002da4 <HAL_MspInit+0x44>)
 8002d6c:	f043 0301 	orr.w	r3, r3, #1
 8002d70:	6613      	str	r3, [r2, #96]	; 0x60
 8002d72:	4b0c      	ldr	r3, [pc, #48]	; (8002da4 <HAL_MspInit+0x44>)
 8002d74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	607b      	str	r3, [r7, #4]
 8002d7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d7e:	4b09      	ldr	r3, [pc, #36]	; (8002da4 <HAL_MspInit+0x44>)
 8002d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d82:	4a08      	ldr	r2, [pc, #32]	; (8002da4 <HAL_MspInit+0x44>)
 8002d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d88:	6593      	str	r3, [r2, #88]	; 0x58
 8002d8a:	4b06      	ldr	r3, [pc, #24]	; (8002da4 <HAL_MspInit+0x44>)
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d92:	603b      	str	r3, [r7, #0]
 8002d94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	40021000 	.word	0x40021000

08002da8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b098      	sub	sp, #96	; 0x60
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	605a      	str	r2, [r3, #4]
 8002dba:	609a      	str	r2, [r3, #8]
 8002dbc:	60da      	str	r2, [r3, #12]
 8002dbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dc0:	f107 0318 	add.w	r3, r7, #24
 8002dc4:	2234      	movs	r2, #52	; 0x34
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f005 fc77 	bl	80086bc <memset>
  if(hi2c->Instance==I2C1)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a3e      	ldr	r2, [pc, #248]	; (8002ecc <HAL_I2C_MspInit+0x124>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d138      	bne.n	8002e4a <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002dd8:	2340      	movs	r3, #64	; 0x40
 8002dda:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002de0:	f107 0318 	add.w	r3, r7, #24
 8002de4:	4618      	mov	r0, r3
 8002de6:	f002 fbd1 	bl	800558c <HAL_RCCEx_PeriphCLKConfig>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002df0:	f7ff fd2e 	bl	8002850 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df4:	4b36      	ldr	r3, [pc, #216]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002df8:	4a35      	ldr	r2, [pc, #212]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002dfa:	f043 0301 	orr.w	r3, r3, #1
 8002dfe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e00:	4b33      	ldr	r3, [pc, #204]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e04:	f003 0301 	and.w	r3, r3, #1
 8002e08:	617b      	str	r3, [r7, #20]
 8002e0a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Accel_SCL_Pin|Accel_SDA_Pin;
 8002e0c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e10:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e12:	2312      	movs	r3, #18
 8002e14:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e16:	2300      	movs	r3, #0
 8002e18:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e1e:	2304      	movs	r3, #4
 8002e20:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e22:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002e26:	4619      	mov	r1, r3
 8002e28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e2c:	f000 fc14 	bl	8003658 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e30:	4b27      	ldr	r3, [pc, #156]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e34:	4a26      	ldr	r2, [pc, #152]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002e36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002e3a:	6593      	str	r3, [r2, #88]	; 0x58
 8002e3c:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e44:	613b      	str	r3, [r7, #16]
 8002e46:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002e48:	e03b      	b.n	8002ec2 <HAL_I2C_MspInit+0x11a>
  else if(hi2c->Instance==I2C2)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a21      	ldr	r2, [pc, #132]	; (8002ed4 <HAL_I2C_MspInit+0x12c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d136      	bne.n	8002ec2 <HAL_I2C_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002e54:	2380      	movs	r3, #128	; 0x80
 8002e56:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e5c:	f107 0318 	add.w	r3, r7, #24
 8002e60:	4618      	mov	r0, r3
 8002e62:	f002 fb93 	bl	800558c <HAL_RCCEx_PeriphCLKConfig>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <HAL_I2C_MspInit+0xc8>
      Error_Handler();
 8002e6c:	f7ff fcf0 	bl	8002850 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e70:	4b17      	ldr	r3, [pc, #92]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002e72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e74:	4a16      	ldr	r2, [pc, #88]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002e76:	f043 0302 	orr.w	r3, r3, #2
 8002e7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e7c:	4b14      	ldr	r3, [pc, #80]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002e7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	60fb      	str	r3, [r7, #12]
 8002e86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Disp_SCL_Pin|Disp_SDA_Pin;
 8002e88:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002e8c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e8e:	2312      	movs	r3, #18
 8002e90:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e92:	2300      	movs	r3, #0
 8002e94:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e96:	2303      	movs	r3, #3
 8002e98:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002e9a:	2304      	movs	r3, #4
 8002e9c:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e9e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	480c      	ldr	r0, [pc, #48]	; (8002ed8 <HAL_I2C_MspInit+0x130>)
 8002ea6:	f000 fbd7 	bl	8003658 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002eaa:	4b09      	ldr	r3, [pc, #36]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eae:	4a08      	ldr	r2, [pc, #32]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002eb0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002eb4:	6593      	str	r3, [r2, #88]	; 0x58
 8002eb6:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <HAL_I2C_MspInit+0x128>)
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ebe:	60bb      	str	r3, [r7, #8]
 8002ec0:	68bb      	ldr	r3, [r7, #8]
}
 8002ec2:	bf00      	nop
 8002ec4:	3760      	adds	r7, #96	; 0x60
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	40005400 	.word	0x40005400
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	40005800 	.word	0x40005800
 8002ed8:	48000400 	.word	0x48000400

08002edc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b096      	sub	sp, #88	; 0x58
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	609a      	str	r2, [r3, #8]
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ef4:	f107 0310 	add.w	r3, r7, #16
 8002ef8:	2234      	movs	r2, #52	; 0x34
 8002efa:	2100      	movs	r1, #0
 8002efc:	4618      	mov	r0, r3
 8002efe:	f005 fbdd 	bl	80086bc <memset>
  if(huart->Instance==USART2)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a23      	ldr	r2, [pc, #140]	; (8002f94 <HAL_UART_MspInit+0xb8>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d13e      	bne.n	8002f8a <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002f10:	2300      	movs	r3, #0
 8002f12:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f14:	f107 0310 	add.w	r3, r7, #16
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f002 fb37 	bl	800558c <HAL_RCCEx_PeriphCLKConfig>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002f24:	f7ff fc94 	bl	8002850 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f28:	4b1b      	ldr	r3, [pc, #108]	; (8002f98 <HAL_UART_MspInit+0xbc>)
 8002f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f2c:	4a1a      	ldr	r2, [pc, #104]	; (8002f98 <HAL_UART_MspInit+0xbc>)
 8002f2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f32:	6593      	str	r3, [r2, #88]	; 0x58
 8002f34:	4b18      	ldr	r3, [pc, #96]	; (8002f98 <HAL_UART_MspInit+0xbc>)
 8002f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f3c:	60fb      	str	r3, [r7, #12]
 8002f3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f40:	4b15      	ldr	r3, [pc, #84]	; (8002f98 <HAL_UART_MspInit+0xbc>)
 8002f42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f44:	4a14      	ldr	r2, [pc, #80]	; (8002f98 <HAL_UART_MspInit+0xbc>)
 8002f46:	f043 0301 	orr.w	r3, r3, #1
 8002f4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f4c:	4b12      	ldr	r3, [pc, #72]	; (8002f98 <HAL_UART_MspInit+0xbc>)
 8002f4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8002f58:	230c      	movs	r3, #12
 8002f5a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f64:	2303      	movs	r3, #3
 8002f66:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f68:	2307      	movs	r3, #7
 8002f6a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f6c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002f70:	4619      	mov	r1, r3
 8002f72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f76:	f000 fb6f 	bl	8003658 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	2026      	movs	r0, #38	; 0x26
 8002f80:	f000 fab5 	bl	80034ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f84:	2026      	movs	r0, #38	; 0x26
 8002f86:	f000 face 	bl	8003526 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f8a:	bf00      	nop
 8002f8c:	3758      	adds	r7, #88	; 0x58
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40004400 	.word	0x40004400
 8002f98:	40021000 	.word	0x40021000

08002f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fa0:	e7fe      	b.n	8002fa0 <NMI_Handler+0x4>

08002fa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fa6:	e7fe      	b.n	8002fa6 <HardFault_Handler+0x4>

08002fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fac:	e7fe      	b.n	8002fac <MemManage_Handler+0x4>

08002fae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fb2:	e7fe      	b.n	8002fb2 <BusFault_Handler+0x4>

08002fb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fb8:	e7fe      	b.n	8002fb8 <UsageFault_Handler+0x4>

08002fba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fbe:	bf00      	nop
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fcc:	bf00      	nop
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fda:	bf00      	nop
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fe8:	f000 f962 	bl	80032b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fec:	bf00      	nop
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ff4:	4802      	ldr	r0, [pc, #8]	; (8003000 <USART2_IRQHandler+0x10>)
 8002ff6:	f002 fce9 	bl	80059cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ffa:	bf00      	nop
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	20000780 	.word	0x20000780

08003004 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  return 1;
 8003008:	2301      	movs	r3, #1
}
 800300a:	4618      	mov	r0, r3
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <_kill>:

int _kill(int pid, int sig)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800301e:	f005 fb59 	bl	80086d4 <__errno>
 8003022:	4603      	mov	r3, r0
 8003024:	2216      	movs	r2, #22
 8003026:	601a      	str	r2, [r3, #0]
  return -1;
 8003028:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800302c:	4618      	mov	r0, r3
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <_exit>:

void _exit (int status)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800303c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f7ff ffe7 	bl	8003014 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003046:	e7fe      	b.n	8003046 <_exit+0x12>

08003048 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003054:	2300      	movs	r3, #0
 8003056:	617b      	str	r3, [r7, #20]
 8003058:	e00a      	b.n	8003070 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800305a:	f3af 8000 	nop.w
 800305e:	4601      	mov	r1, r0
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	1c5a      	adds	r2, r3, #1
 8003064:	60ba      	str	r2, [r7, #8]
 8003066:	b2ca      	uxtb	r2, r1
 8003068:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	3301      	adds	r3, #1
 800306e:	617b      	str	r3, [r7, #20]
 8003070:	697a      	ldr	r2, [r7, #20]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	429a      	cmp	r2, r3
 8003076:	dbf0      	blt.n	800305a <_read+0x12>
  }

  return len;
 8003078:	687b      	ldr	r3, [r7, #4]
}
 800307a:	4618      	mov	r0, r3
 800307c:	3718      	adds	r7, #24
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b086      	sub	sp, #24
 8003086:	af00      	add	r7, sp, #0
 8003088:	60f8      	str	r0, [r7, #12]
 800308a:	60b9      	str	r1, [r7, #8]
 800308c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800308e:	2300      	movs	r3, #0
 8003090:	617b      	str	r3, [r7, #20]
 8003092:	e009      	b.n	80030a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	1c5a      	adds	r2, r3, #1
 8003098:	60ba      	str	r2, [r7, #8]
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	4618      	mov	r0, r3
 800309e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	3301      	adds	r3, #1
 80030a6:	617b      	str	r3, [r7, #20]
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	dbf1      	blt.n	8003094 <_write+0x12>
  }
  return len;
 80030b0:	687b      	ldr	r3, [r7, #4]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <_close>:

int _close(int file)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b083      	sub	sp, #12
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr

080030d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030d2:	b480      	push	{r7}
 80030d4:	b083      	sub	sp, #12
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
 80030da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030e2:	605a      	str	r2, [r3, #4]
  return 0;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <_isatty>:

int _isatty(int file)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b083      	sub	sp, #12
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030fa:	2301      	movs	r3, #1
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3714      	adds	r7, #20
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
	...

08003124 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800312c:	4a14      	ldr	r2, [pc, #80]	; (8003180 <_sbrk+0x5c>)
 800312e:	4b15      	ldr	r3, [pc, #84]	; (8003184 <_sbrk+0x60>)
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003138:	4b13      	ldr	r3, [pc, #76]	; (8003188 <_sbrk+0x64>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d102      	bne.n	8003146 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003140:	4b11      	ldr	r3, [pc, #68]	; (8003188 <_sbrk+0x64>)
 8003142:	4a12      	ldr	r2, [pc, #72]	; (800318c <_sbrk+0x68>)
 8003144:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003146:	4b10      	ldr	r3, [pc, #64]	; (8003188 <_sbrk+0x64>)
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4413      	add	r3, r2
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	429a      	cmp	r2, r3
 8003152:	d207      	bcs.n	8003164 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003154:	f005 fabe 	bl	80086d4 <__errno>
 8003158:	4603      	mov	r3, r0
 800315a:	220c      	movs	r2, #12
 800315c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800315e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003162:	e009      	b.n	8003178 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003164:	4b08      	ldr	r3, [pc, #32]	; (8003188 <_sbrk+0x64>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800316a:	4b07      	ldr	r3, [pc, #28]	; (8003188 <_sbrk+0x64>)
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4413      	add	r3, r2
 8003172:	4a05      	ldr	r2, [pc, #20]	; (8003188 <_sbrk+0x64>)
 8003174:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003176:	68fb      	ldr	r3, [r7, #12]
}
 8003178:	4618      	mov	r0, r3
 800317a:	3718      	adds	r7, #24
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	2000a000 	.word	0x2000a000
 8003184:	00000400 	.word	0x00000400
 8003188:	20000e68 	.word	0x20000e68
 800318c:	20000fc0 	.word	0x20000fc0

08003190 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003194:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <SystemInit+0x20>)
 8003196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800319a:	4a05      	ldr	r2, [pc, #20]	; (80031b0 <SystemInit+0x20>)
 800319c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80031a4:	bf00      	nop
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	e000ed00 	.word	0xe000ed00

080031b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80031b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80031b8:	f7ff ffea 	bl	8003190 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031bc:	480c      	ldr	r0, [pc, #48]	; (80031f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80031be:	490d      	ldr	r1, [pc, #52]	; (80031f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80031c0:	4a0d      	ldr	r2, [pc, #52]	; (80031f8 <LoopForever+0xe>)
  movs r3, #0
 80031c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031c4:	e002      	b.n	80031cc <LoopCopyDataInit>

080031c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031ca:	3304      	adds	r3, #4

080031cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031d0:	d3f9      	bcc.n	80031c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031d2:	4a0a      	ldr	r2, [pc, #40]	; (80031fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80031d4:	4c0a      	ldr	r4, [pc, #40]	; (8003200 <LoopForever+0x16>)
  movs r3, #0
 80031d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031d8:	e001      	b.n	80031de <LoopFillZerobss>

080031da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031dc:	3204      	adds	r2, #4

080031de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031e0:	d3fb      	bcc.n	80031da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031e2:	f005 fa7d 	bl	80086e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80031e6:	f7fe ffb9 	bl	800215c <main>

080031ea <LoopForever>:

LoopForever:
    b LoopForever
 80031ea:	e7fe      	b.n	80031ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80031ec:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80031f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031f4:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 80031f8:	0800e730 	.word	0x0800e730
  ldr r2, =_sbss
 80031fc:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8003200:	20000fbc 	.word	0x20000fbc

08003204 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003204:	e7fe      	b.n	8003204 <ADC1_2_IRQHandler>

08003206 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003206:	b580      	push	{r7, lr}
 8003208:	b082      	sub	sp, #8
 800320a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800320c:	2300      	movs	r3, #0
 800320e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003210:	2003      	movs	r0, #3
 8003212:	f000 f961 	bl	80034d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003216:	200f      	movs	r0, #15
 8003218:	f000 f80e 	bl	8003238 <HAL_InitTick>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d002      	beq.n	8003228 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	71fb      	strb	r3, [r7, #7]
 8003226:	e001      	b.n	800322c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003228:	f7ff fd9a 	bl	8002d60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800322c:	79fb      	ldrb	r3, [r7, #7]
}
 800322e:	4618      	mov	r0, r3
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
	...

08003238 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003240:	2300      	movs	r3, #0
 8003242:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003244:	4b17      	ldr	r3, [pc, #92]	; (80032a4 <HAL_InitTick+0x6c>)
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d023      	beq.n	8003294 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800324c:	4b16      	ldr	r3, [pc, #88]	; (80032a8 <HAL_InitTick+0x70>)
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	4b14      	ldr	r3, [pc, #80]	; (80032a4 <HAL_InitTick+0x6c>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	4619      	mov	r1, r3
 8003256:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800325a:	fbb3 f3f1 	udiv	r3, r3, r1
 800325e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003262:	4618      	mov	r0, r3
 8003264:	f000 f96d 	bl	8003542 <HAL_SYSTICK_Config>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10f      	bne.n	800328e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2b0f      	cmp	r3, #15
 8003272:	d809      	bhi.n	8003288 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003274:	2200      	movs	r2, #0
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800327c:	f000 f937 	bl	80034ee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003280:	4a0a      	ldr	r2, [pc, #40]	; (80032ac <HAL_InitTick+0x74>)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6013      	str	r3, [r2, #0]
 8003286:	e007      	b.n	8003298 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	73fb      	strb	r3, [r7, #15]
 800328c:	e004      	b.n	8003298 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	73fb      	strb	r3, [r7, #15]
 8003292:	e001      	b.n	8003298 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003298:	7bfb      	ldrb	r3, [r7, #15]
}
 800329a:	4618      	mov	r0, r3
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	2000002c 	.word	0x2000002c
 80032a8:	20000024 	.word	0x20000024
 80032ac:	20000028 	.word	0x20000028

080032b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80032b4:	4b06      	ldr	r3, [pc, #24]	; (80032d0 <HAL_IncTick+0x20>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	461a      	mov	r2, r3
 80032ba:	4b06      	ldr	r3, [pc, #24]	; (80032d4 <HAL_IncTick+0x24>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4413      	add	r3, r2
 80032c0:	4a04      	ldr	r2, [pc, #16]	; (80032d4 <HAL_IncTick+0x24>)
 80032c2:	6013      	str	r3, [r2, #0]
}
 80032c4:	bf00      	nop
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	2000002c 	.word	0x2000002c
 80032d4:	20000e6c 	.word	0x20000e6c

080032d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  return uwTick;
 80032dc:	4b03      	ldr	r3, [pc, #12]	; (80032ec <HAL_GetTick+0x14>)
 80032de:	681b      	ldr	r3, [r3, #0]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	20000e6c 	.word	0x20000e6c

080032f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032f8:	f7ff ffee 	bl	80032d8 <HAL_GetTick>
 80032fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003308:	d005      	beq.n	8003316 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800330a:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <HAL_Delay+0x44>)
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	461a      	mov	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	4413      	add	r3, r2
 8003314:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003316:	bf00      	nop
 8003318:	f7ff ffde 	bl	80032d8 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	429a      	cmp	r2, r3
 8003326:	d8f7      	bhi.n	8003318 <HAL_Delay+0x28>
  {
  }
}
 8003328:	bf00      	nop
 800332a:	bf00      	nop
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	2000002c 	.word	0x2000002c

08003338 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003348:	4b0c      	ldr	r3, [pc, #48]	; (800337c <__NVIC_SetPriorityGrouping+0x44>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003354:	4013      	ands	r3, r2
 8003356:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003360:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003364:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003368:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800336a:	4a04      	ldr	r2, [pc, #16]	; (800337c <__NVIC_SetPriorityGrouping+0x44>)
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	60d3      	str	r3, [r2, #12]
}
 8003370:	bf00      	nop
 8003372:	3714      	adds	r7, #20
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr
 800337c:	e000ed00 	.word	0xe000ed00

08003380 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003384:	4b04      	ldr	r3, [pc, #16]	; (8003398 <__NVIC_GetPriorityGrouping+0x18>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	0a1b      	lsrs	r3, r3, #8
 800338a:	f003 0307 	and.w	r3, r3, #7
}
 800338e:	4618      	mov	r0, r3
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr
 8003398:	e000ed00 	.word	0xe000ed00

0800339c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	4603      	mov	r3, r0
 80033a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	db0b      	blt.n	80033c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033ae:	79fb      	ldrb	r3, [r7, #7]
 80033b0:	f003 021f 	and.w	r2, r3, #31
 80033b4:	4907      	ldr	r1, [pc, #28]	; (80033d4 <__NVIC_EnableIRQ+0x38>)
 80033b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ba:	095b      	lsrs	r3, r3, #5
 80033bc:	2001      	movs	r0, #1
 80033be:	fa00 f202 	lsl.w	r2, r0, r2
 80033c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033c6:	bf00      	nop
 80033c8:	370c      	adds	r7, #12
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	e000e100 	.word	0xe000e100

080033d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	6039      	str	r1, [r7, #0]
 80033e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	db0a      	blt.n	8003402 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	b2da      	uxtb	r2, r3
 80033f0:	490c      	ldr	r1, [pc, #48]	; (8003424 <__NVIC_SetPriority+0x4c>)
 80033f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f6:	0112      	lsls	r2, r2, #4
 80033f8:	b2d2      	uxtb	r2, r2
 80033fa:	440b      	add	r3, r1
 80033fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003400:	e00a      	b.n	8003418 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	b2da      	uxtb	r2, r3
 8003406:	4908      	ldr	r1, [pc, #32]	; (8003428 <__NVIC_SetPriority+0x50>)
 8003408:	79fb      	ldrb	r3, [r7, #7]
 800340a:	f003 030f 	and.w	r3, r3, #15
 800340e:	3b04      	subs	r3, #4
 8003410:	0112      	lsls	r2, r2, #4
 8003412:	b2d2      	uxtb	r2, r2
 8003414:	440b      	add	r3, r1
 8003416:	761a      	strb	r2, [r3, #24]
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr
 8003424:	e000e100 	.word	0xe000e100
 8003428:	e000ed00 	.word	0xe000ed00

0800342c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800342c:	b480      	push	{r7}
 800342e:	b089      	sub	sp, #36	; 0x24
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f003 0307 	and.w	r3, r3, #7
 800343e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f1c3 0307 	rsb	r3, r3, #7
 8003446:	2b04      	cmp	r3, #4
 8003448:	bf28      	it	cs
 800344a:	2304      	movcs	r3, #4
 800344c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	3304      	adds	r3, #4
 8003452:	2b06      	cmp	r3, #6
 8003454:	d902      	bls.n	800345c <NVIC_EncodePriority+0x30>
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	3b03      	subs	r3, #3
 800345a:	e000      	b.n	800345e <NVIC_EncodePriority+0x32>
 800345c:	2300      	movs	r3, #0
 800345e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003460:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	fa02 f303 	lsl.w	r3, r2, r3
 800346a:	43da      	mvns	r2, r3
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	401a      	ands	r2, r3
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003474:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	fa01 f303 	lsl.w	r3, r1, r3
 800347e:	43d9      	mvns	r1, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003484:	4313      	orrs	r3, r2
         );
}
 8003486:	4618      	mov	r0, r3
 8003488:	3724      	adds	r7, #36	; 0x24
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
	...

08003494 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	3b01      	subs	r3, #1
 80034a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034a4:	d301      	bcc.n	80034aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034a6:	2301      	movs	r3, #1
 80034a8:	e00f      	b.n	80034ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034aa:	4a0a      	ldr	r2, [pc, #40]	; (80034d4 <SysTick_Config+0x40>)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034b2:	210f      	movs	r1, #15
 80034b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034b8:	f7ff ff8e 	bl	80033d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034bc:	4b05      	ldr	r3, [pc, #20]	; (80034d4 <SysTick_Config+0x40>)
 80034be:	2200      	movs	r2, #0
 80034c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034c2:	4b04      	ldr	r3, [pc, #16]	; (80034d4 <SysTick_Config+0x40>)
 80034c4:	2207      	movs	r2, #7
 80034c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034c8:	2300      	movs	r3, #0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3708      	adds	r7, #8
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	e000e010 	.word	0xe000e010

080034d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f7ff ff29 	bl	8003338 <__NVIC_SetPriorityGrouping>
}
 80034e6:	bf00      	nop
 80034e8:	3708      	adds	r7, #8
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b086      	sub	sp, #24
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	4603      	mov	r3, r0
 80034f6:	60b9      	str	r1, [r7, #8]
 80034f8:	607a      	str	r2, [r7, #4]
 80034fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80034fc:	2300      	movs	r3, #0
 80034fe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003500:	f7ff ff3e 	bl	8003380 <__NVIC_GetPriorityGrouping>
 8003504:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	68b9      	ldr	r1, [r7, #8]
 800350a:	6978      	ldr	r0, [r7, #20]
 800350c:	f7ff ff8e 	bl	800342c <NVIC_EncodePriority>
 8003510:	4602      	mov	r2, r0
 8003512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003516:	4611      	mov	r1, r2
 8003518:	4618      	mov	r0, r3
 800351a:	f7ff ff5d 	bl	80033d8 <__NVIC_SetPriority>
}
 800351e:	bf00      	nop
 8003520:	3718      	adds	r7, #24
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	b082      	sub	sp, #8
 800352a:	af00      	add	r7, sp, #0
 800352c:	4603      	mov	r3, r0
 800352e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff ff31 	bl	800339c <__NVIC_EnableIRQ>
}
 800353a:	bf00      	nop
 800353c:	3708      	adds	r7, #8
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}

08003542 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b082      	sub	sp, #8
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f7ff ffa2 	bl	8003494 <SysTick_Config>
 8003550:	4603      	mov	r3, r0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800355a:	b480      	push	{r7}
 800355c:	b085      	sub	sp, #20
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003562:	2300      	movs	r3, #0
 8003564:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d008      	beq.n	8003584 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2204      	movs	r2, #4
 8003576:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e022      	b.n	80035ca <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f022 020e 	bic.w	r2, r2, #14
 8003592:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f022 0201 	bic.w	r2, r2, #1
 80035a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a8:	f003 021c 	and.w	r2, r3, #28
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b0:	2101      	movs	r1, #1
 80035b2:	fa01 f202 	lsl.w	r2, r1, r2
 80035b6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80035c8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3714      	adds	r7, #20
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b084      	sub	sp, #16
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035de:	2300      	movs	r3, #0
 80035e0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d005      	beq.n	80035fa <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2204      	movs	r2, #4
 80035f2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	73fb      	strb	r3, [r7, #15]
 80035f8:	e029      	b.n	800364e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 020e 	bic.w	r2, r2, #14
 8003608:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 0201 	bic.w	r2, r2, #1
 8003618:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361e:	f003 021c 	and.w	r2, r3, #28
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	2101      	movs	r1, #1
 8003628:	fa01 f202 	lsl.w	r2, r1, r2
 800362c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2201      	movs	r2, #1
 8003632:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	4798      	blx	r3
    }
  }
  return status;
 800364e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003658:	b480      	push	{r7}
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003662:	2300      	movs	r3, #0
 8003664:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003666:	e14e      	b.n	8003906 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	2101      	movs	r1, #1
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	fa01 f303 	lsl.w	r3, r1, r3
 8003674:	4013      	ands	r3, r2
 8003676:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2b00      	cmp	r3, #0
 800367c:	f000 8140 	beq.w	8003900 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f003 0303 	and.w	r3, r3, #3
 8003688:	2b01      	cmp	r3, #1
 800368a:	d005      	beq.n	8003698 <HAL_GPIO_Init+0x40>
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f003 0303 	and.w	r3, r3, #3
 8003694:	2b02      	cmp	r3, #2
 8003696:	d130      	bne.n	80036fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	2203      	movs	r2, #3
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	43db      	mvns	r3, r3
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4013      	ands	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	4313      	orrs	r3, r2
 80036c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	693a      	ldr	r2, [r7, #16]
 80036c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036ce:	2201      	movs	r2, #1
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	fa02 f303 	lsl.w	r3, r2, r3
 80036d6:	43db      	mvns	r3, r3
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	4013      	ands	r3, r2
 80036dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	091b      	lsrs	r3, r3, #4
 80036e4:	f003 0201 	and.w	r2, r3, #1
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f003 0303 	and.w	r3, r3, #3
 8003702:	2b03      	cmp	r3, #3
 8003704:	d017      	beq.n	8003736 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	005b      	lsls	r3, r3, #1
 8003710:	2203      	movs	r2, #3
 8003712:	fa02 f303 	lsl.w	r3, r2, r3
 8003716:	43db      	mvns	r3, r3
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	4013      	ands	r3, r2
 800371c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	689a      	ldr	r2, [r3, #8]
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	fa02 f303 	lsl.w	r3, r2, r3
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	4313      	orrs	r3, r2
 800372e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f003 0303 	and.w	r3, r3, #3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d123      	bne.n	800378a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	08da      	lsrs	r2, r3, #3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	3208      	adds	r2, #8
 800374a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800374e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	f003 0307 	and.w	r3, r3, #7
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	220f      	movs	r2, #15
 800375a:	fa02 f303 	lsl.w	r3, r2, r3
 800375e:	43db      	mvns	r3, r3
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	4013      	ands	r3, r2
 8003764:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	691a      	ldr	r2, [r3, #16]
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	f003 0307 	and.w	r3, r3, #7
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	fa02 f303 	lsl.w	r3, r2, r3
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	4313      	orrs	r3, r2
 800377a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	08da      	lsrs	r2, r3, #3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3208      	adds	r2, #8
 8003784:	6939      	ldr	r1, [r7, #16]
 8003786:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	2203      	movs	r2, #3
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	43db      	mvns	r3, r3
 800379c:	693a      	ldr	r2, [r7, #16]
 800379e:	4013      	ands	r3, r2
 80037a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	f003 0203 	and.w	r2, r3, #3
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f000 809a 	beq.w	8003900 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037cc:	4b55      	ldr	r3, [pc, #340]	; (8003924 <HAL_GPIO_Init+0x2cc>)
 80037ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037d0:	4a54      	ldr	r2, [pc, #336]	; (8003924 <HAL_GPIO_Init+0x2cc>)
 80037d2:	f043 0301 	orr.w	r3, r3, #1
 80037d6:	6613      	str	r3, [r2, #96]	; 0x60
 80037d8:	4b52      	ldr	r3, [pc, #328]	; (8003924 <HAL_GPIO_Init+0x2cc>)
 80037da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	60bb      	str	r3, [r7, #8]
 80037e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80037e4:	4a50      	ldr	r2, [pc, #320]	; (8003928 <HAL_GPIO_Init+0x2d0>)
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	089b      	lsrs	r3, r3, #2
 80037ea:	3302      	adds	r3, #2
 80037ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	f003 0303 	and.w	r3, r3, #3
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	220f      	movs	r2, #15
 80037fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003800:	43db      	mvns	r3, r3
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	4013      	ands	r3, r2
 8003806:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800380e:	d013      	beq.n	8003838 <HAL_GPIO_Init+0x1e0>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a46      	ldr	r2, [pc, #280]	; (800392c <HAL_GPIO_Init+0x2d4>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d00d      	beq.n	8003834 <HAL_GPIO_Init+0x1dc>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4a45      	ldr	r2, [pc, #276]	; (8003930 <HAL_GPIO_Init+0x2d8>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d007      	beq.n	8003830 <HAL_GPIO_Init+0x1d8>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a44      	ldr	r2, [pc, #272]	; (8003934 <HAL_GPIO_Init+0x2dc>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d101      	bne.n	800382c <HAL_GPIO_Init+0x1d4>
 8003828:	2303      	movs	r3, #3
 800382a:	e006      	b.n	800383a <HAL_GPIO_Init+0x1e2>
 800382c:	2307      	movs	r3, #7
 800382e:	e004      	b.n	800383a <HAL_GPIO_Init+0x1e2>
 8003830:	2302      	movs	r3, #2
 8003832:	e002      	b.n	800383a <HAL_GPIO_Init+0x1e2>
 8003834:	2301      	movs	r3, #1
 8003836:	e000      	b.n	800383a <HAL_GPIO_Init+0x1e2>
 8003838:	2300      	movs	r3, #0
 800383a:	697a      	ldr	r2, [r7, #20]
 800383c:	f002 0203 	and.w	r2, r2, #3
 8003840:	0092      	lsls	r2, r2, #2
 8003842:	4093      	lsls	r3, r2
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	4313      	orrs	r3, r2
 8003848:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800384a:	4937      	ldr	r1, [pc, #220]	; (8003928 <HAL_GPIO_Init+0x2d0>)
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	089b      	lsrs	r3, r3, #2
 8003850:	3302      	adds	r3, #2
 8003852:	693a      	ldr	r2, [r7, #16]
 8003854:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003858:	4b37      	ldr	r3, [pc, #220]	; (8003938 <HAL_GPIO_Init+0x2e0>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	43db      	mvns	r3, r3
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	4013      	ands	r3, r2
 8003866:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4313      	orrs	r3, r2
 800387a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800387c:	4a2e      	ldr	r2, [pc, #184]	; (8003938 <HAL_GPIO_Init+0x2e0>)
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003882:	4b2d      	ldr	r3, [pc, #180]	; (8003938 <HAL_GPIO_Init+0x2e0>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	43db      	mvns	r3, r3
 800388c:	693a      	ldr	r2, [r7, #16]
 800388e:	4013      	ands	r3, r2
 8003890:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d003      	beq.n	80038a6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80038a6:	4a24      	ldr	r2, [pc, #144]	; (8003938 <HAL_GPIO_Init+0x2e0>)
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80038ac:	4b22      	ldr	r3, [pc, #136]	; (8003938 <HAL_GPIO_Init+0x2e0>)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	43db      	mvns	r3, r3
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	4013      	ands	r3, r2
 80038ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d003      	beq.n	80038d0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80038c8:	693a      	ldr	r2, [r7, #16]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80038d0:	4a19      	ldr	r2, [pc, #100]	; (8003938 <HAL_GPIO_Init+0x2e0>)
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80038d6:	4b18      	ldr	r3, [pc, #96]	; (8003938 <HAL_GPIO_Init+0x2e0>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	43db      	mvns	r3, r3
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	4013      	ands	r3, r2
 80038e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d003      	beq.n	80038fa <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80038f2:	693a      	ldr	r2, [r7, #16]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038fa:	4a0f      	ldr	r2, [pc, #60]	; (8003938 <HAL_GPIO_Init+0x2e0>)
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	3301      	adds	r3, #1
 8003904:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	fa22 f303 	lsr.w	r3, r2, r3
 8003910:	2b00      	cmp	r3, #0
 8003912:	f47f aea9 	bne.w	8003668 <HAL_GPIO_Init+0x10>
  }
}
 8003916:	bf00      	nop
 8003918:	bf00      	nop
 800391a:	371c      	adds	r7, #28
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	40021000 	.word	0x40021000
 8003928:	40010000 	.word	0x40010000
 800392c:	48000400 	.word	0x48000400
 8003930:	48000800 	.word	0x48000800
 8003934:	48000c00 	.word	0x48000c00
 8003938:	40010400 	.word	0x40010400

0800393c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	460b      	mov	r3, r1
 8003946:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800394e:	887a      	ldrh	r2, [r7, #2]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	4013      	ands	r3, r2
 8003954:	041a      	lsls	r2, r3, #16
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	43d9      	mvns	r1, r3
 800395a:	887b      	ldrh	r3, [r7, #2]
 800395c:	400b      	ands	r3, r1
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	619a      	str	r2, [r3, #24]
}
 8003964:	bf00      	nop
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e08d      	b.n	8003a9e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d106      	bne.n	800399c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7ff fa06 	bl	8002da8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2224      	movs	r2, #36	; 0x24
 80039a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 0201 	bic.w	r2, r2, #1
 80039b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685a      	ldr	r2, [r3, #4]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80039c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80039d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d107      	bne.n	80039ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	689a      	ldr	r2, [r3, #8]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039e6:	609a      	str	r2, [r3, #8]
 80039e8:	e006      	b.n	80039f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80039f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d108      	bne.n	8003a12 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a0e:	605a      	str	r2, [r3, #4]
 8003a10:	e007      	b.n	8003a22 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	6812      	ldr	r2, [r2, #0]
 8003a2c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003a30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	68da      	ldr	r2, [r3, #12]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	691a      	ldr	r2, [r3, #16]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	69d9      	ldr	r1, [r3, #28]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a1a      	ldr	r2, [r3, #32]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f042 0201 	orr.w	r2, r2, #1
 8003a7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2220      	movs	r2, #32
 8003a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
	...

08003aa8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b088      	sub	sp, #32
 8003aac:	af02      	add	r7, sp, #8
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	4608      	mov	r0, r1
 8003ab2:	4611      	mov	r1, r2
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	817b      	strh	r3, [r7, #10]
 8003aba:	460b      	mov	r3, r1
 8003abc:	813b      	strh	r3, [r7, #8]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b20      	cmp	r3, #32
 8003acc:	f040 80f9 	bne.w	8003cc2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <HAL_I2C_Mem_Write+0x34>
 8003ad6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d105      	bne.n	8003ae8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ae2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e0ed      	b.n	8003cc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d101      	bne.n	8003af6 <HAL_I2C_Mem_Write+0x4e>
 8003af2:	2302      	movs	r3, #2
 8003af4:	e0e6      	b.n	8003cc4 <HAL_I2C_Mem_Write+0x21c>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003afe:	f7ff fbeb 	bl	80032d8 <HAL_GetTick>
 8003b02:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	2319      	movs	r3, #25
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f000 fbcd 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d001      	beq.n	8003b20 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e0d1      	b.n	8003cc4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2221      	movs	r2, #33	; 0x21
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2240      	movs	r2, #64	; 0x40
 8003b2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6a3a      	ldr	r2, [r7, #32]
 8003b3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003b40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b48:	88f8      	ldrh	r0, [r7, #6]
 8003b4a:	893a      	ldrh	r2, [r7, #8]
 8003b4c:	8979      	ldrh	r1, [r7, #10]
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	9301      	str	r3, [sp, #4]
 8003b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	4603      	mov	r3, r0
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f000 fadd 	bl	8004118 <I2C_RequestMemoryWrite>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d005      	beq.n	8003b70 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e0a9      	b.n	8003cc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	2bff      	cmp	r3, #255	; 0xff
 8003b78:	d90e      	bls.n	8003b98 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	22ff      	movs	r2, #255	; 0xff
 8003b7e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b84:	b2da      	uxtb	r2, r3
 8003b86:	8979      	ldrh	r1, [r7, #10]
 8003b88:	2300      	movs	r3, #0
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b90:	68f8      	ldr	r0, [r7, #12]
 8003b92:	f000 fd47 	bl	8004624 <I2C_TransferConfig>
 8003b96:	e00f      	b.n	8003bb8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b9c:	b29a      	uxth	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ba6:	b2da      	uxtb	r2, r3
 8003ba8:	8979      	ldrh	r1, [r7, #10]
 8003baa:	2300      	movs	r3, #0
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bb2:	68f8      	ldr	r0, [r7, #12]
 8003bb4:	f000 fd36 	bl	8004624 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb8:	697a      	ldr	r2, [r7, #20]
 8003bba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 fbc6 	bl	800434e <I2C_WaitOnTXISFlagUntilTimeout>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e07b      	b.n	8003cc4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd0:	781a      	ldrb	r2, [r3, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bdc:	1c5a      	adds	r2, r3, #1
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	3b01      	subs	r3, #1
 8003bea:	b29a      	uxth	r2, r3
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	b29a      	uxth	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d034      	beq.n	8003c70 <HAL_I2C_Mem_Write+0x1c8>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d130      	bne.n	8003c70 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c14:	2200      	movs	r2, #0
 8003c16:	2180      	movs	r1, #128	; 0x80
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f000 fb49 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e04d      	b.n	8003cc4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	2bff      	cmp	r3, #255	; 0xff
 8003c30:	d90e      	bls.n	8003c50 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	22ff      	movs	r2, #255	; 0xff
 8003c36:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	8979      	ldrh	r1, [r7, #10]
 8003c40:	2300      	movs	r3, #0
 8003c42:	9300      	str	r3, [sp, #0]
 8003c44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f000 fceb 	bl	8004624 <I2C_TransferConfig>
 8003c4e:	e00f      	b.n	8003c70 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c5e:	b2da      	uxtb	r2, r3
 8003c60:	8979      	ldrh	r1, [r7, #10]
 8003c62:	2300      	movs	r3, #0
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f000 fcda 	bl	8004624 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c74:	b29b      	uxth	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d19e      	bne.n	8003bb8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f000 fbac 	bl	80043dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e01a      	b.n	8003cc4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2220      	movs	r2, #32
 8003c94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	6859      	ldr	r1, [r3, #4]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	4b0a      	ldr	r3, [pc, #40]	; (8003ccc <HAL_I2C_Mem_Write+0x224>)
 8003ca2:	400b      	ands	r3, r1
 8003ca4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2220      	movs	r2, #32
 8003caa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	e000      	b.n	8003cc4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003cc2:	2302      	movs	r3, #2
  }
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3718      	adds	r7, #24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	fe00e800 	.word	0xfe00e800

08003cd0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b088      	sub	sp, #32
 8003cd4:	af02      	add	r7, sp, #8
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	4608      	mov	r0, r1
 8003cda:	4611      	mov	r1, r2
 8003cdc:	461a      	mov	r2, r3
 8003cde:	4603      	mov	r3, r0
 8003ce0:	817b      	strh	r3, [r7, #10]
 8003ce2:	460b      	mov	r3, r1
 8003ce4:	813b      	strh	r3, [r7, #8]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b20      	cmp	r3, #32
 8003cf4:	f040 80fd 	bne.w	8003ef2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cf8:	6a3b      	ldr	r3, [r7, #32]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d002      	beq.n	8003d04 <HAL_I2C_Mem_Read+0x34>
 8003cfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d105      	bne.n	8003d10 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d0a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e0f1      	b.n	8003ef4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d101      	bne.n	8003d1e <HAL_I2C_Mem_Read+0x4e>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	e0ea      	b.n	8003ef4 <HAL_I2C_Mem_Read+0x224>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d26:	f7ff fad7 	bl	80032d8 <HAL_GetTick>
 8003d2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	2319      	movs	r3, #25
 8003d32:	2201      	movs	r2, #1
 8003d34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d38:	68f8      	ldr	r0, [r7, #12]
 8003d3a:	f000 fab9 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e0d5      	b.n	8003ef4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2222      	movs	r2, #34	; 0x22
 8003d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2240      	movs	r2, #64	; 0x40
 8003d54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6a3a      	ldr	r2, [r7, #32]
 8003d62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d68:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d70:	88f8      	ldrh	r0, [r7, #6]
 8003d72:	893a      	ldrh	r2, [r7, #8]
 8003d74:	8979      	ldrh	r1, [r7, #10]
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	9301      	str	r3, [sp, #4]
 8003d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d7c:	9300      	str	r3, [sp, #0]
 8003d7e:	4603      	mov	r3, r0
 8003d80:	68f8      	ldr	r0, [r7, #12]
 8003d82:	f000 fa1d 	bl	80041c0 <I2C_RequestMemoryRead>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d005      	beq.n	8003d98 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e0ad      	b.n	8003ef4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	2bff      	cmp	r3, #255	; 0xff
 8003da0:	d90e      	bls.n	8003dc0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	22ff      	movs	r2, #255	; 0xff
 8003da6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	8979      	ldrh	r1, [r7, #10]
 8003db0:	4b52      	ldr	r3, [pc, #328]	; (8003efc <HAL_I2C_Mem_Read+0x22c>)
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003db8:	68f8      	ldr	r0, [r7, #12]
 8003dba:	f000 fc33 	bl	8004624 <I2C_TransferConfig>
 8003dbe:	e00f      	b.n	8003de0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	8979      	ldrh	r1, [r7, #10]
 8003dd2:	4b4a      	ldr	r3, [pc, #296]	; (8003efc <HAL_I2C_Mem_Read+0x22c>)
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 fc22 	bl	8004624 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	9300      	str	r3, [sp, #0]
 8003de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de6:	2200      	movs	r2, #0
 8003de8:	2104      	movs	r1, #4
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 fa60 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e07c      	b.n	8003ef4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e04:	b2d2      	uxtb	r2, r2
 8003e06:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	1c5a      	adds	r2, r3, #1
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e16:	3b01      	subs	r3, #1
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	3b01      	subs	r3, #1
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d034      	beq.n	8003ea0 <HAL_I2C_Mem_Read+0x1d0>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d130      	bne.n	8003ea0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e44:	2200      	movs	r2, #0
 8003e46:	2180      	movs	r1, #128	; 0x80
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 fa31 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e04d      	b.n	8003ef4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	2bff      	cmp	r3, #255	; 0xff
 8003e60:	d90e      	bls.n	8003e80 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	22ff      	movs	r2, #255	; 0xff
 8003e66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e6c:	b2da      	uxtb	r2, r3
 8003e6e:	8979      	ldrh	r1, [r7, #10]
 8003e70:	2300      	movs	r3, #0
 8003e72:	9300      	str	r3, [sp, #0]
 8003e74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 fbd3 	bl	8004624 <I2C_TransferConfig>
 8003e7e:	e00f      	b.n	8003ea0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	8979      	ldrh	r1, [r7, #10]
 8003e92:	2300      	movs	r3, #0
 8003e94:	9300      	str	r3, [sp, #0]
 8003e96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f000 fbc2 	bl	8004624 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d19a      	bne.n	8003de0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 fa94 	bl	80043dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d001      	beq.n	8003ebe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e01a      	b.n	8003ef4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6859      	ldr	r1, [r3, #4]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	4b0b      	ldr	r3, [pc, #44]	; (8003f00 <HAL_I2C_Mem_Read+0x230>)
 8003ed2:	400b      	ands	r3, r1
 8003ed4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2220      	movs	r2, #32
 8003eda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	e000      	b.n	8003ef4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003ef2:	2302      	movs	r3, #2
  }
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	80002400 	.word	0x80002400
 8003f00:	fe00e800 	.word	0xfe00e800

08003f04 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08a      	sub	sp, #40	; 0x28
 8003f08:	af02      	add	r7, sp, #8
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	607a      	str	r2, [r7, #4]
 8003f0e:	603b      	str	r3, [r7, #0]
 8003f10:	460b      	mov	r3, r1
 8003f12:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b20      	cmp	r3, #32
 8003f22:	f040 80f3 	bne.w	800410c <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f34:	d101      	bne.n	8003f3a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8003f36:	2302      	movs	r3, #2
 8003f38:	e0e9      	b.n	800410e <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_I2C_IsDeviceReady+0x44>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e0e2      	b.n	800410e <HAL_I2C_IsDeviceReady+0x20a>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2224      	movs	r2, #36	; 0x24
 8003f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d107      	bne.n	8003f76 <HAL_I2C_IsDeviceReady+0x72>
 8003f66:	897b      	ldrh	r3, [r7, #10]
 8003f68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003f70:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003f74:	e006      	b.n	8003f84 <HAL_I2C_IsDeviceReady+0x80>
 8003f76:	897b      	ldrh	r3, [r7, #10]
 8003f78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003f80:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	6812      	ldr	r2, [r2, #0]
 8003f88:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003f8a:	f7ff f9a5 	bl	80032d8 <HAL_GetTick>
 8003f8e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	f003 0320 	and.w	r3, r3, #32
 8003f9a:	2b20      	cmp	r3, #32
 8003f9c:	bf0c      	ite	eq
 8003f9e:	2301      	moveq	r3, #1
 8003fa0:	2300      	movne	r3, #0
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	f003 0310 	and.w	r3, r3, #16
 8003fb0:	2b10      	cmp	r3, #16
 8003fb2:	bf0c      	ite	eq
 8003fb4:	2301      	moveq	r3, #1
 8003fb6:	2300      	movne	r3, #0
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003fbc:	e034      	b.n	8004028 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fc4:	d01a      	beq.n	8003ffc <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003fc6:	f7ff f987 	bl	80032d8 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	683a      	ldr	r2, [r7, #0]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d302      	bcc.n	8003fdc <HAL_I2C_IsDeviceReady+0xd8>
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d10f      	bne.n	8003ffc <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe8:	f043 0220 	orr.w	r2, r3, #32
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e088      	b.n	800410e <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	f003 0320 	and.w	r3, r3, #32
 8004006:	2b20      	cmp	r3, #32
 8004008:	bf0c      	ite	eq
 800400a:	2301      	moveq	r3, #1
 800400c:	2300      	movne	r3, #0
 800400e:	b2db      	uxtb	r3, r3
 8004010:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	f003 0310 	and.w	r3, r3, #16
 800401c:	2b10      	cmp	r3, #16
 800401e:	bf0c      	ite	eq
 8004020:	2301      	moveq	r3, #1
 8004022:	2300      	movne	r3, #0
 8004024:	b2db      	uxtb	r3, r3
 8004026:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004028:	7ffb      	ldrb	r3, [r7, #31]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d102      	bne.n	8004034 <HAL_I2C_IsDeviceReady+0x130>
 800402e:	7fbb      	ldrb	r3, [r7, #30]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0c4      	beq.n	8003fbe <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	f003 0310 	and.w	r3, r3, #16
 800403e:	2b10      	cmp	r3, #16
 8004040:	d01a      	beq.n	8004078 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	9300      	str	r3, [sp, #0]
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	2200      	movs	r2, #0
 800404a:	2120      	movs	r1, #32
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 f92f 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d001      	beq.n	800405c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e058      	b.n	800410e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2220      	movs	r2, #32
 8004062:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2220      	movs	r2, #32
 8004068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8004074:	2300      	movs	r3, #0
 8004076:	e04a      	b.n	800410e <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	2200      	movs	r2, #0
 8004080:	2120      	movs	r1, #32
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 f914 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e03d      	b.n	800410e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2210      	movs	r2, #16
 8004098:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2220      	movs	r2, #32
 80040a0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d118      	bne.n	80040dc <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040b8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80040ba:	69bb      	ldr	r3, [r7, #24]
 80040bc:	9300      	str	r3, [sp, #0]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	2200      	movs	r2, #0
 80040c2:	2120      	movs	r1, #32
 80040c4:	68f8      	ldr	r0, [r7, #12]
 80040c6:	f000 f8f3 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d001      	beq.n	80040d4 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e01c      	b.n	800410e <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2220      	movs	r2, #32
 80040da:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	3301      	adds	r3, #1
 80040e0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	f63f af39 	bhi.w	8003f5e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f8:	f043 0220 	orr.w	r2, r3, #32
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e000      	b.n	800410e <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 800410c:	2302      	movs	r3, #2
  }
}
 800410e:	4618      	mov	r0, r3
 8004110:	3720      	adds	r7, #32
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
	...

08004118 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af02      	add	r7, sp, #8
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	4608      	mov	r0, r1
 8004122:	4611      	mov	r1, r2
 8004124:	461a      	mov	r2, r3
 8004126:	4603      	mov	r3, r0
 8004128:	817b      	strh	r3, [r7, #10]
 800412a:	460b      	mov	r3, r1
 800412c:	813b      	strh	r3, [r7, #8]
 800412e:	4613      	mov	r3, r2
 8004130:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004132:	88fb      	ldrh	r3, [r7, #6]
 8004134:	b2da      	uxtb	r2, r3
 8004136:	8979      	ldrh	r1, [r7, #10]
 8004138:	4b20      	ldr	r3, [pc, #128]	; (80041bc <I2C_RequestMemoryWrite+0xa4>)
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004140:	68f8      	ldr	r0, [r7, #12]
 8004142:	f000 fa6f 	bl	8004624 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004146:	69fa      	ldr	r2, [r7, #28]
 8004148:	69b9      	ldr	r1, [r7, #24]
 800414a:	68f8      	ldr	r0, [r7, #12]
 800414c:	f000 f8ff 	bl	800434e <I2C_WaitOnTXISFlagUntilTimeout>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e02c      	b.n	80041b4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800415a:	88fb      	ldrh	r3, [r7, #6]
 800415c:	2b01      	cmp	r3, #1
 800415e:	d105      	bne.n	800416c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004160:	893b      	ldrh	r3, [r7, #8]
 8004162:	b2da      	uxtb	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	629a      	str	r2, [r3, #40]	; 0x28
 800416a:	e015      	b.n	8004198 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800416c:	893b      	ldrh	r3, [r7, #8]
 800416e:	0a1b      	lsrs	r3, r3, #8
 8004170:	b29b      	uxth	r3, r3
 8004172:	b2da      	uxtb	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800417a:	69fa      	ldr	r2, [r7, #28]
 800417c:	69b9      	ldr	r1, [r7, #24]
 800417e:	68f8      	ldr	r0, [r7, #12]
 8004180:	f000 f8e5 	bl	800434e <I2C_WaitOnTXISFlagUntilTimeout>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e012      	b.n	80041b4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800418e:	893b      	ldrh	r3, [r7, #8]
 8004190:	b2da      	uxtb	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	2200      	movs	r2, #0
 80041a0:	2180      	movs	r1, #128	; 0x80
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 f884 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e000      	b.n	80041b4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3710      	adds	r7, #16
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	80002000 	.word	0x80002000

080041c0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af02      	add	r7, sp, #8
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	4608      	mov	r0, r1
 80041ca:	4611      	mov	r1, r2
 80041cc:	461a      	mov	r2, r3
 80041ce:	4603      	mov	r3, r0
 80041d0:	817b      	strh	r3, [r7, #10]
 80041d2:	460b      	mov	r3, r1
 80041d4:	813b      	strh	r3, [r7, #8]
 80041d6:	4613      	mov	r3, r2
 80041d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80041da:	88fb      	ldrh	r3, [r7, #6]
 80041dc:	b2da      	uxtb	r2, r3
 80041de:	8979      	ldrh	r1, [r7, #10]
 80041e0:	4b20      	ldr	r3, [pc, #128]	; (8004264 <I2C_RequestMemoryRead+0xa4>)
 80041e2:	9300      	str	r3, [sp, #0]
 80041e4:	2300      	movs	r3, #0
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f000 fa1c 	bl	8004624 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041ec:	69fa      	ldr	r2, [r7, #28]
 80041ee:	69b9      	ldr	r1, [r7, #24]
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 f8ac 	bl	800434e <I2C_WaitOnTXISFlagUntilTimeout>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d001      	beq.n	8004200 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e02c      	b.n	800425a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004200:	88fb      	ldrh	r3, [r7, #6]
 8004202:	2b01      	cmp	r3, #1
 8004204:	d105      	bne.n	8004212 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004206:	893b      	ldrh	r3, [r7, #8]
 8004208:	b2da      	uxtb	r2, r3
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	629a      	str	r2, [r3, #40]	; 0x28
 8004210:	e015      	b.n	800423e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004212:	893b      	ldrh	r3, [r7, #8]
 8004214:	0a1b      	lsrs	r3, r3, #8
 8004216:	b29b      	uxth	r3, r3
 8004218:	b2da      	uxtb	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004220:	69fa      	ldr	r2, [r7, #28]
 8004222:	69b9      	ldr	r1, [r7, #24]
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f000 f892 	bl	800434e <I2C_WaitOnTXISFlagUntilTimeout>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e012      	b.n	800425a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004234:	893b      	ldrh	r3, [r7, #8]
 8004236:	b2da      	uxtb	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	2200      	movs	r2, #0
 8004246:	2140      	movs	r1, #64	; 0x40
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f000 f831 	bl	80042b0 <I2C_WaitOnFlagUntilTimeout>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d001      	beq.n	8004258 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e000      	b.n	800425a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3710      	adds	r7, #16
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	80002000 	.word	0x80002000

08004268 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b02      	cmp	r3, #2
 800427c:	d103      	bne.n	8004286 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2200      	movs	r2, #0
 8004284:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	f003 0301 	and.w	r3, r3, #1
 8004290:	2b01      	cmp	r3, #1
 8004292:	d007      	beq.n	80042a4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	699a      	ldr	r2, [r3, #24]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0201 	orr.w	r2, r2, #1
 80042a2:	619a      	str	r2, [r3, #24]
  }
}
 80042a4:	bf00      	nop
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	603b      	str	r3, [r7, #0]
 80042bc:	4613      	mov	r3, r2
 80042be:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042c0:	e031      	b.n	8004326 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042c8:	d02d      	beq.n	8004326 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ca:	f7ff f805 	bl	80032d8 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	683a      	ldr	r2, [r7, #0]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d302      	bcc.n	80042e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d122      	bne.n	8004326 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	699a      	ldr	r2, [r3, #24]
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	4013      	ands	r3, r2
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	bf0c      	ite	eq
 80042f0:	2301      	moveq	r3, #1
 80042f2:	2300      	movne	r3, #0
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	461a      	mov	r2, r3
 80042f8:	79fb      	ldrb	r3, [r7, #7]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d113      	bne.n	8004326 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004302:	f043 0220 	orr.w	r2, r3, #32
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2220      	movs	r2, #32
 800430e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e00f      	b.n	8004346 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	699a      	ldr	r2, [r3, #24]
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	4013      	ands	r3, r2
 8004330:	68ba      	ldr	r2, [r7, #8]
 8004332:	429a      	cmp	r2, r3
 8004334:	bf0c      	ite	eq
 8004336:	2301      	moveq	r3, #1
 8004338:	2300      	movne	r3, #0
 800433a:	b2db      	uxtb	r3, r3
 800433c:	461a      	mov	r2, r3
 800433e:	79fb      	ldrb	r3, [r7, #7]
 8004340:	429a      	cmp	r2, r3
 8004342:	d0be      	beq.n	80042c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3710      	adds	r7, #16
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}

0800434e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800434e:	b580      	push	{r7, lr}
 8004350:	b084      	sub	sp, #16
 8004352:	af00      	add	r7, sp, #0
 8004354:	60f8      	str	r0, [r7, #12]
 8004356:	60b9      	str	r1, [r7, #8]
 8004358:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800435a:	e033      	b.n	80043c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	68b9      	ldr	r1, [r7, #8]
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 f87f 	bl	8004464 <I2C_IsErrorOccurred>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d001      	beq.n	8004370 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e031      	b.n	80043d4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004376:	d025      	beq.n	80043c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004378:	f7fe ffae 	bl	80032d8 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	68ba      	ldr	r2, [r7, #8]
 8004384:	429a      	cmp	r2, r3
 8004386:	d302      	bcc.n	800438e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d11a      	bne.n	80043c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b02      	cmp	r3, #2
 800439a:	d013      	beq.n	80043c4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a0:	f043 0220 	orr.w	r2, r3, #32
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e007      	b.n	80043d4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d1c4      	bne.n	800435c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043d2:	2300      	movs	r3, #0
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043e8:	e02f      	b.n	800444a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	68b9      	ldr	r1, [r7, #8]
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f000 f838 	bl	8004464 <I2C_IsErrorOccurred>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e02d      	b.n	800445a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043fe:	f7fe ff6b 	bl	80032d8 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	429a      	cmp	r2, r3
 800440c:	d302      	bcc.n	8004414 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d11a      	bne.n	800444a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	f003 0320 	and.w	r3, r3, #32
 800441e:	2b20      	cmp	r3, #32
 8004420:	d013      	beq.n	800444a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004426:	f043 0220 	orr.w	r2, r3, #32
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2220      	movs	r2, #32
 8004432:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e007      	b.n	800445a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	f003 0320 	and.w	r3, r3, #32
 8004454:	2b20      	cmp	r3, #32
 8004456:	d1c8      	bne.n	80043ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3710      	adds	r7, #16
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
	...

08004464 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b08a      	sub	sp, #40	; 0x28
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004470:	2300      	movs	r3, #0
 8004472:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800447e:	2300      	movs	r3, #0
 8004480:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	f003 0310 	and.w	r3, r3, #16
 800448c:	2b00      	cmp	r3, #0
 800448e:	d068      	beq.n	8004562 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2210      	movs	r2, #16
 8004496:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004498:	e049      	b.n	800452e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044a0:	d045      	beq.n	800452e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80044a2:	f7fe ff19 	bl	80032d8 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	68ba      	ldr	r2, [r7, #8]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d302      	bcc.n	80044b8 <I2C_IsErrorOccurred+0x54>
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d13a      	bne.n	800452e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044c2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80044ca:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044da:	d121      	bne.n	8004520 <I2C_IsErrorOccurred+0xbc>
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044e2:	d01d      	beq.n	8004520 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80044e4:	7cfb      	ldrb	r3, [r7, #19]
 80044e6:	2b20      	cmp	r3, #32
 80044e8:	d01a      	beq.n	8004520 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044f8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80044fa:	f7fe feed 	bl	80032d8 <HAL_GetTick>
 80044fe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004500:	e00e      	b.n	8004520 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004502:	f7fe fee9 	bl	80032d8 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	2b19      	cmp	r3, #25
 800450e:	d907      	bls.n	8004520 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004510:	6a3b      	ldr	r3, [r7, #32]
 8004512:	f043 0320 	orr.w	r3, r3, #32
 8004516:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800451e:	e006      	b.n	800452e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	f003 0320 	and.w	r3, r3, #32
 800452a:	2b20      	cmp	r3, #32
 800452c:	d1e9      	bne.n	8004502 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	f003 0320 	and.w	r3, r3, #32
 8004538:	2b20      	cmp	r3, #32
 800453a:	d003      	beq.n	8004544 <I2C_IsErrorOccurred+0xe0>
 800453c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004540:	2b00      	cmp	r3, #0
 8004542:	d0aa      	beq.n	800449a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004544:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004548:	2b00      	cmp	r3, #0
 800454a:	d103      	bne.n	8004554 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2220      	movs	r2, #32
 8004552:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004554:	6a3b      	ldr	r3, [r7, #32]
 8004556:	f043 0304 	orr.w	r3, r3, #4
 800455a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800456a:	69bb      	ldr	r3, [r7, #24]
 800456c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00b      	beq.n	800458c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004574:	6a3b      	ldr	r3, [r7, #32]
 8004576:	f043 0301 	orr.w	r3, r3, #1
 800457a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004584:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004592:	2b00      	cmp	r3, #0
 8004594:	d00b      	beq.n	80045ae <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004596:	6a3b      	ldr	r3, [r7, #32]
 8004598:	f043 0308 	orr.w	r3, r3, #8
 800459c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80045a6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00b      	beq.n	80045d0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80045b8:	6a3b      	ldr	r3, [r7, #32]
 80045ba:	f043 0302 	orr.w	r3, r3, #2
 80045be:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80045d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d01c      	beq.n	8004612 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f7ff fe45 	bl	8004268 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6859      	ldr	r1, [r3, #4]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	4b0d      	ldr	r3, [pc, #52]	; (8004620 <I2C_IsErrorOccurred+0x1bc>)
 80045ea:	400b      	ands	r3, r1
 80045ec:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045f2:	6a3b      	ldr	r3, [r7, #32]
 80045f4:	431a      	orrs	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2220      	movs	r2, #32
 80045fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004612:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004616:	4618      	mov	r0, r3
 8004618:	3728      	adds	r7, #40	; 0x28
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	fe00e800 	.word	0xfe00e800

08004624 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004624:	b480      	push	{r7}
 8004626:	b087      	sub	sp, #28
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	607b      	str	r3, [r7, #4]
 800462e:	460b      	mov	r3, r1
 8004630:	817b      	strh	r3, [r7, #10]
 8004632:	4613      	mov	r3, r2
 8004634:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004636:	897b      	ldrh	r3, [r7, #10]
 8004638:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800463c:	7a7b      	ldrb	r3, [r7, #9]
 800463e:	041b      	lsls	r3, r3, #16
 8004640:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004644:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800464a:	6a3b      	ldr	r3, [r7, #32]
 800464c:	4313      	orrs	r3, r2
 800464e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004652:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	6a3b      	ldr	r3, [r7, #32]
 800465c:	0d5b      	lsrs	r3, r3, #21
 800465e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004662:	4b08      	ldr	r3, [pc, #32]	; (8004684 <I2C_TransferConfig+0x60>)
 8004664:	430b      	orrs	r3, r1
 8004666:	43db      	mvns	r3, r3
 8004668:	ea02 0103 	and.w	r1, r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	697a      	ldr	r2, [r7, #20]
 8004672:	430a      	orrs	r2, r1
 8004674:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004676:	bf00      	nop
 8004678:	371c      	adds	r7, #28
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	03ff63ff 	.word	0x03ff63ff

08004688 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b20      	cmp	r3, #32
 800469c:	d138      	bne.n	8004710 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d101      	bne.n	80046ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80046a8:	2302      	movs	r3, #2
 80046aa:	e032      	b.n	8004712 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2224      	movs	r2, #36	; 0x24
 80046b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0201 	bic.w	r2, r2, #1
 80046ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80046da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	6819      	ldr	r1, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	683a      	ldr	r2, [r7, #0]
 80046e8:	430a      	orrs	r2, r1
 80046ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f042 0201 	orr.w	r2, r2, #1
 80046fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2220      	movs	r2, #32
 8004700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	e000      	b.n	8004712 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004710:	2302      	movs	r3, #2
  }
}
 8004712:	4618      	mov	r0, r3
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr

0800471e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800471e:	b480      	push	{r7}
 8004720:	b085      	sub	sp, #20
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
 8004726:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b20      	cmp	r3, #32
 8004732:	d139      	bne.n	80047a8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800473a:	2b01      	cmp	r3, #1
 800473c:	d101      	bne.n	8004742 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800473e:	2302      	movs	r3, #2
 8004740:	e033      	b.n	80047aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2224      	movs	r2, #36	; 0x24
 800474e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f022 0201 	bic.w	r2, r2, #1
 8004760:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004770:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	021b      	lsls	r3, r3, #8
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	4313      	orrs	r3, r2
 800477a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68fa      	ldr	r2, [r7, #12]
 8004782:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f042 0201 	orr.w	r2, r2, #1
 8004792:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2220      	movs	r2, #32
 8004798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80047a4:	2300      	movs	r3, #0
 80047a6:	e000      	b.n	80047aa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80047a8:	2302      	movs	r3, #2
  }
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3714      	adds	r7, #20
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr
	...

080047b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80047b8:	b480      	push	{r7}
 80047ba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80047bc:	4b04      	ldr	r3, [pc, #16]	; (80047d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	40007000 	.word	0x40007000

080047d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047e2:	d130      	bne.n	8004846 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80047e4:	4b23      	ldr	r3, [pc, #140]	; (8004874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047f0:	d038      	beq.n	8004864 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047f2:	4b20      	ldr	r3, [pc, #128]	; (8004874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80047fa:	4a1e      	ldr	r2, [pc, #120]	; (8004874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80047fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004800:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004802:	4b1d      	ldr	r3, [pc, #116]	; (8004878 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2232      	movs	r2, #50	; 0x32
 8004808:	fb02 f303 	mul.w	r3, r2, r3
 800480c:	4a1b      	ldr	r2, [pc, #108]	; (800487c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800480e:	fba2 2303 	umull	r2, r3, r2, r3
 8004812:	0c9b      	lsrs	r3, r3, #18
 8004814:	3301      	adds	r3, #1
 8004816:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004818:	e002      	b.n	8004820 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	3b01      	subs	r3, #1
 800481e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004820:	4b14      	ldr	r3, [pc, #80]	; (8004874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004828:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800482c:	d102      	bne.n	8004834 <HAL_PWREx_ControlVoltageScaling+0x60>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d1f2      	bne.n	800481a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004834:	4b0f      	ldr	r3, [pc, #60]	; (8004874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800483c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004840:	d110      	bne.n	8004864 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e00f      	b.n	8004866 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004846:	4b0b      	ldr	r3, [pc, #44]	; (8004874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800484e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004852:	d007      	beq.n	8004864 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004854:	4b07      	ldr	r3, [pc, #28]	; (8004874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800485c:	4a05      	ldr	r2, [pc, #20]	; (8004874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800485e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004862:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3714      	adds	r7, #20
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	40007000 	.word	0x40007000
 8004878:	20000024 	.word	0x20000024
 800487c:	431bde83 	.word	0x431bde83

08004880 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b08a      	sub	sp, #40	; 0x28
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d102      	bne.n	8004894 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	f000 bc4f 	b.w	8005132 <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004894:	4b97      	ldr	r3, [pc, #604]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f003 030c 	and.w	r3, r3, #12
 800489c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800489e:	4b95      	ldr	r3, [pc, #596]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	f003 0303 	and.w	r3, r3, #3
 80048a6:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0310 	and.w	r3, r3, #16
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f000 80e6 	beq.w	8004a82 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80048b6:	6a3b      	ldr	r3, [r7, #32]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d007      	beq.n	80048cc <HAL_RCC_OscConfig+0x4c>
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	2b0c      	cmp	r3, #12
 80048c0:	f040 808d 	bne.w	80049de <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	f040 8089 	bne.w	80049de <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80048cc:	4b89      	ldr	r3, [pc, #548]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0302 	and.w	r3, r3, #2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d006      	beq.n	80048e6 <HAL_RCC_OscConfig+0x66>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	69db      	ldr	r3, [r3, #28]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d102      	bne.n	80048e6 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	f000 bc26 	b.w	8005132 <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048ea:	4b82      	ldr	r3, [pc, #520]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0308 	and.w	r3, r3, #8
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d004      	beq.n	8004900 <HAL_RCC_OscConfig+0x80>
 80048f6:	4b7f      	ldr	r3, [pc, #508]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048fe:	e005      	b.n	800490c <HAL_RCC_OscConfig+0x8c>
 8004900:	4b7c      	ldr	r3, [pc, #496]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004902:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004906:	091b      	lsrs	r3, r3, #4
 8004908:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800490c:	4293      	cmp	r3, r2
 800490e:	d224      	bcs.n	800495a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004914:	4618      	mov	r0, r3
 8004916:	f000 fdd9 	bl	80054cc <RCC_SetFlashLatencyFromMSIRange>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d002      	beq.n	8004926 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	f000 bc06 	b.w	8005132 <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004926:	4b73      	ldr	r3, [pc, #460]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a72      	ldr	r2, [pc, #456]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 800492c:	f043 0308 	orr.w	r3, r3, #8
 8004930:	6013      	str	r3, [r2, #0]
 8004932:	4b70      	ldr	r3, [pc, #448]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493e:	496d      	ldr	r1, [pc, #436]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004940:	4313      	orrs	r3, r2
 8004942:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004944:	4b6b      	ldr	r3, [pc, #428]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a1b      	ldr	r3, [r3, #32]
 8004950:	021b      	lsls	r3, r3, #8
 8004952:	4968      	ldr	r1, [pc, #416]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004954:	4313      	orrs	r3, r2
 8004956:	604b      	str	r3, [r1, #4]
 8004958:	e025      	b.n	80049a6 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800495a:	4b66      	ldr	r3, [pc, #408]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a65      	ldr	r2, [pc, #404]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004960:	f043 0308 	orr.w	r3, r3, #8
 8004964:	6013      	str	r3, [r2, #0]
 8004966:	4b63      	ldr	r3, [pc, #396]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004972:	4960      	ldr	r1, [pc, #384]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004974:	4313      	orrs	r3, r2
 8004976:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004978:	4b5e      	ldr	r3, [pc, #376]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a1b      	ldr	r3, [r3, #32]
 8004984:	021b      	lsls	r3, r3, #8
 8004986:	495b      	ldr	r1, [pc, #364]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004988:	4313      	orrs	r3, r2
 800498a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800498c:	6a3b      	ldr	r3, [r7, #32]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d109      	bne.n	80049a6 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004996:	4618      	mov	r0, r3
 8004998:	f000 fd98 	bl	80054cc <RCC_SetFlashLatencyFromMSIRange>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d001      	beq.n	80049a6 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e3c5      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049a6:	f000 fccd 	bl	8005344 <HAL_RCC_GetSysClockFreq>
 80049aa:	4602      	mov	r2, r0
 80049ac:	4b51      	ldr	r3, [pc, #324]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	091b      	lsrs	r3, r3, #4
 80049b2:	f003 030f 	and.w	r3, r3, #15
 80049b6:	4950      	ldr	r1, [pc, #320]	; (8004af8 <HAL_RCC_OscConfig+0x278>)
 80049b8:	5ccb      	ldrb	r3, [r1, r3]
 80049ba:	f003 031f 	and.w	r3, r3, #31
 80049be:	fa22 f303 	lsr.w	r3, r2, r3
 80049c2:	4a4e      	ldr	r2, [pc, #312]	; (8004afc <HAL_RCC_OscConfig+0x27c>)
 80049c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80049c6:	4b4e      	ldr	r3, [pc, #312]	; (8004b00 <HAL_RCC_OscConfig+0x280>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7fe fc34 	bl	8003238 <HAL_InitTick>
 80049d0:	4603      	mov	r3, r0
 80049d2:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80049d4:	7dfb      	ldrb	r3, [r7, #23]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d052      	beq.n	8004a80 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80049da:	7dfb      	ldrb	r3, [r7, #23]
 80049dc:	e3a9      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	69db      	ldr	r3, [r3, #28]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d032      	beq.n	8004a4c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80049e6:	4b43      	ldr	r3, [pc, #268]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a42      	ldr	r2, [pc, #264]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 80049ec:	f043 0301 	orr.w	r3, r3, #1
 80049f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049f2:	f7fe fc71 	bl	80032d8 <HAL_GetTick>
 80049f6:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049f8:	e008      	b.n	8004a0c <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049fa:	f7fe fc6d 	bl	80032d8 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e392      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a0c:	4b39      	ldr	r3, [pc, #228]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d0f0      	beq.n	80049fa <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a18:	4b36      	ldr	r3, [pc, #216]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a35      	ldr	r2, [pc, #212]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a1e:	f043 0308 	orr.w	r3, r3, #8
 8004a22:	6013      	str	r3, [r2, #0]
 8004a24:	4b33      	ldr	r3, [pc, #204]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a30:	4930      	ldr	r1, [pc, #192]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a32:	4313      	orrs	r3, r2
 8004a34:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a36:	4b2f      	ldr	r3, [pc, #188]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	021b      	lsls	r3, r3, #8
 8004a44:	492b      	ldr	r1, [pc, #172]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a46:	4313      	orrs	r3, r2
 8004a48:	604b      	str	r3, [r1, #4]
 8004a4a:	e01a      	b.n	8004a82 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a4c:	4b29      	ldr	r3, [pc, #164]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a28      	ldr	r2, [pc, #160]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a52:	f023 0301 	bic.w	r3, r3, #1
 8004a56:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a58:	f7fe fc3e 	bl	80032d8 <HAL_GetTick>
 8004a5c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a5e:	e008      	b.n	8004a72 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a60:	f7fe fc3a 	bl	80032d8 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d901      	bls.n	8004a72 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e35f      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a72:	4b20      	ldr	r3, [pc, #128]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d1f0      	bne.n	8004a60 <HAL_RCC_OscConfig+0x1e0>
 8004a7e:	e000      	b.n	8004a82 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d073      	beq.n	8004b76 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004a8e:	6a3b      	ldr	r3, [r7, #32]
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d005      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x220>
 8004a94:	6a3b      	ldr	r3, [r7, #32]
 8004a96:	2b0c      	cmp	r3, #12
 8004a98:	d10e      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004a9a:	69fb      	ldr	r3, [r7, #28]
 8004a9c:	2b03      	cmp	r3, #3
 8004a9e:	d10b      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aa0:	4b14      	ldr	r3, [pc, #80]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d063      	beq.n	8004b74 <HAL_RCC_OscConfig+0x2f4>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d15f      	bne.n	8004b74 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e33c      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ac0:	d106      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x250>
 8004ac2:	4b0c      	ldr	r3, [pc, #48]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a0b      	ldr	r2, [pc, #44]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	e025      	b.n	8004b1c <HAL_RCC_OscConfig+0x29c>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ad8:	d114      	bne.n	8004b04 <HAL_RCC_OscConfig+0x284>
 8004ada:	4b06      	ldr	r3, [pc, #24]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a05      	ldr	r2, [pc, #20]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004ae0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	4b03      	ldr	r3, [pc, #12]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a02      	ldr	r2, [pc, #8]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004af0:	6013      	str	r3, [r2, #0]
 8004af2:	e013      	b.n	8004b1c <HAL_RCC_OscConfig+0x29c>
 8004af4:	40021000 	.word	0x40021000
 8004af8:	0800dfe8 	.word	0x0800dfe8
 8004afc:	20000024 	.word	0x20000024
 8004b00:	20000028 	.word	0x20000028
 8004b04:	4b8f      	ldr	r3, [pc, #572]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a8e      	ldr	r2, [pc, #568]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b0e:	6013      	str	r3, [r2, #0]
 8004b10:	4b8c      	ldr	r3, [pc, #560]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a8b      	ldr	r2, [pc, #556]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d013      	beq.n	8004b4c <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b24:	f7fe fbd8 	bl	80032d8 <HAL_GetTick>
 8004b28:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b2c:	f7fe fbd4 	bl	80032d8 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b64      	cmp	r3, #100	; 0x64
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e2f9      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b3e:	4b81      	ldr	r3, [pc, #516]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0f0      	beq.n	8004b2c <HAL_RCC_OscConfig+0x2ac>
 8004b4a:	e014      	b.n	8004b76 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b4c:	f7fe fbc4 	bl	80032d8 <HAL_GetTick>
 8004b50:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b52:	e008      	b.n	8004b66 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b54:	f7fe fbc0 	bl	80032d8 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b64      	cmp	r3, #100	; 0x64
 8004b60:	d901      	bls.n	8004b66 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e2e5      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b66:	4b77      	ldr	r3, [pc, #476]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d1f0      	bne.n	8004b54 <HAL_RCC_OscConfig+0x2d4>
 8004b72:	e000      	b.n	8004b76 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d060      	beq.n	8004c44 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004b82:	6a3b      	ldr	r3, [r7, #32]
 8004b84:	2b04      	cmp	r3, #4
 8004b86:	d005      	beq.n	8004b94 <HAL_RCC_OscConfig+0x314>
 8004b88:	6a3b      	ldr	r3, [r7, #32]
 8004b8a:	2b0c      	cmp	r3, #12
 8004b8c:	d119      	bne.n	8004bc2 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d116      	bne.n	8004bc2 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b94:	4b6b      	ldr	r3, [pc, #428]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d005      	beq.n	8004bac <HAL_RCC_OscConfig+0x32c>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d101      	bne.n	8004bac <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e2c2      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bac:	4b65      	ldr	r3, [pc, #404]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	691b      	ldr	r3, [r3, #16]
 8004bb8:	061b      	lsls	r3, r3, #24
 8004bba:	4962      	ldr	r1, [pc, #392]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bc0:	e040      	b.n	8004c44 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d023      	beq.n	8004c12 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bca:	4b5e      	ldr	r3, [pc, #376]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a5d      	ldr	r2, [pc, #372]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd6:	f7fe fb7f 	bl	80032d8 <HAL_GetTick>
 8004bda:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bdc:	e008      	b.n	8004bf0 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bde:	f7fe fb7b 	bl	80032d8 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	69bb      	ldr	r3, [r7, #24]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d901      	bls.n	8004bf0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e2a0      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bf0:	4b54      	ldr	r3, [pc, #336]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d0f0      	beq.n	8004bde <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bfc:	4b51      	ldr	r3, [pc, #324]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	061b      	lsls	r3, r3, #24
 8004c0a:	494e      	ldr	r1, [pc, #312]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	604b      	str	r3, [r1, #4]
 8004c10:	e018      	b.n	8004c44 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c12:	4b4c      	ldr	r3, [pc, #304]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a4b      	ldr	r2, [pc, #300]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c1e:	f7fe fb5b 	bl	80032d8 <HAL_GetTick>
 8004c22:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c24:	e008      	b.n	8004c38 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c26:	f7fe fb57 	bl	80032d8 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d901      	bls.n	8004c38 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e27c      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c38:	4b42      	ldr	r3, [pc, #264]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d1f0      	bne.n	8004c26 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0308 	and.w	r3, r3, #8
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	f000 8082 	beq.w	8004d56 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d05f      	beq.n	8004d1a <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8004c5a:	4b3a      	ldr	r3, [pc, #232]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c60:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699a      	ldr	r2, [r3, #24]
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	f003 0310 	and.w	r3, r3, #16
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d037      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	f003 0302 	and.w	r3, r3, #2
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d006      	beq.n	8004c88 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d101      	bne.n	8004c88 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e254      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d01b      	beq.n	8004cca <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8004c92:	4b2c      	ldr	r3, [pc, #176]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c98:	4a2a      	ldr	r2, [pc, #168]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c9a:	f023 0301 	bic.w	r3, r3, #1
 8004c9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004ca2:	f7fe fb19 	bl	80032d8 <HAL_GetTick>
 8004ca6:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ca8:	e008      	b.n	8004cbc <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004caa:	f7fe fb15 	bl	80032d8 <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	2b11      	cmp	r3, #17
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e23a      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cbc:	4b21      	ldr	r3, [pc, #132]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1ef      	bne.n	8004caa <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8004cca:	4b1e      	ldr	r3, [pc, #120]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004ccc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cd0:	f023 0210 	bic.w	r2, r3, #16
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	491a      	ldr	r1, [pc, #104]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ce0:	4b18      	ldr	r3, [pc, #96]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004ce2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ce6:	4a17      	ldr	r2, [pc, #92]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004ce8:	f043 0301 	orr.w	r3, r3, #1
 8004cec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cf0:	f7fe faf2 	bl	80032d8 <HAL_GetTick>
 8004cf4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cf6:	e008      	b.n	8004d0a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cf8:	f7fe faee 	bl	80032d8 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	2b11      	cmp	r3, #17
 8004d04:	d901      	bls.n	8004d0a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e213      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d0a:	4b0e      	ldr	r3, [pc, #56]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004d0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d10:	f003 0302 	and.w	r3, r3, #2
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d0ef      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x478>
 8004d18:	e01d      	b.n	8004d56 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d1a:	4b0a      	ldr	r3, [pc, #40]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004d1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d20:	4a08      	ldr	r2, [pc, #32]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004d22:	f023 0301 	bic.w	r3, r3, #1
 8004d26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d2a:	f7fe fad5 	bl	80032d8 <HAL_GetTick>
 8004d2e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d30:	e00a      	b.n	8004d48 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d32:	f7fe fad1 	bl	80032d8 <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	2b11      	cmp	r3, #17
 8004d3e:	d903      	bls.n	8004d48 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e1f6      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
 8004d44:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d48:	4ba9      	ldr	r3, [pc, #676]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1ed      	bne.n	8004d32 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0304 	and.w	r3, r3, #4
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 80bd 	beq.w	8004ede <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d64:	2300      	movs	r3, #0
 8004d66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004d6a:	4ba1      	ldr	r3, [pc, #644]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10e      	bne.n	8004d94 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d76:	4b9e      	ldr	r3, [pc, #632]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d7a:	4a9d      	ldr	r2, [pc, #628]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004d7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d80:	6593      	str	r3, [r2, #88]	; 0x58
 8004d82:	4b9b      	ldr	r3, [pc, #620]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d8a:	60fb      	str	r3, [r7, #12]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d94:	4b97      	ldr	r3, [pc, #604]	; (8004ff4 <HAL_RCC_OscConfig+0x774>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d118      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004da0:	4b94      	ldr	r3, [pc, #592]	; (8004ff4 <HAL_RCC_OscConfig+0x774>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a93      	ldr	r2, [pc, #588]	; (8004ff4 <HAL_RCC_OscConfig+0x774>)
 8004da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004daa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dac:	f7fe fa94 	bl	80032d8 <HAL_GetTick>
 8004db0:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004db4:	f7fe fa90 	bl	80032d8 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e1b5      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dc6:	4b8b      	ldr	r3, [pc, #556]	; (8004ff4 <HAL_RCC_OscConfig+0x774>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d0f0      	beq.n	8004db4 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d02c      	beq.n	8004e38 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8004dde:	4b84      	ldr	r3, [pc, #528]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004de4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004df0:	497f      	ldr	r1, [pc, #508]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f003 0304 	and.w	r3, r3, #4
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d010      	beq.n	8004e26 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004e04:	4b7a      	ldr	r3, [pc, #488]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e0a:	4a79      	ldr	r2, [pc, #484]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e0c:	f043 0304 	orr.w	r3, r3, #4
 8004e10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004e14:	4b76      	ldr	r3, [pc, #472]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e1a:	4a75      	ldr	r2, [pc, #468]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e1c:	f043 0301 	orr.w	r3, r3, #1
 8004e20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e24:	e018      	b.n	8004e58 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004e26:	4b72      	ldr	r3, [pc, #456]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e2c:	4a70      	ldr	r2, [pc, #448]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e2e:	f043 0301 	orr.w	r3, r3, #1
 8004e32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e36:	e00f      	b.n	8004e58 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004e38:	4b6d      	ldr	r3, [pc, #436]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e3e:	4a6c      	ldr	r2, [pc, #432]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e40:	f023 0301 	bic.w	r3, r3, #1
 8004e44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004e48:	4b69      	ldr	r3, [pc, #420]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e4e:	4a68      	ldr	r2, [pc, #416]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e50:	f023 0304 	bic.w	r3, r3, #4
 8004e54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d016      	beq.n	8004e8e <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e60:	f7fe fa3a 	bl	80032d8 <HAL_GetTick>
 8004e64:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e66:	e00a      	b.n	8004e7e <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e68:	f7fe fa36 	bl	80032d8 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e159      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e7e:	4b5c      	ldr	r3, [pc, #368]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0ed      	beq.n	8004e68 <HAL_RCC_OscConfig+0x5e8>
 8004e8c:	e01d      	b.n	8004eca <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e8e:	f7fe fa23 	bl	80032d8 <HAL_GetTick>
 8004e92:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e94:	e00a      	b.n	8004eac <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e96:	f7fe fa1f 	bl	80032d8 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d901      	bls.n	8004eac <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e142      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004eac:	4b50      	ldr	r3, [pc, #320]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1ed      	bne.n	8004e96 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8004eba:	4b4d      	ldr	r3, [pc, #308]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ec0:	4a4b      	ldr	r2, [pc, #300]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004ec2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ec6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004eca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d105      	bne.n	8004ede <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ed2:	4b47      	ldr	r3, [pc, #284]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed6:	4a46      	ldr	r2, [pc, #280]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004ed8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004edc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0320 	and.w	r3, r3, #32
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d03c      	beq.n	8004f64 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d01c      	beq.n	8004f2c <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ef2:	4b3f      	ldr	r3, [pc, #252]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004ef4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ef8:	4a3d      	ldr	r2, [pc, #244]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004efa:	f043 0301 	orr.w	r3, r3, #1
 8004efe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f02:	f7fe f9e9 	bl	80032d8 <HAL_GetTick>
 8004f06:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f08:	e008      	b.n	8004f1c <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f0a:	f7fe f9e5 	bl	80032d8 <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d901      	bls.n	8004f1c <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e10a      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f1c:	4b34      	ldr	r3, [pc, #208]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004f1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d0ef      	beq.n	8004f0a <HAL_RCC_OscConfig+0x68a>
 8004f2a:	e01b      	b.n	8004f64 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f2c:	4b30      	ldr	r3, [pc, #192]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004f2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f32:	4a2f      	ldr	r2, [pc, #188]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004f34:	f023 0301 	bic.w	r3, r3, #1
 8004f38:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f3c:	f7fe f9cc 	bl	80032d8 <HAL_GetTick>
 8004f40:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f42:	e008      	b.n	8004f56 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f44:	f7fe f9c8 	bl	80032d8 <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e0ed      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f56:	4b26      	ldr	r3, [pc, #152]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004f58:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004f5c:	f003 0302 	and.w	r3, r3, #2
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d1ef      	bne.n	8004f44 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f000 80e1 	beq.w	8005130 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	f040 80b5 	bne.w	80050e2 <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004f78:	4b1d      	ldr	r3, [pc, #116]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	f003 0203 	and.w	r2, r3, #3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d124      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f96:	3b01      	subs	r3, #1
 8004f98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d11b      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d113      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fb8:	085b      	lsrs	r3, r3, #1
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fbe:	429a      	cmp	r2, r3
 8004fc0:	d109      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fcc:	085b      	lsrs	r3, r3, #1
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d05f      	beq.n	8005096 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	2b0c      	cmp	r3, #12
 8004fda:	d05a      	beq.n	8005092 <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004fdc:	4b04      	ldr	r3, [pc, #16]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a03      	ldr	r2, [pc, #12]	; (8004ff0 <HAL_RCC_OscConfig+0x770>)
 8004fe2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fe6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004fe8:	f7fe f976 	bl	80032d8 <HAL_GetTick>
 8004fec:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fee:	e00c      	b.n	800500a <HAL_RCC_OscConfig+0x78a>
 8004ff0:	40021000 	.word	0x40021000
 8004ff4:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff8:	f7fe f96e 	bl	80032d8 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	2b02      	cmp	r3, #2
 8005004:	d901      	bls.n	800500a <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e093      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800500a:	4b4c      	ldr	r3, [pc, #304]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1f0      	bne.n	8004ff8 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005016:	4b49      	ldr	r3, [pc, #292]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 8005018:	68da      	ldr	r2, [r3, #12]
 800501a:	4b49      	ldr	r3, [pc, #292]	; (8005140 <HAL_RCC_OscConfig+0x8c0>)
 800501c:	4013      	ands	r3, r2
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005026:	3a01      	subs	r2, #1
 8005028:	0112      	lsls	r2, r2, #4
 800502a:	4311      	orrs	r1, r2
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005030:	0212      	lsls	r2, r2, #8
 8005032:	4311      	orrs	r1, r2
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005038:	0852      	lsrs	r2, r2, #1
 800503a:	3a01      	subs	r2, #1
 800503c:	0552      	lsls	r2, r2, #21
 800503e:	4311      	orrs	r1, r2
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005044:	0852      	lsrs	r2, r2, #1
 8005046:	3a01      	subs	r2, #1
 8005048:	0652      	lsls	r2, r2, #25
 800504a:	430a      	orrs	r2, r1
 800504c:	493b      	ldr	r1, [pc, #236]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 800504e:	4313      	orrs	r3, r2
 8005050:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005052:	4b3a      	ldr	r3, [pc, #232]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a39      	ldr	r2, [pc, #228]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 8005058:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800505c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800505e:	4b37      	ldr	r3, [pc, #220]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	4a36      	ldr	r2, [pc, #216]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 8005064:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005068:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800506a:	f7fe f935 	bl	80032d8 <HAL_GetTick>
 800506e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005070:	e008      	b.n	8005084 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005072:	f7fe f931 	bl	80032d8 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	2b02      	cmp	r3, #2
 800507e:	d901      	bls.n	8005084 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8005080:	2303      	movs	r3, #3
 8005082:	e056      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005084:	4b2d      	ldr	r3, [pc, #180]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d0f0      	beq.n	8005072 <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005090:	e04e      	b.n	8005130 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e04d      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005096:	4b29      	ldr	r3, [pc, #164]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d146      	bne.n	8005130 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80050a2:	4b26      	ldr	r3, [pc, #152]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a25      	ldr	r2, [pc, #148]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 80050a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050ac:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050ae:	4b23      	ldr	r3, [pc, #140]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	4a22      	ldr	r2, [pc, #136]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 80050b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050b8:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80050ba:	f7fe f90d 	bl	80032d8 <HAL_GetTick>
 80050be:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050c0:	e008      	b.n	80050d4 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050c2:	f7fe f909 	bl	80032d8 <HAL_GetTick>
 80050c6:	4602      	mov	r2, r0
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	2b02      	cmp	r3, #2
 80050ce:	d901      	bls.n	80050d4 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e02e      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050d4:	4b19      	ldr	r3, [pc, #100]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d0f0      	beq.n	80050c2 <HAL_RCC_OscConfig+0x842>
 80050e0:	e026      	b.n	8005130 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050e2:	6a3b      	ldr	r3, [r7, #32]
 80050e4:	2b0c      	cmp	r3, #12
 80050e6:	d021      	beq.n	800512c <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050e8:	4b14      	ldr	r3, [pc, #80]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a13      	ldr	r2, [pc, #76]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 80050ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f4:	f7fe f8f0 	bl	80032d8 <HAL_GetTick>
 80050f8:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050fa:	e008      	b.n	800510e <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050fc:	f7fe f8ec 	bl	80032d8 <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	2b02      	cmp	r3, #2
 8005108:	d901      	bls.n	800510e <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 800510a:	2303      	movs	r3, #3
 800510c:	e011      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800510e:	4b0b      	ldr	r3, [pc, #44]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1f0      	bne.n	80050fc <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 800511a:	4b08      	ldr	r3, [pc, #32]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	4a07      	ldr	r2, [pc, #28]	; (800513c <HAL_RCC_OscConfig+0x8bc>)
 8005120:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005124:	f023 0303 	bic.w	r3, r3, #3
 8005128:	60d3      	str	r3, [r2, #12]
 800512a:	e001      	b.n	8005130 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e000      	b.n	8005132 <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3728      	adds	r7, #40	; 0x28
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	40021000 	.word	0x40021000
 8005140:	f99f808c 	.word	0xf99f808c

08005144 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e0e7      	b.n	8005328 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005158:	4b75      	ldr	r3, [pc, #468]	; (8005330 <HAL_RCC_ClockConfig+0x1ec>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0307 	and.w	r3, r3, #7
 8005160:	683a      	ldr	r2, [r7, #0]
 8005162:	429a      	cmp	r2, r3
 8005164:	d910      	bls.n	8005188 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005166:	4b72      	ldr	r3, [pc, #456]	; (8005330 <HAL_RCC_ClockConfig+0x1ec>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f023 0207 	bic.w	r2, r3, #7
 800516e:	4970      	ldr	r1, [pc, #448]	; (8005330 <HAL_RCC_ClockConfig+0x1ec>)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	4313      	orrs	r3, r2
 8005174:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005176:	4b6e      	ldr	r3, [pc, #440]	; (8005330 <HAL_RCC_ClockConfig+0x1ec>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0307 	and.w	r3, r3, #7
 800517e:	683a      	ldr	r2, [r7, #0]
 8005180:	429a      	cmp	r2, r3
 8005182:	d001      	beq.n	8005188 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e0cf      	b.n	8005328 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0302 	and.w	r3, r3, #2
 8005190:	2b00      	cmp	r3, #0
 8005192:	d010      	beq.n	80051b6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	689a      	ldr	r2, [r3, #8]
 8005198:	4b66      	ldr	r3, [pc, #408]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d908      	bls.n	80051b6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051a4:	4b63      	ldr	r3, [pc, #396]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	4960      	ldr	r1, [pc, #384]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0301 	and.w	r3, r3, #1
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d04c      	beq.n	800525c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	2b03      	cmp	r3, #3
 80051c8:	d107      	bne.n	80051da <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051ca:	4b5a      	ldr	r3, [pc, #360]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d121      	bne.n	800521a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e0a6      	b.n	8005328 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d107      	bne.n	80051f2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051e2:	4b54      	ldr	r3, [pc, #336]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d115      	bne.n	800521a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e09a      	b.n	8005328 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d107      	bne.n	800520a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80051fa:	4b4e      	ldr	r3, [pc, #312]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0302 	and.w	r3, r3, #2
 8005202:	2b00      	cmp	r3, #0
 8005204:	d109      	bne.n	800521a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e08e      	b.n	8005328 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800520a:	4b4a      	ldr	r3, [pc, #296]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e086      	b.n	8005328 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800521a:	4b46      	ldr	r3, [pc, #280]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f023 0203 	bic.w	r2, r3, #3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	4943      	ldr	r1, [pc, #268]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 8005228:	4313      	orrs	r3, r2
 800522a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800522c:	f7fe f854 	bl	80032d8 <HAL_GetTick>
 8005230:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005232:	e00a      	b.n	800524a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005234:	f7fe f850 	bl	80032d8 <HAL_GetTick>
 8005238:	4602      	mov	r2, r0
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005242:	4293      	cmp	r3, r2
 8005244:	d901      	bls.n	800524a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e06e      	b.n	8005328 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800524a:	4b3a      	ldr	r3, [pc, #232]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	f003 020c 	and.w	r2, r3, #12
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	429a      	cmp	r2, r3
 800525a:	d1eb      	bne.n	8005234 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0302 	and.w	r3, r3, #2
 8005264:	2b00      	cmp	r3, #0
 8005266:	d010      	beq.n	800528a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	4b31      	ldr	r3, [pc, #196]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005274:	429a      	cmp	r2, r3
 8005276:	d208      	bcs.n	800528a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005278:	4b2e      	ldr	r3, [pc, #184]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	492b      	ldr	r1, [pc, #172]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 8005286:	4313      	orrs	r3, r2
 8005288:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800528a:	4b29      	ldr	r3, [pc, #164]	; (8005330 <HAL_RCC_ClockConfig+0x1ec>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0307 	and.w	r3, r3, #7
 8005292:	683a      	ldr	r2, [r7, #0]
 8005294:	429a      	cmp	r2, r3
 8005296:	d210      	bcs.n	80052ba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005298:	4b25      	ldr	r3, [pc, #148]	; (8005330 <HAL_RCC_ClockConfig+0x1ec>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f023 0207 	bic.w	r2, r3, #7
 80052a0:	4923      	ldr	r1, [pc, #140]	; (8005330 <HAL_RCC_ClockConfig+0x1ec>)
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052a8:	4b21      	ldr	r3, [pc, #132]	; (8005330 <HAL_RCC_ClockConfig+0x1ec>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0307 	and.w	r3, r3, #7
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d001      	beq.n	80052ba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e036      	b.n	8005328 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0304 	and.w	r3, r3, #4
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d008      	beq.n	80052d8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052c6:	4b1b      	ldr	r3, [pc, #108]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	4918      	ldr	r1, [pc, #96]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0308 	and.w	r3, r3, #8
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d009      	beq.n	80052f8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052e4:	4b13      	ldr	r3, [pc, #76]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	691b      	ldr	r3, [r3, #16]
 80052f0:	00db      	lsls	r3, r3, #3
 80052f2:	4910      	ldr	r1, [pc, #64]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80052f8:	f000 f824 	bl	8005344 <HAL_RCC_GetSysClockFreq>
 80052fc:	4602      	mov	r2, r0
 80052fe:	4b0d      	ldr	r3, [pc, #52]	; (8005334 <HAL_RCC_ClockConfig+0x1f0>)
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	091b      	lsrs	r3, r3, #4
 8005304:	f003 030f 	and.w	r3, r3, #15
 8005308:	490b      	ldr	r1, [pc, #44]	; (8005338 <HAL_RCC_ClockConfig+0x1f4>)
 800530a:	5ccb      	ldrb	r3, [r1, r3]
 800530c:	f003 031f 	and.w	r3, r3, #31
 8005310:	fa22 f303 	lsr.w	r3, r2, r3
 8005314:	4a09      	ldr	r2, [pc, #36]	; (800533c <HAL_RCC_ClockConfig+0x1f8>)
 8005316:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005318:	4b09      	ldr	r3, [pc, #36]	; (8005340 <HAL_RCC_ClockConfig+0x1fc>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4618      	mov	r0, r3
 800531e:	f7fd ff8b 	bl	8003238 <HAL_InitTick>
 8005322:	4603      	mov	r3, r0
 8005324:	72fb      	strb	r3, [r7, #11]

  return status;
 8005326:	7afb      	ldrb	r3, [r7, #11]
}
 8005328:	4618      	mov	r0, r3
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40022000 	.word	0x40022000
 8005334:	40021000 	.word	0x40021000
 8005338:	0800dfe8 	.word	0x0800dfe8
 800533c:	20000024 	.word	0x20000024
 8005340:	20000028 	.word	0x20000028

08005344 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005344:	b480      	push	{r7}
 8005346:	b089      	sub	sp, #36	; 0x24
 8005348:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	61fb      	str	r3, [r7, #28]
 800534e:	2300      	movs	r3, #0
 8005350:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005352:	4b3e      	ldr	r3, [pc, #248]	; (800544c <HAL_RCC_GetSysClockFreq+0x108>)
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f003 030c 	and.w	r3, r3, #12
 800535a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800535c:	4b3b      	ldr	r3, [pc, #236]	; (800544c <HAL_RCC_GetSysClockFreq+0x108>)
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	f003 0303 	and.w	r3, r3, #3
 8005364:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d005      	beq.n	8005378 <HAL_RCC_GetSysClockFreq+0x34>
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	2b0c      	cmp	r3, #12
 8005370:	d121      	bne.n	80053b6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d11e      	bne.n	80053b6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005378:	4b34      	ldr	r3, [pc, #208]	; (800544c <HAL_RCC_GetSysClockFreq+0x108>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0308 	and.w	r3, r3, #8
 8005380:	2b00      	cmp	r3, #0
 8005382:	d107      	bne.n	8005394 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005384:	4b31      	ldr	r3, [pc, #196]	; (800544c <HAL_RCC_GetSysClockFreq+0x108>)
 8005386:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800538a:	0a1b      	lsrs	r3, r3, #8
 800538c:	f003 030f 	and.w	r3, r3, #15
 8005390:	61fb      	str	r3, [r7, #28]
 8005392:	e005      	b.n	80053a0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005394:	4b2d      	ldr	r3, [pc, #180]	; (800544c <HAL_RCC_GetSysClockFreq+0x108>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	091b      	lsrs	r3, r3, #4
 800539a:	f003 030f 	and.w	r3, r3, #15
 800539e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80053a0:	4a2b      	ldr	r2, [pc, #172]	; (8005450 <HAL_RCC_GetSysClockFreq+0x10c>)
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053a8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d10d      	bne.n	80053cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053b4:	e00a      	b.n	80053cc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	2b04      	cmp	r3, #4
 80053ba:	d102      	bne.n	80053c2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80053bc:	4b25      	ldr	r3, [pc, #148]	; (8005454 <HAL_RCC_GetSysClockFreq+0x110>)
 80053be:	61bb      	str	r3, [r7, #24]
 80053c0:	e004      	b.n	80053cc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	2b08      	cmp	r3, #8
 80053c6:	d101      	bne.n	80053cc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80053c8:	4b23      	ldr	r3, [pc, #140]	; (8005458 <HAL_RCC_GetSysClockFreq+0x114>)
 80053ca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	2b0c      	cmp	r3, #12
 80053d0:	d134      	bne.n	800543c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053d2:	4b1e      	ldr	r3, [pc, #120]	; (800544c <HAL_RCC_GetSysClockFreq+0x108>)
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	f003 0303 	and.w	r3, r3, #3
 80053da:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d003      	beq.n	80053ea <HAL_RCC_GetSysClockFreq+0xa6>
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2b03      	cmp	r3, #3
 80053e6:	d003      	beq.n	80053f0 <HAL_RCC_GetSysClockFreq+0xac>
 80053e8:	e005      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80053ea:	4b1a      	ldr	r3, [pc, #104]	; (8005454 <HAL_RCC_GetSysClockFreq+0x110>)
 80053ec:	617b      	str	r3, [r7, #20]
      break;
 80053ee:	e005      	b.n	80053fc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80053f0:	4b19      	ldr	r3, [pc, #100]	; (8005458 <HAL_RCC_GetSysClockFreq+0x114>)
 80053f2:	617b      	str	r3, [r7, #20]
      break;
 80053f4:	e002      	b.n	80053fc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	617b      	str	r3, [r7, #20]
      break;
 80053fa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80053fc:	4b13      	ldr	r3, [pc, #76]	; (800544c <HAL_RCC_GetSysClockFreq+0x108>)
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	091b      	lsrs	r3, r3, #4
 8005402:	f003 0307 	and.w	r3, r3, #7
 8005406:	3301      	adds	r3, #1
 8005408:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800540a:	4b10      	ldr	r3, [pc, #64]	; (800544c <HAL_RCC_GetSysClockFreq+0x108>)
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	0a1b      	lsrs	r3, r3, #8
 8005410:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005414:	697a      	ldr	r2, [r7, #20]
 8005416:	fb03 f202 	mul.w	r2, r3, r2
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005420:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005422:	4b0a      	ldr	r3, [pc, #40]	; (800544c <HAL_RCC_GetSysClockFreq+0x108>)
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	0e5b      	lsrs	r3, r3, #25
 8005428:	f003 0303 	and.w	r3, r3, #3
 800542c:	3301      	adds	r3, #1
 800542e:	005b      	lsls	r3, r3, #1
 8005430:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	fbb2 f3f3 	udiv	r3, r2, r3
 800543a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800543c:	69bb      	ldr	r3, [r7, #24]
}
 800543e:	4618      	mov	r0, r3
 8005440:	3724      	adds	r7, #36	; 0x24
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	40021000 	.word	0x40021000
 8005450:	0800e000 	.word	0x0800e000
 8005454:	00f42400 	.word	0x00f42400
 8005458:	007a1200 	.word	0x007a1200

0800545c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800545c:	b480      	push	{r7}
 800545e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005460:	4b03      	ldr	r3, [pc, #12]	; (8005470 <HAL_RCC_GetHCLKFreq+0x14>)
 8005462:	681b      	ldr	r3, [r3, #0]
}
 8005464:	4618      	mov	r0, r3
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	20000024 	.word	0x20000024

08005474 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005478:	f7ff fff0 	bl	800545c <HAL_RCC_GetHCLKFreq>
 800547c:	4602      	mov	r2, r0
 800547e:	4b06      	ldr	r3, [pc, #24]	; (8005498 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	0a1b      	lsrs	r3, r3, #8
 8005484:	f003 0307 	and.w	r3, r3, #7
 8005488:	4904      	ldr	r1, [pc, #16]	; (800549c <HAL_RCC_GetPCLK1Freq+0x28>)
 800548a:	5ccb      	ldrb	r3, [r1, r3]
 800548c:	f003 031f 	and.w	r3, r3, #31
 8005490:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005494:	4618      	mov	r0, r3
 8005496:	bd80      	pop	{r7, pc}
 8005498:	40021000 	.word	0x40021000
 800549c:	0800dff8 	.word	0x0800dff8

080054a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80054a4:	f7ff ffda 	bl	800545c <HAL_RCC_GetHCLKFreq>
 80054a8:	4602      	mov	r2, r0
 80054aa:	4b06      	ldr	r3, [pc, #24]	; (80054c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	0adb      	lsrs	r3, r3, #11
 80054b0:	f003 0307 	and.w	r3, r3, #7
 80054b4:	4904      	ldr	r1, [pc, #16]	; (80054c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80054b6:	5ccb      	ldrb	r3, [r1, r3]
 80054b8:	f003 031f 	and.w	r3, r3, #31
 80054bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	40021000 	.word	0x40021000
 80054c8:	0800dff8 	.word	0x0800dff8

080054cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80054d4:	2300      	movs	r3, #0
 80054d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80054d8:	4b2a      	ldr	r3, [pc, #168]	; (8005584 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d003      	beq.n	80054ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054e4:	f7ff f968 	bl	80047b8 <HAL_PWREx_GetVoltageRange>
 80054e8:	6178      	str	r0, [r7, #20]
 80054ea:	e014      	b.n	8005516 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80054ec:	4b25      	ldr	r3, [pc, #148]	; (8005584 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054f0:	4a24      	ldr	r2, [pc, #144]	; (8005584 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054f6:	6593      	str	r3, [r2, #88]	; 0x58
 80054f8:	4b22      	ldr	r3, [pc, #136]	; (8005584 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005500:	60fb      	str	r3, [r7, #12]
 8005502:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005504:	f7ff f958 	bl	80047b8 <HAL_PWREx_GetVoltageRange>
 8005508:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800550a:	4b1e      	ldr	r3, [pc, #120]	; (8005584 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800550c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800550e:	4a1d      	ldr	r2, [pc, #116]	; (8005584 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005510:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005514:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800551c:	d10b      	bne.n	8005536 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2b80      	cmp	r3, #128	; 0x80
 8005522:	d919      	bls.n	8005558 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2ba0      	cmp	r3, #160	; 0xa0
 8005528:	d902      	bls.n	8005530 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800552a:	2302      	movs	r3, #2
 800552c:	613b      	str	r3, [r7, #16]
 800552e:	e013      	b.n	8005558 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005530:	2301      	movs	r3, #1
 8005532:	613b      	str	r3, [r7, #16]
 8005534:	e010      	b.n	8005558 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2b80      	cmp	r3, #128	; 0x80
 800553a:	d902      	bls.n	8005542 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800553c:	2303      	movs	r3, #3
 800553e:	613b      	str	r3, [r7, #16]
 8005540:	e00a      	b.n	8005558 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2b80      	cmp	r3, #128	; 0x80
 8005546:	d102      	bne.n	800554e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005548:	2302      	movs	r3, #2
 800554a:	613b      	str	r3, [r7, #16]
 800554c:	e004      	b.n	8005558 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2b70      	cmp	r3, #112	; 0x70
 8005552:	d101      	bne.n	8005558 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005554:	2301      	movs	r3, #1
 8005556:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005558:	4b0b      	ldr	r3, [pc, #44]	; (8005588 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f023 0207 	bic.w	r2, r3, #7
 8005560:	4909      	ldr	r1, [pc, #36]	; (8005588 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	4313      	orrs	r3, r2
 8005566:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005568:	4b07      	ldr	r3, [pc, #28]	; (8005588 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0307 	and.w	r3, r3, #7
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	429a      	cmp	r2, r3
 8005574:	d001      	beq.n	800557a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e000      	b.n	800557c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800557a:	2300      	movs	r3, #0
}
 800557c:	4618      	mov	r0, r3
 800557e:	3718      	adds	r7, #24
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	40021000 	.word	0x40021000
 8005588:	40022000 	.word	0x40022000

0800558c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b086      	sub	sp, #24
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005594:	2300      	movs	r3, #0
 8005596:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005598:	2300      	movs	r3, #0
 800559a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f000 809e 	beq.w	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055aa:	2300      	movs	r3, #0
 80055ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80055ae:	4b46      	ldr	r3, [pc, #280]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80055b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d101      	bne.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x32>
 80055ba:	2301      	movs	r3, #1
 80055bc:	e000      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80055be:	2300      	movs	r3, #0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00d      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055c4:	4b40      	ldr	r3, [pc, #256]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80055c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055c8:	4a3f      	ldr	r2, [pc, #252]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80055ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055ce:	6593      	str	r3, [r2, #88]	; 0x58
 80055d0:	4b3d      	ldr	r3, [pc, #244]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80055d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055d8:	60bb      	str	r3, [r7, #8]
 80055da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055dc:	2301      	movs	r3, #1
 80055de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055e0:	4b3a      	ldr	r3, [pc, #232]	; (80056cc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a39      	ldr	r2, [pc, #228]	; (80056cc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80055e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055ec:	f7fd fe74 	bl	80032d8 <HAL_GetTick>
 80055f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80055f2:	e009      	b.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055f4:	f7fd fe70 	bl	80032d8 <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d902      	bls.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	74fb      	strb	r3, [r7, #19]
        break;
 8005606:	e005      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005608:	4b30      	ldr	r3, [pc, #192]	; (80056cc <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005610:	2b00      	cmp	r3, #0
 8005612:	d0ef      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8005614:	7cfb      	ldrb	r3, [r7, #19]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d15a      	bne.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800561a:	4b2b      	ldr	r3, [pc, #172]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800561c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005620:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005624:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d01e      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0xde>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005630:	697a      	ldr	r2, [r7, #20]
 8005632:	429a      	cmp	r2, r3
 8005634:	d019      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005636:	4b24      	ldr	r3, [pc, #144]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800563c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005640:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005642:	4b21      	ldr	r3, [pc, #132]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005644:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005648:	4a1f      	ldr	r2, [pc, #124]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800564a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800564e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005652:	4b1d      	ldr	r3, [pc, #116]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005658:	4a1b      	ldr	r2, [pc, #108]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800565a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800565e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005662:	4a19      	ldr	r2, [pc, #100]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	f003 0301 	and.w	r3, r3, #1
 8005670:	2b00      	cmp	r3, #0
 8005672:	d016      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005674:	f7fd fe30 	bl	80032d8 <HAL_GetTick>
 8005678:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800567a:	e00b      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800567c:	f7fd fe2c 	bl	80032d8 <HAL_GetTick>
 8005680:	4602      	mov	r2, r0
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	f241 3288 	movw	r2, #5000	; 0x1388
 800568a:	4293      	cmp	r3, r2
 800568c:	d902      	bls.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	74fb      	strb	r3, [r7, #19]
            break;
 8005692:	e006      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005694:	4b0c      	ldr	r3, [pc, #48]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d0ec      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80056a2:	7cfb      	ldrb	r3, [r7, #19]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d10b      	bne.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056a8:	4b07      	ldr	r3, [pc, #28]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80056aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b6:	4904      	ldr	r1, [pc, #16]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80056b8:	4313      	orrs	r3, r2
 80056ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80056be:	e009      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80056c0:	7cfb      	ldrb	r3, [r7, #19]
 80056c2:	74bb      	strb	r3, [r7, #18]
 80056c4:	e006      	b.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80056c6:	bf00      	nop
 80056c8:	40021000 	.word	0x40021000
 80056cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056d0:	7cfb      	ldrb	r3, [r7, #19]
 80056d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80056d4:	7c7b      	ldrb	r3, [r7, #17]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d105      	bne.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056da:	4b6e      	ldr	r3, [pc, #440]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80056dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056de:	4a6d      	ldr	r2, [pc, #436]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80056e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00a      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056f2:	4b68      	ldr	r3, [pc, #416]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80056f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f8:	f023 0203 	bic.w	r2, r3, #3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	4964      	ldr	r1, [pc, #400]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005702:	4313      	orrs	r3, r2
 8005704:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0302 	and.w	r3, r3, #2
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00a      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005714:	4b5f      	ldr	r3, [pc, #380]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005716:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800571a:	f023 020c 	bic.w	r2, r3, #12
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	495c      	ldr	r1, [pc, #368]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005724:	4313      	orrs	r3, r2
 8005726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0304 	and.w	r3, r3, #4
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00a      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005736:	4b57      	ldr	r3, [pc, #348]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005738:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800573c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	4953      	ldr	r1, [pc, #332]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005746:	4313      	orrs	r3, r2
 8005748:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0320 	and.w	r3, r3, #32
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00a      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005758:	4b4e      	ldr	r3, [pc, #312]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800575a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800575e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	494b      	ldr	r1, [pc, #300]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005768:	4313      	orrs	r3, r2
 800576a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00a      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800577a:	4b46      	ldr	r3, [pc, #280]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800577c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005780:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a1b      	ldr	r3, [r3, #32]
 8005788:	4942      	ldr	r1, [pc, #264]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800578a:	4313      	orrs	r3, r2
 800578c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00a      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800579c:	4b3d      	ldr	r3, [pc, #244]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800579e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057aa:	493a      	ldr	r1, [pc, #232]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00a      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057be:	4b35      	ldr	r3, [pc, #212]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057c4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	4931      	ldr	r1, [pc, #196]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057ce:	4313      	orrs	r3, r2
 80057d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d00a      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057e0:	4b2c      	ldr	r3, [pc, #176]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057e6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	4929      	ldr	r1, [pc, #164]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057f0:	4313      	orrs	r3, r2
 80057f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00a      	beq.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005802:	4b24      	ldr	r3, [pc, #144]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005808:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	69db      	ldr	r3, [r3, #28]
 8005810:	4920      	ldr	r1, [pc, #128]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005812:	4313      	orrs	r3, r2
 8005814:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d015      	beq.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005824:	4b1b      	ldr	r3, [pc, #108]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800582a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005832:	4918      	ldr	r1, [pc, #96]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005834:	4313      	orrs	r3, r2
 8005836:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800583e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005842:	d105      	bne.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005844:	4b13      	ldr	r3, [pc, #76]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	4a12      	ldr	r2, [pc, #72]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800584a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800584e:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d015      	beq.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800585c:	4b0d      	ldr	r3, [pc, #52]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800585e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005862:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800586a:	490a      	ldr	r1, [pc, #40]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800586c:	4313      	orrs	r3, r2
 800586e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005876:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800587a:	d105      	bne.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800587c:	4b05      	ldr	r3, [pc, #20]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	4a04      	ldr	r2, [pc, #16]	; (8005894 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005882:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005886:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005888:	7cbb      	ldrb	r3, [r7, #18]
}
 800588a:	4618      	mov	r0, r3
 800588c:	3718      	adds	r7, #24
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	40021000 	.word	0x40021000

08005898 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d101      	bne.n	80058aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e040      	b.n	800592c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d106      	bne.n	80058c0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f7fd fb0e 	bl	8002edc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2224      	movs	r2, #36	; 0x24
 80058c4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 0201 	bic.w	r2, r2, #1
 80058d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d002      	beq.n	80058e4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fdd8 	bl	8006494 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 fb7b 	bl	8005fe0 <UART_SetConfig>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d101      	bne.n	80058f4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e01b      	b.n	800592c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	685a      	ldr	r2, [r3, #4]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005902:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	689a      	ldr	r2, [r3, #8]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005912:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0201 	orr.w	r2, r2, #1
 8005922:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 fe57 	bl	80065d8 <UART_CheckIdleState>
 800592a:	4603      	mov	r3, r0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3708      	adds	r7, #8
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b08a      	sub	sp, #40	; 0x28
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	4613      	mov	r3, r2
 8005940:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005948:	2b20      	cmp	r3, #32
 800594a:	d137      	bne.n	80059bc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d002      	beq.n	8005958 <HAL_UART_Receive_IT+0x24>
 8005952:	88fb      	ldrh	r3, [r7, #6]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d101      	bne.n	800595c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e030      	b.n	80059be <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2200      	movs	r2, #0
 8005960:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a18      	ldr	r2, [pc, #96]	; (80059c8 <HAL_UART_Receive_IT+0x94>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d01f      	beq.n	80059ac <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d018      	beq.n	80059ac <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	e853 3f00 	ldrex	r3, [r3]
 8005986:	613b      	str	r3, [r7, #16]
   return(result);
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800598e:	627b      	str	r3, [r7, #36]	; 0x24
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	461a      	mov	r2, r3
 8005996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005998:	623b      	str	r3, [r7, #32]
 800599a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599c:	69f9      	ldr	r1, [r7, #28]
 800599e:	6a3a      	ldr	r2, [r7, #32]
 80059a0:	e841 2300 	strex	r3, r2, [r1]
 80059a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1e6      	bne.n	800597a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80059ac:	88fb      	ldrh	r3, [r7, #6]
 80059ae:	461a      	mov	r2, r3
 80059b0:	68b9      	ldr	r1, [r7, #8]
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f000 ff20 	bl	80067f8 <UART_Start_Receive_IT>
 80059b8:	4603      	mov	r3, r0
 80059ba:	e000      	b.n	80059be <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80059bc:	2302      	movs	r3, #2
  }
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3728      	adds	r7, #40	; 0x28
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	40008000 	.word	0x40008000

080059cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b0ba      	sub	sp, #232	; 0xe8
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80059f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80059f6:	f640 030f 	movw	r3, #2063	; 0x80f
 80059fa:	4013      	ands	r3, r2
 80059fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005a00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d115      	bne.n	8005a34 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005a08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a0c:	f003 0320 	and.w	r3, r3, #32
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00f      	beq.n	8005a34 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005a14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a18:	f003 0320 	and.w	r3, r3, #32
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d009      	beq.n	8005a34 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f000 82ae 	beq.w	8005f86 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	4798      	blx	r3
      }
      return;
 8005a32:	e2a8      	b.n	8005f86 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005a34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f000 8117 	beq.w	8005c6c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005a3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a42:	f003 0301 	and.w	r3, r3, #1
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d106      	bne.n	8005a58 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005a4a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005a4e:	4b85      	ldr	r3, [pc, #532]	; (8005c64 <HAL_UART_IRQHandler+0x298>)
 8005a50:	4013      	ands	r3, r2
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f000 810a 	beq.w	8005c6c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a5c:	f003 0301 	and.w	r3, r3, #1
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d011      	beq.n	8005a88 <HAL_UART_IRQHandler+0xbc>
 8005a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00b      	beq.n	8005a88 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2201      	movs	r2, #1
 8005a76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a7e:	f043 0201 	orr.w	r2, r3, #1
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d011      	beq.n	8005ab8 <HAL_UART_IRQHandler+0xec>
 8005a94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a98:	f003 0301 	and.w	r3, r3, #1
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00b      	beq.n	8005ab8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2202      	movs	r2, #2
 8005aa6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005aae:	f043 0204 	orr.w	r2, r3, #4
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005abc:	f003 0304 	and.w	r3, r3, #4
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d011      	beq.n	8005ae8 <HAL_UART_IRQHandler+0x11c>
 8005ac4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ac8:	f003 0301 	and.w	r3, r3, #1
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00b      	beq.n	8005ae8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2204      	movs	r2, #4
 8005ad6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ade:	f043 0202 	orr.w	r2, r3, #2
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aec:	f003 0308 	and.w	r3, r3, #8
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d017      	beq.n	8005b24 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005af8:	f003 0320 	and.w	r3, r3, #32
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d105      	bne.n	8005b0c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005b00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b04:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d00b      	beq.n	8005b24 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2208      	movs	r2, #8
 8005b12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b1a:	f043 0208 	orr.w	r2, r3, #8
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005b24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d012      	beq.n	8005b56 <HAL_UART_IRQHandler+0x18a>
 8005b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d00c      	beq.n	8005b56 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b4c:	f043 0220 	orr.w	r2, r3, #32
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	f000 8214 	beq.w	8005f8a <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b66:	f003 0320 	and.w	r3, r3, #32
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00d      	beq.n	8005b8a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005b6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b72:	f003 0320 	and.w	r3, r3, #32
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d007      	beq.n	8005b8a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d003      	beq.n	8005b8a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b90:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b9e:	2b40      	cmp	r3, #64	; 0x40
 8005ba0:	d005      	beq.n	8005bae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005ba2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ba6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d04f      	beq.n	8005c4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 fee8 	bl	8006984 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bbe:	2b40      	cmp	r3, #64	; 0x40
 8005bc0:	d141      	bne.n	8005c46 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	3308      	adds	r3, #8
 8005bc8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005bd0:	e853 3f00 	ldrex	r3, [r3]
 8005bd4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005bd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005bdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005be0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	3308      	adds	r3, #8
 8005bea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005bee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005bf2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005bfa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005bfe:	e841 2300 	strex	r3, r2, [r1]
 8005c02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005c06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d1d9      	bne.n	8005bc2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d013      	beq.n	8005c3e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c1a:	4a13      	ldr	r2, [pc, #76]	; (8005c68 <HAL_UART_IRQHandler+0x29c>)
 8005c1c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c22:	4618      	mov	r0, r3
 8005c24:	f7fd fcd7 	bl	80035d6 <HAL_DMA_Abort_IT>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d017      	beq.n	8005c5e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005c38:	4610      	mov	r0, r2
 8005c3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c3c:	e00f      	b.n	8005c5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f9b8 	bl	8005fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c44:	e00b      	b.n	8005c5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 f9b4 	bl	8005fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c4c:	e007      	b.n	8005c5e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f000 f9b0 	bl	8005fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8005c5c:	e195      	b.n	8005f8a <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c5e:	bf00      	nop
    return;
 8005c60:	e193      	b.n	8005f8a <HAL_UART_IRQHandler+0x5be>
 8005c62:	bf00      	nop
 8005c64:	04000120 	.word	0x04000120
 8005c68:	08006a4d 	.word	0x08006a4d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	f040 814e 	bne.w	8005f12 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c7a:	f003 0310 	and.w	r3, r3, #16
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f000 8147 	beq.w	8005f12 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c88:	f003 0310 	and.w	r3, r3, #16
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f000 8140 	beq.w	8005f12 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	2210      	movs	r2, #16
 8005c98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca4:	2b40      	cmp	r3, #64	; 0x40
 8005ca6:	f040 80b8 	bne.w	8005e1a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005cb6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	f000 8167 	beq.w	8005f8e <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005cc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	f080 815f 	bcs.w	8005f8e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005cd6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 0320 	and.w	r3, r3, #32
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	f040 8086 	bne.w	8005df8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005cf8:	e853 3f00 	ldrex	r3, [r3]
 8005cfc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005d00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005d04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	461a      	mov	r2, r3
 8005d12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005d16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005d1a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005d22:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005d26:	e841 2300 	strex	r3, r2, [r1]
 8005d2a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005d2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1da      	bne.n	8005cec <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	3308      	adds	r3, #8
 8005d3c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d40:	e853 3f00 	ldrex	r3, [r3]
 8005d44:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d48:	f023 0301 	bic.w	r3, r3, #1
 8005d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	3308      	adds	r3, #8
 8005d56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d5a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d5e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d60:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d62:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d66:	e841 2300 	strex	r3, r2, [r1]
 8005d6a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1e1      	bne.n	8005d36 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	3308      	adds	r3, #8
 8005d78:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d7c:	e853 3f00 	ldrex	r3, [r3]
 8005d80:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	3308      	adds	r3, #8
 8005d92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d96:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d98:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d9c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d9e:	e841 2300 	strex	r3, r2, [r1]
 8005da2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005da4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1e3      	bne.n	8005d72 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2220      	movs	r2, #32
 8005dae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dc0:	e853 3f00 	ldrex	r3, [r3]
 8005dc4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005dc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dc8:	f023 0310 	bic.w	r3, r3, #16
 8005dcc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005dda:	65bb      	str	r3, [r7, #88]	; 0x58
 8005ddc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dde:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005de0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005de2:	e841 2300 	strex	r3, r2, [r1]
 8005de6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005de8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1e4      	bne.n	8005db8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005df2:	4618      	mov	r0, r3
 8005df4:	f7fd fbb1 	bl	800355a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	4619      	mov	r1, r3
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f8d8 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005e18:	e0b9      	b.n	8005f8e <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	1ad3      	subs	r3, r2, r3
 8005e2a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f000 80ab 	beq.w	8005f92 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8005e3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 80a6 	beq.w	8005f92 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e4e:	e853 3f00 	ldrex	r3, [r3]
 8005e52:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e5a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	461a      	mov	r2, r3
 8005e64:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005e68:	647b      	str	r3, [r7, #68]	; 0x44
 8005e6a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e70:	e841 2300 	strex	r3, r2, [r1]
 8005e74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1e4      	bne.n	8005e46 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	3308      	adds	r3, #8
 8005e82:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e86:	e853 3f00 	ldrex	r3, [r3]
 8005e8a:	623b      	str	r3, [r7, #32]
   return(result);
 8005e8c:	6a3b      	ldr	r3, [r7, #32]
 8005e8e:	f023 0301 	bic.w	r3, r3, #1
 8005e92:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	3308      	adds	r3, #8
 8005e9c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005ea0:	633a      	str	r2, [r7, #48]	; 0x30
 8005ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ea6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ea8:	e841 2300 	strex	r3, r2, [r1]
 8005eac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1e3      	bne.n	8005e7c <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2220      	movs	r2, #32
 8005eb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	e853 3f00 	ldrex	r3, [r3]
 8005ed4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f023 0310 	bic.w	r3, r3, #16
 8005edc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005eea:	61fb      	str	r3, [r7, #28]
 8005eec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eee:	69b9      	ldr	r1, [r7, #24]
 8005ef0:	69fa      	ldr	r2, [r7, #28]
 8005ef2:	e841 2300 	strex	r3, r2, [r1]
 8005ef6:	617b      	str	r3, [r7, #20]
   return(result);
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1e4      	bne.n	8005ec8 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2202      	movs	r2, #2
 8005f02:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f08:	4619      	mov	r1, r3
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f000 f85c 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f10:	e03f      	b.n	8005f92 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00e      	beq.n	8005f3c <HAL_UART_IRQHandler+0x570>
 8005f1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d008      	beq.n	8005f3c <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005f32:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 ff85 	bl	8006e44 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f3a:	e02d      	b.n	8005f98 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005f3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00e      	beq.n	8005f66 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005f48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d008      	beq.n	8005f66 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d01c      	beq.n	8005f96 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	4798      	blx	r3
    }
    return;
 8005f64:	e017      	b.n	8005f96 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d012      	beq.n	8005f98 <HAL_UART_IRQHandler+0x5cc>
 8005f72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00c      	beq.n	8005f98 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 fd7a 	bl	8006a78 <UART_EndTransmit_IT>
    return;
 8005f84:	e008      	b.n	8005f98 <HAL_UART_IRQHandler+0x5cc>
      return;
 8005f86:	bf00      	nop
 8005f88:	e006      	b.n	8005f98 <HAL_UART_IRQHandler+0x5cc>
    return;
 8005f8a:	bf00      	nop
 8005f8c:	e004      	b.n	8005f98 <HAL_UART_IRQHandler+0x5cc>
      return;
 8005f8e:	bf00      	nop
 8005f90:	e002      	b.n	8005f98 <HAL_UART_IRQHandler+0x5cc>
      return;
 8005f92:	bf00      	nop
 8005f94:	e000      	b.n	8005f98 <HAL_UART_IRQHandler+0x5cc>
    return;
 8005f96:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005f98:	37e8      	adds	r7, #232	; 0xe8
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop

08005fa0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fe0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fe4:	b08a      	sub	sp, #40	; 0x28
 8005fe6:	af00      	add	r7, sp, #0
 8005fe8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fea:	2300      	movs	r3, #0
 8005fec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	689a      	ldr	r2, [r3, #8]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	431a      	orrs	r2, r3
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	431a      	orrs	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	69db      	ldr	r3, [r3, #28]
 8006004:	4313      	orrs	r3, r2
 8006006:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	4b9e      	ldr	r3, [pc, #632]	; (8006288 <UART_SetConfig+0x2a8>)
 8006010:	4013      	ands	r3, r2
 8006012:	68fa      	ldr	r2, [r7, #12]
 8006014:	6812      	ldr	r2, [r2, #0]
 8006016:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006018:	430b      	orrs	r3, r1
 800601a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	68da      	ldr	r2, [r3, #12]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a93      	ldr	r2, [pc, #588]	; (800628c <UART_SetConfig+0x2ac>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d004      	beq.n	800604c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6a1b      	ldr	r3, [r3, #32]
 8006046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006048:	4313      	orrs	r3, r2
 800604a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800605c:	430a      	orrs	r2, r1
 800605e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a8a      	ldr	r2, [pc, #552]	; (8006290 <UART_SetConfig+0x2b0>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d126      	bne.n	80060b8 <UART_SetConfig+0xd8>
 800606a:	4b8a      	ldr	r3, [pc, #552]	; (8006294 <UART_SetConfig+0x2b4>)
 800606c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006070:	f003 0303 	and.w	r3, r3, #3
 8006074:	2b03      	cmp	r3, #3
 8006076:	d81b      	bhi.n	80060b0 <UART_SetConfig+0xd0>
 8006078:	a201      	add	r2, pc, #4	; (adr r2, 8006080 <UART_SetConfig+0xa0>)
 800607a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607e:	bf00      	nop
 8006080:	08006091 	.word	0x08006091
 8006084:	080060a1 	.word	0x080060a1
 8006088:	08006099 	.word	0x08006099
 800608c:	080060a9 	.word	0x080060a9
 8006090:	2301      	movs	r3, #1
 8006092:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006096:	e0ab      	b.n	80061f0 <UART_SetConfig+0x210>
 8006098:	2302      	movs	r3, #2
 800609a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800609e:	e0a7      	b.n	80061f0 <UART_SetConfig+0x210>
 80060a0:	2304      	movs	r3, #4
 80060a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060a6:	e0a3      	b.n	80061f0 <UART_SetConfig+0x210>
 80060a8:	2308      	movs	r3, #8
 80060aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060ae:	e09f      	b.n	80061f0 <UART_SetConfig+0x210>
 80060b0:	2310      	movs	r3, #16
 80060b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060b6:	e09b      	b.n	80061f0 <UART_SetConfig+0x210>
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a76      	ldr	r2, [pc, #472]	; (8006298 <UART_SetConfig+0x2b8>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d138      	bne.n	8006134 <UART_SetConfig+0x154>
 80060c2:	4b74      	ldr	r3, [pc, #464]	; (8006294 <UART_SetConfig+0x2b4>)
 80060c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060c8:	f003 030c 	and.w	r3, r3, #12
 80060cc:	2b0c      	cmp	r3, #12
 80060ce:	d82d      	bhi.n	800612c <UART_SetConfig+0x14c>
 80060d0:	a201      	add	r2, pc, #4	; (adr r2, 80060d8 <UART_SetConfig+0xf8>)
 80060d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d6:	bf00      	nop
 80060d8:	0800610d 	.word	0x0800610d
 80060dc:	0800612d 	.word	0x0800612d
 80060e0:	0800612d 	.word	0x0800612d
 80060e4:	0800612d 	.word	0x0800612d
 80060e8:	0800611d 	.word	0x0800611d
 80060ec:	0800612d 	.word	0x0800612d
 80060f0:	0800612d 	.word	0x0800612d
 80060f4:	0800612d 	.word	0x0800612d
 80060f8:	08006115 	.word	0x08006115
 80060fc:	0800612d 	.word	0x0800612d
 8006100:	0800612d 	.word	0x0800612d
 8006104:	0800612d 	.word	0x0800612d
 8006108:	08006125 	.word	0x08006125
 800610c:	2300      	movs	r3, #0
 800610e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006112:	e06d      	b.n	80061f0 <UART_SetConfig+0x210>
 8006114:	2302      	movs	r3, #2
 8006116:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800611a:	e069      	b.n	80061f0 <UART_SetConfig+0x210>
 800611c:	2304      	movs	r3, #4
 800611e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006122:	e065      	b.n	80061f0 <UART_SetConfig+0x210>
 8006124:	2308      	movs	r3, #8
 8006126:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800612a:	e061      	b.n	80061f0 <UART_SetConfig+0x210>
 800612c:	2310      	movs	r3, #16
 800612e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006132:	e05d      	b.n	80061f0 <UART_SetConfig+0x210>
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a58      	ldr	r2, [pc, #352]	; (800629c <UART_SetConfig+0x2bc>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d125      	bne.n	800618a <UART_SetConfig+0x1aa>
 800613e:	4b55      	ldr	r3, [pc, #340]	; (8006294 <UART_SetConfig+0x2b4>)
 8006140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006144:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006148:	2b30      	cmp	r3, #48	; 0x30
 800614a:	d016      	beq.n	800617a <UART_SetConfig+0x19a>
 800614c:	2b30      	cmp	r3, #48	; 0x30
 800614e:	d818      	bhi.n	8006182 <UART_SetConfig+0x1a2>
 8006150:	2b20      	cmp	r3, #32
 8006152:	d00a      	beq.n	800616a <UART_SetConfig+0x18a>
 8006154:	2b20      	cmp	r3, #32
 8006156:	d814      	bhi.n	8006182 <UART_SetConfig+0x1a2>
 8006158:	2b00      	cmp	r3, #0
 800615a:	d002      	beq.n	8006162 <UART_SetConfig+0x182>
 800615c:	2b10      	cmp	r3, #16
 800615e:	d008      	beq.n	8006172 <UART_SetConfig+0x192>
 8006160:	e00f      	b.n	8006182 <UART_SetConfig+0x1a2>
 8006162:	2300      	movs	r3, #0
 8006164:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006168:	e042      	b.n	80061f0 <UART_SetConfig+0x210>
 800616a:	2302      	movs	r3, #2
 800616c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006170:	e03e      	b.n	80061f0 <UART_SetConfig+0x210>
 8006172:	2304      	movs	r3, #4
 8006174:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006178:	e03a      	b.n	80061f0 <UART_SetConfig+0x210>
 800617a:	2308      	movs	r3, #8
 800617c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006180:	e036      	b.n	80061f0 <UART_SetConfig+0x210>
 8006182:	2310      	movs	r3, #16
 8006184:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006188:	e032      	b.n	80061f0 <UART_SetConfig+0x210>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a3f      	ldr	r2, [pc, #252]	; (800628c <UART_SetConfig+0x2ac>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d12a      	bne.n	80061ea <UART_SetConfig+0x20a>
 8006194:	4b3f      	ldr	r3, [pc, #252]	; (8006294 <UART_SetConfig+0x2b4>)
 8006196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800619a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800619e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061a2:	d01a      	beq.n	80061da <UART_SetConfig+0x1fa>
 80061a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80061a8:	d81b      	bhi.n	80061e2 <UART_SetConfig+0x202>
 80061aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061ae:	d00c      	beq.n	80061ca <UART_SetConfig+0x1ea>
 80061b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061b4:	d815      	bhi.n	80061e2 <UART_SetConfig+0x202>
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d003      	beq.n	80061c2 <UART_SetConfig+0x1e2>
 80061ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061be:	d008      	beq.n	80061d2 <UART_SetConfig+0x1f2>
 80061c0:	e00f      	b.n	80061e2 <UART_SetConfig+0x202>
 80061c2:	2300      	movs	r3, #0
 80061c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061c8:	e012      	b.n	80061f0 <UART_SetConfig+0x210>
 80061ca:	2302      	movs	r3, #2
 80061cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061d0:	e00e      	b.n	80061f0 <UART_SetConfig+0x210>
 80061d2:	2304      	movs	r3, #4
 80061d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061d8:	e00a      	b.n	80061f0 <UART_SetConfig+0x210>
 80061da:	2308      	movs	r3, #8
 80061dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061e0:	e006      	b.n	80061f0 <UART_SetConfig+0x210>
 80061e2:	2310      	movs	r3, #16
 80061e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80061e8:	e002      	b.n	80061f0 <UART_SetConfig+0x210>
 80061ea:	2310      	movs	r3, #16
 80061ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a25      	ldr	r2, [pc, #148]	; (800628c <UART_SetConfig+0x2ac>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	f040 808a 	bne.w	8006310 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80061fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006200:	2b08      	cmp	r3, #8
 8006202:	d824      	bhi.n	800624e <UART_SetConfig+0x26e>
 8006204:	a201      	add	r2, pc, #4	; (adr r2, 800620c <UART_SetConfig+0x22c>)
 8006206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620a:	bf00      	nop
 800620c:	08006231 	.word	0x08006231
 8006210:	0800624f 	.word	0x0800624f
 8006214:	08006239 	.word	0x08006239
 8006218:	0800624f 	.word	0x0800624f
 800621c:	0800623f 	.word	0x0800623f
 8006220:	0800624f 	.word	0x0800624f
 8006224:	0800624f 	.word	0x0800624f
 8006228:	0800624f 	.word	0x0800624f
 800622c:	08006247 	.word	0x08006247
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006230:	f7ff f920 	bl	8005474 <HAL_RCC_GetPCLK1Freq>
 8006234:	61f8      	str	r0, [r7, #28]
        break;
 8006236:	e010      	b.n	800625a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006238:	4b19      	ldr	r3, [pc, #100]	; (80062a0 <UART_SetConfig+0x2c0>)
 800623a:	61fb      	str	r3, [r7, #28]
        break;
 800623c:	e00d      	b.n	800625a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800623e:	f7ff f881 	bl	8005344 <HAL_RCC_GetSysClockFreq>
 8006242:	61f8      	str	r0, [r7, #28]
        break;
 8006244:	e009      	b.n	800625a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800624a:	61fb      	str	r3, [r7, #28]
        break;
 800624c:	e005      	b.n	800625a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800624e:	2300      	movs	r3, #0
 8006250:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006258:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	2b00      	cmp	r3, #0
 800625e:	f000 8109 	beq.w	8006474 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	685a      	ldr	r2, [r3, #4]
 8006266:	4613      	mov	r3, r2
 8006268:	005b      	lsls	r3, r3, #1
 800626a:	4413      	add	r3, r2
 800626c:	69fa      	ldr	r2, [r7, #28]
 800626e:	429a      	cmp	r2, r3
 8006270:	d305      	bcc.n	800627e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006278:	69fa      	ldr	r2, [r7, #28]
 800627a:	429a      	cmp	r2, r3
 800627c:	d912      	bls.n	80062a4 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006284:	e0f6      	b.n	8006474 <UART_SetConfig+0x494>
 8006286:	bf00      	nop
 8006288:	efff69f3 	.word	0xefff69f3
 800628c:	40008000 	.word	0x40008000
 8006290:	40013800 	.word	0x40013800
 8006294:	40021000 	.word	0x40021000
 8006298:	40004400 	.word	0x40004400
 800629c:	40004800 	.word	0x40004800
 80062a0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	2200      	movs	r2, #0
 80062a8:	461c      	mov	r4, r3
 80062aa:	4615      	mov	r5, r2
 80062ac:	f04f 0200 	mov.w	r2, #0
 80062b0:	f04f 0300 	mov.w	r3, #0
 80062b4:	022b      	lsls	r3, r5, #8
 80062b6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80062ba:	0222      	lsls	r2, r4, #8
 80062bc:	68f9      	ldr	r1, [r7, #12]
 80062be:	6849      	ldr	r1, [r1, #4]
 80062c0:	0849      	lsrs	r1, r1, #1
 80062c2:	2000      	movs	r0, #0
 80062c4:	4688      	mov	r8, r1
 80062c6:	4681      	mov	r9, r0
 80062c8:	eb12 0a08 	adds.w	sl, r2, r8
 80062cc:	eb43 0b09 	adc.w	fp, r3, r9
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	603b      	str	r3, [r7, #0]
 80062d8:	607a      	str	r2, [r7, #4]
 80062da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062de:	4650      	mov	r0, sl
 80062e0:	4659      	mov	r1, fp
 80062e2:	f7fa fcdb 	bl	8000c9c <__aeabi_uldivmod>
 80062e6:	4602      	mov	r2, r0
 80062e8:	460b      	mov	r3, r1
 80062ea:	4613      	mov	r3, r2
 80062ec:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80062f4:	d308      	bcc.n	8006308 <UART_SetConfig+0x328>
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80062fc:	d204      	bcs.n	8006308 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	69ba      	ldr	r2, [r7, #24]
 8006304:	60da      	str	r2, [r3, #12]
 8006306:	e0b5      	b.n	8006474 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800630e:	e0b1      	b.n	8006474 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	69db      	ldr	r3, [r3, #28]
 8006314:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006318:	d15d      	bne.n	80063d6 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800631a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800631e:	2b08      	cmp	r3, #8
 8006320:	d827      	bhi.n	8006372 <UART_SetConfig+0x392>
 8006322:	a201      	add	r2, pc, #4	; (adr r2, 8006328 <UART_SetConfig+0x348>)
 8006324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006328:	0800634d 	.word	0x0800634d
 800632c:	08006355 	.word	0x08006355
 8006330:	0800635d 	.word	0x0800635d
 8006334:	08006373 	.word	0x08006373
 8006338:	08006363 	.word	0x08006363
 800633c:	08006373 	.word	0x08006373
 8006340:	08006373 	.word	0x08006373
 8006344:	08006373 	.word	0x08006373
 8006348:	0800636b 	.word	0x0800636b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800634c:	f7ff f892 	bl	8005474 <HAL_RCC_GetPCLK1Freq>
 8006350:	61f8      	str	r0, [r7, #28]
        break;
 8006352:	e014      	b.n	800637e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006354:	f7ff f8a4 	bl	80054a0 <HAL_RCC_GetPCLK2Freq>
 8006358:	61f8      	str	r0, [r7, #28]
        break;
 800635a:	e010      	b.n	800637e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800635c:	4b4c      	ldr	r3, [pc, #304]	; (8006490 <UART_SetConfig+0x4b0>)
 800635e:	61fb      	str	r3, [r7, #28]
        break;
 8006360:	e00d      	b.n	800637e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006362:	f7fe ffef 	bl	8005344 <HAL_RCC_GetSysClockFreq>
 8006366:	61f8      	str	r0, [r7, #28]
        break;
 8006368:	e009      	b.n	800637e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800636a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800636e:	61fb      	str	r3, [r7, #28]
        break;
 8006370:	e005      	b.n	800637e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8006372:	2300      	movs	r3, #0
 8006374:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800637c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d077      	beq.n	8006474 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	005a      	lsls	r2, r3, #1
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	085b      	lsrs	r3, r3, #1
 800638e:	441a      	add	r2, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	fbb2 f3f3 	udiv	r3, r2, r3
 8006398:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	2b0f      	cmp	r3, #15
 800639e:	d916      	bls.n	80063ce <UART_SetConfig+0x3ee>
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063a6:	d212      	bcs.n	80063ce <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063a8:	69bb      	ldr	r3, [r7, #24]
 80063aa:	b29b      	uxth	r3, r3
 80063ac:	f023 030f 	bic.w	r3, r3, #15
 80063b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	085b      	lsrs	r3, r3, #1
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	f003 0307 	and.w	r3, r3, #7
 80063bc:	b29a      	uxth	r2, r3
 80063be:	8afb      	ldrh	r3, [r7, #22]
 80063c0:	4313      	orrs	r3, r2
 80063c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	8afa      	ldrh	r2, [r7, #22]
 80063ca:	60da      	str	r2, [r3, #12]
 80063cc:	e052      	b.n	8006474 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80063d4:	e04e      	b.n	8006474 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80063da:	2b08      	cmp	r3, #8
 80063dc:	d827      	bhi.n	800642e <UART_SetConfig+0x44e>
 80063de:	a201      	add	r2, pc, #4	; (adr r2, 80063e4 <UART_SetConfig+0x404>)
 80063e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e4:	08006409 	.word	0x08006409
 80063e8:	08006411 	.word	0x08006411
 80063ec:	08006419 	.word	0x08006419
 80063f0:	0800642f 	.word	0x0800642f
 80063f4:	0800641f 	.word	0x0800641f
 80063f8:	0800642f 	.word	0x0800642f
 80063fc:	0800642f 	.word	0x0800642f
 8006400:	0800642f 	.word	0x0800642f
 8006404:	08006427 	.word	0x08006427
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006408:	f7ff f834 	bl	8005474 <HAL_RCC_GetPCLK1Freq>
 800640c:	61f8      	str	r0, [r7, #28]
        break;
 800640e:	e014      	b.n	800643a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006410:	f7ff f846 	bl	80054a0 <HAL_RCC_GetPCLK2Freq>
 8006414:	61f8      	str	r0, [r7, #28]
        break;
 8006416:	e010      	b.n	800643a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006418:	4b1d      	ldr	r3, [pc, #116]	; (8006490 <UART_SetConfig+0x4b0>)
 800641a:	61fb      	str	r3, [r7, #28]
        break;
 800641c:	e00d      	b.n	800643a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800641e:	f7fe ff91 	bl	8005344 <HAL_RCC_GetSysClockFreq>
 8006422:	61f8      	str	r0, [r7, #28]
        break;
 8006424:	e009      	b.n	800643a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006426:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800642a:	61fb      	str	r3, [r7, #28]
        break;
 800642c:	e005      	b.n	800643a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800642e:	2300      	movs	r3, #0
 8006430:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006438:	bf00      	nop
    }

    if (pclk != 0U)
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d019      	beq.n	8006474 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	085a      	lsrs	r2, r3, #1
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	441a      	add	r2, r3
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006452:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	2b0f      	cmp	r3, #15
 8006458:	d909      	bls.n	800646e <UART_SetConfig+0x48e>
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006460:	d205      	bcs.n	800646e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	b29a      	uxth	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	60da      	str	r2, [r3, #12]
 800646c:	e002      	b.n	8006474 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006480:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006484:	4618      	mov	r0, r3
 8006486:	3728      	adds	r7, #40	; 0x28
 8006488:	46bd      	mov	sp, r7
 800648a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800648e:	bf00      	nop
 8006490:	00f42400 	.word	0x00f42400

08006494 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006494:	b480      	push	{r7}
 8006496:	b083      	sub	sp, #12
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a0:	f003 0308 	and.w	r3, r3, #8
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d00a      	beq.n	80064be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	430a      	orrs	r2, r1
 80064bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c2:	f003 0301 	and.w	r3, r3, #1
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00a      	beq.n	80064e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e4:	f003 0302 	and.w	r3, r3, #2
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d00a      	beq.n	8006502 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	430a      	orrs	r2, r1
 8006500:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006506:	f003 0304 	and.w	r3, r3, #4
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00a      	beq.n	8006524 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	430a      	orrs	r2, r1
 8006522:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006528:	f003 0310 	and.w	r3, r3, #16
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00a      	beq.n	8006546 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654a:	f003 0320 	and.w	r3, r3, #32
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00a      	beq.n	8006568 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006570:	2b00      	cmp	r3, #0
 8006572:	d01a      	beq.n	80065aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	430a      	orrs	r2, r1
 8006588:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006592:	d10a      	bne.n	80065aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	430a      	orrs	r2, r1
 80065a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d00a      	beq.n	80065cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	430a      	orrs	r2, r1
 80065ca:	605a      	str	r2, [r3, #4]
  }
}
 80065cc:	bf00      	nop
 80065ce:	370c      	adds	r7, #12
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b098      	sub	sp, #96	; 0x60
 80065dc:	af02      	add	r7, sp, #8
 80065de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065e8:	f7fc fe76 	bl	80032d8 <HAL_GetTick>
 80065ec:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0308 	and.w	r3, r3, #8
 80065f8:	2b08      	cmp	r3, #8
 80065fa:	d12e      	bne.n	800665a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006600:	9300      	str	r3, [sp, #0]
 8006602:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006604:	2200      	movs	r2, #0
 8006606:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 f88c 	bl	8006728 <UART_WaitOnFlagUntilTimeout>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d021      	beq.n	800665a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800661e:	e853 3f00 	ldrex	r3, [r3]
 8006622:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006626:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800662a:	653b      	str	r3, [r7, #80]	; 0x50
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	461a      	mov	r2, r3
 8006632:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006634:	647b      	str	r3, [r7, #68]	; 0x44
 8006636:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006638:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800663a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800663c:	e841 2300 	strex	r3, r2, [r1]
 8006640:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006642:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1e6      	bne.n	8006616 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2220      	movs	r2, #32
 800664c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e062      	b.n	8006720 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 0304 	and.w	r3, r3, #4
 8006664:	2b04      	cmp	r3, #4
 8006666:	d149      	bne.n	80066fc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006668:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800666c:	9300      	str	r3, [sp, #0]
 800666e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006670:	2200      	movs	r2, #0
 8006672:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 f856 	bl	8006728 <UART_WaitOnFlagUntilTimeout>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d03c      	beq.n	80066fc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668a:	e853 3f00 	ldrex	r3, [r3]
 800668e:	623b      	str	r3, [r7, #32]
   return(result);
 8006690:	6a3b      	ldr	r3, [r7, #32]
 8006692:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006696:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	461a      	mov	r2, r3
 800669e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066a0:	633b      	str	r3, [r7, #48]	; 0x30
 80066a2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066a8:	e841 2300 	strex	r3, r2, [r1]
 80066ac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80066ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1e6      	bne.n	8006682 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	3308      	adds	r3, #8
 80066ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	e853 3f00 	ldrex	r3, [r3]
 80066c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f023 0301 	bic.w	r3, r3, #1
 80066ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	3308      	adds	r3, #8
 80066d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066d4:	61fa      	str	r2, [r7, #28]
 80066d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d8:	69b9      	ldr	r1, [r7, #24]
 80066da:	69fa      	ldr	r2, [r7, #28]
 80066dc:	e841 2300 	strex	r3, r2, [r1]
 80066e0:	617b      	str	r3, [r7, #20]
   return(result);
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d1e5      	bne.n	80066b4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2220      	movs	r2, #32
 80066ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066f8:	2303      	movs	r3, #3
 80066fa:	e011      	b.n	8006720 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2220      	movs	r2, #32
 8006700:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2220      	movs	r2, #32
 8006706:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800671e:	2300      	movs	r3, #0
}
 8006720:	4618      	mov	r0, r3
 8006722:	3758      	adds	r7, #88	; 0x58
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	603b      	str	r3, [r7, #0]
 8006734:	4613      	mov	r3, r2
 8006736:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006738:	e049      	b.n	80067ce <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006740:	d045      	beq.n	80067ce <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006742:	f7fc fdc9 	bl	80032d8 <HAL_GetTick>
 8006746:	4602      	mov	r2, r0
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	1ad3      	subs	r3, r2, r3
 800674c:	69ba      	ldr	r2, [r7, #24]
 800674e:	429a      	cmp	r2, r3
 8006750:	d302      	bcc.n	8006758 <UART_WaitOnFlagUntilTimeout+0x30>
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d101      	bne.n	800675c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006758:	2303      	movs	r3, #3
 800675a:	e048      	b.n	80067ee <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0304 	and.w	r3, r3, #4
 8006766:	2b00      	cmp	r3, #0
 8006768:	d031      	beq.n	80067ce <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	69db      	ldr	r3, [r3, #28]
 8006770:	f003 0308 	and.w	r3, r3, #8
 8006774:	2b08      	cmp	r3, #8
 8006776:	d110      	bne.n	800679a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2208      	movs	r2, #8
 800677e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	f000 f8ff 	bl	8006984 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2208      	movs	r2, #8
 800678a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2200      	movs	r2, #0
 8006792:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e029      	b.n	80067ee <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	69db      	ldr	r3, [r3, #28]
 80067a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067a8:	d111      	bne.n	80067ce <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067b4:	68f8      	ldr	r0, [r7, #12]
 80067b6:	f000 f8e5 	bl	8006984 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2220      	movs	r2, #32
 80067be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80067ca:	2303      	movs	r3, #3
 80067cc:	e00f      	b.n	80067ee <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	69da      	ldr	r2, [r3, #28]
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	4013      	ands	r3, r2
 80067d8:	68ba      	ldr	r2, [r7, #8]
 80067da:	429a      	cmp	r2, r3
 80067dc:	bf0c      	ite	eq
 80067de:	2301      	moveq	r3, #1
 80067e0:	2300      	movne	r3, #0
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	461a      	mov	r2, r3
 80067e6:	79fb      	ldrb	r3, [r7, #7]
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d0a6      	beq.n	800673a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
	...

080067f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b097      	sub	sp, #92	; 0x5c
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	60f8      	str	r0, [r7, #12]
 8006800:	60b9      	str	r1, [r7, #8]
 8006802:	4613      	mov	r3, r2
 8006804:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	88fa      	ldrh	r2, [r7, #6]
 8006810:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	88fa      	ldrh	r2, [r7, #6]
 8006818:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2200      	movs	r2, #0
 8006820:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800682a:	d10e      	bne.n	800684a <UART_Start_Receive_IT+0x52>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	691b      	ldr	r3, [r3, #16]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d105      	bne.n	8006840 <UART_Start_Receive_IT+0x48>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f240 12ff 	movw	r2, #511	; 0x1ff
 800683a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800683e:	e02d      	b.n	800689c <UART_Start_Receive_IT+0xa4>
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	22ff      	movs	r2, #255	; 0xff
 8006844:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006848:	e028      	b.n	800689c <UART_Start_Receive_IT+0xa4>
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d10d      	bne.n	800686e <UART_Start_Receive_IT+0x76>
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d104      	bne.n	8006864 <UART_Start_Receive_IT+0x6c>
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	22ff      	movs	r2, #255	; 0xff
 800685e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006862:	e01b      	b.n	800689c <UART_Start_Receive_IT+0xa4>
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	227f      	movs	r2, #127	; 0x7f
 8006868:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800686c:	e016      	b.n	800689c <UART_Start_Receive_IT+0xa4>
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006876:	d10d      	bne.n	8006894 <UART_Start_Receive_IT+0x9c>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	691b      	ldr	r3, [r3, #16]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d104      	bne.n	800688a <UART_Start_Receive_IT+0x92>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	227f      	movs	r2, #127	; 0x7f
 8006884:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006888:	e008      	b.n	800689c <UART_Start_Receive_IT+0xa4>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	223f      	movs	r2, #63	; 0x3f
 800688e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006892:	e003      	b.n	800689c <UART_Start_Receive_IT+0xa4>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	2200      	movs	r2, #0
 8006898:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2200      	movs	r2, #0
 80068a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2222      	movs	r2, #34	; 0x22
 80068a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	3308      	adds	r3, #8
 80068b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068b6:	e853 3f00 	ldrex	r3, [r3]
 80068ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068be:	f043 0301 	orr.w	r3, r3, #1
 80068c2:	657b      	str	r3, [r7, #84]	; 0x54
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	3308      	adds	r3, #8
 80068ca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80068cc:	64ba      	str	r2, [r7, #72]	; 0x48
 80068ce:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80068d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068d4:	e841 2300 	strex	r3, r2, [r1]
 80068d8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80068da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1e5      	bne.n	80068ac <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068e8:	d107      	bne.n	80068fa <UART_Start_Receive_IT+0x102>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d103      	bne.n	80068fa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	4a21      	ldr	r2, [pc, #132]	; (800697c <UART_Start_Receive_IT+0x184>)
 80068f6:	669a      	str	r2, [r3, #104]	; 0x68
 80068f8:	e002      	b.n	8006900 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	4a20      	ldr	r2, [pc, #128]	; (8006980 <UART_Start_Receive_IT+0x188>)
 80068fe:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d019      	beq.n	800693c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006910:	e853 3f00 	ldrex	r3, [r3]
 8006914:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006918:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800691c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	461a      	mov	r2, r3
 8006924:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006926:	637b      	str	r3, [r7, #52]	; 0x34
 8006928:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800692c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800692e:	e841 2300 	strex	r3, r2, [r1]
 8006932:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1e6      	bne.n	8006908 <UART_Start_Receive_IT+0x110>
 800693a:	e018      	b.n	800696e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	e853 3f00 	ldrex	r3, [r3]
 8006948:	613b      	str	r3, [r7, #16]
   return(result);
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	f043 0320 	orr.w	r3, r3, #32
 8006950:	653b      	str	r3, [r7, #80]	; 0x50
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	461a      	mov	r2, r3
 8006958:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800695a:	623b      	str	r3, [r7, #32]
 800695c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695e:	69f9      	ldr	r1, [r7, #28]
 8006960:	6a3a      	ldr	r2, [r7, #32]
 8006962:	e841 2300 	strex	r3, r2, [r1]
 8006966:	61bb      	str	r3, [r7, #24]
   return(result);
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1e6      	bne.n	800693c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	375c      	adds	r7, #92	; 0x5c
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr
 800697c:	08006c89 	.word	0x08006c89
 8006980:	08006acd 	.word	0x08006acd

08006984 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006984:	b480      	push	{r7}
 8006986:	b095      	sub	sp, #84	; 0x54
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006994:	e853 3f00 	ldrex	r3, [r3]
 8006998:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800699a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800699c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	461a      	mov	r2, r3
 80069a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069aa:	643b      	str	r3, [r7, #64]	; 0x40
 80069ac:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80069b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80069b2:	e841 2300 	strex	r3, r2, [r1]
 80069b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80069b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1e6      	bne.n	800698c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	3308      	adds	r3, #8
 80069c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c6:	6a3b      	ldr	r3, [r7, #32]
 80069c8:	e853 3f00 	ldrex	r3, [r3]
 80069cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	f023 0301 	bic.w	r3, r3, #1
 80069d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	3308      	adds	r3, #8
 80069dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80069e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80069e6:	e841 2300 	strex	r3, r2, [r1]
 80069ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d1e5      	bne.n	80069be <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d118      	bne.n	8006a2c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	e853 3f00 	ldrex	r3, [r3]
 8006a06:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	f023 0310 	bic.w	r3, r3, #16
 8006a0e:	647b      	str	r3, [r7, #68]	; 0x44
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	461a      	mov	r2, r3
 8006a16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a18:	61bb      	str	r3, [r7, #24]
 8006a1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1c:	6979      	ldr	r1, [r7, #20]
 8006a1e:	69ba      	ldr	r2, [r7, #24]
 8006a20:	e841 2300 	strex	r3, r2, [r1]
 8006a24:	613b      	str	r3, [r7, #16]
   return(result);
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1e6      	bne.n	80069fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006a40:	bf00      	nop
 8006a42:	3754      	adds	r7, #84	; 0x54
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a6a:	68f8      	ldr	r0, [r7, #12]
 8006a6c:	f7ff faa2 	bl	8005fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a70:	bf00      	nop
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b088      	sub	sp, #32
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	e853 3f00 	ldrex	r3, [r3]
 8006a8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a94:	61fb      	str	r3, [r7, #28]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	61bb      	str	r3, [r7, #24]
 8006aa0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa2:	6979      	ldr	r1, [r7, #20]
 8006aa4:	69ba      	ldr	r2, [r7, #24]
 8006aa6:	e841 2300 	strex	r3, r2, [r1]
 8006aaa:	613b      	str	r3, [r7, #16]
   return(result);
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1e6      	bne.n	8006a80 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2220      	movs	r2, #32
 8006ab6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f7ff fa6e 	bl	8005fa0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ac4:	bf00      	nop
 8006ac6:	3720      	adds	r7, #32
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b09c      	sub	sp, #112	; 0x70
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006ada:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ae4:	2b22      	cmp	r3, #34	; 0x22
 8006ae6:	f040 80be 	bne.w	8006c66 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006af0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006af4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006af8:	b2d9      	uxtb	r1, r3
 8006afa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006afe:	b2da      	uxtb	r2, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b04:	400a      	ands	r2, r1
 8006b06:	b2d2      	uxtb	r2, r2
 8006b08:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b0e:	1c5a      	adds	r2, r3, #1
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	b29a      	uxth	r2, r3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f040 80a3 	bne.w	8006c7a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b3c:	e853 3f00 	ldrex	r3, [r3]
 8006b40:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b44:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b48:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	461a      	mov	r2, r3
 8006b50:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006b52:	65bb      	str	r3, [r7, #88]	; 0x58
 8006b54:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b58:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006b60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1e6      	bne.n	8006b34 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	3308      	adds	r3, #8
 8006b6c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b70:	e853 3f00 	ldrex	r3, [r3]
 8006b74:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006b76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b78:	f023 0301 	bic.w	r3, r3, #1
 8006b7c:	667b      	str	r3, [r7, #100]	; 0x64
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	3308      	adds	r3, #8
 8006b84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006b86:	647a      	str	r2, [r7, #68]	; 0x44
 8006b88:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006b8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b8e:	e841 2300 	strex	r3, r2, [r1]
 8006b92:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006b94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d1e5      	bne.n	8006b66 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a34      	ldr	r2, [pc, #208]	; (8006c84 <UART_RxISR_8BIT+0x1b8>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d01f      	beq.n	8006bf8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d018      	beq.n	8006bf8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bce:	e853 3f00 	ldrex	r3, [r3]
 8006bd2:	623b      	str	r3, [r7, #32]
   return(result);
 8006bd4:	6a3b      	ldr	r3, [r7, #32]
 8006bd6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006bda:	663b      	str	r3, [r7, #96]	; 0x60
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	461a      	mov	r2, r3
 8006be2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006be4:	633b      	str	r3, [r7, #48]	; 0x30
 8006be6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006bea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bec:	e841 2300 	strex	r3, r2, [r1]
 8006bf0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d1e6      	bne.n	8006bc6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d12e      	bne.n	8006c5e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	e853 3f00 	ldrex	r3, [r3]
 8006c12:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f023 0310 	bic.w	r3, r3, #16
 8006c1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	461a      	mov	r2, r3
 8006c22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c24:	61fb      	str	r3, [r7, #28]
 8006c26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c28:	69b9      	ldr	r1, [r7, #24]
 8006c2a:	69fa      	ldr	r2, [r7, #28]
 8006c2c:	e841 2300 	strex	r3, r2, [r1]
 8006c30:	617b      	str	r3, [r7, #20]
   return(result);
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1e6      	bne.n	8006c06 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	f003 0310 	and.w	r3, r3, #16
 8006c42:	2b10      	cmp	r3, #16
 8006c44:	d103      	bne.n	8006c4e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2210      	movs	r2, #16
 8006c4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006c54:	4619      	mov	r1, r3
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f7ff f9b6 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006c5c:	e00d      	b.n	8006c7a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f7fb fa0c 	bl	800207c <HAL_UART_RxCpltCallback>
}
 8006c64:	e009      	b.n	8006c7a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	8b1b      	ldrh	r3, [r3, #24]
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f042 0208 	orr.w	r2, r2, #8
 8006c76:	b292      	uxth	r2, r2
 8006c78:	831a      	strh	r2, [r3, #24]
}
 8006c7a:	bf00      	nop
 8006c7c:	3770      	adds	r7, #112	; 0x70
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	40008000 	.word	0x40008000

08006c88 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b09c      	sub	sp, #112	; 0x70
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006c96:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ca0:	2b22      	cmp	r3, #34	; 0x22
 8006ca2:	f040 80be 	bne.w	8006e22 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006cac:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cb4:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006cb6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8006cba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	b29a      	uxth	r2, r3
 8006cc2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006cc4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cca:	1c9a      	adds	r2, r3, #2
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	3b01      	subs	r3, #1
 8006cda:	b29a      	uxth	r2, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f040 80a3 	bne.w	8006e36 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006cf8:	e853 3f00 	ldrex	r3, [r3]
 8006cfc:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006cfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d00:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d04:	667b      	str	r3, [r7, #100]	; 0x64
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d0e:	657b      	str	r3, [r7, #84]	; 0x54
 8006d10:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d12:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006d14:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006d16:	e841 2300 	strex	r3, r2, [r1]
 8006d1a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006d1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1e6      	bne.n	8006cf0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	3308      	adds	r3, #8
 8006d28:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d2c:	e853 3f00 	ldrex	r3, [r3]
 8006d30:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d34:	f023 0301 	bic.w	r3, r3, #1
 8006d38:	663b      	str	r3, [r7, #96]	; 0x60
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	3308      	adds	r3, #8
 8006d40:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006d42:	643a      	str	r2, [r7, #64]	; 0x40
 8006d44:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d46:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006d48:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006d4a:	e841 2300 	strex	r3, r2, [r1]
 8006d4e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1e5      	bne.n	8006d22 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2220      	movs	r2, #32
 8006d5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a34      	ldr	r2, [pc, #208]	; (8006e40 <UART_RxISR_16BIT+0x1b8>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d01f      	beq.n	8006db4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d018      	beq.n	8006db4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d88:	6a3b      	ldr	r3, [r7, #32]
 8006d8a:	e853 3f00 	ldrex	r3, [r3]
 8006d8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006d96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006da0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006da2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006da6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006da8:	e841 2300 	strex	r3, r2, [r1]
 8006dac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d1e6      	bne.n	8006d82 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d12e      	bne.n	8006e1a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	e853 3f00 	ldrex	r3, [r3]
 8006dce:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	f023 0310 	bic.w	r3, r3, #16
 8006dd6:	65bb      	str	r3, [r7, #88]	; 0x58
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	461a      	mov	r2, r3
 8006dde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006de0:	61bb      	str	r3, [r7, #24]
 8006de2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de4:	6979      	ldr	r1, [r7, #20]
 8006de6:	69ba      	ldr	r2, [r7, #24]
 8006de8:	e841 2300 	strex	r3, r2, [r1]
 8006dec:	613b      	str	r3, [r7, #16]
   return(result);
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d1e6      	bne.n	8006dc2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	69db      	ldr	r3, [r3, #28]
 8006dfa:	f003 0310 	and.w	r3, r3, #16
 8006dfe:	2b10      	cmp	r3, #16
 8006e00:	d103      	bne.n	8006e0a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2210      	movs	r2, #16
 8006e08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006e10:	4619      	mov	r1, r3
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f7ff f8d8 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006e18:	e00d      	b.n	8006e36 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f7fb f92e 	bl	800207c <HAL_UART_RxCpltCallback>
}
 8006e20:	e009      	b.n	8006e36 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	8b1b      	ldrh	r3, [r3, #24]
 8006e28:	b29a      	uxth	r2, r3
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f042 0208 	orr.w	r2, r2, #8
 8006e32:	b292      	uxth	r2, r2
 8006e34:	831a      	strh	r2, [r3, #24]
}
 8006e36:	bf00      	nop
 8006e38:	3770      	adds	r7, #112	; 0x70
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	40008000 	.word	0x40008000

08006e44 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006e4c:	bf00      	nop
 8006e4e:	370c      	adds	r7, #12
 8006e50:	46bd      	mov	sp, r7
 8006e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e56:	4770      	bx	lr

08006e58 <atof>:
 8006e58:	2100      	movs	r1, #0
 8006e5a:	f001 bb41 	b.w	80084e0 <strtod>

08006e5e <__itoa>:
 8006e5e:	1e93      	subs	r3, r2, #2
 8006e60:	2b22      	cmp	r3, #34	; 0x22
 8006e62:	b510      	push	{r4, lr}
 8006e64:	460c      	mov	r4, r1
 8006e66:	d904      	bls.n	8006e72 <__itoa+0x14>
 8006e68:	2300      	movs	r3, #0
 8006e6a:	700b      	strb	r3, [r1, #0]
 8006e6c:	461c      	mov	r4, r3
 8006e6e:	4620      	mov	r0, r4
 8006e70:	bd10      	pop	{r4, pc}
 8006e72:	2a0a      	cmp	r2, #10
 8006e74:	d109      	bne.n	8006e8a <__itoa+0x2c>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	da07      	bge.n	8006e8a <__itoa+0x2c>
 8006e7a:	232d      	movs	r3, #45	; 0x2d
 8006e7c:	700b      	strb	r3, [r1, #0]
 8006e7e:	4240      	negs	r0, r0
 8006e80:	2101      	movs	r1, #1
 8006e82:	4421      	add	r1, r4
 8006e84:	f001 fb38 	bl	80084f8 <__utoa>
 8006e88:	e7f1      	b.n	8006e6e <__itoa+0x10>
 8006e8a:	2100      	movs	r1, #0
 8006e8c:	e7f9      	b.n	8006e82 <__itoa+0x24>

08006e8e <itoa>:
 8006e8e:	f7ff bfe6 	b.w	8006e5e <__itoa>

08006e92 <__cvt>:
 8006e92:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e96:	ec55 4b10 	vmov	r4, r5, d0
 8006e9a:	2d00      	cmp	r5, #0
 8006e9c:	460e      	mov	r6, r1
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	462b      	mov	r3, r5
 8006ea2:	bfbb      	ittet	lt
 8006ea4:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006ea8:	461d      	movlt	r5, r3
 8006eaa:	2300      	movge	r3, #0
 8006eac:	232d      	movlt	r3, #45	; 0x2d
 8006eae:	700b      	strb	r3, [r1, #0]
 8006eb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006eb2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006eb6:	4691      	mov	r9, r2
 8006eb8:	f023 0820 	bic.w	r8, r3, #32
 8006ebc:	bfbc      	itt	lt
 8006ebe:	4622      	movlt	r2, r4
 8006ec0:	4614      	movlt	r4, r2
 8006ec2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ec6:	d005      	beq.n	8006ed4 <__cvt+0x42>
 8006ec8:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006ecc:	d100      	bne.n	8006ed0 <__cvt+0x3e>
 8006ece:	3601      	adds	r6, #1
 8006ed0:	2102      	movs	r1, #2
 8006ed2:	e000      	b.n	8006ed6 <__cvt+0x44>
 8006ed4:	2103      	movs	r1, #3
 8006ed6:	ab03      	add	r3, sp, #12
 8006ed8:	9301      	str	r3, [sp, #4]
 8006eda:	ab02      	add	r3, sp, #8
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	ec45 4b10 	vmov	d0, r4, r5
 8006ee2:	4653      	mov	r3, sl
 8006ee4:	4632      	mov	r2, r6
 8006ee6:	f001 fcdf 	bl	80088a8 <_dtoa_r>
 8006eea:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006eee:	4607      	mov	r7, r0
 8006ef0:	d102      	bne.n	8006ef8 <__cvt+0x66>
 8006ef2:	f019 0f01 	tst.w	r9, #1
 8006ef6:	d022      	beq.n	8006f3e <__cvt+0xac>
 8006ef8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006efc:	eb07 0906 	add.w	r9, r7, r6
 8006f00:	d110      	bne.n	8006f24 <__cvt+0x92>
 8006f02:	783b      	ldrb	r3, [r7, #0]
 8006f04:	2b30      	cmp	r3, #48	; 0x30
 8006f06:	d10a      	bne.n	8006f1e <__cvt+0x8c>
 8006f08:	2200      	movs	r2, #0
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	4629      	mov	r1, r5
 8006f10:	f7f9 fde4 	bl	8000adc <__aeabi_dcmpeq>
 8006f14:	b918      	cbnz	r0, 8006f1e <__cvt+0x8c>
 8006f16:	f1c6 0601 	rsb	r6, r6, #1
 8006f1a:	f8ca 6000 	str.w	r6, [sl]
 8006f1e:	f8da 3000 	ldr.w	r3, [sl]
 8006f22:	4499      	add	r9, r3
 8006f24:	2200      	movs	r2, #0
 8006f26:	2300      	movs	r3, #0
 8006f28:	4620      	mov	r0, r4
 8006f2a:	4629      	mov	r1, r5
 8006f2c:	f7f9 fdd6 	bl	8000adc <__aeabi_dcmpeq>
 8006f30:	b108      	cbz	r0, 8006f36 <__cvt+0xa4>
 8006f32:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f36:	2230      	movs	r2, #48	; 0x30
 8006f38:	9b03      	ldr	r3, [sp, #12]
 8006f3a:	454b      	cmp	r3, r9
 8006f3c:	d307      	bcc.n	8006f4e <__cvt+0xbc>
 8006f3e:	9b03      	ldr	r3, [sp, #12]
 8006f40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f42:	1bdb      	subs	r3, r3, r7
 8006f44:	4638      	mov	r0, r7
 8006f46:	6013      	str	r3, [r2, #0]
 8006f48:	b004      	add	sp, #16
 8006f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f4e:	1c59      	adds	r1, r3, #1
 8006f50:	9103      	str	r1, [sp, #12]
 8006f52:	701a      	strb	r2, [r3, #0]
 8006f54:	e7f0      	b.n	8006f38 <__cvt+0xa6>

08006f56 <__exponent>:
 8006f56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2900      	cmp	r1, #0
 8006f5c:	bfb8      	it	lt
 8006f5e:	4249      	neglt	r1, r1
 8006f60:	f803 2b02 	strb.w	r2, [r3], #2
 8006f64:	bfb4      	ite	lt
 8006f66:	222d      	movlt	r2, #45	; 0x2d
 8006f68:	222b      	movge	r2, #43	; 0x2b
 8006f6a:	2909      	cmp	r1, #9
 8006f6c:	7042      	strb	r2, [r0, #1]
 8006f6e:	dd2a      	ble.n	8006fc6 <__exponent+0x70>
 8006f70:	f10d 0207 	add.w	r2, sp, #7
 8006f74:	4617      	mov	r7, r2
 8006f76:	260a      	movs	r6, #10
 8006f78:	4694      	mov	ip, r2
 8006f7a:	fb91 f5f6 	sdiv	r5, r1, r6
 8006f7e:	fb06 1415 	mls	r4, r6, r5, r1
 8006f82:	3430      	adds	r4, #48	; 0x30
 8006f84:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006f88:	460c      	mov	r4, r1
 8006f8a:	2c63      	cmp	r4, #99	; 0x63
 8006f8c:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8006f90:	4629      	mov	r1, r5
 8006f92:	dcf1      	bgt.n	8006f78 <__exponent+0x22>
 8006f94:	3130      	adds	r1, #48	; 0x30
 8006f96:	f1ac 0402 	sub.w	r4, ip, #2
 8006f9a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006f9e:	1c41      	adds	r1, r0, #1
 8006fa0:	4622      	mov	r2, r4
 8006fa2:	42ba      	cmp	r2, r7
 8006fa4:	d30a      	bcc.n	8006fbc <__exponent+0x66>
 8006fa6:	f10d 0209 	add.w	r2, sp, #9
 8006faa:	eba2 020c 	sub.w	r2, r2, ip
 8006fae:	42bc      	cmp	r4, r7
 8006fb0:	bf88      	it	hi
 8006fb2:	2200      	movhi	r2, #0
 8006fb4:	4413      	add	r3, r2
 8006fb6:	1a18      	subs	r0, r3, r0
 8006fb8:	b003      	add	sp, #12
 8006fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fbc:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006fc0:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006fc4:	e7ed      	b.n	8006fa2 <__exponent+0x4c>
 8006fc6:	2330      	movs	r3, #48	; 0x30
 8006fc8:	3130      	adds	r1, #48	; 0x30
 8006fca:	7083      	strb	r3, [r0, #2]
 8006fcc:	70c1      	strb	r1, [r0, #3]
 8006fce:	1d03      	adds	r3, r0, #4
 8006fd0:	e7f1      	b.n	8006fb6 <__exponent+0x60>
	...

08006fd4 <_printf_float>:
 8006fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fd8:	ed2d 8b02 	vpush	{d8}
 8006fdc:	b08d      	sub	sp, #52	; 0x34
 8006fde:	460c      	mov	r4, r1
 8006fe0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006fe4:	4616      	mov	r6, r2
 8006fe6:	461f      	mov	r7, r3
 8006fe8:	4605      	mov	r5, r0
 8006fea:	f001 fb6f 	bl	80086cc <_localeconv_r>
 8006fee:	f8d0 a000 	ldr.w	sl, [r0]
 8006ff2:	4650      	mov	r0, sl
 8006ff4:	f7f9 f93c 	bl	8000270 <strlen>
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	930a      	str	r3, [sp, #40]	; 0x28
 8006ffc:	6823      	ldr	r3, [r4, #0]
 8006ffe:	9305      	str	r3, [sp, #20]
 8007000:	f8d8 3000 	ldr.w	r3, [r8]
 8007004:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007008:	3307      	adds	r3, #7
 800700a:	f023 0307 	bic.w	r3, r3, #7
 800700e:	f103 0208 	add.w	r2, r3, #8
 8007012:	f8c8 2000 	str.w	r2, [r8]
 8007016:	e9d3 8900 	ldrd	r8, r9, [r3]
 800701a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800701e:	9307      	str	r3, [sp, #28]
 8007020:	f8cd 8018 	str.w	r8, [sp, #24]
 8007024:	ee08 0a10 	vmov	s16, r0
 8007028:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800702c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007030:	4b9e      	ldr	r3, [pc, #632]	; (80072ac <_printf_float+0x2d8>)
 8007032:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007036:	f7f9 fd83 	bl	8000b40 <__aeabi_dcmpun>
 800703a:	bb88      	cbnz	r0, 80070a0 <_printf_float+0xcc>
 800703c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007040:	4b9a      	ldr	r3, [pc, #616]	; (80072ac <_printf_float+0x2d8>)
 8007042:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007046:	f7f9 fd5d 	bl	8000b04 <__aeabi_dcmple>
 800704a:	bb48      	cbnz	r0, 80070a0 <_printf_float+0xcc>
 800704c:	2200      	movs	r2, #0
 800704e:	2300      	movs	r3, #0
 8007050:	4640      	mov	r0, r8
 8007052:	4649      	mov	r1, r9
 8007054:	f7f9 fd4c 	bl	8000af0 <__aeabi_dcmplt>
 8007058:	b110      	cbz	r0, 8007060 <_printf_float+0x8c>
 800705a:	232d      	movs	r3, #45	; 0x2d
 800705c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007060:	4a93      	ldr	r2, [pc, #588]	; (80072b0 <_printf_float+0x2dc>)
 8007062:	4b94      	ldr	r3, [pc, #592]	; (80072b4 <_printf_float+0x2e0>)
 8007064:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007068:	bf94      	ite	ls
 800706a:	4690      	movls	r8, r2
 800706c:	4698      	movhi	r8, r3
 800706e:	2303      	movs	r3, #3
 8007070:	6123      	str	r3, [r4, #16]
 8007072:	9b05      	ldr	r3, [sp, #20]
 8007074:	f023 0304 	bic.w	r3, r3, #4
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	f04f 0900 	mov.w	r9, #0
 800707e:	9700      	str	r7, [sp, #0]
 8007080:	4633      	mov	r3, r6
 8007082:	aa0b      	add	r2, sp, #44	; 0x2c
 8007084:	4621      	mov	r1, r4
 8007086:	4628      	mov	r0, r5
 8007088:	f000 f9da 	bl	8007440 <_printf_common>
 800708c:	3001      	adds	r0, #1
 800708e:	f040 8090 	bne.w	80071b2 <_printf_float+0x1de>
 8007092:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007096:	b00d      	add	sp, #52	; 0x34
 8007098:	ecbd 8b02 	vpop	{d8}
 800709c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070a0:	4642      	mov	r2, r8
 80070a2:	464b      	mov	r3, r9
 80070a4:	4640      	mov	r0, r8
 80070a6:	4649      	mov	r1, r9
 80070a8:	f7f9 fd4a 	bl	8000b40 <__aeabi_dcmpun>
 80070ac:	b140      	cbz	r0, 80070c0 <_printf_float+0xec>
 80070ae:	464b      	mov	r3, r9
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	bfbc      	itt	lt
 80070b4:	232d      	movlt	r3, #45	; 0x2d
 80070b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80070ba:	4a7f      	ldr	r2, [pc, #508]	; (80072b8 <_printf_float+0x2e4>)
 80070bc:	4b7f      	ldr	r3, [pc, #508]	; (80072bc <_printf_float+0x2e8>)
 80070be:	e7d1      	b.n	8007064 <_printf_float+0x90>
 80070c0:	6863      	ldr	r3, [r4, #4]
 80070c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80070c6:	9206      	str	r2, [sp, #24]
 80070c8:	1c5a      	adds	r2, r3, #1
 80070ca:	d13f      	bne.n	800714c <_printf_float+0x178>
 80070cc:	2306      	movs	r3, #6
 80070ce:	6063      	str	r3, [r4, #4]
 80070d0:	9b05      	ldr	r3, [sp, #20]
 80070d2:	6861      	ldr	r1, [r4, #4]
 80070d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80070d8:	2300      	movs	r3, #0
 80070da:	9303      	str	r3, [sp, #12]
 80070dc:	ab0a      	add	r3, sp, #40	; 0x28
 80070de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80070e2:	ab09      	add	r3, sp, #36	; 0x24
 80070e4:	ec49 8b10 	vmov	d0, r8, r9
 80070e8:	9300      	str	r3, [sp, #0]
 80070ea:	6022      	str	r2, [r4, #0]
 80070ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80070f0:	4628      	mov	r0, r5
 80070f2:	f7ff fece 	bl	8006e92 <__cvt>
 80070f6:	9b06      	ldr	r3, [sp, #24]
 80070f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070fa:	2b47      	cmp	r3, #71	; 0x47
 80070fc:	4680      	mov	r8, r0
 80070fe:	d108      	bne.n	8007112 <_printf_float+0x13e>
 8007100:	1cc8      	adds	r0, r1, #3
 8007102:	db02      	blt.n	800710a <_printf_float+0x136>
 8007104:	6863      	ldr	r3, [r4, #4]
 8007106:	4299      	cmp	r1, r3
 8007108:	dd41      	ble.n	800718e <_printf_float+0x1ba>
 800710a:	f1ab 0302 	sub.w	r3, fp, #2
 800710e:	fa5f fb83 	uxtb.w	fp, r3
 8007112:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007116:	d820      	bhi.n	800715a <_printf_float+0x186>
 8007118:	3901      	subs	r1, #1
 800711a:	465a      	mov	r2, fp
 800711c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007120:	9109      	str	r1, [sp, #36]	; 0x24
 8007122:	f7ff ff18 	bl	8006f56 <__exponent>
 8007126:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007128:	1813      	adds	r3, r2, r0
 800712a:	2a01      	cmp	r2, #1
 800712c:	4681      	mov	r9, r0
 800712e:	6123      	str	r3, [r4, #16]
 8007130:	dc02      	bgt.n	8007138 <_printf_float+0x164>
 8007132:	6822      	ldr	r2, [r4, #0]
 8007134:	07d2      	lsls	r2, r2, #31
 8007136:	d501      	bpl.n	800713c <_printf_float+0x168>
 8007138:	3301      	adds	r3, #1
 800713a:	6123      	str	r3, [r4, #16]
 800713c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007140:	2b00      	cmp	r3, #0
 8007142:	d09c      	beq.n	800707e <_printf_float+0xaa>
 8007144:	232d      	movs	r3, #45	; 0x2d
 8007146:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800714a:	e798      	b.n	800707e <_printf_float+0xaa>
 800714c:	9a06      	ldr	r2, [sp, #24]
 800714e:	2a47      	cmp	r2, #71	; 0x47
 8007150:	d1be      	bne.n	80070d0 <_printf_float+0xfc>
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1bc      	bne.n	80070d0 <_printf_float+0xfc>
 8007156:	2301      	movs	r3, #1
 8007158:	e7b9      	b.n	80070ce <_printf_float+0xfa>
 800715a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800715e:	d118      	bne.n	8007192 <_printf_float+0x1be>
 8007160:	2900      	cmp	r1, #0
 8007162:	6863      	ldr	r3, [r4, #4]
 8007164:	dd0b      	ble.n	800717e <_printf_float+0x1aa>
 8007166:	6121      	str	r1, [r4, #16]
 8007168:	b913      	cbnz	r3, 8007170 <_printf_float+0x19c>
 800716a:	6822      	ldr	r2, [r4, #0]
 800716c:	07d0      	lsls	r0, r2, #31
 800716e:	d502      	bpl.n	8007176 <_printf_float+0x1a2>
 8007170:	3301      	adds	r3, #1
 8007172:	440b      	add	r3, r1
 8007174:	6123      	str	r3, [r4, #16]
 8007176:	65a1      	str	r1, [r4, #88]	; 0x58
 8007178:	f04f 0900 	mov.w	r9, #0
 800717c:	e7de      	b.n	800713c <_printf_float+0x168>
 800717e:	b913      	cbnz	r3, 8007186 <_printf_float+0x1b2>
 8007180:	6822      	ldr	r2, [r4, #0]
 8007182:	07d2      	lsls	r2, r2, #31
 8007184:	d501      	bpl.n	800718a <_printf_float+0x1b6>
 8007186:	3302      	adds	r3, #2
 8007188:	e7f4      	b.n	8007174 <_printf_float+0x1a0>
 800718a:	2301      	movs	r3, #1
 800718c:	e7f2      	b.n	8007174 <_printf_float+0x1a0>
 800718e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007194:	4299      	cmp	r1, r3
 8007196:	db05      	blt.n	80071a4 <_printf_float+0x1d0>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	6121      	str	r1, [r4, #16]
 800719c:	07d8      	lsls	r0, r3, #31
 800719e:	d5ea      	bpl.n	8007176 <_printf_float+0x1a2>
 80071a0:	1c4b      	adds	r3, r1, #1
 80071a2:	e7e7      	b.n	8007174 <_printf_float+0x1a0>
 80071a4:	2900      	cmp	r1, #0
 80071a6:	bfd4      	ite	le
 80071a8:	f1c1 0202 	rsble	r2, r1, #2
 80071ac:	2201      	movgt	r2, #1
 80071ae:	4413      	add	r3, r2
 80071b0:	e7e0      	b.n	8007174 <_printf_float+0x1a0>
 80071b2:	6823      	ldr	r3, [r4, #0]
 80071b4:	055a      	lsls	r2, r3, #21
 80071b6:	d407      	bmi.n	80071c8 <_printf_float+0x1f4>
 80071b8:	6923      	ldr	r3, [r4, #16]
 80071ba:	4642      	mov	r2, r8
 80071bc:	4631      	mov	r1, r6
 80071be:	4628      	mov	r0, r5
 80071c0:	47b8      	blx	r7
 80071c2:	3001      	adds	r0, #1
 80071c4:	d12c      	bne.n	8007220 <_printf_float+0x24c>
 80071c6:	e764      	b.n	8007092 <_printf_float+0xbe>
 80071c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80071cc:	f240 80e0 	bls.w	8007390 <_printf_float+0x3bc>
 80071d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80071d4:	2200      	movs	r2, #0
 80071d6:	2300      	movs	r3, #0
 80071d8:	f7f9 fc80 	bl	8000adc <__aeabi_dcmpeq>
 80071dc:	2800      	cmp	r0, #0
 80071de:	d034      	beq.n	800724a <_printf_float+0x276>
 80071e0:	4a37      	ldr	r2, [pc, #220]	; (80072c0 <_printf_float+0x2ec>)
 80071e2:	2301      	movs	r3, #1
 80071e4:	4631      	mov	r1, r6
 80071e6:	4628      	mov	r0, r5
 80071e8:	47b8      	blx	r7
 80071ea:	3001      	adds	r0, #1
 80071ec:	f43f af51 	beq.w	8007092 <_printf_float+0xbe>
 80071f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071f4:	429a      	cmp	r2, r3
 80071f6:	db02      	blt.n	80071fe <_printf_float+0x22a>
 80071f8:	6823      	ldr	r3, [r4, #0]
 80071fa:	07d8      	lsls	r0, r3, #31
 80071fc:	d510      	bpl.n	8007220 <_printf_float+0x24c>
 80071fe:	ee18 3a10 	vmov	r3, s16
 8007202:	4652      	mov	r2, sl
 8007204:	4631      	mov	r1, r6
 8007206:	4628      	mov	r0, r5
 8007208:	47b8      	blx	r7
 800720a:	3001      	adds	r0, #1
 800720c:	f43f af41 	beq.w	8007092 <_printf_float+0xbe>
 8007210:	f04f 0800 	mov.w	r8, #0
 8007214:	f104 091a 	add.w	r9, r4, #26
 8007218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800721a:	3b01      	subs	r3, #1
 800721c:	4543      	cmp	r3, r8
 800721e:	dc09      	bgt.n	8007234 <_printf_float+0x260>
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	079b      	lsls	r3, r3, #30
 8007224:	f100 8107 	bmi.w	8007436 <_printf_float+0x462>
 8007228:	68e0      	ldr	r0, [r4, #12]
 800722a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800722c:	4298      	cmp	r0, r3
 800722e:	bfb8      	it	lt
 8007230:	4618      	movlt	r0, r3
 8007232:	e730      	b.n	8007096 <_printf_float+0xc2>
 8007234:	2301      	movs	r3, #1
 8007236:	464a      	mov	r2, r9
 8007238:	4631      	mov	r1, r6
 800723a:	4628      	mov	r0, r5
 800723c:	47b8      	blx	r7
 800723e:	3001      	adds	r0, #1
 8007240:	f43f af27 	beq.w	8007092 <_printf_float+0xbe>
 8007244:	f108 0801 	add.w	r8, r8, #1
 8007248:	e7e6      	b.n	8007218 <_printf_float+0x244>
 800724a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800724c:	2b00      	cmp	r3, #0
 800724e:	dc39      	bgt.n	80072c4 <_printf_float+0x2f0>
 8007250:	4a1b      	ldr	r2, [pc, #108]	; (80072c0 <_printf_float+0x2ec>)
 8007252:	2301      	movs	r3, #1
 8007254:	4631      	mov	r1, r6
 8007256:	4628      	mov	r0, r5
 8007258:	47b8      	blx	r7
 800725a:	3001      	adds	r0, #1
 800725c:	f43f af19 	beq.w	8007092 <_printf_float+0xbe>
 8007260:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007264:	4313      	orrs	r3, r2
 8007266:	d102      	bne.n	800726e <_printf_float+0x29a>
 8007268:	6823      	ldr	r3, [r4, #0]
 800726a:	07d9      	lsls	r1, r3, #31
 800726c:	d5d8      	bpl.n	8007220 <_printf_float+0x24c>
 800726e:	ee18 3a10 	vmov	r3, s16
 8007272:	4652      	mov	r2, sl
 8007274:	4631      	mov	r1, r6
 8007276:	4628      	mov	r0, r5
 8007278:	47b8      	blx	r7
 800727a:	3001      	adds	r0, #1
 800727c:	f43f af09 	beq.w	8007092 <_printf_float+0xbe>
 8007280:	f04f 0900 	mov.w	r9, #0
 8007284:	f104 0a1a 	add.w	sl, r4, #26
 8007288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800728a:	425b      	negs	r3, r3
 800728c:	454b      	cmp	r3, r9
 800728e:	dc01      	bgt.n	8007294 <_printf_float+0x2c0>
 8007290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007292:	e792      	b.n	80071ba <_printf_float+0x1e6>
 8007294:	2301      	movs	r3, #1
 8007296:	4652      	mov	r2, sl
 8007298:	4631      	mov	r1, r6
 800729a:	4628      	mov	r0, r5
 800729c:	47b8      	blx	r7
 800729e:	3001      	adds	r0, #1
 80072a0:	f43f aef7 	beq.w	8007092 <_printf_float+0xbe>
 80072a4:	f109 0901 	add.w	r9, r9, #1
 80072a8:	e7ee      	b.n	8007288 <_printf_float+0x2b4>
 80072aa:	bf00      	nop
 80072ac:	7fefffff 	.word	0x7fefffff
 80072b0:	0800e030 	.word	0x0800e030
 80072b4:	0800e034 	.word	0x0800e034
 80072b8:	0800e038 	.word	0x0800e038
 80072bc:	0800e03c 	.word	0x0800e03c
 80072c0:	0800e040 	.word	0x0800e040
 80072c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80072c8:	429a      	cmp	r2, r3
 80072ca:	bfa8      	it	ge
 80072cc:	461a      	movge	r2, r3
 80072ce:	2a00      	cmp	r2, #0
 80072d0:	4691      	mov	r9, r2
 80072d2:	dc37      	bgt.n	8007344 <_printf_float+0x370>
 80072d4:	f04f 0b00 	mov.w	fp, #0
 80072d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072dc:	f104 021a 	add.w	r2, r4, #26
 80072e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80072e2:	9305      	str	r3, [sp, #20]
 80072e4:	eba3 0309 	sub.w	r3, r3, r9
 80072e8:	455b      	cmp	r3, fp
 80072ea:	dc33      	bgt.n	8007354 <_printf_float+0x380>
 80072ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072f0:	429a      	cmp	r2, r3
 80072f2:	db3b      	blt.n	800736c <_printf_float+0x398>
 80072f4:	6823      	ldr	r3, [r4, #0]
 80072f6:	07da      	lsls	r2, r3, #31
 80072f8:	d438      	bmi.n	800736c <_printf_float+0x398>
 80072fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80072fe:	eba2 0903 	sub.w	r9, r2, r3
 8007302:	9b05      	ldr	r3, [sp, #20]
 8007304:	1ad2      	subs	r2, r2, r3
 8007306:	4591      	cmp	r9, r2
 8007308:	bfa8      	it	ge
 800730a:	4691      	movge	r9, r2
 800730c:	f1b9 0f00 	cmp.w	r9, #0
 8007310:	dc35      	bgt.n	800737e <_printf_float+0x3aa>
 8007312:	f04f 0800 	mov.w	r8, #0
 8007316:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800731a:	f104 0a1a 	add.w	sl, r4, #26
 800731e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007322:	1a9b      	subs	r3, r3, r2
 8007324:	eba3 0309 	sub.w	r3, r3, r9
 8007328:	4543      	cmp	r3, r8
 800732a:	f77f af79 	ble.w	8007220 <_printf_float+0x24c>
 800732e:	2301      	movs	r3, #1
 8007330:	4652      	mov	r2, sl
 8007332:	4631      	mov	r1, r6
 8007334:	4628      	mov	r0, r5
 8007336:	47b8      	blx	r7
 8007338:	3001      	adds	r0, #1
 800733a:	f43f aeaa 	beq.w	8007092 <_printf_float+0xbe>
 800733e:	f108 0801 	add.w	r8, r8, #1
 8007342:	e7ec      	b.n	800731e <_printf_float+0x34a>
 8007344:	4613      	mov	r3, r2
 8007346:	4631      	mov	r1, r6
 8007348:	4642      	mov	r2, r8
 800734a:	4628      	mov	r0, r5
 800734c:	47b8      	blx	r7
 800734e:	3001      	adds	r0, #1
 8007350:	d1c0      	bne.n	80072d4 <_printf_float+0x300>
 8007352:	e69e      	b.n	8007092 <_printf_float+0xbe>
 8007354:	2301      	movs	r3, #1
 8007356:	4631      	mov	r1, r6
 8007358:	4628      	mov	r0, r5
 800735a:	9205      	str	r2, [sp, #20]
 800735c:	47b8      	blx	r7
 800735e:	3001      	adds	r0, #1
 8007360:	f43f ae97 	beq.w	8007092 <_printf_float+0xbe>
 8007364:	9a05      	ldr	r2, [sp, #20]
 8007366:	f10b 0b01 	add.w	fp, fp, #1
 800736a:	e7b9      	b.n	80072e0 <_printf_float+0x30c>
 800736c:	ee18 3a10 	vmov	r3, s16
 8007370:	4652      	mov	r2, sl
 8007372:	4631      	mov	r1, r6
 8007374:	4628      	mov	r0, r5
 8007376:	47b8      	blx	r7
 8007378:	3001      	adds	r0, #1
 800737a:	d1be      	bne.n	80072fa <_printf_float+0x326>
 800737c:	e689      	b.n	8007092 <_printf_float+0xbe>
 800737e:	9a05      	ldr	r2, [sp, #20]
 8007380:	464b      	mov	r3, r9
 8007382:	4442      	add	r2, r8
 8007384:	4631      	mov	r1, r6
 8007386:	4628      	mov	r0, r5
 8007388:	47b8      	blx	r7
 800738a:	3001      	adds	r0, #1
 800738c:	d1c1      	bne.n	8007312 <_printf_float+0x33e>
 800738e:	e680      	b.n	8007092 <_printf_float+0xbe>
 8007390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007392:	2a01      	cmp	r2, #1
 8007394:	dc01      	bgt.n	800739a <_printf_float+0x3c6>
 8007396:	07db      	lsls	r3, r3, #31
 8007398:	d53a      	bpl.n	8007410 <_printf_float+0x43c>
 800739a:	2301      	movs	r3, #1
 800739c:	4642      	mov	r2, r8
 800739e:	4631      	mov	r1, r6
 80073a0:	4628      	mov	r0, r5
 80073a2:	47b8      	blx	r7
 80073a4:	3001      	adds	r0, #1
 80073a6:	f43f ae74 	beq.w	8007092 <_printf_float+0xbe>
 80073aa:	ee18 3a10 	vmov	r3, s16
 80073ae:	4652      	mov	r2, sl
 80073b0:	4631      	mov	r1, r6
 80073b2:	4628      	mov	r0, r5
 80073b4:	47b8      	blx	r7
 80073b6:	3001      	adds	r0, #1
 80073b8:	f43f ae6b 	beq.w	8007092 <_printf_float+0xbe>
 80073bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80073c0:	2200      	movs	r2, #0
 80073c2:	2300      	movs	r3, #0
 80073c4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80073c8:	f7f9 fb88 	bl	8000adc <__aeabi_dcmpeq>
 80073cc:	b9d8      	cbnz	r0, 8007406 <_printf_float+0x432>
 80073ce:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80073d2:	f108 0201 	add.w	r2, r8, #1
 80073d6:	4631      	mov	r1, r6
 80073d8:	4628      	mov	r0, r5
 80073da:	47b8      	blx	r7
 80073dc:	3001      	adds	r0, #1
 80073de:	d10e      	bne.n	80073fe <_printf_float+0x42a>
 80073e0:	e657      	b.n	8007092 <_printf_float+0xbe>
 80073e2:	2301      	movs	r3, #1
 80073e4:	4652      	mov	r2, sl
 80073e6:	4631      	mov	r1, r6
 80073e8:	4628      	mov	r0, r5
 80073ea:	47b8      	blx	r7
 80073ec:	3001      	adds	r0, #1
 80073ee:	f43f ae50 	beq.w	8007092 <_printf_float+0xbe>
 80073f2:	f108 0801 	add.w	r8, r8, #1
 80073f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073f8:	3b01      	subs	r3, #1
 80073fa:	4543      	cmp	r3, r8
 80073fc:	dcf1      	bgt.n	80073e2 <_printf_float+0x40e>
 80073fe:	464b      	mov	r3, r9
 8007400:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007404:	e6da      	b.n	80071bc <_printf_float+0x1e8>
 8007406:	f04f 0800 	mov.w	r8, #0
 800740a:	f104 0a1a 	add.w	sl, r4, #26
 800740e:	e7f2      	b.n	80073f6 <_printf_float+0x422>
 8007410:	2301      	movs	r3, #1
 8007412:	4642      	mov	r2, r8
 8007414:	e7df      	b.n	80073d6 <_printf_float+0x402>
 8007416:	2301      	movs	r3, #1
 8007418:	464a      	mov	r2, r9
 800741a:	4631      	mov	r1, r6
 800741c:	4628      	mov	r0, r5
 800741e:	47b8      	blx	r7
 8007420:	3001      	adds	r0, #1
 8007422:	f43f ae36 	beq.w	8007092 <_printf_float+0xbe>
 8007426:	f108 0801 	add.w	r8, r8, #1
 800742a:	68e3      	ldr	r3, [r4, #12]
 800742c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800742e:	1a5b      	subs	r3, r3, r1
 8007430:	4543      	cmp	r3, r8
 8007432:	dcf0      	bgt.n	8007416 <_printf_float+0x442>
 8007434:	e6f8      	b.n	8007228 <_printf_float+0x254>
 8007436:	f04f 0800 	mov.w	r8, #0
 800743a:	f104 0919 	add.w	r9, r4, #25
 800743e:	e7f4      	b.n	800742a <_printf_float+0x456>

08007440 <_printf_common>:
 8007440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007444:	4616      	mov	r6, r2
 8007446:	4699      	mov	r9, r3
 8007448:	688a      	ldr	r2, [r1, #8]
 800744a:	690b      	ldr	r3, [r1, #16]
 800744c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007450:	4293      	cmp	r3, r2
 8007452:	bfb8      	it	lt
 8007454:	4613      	movlt	r3, r2
 8007456:	6033      	str	r3, [r6, #0]
 8007458:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800745c:	4607      	mov	r7, r0
 800745e:	460c      	mov	r4, r1
 8007460:	b10a      	cbz	r2, 8007466 <_printf_common+0x26>
 8007462:	3301      	adds	r3, #1
 8007464:	6033      	str	r3, [r6, #0]
 8007466:	6823      	ldr	r3, [r4, #0]
 8007468:	0699      	lsls	r1, r3, #26
 800746a:	bf42      	ittt	mi
 800746c:	6833      	ldrmi	r3, [r6, #0]
 800746e:	3302      	addmi	r3, #2
 8007470:	6033      	strmi	r3, [r6, #0]
 8007472:	6825      	ldr	r5, [r4, #0]
 8007474:	f015 0506 	ands.w	r5, r5, #6
 8007478:	d106      	bne.n	8007488 <_printf_common+0x48>
 800747a:	f104 0a19 	add.w	sl, r4, #25
 800747e:	68e3      	ldr	r3, [r4, #12]
 8007480:	6832      	ldr	r2, [r6, #0]
 8007482:	1a9b      	subs	r3, r3, r2
 8007484:	42ab      	cmp	r3, r5
 8007486:	dc26      	bgt.n	80074d6 <_printf_common+0x96>
 8007488:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800748c:	1e13      	subs	r3, r2, #0
 800748e:	6822      	ldr	r2, [r4, #0]
 8007490:	bf18      	it	ne
 8007492:	2301      	movne	r3, #1
 8007494:	0692      	lsls	r2, r2, #26
 8007496:	d42b      	bmi.n	80074f0 <_printf_common+0xb0>
 8007498:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800749c:	4649      	mov	r1, r9
 800749e:	4638      	mov	r0, r7
 80074a0:	47c0      	blx	r8
 80074a2:	3001      	adds	r0, #1
 80074a4:	d01e      	beq.n	80074e4 <_printf_common+0xa4>
 80074a6:	6823      	ldr	r3, [r4, #0]
 80074a8:	6922      	ldr	r2, [r4, #16]
 80074aa:	f003 0306 	and.w	r3, r3, #6
 80074ae:	2b04      	cmp	r3, #4
 80074b0:	bf02      	ittt	eq
 80074b2:	68e5      	ldreq	r5, [r4, #12]
 80074b4:	6833      	ldreq	r3, [r6, #0]
 80074b6:	1aed      	subeq	r5, r5, r3
 80074b8:	68a3      	ldr	r3, [r4, #8]
 80074ba:	bf0c      	ite	eq
 80074bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80074c0:	2500      	movne	r5, #0
 80074c2:	4293      	cmp	r3, r2
 80074c4:	bfc4      	itt	gt
 80074c6:	1a9b      	subgt	r3, r3, r2
 80074c8:	18ed      	addgt	r5, r5, r3
 80074ca:	2600      	movs	r6, #0
 80074cc:	341a      	adds	r4, #26
 80074ce:	42b5      	cmp	r5, r6
 80074d0:	d11a      	bne.n	8007508 <_printf_common+0xc8>
 80074d2:	2000      	movs	r0, #0
 80074d4:	e008      	b.n	80074e8 <_printf_common+0xa8>
 80074d6:	2301      	movs	r3, #1
 80074d8:	4652      	mov	r2, sl
 80074da:	4649      	mov	r1, r9
 80074dc:	4638      	mov	r0, r7
 80074de:	47c0      	blx	r8
 80074e0:	3001      	adds	r0, #1
 80074e2:	d103      	bne.n	80074ec <_printf_common+0xac>
 80074e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ec:	3501      	adds	r5, #1
 80074ee:	e7c6      	b.n	800747e <_printf_common+0x3e>
 80074f0:	18e1      	adds	r1, r4, r3
 80074f2:	1c5a      	adds	r2, r3, #1
 80074f4:	2030      	movs	r0, #48	; 0x30
 80074f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074fa:	4422      	add	r2, r4
 80074fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007500:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007504:	3302      	adds	r3, #2
 8007506:	e7c7      	b.n	8007498 <_printf_common+0x58>
 8007508:	2301      	movs	r3, #1
 800750a:	4622      	mov	r2, r4
 800750c:	4649      	mov	r1, r9
 800750e:	4638      	mov	r0, r7
 8007510:	47c0      	blx	r8
 8007512:	3001      	adds	r0, #1
 8007514:	d0e6      	beq.n	80074e4 <_printf_common+0xa4>
 8007516:	3601      	adds	r6, #1
 8007518:	e7d9      	b.n	80074ce <_printf_common+0x8e>
	...

0800751c <_printf_i>:
 800751c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007520:	7e0f      	ldrb	r7, [r1, #24]
 8007522:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007524:	2f78      	cmp	r7, #120	; 0x78
 8007526:	4691      	mov	r9, r2
 8007528:	4680      	mov	r8, r0
 800752a:	460c      	mov	r4, r1
 800752c:	469a      	mov	sl, r3
 800752e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007532:	d807      	bhi.n	8007544 <_printf_i+0x28>
 8007534:	2f62      	cmp	r7, #98	; 0x62
 8007536:	d80a      	bhi.n	800754e <_printf_i+0x32>
 8007538:	2f00      	cmp	r7, #0
 800753a:	f000 80d4 	beq.w	80076e6 <_printf_i+0x1ca>
 800753e:	2f58      	cmp	r7, #88	; 0x58
 8007540:	f000 80c0 	beq.w	80076c4 <_printf_i+0x1a8>
 8007544:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007548:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800754c:	e03a      	b.n	80075c4 <_printf_i+0xa8>
 800754e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007552:	2b15      	cmp	r3, #21
 8007554:	d8f6      	bhi.n	8007544 <_printf_i+0x28>
 8007556:	a101      	add	r1, pc, #4	; (adr r1, 800755c <_printf_i+0x40>)
 8007558:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800755c:	080075b5 	.word	0x080075b5
 8007560:	080075c9 	.word	0x080075c9
 8007564:	08007545 	.word	0x08007545
 8007568:	08007545 	.word	0x08007545
 800756c:	08007545 	.word	0x08007545
 8007570:	08007545 	.word	0x08007545
 8007574:	080075c9 	.word	0x080075c9
 8007578:	08007545 	.word	0x08007545
 800757c:	08007545 	.word	0x08007545
 8007580:	08007545 	.word	0x08007545
 8007584:	08007545 	.word	0x08007545
 8007588:	080076cd 	.word	0x080076cd
 800758c:	080075f5 	.word	0x080075f5
 8007590:	08007687 	.word	0x08007687
 8007594:	08007545 	.word	0x08007545
 8007598:	08007545 	.word	0x08007545
 800759c:	080076ef 	.word	0x080076ef
 80075a0:	08007545 	.word	0x08007545
 80075a4:	080075f5 	.word	0x080075f5
 80075a8:	08007545 	.word	0x08007545
 80075ac:	08007545 	.word	0x08007545
 80075b0:	0800768f 	.word	0x0800768f
 80075b4:	682b      	ldr	r3, [r5, #0]
 80075b6:	1d1a      	adds	r2, r3, #4
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	602a      	str	r2, [r5, #0]
 80075bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80075c4:	2301      	movs	r3, #1
 80075c6:	e09f      	b.n	8007708 <_printf_i+0x1ec>
 80075c8:	6820      	ldr	r0, [r4, #0]
 80075ca:	682b      	ldr	r3, [r5, #0]
 80075cc:	0607      	lsls	r7, r0, #24
 80075ce:	f103 0104 	add.w	r1, r3, #4
 80075d2:	6029      	str	r1, [r5, #0]
 80075d4:	d501      	bpl.n	80075da <_printf_i+0xbe>
 80075d6:	681e      	ldr	r6, [r3, #0]
 80075d8:	e003      	b.n	80075e2 <_printf_i+0xc6>
 80075da:	0646      	lsls	r6, r0, #25
 80075dc:	d5fb      	bpl.n	80075d6 <_printf_i+0xba>
 80075de:	f9b3 6000 	ldrsh.w	r6, [r3]
 80075e2:	2e00      	cmp	r6, #0
 80075e4:	da03      	bge.n	80075ee <_printf_i+0xd2>
 80075e6:	232d      	movs	r3, #45	; 0x2d
 80075e8:	4276      	negs	r6, r6
 80075ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075ee:	485a      	ldr	r0, [pc, #360]	; (8007758 <_printf_i+0x23c>)
 80075f0:	230a      	movs	r3, #10
 80075f2:	e012      	b.n	800761a <_printf_i+0xfe>
 80075f4:	682b      	ldr	r3, [r5, #0]
 80075f6:	6820      	ldr	r0, [r4, #0]
 80075f8:	1d19      	adds	r1, r3, #4
 80075fa:	6029      	str	r1, [r5, #0]
 80075fc:	0605      	lsls	r5, r0, #24
 80075fe:	d501      	bpl.n	8007604 <_printf_i+0xe8>
 8007600:	681e      	ldr	r6, [r3, #0]
 8007602:	e002      	b.n	800760a <_printf_i+0xee>
 8007604:	0641      	lsls	r1, r0, #25
 8007606:	d5fb      	bpl.n	8007600 <_printf_i+0xe4>
 8007608:	881e      	ldrh	r6, [r3, #0]
 800760a:	4853      	ldr	r0, [pc, #332]	; (8007758 <_printf_i+0x23c>)
 800760c:	2f6f      	cmp	r7, #111	; 0x6f
 800760e:	bf0c      	ite	eq
 8007610:	2308      	moveq	r3, #8
 8007612:	230a      	movne	r3, #10
 8007614:	2100      	movs	r1, #0
 8007616:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800761a:	6865      	ldr	r5, [r4, #4]
 800761c:	60a5      	str	r5, [r4, #8]
 800761e:	2d00      	cmp	r5, #0
 8007620:	bfa2      	ittt	ge
 8007622:	6821      	ldrge	r1, [r4, #0]
 8007624:	f021 0104 	bicge.w	r1, r1, #4
 8007628:	6021      	strge	r1, [r4, #0]
 800762a:	b90e      	cbnz	r6, 8007630 <_printf_i+0x114>
 800762c:	2d00      	cmp	r5, #0
 800762e:	d04b      	beq.n	80076c8 <_printf_i+0x1ac>
 8007630:	4615      	mov	r5, r2
 8007632:	fbb6 f1f3 	udiv	r1, r6, r3
 8007636:	fb03 6711 	mls	r7, r3, r1, r6
 800763a:	5dc7      	ldrb	r7, [r0, r7]
 800763c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007640:	4637      	mov	r7, r6
 8007642:	42bb      	cmp	r3, r7
 8007644:	460e      	mov	r6, r1
 8007646:	d9f4      	bls.n	8007632 <_printf_i+0x116>
 8007648:	2b08      	cmp	r3, #8
 800764a:	d10b      	bne.n	8007664 <_printf_i+0x148>
 800764c:	6823      	ldr	r3, [r4, #0]
 800764e:	07de      	lsls	r6, r3, #31
 8007650:	d508      	bpl.n	8007664 <_printf_i+0x148>
 8007652:	6923      	ldr	r3, [r4, #16]
 8007654:	6861      	ldr	r1, [r4, #4]
 8007656:	4299      	cmp	r1, r3
 8007658:	bfde      	ittt	le
 800765a:	2330      	movle	r3, #48	; 0x30
 800765c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007660:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007664:	1b52      	subs	r2, r2, r5
 8007666:	6122      	str	r2, [r4, #16]
 8007668:	f8cd a000 	str.w	sl, [sp]
 800766c:	464b      	mov	r3, r9
 800766e:	aa03      	add	r2, sp, #12
 8007670:	4621      	mov	r1, r4
 8007672:	4640      	mov	r0, r8
 8007674:	f7ff fee4 	bl	8007440 <_printf_common>
 8007678:	3001      	adds	r0, #1
 800767a:	d14a      	bne.n	8007712 <_printf_i+0x1f6>
 800767c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007680:	b004      	add	sp, #16
 8007682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007686:	6823      	ldr	r3, [r4, #0]
 8007688:	f043 0320 	orr.w	r3, r3, #32
 800768c:	6023      	str	r3, [r4, #0]
 800768e:	4833      	ldr	r0, [pc, #204]	; (800775c <_printf_i+0x240>)
 8007690:	2778      	movs	r7, #120	; 0x78
 8007692:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007696:	6823      	ldr	r3, [r4, #0]
 8007698:	6829      	ldr	r1, [r5, #0]
 800769a:	061f      	lsls	r7, r3, #24
 800769c:	f851 6b04 	ldr.w	r6, [r1], #4
 80076a0:	d402      	bmi.n	80076a8 <_printf_i+0x18c>
 80076a2:	065f      	lsls	r7, r3, #25
 80076a4:	bf48      	it	mi
 80076a6:	b2b6      	uxthmi	r6, r6
 80076a8:	07df      	lsls	r7, r3, #31
 80076aa:	bf48      	it	mi
 80076ac:	f043 0320 	orrmi.w	r3, r3, #32
 80076b0:	6029      	str	r1, [r5, #0]
 80076b2:	bf48      	it	mi
 80076b4:	6023      	strmi	r3, [r4, #0]
 80076b6:	b91e      	cbnz	r6, 80076c0 <_printf_i+0x1a4>
 80076b8:	6823      	ldr	r3, [r4, #0]
 80076ba:	f023 0320 	bic.w	r3, r3, #32
 80076be:	6023      	str	r3, [r4, #0]
 80076c0:	2310      	movs	r3, #16
 80076c2:	e7a7      	b.n	8007614 <_printf_i+0xf8>
 80076c4:	4824      	ldr	r0, [pc, #144]	; (8007758 <_printf_i+0x23c>)
 80076c6:	e7e4      	b.n	8007692 <_printf_i+0x176>
 80076c8:	4615      	mov	r5, r2
 80076ca:	e7bd      	b.n	8007648 <_printf_i+0x12c>
 80076cc:	682b      	ldr	r3, [r5, #0]
 80076ce:	6826      	ldr	r6, [r4, #0]
 80076d0:	6961      	ldr	r1, [r4, #20]
 80076d2:	1d18      	adds	r0, r3, #4
 80076d4:	6028      	str	r0, [r5, #0]
 80076d6:	0635      	lsls	r5, r6, #24
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	d501      	bpl.n	80076e0 <_printf_i+0x1c4>
 80076dc:	6019      	str	r1, [r3, #0]
 80076de:	e002      	b.n	80076e6 <_printf_i+0x1ca>
 80076e0:	0670      	lsls	r0, r6, #25
 80076e2:	d5fb      	bpl.n	80076dc <_printf_i+0x1c0>
 80076e4:	8019      	strh	r1, [r3, #0]
 80076e6:	2300      	movs	r3, #0
 80076e8:	6123      	str	r3, [r4, #16]
 80076ea:	4615      	mov	r5, r2
 80076ec:	e7bc      	b.n	8007668 <_printf_i+0x14c>
 80076ee:	682b      	ldr	r3, [r5, #0]
 80076f0:	1d1a      	adds	r2, r3, #4
 80076f2:	602a      	str	r2, [r5, #0]
 80076f4:	681d      	ldr	r5, [r3, #0]
 80076f6:	6862      	ldr	r2, [r4, #4]
 80076f8:	2100      	movs	r1, #0
 80076fa:	4628      	mov	r0, r5
 80076fc:	f7f8 fd68 	bl	80001d0 <memchr>
 8007700:	b108      	cbz	r0, 8007706 <_printf_i+0x1ea>
 8007702:	1b40      	subs	r0, r0, r5
 8007704:	6060      	str	r0, [r4, #4]
 8007706:	6863      	ldr	r3, [r4, #4]
 8007708:	6123      	str	r3, [r4, #16]
 800770a:	2300      	movs	r3, #0
 800770c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007710:	e7aa      	b.n	8007668 <_printf_i+0x14c>
 8007712:	6923      	ldr	r3, [r4, #16]
 8007714:	462a      	mov	r2, r5
 8007716:	4649      	mov	r1, r9
 8007718:	4640      	mov	r0, r8
 800771a:	47d0      	blx	sl
 800771c:	3001      	adds	r0, #1
 800771e:	d0ad      	beq.n	800767c <_printf_i+0x160>
 8007720:	6823      	ldr	r3, [r4, #0]
 8007722:	079b      	lsls	r3, r3, #30
 8007724:	d413      	bmi.n	800774e <_printf_i+0x232>
 8007726:	68e0      	ldr	r0, [r4, #12]
 8007728:	9b03      	ldr	r3, [sp, #12]
 800772a:	4298      	cmp	r0, r3
 800772c:	bfb8      	it	lt
 800772e:	4618      	movlt	r0, r3
 8007730:	e7a6      	b.n	8007680 <_printf_i+0x164>
 8007732:	2301      	movs	r3, #1
 8007734:	4632      	mov	r2, r6
 8007736:	4649      	mov	r1, r9
 8007738:	4640      	mov	r0, r8
 800773a:	47d0      	blx	sl
 800773c:	3001      	adds	r0, #1
 800773e:	d09d      	beq.n	800767c <_printf_i+0x160>
 8007740:	3501      	adds	r5, #1
 8007742:	68e3      	ldr	r3, [r4, #12]
 8007744:	9903      	ldr	r1, [sp, #12]
 8007746:	1a5b      	subs	r3, r3, r1
 8007748:	42ab      	cmp	r3, r5
 800774a:	dcf2      	bgt.n	8007732 <_printf_i+0x216>
 800774c:	e7eb      	b.n	8007726 <_printf_i+0x20a>
 800774e:	2500      	movs	r5, #0
 8007750:	f104 0619 	add.w	r6, r4, #25
 8007754:	e7f5      	b.n	8007742 <_printf_i+0x226>
 8007756:	bf00      	nop
 8007758:	0800e042 	.word	0x0800e042
 800775c:	0800e053 	.word	0x0800e053

08007760 <siprintf>:
 8007760:	b40e      	push	{r1, r2, r3}
 8007762:	b500      	push	{lr}
 8007764:	b09c      	sub	sp, #112	; 0x70
 8007766:	ab1d      	add	r3, sp, #116	; 0x74
 8007768:	9002      	str	r0, [sp, #8]
 800776a:	9006      	str	r0, [sp, #24]
 800776c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007770:	4809      	ldr	r0, [pc, #36]	; (8007798 <siprintf+0x38>)
 8007772:	9107      	str	r1, [sp, #28]
 8007774:	9104      	str	r1, [sp, #16]
 8007776:	4909      	ldr	r1, [pc, #36]	; (800779c <siprintf+0x3c>)
 8007778:	f853 2b04 	ldr.w	r2, [r3], #4
 800777c:	9105      	str	r1, [sp, #20]
 800777e:	6800      	ldr	r0, [r0, #0]
 8007780:	9301      	str	r3, [sp, #4]
 8007782:	a902      	add	r1, sp, #8
 8007784:	f002 fa34 	bl	8009bf0 <_svfiprintf_r>
 8007788:	9b02      	ldr	r3, [sp, #8]
 800778a:	2200      	movs	r2, #0
 800778c:	701a      	strb	r2, [r3, #0]
 800778e:	b01c      	add	sp, #112	; 0x70
 8007790:	f85d eb04 	ldr.w	lr, [sp], #4
 8007794:	b003      	add	sp, #12
 8007796:	4770      	bx	lr
 8007798:	200001f4 	.word	0x200001f4
 800779c:	ffff0208 	.word	0xffff0208

080077a0 <std>:
 80077a0:	2300      	movs	r3, #0
 80077a2:	b510      	push	{r4, lr}
 80077a4:	4604      	mov	r4, r0
 80077a6:	e9c0 3300 	strd	r3, r3, [r0]
 80077aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077ae:	6083      	str	r3, [r0, #8]
 80077b0:	8181      	strh	r1, [r0, #12]
 80077b2:	6643      	str	r3, [r0, #100]	; 0x64
 80077b4:	81c2      	strh	r2, [r0, #14]
 80077b6:	6183      	str	r3, [r0, #24]
 80077b8:	4619      	mov	r1, r3
 80077ba:	2208      	movs	r2, #8
 80077bc:	305c      	adds	r0, #92	; 0x5c
 80077be:	f000 ff7d 	bl	80086bc <memset>
 80077c2:	4b05      	ldr	r3, [pc, #20]	; (80077d8 <std+0x38>)
 80077c4:	6263      	str	r3, [r4, #36]	; 0x24
 80077c6:	4b05      	ldr	r3, [pc, #20]	; (80077dc <std+0x3c>)
 80077c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80077ca:	4b05      	ldr	r3, [pc, #20]	; (80077e0 <std+0x40>)
 80077cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80077ce:	4b05      	ldr	r3, [pc, #20]	; (80077e4 <std+0x44>)
 80077d0:	6224      	str	r4, [r4, #32]
 80077d2:	6323      	str	r3, [r4, #48]	; 0x30
 80077d4:	bd10      	pop	{r4, pc}
 80077d6:	bf00      	nop
 80077d8:	0800aa2f 	.word	0x0800aa2f
 80077dc:	0800aa51 	.word	0x0800aa51
 80077e0:	0800aa89 	.word	0x0800aa89
 80077e4:	0800aaad 	.word	0x0800aaad

080077e8 <stdio_exit_handler>:
 80077e8:	4a02      	ldr	r2, [pc, #8]	; (80077f4 <stdio_exit_handler+0xc>)
 80077ea:	4903      	ldr	r1, [pc, #12]	; (80077f8 <stdio_exit_handler+0x10>)
 80077ec:	4803      	ldr	r0, [pc, #12]	; (80077fc <stdio_exit_handler+0x14>)
 80077ee:	f000 bec5 	b.w	800857c <_fwalk_sglue>
 80077f2:	bf00      	nop
 80077f4:	20000030 	.word	0x20000030
 80077f8:	0800a06d 	.word	0x0800a06d
 80077fc:	200001a8 	.word	0x200001a8

08007800 <cleanup_stdio>:
 8007800:	6841      	ldr	r1, [r0, #4]
 8007802:	4b0c      	ldr	r3, [pc, #48]	; (8007834 <cleanup_stdio+0x34>)
 8007804:	4299      	cmp	r1, r3
 8007806:	b510      	push	{r4, lr}
 8007808:	4604      	mov	r4, r0
 800780a:	d001      	beq.n	8007810 <cleanup_stdio+0x10>
 800780c:	f002 fc2e 	bl	800a06c <_fflush_r>
 8007810:	68a1      	ldr	r1, [r4, #8]
 8007812:	4b09      	ldr	r3, [pc, #36]	; (8007838 <cleanup_stdio+0x38>)
 8007814:	4299      	cmp	r1, r3
 8007816:	d002      	beq.n	800781e <cleanup_stdio+0x1e>
 8007818:	4620      	mov	r0, r4
 800781a:	f002 fc27 	bl	800a06c <_fflush_r>
 800781e:	68e1      	ldr	r1, [r4, #12]
 8007820:	4b06      	ldr	r3, [pc, #24]	; (800783c <cleanup_stdio+0x3c>)
 8007822:	4299      	cmp	r1, r3
 8007824:	d004      	beq.n	8007830 <cleanup_stdio+0x30>
 8007826:	4620      	mov	r0, r4
 8007828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800782c:	f002 bc1e 	b.w	800a06c <_fflush_r>
 8007830:	bd10      	pop	{r4, pc}
 8007832:	bf00      	nop
 8007834:	20000e70 	.word	0x20000e70
 8007838:	20000ed8 	.word	0x20000ed8
 800783c:	20000f40 	.word	0x20000f40

08007840 <global_stdio_init.part.0>:
 8007840:	b510      	push	{r4, lr}
 8007842:	4b0b      	ldr	r3, [pc, #44]	; (8007870 <global_stdio_init.part.0+0x30>)
 8007844:	4c0b      	ldr	r4, [pc, #44]	; (8007874 <global_stdio_init.part.0+0x34>)
 8007846:	4a0c      	ldr	r2, [pc, #48]	; (8007878 <global_stdio_init.part.0+0x38>)
 8007848:	601a      	str	r2, [r3, #0]
 800784a:	4620      	mov	r0, r4
 800784c:	2200      	movs	r2, #0
 800784e:	2104      	movs	r1, #4
 8007850:	f7ff ffa6 	bl	80077a0 <std>
 8007854:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007858:	2201      	movs	r2, #1
 800785a:	2109      	movs	r1, #9
 800785c:	f7ff ffa0 	bl	80077a0 <std>
 8007860:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007864:	2202      	movs	r2, #2
 8007866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800786a:	2112      	movs	r1, #18
 800786c:	f7ff bf98 	b.w	80077a0 <std>
 8007870:	20000fa8 	.word	0x20000fa8
 8007874:	20000e70 	.word	0x20000e70
 8007878:	080077e9 	.word	0x080077e9

0800787c <__sfp_lock_acquire>:
 800787c:	4801      	ldr	r0, [pc, #4]	; (8007884 <__sfp_lock_acquire+0x8>)
 800787e:	f000 bf53 	b.w	8008728 <__retarget_lock_acquire_recursive>
 8007882:	bf00      	nop
 8007884:	20000fad 	.word	0x20000fad

08007888 <__sfp_lock_release>:
 8007888:	4801      	ldr	r0, [pc, #4]	; (8007890 <__sfp_lock_release+0x8>)
 800788a:	f000 bf4e 	b.w	800872a <__retarget_lock_release_recursive>
 800788e:	bf00      	nop
 8007890:	20000fad 	.word	0x20000fad

08007894 <__sinit>:
 8007894:	b510      	push	{r4, lr}
 8007896:	4604      	mov	r4, r0
 8007898:	f7ff fff0 	bl	800787c <__sfp_lock_acquire>
 800789c:	6a23      	ldr	r3, [r4, #32]
 800789e:	b11b      	cbz	r3, 80078a8 <__sinit+0x14>
 80078a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078a4:	f7ff bff0 	b.w	8007888 <__sfp_lock_release>
 80078a8:	4b04      	ldr	r3, [pc, #16]	; (80078bc <__sinit+0x28>)
 80078aa:	6223      	str	r3, [r4, #32]
 80078ac:	4b04      	ldr	r3, [pc, #16]	; (80078c0 <__sinit+0x2c>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d1f5      	bne.n	80078a0 <__sinit+0xc>
 80078b4:	f7ff ffc4 	bl	8007840 <global_stdio_init.part.0>
 80078b8:	e7f2      	b.n	80078a0 <__sinit+0xc>
 80078ba:	bf00      	nop
 80078bc:	08007801 	.word	0x08007801
 80078c0:	20000fa8 	.word	0x20000fa8

080078c4 <sulp>:
 80078c4:	b570      	push	{r4, r5, r6, lr}
 80078c6:	4604      	mov	r4, r0
 80078c8:	460d      	mov	r5, r1
 80078ca:	ec45 4b10 	vmov	d0, r4, r5
 80078ce:	4616      	mov	r6, r2
 80078d0:	f002 ff6c 	bl	800a7ac <__ulp>
 80078d4:	ec51 0b10 	vmov	r0, r1, d0
 80078d8:	b17e      	cbz	r6, 80078fa <sulp+0x36>
 80078da:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80078de:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	dd09      	ble.n	80078fa <sulp+0x36>
 80078e6:	051b      	lsls	r3, r3, #20
 80078e8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80078ec:	2400      	movs	r4, #0
 80078ee:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80078f2:	4622      	mov	r2, r4
 80078f4:	462b      	mov	r3, r5
 80078f6:	f7f8 fe89 	bl	800060c <__aeabi_dmul>
 80078fa:	bd70      	pop	{r4, r5, r6, pc}
 80078fc:	0000      	movs	r0, r0
	...

08007900 <_strtod_l>:
 8007900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007904:	ed2d 8b02 	vpush	{d8}
 8007908:	b09b      	sub	sp, #108	; 0x6c
 800790a:	4604      	mov	r4, r0
 800790c:	9213      	str	r2, [sp, #76]	; 0x4c
 800790e:	2200      	movs	r2, #0
 8007910:	9216      	str	r2, [sp, #88]	; 0x58
 8007912:	460d      	mov	r5, r1
 8007914:	f04f 0800 	mov.w	r8, #0
 8007918:	f04f 0900 	mov.w	r9, #0
 800791c:	460a      	mov	r2, r1
 800791e:	9215      	str	r2, [sp, #84]	; 0x54
 8007920:	7811      	ldrb	r1, [r2, #0]
 8007922:	292b      	cmp	r1, #43	; 0x2b
 8007924:	d04c      	beq.n	80079c0 <_strtod_l+0xc0>
 8007926:	d83a      	bhi.n	800799e <_strtod_l+0x9e>
 8007928:	290d      	cmp	r1, #13
 800792a:	d834      	bhi.n	8007996 <_strtod_l+0x96>
 800792c:	2908      	cmp	r1, #8
 800792e:	d834      	bhi.n	800799a <_strtod_l+0x9a>
 8007930:	2900      	cmp	r1, #0
 8007932:	d03d      	beq.n	80079b0 <_strtod_l+0xb0>
 8007934:	2200      	movs	r2, #0
 8007936:	920a      	str	r2, [sp, #40]	; 0x28
 8007938:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800793a:	7832      	ldrb	r2, [r6, #0]
 800793c:	2a30      	cmp	r2, #48	; 0x30
 800793e:	f040 80b4 	bne.w	8007aaa <_strtod_l+0x1aa>
 8007942:	7872      	ldrb	r2, [r6, #1]
 8007944:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007948:	2a58      	cmp	r2, #88	; 0x58
 800794a:	d170      	bne.n	8007a2e <_strtod_l+0x12e>
 800794c:	9302      	str	r3, [sp, #8]
 800794e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007950:	9301      	str	r3, [sp, #4]
 8007952:	ab16      	add	r3, sp, #88	; 0x58
 8007954:	9300      	str	r3, [sp, #0]
 8007956:	4a8e      	ldr	r2, [pc, #568]	; (8007b90 <_strtod_l+0x290>)
 8007958:	ab17      	add	r3, sp, #92	; 0x5c
 800795a:	a915      	add	r1, sp, #84	; 0x54
 800795c:	4620      	mov	r0, r4
 800795e:	f001 fdfd 	bl	800955c <__gethex>
 8007962:	f010 070f 	ands.w	r7, r0, #15
 8007966:	4605      	mov	r5, r0
 8007968:	d005      	beq.n	8007976 <_strtod_l+0x76>
 800796a:	2f06      	cmp	r7, #6
 800796c:	d12a      	bne.n	80079c4 <_strtod_l+0xc4>
 800796e:	3601      	adds	r6, #1
 8007970:	2300      	movs	r3, #0
 8007972:	9615      	str	r6, [sp, #84]	; 0x54
 8007974:	930a      	str	r3, [sp, #40]	; 0x28
 8007976:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007978:	2b00      	cmp	r3, #0
 800797a:	f040 857f 	bne.w	800847c <_strtod_l+0xb7c>
 800797e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007980:	b1db      	cbz	r3, 80079ba <_strtod_l+0xba>
 8007982:	4642      	mov	r2, r8
 8007984:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007988:	ec43 2b10 	vmov	d0, r2, r3
 800798c:	b01b      	add	sp, #108	; 0x6c
 800798e:	ecbd 8b02 	vpop	{d8}
 8007992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007996:	2920      	cmp	r1, #32
 8007998:	d1cc      	bne.n	8007934 <_strtod_l+0x34>
 800799a:	3201      	adds	r2, #1
 800799c:	e7bf      	b.n	800791e <_strtod_l+0x1e>
 800799e:	292d      	cmp	r1, #45	; 0x2d
 80079a0:	d1c8      	bne.n	8007934 <_strtod_l+0x34>
 80079a2:	2101      	movs	r1, #1
 80079a4:	910a      	str	r1, [sp, #40]	; 0x28
 80079a6:	1c51      	adds	r1, r2, #1
 80079a8:	9115      	str	r1, [sp, #84]	; 0x54
 80079aa:	7852      	ldrb	r2, [r2, #1]
 80079ac:	2a00      	cmp	r2, #0
 80079ae:	d1c3      	bne.n	8007938 <_strtod_l+0x38>
 80079b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80079b2:	9515      	str	r5, [sp, #84]	; 0x54
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	f040 855f 	bne.w	8008478 <_strtod_l+0xb78>
 80079ba:	4642      	mov	r2, r8
 80079bc:	464b      	mov	r3, r9
 80079be:	e7e3      	b.n	8007988 <_strtod_l+0x88>
 80079c0:	2100      	movs	r1, #0
 80079c2:	e7ef      	b.n	80079a4 <_strtod_l+0xa4>
 80079c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80079c6:	b13a      	cbz	r2, 80079d8 <_strtod_l+0xd8>
 80079c8:	2135      	movs	r1, #53	; 0x35
 80079ca:	a818      	add	r0, sp, #96	; 0x60
 80079cc:	f002 ffeb 	bl	800a9a6 <__copybits>
 80079d0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80079d2:	4620      	mov	r0, r4
 80079d4:	f002 fbbe 	bl	800a154 <_Bfree>
 80079d8:	3f01      	subs	r7, #1
 80079da:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80079dc:	2f04      	cmp	r7, #4
 80079de:	d806      	bhi.n	80079ee <_strtod_l+0xee>
 80079e0:	e8df f007 	tbb	[pc, r7]
 80079e4:	201d0314 	.word	0x201d0314
 80079e8:	14          	.byte	0x14
 80079e9:	00          	.byte	0x00
 80079ea:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80079ee:	05e9      	lsls	r1, r5, #23
 80079f0:	bf48      	it	mi
 80079f2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80079f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80079fa:	0d1b      	lsrs	r3, r3, #20
 80079fc:	051b      	lsls	r3, r3, #20
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1b9      	bne.n	8007976 <_strtod_l+0x76>
 8007a02:	f000 fe67 	bl	80086d4 <__errno>
 8007a06:	2322      	movs	r3, #34	; 0x22
 8007a08:	6003      	str	r3, [r0, #0]
 8007a0a:	e7b4      	b.n	8007976 <_strtod_l+0x76>
 8007a0c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007a10:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007a14:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007a18:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007a1c:	e7e7      	b.n	80079ee <_strtod_l+0xee>
 8007a1e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007b98 <_strtod_l+0x298>
 8007a22:	e7e4      	b.n	80079ee <_strtod_l+0xee>
 8007a24:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007a28:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007a2c:	e7df      	b.n	80079ee <_strtod_l+0xee>
 8007a2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a30:	1c5a      	adds	r2, r3, #1
 8007a32:	9215      	str	r2, [sp, #84]	; 0x54
 8007a34:	785b      	ldrb	r3, [r3, #1]
 8007a36:	2b30      	cmp	r3, #48	; 0x30
 8007a38:	d0f9      	beq.n	8007a2e <_strtod_l+0x12e>
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d09b      	beq.n	8007976 <_strtod_l+0x76>
 8007a3e:	2301      	movs	r3, #1
 8007a40:	f04f 0a00 	mov.w	sl, #0
 8007a44:	9304      	str	r3, [sp, #16]
 8007a46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a48:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a4a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007a4e:	46d3      	mov	fp, sl
 8007a50:	220a      	movs	r2, #10
 8007a52:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007a54:	7806      	ldrb	r6, [r0, #0]
 8007a56:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007a5a:	b2d9      	uxtb	r1, r3
 8007a5c:	2909      	cmp	r1, #9
 8007a5e:	d926      	bls.n	8007aae <_strtod_l+0x1ae>
 8007a60:	494c      	ldr	r1, [pc, #304]	; (8007b94 <_strtod_l+0x294>)
 8007a62:	2201      	movs	r2, #1
 8007a64:	f000 fda8 	bl	80085b8 <strncmp>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	d030      	beq.n	8007ace <_strtod_l+0x1ce>
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	4632      	mov	r2, r6
 8007a70:	9005      	str	r0, [sp, #20]
 8007a72:	465e      	mov	r6, fp
 8007a74:	4603      	mov	r3, r0
 8007a76:	2a65      	cmp	r2, #101	; 0x65
 8007a78:	d001      	beq.n	8007a7e <_strtod_l+0x17e>
 8007a7a:	2a45      	cmp	r2, #69	; 0x45
 8007a7c:	d113      	bne.n	8007aa6 <_strtod_l+0x1a6>
 8007a7e:	b91e      	cbnz	r6, 8007a88 <_strtod_l+0x188>
 8007a80:	9a04      	ldr	r2, [sp, #16]
 8007a82:	4302      	orrs	r2, r0
 8007a84:	d094      	beq.n	80079b0 <_strtod_l+0xb0>
 8007a86:	2600      	movs	r6, #0
 8007a88:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007a8a:	1c6a      	adds	r2, r5, #1
 8007a8c:	9215      	str	r2, [sp, #84]	; 0x54
 8007a8e:	786a      	ldrb	r2, [r5, #1]
 8007a90:	2a2b      	cmp	r2, #43	; 0x2b
 8007a92:	d074      	beq.n	8007b7e <_strtod_l+0x27e>
 8007a94:	2a2d      	cmp	r2, #45	; 0x2d
 8007a96:	d078      	beq.n	8007b8a <_strtod_l+0x28a>
 8007a98:	f04f 0c00 	mov.w	ip, #0
 8007a9c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007aa0:	2909      	cmp	r1, #9
 8007aa2:	d97f      	bls.n	8007ba4 <_strtod_l+0x2a4>
 8007aa4:	9515      	str	r5, [sp, #84]	; 0x54
 8007aa6:	2700      	movs	r7, #0
 8007aa8:	e09e      	b.n	8007be8 <_strtod_l+0x2e8>
 8007aaa:	2300      	movs	r3, #0
 8007aac:	e7c8      	b.n	8007a40 <_strtod_l+0x140>
 8007aae:	f1bb 0f08 	cmp.w	fp, #8
 8007ab2:	bfd8      	it	le
 8007ab4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007ab6:	f100 0001 	add.w	r0, r0, #1
 8007aba:	bfda      	itte	le
 8007abc:	fb02 3301 	mlale	r3, r2, r1, r3
 8007ac0:	9309      	strle	r3, [sp, #36]	; 0x24
 8007ac2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8007ac6:	f10b 0b01 	add.w	fp, fp, #1
 8007aca:	9015      	str	r0, [sp, #84]	; 0x54
 8007acc:	e7c1      	b.n	8007a52 <_strtod_l+0x152>
 8007ace:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ad0:	1c5a      	adds	r2, r3, #1
 8007ad2:	9215      	str	r2, [sp, #84]	; 0x54
 8007ad4:	785a      	ldrb	r2, [r3, #1]
 8007ad6:	f1bb 0f00 	cmp.w	fp, #0
 8007ada:	d037      	beq.n	8007b4c <_strtod_l+0x24c>
 8007adc:	9005      	str	r0, [sp, #20]
 8007ade:	465e      	mov	r6, fp
 8007ae0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007ae4:	2b09      	cmp	r3, #9
 8007ae6:	d912      	bls.n	8007b0e <_strtod_l+0x20e>
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e7c4      	b.n	8007a76 <_strtod_l+0x176>
 8007aec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007aee:	1c5a      	adds	r2, r3, #1
 8007af0:	9215      	str	r2, [sp, #84]	; 0x54
 8007af2:	785a      	ldrb	r2, [r3, #1]
 8007af4:	3001      	adds	r0, #1
 8007af6:	2a30      	cmp	r2, #48	; 0x30
 8007af8:	d0f8      	beq.n	8007aec <_strtod_l+0x1ec>
 8007afa:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007afe:	2b08      	cmp	r3, #8
 8007b00:	f200 84c1 	bhi.w	8008486 <_strtod_l+0xb86>
 8007b04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b06:	9005      	str	r0, [sp, #20]
 8007b08:	2000      	movs	r0, #0
 8007b0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b0c:	4606      	mov	r6, r0
 8007b0e:	3a30      	subs	r2, #48	; 0x30
 8007b10:	f100 0301 	add.w	r3, r0, #1
 8007b14:	d014      	beq.n	8007b40 <_strtod_l+0x240>
 8007b16:	9905      	ldr	r1, [sp, #20]
 8007b18:	4419      	add	r1, r3
 8007b1a:	9105      	str	r1, [sp, #20]
 8007b1c:	4633      	mov	r3, r6
 8007b1e:	eb00 0c06 	add.w	ip, r0, r6
 8007b22:	210a      	movs	r1, #10
 8007b24:	4563      	cmp	r3, ip
 8007b26:	d113      	bne.n	8007b50 <_strtod_l+0x250>
 8007b28:	1833      	adds	r3, r6, r0
 8007b2a:	2b08      	cmp	r3, #8
 8007b2c:	f106 0601 	add.w	r6, r6, #1
 8007b30:	4406      	add	r6, r0
 8007b32:	dc1a      	bgt.n	8007b6a <_strtod_l+0x26a>
 8007b34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b36:	230a      	movs	r3, #10
 8007b38:	fb03 2301 	mla	r3, r3, r1, r2
 8007b3c:	9309      	str	r3, [sp, #36]	; 0x24
 8007b3e:	2300      	movs	r3, #0
 8007b40:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007b42:	1c51      	adds	r1, r2, #1
 8007b44:	9115      	str	r1, [sp, #84]	; 0x54
 8007b46:	7852      	ldrb	r2, [r2, #1]
 8007b48:	4618      	mov	r0, r3
 8007b4a:	e7c9      	b.n	8007ae0 <_strtod_l+0x1e0>
 8007b4c:	4658      	mov	r0, fp
 8007b4e:	e7d2      	b.n	8007af6 <_strtod_l+0x1f6>
 8007b50:	2b08      	cmp	r3, #8
 8007b52:	f103 0301 	add.w	r3, r3, #1
 8007b56:	dc03      	bgt.n	8007b60 <_strtod_l+0x260>
 8007b58:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007b5a:	434f      	muls	r7, r1
 8007b5c:	9709      	str	r7, [sp, #36]	; 0x24
 8007b5e:	e7e1      	b.n	8007b24 <_strtod_l+0x224>
 8007b60:	2b10      	cmp	r3, #16
 8007b62:	bfd8      	it	le
 8007b64:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007b68:	e7dc      	b.n	8007b24 <_strtod_l+0x224>
 8007b6a:	2e10      	cmp	r6, #16
 8007b6c:	bfdc      	itt	le
 8007b6e:	230a      	movle	r3, #10
 8007b70:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8007b74:	e7e3      	b.n	8007b3e <_strtod_l+0x23e>
 8007b76:	2300      	movs	r3, #0
 8007b78:	9305      	str	r3, [sp, #20]
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e780      	b.n	8007a80 <_strtod_l+0x180>
 8007b7e:	f04f 0c00 	mov.w	ip, #0
 8007b82:	1caa      	adds	r2, r5, #2
 8007b84:	9215      	str	r2, [sp, #84]	; 0x54
 8007b86:	78aa      	ldrb	r2, [r5, #2]
 8007b88:	e788      	b.n	8007a9c <_strtod_l+0x19c>
 8007b8a:	f04f 0c01 	mov.w	ip, #1
 8007b8e:	e7f8      	b.n	8007b82 <_strtod_l+0x282>
 8007b90:	0800e068 	.word	0x0800e068
 8007b94:	0800e064 	.word	0x0800e064
 8007b98:	7ff00000 	.word	0x7ff00000
 8007b9c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007b9e:	1c51      	adds	r1, r2, #1
 8007ba0:	9115      	str	r1, [sp, #84]	; 0x54
 8007ba2:	7852      	ldrb	r2, [r2, #1]
 8007ba4:	2a30      	cmp	r2, #48	; 0x30
 8007ba6:	d0f9      	beq.n	8007b9c <_strtod_l+0x29c>
 8007ba8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007bac:	2908      	cmp	r1, #8
 8007bae:	f63f af7a 	bhi.w	8007aa6 <_strtod_l+0x1a6>
 8007bb2:	3a30      	subs	r2, #48	; 0x30
 8007bb4:	9208      	str	r2, [sp, #32]
 8007bb6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007bb8:	920c      	str	r2, [sp, #48]	; 0x30
 8007bba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007bbc:	1c57      	adds	r7, r2, #1
 8007bbe:	9715      	str	r7, [sp, #84]	; 0x54
 8007bc0:	7852      	ldrb	r2, [r2, #1]
 8007bc2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007bc6:	f1be 0f09 	cmp.w	lr, #9
 8007bca:	d938      	bls.n	8007c3e <_strtod_l+0x33e>
 8007bcc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007bce:	1a7f      	subs	r7, r7, r1
 8007bd0:	2f08      	cmp	r7, #8
 8007bd2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007bd6:	dc03      	bgt.n	8007be0 <_strtod_l+0x2e0>
 8007bd8:	9908      	ldr	r1, [sp, #32]
 8007bda:	428f      	cmp	r7, r1
 8007bdc:	bfa8      	it	ge
 8007bde:	460f      	movge	r7, r1
 8007be0:	f1bc 0f00 	cmp.w	ip, #0
 8007be4:	d000      	beq.n	8007be8 <_strtod_l+0x2e8>
 8007be6:	427f      	negs	r7, r7
 8007be8:	2e00      	cmp	r6, #0
 8007bea:	d14f      	bne.n	8007c8c <_strtod_l+0x38c>
 8007bec:	9904      	ldr	r1, [sp, #16]
 8007bee:	4301      	orrs	r1, r0
 8007bf0:	f47f aec1 	bne.w	8007976 <_strtod_l+0x76>
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f47f aedb 	bne.w	80079b0 <_strtod_l+0xb0>
 8007bfa:	2a69      	cmp	r2, #105	; 0x69
 8007bfc:	d029      	beq.n	8007c52 <_strtod_l+0x352>
 8007bfe:	dc26      	bgt.n	8007c4e <_strtod_l+0x34e>
 8007c00:	2a49      	cmp	r2, #73	; 0x49
 8007c02:	d026      	beq.n	8007c52 <_strtod_l+0x352>
 8007c04:	2a4e      	cmp	r2, #78	; 0x4e
 8007c06:	f47f aed3 	bne.w	80079b0 <_strtod_l+0xb0>
 8007c0a:	499b      	ldr	r1, [pc, #620]	; (8007e78 <_strtod_l+0x578>)
 8007c0c:	a815      	add	r0, sp, #84	; 0x54
 8007c0e:	f001 fee5 	bl	80099dc <__match>
 8007c12:	2800      	cmp	r0, #0
 8007c14:	f43f aecc 	beq.w	80079b0 <_strtod_l+0xb0>
 8007c18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	2b28      	cmp	r3, #40	; 0x28
 8007c1e:	d12f      	bne.n	8007c80 <_strtod_l+0x380>
 8007c20:	4996      	ldr	r1, [pc, #600]	; (8007e7c <_strtod_l+0x57c>)
 8007c22:	aa18      	add	r2, sp, #96	; 0x60
 8007c24:	a815      	add	r0, sp, #84	; 0x54
 8007c26:	f001 feed 	bl	8009a04 <__hexnan>
 8007c2a:	2805      	cmp	r0, #5
 8007c2c:	d128      	bne.n	8007c80 <_strtod_l+0x380>
 8007c2e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007c30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007c34:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007c38:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007c3c:	e69b      	b.n	8007976 <_strtod_l+0x76>
 8007c3e:	9f08      	ldr	r7, [sp, #32]
 8007c40:	210a      	movs	r1, #10
 8007c42:	fb01 2107 	mla	r1, r1, r7, r2
 8007c46:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007c4a:	9208      	str	r2, [sp, #32]
 8007c4c:	e7b5      	b.n	8007bba <_strtod_l+0x2ba>
 8007c4e:	2a6e      	cmp	r2, #110	; 0x6e
 8007c50:	e7d9      	b.n	8007c06 <_strtod_l+0x306>
 8007c52:	498b      	ldr	r1, [pc, #556]	; (8007e80 <_strtod_l+0x580>)
 8007c54:	a815      	add	r0, sp, #84	; 0x54
 8007c56:	f001 fec1 	bl	80099dc <__match>
 8007c5a:	2800      	cmp	r0, #0
 8007c5c:	f43f aea8 	beq.w	80079b0 <_strtod_l+0xb0>
 8007c60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c62:	4988      	ldr	r1, [pc, #544]	; (8007e84 <_strtod_l+0x584>)
 8007c64:	3b01      	subs	r3, #1
 8007c66:	a815      	add	r0, sp, #84	; 0x54
 8007c68:	9315      	str	r3, [sp, #84]	; 0x54
 8007c6a:	f001 feb7 	bl	80099dc <__match>
 8007c6e:	b910      	cbnz	r0, 8007c76 <_strtod_l+0x376>
 8007c70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c72:	3301      	adds	r3, #1
 8007c74:	9315      	str	r3, [sp, #84]	; 0x54
 8007c76:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007e94 <_strtod_l+0x594>
 8007c7a:	f04f 0800 	mov.w	r8, #0
 8007c7e:	e67a      	b.n	8007976 <_strtod_l+0x76>
 8007c80:	4881      	ldr	r0, [pc, #516]	; (8007e88 <_strtod_l+0x588>)
 8007c82:	f000 fd61 	bl	8008748 <nan>
 8007c86:	ec59 8b10 	vmov	r8, r9, d0
 8007c8a:	e674      	b.n	8007976 <_strtod_l+0x76>
 8007c8c:	9b05      	ldr	r3, [sp, #20]
 8007c8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c90:	1afb      	subs	r3, r7, r3
 8007c92:	f1bb 0f00 	cmp.w	fp, #0
 8007c96:	bf08      	it	eq
 8007c98:	46b3      	moveq	fp, r6
 8007c9a:	2e10      	cmp	r6, #16
 8007c9c:	9308      	str	r3, [sp, #32]
 8007c9e:	4635      	mov	r5, r6
 8007ca0:	bfa8      	it	ge
 8007ca2:	2510      	movge	r5, #16
 8007ca4:	f7f8 fc38 	bl	8000518 <__aeabi_ui2d>
 8007ca8:	2e09      	cmp	r6, #9
 8007caa:	4680      	mov	r8, r0
 8007cac:	4689      	mov	r9, r1
 8007cae:	dd13      	ble.n	8007cd8 <_strtod_l+0x3d8>
 8007cb0:	4b76      	ldr	r3, [pc, #472]	; (8007e8c <_strtod_l+0x58c>)
 8007cb2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007cb6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007cba:	f7f8 fca7 	bl	800060c <__aeabi_dmul>
 8007cbe:	4680      	mov	r8, r0
 8007cc0:	4650      	mov	r0, sl
 8007cc2:	4689      	mov	r9, r1
 8007cc4:	f7f8 fc28 	bl	8000518 <__aeabi_ui2d>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	460b      	mov	r3, r1
 8007ccc:	4640      	mov	r0, r8
 8007cce:	4649      	mov	r1, r9
 8007cd0:	f7f8 fae6 	bl	80002a0 <__adddf3>
 8007cd4:	4680      	mov	r8, r0
 8007cd6:	4689      	mov	r9, r1
 8007cd8:	2e0f      	cmp	r6, #15
 8007cda:	dc38      	bgt.n	8007d4e <_strtod_l+0x44e>
 8007cdc:	9b08      	ldr	r3, [sp, #32]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	f43f ae49 	beq.w	8007976 <_strtod_l+0x76>
 8007ce4:	dd24      	ble.n	8007d30 <_strtod_l+0x430>
 8007ce6:	2b16      	cmp	r3, #22
 8007ce8:	dc0b      	bgt.n	8007d02 <_strtod_l+0x402>
 8007cea:	4968      	ldr	r1, [pc, #416]	; (8007e8c <_strtod_l+0x58c>)
 8007cec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007cf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cf4:	4642      	mov	r2, r8
 8007cf6:	464b      	mov	r3, r9
 8007cf8:	f7f8 fc88 	bl	800060c <__aeabi_dmul>
 8007cfc:	4680      	mov	r8, r0
 8007cfe:	4689      	mov	r9, r1
 8007d00:	e639      	b.n	8007976 <_strtod_l+0x76>
 8007d02:	9a08      	ldr	r2, [sp, #32]
 8007d04:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	db20      	blt.n	8007d4e <_strtod_l+0x44e>
 8007d0c:	4c5f      	ldr	r4, [pc, #380]	; (8007e8c <_strtod_l+0x58c>)
 8007d0e:	f1c6 060f 	rsb	r6, r6, #15
 8007d12:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007d16:	4642      	mov	r2, r8
 8007d18:	464b      	mov	r3, r9
 8007d1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d1e:	f7f8 fc75 	bl	800060c <__aeabi_dmul>
 8007d22:	9b08      	ldr	r3, [sp, #32]
 8007d24:	1b9e      	subs	r6, r3, r6
 8007d26:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007d2a:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007d2e:	e7e3      	b.n	8007cf8 <_strtod_l+0x3f8>
 8007d30:	9b08      	ldr	r3, [sp, #32]
 8007d32:	3316      	adds	r3, #22
 8007d34:	db0b      	blt.n	8007d4e <_strtod_l+0x44e>
 8007d36:	9b05      	ldr	r3, [sp, #20]
 8007d38:	1bdf      	subs	r7, r3, r7
 8007d3a:	4b54      	ldr	r3, [pc, #336]	; (8007e8c <_strtod_l+0x58c>)
 8007d3c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007d40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d44:	4640      	mov	r0, r8
 8007d46:	4649      	mov	r1, r9
 8007d48:	f7f8 fd8a 	bl	8000860 <__aeabi_ddiv>
 8007d4c:	e7d6      	b.n	8007cfc <_strtod_l+0x3fc>
 8007d4e:	9b08      	ldr	r3, [sp, #32]
 8007d50:	1b75      	subs	r5, r6, r5
 8007d52:	441d      	add	r5, r3
 8007d54:	2d00      	cmp	r5, #0
 8007d56:	dd70      	ble.n	8007e3a <_strtod_l+0x53a>
 8007d58:	f015 030f 	ands.w	r3, r5, #15
 8007d5c:	d00a      	beq.n	8007d74 <_strtod_l+0x474>
 8007d5e:	494b      	ldr	r1, [pc, #300]	; (8007e8c <_strtod_l+0x58c>)
 8007d60:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007d64:	4642      	mov	r2, r8
 8007d66:	464b      	mov	r3, r9
 8007d68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d6c:	f7f8 fc4e 	bl	800060c <__aeabi_dmul>
 8007d70:	4680      	mov	r8, r0
 8007d72:	4689      	mov	r9, r1
 8007d74:	f035 050f 	bics.w	r5, r5, #15
 8007d78:	d04d      	beq.n	8007e16 <_strtod_l+0x516>
 8007d7a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007d7e:	dd22      	ble.n	8007dc6 <_strtod_l+0x4c6>
 8007d80:	2500      	movs	r5, #0
 8007d82:	46ab      	mov	fp, r5
 8007d84:	9509      	str	r5, [sp, #36]	; 0x24
 8007d86:	9505      	str	r5, [sp, #20]
 8007d88:	2322      	movs	r3, #34	; 0x22
 8007d8a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007e94 <_strtod_l+0x594>
 8007d8e:	6023      	str	r3, [r4, #0]
 8007d90:	f04f 0800 	mov.w	r8, #0
 8007d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	f43f aded 	beq.w	8007976 <_strtod_l+0x76>
 8007d9c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007d9e:	4620      	mov	r0, r4
 8007da0:	f002 f9d8 	bl	800a154 <_Bfree>
 8007da4:	9905      	ldr	r1, [sp, #20]
 8007da6:	4620      	mov	r0, r4
 8007da8:	f002 f9d4 	bl	800a154 <_Bfree>
 8007dac:	4659      	mov	r1, fp
 8007dae:	4620      	mov	r0, r4
 8007db0:	f002 f9d0 	bl	800a154 <_Bfree>
 8007db4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007db6:	4620      	mov	r0, r4
 8007db8:	f002 f9cc 	bl	800a154 <_Bfree>
 8007dbc:	4629      	mov	r1, r5
 8007dbe:	4620      	mov	r0, r4
 8007dc0:	f002 f9c8 	bl	800a154 <_Bfree>
 8007dc4:	e5d7      	b.n	8007976 <_strtod_l+0x76>
 8007dc6:	4b32      	ldr	r3, [pc, #200]	; (8007e90 <_strtod_l+0x590>)
 8007dc8:	9304      	str	r3, [sp, #16]
 8007dca:	2300      	movs	r3, #0
 8007dcc:	112d      	asrs	r5, r5, #4
 8007dce:	4640      	mov	r0, r8
 8007dd0:	4649      	mov	r1, r9
 8007dd2:	469a      	mov	sl, r3
 8007dd4:	2d01      	cmp	r5, #1
 8007dd6:	dc21      	bgt.n	8007e1c <_strtod_l+0x51c>
 8007dd8:	b10b      	cbz	r3, 8007dde <_strtod_l+0x4de>
 8007dda:	4680      	mov	r8, r0
 8007ddc:	4689      	mov	r9, r1
 8007dde:	492c      	ldr	r1, [pc, #176]	; (8007e90 <_strtod_l+0x590>)
 8007de0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007de4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007de8:	4642      	mov	r2, r8
 8007dea:	464b      	mov	r3, r9
 8007dec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007df0:	f7f8 fc0c 	bl	800060c <__aeabi_dmul>
 8007df4:	4b27      	ldr	r3, [pc, #156]	; (8007e94 <_strtod_l+0x594>)
 8007df6:	460a      	mov	r2, r1
 8007df8:	400b      	ands	r3, r1
 8007dfa:	4927      	ldr	r1, [pc, #156]	; (8007e98 <_strtod_l+0x598>)
 8007dfc:	428b      	cmp	r3, r1
 8007dfe:	4680      	mov	r8, r0
 8007e00:	d8be      	bhi.n	8007d80 <_strtod_l+0x480>
 8007e02:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007e06:	428b      	cmp	r3, r1
 8007e08:	bf86      	itte	hi
 8007e0a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007e9c <_strtod_l+0x59c>
 8007e0e:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8007e12:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007e16:	2300      	movs	r3, #0
 8007e18:	9304      	str	r3, [sp, #16]
 8007e1a:	e07b      	b.n	8007f14 <_strtod_l+0x614>
 8007e1c:	07ea      	lsls	r2, r5, #31
 8007e1e:	d505      	bpl.n	8007e2c <_strtod_l+0x52c>
 8007e20:	9b04      	ldr	r3, [sp, #16]
 8007e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e26:	f7f8 fbf1 	bl	800060c <__aeabi_dmul>
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	9a04      	ldr	r2, [sp, #16]
 8007e2e:	3208      	adds	r2, #8
 8007e30:	f10a 0a01 	add.w	sl, sl, #1
 8007e34:	106d      	asrs	r5, r5, #1
 8007e36:	9204      	str	r2, [sp, #16]
 8007e38:	e7cc      	b.n	8007dd4 <_strtod_l+0x4d4>
 8007e3a:	d0ec      	beq.n	8007e16 <_strtod_l+0x516>
 8007e3c:	426d      	negs	r5, r5
 8007e3e:	f015 020f 	ands.w	r2, r5, #15
 8007e42:	d00a      	beq.n	8007e5a <_strtod_l+0x55a>
 8007e44:	4b11      	ldr	r3, [pc, #68]	; (8007e8c <_strtod_l+0x58c>)
 8007e46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e4a:	4640      	mov	r0, r8
 8007e4c:	4649      	mov	r1, r9
 8007e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e52:	f7f8 fd05 	bl	8000860 <__aeabi_ddiv>
 8007e56:	4680      	mov	r8, r0
 8007e58:	4689      	mov	r9, r1
 8007e5a:	112d      	asrs	r5, r5, #4
 8007e5c:	d0db      	beq.n	8007e16 <_strtod_l+0x516>
 8007e5e:	2d1f      	cmp	r5, #31
 8007e60:	dd1e      	ble.n	8007ea0 <_strtod_l+0x5a0>
 8007e62:	2500      	movs	r5, #0
 8007e64:	46ab      	mov	fp, r5
 8007e66:	9509      	str	r5, [sp, #36]	; 0x24
 8007e68:	9505      	str	r5, [sp, #20]
 8007e6a:	2322      	movs	r3, #34	; 0x22
 8007e6c:	f04f 0800 	mov.w	r8, #0
 8007e70:	f04f 0900 	mov.w	r9, #0
 8007e74:	6023      	str	r3, [r4, #0]
 8007e76:	e78d      	b.n	8007d94 <_strtod_l+0x494>
 8007e78:	0800e03d 	.word	0x0800e03d
 8007e7c:	0800e07c 	.word	0x0800e07c
 8007e80:	0800e035 	.word	0x0800e035
 8007e84:	0800e296 	.word	0x0800e296
 8007e88:	0800e292 	.word	0x0800e292
 8007e8c:	0800e400 	.word	0x0800e400
 8007e90:	0800e3d8 	.word	0x0800e3d8
 8007e94:	7ff00000 	.word	0x7ff00000
 8007e98:	7ca00000 	.word	0x7ca00000
 8007e9c:	7fefffff 	.word	0x7fefffff
 8007ea0:	f015 0310 	ands.w	r3, r5, #16
 8007ea4:	bf18      	it	ne
 8007ea6:	236a      	movne	r3, #106	; 0x6a
 8007ea8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800824c <_strtod_l+0x94c>
 8007eac:	9304      	str	r3, [sp, #16]
 8007eae:	4640      	mov	r0, r8
 8007eb0:	4649      	mov	r1, r9
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	07ea      	lsls	r2, r5, #31
 8007eb6:	d504      	bpl.n	8007ec2 <_strtod_l+0x5c2>
 8007eb8:	e9da 2300 	ldrd	r2, r3, [sl]
 8007ebc:	f7f8 fba6 	bl	800060c <__aeabi_dmul>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	106d      	asrs	r5, r5, #1
 8007ec4:	f10a 0a08 	add.w	sl, sl, #8
 8007ec8:	d1f4      	bne.n	8007eb4 <_strtod_l+0x5b4>
 8007eca:	b10b      	cbz	r3, 8007ed0 <_strtod_l+0x5d0>
 8007ecc:	4680      	mov	r8, r0
 8007ece:	4689      	mov	r9, r1
 8007ed0:	9b04      	ldr	r3, [sp, #16]
 8007ed2:	b1bb      	cbz	r3, 8007f04 <_strtod_l+0x604>
 8007ed4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007ed8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	4649      	mov	r1, r9
 8007ee0:	dd10      	ble.n	8007f04 <_strtod_l+0x604>
 8007ee2:	2b1f      	cmp	r3, #31
 8007ee4:	f340 811e 	ble.w	8008124 <_strtod_l+0x824>
 8007ee8:	2b34      	cmp	r3, #52	; 0x34
 8007eea:	bfde      	ittt	le
 8007eec:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8007ef0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007ef4:	4093      	lslle	r3, r2
 8007ef6:	f04f 0800 	mov.w	r8, #0
 8007efa:	bfcc      	ite	gt
 8007efc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007f00:	ea03 0901 	andle.w	r9, r3, r1
 8007f04:	2200      	movs	r2, #0
 8007f06:	2300      	movs	r3, #0
 8007f08:	4640      	mov	r0, r8
 8007f0a:	4649      	mov	r1, r9
 8007f0c:	f7f8 fde6 	bl	8000adc <__aeabi_dcmpeq>
 8007f10:	2800      	cmp	r0, #0
 8007f12:	d1a6      	bne.n	8007e62 <_strtod_l+0x562>
 8007f14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f16:	9300      	str	r3, [sp, #0]
 8007f18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007f1a:	4633      	mov	r3, r6
 8007f1c:	465a      	mov	r2, fp
 8007f1e:	4620      	mov	r0, r4
 8007f20:	f002 f980 	bl	800a224 <__s2b>
 8007f24:	9009      	str	r0, [sp, #36]	; 0x24
 8007f26:	2800      	cmp	r0, #0
 8007f28:	f43f af2a 	beq.w	8007d80 <_strtod_l+0x480>
 8007f2c:	9a08      	ldr	r2, [sp, #32]
 8007f2e:	9b05      	ldr	r3, [sp, #20]
 8007f30:	2a00      	cmp	r2, #0
 8007f32:	eba3 0307 	sub.w	r3, r3, r7
 8007f36:	bfa8      	it	ge
 8007f38:	2300      	movge	r3, #0
 8007f3a:	930c      	str	r3, [sp, #48]	; 0x30
 8007f3c:	2500      	movs	r5, #0
 8007f3e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007f42:	9312      	str	r3, [sp, #72]	; 0x48
 8007f44:	46ab      	mov	fp, r5
 8007f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f48:	4620      	mov	r0, r4
 8007f4a:	6859      	ldr	r1, [r3, #4]
 8007f4c:	f002 f8c2 	bl	800a0d4 <_Balloc>
 8007f50:	9005      	str	r0, [sp, #20]
 8007f52:	2800      	cmp	r0, #0
 8007f54:	f43f af18 	beq.w	8007d88 <_strtod_l+0x488>
 8007f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f5a:	691a      	ldr	r2, [r3, #16]
 8007f5c:	3202      	adds	r2, #2
 8007f5e:	f103 010c 	add.w	r1, r3, #12
 8007f62:	0092      	lsls	r2, r2, #2
 8007f64:	300c      	adds	r0, #12
 8007f66:	f000 fbe1 	bl	800872c <memcpy>
 8007f6a:	ec49 8b10 	vmov	d0, r8, r9
 8007f6e:	aa18      	add	r2, sp, #96	; 0x60
 8007f70:	a917      	add	r1, sp, #92	; 0x5c
 8007f72:	4620      	mov	r0, r4
 8007f74:	f002 fc8a 	bl	800a88c <__d2b>
 8007f78:	ec49 8b18 	vmov	d8, r8, r9
 8007f7c:	9016      	str	r0, [sp, #88]	; 0x58
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	f43f af02 	beq.w	8007d88 <_strtod_l+0x488>
 8007f84:	2101      	movs	r1, #1
 8007f86:	4620      	mov	r0, r4
 8007f88:	f002 f9e4 	bl	800a354 <__i2b>
 8007f8c:	4683      	mov	fp, r0
 8007f8e:	2800      	cmp	r0, #0
 8007f90:	f43f aefa 	beq.w	8007d88 <_strtod_l+0x488>
 8007f94:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007f96:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007f98:	2e00      	cmp	r6, #0
 8007f9a:	bfab      	itete	ge
 8007f9c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8007f9e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007fa0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007fa2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007fa6:	bfac      	ite	ge
 8007fa8:	eb06 0a03 	addge.w	sl, r6, r3
 8007fac:	1b9f      	sublt	r7, r3, r6
 8007fae:	9b04      	ldr	r3, [sp, #16]
 8007fb0:	1af6      	subs	r6, r6, r3
 8007fb2:	4416      	add	r6, r2
 8007fb4:	4ba0      	ldr	r3, [pc, #640]	; (8008238 <_strtod_l+0x938>)
 8007fb6:	3e01      	subs	r6, #1
 8007fb8:	429e      	cmp	r6, r3
 8007fba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007fbe:	f280 80c4 	bge.w	800814a <_strtod_l+0x84a>
 8007fc2:	1b9b      	subs	r3, r3, r6
 8007fc4:	2b1f      	cmp	r3, #31
 8007fc6:	eba2 0203 	sub.w	r2, r2, r3
 8007fca:	f04f 0101 	mov.w	r1, #1
 8007fce:	f300 80b0 	bgt.w	8008132 <_strtod_l+0x832>
 8007fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8007fd6:	930e      	str	r3, [sp, #56]	; 0x38
 8007fd8:	2300      	movs	r3, #0
 8007fda:	930d      	str	r3, [sp, #52]	; 0x34
 8007fdc:	eb0a 0602 	add.w	r6, sl, r2
 8007fe0:	9b04      	ldr	r3, [sp, #16]
 8007fe2:	45b2      	cmp	sl, r6
 8007fe4:	4417      	add	r7, r2
 8007fe6:	441f      	add	r7, r3
 8007fe8:	4653      	mov	r3, sl
 8007fea:	bfa8      	it	ge
 8007fec:	4633      	movge	r3, r6
 8007fee:	42bb      	cmp	r3, r7
 8007ff0:	bfa8      	it	ge
 8007ff2:	463b      	movge	r3, r7
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	bfc2      	ittt	gt
 8007ff8:	1af6      	subgt	r6, r6, r3
 8007ffa:	1aff      	subgt	r7, r7, r3
 8007ffc:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008002:	2b00      	cmp	r3, #0
 8008004:	dd17      	ble.n	8008036 <_strtod_l+0x736>
 8008006:	4659      	mov	r1, fp
 8008008:	461a      	mov	r2, r3
 800800a:	4620      	mov	r0, r4
 800800c:	f002 fa62 	bl	800a4d4 <__pow5mult>
 8008010:	4683      	mov	fp, r0
 8008012:	2800      	cmp	r0, #0
 8008014:	f43f aeb8 	beq.w	8007d88 <_strtod_l+0x488>
 8008018:	4601      	mov	r1, r0
 800801a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800801c:	4620      	mov	r0, r4
 800801e:	f002 f9af 	bl	800a380 <__multiply>
 8008022:	900b      	str	r0, [sp, #44]	; 0x2c
 8008024:	2800      	cmp	r0, #0
 8008026:	f43f aeaf 	beq.w	8007d88 <_strtod_l+0x488>
 800802a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800802c:	4620      	mov	r0, r4
 800802e:	f002 f891 	bl	800a154 <_Bfree>
 8008032:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008034:	9316      	str	r3, [sp, #88]	; 0x58
 8008036:	2e00      	cmp	r6, #0
 8008038:	f300 808c 	bgt.w	8008154 <_strtod_l+0x854>
 800803c:	9b08      	ldr	r3, [sp, #32]
 800803e:	2b00      	cmp	r3, #0
 8008040:	dd08      	ble.n	8008054 <_strtod_l+0x754>
 8008042:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008044:	9905      	ldr	r1, [sp, #20]
 8008046:	4620      	mov	r0, r4
 8008048:	f002 fa44 	bl	800a4d4 <__pow5mult>
 800804c:	9005      	str	r0, [sp, #20]
 800804e:	2800      	cmp	r0, #0
 8008050:	f43f ae9a 	beq.w	8007d88 <_strtod_l+0x488>
 8008054:	2f00      	cmp	r7, #0
 8008056:	dd08      	ble.n	800806a <_strtod_l+0x76a>
 8008058:	9905      	ldr	r1, [sp, #20]
 800805a:	463a      	mov	r2, r7
 800805c:	4620      	mov	r0, r4
 800805e:	f002 fa93 	bl	800a588 <__lshift>
 8008062:	9005      	str	r0, [sp, #20]
 8008064:	2800      	cmp	r0, #0
 8008066:	f43f ae8f 	beq.w	8007d88 <_strtod_l+0x488>
 800806a:	f1ba 0f00 	cmp.w	sl, #0
 800806e:	dd08      	ble.n	8008082 <_strtod_l+0x782>
 8008070:	4659      	mov	r1, fp
 8008072:	4652      	mov	r2, sl
 8008074:	4620      	mov	r0, r4
 8008076:	f002 fa87 	bl	800a588 <__lshift>
 800807a:	4683      	mov	fp, r0
 800807c:	2800      	cmp	r0, #0
 800807e:	f43f ae83 	beq.w	8007d88 <_strtod_l+0x488>
 8008082:	9a05      	ldr	r2, [sp, #20]
 8008084:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008086:	4620      	mov	r0, r4
 8008088:	f002 fb06 	bl	800a698 <__mdiff>
 800808c:	4605      	mov	r5, r0
 800808e:	2800      	cmp	r0, #0
 8008090:	f43f ae7a 	beq.w	8007d88 <_strtod_l+0x488>
 8008094:	68c3      	ldr	r3, [r0, #12]
 8008096:	930b      	str	r3, [sp, #44]	; 0x2c
 8008098:	2300      	movs	r3, #0
 800809a:	60c3      	str	r3, [r0, #12]
 800809c:	4659      	mov	r1, fp
 800809e:	f002 fadf 	bl	800a660 <__mcmp>
 80080a2:	2800      	cmp	r0, #0
 80080a4:	da60      	bge.n	8008168 <_strtod_l+0x868>
 80080a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080a8:	ea53 0308 	orrs.w	r3, r3, r8
 80080ac:	f040 8084 	bne.w	80081b8 <_strtod_l+0x8b8>
 80080b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d17f      	bne.n	80081b8 <_strtod_l+0x8b8>
 80080b8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80080bc:	0d1b      	lsrs	r3, r3, #20
 80080be:	051b      	lsls	r3, r3, #20
 80080c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80080c4:	d978      	bls.n	80081b8 <_strtod_l+0x8b8>
 80080c6:	696b      	ldr	r3, [r5, #20]
 80080c8:	b913      	cbnz	r3, 80080d0 <_strtod_l+0x7d0>
 80080ca:	692b      	ldr	r3, [r5, #16]
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	dd73      	ble.n	80081b8 <_strtod_l+0x8b8>
 80080d0:	4629      	mov	r1, r5
 80080d2:	2201      	movs	r2, #1
 80080d4:	4620      	mov	r0, r4
 80080d6:	f002 fa57 	bl	800a588 <__lshift>
 80080da:	4659      	mov	r1, fp
 80080dc:	4605      	mov	r5, r0
 80080de:	f002 fabf 	bl	800a660 <__mcmp>
 80080e2:	2800      	cmp	r0, #0
 80080e4:	dd68      	ble.n	80081b8 <_strtod_l+0x8b8>
 80080e6:	9904      	ldr	r1, [sp, #16]
 80080e8:	4a54      	ldr	r2, [pc, #336]	; (800823c <_strtod_l+0x93c>)
 80080ea:	464b      	mov	r3, r9
 80080ec:	2900      	cmp	r1, #0
 80080ee:	f000 8084 	beq.w	80081fa <_strtod_l+0x8fa>
 80080f2:	ea02 0109 	and.w	r1, r2, r9
 80080f6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80080fa:	dc7e      	bgt.n	80081fa <_strtod_l+0x8fa>
 80080fc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008100:	f77f aeb3 	ble.w	8007e6a <_strtod_l+0x56a>
 8008104:	4b4e      	ldr	r3, [pc, #312]	; (8008240 <_strtod_l+0x940>)
 8008106:	4640      	mov	r0, r8
 8008108:	4649      	mov	r1, r9
 800810a:	2200      	movs	r2, #0
 800810c:	f7f8 fa7e 	bl	800060c <__aeabi_dmul>
 8008110:	4b4a      	ldr	r3, [pc, #296]	; (800823c <_strtod_l+0x93c>)
 8008112:	400b      	ands	r3, r1
 8008114:	4680      	mov	r8, r0
 8008116:	4689      	mov	r9, r1
 8008118:	2b00      	cmp	r3, #0
 800811a:	f47f ae3f 	bne.w	8007d9c <_strtod_l+0x49c>
 800811e:	2322      	movs	r3, #34	; 0x22
 8008120:	6023      	str	r3, [r4, #0]
 8008122:	e63b      	b.n	8007d9c <_strtod_l+0x49c>
 8008124:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008128:	fa02 f303 	lsl.w	r3, r2, r3
 800812c:	ea03 0808 	and.w	r8, r3, r8
 8008130:	e6e8      	b.n	8007f04 <_strtod_l+0x604>
 8008132:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008136:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800813a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800813e:	36e2      	adds	r6, #226	; 0xe2
 8008140:	fa01 f306 	lsl.w	r3, r1, r6
 8008144:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8008148:	e748      	b.n	8007fdc <_strtod_l+0x6dc>
 800814a:	2100      	movs	r1, #0
 800814c:	2301      	movs	r3, #1
 800814e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8008152:	e743      	b.n	8007fdc <_strtod_l+0x6dc>
 8008154:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008156:	4632      	mov	r2, r6
 8008158:	4620      	mov	r0, r4
 800815a:	f002 fa15 	bl	800a588 <__lshift>
 800815e:	9016      	str	r0, [sp, #88]	; 0x58
 8008160:	2800      	cmp	r0, #0
 8008162:	f47f af6b 	bne.w	800803c <_strtod_l+0x73c>
 8008166:	e60f      	b.n	8007d88 <_strtod_l+0x488>
 8008168:	46ca      	mov	sl, r9
 800816a:	d171      	bne.n	8008250 <_strtod_l+0x950>
 800816c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800816e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008172:	b352      	cbz	r2, 80081ca <_strtod_l+0x8ca>
 8008174:	4a33      	ldr	r2, [pc, #204]	; (8008244 <_strtod_l+0x944>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d12a      	bne.n	80081d0 <_strtod_l+0x8d0>
 800817a:	9b04      	ldr	r3, [sp, #16]
 800817c:	4641      	mov	r1, r8
 800817e:	b1fb      	cbz	r3, 80081c0 <_strtod_l+0x8c0>
 8008180:	4b2e      	ldr	r3, [pc, #184]	; (800823c <_strtod_l+0x93c>)
 8008182:	ea09 0303 	and.w	r3, r9, r3
 8008186:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800818a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800818e:	d81a      	bhi.n	80081c6 <_strtod_l+0x8c6>
 8008190:	0d1b      	lsrs	r3, r3, #20
 8008192:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008196:	fa02 f303 	lsl.w	r3, r2, r3
 800819a:	4299      	cmp	r1, r3
 800819c:	d118      	bne.n	80081d0 <_strtod_l+0x8d0>
 800819e:	4b2a      	ldr	r3, [pc, #168]	; (8008248 <_strtod_l+0x948>)
 80081a0:	459a      	cmp	sl, r3
 80081a2:	d102      	bne.n	80081aa <_strtod_l+0x8aa>
 80081a4:	3101      	adds	r1, #1
 80081a6:	f43f adef 	beq.w	8007d88 <_strtod_l+0x488>
 80081aa:	4b24      	ldr	r3, [pc, #144]	; (800823c <_strtod_l+0x93c>)
 80081ac:	ea0a 0303 	and.w	r3, sl, r3
 80081b0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80081b4:	f04f 0800 	mov.w	r8, #0
 80081b8:	9b04      	ldr	r3, [sp, #16]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d1a2      	bne.n	8008104 <_strtod_l+0x804>
 80081be:	e5ed      	b.n	8007d9c <_strtod_l+0x49c>
 80081c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80081c4:	e7e9      	b.n	800819a <_strtod_l+0x89a>
 80081c6:	4613      	mov	r3, r2
 80081c8:	e7e7      	b.n	800819a <_strtod_l+0x89a>
 80081ca:	ea53 0308 	orrs.w	r3, r3, r8
 80081ce:	d08a      	beq.n	80080e6 <_strtod_l+0x7e6>
 80081d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081d2:	b1e3      	cbz	r3, 800820e <_strtod_l+0x90e>
 80081d4:	ea13 0f0a 	tst.w	r3, sl
 80081d8:	d0ee      	beq.n	80081b8 <_strtod_l+0x8b8>
 80081da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081dc:	9a04      	ldr	r2, [sp, #16]
 80081de:	4640      	mov	r0, r8
 80081e0:	4649      	mov	r1, r9
 80081e2:	b1c3      	cbz	r3, 8008216 <_strtod_l+0x916>
 80081e4:	f7ff fb6e 	bl	80078c4 <sulp>
 80081e8:	4602      	mov	r2, r0
 80081ea:	460b      	mov	r3, r1
 80081ec:	ec51 0b18 	vmov	r0, r1, d8
 80081f0:	f7f8 f856 	bl	80002a0 <__adddf3>
 80081f4:	4680      	mov	r8, r0
 80081f6:	4689      	mov	r9, r1
 80081f8:	e7de      	b.n	80081b8 <_strtod_l+0x8b8>
 80081fa:	4013      	ands	r3, r2
 80081fc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008200:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008204:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008208:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800820c:	e7d4      	b.n	80081b8 <_strtod_l+0x8b8>
 800820e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008210:	ea13 0f08 	tst.w	r3, r8
 8008214:	e7e0      	b.n	80081d8 <_strtod_l+0x8d8>
 8008216:	f7ff fb55 	bl	80078c4 <sulp>
 800821a:	4602      	mov	r2, r0
 800821c:	460b      	mov	r3, r1
 800821e:	ec51 0b18 	vmov	r0, r1, d8
 8008222:	f7f8 f83b 	bl	800029c <__aeabi_dsub>
 8008226:	2200      	movs	r2, #0
 8008228:	2300      	movs	r3, #0
 800822a:	4680      	mov	r8, r0
 800822c:	4689      	mov	r9, r1
 800822e:	f7f8 fc55 	bl	8000adc <__aeabi_dcmpeq>
 8008232:	2800      	cmp	r0, #0
 8008234:	d0c0      	beq.n	80081b8 <_strtod_l+0x8b8>
 8008236:	e618      	b.n	8007e6a <_strtod_l+0x56a>
 8008238:	fffffc02 	.word	0xfffffc02
 800823c:	7ff00000 	.word	0x7ff00000
 8008240:	39500000 	.word	0x39500000
 8008244:	000fffff 	.word	0x000fffff
 8008248:	7fefffff 	.word	0x7fefffff
 800824c:	0800e090 	.word	0x0800e090
 8008250:	4659      	mov	r1, fp
 8008252:	4628      	mov	r0, r5
 8008254:	f002 fb74 	bl	800a940 <__ratio>
 8008258:	ec57 6b10 	vmov	r6, r7, d0
 800825c:	ee10 0a10 	vmov	r0, s0
 8008260:	2200      	movs	r2, #0
 8008262:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008266:	4639      	mov	r1, r7
 8008268:	f7f8 fc4c 	bl	8000b04 <__aeabi_dcmple>
 800826c:	2800      	cmp	r0, #0
 800826e:	d071      	beq.n	8008354 <_strtod_l+0xa54>
 8008270:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008272:	2b00      	cmp	r3, #0
 8008274:	d17c      	bne.n	8008370 <_strtod_l+0xa70>
 8008276:	f1b8 0f00 	cmp.w	r8, #0
 800827a:	d15a      	bne.n	8008332 <_strtod_l+0xa32>
 800827c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008280:	2b00      	cmp	r3, #0
 8008282:	d15d      	bne.n	8008340 <_strtod_l+0xa40>
 8008284:	4b90      	ldr	r3, [pc, #576]	; (80084c8 <_strtod_l+0xbc8>)
 8008286:	2200      	movs	r2, #0
 8008288:	4630      	mov	r0, r6
 800828a:	4639      	mov	r1, r7
 800828c:	f7f8 fc30 	bl	8000af0 <__aeabi_dcmplt>
 8008290:	2800      	cmp	r0, #0
 8008292:	d15c      	bne.n	800834e <_strtod_l+0xa4e>
 8008294:	4630      	mov	r0, r6
 8008296:	4639      	mov	r1, r7
 8008298:	4b8c      	ldr	r3, [pc, #560]	; (80084cc <_strtod_l+0xbcc>)
 800829a:	2200      	movs	r2, #0
 800829c:	f7f8 f9b6 	bl	800060c <__aeabi_dmul>
 80082a0:	4606      	mov	r6, r0
 80082a2:	460f      	mov	r7, r1
 80082a4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80082a8:	9606      	str	r6, [sp, #24]
 80082aa:	9307      	str	r3, [sp, #28]
 80082ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082b0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80082b4:	4b86      	ldr	r3, [pc, #536]	; (80084d0 <_strtod_l+0xbd0>)
 80082b6:	ea0a 0303 	and.w	r3, sl, r3
 80082ba:	930d      	str	r3, [sp, #52]	; 0x34
 80082bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80082be:	4b85      	ldr	r3, [pc, #532]	; (80084d4 <_strtod_l+0xbd4>)
 80082c0:	429a      	cmp	r2, r3
 80082c2:	f040 8090 	bne.w	80083e6 <_strtod_l+0xae6>
 80082c6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80082ca:	ec49 8b10 	vmov	d0, r8, r9
 80082ce:	f002 fa6d 	bl	800a7ac <__ulp>
 80082d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082d6:	ec51 0b10 	vmov	r0, r1, d0
 80082da:	f7f8 f997 	bl	800060c <__aeabi_dmul>
 80082de:	4642      	mov	r2, r8
 80082e0:	464b      	mov	r3, r9
 80082e2:	f7f7 ffdd 	bl	80002a0 <__adddf3>
 80082e6:	460b      	mov	r3, r1
 80082e8:	4979      	ldr	r1, [pc, #484]	; (80084d0 <_strtod_l+0xbd0>)
 80082ea:	4a7b      	ldr	r2, [pc, #492]	; (80084d8 <_strtod_l+0xbd8>)
 80082ec:	4019      	ands	r1, r3
 80082ee:	4291      	cmp	r1, r2
 80082f0:	4680      	mov	r8, r0
 80082f2:	d944      	bls.n	800837e <_strtod_l+0xa7e>
 80082f4:	ee18 2a90 	vmov	r2, s17
 80082f8:	4b78      	ldr	r3, [pc, #480]	; (80084dc <_strtod_l+0xbdc>)
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d104      	bne.n	8008308 <_strtod_l+0xa08>
 80082fe:	ee18 3a10 	vmov	r3, s16
 8008302:	3301      	adds	r3, #1
 8008304:	f43f ad40 	beq.w	8007d88 <_strtod_l+0x488>
 8008308:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80084dc <_strtod_l+0xbdc>
 800830c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8008310:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008312:	4620      	mov	r0, r4
 8008314:	f001 ff1e 	bl	800a154 <_Bfree>
 8008318:	9905      	ldr	r1, [sp, #20]
 800831a:	4620      	mov	r0, r4
 800831c:	f001 ff1a 	bl	800a154 <_Bfree>
 8008320:	4659      	mov	r1, fp
 8008322:	4620      	mov	r0, r4
 8008324:	f001 ff16 	bl	800a154 <_Bfree>
 8008328:	4629      	mov	r1, r5
 800832a:	4620      	mov	r0, r4
 800832c:	f001 ff12 	bl	800a154 <_Bfree>
 8008330:	e609      	b.n	8007f46 <_strtod_l+0x646>
 8008332:	f1b8 0f01 	cmp.w	r8, #1
 8008336:	d103      	bne.n	8008340 <_strtod_l+0xa40>
 8008338:	f1b9 0f00 	cmp.w	r9, #0
 800833c:	f43f ad95 	beq.w	8007e6a <_strtod_l+0x56a>
 8008340:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8008498 <_strtod_l+0xb98>
 8008344:	4f60      	ldr	r7, [pc, #384]	; (80084c8 <_strtod_l+0xbc8>)
 8008346:	ed8d 7b06 	vstr	d7, [sp, #24]
 800834a:	2600      	movs	r6, #0
 800834c:	e7ae      	b.n	80082ac <_strtod_l+0x9ac>
 800834e:	4f5f      	ldr	r7, [pc, #380]	; (80084cc <_strtod_l+0xbcc>)
 8008350:	2600      	movs	r6, #0
 8008352:	e7a7      	b.n	80082a4 <_strtod_l+0x9a4>
 8008354:	4b5d      	ldr	r3, [pc, #372]	; (80084cc <_strtod_l+0xbcc>)
 8008356:	4630      	mov	r0, r6
 8008358:	4639      	mov	r1, r7
 800835a:	2200      	movs	r2, #0
 800835c:	f7f8 f956 	bl	800060c <__aeabi_dmul>
 8008360:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008362:	4606      	mov	r6, r0
 8008364:	460f      	mov	r7, r1
 8008366:	2b00      	cmp	r3, #0
 8008368:	d09c      	beq.n	80082a4 <_strtod_l+0x9a4>
 800836a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800836e:	e79d      	b.n	80082ac <_strtod_l+0x9ac>
 8008370:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80084a0 <_strtod_l+0xba0>
 8008374:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008378:	ec57 6b17 	vmov	r6, r7, d7
 800837c:	e796      	b.n	80082ac <_strtod_l+0x9ac>
 800837e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008382:	9b04      	ldr	r3, [sp, #16]
 8008384:	46ca      	mov	sl, r9
 8008386:	2b00      	cmp	r3, #0
 8008388:	d1c2      	bne.n	8008310 <_strtod_l+0xa10>
 800838a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800838e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008390:	0d1b      	lsrs	r3, r3, #20
 8008392:	051b      	lsls	r3, r3, #20
 8008394:	429a      	cmp	r2, r3
 8008396:	d1bb      	bne.n	8008310 <_strtod_l+0xa10>
 8008398:	4630      	mov	r0, r6
 800839a:	4639      	mov	r1, r7
 800839c:	f7f8 fc96 	bl	8000ccc <__aeabi_d2lz>
 80083a0:	f7f8 f906 	bl	80005b0 <__aeabi_l2d>
 80083a4:	4602      	mov	r2, r0
 80083a6:	460b      	mov	r3, r1
 80083a8:	4630      	mov	r0, r6
 80083aa:	4639      	mov	r1, r7
 80083ac:	f7f7 ff76 	bl	800029c <__aeabi_dsub>
 80083b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80083b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083b6:	ea43 0308 	orr.w	r3, r3, r8
 80083ba:	4313      	orrs	r3, r2
 80083bc:	4606      	mov	r6, r0
 80083be:	460f      	mov	r7, r1
 80083c0:	d054      	beq.n	800846c <_strtod_l+0xb6c>
 80083c2:	a339      	add	r3, pc, #228	; (adr r3, 80084a8 <_strtod_l+0xba8>)
 80083c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c8:	f7f8 fb92 	bl	8000af0 <__aeabi_dcmplt>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	f47f ace5 	bne.w	8007d9c <_strtod_l+0x49c>
 80083d2:	a337      	add	r3, pc, #220	; (adr r3, 80084b0 <_strtod_l+0xbb0>)
 80083d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d8:	4630      	mov	r0, r6
 80083da:	4639      	mov	r1, r7
 80083dc:	f7f8 fba6 	bl	8000b2c <__aeabi_dcmpgt>
 80083e0:	2800      	cmp	r0, #0
 80083e2:	d095      	beq.n	8008310 <_strtod_l+0xa10>
 80083e4:	e4da      	b.n	8007d9c <_strtod_l+0x49c>
 80083e6:	9b04      	ldr	r3, [sp, #16]
 80083e8:	b333      	cbz	r3, 8008438 <_strtod_l+0xb38>
 80083ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083ec:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80083f0:	d822      	bhi.n	8008438 <_strtod_l+0xb38>
 80083f2:	a331      	add	r3, pc, #196	; (adr r3, 80084b8 <_strtod_l+0xbb8>)
 80083f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f8:	4630      	mov	r0, r6
 80083fa:	4639      	mov	r1, r7
 80083fc:	f7f8 fb82 	bl	8000b04 <__aeabi_dcmple>
 8008400:	b1a0      	cbz	r0, 800842c <_strtod_l+0xb2c>
 8008402:	4639      	mov	r1, r7
 8008404:	4630      	mov	r0, r6
 8008406:	f7f8 fbd9 	bl	8000bbc <__aeabi_d2uiz>
 800840a:	2801      	cmp	r0, #1
 800840c:	bf38      	it	cc
 800840e:	2001      	movcc	r0, #1
 8008410:	f7f8 f882 	bl	8000518 <__aeabi_ui2d>
 8008414:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008416:	4606      	mov	r6, r0
 8008418:	460f      	mov	r7, r1
 800841a:	bb23      	cbnz	r3, 8008466 <_strtod_l+0xb66>
 800841c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008420:	9010      	str	r0, [sp, #64]	; 0x40
 8008422:	9311      	str	r3, [sp, #68]	; 0x44
 8008424:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008428:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800842c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800842e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008430:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008434:	1a9b      	subs	r3, r3, r2
 8008436:	930f      	str	r3, [sp, #60]	; 0x3c
 8008438:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800843c:	eeb0 0a48 	vmov.f32	s0, s16
 8008440:	eef0 0a68 	vmov.f32	s1, s17
 8008444:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008448:	f002 f9b0 	bl	800a7ac <__ulp>
 800844c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008450:	ec53 2b10 	vmov	r2, r3, d0
 8008454:	f7f8 f8da 	bl	800060c <__aeabi_dmul>
 8008458:	ec53 2b18 	vmov	r2, r3, d8
 800845c:	f7f7 ff20 	bl	80002a0 <__adddf3>
 8008460:	4680      	mov	r8, r0
 8008462:	4689      	mov	r9, r1
 8008464:	e78d      	b.n	8008382 <_strtod_l+0xa82>
 8008466:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800846a:	e7db      	b.n	8008424 <_strtod_l+0xb24>
 800846c:	a314      	add	r3, pc, #80	; (adr r3, 80084c0 <_strtod_l+0xbc0>)
 800846e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008472:	f7f8 fb3d 	bl	8000af0 <__aeabi_dcmplt>
 8008476:	e7b3      	b.n	80083e0 <_strtod_l+0xae0>
 8008478:	2300      	movs	r3, #0
 800847a:	930a      	str	r3, [sp, #40]	; 0x28
 800847c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800847e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008480:	6013      	str	r3, [r2, #0]
 8008482:	f7ff ba7c 	b.w	800797e <_strtod_l+0x7e>
 8008486:	2a65      	cmp	r2, #101	; 0x65
 8008488:	f43f ab75 	beq.w	8007b76 <_strtod_l+0x276>
 800848c:	2a45      	cmp	r2, #69	; 0x45
 800848e:	f43f ab72 	beq.w	8007b76 <_strtod_l+0x276>
 8008492:	2301      	movs	r3, #1
 8008494:	f7ff bbaa 	b.w	8007bec <_strtod_l+0x2ec>
 8008498:	00000000 	.word	0x00000000
 800849c:	bff00000 	.word	0xbff00000
 80084a0:	00000000 	.word	0x00000000
 80084a4:	3ff00000 	.word	0x3ff00000
 80084a8:	94a03595 	.word	0x94a03595
 80084ac:	3fdfffff 	.word	0x3fdfffff
 80084b0:	35afe535 	.word	0x35afe535
 80084b4:	3fe00000 	.word	0x3fe00000
 80084b8:	ffc00000 	.word	0xffc00000
 80084bc:	41dfffff 	.word	0x41dfffff
 80084c0:	94a03595 	.word	0x94a03595
 80084c4:	3fcfffff 	.word	0x3fcfffff
 80084c8:	3ff00000 	.word	0x3ff00000
 80084cc:	3fe00000 	.word	0x3fe00000
 80084d0:	7ff00000 	.word	0x7ff00000
 80084d4:	7fe00000 	.word	0x7fe00000
 80084d8:	7c9fffff 	.word	0x7c9fffff
 80084dc:	7fefffff 	.word	0x7fefffff

080084e0 <strtod>:
 80084e0:	460a      	mov	r2, r1
 80084e2:	4601      	mov	r1, r0
 80084e4:	4802      	ldr	r0, [pc, #8]	; (80084f0 <strtod+0x10>)
 80084e6:	4b03      	ldr	r3, [pc, #12]	; (80084f4 <strtod+0x14>)
 80084e8:	6800      	ldr	r0, [r0, #0]
 80084ea:	f7ff ba09 	b.w	8007900 <_strtod_l>
 80084ee:	bf00      	nop
 80084f0:	200001f4 	.word	0x200001f4
 80084f4:	2000003c 	.word	0x2000003c

080084f8 <__utoa>:
 80084f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084fa:	4c1f      	ldr	r4, [pc, #124]	; (8008578 <__utoa+0x80>)
 80084fc:	b08b      	sub	sp, #44	; 0x2c
 80084fe:	4605      	mov	r5, r0
 8008500:	460b      	mov	r3, r1
 8008502:	466e      	mov	r6, sp
 8008504:	f104 0c20 	add.w	ip, r4, #32
 8008508:	6820      	ldr	r0, [r4, #0]
 800850a:	6861      	ldr	r1, [r4, #4]
 800850c:	4637      	mov	r7, r6
 800850e:	c703      	stmia	r7!, {r0, r1}
 8008510:	3408      	adds	r4, #8
 8008512:	4564      	cmp	r4, ip
 8008514:	463e      	mov	r6, r7
 8008516:	d1f7      	bne.n	8008508 <__utoa+0x10>
 8008518:	7921      	ldrb	r1, [r4, #4]
 800851a:	7139      	strb	r1, [r7, #4]
 800851c:	1e91      	subs	r1, r2, #2
 800851e:	6820      	ldr	r0, [r4, #0]
 8008520:	6038      	str	r0, [r7, #0]
 8008522:	2922      	cmp	r1, #34	; 0x22
 8008524:	f04f 0100 	mov.w	r1, #0
 8008528:	d904      	bls.n	8008534 <__utoa+0x3c>
 800852a:	7019      	strb	r1, [r3, #0]
 800852c:	460b      	mov	r3, r1
 800852e:	4618      	mov	r0, r3
 8008530:	b00b      	add	sp, #44	; 0x2c
 8008532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008534:	1e58      	subs	r0, r3, #1
 8008536:	4684      	mov	ip, r0
 8008538:	fbb5 f7f2 	udiv	r7, r5, r2
 800853c:	fb02 5617 	mls	r6, r2, r7, r5
 8008540:	3628      	adds	r6, #40	; 0x28
 8008542:	446e      	add	r6, sp
 8008544:	460c      	mov	r4, r1
 8008546:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800854a:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800854e:	462e      	mov	r6, r5
 8008550:	42b2      	cmp	r2, r6
 8008552:	f101 0101 	add.w	r1, r1, #1
 8008556:	463d      	mov	r5, r7
 8008558:	d9ee      	bls.n	8008538 <__utoa+0x40>
 800855a:	2200      	movs	r2, #0
 800855c:	545a      	strb	r2, [r3, r1]
 800855e:	1919      	adds	r1, r3, r4
 8008560:	1aa5      	subs	r5, r4, r2
 8008562:	42aa      	cmp	r2, r5
 8008564:	dae3      	bge.n	800852e <__utoa+0x36>
 8008566:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800856a:	780e      	ldrb	r6, [r1, #0]
 800856c:	7006      	strb	r6, [r0, #0]
 800856e:	3201      	adds	r2, #1
 8008570:	f801 5901 	strb.w	r5, [r1], #-1
 8008574:	e7f4      	b.n	8008560 <__utoa+0x68>
 8008576:	bf00      	nop
 8008578:	0800e0b8 	.word	0x0800e0b8

0800857c <_fwalk_sglue>:
 800857c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008580:	4607      	mov	r7, r0
 8008582:	4688      	mov	r8, r1
 8008584:	4614      	mov	r4, r2
 8008586:	2600      	movs	r6, #0
 8008588:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800858c:	f1b9 0901 	subs.w	r9, r9, #1
 8008590:	d505      	bpl.n	800859e <_fwalk_sglue+0x22>
 8008592:	6824      	ldr	r4, [r4, #0]
 8008594:	2c00      	cmp	r4, #0
 8008596:	d1f7      	bne.n	8008588 <_fwalk_sglue+0xc>
 8008598:	4630      	mov	r0, r6
 800859a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800859e:	89ab      	ldrh	r3, [r5, #12]
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d907      	bls.n	80085b4 <_fwalk_sglue+0x38>
 80085a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085a8:	3301      	adds	r3, #1
 80085aa:	d003      	beq.n	80085b4 <_fwalk_sglue+0x38>
 80085ac:	4629      	mov	r1, r5
 80085ae:	4638      	mov	r0, r7
 80085b0:	47c0      	blx	r8
 80085b2:	4306      	orrs	r6, r0
 80085b4:	3568      	adds	r5, #104	; 0x68
 80085b6:	e7e9      	b.n	800858c <_fwalk_sglue+0x10>

080085b8 <strncmp>:
 80085b8:	b510      	push	{r4, lr}
 80085ba:	b16a      	cbz	r2, 80085d8 <strncmp+0x20>
 80085bc:	3901      	subs	r1, #1
 80085be:	1884      	adds	r4, r0, r2
 80085c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085c4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d103      	bne.n	80085d4 <strncmp+0x1c>
 80085cc:	42a0      	cmp	r0, r4
 80085ce:	d001      	beq.n	80085d4 <strncmp+0x1c>
 80085d0:	2a00      	cmp	r2, #0
 80085d2:	d1f5      	bne.n	80085c0 <strncmp+0x8>
 80085d4:	1ad0      	subs	r0, r2, r3
 80085d6:	bd10      	pop	{r4, pc}
 80085d8:	4610      	mov	r0, r2
 80085da:	e7fc      	b.n	80085d6 <strncmp+0x1e>

080085dc <strncpy>:
 80085dc:	b510      	push	{r4, lr}
 80085de:	3901      	subs	r1, #1
 80085e0:	4603      	mov	r3, r0
 80085e2:	b132      	cbz	r2, 80085f2 <strncpy+0x16>
 80085e4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80085e8:	f803 4b01 	strb.w	r4, [r3], #1
 80085ec:	3a01      	subs	r2, #1
 80085ee:	2c00      	cmp	r4, #0
 80085f0:	d1f7      	bne.n	80085e2 <strncpy+0x6>
 80085f2:	441a      	add	r2, r3
 80085f4:	2100      	movs	r1, #0
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d100      	bne.n	80085fc <strncpy+0x20>
 80085fa:	bd10      	pop	{r4, pc}
 80085fc:	f803 1b01 	strb.w	r1, [r3], #1
 8008600:	e7f9      	b.n	80085f6 <strncpy+0x1a>
	...

08008604 <strtok>:
 8008604:	4b16      	ldr	r3, [pc, #88]	; (8008660 <strtok+0x5c>)
 8008606:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008608:	681e      	ldr	r6, [r3, #0]
 800860a:	6c74      	ldr	r4, [r6, #68]	; 0x44
 800860c:	4605      	mov	r5, r0
 800860e:	b9fc      	cbnz	r4, 8008650 <strtok+0x4c>
 8008610:	2050      	movs	r0, #80	; 0x50
 8008612:	9101      	str	r1, [sp, #4]
 8008614:	f001 fbea 	bl	8009dec <malloc>
 8008618:	9901      	ldr	r1, [sp, #4]
 800861a:	6470      	str	r0, [r6, #68]	; 0x44
 800861c:	4602      	mov	r2, r0
 800861e:	b920      	cbnz	r0, 800862a <strtok+0x26>
 8008620:	4b10      	ldr	r3, [pc, #64]	; (8008664 <strtok+0x60>)
 8008622:	4811      	ldr	r0, [pc, #68]	; (8008668 <strtok+0x64>)
 8008624:	215b      	movs	r1, #91	; 0x5b
 8008626:	f000 f897 	bl	8008758 <__assert_func>
 800862a:	e9c0 4400 	strd	r4, r4, [r0]
 800862e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008632:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008636:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800863a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800863e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8008642:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8008646:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800864a:	6184      	str	r4, [r0, #24]
 800864c:	7704      	strb	r4, [r0, #28]
 800864e:	6244      	str	r4, [r0, #36]	; 0x24
 8008650:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8008652:	2301      	movs	r3, #1
 8008654:	4628      	mov	r0, r5
 8008656:	b002      	add	sp, #8
 8008658:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800865c:	f000 b806 	b.w	800866c <__strtok_r>
 8008660:	200001f4 	.word	0x200001f4
 8008664:	0800e0dd 	.word	0x0800e0dd
 8008668:	0800e0f4 	.word	0x0800e0f4

0800866c <__strtok_r>:
 800866c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800866e:	b908      	cbnz	r0, 8008674 <__strtok_r+0x8>
 8008670:	6810      	ldr	r0, [r2, #0]
 8008672:	b188      	cbz	r0, 8008698 <__strtok_r+0x2c>
 8008674:	4604      	mov	r4, r0
 8008676:	4620      	mov	r0, r4
 8008678:	f814 5b01 	ldrb.w	r5, [r4], #1
 800867c:	460f      	mov	r7, r1
 800867e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008682:	b91e      	cbnz	r6, 800868c <__strtok_r+0x20>
 8008684:	b965      	cbnz	r5, 80086a0 <__strtok_r+0x34>
 8008686:	6015      	str	r5, [r2, #0]
 8008688:	4628      	mov	r0, r5
 800868a:	e005      	b.n	8008698 <__strtok_r+0x2c>
 800868c:	42b5      	cmp	r5, r6
 800868e:	d1f6      	bne.n	800867e <__strtok_r+0x12>
 8008690:	2b00      	cmp	r3, #0
 8008692:	d1f0      	bne.n	8008676 <__strtok_r+0xa>
 8008694:	6014      	str	r4, [r2, #0]
 8008696:	7003      	strb	r3, [r0, #0]
 8008698:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800869a:	461c      	mov	r4, r3
 800869c:	e00c      	b.n	80086b8 <__strtok_r+0x4c>
 800869e:	b915      	cbnz	r5, 80086a6 <__strtok_r+0x3a>
 80086a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80086a4:	460e      	mov	r6, r1
 80086a6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80086aa:	42ab      	cmp	r3, r5
 80086ac:	d1f7      	bne.n	800869e <__strtok_r+0x32>
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d0f3      	beq.n	800869a <__strtok_r+0x2e>
 80086b2:	2300      	movs	r3, #0
 80086b4:	f804 3c01 	strb.w	r3, [r4, #-1]
 80086b8:	6014      	str	r4, [r2, #0]
 80086ba:	e7ed      	b.n	8008698 <__strtok_r+0x2c>

080086bc <memset>:
 80086bc:	4402      	add	r2, r0
 80086be:	4603      	mov	r3, r0
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d100      	bne.n	80086c6 <memset+0xa>
 80086c4:	4770      	bx	lr
 80086c6:	f803 1b01 	strb.w	r1, [r3], #1
 80086ca:	e7f9      	b.n	80086c0 <memset+0x4>

080086cc <_localeconv_r>:
 80086cc:	4800      	ldr	r0, [pc, #0]	; (80086d0 <_localeconv_r+0x4>)
 80086ce:	4770      	bx	lr
 80086d0:	2000012c 	.word	0x2000012c

080086d4 <__errno>:
 80086d4:	4b01      	ldr	r3, [pc, #4]	; (80086dc <__errno+0x8>)
 80086d6:	6818      	ldr	r0, [r3, #0]
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	200001f4 	.word	0x200001f4

080086e0 <__libc_init_array>:
 80086e0:	b570      	push	{r4, r5, r6, lr}
 80086e2:	4d0d      	ldr	r5, [pc, #52]	; (8008718 <__libc_init_array+0x38>)
 80086e4:	4c0d      	ldr	r4, [pc, #52]	; (800871c <__libc_init_array+0x3c>)
 80086e6:	1b64      	subs	r4, r4, r5
 80086e8:	10a4      	asrs	r4, r4, #2
 80086ea:	2600      	movs	r6, #0
 80086ec:	42a6      	cmp	r6, r4
 80086ee:	d109      	bne.n	8008704 <__libc_init_array+0x24>
 80086f0:	4d0b      	ldr	r5, [pc, #44]	; (8008720 <__libc_init_array+0x40>)
 80086f2:	4c0c      	ldr	r4, [pc, #48]	; (8008724 <__libc_init_array+0x44>)
 80086f4:	f004 f9de 	bl	800cab4 <_init>
 80086f8:	1b64      	subs	r4, r4, r5
 80086fa:	10a4      	asrs	r4, r4, #2
 80086fc:	2600      	movs	r6, #0
 80086fe:	42a6      	cmp	r6, r4
 8008700:	d105      	bne.n	800870e <__libc_init_array+0x2e>
 8008702:	bd70      	pop	{r4, r5, r6, pc}
 8008704:	f855 3b04 	ldr.w	r3, [r5], #4
 8008708:	4798      	blx	r3
 800870a:	3601      	adds	r6, #1
 800870c:	e7ee      	b.n	80086ec <__libc_init_array+0xc>
 800870e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008712:	4798      	blx	r3
 8008714:	3601      	adds	r6, #1
 8008716:	e7f2      	b.n	80086fe <__libc_init_array+0x1e>
 8008718:	0800e728 	.word	0x0800e728
 800871c:	0800e728 	.word	0x0800e728
 8008720:	0800e728 	.word	0x0800e728
 8008724:	0800e72c 	.word	0x0800e72c

08008728 <__retarget_lock_acquire_recursive>:
 8008728:	4770      	bx	lr

0800872a <__retarget_lock_release_recursive>:
 800872a:	4770      	bx	lr

0800872c <memcpy>:
 800872c:	440a      	add	r2, r1
 800872e:	4291      	cmp	r1, r2
 8008730:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008734:	d100      	bne.n	8008738 <memcpy+0xc>
 8008736:	4770      	bx	lr
 8008738:	b510      	push	{r4, lr}
 800873a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800873e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008742:	4291      	cmp	r1, r2
 8008744:	d1f9      	bne.n	800873a <memcpy+0xe>
 8008746:	bd10      	pop	{r4, pc}

08008748 <nan>:
 8008748:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008750 <nan+0x8>
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	00000000 	.word	0x00000000
 8008754:	7ff80000 	.word	0x7ff80000

08008758 <__assert_func>:
 8008758:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800875a:	4614      	mov	r4, r2
 800875c:	461a      	mov	r2, r3
 800875e:	4b09      	ldr	r3, [pc, #36]	; (8008784 <__assert_func+0x2c>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4605      	mov	r5, r0
 8008764:	68d8      	ldr	r0, [r3, #12]
 8008766:	b14c      	cbz	r4, 800877c <__assert_func+0x24>
 8008768:	4b07      	ldr	r3, [pc, #28]	; (8008788 <__assert_func+0x30>)
 800876a:	9100      	str	r1, [sp, #0]
 800876c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008770:	4906      	ldr	r1, [pc, #24]	; (800878c <__assert_func+0x34>)
 8008772:	462b      	mov	r3, r5
 8008774:	f002 f99e 	bl	800aab4 <fiprintf>
 8008778:	f002 fa5a 	bl	800ac30 <abort>
 800877c:	4b04      	ldr	r3, [pc, #16]	; (8008790 <__assert_func+0x38>)
 800877e:	461c      	mov	r4, r3
 8008780:	e7f3      	b.n	800876a <__assert_func+0x12>
 8008782:	bf00      	nop
 8008784:	200001f4 	.word	0x200001f4
 8008788:	0800e257 	.word	0x0800e257
 800878c:	0800e264 	.word	0x0800e264
 8008790:	0800e292 	.word	0x0800e292

08008794 <quorem>:
 8008794:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008798:	6903      	ldr	r3, [r0, #16]
 800879a:	690c      	ldr	r4, [r1, #16]
 800879c:	42a3      	cmp	r3, r4
 800879e:	4607      	mov	r7, r0
 80087a0:	db7e      	blt.n	80088a0 <quorem+0x10c>
 80087a2:	3c01      	subs	r4, #1
 80087a4:	f101 0814 	add.w	r8, r1, #20
 80087a8:	f100 0514 	add.w	r5, r0, #20
 80087ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087b0:	9301      	str	r3, [sp, #4]
 80087b2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80087b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80087ba:	3301      	adds	r3, #1
 80087bc:	429a      	cmp	r2, r3
 80087be:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80087c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80087c6:	fbb2 f6f3 	udiv	r6, r2, r3
 80087ca:	d331      	bcc.n	8008830 <quorem+0x9c>
 80087cc:	f04f 0e00 	mov.w	lr, #0
 80087d0:	4640      	mov	r0, r8
 80087d2:	46ac      	mov	ip, r5
 80087d4:	46f2      	mov	sl, lr
 80087d6:	f850 2b04 	ldr.w	r2, [r0], #4
 80087da:	b293      	uxth	r3, r2
 80087dc:	fb06 e303 	mla	r3, r6, r3, lr
 80087e0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80087e4:	0c1a      	lsrs	r2, r3, #16
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	ebaa 0303 	sub.w	r3, sl, r3
 80087ec:	f8dc a000 	ldr.w	sl, [ip]
 80087f0:	fa13 f38a 	uxtah	r3, r3, sl
 80087f4:	fb06 220e 	mla	r2, r6, lr, r2
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	9b00      	ldr	r3, [sp, #0]
 80087fc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008800:	b292      	uxth	r2, r2
 8008802:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008806:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800880a:	f8bd 3000 	ldrh.w	r3, [sp]
 800880e:	4581      	cmp	r9, r0
 8008810:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008814:	f84c 3b04 	str.w	r3, [ip], #4
 8008818:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800881c:	d2db      	bcs.n	80087d6 <quorem+0x42>
 800881e:	f855 300b 	ldr.w	r3, [r5, fp]
 8008822:	b92b      	cbnz	r3, 8008830 <quorem+0x9c>
 8008824:	9b01      	ldr	r3, [sp, #4]
 8008826:	3b04      	subs	r3, #4
 8008828:	429d      	cmp	r5, r3
 800882a:	461a      	mov	r2, r3
 800882c:	d32c      	bcc.n	8008888 <quorem+0xf4>
 800882e:	613c      	str	r4, [r7, #16]
 8008830:	4638      	mov	r0, r7
 8008832:	f001 ff15 	bl	800a660 <__mcmp>
 8008836:	2800      	cmp	r0, #0
 8008838:	db22      	blt.n	8008880 <quorem+0xec>
 800883a:	3601      	adds	r6, #1
 800883c:	4629      	mov	r1, r5
 800883e:	2000      	movs	r0, #0
 8008840:	f858 2b04 	ldr.w	r2, [r8], #4
 8008844:	f8d1 c000 	ldr.w	ip, [r1]
 8008848:	b293      	uxth	r3, r2
 800884a:	1ac3      	subs	r3, r0, r3
 800884c:	0c12      	lsrs	r2, r2, #16
 800884e:	fa13 f38c 	uxtah	r3, r3, ip
 8008852:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008856:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800885a:	b29b      	uxth	r3, r3
 800885c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008860:	45c1      	cmp	r9, r8
 8008862:	f841 3b04 	str.w	r3, [r1], #4
 8008866:	ea4f 4022 	mov.w	r0, r2, asr #16
 800886a:	d2e9      	bcs.n	8008840 <quorem+0xac>
 800886c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008870:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008874:	b922      	cbnz	r2, 8008880 <quorem+0xec>
 8008876:	3b04      	subs	r3, #4
 8008878:	429d      	cmp	r5, r3
 800887a:	461a      	mov	r2, r3
 800887c:	d30a      	bcc.n	8008894 <quorem+0x100>
 800887e:	613c      	str	r4, [r7, #16]
 8008880:	4630      	mov	r0, r6
 8008882:	b003      	add	sp, #12
 8008884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008888:	6812      	ldr	r2, [r2, #0]
 800888a:	3b04      	subs	r3, #4
 800888c:	2a00      	cmp	r2, #0
 800888e:	d1ce      	bne.n	800882e <quorem+0x9a>
 8008890:	3c01      	subs	r4, #1
 8008892:	e7c9      	b.n	8008828 <quorem+0x94>
 8008894:	6812      	ldr	r2, [r2, #0]
 8008896:	3b04      	subs	r3, #4
 8008898:	2a00      	cmp	r2, #0
 800889a:	d1f0      	bne.n	800887e <quorem+0xea>
 800889c:	3c01      	subs	r4, #1
 800889e:	e7eb      	b.n	8008878 <quorem+0xe4>
 80088a0:	2000      	movs	r0, #0
 80088a2:	e7ee      	b.n	8008882 <quorem+0xee>
 80088a4:	0000      	movs	r0, r0
	...

080088a8 <_dtoa_r>:
 80088a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ac:	ed2d 8b04 	vpush	{d8-d9}
 80088b0:	69c5      	ldr	r5, [r0, #28]
 80088b2:	b093      	sub	sp, #76	; 0x4c
 80088b4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80088b8:	ec57 6b10 	vmov	r6, r7, d0
 80088bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80088c0:	9107      	str	r1, [sp, #28]
 80088c2:	4604      	mov	r4, r0
 80088c4:	920a      	str	r2, [sp, #40]	; 0x28
 80088c6:	930d      	str	r3, [sp, #52]	; 0x34
 80088c8:	b975      	cbnz	r5, 80088e8 <_dtoa_r+0x40>
 80088ca:	2010      	movs	r0, #16
 80088cc:	f001 fa8e 	bl	8009dec <malloc>
 80088d0:	4602      	mov	r2, r0
 80088d2:	61e0      	str	r0, [r4, #28]
 80088d4:	b920      	cbnz	r0, 80088e0 <_dtoa_r+0x38>
 80088d6:	4bae      	ldr	r3, [pc, #696]	; (8008b90 <_dtoa_r+0x2e8>)
 80088d8:	21ef      	movs	r1, #239	; 0xef
 80088da:	48ae      	ldr	r0, [pc, #696]	; (8008b94 <_dtoa_r+0x2ec>)
 80088dc:	f7ff ff3c 	bl	8008758 <__assert_func>
 80088e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80088e4:	6005      	str	r5, [r0, #0]
 80088e6:	60c5      	str	r5, [r0, #12]
 80088e8:	69e3      	ldr	r3, [r4, #28]
 80088ea:	6819      	ldr	r1, [r3, #0]
 80088ec:	b151      	cbz	r1, 8008904 <_dtoa_r+0x5c>
 80088ee:	685a      	ldr	r2, [r3, #4]
 80088f0:	604a      	str	r2, [r1, #4]
 80088f2:	2301      	movs	r3, #1
 80088f4:	4093      	lsls	r3, r2
 80088f6:	608b      	str	r3, [r1, #8]
 80088f8:	4620      	mov	r0, r4
 80088fa:	f001 fc2b 	bl	800a154 <_Bfree>
 80088fe:	69e3      	ldr	r3, [r4, #28]
 8008900:	2200      	movs	r2, #0
 8008902:	601a      	str	r2, [r3, #0]
 8008904:	1e3b      	subs	r3, r7, #0
 8008906:	bfbb      	ittet	lt
 8008908:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800890c:	9303      	strlt	r3, [sp, #12]
 800890e:	2300      	movge	r3, #0
 8008910:	2201      	movlt	r2, #1
 8008912:	bfac      	ite	ge
 8008914:	f8c8 3000 	strge.w	r3, [r8]
 8008918:	f8c8 2000 	strlt.w	r2, [r8]
 800891c:	4b9e      	ldr	r3, [pc, #632]	; (8008b98 <_dtoa_r+0x2f0>)
 800891e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008922:	ea33 0308 	bics.w	r3, r3, r8
 8008926:	d11b      	bne.n	8008960 <_dtoa_r+0xb8>
 8008928:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800892a:	f242 730f 	movw	r3, #9999	; 0x270f
 800892e:	6013      	str	r3, [r2, #0]
 8008930:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008934:	4333      	orrs	r3, r6
 8008936:	f000 8593 	beq.w	8009460 <_dtoa_r+0xbb8>
 800893a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800893c:	b963      	cbnz	r3, 8008958 <_dtoa_r+0xb0>
 800893e:	4b97      	ldr	r3, [pc, #604]	; (8008b9c <_dtoa_r+0x2f4>)
 8008940:	e027      	b.n	8008992 <_dtoa_r+0xea>
 8008942:	4b97      	ldr	r3, [pc, #604]	; (8008ba0 <_dtoa_r+0x2f8>)
 8008944:	9300      	str	r3, [sp, #0]
 8008946:	3308      	adds	r3, #8
 8008948:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800894a:	6013      	str	r3, [r2, #0]
 800894c:	9800      	ldr	r0, [sp, #0]
 800894e:	b013      	add	sp, #76	; 0x4c
 8008950:	ecbd 8b04 	vpop	{d8-d9}
 8008954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008958:	4b90      	ldr	r3, [pc, #576]	; (8008b9c <_dtoa_r+0x2f4>)
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	3303      	adds	r3, #3
 800895e:	e7f3      	b.n	8008948 <_dtoa_r+0xa0>
 8008960:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008964:	2200      	movs	r2, #0
 8008966:	ec51 0b17 	vmov	r0, r1, d7
 800896a:	eeb0 8a47 	vmov.f32	s16, s14
 800896e:	eef0 8a67 	vmov.f32	s17, s15
 8008972:	2300      	movs	r3, #0
 8008974:	f7f8 f8b2 	bl	8000adc <__aeabi_dcmpeq>
 8008978:	4681      	mov	r9, r0
 800897a:	b160      	cbz	r0, 8008996 <_dtoa_r+0xee>
 800897c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800897e:	2301      	movs	r3, #1
 8008980:	6013      	str	r3, [r2, #0]
 8008982:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008984:	2b00      	cmp	r3, #0
 8008986:	f000 8568 	beq.w	800945a <_dtoa_r+0xbb2>
 800898a:	4b86      	ldr	r3, [pc, #536]	; (8008ba4 <_dtoa_r+0x2fc>)
 800898c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800898e:	6013      	str	r3, [r2, #0]
 8008990:	3b01      	subs	r3, #1
 8008992:	9300      	str	r3, [sp, #0]
 8008994:	e7da      	b.n	800894c <_dtoa_r+0xa4>
 8008996:	aa10      	add	r2, sp, #64	; 0x40
 8008998:	a911      	add	r1, sp, #68	; 0x44
 800899a:	4620      	mov	r0, r4
 800899c:	eeb0 0a48 	vmov.f32	s0, s16
 80089a0:	eef0 0a68 	vmov.f32	s1, s17
 80089a4:	f001 ff72 	bl	800a88c <__d2b>
 80089a8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80089ac:	4682      	mov	sl, r0
 80089ae:	2d00      	cmp	r5, #0
 80089b0:	d07f      	beq.n	8008ab2 <_dtoa_r+0x20a>
 80089b2:	ee18 3a90 	vmov	r3, s17
 80089b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089ba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80089be:	ec51 0b18 	vmov	r0, r1, d8
 80089c2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80089c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80089ca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80089ce:	4619      	mov	r1, r3
 80089d0:	2200      	movs	r2, #0
 80089d2:	4b75      	ldr	r3, [pc, #468]	; (8008ba8 <_dtoa_r+0x300>)
 80089d4:	f7f7 fc62 	bl	800029c <__aeabi_dsub>
 80089d8:	a367      	add	r3, pc, #412	; (adr r3, 8008b78 <_dtoa_r+0x2d0>)
 80089da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089de:	f7f7 fe15 	bl	800060c <__aeabi_dmul>
 80089e2:	a367      	add	r3, pc, #412	; (adr r3, 8008b80 <_dtoa_r+0x2d8>)
 80089e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089e8:	f7f7 fc5a 	bl	80002a0 <__adddf3>
 80089ec:	4606      	mov	r6, r0
 80089ee:	4628      	mov	r0, r5
 80089f0:	460f      	mov	r7, r1
 80089f2:	f7f7 fda1 	bl	8000538 <__aeabi_i2d>
 80089f6:	a364      	add	r3, pc, #400	; (adr r3, 8008b88 <_dtoa_r+0x2e0>)
 80089f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fc:	f7f7 fe06 	bl	800060c <__aeabi_dmul>
 8008a00:	4602      	mov	r2, r0
 8008a02:	460b      	mov	r3, r1
 8008a04:	4630      	mov	r0, r6
 8008a06:	4639      	mov	r1, r7
 8008a08:	f7f7 fc4a 	bl	80002a0 <__adddf3>
 8008a0c:	4606      	mov	r6, r0
 8008a0e:	460f      	mov	r7, r1
 8008a10:	f7f8 f8ac 	bl	8000b6c <__aeabi_d2iz>
 8008a14:	2200      	movs	r2, #0
 8008a16:	4683      	mov	fp, r0
 8008a18:	2300      	movs	r3, #0
 8008a1a:	4630      	mov	r0, r6
 8008a1c:	4639      	mov	r1, r7
 8008a1e:	f7f8 f867 	bl	8000af0 <__aeabi_dcmplt>
 8008a22:	b148      	cbz	r0, 8008a38 <_dtoa_r+0x190>
 8008a24:	4658      	mov	r0, fp
 8008a26:	f7f7 fd87 	bl	8000538 <__aeabi_i2d>
 8008a2a:	4632      	mov	r2, r6
 8008a2c:	463b      	mov	r3, r7
 8008a2e:	f7f8 f855 	bl	8000adc <__aeabi_dcmpeq>
 8008a32:	b908      	cbnz	r0, 8008a38 <_dtoa_r+0x190>
 8008a34:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008a38:	f1bb 0f16 	cmp.w	fp, #22
 8008a3c:	d857      	bhi.n	8008aee <_dtoa_r+0x246>
 8008a3e:	4b5b      	ldr	r3, [pc, #364]	; (8008bac <_dtoa_r+0x304>)
 8008a40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a48:	ec51 0b18 	vmov	r0, r1, d8
 8008a4c:	f7f8 f850 	bl	8000af0 <__aeabi_dcmplt>
 8008a50:	2800      	cmp	r0, #0
 8008a52:	d04e      	beq.n	8008af2 <_dtoa_r+0x24a>
 8008a54:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008a58:	2300      	movs	r3, #0
 8008a5a:	930c      	str	r3, [sp, #48]	; 0x30
 8008a5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a5e:	1b5b      	subs	r3, r3, r5
 8008a60:	1e5a      	subs	r2, r3, #1
 8008a62:	bf45      	ittet	mi
 8008a64:	f1c3 0301 	rsbmi	r3, r3, #1
 8008a68:	9305      	strmi	r3, [sp, #20]
 8008a6a:	2300      	movpl	r3, #0
 8008a6c:	2300      	movmi	r3, #0
 8008a6e:	9206      	str	r2, [sp, #24]
 8008a70:	bf54      	ite	pl
 8008a72:	9305      	strpl	r3, [sp, #20]
 8008a74:	9306      	strmi	r3, [sp, #24]
 8008a76:	f1bb 0f00 	cmp.w	fp, #0
 8008a7a:	db3c      	blt.n	8008af6 <_dtoa_r+0x24e>
 8008a7c:	9b06      	ldr	r3, [sp, #24]
 8008a7e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008a82:	445b      	add	r3, fp
 8008a84:	9306      	str	r3, [sp, #24]
 8008a86:	2300      	movs	r3, #0
 8008a88:	9308      	str	r3, [sp, #32]
 8008a8a:	9b07      	ldr	r3, [sp, #28]
 8008a8c:	2b09      	cmp	r3, #9
 8008a8e:	d868      	bhi.n	8008b62 <_dtoa_r+0x2ba>
 8008a90:	2b05      	cmp	r3, #5
 8008a92:	bfc4      	itt	gt
 8008a94:	3b04      	subgt	r3, #4
 8008a96:	9307      	strgt	r3, [sp, #28]
 8008a98:	9b07      	ldr	r3, [sp, #28]
 8008a9a:	f1a3 0302 	sub.w	r3, r3, #2
 8008a9e:	bfcc      	ite	gt
 8008aa0:	2500      	movgt	r5, #0
 8008aa2:	2501      	movle	r5, #1
 8008aa4:	2b03      	cmp	r3, #3
 8008aa6:	f200 8085 	bhi.w	8008bb4 <_dtoa_r+0x30c>
 8008aaa:	e8df f003 	tbb	[pc, r3]
 8008aae:	3b2e      	.short	0x3b2e
 8008ab0:	5839      	.short	0x5839
 8008ab2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008ab6:	441d      	add	r5, r3
 8008ab8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008abc:	2b20      	cmp	r3, #32
 8008abe:	bfc1      	itttt	gt
 8008ac0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008ac4:	fa08 f803 	lslgt.w	r8, r8, r3
 8008ac8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008acc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008ad0:	bfd6      	itet	le
 8008ad2:	f1c3 0320 	rsble	r3, r3, #32
 8008ad6:	ea48 0003 	orrgt.w	r0, r8, r3
 8008ada:	fa06 f003 	lslle.w	r0, r6, r3
 8008ade:	f7f7 fd1b 	bl	8000518 <__aeabi_ui2d>
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008ae8:	3d01      	subs	r5, #1
 8008aea:	920e      	str	r2, [sp, #56]	; 0x38
 8008aec:	e76f      	b.n	80089ce <_dtoa_r+0x126>
 8008aee:	2301      	movs	r3, #1
 8008af0:	e7b3      	b.n	8008a5a <_dtoa_r+0x1b2>
 8008af2:	900c      	str	r0, [sp, #48]	; 0x30
 8008af4:	e7b2      	b.n	8008a5c <_dtoa_r+0x1b4>
 8008af6:	9b05      	ldr	r3, [sp, #20]
 8008af8:	eba3 030b 	sub.w	r3, r3, fp
 8008afc:	9305      	str	r3, [sp, #20]
 8008afe:	f1cb 0300 	rsb	r3, fp, #0
 8008b02:	9308      	str	r3, [sp, #32]
 8008b04:	2300      	movs	r3, #0
 8008b06:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b08:	e7bf      	b.n	8008a8a <_dtoa_r+0x1e2>
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8008b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	dc52      	bgt.n	8008bba <_dtoa_r+0x312>
 8008b14:	2301      	movs	r3, #1
 8008b16:	9301      	str	r3, [sp, #4]
 8008b18:	9304      	str	r3, [sp, #16]
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	920a      	str	r2, [sp, #40]	; 0x28
 8008b1e:	e00b      	b.n	8008b38 <_dtoa_r+0x290>
 8008b20:	2301      	movs	r3, #1
 8008b22:	e7f3      	b.n	8008b0c <_dtoa_r+0x264>
 8008b24:	2300      	movs	r3, #0
 8008b26:	9309      	str	r3, [sp, #36]	; 0x24
 8008b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b2a:	445b      	add	r3, fp
 8008b2c:	9301      	str	r3, [sp, #4]
 8008b2e:	3301      	adds	r3, #1
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	9304      	str	r3, [sp, #16]
 8008b34:	bfb8      	it	lt
 8008b36:	2301      	movlt	r3, #1
 8008b38:	69e0      	ldr	r0, [r4, #28]
 8008b3a:	2100      	movs	r1, #0
 8008b3c:	2204      	movs	r2, #4
 8008b3e:	f102 0614 	add.w	r6, r2, #20
 8008b42:	429e      	cmp	r6, r3
 8008b44:	d93d      	bls.n	8008bc2 <_dtoa_r+0x31a>
 8008b46:	6041      	str	r1, [r0, #4]
 8008b48:	4620      	mov	r0, r4
 8008b4a:	f001 fac3 	bl	800a0d4 <_Balloc>
 8008b4e:	9000      	str	r0, [sp, #0]
 8008b50:	2800      	cmp	r0, #0
 8008b52:	d139      	bne.n	8008bc8 <_dtoa_r+0x320>
 8008b54:	4b16      	ldr	r3, [pc, #88]	; (8008bb0 <_dtoa_r+0x308>)
 8008b56:	4602      	mov	r2, r0
 8008b58:	f240 11af 	movw	r1, #431	; 0x1af
 8008b5c:	e6bd      	b.n	80088da <_dtoa_r+0x32>
 8008b5e:	2301      	movs	r3, #1
 8008b60:	e7e1      	b.n	8008b26 <_dtoa_r+0x27e>
 8008b62:	2501      	movs	r5, #1
 8008b64:	2300      	movs	r3, #0
 8008b66:	9307      	str	r3, [sp, #28]
 8008b68:	9509      	str	r5, [sp, #36]	; 0x24
 8008b6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b6e:	9301      	str	r3, [sp, #4]
 8008b70:	9304      	str	r3, [sp, #16]
 8008b72:	2200      	movs	r2, #0
 8008b74:	2312      	movs	r3, #18
 8008b76:	e7d1      	b.n	8008b1c <_dtoa_r+0x274>
 8008b78:	636f4361 	.word	0x636f4361
 8008b7c:	3fd287a7 	.word	0x3fd287a7
 8008b80:	8b60c8b3 	.word	0x8b60c8b3
 8008b84:	3fc68a28 	.word	0x3fc68a28
 8008b88:	509f79fb 	.word	0x509f79fb
 8008b8c:	3fd34413 	.word	0x3fd34413
 8008b90:	0800e0dd 	.word	0x0800e0dd
 8008b94:	0800e2a0 	.word	0x0800e2a0
 8008b98:	7ff00000 	.word	0x7ff00000
 8008b9c:	0800e29c 	.word	0x0800e29c
 8008ba0:	0800e293 	.word	0x0800e293
 8008ba4:	0800e041 	.word	0x0800e041
 8008ba8:	3ff80000 	.word	0x3ff80000
 8008bac:	0800e400 	.word	0x0800e400
 8008bb0:	0800e2f8 	.word	0x0800e2f8
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008bb8:	e7d7      	b.n	8008b6a <_dtoa_r+0x2c2>
 8008bba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bbc:	9301      	str	r3, [sp, #4]
 8008bbe:	9304      	str	r3, [sp, #16]
 8008bc0:	e7ba      	b.n	8008b38 <_dtoa_r+0x290>
 8008bc2:	3101      	adds	r1, #1
 8008bc4:	0052      	lsls	r2, r2, #1
 8008bc6:	e7ba      	b.n	8008b3e <_dtoa_r+0x296>
 8008bc8:	69e3      	ldr	r3, [r4, #28]
 8008bca:	9a00      	ldr	r2, [sp, #0]
 8008bcc:	601a      	str	r2, [r3, #0]
 8008bce:	9b04      	ldr	r3, [sp, #16]
 8008bd0:	2b0e      	cmp	r3, #14
 8008bd2:	f200 80a8 	bhi.w	8008d26 <_dtoa_r+0x47e>
 8008bd6:	2d00      	cmp	r5, #0
 8008bd8:	f000 80a5 	beq.w	8008d26 <_dtoa_r+0x47e>
 8008bdc:	f1bb 0f00 	cmp.w	fp, #0
 8008be0:	dd38      	ble.n	8008c54 <_dtoa_r+0x3ac>
 8008be2:	4bc0      	ldr	r3, [pc, #768]	; (8008ee4 <_dtoa_r+0x63c>)
 8008be4:	f00b 020f 	and.w	r2, fp, #15
 8008be8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008bf0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008bf4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008bf8:	d019      	beq.n	8008c2e <_dtoa_r+0x386>
 8008bfa:	4bbb      	ldr	r3, [pc, #748]	; (8008ee8 <_dtoa_r+0x640>)
 8008bfc:	ec51 0b18 	vmov	r0, r1, d8
 8008c00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008c04:	f7f7 fe2c 	bl	8000860 <__aeabi_ddiv>
 8008c08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c0c:	f008 080f 	and.w	r8, r8, #15
 8008c10:	2503      	movs	r5, #3
 8008c12:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008ee8 <_dtoa_r+0x640>
 8008c16:	f1b8 0f00 	cmp.w	r8, #0
 8008c1a:	d10a      	bne.n	8008c32 <_dtoa_r+0x38a>
 8008c1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008c20:	4632      	mov	r2, r6
 8008c22:	463b      	mov	r3, r7
 8008c24:	f7f7 fe1c 	bl	8000860 <__aeabi_ddiv>
 8008c28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c2c:	e02b      	b.n	8008c86 <_dtoa_r+0x3de>
 8008c2e:	2502      	movs	r5, #2
 8008c30:	e7ef      	b.n	8008c12 <_dtoa_r+0x36a>
 8008c32:	f018 0f01 	tst.w	r8, #1
 8008c36:	d008      	beq.n	8008c4a <_dtoa_r+0x3a2>
 8008c38:	4630      	mov	r0, r6
 8008c3a:	4639      	mov	r1, r7
 8008c3c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008c40:	f7f7 fce4 	bl	800060c <__aeabi_dmul>
 8008c44:	3501      	adds	r5, #1
 8008c46:	4606      	mov	r6, r0
 8008c48:	460f      	mov	r7, r1
 8008c4a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008c4e:	f109 0908 	add.w	r9, r9, #8
 8008c52:	e7e0      	b.n	8008c16 <_dtoa_r+0x36e>
 8008c54:	f000 809f 	beq.w	8008d96 <_dtoa_r+0x4ee>
 8008c58:	f1cb 0600 	rsb	r6, fp, #0
 8008c5c:	4ba1      	ldr	r3, [pc, #644]	; (8008ee4 <_dtoa_r+0x63c>)
 8008c5e:	4fa2      	ldr	r7, [pc, #648]	; (8008ee8 <_dtoa_r+0x640>)
 8008c60:	f006 020f 	and.w	r2, r6, #15
 8008c64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c6c:	ec51 0b18 	vmov	r0, r1, d8
 8008c70:	f7f7 fccc 	bl	800060c <__aeabi_dmul>
 8008c74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008c78:	1136      	asrs	r6, r6, #4
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	2502      	movs	r5, #2
 8008c7e:	2e00      	cmp	r6, #0
 8008c80:	d17e      	bne.n	8008d80 <_dtoa_r+0x4d8>
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d1d0      	bne.n	8008c28 <_dtoa_r+0x380>
 8008c86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c88:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f000 8084 	beq.w	8008d9a <_dtoa_r+0x4f2>
 8008c92:	4b96      	ldr	r3, [pc, #600]	; (8008eec <_dtoa_r+0x644>)
 8008c94:	2200      	movs	r2, #0
 8008c96:	4640      	mov	r0, r8
 8008c98:	4649      	mov	r1, r9
 8008c9a:	f7f7 ff29 	bl	8000af0 <__aeabi_dcmplt>
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	d07b      	beq.n	8008d9a <_dtoa_r+0x4f2>
 8008ca2:	9b04      	ldr	r3, [sp, #16]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d078      	beq.n	8008d9a <_dtoa_r+0x4f2>
 8008ca8:	9b01      	ldr	r3, [sp, #4]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	dd39      	ble.n	8008d22 <_dtoa_r+0x47a>
 8008cae:	4b90      	ldr	r3, [pc, #576]	; (8008ef0 <_dtoa_r+0x648>)
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	4640      	mov	r0, r8
 8008cb4:	4649      	mov	r1, r9
 8008cb6:	f7f7 fca9 	bl	800060c <__aeabi_dmul>
 8008cba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cbe:	9e01      	ldr	r6, [sp, #4]
 8008cc0:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8008cc4:	3501      	adds	r5, #1
 8008cc6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008cca:	4628      	mov	r0, r5
 8008ccc:	f7f7 fc34 	bl	8000538 <__aeabi_i2d>
 8008cd0:	4642      	mov	r2, r8
 8008cd2:	464b      	mov	r3, r9
 8008cd4:	f7f7 fc9a 	bl	800060c <__aeabi_dmul>
 8008cd8:	4b86      	ldr	r3, [pc, #536]	; (8008ef4 <_dtoa_r+0x64c>)
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f7f7 fae0 	bl	80002a0 <__adddf3>
 8008ce0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008ce4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ce8:	9303      	str	r3, [sp, #12]
 8008cea:	2e00      	cmp	r6, #0
 8008cec:	d158      	bne.n	8008da0 <_dtoa_r+0x4f8>
 8008cee:	4b82      	ldr	r3, [pc, #520]	; (8008ef8 <_dtoa_r+0x650>)
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	4640      	mov	r0, r8
 8008cf4:	4649      	mov	r1, r9
 8008cf6:	f7f7 fad1 	bl	800029c <__aeabi_dsub>
 8008cfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008cfe:	4680      	mov	r8, r0
 8008d00:	4689      	mov	r9, r1
 8008d02:	f7f7 ff13 	bl	8000b2c <__aeabi_dcmpgt>
 8008d06:	2800      	cmp	r0, #0
 8008d08:	f040 8296 	bne.w	8009238 <_dtoa_r+0x990>
 8008d0c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008d10:	4640      	mov	r0, r8
 8008d12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d16:	4649      	mov	r1, r9
 8008d18:	f7f7 feea 	bl	8000af0 <__aeabi_dcmplt>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	f040 8289 	bne.w	8009234 <_dtoa_r+0x98c>
 8008d22:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008d26:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	f2c0 814e 	blt.w	8008fca <_dtoa_r+0x722>
 8008d2e:	f1bb 0f0e 	cmp.w	fp, #14
 8008d32:	f300 814a 	bgt.w	8008fca <_dtoa_r+0x722>
 8008d36:	4b6b      	ldr	r3, [pc, #428]	; (8008ee4 <_dtoa_r+0x63c>)
 8008d38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008d3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f280 80dc 	bge.w	8008f00 <_dtoa_r+0x658>
 8008d48:	9b04      	ldr	r3, [sp, #16]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	f300 80d8 	bgt.w	8008f00 <_dtoa_r+0x658>
 8008d50:	f040 826f 	bne.w	8009232 <_dtoa_r+0x98a>
 8008d54:	4b68      	ldr	r3, [pc, #416]	; (8008ef8 <_dtoa_r+0x650>)
 8008d56:	2200      	movs	r2, #0
 8008d58:	4640      	mov	r0, r8
 8008d5a:	4649      	mov	r1, r9
 8008d5c:	f7f7 fc56 	bl	800060c <__aeabi_dmul>
 8008d60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d64:	f7f7 fed8 	bl	8000b18 <__aeabi_dcmpge>
 8008d68:	9e04      	ldr	r6, [sp, #16]
 8008d6a:	4637      	mov	r7, r6
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	f040 8245 	bne.w	80091fc <_dtoa_r+0x954>
 8008d72:	9d00      	ldr	r5, [sp, #0]
 8008d74:	2331      	movs	r3, #49	; 0x31
 8008d76:	f805 3b01 	strb.w	r3, [r5], #1
 8008d7a:	f10b 0b01 	add.w	fp, fp, #1
 8008d7e:	e241      	b.n	8009204 <_dtoa_r+0x95c>
 8008d80:	07f2      	lsls	r2, r6, #31
 8008d82:	d505      	bpl.n	8008d90 <_dtoa_r+0x4e8>
 8008d84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d88:	f7f7 fc40 	bl	800060c <__aeabi_dmul>
 8008d8c:	3501      	adds	r5, #1
 8008d8e:	2301      	movs	r3, #1
 8008d90:	1076      	asrs	r6, r6, #1
 8008d92:	3708      	adds	r7, #8
 8008d94:	e773      	b.n	8008c7e <_dtoa_r+0x3d6>
 8008d96:	2502      	movs	r5, #2
 8008d98:	e775      	b.n	8008c86 <_dtoa_r+0x3de>
 8008d9a:	9e04      	ldr	r6, [sp, #16]
 8008d9c:	465f      	mov	r7, fp
 8008d9e:	e792      	b.n	8008cc6 <_dtoa_r+0x41e>
 8008da0:	9900      	ldr	r1, [sp, #0]
 8008da2:	4b50      	ldr	r3, [pc, #320]	; (8008ee4 <_dtoa_r+0x63c>)
 8008da4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008da8:	4431      	add	r1, r6
 8008daa:	9102      	str	r1, [sp, #8]
 8008dac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dae:	eeb0 9a47 	vmov.f32	s18, s14
 8008db2:	eef0 9a67 	vmov.f32	s19, s15
 8008db6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008dba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008dbe:	2900      	cmp	r1, #0
 8008dc0:	d044      	beq.n	8008e4c <_dtoa_r+0x5a4>
 8008dc2:	494e      	ldr	r1, [pc, #312]	; (8008efc <_dtoa_r+0x654>)
 8008dc4:	2000      	movs	r0, #0
 8008dc6:	f7f7 fd4b 	bl	8000860 <__aeabi_ddiv>
 8008dca:	ec53 2b19 	vmov	r2, r3, d9
 8008dce:	f7f7 fa65 	bl	800029c <__aeabi_dsub>
 8008dd2:	9d00      	ldr	r5, [sp, #0]
 8008dd4:	ec41 0b19 	vmov	d9, r0, r1
 8008dd8:	4649      	mov	r1, r9
 8008dda:	4640      	mov	r0, r8
 8008ddc:	f7f7 fec6 	bl	8000b6c <__aeabi_d2iz>
 8008de0:	4606      	mov	r6, r0
 8008de2:	f7f7 fba9 	bl	8000538 <__aeabi_i2d>
 8008de6:	4602      	mov	r2, r0
 8008de8:	460b      	mov	r3, r1
 8008dea:	4640      	mov	r0, r8
 8008dec:	4649      	mov	r1, r9
 8008dee:	f7f7 fa55 	bl	800029c <__aeabi_dsub>
 8008df2:	3630      	adds	r6, #48	; 0x30
 8008df4:	f805 6b01 	strb.w	r6, [r5], #1
 8008df8:	ec53 2b19 	vmov	r2, r3, d9
 8008dfc:	4680      	mov	r8, r0
 8008dfe:	4689      	mov	r9, r1
 8008e00:	f7f7 fe76 	bl	8000af0 <__aeabi_dcmplt>
 8008e04:	2800      	cmp	r0, #0
 8008e06:	d164      	bne.n	8008ed2 <_dtoa_r+0x62a>
 8008e08:	4642      	mov	r2, r8
 8008e0a:	464b      	mov	r3, r9
 8008e0c:	4937      	ldr	r1, [pc, #220]	; (8008eec <_dtoa_r+0x644>)
 8008e0e:	2000      	movs	r0, #0
 8008e10:	f7f7 fa44 	bl	800029c <__aeabi_dsub>
 8008e14:	ec53 2b19 	vmov	r2, r3, d9
 8008e18:	f7f7 fe6a 	bl	8000af0 <__aeabi_dcmplt>
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	f040 80b6 	bne.w	8008f8e <_dtoa_r+0x6e6>
 8008e22:	9b02      	ldr	r3, [sp, #8]
 8008e24:	429d      	cmp	r5, r3
 8008e26:	f43f af7c 	beq.w	8008d22 <_dtoa_r+0x47a>
 8008e2a:	4b31      	ldr	r3, [pc, #196]	; (8008ef0 <_dtoa_r+0x648>)
 8008e2c:	ec51 0b19 	vmov	r0, r1, d9
 8008e30:	2200      	movs	r2, #0
 8008e32:	f7f7 fbeb 	bl	800060c <__aeabi_dmul>
 8008e36:	4b2e      	ldr	r3, [pc, #184]	; (8008ef0 <_dtoa_r+0x648>)
 8008e38:	ec41 0b19 	vmov	d9, r0, r1
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	4640      	mov	r0, r8
 8008e40:	4649      	mov	r1, r9
 8008e42:	f7f7 fbe3 	bl	800060c <__aeabi_dmul>
 8008e46:	4680      	mov	r8, r0
 8008e48:	4689      	mov	r9, r1
 8008e4a:	e7c5      	b.n	8008dd8 <_dtoa_r+0x530>
 8008e4c:	ec51 0b17 	vmov	r0, r1, d7
 8008e50:	f7f7 fbdc 	bl	800060c <__aeabi_dmul>
 8008e54:	9b02      	ldr	r3, [sp, #8]
 8008e56:	9d00      	ldr	r5, [sp, #0]
 8008e58:	930f      	str	r3, [sp, #60]	; 0x3c
 8008e5a:	ec41 0b19 	vmov	d9, r0, r1
 8008e5e:	4649      	mov	r1, r9
 8008e60:	4640      	mov	r0, r8
 8008e62:	f7f7 fe83 	bl	8000b6c <__aeabi_d2iz>
 8008e66:	4606      	mov	r6, r0
 8008e68:	f7f7 fb66 	bl	8000538 <__aeabi_i2d>
 8008e6c:	3630      	adds	r6, #48	; 0x30
 8008e6e:	4602      	mov	r2, r0
 8008e70:	460b      	mov	r3, r1
 8008e72:	4640      	mov	r0, r8
 8008e74:	4649      	mov	r1, r9
 8008e76:	f7f7 fa11 	bl	800029c <__aeabi_dsub>
 8008e7a:	f805 6b01 	strb.w	r6, [r5], #1
 8008e7e:	9b02      	ldr	r3, [sp, #8]
 8008e80:	429d      	cmp	r5, r3
 8008e82:	4680      	mov	r8, r0
 8008e84:	4689      	mov	r9, r1
 8008e86:	f04f 0200 	mov.w	r2, #0
 8008e8a:	d124      	bne.n	8008ed6 <_dtoa_r+0x62e>
 8008e8c:	4b1b      	ldr	r3, [pc, #108]	; (8008efc <_dtoa_r+0x654>)
 8008e8e:	ec51 0b19 	vmov	r0, r1, d9
 8008e92:	f7f7 fa05 	bl	80002a0 <__adddf3>
 8008e96:	4602      	mov	r2, r0
 8008e98:	460b      	mov	r3, r1
 8008e9a:	4640      	mov	r0, r8
 8008e9c:	4649      	mov	r1, r9
 8008e9e:	f7f7 fe45 	bl	8000b2c <__aeabi_dcmpgt>
 8008ea2:	2800      	cmp	r0, #0
 8008ea4:	d173      	bne.n	8008f8e <_dtoa_r+0x6e6>
 8008ea6:	ec53 2b19 	vmov	r2, r3, d9
 8008eaa:	4914      	ldr	r1, [pc, #80]	; (8008efc <_dtoa_r+0x654>)
 8008eac:	2000      	movs	r0, #0
 8008eae:	f7f7 f9f5 	bl	800029c <__aeabi_dsub>
 8008eb2:	4602      	mov	r2, r0
 8008eb4:	460b      	mov	r3, r1
 8008eb6:	4640      	mov	r0, r8
 8008eb8:	4649      	mov	r1, r9
 8008eba:	f7f7 fe19 	bl	8000af0 <__aeabi_dcmplt>
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	f43f af2f 	beq.w	8008d22 <_dtoa_r+0x47a>
 8008ec4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008ec6:	1e6b      	subs	r3, r5, #1
 8008ec8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008eca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008ece:	2b30      	cmp	r3, #48	; 0x30
 8008ed0:	d0f8      	beq.n	8008ec4 <_dtoa_r+0x61c>
 8008ed2:	46bb      	mov	fp, r7
 8008ed4:	e04a      	b.n	8008f6c <_dtoa_r+0x6c4>
 8008ed6:	4b06      	ldr	r3, [pc, #24]	; (8008ef0 <_dtoa_r+0x648>)
 8008ed8:	f7f7 fb98 	bl	800060c <__aeabi_dmul>
 8008edc:	4680      	mov	r8, r0
 8008ede:	4689      	mov	r9, r1
 8008ee0:	e7bd      	b.n	8008e5e <_dtoa_r+0x5b6>
 8008ee2:	bf00      	nop
 8008ee4:	0800e400 	.word	0x0800e400
 8008ee8:	0800e3d8 	.word	0x0800e3d8
 8008eec:	3ff00000 	.word	0x3ff00000
 8008ef0:	40240000 	.word	0x40240000
 8008ef4:	401c0000 	.word	0x401c0000
 8008ef8:	40140000 	.word	0x40140000
 8008efc:	3fe00000 	.word	0x3fe00000
 8008f00:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008f04:	9d00      	ldr	r5, [sp, #0]
 8008f06:	4642      	mov	r2, r8
 8008f08:	464b      	mov	r3, r9
 8008f0a:	4630      	mov	r0, r6
 8008f0c:	4639      	mov	r1, r7
 8008f0e:	f7f7 fca7 	bl	8000860 <__aeabi_ddiv>
 8008f12:	f7f7 fe2b 	bl	8000b6c <__aeabi_d2iz>
 8008f16:	9001      	str	r0, [sp, #4]
 8008f18:	f7f7 fb0e 	bl	8000538 <__aeabi_i2d>
 8008f1c:	4642      	mov	r2, r8
 8008f1e:	464b      	mov	r3, r9
 8008f20:	f7f7 fb74 	bl	800060c <__aeabi_dmul>
 8008f24:	4602      	mov	r2, r0
 8008f26:	460b      	mov	r3, r1
 8008f28:	4630      	mov	r0, r6
 8008f2a:	4639      	mov	r1, r7
 8008f2c:	f7f7 f9b6 	bl	800029c <__aeabi_dsub>
 8008f30:	9e01      	ldr	r6, [sp, #4]
 8008f32:	9f04      	ldr	r7, [sp, #16]
 8008f34:	3630      	adds	r6, #48	; 0x30
 8008f36:	f805 6b01 	strb.w	r6, [r5], #1
 8008f3a:	9e00      	ldr	r6, [sp, #0]
 8008f3c:	1bae      	subs	r6, r5, r6
 8008f3e:	42b7      	cmp	r7, r6
 8008f40:	4602      	mov	r2, r0
 8008f42:	460b      	mov	r3, r1
 8008f44:	d134      	bne.n	8008fb0 <_dtoa_r+0x708>
 8008f46:	f7f7 f9ab 	bl	80002a0 <__adddf3>
 8008f4a:	4642      	mov	r2, r8
 8008f4c:	464b      	mov	r3, r9
 8008f4e:	4606      	mov	r6, r0
 8008f50:	460f      	mov	r7, r1
 8008f52:	f7f7 fdeb 	bl	8000b2c <__aeabi_dcmpgt>
 8008f56:	b9c8      	cbnz	r0, 8008f8c <_dtoa_r+0x6e4>
 8008f58:	4642      	mov	r2, r8
 8008f5a:	464b      	mov	r3, r9
 8008f5c:	4630      	mov	r0, r6
 8008f5e:	4639      	mov	r1, r7
 8008f60:	f7f7 fdbc 	bl	8000adc <__aeabi_dcmpeq>
 8008f64:	b110      	cbz	r0, 8008f6c <_dtoa_r+0x6c4>
 8008f66:	9b01      	ldr	r3, [sp, #4]
 8008f68:	07db      	lsls	r3, r3, #31
 8008f6a:	d40f      	bmi.n	8008f8c <_dtoa_r+0x6e4>
 8008f6c:	4651      	mov	r1, sl
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f001 f8f0 	bl	800a154 <_Bfree>
 8008f74:	2300      	movs	r3, #0
 8008f76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f78:	702b      	strb	r3, [r5, #0]
 8008f7a:	f10b 0301 	add.w	r3, fp, #1
 8008f7e:	6013      	str	r3, [r2, #0]
 8008f80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f43f ace2 	beq.w	800894c <_dtoa_r+0xa4>
 8008f88:	601d      	str	r5, [r3, #0]
 8008f8a:	e4df      	b.n	800894c <_dtoa_r+0xa4>
 8008f8c:	465f      	mov	r7, fp
 8008f8e:	462b      	mov	r3, r5
 8008f90:	461d      	mov	r5, r3
 8008f92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f96:	2a39      	cmp	r2, #57	; 0x39
 8008f98:	d106      	bne.n	8008fa8 <_dtoa_r+0x700>
 8008f9a:	9a00      	ldr	r2, [sp, #0]
 8008f9c:	429a      	cmp	r2, r3
 8008f9e:	d1f7      	bne.n	8008f90 <_dtoa_r+0x6e8>
 8008fa0:	9900      	ldr	r1, [sp, #0]
 8008fa2:	2230      	movs	r2, #48	; 0x30
 8008fa4:	3701      	adds	r7, #1
 8008fa6:	700a      	strb	r2, [r1, #0]
 8008fa8:	781a      	ldrb	r2, [r3, #0]
 8008faa:	3201      	adds	r2, #1
 8008fac:	701a      	strb	r2, [r3, #0]
 8008fae:	e790      	b.n	8008ed2 <_dtoa_r+0x62a>
 8008fb0:	4ba3      	ldr	r3, [pc, #652]	; (8009240 <_dtoa_r+0x998>)
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f7f7 fb2a 	bl	800060c <__aeabi_dmul>
 8008fb8:	2200      	movs	r2, #0
 8008fba:	2300      	movs	r3, #0
 8008fbc:	4606      	mov	r6, r0
 8008fbe:	460f      	mov	r7, r1
 8008fc0:	f7f7 fd8c 	bl	8000adc <__aeabi_dcmpeq>
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	d09e      	beq.n	8008f06 <_dtoa_r+0x65e>
 8008fc8:	e7d0      	b.n	8008f6c <_dtoa_r+0x6c4>
 8008fca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fcc:	2a00      	cmp	r2, #0
 8008fce:	f000 80ca 	beq.w	8009166 <_dtoa_r+0x8be>
 8008fd2:	9a07      	ldr	r2, [sp, #28]
 8008fd4:	2a01      	cmp	r2, #1
 8008fd6:	f300 80ad 	bgt.w	8009134 <_dtoa_r+0x88c>
 8008fda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008fdc:	2a00      	cmp	r2, #0
 8008fde:	f000 80a5 	beq.w	800912c <_dtoa_r+0x884>
 8008fe2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008fe6:	9e08      	ldr	r6, [sp, #32]
 8008fe8:	9d05      	ldr	r5, [sp, #20]
 8008fea:	9a05      	ldr	r2, [sp, #20]
 8008fec:	441a      	add	r2, r3
 8008fee:	9205      	str	r2, [sp, #20]
 8008ff0:	9a06      	ldr	r2, [sp, #24]
 8008ff2:	2101      	movs	r1, #1
 8008ff4:	441a      	add	r2, r3
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	9206      	str	r2, [sp, #24]
 8008ffa:	f001 f9ab 	bl	800a354 <__i2b>
 8008ffe:	4607      	mov	r7, r0
 8009000:	b165      	cbz	r5, 800901c <_dtoa_r+0x774>
 8009002:	9b06      	ldr	r3, [sp, #24]
 8009004:	2b00      	cmp	r3, #0
 8009006:	dd09      	ble.n	800901c <_dtoa_r+0x774>
 8009008:	42ab      	cmp	r3, r5
 800900a:	9a05      	ldr	r2, [sp, #20]
 800900c:	bfa8      	it	ge
 800900e:	462b      	movge	r3, r5
 8009010:	1ad2      	subs	r2, r2, r3
 8009012:	9205      	str	r2, [sp, #20]
 8009014:	9a06      	ldr	r2, [sp, #24]
 8009016:	1aed      	subs	r5, r5, r3
 8009018:	1ad3      	subs	r3, r2, r3
 800901a:	9306      	str	r3, [sp, #24]
 800901c:	9b08      	ldr	r3, [sp, #32]
 800901e:	b1f3      	cbz	r3, 800905e <_dtoa_r+0x7b6>
 8009020:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009022:	2b00      	cmp	r3, #0
 8009024:	f000 80a3 	beq.w	800916e <_dtoa_r+0x8c6>
 8009028:	2e00      	cmp	r6, #0
 800902a:	dd10      	ble.n	800904e <_dtoa_r+0x7a6>
 800902c:	4639      	mov	r1, r7
 800902e:	4632      	mov	r2, r6
 8009030:	4620      	mov	r0, r4
 8009032:	f001 fa4f 	bl	800a4d4 <__pow5mult>
 8009036:	4652      	mov	r2, sl
 8009038:	4601      	mov	r1, r0
 800903a:	4607      	mov	r7, r0
 800903c:	4620      	mov	r0, r4
 800903e:	f001 f99f 	bl	800a380 <__multiply>
 8009042:	4651      	mov	r1, sl
 8009044:	4680      	mov	r8, r0
 8009046:	4620      	mov	r0, r4
 8009048:	f001 f884 	bl	800a154 <_Bfree>
 800904c:	46c2      	mov	sl, r8
 800904e:	9b08      	ldr	r3, [sp, #32]
 8009050:	1b9a      	subs	r2, r3, r6
 8009052:	d004      	beq.n	800905e <_dtoa_r+0x7b6>
 8009054:	4651      	mov	r1, sl
 8009056:	4620      	mov	r0, r4
 8009058:	f001 fa3c 	bl	800a4d4 <__pow5mult>
 800905c:	4682      	mov	sl, r0
 800905e:	2101      	movs	r1, #1
 8009060:	4620      	mov	r0, r4
 8009062:	f001 f977 	bl	800a354 <__i2b>
 8009066:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009068:	2b00      	cmp	r3, #0
 800906a:	4606      	mov	r6, r0
 800906c:	f340 8081 	ble.w	8009172 <_dtoa_r+0x8ca>
 8009070:	461a      	mov	r2, r3
 8009072:	4601      	mov	r1, r0
 8009074:	4620      	mov	r0, r4
 8009076:	f001 fa2d 	bl	800a4d4 <__pow5mult>
 800907a:	9b07      	ldr	r3, [sp, #28]
 800907c:	2b01      	cmp	r3, #1
 800907e:	4606      	mov	r6, r0
 8009080:	dd7a      	ble.n	8009178 <_dtoa_r+0x8d0>
 8009082:	f04f 0800 	mov.w	r8, #0
 8009086:	6933      	ldr	r3, [r6, #16]
 8009088:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800908c:	6918      	ldr	r0, [r3, #16]
 800908e:	f001 f913 	bl	800a2b8 <__hi0bits>
 8009092:	f1c0 0020 	rsb	r0, r0, #32
 8009096:	9b06      	ldr	r3, [sp, #24]
 8009098:	4418      	add	r0, r3
 800909a:	f010 001f 	ands.w	r0, r0, #31
 800909e:	f000 8094 	beq.w	80091ca <_dtoa_r+0x922>
 80090a2:	f1c0 0320 	rsb	r3, r0, #32
 80090a6:	2b04      	cmp	r3, #4
 80090a8:	f340 8085 	ble.w	80091b6 <_dtoa_r+0x90e>
 80090ac:	9b05      	ldr	r3, [sp, #20]
 80090ae:	f1c0 001c 	rsb	r0, r0, #28
 80090b2:	4403      	add	r3, r0
 80090b4:	9305      	str	r3, [sp, #20]
 80090b6:	9b06      	ldr	r3, [sp, #24]
 80090b8:	4403      	add	r3, r0
 80090ba:	4405      	add	r5, r0
 80090bc:	9306      	str	r3, [sp, #24]
 80090be:	9b05      	ldr	r3, [sp, #20]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	dd05      	ble.n	80090d0 <_dtoa_r+0x828>
 80090c4:	4651      	mov	r1, sl
 80090c6:	461a      	mov	r2, r3
 80090c8:	4620      	mov	r0, r4
 80090ca:	f001 fa5d 	bl	800a588 <__lshift>
 80090ce:	4682      	mov	sl, r0
 80090d0:	9b06      	ldr	r3, [sp, #24]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	dd05      	ble.n	80090e2 <_dtoa_r+0x83a>
 80090d6:	4631      	mov	r1, r6
 80090d8:	461a      	mov	r2, r3
 80090da:	4620      	mov	r0, r4
 80090dc:	f001 fa54 	bl	800a588 <__lshift>
 80090e0:	4606      	mov	r6, r0
 80090e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d072      	beq.n	80091ce <_dtoa_r+0x926>
 80090e8:	4631      	mov	r1, r6
 80090ea:	4650      	mov	r0, sl
 80090ec:	f001 fab8 	bl	800a660 <__mcmp>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	da6c      	bge.n	80091ce <_dtoa_r+0x926>
 80090f4:	2300      	movs	r3, #0
 80090f6:	4651      	mov	r1, sl
 80090f8:	220a      	movs	r2, #10
 80090fa:	4620      	mov	r0, r4
 80090fc:	f001 f84c 	bl	800a198 <__multadd>
 8009100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009102:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009106:	4682      	mov	sl, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	f000 81b0 	beq.w	800946e <_dtoa_r+0xbc6>
 800910e:	2300      	movs	r3, #0
 8009110:	4639      	mov	r1, r7
 8009112:	220a      	movs	r2, #10
 8009114:	4620      	mov	r0, r4
 8009116:	f001 f83f 	bl	800a198 <__multadd>
 800911a:	9b01      	ldr	r3, [sp, #4]
 800911c:	2b00      	cmp	r3, #0
 800911e:	4607      	mov	r7, r0
 8009120:	f300 8096 	bgt.w	8009250 <_dtoa_r+0x9a8>
 8009124:	9b07      	ldr	r3, [sp, #28]
 8009126:	2b02      	cmp	r3, #2
 8009128:	dc59      	bgt.n	80091de <_dtoa_r+0x936>
 800912a:	e091      	b.n	8009250 <_dtoa_r+0x9a8>
 800912c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800912e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009132:	e758      	b.n	8008fe6 <_dtoa_r+0x73e>
 8009134:	9b04      	ldr	r3, [sp, #16]
 8009136:	1e5e      	subs	r6, r3, #1
 8009138:	9b08      	ldr	r3, [sp, #32]
 800913a:	42b3      	cmp	r3, r6
 800913c:	bfbf      	itttt	lt
 800913e:	9b08      	ldrlt	r3, [sp, #32]
 8009140:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009142:	9608      	strlt	r6, [sp, #32]
 8009144:	1af3      	sublt	r3, r6, r3
 8009146:	bfb4      	ite	lt
 8009148:	18d2      	addlt	r2, r2, r3
 800914a:	1b9e      	subge	r6, r3, r6
 800914c:	9b04      	ldr	r3, [sp, #16]
 800914e:	bfbc      	itt	lt
 8009150:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009152:	2600      	movlt	r6, #0
 8009154:	2b00      	cmp	r3, #0
 8009156:	bfb7      	itett	lt
 8009158:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800915c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009160:	1a9d      	sublt	r5, r3, r2
 8009162:	2300      	movlt	r3, #0
 8009164:	e741      	b.n	8008fea <_dtoa_r+0x742>
 8009166:	9e08      	ldr	r6, [sp, #32]
 8009168:	9d05      	ldr	r5, [sp, #20]
 800916a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800916c:	e748      	b.n	8009000 <_dtoa_r+0x758>
 800916e:	9a08      	ldr	r2, [sp, #32]
 8009170:	e770      	b.n	8009054 <_dtoa_r+0x7ac>
 8009172:	9b07      	ldr	r3, [sp, #28]
 8009174:	2b01      	cmp	r3, #1
 8009176:	dc19      	bgt.n	80091ac <_dtoa_r+0x904>
 8009178:	9b02      	ldr	r3, [sp, #8]
 800917a:	b9bb      	cbnz	r3, 80091ac <_dtoa_r+0x904>
 800917c:	9b03      	ldr	r3, [sp, #12]
 800917e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009182:	b99b      	cbnz	r3, 80091ac <_dtoa_r+0x904>
 8009184:	9b03      	ldr	r3, [sp, #12]
 8009186:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800918a:	0d1b      	lsrs	r3, r3, #20
 800918c:	051b      	lsls	r3, r3, #20
 800918e:	b183      	cbz	r3, 80091b2 <_dtoa_r+0x90a>
 8009190:	9b05      	ldr	r3, [sp, #20]
 8009192:	3301      	adds	r3, #1
 8009194:	9305      	str	r3, [sp, #20]
 8009196:	9b06      	ldr	r3, [sp, #24]
 8009198:	3301      	adds	r3, #1
 800919a:	9306      	str	r3, [sp, #24]
 800919c:	f04f 0801 	mov.w	r8, #1
 80091a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	f47f af6f 	bne.w	8009086 <_dtoa_r+0x7de>
 80091a8:	2001      	movs	r0, #1
 80091aa:	e774      	b.n	8009096 <_dtoa_r+0x7ee>
 80091ac:	f04f 0800 	mov.w	r8, #0
 80091b0:	e7f6      	b.n	80091a0 <_dtoa_r+0x8f8>
 80091b2:	4698      	mov	r8, r3
 80091b4:	e7f4      	b.n	80091a0 <_dtoa_r+0x8f8>
 80091b6:	d082      	beq.n	80090be <_dtoa_r+0x816>
 80091b8:	9a05      	ldr	r2, [sp, #20]
 80091ba:	331c      	adds	r3, #28
 80091bc:	441a      	add	r2, r3
 80091be:	9205      	str	r2, [sp, #20]
 80091c0:	9a06      	ldr	r2, [sp, #24]
 80091c2:	441a      	add	r2, r3
 80091c4:	441d      	add	r5, r3
 80091c6:	9206      	str	r2, [sp, #24]
 80091c8:	e779      	b.n	80090be <_dtoa_r+0x816>
 80091ca:	4603      	mov	r3, r0
 80091cc:	e7f4      	b.n	80091b8 <_dtoa_r+0x910>
 80091ce:	9b04      	ldr	r3, [sp, #16]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	dc37      	bgt.n	8009244 <_dtoa_r+0x99c>
 80091d4:	9b07      	ldr	r3, [sp, #28]
 80091d6:	2b02      	cmp	r3, #2
 80091d8:	dd34      	ble.n	8009244 <_dtoa_r+0x99c>
 80091da:	9b04      	ldr	r3, [sp, #16]
 80091dc:	9301      	str	r3, [sp, #4]
 80091de:	9b01      	ldr	r3, [sp, #4]
 80091e0:	b963      	cbnz	r3, 80091fc <_dtoa_r+0x954>
 80091e2:	4631      	mov	r1, r6
 80091e4:	2205      	movs	r2, #5
 80091e6:	4620      	mov	r0, r4
 80091e8:	f000 ffd6 	bl	800a198 <__multadd>
 80091ec:	4601      	mov	r1, r0
 80091ee:	4606      	mov	r6, r0
 80091f0:	4650      	mov	r0, sl
 80091f2:	f001 fa35 	bl	800a660 <__mcmp>
 80091f6:	2800      	cmp	r0, #0
 80091f8:	f73f adbb 	bgt.w	8008d72 <_dtoa_r+0x4ca>
 80091fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091fe:	9d00      	ldr	r5, [sp, #0]
 8009200:	ea6f 0b03 	mvn.w	fp, r3
 8009204:	f04f 0800 	mov.w	r8, #0
 8009208:	4631      	mov	r1, r6
 800920a:	4620      	mov	r0, r4
 800920c:	f000 ffa2 	bl	800a154 <_Bfree>
 8009210:	2f00      	cmp	r7, #0
 8009212:	f43f aeab 	beq.w	8008f6c <_dtoa_r+0x6c4>
 8009216:	f1b8 0f00 	cmp.w	r8, #0
 800921a:	d005      	beq.n	8009228 <_dtoa_r+0x980>
 800921c:	45b8      	cmp	r8, r7
 800921e:	d003      	beq.n	8009228 <_dtoa_r+0x980>
 8009220:	4641      	mov	r1, r8
 8009222:	4620      	mov	r0, r4
 8009224:	f000 ff96 	bl	800a154 <_Bfree>
 8009228:	4639      	mov	r1, r7
 800922a:	4620      	mov	r0, r4
 800922c:	f000 ff92 	bl	800a154 <_Bfree>
 8009230:	e69c      	b.n	8008f6c <_dtoa_r+0x6c4>
 8009232:	2600      	movs	r6, #0
 8009234:	4637      	mov	r7, r6
 8009236:	e7e1      	b.n	80091fc <_dtoa_r+0x954>
 8009238:	46bb      	mov	fp, r7
 800923a:	4637      	mov	r7, r6
 800923c:	e599      	b.n	8008d72 <_dtoa_r+0x4ca>
 800923e:	bf00      	nop
 8009240:	40240000 	.word	0x40240000
 8009244:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009246:	2b00      	cmp	r3, #0
 8009248:	f000 80c8 	beq.w	80093dc <_dtoa_r+0xb34>
 800924c:	9b04      	ldr	r3, [sp, #16]
 800924e:	9301      	str	r3, [sp, #4]
 8009250:	2d00      	cmp	r5, #0
 8009252:	dd05      	ble.n	8009260 <_dtoa_r+0x9b8>
 8009254:	4639      	mov	r1, r7
 8009256:	462a      	mov	r2, r5
 8009258:	4620      	mov	r0, r4
 800925a:	f001 f995 	bl	800a588 <__lshift>
 800925e:	4607      	mov	r7, r0
 8009260:	f1b8 0f00 	cmp.w	r8, #0
 8009264:	d05b      	beq.n	800931e <_dtoa_r+0xa76>
 8009266:	6879      	ldr	r1, [r7, #4]
 8009268:	4620      	mov	r0, r4
 800926a:	f000 ff33 	bl	800a0d4 <_Balloc>
 800926e:	4605      	mov	r5, r0
 8009270:	b928      	cbnz	r0, 800927e <_dtoa_r+0x9d6>
 8009272:	4b83      	ldr	r3, [pc, #524]	; (8009480 <_dtoa_r+0xbd8>)
 8009274:	4602      	mov	r2, r0
 8009276:	f240 21ef 	movw	r1, #751	; 0x2ef
 800927a:	f7ff bb2e 	b.w	80088da <_dtoa_r+0x32>
 800927e:	693a      	ldr	r2, [r7, #16]
 8009280:	3202      	adds	r2, #2
 8009282:	0092      	lsls	r2, r2, #2
 8009284:	f107 010c 	add.w	r1, r7, #12
 8009288:	300c      	adds	r0, #12
 800928a:	f7ff fa4f 	bl	800872c <memcpy>
 800928e:	2201      	movs	r2, #1
 8009290:	4629      	mov	r1, r5
 8009292:	4620      	mov	r0, r4
 8009294:	f001 f978 	bl	800a588 <__lshift>
 8009298:	9b00      	ldr	r3, [sp, #0]
 800929a:	3301      	adds	r3, #1
 800929c:	9304      	str	r3, [sp, #16]
 800929e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092a2:	4413      	add	r3, r2
 80092a4:	9308      	str	r3, [sp, #32]
 80092a6:	9b02      	ldr	r3, [sp, #8]
 80092a8:	f003 0301 	and.w	r3, r3, #1
 80092ac:	46b8      	mov	r8, r7
 80092ae:	9306      	str	r3, [sp, #24]
 80092b0:	4607      	mov	r7, r0
 80092b2:	9b04      	ldr	r3, [sp, #16]
 80092b4:	4631      	mov	r1, r6
 80092b6:	3b01      	subs	r3, #1
 80092b8:	4650      	mov	r0, sl
 80092ba:	9301      	str	r3, [sp, #4]
 80092bc:	f7ff fa6a 	bl	8008794 <quorem>
 80092c0:	4641      	mov	r1, r8
 80092c2:	9002      	str	r0, [sp, #8]
 80092c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80092c8:	4650      	mov	r0, sl
 80092ca:	f001 f9c9 	bl	800a660 <__mcmp>
 80092ce:	463a      	mov	r2, r7
 80092d0:	9005      	str	r0, [sp, #20]
 80092d2:	4631      	mov	r1, r6
 80092d4:	4620      	mov	r0, r4
 80092d6:	f001 f9df 	bl	800a698 <__mdiff>
 80092da:	68c2      	ldr	r2, [r0, #12]
 80092dc:	4605      	mov	r5, r0
 80092de:	bb02      	cbnz	r2, 8009322 <_dtoa_r+0xa7a>
 80092e0:	4601      	mov	r1, r0
 80092e2:	4650      	mov	r0, sl
 80092e4:	f001 f9bc 	bl	800a660 <__mcmp>
 80092e8:	4602      	mov	r2, r0
 80092ea:	4629      	mov	r1, r5
 80092ec:	4620      	mov	r0, r4
 80092ee:	9209      	str	r2, [sp, #36]	; 0x24
 80092f0:	f000 ff30 	bl	800a154 <_Bfree>
 80092f4:	9b07      	ldr	r3, [sp, #28]
 80092f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80092f8:	9d04      	ldr	r5, [sp, #16]
 80092fa:	ea43 0102 	orr.w	r1, r3, r2
 80092fe:	9b06      	ldr	r3, [sp, #24]
 8009300:	4319      	orrs	r1, r3
 8009302:	d110      	bne.n	8009326 <_dtoa_r+0xa7e>
 8009304:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009308:	d029      	beq.n	800935e <_dtoa_r+0xab6>
 800930a:	9b05      	ldr	r3, [sp, #20]
 800930c:	2b00      	cmp	r3, #0
 800930e:	dd02      	ble.n	8009316 <_dtoa_r+0xa6e>
 8009310:	9b02      	ldr	r3, [sp, #8]
 8009312:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009316:	9b01      	ldr	r3, [sp, #4]
 8009318:	f883 9000 	strb.w	r9, [r3]
 800931c:	e774      	b.n	8009208 <_dtoa_r+0x960>
 800931e:	4638      	mov	r0, r7
 8009320:	e7ba      	b.n	8009298 <_dtoa_r+0x9f0>
 8009322:	2201      	movs	r2, #1
 8009324:	e7e1      	b.n	80092ea <_dtoa_r+0xa42>
 8009326:	9b05      	ldr	r3, [sp, #20]
 8009328:	2b00      	cmp	r3, #0
 800932a:	db04      	blt.n	8009336 <_dtoa_r+0xa8e>
 800932c:	9907      	ldr	r1, [sp, #28]
 800932e:	430b      	orrs	r3, r1
 8009330:	9906      	ldr	r1, [sp, #24]
 8009332:	430b      	orrs	r3, r1
 8009334:	d120      	bne.n	8009378 <_dtoa_r+0xad0>
 8009336:	2a00      	cmp	r2, #0
 8009338:	dded      	ble.n	8009316 <_dtoa_r+0xa6e>
 800933a:	4651      	mov	r1, sl
 800933c:	2201      	movs	r2, #1
 800933e:	4620      	mov	r0, r4
 8009340:	f001 f922 	bl	800a588 <__lshift>
 8009344:	4631      	mov	r1, r6
 8009346:	4682      	mov	sl, r0
 8009348:	f001 f98a 	bl	800a660 <__mcmp>
 800934c:	2800      	cmp	r0, #0
 800934e:	dc03      	bgt.n	8009358 <_dtoa_r+0xab0>
 8009350:	d1e1      	bne.n	8009316 <_dtoa_r+0xa6e>
 8009352:	f019 0f01 	tst.w	r9, #1
 8009356:	d0de      	beq.n	8009316 <_dtoa_r+0xa6e>
 8009358:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800935c:	d1d8      	bne.n	8009310 <_dtoa_r+0xa68>
 800935e:	9a01      	ldr	r2, [sp, #4]
 8009360:	2339      	movs	r3, #57	; 0x39
 8009362:	7013      	strb	r3, [r2, #0]
 8009364:	462b      	mov	r3, r5
 8009366:	461d      	mov	r5, r3
 8009368:	3b01      	subs	r3, #1
 800936a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800936e:	2a39      	cmp	r2, #57	; 0x39
 8009370:	d06c      	beq.n	800944c <_dtoa_r+0xba4>
 8009372:	3201      	adds	r2, #1
 8009374:	701a      	strb	r2, [r3, #0]
 8009376:	e747      	b.n	8009208 <_dtoa_r+0x960>
 8009378:	2a00      	cmp	r2, #0
 800937a:	dd07      	ble.n	800938c <_dtoa_r+0xae4>
 800937c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009380:	d0ed      	beq.n	800935e <_dtoa_r+0xab6>
 8009382:	9a01      	ldr	r2, [sp, #4]
 8009384:	f109 0301 	add.w	r3, r9, #1
 8009388:	7013      	strb	r3, [r2, #0]
 800938a:	e73d      	b.n	8009208 <_dtoa_r+0x960>
 800938c:	9b04      	ldr	r3, [sp, #16]
 800938e:	9a08      	ldr	r2, [sp, #32]
 8009390:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009394:	4293      	cmp	r3, r2
 8009396:	d043      	beq.n	8009420 <_dtoa_r+0xb78>
 8009398:	4651      	mov	r1, sl
 800939a:	2300      	movs	r3, #0
 800939c:	220a      	movs	r2, #10
 800939e:	4620      	mov	r0, r4
 80093a0:	f000 fefa 	bl	800a198 <__multadd>
 80093a4:	45b8      	cmp	r8, r7
 80093a6:	4682      	mov	sl, r0
 80093a8:	f04f 0300 	mov.w	r3, #0
 80093ac:	f04f 020a 	mov.w	r2, #10
 80093b0:	4641      	mov	r1, r8
 80093b2:	4620      	mov	r0, r4
 80093b4:	d107      	bne.n	80093c6 <_dtoa_r+0xb1e>
 80093b6:	f000 feef 	bl	800a198 <__multadd>
 80093ba:	4680      	mov	r8, r0
 80093bc:	4607      	mov	r7, r0
 80093be:	9b04      	ldr	r3, [sp, #16]
 80093c0:	3301      	adds	r3, #1
 80093c2:	9304      	str	r3, [sp, #16]
 80093c4:	e775      	b.n	80092b2 <_dtoa_r+0xa0a>
 80093c6:	f000 fee7 	bl	800a198 <__multadd>
 80093ca:	4639      	mov	r1, r7
 80093cc:	4680      	mov	r8, r0
 80093ce:	2300      	movs	r3, #0
 80093d0:	220a      	movs	r2, #10
 80093d2:	4620      	mov	r0, r4
 80093d4:	f000 fee0 	bl	800a198 <__multadd>
 80093d8:	4607      	mov	r7, r0
 80093da:	e7f0      	b.n	80093be <_dtoa_r+0xb16>
 80093dc:	9b04      	ldr	r3, [sp, #16]
 80093de:	9301      	str	r3, [sp, #4]
 80093e0:	9d00      	ldr	r5, [sp, #0]
 80093e2:	4631      	mov	r1, r6
 80093e4:	4650      	mov	r0, sl
 80093e6:	f7ff f9d5 	bl	8008794 <quorem>
 80093ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80093ee:	9b00      	ldr	r3, [sp, #0]
 80093f0:	f805 9b01 	strb.w	r9, [r5], #1
 80093f4:	1aea      	subs	r2, r5, r3
 80093f6:	9b01      	ldr	r3, [sp, #4]
 80093f8:	4293      	cmp	r3, r2
 80093fa:	dd07      	ble.n	800940c <_dtoa_r+0xb64>
 80093fc:	4651      	mov	r1, sl
 80093fe:	2300      	movs	r3, #0
 8009400:	220a      	movs	r2, #10
 8009402:	4620      	mov	r0, r4
 8009404:	f000 fec8 	bl	800a198 <__multadd>
 8009408:	4682      	mov	sl, r0
 800940a:	e7ea      	b.n	80093e2 <_dtoa_r+0xb3a>
 800940c:	9b01      	ldr	r3, [sp, #4]
 800940e:	2b00      	cmp	r3, #0
 8009410:	bfc8      	it	gt
 8009412:	461d      	movgt	r5, r3
 8009414:	9b00      	ldr	r3, [sp, #0]
 8009416:	bfd8      	it	le
 8009418:	2501      	movle	r5, #1
 800941a:	441d      	add	r5, r3
 800941c:	f04f 0800 	mov.w	r8, #0
 8009420:	4651      	mov	r1, sl
 8009422:	2201      	movs	r2, #1
 8009424:	4620      	mov	r0, r4
 8009426:	f001 f8af 	bl	800a588 <__lshift>
 800942a:	4631      	mov	r1, r6
 800942c:	4682      	mov	sl, r0
 800942e:	f001 f917 	bl	800a660 <__mcmp>
 8009432:	2800      	cmp	r0, #0
 8009434:	dc96      	bgt.n	8009364 <_dtoa_r+0xabc>
 8009436:	d102      	bne.n	800943e <_dtoa_r+0xb96>
 8009438:	f019 0f01 	tst.w	r9, #1
 800943c:	d192      	bne.n	8009364 <_dtoa_r+0xabc>
 800943e:	462b      	mov	r3, r5
 8009440:	461d      	mov	r5, r3
 8009442:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009446:	2a30      	cmp	r2, #48	; 0x30
 8009448:	d0fa      	beq.n	8009440 <_dtoa_r+0xb98>
 800944a:	e6dd      	b.n	8009208 <_dtoa_r+0x960>
 800944c:	9a00      	ldr	r2, [sp, #0]
 800944e:	429a      	cmp	r2, r3
 8009450:	d189      	bne.n	8009366 <_dtoa_r+0xabe>
 8009452:	f10b 0b01 	add.w	fp, fp, #1
 8009456:	2331      	movs	r3, #49	; 0x31
 8009458:	e796      	b.n	8009388 <_dtoa_r+0xae0>
 800945a:	4b0a      	ldr	r3, [pc, #40]	; (8009484 <_dtoa_r+0xbdc>)
 800945c:	f7ff ba99 	b.w	8008992 <_dtoa_r+0xea>
 8009460:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009462:	2b00      	cmp	r3, #0
 8009464:	f47f aa6d 	bne.w	8008942 <_dtoa_r+0x9a>
 8009468:	4b07      	ldr	r3, [pc, #28]	; (8009488 <_dtoa_r+0xbe0>)
 800946a:	f7ff ba92 	b.w	8008992 <_dtoa_r+0xea>
 800946e:	9b01      	ldr	r3, [sp, #4]
 8009470:	2b00      	cmp	r3, #0
 8009472:	dcb5      	bgt.n	80093e0 <_dtoa_r+0xb38>
 8009474:	9b07      	ldr	r3, [sp, #28]
 8009476:	2b02      	cmp	r3, #2
 8009478:	f73f aeb1 	bgt.w	80091de <_dtoa_r+0x936>
 800947c:	e7b0      	b.n	80093e0 <_dtoa_r+0xb38>
 800947e:	bf00      	nop
 8009480:	0800e2f8 	.word	0x0800e2f8
 8009484:	0800e040 	.word	0x0800e040
 8009488:	0800e293 	.word	0x0800e293

0800948c <rshift>:
 800948c:	6903      	ldr	r3, [r0, #16]
 800948e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009492:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009496:	ea4f 1261 	mov.w	r2, r1, asr #5
 800949a:	f100 0414 	add.w	r4, r0, #20
 800949e:	dd45      	ble.n	800952c <rshift+0xa0>
 80094a0:	f011 011f 	ands.w	r1, r1, #31
 80094a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80094a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80094ac:	d10c      	bne.n	80094c8 <rshift+0x3c>
 80094ae:	f100 0710 	add.w	r7, r0, #16
 80094b2:	4629      	mov	r1, r5
 80094b4:	42b1      	cmp	r1, r6
 80094b6:	d334      	bcc.n	8009522 <rshift+0x96>
 80094b8:	1a9b      	subs	r3, r3, r2
 80094ba:	009b      	lsls	r3, r3, #2
 80094bc:	1eea      	subs	r2, r5, #3
 80094be:	4296      	cmp	r6, r2
 80094c0:	bf38      	it	cc
 80094c2:	2300      	movcc	r3, #0
 80094c4:	4423      	add	r3, r4
 80094c6:	e015      	b.n	80094f4 <rshift+0x68>
 80094c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80094cc:	f1c1 0820 	rsb	r8, r1, #32
 80094d0:	40cf      	lsrs	r7, r1
 80094d2:	f105 0e04 	add.w	lr, r5, #4
 80094d6:	46a1      	mov	r9, r4
 80094d8:	4576      	cmp	r6, lr
 80094da:	46f4      	mov	ip, lr
 80094dc:	d815      	bhi.n	800950a <rshift+0x7e>
 80094de:	1a9a      	subs	r2, r3, r2
 80094e0:	0092      	lsls	r2, r2, #2
 80094e2:	3a04      	subs	r2, #4
 80094e4:	3501      	adds	r5, #1
 80094e6:	42ae      	cmp	r6, r5
 80094e8:	bf38      	it	cc
 80094ea:	2200      	movcc	r2, #0
 80094ec:	18a3      	adds	r3, r4, r2
 80094ee:	50a7      	str	r7, [r4, r2]
 80094f0:	b107      	cbz	r7, 80094f4 <rshift+0x68>
 80094f2:	3304      	adds	r3, #4
 80094f4:	1b1a      	subs	r2, r3, r4
 80094f6:	42a3      	cmp	r3, r4
 80094f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80094fc:	bf08      	it	eq
 80094fe:	2300      	moveq	r3, #0
 8009500:	6102      	str	r2, [r0, #16]
 8009502:	bf08      	it	eq
 8009504:	6143      	streq	r3, [r0, #20]
 8009506:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800950a:	f8dc c000 	ldr.w	ip, [ip]
 800950e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009512:	ea4c 0707 	orr.w	r7, ip, r7
 8009516:	f849 7b04 	str.w	r7, [r9], #4
 800951a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800951e:	40cf      	lsrs	r7, r1
 8009520:	e7da      	b.n	80094d8 <rshift+0x4c>
 8009522:	f851 cb04 	ldr.w	ip, [r1], #4
 8009526:	f847 cf04 	str.w	ip, [r7, #4]!
 800952a:	e7c3      	b.n	80094b4 <rshift+0x28>
 800952c:	4623      	mov	r3, r4
 800952e:	e7e1      	b.n	80094f4 <rshift+0x68>

08009530 <__hexdig_fun>:
 8009530:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009534:	2b09      	cmp	r3, #9
 8009536:	d802      	bhi.n	800953e <__hexdig_fun+0xe>
 8009538:	3820      	subs	r0, #32
 800953a:	b2c0      	uxtb	r0, r0
 800953c:	4770      	bx	lr
 800953e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009542:	2b05      	cmp	r3, #5
 8009544:	d801      	bhi.n	800954a <__hexdig_fun+0x1a>
 8009546:	3847      	subs	r0, #71	; 0x47
 8009548:	e7f7      	b.n	800953a <__hexdig_fun+0xa>
 800954a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800954e:	2b05      	cmp	r3, #5
 8009550:	d801      	bhi.n	8009556 <__hexdig_fun+0x26>
 8009552:	3827      	subs	r0, #39	; 0x27
 8009554:	e7f1      	b.n	800953a <__hexdig_fun+0xa>
 8009556:	2000      	movs	r0, #0
 8009558:	4770      	bx	lr
	...

0800955c <__gethex>:
 800955c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009560:	4617      	mov	r7, r2
 8009562:	680a      	ldr	r2, [r1, #0]
 8009564:	b085      	sub	sp, #20
 8009566:	f102 0b02 	add.w	fp, r2, #2
 800956a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800956e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009572:	4681      	mov	r9, r0
 8009574:	468a      	mov	sl, r1
 8009576:	9302      	str	r3, [sp, #8]
 8009578:	32fe      	adds	r2, #254	; 0xfe
 800957a:	eb02 030b 	add.w	r3, r2, fp
 800957e:	46d8      	mov	r8, fp
 8009580:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009584:	9301      	str	r3, [sp, #4]
 8009586:	2830      	cmp	r0, #48	; 0x30
 8009588:	d0f7      	beq.n	800957a <__gethex+0x1e>
 800958a:	f7ff ffd1 	bl	8009530 <__hexdig_fun>
 800958e:	4604      	mov	r4, r0
 8009590:	2800      	cmp	r0, #0
 8009592:	d138      	bne.n	8009606 <__gethex+0xaa>
 8009594:	49a7      	ldr	r1, [pc, #668]	; (8009834 <__gethex+0x2d8>)
 8009596:	2201      	movs	r2, #1
 8009598:	4640      	mov	r0, r8
 800959a:	f7ff f80d 	bl	80085b8 <strncmp>
 800959e:	4606      	mov	r6, r0
 80095a0:	2800      	cmp	r0, #0
 80095a2:	d169      	bne.n	8009678 <__gethex+0x11c>
 80095a4:	f898 0001 	ldrb.w	r0, [r8, #1]
 80095a8:	465d      	mov	r5, fp
 80095aa:	f7ff ffc1 	bl	8009530 <__hexdig_fun>
 80095ae:	2800      	cmp	r0, #0
 80095b0:	d064      	beq.n	800967c <__gethex+0x120>
 80095b2:	465a      	mov	r2, fp
 80095b4:	7810      	ldrb	r0, [r2, #0]
 80095b6:	2830      	cmp	r0, #48	; 0x30
 80095b8:	4690      	mov	r8, r2
 80095ba:	f102 0201 	add.w	r2, r2, #1
 80095be:	d0f9      	beq.n	80095b4 <__gethex+0x58>
 80095c0:	f7ff ffb6 	bl	8009530 <__hexdig_fun>
 80095c4:	2301      	movs	r3, #1
 80095c6:	fab0 f480 	clz	r4, r0
 80095ca:	0964      	lsrs	r4, r4, #5
 80095cc:	465e      	mov	r6, fp
 80095ce:	9301      	str	r3, [sp, #4]
 80095d0:	4642      	mov	r2, r8
 80095d2:	4615      	mov	r5, r2
 80095d4:	3201      	adds	r2, #1
 80095d6:	7828      	ldrb	r0, [r5, #0]
 80095d8:	f7ff ffaa 	bl	8009530 <__hexdig_fun>
 80095dc:	2800      	cmp	r0, #0
 80095de:	d1f8      	bne.n	80095d2 <__gethex+0x76>
 80095e0:	4994      	ldr	r1, [pc, #592]	; (8009834 <__gethex+0x2d8>)
 80095e2:	2201      	movs	r2, #1
 80095e4:	4628      	mov	r0, r5
 80095e6:	f7fe ffe7 	bl	80085b8 <strncmp>
 80095ea:	b978      	cbnz	r0, 800960c <__gethex+0xb0>
 80095ec:	b946      	cbnz	r6, 8009600 <__gethex+0xa4>
 80095ee:	1c6e      	adds	r6, r5, #1
 80095f0:	4632      	mov	r2, r6
 80095f2:	4615      	mov	r5, r2
 80095f4:	3201      	adds	r2, #1
 80095f6:	7828      	ldrb	r0, [r5, #0]
 80095f8:	f7ff ff9a 	bl	8009530 <__hexdig_fun>
 80095fc:	2800      	cmp	r0, #0
 80095fe:	d1f8      	bne.n	80095f2 <__gethex+0x96>
 8009600:	1b73      	subs	r3, r6, r5
 8009602:	009e      	lsls	r6, r3, #2
 8009604:	e004      	b.n	8009610 <__gethex+0xb4>
 8009606:	2400      	movs	r4, #0
 8009608:	4626      	mov	r6, r4
 800960a:	e7e1      	b.n	80095d0 <__gethex+0x74>
 800960c:	2e00      	cmp	r6, #0
 800960e:	d1f7      	bne.n	8009600 <__gethex+0xa4>
 8009610:	782b      	ldrb	r3, [r5, #0]
 8009612:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009616:	2b50      	cmp	r3, #80	; 0x50
 8009618:	d13d      	bne.n	8009696 <__gethex+0x13a>
 800961a:	786b      	ldrb	r3, [r5, #1]
 800961c:	2b2b      	cmp	r3, #43	; 0x2b
 800961e:	d02f      	beq.n	8009680 <__gethex+0x124>
 8009620:	2b2d      	cmp	r3, #45	; 0x2d
 8009622:	d031      	beq.n	8009688 <__gethex+0x12c>
 8009624:	1c69      	adds	r1, r5, #1
 8009626:	f04f 0b00 	mov.w	fp, #0
 800962a:	7808      	ldrb	r0, [r1, #0]
 800962c:	f7ff ff80 	bl	8009530 <__hexdig_fun>
 8009630:	1e42      	subs	r2, r0, #1
 8009632:	b2d2      	uxtb	r2, r2
 8009634:	2a18      	cmp	r2, #24
 8009636:	d82e      	bhi.n	8009696 <__gethex+0x13a>
 8009638:	f1a0 0210 	sub.w	r2, r0, #16
 800963c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009640:	f7ff ff76 	bl	8009530 <__hexdig_fun>
 8009644:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8009648:	fa5f fc8c 	uxtb.w	ip, ip
 800964c:	f1bc 0f18 	cmp.w	ip, #24
 8009650:	d91d      	bls.n	800968e <__gethex+0x132>
 8009652:	f1bb 0f00 	cmp.w	fp, #0
 8009656:	d000      	beq.n	800965a <__gethex+0xfe>
 8009658:	4252      	negs	r2, r2
 800965a:	4416      	add	r6, r2
 800965c:	f8ca 1000 	str.w	r1, [sl]
 8009660:	b1dc      	cbz	r4, 800969a <__gethex+0x13e>
 8009662:	9b01      	ldr	r3, [sp, #4]
 8009664:	2b00      	cmp	r3, #0
 8009666:	bf14      	ite	ne
 8009668:	f04f 0800 	movne.w	r8, #0
 800966c:	f04f 0806 	moveq.w	r8, #6
 8009670:	4640      	mov	r0, r8
 8009672:	b005      	add	sp, #20
 8009674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009678:	4645      	mov	r5, r8
 800967a:	4626      	mov	r6, r4
 800967c:	2401      	movs	r4, #1
 800967e:	e7c7      	b.n	8009610 <__gethex+0xb4>
 8009680:	f04f 0b00 	mov.w	fp, #0
 8009684:	1ca9      	adds	r1, r5, #2
 8009686:	e7d0      	b.n	800962a <__gethex+0xce>
 8009688:	f04f 0b01 	mov.w	fp, #1
 800968c:	e7fa      	b.n	8009684 <__gethex+0x128>
 800968e:	230a      	movs	r3, #10
 8009690:	fb03 0002 	mla	r0, r3, r2, r0
 8009694:	e7d0      	b.n	8009638 <__gethex+0xdc>
 8009696:	4629      	mov	r1, r5
 8009698:	e7e0      	b.n	800965c <__gethex+0x100>
 800969a:	eba5 0308 	sub.w	r3, r5, r8
 800969e:	3b01      	subs	r3, #1
 80096a0:	4621      	mov	r1, r4
 80096a2:	2b07      	cmp	r3, #7
 80096a4:	dc0a      	bgt.n	80096bc <__gethex+0x160>
 80096a6:	4648      	mov	r0, r9
 80096a8:	f000 fd14 	bl	800a0d4 <_Balloc>
 80096ac:	4604      	mov	r4, r0
 80096ae:	b940      	cbnz	r0, 80096c2 <__gethex+0x166>
 80096b0:	4b61      	ldr	r3, [pc, #388]	; (8009838 <__gethex+0x2dc>)
 80096b2:	4602      	mov	r2, r0
 80096b4:	21e4      	movs	r1, #228	; 0xe4
 80096b6:	4861      	ldr	r0, [pc, #388]	; (800983c <__gethex+0x2e0>)
 80096b8:	f7ff f84e 	bl	8008758 <__assert_func>
 80096bc:	3101      	adds	r1, #1
 80096be:	105b      	asrs	r3, r3, #1
 80096c0:	e7ef      	b.n	80096a2 <__gethex+0x146>
 80096c2:	f100 0a14 	add.w	sl, r0, #20
 80096c6:	2300      	movs	r3, #0
 80096c8:	495a      	ldr	r1, [pc, #360]	; (8009834 <__gethex+0x2d8>)
 80096ca:	f8cd a004 	str.w	sl, [sp, #4]
 80096ce:	469b      	mov	fp, r3
 80096d0:	45a8      	cmp	r8, r5
 80096d2:	d342      	bcc.n	800975a <__gethex+0x1fe>
 80096d4:	9801      	ldr	r0, [sp, #4]
 80096d6:	f840 bb04 	str.w	fp, [r0], #4
 80096da:	eba0 000a 	sub.w	r0, r0, sl
 80096de:	1080      	asrs	r0, r0, #2
 80096e0:	6120      	str	r0, [r4, #16]
 80096e2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80096e6:	4658      	mov	r0, fp
 80096e8:	f000 fde6 	bl	800a2b8 <__hi0bits>
 80096ec:	683d      	ldr	r5, [r7, #0]
 80096ee:	eba8 0000 	sub.w	r0, r8, r0
 80096f2:	42a8      	cmp	r0, r5
 80096f4:	dd59      	ble.n	80097aa <__gethex+0x24e>
 80096f6:	eba0 0805 	sub.w	r8, r0, r5
 80096fa:	4641      	mov	r1, r8
 80096fc:	4620      	mov	r0, r4
 80096fe:	f001 f975 	bl	800a9ec <__any_on>
 8009702:	4683      	mov	fp, r0
 8009704:	b1b8      	cbz	r0, 8009736 <__gethex+0x1da>
 8009706:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800970a:	1159      	asrs	r1, r3, #5
 800970c:	f003 021f 	and.w	r2, r3, #31
 8009710:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009714:	f04f 0b01 	mov.w	fp, #1
 8009718:	fa0b f202 	lsl.w	r2, fp, r2
 800971c:	420a      	tst	r2, r1
 800971e:	d00a      	beq.n	8009736 <__gethex+0x1da>
 8009720:	455b      	cmp	r3, fp
 8009722:	dd06      	ble.n	8009732 <__gethex+0x1d6>
 8009724:	f1a8 0102 	sub.w	r1, r8, #2
 8009728:	4620      	mov	r0, r4
 800972a:	f001 f95f 	bl	800a9ec <__any_on>
 800972e:	2800      	cmp	r0, #0
 8009730:	d138      	bne.n	80097a4 <__gethex+0x248>
 8009732:	f04f 0b02 	mov.w	fp, #2
 8009736:	4641      	mov	r1, r8
 8009738:	4620      	mov	r0, r4
 800973a:	f7ff fea7 	bl	800948c <rshift>
 800973e:	4446      	add	r6, r8
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	42b3      	cmp	r3, r6
 8009744:	da41      	bge.n	80097ca <__gethex+0x26e>
 8009746:	4621      	mov	r1, r4
 8009748:	4648      	mov	r0, r9
 800974a:	f000 fd03 	bl	800a154 <_Bfree>
 800974e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009750:	2300      	movs	r3, #0
 8009752:	6013      	str	r3, [r2, #0]
 8009754:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009758:	e78a      	b.n	8009670 <__gethex+0x114>
 800975a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800975e:	2a2e      	cmp	r2, #46	; 0x2e
 8009760:	d014      	beq.n	800978c <__gethex+0x230>
 8009762:	2b20      	cmp	r3, #32
 8009764:	d106      	bne.n	8009774 <__gethex+0x218>
 8009766:	9b01      	ldr	r3, [sp, #4]
 8009768:	f843 bb04 	str.w	fp, [r3], #4
 800976c:	f04f 0b00 	mov.w	fp, #0
 8009770:	9301      	str	r3, [sp, #4]
 8009772:	465b      	mov	r3, fp
 8009774:	7828      	ldrb	r0, [r5, #0]
 8009776:	9303      	str	r3, [sp, #12]
 8009778:	f7ff feda 	bl	8009530 <__hexdig_fun>
 800977c:	9b03      	ldr	r3, [sp, #12]
 800977e:	f000 000f 	and.w	r0, r0, #15
 8009782:	4098      	lsls	r0, r3
 8009784:	ea4b 0b00 	orr.w	fp, fp, r0
 8009788:	3304      	adds	r3, #4
 800978a:	e7a1      	b.n	80096d0 <__gethex+0x174>
 800978c:	45a8      	cmp	r8, r5
 800978e:	d8e8      	bhi.n	8009762 <__gethex+0x206>
 8009790:	2201      	movs	r2, #1
 8009792:	4628      	mov	r0, r5
 8009794:	9303      	str	r3, [sp, #12]
 8009796:	f7fe ff0f 	bl	80085b8 <strncmp>
 800979a:	4926      	ldr	r1, [pc, #152]	; (8009834 <__gethex+0x2d8>)
 800979c:	9b03      	ldr	r3, [sp, #12]
 800979e:	2800      	cmp	r0, #0
 80097a0:	d1df      	bne.n	8009762 <__gethex+0x206>
 80097a2:	e795      	b.n	80096d0 <__gethex+0x174>
 80097a4:	f04f 0b03 	mov.w	fp, #3
 80097a8:	e7c5      	b.n	8009736 <__gethex+0x1da>
 80097aa:	da0b      	bge.n	80097c4 <__gethex+0x268>
 80097ac:	eba5 0800 	sub.w	r8, r5, r0
 80097b0:	4621      	mov	r1, r4
 80097b2:	4642      	mov	r2, r8
 80097b4:	4648      	mov	r0, r9
 80097b6:	f000 fee7 	bl	800a588 <__lshift>
 80097ba:	eba6 0608 	sub.w	r6, r6, r8
 80097be:	4604      	mov	r4, r0
 80097c0:	f100 0a14 	add.w	sl, r0, #20
 80097c4:	f04f 0b00 	mov.w	fp, #0
 80097c8:	e7ba      	b.n	8009740 <__gethex+0x1e4>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	42b3      	cmp	r3, r6
 80097ce:	dd73      	ble.n	80098b8 <__gethex+0x35c>
 80097d0:	1b9e      	subs	r6, r3, r6
 80097d2:	42b5      	cmp	r5, r6
 80097d4:	dc34      	bgt.n	8009840 <__gethex+0x2e4>
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2b02      	cmp	r3, #2
 80097da:	d023      	beq.n	8009824 <__gethex+0x2c8>
 80097dc:	2b03      	cmp	r3, #3
 80097de:	d025      	beq.n	800982c <__gethex+0x2d0>
 80097e0:	2b01      	cmp	r3, #1
 80097e2:	d115      	bne.n	8009810 <__gethex+0x2b4>
 80097e4:	42b5      	cmp	r5, r6
 80097e6:	d113      	bne.n	8009810 <__gethex+0x2b4>
 80097e8:	2d01      	cmp	r5, #1
 80097ea:	d10b      	bne.n	8009804 <__gethex+0x2a8>
 80097ec:	9a02      	ldr	r2, [sp, #8]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6013      	str	r3, [r2, #0]
 80097f2:	2301      	movs	r3, #1
 80097f4:	6123      	str	r3, [r4, #16]
 80097f6:	f8ca 3000 	str.w	r3, [sl]
 80097fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097fc:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009800:	601c      	str	r4, [r3, #0]
 8009802:	e735      	b.n	8009670 <__gethex+0x114>
 8009804:	1e69      	subs	r1, r5, #1
 8009806:	4620      	mov	r0, r4
 8009808:	f001 f8f0 	bl	800a9ec <__any_on>
 800980c:	2800      	cmp	r0, #0
 800980e:	d1ed      	bne.n	80097ec <__gethex+0x290>
 8009810:	4621      	mov	r1, r4
 8009812:	4648      	mov	r0, r9
 8009814:	f000 fc9e 	bl	800a154 <_Bfree>
 8009818:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800981a:	2300      	movs	r3, #0
 800981c:	6013      	str	r3, [r2, #0]
 800981e:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009822:	e725      	b.n	8009670 <__gethex+0x114>
 8009824:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009826:	2b00      	cmp	r3, #0
 8009828:	d1f2      	bne.n	8009810 <__gethex+0x2b4>
 800982a:	e7df      	b.n	80097ec <__gethex+0x290>
 800982c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800982e:	2b00      	cmp	r3, #0
 8009830:	d1dc      	bne.n	80097ec <__gethex+0x290>
 8009832:	e7ed      	b.n	8009810 <__gethex+0x2b4>
 8009834:	0800e064 	.word	0x0800e064
 8009838:	0800e2f8 	.word	0x0800e2f8
 800983c:	0800e309 	.word	0x0800e309
 8009840:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8009844:	f1bb 0f00 	cmp.w	fp, #0
 8009848:	d133      	bne.n	80098b2 <__gethex+0x356>
 800984a:	f1b8 0f00 	cmp.w	r8, #0
 800984e:	d004      	beq.n	800985a <__gethex+0x2fe>
 8009850:	4641      	mov	r1, r8
 8009852:	4620      	mov	r0, r4
 8009854:	f001 f8ca 	bl	800a9ec <__any_on>
 8009858:	4683      	mov	fp, r0
 800985a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800985e:	2301      	movs	r3, #1
 8009860:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009864:	f008 081f 	and.w	r8, r8, #31
 8009868:	fa03 f308 	lsl.w	r3, r3, r8
 800986c:	4213      	tst	r3, r2
 800986e:	4631      	mov	r1, r6
 8009870:	4620      	mov	r0, r4
 8009872:	bf18      	it	ne
 8009874:	f04b 0b02 	orrne.w	fp, fp, #2
 8009878:	1bad      	subs	r5, r5, r6
 800987a:	f7ff fe07 	bl	800948c <rshift>
 800987e:	687e      	ldr	r6, [r7, #4]
 8009880:	f04f 0802 	mov.w	r8, #2
 8009884:	f1bb 0f00 	cmp.w	fp, #0
 8009888:	d04a      	beq.n	8009920 <__gethex+0x3c4>
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2b02      	cmp	r3, #2
 800988e:	d016      	beq.n	80098be <__gethex+0x362>
 8009890:	2b03      	cmp	r3, #3
 8009892:	d018      	beq.n	80098c6 <__gethex+0x36a>
 8009894:	2b01      	cmp	r3, #1
 8009896:	d109      	bne.n	80098ac <__gethex+0x350>
 8009898:	f01b 0f02 	tst.w	fp, #2
 800989c:	d006      	beq.n	80098ac <__gethex+0x350>
 800989e:	f8da 3000 	ldr.w	r3, [sl]
 80098a2:	ea4b 0b03 	orr.w	fp, fp, r3
 80098a6:	f01b 0f01 	tst.w	fp, #1
 80098aa:	d10f      	bne.n	80098cc <__gethex+0x370>
 80098ac:	f048 0810 	orr.w	r8, r8, #16
 80098b0:	e036      	b.n	8009920 <__gethex+0x3c4>
 80098b2:	f04f 0b01 	mov.w	fp, #1
 80098b6:	e7d0      	b.n	800985a <__gethex+0x2fe>
 80098b8:	f04f 0801 	mov.w	r8, #1
 80098bc:	e7e2      	b.n	8009884 <__gethex+0x328>
 80098be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80098c0:	f1c3 0301 	rsb	r3, r3, #1
 80098c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80098c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d0ef      	beq.n	80098ac <__gethex+0x350>
 80098cc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80098d0:	f104 0214 	add.w	r2, r4, #20
 80098d4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80098d8:	9301      	str	r3, [sp, #4]
 80098da:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80098de:	2300      	movs	r3, #0
 80098e0:	4694      	mov	ip, r2
 80098e2:	f852 1b04 	ldr.w	r1, [r2], #4
 80098e6:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 80098ea:	d01e      	beq.n	800992a <__gethex+0x3ce>
 80098ec:	3101      	adds	r1, #1
 80098ee:	f8cc 1000 	str.w	r1, [ip]
 80098f2:	f1b8 0f02 	cmp.w	r8, #2
 80098f6:	f104 0214 	add.w	r2, r4, #20
 80098fa:	d13d      	bne.n	8009978 <__gethex+0x41c>
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	3b01      	subs	r3, #1
 8009900:	42ab      	cmp	r3, r5
 8009902:	d10b      	bne.n	800991c <__gethex+0x3c0>
 8009904:	1169      	asrs	r1, r5, #5
 8009906:	2301      	movs	r3, #1
 8009908:	f005 051f 	and.w	r5, r5, #31
 800990c:	fa03 f505 	lsl.w	r5, r3, r5
 8009910:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009914:	421d      	tst	r5, r3
 8009916:	bf18      	it	ne
 8009918:	f04f 0801 	movne.w	r8, #1
 800991c:	f048 0820 	orr.w	r8, r8, #32
 8009920:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009922:	601c      	str	r4, [r3, #0]
 8009924:	9b02      	ldr	r3, [sp, #8]
 8009926:	601e      	str	r6, [r3, #0]
 8009928:	e6a2      	b.n	8009670 <__gethex+0x114>
 800992a:	4290      	cmp	r0, r2
 800992c:	f842 3c04 	str.w	r3, [r2, #-4]
 8009930:	d8d6      	bhi.n	80098e0 <__gethex+0x384>
 8009932:	68a2      	ldr	r2, [r4, #8]
 8009934:	4593      	cmp	fp, r2
 8009936:	db17      	blt.n	8009968 <__gethex+0x40c>
 8009938:	6861      	ldr	r1, [r4, #4]
 800993a:	4648      	mov	r0, r9
 800993c:	3101      	adds	r1, #1
 800993e:	f000 fbc9 	bl	800a0d4 <_Balloc>
 8009942:	4682      	mov	sl, r0
 8009944:	b918      	cbnz	r0, 800994e <__gethex+0x3f2>
 8009946:	4b1b      	ldr	r3, [pc, #108]	; (80099b4 <__gethex+0x458>)
 8009948:	4602      	mov	r2, r0
 800994a:	2184      	movs	r1, #132	; 0x84
 800994c:	e6b3      	b.n	80096b6 <__gethex+0x15a>
 800994e:	6922      	ldr	r2, [r4, #16]
 8009950:	3202      	adds	r2, #2
 8009952:	f104 010c 	add.w	r1, r4, #12
 8009956:	0092      	lsls	r2, r2, #2
 8009958:	300c      	adds	r0, #12
 800995a:	f7fe fee7 	bl	800872c <memcpy>
 800995e:	4621      	mov	r1, r4
 8009960:	4648      	mov	r0, r9
 8009962:	f000 fbf7 	bl	800a154 <_Bfree>
 8009966:	4654      	mov	r4, sl
 8009968:	6922      	ldr	r2, [r4, #16]
 800996a:	1c51      	adds	r1, r2, #1
 800996c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009970:	6121      	str	r1, [r4, #16]
 8009972:	2101      	movs	r1, #1
 8009974:	6151      	str	r1, [r2, #20]
 8009976:	e7bc      	b.n	80098f2 <__gethex+0x396>
 8009978:	6921      	ldr	r1, [r4, #16]
 800997a:	4559      	cmp	r1, fp
 800997c:	dd0b      	ble.n	8009996 <__gethex+0x43a>
 800997e:	2101      	movs	r1, #1
 8009980:	4620      	mov	r0, r4
 8009982:	f7ff fd83 	bl	800948c <rshift>
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	3601      	adds	r6, #1
 800998a:	42b3      	cmp	r3, r6
 800998c:	f6ff aedb 	blt.w	8009746 <__gethex+0x1ea>
 8009990:	f04f 0801 	mov.w	r8, #1
 8009994:	e7c2      	b.n	800991c <__gethex+0x3c0>
 8009996:	f015 051f 	ands.w	r5, r5, #31
 800999a:	d0f9      	beq.n	8009990 <__gethex+0x434>
 800999c:	9b01      	ldr	r3, [sp, #4]
 800999e:	441a      	add	r2, r3
 80099a0:	f1c5 0520 	rsb	r5, r5, #32
 80099a4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80099a8:	f000 fc86 	bl	800a2b8 <__hi0bits>
 80099ac:	42a8      	cmp	r0, r5
 80099ae:	dbe6      	blt.n	800997e <__gethex+0x422>
 80099b0:	e7ee      	b.n	8009990 <__gethex+0x434>
 80099b2:	bf00      	nop
 80099b4:	0800e2f8 	.word	0x0800e2f8

080099b8 <L_shift>:
 80099b8:	f1c2 0208 	rsb	r2, r2, #8
 80099bc:	0092      	lsls	r2, r2, #2
 80099be:	b570      	push	{r4, r5, r6, lr}
 80099c0:	f1c2 0620 	rsb	r6, r2, #32
 80099c4:	6843      	ldr	r3, [r0, #4]
 80099c6:	6804      	ldr	r4, [r0, #0]
 80099c8:	fa03 f506 	lsl.w	r5, r3, r6
 80099cc:	432c      	orrs	r4, r5
 80099ce:	40d3      	lsrs	r3, r2
 80099d0:	6004      	str	r4, [r0, #0]
 80099d2:	f840 3f04 	str.w	r3, [r0, #4]!
 80099d6:	4288      	cmp	r0, r1
 80099d8:	d3f4      	bcc.n	80099c4 <L_shift+0xc>
 80099da:	bd70      	pop	{r4, r5, r6, pc}

080099dc <__match>:
 80099dc:	b530      	push	{r4, r5, lr}
 80099de:	6803      	ldr	r3, [r0, #0]
 80099e0:	3301      	adds	r3, #1
 80099e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099e6:	b914      	cbnz	r4, 80099ee <__match+0x12>
 80099e8:	6003      	str	r3, [r0, #0]
 80099ea:	2001      	movs	r0, #1
 80099ec:	bd30      	pop	{r4, r5, pc}
 80099ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099f2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80099f6:	2d19      	cmp	r5, #25
 80099f8:	bf98      	it	ls
 80099fa:	3220      	addls	r2, #32
 80099fc:	42a2      	cmp	r2, r4
 80099fe:	d0f0      	beq.n	80099e2 <__match+0x6>
 8009a00:	2000      	movs	r0, #0
 8009a02:	e7f3      	b.n	80099ec <__match+0x10>

08009a04 <__hexnan>:
 8009a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a08:	680b      	ldr	r3, [r1, #0]
 8009a0a:	6801      	ldr	r1, [r0, #0]
 8009a0c:	115e      	asrs	r6, r3, #5
 8009a0e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009a12:	f013 031f 	ands.w	r3, r3, #31
 8009a16:	b087      	sub	sp, #28
 8009a18:	bf18      	it	ne
 8009a1a:	3604      	addne	r6, #4
 8009a1c:	2500      	movs	r5, #0
 8009a1e:	1f37      	subs	r7, r6, #4
 8009a20:	4682      	mov	sl, r0
 8009a22:	4690      	mov	r8, r2
 8009a24:	9301      	str	r3, [sp, #4]
 8009a26:	f846 5c04 	str.w	r5, [r6, #-4]
 8009a2a:	46b9      	mov	r9, r7
 8009a2c:	463c      	mov	r4, r7
 8009a2e:	9502      	str	r5, [sp, #8]
 8009a30:	46ab      	mov	fp, r5
 8009a32:	784a      	ldrb	r2, [r1, #1]
 8009a34:	1c4b      	adds	r3, r1, #1
 8009a36:	9303      	str	r3, [sp, #12]
 8009a38:	b342      	cbz	r2, 8009a8c <__hexnan+0x88>
 8009a3a:	4610      	mov	r0, r2
 8009a3c:	9105      	str	r1, [sp, #20]
 8009a3e:	9204      	str	r2, [sp, #16]
 8009a40:	f7ff fd76 	bl	8009530 <__hexdig_fun>
 8009a44:	2800      	cmp	r0, #0
 8009a46:	d14f      	bne.n	8009ae8 <__hexnan+0xe4>
 8009a48:	9a04      	ldr	r2, [sp, #16]
 8009a4a:	9905      	ldr	r1, [sp, #20]
 8009a4c:	2a20      	cmp	r2, #32
 8009a4e:	d818      	bhi.n	8009a82 <__hexnan+0x7e>
 8009a50:	9b02      	ldr	r3, [sp, #8]
 8009a52:	459b      	cmp	fp, r3
 8009a54:	dd13      	ble.n	8009a7e <__hexnan+0x7a>
 8009a56:	454c      	cmp	r4, r9
 8009a58:	d206      	bcs.n	8009a68 <__hexnan+0x64>
 8009a5a:	2d07      	cmp	r5, #7
 8009a5c:	dc04      	bgt.n	8009a68 <__hexnan+0x64>
 8009a5e:	462a      	mov	r2, r5
 8009a60:	4649      	mov	r1, r9
 8009a62:	4620      	mov	r0, r4
 8009a64:	f7ff ffa8 	bl	80099b8 <L_shift>
 8009a68:	4544      	cmp	r4, r8
 8009a6a:	d950      	bls.n	8009b0e <__hexnan+0x10a>
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	f1a4 0904 	sub.w	r9, r4, #4
 8009a72:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a76:	f8cd b008 	str.w	fp, [sp, #8]
 8009a7a:	464c      	mov	r4, r9
 8009a7c:	461d      	mov	r5, r3
 8009a7e:	9903      	ldr	r1, [sp, #12]
 8009a80:	e7d7      	b.n	8009a32 <__hexnan+0x2e>
 8009a82:	2a29      	cmp	r2, #41	; 0x29
 8009a84:	d155      	bne.n	8009b32 <__hexnan+0x12e>
 8009a86:	3102      	adds	r1, #2
 8009a88:	f8ca 1000 	str.w	r1, [sl]
 8009a8c:	f1bb 0f00 	cmp.w	fp, #0
 8009a90:	d04f      	beq.n	8009b32 <__hexnan+0x12e>
 8009a92:	454c      	cmp	r4, r9
 8009a94:	d206      	bcs.n	8009aa4 <__hexnan+0xa0>
 8009a96:	2d07      	cmp	r5, #7
 8009a98:	dc04      	bgt.n	8009aa4 <__hexnan+0xa0>
 8009a9a:	462a      	mov	r2, r5
 8009a9c:	4649      	mov	r1, r9
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	f7ff ff8a 	bl	80099b8 <L_shift>
 8009aa4:	4544      	cmp	r4, r8
 8009aa6:	d934      	bls.n	8009b12 <__hexnan+0x10e>
 8009aa8:	f1a8 0204 	sub.w	r2, r8, #4
 8009aac:	4623      	mov	r3, r4
 8009aae:	f853 1b04 	ldr.w	r1, [r3], #4
 8009ab2:	f842 1f04 	str.w	r1, [r2, #4]!
 8009ab6:	429f      	cmp	r7, r3
 8009ab8:	d2f9      	bcs.n	8009aae <__hexnan+0xaa>
 8009aba:	1b3b      	subs	r3, r7, r4
 8009abc:	f023 0303 	bic.w	r3, r3, #3
 8009ac0:	3304      	adds	r3, #4
 8009ac2:	3e03      	subs	r6, #3
 8009ac4:	3401      	adds	r4, #1
 8009ac6:	42a6      	cmp	r6, r4
 8009ac8:	bf38      	it	cc
 8009aca:	2304      	movcc	r3, #4
 8009acc:	4443      	add	r3, r8
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f843 2b04 	str.w	r2, [r3], #4
 8009ad4:	429f      	cmp	r7, r3
 8009ad6:	d2fb      	bcs.n	8009ad0 <__hexnan+0xcc>
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	b91b      	cbnz	r3, 8009ae4 <__hexnan+0xe0>
 8009adc:	4547      	cmp	r7, r8
 8009ade:	d126      	bne.n	8009b2e <__hexnan+0x12a>
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	603b      	str	r3, [r7, #0]
 8009ae4:	2005      	movs	r0, #5
 8009ae6:	e025      	b.n	8009b34 <__hexnan+0x130>
 8009ae8:	3501      	adds	r5, #1
 8009aea:	2d08      	cmp	r5, #8
 8009aec:	f10b 0b01 	add.w	fp, fp, #1
 8009af0:	dd06      	ble.n	8009b00 <__hexnan+0xfc>
 8009af2:	4544      	cmp	r4, r8
 8009af4:	d9c3      	bls.n	8009a7e <__hexnan+0x7a>
 8009af6:	2300      	movs	r3, #0
 8009af8:	f844 3c04 	str.w	r3, [r4, #-4]
 8009afc:	2501      	movs	r5, #1
 8009afe:	3c04      	subs	r4, #4
 8009b00:	6822      	ldr	r2, [r4, #0]
 8009b02:	f000 000f 	and.w	r0, r0, #15
 8009b06:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009b0a:	6020      	str	r0, [r4, #0]
 8009b0c:	e7b7      	b.n	8009a7e <__hexnan+0x7a>
 8009b0e:	2508      	movs	r5, #8
 8009b10:	e7b5      	b.n	8009a7e <__hexnan+0x7a>
 8009b12:	9b01      	ldr	r3, [sp, #4]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d0df      	beq.n	8009ad8 <__hexnan+0xd4>
 8009b18:	f1c3 0320 	rsb	r3, r3, #32
 8009b1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b20:	40da      	lsrs	r2, r3
 8009b22:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009b26:	4013      	ands	r3, r2
 8009b28:	f846 3c04 	str.w	r3, [r6, #-4]
 8009b2c:	e7d4      	b.n	8009ad8 <__hexnan+0xd4>
 8009b2e:	3f04      	subs	r7, #4
 8009b30:	e7d2      	b.n	8009ad8 <__hexnan+0xd4>
 8009b32:	2004      	movs	r0, #4
 8009b34:	b007      	add	sp, #28
 8009b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009b3a <__ssputs_r>:
 8009b3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b3e:	688e      	ldr	r6, [r1, #8]
 8009b40:	461f      	mov	r7, r3
 8009b42:	42be      	cmp	r6, r7
 8009b44:	680b      	ldr	r3, [r1, #0]
 8009b46:	4682      	mov	sl, r0
 8009b48:	460c      	mov	r4, r1
 8009b4a:	4690      	mov	r8, r2
 8009b4c:	d82c      	bhi.n	8009ba8 <__ssputs_r+0x6e>
 8009b4e:	898a      	ldrh	r2, [r1, #12]
 8009b50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009b54:	d026      	beq.n	8009ba4 <__ssputs_r+0x6a>
 8009b56:	6965      	ldr	r5, [r4, #20]
 8009b58:	6909      	ldr	r1, [r1, #16]
 8009b5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b5e:	eba3 0901 	sub.w	r9, r3, r1
 8009b62:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b66:	1c7b      	adds	r3, r7, #1
 8009b68:	444b      	add	r3, r9
 8009b6a:	106d      	asrs	r5, r5, #1
 8009b6c:	429d      	cmp	r5, r3
 8009b6e:	bf38      	it	cc
 8009b70:	461d      	movcc	r5, r3
 8009b72:	0553      	lsls	r3, r2, #21
 8009b74:	d527      	bpl.n	8009bc6 <__ssputs_r+0x8c>
 8009b76:	4629      	mov	r1, r5
 8009b78:	f000 f960 	bl	8009e3c <_malloc_r>
 8009b7c:	4606      	mov	r6, r0
 8009b7e:	b360      	cbz	r0, 8009bda <__ssputs_r+0xa0>
 8009b80:	6921      	ldr	r1, [r4, #16]
 8009b82:	464a      	mov	r2, r9
 8009b84:	f7fe fdd2 	bl	800872c <memcpy>
 8009b88:	89a3      	ldrh	r3, [r4, #12]
 8009b8a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b92:	81a3      	strh	r3, [r4, #12]
 8009b94:	6126      	str	r6, [r4, #16]
 8009b96:	6165      	str	r5, [r4, #20]
 8009b98:	444e      	add	r6, r9
 8009b9a:	eba5 0509 	sub.w	r5, r5, r9
 8009b9e:	6026      	str	r6, [r4, #0]
 8009ba0:	60a5      	str	r5, [r4, #8]
 8009ba2:	463e      	mov	r6, r7
 8009ba4:	42be      	cmp	r6, r7
 8009ba6:	d900      	bls.n	8009baa <__ssputs_r+0x70>
 8009ba8:	463e      	mov	r6, r7
 8009baa:	6820      	ldr	r0, [r4, #0]
 8009bac:	4632      	mov	r2, r6
 8009bae:	4641      	mov	r1, r8
 8009bb0:	f000 ffce 	bl	800ab50 <memmove>
 8009bb4:	68a3      	ldr	r3, [r4, #8]
 8009bb6:	1b9b      	subs	r3, r3, r6
 8009bb8:	60a3      	str	r3, [r4, #8]
 8009bba:	6823      	ldr	r3, [r4, #0]
 8009bbc:	4433      	add	r3, r6
 8009bbe:	6023      	str	r3, [r4, #0]
 8009bc0:	2000      	movs	r0, #0
 8009bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bc6:	462a      	mov	r2, r5
 8009bc8:	f000 ff86 	bl	800aad8 <_realloc_r>
 8009bcc:	4606      	mov	r6, r0
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	d1e0      	bne.n	8009b94 <__ssputs_r+0x5a>
 8009bd2:	6921      	ldr	r1, [r4, #16]
 8009bd4:	4650      	mov	r0, sl
 8009bd6:	f001 f849 	bl	800ac6c <_free_r>
 8009bda:	230c      	movs	r3, #12
 8009bdc:	f8ca 3000 	str.w	r3, [sl]
 8009be0:	89a3      	ldrh	r3, [r4, #12]
 8009be2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009be6:	81a3      	strh	r3, [r4, #12]
 8009be8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009bec:	e7e9      	b.n	8009bc2 <__ssputs_r+0x88>
	...

08009bf0 <_svfiprintf_r>:
 8009bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bf4:	4698      	mov	r8, r3
 8009bf6:	898b      	ldrh	r3, [r1, #12]
 8009bf8:	061b      	lsls	r3, r3, #24
 8009bfa:	b09d      	sub	sp, #116	; 0x74
 8009bfc:	4607      	mov	r7, r0
 8009bfe:	460d      	mov	r5, r1
 8009c00:	4614      	mov	r4, r2
 8009c02:	d50e      	bpl.n	8009c22 <_svfiprintf_r+0x32>
 8009c04:	690b      	ldr	r3, [r1, #16]
 8009c06:	b963      	cbnz	r3, 8009c22 <_svfiprintf_r+0x32>
 8009c08:	2140      	movs	r1, #64	; 0x40
 8009c0a:	f000 f917 	bl	8009e3c <_malloc_r>
 8009c0e:	6028      	str	r0, [r5, #0]
 8009c10:	6128      	str	r0, [r5, #16]
 8009c12:	b920      	cbnz	r0, 8009c1e <_svfiprintf_r+0x2e>
 8009c14:	230c      	movs	r3, #12
 8009c16:	603b      	str	r3, [r7, #0]
 8009c18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c1c:	e0d0      	b.n	8009dc0 <_svfiprintf_r+0x1d0>
 8009c1e:	2340      	movs	r3, #64	; 0x40
 8009c20:	616b      	str	r3, [r5, #20]
 8009c22:	2300      	movs	r3, #0
 8009c24:	9309      	str	r3, [sp, #36]	; 0x24
 8009c26:	2320      	movs	r3, #32
 8009c28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c30:	2330      	movs	r3, #48	; 0x30
 8009c32:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009dd8 <_svfiprintf_r+0x1e8>
 8009c36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c3a:	f04f 0901 	mov.w	r9, #1
 8009c3e:	4623      	mov	r3, r4
 8009c40:	469a      	mov	sl, r3
 8009c42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c46:	b10a      	cbz	r2, 8009c4c <_svfiprintf_r+0x5c>
 8009c48:	2a25      	cmp	r2, #37	; 0x25
 8009c4a:	d1f9      	bne.n	8009c40 <_svfiprintf_r+0x50>
 8009c4c:	ebba 0b04 	subs.w	fp, sl, r4
 8009c50:	d00b      	beq.n	8009c6a <_svfiprintf_r+0x7a>
 8009c52:	465b      	mov	r3, fp
 8009c54:	4622      	mov	r2, r4
 8009c56:	4629      	mov	r1, r5
 8009c58:	4638      	mov	r0, r7
 8009c5a:	f7ff ff6e 	bl	8009b3a <__ssputs_r>
 8009c5e:	3001      	adds	r0, #1
 8009c60:	f000 80a9 	beq.w	8009db6 <_svfiprintf_r+0x1c6>
 8009c64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c66:	445a      	add	r2, fp
 8009c68:	9209      	str	r2, [sp, #36]	; 0x24
 8009c6a:	f89a 3000 	ldrb.w	r3, [sl]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	f000 80a1 	beq.w	8009db6 <_svfiprintf_r+0x1c6>
 8009c74:	2300      	movs	r3, #0
 8009c76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c7e:	f10a 0a01 	add.w	sl, sl, #1
 8009c82:	9304      	str	r3, [sp, #16]
 8009c84:	9307      	str	r3, [sp, #28]
 8009c86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c8a:	931a      	str	r3, [sp, #104]	; 0x68
 8009c8c:	4654      	mov	r4, sl
 8009c8e:	2205      	movs	r2, #5
 8009c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c94:	4850      	ldr	r0, [pc, #320]	; (8009dd8 <_svfiprintf_r+0x1e8>)
 8009c96:	f7f6 fa9b 	bl	80001d0 <memchr>
 8009c9a:	9a04      	ldr	r2, [sp, #16]
 8009c9c:	b9d8      	cbnz	r0, 8009cd6 <_svfiprintf_r+0xe6>
 8009c9e:	06d0      	lsls	r0, r2, #27
 8009ca0:	bf44      	itt	mi
 8009ca2:	2320      	movmi	r3, #32
 8009ca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ca8:	0711      	lsls	r1, r2, #28
 8009caa:	bf44      	itt	mi
 8009cac:	232b      	movmi	r3, #43	; 0x2b
 8009cae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009cb2:	f89a 3000 	ldrb.w	r3, [sl]
 8009cb6:	2b2a      	cmp	r3, #42	; 0x2a
 8009cb8:	d015      	beq.n	8009ce6 <_svfiprintf_r+0xf6>
 8009cba:	9a07      	ldr	r2, [sp, #28]
 8009cbc:	4654      	mov	r4, sl
 8009cbe:	2000      	movs	r0, #0
 8009cc0:	f04f 0c0a 	mov.w	ip, #10
 8009cc4:	4621      	mov	r1, r4
 8009cc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cca:	3b30      	subs	r3, #48	; 0x30
 8009ccc:	2b09      	cmp	r3, #9
 8009cce:	d94d      	bls.n	8009d6c <_svfiprintf_r+0x17c>
 8009cd0:	b1b0      	cbz	r0, 8009d00 <_svfiprintf_r+0x110>
 8009cd2:	9207      	str	r2, [sp, #28]
 8009cd4:	e014      	b.n	8009d00 <_svfiprintf_r+0x110>
 8009cd6:	eba0 0308 	sub.w	r3, r0, r8
 8009cda:	fa09 f303 	lsl.w	r3, r9, r3
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	9304      	str	r3, [sp, #16]
 8009ce2:	46a2      	mov	sl, r4
 8009ce4:	e7d2      	b.n	8009c8c <_svfiprintf_r+0x9c>
 8009ce6:	9b03      	ldr	r3, [sp, #12]
 8009ce8:	1d19      	adds	r1, r3, #4
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	9103      	str	r1, [sp, #12]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	bfbb      	ittet	lt
 8009cf2:	425b      	neglt	r3, r3
 8009cf4:	f042 0202 	orrlt.w	r2, r2, #2
 8009cf8:	9307      	strge	r3, [sp, #28]
 8009cfa:	9307      	strlt	r3, [sp, #28]
 8009cfc:	bfb8      	it	lt
 8009cfe:	9204      	strlt	r2, [sp, #16]
 8009d00:	7823      	ldrb	r3, [r4, #0]
 8009d02:	2b2e      	cmp	r3, #46	; 0x2e
 8009d04:	d10c      	bne.n	8009d20 <_svfiprintf_r+0x130>
 8009d06:	7863      	ldrb	r3, [r4, #1]
 8009d08:	2b2a      	cmp	r3, #42	; 0x2a
 8009d0a:	d134      	bne.n	8009d76 <_svfiprintf_r+0x186>
 8009d0c:	9b03      	ldr	r3, [sp, #12]
 8009d0e:	1d1a      	adds	r2, r3, #4
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	9203      	str	r2, [sp, #12]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	bfb8      	it	lt
 8009d18:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009d1c:	3402      	adds	r4, #2
 8009d1e:	9305      	str	r3, [sp, #20]
 8009d20:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009de8 <_svfiprintf_r+0x1f8>
 8009d24:	7821      	ldrb	r1, [r4, #0]
 8009d26:	2203      	movs	r2, #3
 8009d28:	4650      	mov	r0, sl
 8009d2a:	f7f6 fa51 	bl	80001d0 <memchr>
 8009d2e:	b138      	cbz	r0, 8009d40 <_svfiprintf_r+0x150>
 8009d30:	9b04      	ldr	r3, [sp, #16]
 8009d32:	eba0 000a 	sub.w	r0, r0, sl
 8009d36:	2240      	movs	r2, #64	; 0x40
 8009d38:	4082      	lsls	r2, r0
 8009d3a:	4313      	orrs	r3, r2
 8009d3c:	3401      	adds	r4, #1
 8009d3e:	9304      	str	r3, [sp, #16]
 8009d40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d44:	4825      	ldr	r0, [pc, #148]	; (8009ddc <_svfiprintf_r+0x1ec>)
 8009d46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d4a:	2206      	movs	r2, #6
 8009d4c:	f7f6 fa40 	bl	80001d0 <memchr>
 8009d50:	2800      	cmp	r0, #0
 8009d52:	d038      	beq.n	8009dc6 <_svfiprintf_r+0x1d6>
 8009d54:	4b22      	ldr	r3, [pc, #136]	; (8009de0 <_svfiprintf_r+0x1f0>)
 8009d56:	bb1b      	cbnz	r3, 8009da0 <_svfiprintf_r+0x1b0>
 8009d58:	9b03      	ldr	r3, [sp, #12]
 8009d5a:	3307      	adds	r3, #7
 8009d5c:	f023 0307 	bic.w	r3, r3, #7
 8009d60:	3308      	adds	r3, #8
 8009d62:	9303      	str	r3, [sp, #12]
 8009d64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d66:	4433      	add	r3, r6
 8009d68:	9309      	str	r3, [sp, #36]	; 0x24
 8009d6a:	e768      	b.n	8009c3e <_svfiprintf_r+0x4e>
 8009d6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d70:	460c      	mov	r4, r1
 8009d72:	2001      	movs	r0, #1
 8009d74:	e7a6      	b.n	8009cc4 <_svfiprintf_r+0xd4>
 8009d76:	2300      	movs	r3, #0
 8009d78:	3401      	adds	r4, #1
 8009d7a:	9305      	str	r3, [sp, #20]
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	f04f 0c0a 	mov.w	ip, #10
 8009d82:	4620      	mov	r0, r4
 8009d84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d88:	3a30      	subs	r2, #48	; 0x30
 8009d8a:	2a09      	cmp	r2, #9
 8009d8c:	d903      	bls.n	8009d96 <_svfiprintf_r+0x1a6>
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d0c6      	beq.n	8009d20 <_svfiprintf_r+0x130>
 8009d92:	9105      	str	r1, [sp, #20]
 8009d94:	e7c4      	b.n	8009d20 <_svfiprintf_r+0x130>
 8009d96:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d9a:	4604      	mov	r4, r0
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e7f0      	b.n	8009d82 <_svfiprintf_r+0x192>
 8009da0:	ab03      	add	r3, sp, #12
 8009da2:	9300      	str	r3, [sp, #0]
 8009da4:	462a      	mov	r2, r5
 8009da6:	4b0f      	ldr	r3, [pc, #60]	; (8009de4 <_svfiprintf_r+0x1f4>)
 8009da8:	a904      	add	r1, sp, #16
 8009daa:	4638      	mov	r0, r7
 8009dac:	f7fd f912 	bl	8006fd4 <_printf_float>
 8009db0:	1c42      	adds	r2, r0, #1
 8009db2:	4606      	mov	r6, r0
 8009db4:	d1d6      	bne.n	8009d64 <_svfiprintf_r+0x174>
 8009db6:	89ab      	ldrh	r3, [r5, #12]
 8009db8:	065b      	lsls	r3, r3, #25
 8009dba:	f53f af2d 	bmi.w	8009c18 <_svfiprintf_r+0x28>
 8009dbe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009dc0:	b01d      	add	sp, #116	; 0x74
 8009dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dc6:	ab03      	add	r3, sp, #12
 8009dc8:	9300      	str	r3, [sp, #0]
 8009dca:	462a      	mov	r2, r5
 8009dcc:	4b05      	ldr	r3, [pc, #20]	; (8009de4 <_svfiprintf_r+0x1f4>)
 8009dce:	a904      	add	r1, sp, #16
 8009dd0:	4638      	mov	r0, r7
 8009dd2:	f7fd fba3 	bl	800751c <_printf_i>
 8009dd6:	e7eb      	b.n	8009db0 <_svfiprintf_r+0x1c0>
 8009dd8:	0800e369 	.word	0x0800e369
 8009ddc:	0800e373 	.word	0x0800e373
 8009de0:	08006fd5 	.word	0x08006fd5
 8009de4:	08009b3b 	.word	0x08009b3b
 8009de8:	0800e36f 	.word	0x0800e36f

08009dec <malloc>:
 8009dec:	4b02      	ldr	r3, [pc, #8]	; (8009df8 <malloc+0xc>)
 8009dee:	4601      	mov	r1, r0
 8009df0:	6818      	ldr	r0, [r3, #0]
 8009df2:	f000 b823 	b.w	8009e3c <_malloc_r>
 8009df6:	bf00      	nop
 8009df8:	200001f4 	.word	0x200001f4

08009dfc <sbrk_aligned>:
 8009dfc:	b570      	push	{r4, r5, r6, lr}
 8009dfe:	4e0e      	ldr	r6, [pc, #56]	; (8009e38 <sbrk_aligned+0x3c>)
 8009e00:	460c      	mov	r4, r1
 8009e02:	6831      	ldr	r1, [r6, #0]
 8009e04:	4605      	mov	r5, r0
 8009e06:	b911      	cbnz	r1, 8009e0e <sbrk_aligned+0x12>
 8009e08:	f000 fef0 	bl	800abec <_sbrk_r>
 8009e0c:	6030      	str	r0, [r6, #0]
 8009e0e:	4621      	mov	r1, r4
 8009e10:	4628      	mov	r0, r5
 8009e12:	f000 feeb 	bl	800abec <_sbrk_r>
 8009e16:	1c43      	adds	r3, r0, #1
 8009e18:	d00a      	beq.n	8009e30 <sbrk_aligned+0x34>
 8009e1a:	1cc4      	adds	r4, r0, #3
 8009e1c:	f024 0403 	bic.w	r4, r4, #3
 8009e20:	42a0      	cmp	r0, r4
 8009e22:	d007      	beq.n	8009e34 <sbrk_aligned+0x38>
 8009e24:	1a21      	subs	r1, r4, r0
 8009e26:	4628      	mov	r0, r5
 8009e28:	f000 fee0 	bl	800abec <_sbrk_r>
 8009e2c:	3001      	adds	r0, #1
 8009e2e:	d101      	bne.n	8009e34 <sbrk_aligned+0x38>
 8009e30:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009e34:	4620      	mov	r0, r4
 8009e36:	bd70      	pop	{r4, r5, r6, pc}
 8009e38:	20000fb4 	.word	0x20000fb4

08009e3c <_malloc_r>:
 8009e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e40:	1ccd      	adds	r5, r1, #3
 8009e42:	f025 0503 	bic.w	r5, r5, #3
 8009e46:	3508      	adds	r5, #8
 8009e48:	2d0c      	cmp	r5, #12
 8009e4a:	bf38      	it	cc
 8009e4c:	250c      	movcc	r5, #12
 8009e4e:	2d00      	cmp	r5, #0
 8009e50:	4607      	mov	r7, r0
 8009e52:	db01      	blt.n	8009e58 <_malloc_r+0x1c>
 8009e54:	42a9      	cmp	r1, r5
 8009e56:	d905      	bls.n	8009e64 <_malloc_r+0x28>
 8009e58:	230c      	movs	r3, #12
 8009e5a:	603b      	str	r3, [r7, #0]
 8009e5c:	2600      	movs	r6, #0
 8009e5e:	4630      	mov	r0, r6
 8009e60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e64:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009f38 <_malloc_r+0xfc>
 8009e68:	f000 f928 	bl	800a0bc <__malloc_lock>
 8009e6c:	f8d8 3000 	ldr.w	r3, [r8]
 8009e70:	461c      	mov	r4, r3
 8009e72:	bb5c      	cbnz	r4, 8009ecc <_malloc_r+0x90>
 8009e74:	4629      	mov	r1, r5
 8009e76:	4638      	mov	r0, r7
 8009e78:	f7ff ffc0 	bl	8009dfc <sbrk_aligned>
 8009e7c:	1c43      	adds	r3, r0, #1
 8009e7e:	4604      	mov	r4, r0
 8009e80:	d155      	bne.n	8009f2e <_malloc_r+0xf2>
 8009e82:	f8d8 4000 	ldr.w	r4, [r8]
 8009e86:	4626      	mov	r6, r4
 8009e88:	2e00      	cmp	r6, #0
 8009e8a:	d145      	bne.n	8009f18 <_malloc_r+0xdc>
 8009e8c:	2c00      	cmp	r4, #0
 8009e8e:	d048      	beq.n	8009f22 <_malloc_r+0xe6>
 8009e90:	6823      	ldr	r3, [r4, #0]
 8009e92:	4631      	mov	r1, r6
 8009e94:	4638      	mov	r0, r7
 8009e96:	eb04 0903 	add.w	r9, r4, r3
 8009e9a:	f000 fea7 	bl	800abec <_sbrk_r>
 8009e9e:	4581      	cmp	r9, r0
 8009ea0:	d13f      	bne.n	8009f22 <_malloc_r+0xe6>
 8009ea2:	6821      	ldr	r1, [r4, #0]
 8009ea4:	1a6d      	subs	r5, r5, r1
 8009ea6:	4629      	mov	r1, r5
 8009ea8:	4638      	mov	r0, r7
 8009eaa:	f7ff ffa7 	bl	8009dfc <sbrk_aligned>
 8009eae:	3001      	adds	r0, #1
 8009eb0:	d037      	beq.n	8009f22 <_malloc_r+0xe6>
 8009eb2:	6823      	ldr	r3, [r4, #0]
 8009eb4:	442b      	add	r3, r5
 8009eb6:	6023      	str	r3, [r4, #0]
 8009eb8:	f8d8 3000 	ldr.w	r3, [r8]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d038      	beq.n	8009f32 <_malloc_r+0xf6>
 8009ec0:	685a      	ldr	r2, [r3, #4]
 8009ec2:	42a2      	cmp	r2, r4
 8009ec4:	d12b      	bne.n	8009f1e <_malloc_r+0xe2>
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	605a      	str	r2, [r3, #4]
 8009eca:	e00f      	b.n	8009eec <_malloc_r+0xb0>
 8009ecc:	6822      	ldr	r2, [r4, #0]
 8009ece:	1b52      	subs	r2, r2, r5
 8009ed0:	d41f      	bmi.n	8009f12 <_malloc_r+0xd6>
 8009ed2:	2a0b      	cmp	r2, #11
 8009ed4:	d917      	bls.n	8009f06 <_malloc_r+0xca>
 8009ed6:	1961      	adds	r1, r4, r5
 8009ed8:	42a3      	cmp	r3, r4
 8009eda:	6025      	str	r5, [r4, #0]
 8009edc:	bf18      	it	ne
 8009ede:	6059      	strne	r1, [r3, #4]
 8009ee0:	6863      	ldr	r3, [r4, #4]
 8009ee2:	bf08      	it	eq
 8009ee4:	f8c8 1000 	streq.w	r1, [r8]
 8009ee8:	5162      	str	r2, [r4, r5]
 8009eea:	604b      	str	r3, [r1, #4]
 8009eec:	4638      	mov	r0, r7
 8009eee:	f104 060b 	add.w	r6, r4, #11
 8009ef2:	f000 f8e9 	bl	800a0c8 <__malloc_unlock>
 8009ef6:	f026 0607 	bic.w	r6, r6, #7
 8009efa:	1d23      	adds	r3, r4, #4
 8009efc:	1af2      	subs	r2, r6, r3
 8009efe:	d0ae      	beq.n	8009e5e <_malloc_r+0x22>
 8009f00:	1b9b      	subs	r3, r3, r6
 8009f02:	50a3      	str	r3, [r4, r2]
 8009f04:	e7ab      	b.n	8009e5e <_malloc_r+0x22>
 8009f06:	42a3      	cmp	r3, r4
 8009f08:	6862      	ldr	r2, [r4, #4]
 8009f0a:	d1dd      	bne.n	8009ec8 <_malloc_r+0x8c>
 8009f0c:	f8c8 2000 	str.w	r2, [r8]
 8009f10:	e7ec      	b.n	8009eec <_malloc_r+0xb0>
 8009f12:	4623      	mov	r3, r4
 8009f14:	6864      	ldr	r4, [r4, #4]
 8009f16:	e7ac      	b.n	8009e72 <_malloc_r+0x36>
 8009f18:	4634      	mov	r4, r6
 8009f1a:	6876      	ldr	r6, [r6, #4]
 8009f1c:	e7b4      	b.n	8009e88 <_malloc_r+0x4c>
 8009f1e:	4613      	mov	r3, r2
 8009f20:	e7cc      	b.n	8009ebc <_malloc_r+0x80>
 8009f22:	230c      	movs	r3, #12
 8009f24:	603b      	str	r3, [r7, #0]
 8009f26:	4638      	mov	r0, r7
 8009f28:	f000 f8ce 	bl	800a0c8 <__malloc_unlock>
 8009f2c:	e797      	b.n	8009e5e <_malloc_r+0x22>
 8009f2e:	6025      	str	r5, [r4, #0]
 8009f30:	e7dc      	b.n	8009eec <_malloc_r+0xb0>
 8009f32:	605b      	str	r3, [r3, #4]
 8009f34:	deff      	udf	#255	; 0xff
 8009f36:	bf00      	nop
 8009f38:	20000fb0 	.word	0x20000fb0

08009f3c <__ascii_mbtowc>:
 8009f3c:	b082      	sub	sp, #8
 8009f3e:	b901      	cbnz	r1, 8009f42 <__ascii_mbtowc+0x6>
 8009f40:	a901      	add	r1, sp, #4
 8009f42:	b142      	cbz	r2, 8009f56 <__ascii_mbtowc+0x1a>
 8009f44:	b14b      	cbz	r3, 8009f5a <__ascii_mbtowc+0x1e>
 8009f46:	7813      	ldrb	r3, [r2, #0]
 8009f48:	600b      	str	r3, [r1, #0]
 8009f4a:	7812      	ldrb	r2, [r2, #0]
 8009f4c:	1e10      	subs	r0, r2, #0
 8009f4e:	bf18      	it	ne
 8009f50:	2001      	movne	r0, #1
 8009f52:	b002      	add	sp, #8
 8009f54:	4770      	bx	lr
 8009f56:	4610      	mov	r0, r2
 8009f58:	e7fb      	b.n	8009f52 <__ascii_mbtowc+0x16>
 8009f5a:	f06f 0001 	mvn.w	r0, #1
 8009f5e:	e7f8      	b.n	8009f52 <__ascii_mbtowc+0x16>

08009f60 <__sflush_r>:
 8009f60:	898a      	ldrh	r2, [r1, #12]
 8009f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f66:	4605      	mov	r5, r0
 8009f68:	0710      	lsls	r0, r2, #28
 8009f6a:	460c      	mov	r4, r1
 8009f6c:	d458      	bmi.n	800a020 <__sflush_r+0xc0>
 8009f6e:	684b      	ldr	r3, [r1, #4]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	dc05      	bgt.n	8009f80 <__sflush_r+0x20>
 8009f74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	dc02      	bgt.n	8009f80 <__sflush_r+0x20>
 8009f7a:	2000      	movs	r0, #0
 8009f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f82:	2e00      	cmp	r6, #0
 8009f84:	d0f9      	beq.n	8009f7a <__sflush_r+0x1a>
 8009f86:	2300      	movs	r3, #0
 8009f88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009f8c:	682f      	ldr	r7, [r5, #0]
 8009f8e:	6a21      	ldr	r1, [r4, #32]
 8009f90:	602b      	str	r3, [r5, #0]
 8009f92:	d032      	beq.n	8009ffa <__sflush_r+0x9a>
 8009f94:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009f96:	89a3      	ldrh	r3, [r4, #12]
 8009f98:	075a      	lsls	r2, r3, #29
 8009f9a:	d505      	bpl.n	8009fa8 <__sflush_r+0x48>
 8009f9c:	6863      	ldr	r3, [r4, #4]
 8009f9e:	1ac0      	subs	r0, r0, r3
 8009fa0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009fa2:	b10b      	cbz	r3, 8009fa8 <__sflush_r+0x48>
 8009fa4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009fa6:	1ac0      	subs	r0, r0, r3
 8009fa8:	2300      	movs	r3, #0
 8009faa:	4602      	mov	r2, r0
 8009fac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009fae:	6a21      	ldr	r1, [r4, #32]
 8009fb0:	4628      	mov	r0, r5
 8009fb2:	47b0      	blx	r6
 8009fb4:	1c43      	adds	r3, r0, #1
 8009fb6:	89a3      	ldrh	r3, [r4, #12]
 8009fb8:	d106      	bne.n	8009fc8 <__sflush_r+0x68>
 8009fba:	6829      	ldr	r1, [r5, #0]
 8009fbc:	291d      	cmp	r1, #29
 8009fbe:	d82b      	bhi.n	800a018 <__sflush_r+0xb8>
 8009fc0:	4a29      	ldr	r2, [pc, #164]	; (800a068 <__sflush_r+0x108>)
 8009fc2:	410a      	asrs	r2, r1
 8009fc4:	07d6      	lsls	r6, r2, #31
 8009fc6:	d427      	bmi.n	800a018 <__sflush_r+0xb8>
 8009fc8:	2200      	movs	r2, #0
 8009fca:	6062      	str	r2, [r4, #4]
 8009fcc:	04d9      	lsls	r1, r3, #19
 8009fce:	6922      	ldr	r2, [r4, #16]
 8009fd0:	6022      	str	r2, [r4, #0]
 8009fd2:	d504      	bpl.n	8009fde <__sflush_r+0x7e>
 8009fd4:	1c42      	adds	r2, r0, #1
 8009fd6:	d101      	bne.n	8009fdc <__sflush_r+0x7c>
 8009fd8:	682b      	ldr	r3, [r5, #0]
 8009fda:	b903      	cbnz	r3, 8009fde <__sflush_r+0x7e>
 8009fdc:	6560      	str	r0, [r4, #84]	; 0x54
 8009fde:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fe0:	602f      	str	r7, [r5, #0]
 8009fe2:	2900      	cmp	r1, #0
 8009fe4:	d0c9      	beq.n	8009f7a <__sflush_r+0x1a>
 8009fe6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fea:	4299      	cmp	r1, r3
 8009fec:	d002      	beq.n	8009ff4 <__sflush_r+0x94>
 8009fee:	4628      	mov	r0, r5
 8009ff0:	f000 fe3c 	bl	800ac6c <_free_r>
 8009ff4:	2000      	movs	r0, #0
 8009ff6:	6360      	str	r0, [r4, #52]	; 0x34
 8009ff8:	e7c0      	b.n	8009f7c <__sflush_r+0x1c>
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	4628      	mov	r0, r5
 8009ffe:	47b0      	blx	r6
 800a000:	1c41      	adds	r1, r0, #1
 800a002:	d1c8      	bne.n	8009f96 <__sflush_r+0x36>
 800a004:	682b      	ldr	r3, [r5, #0]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d0c5      	beq.n	8009f96 <__sflush_r+0x36>
 800a00a:	2b1d      	cmp	r3, #29
 800a00c:	d001      	beq.n	800a012 <__sflush_r+0xb2>
 800a00e:	2b16      	cmp	r3, #22
 800a010:	d101      	bne.n	800a016 <__sflush_r+0xb6>
 800a012:	602f      	str	r7, [r5, #0]
 800a014:	e7b1      	b.n	8009f7a <__sflush_r+0x1a>
 800a016:	89a3      	ldrh	r3, [r4, #12]
 800a018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a01c:	81a3      	strh	r3, [r4, #12]
 800a01e:	e7ad      	b.n	8009f7c <__sflush_r+0x1c>
 800a020:	690f      	ldr	r7, [r1, #16]
 800a022:	2f00      	cmp	r7, #0
 800a024:	d0a9      	beq.n	8009f7a <__sflush_r+0x1a>
 800a026:	0793      	lsls	r3, r2, #30
 800a028:	680e      	ldr	r6, [r1, #0]
 800a02a:	bf08      	it	eq
 800a02c:	694b      	ldreq	r3, [r1, #20]
 800a02e:	600f      	str	r7, [r1, #0]
 800a030:	bf18      	it	ne
 800a032:	2300      	movne	r3, #0
 800a034:	eba6 0807 	sub.w	r8, r6, r7
 800a038:	608b      	str	r3, [r1, #8]
 800a03a:	f1b8 0f00 	cmp.w	r8, #0
 800a03e:	dd9c      	ble.n	8009f7a <__sflush_r+0x1a>
 800a040:	6a21      	ldr	r1, [r4, #32]
 800a042:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a044:	4643      	mov	r3, r8
 800a046:	463a      	mov	r2, r7
 800a048:	4628      	mov	r0, r5
 800a04a:	47b0      	blx	r6
 800a04c:	2800      	cmp	r0, #0
 800a04e:	dc06      	bgt.n	800a05e <__sflush_r+0xfe>
 800a050:	89a3      	ldrh	r3, [r4, #12]
 800a052:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a056:	81a3      	strh	r3, [r4, #12]
 800a058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a05c:	e78e      	b.n	8009f7c <__sflush_r+0x1c>
 800a05e:	4407      	add	r7, r0
 800a060:	eba8 0800 	sub.w	r8, r8, r0
 800a064:	e7e9      	b.n	800a03a <__sflush_r+0xda>
 800a066:	bf00      	nop
 800a068:	dfbffffe 	.word	0xdfbffffe

0800a06c <_fflush_r>:
 800a06c:	b538      	push	{r3, r4, r5, lr}
 800a06e:	690b      	ldr	r3, [r1, #16]
 800a070:	4605      	mov	r5, r0
 800a072:	460c      	mov	r4, r1
 800a074:	b913      	cbnz	r3, 800a07c <_fflush_r+0x10>
 800a076:	2500      	movs	r5, #0
 800a078:	4628      	mov	r0, r5
 800a07a:	bd38      	pop	{r3, r4, r5, pc}
 800a07c:	b118      	cbz	r0, 800a086 <_fflush_r+0x1a>
 800a07e:	6a03      	ldr	r3, [r0, #32]
 800a080:	b90b      	cbnz	r3, 800a086 <_fflush_r+0x1a>
 800a082:	f7fd fc07 	bl	8007894 <__sinit>
 800a086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d0f3      	beq.n	800a076 <_fflush_r+0xa>
 800a08e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a090:	07d0      	lsls	r0, r2, #31
 800a092:	d404      	bmi.n	800a09e <_fflush_r+0x32>
 800a094:	0599      	lsls	r1, r3, #22
 800a096:	d402      	bmi.n	800a09e <_fflush_r+0x32>
 800a098:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a09a:	f7fe fb45 	bl	8008728 <__retarget_lock_acquire_recursive>
 800a09e:	4628      	mov	r0, r5
 800a0a0:	4621      	mov	r1, r4
 800a0a2:	f7ff ff5d 	bl	8009f60 <__sflush_r>
 800a0a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a0a8:	07da      	lsls	r2, r3, #31
 800a0aa:	4605      	mov	r5, r0
 800a0ac:	d4e4      	bmi.n	800a078 <_fflush_r+0xc>
 800a0ae:	89a3      	ldrh	r3, [r4, #12]
 800a0b0:	059b      	lsls	r3, r3, #22
 800a0b2:	d4e1      	bmi.n	800a078 <_fflush_r+0xc>
 800a0b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0b6:	f7fe fb38 	bl	800872a <__retarget_lock_release_recursive>
 800a0ba:	e7dd      	b.n	800a078 <_fflush_r+0xc>

0800a0bc <__malloc_lock>:
 800a0bc:	4801      	ldr	r0, [pc, #4]	; (800a0c4 <__malloc_lock+0x8>)
 800a0be:	f7fe bb33 	b.w	8008728 <__retarget_lock_acquire_recursive>
 800a0c2:	bf00      	nop
 800a0c4:	20000fac 	.word	0x20000fac

0800a0c8 <__malloc_unlock>:
 800a0c8:	4801      	ldr	r0, [pc, #4]	; (800a0d0 <__malloc_unlock+0x8>)
 800a0ca:	f7fe bb2e 	b.w	800872a <__retarget_lock_release_recursive>
 800a0ce:	bf00      	nop
 800a0d0:	20000fac 	.word	0x20000fac

0800a0d4 <_Balloc>:
 800a0d4:	b570      	push	{r4, r5, r6, lr}
 800a0d6:	69c6      	ldr	r6, [r0, #28]
 800a0d8:	4604      	mov	r4, r0
 800a0da:	460d      	mov	r5, r1
 800a0dc:	b976      	cbnz	r6, 800a0fc <_Balloc+0x28>
 800a0de:	2010      	movs	r0, #16
 800a0e0:	f7ff fe84 	bl	8009dec <malloc>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	61e0      	str	r0, [r4, #28]
 800a0e8:	b920      	cbnz	r0, 800a0f4 <_Balloc+0x20>
 800a0ea:	4b18      	ldr	r3, [pc, #96]	; (800a14c <_Balloc+0x78>)
 800a0ec:	4818      	ldr	r0, [pc, #96]	; (800a150 <_Balloc+0x7c>)
 800a0ee:	216b      	movs	r1, #107	; 0x6b
 800a0f0:	f7fe fb32 	bl	8008758 <__assert_func>
 800a0f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a0f8:	6006      	str	r6, [r0, #0]
 800a0fa:	60c6      	str	r6, [r0, #12]
 800a0fc:	69e6      	ldr	r6, [r4, #28]
 800a0fe:	68f3      	ldr	r3, [r6, #12]
 800a100:	b183      	cbz	r3, 800a124 <_Balloc+0x50>
 800a102:	69e3      	ldr	r3, [r4, #28]
 800a104:	68db      	ldr	r3, [r3, #12]
 800a106:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a10a:	b9b8      	cbnz	r0, 800a13c <_Balloc+0x68>
 800a10c:	2101      	movs	r1, #1
 800a10e:	fa01 f605 	lsl.w	r6, r1, r5
 800a112:	1d72      	adds	r2, r6, #5
 800a114:	0092      	lsls	r2, r2, #2
 800a116:	4620      	mov	r0, r4
 800a118:	f000 fd91 	bl	800ac3e <_calloc_r>
 800a11c:	b160      	cbz	r0, 800a138 <_Balloc+0x64>
 800a11e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a122:	e00e      	b.n	800a142 <_Balloc+0x6e>
 800a124:	2221      	movs	r2, #33	; 0x21
 800a126:	2104      	movs	r1, #4
 800a128:	4620      	mov	r0, r4
 800a12a:	f000 fd88 	bl	800ac3e <_calloc_r>
 800a12e:	69e3      	ldr	r3, [r4, #28]
 800a130:	60f0      	str	r0, [r6, #12]
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d1e4      	bne.n	800a102 <_Balloc+0x2e>
 800a138:	2000      	movs	r0, #0
 800a13a:	bd70      	pop	{r4, r5, r6, pc}
 800a13c:	6802      	ldr	r2, [r0, #0]
 800a13e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a142:	2300      	movs	r3, #0
 800a144:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a148:	e7f7      	b.n	800a13a <_Balloc+0x66>
 800a14a:	bf00      	nop
 800a14c:	0800e0dd 	.word	0x0800e0dd
 800a150:	0800e37a 	.word	0x0800e37a

0800a154 <_Bfree>:
 800a154:	b570      	push	{r4, r5, r6, lr}
 800a156:	69c6      	ldr	r6, [r0, #28]
 800a158:	4605      	mov	r5, r0
 800a15a:	460c      	mov	r4, r1
 800a15c:	b976      	cbnz	r6, 800a17c <_Bfree+0x28>
 800a15e:	2010      	movs	r0, #16
 800a160:	f7ff fe44 	bl	8009dec <malloc>
 800a164:	4602      	mov	r2, r0
 800a166:	61e8      	str	r0, [r5, #28]
 800a168:	b920      	cbnz	r0, 800a174 <_Bfree+0x20>
 800a16a:	4b09      	ldr	r3, [pc, #36]	; (800a190 <_Bfree+0x3c>)
 800a16c:	4809      	ldr	r0, [pc, #36]	; (800a194 <_Bfree+0x40>)
 800a16e:	218f      	movs	r1, #143	; 0x8f
 800a170:	f7fe faf2 	bl	8008758 <__assert_func>
 800a174:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a178:	6006      	str	r6, [r0, #0]
 800a17a:	60c6      	str	r6, [r0, #12]
 800a17c:	b13c      	cbz	r4, 800a18e <_Bfree+0x3a>
 800a17e:	69eb      	ldr	r3, [r5, #28]
 800a180:	6862      	ldr	r2, [r4, #4]
 800a182:	68db      	ldr	r3, [r3, #12]
 800a184:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a188:	6021      	str	r1, [r4, #0]
 800a18a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a18e:	bd70      	pop	{r4, r5, r6, pc}
 800a190:	0800e0dd 	.word	0x0800e0dd
 800a194:	0800e37a 	.word	0x0800e37a

0800a198 <__multadd>:
 800a198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a19c:	690d      	ldr	r5, [r1, #16]
 800a19e:	4607      	mov	r7, r0
 800a1a0:	460c      	mov	r4, r1
 800a1a2:	461e      	mov	r6, r3
 800a1a4:	f101 0c14 	add.w	ip, r1, #20
 800a1a8:	2000      	movs	r0, #0
 800a1aa:	f8dc 3000 	ldr.w	r3, [ip]
 800a1ae:	b299      	uxth	r1, r3
 800a1b0:	fb02 6101 	mla	r1, r2, r1, r6
 800a1b4:	0c1e      	lsrs	r6, r3, #16
 800a1b6:	0c0b      	lsrs	r3, r1, #16
 800a1b8:	fb02 3306 	mla	r3, r2, r6, r3
 800a1bc:	b289      	uxth	r1, r1
 800a1be:	3001      	adds	r0, #1
 800a1c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a1c4:	4285      	cmp	r5, r0
 800a1c6:	f84c 1b04 	str.w	r1, [ip], #4
 800a1ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a1ce:	dcec      	bgt.n	800a1aa <__multadd+0x12>
 800a1d0:	b30e      	cbz	r6, 800a216 <__multadd+0x7e>
 800a1d2:	68a3      	ldr	r3, [r4, #8]
 800a1d4:	42ab      	cmp	r3, r5
 800a1d6:	dc19      	bgt.n	800a20c <__multadd+0x74>
 800a1d8:	6861      	ldr	r1, [r4, #4]
 800a1da:	4638      	mov	r0, r7
 800a1dc:	3101      	adds	r1, #1
 800a1de:	f7ff ff79 	bl	800a0d4 <_Balloc>
 800a1e2:	4680      	mov	r8, r0
 800a1e4:	b928      	cbnz	r0, 800a1f2 <__multadd+0x5a>
 800a1e6:	4602      	mov	r2, r0
 800a1e8:	4b0c      	ldr	r3, [pc, #48]	; (800a21c <__multadd+0x84>)
 800a1ea:	480d      	ldr	r0, [pc, #52]	; (800a220 <__multadd+0x88>)
 800a1ec:	21ba      	movs	r1, #186	; 0xba
 800a1ee:	f7fe fab3 	bl	8008758 <__assert_func>
 800a1f2:	6922      	ldr	r2, [r4, #16]
 800a1f4:	3202      	adds	r2, #2
 800a1f6:	f104 010c 	add.w	r1, r4, #12
 800a1fa:	0092      	lsls	r2, r2, #2
 800a1fc:	300c      	adds	r0, #12
 800a1fe:	f7fe fa95 	bl	800872c <memcpy>
 800a202:	4621      	mov	r1, r4
 800a204:	4638      	mov	r0, r7
 800a206:	f7ff ffa5 	bl	800a154 <_Bfree>
 800a20a:	4644      	mov	r4, r8
 800a20c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a210:	3501      	adds	r5, #1
 800a212:	615e      	str	r6, [r3, #20]
 800a214:	6125      	str	r5, [r4, #16]
 800a216:	4620      	mov	r0, r4
 800a218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a21c:	0800e2f8 	.word	0x0800e2f8
 800a220:	0800e37a 	.word	0x0800e37a

0800a224 <__s2b>:
 800a224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a228:	460c      	mov	r4, r1
 800a22a:	4615      	mov	r5, r2
 800a22c:	461f      	mov	r7, r3
 800a22e:	2209      	movs	r2, #9
 800a230:	3308      	adds	r3, #8
 800a232:	4606      	mov	r6, r0
 800a234:	fb93 f3f2 	sdiv	r3, r3, r2
 800a238:	2100      	movs	r1, #0
 800a23a:	2201      	movs	r2, #1
 800a23c:	429a      	cmp	r2, r3
 800a23e:	db09      	blt.n	800a254 <__s2b+0x30>
 800a240:	4630      	mov	r0, r6
 800a242:	f7ff ff47 	bl	800a0d4 <_Balloc>
 800a246:	b940      	cbnz	r0, 800a25a <__s2b+0x36>
 800a248:	4602      	mov	r2, r0
 800a24a:	4b19      	ldr	r3, [pc, #100]	; (800a2b0 <__s2b+0x8c>)
 800a24c:	4819      	ldr	r0, [pc, #100]	; (800a2b4 <__s2b+0x90>)
 800a24e:	21d3      	movs	r1, #211	; 0xd3
 800a250:	f7fe fa82 	bl	8008758 <__assert_func>
 800a254:	0052      	lsls	r2, r2, #1
 800a256:	3101      	adds	r1, #1
 800a258:	e7f0      	b.n	800a23c <__s2b+0x18>
 800a25a:	9b08      	ldr	r3, [sp, #32]
 800a25c:	6143      	str	r3, [r0, #20]
 800a25e:	2d09      	cmp	r5, #9
 800a260:	f04f 0301 	mov.w	r3, #1
 800a264:	6103      	str	r3, [r0, #16]
 800a266:	dd16      	ble.n	800a296 <__s2b+0x72>
 800a268:	f104 0909 	add.w	r9, r4, #9
 800a26c:	46c8      	mov	r8, r9
 800a26e:	442c      	add	r4, r5
 800a270:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a274:	4601      	mov	r1, r0
 800a276:	3b30      	subs	r3, #48	; 0x30
 800a278:	220a      	movs	r2, #10
 800a27a:	4630      	mov	r0, r6
 800a27c:	f7ff ff8c 	bl	800a198 <__multadd>
 800a280:	45a0      	cmp	r8, r4
 800a282:	d1f5      	bne.n	800a270 <__s2b+0x4c>
 800a284:	f1a5 0408 	sub.w	r4, r5, #8
 800a288:	444c      	add	r4, r9
 800a28a:	1b2d      	subs	r5, r5, r4
 800a28c:	1963      	adds	r3, r4, r5
 800a28e:	42bb      	cmp	r3, r7
 800a290:	db04      	blt.n	800a29c <__s2b+0x78>
 800a292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a296:	340a      	adds	r4, #10
 800a298:	2509      	movs	r5, #9
 800a29a:	e7f6      	b.n	800a28a <__s2b+0x66>
 800a29c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a2a0:	4601      	mov	r1, r0
 800a2a2:	3b30      	subs	r3, #48	; 0x30
 800a2a4:	220a      	movs	r2, #10
 800a2a6:	4630      	mov	r0, r6
 800a2a8:	f7ff ff76 	bl	800a198 <__multadd>
 800a2ac:	e7ee      	b.n	800a28c <__s2b+0x68>
 800a2ae:	bf00      	nop
 800a2b0:	0800e2f8 	.word	0x0800e2f8
 800a2b4:	0800e37a 	.word	0x0800e37a

0800a2b8 <__hi0bits>:
 800a2b8:	0c03      	lsrs	r3, r0, #16
 800a2ba:	041b      	lsls	r3, r3, #16
 800a2bc:	b9d3      	cbnz	r3, 800a2f4 <__hi0bits+0x3c>
 800a2be:	0400      	lsls	r0, r0, #16
 800a2c0:	2310      	movs	r3, #16
 800a2c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a2c6:	bf04      	itt	eq
 800a2c8:	0200      	lsleq	r0, r0, #8
 800a2ca:	3308      	addeq	r3, #8
 800a2cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a2d0:	bf04      	itt	eq
 800a2d2:	0100      	lsleq	r0, r0, #4
 800a2d4:	3304      	addeq	r3, #4
 800a2d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a2da:	bf04      	itt	eq
 800a2dc:	0080      	lsleq	r0, r0, #2
 800a2de:	3302      	addeq	r3, #2
 800a2e0:	2800      	cmp	r0, #0
 800a2e2:	db05      	blt.n	800a2f0 <__hi0bits+0x38>
 800a2e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a2e8:	f103 0301 	add.w	r3, r3, #1
 800a2ec:	bf08      	it	eq
 800a2ee:	2320      	moveq	r3, #32
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	4770      	bx	lr
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	e7e4      	b.n	800a2c2 <__hi0bits+0xa>

0800a2f8 <__lo0bits>:
 800a2f8:	6803      	ldr	r3, [r0, #0]
 800a2fa:	f013 0207 	ands.w	r2, r3, #7
 800a2fe:	d00c      	beq.n	800a31a <__lo0bits+0x22>
 800a300:	07d9      	lsls	r1, r3, #31
 800a302:	d422      	bmi.n	800a34a <__lo0bits+0x52>
 800a304:	079a      	lsls	r2, r3, #30
 800a306:	bf49      	itett	mi
 800a308:	085b      	lsrmi	r3, r3, #1
 800a30a:	089b      	lsrpl	r3, r3, #2
 800a30c:	6003      	strmi	r3, [r0, #0]
 800a30e:	2201      	movmi	r2, #1
 800a310:	bf5c      	itt	pl
 800a312:	6003      	strpl	r3, [r0, #0]
 800a314:	2202      	movpl	r2, #2
 800a316:	4610      	mov	r0, r2
 800a318:	4770      	bx	lr
 800a31a:	b299      	uxth	r1, r3
 800a31c:	b909      	cbnz	r1, 800a322 <__lo0bits+0x2a>
 800a31e:	0c1b      	lsrs	r3, r3, #16
 800a320:	2210      	movs	r2, #16
 800a322:	b2d9      	uxtb	r1, r3
 800a324:	b909      	cbnz	r1, 800a32a <__lo0bits+0x32>
 800a326:	3208      	adds	r2, #8
 800a328:	0a1b      	lsrs	r3, r3, #8
 800a32a:	0719      	lsls	r1, r3, #28
 800a32c:	bf04      	itt	eq
 800a32e:	091b      	lsreq	r3, r3, #4
 800a330:	3204      	addeq	r2, #4
 800a332:	0799      	lsls	r1, r3, #30
 800a334:	bf04      	itt	eq
 800a336:	089b      	lsreq	r3, r3, #2
 800a338:	3202      	addeq	r2, #2
 800a33a:	07d9      	lsls	r1, r3, #31
 800a33c:	d403      	bmi.n	800a346 <__lo0bits+0x4e>
 800a33e:	085b      	lsrs	r3, r3, #1
 800a340:	f102 0201 	add.w	r2, r2, #1
 800a344:	d003      	beq.n	800a34e <__lo0bits+0x56>
 800a346:	6003      	str	r3, [r0, #0]
 800a348:	e7e5      	b.n	800a316 <__lo0bits+0x1e>
 800a34a:	2200      	movs	r2, #0
 800a34c:	e7e3      	b.n	800a316 <__lo0bits+0x1e>
 800a34e:	2220      	movs	r2, #32
 800a350:	e7e1      	b.n	800a316 <__lo0bits+0x1e>
	...

0800a354 <__i2b>:
 800a354:	b510      	push	{r4, lr}
 800a356:	460c      	mov	r4, r1
 800a358:	2101      	movs	r1, #1
 800a35a:	f7ff febb 	bl	800a0d4 <_Balloc>
 800a35e:	4602      	mov	r2, r0
 800a360:	b928      	cbnz	r0, 800a36e <__i2b+0x1a>
 800a362:	4b05      	ldr	r3, [pc, #20]	; (800a378 <__i2b+0x24>)
 800a364:	4805      	ldr	r0, [pc, #20]	; (800a37c <__i2b+0x28>)
 800a366:	f240 1145 	movw	r1, #325	; 0x145
 800a36a:	f7fe f9f5 	bl	8008758 <__assert_func>
 800a36e:	2301      	movs	r3, #1
 800a370:	6144      	str	r4, [r0, #20]
 800a372:	6103      	str	r3, [r0, #16]
 800a374:	bd10      	pop	{r4, pc}
 800a376:	bf00      	nop
 800a378:	0800e2f8 	.word	0x0800e2f8
 800a37c:	0800e37a 	.word	0x0800e37a

0800a380 <__multiply>:
 800a380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a384:	4691      	mov	r9, r2
 800a386:	690a      	ldr	r2, [r1, #16]
 800a388:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a38c:	429a      	cmp	r2, r3
 800a38e:	bfb8      	it	lt
 800a390:	460b      	movlt	r3, r1
 800a392:	460c      	mov	r4, r1
 800a394:	bfbc      	itt	lt
 800a396:	464c      	movlt	r4, r9
 800a398:	4699      	movlt	r9, r3
 800a39a:	6927      	ldr	r7, [r4, #16]
 800a39c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a3a0:	68a3      	ldr	r3, [r4, #8]
 800a3a2:	6861      	ldr	r1, [r4, #4]
 800a3a4:	eb07 060a 	add.w	r6, r7, sl
 800a3a8:	42b3      	cmp	r3, r6
 800a3aa:	b085      	sub	sp, #20
 800a3ac:	bfb8      	it	lt
 800a3ae:	3101      	addlt	r1, #1
 800a3b0:	f7ff fe90 	bl	800a0d4 <_Balloc>
 800a3b4:	b930      	cbnz	r0, 800a3c4 <__multiply+0x44>
 800a3b6:	4602      	mov	r2, r0
 800a3b8:	4b44      	ldr	r3, [pc, #272]	; (800a4cc <__multiply+0x14c>)
 800a3ba:	4845      	ldr	r0, [pc, #276]	; (800a4d0 <__multiply+0x150>)
 800a3bc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a3c0:	f7fe f9ca 	bl	8008758 <__assert_func>
 800a3c4:	f100 0514 	add.w	r5, r0, #20
 800a3c8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a3cc:	462b      	mov	r3, r5
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	4543      	cmp	r3, r8
 800a3d2:	d321      	bcc.n	800a418 <__multiply+0x98>
 800a3d4:	f104 0314 	add.w	r3, r4, #20
 800a3d8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a3dc:	f109 0314 	add.w	r3, r9, #20
 800a3e0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a3e4:	9202      	str	r2, [sp, #8]
 800a3e6:	1b3a      	subs	r2, r7, r4
 800a3e8:	3a15      	subs	r2, #21
 800a3ea:	f022 0203 	bic.w	r2, r2, #3
 800a3ee:	3204      	adds	r2, #4
 800a3f0:	f104 0115 	add.w	r1, r4, #21
 800a3f4:	428f      	cmp	r7, r1
 800a3f6:	bf38      	it	cc
 800a3f8:	2204      	movcc	r2, #4
 800a3fa:	9201      	str	r2, [sp, #4]
 800a3fc:	9a02      	ldr	r2, [sp, #8]
 800a3fe:	9303      	str	r3, [sp, #12]
 800a400:	429a      	cmp	r2, r3
 800a402:	d80c      	bhi.n	800a41e <__multiply+0x9e>
 800a404:	2e00      	cmp	r6, #0
 800a406:	dd03      	ble.n	800a410 <__multiply+0x90>
 800a408:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d05b      	beq.n	800a4c8 <__multiply+0x148>
 800a410:	6106      	str	r6, [r0, #16]
 800a412:	b005      	add	sp, #20
 800a414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a418:	f843 2b04 	str.w	r2, [r3], #4
 800a41c:	e7d8      	b.n	800a3d0 <__multiply+0x50>
 800a41e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a422:	f1ba 0f00 	cmp.w	sl, #0
 800a426:	d024      	beq.n	800a472 <__multiply+0xf2>
 800a428:	f104 0e14 	add.w	lr, r4, #20
 800a42c:	46a9      	mov	r9, r5
 800a42e:	f04f 0c00 	mov.w	ip, #0
 800a432:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a436:	f8d9 1000 	ldr.w	r1, [r9]
 800a43a:	fa1f fb82 	uxth.w	fp, r2
 800a43e:	b289      	uxth	r1, r1
 800a440:	fb0a 110b 	mla	r1, sl, fp, r1
 800a444:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a448:	f8d9 2000 	ldr.w	r2, [r9]
 800a44c:	4461      	add	r1, ip
 800a44e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a452:	fb0a c20b 	mla	r2, sl, fp, ip
 800a456:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a45a:	b289      	uxth	r1, r1
 800a45c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a460:	4577      	cmp	r7, lr
 800a462:	f849 1b04 	str.w	r1, [r9], #4
 800a466:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a46a:	d8e2      	bhi.n	800a432 <__multiply+0xb2>
 800a46c:	9a01      	ldr	r2, [sp, #4]
 800a46e:	f845 c002 	str.w	ip, [r5, r2]
 800a472:	9a03      	ldr	r2, [sp, #12]
 800a474:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a478:	3304      	adds	r3, #4
 800a47a:	f1b9 0f00 	cmp.w	r9, #0
 800a47e:	d021      	beq.n	800a4c4 <__multiply+0x144>
 800a480:	6829      	ldr	r1, [r5, #0]
 800a482:	f104 0c14 	add.w	ip, r4, #20
 800a486:	46ae      	mov	lr, r5
 800a488:	f04f 0a00 	mov.w	sl, #0
 800a48c:	f8bc b000 	ldrh.w	fp, [ip]
 800a490:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a494:	fb09 220b 	mla	r2, r9, fp, r2
 800a498:	4452      	add	r2, sl
 800a49a:	b289      	uxth	r1, r1
 800a49c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a4a0:	f84e 1b04 	str.w	r1, [lr], #4
 800a4a4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a4a8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a4ac:	f8be 1000 	ldrh.w	r1, [lr]
 800a4b0:	fb09 110a 	mla	r1, r9, sl, r1
 800a4b4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a4b8:	4567      	cmp	r7, ip
 800a4ba:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a4be:	d8e5      	bhi.n	800a48c <__multiply+0x10c>
 800a4c0:	9a01      	ldr	r2, [sp, #4]
 800a4c2:	50a9      	str	r1, [r5, r2]
 800a4c4:	3504      	adds	r5, #4
 800a4c6:	e799      	b.n	800a3fc <__multiply+0x7c>
 800a4c8:	3e01      	subs	r6, #1
 800a4ca:	e79b      	b.n	800a404 <__multiply+0x84>
 800a4cc:	0800e2f8 	.word	0x0800e2f8
 800a4d0:	0800e37a 	.word	0x0800e37a

0800a4d4 <__pow5mult>:
 800a4d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4d8:	4615      	mov	r5, r2
 800a4da:	f012 0203 	ands.w	r2, r2, #3
 800a4de:	4606      	mov	r6, r0
 800a4e0:	460f      	mov	r7, r1
 800a4e2:	d007      	beq.n	800a4f4 <__pow5mult+0x20>
 800a4e4:	4c25      	ldr	r4, [pc, #148]	; (800a57c <__pow5mult+0xa8>)
 800a4e6:	3a01      	subs	r2, #1
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a4ee:	f7ff fe53 	bl	800a198 <__multadd>
 800a4f2:	4607      	mov	r7, r0
 800a4f4:	10ad      	asrs	r5, r5, #2
 800a4f6:	d03d      	beq.n	800a574 <__pow5mult+0xa0>
 800a4f8:	69f4      	ldr	r4, [r6, #28]
 800a4fa:	b97c      	cbnz	r4, 800a51c <__pow5mult+0x48>
 800a4fc:	2010      	movs	r0, #16
 800a4fe:	f7ff fc75 	bl	8009dec <malloc>
 800a502:	4602      	mov	r2, r0
 800a504:	61f0      	str	r0, [r6, #28]
 800a506:	b928      	cbnz	r0, 800a514 <__pow5mult+0x40>
 800a508:	4b1d      	ldr	r3, [pc, #116]	; (800a580 <__pow5mult+0xac>)
 800a50a:	481e      	ldr	r0, [pc, #120]	; (800a584 <__pow5mult+0xb0>)
 800a50c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a510:	f7fe f922 	bl	8008758 <__assert_func>
 800a514:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a518:	6004      	str	r4, [r0, #0]
 800a51a:	60c4      	str	r4, [r0, #12]
 800a51c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a520:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a524:	b94c      	cbnz	r4, 800a53a <__pow5mult+0x66>
 800a526:	f240 2171 	movw	r1, #625	; 0x271
 800a52a:	4630      	mov	r0, r6
 800a52c:	f7ff ff12 	bl	800a354 <__i2b>
 800a530:	2300      	movs	r3, #0
 800a532:	f8c8 0008 	str.w	r0, [r8, #8]
 800a536:	4604      	mov	r4, r0
 800a538:	6003      	str	r3, [r0, #0]
 800a53a:	f04f 0900 	mov.w	r9, #0
 800a53e:	07eb      	lsls	r3, r5, #31
 800a540:	d50a      	bpl.n	800a558 <__pow5mult+0x84>
 800a542:	4639      	mov	r1, r7
 800a544:	4622      	mov	r2, r4
 800a546:	4630      	mov	r0, r6
 800a548:	f7ff ff1a 	bl	800a380 <__multiply>
 800a54c:	4639      	mov	r1, r7
 800a54e:	4680      	mov	r8, r0
 800a550:	4630      	mov	r0, r6
 800a552:	f7ff fdff 	bl	800a154 <_Bfree>
 800a556:	4647      	mov	r7, r8
 800a558:	106d      	asrs	r5, r5, #1
 800a55a:	d00b      	beq.n	800a574 <__pow5mult+0xa0>
 800a55c:	6820      	ldr	r0, [r4, #0]
 800a55e:	b938      	cbnz	r0, 800a570 <__pow5mult+0x9c>
 800a560:	4622      	mov	r2, r4
 800a562:	4621      	mov	r1, r4
 800a564:	4630      	mov	r0, r6
 800a566:	f7ff ff0b 	bl	800a380 <__multiply>
 800a56a:	6020      	str	r0, [r4, #0]
 800a56c:	f8c0 9000 	str.w	r9, [r0]
 800a570:	4604      	mov	r4, r0
 800a572:	e7e4      	b.n	800a53e <__pow5mult+0x6a>
 800a574:	4638      	mov	r0, r7
 800a576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a57a:	bf00      	nop
 800a57c:	0800e4c8 	.word	0x0800e4c8
 800a580:	0800e0dd 	.word	0x0800e0dd
 800a584:	0800e37a 	.word	0x0800e37a

0800a588 <__lshift>:
 800a588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a58c:	460c      	mov	r4, r1
 800a58e:	6849      	ldr	r1, [r1, #4]
 800a590:	6923      	ldr	r3, [r4, #16]
 800a592:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a596:	68a3      	ldr	r3, [r4, #8]
 800a598:	4607      	mov	r7, r0
 800a59a:	4691      	mov	r9, r2
 800a59c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a5a0:	f108 0601 	add.w	r6, r8, #1
 800a5a4:	42b3      	cmp	r3, r6
 800a5a6:	db0b      	blt.n	800a5c0 <__lshift+0x38>
 800a5a8:	4638      	mov	r0, r7
 800a5aa:	f7ff fd93 	bl	800a0d4 <_Balloc>
 800a5ae:	4605      	mov	r5, r0
 800a5b0:	b948      	cbnz	r0, 800a5c6 <__lshift+0x3e>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	4b28      	ldr	r3, [pc, #160]	; (800a658 <__lshift+0xd0>)
 800a5b6:	4829      	ldr	r0, [pc, #164]	; (800a65c <__lshift+0xd4>)
 800a5b8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a5bc:	f7fe f8cc 	bl	8008758 <__assert_func>
 800a5c0:	3101      	adds	r1, #1
 800a5c2:	005b      	lsls	r3, r3, #1
 800a5c4:	e7ee      	b.n	800a5a4 <__lshift+0x1c>
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	f100 0114 	add.w	r1, r0, #20
 800a5cc:	f100 0210 	add.w	r2, r0, #16
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	4553      	cmp	r3, sl
 800a5d4:	db33      	blt.n	800a63e <__lshift+0xb6>
 800a5d6:	6920      	ldr	r0, [r4, #16]
 800a5d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a5dc:	f104 0314 	add.w	r3, r4, #20
 800a5e0:	f019 091f 	ands.w	r9, r9, #31
 800a5e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a5e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a5ec:	d02b      	beq.n	800a646 <__lshift+0xbe>
 800a5ee:	f1c9 0e20 	rsb	lr, r9, #32
 800a5f2:	468a      	mov	sl, r1
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	6818      	ldr	r0, [r3, #0]
 800a5f8:	fa00 f009 	lsl.w	r0, r0, r9
 800a5fc:	4310      	orrs	r0, r2
 800a5fe:	f84a 0b04 	str.w	r0, [sl], #4
 800a602:	f853 2b04 	ldr.w	r2, [r3], #4
 800a606:	459c      	cmp	ip, r3
 800a608:	fa22 f20e 	lsr.w	r2, r2, lr
 800a60c:	d8f3      	bhi.n	800a5f6 <__lshift+0x6e>
 800a60e:	ebac 0304 	sub.w	r3, ip, r4
 800a612:	3b15      	subs	r3, #21
 800a614:	f023 0303 	bic.w	r3, r3, #3
 800a618:	3304      	adds	r3, #4
 800a61a:	f104 0015 	add.w	r0, r4, #21
 800a61e:	4584      	cmp	ip, r0
 800a620:	bf38      	it	cc
 800a622:	2304      	movcc	r3, #4
 800a624:	50ca      	str	r2, [r1, r3]
 800a626:	b10a      	cbz	r2, 800a62c <__lshift+0xa4>
 800a628:	f108 0602 	add.w	r6, r8, #2
 800a62c:	3e01      	subs	r6, #1
 800a62e:	4638      	mov	r0, r7
 800a630:	612e      	str	r6, [r5, #16]
 800a632:	4621      	mov	r1, r4
 800a634:	f7ff fd8e 	bl	800a154 <_Bfree>
 800a638:	4628      	mov	r0, r5
 800a63a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a63e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a642:	3301      	adds	r3, #1
 800a644:	e7c5      	b.n	800a5d2 <__lshift+0x4a>
 800a646:	3904      	subs	r1, #4
 800a648:	f853 2b04 	ldr.w	r2, [r3], #4
 800a64c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a650:	459c      	cmp	ip, r3
 800a652:	d8f9      	bhi.n	800a648 <__lshift+0xc0>
 800a654:	e7ea      	b.n	800a62c <__lshift+0xa4>
 800a656:	bf00      	nop
 800a658:	0800e2f8 	.word	0x0800e2f8
 800a65c:	0800e37a 	.word	0x0800e37a

0800a660 <__mcmp>:
 800a660:	b530      	push	{r4, r5, lr}
 800a662:	6902      	ldr	r2, [r0, #16]
 800a664:	690c      	ldr	r4, [r1, #16]
 800a666:	1b12      	subs	r2, r2, r4
 800a668:	d10e      	bne.n	800a688 <__mcmp+0x28>
 800a66a:	f100 0314 	add.w	r3, r0, #20
 800a66e:	3114      	adds	r1, #20
 800a670:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a674:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a678:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a67c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a680:	42a5      	cmp	r5, r4
 800a682:	d003      	beq.n	800a68c <__mcmp+0x2c>
 800a684:	d305      	bcc.n	800a692 <__mcmp+0x32>
 800a686:	2201      	movs	r2, #1
 800a688:	4610      	mov	r0, r2
 800a68a:	bd30      	pop	{r4, r5, pc}
 800a68c:	4283      	cmp	r3, r0
 800a68e:	d3f3      	bcc.n	800a678 <__mcmp+0x18>
 800a690:	e7fa      	b.n	800a688 <__mcmp+0x28>
 800a692:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a696:	e7f7      	b.n	800a688 <__mcmp+0x28>

0800a698 <__mdiff>:
 800a698:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a69c:	460c      	mov	r4, r1
 800a69e:	4606      	mov	r6, r0
 800a6a0:	4611      	mov	r1, r2
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	4690      	mov	r8, r2
 800a6a6:	f7ff ffdb 	bl	800a660 <__mcmp>
 800a6aa:	1e05      	subs	r5, r0, #0
 800a6ac:	d110      	bne.n	800a6d0 <__mdiff+0x38>
 800a6ae:	4629      	mov	r1, r5
 800a6b0:	4630      	mov	r0, r6
 800a6b2:	f7ff fd0f 	bl	800a0d4 <_Balloc>
 800a6b6:	b930      	cbnz	r0, 800a6c6 <__mdiff+0x2e>
 800a6b8:	4b3a      	ldr	r3, [pc, #232]	; (800a7a4 <__mdiff+0x10c>)
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	f240 2137 	movw	r1, #567	; 0x237
 800a6c0:	4839      	ldr	r0, [pc, #228]	; (800a7a8 <__mdiff+0x110>)
 800a6c2:	f7fe f849 	bl	8008758 <__assert_func>
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a6cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6d0:	bfa4      	itt	ge
 800a6d2:	4643      	movge	r3, r8
 800a6d4:	46a0      	movge	r8, r4
 800a6d6:	4630      	mov	r0, r6
 800a6d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a6dc:	bfa6      	itte	ge
 800a6de:	461c      	movge	r4, r3
 800a6e0:	2500      	movge	r5, #0
 800a6e2:	2501      	movlt	r5, #1
 800a6e4:	f7ff fcf6 	bl	800a0d4 <_Balloc>
 800a6e8:	b920      	cbnz	r0, 800a6f4 <__mdiff+0x5c>
 800a6ea:	4b2e      	ldr	r3, [pc, #184]	; (800a7a4 <__mdiff+0x10c>)
 800a6ec:	4602      	mov	r2, r0
 800a6ee:	f240 2145 	movw	r1, #581	; 0x245
 800a6f2:	e7e5      	b.n	800a6c0 <__mdiff+0x28>
 800a6f4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a6f8:	6926      	ldr	r6, [r4, #16]
 800a6fa:	60c5      	str	r5, [r0, #12]
 800a6fc:	f104 0914 	add.w	r9, r4, #20
 800a700:	f108 0514 	add.w	r5, r8, #20
 800a704:	f100 0e14 	add.w	lr, r0, #20
 800a708:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a70c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a710:	f108 0210 	add.w	r2, r8, #16
 800a714:	46f2      	mov	sl, lr
 800a716:	2100      	movs	r1, #0
 800a718:	f859 3b04 	ldr.w	r3, [r9], #4
 800a71c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a720:	fa11 f88b 	uxtah	r8, r1, fp
 800a724:	b299      	uxth	r1, r3
 800a726:	0c1b      	lsrs	r3, r3, #16
 800a728:	eba8 0801 	sub.w	r8, r8, r1
 800a72c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a730:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a734:	fa1f f888 	uxth.w	r8, r8
 800a738:	1419      	asrs	r1, r3, #16
 800a73a:	454e      	cmp	r6, r9
 800a73c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a740:	f84a 3b04 	str.w	r3, [sl], #4
 800a744:	d8e8      	bhi.n	800a718 <__mdiff+0x80>
 800a746:	1b33      	subs	r3, r6, r4
 800a748:	3b15      	subs	r3, #21
 800a74a:	f023 0303 	bic.w	r3, r3, #3
 800a74e:	3304      	adds	r3, #4
 800a750:	3415      	adds	r4, #21
 800a752:	42a6      	cmp	r6, r4
 800a754:	bf38      	it	cc
 800a756:	2304      	movcc	r3, #4
 800a758:	441d      	add	r5, r3
 800a75a:	4473      	add	r3, lr
 800a75c:	469e      	mov	lr, r3
 800a75e:	462e      	mov	r6, r5
 800a760:	4566      	cmp	r6, ip
 800a762:	d30e      	bcc.n	800a782 <__mdiff+0xea>
 800a764:	f10c 0203 	add.w	r2, ip, #3
 800a768:	1b52      	subs	r2, r2, r5
 800a76a:	f022 0203 	bic.w	r2, r2, #3
 800a76e:	3d03      	subs	r5, #3
 800a770:	45ac      	cmp	ip, r5
 800a772:	bf38      	it	cc
 800a774:	2200      	movcc	r2, #0
 800a776:	4413      	add	r3, r2
 800a778:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a77c:	b17a      	cbz	r2, 800a79e <__mdiff+0x106>
 800a77e:	6107      	str	r7, [r0, #16]
 800a780:	e7a4      	b.n	800a6cc <__mdiff+0x34>
 800a782:	f856 8b04 	ldr.w	r8, [r6], #4
 800a786:	fa11 f288 	uxtah	r2, r1, r8
 800a78a:	1414      	asrs	r4, r2, #16
 800a78c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a790:	b292      	uxth	r2, r2
 800a792:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a796:	f84e 2b04 	str.w	r2, [lr], #4
 800a79a:	1421      	asrs	r1, r4, #16
 800a79c:	e7e0      	b.n	800a760 <__mdiff+0xc8>
 800a79e:	3f01      	subs	r7, #1
 800a7a0:	e7ea      	b.n	800a778 <__mdiff+0xe0>
 800a7a2:	bf00      	nop
 800a7a4:	0800e2f8 	.word	0x0800e2f8
 800a7a8:	0800e37a 	.word	0x0800e37a

0800a7ac <__ulp>:
 800a7ac:	b082      	sub	sp, #8
 800a7ae:	ed8d 0b00 	vstr	d0, [sp]
 800a7b2:	9a01      	ldr	r2, [sp, #4]
 800a7b4:	4b0f      	ldr	r3, [pc, #60]	; (800a7f4 <__ulp+0x48>)
 800a7b6:	4013      	ands	r3, r2
 800a7b8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	dc08      	bgt.n	800a7d2 <__ulp+0x26>
 800a7c0:	425b      	negs	r3, r3
 800a7c2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a7c6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a7ca:	da04      	bge.n	800a7d6 <__ulp+0x2a>
 800a7cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a7d0:	4113      	asrs	r3, r2
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	e008      	b.n	800a7e8 <__ulp+0x3c>
 800a7d6:	f1a2 0314 	sub.w	r3, r2, #20
 800a7da:	2b1e      	cmp	r3, #30
 800a7dc:	bfda      	itte	le
 800a7de:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a7e2:	40da      	lsrle	r2, r3
 800a7e4:	2201      	movgt	r2, #1
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	4610      	mov	r0, r2
 800a7ec:	ec41 0b10 	vmov	d0, r0, r1
 800a7f0:	b002      	add	sp, #8
 800a7f2:	4770      	bx	lr
 800a7f4:	7ff00000 	.word	0x7ff00000

0800a7f8 <__b2d>:
 800a7f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7fc:	6906      	ldr	r6, [r0, #16]
 800a7fe:	f100 0814 	add.w	r8, r0, #20
 800a802:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a806:	1f37      	subs	r7, r6, #4
 800a808:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a80c:	4610      	mov	r0, r2
 800a80e:	f7ff fd53 	bl	800a2b8 <__hi0bits>
 800a812:	f1c0 0320 	rsb	r3, r0, #32
 800a816:	280a      	cmp	r0, #10
 800a818:	600b      	str	r3, [r1, #0]
 800a81a:	491b      	ldr	r1, [pc, #108]	; (800a888 <__b2d+0x90>)
 800a81c:	dc15      	bgt.n	800a84a <__b2d+0x52>
 800a81e:	f1c0 0c0b 	rsb	ip, r0, #11
 800a822:	fa22 f30c 	lsr.w	r3, r2, ip
 800a826:	45b8      	cmp	r8, r7
 800a828:	ea43 0501 	orr.w	r5, r3, r1
 800a82c:	bf34      	ite	cc
 800a82e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a832:	2300      	movcs	r3, #0
 800a834:	3015      	adds	r0, #21
 800a836:	fa02 f000 	lsl.w	r0, r2, r0
 800a83a:	fa23 f30c 	lsr.w	r3, r3, ip
 800a83e:	4303      	orrs	r3, r0
 800a840:	461c      	mov	r4, r3
 800a842:	ec45 4b10 	vmov	d0, r4, r5
 800a846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a84a:	45b8      	cmp	r8, r7
 800a84c:	bf3a      	itte	cc
 800a84e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a852:	f1a6 0708 	subcc.w	r7, r6, #8
 800a856:	2300      	movcs	r3, #0
 800a858:	380b      	subs	r0, #11
 800a85a:	d012      	beq.n	800a882 <__b2d+0x8a>
 800a85c:	f1c0 0120 	rsb	r1, r0, #32
 800a860:	fa23 f401 	lsr.w	r4, r3, r1
 800a864:	4082      	lsls	r2, r0
 800a866:	4322      	orrs	r2, r4
 800a868:	4547      	cmp	r7, r8
 800a86a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800a86e:	bf8c      	ite	hi
 800a870:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a874:	2200      	movls	r2, #0
 800a876:	4083      	lsls	r3, r0
 800a878:	40ca      	lsrs	r2, r1
 800a87a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a87e:	4313      	orrs	r3, r2
 800a880:	e7de      	b.n	800a840 <__b2d+0x48>
 800a882:	ea42 0501 	orr.w	r5, r2, r1
 800a886:	e7db      	b.n	800a840 <__b2d+0x48>
 800a888:	3ff00000 	.word	0x3ff00000

0800a88c <__d2b>:
 800a88c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a890:	460f      	mov	r7, r1
 800a892:	2101      	movs	r1, #1
 800a894:	ec59 8b10 	vmov	r8, r9, d0
 800a898:	4616      	mov	r6, r2
 800a89a:	f7ff fc1b 	bl	800a0d4 <_Balloc>
 800a89e:	4604      	mov	r4, r0
 800a8a0:	b930      	cbnz	r0, 800a8b0 <__d2b+0x24>
 800a8a2:	4602      	mov	r2, r0
 800a8a4:	4b24      	ldr	r3, [pc, #144]	; (800a938 <__d2b+0xac>)
 800a8a6:	4825      	ldr	r0, [pc, #148]	; (800a93c <__d2b+0xb0>)
 800a8a8:	f240 310f 	movw	r1, #783	; 0x30f
 800a8ac:	f7fd ff54 	bl	8008758 <__assert_func>
 800a8b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a8b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8b8:	bb2d      	cbnz	r5, 800a906 <__d2b+0x7a>
 800a8ba:	9301      	str	r3, [sp, #4]
 800a8bc:	f1b8 0300 	subs.w	r3, r8, #0
 800a8c0:	d026      	beq.n	800a910 <__d2b+0x84>
 800a8c2:	4668      	mov	r0, sp
 800a8c4:	9300      	str	r3, [sp, #0]
 800a8c6:	f7ff fd17 	bl	800a2f8 <__lo0bits>
 800a8ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a8ce:	b1e8      	cbz	r0, 800a90c <__d2b+0x80>
 800a8d0:	f1c0 0320 	rsb	r3, r0, #32
 800a8d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a8d8:	430b      	orrs	r3, r1
 800a8da:	40c2      	lsrs	r2, r0
 800a8dc:	6163      	str	r3, [r4, #20]
 800a8de:	9201      	str	r2, [sp, #4]
 800a8e0:	9b01      	ldr	r3, [sp, #4]
 800a8e2:	61a3      	str	r3, [r4, #24]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	bf14      	ite	ne
 800a8e8:	2202      	movne	r2, #2
 800a8ea:	2201      	moveq	r2, #1
 800a8ec:	6122      	str	r2, [r4, #16]
 800a8ee:	b1bd      	cbz	r5, 800a920 <__d2b+0x94>
 800a8f0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a8f4:	4405      	add	r5, r0
 800a8f6:	603d      	str	r5, [r7, #0]
 800a8f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a8fc:	6030      	str	r0, [r6, #0]
 800a8fe:	4620      	mov	r0, r4
 800a900:	b003      	add	sp, #12
 800a902:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a906:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a90a:	e7d6      	b.n	800a8ba <__d2b+0x2e>
 800a90c:	6161      	str	r1, [r4, #20]
 800a90e:	e7e7      	b.n	800a8e0 <__d2b+0x54>
 800a910:	a801      	add	r0, sp, #4
 800a912:	f7ff fcf1 	bl	800a2f8 <__lo0bits>
 800a916:	9b01      	ldr	r3, [sp, #4]
 800a918:	6163      	str	r3, [r4, #20]
 800a91a:	3020      	adds	r0, #32
 800a91c:	2201      	movs	r2, #1
 800a91e:	e7e5      	b.n	800a8ec <__d2b+0x60>
 800a920:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a924:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a928:	6038      	str	r0, [r7, #0]
 800a92a:	6918      	ldr	r0, [r3, #16]
 800a92c:	f7ff fcc4 	bl	800a2b8 <__hi0bits>
 800a930:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a934:	e7e2      	b.n	800a8fc <__d2b+0x70>
 800a936:	bf00      	nop
 800a938:	0800e2f8 	.word	0x0800e2f8
 800a93c:	0800e37a 	.word	0x0800e37a

0800a940 <__ratio>:
 800a940:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a944:	4688      	mov	r8, r1
 800a946:	4669      	mov	r1, sp
 800a948:	4681      	mov	r9, r0
 800a94a:	f7ff ff55 	bl	800a7f8 <__b2d>
 800a94e:	a901      	add	r1, sp, #4
 800a950:	4640      	mov	r0, r8
 800a952:	ec55 4b10 	vmov	r4, r5, d0
 800a956:	f7ff ff4f 	bl	800a7f8 <__b2d>
 800a95a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a95e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a962:	eba3 0c02 	sub.w	ip, r3, r2
 800a966:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a96a:	1a9b      	subs	r3, r3, r2
 800a96c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a970:	ec51 0b10 	vmov	r0, r1, d0
 800a974:	2b00      	cmp	r3, #0
 800a976:	bfd6      	itet	le
 800a978:	460a      	movle	r2, r1
 800a97a:	462a      	movgt	r2, r5
 800a97c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a980:	468b      	mov	fp, r1
 800a982:	462f      	mov	r7, r5
 800a984:	bfd4      	ite	le
 800a986:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a98a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a98e:	4620      	mov	r0, r4
 800a990:	ee10 2a10 	vmov	r2, s0
 800a994:	465b      	mov	r3, fp
 800a996:	4639      	mov	r1, r7
 800a998:	f7f5 ff62 	bl	8000860 <__aeabi_ddiv>
 800a99c:	ec41 0b10 	vmov	d0, r0, r1
 800a9a0:	b003      	add	sp, #12
 800a9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a9a6 <__copybits>:
 800a9a6:	3901      	subs	r1, #1
 800a9a8:	b570      	push	{r4, r5, r6, lr}
 800a9aa:	1149      	asrs	r1, r1, #5
 800a9ac:	6914      	ldr	r4, [r2, #16]
 800a9ae:	3101      	adds	r1, #1
 800a9b0:	f102 0314 	add.w	r3, r2, #20
 800a9b4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a9b8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a9bc:	1f05      	subs	r5, r0, #4
 800a9be:	42a3      	cmp	r3, r4
 800a9c0:	d30c      	bcc.n	800a9dc <__copybits+0x36>
 800a9c2:	1aa3      	subs	r3, r4, r2
 800a9c4:	3b11      	subs	r3, #17
 800a9c6:	f023 0303 	bic.w	r3, r3, #3
 800a9ca:	3211      	adds	r2, #17
 800a9cc:	42a2      	cmp	r2, r4
 800a9ce:	bf88      	it	hi
 800a9d0:	2300      	movhi	r3, #0
 800a9d2:	4418      	add	r0, r3
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	4288      	cmp	r0, r1
 800a9d8:	d305      	bcc.n	800a9e6 <__copybits+0x40>
 800a9da:	bd70      	pop	{r4, r5, r6, pc}
 800a9dc:	f853 6b04 	ldr.w	r6, [r3], #4
 800a9e0:	f845 6f04 	str.w	r6, [r5, #4]!
 800a9e4:	e7eb      	b.n	800a9be <__copybits+0x18>
 800a9e6:	f840 3b04 	str.w	r3, [r0], #4
 800a9ea:	e7f4      	b.n	800a9d6 <__copybits+0x30>

0800a9ec <__any_on>:
 800a9ec:	f100 0214 	add.w	r2, r0, #20
 800a9f0:	6900      	ldr	r0, [r0, #16]
 800a9f2:	114b      	asrs	r3, r1, #5
 800a9f4:	4298      	cmp	r0, r3
 800a9f6:	b510      	push	{r4, lr}
 800a9f8:	db11      	blt.n	800aa1e <__any_on+0x32>
 800a9fa:	dd0a      	ble.n	800aa12 <__any_on+0x26>
 800a9fc:	f011 011f 	ands.w	r1, r1, #31
 800aa00:	d007      	beq.n	800aa12 <__any_on+0x26>
 800aa02:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aa06:	fa24 f001 	lsr.w	r0, r4, r1
 800aa0a:	fa00 f101 	lsl.w	r1, r0, r1
 800aa0e:	428c      	cmp	r4, r1
 800aa10:	d10b      	bne.n	800aa2a <__any_on+0x3e>
 800aa12:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800aa16:	4293      	cmp	r3, r2
 800aa18:	d803      	bhi.n	800aa22 <__any_on+0x36>
 800aa1a:	2000      	movs	r0, #0
 800aa1c:	bd10      	pop	{r4, pc}
 800aa1e:	4603      	mov	r3, r0
 800aa20:	e7f7      	b.n	800aa12 <__any_on+0x26>
 800aa22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa26:	2900      	cmp	r1, #0
 800aa28:	d0f5      	beq.n	800aa16 <__any_on+0x2a>
 800aa2a:	2001      	movs	r0, #1
 800aa2c:	e7f6      	b.n	800aa1c <__any_on+0x30>

0800aa2e <__sread>:
 800aa2e:	b510      	push	{r4, lr}
 800aa30:	460c      	mov	r4, r1
 800aa32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa36:	f000 f8c7 	bl	800abc8 <_read_r>
 800aa3a:	2800      	cmp	r0, #0
 800aa3c:	bfab      	itete	ge
 800aa3e:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa40:	89a3      	ldrhlt	r3, [r4, #12]
 800aa42:	181b      	addge	r3, r3, r0
 800aa44:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa48:	bfac      	ite	ge
 800aa4a:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa4c:	81a3      	strhlt	r3, [r4, #12]
 800aa4e:	bd10      	pop	{r4, pc}

0800aa50 <__swrite>:
 800aa50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa54:	461f      	mov	r7, r3
 800aa56:	898b      	ldrh	r3, [r1, #12]
 800aa58:	05db      	lsls	r3, r3, #23
 800aa5a:	4605      	mov	r5, r0
 800aa5c:	460c      	mov	r4, r1
 800aa5e:	4616      	mov	r6, r2
 800aa60:	d505      	bpl.n	800aa6e <__swrite+0x1e>
 800aa62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa66:	2302      	movs	r3, #2
 800aa68:	2200      	movs	r2, #0
 800aa6a:	f000 f89b 	bl	800aba4 <_lseek_r>
 800aa6e:	89a3      	ldrh	r3, [r4, #12]
 800aa70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa78:	81a3      	strh	r3, [r4, #12]
 800aa7a:	4632      	mov	r2, r6
 800aa7c:	463b      	mov	r3, r7
 800aa7e:	4628      	mov	r0, r5
 800aa80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa84:	f000 b8c2 	b.w	800ac0c <_write_r>

0800aa88 <__sseek>:
 800aa88:	b510      	push	{r4, lr}
 800aa8a:	460c      	mov	r4, r1
 800aa8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa90:	f000 f888 	bl	800aba4 <_lseek_r>
 800aa94:	1c43      	adds	r3, r0, #1
 800aa96:	89a3      	ldrh	r3, [r4, #12]
 800aa98:	bf15      	itete	ne
 800aa9a:	6560      	strne	r0, [r4, #84]	; 0x54
 800aa9c:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aaa0:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aaa4:	81a3      	strheq	r3, [r4, #12]
 800aaa6:	bf18      	it	ne
 800aaa8:	81a3      	strhne	r3, [r4, #12]
 800aaaa:	bd10      	pop	{r4, pc}

0800aaac <__sclose>:
 800aaac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aab0:	f000 b868 	b.w	800ab84 <_close_r>

0800aab4 <fiprintf>:
 800aab4:	b40e      	push	{r1, r2, r3}
 800aab6:	b503      	push	{r0, r1, lr}
 800aab8:	4601      	mov	r1, r0
 800aaba:	ab03      	add	r3, sp, #12
 800aabc:	4805      	ldr	r0, [pc, #20]	; (800aad4 <fiprintf+0x20>)
 800aabe:	f853 2b04 	ldr.w	r2, [r3], #4
 800aac2:	6800      	ldr	r0, [r0, #0]
 800aac4:	9301      	str	r3, [sp, #4]
 800aac6:	f000 f947 	bl	800ad58 <_vfiprintf_r>
 800aaca:	b002      	add	sp, #8
 800aacc:	f85d eb04 	ldr.w	lr, [sp], #4
 800aad0:	b003      	add	sp, #12
 800aad2:	4770      	bx	lr
 800aad4:	200001f4 	.word	0x200001f4

0800aad8 <_realloc_r>:
 800aad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aadc:	4680      	mov	r8, r0
 800aade:	4614      	mov	r4, r2
 800aae0:	460e      	mov	r6, r1
 800aae2:	b921      	cbnz	r1, 800aaee <_realloc_r+0x16>
 800aae4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aae8:	4611      	mov	r1, r2
 800aaea:	f7ff b9a7 	b.w	8009e3c <_malloc_r>
 800aaee:	b92a      	cbnz	r2, 800aafc <_realloc_r+0x24>
 800aaf0:	f000 f8bc 	bl	800ac6c <_free_r>
 800aaf4:	4625      	mov	r5, r4
 800aaf6:	4628      	mov	r0, r5
 800aaf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aafc:	f000 fa46 	bl	800af8c <_malloc_usable_size_r>
 800ab00:	4284      	cmp	r4, r0
 800ab02:	4607      	mov	r7, r0
 800ab04:	d802      	bhi.n	800ab0c <_realloc_r+0x34>
 800ab06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ab0a:	d812      	bhi.n	800ab32 <_realloc_r+0x5a>
 800ab0c:	4621      	mov	r1, r4
 800ab0e:	4640      	mov	r0, r8
 800ab10:	f7ff f994 	bl	8009e3c <_malloc_r>
 800ab14:	4605      	mov	r5, r0
 800ab16:	2800      	cmp	r0, #0
 800ab18:	d0ed      	beq.n	800aaf6 <_realloc_r+0x1e>
 800ab1a:	42bc      	cmp	r4, r7
 800ab1c:	4622      	mov	r2, r4
 800ab1e:	4631      	mov	r1, r6
 800ab20:	bf28      	it	cs
 800ab22:	463a      	movcs	r2, r7
 800ab24:	f7fd fe02 	bl	800872c <memcpy>
 800ab28:	4631      	mov	r1, r6
 800ab2a:	4640      	mov	r0, r8
 800ab2c:	f000 f89e 	bl	800ac6c <_free_r>
 800ab30:	e7e1      	b.n	800aaf6 <_realloc_r+0x1e>
 800ab32:	4635      	mov	r5, r6
 800ab34:	e7df      	b.n	800aaf6 <_realloc_r+0x1e>

0800ab36 <__ascii_wctomb>:
 800ab36:	b149      	cbz	r1, 800ab4c <__ascii_wctomb+0x16>
 800ab38:	2aff      	cmp	r2, #255	; 0xff
 800ab3a:	bf85      	ittet	hi
 800ab3c:	238a      	movhi	r3, #138	; 0x8a
 800ab3e:	6003      	strhi	r3, [r0, #0]
 800ab40:	700a      	strbls	r2, [r1, #0]
 800ab42:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800ab46:	bf98      	it	ls
 800ab48:	2001      	movls	r0, #1
 800ab4a:	4770      	bx	lr
 800ab4c:	4608      	mov	r0, r1
 800ab4e:	4770      	bx	lr

0800ab50 <memmove>:
 800ab50:	4288      	cmp	r0, r1
 800ab52:	b510      	push	{r4, lr}
 800ab54:	eb01 0402 	add.w	r4, r1, r2
 800ab58:	d902      	bls.n	800ab60 <memmove+0x10>
 800ab5a:	4284      	cmp	r4, r0
 800ab5c:	4623      	mov	r3, r4
 800ab5e:	d807      	bhi.n	800ab70 <memmove+0x20>
 800ab60:	1e43      	subs	r3, r0, #1
 800ab62:	42a1      	cmp	r1, r4
 800ab64:	d008      	beq.n	800ab78 <memmove+0x28>
 800ab66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab6e:	e7f8      	b.n	800ab62 <memmove+0x12>
 800ab70:	4402      	add	r2, r0
 800ab72:	4601      	mov	r1, r0
 800ab74:	428a      	cmp	r2, r1
 800ab76:	d100      	bne.n	800ab7a <memmove+0x2a>
 800ab78:	bd10      	pop	{r4, pc}
 800ab7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab82:	e7f7      	b.n	800ab74 <memmove+0x24>

0800ab84 <_close_r>:
 800ab84:	b538      	push	{r3, r4, r5, lr}
 800ab86:	4d06      	ldr	r5, [pc, #24]	; (800aba0 <_close_r+0x1c>)
 800ab88:	2300      	movs	r3, #0
 800ab8a:	4604      	mov	r4, r0
 800ab8c:	4608      	mov	r0, r1
 800ab8e:	602b      	str	r3, [r5, #0]
 800ab90:	f7f8 fa93 	bl	80030ba <_close>
 800ab94:	1c43      	adds	r3, r0, #1
 800ab96:	d102      	bne.n	800ab9e <_close_r+0x1a>
 800ab98:	682b      	ldr	r3, [r5, #0]
 800ab9a:	b103      	cbz	r3, 800ab9e <_close_r+0x1a>
 800ab9c:	6023      	str	r3, [r4, #0]
 800ab9e:	bd38      	pop	{r3, r4, r5, pc}
 800aba0:	20000fb8 	.word	0x20000fb8

0800aba4 <_lseek_r>:
 800aba4:	b538      	push	{r3, r4, r5, lr}
 800aba6:	4d07      	ldr	r5, [pc, #28]	; (800abc4 <_lseek_r+0x20>)
 800aba8:	4604      	mov	r4, r0
 800abaa:	4608      	mov	r0, r1
 800abac:	4611      	mov	r1, r2
 800abae:	2200      	movs	r2, #0
 800abb0:	602a      	str	r2, [r5, #0]
 800abb2:	461a      	mov	r2, r3
 800abb4:	f7f8 faa8 	bl	8003108 <_lseek>
 800abb8:	1c43      	adds	r3, r0, #1
 800abba:	d102      	bne.n	800abc2 <_lseek_r+0x1e>
 800abbc:	682b      	ldr	r3, [r5, #0]
 800abbe:	b103      	cbz	r3, 800abc2 <_lseek_r+0x1e>
 800abc0:	6023      	str	r3, [r4, #0]
 800abc2:	bd38      	pop	{r3, r4, r5, pc}
 800abc4:	20000fb8 	.word	0x20000fb8

0800abc8 <_read_r>:
 800abc8:	b538      	push	{r3, r4, r5, lr}
 800abca:	4d07      	ldr	r5, [pc, #28]	; (800abe8 <_read_r+0x20>)
 800abcc:	4604      	mov	r4, r0
 800abce:	4608      	mov	r0, r1
 800abd0:	4611      	mov	r1, r2
 800abd2:	2200      	movs	r2, #0
 800abd4:	602a      	str	r2, [r5, #0]
 800abd6:	461a      	mov	r2, r3
 800abd8:	f7f8 fa36 	bl	8003048 <_read>
 800abdc:	1c43      	adds	r3, r0, #1
 800abde:	d102      	bne.n	800abe6 <_read_r+0x1e>
 800abe0:	682b      	ldr	r3, [r5, #0]
 800abe2:	b103      	cbz	r3, 800abe6 <_read_r+0x1e>
 800abe4:	6023      	str	r3, [r4, #0]
 800abe6:	bd38      	pop	{r3, r4, r5, pc}
 800abe8:	20000fb8 	.word	0x20000fb8

0800abec <_sbrk_r>:
 800abec:	b538      	push	{r3, r4, r5, lr}
 800abee:	4d06      	ldr	r5, [pc, #24]	; (800ac08 <_sbrk_r+0x1c>)
 800abf0:	2300      	movs	r3, #0
 800abf2:	4604      	mov	r4, r0
 800abf4:	4608      	mov	r0, r1
 800abf6:	602b      	str	r3, [r5, #0]
 800abf8:	f7f8 fa94 	bl	8003124 <_sbrk>
 800abfc:	1c43      	adds	r3, r0, #1
 800abfe:	d102      	bne.n	800ac06 <_sbrk_r+0x1a>
 800ac00:	682b      	ldr	r3, [r5, #0]
 800ac02:	b103      	cbz	r3, 800ac06 <_sbrk_r+0x1a>
 800ac04:	6023      	str	r3, [r4, #0]
 800ac06:	bd38      	pop	{r3, r4, r5, pc}
 800ac08:	20000fb8 	.word	0x20000fb8

0800ac0c <_write_r>:
 800ac0c:	b538      	push	{r3, r4, r5, lr}
 800ac0e:	4d07      	ldr	r5, [pc, #28]	; (800ac2c <_write_r+0x20>)
 800ac10:	4604      	mov	r4, r0
 800ac12:	4608      	mov	r0, r1
 800ac14:	4611      	mov	r1, r2
 800ac16:	2200      	movs	r2, #0
 800ac18:	602a      	str	r2, [r5, #0]
 800ac1a:	461a      	mov	r2, r3
 800ac1c:	f7f8 fa31 	bl	8003082 <_write>
 800ac20:	1c43      	adds	r3, r0, #1
 800ac22:	d102      	bne.n	800ac2a <_write_r+0x1e>
 800ac24:	682b      	ldr	r3, [r5, #0]
 800ac26:	b103      	cbz	r3, 800ac2a <_write_r+0x1e>
 800ac28:	6023      	str	r3, [r4, #0]
 800ac2a:	bd38      	pop	{r3, r4, r5, pc}
 800ac2c:	20000fb8 	.word	0x20000fb8

0800ac30 <abort>:
 800ac30:	b508      	push	{r3, lr}
 800ac32:	2006      	movs	r0, #6
 800ac34:	f000 faf4 	bl	800b220 <raise>
 800ac38:	2001      	movs	r0, #1
 800ac3a:	f7f8 f9fb 	bl	8003034 <_exit>

0800ac3e <_calloc_r>:
 800ac3e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac40:	fba1 2402 	umull	r2, r4, r1, r2
 800ac44:	b94c      	cbnz	r4, 800ac5a <_calloc_r+0x1c>
 800ac46:	4611      	mov	r1, r2
 800ac48:	9201      	str	r2, [sp, #4]
 800ac4a:	f7ff f8f7 	bl	8009e3c <_malloc_r>
 800ac4e:	9a01      	ldr	r2, [sp, #4]
 800ac50:	4605      	mov	r5, r0
 800ac52:	b930      	cbnz	r0, 800ac62 <_calloc_r+0x24>
 800ac54:	4628      	mov	r0, r5
 800ac56:	b003      	add	sp, #12
 800ac58:	bd30      	pop	{r4, r5, pc}
 800ac5a:	220c      	movs	r2, #12
 800ac5c:	6002      	str	r2, [r0, #0]
 800ac5e:	2500      	movs	r5, #0
 800ac60:	e7f8      	b.n	800ac54 <_calloc_r+0x16>
 800ac62:	4621      	mov	r1, r4
 800ac64:	f7fd fd2a 	bl	80086bc <memset>
 800ac68:	e7f4      	b.n	800ac54 <_calloc_r+0x16>
	...

0800ac6c <_free_r>:
 800ac6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac6e:	2900      	cmp	r1, #0
 800ac70:	d044      	beq.n	800acfc <_free_r+0x90>
 800ac72:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac76:	9001      	str	r0, [sp, #4]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	f1a1 0404 	sub.w	r4, r1, #4
 800ac7e:	bfb8      	it	lt
 800ac80:	18e4      	addlt	r4, r4, r3
 800ac82:	f7ff fa1b 	bl	800a0bc <__malloc_lock>
 800ac86:	4a1e      	ldr	r2, [pc, #120]	; (800ad00 <_free_r+0x94>)
 800ac88:	9801      	ldr	r0, [sp, #4]
 800ac8a:	6813      	ldr	r3, [r2, #0]
 800ac8c:	b933      	cbnz	r3, 800ac9c <_free_r+0x30>
 800ac8e:	6063      	str	r3, [r4, #4]
 800ac90:	6014      	str	r4, [r2, #0]
 800ac92:	b003      	add	sp, #12
 800ac94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac98:	f7ff ba16 	b.w	800a0c8 <__malloc_unlock>
 800ac9c:	42a3      	cmp	r3, r4
 800ac9e:	d908      	bls.n	800acb2 <_free_r+0x46>
 800aca0:	6825      	ldr	r5, [r4, #0]
 800aca2:	1961      	adds	r1, r4, r5
 800aca4:	428b      	cmp	r3, r1
 800aca6:	bf01      	itttt	eq
 800aca8:	6819      	ldreq	r1, [r3, #0]
 800acaa:	685b      	ldreq	r3, [r3, #4]
 800acac:	1949      	addeq	r1, r1, r5
 800acae:	6021      	streq	r1, [r4, #0]
 800acb0:	e7ed      	b.n	800ac8e <_free_r+0x22>
 800acb2:	461a      	mov	r2, r3
 800acb4:	685b      	ldr	r3, [r3, #4]
 800acb6:	b10b      	cbz	r3, 800acbc <_free_r+0x50>
 800acb8:	42a3      	cmp	r3, r4
 800acba:	d9fa      	bls.n	800acb2 <_free_r+0x46>
 800acbc:	6811      	ldr	r1, [r2, #0]
 800acbe:	1855      	adds	r5, r2, r1
 800acc0:	42a5      	cmp	r5, r4
 800acc2:	d10b      	bne.n	800acdc <_free_r+0x70>
 800acc4:	6824      	ldr	r4, [r4, #0]
 800acc6:	4421      	add	r1, r4
 800acc8:	1854      	adds	r4, r2, r1
 800acca:	42a3      	cmp	r3, r4
 800accc:	6011      	str	r1, [r2, #0]
 800acce:	d1e0      	bne.n	800ac92 <_free_r+0x26>
 800acd0:	681c      	ldr	r4, [r3, #0]
 800acd2:	685b      	ldr	r3, [r3, #4]
 800acd4:	6053      	str	r3, [r2, #4]
 800acd6:	440c      	add	r4, r1
 800acd8:	6014      	str	r4, [r2, #0]
 800acda:	e7da      	b.n	800ac92 <_free_r+0x26>
 800acdc:	d902      	bls.n	800ace4 <_free_r+0x78>
 800acde:	230c      	movs	r3, #12
 800ace0:	6003      	str	r3, [r0, #0]
 800ace2:	e7d6      	b.n	800ac92 <_free_r+0x26>
 800ace4:	6825      	ldr	r5, [r4, #0]
 800ace6:	1961      	adds	r1, r4, r5
 800ace8:	428b      	cmp	r3, r1
 800acea:	bf04      	itt	eq
 800acec:	6819      	ldreq	r1, [r3, #0]
 800acee:	685b      	ldreq	r3, [r3, #4]
 800acf0:	6063      	str	r3, [r4, #4]
 800acf2:	bf04      	itt	eq
 800acf4:	1949      	addeq	r1, r1, r5
 800acf6:	6021      	streq	r1, [r4, #0]
 800acf8:	6054      	str	r4, [r2, #4]
 800acfa:	e7ca      	b.n	800ac92 <_free_r+0x26>
 800acfc:	b003      	add	sp, #12
 800acfe:	bd30      	pop	{r4, r5, pc}
 800ad00:	20000fb0 	.word	0x20000fb0

0800ad04 <__sfputc_r>:
 800ad04:	6893      	ldr	r3, [r2, #8]
 800ad06:	3b01      	subs	r3, #1
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	b410      	push	{r4}
 800ad0c:	6093      	str	r3, [r2, #8]
 800ad0e:	da08      	bge.n	800ad22 <__sfputc_r+0x1e>
 800ad10:	6994      	ldr	r4, [r2, #24]
 800ad12:	42a3      	cmp	r3, r4
 800ad14:	db01      	blt.n	800ad1a <__sfputc_r+0x16>
 800ad16:	290a      	cmp	r1, #10
 800ad18:	d103      	bne.n	800ad22 <__sfputc_r+0x1e>
 800ad1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad1e:	f000 b93d 	b.w	800af9c <__swbuf_r>
 800ad22:	6813      	ldr	r3, [r2, #0]
 800ad24:	1c58      	adds	r0, r3, #1
 800ad26:	6010      	str	r0, [r2, #0]
 800ad28:	7019      	strb	r1, [r3, #0]
 800ad2a:	4608      	mov	r0, r1
 800ad2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad30:	4770      	bx	lr

0800ad32 <__sfputs_r>:
 800ad32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad34:	4606      	mov	r6, r0
 800ad36:	460f      	mov	r7, r1
 800ad38:	4614      	mov	r4, r2
 800ad3a:	18d5      	adds	r5, r2, r3
 800ad3c:	42ac      	cmp	r4, r5
 800ad3e:	d101      	bne.n	800ad44 <__sfputs_r+0x12>
 800ad40:	2000      	movs	r0, #0
 800ad42:	e007      	b.n	800ad54 <__sfputs_r+0x22>
 800ad44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad48:	463a      	mov	r2, r7
 800ad4a:	4630      	mov	r0, r6
 800ad4c:	f7ff ffda 	bl	800ad04 <__sfputc_r>
 800ad50:	1c43      	adds	r3, r0, #1
 800ad52:	d1f3      	bne.n	800ad3c <__sfputs_r+0xa>
 800ad54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ad58 <_vfiprintf_r>:
 800ad58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad5c:	460d      	mov	r5, r1
 800ad5e:	b09d      	sub	sp, #116	; 0x74
 800ad60:	4614      	mov	r4, r2
 800ad62:	4698      	mov	r8, r3
 800ad64:	4606      	mov	r6, r0
 800ad66:	b118      	cbz	r0, 800ad70 <_vfiprintf_r+0x18>
 800ad68:	6a03      	ldr	r3, [r0, #32]
 800ad6a:	b90b      	cbnz	r3, 800ad70 <_vfiprintf_r+0x18>
 800ad6c:	f7fc fd92 	bl	8007894 <__sinit>
 800ad70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad72:	07d9      	lsls	r1, r3, #31
 800ad74:	d405      	bmi.n	800ad82 <_vfiprintf_r+0x2a>
 800ad76:	89ab      	ldrh	r3, [r5, #12]
 800ad78:	059a      	lsls	r2, r3, #22
 800ad7a:	d402      	bmi.n	800ad82 <_vfiprintf_r+0x2a>
 800ad7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad7e:	f7fd fcd3 	bl	8008728 <__retarget_lock_acquire_recursive>
 800ad82:	89ab      	ldrh	r3, [r5, #12]
 800ad84:	071b      	lsls	r3, r3, #28
 800ad86:	d501      	bpl.n	800ad8c <_vfiprintf_r+0x34>
 800ad88:	692b      	ldr	r3, [r5, #16]
 800ad8a:	b99b      	cbnz	r3, 800adb4 <_vfiprintf_r+0x5c>
 800ad8c:	4629      	mov	r1, r5
 800ad8e:	4630      	mov	r0, r6
 800ad90:	f000 f942 	bl	800b018 <__swsetup_r>
 800ad94:	b170      	cbz	r0, 800adb4 <_vfiprintf_r+0x5c>
 800ad96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad98:	07dc      	lsls	r4, r3, #31
 800ad9a:	d504      	bpl.n	800ada6 <_vfiprintf_r+0x4e>
 800ad9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ada0:	b01d      	add	sp, #116	; 0x74
 800ada2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ada6:	89ab      	ldrh	r3, [r5, #12]
 800ada8:	0598      	lsls	r0, r3, #22
 800adaa:	d4f7      	bmi.n	800ad9c <_vfiprintf_r+0x44>
 800adac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800adae:	f7fd fcbc 	bl	800872a <__retarget_lock_release_recursive>
 800adb2:	e7f3      	b.n	800ad9c <_vfiprintf_r+0x44>
 800adb4:	2300      	movs	r3, #0
 800adb6:	9309      	str	r3, [sp, #36]	; 0x24
 800adb8:	2320      	movs	r3, #32
 800adba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800adbe:	f8cd 800c 	str.w	r8, [sp, #12]
 800adc2:	2330      	movs	r3, #48	; 0x30
 800adc4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800af78 <_vfiprintf_r+0x220>
 800adc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800adcc:	f04f 0901 	mov.w	r9, #1
 800add0:	4623      	mov	r3, r4
 800add2:	469a      	mov	sl, r3
 800add4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800add8:	b10a      	cbz	r2, 800adde <_vfiprintf_r+0x86>
 800adda:	2a25      	cmp	r2, #37	; 0x25
 800addc:	d1f9      	bne.n	800add2 <_vfiprintf_r+0x7a>
 800adde:	ebba 0b04 	subs.w	fp, sl, r4
 800ade2:	d00b      	beq.n	800adfc <_vfiprintf_r+0xa4>
 800ade4:	465b      	mov	r3, fp
 800ade6:	4622      	mov	r2, r4
 800ade8:	4629      	mov	r1, r5
 800adea:	4630      	mov	r0, r6
 800adec:	f7ff ffa1 	bl	800ad32 <__sfputs_r>
 800adf0:	3001      	adds	r0, #1
 800adf2:	f000 80a9 	beq.w	800af48 <_vfiprintf_r+0x1f0>
 800adf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adf8:	445a      	add	r2, fp
 800adfa:	9209      	str	r2, [sp, #36]	; 0x24
 800adfc:	f89a 3000 	ldrb.w	r3, [sl]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	f000 80a1 	beq.w	800af48 <_vfiprintf_r+0x1f0>
 800ae06:	2300      	movs	r3, #0
 800ae08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ae0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae10:	f10a 0a01 	add.w	sl, sl, #1
 800ae14:	9304      	str	r3, [sp, #16]
 800ae16:	9307      	str	r3, [sp, #28]
 800ae18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae1c:	931a      	str	r3, [sp, #104]	; 0x68
 800ae1e:	4654      	mov	r4, sl
 800ae20:	2205      	movs	r2, #5
 800ae22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae26:	4854      	ldr	r0, [pc, #336]	; (800af78 <_vfiprintf_r+0x220>)
 800ae28:	f7f5 f9d2 	bl	80001d0 <memchr>
 800ae2c:	9a04      	ldr	r2, [sp, #16]
 800ae2e:	b9d8      	cbnz	r0, 800ae68 <_vfiprintf_r+0x110>
 800ae30:	06d1      	lsls	r1, r2, #27
 800ae32:	bf44      	itt	mi
 800ae34:	2320      	movmi	r3, #32
 800ae36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae3a:	0713      	lsls	r3, r2, #28
 800ae3c:	bf44      	itt	mi
 800ae3e:	232b      	movmi	r3, #43	; 0x2b
 800ae40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ae44:	f89a 3000 	ldrb.w	r3, [sl]
 800ae48:	2b2a      	cmp	r3, #42	; 0x2a
 800ae4a:	d015      	beq.n	800ae78 <_vfiprintf_r+0x120>
 800ae4c:	9a07      	ldr	r2, [sp, #28]
 800ae4e:	4654      	mov	r4, sl
 800ae50:	2000      	movs	r0, #0
 800ae52:	f04f 0c0a 	mov.w	ip, #10
 800ae56:	4621      	mov	r1, r4
 800ae58:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae5c:	3b30      	subs	r3, #48	; 0x30
 800ae5e:	2b09      	cmp	r3, #9
 800ae60:	d94d      	bls.n	800aefe <_vfiprintf_r+0x1a6>
 800ae62:	b1b0      	cbz	r0, 800ae92 <_vfiprintf_r+0x13a>
 800ae64:	9207      	str	r2, [sp, #28]
 800ae66:	e014      	b.n	800ae92 <_vfiprintf_r+0x13a>
 800ae68:	eba0 0308 	sub.w	r3, r0, r8
 800ae6c:	fa09 f303 	lsl.w	r3, r9, r3
 800ae70:	4313      	orrs	r3, r2
 800ae72:	9304      	str	r3, [sp, #16]
 800ae74:	46a2      	mov	sl, r4
 800ae76:	e7d2      	b.n	800ae1e <_vfiprintf_r+0xc6>
 800ae78:	9b03      	ldr	r3, [sp, #12]
 800ae7a:	1d19      	adds	r1, r3, #4
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	9103      	str	r1, [sp, #12]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	bfbb      	ittet	lt
 800ae84:	425b      	neglt	r3, r3
 800ae86:	f042 0202 	orrlt.w	r2, r2, #2
 800ae8a:	9307      	strge	r3, [sp, #28]
 800ae8c:	9307      	strlt	r3, [sp, #28]
 800ae8e:	bfb8      	it	lt
 800ae90:	9204      	strlt	r2, [sp, #16]
 800ae92:	7823      	ldrb	r3, [r4, #0]
 800ae94:	2b2e      	cmp	r3, #46	; 0x2e
 800ae96:	d10c      	bne.n	800aeb2 <_vfiprintf_r+0x15a>
 800ae98:	7863      	ldrb	r3, [r4, #1]
 800ae9a:	2b2a      	cmp	r3, #42	; 0x2a
 800ae9c:	d134      	bne.n	800af08 <_vfiprintf_r+0x1b0>
 800ae9e:	9b03      	ldr	r3, [sp, #12]
 800aea0:	1d1a      	adds	r2, r3, #4
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	9203      	str	r2, [sp, #12]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	bfb8      	it	lt
 800aeaa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800aeae:	3402      	adds	r4, #2
 800aeb0:	9305      	str	r3, [sp, #20]
 800aeb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800af88 <_vfiprintf_r+0x230>
 800aeb6:	7821      	ldrb	r1, [r4, #0]
 800aeb8:	2203      	movs	r2, #3
 800aeba:	4650      	mov	r0, sl
 800aebc:	f7f5 f988 	bl	80001d0 <memchr>
 800aec0:	b138      	cbz	r0, 800aed2 <_vfiprintf_r+0x17a>
 800aec2:	9b04      	ldr	r3, [sp, #16]
 800aec4:	eba0 000a 	sub.w	r0, r0, sl
 800aec8:	2240      	movs	r2, #64	; 0x40
 800aeca:	4082      	lsls	r2, r0
 800aecc:	4313      	orrs	r3, r2
 800aece:	3401      	adds	r4, #1
 800aed0:	9304      	str	r3, [sp, #16]
 800aed2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aed6:	4829      	ldr	r0, [pc, #164]	; (800af7c <_vfiprintf_r+0x224>)
 800aed8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aedc:	2206      	movs	r2, #6
 800aede:	f7f5 f977 	bl	80001d0 <memchr>
 800aee2:	2800      	cmp	r0, #0
 800aee4:	d03f      	beq.n	800af66 <_vfiprintf_r+0x20e>
 800aee6:	4b26      	ldr	r3, [pc, #152]	; (800af80 <_vfiprintf_r+0x228>)
 800aee8:	bb1b      	cbnz	r3, 800af32 <_vfiprintf_r+0x1da>
 800aeea:	9b03      	ldr	r3, [sp, #12]
 800aeec:	3307      	adds	r3, #7
 800aeee:	f023 0307 	bic.w	r3, r3, #7
 800aef2:	3308      	adds	r3, #8
 800aef4:	9303      	str	r3, [sp, #12]
 800aef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aef8:	443b      	add	r3, r7
 800aefa:	9309      	str	r3, [sp, #36]	; 0x24
 800aefc:	e768      	b.n	800add0 <_vfiprintf_r+0x78>
 800aefe:	fb0c 3202 	mla	r2, ip, r2, r3
 800af02:	460c      	mov	r4, r1
 800af04:	2001      	movs	r0, #1
 800af06:	e7a6      	b.n	800ae56 <_vfiprintf_r+0xfe>
 800af08:	2300      	movs	r3, #0
 800af0a:	3401      	adds	r4, #1
 800af0c:	9305      	str	r3, [sp, #20]
 800af0e:	4619      	mov	r1, r3
 800af10:	f04f 0c0a 	mov.w	ip, #10
 800af14:	4620      	mov	r0, r4
 800af16:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af1a:	3a30      	subs	r2, #48	; 0x30
 800af1c:	2a09      	cmp	r2, #9
 800af1e:	d903      	bls.n	800af28 <_vfiprintf_r+0x1d0>
 800af20:	2b00      	cmp	r3, #0
 800af22:	d0c6      	beq.n	800aeb2 <_vfiprintf_r+0x15a>
 800af24:	9105      	str	r1, [sp, #20]
 800af26:	e7c4      	b.n	800aeb2 <_vfiprintf_r+0x15a>
 800af28:	fb0c 2101 	mla	r1, ip, r1, r2
 800af2c:	4604      	mov	r4, r0
 800af2e:	2301      	movs	r3, #1
 800af30:	e7f0      	b.n	800af14 <_vfiprintf_r+0x1bc>
 800af32:	ab03      	add	r3, sp, #12
 800af34:	9300      	str	r3, [sp, #0]
 800af36:	462a      	mov	r2, r5
 800af38:	4b12      	ldr	r3, [pc, #72]	; (800af84 <_vfiprintf_r+0x22c>)
 800af3a:	a904      	add	r1, sp, #16
 800af3c:	4630      	mov	r0, r6
 800af3e:	f7fc f849 	bl	8006fd4 <_printf_float>
 800af42:	4607      	mov	r7, r0
 800af44:	1c78      	adds	r0, r7, #1
 800af46:	d1d6      	bne.n	800aef6 <_vfiprintf_r+0x19e>
 800af48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af4a:	07d9      	lsls	r1, r3, #31
 800af4c:	d405      	bmi.n	800af5a <_vfiprintf_r+0x202>
 800af4e:	89ab      	ldrh	r3, [r5, #12]
 800af50:	059a      	lsls	r2, r3, #22
 800af52:	d402      	bmi.n	800af5a <_vfiprintf_r+0x202>
 800af54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af56:	f7fd fbe8 	bl	800872a <__retarget_lock_release_recursive>
 800af5a:	89ab      	ldrh	r3, [r5, #12]
 800af5c:	065b      	lsls	r3, r3, #25
 800af5e:	f53f af1d 	bmi.w	800ad9c <_vfiprintf_r+0x44>
 800af62:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af64:	e71c      	b.n	800ada0 <_vfiprintf_r+0x48>
 800af66:	ab03      	add	r3, sp, #12
 800af68:	9300      	str	r3, [sp, #0]
 800af6a:	462a      	mov	r2, r5
 800af6c:	4b05      	ldr	r3, [pc, #20]	; (800af84 <_vfiprintf_r+0x22c>)
 800af6e:	a904      	add	r1, sp, #16
 800af70:	4630      	mov	r0, r6
 800af72:	f7fc fad3 	bl	800751c <_printf_i>
 800af76:	e7e4      	b.n	800af42 <_vfiprintf_r+0x1ea>
 800af78:	0800e369 	.word	0x0800e369
 800af7c:	0800e373 	.word	0x0800e373
 800af80:	08006fd5 	.word	0x08006fd5
 800af84:	0800ad33 	.word	0x0800ad33
 800af88:	0800e36f 	.word	0x0800e36f

0800af8c <_malloc_usable_size_r>:
 800af8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af90:	1f18      	subs	r0, r3, #4
 800af92:	2b00      	cmp	r3, #0
 800af94:	bfbc      	itt	lt
 800af96:	580b      	ldrlt	r3, [r1, r0]
 800af98:	18c0      	addlt	r0, r0, r3
 800af9a:	4770      	bx	lr

0800af9c <__swbuf_r>:
 800af9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af9e:	460e      	mov	r6, r1
 800afa0:	4614      	mov	r4, r2
 800afa2:	4605      	mov	r5, r0
 800afa4:	b118      	cbz	r0, 800afae <__swbuf_r+0x12>
 800afa6:	6a03      	ldr	r3, [r0, #32]
 800afa8:	b90b      	cbnz	r3, 800afae <__swbuf_r+0x12>
 800afaa:	f7fc fc73 	bl	8007894 <__sinit>
 800afae:	69a3      	ldr	r3, [r4, #24]
 800afb0:	60a3      	str	r3, [r4, #8]
 800afb2:	89a3      	ldrh	r3, [r4, #12]
 800afb4:	071a      	lsls	r2, r3, #28
 800afb6:	d525      	bpl.n	800b004 <__swbuf_r+0x68>
 800afb8:	6923      	ldr	r3, [r4, #16]
 800afba:	b31b      	cbz	r3, 800b004 <__swbuf_r+0x68>
 800afbc:	6823      	ldr	r3, [r4, #0]
 800afbe:	6922      	ldr	r2, [r4, #16]
 800afc0:	1a98      	subs	r0, r3, r2
 800afc2:	6963      	ldr	r3, [r4, #20]
 800afc4:	b2f6      	uxtb	r6, r6
 800afc6:	4283      	cmp	r3, r0
 800afc8:	4637      	mov	r7, r6
 800afca:	dc04      	bgt.n	800afd6 <__swbuf_r+0x3a>
 800afcc:	4621      	mov	r1, r4
 800afce:	4628      	mov	r0, r5
 800afd0:	f7ff f84c 	bl	800a06c <_fflush_r>
 800afd4:	b9e0      	cbnz	r0, 800b010 <__swbuf_r+0x74>
 800afd6:	68a3      	ldr	r3, [r4, #8]
 800afd8:	3b01      	subs	r3, #1
 800afda:	60a3      	str	r3, [r4, #8]
 800afdc:	6823      	ldr	r3, [r4, #0]
 800afde:	1c5a      	adds	r2, r3, #1
 800afe0:	6022      	str	r2, [r4, #0]
 800afe2:	701e      	strb	r6, [r3, #0]
 800afe4:	6962      	ldr	r2, [r4, #20]
 800afe6:	1c43      	adds	r3, r0, #1
 800afe8:	429a      	cmp	r2, r3
 800afea:	d004      	beq.n	800aff6 <__swbuf_r+0x5a>
 800afec:	89a3      	ldrh	r3, [r4, #12]
 800afee:	07db      	lsls	r3, r3, #31
 800aff0:	d506      	bpl.n	800b000 <__swbuf_r+0x64>
 800aff2:	2e0a      	cmp	r6, #10
 800aff4:	d104      	bne.n	800b000 <__swbuf_r+0x64>
 800aff6:	4621      	mov	r1, r4
 800aff8:	4628      	mov	r0, r5
 800affa:	f7ff f837 	bl	800a06c <_fflush_r>
 800affe:	b938      	cbnz	r0, 800b010 <__swbuf_r+0x74>
 800b000:	4638      	mov	r0, r7
 800b002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b004:	4621      	mov	r1, r4
 800b006:	4628      	mov	r0, r5
 800b008:	f000 f806 	bl	800b018 <__swsetup_r>
 800b00c:	2800      	cmp	r0, #0
 800b00e:	d0d5      	beq.n	800afbc <__swbuf_r+0x20>
 800b010:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b014:	e7f4      	b.n	800b000 <__swbuf_r+0x64>
	...

0800b018 <__swsetup_r>:
 800b018:	b538      	push	{r3, r4, r5, lr}
 800b01a:	4b2a      	ldr	r3, [pc, #168]	; (800b0c4 <__swsetup_r+0xac>)
 800b01c:	4605      	mov	r5, r0
 800b01e:	6818      	ldr	r0, [r3, #0]
 800b020:	460c      	mov	r4, r1
 800b022:	b118      	cbz	r0, 800b02c <__swsetup_r+0x14>
 800b024:	6a03      	ldr	r3, [r0, #32]
 800b026:	b90b      	cbnz	r3, 800b02c <__swsetup_r+0x14>
 800b028:	f7fc fc34 	bl	8007894 <__sinit>
 800b02c:	89a3      	ldrh	r3, [r4, #12]
 800b02e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b032:	0718      	lsls	r0, r3, #28
 800b034:	d422      	bmi.n	800b07c <__swsetup_r+0x64>
 800b036:	06d9      	lsls	r1, r3, #27
 800b038:	d407      	bmi.n	800b04a <__swsetup_r+0x32>
 800b03a:	2309      	movs	r3, #9
 800b03c:	602b      	str	r3, [r5, #0]
 800b03e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b042:	81a3      	strh	r3, [r4, #12]
 800b044:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b048:	e034      	b.n	800b0b4 <__swsetup_r+0x9c>
 800b04a:	0758      	lsls	r0, r3, #29
 800b04c:	d512      	bpl.n	800b074 <__swsetup_r+0x5c>
 800b04e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b050:	b141      	cbz	r1, 800b064 <__swsetup_r+0x4c>
 800b052:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b056:	4299      	cmp	r1, r3
 800b058:	d002      	beq.n	800b060 <__swsetup_r+0x48>
 800b05a:	4628      	mov	r0, r5
 800b05c:	f7ff fe06 	bl	800ac6c <_free_r>
 800b060:	2300      	movs	r3, #0
 800b062:	6363      	str	r3, [r4, #52]	; 0x34
 800b064:	89a3      	ldrh	r3, [r4, #12]
 800b066:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b06a:	81a3      	strh	r3, [r4, #12]
 800b06c:	2300      	movs	r3, #0
 800b06e:	6063      	str	r3, [r4, #4]
 800b070:	6923      	ldr	r3, [r4, #16]
 800b072:	6023      	str	r3, [r4, #0]
 800b074:	89a3      	ldrh	r3, [r4, #12]
 800b076:	f043 0308 	orr.w	r3, r3, #8
 800b07a:	81a3      	strh	r3, [r4, #12]
 800b07c:	6923      	ldr	r3, [r4, #16]
 800b07e:	b94b      	cbnz	r3, 800b094 <__swsetup_r+0x7c>
 800b080:	89a3      	ldrh	r3, [r4, #12]
 800b082:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b086:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b08a:	d003      	beq.n	800b094 <__swsetup_r+0x7c>
 800b08c:	4621      	mov	r1, r4
 800b08e:	4628      	mov	r0, r5
 800b090:	f000 f840 	bl	800b114 <__smakebuf_r>
 800b094:	89a0      	ldrh	r0, [r4, #12]
 800b096:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b09a:	f010 0301 	ands.w	r3, r0, #1
 800b09e:	d00a      	beq.n	800b0b6 <__swsetup_r+0x9e>
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	60a3      	str	r3, [r4, #8]
 800b0a4:	6963      	ldr	r3, [r4, #20]
 800b0a6:	425b      	negs	r3, r3
 800b0a8:	61a3      	str	r3, [r4, #24]
 800b0aa:	6923      	ldr	r3, [r4, #16]
 800b0ac:	b943      	cbnz	r3, 800b0c0 <__swsetup_r+0xa8>
 800b0ae:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b0b2:	d1c4      	bne.n	800b03e <__swsetup_r+0x26>
 800b0b4:	bd38      	pop	{r3, r4, r5, pc}
 800b0b6:	0781      	lsls	r1, r0, #30
 800b0b8:	bf58      	it	pl
 800b0ba:	6963      	ldrpl	r3, [r4, #20]
 800b0bc:	60a3      	str	r3, [r4, #8]
 800b0be:	e7f4      	b.n	800b0aa <__swsetup_r+0x92>
 800b0c0:	2000      	movs	r0, #0
 800b0c2:	e7f7      	b.n	800b0b4 <__swsetup_r+0x9c>
 800b0c4:	200001f4 	.word	0x200001f4

0800b0c8 <__swhatbuf_r>:
 800b0c8:	b570      	push	{r4, r5, r6, lr}
 800b0ca:	460c      	mov	r4, r1
 800b0cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0d0:	2900      	cmp	r1, #0
 800b0d2:	b096      	sub	sp, #88	; 0x58
 800b0d4:	4615      	mov	r5, r2
 800b0d6:	461e      	mov	r6, r3
 800b0d8:	da0d      	bge.n	800b0f6 <__swhatbuf_r+0x2e>
 800b0da:	89a3      	ldrh	r3, [r4, #12]
 800b0dc:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b0e0:	f04f 0100 	mov.w	r1, #0
 800b0e4:	bf0c      	ite	eq
 800b0e6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b0ea:	2340      	movne	r3, #64	; 0x40
 800b0ec:	2000      	movs	r0, #0
 800b0ee:	6031      	str	r1, [r6, #0]
 800b0f0:	602b      	str	r3, [r5, #0]
 800b0f2:	b016      	add	sp, #88	; 0x58
 800b0f4:	bd70      	pop	{r4, r5, r6, pc}
 800b0f6:	466a      	mov	r2, sp
 800b0f8:	f000 f848 	bl	800b18c <_fstat_r>
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	dbec      	blt.n	800b0da <__swhatbuf_r+0x12>
 800b100:	9901      	ldr	r1, [sp, #4]
 800b102:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b106:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b10a:	4259      	negs	r1, r3
 800b10c:	4159      	adcs	r1, r3
 800b10e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b112:	e7eb      	b.n	800b0ec <__swhatbuf_r+0x24>

0800b114 <__smakebuf_r>:
 800b114:	898b      	ldrh	r3, [r1, #12]
 800b116:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b118:	079d      	lsls	r5, r3, #30
 800b11a:	4606      	mov	r6, r0
 800b11c:	460c      	mov	r4, r1
 800b11e:	d507      	bpl.n	800b130 <__smakebuf_r+0x1c>
 800b120:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b124:	6023      	str	r3, [r4, #0]
 800b126:	6123      	str	r3, [r4, #16]
 800b128:	2301      	movs	r3, #1
 800b12a:	6163      	str	r3, [r4, #20]
 800b12c:	b002      	add	sp, #8
 800b12e:	bd70      	pop	{r4, r5, r6, pc}
 800b130:	ab01      	add	r3, sp, #4
 800b132:	466a      	mov	r2, sp
 800b134:	f7ff ffc8 	bl	800b0c8 <__swhatbuf_r>
 800b138:	9900      	ldr	r1, [sp, #0]
 800b13a:	4605      	mov	r5, r0
 800b13c:	4630      	mov	r0, r6
 800b13e:	f7fe fe7d 	bl	8009e3c <_malloc_r>
 800b142:	b948      	cbnz	r0, 800b158 <__smakebuf_r+0x44>
 800b144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b148:	059a      	lsls	r2, r3, #22
 800b14a:	d4ef      	bmi.n	800b12c <__smakebuf_r+0x18>
 800b14c:	f023 0303 	bic.w	r3, r3, #3
 800b150:	f043 0302 	orr.w	r3, r3, #2
 800b154:	81a3      	strh	r3, [r4, #12]
 800b156:	e7e3      	b.n	800b120 <__smakebuf_r+0xc>
 800b158:	89a3      	ldrh	r3, [r4, #12]
 800b15a:	6020      	str	r0, [r4, #0]
 800b15c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b160:	81a3      	strh	r3, [r4, #12]
 800b162:	9b00      	ldr	r3, [sp, #0]
 800b164:	6163      	str	r3, [r4, #20]
 800b166:	9b01      	ldr	r3, [sp, #4]
 800b168:	6120      	str	r0, [r4, #16]
 800b16a:	b15b      	cbz	r3, 800b184 <__smakebuf_r+0x70>
 800b16c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b170:	4630      	mov	r0, r6
 800b172:	f000 f81d 	bl	800b1b0 <_isatty_r>
 800b176:	b128      	cbz	r0, 800b184 <__smakebuf_r+0x70>
 800b178:	89a3      	ldrh	r3, [r4, #12]
 800b17a:	f023 0303 	bic.w	r3, r3, #3
 800b17e:	f043 0301 	orr.w	r3, r3, #1
 800b182:	81a3      	strh	r3, [r4, #12]
 800b184:	89a3      	ldrh	r3, [r4, #12]
 800b186:	431d      	orrs	r5, r3
 800b188:	81a5      	strh	r5, [r4, #12]
 800b18a:	e7cf      	b.n	800b12c <__smakebuf_r+0x18>

0800b18c <_fstat_r>:
 800b18c:	b538      	push	{r3, r4, r5, lr}
 800b18e:	4d07      	ldr	r5, [pc, #28]	; (800b1ac <_fstat_r+0x20>)
 800b190:	2300      	movs	r3, #0
 800b192:	4604      	mov	r4, r0
 800b194:	4608      	mov	r0, r1
 800b196:	4611      	mov	r1, r2
 800b198:	602b      	str	r3, [r5, #0]
 800b19a:	f7f7 ff9a 	bl	80030d2 <_fstat>
 800b19e:	1c43      	adds	r3, r0, #1
 800b1a0:	d102      	bne.n	800b1a8 <_fstat_r+0x1c>
 800b1a2:	682b      	ldr	r3, [r5, #0]
 800b1a4:	b103      	cbz	r3, 800b1a8 <_fstat_r+0x1c>
 800b1a6:	6023      	str	r3, [r4, #0]
 800b1a8:	bd38      	pop	{r3, r4, r5, pc}
 800b1aa:	bf00      	nop
 800b1ac:	20000fb8 	.word	0x20000fb8

0800b1b0 <_isatty_r>:
 800b1b0:	b538      	push	{r3, r4, r5, lr}
 800b1b2:	4d06      	ldr	r5, [pc, #24]	; (800b1cc <_isatty_r+0x1c>)
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	4604      	mov	r4, r0
 800b1b8:	4608      	mov	r0, r1
 800b1ba:	602b      	str	r3, [r5, #0]
 800b1bc:	f7f7 ff99 	bl	80030f2 <_isatty>
 800b1c0:	1c43      	adds	r3, r0, #1
 800b1c2:	d102      	bne.n	800b1ca <_isatty_r+0x1a>
 800b1c4:	682b      	ldr	r3, [r5, #0]
 800b1c6:	b103      	cbz	r3, 800b1ca <_isatty_r+0x1a>
 800b1c8:	6023      	str	r3, [r4, #0]
 800b1ca:	bd38      	pop	{r3, r4, r5, pc}
 800b1cc:	20000fb8 	.word	0x20000fb8

0800b1d0 <_raise_r>:
 800b1d0:	291f      	cmp	r1, #31
 800b1d2:	b538      	push	{r3, r4, r5, lr}
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	460d      	mov	r5, r1
 800b1d8:	d904      	bls.n	800b1e4 <_raise_r+0x14>
 800b1da:	2316      	movs	r3, #22
 800b1dc:	6003      	str	r3, [r0, #0]
 800b1de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b1e2:	bd38      	pop	{r3, r4, r5, pc}
 800b1e4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b1e6:	b112      	cbz	r2, 800b1ee <_raise_r+0x1e>
 800b1e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1ec:	b94b      	cbnz	r3, 800b202 <_raise_r+0x32>
 800b1ee:	4620      	mov	r0, r4
 800b1f0:	f000 f830 	bl	800b254 <_getpid_r>
 800b1f4:	462a      	mov	r2, r5
 800b1f6:	4601      	mov	r1, r0
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1fe:	f000 b817 	b.w	800b230 <_kill_r>
 800b202:	2b01      	cmp	r3, #1
 800b204:	d00a      	beq.n	800b21c <_raise_r+0x4c>
 800b206:	1c59      	adds	r1, r3, #1
 800b208:	d103      	bne.n	800b212 <_raise_r+0x42>
 800b20a:	2316      	movs	r3, #22
 800b20c:	6003      	str	r3, [r0, #0]
 800b20e:	2001      	movs	r0, #1
 800b210:	e7e7      	b.n	800b1e2 <_raise_r+0x12>
 800b212:	2400      	movs	r4, #0
 800b214:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b218:	4628      	mov	r0, r5
 800b21a:	4798      	blx	r3
 800b21c:	2000      	movs	r0, #0
 800b21e:	e7e0      	b.n	800b1e2 <_raise_r+0x12>

0800b220 <raise>:
 800b220:	4b02      	ldr	r3, [pc, #8]	; (800b22c <raise+0xc>)
 800b222:	4601      	mov	r1, r0
 800b224:	6818      	ldr	r0, [r3, #0]
 800b226:	f7ff bfd3 	b.w	800b1d0 <_raise_r>
 800b22a:	bf00      	nop
 800b22c:	200001f4 	.word	0x200001f4

0800b230 <_kill_r>:
 800b230:	b538      	push	{r3, r4, r5, lr}
 800b232:	4d07      	ldr	r5, [pc, #28]	; (800b250 <_kill_r+0x20>)
 800b234:	2300      	movs	r3, #0
 800b236:	4604      	mov	r4, r0
 800b238:	4608      	mov	r0, r1
 800b23a:	4611      	mov	r1, r2
 800b23c:	602b      	str	r3, [r5, #0]
 800b23e:	f7f7 fee9 	bl	8003014 <_kill>
 800b242:	1c43      	adds	r3, r0, #1
 800b244:	d102      	bne.n	800b24c <_kill_r+0x1c>
 800b246:	682b      	ldr	r3, [r5, #0]
 800b248:	b103      	cbz	r3, 800b24c <_kill_r+0x1c>
 800b24a:	6023      	str	r3, [r4, #0]
 800b24c:	bd38      	pop	{r3, r4, r5, pc}
 800b24e:	bf00      	nop
 800b250:	20000fb8 	.word	0x20000fb8

0800b254 <_getpid_r>:
 800b254:	f7f7 bed6 	b.w	8003004 <_getpid>

0800b258 <roundf>:
 800b258:	ee10 0a10 	vmov	r0, s0
 800b25c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800b260:	3a7f      	subs	r2, #127	; 0x7f
 800b262:	2a16      	cmp	r2, #22
 800b264:	dc15      	bgt.n	800b292 <roundf+0x3a>
 800b266:	2a00      	cmp	r2, #0
 800b268:	da08      	bge.n	800b27c <roundf+0x24>
 800b26a:	3201      	adds	r2, #1
 800b26c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800b270:	d101      	bne.n	800b276 <roundf+0x1e>
 800b272:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800b276:	ee00 3a10 	vmov	s0, r3
 800b27a:	4770      	bx	lr
 800b27c:	4907      	ldr	r1, [pc, #28]	; (800b29c <roundf+0x44>)
 800b27e:	4111      	asrs	r1, r2
 800b280:	4208      	tst	r0, r1
 800b282:	d0fa      	beq.n	800b27a <roundf+0x22>
 800b284:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b288:	4113      	asrs	r3, r2
 800b28a:	4403      	add	r3, r0
 800b28c:	ea23 0301 	bic.w	r3, r3, r1
 800b290:	e7f1      	b.n	800b276 <roundf+0x1e>
 800b292:	2a80      	cmp	r2, #128	; 0x80
 800b294:	d1f1      	bne.n	800b27a <roundf+0x22>
 800b296:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b29a:	4770      	bx	lr
 800b29c:	007fffff 	.word	0x007fffff

0800b2a0 <atan2>:
 800b2a0:	f000 b802 	b.w	800b2a8 <__ieee754_atan2>
 800b2a4:	0000      	movs	r0, r0
	...

0800b2a8 <__ieee754_atan2>:
 800b2a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2ac:	ec57 6b11 	vmov	r6, r7, d1
 800b2b0:	4273      	negs	r3, r6
 800b2b2:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800b430 <__ieee754_atan2+0x188>
 800b2b6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b2ba:	4333      	orrs	r3, r6
 800b2bc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b2c0:	4543      	cmp	r3, r8
 800b2c2:	ec51 0b10 	vmov	r0, r1, d0
 800b2c6:	ee11 5a10 	vmov	r5, s2
 800b2ca:	d80a      	bhi.n	800b2e2 <__ieee754_atan2+0x3a>
 800b2cc:	4244      	negs	r4, r0
 800b2ce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b2d2:	4304      	orrs	r4, r0
 800b2d4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b2d8:	4544      	cmp	r4, r8
 800b2da:	ee10 9a10 	vmov	r9, s0
 800b2de:	468e      	mov	lr, r1
 800b2e0:	d907      	bls.n	800b2f2 <__ieee754_atan2+0x4a>
 800b2e2:	4632      	mov	r2, r6
 800b2e4:	463b      	mov	r3, r7
 800b2e6:	f7f4 ffdb 	bl	80002a0 <__adddf3>
 800b2ea:	ec41 0b10 	vmov	d0, r0, r1
 800b2ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2f2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b2f6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b2fa:	4334      	orrs	r4, r6
 800b2fc:	d103      	bne.n	800b306 <__ieee754_atan2+0x5e>
 800b2fe:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b302:	f000 b8c5 	b.w	800b490 <atan>
 800b306:	17bc      	asrs	r4, r7, #30
 800b308:	f004 0402 	and.w	r4, r4, #2
 800b30c:	ea53 0909 	orrs.w	r9, r3, r9
 800b310:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b314:	d107      	bne.n	800b326 <__ieee754_atan2+0x7e>
 800b316:	2c02      	cmp	r4, #2
 800b318:	d05f      	beq.n	800b3da <__ieee754_atan2+0x132>
 800b31a:	2c03      	cmp	r4, #3
 800b31c:	d1e5      	bne.n	800b2ea <__ieee754_atan2+0x42>
 800b31e:	a140      	add	r1, pc, #256	; (adr r1, 800b420 <__ieee754_atan2+0x178>)
 800b320:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b324:	e7e1      	b.n	800b2ea <__ieee754_atan2+0x42>
 800b326:	4315      	orrs	r5, r2
 800b328:	d106      	bne.n	800b338 <__ieee754_atan2+0x90>
 800b32a:	f1be 0f00 	cmp.w	lr, #0
 800b32e:	da5f      	bge.n	800b3f0 <__ieee754_atan2+0x148>
 800b330:	a13d      	add	r1, pc, #244	; (adr r1, 800b428 <__ieee754_atan2+0x180>)
 800b332:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b336:	e7d8      	b.n	800b2ea <__ieee754_atan2+0x42>
 800b338:	4542      	cmp	r2, r8
 800b33a:	d10f      	bne.n	800b35c <__ieee754_atan2+0xb4>
 800b33c:	4293      	cmp	r3, r2
 800b33e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800b342:	d107      	bne.n	800b354 <__ieee754_atan2+0xac>
 800b344:	2c02      	cmp	r4, #2
 800b346:	d84c      	bhi.n	800b3e2 <__ieee754_atan2+0x13a>
 800b348:	4b33      	ldr	r3, [pc, #204]	; (800b418 <__ieee754_atan2+0x170>)
 800b34a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b34e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b352:	e7ca      	b.n	800b2ea <__ieee754_atan2+0x42>
 800b354:	2c02      	cmp	r4, #2
 800b356:	d848      	bhi.n	800b3ea <__ieee754_atan2+0x142>
 800b358:	4b30      	ldr	r3, [pc, #192]	; (800b41c <__ieee754_atan2+0x174>)
 800b35a:	e7f6      	b.n	800b34a <__ieee754_atan2+0xa2>
 800b35c:	4543      	cmp	r3, r8
 800b35e:	d0e4      	beq.n	800b32a <__ieee754_atan2+0x82>
 800b360:	1a9b      	subs	r3, r3, r2
 800b362:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b366:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b36a:	da1e      	bge.n	800b3aa <__ieee754_atan2+0x102>
 800b36c:	2f00      	cmp	r7, #0
 800b36e:	da01      	bge.n	800b374 <__ieee754_atan2+0xcc>
 800b370:	323c      	adds	r2, #60	; 0x3c
 800b372:	db1e      	blt.n	800b3b2 <__ieee754_atan2+0x10a>
 800b374:	4632      	mov	r2, r6
 800b376:	463b      	mov	r3, r7
 800b378:	f7f5 fa72 	bl	8000860 <__aeabi_ddiv>
 800b37c:	ec41 0b10 	vmov	d0, r0, r1
 800b380:	f000 fa7a 	bl	800b878 <fabs>
 800b384:	f000 f884 	bl	800b490 <atan>
 800b388:	ec51 0b10 	vmov	r0, r1, d0
 800b38c:	2c01      	cmp	r4, #1
 800b38e:	d013      	beq.n	800b3b8 <__ieee754_atan2+0x110>
 800b390:	2c02      	cmp	r4, #2
 800b392:	d015      	beq.n	800b3c0 <__ieee754_atan2+0x118>
 800b394:	2c00      	cmp	r4, #0
 800b396:	d0a8      	beq.n	800b2ea <__ieee754_atan2+0x42>
 800b398:	a317      	add	r3, pc, #92	; (adr r3, 800b3f8 <__ieee754_atan2+0x150>)
 800b39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b39e:	f7f4 ff7d 	bl	800029c <__aeabi_dsub>
 800b3a2:	a317      	add	r3, pc, #92	; (adr r3, 800b400 <__ieee754_atan2+0x158>)
 800b3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a8:	e014      	b.n	800b3d4 <__ieee754_atan2+0x12c>
 800b3aa:	a117      	add	r1, pc, #92	; (adr r1, 800b408 <__ieee754_atan2+0x160>)
 800b3ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3b0:	e7ec      	b.n	800b38c <__ieee754_atan2+0xe4>
 800b3b2:	2000      	movs	r0, #0
 800b3b4:	2100      	movs	r1, #0
 800b3b6:	e7e9      	b.n	800b38c <__ieee754_atan2+0xe4>
 800b3b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b3bc:	4619      	mov	r1, r3
 800b3be:	e794      	b.n	800b2ea <__ieee754_atan2+0x42>
 800b3c0:	a30d      	add	r3, pc, #52	; (adr r3, 800b3f8 <__ieee754_atan2+0x150>)
 800b3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c6:	f7f4 ff69 	bl	800029c <__aeabi_dsub>
 800b3ca:	4602      	mov	r2, r0
 800b3cc:	460b      	mov	r3, r1
 800b3ce:	a10c      	add	r1, pc, #48	; (adr r1, 800b400 <__ieee754_atan2+0x158>)
 800b3d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3d4:	f7f4 ff62 	bl	800029c <__aeabi_dsub>
 800b3d8:	e787      	b.n	800b2ea <__ieee754_atan2+0x42>
 800b3da:	a109      	add	r1, pc, #36	; (adr r1, 800b400 <__ieee754_atan2+0x158>)
 800b3dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3e0:	e783      	b.n	800b2ea <__ieee754_atan2+0x42>
 800b3e2:	a10b      	add	r1, pc, #44	; (adr r1, 800b410 <__ieee754_atan2+0x168>)
 800b3e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3e8:	e77f      	b.n	800b2ea <__ieee754_atan2+0x42>
 800b3ea:	2000      	movs	r0, #0
 800b3ec:	2100      	movs	r1, #0
 800b3ee:	e77c      	b.n	800b2ea <__ieee754_atan2+0x42>
 800b3f0:	a105      	add	r1, pc, #20	; (adr r1, 800b408 <__ieee754_atan2+0x160>)
 800b3f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3f6:	e778      	b.n	800b2ea <__ieee754_atan2+0x42>
 800b3f8:	33145c07 	.word	0x33145c07
 800b3fc:	3ca1a626 	.word	0x3ca1a626
 800b400:	54442d18 	.word	0x54442d18
 800b404:	400921fb 	.word	0x400921fb
 800b408:	54442d18 	.word	0x54442d18
 800b40c:	3ff921fb 	.word	0x3ff921fb
 800b410:	54442d18 	.word	0x54442d18
 800b414:	3fe921fb 	.word	0x3fe921fb
 800b418:	0800e4d8 	.word	0x0800e4d8
 800b41c:	0800e4f0 	.word	0x0800e4f0
 800b420:	54442d18 	.word	0x54442d18
 800b424:	c00921fb 	.word	0xc00921fb
 800b428:	54442d18 	.word	0x54442d18
 800b42c:	bff921fb 	.word	0xbff921fb
 800b430:	7ff00000 	.word	0x7ff00000

0800b434 <sqrt>:
 800b434:	b538      	push	{r3, r4, r5, lr}
 800b436:	ed2d 8b02 	vpush	{d8}
 800b43a:	ec55 4b10 	vmov	r4, r5, d0
 800b43e:	f000 fa7f 	bl	800b940 <__ieee754_sqrt>
 800b442:	4622      	mov	r2, r4
 800b444:	462b      	mov	r3, r5
 800b446:	4620      	mov	r0, r4
 800b448:	4629      	mov	r1, r5
 800b44a:	eeb0 8a40 	vmov.f32	s16, s0
 800b44e:	eef0 8a60 	vmov.f32	s17, s1
 800b452:	f7f5 fb75 	bl	8000b40 <__aeabi_dcmpun>
 800b456:	b990      	cbnz	r0, 800b47e <sqrt+0x4a>
 800b458:	2200      	movs	r2, #0
 800b45a:	2300      	movs	r3, #0
 800b45c:	4620      	mov	r0, r4
 800b45e:	4629      	mov	r1, r5
 800b460:	f7f5 fb46 	bl	8000af0 <__aeabi_dcmplt>
 800b464:	b158      	cbz	r0, 800b47e <sqrt+0x4a>
 800b466:	f7fd f935 	bl	80086d4 <__errno>
 800b46a:	2321      	movs	r3, #33	; 0x21
 800b46c:	6003      	str	r3, [r0, #0]
 800b46e:	2200      	movs	r2, #0
 800b470:	2300      	movs	r3, #0
 800b472:	4610      	mov	r0, r2
 800b474:	4619      	mov	r1, r3
 800b476:	f7f5 f9f3 	bl	8000860 <__aeabi_ddiv>
 800b47a:	ec41 0b18 	vmov	d8, r0, r1
 800b47e:	eeb0 0a48 	vmov.f32	s0, s16
 800b482:	eef0 0a68 	vmov.f32	s1, s17
 800b486:	ecbd 8b02 	vpop	{d8}
 800b48a:	bd38      	pop	{r3, r4, r5, pc}
 800b48c:	0000      	movs	r0, r0
	...

0800b490 <atan>:
 800b490:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b494:	ec55 4b10 	vmov	r4, r5, d0
 800b498:	4bc3      	ldr	r3, [pc, #780]	; (800b7a8 <atan+0x318>)
 800b49a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b49e:	429e      	cmp	r6, r3
 800b4a0:	46ab      	mov	fp, r5
 800b4a2:	dd18      	ble.n	800b4d6 <atan+0x46>
 800b4a4:	4bc1      	ldr	r3, [pc, #772]	; (800b7ac <atan+0x31c>)
 800b4a6:	429e      	cmp	r6, r3
 800b4a8:	dc01      	bgt.n	800b4ae <atan+0x1e>
 800b4aa:	d109      	bne.n	800b4c0 <atan+0x30>
 800b4ac:	b144      	cbz	r4, 800b4c0 <atan+0x30>
 800b4ae:	4622      	mov	r2, r4
 800b4b0:	462b      	mov	r3, r5
 800b4b2:	4620      	mov	r0, r4
 800b4b4:	4629      	mov	r1, r5
 800b4b6:	f7f4 fef3 	bl	80002a0 <__adddf3>
 800b4ba:	4604      	mov	r4, r0
 800b4bc:	460d      	mov	r5, r1
 800b4be:	e006      	b.n	800b4ce <atan+0x3e>
 800b4c0:	f1bb 0f00 	cmp.w	fp, #0
 800b4c4:	f300 8131 	bgt.w	800b72a <atan+0x29a>
 800b4c8:	a59b      	add	r5, pc, #620	; (adr r5, 800b738 <atan+0x2a8>)
 800b4ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b4ce:	ec45 4b10 	vmov	d0, r4, r5
 800b4d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4d6:	4bb6      	ldr	r3, [pc, #728]	; (800b7b0 <atan+0x320>)
 800b4d8:	429e      	cmp	r6, r3
 800b4da:	dc14      	bgt.n	800b506 <atan+0x76>
 800b4dc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b4e0:	429e      	cmp	r6, r3
 800b4e2:	dc0d      	bgt.n	800b500 <atan+0x70>
 800b4e4:	a396      	add	r3, pc, #600	; (adr r3, 800b740 <atan+0x2b0>)
 800b4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ea:	ee10 0a10 	vmov	r0, s0
 800b4ee:	4629      	mov	r1, r5
 800b4f0:	f7f4 fed6 	bl	80002a0 <__adddf3>
 800b4f4:	4baf      	ldr	r3, [pc, #700]	; (800b7b4 <atan+0x324>)
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	f7f5 fb18 	bl	8000b2c <__aeabi_dcmpgt>
 800b4fc:	2800      	cmp	r0, #0
 800b4fe:	d1e6      	bne.n	800b4ce <atan+0x3e>
 800b500:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800b504:	e02b      	b.n	800b55e <atan+0xce>
 800b506:	f000 f9b7 	bl	800b878 <fabs>
 800b50a:	4bab      	ldr	r3, [pc, #684]	; (800b7b8 <atan+0x328>)
 800b50c:	429e      	cmp	r6, r3
 800b50e:	ec55 4b10 	vmov	r4, r5, d0
 800b512:	f300 80bf 	bgt.w	800b694 <atan+0x204>
 800b516:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b51a:	429e      	cmp	r6, r3
 800b51c:	f300 80a0 	bgt.w	800b660 <atan+0x1d0>
 800b520:	ee10 2a10 	vmov	r2, s0
 800b524:	ee10 0a10 	vmov	r0, s0
 800b528:	462b      	mov	r3, r5
 800b52a:	4629      	mov	r1, r5
 800b52c:	f7f4 feb8 	bl	80002a0 <__adddf3>
 800b530:	4ba0      	ldr	r3, [pc, #640]	; (800b7b4 <atan+0x324>)
 800b532:	2200      	movs	r2, #0
 800b534:	f7f4 feb2 	bl	800029c <__aeabi_dsub>
 800b538:	2200      	movs	r2, #0
 800b53a:	4606      	mov	r6, r0
 800b53c:	460f      	mov	r7, r1
 800b53e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b542:	4620      	mov	r0, r4
 800b544:	4629      	mov	r1, r5
 800b546:	f7f4 feab 	bl	80002a0 <__adddf3>
 800b54a:	4602      	mov	r2, r0
 800b54c:	460b      	mov	r3, r1
 800b54e:	4630      	mov	r0, r6
 800b550:	4639      	mov	r1, r7
 800b552:	f7f5 f985 	bl	8000860 <__aeabi_ddiv>
 800b556:	f04f 0a00 	mov.w	sl, #0
 800b55a:	4604      	mov	r4, r0
 800b55c:	460d      	mov	r5, r1
 800b55e:	4622      	mov	r2, r4
 800b560:	462b      	mov	r3, r5
 800b562:	4620      	mov	r0, r4
 800b564:	4629      	mov	r1, r5
 800b566:	f7f5 f851 	bl	800060c <__aeabi_dmul>
 800b56a:	4602      	mov	r2, r0
 800b56c:	460b      	mov	r3, r1
 800b56e:	4680      	mov	r8, r0
 800b570:	4689      	mov	r9, r1
 800b572:	f7f5 f84b 	bl	800060c <__aeabi_dmul>
 800b576:	a374      	add	r3, pc, #464	; (adr r3, 800b748 <atan+0x2b8>)
 800b578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b57c:	4606      	mov	r6, r0
 800b57e:	460f      	mov	r7, r1
 800b580:	f7f5 f844 	bl	800060c <__aeabi_dmul>
 800b584:	a372      	add	r3, pc, #456	; (adr r3, 800b750 <atan+0x2c0>)
 800b586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b58a:	f7f4 fe89 	bl	80002a0 <__adddf3>
 800b58e:	4632      	mov	r2, r6
 800b590:	463b      	mov	r3, r7
 800b592:	f7f5 f83b 	bl	800060c <__aeabi_dmul>
 800b596:	a370      	add	r3, pc, #448	; (adr r3, 800b758 <atan+0x2c8>)
 800b598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59c:	f7f4 fe80 	bl	80002a0 <__adddf3>
 800b5a0:	4632      	mov	r2, r6
 800b5a2:	463b      	mov	r3, r7
 800b5a4:	f7f5 f832 	bl	800060c <__aeabi_dmul>
 800b5a8:	a36d      	add	r3, pc, #436	; (adr r3, 800b760 <atan+0x2d0>)
 800b5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ae:	f7f4 fe77 	bl	80002a0 <__adddf3>
 800b5b2:	4632      	mov	r2, r6
 800b5b4:	463b      	mov	r3, r7
 800b5b6:	f7f5 f829 	bl	800060c <__aeabi_dmul>
 800b5ba:	a36b      	add	r3, pc, #428	; (adr r3, 800b768 <atan+0x2d8>)
 800b5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c0:	f7f4 fe6e 	bl	80002a0 <__adddf3>
 800b5c4:	4632      	mov	r2, r6
 800b5c6:	463b      	mov	r3, r7
 800b5c8:	f7f5 f820 	bl	800060c <__aeabi_dmul>
 800b5cc:	a368      	add	r3, pc, #416	; (adr r3, 800b770 <atan+0x2e0>)
 800b5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d2:	f7f4 fe65 	bl	80002a0 <__adddf3>
 800b5d6:	4642      	mov	r2, r8
 800b5d8:	464b      	mov	r3, r9
 800b5da:	f7f5 f817 	bl	800060c <__aeabi_dmul>
 800b5de:	a366      	add	r3, pc, #408	; (adr r3, 800b778 <atan+0x2e8>)
 800b5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e4:	4680      	mov	r8, r0
 800b5e6:	4689      	mov	r9, r1
 800b5e8:	4630      	mov	r0, r6
 800b5ea:	4639      	mov	r1, r7
 800b5ec:	f7f5 f80e 	bl	800060c <__aeabi_dmul>
 800b5f0:	a363      	add	r3, pc, #396	; (adr r3, 800b780 <atan+0x2f0>)
 800b5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f6:	f7f4 fe51 	bl	800029c <__aeabi_dsub>
 800b5fa:	4632      	mov	r2, r6
 800b5fc:	463b      	mov	r3, r7
 800b5fe:	f7f5 f805 	bl	800060c <__aeabi_dmul>
 800b602:	a361      	add	r3, pc, #388	; (adr r3, 800b788 <atan+0x2f8>)
 800b604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b608:	f7f4 fe48 	bl	800029c <__aeabi_dsub>
 800b60c:	4632      	mov	r2, r6
 800b60e:	463b      	mov	r3, r7
 800b610:	f7f4 fffc 	bl	800060c <__aeabi_dmul>
 800b614:	a35e      	add	r3, pc, #376	; (adr r3, 800b790 <atan+0x300>)
 800b616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b61a:	f7f4 fe3f 	bl	800029c <__aeabi_dsub>
 800b61e:	4632      	mov	r2, r6
 800b620:	463b      	mov	r3, r7
 800b622:	f7f4 fff3 	bl	800060c <__aeabi_dmul>
 800b626:	a35c      	add	r3, pc, #368	; (adr r3, 800b798 <atan+0x308>)
 800b628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b62c:	f7f4 fe36 	bl	800029c <__aeabi_dsub>
 800b630:	4632      	mov	r2, r6
 800b632:	463b      	mov	r3, r7
 800b634:	f7f4 ffea 	bl	800060c <__aeabi_dmul>
 800b638:	4602      	mov	r2, r0
 800b63a:	460b      	mov	r3, r1
 800b63c:	4640      	mov	r0, r8
 800b63e:	4649      	mov	r1, r9
 800b640:	f7f4 fe2e 	bl	80002a0 <__adddf3>
 800b644:	4622      	mov	r2, r4
 800b646:	462b      	mov	r3, r5
 800b648:	f7f4 ffe0 	bl	800060c <__aeabi_dmul>
 800b64c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800b650:	4602      	mov	r2, r0
 800b652:	460b      	mov	r3, r1
 800b654:	d14b      	bne.n	800b6ee <atan+0x25e>
 800b656:	4620      	mov	r0, r4
 800b658:	4629      	mov	r1, r5
 800b65a:	f7f4 fe1f 	bl	800029c <__aeabi_dsub>
 800b65e:	e72c      	b.n	800b4ba <atan+0x2a>
 800b660:	ee10 0a10 	vmov	r0, s0
 800b664:	4b53      	ldr	r3, [pc, #332]	; (800b7b4 <atan+0x324>)
 800b666:	2200      	movs	r2, #0
 800b668:	4629      	mov	r1, r5
 800b66a:	f7f4 fe17 	bl	800029c <__aeabi_dsub>
 800b66e:	4b51      	ldr	r3, [pc, #324]	; (800b7b4 <atan+0x324>)
 800b670:	4606      	mov	r6, r0
 800b672:	460f      	mov	r7, r1
 800b674:	2200      	movs	r2, #0
 800b676:	4620      	mov	r0, r4
 800b678:	4629      	mov	r1, r5
 800b67a:	f7f4 fe11 	bl	80002a0 <__adddf3>
 800b67e:	4602      	mov	r2, r0
 800b680:	460b      	mov	r3, r1
 800b682:	4630      	mov	r0, r6
 800b684:	4639      	mov	r1, r7
 800b686:	f7f5 f8eb 	bl	8000860 <__aeabi_ddiv>
 800b68a:	f04f 0a01 	mov.w	sl, #1
 800b68e:	4604      	mov	r4, r0
 800b690:	460d      	mov	r5, r1
 800b692:	e764      	b.n	800b55e <atan+0xce>
 800b694:	4b49      	ldr	r3, [pc, #292]	; (800b7bc <atan+0x32c>)
 800b696:	429e      	cmp	r6, r3
 800b698:	da1d      	bge.n	800b6d6 <atan+0x246>
 800b69a:	ee10 0a10 	vmov	r0, s0
 800b69e:	4b48      	ldr	r3, [pc, #288]	; (800b7c0 <atan+0x330>)
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	4629      	mov	r1, r5
 800b6a4:	f7f4 fdfa 	bl	800029c <__aeabi_dsub>
 800b6a8:	4b45      	ldr	r3, [pc, #276]	; (800b7c0 <atan+0x330>)
 800b6aa:	4606      	mov	r6, r0
 800b6ac:	460f      	mov	r7, r1
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	4620      	mov	r0, r4
 800b6b2:	4629      	mov	r1, r5
 800b6b4:	f7f4 ffaa 	bl	800060c <__aeabi_dmul>
 800b6b8:	4b3e      	ldr	r3, [pc, #248]	; (800b7b4 <atan+0x324>)
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	f7f4 fdf0 	bl	80002a0 <__adddf3>
 800b6c0:	4602      	mov	r2, r0
 800b6c2:	460b      	mov	r3, r1
 800b6c4:	4630      	mov	r0, r6
 800b6c6:	4639      	mov	r1, r7
 800b6c8:	f7f5 f8ca 	bl	8000860 <__aeabi_ddiv>
 800b6cc:	f04f 0a02 	mov.w	sl, #2
 800b6d0:	4604      	mov	r4, r0
 800b6d2:	460d      	mov	r5, r1
 800b6d4:	e743      	b.n	800b55e <atan+0xce>
 800b6d6:	462b      	mov	r3, r5
 800b6d8:	ee10 2a10 	vmov	r2, s0
 800b6dc:	4939      	ldr	r1, [pc, #228]	; (800b7c4 <atan+0x334>)
 800b6de:	2000      	movs	r0, #0
 800b6e0:	f7f5 f8be 	bl	8000860 <__aeabi_ddiv>
 800b6e4:	f04f 0a03 	mov.w	sl, #3
 800b6e8:	4604      	mov	r4, r0
 800b6ea:	460d      	mov	r5, r1
 800b6ec:	e737      	b.n	800b55e <atan+0xce>
 800b6ee:	4b36      	ldr	r3, [pc, #216]	; (800b7c8 <atan+0x338>)
 800b6f0:	4e36      	ldr	r6, [pc, #216]	; (800b7cc <atan+0x33c>)
 800b6f2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6fa:	f7f4 fdcf 	bl	800029c <__aeabi_dsub>
 800b6fe:	4622      	mov	r2, r4
 800b700:	462b      	mov	r3, r5
 800b702:	f7f4 fdcb 	bl	800029c <__aeabi_dsub>
 800b706:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b70a:	4602      	mov	r2, r0
 800b70c:	460b      	mov	r3, r1
 800b70e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b712:	f7f4 fdc3 	bl	800029c <__aeabi_dsub>
 800b716:	f1bb 0f00 	cmp.w	fp, #0
 800b71a:	4604      	mov	r4, r0
 800b71c:	460d      	mov	r5, r1
 800b71e:	f6bf aed6 	bge.w	800b4ce <atan+0x3e>
 800b722:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b726:	461d      	mov	r5, r3
 800b728:	e6d1      	b.n	800b4ce <atan+0x3e>
 800b72a:	a51d      	add	r5, pc, #116	; (adr r5, 800b7a0 <atan+0x310>)
 800b72c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b730:	e6cd      	b.n	800b4ce <atan+0x3e>
 800b732:	bf00      	nop
 800b734:	f3af 8000 	nop.w
 800b738:	54442d18 	.word	0x54442d18
 800b73c:	bff921fb 	.word	0xbff921fb
 800b740:	8800759c 	.word	0x8800759c
 800b744:	7e37e43c 	.word	0x7e37e43c
 800b748:	e322da11 	.word	0xe322da11
 800b74c:	3f90ad3a 	.word	0x3f90ad3a
 800b750:	24760deb 	.word	0x24760deb
 800b754:	3fa97b4b 	.word	0x3fa97b4b
 800b758:	a0d03d51 	.word	0xa0d03d51
 800b75c:	3fb10d66 	.word	0x3fb10d66
 800b760:	c54c206e 	.word	0xc54c206e
 800b764:	3fb745cd 	.word	0x3fb745cd
 800b768:	920083ff 	.word	0x920083ff
 800b76c:	3fc24924 	.word	0x3fc24924
 800b770:	5555550d 	.word	0x5555550d
 800b774:	3fd55555 	.word	0x3fd55555
 800b778:	2c6a6c2f 	.word	0x2c6a6c2f
 800b77c:	bfa2b444 	.word	0xbfa2b444
 800b780:	52defd9a 	.word	0x52defd9a
 800b784:	3fadde2d 	.word	0x3fadde2d
 800b788:	af749a6d 	.word	0xaf749a6d
 800b78c:	3fb3b0f2 	.word	0x3fb3b0f2
 800b790:	fe231671 	.word	0xfe231671
 800b794:	3fbc71c6 	.word	0x3fbc71c6
 800b798:	9998ebc4 	.word	0x9998ebc4
 800b79c:	3fc99999 	.word	0x3fc99999
 800b7a0:	54442d18 	.word	0x54442d18
 800b7a4:	3ff921fb 	.word	0x3ff921fb
 800b7a8:	440fffff 	.word	0x440fffff
 800b7ac:	7ff00000 	.word	0x7ff00000
 800b7b0:	3fdbffff 	.word	0x3fdbffff
 800b7b4:	3ff00000 	.word	0x3ff00000
 800b7b8:	3ff2ffff 	.word	0x3ff2ffff
 800b7bc:	40038000 	.word	0x40038000
 800b7c0:	3ff80000 	.word	0x3ff80000
 800b7c4:	bff00000 	.word	0xbff00000
 800b7c8:	0800e528 	.word	0x0800e528
 800b7cc:	0800e508 	.word	0x0800e508

0800b7d0 <cos>:
 800b7d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7d2:	ec53 2b10 	vmov	r2, r3, d0
 800b7d6:	4826      	ldr	r0, [pc, #152]	; (800b870 <cos+0xa0>)
 800b7d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b7dc:	4281      	cmp	r1, r0
 800b7de:	dc06      	bgt.n	800b7ee <cos+0x1e>
 800b7e0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800b868 <cos+0x98>
 800b7e4:	b005      	add	sp, #20
 800b7e6:	f85d eb04 	ldr.w	lr, [sp], #4
 800b7ea:	f000 bf5d 	b.w	800c6a8 <__kernel_cos>
 800b7ee:	4821      	ldr	r0, [pc, #132]	; (800b874 <cos+0xa4>)
 800b7f0:	4281      	cmp	r1, r0
 800b7f2:	dd09      	ble.n	800b808 <cos+0x38>
 800b7f4:	ee10 0a10 	vmov	r0, s0
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	f7f4 fd4f 	bl	800029c <__aeabi_dsub>
 800b7fe:	ec41 0b10 	vmov	d0, r0, r1
 800b802:	b005      	add	sp, #20
 800b804:	f85d fb04 	ldr.w	pc, [sp], #4
 800b808:	4668      	mov	r0, sp
 800b80a:	f000 f9f5 	bl	800bbf8 <__ieee754_rem_pio2>
 800b80e:	f000 0003 	and.w	r0, r0, #3
 800b812:	2801      	cmp	r0, #1
 800b814:	d00b      	beq.n	800b82e <cos+0x5e>
 800b816:	2802      	cmp	r0, #2
 800b818:	d016      	beq.n	800b848 <cos+0x78>
 800b81a:	b9e0      	cbnz	r0, 800b856 <cos+0x86>
 800b81c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b820:	ed9d 0b00 	vldr	d0, [sp]
 800b824:	f000 ff40 	bl	800c6a8 <__kernel_cos>
 800b828:	ec51 0b10 	vmov	r0, r1, d0
 800b82c:	e7e7      	b.n	800b7fe <cos+0x2e>
 800b82e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b832:	ed9d 0b00 	vldr	d0, [sp]
 800b836:	f000 ffff 	bl	800c838 <__kernel_sin>
 800b83a:	ec53 2b10 	vmov	r2, r3, d0
 800b83e:	ee10 0a10 	vmov	r0, s0
 800b842:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b846:	e7da      	b.n	800b7fe <cos+0x2e>
 800b848:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b84c:	ed9d 0b00 	vldr	d0, [sp]
 800b850:	f000 ff2a 	bl	800c6a8 <__kernel_cos>
 800b854:	e7f1      	b.n	800b83a <cos+0x6a>
 800b856:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b85a:	ed9d 0b00 	vldr	d0, [sp]
 800b85e:	2001      	movs	r0, #1
 800b860:	f000 ffea 	bl	800c838 <__kernel_sin>
 800b864:	e7e0      	b.n	800b828 <cos+0x58>
 800b866:	bf00      	nop
	...
 800b870:	3fe921fb 	.word	0x3fe921fb
 800b874:	7fefffff 	.word	0x7fefffff

0800b878 <fabs>:
 800b878:	ec51 0b10 	vmov	r0, r1, d0
 800b87c:	ee10 2a10 	vmov	r2, s0
 800b880:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b884:	ec43 2b10 	vmov	d0, r2, r3
 800b888:	4770      	bx	lr
 800b88a:	0000      	movs	r0, r0
 800b88c:	0000      	movs	r0, r0
	...

0800b890 <sin>:
 800b890:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b892:	ec53 2b10 	vmov	r2, r3, d0
 800b896:	4828      	ldr	r0, [pc, #160]	; (800b938 <sin+0xa8>)
 800b898:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b89c:	4281      	cmp	r1, r0
 800b89e:	dc07      	bgt.n	800b8b0 <sin+0x20>
 800b8a0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b930 <sin+0xa0>
 800b8a4:	2000      	movs	r0, #0
 800b8a6:	b005      	add	sp, #20
 800b8a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8ac:	f000 bfc4 	b.w	800c838 <__kernel_sin>
 800b8b0:	4822      	ldr	r0, [pc, #136]	; (800b93c <sin+0xac>)
 800b8b2:	4281      	cmp	r1, r0
 800b8b4:	dd09      	ble.n	800b8ca <sin+0x3a>
 800b8b6:	ee10 0a10 	vmov	r0, s0
 800b8ba:	4619      	mov	r1, r3
 800b8bc:	f7f4 fcee 	bl	800029c <__aeabi_dsub>
 800b8c0:	ec41 0b10 	vmov	d0, r0, r1
 800b8c4:	b005      	add	sp, #20
 800b8c6:	f85d fb04 	ldr.w	pc, [sp], #4
 800b8ca:	4668      	mov	r0, sp
 800b8cc:	f000 f994 	bl	800bbf8 <__ieee754_rem_pio2>
 800b8d0:	f000 0003 	and.w	r0, r0, #3
 800b8d4:	2801      	cmp	r0, #1
 800b8d6:	d00c      	beq.n	800b8f2 <sin+0x62>
 800b8d8:	2802      	cmp	r0, #2
 800b8da:	d011      	beq.n	800b900 <sin+0x70>
 800b8dc:	b9f0      	cbnz	r0, 800b91c <sin+0x8c>
 800b8de:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b8e2:	ed9d 0b00 	vldr	d0, [sp]
 800b8e6:	2001      	movs	r0, #1
 800b8e8:	f000 ffa6 	bl	800c838 <__kernel_sin>
 800b8ec:	ec51 0b10 	vmov	r0, r1, d0
 800b8f0:	e7e6      	b.n	800b8c0 <sin+0x30>
 800b8f2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b8f6:	ed9d 0b00 	vldr	d0, [sp]
 800b8fa:	f000 fed5 	bl	800c6a8 <__kernel_cos>
 800b8fe:	e7f5      	b.n	800b8ec <sin+0x5c>
 800b900:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b904:	ed9d 0b00 	vldr	d0, [sp]
 800b908:	2001      	movs	r0, #1
 800b90a:	f000 ff95 	bl	800c838 <__kernel_sin>
 800b90e:	ec53 2b10 	vmov	r2, r3, d0
 800b912:	ee10 0a10 	vmov	r0, s0
 800b916:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b91a:	e7d1      	b.n	800b8c0 <sin+0x30>
 800b91c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b920:	ed9d 0b00 	vldr	d0, [sp]
 800b924:	f000 fec0 	bl	800c6a8 <__kernel_cos>
 800b928:	e7f1      	b.n	800b90e <sin+0x7e>
 800b92a:	bf00      	nop
 800b92c:	f3af 8000 	nop.w
	...
 800b938:	3fe921fb 	.word	0x3fe921fb
 800b93c:	7fefffff 	.word	0x7fefffff

0800b940 <__ieee754_sqrt>:
 800b940:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b944:	ec55 4b10 	vmov	r4, r5, d0
 800b948:	4e67      	ldr	r6, [pc, #412]	; (800bae8 <__ieee754_sqrt+0x1a8>)
 800b94a:	43ae      	bics	r6, r5
 800b94c:	ee10 0a10 	vmov	r0, s0
 800b950:	ee10 2a10 	vmov	r2, s0
 800b954:	4629      	mov	r1, r5
 800b956:	462b      	mov	r3, r5
 800b958:	d10d      	bne.n	800b976 <__ieee754_sqrt+0x36>
 800b95a:	f7f4 fe57 	bl	800060c <__aeabi_dmul>
 800b95e:	4602      	mov	r2, r0
 800b960:	460b      	mov	r3, r1
 800b962:	4620      	mov	r0, r4
 800b964:	4629      	mov	r1, r5
 800b966:	f7f4 fc9b 	bl	80002a0 <__adddf3>
 800b96a:	4604      	mov	r4, r0
 800b96c:	460d      	mov	r5, r1
 800b96e:	ec45 4b10 	vmov	d0, r4, r5
 800b972:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b976:	2d00      	cmp	r5, #0
 800b978:	dc0b      	bgt.n	800b992 <__ieee754_sqrt+0x52>
 800b97a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b97e:	4326      	orrs	r6, r4
 800b980:	d0f5      	beq.n	800b96e <__ieee754_sqrt+0x2e>
 800b982:	b135      	cbz	r5, 800b992 <__ieee754_sqrt+0x52>
 800b984:	f7f4 fc8a 	bl	800029c <__aeabi_dsub>
 800b988:	4602      	mov	r2, r0
 800b98a:	460b      	mov	r3, r1
 800b98c:	f7f4 ff68 	bl	8000860 <__aeabi_ddiv>
 800b990:	e7eb      	b.n	800b96a <__ieee754_sqrt+0x2a>
 800b992:	1509      	asrs	r1, r1, #20
 800b994:	f000 808d 	beq.w	800bab2 <__ieee754_sqrt+0x172>
 800b998:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b99c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800b9a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b9a4:	07c9      	lsls	r1, r1, #31
 800b9a6:	bf5c      	itt	pl
 800b9a8:	005b      	lslpl	r3, r3, #1
 800b9aa:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800b9ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b9b2:	bf58      	it	pl
 800b9b4:	0052      	lslpl	r2, r2, #1
 800b9b6:	2500      	movs	r5, #0
 800b9b8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b9bc:	1076      	asrs	r6, r6, #1
 800b9be:	0052      	lsls	r2, r2, #1
 800b9c0:	f04f 0e16 	mov.w	lr, #22
 800b9c4:	46ac      	mov	ip, r5
 800b9c6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b9ca:	eb0c 0001 	add.w	r0, ip, r1
 800b9ce:	4298      	cmp	r0, r3
 800b9d0:	bfde      	ittt	le
 800b9d2:	1a1b      	suble	r3, r3, r0
 800b9d4:	eb00 0c01 	addle.w	ip, r0, r1
 800b9d8:	186d      	addle	r5, r5, r1
 800b9da:	005b      	lsls	r3, r3, #1
 800b9dc:	f1be 0e01 	subs.w	lr, lr, #1
 800b9e0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b9e4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b9e8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b9ec:	d1ed      	bne.n	800b9ca <__ieee754_sqrt+0x8a>
 800b9ee:	4674      	mov	r4, lr
 800b9f0:	2720      	movs	r7, #32
 800b9f2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800b9f6:	4563      	cmp	r3, ip
 800b9f8:	eb01 000e 	add.w	r0, r1, lr
 800b9fc:	dc02      	bgt.n	800ba04 <__ieee754_sqrt+0xc4>
 800b9fe:	d113      	bne.n	800ba28 <__ieee754_sqrt+0xe8>
 800ba00:	4290      	cmp	r0, r2
 800ba02:	d811      	bhi.n	800ba28 <__ieee754_sqrt+0xe8>
 800ba04:	2800      	cmp	r0, #0
 800ba06:	eb00 0e01 	add.w	lr, r0, r1
 800ba0a:	da57      	bge.n	800babc <__ieee754_sqrt+0x17c>
 800ba0c:	f1be 0f00 	cmp.w	lr, #0
 800ba10:	db54      	blt.n	800babc <__ieee754_sqrt+0x17c>
 800ba12:	f10c 0801 	add.w	r8, ip, #1
 800ba16:	eba3 030c 	sub.w	r3, r3, ip
 800ba1a:	4290      	cmp	r0, r2
 800ba1c:	bf88      	it	hi
 800ba1e:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800ba22:	1a12      	subs	r2, r2, r0
 800ba24:	440c      	add	r4, r1
 800ba26:	46c4      	mov	ip, r8
 800ba28:	005b      	lsls	r3, r3, #1
 800ba2a:	3f01      	subs	r7, #1
 800ba2c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ba30:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ba34:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800ba38:	d1dd      	bne.n	800b9f6 <__ieee754_sqrt+0xb6>
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	d01b      	beq.n	800ba76 <__ieee754_sqrt+0x136>
 800ba3e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800baec <__ieee754_sqrt+0x1ac>
 800ba42:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800baf0 <__ieee754_sqrt+0x1b0>
 800ba46:	e9da 0100 	ldrd	r0, r1, [sl]
 800ba4a:	e9db 2300 	ldrd	r2, r3, [fp]
 800ba4e:	f7f4 fc25 	bl	800029c <__aeabi_dsub>
 800ba52:	e9da 8900 	ldrd	r8, r9, [sl]
 800ba56:	4602      	mov	r2, r0
 800ba58:	460b      	mov	r3, r1
 800ba5a:	4640      	mov	r0, r8
 800ba5c:	4649      	mov	r1, r9
 800ba5e:	f7f5 f851 	bl	8000b04 <__aeabi_dcmple>
 800ba62:	b140      	cbz	r0, 800ba76 <__ieee754_sqrt+0x136>
 800ba64:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800ba68:	e9da 0100 	ldrd	r0, r1, [sl]
 800ba6c:	e9db 2300 	ldrd	r2, r3, [fp]
 800ba70:	d126      	bne.n	800bac0 <__ieee754_sqrt+0x180>
 800ba72:	3501      	adds	r5, #1
 800ba74:	463c      	mov	r4, r7
 800ba76:	106a      	asrs	r2, r5, #1
 800ba78:	0863      	lsrs	r3, r4, #1
 800ba7a:	07e9      	lsls	r1, r5, #31
 800ba7c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800ba80:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800ba84:	bf48      	it	mi
 800ba86:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800ba8a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800ba8e:	461c      	mov	r4, r3
 800ba90:	e76d      	b.n	800b96e <__ieee754_sqrt+0x2e>
 800ba92:	0ad3      	lsrs	r3, r2, #11
 800ba94:	3815      	subs	r0, #21
 800ba96:	0552      	lsls	r2, r2, #21
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d0fa      	beq.n	800ba92 <__ieee754_sqrt+0x152>
 800ba9c:	02dc      	lsls	r4, r3, #11
 800ba9e:	d50a      	bpl.n	800bab6 <__ieee754_sqrt+0x176>
 800baa0:	f1c1 0420 	rsb	r4, r1, #32
 800baa4:	fa22 f404 	lsr.w	r4, r2, r4
 800baa8:	1e4d      	subs	r5, r1, #1
 800baaa:	408a      	lsls	r2, r1
 800baac:	4323      	orrs	r3, r4
 800baae:	1b41      	subs	r1, r0, r5
 800bab0:	e772      	b.n	800b998 <__ieee754_sqrt+0x58>
 800bab2:	4608      	mov	r0, r1
 800bab4:	e7f0      	b.n	800ba98 <__ieee754_sqrt+0x158>
 800bab6:	005b      	lsls	r3, r3, #1
 800bab8:	3101      	adds	r1, #1
 800baba:	e7ef      	b.n	800ba9c <__ieee754_sqrt+0x15c>
 800babc:	46e0      	mov	r8, ip
 800babe:	e7aa      	b.n	800ba16 <__ieee754_sqrt+0xd6>
 800bac0:	f7f4 fbee 	bl	80002a0 <__adddf3>
 800bac4:	e9da 8900 	ldrd	r8, r9, [sl]
 800bac8:	4602      	mov	r2, r0
 800baca:	460b      	mov	r3, r1
 800bacc:	4640      	mov	r0, r8
 800bace:	4649      	mov	r1, r9
 800bad0:	f7f5 f80e 	bl	8000af0 <__aeabi_dcmplt>
 800bad4:	b120      	cbz	r0, 800bae0 <__ieee754_sqrt+0x1a0>
 800bad6:	1ca0      	adds	r0, r4, #2
 800bad8:	bf08      	it	eq
 800bada:	3501      	addeq	r5, #1
 800badc:	3402      	adds	r4, #2
 800bade:	e7ca      	b.n	800ba76 <__ieee754_sqrt+0x136>
 800bae0:	3401      	adds	r4, #1
 800bae2:	f024 0401 	bic.w	r4, r4, #1
 800bae6:	e7c6      	b.n	800ba76 <__ieee754_sqrt+0x136>
 800bae8:	7ff00000 	.word	0x7ff00000
 800baec:	200001f8 	.word	0x200001f8
 800baf0:	20000200 	.word	0x20000200
 800baf4:	00000000 	.word	0x00000000

0800baf8 <floor>:
 800baf8:	ec51 0b10 	vmov	r0, r1, d0
 800bafc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bb00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb04:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800bb08:	2e13      	cmp	r6, #19
 800bb0a:	ee10 5a10 	vmov	r5, s0
 800bb0e:	ee10 8a10 	vmov	r8, s0
 800bb12:	460c      	mov	r4, r1
 800bb14:	dc31      	bgt.n	800bb7a <floor+0x82>
 800bb16:	2e00      	cmp	r6, #0
 800bb18:	da14      	bge.n	800bb44 <floor+0x4c>
 800bb1a:	a333      	add	r3, pc, #204	; (adr r3, 800bbe8 <floor+0xf0>)
 800bb1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb20:	f7f4 fbbe 	bl	80002a0 <__adddf3>
 800bb24:	2200      	movs	r2, #0
 800bb26:	2300      	movs	r3, #0
 800bb28:	f7f5 f800 	bl	8000b2c <__aeabi_dcmpgt>
 800bb2c:	b138      	cbz	r0, 800bb3e <floor+0x46>
 800bb2e:	2c00      	cmp	r4, #0
 800bb30:	da53      	bge.n	800bbda <floor+0xe2>
 800bb32:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800bb36:	4325      	orrs	r5, r4
 800bb38:	d052      	beq.n	800bbe0 <floor+0xe8>
 800bb3a:	4c2d      	ldr	r4, [pc, #180]	; (800bbf0 <floor+0xf8>)
 800bb3c:	2500      	movs	r5, #0
 800bb3e:	4621      	mov	r1, r4
 800bb40:	4628      	mov	r0, r5
 800bb42:	e024      	b.n	800bb8e <floor+0x96>
 800bb44:	4f2b      	ldr	r7, [pc, #172]	; (800bbf4 <floor+0xfc>)
 800bb46:	4137      	asrs	r7, r6
 800bb48:	ea01 0307 	and.w	r3, r1, r7
 800bb4c:	4303      	orrs	r3, r0
 800bb4e:	d01e      	beq.n	800bb8e <floor+0x96>
 800bb50:	a325      	add	r3, pc, #148	; (adr r3, 800bbe8 <floor+0xf0>)
 800bb52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb56:	f7f4 fba3 	bl	80002a0 <__adddf3>
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	f7f4 ffe5 	bl	8000b2c <__aeabi_dcmpgt>
 800bb62:	2800      	cmp	r0, #0
 800bb64:	d0eb      	beq.n	800bb3e <floor+0x46>
 800bb66:	2c00      	cmp	r4, #0
 800bb68:	bfbe      	ittt	lt
 800bb6a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800bb6e:	4133      	asrlt	r3, r6
 800bb70:	18e4      	addlt	r4, r4, r3
 800bb72:	ea24 0407 	bic.w	r4, r4, r7
 800bb76:	2500      	movs	r5, #0
 800bb78:	e7e1      	b.n	800bb3e <floor+0x46>
 800bb7a:	2e33      	cmp	r6, #51	; 0x33
 800bb7c:	dd0b      	ble.n	800bb96 <floor+0x9e>
 800bb7e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bb82:	d104      	bne.n	800bb8e <floor+0x96>
 800bb84:	ee10 2a10 	vmov	r2, s0
 800bb88:	460b      	mov	r3, r1
 800bb8a:	f7f4 fb89 	bl	80002a0 <__adddf3>
 800bb8e:	ec41 0b10 	vmov	d0, r0, r1
 800bb92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb96:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800bb9a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bb9e:	40df      	lsrs	r7, r3
 800bba0:	4238      	tst	r0, r7
 800bba2:	d0f4      	beq.n	800bb8e <floor+0x96>
 800bba4:	a310      	add	r3, pc, #64	; (adr r3, 800bbe8 <floor+0xf0>)
 800bba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbaa:	f7f4 fb79 	bl	80002a0 <__adddf3>
 800bbae:	2200      	movs	r2, #0
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	f7f4 ffbb 	bl	8000b2c <__aeabi_dcmpgt>
 800bbb6:	2800      	cmp	r0, #0
 800bbb8:	d0c1      	beq.n	800bb3e <floor+0x46>
 800bbba:	2c00      	cmp	r4, #0
 800bbbc:	da0a      	bge.n	800bbd4 <floor+0xdc>
 800bbbe:	2e14      	cmp	r6, #20
 800bbc0:	d101      	bne.n	800bbc6 <floor+0xce>
 800bbc2:	3401      	adds	r4, #1
 800bbc4:	e006      	b.n	800bbd4 <floor+0xdc>
 800bbc6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800bbca:	2301      	movs	r3, #1
 800bbcc:	40b3      	lsls	r3, r6
 800bbce:	441d      	add	r5, r3
 800bbd0:	45a8      	cmp	r8, r5
 800bbd2:	d8f6      	bhi.n	800bbc2 <floor+0xca>
 800bbd4:	ea25 0507 	bic.w	r5, r5, r7
 800bbd8:	e7b1      	b.n	800bb3e <floor+0x46>
 800bbda:	2500      	movs	r5, #0
 800bbdc:	462c      	mov	r4, r5
 800bbde:	e7ae      	b.n	800bb3e <floor+0x46>
 800bbe0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800bbe4:	e7ab      	b.n	800bb3e <floor+0x46>
 800bbe6:	bf00      	nop
 800bbe8:	8800759c 	.word	0x8800759c
 800bbec:	7e37e43c 	.word	0x7e37e43c
 800bbf0:	bff00000 	.word	0xbff00000
 800bbf4:	000fffff 	.word	0x000fffff

0800bbf8 <__ieee754_rem_pio2>:
 800bbf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbfc:	ed2d 8b02 	vpush	{d8}
 800bc00:	ec55 4b10 	vmov	r4, r5, d0
 800bc04:	4bca      	ldr	r3, [pc, #808]	; (800bf30 <__ieee754_rem_pio2+0x338>)
 800bc06:	b08b      	sub	sp, #44	; 0x2c
 800bc08:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800bc0c:	4598      	cmp	r8, r3
 800bc0e:	4682      	mov	sl, r0
 800bc10:	9502      	str	r5, [sp, #8]
 800bc12:	dc08      	bgt.n	800bc26 <__ieee754_rem_pio2+0x2e>
 800bc14:	2200      	movs	r2, #0
 800bc16:	2300      	movs	r3, #0
 800bc18:	ed80 0b00 	vstr	d0, [r0]
 800bc1c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bc20:	f04f 0b00 	mov.w	fp, #0
 800bc24:	e028      	b.n	800bc78 <__ieee754_rem_pio2+0x80>
 800bc26:	4bc3      	ldr	r3, [pc, #780]	; (800bf34 <__ieee754_rem_pio2+0x33c>)
 800bc28:	4598      	cmp	r8, r3
 800bc2a:	dc78      	bgt.n	800bd1e <__ieee754_rem_pio2+0x126>
 800bc2c:	9b02      	ldr	r3, [sp, #8]
 800bc2e:	4ec2      	ldr	r6, [pc, #776]	; (800bf38 <__ieee754_rem_pio2+0x340>)
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	ee10 0a10 	vmov	r0, s0
 800bc36:	a3b0      	add	r3, pc, #704	; (adr r3, 800bef8 <__ieee754_rem_pio2+0x300>)
 800bc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3c:	4629      	mov	r1, r5
 800bc3e:	dd39      	ble.n	800bcb4 <__ieee754_rem_pio2+0xbc>
 800bc40:	f7f4 fb2c 	bl	800029c <__aeabi_dsub>
 800bc44:	45b0      	cmp	r8, r6
 800bc46:	4604      	mov	r4, r0
 800bc48:	460d      	mov	r5, r1
 800bc4a:	d01b      	beq.n	800bc84 <__ieee754_rem_pio2+0x8c>
 800bc4c:	a3ac      	add	r3, pc, #688	; (adr r3, 800bf00 <__ieee754_rem_pio2+0x308>)
 800bc4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc52:	f7f4 fb23 	bl	800029c <__aeabi_dsub>
 800bc56:	4602      	mov	r2, r0
 800bc58:	460b      	mov	r3, r1
 800bc5a:	e9ca 2300 	strd	r2, r3, [sl]
 800bc5e:	4620      	mov	r0, r4
 800bc60:	4629      	mov	r1, r5
 800bc62:	f7f4 fb1b 	bl	800029c <__aeabi_dsub>
 800bc66:	a3a6      	add	r3, pc, #664	; (adr r3, 800bf00 <__ieee754_rem_pio2+0x308>)
 800bc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc6c:	f7f4 fb16 	bl	800029c <__aeabi_dsub>
 800bc70:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bc74:	f04f 0b01 	mov.w	fp, #1
 800bc78:	4658      	mov	r0, fp
 800bc7a:	b00b      	add	sp, #44	; 0x2c
 800bc7c:	ecbd 8b02 	vpop	{d8}
 800bc80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc84:	a3a0      	add	r3, pc, #640	; (adr r3, 800bf08 <__ieee754_rem_pio2+0x310>)
 800bc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8a:	f7f4 fb07 	bl	800029c <__aeabi_dsub>
 800bc8e:	a3a0      	add	r3, pc, #640	; (adr r3, 800bf10 <__ieee754_rem_pio2+0x318>)
 800bc90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc94:	4604      	mov	r4, r0
 800bc96:	460d      	mov	r5, r1
 800bc98:	f7f4 fb00 	bl	800029c <__aeabi_dsub>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	460b      	mov	r3, r1
 800bca0:	e9ca 2300 	strd	r2, r3, [sl]
 800bca4:	4620      	mov	r0, r4
 800bca6:	4629      	mov	r1, r5
 800bca8:	f7f4 faf8 	bl	800029c <__aeabi_dsub>
 800bcac:	a398      	add	r3, pc, #608	; (adr r3, 800bf10 <__ieee754_rem_pio2+0x318>)
 800bcae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb2:	e7db      	b.n	800bc6c <__ieee754_rem_pio2+0x74>
 800bcb4:	f7f4 faf4 	bl	80002a0 <__adddf3>
 800bcb8:	45b0      	cmp	r8, r6
 800bcba:	4604      	mov	r4, r0
 800bcbc:	460d      	mov	r5, r1
 800bcbe:	d016      	beq.n	800bcee <__ieee754_rem_pio2+0xf6>
 800bcc0:	a38f      	add	r3, pc, #572	; (adr r3, 800bf00 <__ieee754_rem_pio2+0x308>)
 800bcc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc6:	f7f4 faeb 	bl	80002a0 <__adddf3>
 800bcca:	4602      	mov	r2, r0
 800bccc:	460b      	mov	r3, r1
 800bcce:	e9ca 2300 	strd	r2, r3, [sl]
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	4629      	mov	r1, r5
 800bcd6:	f7f4 fae1 	bl	800029c <__aeabi_dsub>
 800bcda:	a389      	add	r3, pc, #548	; (adr r3, 800bf00 <__ieee754_rem_pio2+0x308>)
 800bcdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce0:	f7f4 fade 	bl	80002a0 <__adddf3>
 800bce4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800bce8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bcec:	e7c4      	b.n	800bc78 <__ieee754_rem_pio2+0x80>
 800bcee:	a386      	add	r3, pc, #536	; (adr r3, 800bf08 <__ieee754_rem_pio2+0x310>)
 800bcf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf4:	f7f4 fad4 	bl	80002a0 <__adddf3>
 800bcf8:	a385      	add	r3, pc, #532	; (adr r3, 800bf10 <__ieee754_rem_pio2+0x318>)
 800bcfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfe:	4604      	mov	r4, r0
 800bd00:	460d      	mov	r5, r1
 800bd02:	f7f4 facd 	bl	80002a0 <__adddf3>
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	e9ca 2300 	strd	r2, r3, [sl]
 800bd0e:	4620      	mov	r0, r4
 800bd10:	4629      	mov	r1, r5
 800bd12:	f7f4 fac3 	bl	800029c <__aeabi_dsub>
 800bd16:	a37e      	add	r3, pc, #504	; (adr r3, 800bf10 <__ieee754_rem_pio2+0x318>)
 800bd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd1c:	e7e0      	b.n	800bce0 <__ieee754_rem_pio2+0xe8>
 800bd1e:	4b87      	ldr	r3, [pc, #540]	; (800bf3c <__ieee754_rem_pio2+0x344>)
 800bd20:	4598      	cmp	r8, r3
 800bd22:	f300 80d8 	bgt.w	800bed6 <__ieee754_rem_pio2+0x2de>
 800bd26:	f7ff fda7 	bl	800b878 <fabs>
 800bd2a:	ec55 4b10 	vmov	r4, r5, d0
 800bd2e:	ee10 0a10 	vmov	r0, s0
 800bd32:	a379      	add	r3, pc, #484	; (adr r3, 800bf18 <__ieee754_rem_pio2+0x320>)
 800bd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd38:	4629      	mov	r1, r5
 800bd3a:	f7f4 fc67 	bl	800060c <__aeabi_dmul>
 800bd3e:	4b80      	ldr	r3, [pc, #512]	; (800bf40 <__ieee754_rem_pio2+0x348>)
 800bd40:	2200      	movs	r2, #0
 800bd42:	f7f4 faad 	bl	80002a0 <__adddf3>
 800bd46:	f7f4 ff11 	bl	8000b6c <__aeabi_d2iz>
 800bd4a:	4683      	mov	fp, r0
 800bd4c:	f7f4 fbf4 	bl	8000538 <__aeabi_i2d>
 800bd50:	4602      	mov	r2, r0
 800bd52:	460b      	mov	r3, r1
 800bd54:	ec43 2b18 	vmov	d8, r2, r3
 800bd58:	a367      	add	r3, pc, #412	; (adr r3, 800bef8 <__ieee754_rem_pio2+0x300>)
 800bd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5e:	f7f4 fc55 	bl	800060c <__aeabi_dmul>
 800bd62:	4602      	mov	r2, r0
 800bd64:	460b      	mov	r3, r1
 800bd66:	4620      	mov	r0, r4
 800bd68:	4629      	mov	r1, r5
 800bd6a:	f7f4 fa97 	bl	800029c <__aeabi_dsub>
 800bd6e:	a364      	add	r3, pc, #400	; (adr r3, 800bf00 <__ieee754_rem_pio2+0x308>)
 800bd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd74:	4606      	mov	r6, r0
 800bd76:	460f      	mov	r7, r1
 800bd78:	ec51 0b18 	vmov	r0, r1, d8
 800bd7c:	f7f4 fc46 	bl	800060c <__aeabi_dmul>
 800bd80:	f1bb 0f1f 	cmp.w	fp, #31
 800bd84:	4604      	mov	r4, r0
 800bd86:	460d      	mov	r5, r1
 800bd88:	dc0d      	bgt.n	800bda6 <__ieee754_rem_pio2+0x1ae>
 800bd8a:	4b6e      	ldr	r3, [pc, #440]	; (800bf44 <__ieee754_rem_pio2+0x34c>)
 800bd8c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800bd90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd94:	4543      	cmp	r3, r8
 800bd96:	d006      	beq.n	800bda6 <__ieee754_rem_pio2+0x1ae>
 800bd98:	4622      	mov	r2, r4
 800bd9a:	462b      	mov	r3, r5
 800bd9c:	4630      	mov	r0, r6
 800bd9e:	4639      	mov	r1, r7
 800bda0:	f7f4 fa7c 	bl	800029c <__aeabi_dsub>
 800bda4:	e00e      	b.n	800bdc4 <__ieee754_rem_pio2+0x1cc>
 800bda6:	462b      	mov	r3, r5
 800bda8:	4622      	mov	r2, r4
 800bdaa:	4630      	mov	r0, r6
 800bdac:	4639      	mov	r1, r7
 800bdae:	f7f4 fa75 	bl	800029c <__aeabi_dsub>
 800bdb2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bdb6:	9303      	str	r3, [sp, #12]
 800bdb8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bdbc:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800bdc0:	2b10      	cmp	r3, #16
 800bdc2:	dc02      	bgt.n	800bdca <__ieee754_rem_pio2+0x1d2>
 800bdc4:	e9ca 0100 	strd	r0, r1, [sl]
 800bdc8:	e039      	b.n	800be3e <__ieee754_rem_pio2+0x246>
 800bdca:	a34f      	add	r3, pc, #316	; (adr r3, 800bf08 <__ieee754_rem_pio2+0x310>)
 800bdcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd0:	ec51 0b18 	vmov	r0, r1, d8
 800bdd4:	f7f4 fc1a 	bl	800060c <__aeabi_dmul>
 800bdd8:	4604      	mov	r4, r0
 800bdda:	460d      	mov	r5, r1
 800bddc:	4602      	mov	r2, r0
 800bdde:	460b      	mov	r3, r1
 800bde0:	4630      	mov	r0, r6
 800bde2:	4639      	mov	r1, r7
 800bde4:	f7f4 fa5a 	bl	800029c <__aeabi_dsub>
 800bde8:	4602      	mov	r2, r0
 800bdea:	460b      	mov	r3, r1
 800bdec:	4680      	mov	r8, r0
 800bdee:	4689      	mov	r9, r1
 800bdf0:	4630      	mov	r0, r6
 800bdf2:	4639      	mov	r1, r7
 800bdf4:	f7f4 fa52 	bl	800029c <__aeabi_dsub>
 800bdf8:	4622      	mov	r2, r4
 800bdfa:	462b      	mov	r3, r5
 800bdfc:	f7f4 fa4e 	bl	800029c <__aeabi_dsub>
 800be00:	a343      	add	r3, pc, #268	; (adr r3, 800bf10 <__ieee754_rem_pio2+0x318>)
 800be02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be06:	4604      	mov	r4, r0
 800be08:	460d      	mov	r5, r1
 800be0a:	ec51 0b18 	vmov	r0, r1, d8
 800be0e:	f7f4 fbfd 	bl	800060c <__aeabi_dmul>
 800be12:	4622      	mov	r2, r4
 800be14:	462b      	mov	r3, r5
 800be16:	f7f4 fa41 	bl	800029c <__aeabi_dsub>
 800be1a:	4602      	mov	r2, r0
 800be1c:	460b      	mov	r3, r1
 800be1e:	4604      	mov	r4, r0
 800be20:	460d      	mov	r5, r1
 800be22:	4640      	mov	r0, r8
 800be24:	4649      	mov	r1, r9
 800be26:	f7f4 fa39 	bl	800029c <__aeabi_dsub>
 800be2a:	9a03      	ldr	r2, [sp, #12]
 800be2c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800be30:	1ad3      	subs	r3, r2, r3
 800be32:	2b31      	cmp	r3, #49	; 0x31
 800be34:	dc24      	bgt.n	800be80 <__ieee754_rem_pio2+0x288>
 800be36:	e9ca 0100 	strd	r0, r1, [sl]
 800be3a:	4646      	mov	r6, r8
 800be3c:	464f      	mov	r7, r9
 800be3e:	e9da 8900 	ldrd	r8, r9, [sl]
 800be42:	4630      	mov	r0, r6
 800be44:	4642      	mov	r2, r8
 800be46:	464b      	mov	r3, r9
 800be48:	4639      	mov	r1, r7
 800be4a:	f7f4 fa27 	bl	800029c <__aeabi_dsub>
 800be4e:	462b      	mov	r3, r5
 800be50:	4622      	mov	r2, r4
 800be52:	f7f4 fa23 	bl	800029c <__aeabi_dsub>
 800be56:	9b02      	ldr	r3, [sp, #8]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800be5e:	f6bf af0b 	bge.w	800bc78 <__ieee754_rem_pio2+0x80>
 800be62:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800be66:	f8ca 3004 	str.w	r3, [sl, #4]
 800be6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be6e:	f8ca 8000 	str.w	r8, [sl]
 800be72:	f8ca 0008 	str.w	r0, [sl, #8]
 800be76:	f8ca 300c 	str.w	r3, [sl, #12]
 800be7a:	f1cb 0b00 	rsb	fp, fp, #0
 800be7e:	e6fb      	b.n	800bc78 <__ieee754_rem_pio2+0x80>
 800be80:	a327      	add	r3, pc, #156	; (adr r3, 800bf20 <__ieee754_rem_pio2+0x328>)
 800be82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be86:	ec51 0b18 	vmov	r0, r1, d8
 800be8a:	f7f4 fbbf 	bl	800060c <__aeabi_dmul>
 800be8e:	4604      	mov	r4, r0
 800be90:	460d      	mov	r5, r1
 800be92:	4602      	mov	r2, r0
 800be94:	460b      	mov	r3, r1
 800be96:	4640      	mov	r0, r8
 800be98:	4649      	mov	r1, r9
 800be9a:	f7f4 f9ff 	bl	800029c <__aeabi_dsub>
 800be9e:	4602      	mov	r2, r0
 800bea0:	460b      	mov	r3, r1
 800bea2:	4606      	mov	r6, r0
 800bea4:	460f      	mov	r7, r1
 800bea6:	4640      	mov	r0, r8
 800bea8:	4649      	mov	r1, r9
 800beaa:	f7f4 f9f7 	bl	800029c <__aeabi_dsub>
 800beae:	4622      	mov	r2, r4
 800beb0:	462b      	mov	r3, r5
 800beb2:	f7f4 f9f3 	bl	800029c <__aeabi_dsub>
 800beb6:	a31c      	add	r3, pc, #112	; (adr r3, 800bf28 <__ieee754_rem_pio2+0x330>)
 800beb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bebc:	4604      	mov	r4, r0
 800bebe:	460d      	mov	r5, r1
 800bec0:	ec51 0b18 	vmov	r0, r1, d8
 800bec4:	f7f4 fba2 	bl	800060c <__aeabi_dmul>
 800bec8:	4622      	mov	r2, r4
 800beca:	462b      	mov	r3, r5
 800becc:	f7f4 f9e6 	bl	800029c <__aeabi_dsub>
 800bed0:	4604      	mov	r4, r0
 800bed2:	460d      	mov	r5, r1
 800bed4:	e760      	b.n	800bd98 <__ieee754_rem_pio2+0x1a0>
 800bed6:	4b1c      	ldr	r3, [pc, #112]	; (800bf48 <__ieee754_rem_pio2+0x350>)
 800bed8:	4598      	cmp	r8, r3
 800beda:	dd37      	ble.n	800bf4c <__ieee754_rem_pio2+0x354>
 800bedc:	ee10 2a10 	vmov	r2, s0
 800bee0:	462b      	mov	r3, r5
 800bee2:	4620      	mov	r0, r4
 800bee4:	4629      	mov	r1, r5
 800bee6:	f7f4 f9d9 	bl	800029c <__aeabi_dsub>
 800beea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800beee:	e9ca 0100 	strd	r0, r1, [sl]
 800bef2:	e695      	b.n	800bc20 <__ieee754_rem_pio2+0x28>
 800bef4:	f3af 8000 	nop.w
 800bef8:	54400000 	.word	0x54400000
 800befc:	3ff921fb 	.word	0x3ff921fb
 800bf00:	1a626331 	.word	0x1a626331
 800bf04:	3dd0b461 	.word	0x3dd0b461
 800bf08:	1a600000 	.word	0x1a600000
 800bf0c:	3dd0b461 	.word	0x3dd0b461
 800bf10:	2e037073 	.word	0x2e037073
 800bf14:	3ba3198a 	.word	0x3ba3198a
 800bf18:	6dc9c883 	.word	0x6dc9c883
 800bf1c:	3fe45f30 	.word	0x3fe45f30
 800bf20:	2e000000 	.word	0x2e000000
 800bf24:	3ba3198a 	.word	0x3ba3198a
 800bf28:	252049c1 	.word	0x252049c1
 800bf2c:	397b839a 	.word	0x397b839a
 800bf30:	3fe921fb 	.word	0x3fe921fb
 800bf34:	4002d97b 	.word	0x4002d97b
 800bf38:	3ff921fb 	.word	0x3ff921fb
 800bf3c:	413921fb 	.word	0x413921fb
 800bf40:	3fe00000 	.word	0x3fe00000
 800bf44:	0800e548 	.word	0x0800e548
 800bf48:	7fefffff 	.word	0x7fefffff
 800bf4c:	ea4f 5628 	mov.w	r6, r8, asr #20
 800bf50:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800bf54:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800bf58:	4620      	mov	r0, r4
 800bf5a:	460d      	mov	r5, r1
 800bf5c:	f7f4 fe06 	bl	8000b6c <__aeabi_d2iz>
 800bf60:	f7f4 faea 	bl	8000538 <__aeabi_i2d>
 800bf64:	4602      	mov	r2, r0
 800bf66:	460b      	mov	r3, r1
 800bf68:	4620      	mov	r0, r4
 800bf6a:	4629      	mov	r1, r5
 800bf6c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bf70:	f7f4 f994 	bl	800029c <__aeabi_dsub>
 800bf74:	4b21      	ldr	r3, [pc, #132]	; (800bffc <__ieee754_rem_pio2+0x404>)
 800bf76:	2200      	movs	r2, #0
 800bf78:	f7f4 fb48 	bl	800060c <__aeabi_dmul>
 800bf7c:	460d      	mov	r5, r1
 800bf7e:	4604      	mov	r4, r0
 800bf80:	f7f4 fdf4 	bl	8000b6c <__aeabi_d2iz>
 800bf84:	f7f4 fad8 	bl	8000538 <__aeabi_i2d>
 800bf88:	4602      	mov	r2, r0
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	4620      	mov	r0, r4
 800bf8e:	4629      	mov	r1, r5
 800bf90:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bf94:	f7f4 f982 	bl	800029c <__aeabi_dsub>
 800bf98:	4b18      	ldr	r3, [pc, #96]	; (800bffc <__ieee754_rem_pio2+0x404>)
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	f7f4 fb36 	bl	800060c <__aeabi_dmul>
 800bfa0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bfa4:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800bfa8:	2703      	movs	r7, #3
 800bfaa:	2400      	movs	r4, #0
 800bfac:	2500      	movs	r5, #0
 800bfae:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800bfb2:	4622      	mov	r2, r4
 800bfb4:	462b      	mov	r3, r5
 800bfb6:	46b9      	mov	r9, r7
 800bfb8:	3f01      	subs	r7, #1
 800bfba:	f7f4 fd8f 	bl	8000adc <__aeabi_dcmpeq>
 800bfbe:	2800      	cmp	r0, #0
 800bfc0:	d1f5      	bne.n	800bfae <__ieee754_rem_pio2+0x3b6>
 800bfc2:	4b0f      	ldr	r3, [pc, #60]	; (800c000 <__ieee754_rem_pio2+0x408>)
 800bfc4:	9301      	str	r3, [sp, #4]
 800bfc6:	2302      	movs	r3, #2
 800bfc8:	9300      	str	r3, [sp, #0]
 800bfca:	4632      	mov	r2, r6
 800bfcc:	464b      	mov	r3, r9
 800bfce:	4651      	mov	r1, sl
 800bfd0:	a804      	add	r0, sp, #16
 800bfd2:	f000 f819 	bl	800c008 <__kernel_rem_pio2>
 800bfd6:	9b02      	ldr	r3, [sp, #8]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	4683      	mov	fp, r0
 800bfdc:	f6bf ae4c 	bge.w	800bc78 <__ieee754_rem_pio2+0x80>
 800bfe0:	e9da 2100 	ldrd	r2, r1, [sl]
 800bfe4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bfe8:	e9ca 2300 	strd	r2, r3, [sl]
 800bfec:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800bff0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bff4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800bff8:	e73f      	b.n	800be7a <__ieee754_rem_pio2+0x282>
 800bffa:	bf00      	nop
 800bffc:	41700000 	.word	0x41700000
 800c000:	0800e5c8 	.word	0x0800e5c8
 800c004:	00000000 	.word	0x00000000

0800c008 <__kernel_rem_pio2>:
 800c008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c00c:	ed2d 8b02 	vpush	{d8}
 800c010:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800c014:	f112 0f14 	cmn.w	r2, #20
 800c018:	9306      	str	r3, [sp, #24]
 800c01a:	9104      	str	r1, [sp, #16]
 800c01c:	4bc2      	ldr	r3, [pc, #776]	; (800c328 <__kernel_rem_pio2+0x320>)
 800c01e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800c020:	9009      	str	r0, [sp, #36]	; 0x24
 800c022:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c026:	9300      	str	r3, [sp, #0]
 800c028:	9b06      	ldr	r3, [sp, #24]
 800c02a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800c02e:	bfa8      	it	ge
 800c030:	1ed4      	subge	r4, r2, #3
 800c032:	9305      	str	r3, [sp, #20]
 800c034:	bfb2      	itee	lt
 800c036:	2400      	movlt	r4, #0
 800c038:	2318      	movge	r3, #24
 800c03a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c03e:	f06f 0317 	mvn.w	r3, #23
 800c042:	fb04 3303 	mla	r3, r4, r3, r3
 800c046:	eb03 0a02 	add.w	sl, r3, r2
 800c04a:	9b00      	ldr	r3, [sp, #0]
 800c04c:	9a05      	ldr	r2, [sp, #20]
 800c04e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800c318 <__kernel_rem_pio2+0x310>
 800c052:	eb03 0802 	add.w	r8, r3, r2
 800c056:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c058:	1aa7      	subs	r7, r4, r2
 800c05a:	ae20      	add	r6, sp, #128	; 0x80
 800c05c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c060:	2500      	movs	r5, #0
 800c062:	4545      	cmp	r5, r8
 800c064:	dd13      	ble.n	800c08e <__kernel_rem_pio2+0x86>
 800c066:	9b06      	ldr	r3, [sp, #24]
 800c068:	aa20      	add	r2, sp, #128	; 0x80
 800c06a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c06e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800c072:	f04f 0800 	mov.w	r8, #0
 800c076:	9b00      	ldr	r3, [sp, #0]
 800c078:	4598      	cmp	r8, r3
 800c07a:	dc31      	bgt.n	800c0e0 <__kernel_rem_pio2+0xd8>
 800c07c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800c318 <__kernel_rem_pio2+0x310>
 800c080:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800c084:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c088:	462f      	mov	r7, r5
 800c08a:	2600      	movs	r6, #0
 800c08c:	e01b      	b.n	800c0c6 <__kernel_rem_pio2+0xbe>
 800c08e:	42ef      	cmn	r7, r5
 800c090:	d407      	bmi.n	800c0a2 <__kernel_rem_pio2+0x9a>
 800c092:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c096:	f7f4 fa4f 	bl	8000538 <__aeabi_i2d>
 800c09a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c09e:	3501      	adds	r5, #1
 800c0a0:	e7df      	b.n	800c062 <__kernel_rem_pio2+0x5a>
 800c0a2:	ec51 0b18 	vmov	r0, r1, d8
 800c0a6:	e7f8      	b.n	800c09a <__kernel_rem_pio2+0x92>
 800c0a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c0ac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c0b0:	f7f4 faac 	bl	800060c <__aeabi_dmul>
 800c0b4:	4602      	mov	r2, r0
 800c0b6:	460b      	mov	r3, r1
 800c0b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0bc:	f7f4 f8f0 	bl	80002a0 <__adddf3>
 800c0c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0c4:	3601      	adds	r6, #1
 800c0c6:	9b05      	ldr	r3, [sp, #20]
 800c0c8:	429e      	cmp	r6, r3
 800c0ca:	f1a7 0708 	sub.w	r7, r7, #8
 800c0ce:	ddeb      	ble.n	800c0a8 <__kernel_rem_pio2+0xa0>
 800c0d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c0d4:	f108 0801 	add.w	r8, r8, #1
 800c0d8:	ecab 7b02 	vstmia	fp!, {d7}
 800c0dc:	3508      	adds	r5, #8
 800c0de:	e7ca      	b.n	800c076 <__kernel_rem_pio2+0x6e>
 800c0e0:	9b00      	ldr	r3, [sp, #0]
 800c0e2:	aa0c      	add	r2, sp, #48	; 0x30
 800c0e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c0e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c0ea:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800c0ec:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c0f0:	9c00      	ldr	r4, [sp, #0]
 800c0f2:	930a      	str	r3, [sp, #40]	; 0x28
 800c0f4:	00e3      	lsls	r3, r4, #3
 800c0f6:	9308      	str	r3, [sp, #32]
 800c0f8:	ab98      	add	r3, sp, #608	; 0x260
 800c0fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c0fe:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c102:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800c106:	ab70      	add	r3, sp, #448	; 0x1c0
 800c108:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800c10c:	46c3      	mov	fp, r8
 800c10e:	46a1      	mov	r9, r4
 800c110:	f1b9 0f00 	cmp.w	r9, #0
 800c114:	f1a5 0508 	sub.w	r5, r5, #8
 800c118:	dc77      	bgt.n	800c20a <__kernel_rem_pio2+0x202>
 800c11a:	ec47 6b10 	vmov	d0, r6, r7
 800c11e:	4650      	mov	r0, sl
 800c120:	f000 fc4a 	bl	800c9b8 <scalbn>
 800c124:	ec57 6b10 	vmov	r6, r7, d0
 800c128:	2200      	movs	r2, #0
 800c12a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c12e:	ee10 0a10 	vmov	r0, s0
 800c132:	4639      	mov	r1, r7
 800c134:	f7f4 fa6a 	bl	800060c <__aeabi_dmul>
 800c138:	ec41 0b10 	vmov	d0, r0, r1
 800c13c:	f7ff fcdc 	bl	800baf8 <floor>
 800c140:	4b7a      	ldr	r3, [pc, #488]	; (800c32c <__kernel_rem_pio2+0x324>)
 800c142:	ec51 0b10 	vmov	r0, r1, d0
 800c146:	2200      	movs	r2, #0
 800c148:	f7f4 fa60 	bl	800060c <__aeabi_dmul>
 800c14c:	4602      	mov	r2, r0
 800c14e:	460b      	mov	r3, r1
 800c150:	4630      	mov	r0, r6
 800c152:	4639      	mov	r1, r7
 800c154:	f7f4 f8a2 	bl	800029c <__aeabi_dsub>
 800c158:	460f      	mov	r7, r1
 800c15a:	4606      	mov	r6, r0
 800c15c:	f7f4 fd06 	bl	8000b6c <__aeabi_d2iz>
 800c160:	9002      	str	r0, [sp, #8]
 800c162:	f7f4 f9e9 	bl	8000538 <__aeabi_i2d>
 800c166:	4602      	mov	r2, r0
 800c168:	460b      	mov	r3, r1
 800c16a:	4630      	mov	r0, r6
 800c16c:	4639      	mov	r1, r7
 800c16e:	f7f4 f895 	bl	800029c <__aeabi_dsub>
 800c172:	f1ba 0f00 	cmp.w	sl, #0
 800c176:	4606      	mov	r6, r0
 800c178:	460f      	mov	r7, r1
 800c17a:	dd6d      	ble.n	800c258 <__kernel_rem_pio2+0x250>
 800c17c:	1e61      	subs	r1, r4, #1
 800c17e:	ab0c      	add	r3, sp, #48	; 0x30
 800c180:	9d02      	ldr	r5, [sp, #8]
 800c182:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c186:	f1ca 0018 	rsb	r0, sl, #24
 800c18a:	fa43 f200 	asr.w	r2, r3, r0
 800c18e:	4415      	add	r5, r2
 800c190:	4082      	lsls	r2, r0
 800c192:	1a9b      	subs	r3, r3, r2
 800c194:	aa0c      	add	r2, sp, #48	; 0x30
 800c196:	9502      	str	r5, [sp, #8]
 800c198:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c19c:	f1ca 0217 	rsb	r2, sl, #23
 800c1a0:	fa43 fb02 	asr.w	fp, r3, r2
 800c1a4:	f1bb 0f00 	cmp.w	fp, #0
 800c1a8:	dd65      	ble.n	800c276 <__kernel_rem_pio2+0x26e>
 800c1aa:	9b02      	ldr	r3, [sp, #8]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	3301      	adds	r3, #1
 800c1b0:	9302      	str	r3, [sp, #8]
 800c1b2:	4615      	mov	r5, r2
 800c1b4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c1b8:	4294      	cmp	r4, r2
 800c1ba:	f300 809f 	bgt.w	800c2fc <__kernel_rem_pio2+0x2f4>
 800c1be:	f1ba 0f00 	cmp.w	sl, #0
 800c1c2:	dd07      	ble.n	800c1d4 <__kernel_rem_pio2+0x1cc>
 800c1c4:	f1ba 0f01 	cmp.w	sl, #1
 800c1c8:	f000 80c1 	beq.w	800c34e <__kernel_rem_pio2+0x346>
 800c1cc:	f1ba 0f02 	cmp.w	sl, #2
 800c1d0:	f000 80c7 	beq.w	800c362 <__kernel_rem_pio2+0x35a>
 800c1d4:	f1bb 0f02 	cmp.w	fp, #2
 800c1d8:	d14d      	bne.n	800c276 <__kernel_rem_pio2+0x26e>
 800c1da:	4632      	mov	r2, r6
 800c1dc:	463b      	mov	r3, r7
 800c1de:	4954      	ldr	r1, [pc, #336]	; (800c330 <__kernel_rem_pio2+0x328>)
 800c1e0:	2000      	movs	r0, #0
 800c1e2:	f7f4 f85b 	bl	800029c <__aeabi_dsub>
 800c1e6:	4606      	mov	r6, r0
 800c1e8:	460f      	mov	r7, r1
 800c1ea:	2d00      	cmp	r5, #0
 800c1ec:	d043      	beq.n	800c276 <__kernel_rem_pio2+0x26e>
 800c1ee:	4650      	mov	r0, sl
 800c1f0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800c320 <__kernel_rem_pio2+0x318>
 800c1f4:	f000 fbe0 	bl	800c9b8 <scalbn>
 800c1f8:	4630      	mov	r0, r6
 800c1fa:	4639      	mov	r1, r7
 800c1fc:	ec53 2b10 	vmov	r2, r3, d0
 800c200:	f7f4 f84c 	bl	800029c <__aeabi_dsub>
 800c204:	4606      	mov	r6, r0
 800c206:	460f      	mov	r7, r1
 800c208:	e035      	b.n	800c276 <__kernel_rem_pio2+0x26e>
 800c20a:	4b4a      	ldr	r3, [pc, #296]	; (800c334 <__kernel_rem_pio2+0x32c>)
 800c20c:	2200      	movs	r2, #0
 800c20e:	4630      	mov	r0, r6
 800c210:	4639      	mov	r1, r7
 800c212:	f7f4 f9fb 	bl	800060c <__aeabi_dmul>
 800c216:	f7f4 fca9 	bl	8000b6c <__aeabi_d2iz>
 800c21a:	f7f4 f98d 	bl	8000538 <__aeabi_i2d>
 800c21e:	4602      	mov	r2, r0
 800c220:	460b      	mov	r3, r1
 800c222:	ec43 2b18 	vmov	d8, r2, r3
 800c226:	4b44      	ldr	r3, [pc, #272]	; (800c338 <__kernel_rem_pio2+0x330>)
 800c228:	2200      	movs	r2, #0
 800c22a:	f7f4 f9ef 	bl	800060c <__aeabi_dmul>
 800c22e:	4602      	mov	r2, r0
 800c230:	460b      	mov	r3, r1
 800c232:	4630      	mov	r0, r6
 800c234:	4639      	mov	r1, r7
 800c236:	f7f4 f831 	bl	800029c <__aeabi_dsub>
 800c23a:	f7f4 fc97 	bl	8000b6c <__aeabi_d2iz>
 800c23e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c242:	f84b 0b04 	str.w	r0, [fp], #4
 800c246:	ec51 0b18 	vmov	r0, r1, d8
 800c24a:	f7f4 f829 	bl	80002a0 <__adddf3>
 800c24e:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800c252:	4606      	mov	r6, r0
 800c254:	460f      	mov	r7, r1
 800c256:	e75b      	b.n	800c110 <__kernel_rem_pio2+0x108>
 800c258:	d106      	bne.n	800c268 <__kernel_rem_pio2+0x260>
 800c25a:	1e63      	subs	r3, r4, #1
 800c25c:	aa0c      	add	r2, sp, #48	; 0x30
 800c25e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c262:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800c266:	e79d      	b.n	800c1a4 <__kernel_rem_pio2+0x19c>
 800c268:	4b34      	ldr	r3, [pc, #208]	; (800c33c <__kernel_rem_pio2+0x334>)
 800c26a:	2200      	movs	r2, #0
 800c26c:	f7f4 fc54 	bl	8000b18 <__aeabi_dcmpge>
 800c270:	2800      	cmp	r0, #0
 800c272:	d140      	bne.n	800c2f6 <__kernel_rem_pio2+0x2ee>
 800c274:	4683      	mov	fp, r0
 800c276:	2200      	movs	r2, #0
 800c278:	2300      	movs	r3, #0
 800c27a:	4630      	mov	r0, r6
 800c27c:	4639      	mov	r1, r7
 800c27e:	f7f4 fc2d 	bl	8000adc <__aeabi_dcmpeq>
 800c282:	2800      	cmp	r0, #0
 800c284:	f000 80c1 	beq.w	800c40a <__kernel_rem_pio2+0x402>
 800c288:	1e65      	subs	r5, r4, #1
 800c28a:	462b      	mov	r3, r5
 800c28c:	2200      	movs	r2, #0
 800c28e:	9900      	ldr	r1, [sp, #0]
 800c290:	428b      	cmp	r3, r1
 800c292:	da6d      	bge.n	800c370 <__kernel_rem_pio2+0x368>
 800c294:	2a00      	cmp	r2, #0
 800c296:	f000 808a 	beq.w	800c3ae <__kernel_rem_pio2+0x3a6>
 800c29a:	ab0c      	add	r3, sp, #48	; 0x30
 800c29c:	f1aa 0a18 	sub.w	sl, sl, #24
 800c2a0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	f000 80ae 	beq.w	800c406 <__kernel_rem_pio2+0x3fe>
 800c2aa:	4650      	mov	r0, sl
 800c2ac:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800c320 <__kernel_rem_pio2+0x318>
 800c2b0:	f000 fb82 	bl	800c9b8 <scalbn>
 800c2b4:	1c6b      	adds	r3, r5, #1
 800c2b6:	00da      	lsls	r2, r3, #3
 800c2b8:	9205      	str	r2, [sp, #20]
 800c2ba:	ec57 6b10 	vmov	r6, r7, d0
 800c2be:	aa70      	add	r2, sp, #448	; 0x1c0
 800c2c0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800c334 <__kernel_rem_pio2+0x32c>
 800c2c4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800c2c8:	462c      	mov	r4, r5
 800c2ca:	f04f 0800 	mov.w	r8, #0
 800c2ce:	2c00      	cmp	r4, #0
 800c2d0:	f280 80d4 	bge.w	800c47c <__kernel_rem_pio2+0x474>
 800c2d4:	462c      	mov	r4, r5
 800c2d6:	2c00      	cmp	r4, #0
 800c2d8:	f2c0 8102 	blt.w	800c4e0 <__kernel_rem_pio2+0x4d8>
 800c2dc:	4b18      	ldr	r3, [pc, #96]	; (800c340 <__kernel_rem_pio2+0x338>)
 800c2de:	461e      	mov	r6, r3
 800c2e0:	ab70      	add	r3, sp, #448	; 0x1c0
 800c2e2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800c2e6:	1b2b      	subs	r3, r5, r4
 800c2e8:	f04f 0900 	mov.w	r9, #0
 800c2ec:	f04f 0a00 	mov.w	sl, #0
 800c2f0:	2700      	movs	r7, #0
 800c2f2:	9306      	str	r3, [sp, #24]
 800c2f4:	e0e6      	b.n	800c4c4 <__kernel_rem_pio2+0x4bc>
 800c2f6:	f04f 0b02 	mov.w	fp, #2
 800c2fa:	e756      	b.n	800c1aa <__kernel_rem_pio2+0x1a2>
 800c2fc:	f8d8 3000 	ldr.w	r3, [r8]
 800c300:	bb05      	cbnz	r5, 800c344 <__kernel_rem_pio2+0x33c>
 800c302:	b123      	cbz	r3, 800c30e <__kernel_rem_pio2+0x306>
 800c304:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c308:	f8c8 3000 	str.w	r3, [r8]
 800c30c:	2301      	movs	r3, #1
 800c30e:	3201      	adds	r2, #1
 800c310:	f108 0804 	add.w	r8, r8, #4
 800c314:	461d      	mov	r5, r3
 800c316:	e74f      	b.n	800c1b8 <__kernel_rem_pio2+0x1b0>
	...
 800c324:	3ff00000 	.word	0x3ff00000
 800c328:	0800e710 	.word	0x0800e710
 800c32c:	40200000 	.word	0x40200000
 800c330:	3ff00000 	.word	0x3ff00000
 800c334:	3e700000 	.word	0x3e700000
 800c338:	41700000 	.word	0x41700000
 800c33c:	3fe00000 	.word	0x3fe00000
 800c340:	0800e6d0 	.word	0x0800e6d0
 800c344:	1acb      	subs	r3, r1, r3
 800c346:	f8c8 3000 	str.w	r3, [r8]
 800c34a:	462b      	mov	r3, r5
 800c34c:	e7df      	b.n	800c30e <__kernel_rem_pio2+0x306>
 800c34e:	1e62      	subs	r2, r4, #1
 800c350:	ab0c      	add	r3, sp, #48	; 0x30
 800c352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c356:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c35a:	a90c      	add	r1, sp, #48	; 0x30
 800c35c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c360:	e738      	b.n	800c1d4 <__kernel_rem_pio2+0x1cc>
 800c362:	1e62      	subs	r2, r4, #1
 800c364:	ab0c      	add	r3, sp, #48	; 0x30
 800c366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c36a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c36e:	e7f4      	b.n	800c35a <__kernel_rem_pio2+0x352>
 800c370:	a90c      	add	r1, sp, #48	; 0x30
 800c372:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c376:	3b01      	subs	r3, #1
 800c378:	430a      	orrs	r2, r1
 800c37a:	e788      	b.n	800c28e <__kernel_rem_pio2+0x286>
 800c37c:	3301      	adds	r3, #1
 800c37e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c382:	2900      	cmp	r1, #0
 800c384:	d0fa      	beq.n	800c37c <__kernel_rem_pio2+0x374>
 800c386:	9a08      	ldr	r2, [sp, #32]
 800c388:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800c38c:	446a      	add	r2, sp
 800c38e:	3a98      	subs	r2, #152	; 0x98
 800c390:	9208      	str	r2, [sp, #32]
 800c392:	9a06      	ldr	r2, [sp, #24]
 800c394:	a920      	add	r1, sp, #128	; 0x80
 800c396:	18a2      	adds	r2, r4, r2
 800c398:	18e3      	adds	r3, r4, r3
 800c39a:	f104 0801 	add.w	r8, r4, #1
 800c39e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800c3a2:	9302      	str	r3, [sp, #8]
 800c3a4:	9b02      	ldr	r3, [sp, #8]
 800c3a6:	4543      	cmp	r3, r8
 800c3a8:	da04      	bge.n	800c3b4 <__kernel_rem_pio2+0x3ac>
 800c3aa:	461c      	mov	r4, r3
 800c3ac:	e6a2      	b.n	800c0f4 <__kernel_rem_pio2+0xec>
 800c3ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c3b0:	2301      	movs	r3, #1
 800c3b2:	e7e4      	b.n	800c37e <__kernel_rem_pio2+0x376>
 800c3b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3b6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c3ba:	f7f4 f8bd 	bl	8000538 <__aeabi_i2d>
 800c3be:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c3c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3c4:	46ab      	mov	fp, r5
 800c3c6:	461c      	mov	r4, r3
 800c3c8:	f04f 0900 	mov.w	r9, #0
 800c3cc:	2600      	movs	r6, #0
 800c3ce:	2700      	movs	r7, #0
 800c3d0:	9b05      	ldr	r3, [sp, #20]
 800c3d2:	4599      	cmp	r9, r3
 800c3d4:	dd06      	ble.n	800c3e4 <__kernel_rem_pio2+0x3dc>
 800c3d6:	9b08      	ldr	r3, [sp, #32]
 800c3d8:	e8e3 6702 	strd	r6, r7, [r3], #8
 800c3dc:	f108 0801 	add.w	r8, r8, #1
 800c3e0:	9308      	str	r3, [sp, #32]
 800c3e2:	e7df      	b.n	800c3a4 <__kernel_rem_pio2+0x39c>
 800c3e4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c3e8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c3ec:	f7f4 f90e 	bl	800060c <__aeabi_dmul>
 800c3f0:	4602      	mov	r2, r0
 800c3f2:	460b      	mov	r3, r1
 800c3f4:	4630      	mov	r0, r6
 800c3f6:	4639      	mov	r1, r7
 800c3f8:	f7f3 ff52 	bl	80002a0 <__adddf3>
 800c3fc:	f109 0901 	add.w	r9, r9, #1
 800c400:	4606      	mov	r6, r0
 800c402:	460f      	mov	r7, r1
 800c404:	e7e4      	b.n	800c3d0 <__kernel_rem_pio2+0x3c8>
 800c406:	3d01      	subs	r5, #1
 800c408:	e747      	b.n	800c29a <__kernel_rem_pio2+0x292>
 800c40a:	ec47 6b10 	vmov	d0, r6, r7
 800c40e:	f1ca 0000 	rsb	r0, sl, #0
 800c412:	f000 fad1 	bl	800c9b8 <scalbn>
 800c416:	ec57 6b10 	vmov	r6, r7, d0
 800c41a:	4ba0      	ldr	r3, [pc, #640]	; (800c69c <__kernel_rem_pio2+0x694>)
 800c41c:	ee10 0a10 	vmov	r0, s0
 800c420:	2200      	movs	r2, #0
 800c422:	4639      	mov	r1, r7
 800c424:	f7f4 fb78 	bl	8000b18 <__aeabi_dcmpge>
 800c428:	b1f8      	cbz	r0, 800c46a <__kernel_rem_pio2+0x462>
 800c42a:	4b9d      	ldr	r3, [pc, #628]	; (800c6a0 <__kernel_rem_pio2+0x698>)
 800c42c:	2200      	movs	r2, #0
 800c42e:	4630      	mov	r0, r6
 800c430:	4639      	mov	r1, r7
 800c432:	f7f4 f8eb 	bl	800060c <__aeabi_dmul>
 800c436:	f7f4 fb99 	bl	8000b6c <__aeabi_d2iz>
 800c43a:	4680      	mov	r8, r0
 800c43c:	f7f4 f87c 	bl	8000538 <__aeabi_i2d>
 800c440:	4b96      	ldr	r3, [pc, #600]	; (800c69c <__kernel_rem_pio2+0x694>)
 800c442:	2200      	movs	r2, #0
 800c444:	f7f4 f8e2 	bl	800060c <__aeabi_dmul>
 800c448:	460b      	mov	r3, r1
 800c44a:	4602      	mov	r2, r0
 800c44c:	4639      	mov	r1, r7
 800c44e:	4630      	mov	r0, r6
 800c450:	f7f3 ff24 	bl	800029c <__aeabi_dsub>
 800c454:	f7f4 fb8a 	bl	8000b6c <__aeabi_d2iz>
 800c458:	1c65      	adds	r5, r4, #1
 800c45a:	ab0c      	add	r3, sp, #48	; 0x30
 800c45c:	f10a 0a18 	add.w	sl, sl, #24
 800c460:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c464:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c468:	e71f      	b.n	800c2aa <__kernel_rem_pio2+0x2a2>
 800c46a:	4630      	mov	r0, r6
 800c46c:	4639      	mov	r1, r7
 800c46e:	f7f4 fb7d 	bl	8000b6c <__aeabi_d2iz>
 800c472:	ab0c      	add	r3, sp, #48	; 0x30
 800c474:	4625      	mov	r5, r4
 800c476:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c47a:	e716      	b.n	800c2aa <__kernel_rem_pio2+0x2a2>
 800c47c:	ab0c      	add	r3, sp, #48	; 0x30
 800c47e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800c482:	f7f4 f859 	bl	8000538 <__aeabi_i2d>
 800c486:	4632      	mov	r2, r6
 800c488:	463b      	mov	r3, r7
 800c48a:	f7f4 f8bf 	bl	800060c <__aeabi_dmul>
 800c48e:	4642      	mov	r2, r8
 800c490:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800c494:	464b      	mov	r3, r9
 800c496:	4630      	mov	r0, r6
 800c498:	4639      	mov	r1, r7
 800c49a:	f7f4 f8b7 	bl	800060c <__aeabi_dmul>
 800c49e:	3c01      	subs	r4, #1
 800c4a0:	4606      	mov	r6, r0
 800c4a2:	460f      	mov	r7, r1
 800c4a4:	e713      	b.n	800c2ce <__kernel_rem_pio2+0x2c6>
 800c4a6:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800c4aa:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800c4ae:	f7f4 f8ad 	bl	800060c <__aeabi_dmul>
 800c4b2:	4602      	mov	r2, r0
 800c4b4:	460b      	mov	r3, r1
 800c4b6:	4648      	mov	r0, r9
 800c4b8:	4651      	mov	r1, sl
 800c4ba:	f7f3 fef1 	bl	80002a0 <__adddf3>
 800c4be:	3701      	adds	r7, #1
 800c4c0:	4681      	mov	r9, r0
 800c4c2:	468a      	mov	sl, r1
 800c4c4:	9b00      	ldr	r3, [sp, #0]
 800c4c6:	429f      	cmp	r7, r3
 800c4c8:	dc02      	bgt.n	800c4d0 <__kernel_rem_pio2+0x4c8>
 800c4ca:	9b06      	ldr	r3, [sp, #24]
 800c4cc:	429f      	cmp	r7, r3
 800c4ce:	ddea      	ble.n	800c4a6 <__kernel_rem_pio2+0x49e>
 800c4d0:	9a06      	ldr	r2, [sp, #24]
 800c4d2:	ab48      	add	r3, sp, #288	; 0x120
 800c4d4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800c4d8:	e9c6 9a00 	strd	r9, sl, [r6]
 800c4dc:	3c01      	subs	r4, #1
 800c4de:	e6fa      	b.n	800c2d6 <__kernel_rem_pio2+0x2ce>
 800c4e0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800c4e2:	2b02      	cmp	r3, #2
 800c4e4:	dc0b      	bgt.n	800c4fe <__kernel_rem_pio2+0x4f6>
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	dc39      	bgt.n	800c55e <__kernel_rem_pio2+0x556>
 800c4ea:	d05d      	beq.n	800c5a8 <__kernel_rem_pio2+0x5a0>
 800c4ec:	9b02      	ldr	r3, [sp, #8]
 800c4ee:	f003 0007 	and.w	r0, r3, #7
 800c4f2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800c4f6:	ecbd 8b02 	vpop	{d8}
 800c4fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4fe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800c500:	2b03      	cmp	r3, #3
 800c502:	d1f3      	bne.n	800c4ec <__kernel_rem_pio2+0x4e4>
 800c504:	9b05      	ldr	r3, [sp, #20]
 800c506:	9500      	str	r5, [sp, #0]
 800c508:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800c50c:	eb0d 0403 	add.w	r4, sp, r3
 800c510:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800c514:	46a2      	mov	sl, r4
 800c516:	9b00      	ldr	r3, [sp, #0]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	f1aa 0a08 	sub.w	sl, sl, #8
 800c51e:	dc69      	bgt.n	800c5f4 <__kernel_rem_pio2+0x5ec>
 800c520:	46aa      	mov	sl, r5
 800c522:	f1ba 0f01 	cmp.w	sl, #1
 800c526:	f1a4 0408 	sub.w	r4, r4, #8
 800c52a:	f300 8083 	bgt.w	800c634 <__kernel_rem_pio2+0x62c>
 800c52e:	9c05      	ldr	r4, [sp, #20]
 800c530:	ab48      	add	r3, sp, #288	; 0x120
 800c532:	441c      	add	r4, r3
 800c534:	2000      	movs	r0, #0
 800c536:	2100      	movs	r1, #0
 800c538:	2d01      	cmp	r5, #1
 800c53a:	f300 809a 	bgt.w	800c672 <__kernel_rem_pio2+0x66a>
 800c53e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800c542:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800c546:	f1bb 0f00 	cmp.w	fp, #0
 800c54a:	f040 8098 	bne.w	800c67e <__kernel_rem_pio2+0x676>
 800c54e:	9b04      	ldr	r3, [sp, #16]
 800c550:	e9c3 7800 	strd	r7, r8, [r3]
 800c554:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c558:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c55c:	e7c6      	b.n	800c4ec <__kernel_rem_pio2+0x4e4>
 800c55e:	9e05      	ldr	r6, [sp, #20]
 800c560:	ab48      	add	r3, sp, #288	; 0x120
 800c562:	441e      	add	r6, r3
 800c564:	462c      	mov	r4, r5
 800c566:	2000      	movs	r0, #0
 800c568:	2100      	movs	r1, #0
 800c56a:	2c00      	cmp	r4, #0
 800c56c:	da33      	bge.n	800c5d6 <__kernel_rem_pio2+0x5ce>
 800c56e:	f1bb 0f00 	cmp.w	fp, #0
 800c572:	d036      	beq.n	800c5e2 <__kernel_rem_pio2+0x5da>
 800c574:	4602      	mov	r2, r0
 800c576:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c57a:	9c04      	ldr	r4, [sp, #16]
 800c57c:	e9c4 2300 	strd	r2, r3, [r4]
 800c580:	4602      	mov	r2, r0
 800c582:	460b      	mov	r3, r1
 800c584:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800c588:	f7f3 fe88 	bl	800029c <__aeabi_dsub>
 800c58c:	ae4a      	add	r6, sp, #296	; 0x128
 800c58e:	2401      	movs	r4, #1
 800c590:	42a5      	cmp	r5, r4
 800c592:	da29      	bge.n	800c5e8 <__kernel_rem_pio2+0x5e0>
 800c594:	f1bb 0f00 	cmp.w	fp, #0
 800c598:	d002      	beq.n	800c5a0 <__kernel_rem_pio2+0x598>
 800c59a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c59e:	4619      	mov	r1, r3
 800c5a0:	9b04      	ldr	r3, [sp, #16]
 800c5a2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c5a6:	e7a1      	b.n	800c4ec <__kernel_rem_pio2+0x4e4>
 800c5a8:	9c05      	ldr	r4, [sp, #20]
 800c5aa:	ab48      	add	r3, sp, #288	; 0x120
 800c5ac:	441c      	add	r4, r3
 800c5ae:	2000      	movs	r0, #0
 800c5b0:	2100      	movs	r1, #0
 800c5b2:	2d00      	cmp	r5, #0
 800c5b4:	da09      	bge.n	800c5ca <__kernel_rem_pio2+0x5c2>
 800c5b6:	f1bb 0f00 	cmp.w	fp, #0
 800c5ba:	d002      	beq.n	800c5c2 <__kernel_rem_pio2+0x5ba>
 800c5bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c5c0:	4619      	mov	r1, r3
 800c5c2:	9b04      	ldr	r3, [sp, #16]
 800c5c4:	e9c3 0100 	strd	r0, r1, [r3]
 800c5c8:	e790      	b.n	800c4ec <__kernel_rem_pio2+0x4e4>
 800c5ca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c5ce:	f7f3 fe67 	bl	80002a0 <__adddf3>
 800c5d2:	3d01      	subs	r5, #1
 800c5d4:	e7ed      	b.n	800c5b2 <__kernel_rem_pio2+0x5aa>
 800c5d6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800c5da:	f7f3 fe61 	bl	80002a0 <__adddf3>
 800c5de:	3c01      	subs	r4, #1
 800c5e0:	e7c3      	b.n	800c56a <__kernel_rem_pio2+0x562>
 800c5e2:	4602      	mov	r2, r0
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	e7c8      	b.n	800c57a <__kernel_rem_pio2+0x572>
 800c5e8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c5ec:	f7f3 fe58 	bl	80002a0 <__adddf3>
 800c5f0:	3401      	adds	r4, #1
 800c5f2:	e7cd      	b.n	800c590 <__kernel_rem_pio2+0x588>
 800c5f4:	e9da 8900 	ldrd	r8, r9, [sl]
 800c5f8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c5fc:	9b00      	ldr	r3, [sp, #0]
 800c5fe:	3b01      	subs	r3, #1
 800c600:	9300      	str	r3, [sp, #0]
 800c602:	4632      	mov	r2, r6
 800c604:	463b      	mov	r3, r7
 800c606:	4640      	mov	r0, r8
 800c608:	4649      	mov	r1, r9
 800c60a:	f7f3 fe49 	bl	80002a0 <__adddf3>
 800c60e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c612:	4602      	mov	r2, r0
 800c614:	460b      	mov	r3, r1
 800c616:	4640      	mov	r0, r8
 800c618:	4649      	mov	r1, r9
 800c61a:	f7f3 fe3f 	bl	800029c <__aeabi_dsub>
 800c61e:	4632      	mov	r2, r6
 800c620:	463b      	mov	r3, r7
 800c622:	f7f3 fe3d 	bl	80002a0 <__adddf3>
 800c626:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c62a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c62e:	ed8a 7b00 	vstr	d7, [sl]
 800c632:	e770      	b.n	800c516 <__kernel_rem_pio2+0x50e>
 800c634:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c638:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c63c:	4640      	mov	r0, r8
 800c63e:	4632      	mov	r2, r6
 800c640:	463b      	mov	r3, r7
 800c642:	4649      	mov	r1, r9
 800c644:	f7f3 fe2c 	bl	80002a0 <__adddf3>
 800c648:	e9cd 0100 	strd	r0, r1, [sp]
 800c64c:	4602      	mov	r2, r0
 800c64e:	460b      	mov	r3, r1
 800c650:	4640      	mov	r0, r8
 800c652:	4649      	mov	r1, r9
 800c654:	f7f3 fe22 	bl	800029c <__aeabi_dsub>
 800c658:	4632      	mov	r2, r6
 800c65a:	463b      	mov	r3, r7
 800c65c:	f7f3 fe20 	bl	80002a0 <__adddf3>
 800c660:	ed9d 7b00 	vldr	d7, [sp]
 800c664:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c668:	ed84 7b00 	vstr	d7, [r4]
 800c66c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800c670:	e757      	b.n	800c522 <__kernel_rem_pio2+0x51a>
 800c672:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c676:	f7f3 fe13 	bl	80002a0 <__adddf3>
 800c67a:	3d01      	subs	r5, #1
 800c67c:	e75c      	b.n	800c538 <__kernel_rem_pio2+0x530>
 800c67e:	9b04      	ldr	r3, [sp, #16]
 800c680:	9a04      	ldr	r2, [sp, #16]
 800c682:	601f      	str	r7, [r3, #0]
 800c684:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800c688:	605c      	str	r4, [r3, #4]
 800c68a:	609d      	str	r5, [r3, #8]
 800c68c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c690:	60d3      	str	r3, [r2, #12]
 800c692:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c696:	6110      	str	r0, [r2, #16]
 800c698:	6153      	str	r3, [r2, #20]
 800c69a:	e727      	b.n	800c4ec <__kernel_rem_pio2+0x4e4>
 800c69c:	41700000 	.word	0x41700000
 800c6a0:	3e700000 	.word	0x3e700000
 800c6a4:	00000000 	.word	0x00000000

0800c6a8 <__kernel_cos>:
 800c6a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6ac:	ec57 6b10 	vmov	r6, r7, d0
 800c6b0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c6b4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800c6b8:	ed8d 1b00 	vstr	d1, [sp]
 800c6bc:	da07      	bge.n	800c6ce <__kernel_cos+0x26>
 800c6be:	ee10 0a10 	vmov	r0, s0
 800c6c2:	4639      	mov	r1, r7
 800c6c4:	f7f4 fa52 	bl	8000b6c <__aeabi_d2iz>
 800c6c8:	2800      	cmp	r0, #0
 800c6ca:	f000 8088 	beq.w	800c7de <__kernel_cos+0x136>
 800c6ce:	4632      	mov	r2, r6
 800c6d0:	463b      	mov	r3, r7
 800c6d2:	4630      	mov	r0, r6
 800c6d4:	4639      	mov	r1, r7
 800c6d6:	f7f3 ff99 	bl	800060c <__aeabi_dmul>
 800c6da:	4b51      	ldr	r3, [pc, #324]	; (800c820 <__kernel_cos+0x178>)
 800c6dc:	2200      	movs	r2, #0
 800c6de:	4604      	mov	r4, r0
 800c6e0:	460d      	mov	r5, r1
 800c6e2:	f7f3 ff93 	bl	800060c <__aeabi_dmul>
 800c6e6:	a340      	add	r3, pc, #256	; (adr r3, 800c7e8 <__kernel_cos+0x140>)
 800c6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ec:	4682      	mov	sl, r0
 800c6ee:	468b      	mov	fp, r1
 800c6f0:	4620      	mov	r0, r4
 800c6f2:	4629      	mov	r1, r5
 800c6f4:	f7f3 ff8a 	bl	800060c <__aeabi_dmul>
 800c6f8:	a33d      	add	r3, pc, #244	; (adr r3, 800c7f0 <__kernel_cos+0x148>)
 800c6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fe:	f7f3 fdcf 	bl	80002a0 <__adddf3>
 800c702:	4622      	mov	r2, r4
 800c704:	462b      	mov	r3, r5
 800c706:	f7f3 ff81 	bl	800060c <__aeabi_dmul>
 800c70a:	a33b      	add	r3, pc, #236	; (adr r3, 800c7f8 <__kernel_cos+0x150>)
 800c70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c710:	f7f3 fdc4 	bl	800029c <__aeabi_dsub>
 800c714:	4622      	mov	r2, r4
 800c716:	462b      	mov	r3, r5
 800c718:	f7f3 ff78 	bl	800060c <__aeabi_dmul>
 800c71c:	a338      	add	r3, pc, #224	; (adr r3, 800c800 <__kernel_cos+0x158>)
 800c71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c722:	f7f3 fdbd 	bl	80002a0 <__adddf3>
 800c726:	4622      	mov	r2, r4
 800c728:	462b      	mov	r3, r5
 800c72a:	f7f3 ff6f 	bl	800060c <__aeabi_dmul>
 800c72e:	a336      	add	r3, pc, #216	; (adr r3, 800c808 <__kernel_cos+0x160>)
 800c730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c734:	f7f3 fdb2 	bl	800029c <__aeabi_dsub>
 800c738:	4622      	mov	r2, r4
 800c73a:	462b      	mov	r3, r5
 800c73c:	f7f3 ff66 	bl	800060c <__aeabi_dmul>
 800c740:	a333      	add	r3, pc, #204	; (adr r3, 800c810 <__kernel_cos+0x168>)
 800c742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c746:	f7f3 fdab 	bl	80002a0 <__adddf3>
 800c74a:	4622      	mov	r2, r4
 800c74c:	462b      	mov	r3, r5
 800c74e:	f7f3 ff5d 	bl	800060c <__aeabi_dmul>
 800c752:	4622      	mov	r2, r4
 800c754:	462b      	mov	r3, r5
 800c756:	f7f3 ff59 	bl	800060c <__aeabi_dmul>
 800c75a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c75e:	4604      	mov	r4, r0
 800c760:	460d      	mov	r5, r1
 800c762:	4630      	mov	r0, r6
 800c764:	4639      	mov	r1, r7
 800c766:	f7f3 ff51 	bl	800060c <__aeabi_dmul>
 800c76a:	460b      	mov	r3, r1
 800c76c:	4602      	mov	r2, r0
 800c76e:	4629      	mov	r1, r5
 800c770:	4620      	mov	r0, r4
 800c772:	f7f3 fd93 	bl	800029c <__aeabi_dsub>
 800c776:	4b2b      	ldr	r3, [pc, #172]	; (800c824 <__kernel_cos+0x17c>)
 800c778:	4598      	cmp	r8, r3
 800c77a:	4606      	mov	r6, r0
 800c77c:	460f      	mov	r7, r1
 800c77e:	dc10      	bgt.n	800c7a2 <__kernel_cos+0xfa>
 800c780:	4602      	mov	r2, r0
 800c782:	460b      	mov	r3, r1
 800c784:	4650      	mov	r0, sl
 800c786:	4659      	mov	r1, fp
 800c788:	f7f3 fd88 	bl	800029c <__aeabi_dsub>
 800c78c:	460b      	mov	r3, r1
 800c78e:	4926      	ldr	r1, [pc, #152]	; (800c828 <__kernel_cos+0x180>)
 800c790:	4602      	mov	r2, r0
 800c792:	2000      	movs	r0, #0
 800c794:	f7f3 fd82 	bl	800029c <__aeabi_dsub>
 800c798:	ec41 0b10 	vmov	d0, r0, r1
 800c79c:	b003      	add	sp, #12
 800c79e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7a2:	4b22      	ldr	r3, [pc, #136]	; (800c82c <__kernel_cos+0x184>)
 800c7a4:	4920      	ldr	r1, [pc, #128]	; (800c828 <__kernel_cos+0x180>)
 800c7a6:	4598      	cmp	r8, r3
 800c7a8:	bfcc      	ite	gt
 800c7aa:	4d21      	ldrgt	r5, [pc, #132]	; (800c830 <__kernel_cos+0x188>)
 800c7ac:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800c7b0:	2400      	movs	r4, #0
 800c7b2:	4622      	mov	r2, r4
 800c7b4:	462b      	mov	r3, r5
 800c7b6:	2000      	movs	r0, #0
 800c7b8:	f7f3 fd70 	bl	800029c <__aeabi_dsub>
 800c7bc:	4622      	mov	r2, r4
 800c7be:	4680      	mov	r8, r0
 800c7c0:	4689      	mov	r9, r1
 800c7c2:	462b      	mov	r3, r5
 800c7c4:	4650      	mov	r0, sl
 800c7c6:	4659      	mov	r1, fp
 800c7c8:	f7f3 fd68 	bl	800029c <__aeabi_dsub>
 800c7cc:	4632      	mov	r2, r6
 800c7ce:	463b      	mov	r3, r7
 800c7d0:	f7f3 fd64 	bl	800029c <__aeabi_dsub>
 800c7d4:	4602      	mov	r2, r0
 800c7d6:	460b      	mov	r3, r1
 800c7d8:	4640      	mov	r0, r8
 800c7da:	4649      	mov	r1, r9
 800c7dc:	e7da      	b.n	800c794 <__kernel_cos+0xec>
 800c7de:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800c818 <__kernel_cos+0x170>
 800c7e2:	e7db      	b.n	800c79c <__kernel_cos+0xf4>
 800c7e4:	f3af 8000 	nop.w
 800c7e8:	be8838d4 	.word	0xbe8838d4
 800c7ec:	bda8fae9 	.word	0xbda8fae9
 800c7f0:	bdb4b1c4 	.word	0xbdb4b1c4
 800c7f4:	3e21ee9e 	.word	0x3e21ee9e
 800c7f8:	809c52ad 	.word	0x809c52ad
 800c7fc:	3e927e4f 	.word	0x3e927e4f
 800c800:	19cb1590 	.word	0x19cb1590
 800c804:	3efa01a0 	.word	0x3efa01a0
 800c808:	16c15177 	.word	0x16c15177
 800c80c:	3f56c16c 	.word	0x3f56c16c
 800c810:	5555554c 	.word	0x5555554c
 800c814:	3fa55555 	.word	0x3fa55555
 800c818:	00000000 	.word	0x00000000
 800c81c:	3ff00000 	.word	0x3ff00000
 800c820:	3fe00000 	.word	0x3fe00000
 800c824:	3fd33332 	.word	0x3fd33332
 800c828:	3ff00000 	.word	0x3ff00000
 800c82c:	3fe90000 	.word	0x3fe90000
 800c830:	3fd20000 	.word	0x3fd20000
 800c834:	00000000 	.word	0x00000000

0800c838 <__kernel_sin>:
 800c838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c83c:	ed2d 8b04 	vpush	{d8-d9}
 800c840:	eeb0 8a41 	vmov.f32	s16, s2
 800c844:	eef0 8a61 	vmov.f32	s17, s3
 800c848:	ec55 4b10 	vmov	r4, r5, d0
 800c84c:	b083      	sub	sp, #12
 800c84e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c852:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c856:	9001      	str	r0, [sp, #4]
 800c858:	da06      	bge.n	800c868 <__kernel_sin+0x30>
 800c85a:	ee10 0a10 	vmov	r0, s0
 800c85e:	4629      	mov	r1, r5
 800c860:	f7f4 f984 	bl	8000b6c <__aeabi_d2iz>
 800c864:	2800      	cmp	r0, #0
 800c866:	d051      	beq.n	800c90c <__kernel_sin+0xd4>
 800c868:	4622      	mov	r2, r4
 800c86a:	462b      	mov	r3, r5
 800c86c:	4620      	mov	r0, r4
 800c86e:	4629      	mov	r1, r5
 800c870:	f7f3 fecc 	bl	800060c <__aeabi_dmul>
 800c874:	4682      	mov	sl, r0
 800c876:	468b      	mov	fp, r1
 800c878:	4602      	mov	r2, r0
 800c87a:	460b      	mov	r3, r1
 800c87c:	4620      	mov	r0, r4
 800c87e:	4629      	mov	r1, r5
 800c880:	f7f3 fec4 	bl	800060c <__aeabi_dmul>
 800c884:	a341      	add	r3, pc, #260	; (adr r3, 800c98c <__kernel_sin+0x154>)
 800c886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c88a:	4680      	mov	r8, r0
 800c88c:	4689      	mov	r9, r1
 800c88e:	4650      	mov	r0, sl
 800c890:	4659      	mov	r1, fp
 800c892:	f7f3 febb 	bl	800060c <__aeabi_dmul>
 800c896:	a33f      	add	r3, pc, #252	; (adr r3, 800c994 <__kernel_sin+0x15c>)
 800c898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89c:	f7f3 fcfe 	bl	800029c <__aeabi_dsub>
 800c8a0:	4652      	mov	r2, sl
 800c8a2:	465b      	mov	r3, fp
 800c8a4:	f7f3 feb2 	bl	800060c <__aeabi_dmul>
 800c8a8:	a33c      	add	r3, pc, #240	; (adr r3, 800c99c <__kernel_sin+0x164>)
 800c8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ae:	f7f3 fcf7 	bl	80002a0 <__adddf3>
 800c8b2:	4652      	mov	r2, sl
 800c8b4:	465b      	mov	r3, fp
 800c8b6:	f7f3 fea9 	bl	800060c <__aeabi_dmul>
 800c8ba:	a33a      	add	r3, pc, #232	; (adr r3, 800c9a4 <__kernel_sin+0x16c>)
 800c8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c0:	f7f3 fcec 	bl	800029c <__aeabi_dsub>
 800c8c4:	4652      	mov	r2, sl
 800c8c6:	465b      	mov	r3, fp
 800c8c8:	f7f3 fea0 	bl	800060c <__aeabi_dmul>
 800c8cc:	a337      	add	r3, pc, #220	; (adr r3, 800c9ac <__kernel_sin+0x174>)
 800c8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d2:	f7f3 fce5 	bl	80002a0 <__adddf3>
 800c8d6:	9b01      	ldr	r3, [sp, #4]
 800c8d8:	4606      	mov	r6, r0
 800c8da:	460f      	mov	r7, r1
 800c8dc:	b9eb      	cbnz	r3, 800c91a <__kernel_sin+0xe2>
 800c8de:	4602      	mov	r2, r0
 800c8e0:	460b      	mov	r3, r1
 800c8e2:	4650      	mov	r0, sl
 800c8e4:	4659      	mov	r1, fp
 800c8e6:	f7f3 fe91 	bl	800060c <__aeabi_dmul>
 800c8ea:	a325      	add	r3, pc, #148	; (adr r3, 800c980 <__kernel_sin+0x148>)
 800c8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f0:	f7f3 fcd4 	bl	800029c <__aeabi_dsub>
 800c8f4:	4642      	mov	r2, r8
 800c8f6:	464b      	mov	r3, r9
 800c8f8:	f7f3 fe88 	bl	800060c <__aeabi_dmul>
 800c8fc:	4602      	mov	r2, r0
 800c8fe:	460b      	mov	r3, r1
 800c900:	4620      	mov	r0, r4
 800c902:	4629      	mov	r1, r5
 800c904:	f7f3 fccc 	bl	80002a0 <__adddf3>
 800c908:	4604      	mov	r4, r0
 800c90a:	460d      	mov	r5, r1
 800c90c:	ec45 4b10 	vmov	d0, r4, r5
 800c910:	b003      	add	sp, #12
 800c912:	ecbd 8b04 	vpop	{d8-d9}
 800c916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c91a:	4b1b      	ldr	r3, [pc, #108]	; (800c988 <__kernel_sin+0x150>)
 800c91c:	ec51 0b18 	vmov	r0, r1, d8
 800c920:	2200      	movs	r2, #0
 800c922:	f7f3 fe73 	bl	800060c <__aeabi_dmul>
 800c926:	4632      	mov	r2, r6
 800c928:	ec41 0b19 	vmov	d9, r0, r1
 800c92c:	463b      	mov	r3, r7
 800c92e:	4640      	mov	r0, r8
 800c930:	4649      	mov	r1, r9
 800c932:	f7f3 fe6b 	bl	800060c <__aeabi_dmul>
 800c936:	4602      	mov	r2, r0
 800c938:	460b      	mov	r3, r1
 800c93a:	ec51 0b19 	vmov	r0, r1, d9
 800c93e:	f7f3 fcad 	bl	800029c <__aeabi_dsub>
 800c942:	4652      	mov	r2, sl
 800c944:	465b      	mov	r3, fp
 800c946:	f7f3 fe61 	bl	800060c <__aeabi_dmul>
 800c94a:	ec53 2b18 	vmov	r2, r3, d8
 800c94e:	f7f3 fca5 	bl	800029c <__aeabi_dsub>
 800c952:	a30b      	add	r3, pc, #44	; (adr r3, 800c980 <__kernel_sin+0x148>)
 800c954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c958:	4606      	mov	r6, r0
 800c95a:	460f      	mov	r7, r1
 800c95c:	4640      	mov	r0, r8
 800c95e:	4649      	mov	r1, r9
 800c960:	f7f3 fe54 	bl	800060c <__aeabi_dmul>
 800c964:	4602      	mov	r2, r0
 800c966:	460b      	mov	r3, r1
 800c968:	4630      	mov	r0, r6
 800c96a:	4639      	mov	r1, r7
 800c96c:	f7f3 fc98 	bl	80002a0 <__adddf3>
 800c970:	4602      	mov	r2, r0
 800c972:	460b      	mov	r3, r1
 800c974:	4620      	mov	r0, r4
 800c976:	4629      	mov	r1, r5
 800c978:	f7f3 fc90 	bl	800029c <__aeabi_dsub>
 800c97c:	e7c4      	b.n	800c908 <__kernel_sin+0xd0>
 800c97e:	bf00      	nop
 800c980:	55555549 	.word	0x55555549
 800c984:	3fc55555 	.word	0x3fc55555
 800c988:	3fe00000 	.word	0x3fe00000
 800c98c:	5acfd57c 	.word	0x5acfd57c
 800c990:	3de5d93a 	.word	0x3de5d93a
 800c994:	8a2b9ceb 	.word	0x8a2b9ceb
 800c998:	3e5ae5e6 	.word	0x3e5ae5e6
 800c99c:	57b1fe7d 	.word	0x57b1fe7d
 800c9a0:	3ec71de3 	.word	0x3ec71de3
 800c9a4:	19c161d5 	.word	0x19c161d5
 800c9a8:	3f2a01a0 	.word	0x3f2a01a0
 800c9ac:	1110f8a6 	.word	0x1110f8a6
 800c9b0:	3f811111 	.word	0x3f811111
 800c9b4:	00000000 	.word	0x00000000

0800c9b8 <scalbn>:
 800c9b8:	b570      	push	{r4, r5, r6, lr}
 800c9ba:	ec55 4b10 	vmov	r4, r5, d0
 800c9be:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c9c2:	4606      	mov	r6, r0
 800c9c4:	462b      	mov	r3, r5
 800c9c6:	b999      	cbnz	r1, 800c9f0 <scalbn+0x38>
 800c9c8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c9cc:	4323      	orrs	r3, r4
 800c9ce:	d03f      	beq.n	800ca50 <scalbn+0x98>
 800c9d0:	4b35      	ldr	r3, [pc, #212]	; (800caa8 <scalbn+0xf0>)
 800c9d2:	4629      	mov	r1, r5
 800c9d4:	ee10 0a10 	vmov	r0, s0
 800c9d8:	2200      	movs	r2, #0
 800c9da:	f7f3 fe17 	bl	800060c <__aeabi_dmul>
 800c9de:	4b33      	ldr	r3, [pc, #204]	; (800caac <scalbn+0xf4>)
 800c9e0:	429e      	cmp	r6, r3
 800c9e2:	4604      	mov	r4, r0
 800c9e4:	460d      	mov	r5, r1
 800c9e6:	da10      	bge.n	800ca0a <scalbn+0x52>
 800c9e8:	a327      	add	r3, pc, #156	; (adr r3, 800ca88 <scalbn+0xd0>)
 800c9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ee:	e01f      	b.n	800ca30 <scalbn+0x78>
 800c9f0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800c9f4:	4291      	cmp	r1, r2
 800c9f6:	d10c      	bne.n	800ca12 <scalbn+0x5a>
 800c9f8:	ee10 2a10 	vmov	r2, s0
 800c9fc:	4620      	mov	r0, r4
 800c9fe:	4629      	mov	r1, r5
 800ca00:	f7f3 fc4e 	bl	80002a0 <__adddf3>
 800ca04:	4604      	mov	r4, r0
 800ca06:	460d      	mov	r5, r1
 800ca08:	e022      	b.n	800ca50 <scalbn+0x98>
 800ca0a:	460b      	mov	r3, r1
 800ca0c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ca10:	3936      	subs	r1, #54	; 0x36
 800ca12:	f24c 3250 	movw	r2, #50000	; 0xc350
 800ca16:	4296      	cmp	r6, r2
 800ca18:	dd0d      	ble.n	800ca36 <scalbn+0x7e>
 800ca1a:	2d00      	cmp	r5, #0
 800ca1c:	a11c      	add	r1, pc, #112	; (adr r1, 800ca90 <scalbn+0xd8>)
 800ca1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca22:	da02      	bge.n	800ca2a <scalbn+0x72>
 800ca24:	a11c      	add	r1, pc, #112	; (adr r1, 800ca98 <scalbn+0xe0>)
 800ca26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca2a:	a319      	add	r3, pc, #100	; (adr r3, 800ca90 <scalbn+0xd8>)
 800ca2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca30:	f7f3 fdec 	bl	800060c <__aeabi_dmul>
 800ca34:	e7e6      	b.n	800ca04 <scalbn+0x4c>
 800ca36:	1872      	adds	r2, r6, r1
 800ca38:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ca3c:	428a      	cmp	r2, r1
 800ca3e:	dcec      	bgt.n	800ca1a <scalbn+0x62>
 800ca40:	2a00      	cmp	r2, #0
 800ca42:	dd08      	ble.n	800ca56 <scalbn+0x9e>
 800ca44:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ca48:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ca4c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ca50:	ec45 4b10 	vmov	d0, r4, r5
 800ca54:	bd70      	pop	{r4, r5, r6, pc}
 800ca56:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ca5a:	da08      	bge.n	800ca6e <scalbn+0xb6>
 800ca5c:	2d00      	cmp	r5, #0
 800ca5e:	a10a      	add	r1, pc, #40	; (adr r1, 800ca88 <scalbn+0xd0>)
 800ca60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca64:	dac0      	bge.n	800c9e8 <scalbn+0x30>
 800ca66:	a10e      	add	r1, pc, #56	; (adr r1, 800caa0 <scalbn+0xe8>)
 800ca68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca6c:	e7bc      	b.n	800c9e8 <scalbn+0x30>
 800ca6e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ca72:	3236      	adds	r2, #54	; 0x36
 800ca74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ca78:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ca7c:	4620      	mov	r0, r4
 800ca7e:	4b0c      	ldr	r3, [pc, #48]	; (800cab0 <scalbn+0xf8>)
 800ca80:	2200      	movs	r2, #0
 800ca82:	e7d5      	b.n	800ca30 <scalbn+0x78>
 800ca84:	f3af 8000 	nop.w
 800ca88:	c2f8f359 	.word	0xc2f8f359
 800ca8c:	01a56e1f 	.word	0x01a56e1f
 800ca90:	8800759c 	.word	0x8800759c
 800ca94:	7e37e43c 	.word	0x7e37e43c
 800ca98:	8800759c 	.word	0x8800759c
 800ca9c:	fe37e43c 	.word	0xfe37e43c
 800caa0:	c2f8f359 	.word	0xc2f8f359
 800caa4:	81a56e1f 	.word	0x81a56e1f
 800caa8:	43500000 	.word	0x43500000
 800caac:	ffff3cb0 	.word	0xffff3cb0
 800cab0:	3c900000 	.word	0x3c900000

0800cab4 <_init>:
 800cab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cab6:	bf00      	nop
 800cab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800caba:	bc08      	pop	{r3}
 800cabc:	469e      	mov	lr, r3
 800cabe:	4770      	bx	lr

0800cac0 <_fini>:
 800cac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cac2:	bf00      	nop
 800cac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cac6:	bc08      	pop	{r3}
 800cac8:	469e      	mov	lr, r3
 800caca:	4770      	bx	lr
