From f2634b6750ff7462167e77833e2a461a59221e1b Mon Sep 17 00:00:00 2001
From: Vishal Sagar <vishal.sagar@xilinx.com>
Date: Wed, 25 Jul 2018 15:55:20 +0530
Subject: [PATCH 0387/1852] drm: xlnx: vtc: Add support for Field 1 Active size

commit a9cdb945b2d9214ae1de1d65e92aa629198b3371 from
https://github.com/Xilinx/linux-xlnx.git

Add support for the new Field 1 Active register in the VTC for
interlaced mode. In some interlaced modes, the field 0 and 1 active size
may be different. To support such modes, this new register is added to
the VTC. Writing to this register in progressive mode is optional.

Signed-off-by: Vishal Sagar <vishal.sagar@xilinx.com>
Reviewed-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
State: pending
Signed-off-by: Yaliang Wang <Yaliang.Wang@windriver.com>
---
 drivers/gpu/drm/xlnx/xlnx_vtc.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/drivers/gpu/drm/xlnx/xlnx_vtc.c b/drivers/gpu/drm/xlnx/xlnx_vtc.c
index 1f2ddb4ba1d6..97e739dffc28 100644
--- a/drivers/gpu/drm/xlnx/xlnx_vtc.c
+++ b/drivers/gpu/drm/xlnx/xlnx_vtc.c
@@ -38,6 +38,7 @@
 #define XVTC_GVBHOFF_F1		0x088
 #define XVTC_GVSYNC_F1		0x08C
 #define XVTC_GVSHOFF_F1		0x090
+#define XVTC_GASIZE_F1		0x094
 
 /* vtc control register bits */
 #define XVTC_CTL_SWRESET	BIT(31)
@@ -227,6 +228,9 @@ static int xlnx_vtc_set_timing(struct xlnx_bridge *bridge,
 	reg |= (vactive & XVTC_GA_ACTSIZE_MASK) << 16;
 	xlnx_vtc_writel(vtc->base, XVTC_GASIZE, reg);
 
+	if (vm->flags & DISPLAY_FLAGS_INTERLACED)
+		xlnx_vtc_writel(vtc->base, XVTC_GASIZE_F1, reg);
+
 	reg = hsync_start & XVTC_GH1_SYNCSTART_MASK;
 	reg |= (hbackporch_start << XVTC_GH1_BPSTART_SHIFT) &
 	       XVTC_GH1_BPSTART_MASK;
-- 
2.31.1

