Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/sohail/sohails/amdsoftware/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fa_decoder_behav xil_defaultlib.tb_fa_decoder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sources_1/new/fa.v" Line 17. Module fa_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sources_1/new/fa.v" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sources_1/new/fa.v" Line 17. Module fa_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sources_1/new/fa.v" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.fa_decoder
Compiling module xil_defaultlib.tb_fa_decoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fa_decoder_behav
