
---------- Begin Simulation Statistics ----------
final_tick                               145815101250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1342                       # Simulator instruction rate (inst/s)
host_mem_usage                               22434472                       # Number of bytes of host memory used
host_op_rate                                     1375                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99856.05                       # Real time elapsed on the host
host_tick_rate                                 409406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133961863                       # Number of instructions simulated
sim_ops                                     137265315                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040882                       # Number of seconds simulated
sim_ticks                                 40881631250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.566684                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  282760                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               369299                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3738                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28338                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            390325                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42067                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50270                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8203                       # Number of indirect misses.
system.cpu.branchPred.lookups                  667213                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  109719                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7922                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4361747                       # Number of instructions committed
system.cpu.committedOps                       4688893                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.580280                       # CPI: cycles per instruction
system.cpu.discardedOps                         80805                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3187812                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            629883                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           288591                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6136741                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387555                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3593                       # number of quiesce instructions executed
system.cpu.numCycles                         11254528                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3593                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3511077     74.88%     74.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8640      0.18%     75.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                 706344     15.06%     90.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                462832      9.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4688893                       # Class of committed instruction
system.cpu.quiesceCycles                     54156082                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5117787                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          145                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1651907                       # Transaction distribution
system.membus.trans_dist::ReadResp            1658281                       # Transaction distribution
system.membus.trans_dist::WriteReq            1011507                       # Transaction distribution
system.membus.trans_dist::WriteResp           1011507                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2751                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4683                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1229                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1230                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3751                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2624                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        57274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        83517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5254872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5254872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5349470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       240000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       240000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       419264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80819                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       532903                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    168154344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    168154344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168927247                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2674649                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000064                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007972                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2674479     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2674649                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7203094900                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            72792998                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10890952                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14182000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           61679280                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10208153713                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           18841500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      8015336                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2003834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     10019170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2003834                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      8015336                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     10019170                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     10019170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     10019170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     20038339                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2076160                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2076160                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3442857                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3442857                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          596                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        57274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       241856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       295104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       143360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10428428                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10571788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11038034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          838                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        21032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        56144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80819                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3868856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4720824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2293760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    166854680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    169148440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    175771803                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18561836126                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         12182875                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          769                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14959375972                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9675945000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       331776                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19236806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7213802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      9618403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     36069011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9618403                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7213802                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     16832205                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19236806                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     16832205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     16832205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     52901216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7213802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     16832205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       24046007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7213802                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2480332                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9694134                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7213802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     24046007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2480332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      33740141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1648236                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1648236                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       979200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       979200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        94304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5142540                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5254872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3016888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    164560920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    168154344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3267226                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3267226    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3267226                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7817678650                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9220314000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     70019624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1900544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2293760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     74213928                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1928000                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1968312                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3896312                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     17504906                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        59392                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        71680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     17635978                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       482000                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       543536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1712740462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     46488947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     56107350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1815336760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47160545                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48146611                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95307156                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1759901007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     94635558                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     56107350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1910643915                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    108855320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     60293120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    169541656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     62652416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    106561560                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    169213976                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     27213830                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1884160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     29110278                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     15663104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3330054                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     18993158                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1603067                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2662695119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1474821776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      8015336                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4147135298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1532532193                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2606587769                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4139119962                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1603067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4195227313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4081409545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      8015336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8286255260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       240064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       243520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       240064                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       240064                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3751                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           54                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3805                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5872173                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        84537                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5956709                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5872173                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5872173                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5872173                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        84537                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5956709                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1116344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    104267800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         243200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          105728744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       176064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1900544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     60293120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62844864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        17456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1629190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1652036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2751                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        29696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       942080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             981951                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27306738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2550480419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2480332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5948882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2586216371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4306677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     46488947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1474821776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      9618403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2003834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1537239637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4306677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73795685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4025302195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9618403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2003834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2480332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5948882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4123456008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     47152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2571223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000239070250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2962202                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1042564                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1652035                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     981951                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1652035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   981951                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            103265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            103230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           103229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           103246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           103252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             61345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             61340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             61346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             61345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            61424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            61390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            61377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            61354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            61351                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54847869555                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8259940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             98212554555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33201.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59451.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3624                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1541142                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  913610                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    12                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1652023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               981951                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1437871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   57506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   57648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 155927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10530                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.726855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.206160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.917589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4872      2.72%      2.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3879      2.16%      4.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2528      1.41%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2983      1.66%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3223      1.80%      9.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2509      1.40%     11.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2348      1.31%     12.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3192      1.78%     14.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153660     85.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179194                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     635.136101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    898.398830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1659     63.78%     63.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.27%     64.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.12%     64.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     64.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      0.19%     64.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.19%     64.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.19%     64.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          245      9.42%     74.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.23%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     74.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     74.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     74.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.15%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     74.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.12%     74.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          638     24.53%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.08%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.08%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     377.528258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     77.155309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    479.107449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1570     60.36%     60.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            43      1.65%     62.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      0.65%     62.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.19%     62.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.23%     63.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.31%     63.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.31%     63.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.12%     63.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      0.31%     64.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.12%     64.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.08%     64.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.19%     64.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.08%     64.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.12%     64.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.12%     64.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     64.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     64.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     64.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.08%     65.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.08%     65.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     65.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           33      1.27%     66.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          872     33.53%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1568-1599            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              105727232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62844864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               105728680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             62844864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2586.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1537.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2586.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1537.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40880706000                       # Total gap between requests
system.mem_ctrls.avgGap                      15520.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1116344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    104264792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       243136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       177152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1900544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     60292032                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27306738.157616935670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2550406840.725074768066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2480331.554773759097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5947316.498042137362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4333290.883543204516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 46488947.282405711710                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1474795162.436185836792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 9618402.886014975607                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2003833.934586453019                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        17456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1629190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2751                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        29696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       942080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1438358710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  96480610325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    130989065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    162596455                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13111026550                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28819062355                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 759370538765                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7612739365                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2045190545                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82399.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59219.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     82383.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42799.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4765912.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    970469.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    806057.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1239052.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1597805.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88429654.799996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61720957.199996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3004618650                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1364710874.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     391370924.699925                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     822891690.562480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     197956904.400002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5931699655.912587                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        145.094495                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9987622005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2211510000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28685277280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7186                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3593                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9420825.459226                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2726197.674721                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3593    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       101250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16304125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3593                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    111966075375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  33849025875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1332749                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1332749                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1332749                       # number of overall hits
system.cpu.icache.overall_hits::total         1332749                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3751                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3751                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3751                       # number of overall misses
system.cpu.icache.overall_misses::total          3751                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162317500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162317500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162317500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162317500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1336500                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1336500                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1336500                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1336500                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002807                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002807                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002807                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002807                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43273.127166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43273.127166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43273.127166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43273.127166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3751                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3751                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3751                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3751                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156631750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156631750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156631750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156631750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002807                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002807                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002807                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002807                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41757.331378                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41757.331378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41757.331378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41757.331378                       # average overall mshr miss latency
system.cpu.icache.replacements                   3580                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1332749                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1332749                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3751                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3751                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162317500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162317500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1336500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1336500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43273.127166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43273.127166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156631750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156631750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41757.331378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41757.331378                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           464.862296                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30236493                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3580                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8445.947765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   464.862296                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.907934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.907934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2676750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2676750                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1136243                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1136243                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1136243                       # number of overall hits
system.cpu.dcache.overall_hits::total         1136243                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4980                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4980                       # number of overall misses
system.cpu.dcache.overall_misses::total          4980                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    376959875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    376959875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    376959875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    376959875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1141223                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1141223                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1141223                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1141223                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004364                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004364                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75694.754016                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75694.754016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75694.754016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75694.754016                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2751                       # number of writebacks
system.cpu.dcache.writebacks::total              2751                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1127                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        35978                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        35978                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    290171875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    290171875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    290171875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    290171875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79725125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79725125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003376                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003376                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003376                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003376                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75310.634570                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75310.634570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75310.634570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75310.634570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.940992                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.940992                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3854                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       708764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          708764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    207547125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    207547125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       711404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       711404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78616.335227                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78616.335227                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2624                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2624                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3671                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3671                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    202568625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    202568625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79725125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79725125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77198.408918                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77198.408918                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.549714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.549714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       427479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         427479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    169412750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    169412750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       429819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       429819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72398.611111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72398.611111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        32307                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        32307                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     87603250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87603250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002859                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71280.105777                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71280.105777                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              127477                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3854                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.076544                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4568746                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4568746                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 145815101250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               145816381875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1342                       # Simulator instruction rate (inst/s)
host_mem_usage                               22434472                       # Number of bytes of host memory used
host_op_rate                                     1375                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99857.63                       # Real time elapsed on the host
host_tick_rate                                 409412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   133963202                       # Number of instructions simulated
sim_ops                                     137266965                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040883                       # Number of seconds simulated
sim_ticks                                 40882911875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.556566                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  282839                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               369451                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3738                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28356                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            390370                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42067                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50270                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8203                       # Number of indirect misses.
system.cpu.branchPred.lookups                  667446                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  109783                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7922                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4363086                       # Number of instructions committed
system.cpu.committedOps                       4690543                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.579958                       # CPI: cycles per instruction
system.cpu.discardedOps                         80851                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3188665                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            630253                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           288722                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6137154                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.387603                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3593                       # number of quiesce instructions executed
system.cpu.numCycles                         11256577                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3593                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3512034     74.87%     74.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8640      0.18%     75.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                 706725     15.07%     90.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                463143      9.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4690543                       # Class of committed instruction
system.cpu.quiesceCycles                     54156082                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5119423                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          145                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1651907                       # Transaction distribution
system.membus.trans_dist::ReadResp            1658285                       # Transaction distribution
system.membus.trans_dist::WriteReq            1011507                       # Transaction distribution
system.membus.trans_dist::WriteResp           1011507                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2754                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4684                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1229                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1230                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3751                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2627                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        57274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        83526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5254872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5254872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5349481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       240064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       240064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       419648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80819                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       533287                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    168154344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    168154344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168927695                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2674652                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000064                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007972                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2674482     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2674652                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7203116150                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            72792998                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10892702                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14182000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           61696530                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10208153713                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           18846500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      8015085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2003771                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     10018856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2003771                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      8015085                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     10018856                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     10018856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     10018856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     20037712                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2076160                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2076160                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3442857                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3442857                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          596                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1246                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        19120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        57274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       241856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       295104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       143360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10428428                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10571788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11038034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          838                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        21032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        56144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80819                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3868856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4720824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2293760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    166854680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    169148440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    175771803                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18561836126                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         12182875                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          769                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14959375972                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9675945000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       331776                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19236203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7213576                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      9618102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     36067881                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9618102                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7213576                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     16831678                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19236203                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     16831678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     16831678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     52899559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7213576                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     16831678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       24045254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7213576                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2480254                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9693830                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7213576                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     24045254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2480254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      33739084                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1648236                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1648236                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       979200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       979200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        94304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5142540                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5254872                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3016888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    164560920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    168154344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3267226                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3267226    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3267226                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7817678650                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9220314000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     70022320                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1900544                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2293760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     74216624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1928052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1968312                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3896364                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     17505580                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        59392                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        71680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     17636652                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       482013                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       543549                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1712752756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     46487491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     56105593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1815345840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47160339                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48145103                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95305442                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1759913096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     94632594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     56105593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1910651282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    108855320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     60293120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    169541656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     62652416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    106561560                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    169213976                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     27213830                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1884160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     29110278                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     15663104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3330054                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     18993158                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1603017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2662611713                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1474775578                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      8015085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4147005392                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1532484188                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2606506120                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4138990308                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1603017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4195095900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4081281698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      8015085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8285995700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       240064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       243520                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       240064                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       240064                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3751                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           54                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3805                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5871989                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        84534                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5956523                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5871989                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5871989                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5871989                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        84534                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5956523                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1116344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    104267800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         243392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          105728936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       176256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1900544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     60293120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        62845056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        17456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1629190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1652039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2754                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        29696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       942080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             981954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27305883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2550400527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2480254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5953392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2586140056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4311239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     46487491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1474775578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      9618102                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2003771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1537196181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4311239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73793374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4025176105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9618102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2003771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2480254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5953392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4123336237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     47152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2571223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000239070250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2962212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1042564                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1652038                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     981954                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1652038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   981954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            103312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            103265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            103263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            103230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            103251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            103212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           103229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           103202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           103247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           103253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             61345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             61340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             61346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             61345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            61424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            61390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            61377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            61354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            61351                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54847923555                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8259955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             98212687305                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33201.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59451.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3624                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1541142                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  913610                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    12                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1652026                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               981954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1437871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   57506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   57648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 155928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  73146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10530                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.704643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.159642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.949336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4875      2.72%      2.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3879      2.16%      4.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2529      1.41%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2984      1.67%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3223      1.80%      9.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2510      1.40%     11.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2348      1.31%     12.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3192      1.78%     14.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153660     85.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     635.136101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    898.398830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1659     63.78%     63.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.27%     64.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.12%     64.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     64.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      0.19%     64.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.19%     64.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.19%     64.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          245      9.42%     74.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.23%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     74.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     74.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     74.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.15%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     74.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.12%     74.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          638     24.53%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.08%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.08%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     377.528258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     77.155309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    479.107449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1570     60.36%     60.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            43      1.65%     62.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            17      0.65%     62.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.19%     62.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.23%     63.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            8      0.31%     63.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.31%     63.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.12%     63.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      0.31%     64.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.12%     64.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.08%     64.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            5      0.19%     64.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.08%     64.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.12%     64.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.12%     64.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     64.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     64.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     64.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.08%     65.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.08%     65.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     65.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           33      1.27%     66.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          872     33.53%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1568-1599            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              105727424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62844864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               105728872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             62845056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2586.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1537.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2586.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1537.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40882054375                       # Total gap between requests
system.mem_ctrls.avgGap                      15520.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1116344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    104264792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       243328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       177152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1900544                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     60292032                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27305882.795561026782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2550326951.240432262421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2480253.860342231579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5951826.541709610261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4333155.146620779298                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 46487491.052763961256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1474748965.639816045761                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 9618101.597123578191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2003771.166067412356                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        17456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1629190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2754                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        29696                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       942080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1438358710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  96480610325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    130989065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    162729205                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13111026550                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28819062355                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 759370538765                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   7612739365                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2045190545                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     82399.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59219.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     82383.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42800.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4760721.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    970469.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    806057.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1239052.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1597805.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         88431135.074996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61723023.599996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3004624106.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1364710874.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     391408088.399925                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     822912638.812480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     197966502.900002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5931776369.287587                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        145.091827                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9988091880                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2211720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28685878030                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7186                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3593                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9420825.459226                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2726197.674721                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3593    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       101250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16304125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3593                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    111967356000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  33849025875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1333195                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1333195                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1333195                       # number of overall hits
system.cpu.icache.overall_hits::total         1333195                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3751                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3751                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3751                       # number of overall misses
system.cpu.icache.overall_misses::total          3751                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162360000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162360000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162360000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162360000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1336946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1336946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1336946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1336946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002806                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002806                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002806                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002806                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43284.457478                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43284.457478                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43284.457478                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43284.457478                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3751                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3751                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3751                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3751                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156673000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156673000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002806                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002806                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002806                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002806                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41768.328446                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41768.328446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41768.328446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41768.328446                       # average overall mshr miss latency
system.cpu.icache.replacements                   3581                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1333195                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1333195                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3751                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3751                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162360000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1336946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1336946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002806                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43284.457478                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43284.457478                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3751                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156673000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156673000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002806                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41768.328446                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41768.328446                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           464.862363                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39862689                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4048                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9847.502223                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   464.862363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.907934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.907934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2677643                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2677643                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1136949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1136949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1136949                       # number of overall hits
system.cpu.dcache.overall_hits::total         1136949                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4983                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4983                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4983                       # number of overall misses
system.cpu.dcache.overall_misses::total          4983                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    377194875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    377194875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    377194875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    377194875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1141932                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1141932                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1141932                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1141932                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004364                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004364                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004364                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004364                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75696.342565                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75696.342565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75696.342565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75696.342565                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2754                       # number of writebacks
system.cpu.dcache.writebacks::total              2754                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1127                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        35978                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        35978                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    290402375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    290402375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    290402375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    290402375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79725125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79725125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003377                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75311.819243                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75311.819243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75311.819243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75311.819243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2215.940992                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2215.940992                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       709159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          709159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    207782125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    207782125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       711802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       711802                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78616.013999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78616.013999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3671                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3671                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    202799125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    202799125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79725125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79725125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77197.992006                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77197.992006                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.549714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.549714                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       427790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         427790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    169412750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    169412750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       430130                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       430130                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005440                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005440                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72398.611111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72398.611111                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        32307                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        32307                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     87603250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87603250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71280.105777                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71280.105777                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1144683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4369                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            262.001144                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4571585                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4571585                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 145816381875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
