From dd7c8c31e25e2b54298cc8746922068e3310c088 Mon Sep 17 00:00:00 2001
From: David Daney <ddaney@caviumnetworks.com>
Date: Fri, 17 May 2019 19:14:25 +0200
Subject: [PATCH 110/345] MIPS: Add ZCB and ZCBT instructions to uasm.

These instructions are available in OCTEON II CPUs.

Signed-off-by: David Daney <ddaney@caviumnetworks.com>
Signed-off-by: Leonid Rosenboim <lrosenboim@caviumnetworks.com>
Signed-off-by: Carlos Munoz <cmunoz@caviumnetworks.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
---
 arch/mips/include/asm/uasm.h      | 2 ++
 arch/mips/include/uapi/asm/inst.h | 8 ++++++++
 arch/mips/mm/uasm-mips.c          | 2 ++
 arch/mips/mm/uasm.c               | 4 +++-
 4 files changed, 15 insertions(+), 1 deletion(-)

diff --git a/arch/mips/include/asm/uasm.h b/arch/mips/include/asm/uasm.h
index 59dae37f6b8d..b353562b9389 100644
--- a/arch/mips/include/asm/uasm.h
+++ b/arch/mips/include/asm/uasm.h
@@ -174,6 +174,8 @@ Ip_u2u1u3(_xori);
 Ip_u2u1(_yield);
 Ip_u1u2(_ldpte);
 Ip_u2u1u3(_lddir);
+Ip_u1(_zcb);
+Ip_u1(_zcbt);
 
 /* Handle labels. */
 struct uasm_label {
diff --git a/arch/mips/include/uapi/asm/inst.h b/arch/mips/include/uapi/asm/inst.h
index c05dcf5ab414..51aae48405e1 100644
--- a/arch/mips/include/uapi/asm/inst.h
+++ b/arch/mips/include/uapi/asm/inst.h
@@ -66,6 +66,7 @@ enum spec_op {
 enum spec2_op {
 	madd_op, maddu_op, mul_op, spec2_3_unused_op,
 	msub_op, msubu_op, /* more unused ops */
+	cvm_op = 0x1f,
 	clz_op = 0x20, clo_op,
 	dclz_op = 0x24, dclo_op,
 	sdbpp_op = 0x3f
@@ -249,6 +250,13 @@ enum mad_func {
 	nmadd_fp_op	= 0x0c, nmsub_fp_op	= 0x0e
 };
 
+/*
+ * func field for special2 cavium opcodes.
+ */
+enum cvm_func {
+	zcb_op = 0x1c, zcbt_op = 0x1d
+};
+
 /*
  * func field for page table walker (Loongson-3).
  */
diff --git a/arch/mips/mm/uasm-mips.c b/arch/mips/mm/uasm-mips.c
index 9fea6c6bbf49..9128e3e34fae 100644
--- a/arch/mips/mm/uasm-mips.c
+++ b/arch/mips/mm/uasm-mips.c
@@ -187,6 +187,8 @@ static const struct insn insn_table[insn_invalid] = {
 	[insn_xor]	= {M(spec_op, 0, 0, 0, 0, xor_op),  RS | RT | RD},
 	[insn_xori]	= {M(xori_op, 0, 0, 0, 0, 0),  RS | RT | UIMM},
 	[insn_yield]	= {M(spec3_op, 0, 0, 0, 0, yield_op), RS | RD},
+	[ insn_zcb]	= {M(spec2_op, 0, 0, 0, zcb_op, cvm_op),  RS },
+	[ insn_zcbt]	= {M(spec2_op, 0, 0, 0, zcbt_op, cvm_op),  RS },
 };
 
 #undef M
diff --git a/arch/mips/mm/uasm.c b/arch/mips/mm/uasm.c
index 57570c0649b4..103771a23e8e 100644
--- a/arch/mips/mm/uasm.c
+++ b/arch/mips/mm/uasm.c
@@ -64,7 +64,7 @@ enum opcode {
 	insn_slt, insn_slti, insn_sltiu, insn_sltu, insn_sra, insn_srl,
 	insn_srlv, insn_subu, insn_sw, insn_sync, insn_syscall, insn_tlbp,
 	insn_tlbr, insn_tlbwi, insn_tlbwr, insn_wait, insn_wsbh, insn_xor,
-	insn_xori, insn_yield,
+	insn_xori, insn_yield, insn_zcb, insn_zcbt,
 	insn_invalid /* insn_invalid must be last */
 };
 
@@ -378,6 +378,8 @@ I_u3u1u2(_lwx)
 I_u3u1u2(_ldx)
 I_u1u2(_ldpte)
 I_u2u1u3(_lddir)
+I_u1(_zcb);
+I_u1(_zcbt);
 
 #ifdef CONFIG_CPU_CAVIUM_OCTEON
 #include <asm/octeon/octeon.h>
-- 
2.25.1

