{"vcs1":{"timestamp_begin":1681676722.661624377, "rt":1.52, "ut":0.25, "st":0.20}}
{"vcselab":{"timestamp_begin":1681676724.255451336, "rt":1.21, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1681676725.523083122, "rt":1.07, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681676722.247888210}
{"VCS_COMP_START_TIME": 1681676722.247888210}
{"VCS_COMP_END_TIME": 1681677668.860069527}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338244}}
{"stitch_vcselab": {"peak_mem": 222564}}
