[
    {
        "line": 39,
        "fullcodeline": "i = port->index;"
    },
    {
        "line": 40,
        "fullcodeline": "memset(&sync, 0, sizeof(sync));"
    },
    {
        "line": 41,
        "fullcodeline": "sync.clock_rate = FST_RDL(card, portConfig[i].lineSpeed);"
    },
    {
        "line": 43,
        "fullcodeline": "sync.clock_type = FST_RDB(card, portConfig[i].internalClock) =="
    },
    {
        "line": 45,
        "fullcodeline": "sync.loopback = 0;"
    },
    {
        "line": 32,
        "fullcodeline": "if (ifr->ifr_settings.size == 0) {"
    },
    {
        "line": 35,
        "fullcodeline": "if (ifr->ifr_settings.size < sizeof (sync)) {"
    },
    {
        "line": 47,
        "fullcodeline": "if (copy_to_user(ifr->ifr_settings.ifs_ifsu.sync, &sync, sizeof (sync))) {"
    },
    {
        "line": 13,
        "fullcodeline": "ifr->ifr_settings.type = IF_IFACE_E1;"
    },
    {
        "line": 16,
        "fullcodeline": "ifr->ifr_settings.type = IF_IFACE_T1;"
    },
    {
        "line": 19,
        "fullcodeline": "ifr->ifr_settings.type = IF_IFACE_V35;"
    },
    {
        "line": 22,
        "fullcodeline": "ifr->ifr_settings.type = IF_IFACE_V24;"
    },
    {
        "line": 25,
        "fullcodeline": "ifr->ifr_settings.type = IF_IFACE_X21D;"
    },
    {
        "line": 29,
        "fullcodeline": "ifr->ifr_settings.type = IF_IFACE_X21;"
    },
    {
        "line": 36,
        "fullcodeline": "return -ENOMEM;"
    },
    {
        "line": 48,
        "fullcodeline": "return -EFAULT;"
    }
]