<li><a href="cmd_abc.html"> abc</a> <span>use ABC for technology mapping</span></a>
<li><a href="cmd_cd.html"> cd</a> <span>a shortcut for 'select -module &lt;name&gt;'</span></a>
<li><a href="cmd_dfflibmap.html"> dfflibmap</a> <span>technology mapping of flip-flops</span></a>
<li><a href="cmd_dump.html"> dump</a> <span>print parts of the design in ilang format</span></a>
<li><a href="cmd_eval.html"> eval</a> <span>evaluate the circuit given an input</span></a>
<li><a href="cmd_extract.html"> extract</a> <span>find subcircuits and replace them with cells</span></a>
<li><a href="cmd_flatten.html"> flatten</a> <span>flatten design</span></a>
<li><a href="cmd_fsm.html"> fsm</a> <span>extract and optimize finite state machines</span></a>
<li><a href="cmd_fsm_detect.html"> fsm_detect</a> <span>finding FSMs in design</span></a>
<li><a href="cmd_fsm_expand.html"> fsm_expand</a> <span>expand FSM cells by merging logic into it</span></a>
<li><a href="cmd_fsm_export.html"> fsm_export</a> <span>exporting FSMs to KISS2 files</span></a>
<li><a href="cmd_fsm_extract.html"> fsm_extract</a> <span>extracting FSMs in design</span></a>
<li><a href="cmd_fsm_info.html"> fsm_info</a> <span>print information on finite state machines</span></a>
<li><a href="cmd_fsm_map.html"> fsm_map</a> <span>mapping FSMs to basic logic</span></a>
<li><a href="cmd_fsm_opt.html"> fsm_opt</a> <span>optimize finite state machines</span></a>
<li><a href="cmd_fsm_recode.html"> fsm_recode</a> <span>recoding finite state machines</span></a>
<li><a href="cmd_help.html"> help</a> <span>display help messages</span></a>
<li><a href="cmd_hierarchy.html"> hierarchy</a> <span>check, expand and clean up design hierarchy</span></a>
<li><a href="cmd_ls.html"> ls</a> <span>list modules or objects in modules</span></a>
<li><a href="cmd_memory.html"> memory</a> <span>translate memories to basic cells</span></a>
<li><a href="cmd_memory_collect.html"> memory_collect</a> <span>creating multi-port memory cells</span></a>
<li><a href="cmd_memory_dff.html"> memory_dff</a> <span>merge input/output DFFs into memories</span></a>
<li><a href="cmd_memory_map.html"> memory_map</a> <span>translate multiport memories to basic cells</span></a>
<li><a href="cmd_opt.html"> opt</a> <span>perform simple optimizations</span></a>
<li><a href="cmd_opt_clean.html"> opt_clean</a> <span>remove unused cells and wires</span></a>
<li><a href="cmd_opt_const.html"> opt_const</a> <span>perform const folding</span></a>
<li><a href="cmd_opt_muxtree.html"> opt_muxtree</a> <span>eliminate dead trees in multiplexer trees</span></a>
<li><a href="cmd_opt_reduce.html"> opt_reduce</a> <span>simplify large MUXes and AND/OR gates</span></a>
<li><a href="cmd_opt_rmdff.html"> opt_rmdff</a> <span>remove DFFs with constant inputs</span></a>
<li><a href="cmd_opt_share.html"> opt_share</a> <span>consolidate identical cells</span></a>
<li><a href="cmd_proc.html"> proc</a> <span>translate processes to netlists</span></a>
<li><a href="cmd_proc_arst.html"> proc_arst</a> <span>detect asynchronous resets</span></a>
<li><a href="cmd_proc_clean.html"> proc_clean</a> <span>remove empty parts of processes</span></a>
<li><a href="cmd_proc_dff.html"> proc_dff</a> <span>extract flip-flops from processes</span></a>
<li><a href="cmd_proc_mux.html"> proc_mux</a> <span>convert decision trees to multiplexers</span></a>
<li><a href="cmd_proc_rmdead.html"> proc_rmdead</a> <span>eliminate dead trees in decision trees</span></a>
<li><a href="cmd_read_ilang.html"> read_ilang</a> <span>read modules from ilang file</span></a>
<li><a href="cmd_read_verilog.html"> read_verilog</a> <span>read modules from verilog file</span></a>
<li><a href="cmd_rename.html"> rename</a> <span>rename object in the design</span></a>
<li><a href="cmd_sat.html"> sat</a> <span>solve a SAT problem in the circuit</span></a>
<li><a href="cmd_scatter.html"> scatter</a> <span>add additional intermediate nets</span></a>
<li><a href="cmd_scc.html"> scc</a> <span>detect strongly connected components (logic loops)</span></a>
<li><a href="cmd_script.html"> script</a> <span>execute commands from script file</span></a>
<li><a href="cmd_select.html"> select</a> <span>modify and view the list of selected objects</span></a>
<li><a href="cmd_shell.html"> shell</a> <span>enter interactive command mode</span></a>
<li><a href="cmd_show.html"> show</a> <span>generate schematics using graphviz</span></a>
<li><a href="cmd_splitnets.html"> splitnets</a> <span>split up multi-bit nets</span></a>
<li><a href="cmd_submod.html"> submod</a> <span>moving part of a module to a new submodule</span></a>
<li><a href="cmd_tcl.html"> tcl</a> <span>execute a TCL script file</span></a>
<li><a href="cmd_techmap.html"> techmap</a> <span>simple technology mapper</span></a>
<li><a href="cmd_write_autotest.html"> write_autotest</a> <span>generate simple test benches</span></a>
<li><a href="cmd_write_ilang.html"> write_ilang</a> <span>write design to ilang file</span></a>
<li><a href="cmd_write_intersynth.html"> write_intersynth</a> <span>write design to InterSynth netlist file</span></a>
<li><a href="cmd_write_verilog.html"> write_verilog</a> <span>write design to verilog file</span></a>
