<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.08.08.14:25:05"
 outputDirectory="F:/Projects/C75/FPGA_Project_ethernet125MHz/transeiver_phy_rst/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX220YF780E5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="pll_powerdown" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="pll_powerdown"
       direction="output"
       role="pll_powerdown"
       width="1" />
  </interface>
  <interface name="tx_analogreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="tx_analogreset"
       direction="output"
       role="tx_analogreset"
       width="1" />
  </interface>
  <interface name="tx_digitalreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="tx_digitalreset"
       direction="output"
       role="tx_digitalreset"
       width="1" />
  </interface>
  <interface name="tx_ready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="tx_ready" direction="output" role="tx_ready" width="1" />
  </interface>
  <interface name="pll_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="pll_locked" direction="input" role="pll_locked" width="1" />
  </interface>
  <interface name="pll_select" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="pll_select" direction="input" role="pll_select" width="1" />
  </interface>
  <interface name="tx_cal_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="tx_cal_busy" direction="input" role="tx_cal_busy" width="1" />
  </interface>
  <interface name="rx_analogreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_analogreset"
       direction="output"
       role="rx_analogreset"
       width="1" />
  </interface>
  <interface name="rx_digitalreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_digitalreset"
       direction="output"
       role="rx_digitalreset"
       width="1" />
  </interface>
  <interface name="rx_ready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_ready" direction="output" role="rx_ready" width="1" />
  </interface>
  <interface name="rx_is_lockedtodata" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_is_lockedtodata"
       direction="input"
       role="rx_is_lockedtodata"
       width="1" />
  </interface>
  <interface name="rx_cal_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_cal_busy" direction="input" role="rx_cal_busy" width="1" />
  </interface>
 </perimeter>
 <entity kind="transeiver_phy_rst" version="1.0" name="transeiver_phy_rst">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX220YF780E5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\synth\transeiver_phy_rst.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\synth\transeiver_phy_rst.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="F:/Projects/C75/FPGA_Project_ethernet125MHz/transeiver_phy_rst.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="transeiver_phy_rst">"Generating: transeiver_phy_rst"</message>
   <message level="Info" culprit="transeiver_phy_rst">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="xcvr_reset_control_0">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="xcvr_reset_control_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="xcvr_reset_control_0">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="xcvr_reset_control_0">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_reset_control"
   version="18.1"
   name="altera_xcvr_reset_control">
  <parameter name="gui_rx_auto_reset" value="0" />
  <parameter name="T_TX_ANALOGRESET" value="0" />
  <parameter name="device_family" value="Cyclone 10 GX" />
  <parameter name="T_TX_DIGITALRESET" value="20" />
  <parameter name="l_pll_select_width" value="1" />
  <parameter name="T_PLL_POWERDOWN" value="1000" />
  <parameter name="gui_tx_auto_reset" value="0" />
  <parameter name="TX_PLL_ENABLE" value="1" />
  <parameter name="l_pll_select_split" value="0" />
  <parameter name="l_pll_select_base" value="1" />
  <parameter name="l_terminate_pll" value="0" />
  <parameter name="SYS_CLK_IN_MHZ" value="250" />
  <parameter name="gui_pll_cal_busy" value="0" />
  <parameter name="REDUCED_SIM_TIME" value="1" />
  <parameter name="CHANNELS" value="1" />
  <parameter name="T_RX_DIGITALRESET" value="4000" />
  <parameter name="T_RX_ANALOGRESET" value="40" />
  <parameter name="T_PLL_LOCK_HYST" value="0" />
  <parameter name="PLLS" value="1" />
  <parameter name="gui_split_interfaces" value="0" />
  <parameter name="l_terminate_rx_manual" value="1" />
  <parameter name="TX_ENABLE" value="1" />
  <parameter name="EN_PLL_CAL_BUSY" value="0" />
  <parameter name="l_rx_manual_term" value="0" />
  <parameter name="TX_PER_CHANNEL" value="0" />
  <parameter name="l_terminate_rx" value="0" />
  <parameter name="RX_ENABLE" value="1" />
  <parameter name="l_terminate_tx" value="0" />
  <parameter name="l_tx_manual_term" value="0" />
  <parameter name="SYNCHRONIZE_PLL_RESET" value="0" />
  <parameter name="RX_PER_CHANNEL" value="0" />
  <parameter name="l_terminate_tx_manual" value="1" />
  <parameter name="SYNCHRONIZE_RESET" value="1" />
  <generatedFiles>
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\altera_xcvr_reset_control_181\synth\altera_xcvr_functions.sv"
       attributes="" />
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\altera_xcvr_reset_control_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\altera_xcvr_reset_control_181\synth\altera_xcvr_reset_control.sv"
       attributes="" />
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\altera_xcvr_reset_control_181\synth\alt_xcvr_reset_counter.sv"
       attributes="" />
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\altera_xcvr_reset_control_181\synth\plain_files.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\altera_xcvr_reset_control_181\synth\altera_xcvr_functions.sv"
       attributes="" />
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\altera_xcvr_reset_control_181\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\altera_xcvr_reset_control_181\synth\altera_xcvr_reset_control.sv"
       attributes="" />
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\altera_xcvr_reset_control_181\synth\alt_xcvr_reset_counter.sv"
       attributes="" />
   <file
       path="F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst\altera_xcvr_reset_control_181\synth\plain_files.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/alt_xcvr/altera_xcvr_reset_control/tcl/altera_xcvr_reset_control_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="transeiver_phy_rst" as="xcvr_reset_control_0" />
  <messages>
   <message level="Info" culprit="transeiver_phy_rst">"Generating: altera_xcvr_reset_control"</message>
   <message level="Info" culprit="xcvr_reset_control_0">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="xcvr_reset_control_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="xcvr_reset_control_0">add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv</message>
   <message level="Info" culprit="xcvr_reset_control_0">add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv</message>
  </messages>
 </entity>
</deploy>
