{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696430433062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696430433062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  4 16:40:32 2023 " "Processing started: Wed Oct  4 16:40:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696430433062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430433062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sw -c sw " "Command: quartus_map --read_settings_files=on --write_settings_files=off sw -c sw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430433062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696430433216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696430433216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FallingEdgeLatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FallingEdgeLatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FallingEdgeLatch-Behavioral " "Found design unit 1: FallingEdgeLatch-Behavioral" {  } { { "FallingEdgeLatch.vhd" "" { Text "/home/quartus/sw/project/FallingEdgeLatch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439513 ""} { "Info" "ISGN_ENTITY_NAME" "1 FallingEdgeLatch " "Found entity 1: FallingEdgeLatch" {  } { { "FallingEdgeLatch.vhd" "" { Text "/home/quartus/sw/project/FallingEdgeLatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439513 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FSM_EXTRACT sw_components/spwxmit_fast.vhd(184) " "Unrecognized synthesis attribute \"FSM_EXTRACT\" at sw_components/spwxmit_fast.vhd(184)" {  } { { "sw_components/spwxmit_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwxmit_fast.vhd" 184 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439513 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sw_components/spwxmit_fast.vhd(325) " "Unrecognized synthesis attribute \"IOB\" at sw_components/spwxmit_fast.vhd(325)" {  } { { "sw_components/spwxmit_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwxmit_fast.vhd" 325 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439513 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sw_components/spwxmit_fast.vhd(326) " "Unrecognized synthesis attribute \"IOB\" at sw_components/spwxmit_fast.vhd(326)" {  } { { "sw_components/spwxmit_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwxmit_fast.vhd" 326 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_components/spwxmit_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw_components/spwxmit_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwxmit_fast-spwxmit_fast_arch " "Found design unit 1: spwxmit_fast-spwxmit_fast_arch" {  } { { "sw_components/spwxmit_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwxmit_fast.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439514 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwxmit_fast " "Found entity 1: spwxmit_fast" {  } { { "sw_components/spwxmit_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwxmit_fast.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_components/spwxmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw_components/spwxmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwxmit-spwxmit_arch " "Found design unit 1: spwxmit-spwxmit_arch" {  } { { "sw_components/spwxmit.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwxmit.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439515 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwxmit " "Found entity 1: spwxmit" {  } { { "sw_components/spwxmit.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwxmit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_components/spwstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw_components/spwstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwstream-spwstream_arch " "Found design unit 1: spwstream-spwstream_arch" {  } { { "sw_components/spwstream.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwstream.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439516 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwstream " "Found entity 1: spwstream" {  } { { "sw_components/spwstream.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwstream.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_components/spwrecvfront_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw_components/spwrecvfront_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwrecvfront_generic-spwrecvfront_arch " "Found design unit 1: spwrecvfront_generic-spwrecvfront_arch" {  } { { "sw_components/spwrecvfront_generic.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecvfront_generic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439516 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwrecvfront_generic " "Found entity 1: spwrecvfront_generic" {  } { { "sw_components/spwrecvfront_generic.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecvfront_generic.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439516 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "FSM_EXTRACT sw_components/spwrecvfront_fast.vhd(106) " "Unrecognized synthesis attribute \"FSM_EXTRACT\" at sw_components/spwrecvfront_fast.vhd(106)" {  } { { "sw_components/spwrecvfront_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecvfront_fast.vhd" 106 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439516 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sw_components/spwrecvfront_fast.vhd(194) " "Unrecognized synthesis attribute \"IOB\" at sw_components/spwrecvfront_fast.vhd(194)" {  } { { "sw_components/spwrecvfront_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecvfront_fast.vhd" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439516 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sw_components/spwrecvfront_fast.vhd(195) " "Unrecognized synthesis attribute \"IOB\" at sw_components/spwrecvfront_fast.vhd(195)" {  } { { "sw_components/spwrecvfront_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecvfront_fast.vhd" 195 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439517 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sw_components/spwrecvfront_fast.vhd(196) " "Unrecognized synthesis attribute \"IOB\" at sw_components/spwrecvfront_fast.vhd(196)" {  } { { "sw_components/spwrecvfront_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecvfront_fast.vhd" 196 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439517 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sw_components/spwrecvfront_fast.vhd(197) " "Unrecognized synthesis attribute \"IOB\" at sw_components/spwrecvfront_fast.vhd(197)" {  } { { "sw_components/spwrecvfront_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecvfront_fast.vhd" 197 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_components/spwrecvfront_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw_components/spwrecvfront_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwrecvfront_fast-spwrecvfront_arch " "Found design unit 1: spwrecvfront_fast-spwrecvfront_arch" {  } { { "sw_components/spwrecvfront_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecvfront_fast.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439517 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwrecvfront_fast " "Found entity 1: spwrecvfront_fast" {  } { { "sw_components/spwrecvfront_fast.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecvfront_fast.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_components/spwrecv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw_components/spwrecv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwrecv-spwrecv_arch " "Found design unit 1: spwrecv-spwrecv_arch" {  } { { "sw_components/spwrecv.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecv.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439518 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwrecv " "Found entity 1: spwrecv" {  } { { "sw_components/spwrecv.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwrecv.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_components/spwram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw_components/spwram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwram-spwram_arch " "Found design unit 1: spwram-spwram_arch" {  } { { "sw_components/spwram.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439518 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwram " "Found entity 1: spwram" {  } { { "sw_components/spwram.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwram.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_components/spwpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sw_components/spwpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwpkg " "Found design unit 1: spwpkg" {  } { { "sw_components/spwpkg.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwpkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_components/spwlink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw_components/spwlink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spwlink-spwlink_arch " "Found design unit 1: spwlink-spwlink_arch" {  } { { "sw_components/spwlink.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwlink.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439519 ""} { "Info" "ISGN_ENTITY_NAME" "1 spwlink " "Found entity 1: spwlink" {  } { { "sw_components/spwlink.vhd" "" { Text "/home/quartus/sw/project/sw_components/spwlink.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sw " "Found entity 1: sw" {  } { { "sw.bdf" "" { Schematic "/home/quartus/sw/project/sw.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WriteController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WriteController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteController-Behavioral " "Found design unit 1: WriteController-Behavioral" {  } { { "WriteController.vhd" "" { Text "/home/quartus/sw/project/WriteController.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439520 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteController " "Found entity 1: WriteController" {  } { { "WriteController.vhd" "" { Text "/home/quartus/sw/project/WriteController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696430439520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430439520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sw " "Elaborating entity \"sw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696430439557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwstream spwstream:spw_transmitter " "Elaborating entity \"spwstream\" for hierarchy \"spwstream:spw_transmitter\"" {  } { { "sw.bdf" "spw_transmitter" { Schematic "/home/quartus/sw/project/sw.bdf" { { 96 184 392 432 "spw_transmitter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696430439558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwlink spwstream:spw_transmitter\|spwlink:link_inst " "Elaborating entity \"spwlink\" for hierarchy \"spwstream:spw_transmitter\|spwlink:link_inst\"" {  } { { "sw_components/spwstream.vhd" "link_inst" { Text "/home/quartus/sw/project/sw_components/spwstream.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696430439560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwrecv spwstream:spw_transmitter\|spwrecv:recv_inst " "Elaborating entity \"spwrecv\" for hierarchy \"spwstream:spw_transmitter\|spwrecv:recv_inst\"" {  } { { "sw_components/spwstream.vhd" "recv_inst" { Text "/home/quartus/sw/project/sw_components/spwstream.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696430439572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwxmit spwstream:spw_transmitter\|spwxmit:\\xmit_sel0:xmit_inst " "Elaborating entity \"spwxmit\" for hierarchy \"spwstream:spw_transmitter\|spwxmit:\\xmit_sel0:xmit_inst\"" {  } { { "sw_components/spwstream.vhd" "\\xmit_sel0:xmit_inst" { Text "/home/quartus/sw/project/sw_components/spwstream.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696430439573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwrecvfront_generic spwstream:spw_transmitter\|spwrecvfront_generic:\\recvfront_sel0:recvfront_generic_inst " "Elaborating entity \"spwrecvfront_generic\" for hierarchy \"spwstream:spw_transmitter\|spwrecvfront_generic:\\recvfront_sel0:recvfront_generic_inst\"" {  } { { "sw_components/spwstream.vhd" "\\recvfront_sel0:recvfront_generic_inst" { Text "/home/quartus/sw/project/sw_components/spwstream.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696430439574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spwram spwstream:spw_transmitter\|spwram:rxmem " "Elaborating entity \"spwram\" for hierarchy \"spwstream:spw_transmitter\|spwram:rxmem\"" {  } { { "sw_components/spwstream.vhd" "rxmem" { Text "/home/quartus/sw/project/sw_components/spwstream.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696430439574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:txdivcnt_inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:txdivcnt_inst\"" {  } { { "sw.bdf" "txdivcnt_inst" { Schematic "/home/quartus/sw/project/sw.bdf" { { 208 -144 -32 256 "txdivcnt_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696430439584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:txdivcnt_inst " "Elaborated megafunction instantiation \"LPM_CONSTANT:txdivcnt_inst\"" {  } { { "sw.bdf" "" { Schematic "/home/quartus/sw/project/sw.bdf" { { 208 -144 -32 256 "txdivcnt_inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696430439585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:txdivcnt_inst " "Instantiated megafunction \"LPM_CONSTANT:txdivcnt_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696430439585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696430439585 ""}  } { { "sw.bdf" "" { Schematic "/home/quartus/sw/project/sw.bdf" { { 208 -144 -32 256 "txdivcnt_inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696430439585 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696430440320 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696430440662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696430440747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696430440747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696430440789 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696430440789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "279 " "Implemented 279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696430440789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696430440789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696430440795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  4 16:40:40 2023 " "Processing ended: Wed Oct  4 16:40:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696430440795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696430440795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696430440795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696430440795 ""}
