{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 00:25:38 2019 " "Info: Processing started: Tue Apr 16 00:25:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off course -c course " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off course -c course" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/3 курс/курсач СиФО/course_qw/debug.vwf " "Info: Using vector source file \"D:/3 курс/курсач СиФО/course_qw/debug.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "adr_reg_for_r\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"adr_reg_for_r\[3\]\" in design." {  } { { "D:/3 курс/курсач СиФО/course_qw/debug.vwf" "" { Waveform "D:/3 курс/курсач СиФО/course_qw/debug.vwf" "adr_reg_for_r\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "adr_reg_for_r\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"adr_reg_for_r\[2\]\" in design." {  } { { "D:/3 курс/курсач СиФО/course_qw/debug.vwf" "" { Waveform "D:/3 курс/курсач СиФО/course_qw/debug.vwf" "adr_reg_for_r\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "adr_reg_for_r\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"adr_reg_for_r\[1\]\" in design." {  } { { "D:/3 курс/курсач СиФО/course_qw/debug.vwf" "" { Waveform "D:/3 курс/курсач СиФО/course_qw/debug.vwf" "adr_reg_for_r\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "adr_reg_for_r\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"adr_reg_for_r\[0\]\" in design." {  } { { "D:/3 курс/курсач СиФО/course_qw/debug.vwf" "" { Waveform "D:/3 курс/курсач СиФО/course_qw/debug.vwf" "adr_reg_for_r\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|memory:inst1\|RAM_dq:inst1\|altsyncram:altsyncram_component\|altsyncram_7ea1:auto_generated\|address_reg_a\[0\] 415.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 415.0 ns on register \"\|main\|memory:inst1\|RAM_dq:inst1\|altsyncram:altsyncram_component\|altsyncram_7ea1:auto_generated\|address_reg_a\[0\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     24.18 % " "Info: Simulation coverage is      24.18 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "7881 " "Info: Number of transitions in simulation is 7881" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 5 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 00:25:39 2019 " "Info: Processing ended: Tue Apr 16 00:25:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
