GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v'
Analyzing included file 'fifo_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Analyzing included file 'fifo_parameter.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Analyzing included file 'fifo_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Undeclared symbol 'Reset', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Undeclared symbol 'RPReset', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v'
Analyzing included file 'fifo_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":2)
Analyzing included file 'fifo_parameter.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":57)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":57)
Compiling module 'FIFO_HS_LANE_TO_PSRAM_Top'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs_top.v":4)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
NOTE  (EX0101) : Current top module is "FIFO_HS_LANE_TO_PSRAM_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "wfull_val1"("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
WARN  (AG0100) : Find logical loop signal : "wfull_val1"("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
WARN  (AG0100) : Find logical loop signal : "wfull_val1"("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "Full"("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
WARN  (AG0100) : Find logical loop signal : "Full"("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
WARN  (AG0100) : Find logical loop signal : "Full"("C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\ipcore\FIFO_HS\data\fifo_hs.v":15293)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\rui\Desktop\gowin_mipi\mipi_dphy_protocol_analyzer\src\fifo_hs_lane_to_psram\temp\FIFOHS\fifo_hs_lane_to_psram.vg" completed
Generate template file "C:\Users\rui\Desktop\gowin_mipi\mipi_dphy_protocol_analyzer\src\fifo_hs_lane_to_psram\temp\FIFOHS\fifo_hs_lane_to_psram_tmp.v" completed
[100%] Generate report file "C:\Users\rui\Desktop\gowin_mipi\mipi_dphy_protocol_analyzer\src\fifo_hs_lane_to_psram\temp\FIFOHS\fifo_hs_lane_to_psram_syn.rpt.html" completed
GowinSynthesis finish
