<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Hierarchy Module Resource</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 14px; }
div#main_wrapper{ width: 100%; }
h1 {text-align: center; }
h1 {margin-top: 36px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { align = "center"; padding: 5px 2px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table td.label { width: 20%; white-space: nowrap; min-width: 20px; background-color: #dee8f4; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="content">
<h1>Hierarchy Module Resource</h1>
<table>
<tr>
<th class="label">MODULE NAME</th>
<th class="label">REG NUMBER</th>
<th class="label">ALU NUMBER</th>
<th class="label">LUT NUMBER</th>
<th class="label">DSP NUMBER</th>
<th class="label">BSRAM NUMBER</th>
<th class="label">SSRAM NUMBER</th>
<th class="label">ROM16 NUMBER</th>
</tr>
<tr>
<td class="label">top (D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">15</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--u_sample_rate_divider
 (D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v)</td>
<td align = "center">65</td>
<td align = "center">-</td>
<td align = "center">196</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--u_sampler
 (D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v)</td>
<td align = "center">8</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--u_buffer
 (D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v)</td>
<td align = "center">43</td>
<td align = "center">-</td>
<td align = "center">120</td>
<td align = "center">-</td>
<td align = "center">24</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--u_uart_rx
 (D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v)</td>
<td align = "center">31</td>
<td align = "center">-</td>
<td align = "center">41</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--u_startup_tx
 (D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v)</td>
<td align = "center">23</td>
<td align = "center">-</td>
<td align = "center">42</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--u_uart_tx
 (D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v)</td>
<td align = "center">24</td>
<td align = "center">-</td>
<td align = "center">36</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--u_uart_tx_ext
 (D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v)</td>
<td align = "center">23</td>
<td align = "center">-</td>
<td align = "center">32</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--u_controller
 (D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v)</td>
<td align = "center">150</td>
<td align = "center">15</td>
<td align = "center">118</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--u_freq_gen
 (D:/Project/cursor_workspace/FPGA_logicanalysis/logic_analyzer/src/top.v)</td>
<td align = "center">96</td>
<td align = "center">123</td>
<td align = "center">295</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
