-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mult is
port (
    ap_ready : OUT STD_LOGIC;
    a_V : IN STD_LOGIC_VECTOR (31 downto 0);
    b_V : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of mult is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal r_V_fu_32_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_32_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_32_p2 : STD_LOGIC_VECTOR (47 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= r_V_fu_32_p2(47 downto 16);
    r_V_fu_32_p0 <= b_V;
    r_V_fu_32_p1 <= a_V;
    r_V_fu_32_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_fu_32_p0) * signed(r_V_fu_32_p1))), 48));
end behav;
