###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux x86_64(Host ID work-eda)
#  Generated on:      Fri Oct 16 20:32:56 2020
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Vgjpw6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Vgjpw6_reg/D (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (v) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.160
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.640
- Arrival Time                 10.132
= Slack Time                   -0.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.492 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q v  | DFFHQXL   | 0.296 | 0.392 |   0.392 |   -0.100 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A v -> Y v   | BUFX3     | 0.126 | 0.216 |   0.608 |    0.116 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U278              | AN v -> Y v  | NAND2BX1  | 0.163 | 0.198 |   0.806 |    0.314 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U265              | A v -> Y ^   | INVXL     | 0.095 | 0.087 |   0.893 |    0.401 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U353              | A ^ -> Y v   | NAND2X1   | 0.093 | 0.065 |   0.958 |    0.466 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC238_n1155   | A v -> Y v   | CLKBUFX8  | 0.167 | 0.177 |   1.135 |    0.643 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1674             | A v -> Y ^   | INVX3     | 0.456 | 0.325 |   1.460 |    0.968 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U917              | A0 ^ -> Y v  | AOI22XL   | 0.171 | 0.119 |   1.579 |    1.087 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U222              | C v -> Y ^   | NAND4X1   | 0.126 | 0.116 |   1.696 |    1.204 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC281_n4059   | A ^ -> Y ^   | BUFX3     | 0.307 | 0.232 |   1.927 |    1.435 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1142             | A ^ -> Y v   | INVXL     | 0.112 | 0.092 |   2.019 |    1.527 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1141             | B v -> Y ^   | NOR2X2    | 0.159 | 0.119 |   2.138 |    1.646 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC314_n60     | A ^ -> Y ^   | CLKBUFX8  | 0.130 | 0.155 |   2.293 |    1.801 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U529              | B ^ -> Y v   | NOR2XL    | 0.089 | 0.091 |   2.384 |    1.892 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U996              | A v -> Y ^   | NOR2X1    | 0.157 | 0.110 |   2.494 |    2.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U360              | A ^ -> Y v   | NAND2XL   | 0.065 | 0.049 |   2.543 |    2.051 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U113              | A1 v -> Y ^  | OAI21XL   | 0.214 | 0.156 |   2.699 |    2.207 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC401_n374    | A ^ -> Y ^   | BUFX3     | 0.113 | 0.137 |   2.836 |    2.344 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U94               | A ^ -> Y v   | INVX4     | 0.055 | 0.045 |   2.881 |    2.389 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2506             | A0 v -> Y ^  | OAI21XL   | 0.280 | 0.181 |   3.062 |    2.570 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2507             | A ^ -> Y v   | XOR2X1    | 0.081 | 0.181 |   3.243 |    2.751 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC410_n920    | A v -> Y v   | CLKBUFX8  | 0.099 | 0.139 |   3.382 |    2.890 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2878             | A0 v -> Y ^  | OAI21X1   | 0.178 | 0.126 |   3.508 |    3.016 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2879             | A ^ -> Y ^   | XOR2X1    | 0.159 | 0.238 |   3.746 |    3.254 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/mult_x_14_U337    | C ^ -> S v   | CMPR42X1  | 0.089 | 0.522 |   4.268 |    3.776 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7426             | A v -> Y ^   | NOR2X1    | 0.210 | 0.141 |   4.408 |    3.917 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U284              | A1 ^ -> Y v  | OAI21X2   | 0.098 | 0.082 |   4.491 |    3.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U283              | A0 v -> Y ^  | AOI21X2   | 0.084 | 0.078 |   4.568 |    4.076 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7431             | A ^ -> Y v   | INVX1     | 0.065 | 0.052 |   4.621 |    4.129 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U16               | CI v -> CO v | ADDFX1    | 0.103 | 0.200 |   4.820 |    4.329 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U62               | CI v -> CO v | ADDFHX2   | 0.057 | 0.145 |   4.965 |    4.473 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7598             | CI v -> CO v | ADDFX1    | 0.096 | 0.190 |   5.155 |    4.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7591             | CI v -> CO v | ADDFX1    | 0.104 | 0.208 |   5.364 |    4.872 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7584             | CI v -> CO v | ADDFHX2   | 0.060 | 0.148 |   5.511 |    5.019 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7577             | CI v -> CO v | ADDFX1    | 0.109 | 0.205 |   5.717 |    5.225 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7571             | CI v -> CO v | ADDFX2    | 0.102 | 0.216 |   5.933 |    5.441 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U15               | CI v -> CO v | ADDFX2    | 0.101 | 0.213 |   6.146 |    5.654 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3                | CI v -> CO v | ADDFX2    | 0.105 | 0.217 |   6.363 |    5.871 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U59               | CI v -> CO v | ADDFHX2   | 0.066 | 0.154 |   6.517 |    6.025 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U58               | CI v -> CO v | ADDFHX2   | 0.068 | 0.146 |   6.662 |    6.171 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U54               | CI v -> CO v | ADDFX1    | 0.097 | 0.194 |   6.857 |    6.365 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7542             | CI v -> CO v | ADDFX1    | 0.096 | 0.200 |   7.057 |    6.565 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U52               | CI v -> CO v | ADDFX1    | 0.102 | 0.206 |   7.263 |    6.771 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7533             | CI v -> CO v | ADDFX1    | 0.092 | 0.196 |   7.460 |    6.968 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7527             | CI v -> CO v | ADDFX1    | 0.103 | 0.207 |   7.666 |    7.174 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7523             | CI v -> CO v | ADDFX2    | 0.119 | 0.235 |   7.901 |    7.409 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1574             | A v -> Y v   | XOR2X4    | 0.099 | 0.170 |   8.071 |    7.579 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U41               | AN v -> Y v  | NAND3BX1  | 0.102 | 0.159 |   8.230 |    7.738 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U38               | B0 v -> Y ^  | AOI21X1   | 0.282 | 0.163 |   8.393 |    7.901 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U37               | A ^ -> Y v   | NAND2X2   | 0.149 | 0.079 |   8.472 |    7.980 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U35               | A0 v -> Y ^  | OAI22X2   | 0.294 | 0.161 |   8.633 |    8.141 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U33               | A ^ -> Y v   | MXI2X1    | 0.235 | 0.140 |   8.773 |    8.281 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U31               | A0 v -> Y ^  | OAI31X1   | 0.230 | 0.158 |   8.931 |    8.439 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U29               | B0 ^ -> Y v  | AOI31XL   | 0.273 | 0.062 |   8.993 |    8.501 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U26               | B0 v -> Y ^  | OAI21X1   | 0.213 | 0.121 |   9.114 |    8.622 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U25               | A ^ -> Y v   | XNOR2X1   | 0.180 | 0.257 |   9.371 |    8.879 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2101             | A v -> Y ^   | NAND3XL   | 0.201 | 0.107 |   9.477 |    8.985 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7870             | B0 ^ -> Y v  | OAI21XL   | 0.109 | 0.077 |   9.555 |    9.063 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2348             | A0 v -> Y ^  | AOI22XL   | 0.214 | 0.127 |   9.682 |    9.190 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2346             | A0N ^ -> Y ^ | AOI2BB1XL | 0.540 | 0.379 |  10.060 |    9.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2345             | B0 ^ -> Y v  | AOI2BB1XL | 0.126 | 0.072 |  10.132 |    9.640 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vgjpw6_reg        | D v          | DFFHQXL   | 0.126 | 0.000 |  10.132 |    9.640 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.492 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vgjpw6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.492 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Ggabx6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Ggabx6_reg/D (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.642
- Arrival Time                 10.002
= Slack Time                   -0.360
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |           | 0.000 |       |   0.000 |   -0.360 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL   | 0.473 | 0.465 |   0.465 |    0.105 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3     | 0.203 | 0.213 |   0.678 |    0.318 | 
     | _                                                  |             |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4     | 0.118 | 0.094 |   0.771 |    0.411 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL    | 0.401 | 0.258 |   1.029 |    0.669 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2    | 0.118 | 0.155 |   1.184 |    0.824 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16    | 0.135 | 0.121 |   1.305 |    0.945 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U920              | A0 ^ -> Y v | AOI22XL   | 0.179 | 0.169 |   1.474 |    1.114 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U226              | B v -> Y ^  | NAND4X2   | 0.164 | 0.126 |   1.600 |    1.240 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC279_n4053   | A ^ -> Y ^  | BUFX8     | 0.127 | 0.130 |   1.730 |    1.370 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2203             | A ^ -> Y ^  | OR3X4     | 0.277 | 0.243 |   1.973 |    1.613 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2370             | B ^ -> Y v  | NAND2X1   | 0.244 | 0.131 |   2.104 |    1.744 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2369             | B0 v -> Y ^ | OAI21XL   | 0.217 | 0.131 |   2.235 |    1.875 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC337_u0_HWDA | A ^ -> Y ^  | BUFX4     | 0.477 | 0.334 |   2.568 |    2.208 | 
     | TA_2_                                              |             |           |       |       |         |          | 
     | U1644                                              | A ^ -> Y v  | INVX2     | 0.622 | 0.452 |   3.021 |    2.661 | 
     | U1618                                              | D v -> Y ^  | NAND4X1   | 0.224 | 0.264 |   3.285 |    2.925 | 
     | FE_OFC396_n1769                                    | A ^ -> Y ^  | CLKBUFX8  | 0.127 | 0.161 |   3.446 |    3.086 | 
     | U1636                                              | A1 ^ -> Y v | OAI21XL   | 0.302 | 0.089 |   3.535 |    3.175 | 
     | U1635                                              | B0 v -> Y ^ | AOI21X1   | 0.148 | 0.145 |   3.680 |    3.320 | 
     | FE_OFC404_n2209                                    | A ^ -> Y ^  | BUFX3     | 0.094 | 0.119 |   3.799 |    3.439 | 
     | U1637                                              | A0 ^ -> Y v | AOI21X1   | 0.200 | 0.070 |   3.869 |    3.509 | 
     | FE_OFC408_n2385                                    | A v -> Y v  | CLKBUFX8  | 0.119 | 0.169 |   4.037 |    3.677 | 
     | U1653                                              | B0 v -> Y ^ | AOI22X1   | 0.213 | 0.167 |   4.204 |    3.844 | 
     | U1617                                              | C ^ -> Y v  | NAND3X1   | 0.095 | 0.056 |   4.260 |    3.900 | 
     | FE_OFC26_n1498                                     | A v -> Y v  | CLKBUFX3  | 1.492 | 0.961 |   5.221 |    4.861 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5074             | B0 v -> Y ^ | OAI21XL   | 0.388 | 0.495 |   5.716 |    5.356 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2125             | C ^ -> Y v  | NOR3X1    | 0.182 | 0.160 |   5.876 |    5.516 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2118             | B0 v -> Y ^ | AOI2BB1X2 | 1.426 | 0.818 |   6.694 |    6.334 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1819             | A ^ -> Y v  | NOR2XL    | 0.279 | 0.092 |   6.786 |    6.426 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2108             | B v -> Y ^  | NAND2X1   | 1.764 | 1.024 |   7.810 |    7.450 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2117             | A ^ -> Y v  | INVX1     | 0.943 | 0.797 |   8.607 |    8.247 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6596             | A v -> Y ^  | NAND2XL   | 0.310 | 0.358 |   8.965 |    8.605 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6696             | A ^ -> Y v  | INVX1     | 0.518 | 0.374 |   9.339 |    8.979 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6831             | A1 v -> Y ^ | AOI22XL   | 0.257 | 0.251 |   9.590 |    9.230 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6834             | B ^ -> Y v  | NAND4XL   | 0.213 | 0.157 |   9.747 |    9.387 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6835             | B0 v -> Y ^ | AOI21XL   | 0.281 | 0.181 |   9.929 |    9.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6836             | C ^ -> Y v  | NAND3X1   | 0.114 | 0.073 |  10.002 |    9.642 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Ggabx6_reg        | D v         | DFFHQXL   | 0.114 | 0.000 |  10.002 |    9.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.360 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Ggabx6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.360 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[8]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.399
- Arrival Time                  9.710
= Slack Time                   -0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.311 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.153 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.366 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.460 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.718 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.872 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    0.993 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.145 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.242 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.465 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.798 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.890 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.096 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.201 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.294 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.464 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.592 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.736 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.910 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.055 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.206 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.342 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.496 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.651 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.795 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    3.929 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.080 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.224 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.371 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.507 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.651 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.784 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.920 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.050 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.197 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.337 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.478 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.610 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.748 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.891 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.022 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.177 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.369 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.528 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.839 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.028 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.154 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.227 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.431 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.653 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.761 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.847 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    7.947 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.079 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.138 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.233 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.339 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.403 | 
     | U1794                                              | B1 v -> Y ^ | AOI22X1  | 0.879 | 0.542 |   9.257 |    8.946 | 
     | FE_OFC548_u0_uAHB2MEM_SRAMADDR_8_                  | A ^ -> Y v  | INVX1    | 0.195 | 0.096 |   9.353 |    9.042 | 
     | FE_OFC549_u0_uAHB2MEM_SRAMADDR_8_                  | A v -> Y ^  | INVX1    | 0.537 | 0.354 |   9.707 |    9.396 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[8] ^      | RA1SHD   | 0.696 | 0.003 |   9.710 |    9.399 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.311 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.311 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[11]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.703
= Slack Time                   -0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.300 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.164 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.377 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.471 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.729 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.883 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.004 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.156 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.253 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.476 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.809 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.901 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.107 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.212 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.305 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.475 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.603 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.747 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.921 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.066 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.217 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.353 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.507 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.662 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.806 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    3.940 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.091 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.235 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.382 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.518 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.662 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.795 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.931 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.061 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.208 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.348 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.489 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.621 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.759 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.902 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.033 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.188 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.380 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.539 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.675 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.850 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.039 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.165 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.238 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.442 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.580 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.772 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.858 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    7.958 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.090 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.149 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.244 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.350 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.414 | 
     | U1817                                              | B1 v -> Y ^ | AOI22X1  | 0.979 | 0.600 |   9.314 |    9.014 | 
     | FE_OFC512_u0_uAHB2MEM_SRAMADDR_11_                 | A ^ -> Y ^  | CLKBUFX8 | 0.334 | 0.340 |   9.655 |    9.354 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[11] ^     | RA1SHD   | 0.439 | 0.049 |   9.703 |    9.403 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.300 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.300 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[7]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.402
- Arrival Time                  9.701
= Slack Time                   -0.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.298 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.166 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.379 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.473 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.731 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.885 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.006 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.158 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.255 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.478 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.811 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.903 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.109 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.214 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.307 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.477 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.605 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.749 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.923 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.068 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.219 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.355 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.509 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.808 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    3.942 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.093 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.237 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.384 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.520 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.797 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.933 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.063 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.210 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.350 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.491 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.623 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.761 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.904 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.035 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.190 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.382 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.541 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.677 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.852 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.041 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.240 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.444 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.582 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.666 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.774 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.860 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    7.960 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.092 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.151 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.246 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.352 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.416 | 
     | U1796                                              | B1 v -> Y ^ | AOI22X1  | 0.971 | 0.597 |   9.311 |    9.013 | 
     | FE_OFC546_u0_uAHB2MEM_SRAMADDR_7_                  | A ^ -> Y ^  | CLKBUFX3 | 0.376 | 0.384 |   9.695 |    9.397 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[7] ^      | RA1SHD   | 0.487 | 0.006 |   9.701 |    9.402 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.298 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.298 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[7]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.402
- Arrival Time                  9.700
= Slack Time                   -0.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.298 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.380 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.473 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.731 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.886 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.007 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.158 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.256 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.478 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.811 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.903 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.110 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.214 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.308 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.477 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.605 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.749 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.923 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.069 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.219 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.355 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.510 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.808 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    3.942 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.093 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.237 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.384 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.520 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.798 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.933 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.064 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.211 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.350 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.492 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.624 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.761 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.904 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.036 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.191 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.382 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.541 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.677 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.852 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.041 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.241 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.444 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.583 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.666 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.774 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.861 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    7.960 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.092 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.151 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.246 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.352 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.417 | 
     | U1796                                              | B1 v -> Y ^ | AOI22X1  | 0.971 | 0.597 |   9.311 |    9.013 | 
     | FE_OFC546_u0_uAHB2MEM_SRAMADDR_7_                  | A ^ -> Y ^  | CLKBUFX3 | 0.376 | 0.384 |   9.695 |    9.397 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[7] ^      | RA1SHD   | 0.487 | 0.005 |   9.700 |    9.402 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.298 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.298 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Z67ax6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Z67ax6_reg/D (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.160
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.640
- Arrival Time                  9.936
= Slack Time                   -0.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |           | 0.000 |       |   0.000 |   -0.295 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL   | 0.473 | 0.465 |   0.465 |    0.169 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3     | 0.203 | 0.213 |   0.678 |    0.382 | 
     | _                                                  |             |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4     | 0.118 | 0.094 |   0.771 |    0.476 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL    | 0.401 | 0.258 |   1.029 |    0.733 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2    | 0.118 | 0.155 |   1.184 |    0.888 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16    | 0.135 | 0.121 |   1.305 |    1.009 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U920              | A0 ^ -> Y v | AOI22XL   | 0.179 | 0.169 |   1.474 |    1.178 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U226              | B v -> Y ^  | NAND4X2   | 0.164 | 0.126 |   1.600 |    1.305 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC279_n4053   | A ^ -> Y ^  | BUFX8     | 0.127 | 0.130 |   1.730 |    1.435 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2203             | A ^ -> Y ^  | OR3X4     | 0.277 | 0.243 |   1.973 |    1.678 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2370             | B ^ -> Y v  | NAND2X1   | 0.244 | 0.131 |   2.104 |    1.808 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2369             | B0 v -> Y ^ | OAI21XL   | 0.217 | 0.131 |   2.235 |    1.939 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC337_u0_HWDA | A ^ -> Y ^  | BUFX4     | 0.477 | 0.334 |   2.568 |    2.273 | 
     | TA_2_                                              |             |           |       |       |         |          | 
     | U1644                                              | A ^ -> Y v  | INVX2     | 0.622 | 0.452 |   3.021 |    2.725 | 
     | U1618                                              | D v -> Y ^  | NAND4X1   | 0.224 | 0.264 |   3.285 |    2.989 | 
     | FE_OFC396_n1769                                    | A ^ -> Y ^  | CLKBUFX8  | 0.127 | 0.161 |   3.446 |    3.150 | 
     | U1636                                              | A1 ^ -> Y v | OAI21XL   | 0.302 | 0.089 |   3.535 |    3.240 | 
     | U1635                                              | B0 v -> Y ^ | AOI21X1   | 0.148 | 0.145 |   3.680 |    3.384 | 
     | FE_OFC404_n2209                                    | A ^ -> Y ^  | BUFX3     | 0.094 | 0.119 |   3.799 |    3.503 | 
     | U1637                                              | A0 ^ -> Y v | AOI21X1   | 0.200 | 0.070 |   3.869 |    3.573 | 
     | FE_OFC408_n2385                                    | A v -> Y v  | CLKBUFX8  | 0.119 | 0.169 |   4.037 |    3.742 | 
     | U1653                                              | B0 v -> Y ^ | AOI22X1   | 0.213 | 0.167 |   4.204 |    3.908 | 
     | U1617                                              | C ^ -> Y v  | NAND3X1   | 0.095 | 0.056 |   4.260 |    3.965 | 
     | FE_OFC26_n1498                                     | A v -> Y v  | CLKBUFX3  | 1.492 | 0.961 |   5.221 |    4.925 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5074             | B0 v -> Y ^ | OAI21XL   | 0.388 | 0.495 |   5.716 |    5.420 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2125             | C ^ -> Y v  | NOR3X1    | 0.182 | 0.160 |   5.876 |    5.580 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2118             | B0 v -> Y ^ | AOI2BB1X2 | 1.426 | 0.818 |   6.694 |    6.398 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1819             | A ^ -> Y v  | NOR2XL    | 0.279 | 0.092 |   6.786 |    6.491 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2108             | B v -> Y ^  | NAND2X1   | 1.764 | 1.024 |   7.810 |    7.515 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2117             | A ^ -> Y v  | INVX1     | 0.943 | 0.797 |   8.607 |    8.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6596             | A v -> Y ^  | NAND2XL   | 0.310 | 0.358 |   8.965 |    8.670 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6696             | A ^ -> Y v  | INVX1     | 0.518 | 0.374 |   9.339 |    9.044 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6842             | A1 v -> Y ^ | AOI22XL   | 0.278 | 0.263 |   9.602 |    9.307 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6843             | D ^ -> Y v  | NAND4X1   | 0.174 | 0.121 |   9.723 |    9.427 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6844             | B0 v -> Y ^ | AOI21XL   | 0.211 | 0.127 |   9.850 |    9.554 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6845             | C ^ -> Y v  | NAND3XL   | 0.128 | 0.086 |   9.935 |    9.640 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Z67ax6_reg        | D v         | DFFHQXL   | 0.128 | 0.000 |   9.936 |    9.640 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.295 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Z67ax6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.295 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[11]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.693
= Slack Time                   -0.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.290 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.175 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.388 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.482 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.739 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.894 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.015 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.166 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.264 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.486 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.820 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.912 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.118 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.223 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.316 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.486 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.614 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.758 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.932 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.077 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.227 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.363 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.518 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.673 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.817 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    3.951 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.101 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.246 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.393 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.529 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.673 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.806 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.941 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.072 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.219 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.359 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.500 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.632 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.770 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.913 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.044 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.199 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.391 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.550 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.686 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.861 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.050 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.175 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.249 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.591 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.675 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.782 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.869 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    7.968 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.101 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.160 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.255 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.361 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.425 | 
     | U1817                                              | B1 v -> Y ^ | AOI22X1  | 0.979 | 0.600 |   9.314 |    9.025 | 
     | FE_OFC512_u0_uAHB2MEM_SRAMADDR_11_                 | A ^ -> Y ^  | CLKBUFX8 | 0.334 | 0.340 |   9.655 |    9.365 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[11] ^     | RA1SHD   | 0.436 | 0.038 |   9.693 |    9.403 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.290 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.290 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/N0cbx6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/N0cbx6_reg/D (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.159
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.641
- Arrival Time                  9.930
= Slack Time                   -0.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |           | 0.000 |       |   0.000 |   -0.289 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL   | 0.473 | 0.465 |   0.465 |    0.176 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3     | 0.203 | 0.213 |   0.678 |    0.389 | 
     | _                                                  |             |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4     | 0.118 | 0.094 |   0.771 |    0.482 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL    | 0.401 | 0.258 |   1.029 |    0.740 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2    | 0.118 | 0.155 |   1.184 |    0.895 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16    | 0.135 | 0.121 |   1.305 |    1.016 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U920              | A0 ^ -> Y v | AOI22XL   | 0.179 | 0.169 |   1.474 |    1.185 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U226              | B v -> Y ^  | NAND4X2   | 0.164 | 0.126 |   1.600 |    1.311 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC279_n4053   | A ^ -> Y ^  | BUFX8     | 0.127 | 0.130 |   1.730 |    1.441 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2203             | A ^ -> Y ^  | OR3X4     | 0.277 | 0.243 |   1.973 |    1.684 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2370             | B ^ -> Y v  | NAND2X1   | 0.244 | 0.131 |   2.104 |    1.815 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2369             | B0 v -> Y ^ | OAI21XL   | 0.217 | 0.131 |   2.235 |    1.946 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC337_u0_HWDA | A ^ -> Y ^  | BUFX4     | 0.477 | 0.334 |   2.568 |    2.280 | 
     | TA_2_                                              |             |           |       |       |         |          | 
     | U1644                                              | A ^ -> Y v  | INVX2     | 0.622 | 0.452 |   3.021 |    2.732 | 
     | U1618                                              | D v -> Y ^  | NAND4X1   | 0.224 | 0.264 |   3.285 |    2.996 | 
     | FE_OFC396_n1769                                    | A ^ -> Y ^  | CLKBUFX8  | 0.127 | 0.161 |   3.446 |    3.157 | 
     | U1636                                              | A1 ^ -> Y v | OAI21XL   | 0.302 | 0.089 |   3.535 |    3.247 | 
     | U1635                                              | B0 v -> Y ^ | AOI21X1   | 0.148 | 0.145 |   3.680 |    3.391 | 
     | FE_OFC404_n2209                                    | A ^ -> Y ^  | BUFX3     | 0.094 | 0.119 |   3.799 |    3.510 | 
     | U1637                                              | A0 ^ -> Y v | AOI21X1   | 0.200 | 0.070 |   3.869 |    3.580 | 
     | FE_OFC408_n2385                                    | A v -> Y v  | CLKBUFX8  | 0.119 | 0.169 |   4.037 |    3.748 | 
     | U1653                                              | B0 v -> Y ^ | AOI22X1   | 0.213 | 0.167 |   4.204 |    3.915 | 
     | U1617                                              | C ^ -> Y v  | NAND3X1   | 0.095 | 0.056 |   4.260 |    3.971 | 
     | FE_OFC26_n1498                                     | A v -> Y v  | CLKBUFX3  | 1.492 | 0.961 |   5.221 |    4.932 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5074             | B0 v -> Y ^ | OAI21XL   | 0.388 | 0.495 |   5.716 |    5.427 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2125             | C ^ -> Y v  | NOR3X1    | 0.182 | 0.160 |   5.876 |    5.587 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2118             | B0 v -> Y ^ | AOI2BB1X2 | 1.426 | 0.818 |   6.694 |    6.405 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1819             | A ^ -> Y v  | NOR2XL    | 0.279 | 0.092 |   6.786 |    6.497 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2108             | B v -> Y ^  | NAND2X1   | 1.764 | 1.024 |   7.810 |    7.521 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2117             | A ^ -> Y v  | INVX1     | 0.943 | 0.797 |   8.607 |    8.318 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6596             | A v -> Y ^  | NAND2XL   | 0.310 | 0.358 |   8.965 |    8.677 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6696             | A ^ -> Y v  | INVX1     | 0.518 | 0.374 |   9.339 |    9.050 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6824             | A1 v -> Y ^ | AOI22XL   | 0.395 | 0.339 |   9.678 |    9.389 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6826             | C ^ -> Y ^  | AND4X2    | 0.090 | 0.173 |   9.851 |    9.562 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6827             | C ^ -> Y v  | NAND4X1   | 0.121 | 0.079 |   9.930 |    9.641 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/N0cbx6_reg        | D v         | DFFHQXL   | 0.121 | 0.000 |   9.930 |    9.641 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.289 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/N0cbx6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.289 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Uunpw6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Uunpw6_reg/D (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.158
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.642
- Arrival Time                  9.929
= Slack Time                   -0.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.287 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^  | DFFHQXL   | 0.473 | 0.465 |   0.465 |    0.177 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^   | BUFX3     | 0.203 | 0.213 |   0.678 |    0.390 | 
     | _                                                  |              |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v   | INVX4     | 0.118 | 0.094 |   0.771 |    0.484 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^   | NOR2XL    | 0.401 | 0.258 |   1.029 |    0.742 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^   | AND2X2    | 0.118 | 0.155 |   1.184 |    0.897 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^   | BUFX16    | 0.135 | 0.121 |   1.305 |    1.018 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U920              | A0 ^ -> Y v  | AOI22XL   | 0.179 | 0.169 |   1.474 |    1.187 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U226              | B v -> Y ^   | NAND4X2   | 0.164 | 0.126 |   1.600 |    1.313 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC279_n4053   | A ^ -> Y ^   | BUFX8     | 0.127 | 0.130 |   1.730 |    1.443 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2203             | A ^ -> Y ^   | OR3X4     | 0.277 | 0.243 |   1.973 |    1.686 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2370             | B ^ -> Y v   | NAND2X1   | 0.244 | 0.131 |   2.104 |    1.817 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2369             | B0 v -> Y ^  | OAI21XL   | 0.217 | 0.131 |   2.235 |    1.948 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC337_u0_HWDA | A ^ -> Y ^   | BUFX4     | 0.477 | 0.334 |   2.568 |    2.281 | 
     | TA_2_                                              |              |           |       |       |         |          | 
     | U1644                                              | A ^ -> Y v   | INVX2     | 0.622 | 0.452 |   3.021 |    2.733 | 
     | U1618                                              | D v -> Y ^   | NAND4X1   | 0.224 | 0.264 |   3.285 |    2.998 | 
     | FE_OFC396_n1769                                    | A ^ -> Y ^   | CLKBUFX8  | 0.127 | 0.161 |   3.446 |    3.159 | 
     | U1636                                              | A1 ^ -> Y v  | OAI21XL   | 0.302 | 0.089 |   3.535 |    3.248 | 
     | U1635                                              | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.145 |   3.680 |    3.393 | 
     | FE_OFC404_n2209                                    | A ^ -> Y ^   | BUFX3     | 0.094 | 0.119 |   3.799 |    3.512 | 
     | U1637                                              | A0 ^ -> Y v  | AOI21X1   | 0.200 | 0.070 |   3.869 |    3.581 | 
     | FE_OFC408_n2385                                    | A v -> Y v   | CLKBUFX8  | 0.119 | 0.169 |   4.037 |    3.750 | 
     | U1653                                              | B0 v -> Y ^  | AOI22X1   | 0.213 | 0.167 |   4.204 |    3.917 | 
     | U1617                                              | C ^ -> Y v   | NAND3X1   | 0.095 | 0.056 |   4.260 |    3.973 | 
     | FE_OFC26_n1498                                     | A v -> Y v   | CLKBUFX3  | 1.492 | 0.961 |   5.221 |    4.934 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5074             | B0 v -> Y ^  | OAI21XL   | 0.388 | 0.495 |   5.716 |    5.429 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2125             | C ^ -> Y v   | NOR3X1    | 0.182 | 0.160 |   5.876 |    5.589 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2118             | B0 v -> Y ^  | AOI2BB1X2 | 1.426 | 0.818 |   6.694 |    6.407 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1819             | A ^ -> Y v   | NOR2XL    | 0.279 | 0.092 |   6.786 |    6.499 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2108             | B v -> Y ^   | NAND2X1   | 1.764 | 1.024 |   7.810 |    7.523 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2117             | A ^ -> Y v   | INVX1     | 0.943 | 0.797 |   8.607 |    8.320 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6596             | A v -> Y ^   | NAND2XL   | 0.310 | 0.358 |   8.965 |    8.678 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6696             | A ^ -> Y v   | INVX1     | 0.518 | 0.374 |   9.339 |    9.052 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6853             | A1N v -> Y v | OAI2BB1XL | 0.184 | 0.302 |   9.641 |    9.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6854             | D v -> Y ^   | NOR4BXL   | 0.257 | 0.215 |   9.855 |    9.568 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6855             | C ^ -> Y v   | NAND3XL   | 0.113 | 0.074 |   9.929 |    9.642 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Uunpw6_reg        | D v          | DFFHQXL   | 0.113 | 0.000 |   9.929 |    9.642 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.287 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Uunpw6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.287 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[8]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.400
- Arrival Time                  9.684
= Slack Time                   -0.284
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.284 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.181 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.394 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.487 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.745 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.900 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.172 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.270 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.492 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.825 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.917 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.124 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.228 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.322 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.491 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.619 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.763 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.937 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.083 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.233 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.369 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.524 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.679 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.822 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    3.956 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.107 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.251 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.399 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.534 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.678 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.812 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.947 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.078 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.225 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.364 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.506 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.638 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.775 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.918 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.050 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.205 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.396 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.555 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.691 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.866 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.056 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.181 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.255 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.459 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.597 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.681 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.788 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.875 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    7.974 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.106 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.165 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.261 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.366 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.431 | 
     | U1794                                              | B1 v -> Y ^ | AOI22X1  | 0.879 | 0.542 |   9.257 |    8.973 | 
     | FE_OFC548_u0_uAHB2MEM_SRAMADDR_8_                  | A ^ -> Y v  | INVX1    | 0.195 | 0.096 |   9.353 |    9.070 | 
     | FE_OFC551_u0_uAHB2MEM_SRAMADDR_8_                  | A v -> Y ^  | INVX1    | 0.489 | 0.327 |   9.681 |    9.397 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[8] ^      | RA1SHD   | 0.634 | 0.003 |   9.684 |    9.400 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.284 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.284 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Sd8ax6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Sd8ax6_reg/D (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.157
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.643
- Arrival Time                  9.924
= Slack Time                   -0.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |           | 0.000 |       |   0.000 |   -0.281 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL   | 0.473 | 0.465 |   0.465 |    0.184 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3     | 0.203 | 0.213 |   0.678 |    0.397 | 
     | _                                                  |             |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4     | 0.118 | 0.094 |   0.771 |    0.490 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL    | 0.401 | 0.258 |   1.029 |    0.748 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2    | 0.118 | 0.155 |   1.184 |    0.903 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16    | 0.135 | 0.121 |   1.305 |    1.024 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U920              | A0 ^ -> Y v | AOI22XL   | 0.179 | 0.169 |   1.474 |    1.193 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U226              | B v -> Y ^  | NAND4X2   | 0.164 | 0.126 |   1.600 |    1.319 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC279_n4053   | A ^ -> Y ^  | BUFX8     | 0.127 | 0.130 |   1.730 |    1.449 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2203             | A ^ -> Y ^  | OR3X4     | 0.277 | 0.243 |   1.973 |    1.692 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2370             | B ^ -> Y v  | NAND2X1   | 0.244 | 0.131 |   2.104 |    1.823 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2369             | B0 v -> Y ^ | OAI21XL   | 0.217 | 0.131 |   2.235 |    1.954 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC337_u0_HWDA | A ^ -> Y ^  | BUFX4     | 0.477 | 0.334 |   2.568 |    2.287 | 
     | TA_2_                                              |             |           |       |       |         |          | 
     | U1644                                              | A ^ -> Y v  | INVX2     | 0.622 | 0.452 |   3.021 |    2.739 | 
     | U1618                                              | D v -> Y ^  | NAND4X1   | 0.224 | 0.264 |   3.285 |    3.004 | 
     | FE_OFC396_n1769                                    | A ^ -> Y ^  | CLKBUFX8  | 0.127 | 0.161 |   3.446 |    3.165 | 
     | U1636                                              | A1 ^ -> Y v | OAI21XL   | 0.302 | 0.089 |   3.535 |    3.254 | 
     | U1635                                              | B0 v -> Y ^ | AOI21X1   | 0.148 | 0.145 |   3.680 |    3.399 | 
     | FE_OFC404_n2209                                    | A ^ -> Y ^  | BUFX3     | 0.094 | 0.119 |   3.799 |    3.518 | 
     | U1637                                              | A0 ^ -> Y v | AOI21X1   | 0.200 | 0.070 |   3.869 |    3.588 | 
     | FE_OFC408_n2385                                    | A v -> Y v  | CLKBUFX8  | 0.119 | 0.169 |   4.037 |    3.756 | 
     | U1653                                              | B0 v -> Y ^ | AOI22X1   | 0.213 | 0.167 |   4.204 |    3.923 | 
     | U1617                                              | C ^ -> Y v  | NAND3X1   | 0.095 | 0.056 |   4.260 |    3.979 | 
     | FE_OFC26_n1498                                     | A v -> Y v  | CLKBUFX3  | 1.492 | 0.961 |   5.221 |    4.940 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5074             | B0 v -> Y ^ | OAI21XL   | 0.388 | 0.495 |   5.716 |    5.435 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2125             | C ^ -> Y v  | NOR3X1    | 0.182 | 0.160 |   5.876 |    5.595 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2118             | B0 v -> Y ^ | AOI2BB1X2 | 1.426 | 0.818 |   6.694 |    6.413 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1819             | A ^ -> Y v  | NOR2XL    | 0.279 | 0.092 |   6.786 |    6.505 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2108             | B v -> Y ^  | NAND2X1   | 1.764 | 1.024 |   7.810 |    7.529 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2117             | A ^ -> Y v  | INVX1     | 0.943 | 0.797 |   8.607 |    8.326 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6596             | A v -> Y ^  | NAND2XL   | 0.310 | 0.358 |   8.965 |    8.684 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6696             | A ^ -> Y v  | INVX1     | 0.518 | 0.374 |   9.339 |    9.058 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6858             | B1 v -> Y ^ | AOI22X1   | 0.409 | 0.309 |   9.648 |    9.367 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6862             | A ^ -> Y v  | NAND4X1   | 0.129 | 0.086 |   9.734 |    9.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6863             | B0 v -> Y ^ | AOI21XL   | 0.220 | 0.122 |   9.856 |    9.575 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6864             | C ^ -> Y v  | NAND3X1   | 0.106 | 0.068 |   9.924 |    9.643 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Sd8ax6_reg        | D v         | DFFHQXL   | 0.106 | 0.000 |   9.924 |    9.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.281 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Sd8ax6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.281 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Skjax6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Skjax6_reg/D (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.728
- Arrival Time                 10.007
= Slack Time                   -0.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.279 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.497 | 0.478 |   0.478 |    0.199 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^  | BUFX3    | 0.201 | 0.213 |   0.690 |    0.412 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v  | INVX2    | 0.214 | 0.167 |   0.857 |    0.579 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^  | NAND2BX2 | 0.115 | 0.112 |   0.969 |    0.691 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v  | INVX1    | 0.062 | 0.050 |   1.019 |    0.741 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^  | NAND2X2  | 0.078 | 0.065 |   1.084 |    0.806 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^  | CLKBUFX8 | 0.186 | 0.173 |   1.257 |    0.979 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U695              | A ^ -> Y v  | CLKINVX4 | 0.288 | 0.251 |   1.508 |    1.230 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2433             | A v -> Y ^  | NAND2X1  | 0.101 | 0.105 |   1.613 |    1.335 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U508              | A ^ -> Y v  | NAND4X1  | 0.098 | 0.066 |   1.680 |    1.401 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U188              | B v -> Y ^  | NOR2X1   | 0.197 | 0.142 |   1.821 |    1.543 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC331_n4073   | A ^ -> Y ^  | BUFX8    | 0.117 | 0.130 |   1.952 |    1.673 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U176              | A ^ -> Y v  | NAND4X1  | 0.122 | 0.078 |   2.030 |    1.751 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC366_n5874   | A v -> Y v  | BUFX3    | 0.179 | 0.203 |   2.232 |    1.954 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2366             | B v -> Y ^  | NAND2XL  | 0.288 | 0.226 |   2.458 |    2.180 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2420             | B0 ^ -> Y v | OAI21X4  | 0.205 | 0.149 |   2.608 |    2.329 | 
     | FE_OFC389_u0_HWDATA_6_                             | A v -> Y v  | BUFX8    | 0.140 | 0.178 |   2.786 |    2.507 | 
     | U1645                                              | A v -> Y ^  | CLKINVX4 | 0.484 | 0.369 |   3.155 |    2.877 | 
     | U1618                                              | C ^ -> Y v  | NAND4X1  | 0.217 | 0.117 |   3.272 |    2.993 | 
     | FE_OFC396_n1769                                    | A v -> Y v  | CLKBUFX8 | 0.123 | 0.174 |   3.446 |    3.167 | 
     | U1636                                              | A1 v -> Y ^ | OAI21XL  | 0.259 | 0.153 |   3.599 |    3.320 | 
     | U1635                                              | B0 ^ -> Y v | AOI21X1  | 0.095 | 0.054 |   3.653 |    3.375 | 
     | FE_OFC404_n2209                                    | A v -> Y v  | BUFX3    | 0.063 | 0.121 |   3.774 |    3.496 | 
     | U1637                                              | A0 v -> Y ^ | AOI21X1  | 0.191 | 0.115 |   3.889 |    3.611 | 
     | FE_OFC408_n2385                                    | A ^ -> Y ^  | CLKBUFX8 | 0.123 | 0.154 |   4.043 |    3.765 | 
     | U1653                                              | B0 ^ -> Y v | AOI22X1  | 0.189 | 0.103 |   4.146 |    3.868 | 
     | U1617                                              | C v -> Y ^  | NAND3X1  | 0.103 | 0.105 |   4.252 |    3.973 | 
     | FE_OFC26_n1498                                     | A ^ -> Y ^  | CLKBUFX3 | 1.578 | 0.937 |   5.189 |    4.910 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5377             | A ^ -> Y v  | CLKINVX2 | 1.827 | 1.539 |   6.728 |    6.450 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U75               | A v -> Y ^  | NOR2XL   | 0.676 | 0.756 |   7.484 |    7.206 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5685             | A ^ -> Y v  | NAND4XL  | 0.171 | 0.095 |   7.579 |    7.300 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5686             | B0 v -> Y ^ | OAI21XL  | 0.172 | 0.093 |   7.672 |    7.394 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5687             | B ^ -> Y v  | NAND2XL  | 0.102 | 0.066 |   7.739 |    7.460 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1948             | B v -> Y ^  | NOR2XL   | 0.304 | 0.201 |   7.939 |    7.661 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1763             | A ^ -> Y v  | NAND2XL  | 0.294 | 0.150 |   8.089 |    7.811 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2004             | A v -> Y ^  | NOR3XL   | 2.367 | 1.390 |   9.480 |    9.201 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5756             | B0 ^ -> Y v | AOI22XL  | 0.460 | 0.171 |   9.651 |    9.373 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5757             | C0 v -> Y ^ | OAI211XL | 0.622 | 0.354 |  10.005 |    9.727 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Skjax6_reg        | D ^         | DFFSX1   | 0.622 | 0.002 |  10.007 |    9.728 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                             |           |        |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.279 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Skjax6_reg | CK ^      | DFFSX1 | 0.000 | 0.000 |   0.000 |    0.279 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[7]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.674
= Slack Time                   -0.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.271 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.193 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.406 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.500 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.758 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.912 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.033 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.185 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.282 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.505 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.838 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.930 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.136 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.241 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.334 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.504 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.632 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.776 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.950 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.095 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.246 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.382 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.536 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.691 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.835 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    3.969 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.120 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.264 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.411 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.547 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.691 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.824 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.960 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.090 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.237 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.377 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.518 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.650 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.788 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.931 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.062 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.217 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.409 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.568 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.704 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.879 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.068 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.194 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.267 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.471 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.609 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.693 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.801 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.887 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    7.987 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.119 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.178 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.273 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.379 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.443 | 
     | U1796                                              | B1 v -> Y ^ | AOI22X1  | 0.971 | 0.597 |   9.311 |    9.040 | 
     | FE_OFC547_u0_uAHB2MEM_SRAMADDR_7_                  | A ^ -> Y ^  | CLKBUFX8 | 0.294 | 0.321 |   9.633 |    9.361 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[7] ^      | RA1SHD   | 0.430 | 0.042 |   9.674 |    9.403 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.271 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.271 | 
     +-------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Cydbx6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Cydbx6_reg/D (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.162
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.638
- Arrival Time                  9.907
= Slack Time                   -0.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |           | 0.000 |       |   0.000 |   -0.269 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL   | 0.473 | 0.465 |   0.465 |    0.195 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3     | 0.203 | 0.213 |   0.678 |    0.408 | 
     | _                                                  |             |           |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4     | 0.118 | 0.094 |   0.771 |    0.502 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL    | 0.401 | 0.258 |   1.029 |    0.760 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2    | 0.118 | 0.155 |   1.184 |    0.914 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16    | 0.135 | 0.121 |   1.305 |    1.035 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U920              | A0 ^ -> Y v | AOI22XL   | 0.179 | 0.169 |   1.474 |    1.204 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U226              | B v -> Y ^  | NAND4X2   | 0.164 | 0.126 |   1.600 |    1.331 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC279_n4053   | A ^ -> Y ^  | BUFX8     | 0.127 | 0.130 |   1.730 |    1.461 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2203             | A ^ -> Y ^  | OR3X4     | 0.277 | 0.243 |   1.973 |    1.704 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2370             | B ^ -> Y v  | NAND2X1   | 0.244 | 0.131 |   2.104 |    1.835 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2369             | B0 v -> Y ^ | OAI21XL   | 0.217 | 0.131 |   2.235 |    1.965 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC337_u0_HWDA | A ^ -> Y ^  | BUFX4     | 0.477 | 0.334 |   2.568 |    2.299 | 
     | TA_2_                                              |             |           |       |       |         |          | 
     | U1644                                              | A ^ -> Y v  | INVX2     | 0.622 | 0.452 |   3.021 |    2.751 | 
     | U1618                                              | D v -> Y ^  | NAND4X1   | 0.224 | 0.264 |   3.285 |    3.015 | 
     | FE_OFC396_n1769                                    | A ^ -> Y ^  | CLKBUFX8  | 0.127 | 0.161 |   3.446 |    3.177 | 
     | U1636                                              | A1 ^ -> Y v | OAI21XL   | 0.302 | 0.089 |   3.535 |    3.266 | 
     | U1635                                              | B0 v -> Y ^ | AOI21X1   | 0.148 | 0.145 |   3.680 |    3.411 | 
     | FE_OFC404_n2209                                    | A ^ -> Y ^  | BUFX3     | 0.094 | 0.119 |   3.799 |    3.529 | 
     | U1637                                              | A0 ^ -> Y v | AOI21X1   | 0.200 | 0.070 |   3.869 |    3.599 | 
     | FE_OFC408_n2385                                    | A v -> Y v  | CLKBUFX8  | 0.119 | 0.169 |   4.037 |    3.768 | 
     | U1653                                              | B0 v -> Y ^ | AOI22X1   | 0.213 | 0.167 |   4.204 |    3.935 | 
     | U1617                                              | C ^ -> Y v  | NAND3X1   | 0.095 | 0.056 |   4.260 |    3.991 | 
     | FE_OFC26_n1498                                     | A v -> Y v  | CLKBUFX3  | 1.492 | 0.961 |   5.221 |    4.951 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5074             | B0 v -> Y ^ | OAI21XL   | 0.388 | 0.495 |   5.716 |    5.446 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2125             | C ^ -> Y v  | NOR3X1    | 0.182 | 0.160 |   5.876 |    5.606 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2118             | B0 v -> Y ^ | AOI2BB1X2 | 1.426 | 0.818 |   6.694 |    6.424 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1819             | A ^ -> Y v  | NOR2XL    | 0.279 | 0.092 |   6.786 |    6.517 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2108             | B v -> Y ^  | NAND2X1   | 1.764 | 1.024 |   7.810 |    7.541 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2117             | A ^ -> Y v  | INVX1     | 0.943 | 0.797 |   8.607 |    8.338 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6596             | A v -> Y ^  | NAND2XL   | 0.310 | 0.358 |   8.965 |    8.696 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6696             | A ^ -> Y v  | INVX1     | 0.518 | 0.374 |   9.339 |    9.070 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6816             | A1 v -> Y ^ | AOI22XL   | 0.364 | 0.315 |   9.654 |    9.385 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2415             | B ^ -> Y ^  | AND4XL    | 0.088 | 0.169 |   9.823 |    9.554 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U6819             | D ^ -> Y v  | NAND4XL   | 0.143 | 0.085 |   9.907 |    9.638 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Cydbx6_reg        | D v         | DFFHQXL   | 0.143 | 0.000 |   9.907 |    9.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.269 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Cydbx6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.269 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[7]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.662
= Slack Time                   -0.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.258 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.206 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.419 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.513 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.770 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.925 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.046 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.198 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.295 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.517 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.851 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.943 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.149 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.254 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.347 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.517 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.645 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.789 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.963 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.108 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.259 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.394 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.704 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.848 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    3.982 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.132 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.277 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.424 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.560 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.704 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.837 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.972 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.103 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.250 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.390 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.531 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.663 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.801 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.944 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.075 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.230 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.422 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.581 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.717 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.892 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.081 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.207 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.280 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.484 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.622 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.706 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.814 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.900 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.000 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.132 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.191 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.286 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.392 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.456 | 
     | U1796                                              | B1 v -> Y ^ | AOI22X1  | 0.971 | 0.597 |   9.311 |    9.053 | 
     | FE_OFC547_u0_uAHB2MEM_SRAMADDR_7_                  | A ^ -> Y ^  | CLKBUFX8 | 0.294 | 0.321 |   9.633 |    9.374 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[7] ^      | RA1SHD   | 0.412 | 0.029 |   9.662 |    9.403 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.258 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.258 | 
     +-------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Jgxpw6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Jgxpw6_reg/D (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.729
- Arrival Time                  9.976
= Slack Time                   -0.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.247 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.497 | 0.478 |   0.478 |    0.231 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^  | BUFX3    | 0.201 | 0.213 |   0.690 |    0.444 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v  | INVX2    | 0.214 | 0.167 |   0.857 |    0.610 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^  | NAND2BX2 | 0.115 | 0.112 |   0.969 |    0.723 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v  | INVX1    | 0.062 | 0.050 |   1.019 |    0.773 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^  | NAND2X2  | 0.078 | 0.065 |   1.084 |    0.838 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^  | CLKBUFX8 | 0.186 | 0.173 |   1.257 |    1.010 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U695              | A ^ -> Y v  | CLKINVX4 | 0.288 | 0.251 |   1.508 |    1.261 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2433             | A v -> Y ^  | NAND2X1  | 0.101 | 0.105 |   1.613 |    1.367 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U508              | A ^ -> Y v  | NAND4X1  | 0.098 | 0.066 |   1.680 |    1.433 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U188              | B v -> Y ^  | NOR2X1   | 0.197 | 0.142 |   1.821 |    1.575 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC331_n4073   | A ^ -> Y ^  | BUFX8    | 0.117 | 0.130 |   1.952 |    1.705 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U176              | A ^ -> Y v  | NAND4X1  | 0.122 | 0.078 |   2.030 |    1.783 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC366_n5874   | A v -> Y v  | BUFX3    | 0.179 | 0.203 |   2.232 |    1.986 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2366             | B v -> Y ^  | NAND2XL  | 0.288 | 0.226 |   2.458 |    2.211 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2420             | B0 ^ -> Y v | OAI21X4  | 0.205 | 0.149 |   2.608 |    2.361 | 
     | FE_OFC389_u0_HWDATA_6_                             | A v -> Y v  | BUFX8    | 0.140 | 0.178 |   2.786 |    2.539 | 
     | U1645                                              | A v -> Y ^  | CLKINVX4 | 0.484 | 0.369 |   3.155 |    2.908 | 
     | U1618                                              | C ^ -> Y v  | NAND4X1  | 0.217 | 0.117 |   3.272 |    3.025 | 
     | FE_OFC396_n1769                                    | A v -> Y v  | CLKBUFX8 | 0.123 | 0.174 |   3.446 |    3.199 | 
     | U1636                                              | A1 v -> Y ^ | OAI21XL  | 0.259 | 0.153 |   3.599 |    3.352 | 
     | U1635                                              | B0 ^ -> Y v | AOI21X1  | 0.095 | 0.054 |   3.653 |    3.406 | 
     | FE_OFC404_n2209                                    | A v -> Y v  | BUFX3    | 0.063 | 0.121 |   3.774 |    3.528 | 
     | U1637                                              | A0 v -> Y ^ | AOI21X1  | 0.191 | 0.115 |   3.889 |    3.643 | 
     | FE_OFC408_n2385                                    | A ^ -> Y ^  | CLKBUFX8 | 0.123 | 0.154 |   4.043 |    3.797 | 
     | U1653                                              | B0 ^ -> Y v | AOI22X1  | 0.189 | 0.103 |   4.146 |    3.900 | 
     | U1617                                              | C v -> Y ^  | NAND3X1  | 0.103 | 0.105 |   4.252 |    4.005 | 
     | FE_OFC26_n1498                                     | A ^ -> Y ^  | CLKBUFX3 | 1.578 | 0.937 |   5.189 |    4.942 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5377             | A ^ -> Y v  | CLKINVX2 | 1.827 | 1.539 |   6.728 |    6.482 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U75               | A v -> Y ^  | NOR2XL   | 0.676 | 0.756 |   7.484 |    7.238 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5685             | A ^ -> Y v  | NAND4XL  | 0.171 | 0.095 |   7.579 |    7.332 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5686             | B0 v -> Y ^ | OAI21XL  | 0.172 | 0.093 |   7.672 |    7.425 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5687             | B ^ -> Y v  | NAND2XL  | 0.102 | 0.066 |   7.739 |    7.492 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1948             | B v -> Y ^  | NOR2XL   | 0.304 | 0.201 |   7.939 |    7.693 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1763             | A ^ -> Y v  | NAND2XL  | 0.294 | 0.150 |   8.089 |    7.843 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2004             | A v -> Y ^  | NOR3XL   | 2.367 | 1.390 |   9.480 |    9.233 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5760             | B0 ^ -> Y v | AOI22XL  | 0.453 | 0.164 |   9.643 |    9.397 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5761             | C0 v -> Y ^ | OAI211XL | 0.566 | 0.331 |   9.974 |    9.728 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Jgxpw6_reg        | D ^         | DFFSX1   | 0.566 | 0.002 |   9.976 |    9.729 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                             |           |        |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.247 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Jgxpw6_reg | CK ^      | DFFSX1 | 0.000 | 0.000 |   0.000 |    0.247 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[9]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.402
- Arrival Time                  9.643
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.241 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.223 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.436 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.530 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.788 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.942 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.064 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.215 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.535 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.868 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.960 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.166 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.271 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.364 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.534 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.662 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.806 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.980 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.125 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.276 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.412 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.566 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.721 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.865 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    3.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.150 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.294 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.441 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.577 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.721 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.854 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.990 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.120 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.267 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.407 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.548 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.680 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.818 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.961 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.092 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.247 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.439 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.598 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.734 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.909 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.098 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.224 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.297 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.501 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.639 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.723 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.831 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.917 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.017 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.149 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.208 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.384 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.512 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.589 | 
     | U1789                                              | B1 v -> Y ^ | AOI22X1  | 0.679 | 0.427 |   9.256 |    9.015 | 
     | FE_OFC557_u0_uRAM_SRAMADDR_9_                      | A ^ -> Y ^  | CLKBUFX8 | 0.387 | 0.358 |   9.615 |    9.373 | 
     | u0_uRAM_u_asic_rom_u3                              | A[9] ^      | RA1SHD   | 0.515 | 0.028 |   9.643 |    9.402 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.241 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.241 | 
     +---------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u1/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u1/A[9]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.402
- Arrival Time                  9.643
= Slack Time                   -0.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.241 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.224 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.437 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.530 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.788 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.943 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.064 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.215 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.313 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.535 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.868 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.961 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.271 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.365 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.534 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.662 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.807 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.981 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.126 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.276 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.412 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.567 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.722 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.865 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    3.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.150 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.294 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.442 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.577 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.721 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.855 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.990 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.121 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.268 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.407 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.681 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.819 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.961 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.093 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.248 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.439 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.598 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.734 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.909 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.099 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.224 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.298 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.502 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.640 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.724 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.831 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.918 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.017 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.149 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.208 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.385 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.512 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.589 | 
     | U1789                                              | B1 v -> Y ^ | AOI22X1  | 0.679 | 0.427 |   9.256 |    9.016 | 
     | FE_OFC557_u0_uRAM_SRAMADDR_9_                      | A ^ -> Y ^  | CLKBUFX8 | 0.387 | 0.358 |   9.615 |    9.374 | 
     | u0_uRAM_u_asic_rom_u1                              | A[9] ^      | RA1SHD   | 0.515 | 0.028 |   9.643 |    9.402 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.241 | 
     | u0_uRAM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.241 | 
     +---------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[2]                    (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  9.644
= Slack Time                   -0.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.240 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.225 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.438 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.531 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.789 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.944 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.065 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.216 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.314 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.536 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.869 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.961 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.168 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.272 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.366 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.535 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.663 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.807 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.981 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.127 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.277 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.413 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.568 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.722 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.866 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.000 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.151 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.295 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.442 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.578 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.722 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.856 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.991 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.122 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.269 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.408 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.550 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.682 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.819 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.962 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.094 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.249 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.440 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.599 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.735 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.910 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S ^  | ADDHX1   | 0.376 | 0.215 |   7.365 |    7.125 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 ^ -> Y v | AOI22X2  | 0.323 | 0.066 |   7.430 |    7.190 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 v -> Y ^ | OAI21X2  | 0.219 | 0.122 |   7.552 |    7.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A ^ -> Y ^  | BUFX3    | 0.204 | 0.189 |   7.741 |    7.501 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B ^ -> Y v  | NAND2X1  | 0.139 | 0.095 |   7.836 |    7.596 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B v -> Y ^  | NOR3X2   | 0.234 | 0.174 |   8.011 |    7.771 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 ^ -> Y v | AOI21X2  | 0.155 | 0.056 |   8.067 |    7.827 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 v -> Y ^ | AOI22X2  | 0.264 | 0.171 |   8.238 |    7.998 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A ^ -> Y v  | NAND2X4  | 0.106 | 0.044 |   8.282 |    8.042 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A v -> Y v  | CLKBUFX8 | 0.100 | 0.141 |   8.423 |    8.183 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A v -> Y ^  | NAND2X4  | 0.110 | 0.083 |   8.506 |    8.266 | 
     | U1787                                              | B ^ -> Y v  | NOR2X2   | 0.136 | 0.096 |   8.602 |    8.362 | 
     | FE_OFC466_n2121                                    | A v -> Y v  | BUFX12   | 0.072 | 0.125 |   8.727 |    8.487 | 
     | U1788                                              | A v -> Y ^  | INVX8    | 0.122 | 0.101 |   8.828 |    8.588 | 
     | U1812                                              | B1 ^ -> Y v | AOI22X1  | 0.195 | 0.099 |   8.927 |    8.687 | 
     | FE_OFC519_u0_uRAM_SRAMADDR_2_                      | A v -> Y ^  | INVX1    | 0.790 | 0.490 |   9.417 |    9.177 | 
     | FE_OFC520_u0_uRAM_SRAMADDR_2_                      | A ^ -> Y v  | INVX8    | 0.277 | 0.189 |   9.606 |    9.366 | 
     | u0_uRAM_u_asic_rom_u3                              | A[2] v      | RA1SHD   | 0.360 | 0.038 |   9.644 |    9.404 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.240 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.240 | 
     +---------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[8]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  9.643
= Slack Time                   -0.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.239 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.225 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.438 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.532 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.790 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.944 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.066 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.217 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.314 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.537 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.870 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.962 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.168 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.273 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.366 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.536 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.808 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.982 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.127 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.278 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.414 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.723 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.867 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.001 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.152 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.296 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.443 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.579 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.723 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.857 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.992 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.122 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.270 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.409 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.550 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.682 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.820 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.963 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.094 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.249 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.441 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.600 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.736 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.911 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.100 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.226 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.299 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.503 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.641 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.725 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.833 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.920 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.019 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.151 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.210 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.386 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.514 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.591 | 
     | U1793                                              | B1 v -> Y ^ | AOI22X1  | 0.318 | 0.229 |   9.059 |    8.820 | 
     | FE_OFC552_u0_uRAM_SRAMADDR_8_                      | A ^ -> Y v  | INVX1    | 0.406 | 0.309 |   9.368 |    9.129 | 
     | FE_OFC553_u0_uRAM_SRAMADDR_8_                      | A v -> Y ^  | INVX8    | 0.272 | 0.237 |   9.605 |    9.366 | 
     | u0_uRAM_u_asic_rom_u3                              | A[8] ^      | RA1SHD   | 0.356 | 0.039 |   9.643 |    9.404 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.239 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.239 | 
     +---------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Odnax6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Odnax6_reg/D  (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg/QN (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.196
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.604
- Arrival Time                  9.837
= Slack Time                   -0.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                         | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.233 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg      | CK ^ -> QN ^ | DFFSX1    | 0.333 | 0.402 |   0.402 |    0.169 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3731           | B0 ^ -> Y v  | OAI21XL   | 0.115 | 0.091 |   0.493 |    0.260 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3732           | B1 v -> Y ^  | OAI2BB2XL | 0.409 | 0.273 |   0.766 |    0.533 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1245           | A2 ^ -> Y v  | AOI31XL   | 0.175 | 0.129 |   0.895 |    0.662 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC224_n3750 | A v -> Y v   | BUFX3     | 0.074 | 0.147 |   1.042 |    0.809 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3739           | A v -> Y ^   | NAND2XL   | 0.101 | 0.066 |   1.108 |    0.875 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3740           | B0 ^ -> Y v  | OAI21XL   | 0.145 | 0.112 |   1.220 |    0.987 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1239           | B0 v -> Y ^  | OAI22XL   | 0.217 | 0.152 |   1.372 |    1.140 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1238           | B0 ^ -> Y v  | OAI2BB1XL | 0.076 | 0.052 |   1.424 |    1.192 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1237           | B v -> Y ^   | NOR2XL    | 0.198 | 0.135 |   1.560 |    1.327 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1504           | B ^ -> Y v   | NOR2X1    | 0.180 | 0.126 |   1.686 |    1.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3741           | A v -> Y ^   | NAND2XL   | 0.098 | 0.085 |   1.771 |    1.538 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3742           | B0 ^ -> Y v  | OAI21XL   | 0.141 | 0.093 |   1.864 |    1.631 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1507           | A v -> Y ^   | NOR2XL    | 0.175 | 0.130 |   1.994 |    1.761 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1506           | A0N ^ -> Y ^ | OAI2BB1XL | 0.122 | 0.133 |   2.127 |    1.894 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1505           | B0 ^ -> Y v  | OAI211XL  | 0.143 | 0.096 |   2.224 |    1.991 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1236           | B v -> Y ^   | NAND2XL   | 0.289 | 0.205 |   2.429 |    2.196 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1514           | A ^ -> Y v   | INVXL     | 0.127 | 0.099 |   2.528 |    2.295 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U643            | A1N v -> Y v | OAI2BB1XL | 0.151 | 0.195 |   2.724 |    2.491 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1524           | A0N v -> Y v | OAI2BB1XL | 0.086 | 0.165 |   2.888 |    2.656 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1523           | B v -> Y ^   | NOR2XL    | 0.294 | 0.197 |   3.085 |    2.853 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U68             | B ^ -> Y v   | NOR2X1    | 0.086 | 0.065 |   3.150 |    2.918 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC418_n3796 | A v -> Y v   | BUFX3     | 0.094 | 0.144 |   3.295 |    3.062 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1532           | A v -> Y ^   | NAND2XL   | 0.101 | 0.073 |   3.368 |    3.135 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3828           | B0 ^ -> Y v  | OAI21XL   | 0.189 | 0.127 |   3.495 |    3.262 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U849            | B0 v -> Y ^  | OAI22X1   | 0.193 | 0.147 |   3.642 |    3.409 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U848            | B0 ^ -> Y v  | OAI2BB1XL | 0.075 | 0.053 |   3.695 |    3.462 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U847            | B v -> Y ^   | NOR2XL    | 0.407 | 0.259 |   3.954 |    3.721 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U845            | B ^ -> Y v   | NOR2X4    | 0.175 | 0.148 |   4.102 |    3.869 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U850            | A v -> Y ^   | CLKINVX8  | 0.082 | 0.071 |   4.173 |    3.940 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U469            | S0 ^ -> Y ^  | MXI2XL    | 0.732 | 0.332 |   4.505 |    4.272 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1516           | A0 ^ -> Y v  | AOI22X1   | 0.176 | 0.059 |   4.564 |    4.331 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U839            | A v -> Y ^   | INVXL     | 0.082 | 0.078 |   4.643 |    4.410 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3831           | B0 ^ -> Y v  | OAI21XL   | 0.156 | 0.069 |   4.712 |    4.479 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U838            | A1 v -> Y ^  | OAI21XL   | 0.390 | 0.269 |   4.981 |    4.749 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1520           | A ^ -> Y v   | INVX1     | 0.101 | 0.061 |   5.042 |    4.810 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1519           | A v -> Y ^   | NAND2XL   | 0.096 | 0.071 |   5.113 |    4.880 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3833           | B0 ^ -> Y v  | OAI21XL   | 0.174 | 0.096 |   5.209 |    4.977 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U843            | B0 v -> Y ^  | AOI21XL   | 0.225 | 0.171 |   5.380 |    5.148 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U842            | A0 ^ -> Y v  | AOI21XL   | 0.119 | 0.078 |   5.459 |    5.226 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U841            | B v -> Y ^   | NOR2X1    | 0.120 | 0.089 |   5.548 |    5.315 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U840            | B0 ^ -> Y v  | OAI21XL   | 0.252 | 0.175 |   5.723 |    5.490 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U844            | B0 v -> Y ^  | OAI21X4   | 0.157 | 0.100 |   5.823 |    5.590 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1941           | S0 ^ -> Y ^  | MXI2XL    | 0.333 | 0.167 |   5.990 |    5.757 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1940           | A1N ^ -> Y ^ | OAI2BB1XL | 0.118 | 0.152 |   6.141 |    5.908 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1939           | B0 ^ -> Y v  | OAI211XL  | 0.238 | 0.090 |   6.231 |    5.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1938           | C v -> Y ^   | NAND3XL   | 0.303 | 0.235 |   6.467 |    6.234 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC451_n3728 | A ^ -> Y ^   | CLKBUFX8  | 0.106 | 0.163 |   6.630 |    6.397 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U868            | AN ^ -> Y ^  | NAND2BXL  | 0.136 | 0.132 |   6.762 |    6.529 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U40             | A ^ -> Y v   | NAND2X1   | 0.245 | 0.049 |   6.810 |    6.578 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC457_n4142 | A v -> Y v   | BUFX3     | 0.149 | 0.215 |   7.026 |    6.793 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2006           | A1 v -> Y ^  | AOI211XL  | 0.402 | 0.302 |   7.327 |    7.095 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC458_n8169 | A ^ -> Y ^   | BUFX4     | 0.199 | 0.200 |   7.527 |    7.294 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U500            | B1 ^ -> Y v  | OAI222XL  | 0.293 | 0.157 |   7.684 |    7.451 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC459_n4809 | A v -> Y v   | BUFX3     | 0.088 | 0.183 |   7.867 |    7.634 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1344           | A v -> Y ^   | NAND3XL   | 0.137 | 0.081 |   7.948 |    7.716 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2400           | B0 ^ -> Y v  | OAI21XL   | 0.193 | 0.060 |   8.008 |    7.776 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U32             | A1N v -> Y v | OAI2BB1XL | 0.240 | 0.265 |   8.274 |    8.041 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U505            | C v -> Y ^   | NAND3BX2  | 0.299 | 0.238 |   8.512 |    8.279 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U959            | C ^ -> Y v   | NAND3XL   | 0.185 | 0.135 |   8.647 |    8.414 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2068           | AN v -> Y v  | NAND2BXL  | 0.333 | 0.307 |   8.954 |    8.721 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2067           | A v -> Y ^   | INVXL     | 1.249 | 0.785 |   9.739 |    9.506 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U8647           | B1 ^ -> Y v  | AOI2BB2XL | 0.377 | 0.098 |   9.837 |    9.604 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Odnax6_reg      | D v          | DFFHQXL   | 0.377 | 0.000 |   9.837 |    9.604 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.233 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Odnax6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.233 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[8]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.636
= Slack Time                   -0.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.233 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.232 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.445 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.539 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.796 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.951 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.072 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.223 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.321 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.543 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.877 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.969 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.175 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.280 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.373 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.543 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.671 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.815 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.989 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.134 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.284 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.420 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.575 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.730 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.874 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.008 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.158 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.303 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.450 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.586 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.730 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.863 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.998 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.129 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.276 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.416 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.557 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.689 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.827 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.970 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.101 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.256 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.607 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.918 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.107 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.232 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.306 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.510 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.648 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.732 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.839 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.926 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.025 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.158 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.217 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.312 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.418 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.482 | 
     | U1794                                              | B1 v -> Y ^ | AOI22X1  | 0.879 | 0.542 |   9.257 |    9.024 | 
     | FE_OFC550_u0_uAHB2MEM_SRAMADDR_8_                  | A ^ -> Y ^  | CLKBUFX8 | 0.303 | 0.309 |   9.566 |    9.333 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[8] ^      | RA1SHD   | 0.414 | 0.070 |   9.636 |    9.403 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.233 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.233 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u0/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u0/A[9]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.402
- Arrival Time                  9.634
= Slack Time                   -0.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.232 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.232 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.445 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.539 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.797 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.952 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.073 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.224 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.321 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.544 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.877 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.969 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.175 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.280 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.373 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.543 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.671 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.815 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.989 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.135 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.285 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.421 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.576 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.730 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.874 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.008 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.159 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.303 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.450 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.586 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.730 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.864 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    4.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.129 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.277 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.416 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.557 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.690 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.827 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.970 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.102 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.257 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.607 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.918 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.107 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.233 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.306 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.510 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.648 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.732 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.840 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.927 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.026 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.158 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.217 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.394 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.521 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.598 | 
     | U1789                                              | B1 v -> Y ^ | AOI22X1  | 0.679 | 0.427 |   9.256 |    9.024 | 
     | FE_OFC557_u0_uRAM_SRAMADDR_9_                      | A ^ -> Y ^  | CLKBUFX8 | 0.387 | 0.358 |   9.615 |    9.383 | 
     | u0_uRAM_u_asic_rom_u0                              | A[9] ^      | RA1SHD   | 0.506 | 0.019 |   9.634 |    9.402 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.232 | 
     | u0_uRAM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.232 | 
     +---------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u2/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u2/A[9]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.402
- Arrival Time                  9.629
= Slack Time                   -0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.227 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.238 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.451 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.544 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.802 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.957 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.078 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.229 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.327 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.882 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.974 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.181 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.285 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.379 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.548 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.676 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.820 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.994 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.140 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.290 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.426 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.581 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.735 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.879 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.013 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.164 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.308 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.455 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.591 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.735 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.869 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.004 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.135 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.282 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.421 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.563 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.695 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.832 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.975 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.107 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.262 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.612 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.748 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.923 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.112 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.238 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.516 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.654 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.737 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.845 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.932 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.031 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.163 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.222 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.399 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.526 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.603 | 
     | U1789                                              | B1 v -> Y ^ | AOI22X1  | 0.679 | 0.427 |   9.256 |    9.029 | 
     | FE_OFC557_u0_uRAM_SRAMADDR_9_                      | A ^ -> Y ^  | CLKBUFX8 | 0.387 | 0.358 |   9.615 |    9.388 | 
     | u0_uRAM_u_asic_rom_u2                              | A[9] ^      | RA1SHD   | 0.505 | 0.014 |   9.629 |    9.402 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.227 | 
     | u0_uRAM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.227 | 
     +---------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/W4jax6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/W4jax6_reg/D (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.730
- Arrival Time                  9.957
= Slack Time                   -0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.227 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.497 | 0.478 |   0.478 |    0.251 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A ^ -> Y ^  | BUFX3    | 0.201 | 0.213 |   0.690 |    0.464 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U281              | A ^ -> Y v  | INVX2    | 0.214 | 0.167 |   0.857 |    0.631 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1357             | B v -> Y ^  | NAND2BX2 | 0.115 | 0.112 |   0.969 |    0.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U491              | A ^ -> Y v  | INVX1    | 0.062 | 0.050 |   1.019 |    0.793 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U490              | B v -> Y ^  | NAND2X2  | 0.078 | 0.065 |   1.084 |    0.858 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC242_n1153   | A ^ -> Y ^  | CLKBUFX8 | 0.186 | 0.173 |   1.257 |    1.030 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U695              | A ^ -> Y v  | CLKINVX4 | 0.288 | 0.251 |   1.508 |    1.281 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2433             | A v -> Y ^  | NAND2X1  | 0.101 | 0.105 |   1.613 |    1.387 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U508              | A ^ -> Y v  | NAND4X1  | 0.098 | 0.066 |   1.680 |    1.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U188              | B v -> Y ^  | NOR2X1   | 0.197 | 0.142 |   1.821 |    1.595 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC331_n4073   | A ^ -> Y ^  | BUFX8    | 0.117 | 0.130 |   1.952 |    1.725 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U176              | A ^ -> Y v  | NAND4X1  | 0.122 | 0.078 |   2.030 |    1.803 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC366_n5874   | A v -> Y v  | BUFX3    | 0.179 | 0.203 |   2.232 |    2.006 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2366             | B v -> Y ^  | NAND2XL  | 0.288 | 0.226 |   2.458 |    2.232 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2420             | B0 ^ -> Y v | OAI21X4  | 0.205 | 0.149 |   2.608 |    2.381 | 
     | FE_OFC389_u0_HWDATA_6_                             | A v -> Y v  | BUFX8    | 0.140 | 0.178 |   2.786 |    2.559 | 
     | U1645                                              | A v -> Y ^  | CLKINVX4 | 0.484 | 0.369 |   3.155 |    2.928 | 
     | U1618                                              | C ^ -> Y v  | NAND4X1  | 0.217 | 0.117 |   3.272 |    3.045 | 
     | FE_OFC396_n1769                                    | A v -> Y v  | CLKBUFX8 | 0.123 | 0.174 |   3.446 |    3.219 | 
     | U1636                                              | A1 v -> Y ^ | OAI21XL  | 0.259 | 0.153 |   3.599 |    3.372 | 
     | U1635                                              | B0 ^ -> Y v | AOI21X1  | 0.095 | 0.054 |   3.653 |    3.426 | 
     | FE_OFC404_n2209                                    | A v -> Y v  | BUFX3    | 0.063 | 0.121 |   3.774 |    3.548 | 
     | U1637                                              | A0 v -> Y ^ | AOI21X1  | 0.191 | 0.115 |   3.889 |    3.663 | 
     | FE_OFC408_n2385                                    | A ^ -> Y ^  | CLKBUFX8 | 0.123 | 0.154 |   4.043 |    3.817 | 
     | U1653                                              | B0 ^ -> Y v | AOI22X1  | 0.189 | 0.103 |   4.146 |    3.920 | 
     | U1617                                              | C v -> Y ^  | NAND3X1  | 0.103 | 0.105 |   4.252 |    4.025 | 
     | FE_OFC26_n1498                                     | A ^ -> Y ^  | CLKBUFX3 | 1.578 | 0.937 |   5.189 |    4.962 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5377             | A ^ -> Y v  | CLKINVX2 | 1.827 | 1.539 |   6.728 |    6.502 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U75               | A v -> Y ^  | NOR2XL   | 0.676 | 0.756 |   7.484 |    7.258 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5685             | A ^ -> Y v  | NAND4XL  | 0.171 | 0.095 |   7.579 |    7.352 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5686             | B0 v -> Y ^ | OAI21XL  | 0.172 | 0.093 |   7.672 |    7.446 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5687             | B ^ -> Y v  | NAND2XL  | 0.102 | 0.066 |   7.739 |    7.512 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1948             | B v -> Y ^  | NOR2XL   | 0.304 | 0.201 |   7.939 |    7.713 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1763             | A ^ -> Y v  | NAND2XL  | 0.294 | 0.150 |   8.089 |    7.863 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2004             | A v -> Y ^  | NOR3XL   | 2.367 | 1.390 |   9.480 |    9.253 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5748             | B0 ^ -> Y v | AOI22XL  | 0.454 | 0.165 |   9.644 |    9.418 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U5749             | C0 v -> Y ^ | OAI211XL | 0.513 | 0.311 |   9.956 |    9.729 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/W4jax6_reg        | D ^         | DFFSX1   | 0.513 | 0.001 |   9.957 |    9.730 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                             |           |        |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.227 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/W4jax6_reg | CK ^      | DFFSX1 | 0.000 | 0.000 |   0.000 |    0.227 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[10]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.632
= Slack Time                   -0.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.226 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.238 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.451 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.545 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.802 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.957 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.078 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.230 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.327 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.883 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.975 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.181 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.286 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.379 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.677 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.821 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.995 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.140 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.290 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.426 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.581 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.736 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.880 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.014 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.164 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.309 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.456 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.592 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.736 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.869 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.004 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.135 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.282 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.422 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.563 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.695 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.833 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.976 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.107 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.262 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.454 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.613 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.749 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.924 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.113 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.238 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.516 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.654 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.738 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.846 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.932 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.031 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.164 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.223 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.399 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.527 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.603 | 
     | U1819                                              | B1 v -> Y ^ | AOI22X1  | 0.712 | 0.452 |   9.282 |    9.056 | 
     | FE_OFC506_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^  | BUFX3    | 0.080 | 0.139 |   9.421 |    9.195 | 
     | FE_OFC507_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^  | CLKBUFX8 | 0.194 | 0.179 |   9.600 |    9.374 | 
     | u0_uRAM_u_asic_rom_u3                              | A[10] ^     | RA1SHD   | 0.273 | 0.032 |   9.632 |    9.406 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.226 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.226 | 
     +---------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u2/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u2/A[2]                    (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  9.628
= Slack Time                   -0.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.224 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.241 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.454 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.547 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.805 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.960 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.081 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.232 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.330 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.552 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.885 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.977 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.184 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.288 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.382 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.551 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.679 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.823 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.997 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.143 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.293 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.429 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.584 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.738 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.882 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.016 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.311 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.458 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.594 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.738 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.872 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.007 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.138 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.285 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.424 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.566 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.698 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.835 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.978 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.110 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.265 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.456 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.615 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.751 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.926 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S ^  | ADDHX1   | 0.376 | 0.215 |   7.365 |    7.141 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 ^ -> Y v | AOI22X2  | 0.323 | 0.066 |   7.430 |    7.206 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 v -> Y ^ | OAI21X2  | 0.219 | 0.122 |   7.552 |    7.328 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A ^ -> Y ^  | BUFX3    | 0.204 | 0.189 |   7.741 |    7.517 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B ^ -> Y v  | NAND2X1  | 0.139 | 0.095 |   7.836 |    7.612 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B v -> Y ^  | NOR3X2   | 0.234 | 0.174 |   8.011 |    7.787 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 ^ -> Y v | AOI21X2  | 0.155 | 0.056 |   8.067 |    7.843 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 v -> Y ^ | AOI22X2  | 0.264 | 0.171 |   8.238 |    8.014 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A ^ -> Y v  | NAND2X4  | 0.106 | 0.044 |   8.282 |    8.058 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A v -> Y v  | CLKBUFX8 | 0.100 | 0.141 |   8.423 |    8.199 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A v -> Y ^  | NAND2X4  | 0.110 | 0.083 |   8.506 |    8.282 | 
     | U1787                                              | B ^ -> Y v  | NOR2X2   | 0.136 | 0.096 |   8.602 |    8.378 | 
     | FE_OFC466_n2121                                    | A v -> Y v  | BUFX12   | 0.072 | 0.125 |   8.727 |    8.503 | 
     | U1788                                              | A v -> Y ^  | INVX8    | 0.122 | 0.101 |   8.828 |    8.604 | 
     | U1812                                              | B1 ^ -> Y v | AOI22X1  | 0.195 | 0.099 |   8.927 |    8.703 | 
     | FE_OFC519_u0_uRAM_SRAMADDR_2_                      | A v -> Y ^  | INVX1    | 0.790 | 0.490 |   9.417 |    9.193 | 
     | FE_OFC520_u0_uRAM_SRAMADDR_2_                      | A ^ -> Y v  | INVX8    | 0.277 | 0.189 |   9.606 |    9.382 | 
     | u0_uRAM_u_asic_rom_u2                              | A[2] v      | RA1SHD   | 0.362 | 0.022 |   9.628 |    9.404 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.224 | 
     | u0_uRAM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.224 | 
     +---------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u0/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u0/A[11]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.625
= Slack Time                   -0.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.222 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.242 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.455 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.549 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.806 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.961 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.082 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.234 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.331 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.553 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.887 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.979 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.185 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.290 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.383 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.553 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.681 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.825 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    2.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.144 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.295 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.430 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.585 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.740 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.884 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.018 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.168 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.313 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.460 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.596 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.740 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.873 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.008 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.139 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.286 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.426 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.567 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.699 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.837 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.980 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.111 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.266 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.458 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.617 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.753 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.928 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.117 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.242 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.316 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.520 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.658 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.742 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.850 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.936 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.035 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.168 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.227 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.322 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.428 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.492 | 
     | U1817                                              | B1 v -> Y ^ | AOI22X1  | 0.979 | 0.600 |   9.314 |    9.092 | 
     | FE_OFC511_u0_uAHB2MEM_SRAMADDR_11_                 | A ^ -> Y ^  | BUFX3    | 0.355 | 0.305 |   9.619 |    9.397 | 
     | u0_uAHB2MEM_u_asic_rom_u0                          | A[11] ^     | RA1SHD   | 0.461 | 0.006 |   9.625 |    9.403 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.222 | 
     | u0_uAHB2MEM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.222 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u3/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u3/A[11]               (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.624
= Slack Time                   -0.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.221 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.244 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.457 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.550 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.808 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.963 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.084 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.235 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.333 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.555 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.888 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.981 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.187 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.291 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.385 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.554 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.682 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.827 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.001 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.146 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.296 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.432 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.587 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.742 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.885 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.019 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.170 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.314 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.462 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.597 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.741 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.875 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.010 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.141 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.288 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.427 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.701 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.839 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.981 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.113 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.268 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.459 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.618 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.755 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.929 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.119 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.244 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.318 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.522 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.660 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.744 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.851 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.938 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.037 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.169 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.228 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.324 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.430 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.494 | 
     | U1817                                              | B1 v -> Y ^ | AOI22X1  | 0.979 | 0.600 |   9.314 |    9.094 | 
     | FE_OFC511_u0_uAHB2MEM_SRAMADDR_11_                 | A ^ -> Y ^  | BUFX3    | 0.355 | 0.305 |   9.619 |    9.398 | 
     | u0_uAHB2MEM_u_asic_rom_u3                          | A[11] ^     | RA1SHD   | 0.461 | 0.004 |   9.624 |    9.403 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.221 | 
     | u0_uAHB2MEM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.221 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u2/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u2/A[8]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  9.624
= Slack Time                   -0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.220 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.245 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.458 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.551 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.809 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.964 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.085 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.236 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.334 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.556 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.889 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.982 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.188 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.292 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.386 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.555 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.683 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.828 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.147 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.297 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.433 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.588 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.886 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.020 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.171 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.315 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.463 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.598 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.742 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.876 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.011 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.142 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.289 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.428 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.570 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.702 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.840 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.982 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.114 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.269 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.460 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.619 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.756 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.930 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.120 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.245 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.319 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.523 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.661 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.745 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.852 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.939 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.038 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.170 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.229 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.406 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.534 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.610 | 
     | U1793                                              | B1 v -> Y ^ | AOI22X1  | 0.318 | 0.229 |   9.059 |    8.839 | 
     | FE_OFC552_u0_uRAM_SRAMADDR_8_                      | A ^ -> Y v  | INVX1    | 0.406 | 0.309 |   9.368 |    9.148 | 
     | FE_OFC553_u0_uRAM_SRAMADDR_8_                      | A v -> Y ^  | INVX8    | 0.272 | 0.237 |   9.605 |    9.385 | 
     | u0_uRAM_u_asic_rom_u2                              | A[8] ^      | RA1SHD   | 0.355 | 0.019 |   9.624 |    9.404 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.220 | 
     | u0_uRAM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.220 | 
     +---------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[3]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  9.624
= Slack Time                   -0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.220 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.245 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.458 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.552 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.809 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.964 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.085 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.236 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.334 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.556 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.890 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.982 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.188 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.293 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.386 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.556 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.684 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.828 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.147 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.297 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.433 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.588 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.887 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.171 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.316 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.463 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.599 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.876 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.011 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.142 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.289 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.429 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.570 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.702 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.840 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.983 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.114 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.269 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.461 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.620 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.756 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.931 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.120 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.245 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.319 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.523 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.661 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.745 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.853 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.939 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.038 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.171 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.230 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.406 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.534 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.610 | 
     | U1808                                              | B1 v -> Y ^ | AOI22X1  | 0.384 | 0.255 |   9.084 |    8.865 | 
     | FE_OFC529_u0_uRAM_SRAMADDR_3_                      | A ^ -> Y v  | CLKINVX3 | 0.333 | 0.279 |   9.364 |    9.144 | 
     | FE_OFC530_u0_uRAM_SRAMADDR_3_                      | A v -> Y ^  | INVX8    | 0.265 | 0.217 |   9.581 |    9.361 | 
     | u0_uRAM_u_asic_rom_u3                              | A[3] ^      | RA1SHD   | 0.350 | 0.043 |   9.624 |    9.404 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.220 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.220 | 
     +---------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u1/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u1/A[10]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.625
= Slack Time                   -0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.219 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.246 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.459 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.552 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.810 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.965 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.086 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.237 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.335 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.557 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.890 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.983 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.189 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.293 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.387 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.556 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.684 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.829 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.148 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.298 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.434 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.589 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.744 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.887 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.172 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.316 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.464 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.599 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.877 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.012 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.143 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.290 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.429 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.571 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.703 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.840 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.983 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.115 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.270 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.461 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.620 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.756 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.931 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.121 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.246 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.320 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.524 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.662 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.746 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.853 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.940 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.039 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.171 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.230 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.407 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.534 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.611 | 
     | U1819                                              | B1 v -> Y ^ | AOI22X1  | 0.712 | 0.452 |   9.282 |    9.063 | 
     | FE_OFC506_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^  | BUFX3    | 0.080 | 0.139 |   9.421 |    9.202 | 
     | FE_OFC508_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^  | CLKBUFX8 | 0.187 | 0.175 |   9.596 |    9.377 | 
     | u0_uRAM_u_asic_rom_u1                              | A[10] ^     | RA1SHD   | 0.256 | 0.029 |   9.625 |    9.406 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.219 | 
     | u0_uRAM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.219 | 
     +---------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u1/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u1/A[4]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.402
- Arrival Time                  9.619
= Slack Time                   -0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.217 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.248 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.461 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.554 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.812 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.967 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.088 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.239 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.337 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.559 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.892 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.984 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.191 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.295 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.389 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.558 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.686 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.830 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.004 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.150 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.300 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.436 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.591 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.746 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.889 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.023 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.174 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.318 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.466 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.601 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.745 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.879 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.014 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.145 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.292 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.431 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.573 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.705 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.842 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.985 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.117 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.272 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.463 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.622 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.758 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.933 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.122 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.248 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.322 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.526 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.664 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.748 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.855 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.942 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.041 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.173 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.232 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.328 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.433 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.498 | 
     | U1805                                              | B1 v -> Y ^ | AOI22X1  | 0.847 | 0.525 |   9.239 |    9.022 | 
     | FE_OFC534_u0_uAHB2MEM_SRAMADDR_4_                  | A ^ -> Y ^  | CLKBUFX8 | 0.318 | 0.312 |   9.551 |    9.334 | 
     | u0_uAHB2MEM_u_asic_rom_u1                          | A[4] ^      | RA1SHD   | 0.481 | 0.068 |   9.619 |    9.402 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.217 | 
     | u0_uAHB2MEM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.217 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Cqrpw6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Cqrpw6_reg/D  (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg/QN (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.192
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.608
- Arrival Time                  9.825
= Slack Time                   -0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                         | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.216 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg      | CK ^ -> QN ^ | DFFSX1    | 0.333 | 0.402 |   0.402 |    0.185 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3731           | B0 ^ -> Y v  | OAI21XL   | 0.115 | 0.091 |   0.493 |    0.277 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3732           | B1 v -> Y ^  | OAI2BB2XL | 0.409 | 0.273 |   0.766 |    0.550 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1245           | A2 ^ -> Y v  | AOI31XL   | 0.175 | 0.129 |   0.895 |    0.678 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC224_n3750 | A v -> Y v   | BUFX3     | 0.074 | 0.147 |   1.042 |    0.825 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3739           | A v -> Y ^   | NAND2XL   | 0.101 | 0.066 |   1.108 |    0.892 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3740           | B0 ^ -> Y v  | OAI21XL   | 0.145 | 0.112 |   1.220 |    1.004 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1239           | B0 v -> Y ^  | OAI22XL   | 0.217 | 0.152 |   1.372 |    1.156 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1238           | B0 ^ -> Y v  | OAI2BB1XL | 0.076 | 0.052 |   1.424 |    1.208 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1237           | B v -> Y ^   | NOR2XL    | 0.198 | 0.135 |   1.560 |    1.344 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1504           | B ^ -> Y v   | NOR2X1    | 0.180 | 0.126 |   1.686 |    1.470 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3741           | A v -> Y ^   | NAND2XL   | 0.098 | 0.085 |   1.771 |    1.555 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3742           | B0 ^ -> Y v  | OAI21XL   | 0.141 | 0.093 |   1.864 |    1.648 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1507           | A v -> Y ^   | NOR2XL    | 0.175 | 0.130 |   1.994 |    1.778 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1506           | A0N ^ -> Y ^ | OAI2BB1XL | 0.122 | 0.133 |   2.127 |    1.911 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1505           | B0 ^ -> Y v  | OAI211XL  | 0.143 | 0.096 |   2.224 |    2.007 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1236           | B v -> Y ^   | NAND2XL   | 0.289 | 0.205 |   2.429 |    2.213 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1514           | A ^ -> Y v   | INVXL     | 0.127 | 0.099 |   2.528 |    2.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U643            | A1N v -> Y v | OAI2BB1XL | 0.151 | 0.195 |   2.724 |    2.507 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1524           | A0N v -> Y v | OAI2BB1XL | 0.086 | 0.165 |   2.888 |    2.672 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1523           | B v -> Y ^   | NOR2XL    | 0.294 | 0.197 |   3.085 |    2.869 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U68             | B ^ -> Y v   | NOR2X1    | 0.086 | 0.065 |   3.150 |    2.934 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC418_n3796 | A v -> Y v   | BUFX3     | 0.094 | 0.144 |   3.295 |    3.078 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1532           | A v -> Y ^   | NAND2XL   | 0.101 | 0.073 |   3.368 |    3.152 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3828           | B0 ^ -> Y v  | OAI21XL   | 0.189 | 0.127 |   3.495 |    3.279 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U849            | B0 v -> Y ^  | OAI22X1   | 0.193 | 0.147 |   3.642 |    3.426 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U848            | B0 ^ -> Y v  | OAI2BB1XL | 0.075 | 0.053 |   3.695 |    3.479 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U847            | B v -> Y ^   | NOR2XL    | 0.407 | 0.259 |   3.954 |    3.738 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U845            | B ^ -> Y v   | NOR2X4    | 0.175 | 0.148 |   4.102 |    3.886 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U850            | A v -> Y ^   | CLKINVX8  | 0.082 | 0.071 |   4.173 |    3.957 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U469            | S0 ^ -> Y ^  | MXI2XL    | 0.732 | 0.332 |   4.505 |    4.289 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1516           | A0 ^ -> Y v  | AOI22X1   | 0.176 | 0.059 |   4.564 |    4.348 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U839            | A v -> Y ^   | INVXL     | 0.082 | 0.078 |   4.643 |    4.426 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3831           | B0 ^ -> Y v  | OAI21XL   | 0.156 | 0.069 |   4.712 |    4.496 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U838            | A1 v -> Y ^  | OAI21XL   | 0.390 | 0.269 |   4.981 |    4.765 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1520           | A ^ -> Y v   | INVX1     | 0.101 | 0.061 |   5.042 |    4.826 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1519           | A v -> Y ^   | NAND2XL   | 0.096 | 0.071 |   5.113 |    4.897 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3833           | B0 ^ -> Y v  | OAI21XL   | 0.174 | 0.096 |   5.209 |    4.993 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U843            | B0 v -> Y ^  | AOI21XL   | 0.225 | 0.171 |   5.380 |    5.164 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U842            | A0 ^ -> Y v  | AOI21XL   | 0.119 | 0.078 |   5.459 |    5.242 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U841            | B v -> Y ^   | NOR2X1    | 0.120 | 0.089 |   5.548 |    5.332 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U840            | B0 ^ -> Y v  | OAI21XL   | 0.252 | 0.175 |   5.723 |    5.507 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U844            | B0 v -> Y ^  | OAI21X4   | 0.157 | 0.100 |   5.823 |    5.607 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1941           | S0 ^ -> Y ^  | MXI2XL    | 0.333 | 0.167 |   5.990 |    5.773 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1940           | A1N ^ -> Y ^ | OAI2BB1XL | 0.118 | 0.152 |   6.141 |    5.925 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1939           | B0 ^ -> Y v  | OAI211XL  | 0.238 | 0.090 |   6.231 |    6.015 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1938           | C v -> Y ^   | NAND3XL   | 0.303 | 0.235 |   6.467 |    6.250 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC451_n3728 | A ^ -> Y ^   | CLKBUFX8  | 0.106 | 0.163 |   6.630 |    6.414 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U868            | AN ^ -> Y ^  | NAND2BXL  | 0.136 | 0.132 |   6.762 |    6.545 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U40             | A ^ -> Y v   | NAND2X1   | 0.245 | 0.049 |   6.810 |    6.594 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC457_n4142 | A v -> Y v   | BUFX3     | 0.149 | 0.215 |   7.026 |    6.809 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2006           | A1 v -> Y ^  | AOI211XL  | 0.402 | 0.302 |   7.327 |    7.111 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC458_n8169 | A ^ -> Y ^   | BUFX4     | 0.199 | 0.200 |   7.527 |    7.311 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U500            | B1 ^ -> Y v  | OAI222XL  | 0.293 | 0.157 |   7.684 |    7.468 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC459_n4809 | A v -> Y v   | BUFX3     | 0.088 | 0.183 |   7.867 |    7.651 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1344           | A v -> Y ^   | NAND3XL   | 0.137 | 0.081 |   7.948 |    7.732 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2400           | B0 ^ -> Y v  | OAI21XL   | 0.193 | 0.060 |   8.008 |    7.792 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U32             | A1N v -> Y v | OAI2BB1XL | 0.240 | 0.265 |   8.274 |    8.057 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U505            | C v -> Y ^   | NAND3BX2  | 0.299 | 0.238 |   8.512 |    8.296 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U959            | C ^ -> Y v   | NAND3XL   | 0.185 | 0.135 |   8.647 |    8.431 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2068           | AN v -> Y v  | NAND2BXL  | 0.333 | 0.307 |   8.954 |    8.738 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2067           | A v -> Y ^   | INVXL     | 1.249 | 0.785 |   9.739 |    9.522 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U8506           | B1 ^ -> Y v  | AOI2BB2XL | 0.351 | 0.086 |   9.824 |    9.608 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Cqrpw6_reg      | D v          | DFFHQXL   | 0.351 | 0.000 |   9.825 |    9.608 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.216 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Cqrpw6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.216 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/G0tax6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/G0tax6_reg/D  (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg/QN (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.192
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.608
- Arrival Time                  9.822
= Slack Time                   -0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                         | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.214 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg      | CK ^ -> QN ^ | DFFSX1    | 0.333 | 0.402 |   0.402 |    0.187 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3731           | B0 ^ -> Y v  | OAI21XL   | 0.115 | 0.091 |   0.493 |    0.279 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3732           | B1 v -> Y ^  | OAI2BB2XL | 0.409 | 0.273 |   0.766 |    0.552 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1245           | A2 ^ -> Y v  | AOI31XL   | 0.175 | 0.129 |   0.895 |    0.680 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC224_n3750 | A v -> Y v   | BUFX3     | 0.074 | 0.147 |   1.042 |    0.827 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3739           | A v -> Y ^   | NAND2XL   | 0.101 | 0.066 |   1.108 |    0.894 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3740           | B0 ^ -> Y v  | OAI21XL   | 0.145 | 0.112 |   1.220 |    1.006 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1239           | B0 v -> Y ^  | OAI22XL   | 0.217 | 0.152 |   1.372 |    1.158 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1238           | B0 ^ -> Y v  | OAI2BB1XL | 0.076 | 0.052 |   1.424 |    1.210 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1237           | B v -> Y ^   | NOR2XL    | 0.198 | 0.135 |   1.560 |    1.346 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1504           | B ^ -> Y v   | NOR2X1    | 0.180 | 0.126 |   1.686 |    1.472 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3741           | A v -> Y ^   | NAND2XL   | 0.098 | 0.085 |   1.771 |    1.557 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3742           | B0 ^ -> Y v  | OAI21XL   | 0.141 | 0.093 |   1.864 |    1.650 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1507           | A v -> Y ^   | NOR2XL    | 0.175 | 0.130 |   1.994 |    1.780 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1506           | A0N ^ -> Y ^ | OAI2BB1XL | 0.122 | 0.133 |   2.127 |    1.913 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1505           | B0 ^ -> Y v  | OAI211XL  | 0.143 | 0.096 |   2.224 |    2.009 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1236           | B v -> Y ^   | NAND2XL   | 0.289 | 0.205 |   2.429 |    2.215 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1514           | A ^ -> Y v   | INVXL     | 0.127 | 0.099 |   2.528 |    2.314 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U643            | A1N v -> Y v | OAI2BB1XL | 0.151 | 0.195 |   2.724 |    2.509 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1524           | A0N v -> Y v | OAI2BB1XL | 0.086 | 0.165 |   2.888 |    2.674 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1523           | B v -> Y ^   | NOR2XL    | 0.294 | 0.197 |   3.085 |    2.871 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U68             | B ^ -> Y v   | NOR2X1    | 0.086 | 0.065 |   3.150 |    2.936 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC418_n3796 | A v -> Y v   | BUFX3     | 0.094 | 0.144 |   3.295 |    3.080 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1532           | A v -> Y ^   | NAND2XL   | 0.101 | 0.073 |   3.368 |    3.154 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3828           | B0 ^ -> Y v  | OAI21XL   | 0.189 | 0.127 |   3.495 |    3.281 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U849            | B0 v -> Y ^  | OAI22X1   | 0.193 | 0.147 |   3.642 |    3.428 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U848            | B0 ^ -> Y v  | OAI2BB1XL | 0.075 | 0.053 |   3.695 |    3.481 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U847            | B v -> Y ^   | NOR2XL    | 0.407 | 0.259 |   3.954 |    3.740 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U845            | B ^ -> Y v   | NOR2X4    | 0.175 | 0.148 |   4.102 |    3.888 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U850            | A v -> Y ^   | CLKINVX8  | 0.082 | 0.071 |   4.173 |    3.959 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U469            | S0 ^ -> Y ^  | MXI2XL    | 0.732 | 0.332 |   4.505 |    4.291 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1516           | A0 ^ -> Y v  | AOI22X1   | 0.176 | 0.059 |   4.564 |    4.350 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U839            | A v -> Y ^   | INVXL     | 0.082 | 0.078 |   4.643 |    4.428 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3831           | B0 ^ -> Y v  | OAI21XL   | 0.156 | 0.069 |   4.712 |    4.498 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U838            | A1 v -> Y ^  | OAI21XL   | 0.390 | 0.269 |   4.981 |    4.767 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1520           | A ^ -> Y v   | INVX1     | 0.101 | 0.061 |   5.042 |    4.828 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1519           | A v -> Y ^   | NAND2XL   | 0.096 | 0.071 |   5.113 |    4.899 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3833           | B0 ^ -> Y v  | OAI21XL   | 0.174 | 0.096 |   5.209 |    4.995 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U843            | B0 v -> Y ^  | AOI21XL   | 0.225 | 0.171 |   5.380 |    5.166 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U842            | A0 ^ -> Y v  | AOI21XL   | 0.119 | 0.078 |   5.459 |    5.244 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U841            | B v -> Y ^   | NOR2X1    | 0.120 | 0.089 |   5.548 |    5.334 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U840            | B0 ^ -> Y v  | OAI21XL   | 0.252 | 0.175 |   5.723 |    5.509 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U844            | B0 v -> Y ^  | OAI21X4   | 0.157 | 0.100 |   5.823 |    5.609 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1941           | S0 ^ -> Y ^  | MXI2XL    | 0.333 | 0.167 |   5.990 |    5.775 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1940           | A1N ^ -> Y ^ | OAI2BB1XL | 0.118 | 0.152 |   6.141 |    5.927 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1939           | B0 ^ -> Y v  | OAI211XL  | 0.238 | 0.090 |   6.231 |    6.017 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1938           | C v -> Y ^   | NAND3XL   | 0.303 | 0.235 |   6.467 |    6.252 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC451_n3728 | A ^ -> Y ^   | CLKBUFX8  | 0.106 | 0.163 |   6.630 |    6.416 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U868            | AN ^ -> Y ^  | NAND2BXL  | 0.136 | 0.132 |   6.762 |    6.547 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U40             | A ^ -> Y v   | NAND2X1   | 0.245 | 0.049 |   6.810 |    6.596 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC457_n4142 | A v -> Y v   | BUFX3     | 0.149 | 0.215 |   7.026 |    6.811 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2006           | A1 v -> Y ^  | AOI211XL  | 0.402 | 0.302 |   7.327 |    7.113 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC458_n8169 | A ^ -> Y ^   | BUFX4     | 0.199 | 0.200 |   7.527 |    7.313 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U500            | B1 ^ -> Y v  | OAI222XL  | 0.293 | 0.157 |   7.684 |    7.470 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC459_n4809 | A v -> Y v   | BUFX3     | 0.088 | 0.183 |   7.867 |    7.653 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1344           | A v -> Y ^   | NAND3XL   | 0.137 | 0.081 |   7.948 |    7.734 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2400           | B0 ^ -> Y v  | OAI21XL   | 0.193 | 0.060 |   8.008 |    7.794 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U32             | A1N v -> Y v | OAI2BB1XL | 0.240 | 0.265 |   8.274 |    8.059 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U505            | C v -> Y ^   | NAND3BX2  | 0.299 | 0.238 |   8.512 |    8.298 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U959            | C ^ -> Y v   | NAND3XL   | 0.185 | 0.135 |   8.647 |    8.433 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2068           | AN v -> Y v  | NAND2BXL  | 0.333 | 0.307 |   8.954 |    8.740 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2067           | A v -> Y ^   | INVXL     | 1.249 | 0.785 |   9.739 |    9.524 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U8419           | B1 ^ -> Y v  | AOI2BB2XL | 0.352 | 0.084 |   9.822 |    9.608 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/G0tax6_reg      | D v          | DFFHQXL   | 0.352 | 0.000 |   9.822 |    9.608 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.214 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/G0tax6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.214 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[8]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.616
= Slack Time                   -0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.213 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.252 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.465 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.558 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.816 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.971 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.092 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.243 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.341 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.563 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.896 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.989 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.195 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.299 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.393 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.562 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.690 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.835 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.009 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.154 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.304 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.440 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.595 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.750 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.893 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.027 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.178 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.322 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.470 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.605 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.749 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.883 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.018 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.149 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.296 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.435 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.577 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.709 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.847 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.989 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.121 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.276 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.467 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.626 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.763 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.937 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.127 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.252 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.326 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.530 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.668 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.752 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.859 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.946 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.045 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.177 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.236 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.332 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.438 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.502 | 
     | U1794                                              | B1 v -> Y ^ | AOI22X1  | 0.879 | 0.542 |   9.257 |    9.044 | 
     | FE_OFC550_u0_uAHB2MEM_SRAMADDR_8_                  | A ^ -> Y ^  | CLKBUFX8 | 0.303 | 0.309 |   9.566 |    9.353 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[8] ^      | RA1SHD   | 0.413 | 0.051 |   9.616 |    9.403 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.213 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.213 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u2/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u2/A[10]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.617
= Slack Time                   -0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.212 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.253 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.466 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.560 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.817 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.972 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.093 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.244 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.342 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.564 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.898 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.990 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.196 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.301 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.394 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.564 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.692 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.836 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.010 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.155 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.305 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.441 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.596 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.751 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.895 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.029 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.179 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.324 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.471 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.607 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.751 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.884 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.019 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.150 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.297 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.436 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.578 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.710 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.848 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.990 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.122 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.277 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.469 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.628 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.764 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.938 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.128 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.253 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.327 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.531 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.669 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.753 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.860 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.947 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.046 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.179 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.238 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.414 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.542 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.618 | 
     | U1819                                              | B1 v -> Y ^ | AOI22X1  | 0.712 | 0.452 |   9.282 |    9.071 | 
     | FE_OFC506_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^  | BUFX3    | 0.080 | 0.139 |   9.421 |    9.209 | 
     | FE_OFC507_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^  | CLKBUFX8 | 0.194 | 0.179 |   9.600 |    9.389 | 
     | u0_uRAM_u_asic_rom_u2                              | A[10] ^     | RA1SHD   | 0.264 | 0.017 |   9.617 |    9.406 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.212 | 
     | u0_uRAM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.212 | 
     +---------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Og5bx6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Og5bx6_reg/D  (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg/QN (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.185
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.615
- Arrival Time                  9.826
= Slack Time                   -0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                         | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.211 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg      | CK ^ -> QN ^ | DFFSX1    | 0.333 | 0.402 |   0.402 |    0.191 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3731           | B0 ^ -> Y v  | OAI21XL   | 0.115 | 0.091 |   0.493 |    0.282 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3732           | B1 v -> Y ^  | OAI2BB2XL | 0.409 | 0.273 |   0.766 |    0.555 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1245           | A2 ^ -> Y v  | AOI31XL   | 0.175 | 0.129 |   0.895 |    0.684 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC224_n3750 | A v -> Y v   | BUFX3     | 0.074 | 0.147 |   1.042 |    0.831 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3739           | A v -> Y ^   | NAND2XL   | 0.101 | 0.066 |   1.108 |    0.897 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3740           | B0 ^ -> Y v  | OAI21XL   | 0.145 | 0.112 |   1.220 |    1.009 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1239           | B0 v -> Y ^  | OAI22XL   | 0.217 | 0.152 |   1.372 |    1.162 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1238           | B0 ^ -> Y v  | OAI2BB1XL | 0.076 | 0.052 |   1.424 |    1.214 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1237           | B v -> Y ^   | NOR2XL    | 0.198 | 0.135 |   1.560 |    1.349 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1504           | B ^ -> Y v   | NOR2X1    | 0.180 | 0.126 |   1.686 |    1.475 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3741           | A v -> Y ^   | NAND2XL   | 0.098 | 0.085 |   1.771 |    1.560 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3742           | B0 ^ -> Y v  | OAI21XL   | 0.141 | 0.093 |   1.864 |    1.654 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1507           | A v -> Y ^   | NOR2XL    | 0.175 | 0.130 |   1.994 |    1.784 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1506           | A0N ^ -> Y ^ | OAI2BB1XL | 0.122 | 0.133 |   2.127 |    1.916 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1505           | B0 ^ -> Y v  | OAI211XL  | 0.143 | 0.096 |   2.224 |    2.013 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1236           | B v -> Y ^   | NAND2XL   | 0.289 | 0.205 |   2.429 |    2.218 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1514           | A ^ -> Y v   | INVXL     | 0.127 | 0.099 |   2.528 |    2.318 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U643            | A1N v -> Y v | OAI2BB1XL | 0.151 | 0.195 |   2.724 |    2.513 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1524           | A0N v -> Y v | OAI2BB1XL | 0.086 | 0.165 |   2.888 |    2.678 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1523           | B v -> Y ^   | NOR2XL    | 0.294 | 0.197 |   3.085 |    2.875 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U68             | B ^ -> Y v   | NOR2X1    | 0.086 | 0.065 |   3.150 |    2.940 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC418_n3796 | A v -> Y v   | BUFX3     | 0.094 | 0.144 |   3.295 |    3.084 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1532           | A v -> Y ^   | NAND2XL   | 0.101 | 0.073 |   3.368 |    3.157 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3828           | B0 ^ -> Y v  | OAI21XL   | 0.189 | 0.127 |   3.495 |    3.284 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U849            | B0 v -> Y ^  | OAI22X1   | 0.193 | 0.147 |   3.642 |    3.431 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U848            | B0 ^ -> Y v  | OAI2BB1XL | 0.075 | 0.053 |   3.695 |    3.484 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U847            | B v -> Y ^   | NOR2XL    | 0.407 | 0.259 |   3.954 |    3.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U845            | B ^ -> Y v   | NOR2X4    | 0.175 | 0.148 |   4.102 |    3.891 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U850            | A v -> Y ^   | CLKINVX8  | 0.082 | 0.071 |   4.173 |    3.962 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U469            | S0 ^ -> Y ^  | MXI2XL    | 0.732 | 0.332 |   4.505 |    4.294 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1516           | A0 ^ -> Y v  | AOI22X1   | 0.176 | 0.059 |   4.564 |    4.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U839            | A v -> Y ^   | INVXL     | 0.082 | 0.078 |   4.643 |    4.432 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3831           | B0 ^ -> Y v  | OAI21XL   | 0.156 | 0.069 |   4.712 |    4.502 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U838            | A1 v -> Y ^  | OAI21XL   | 0.390 | 0.269 |   4.981 |    4.771 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1520           | A ^ -> Y v   | INVX1     | 0.101 | 0.061 |   5.042 |    4.832 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1519           | A v -> Y ^   | NAND2XL   | 0.096 | 0.071 |   5.113 |    4.902 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3833           | B0 ^ -> Y v  | OAI21XL   | 0.174 | 0.096 |   5.209 |    4.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U843            | B0 v -> Y ^  | AOI21XL   | 0.225 | 0.171 |   5.380 |    5.170 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U842            | A0 ^ -> Y v  | AOI21XL   | 0.119 | 0.078 |   5.459 |    5.248 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U841            | B v -> Y ^   | NOR2X1    | 0.120 | 0.089 |   5.548 |    5.337 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U840            | B0 ^ -> Y v  | OAI21XL   | 0.252 | 0.175 |   5.723 |    5.512 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U844            | B0 v -> Y ^  | OAI21X4   | 0.157 | 0.100 |   5.823 |    5.612 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1941           | S0 ^ -> Y ^  | MXI2XL    | 0.333 | 0.167 |   5.990 |    5.779 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1940           | A1N ^ -> Y ^ | OAI2BB1XL | 0.118 | 0.152 |   6.141 |    5.931 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1939           | B0 ^ -> Y v  | OAI211XL  | 0.238 | 0.090 |   6.231 |    6.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1938           | C v -> Y ^   | NAND3XL   | 0.303 | 0.235 |   6.467 |    6.256 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC451_n3728 | A ^ -> Y ^   | CLKBUFX8  | 0.106 | 0.163 |   6.630 |    6.419 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U868            | AN ^ -> Y ^  | NAND2BXL  | 0.136 | 0.132 |   6.762 |    6.551 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U40             | A ^ -> Y v   | NAND2X1   | 0.245 | 0.049 |   6.810 |    6.600 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC457_n4142 | A v -> Y v   | BUFX3     | 0.149 | 0.215 |   7.026 |    6.815 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2006           | A1 v -> Y ^  | AOI211XL  | 0.402 | 0.302 |   7.327 |    7.117 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC458_n8169 | A ^ -> Y ^   | BUFX4     | 0.199 | 0.200 |   7.527 |    7.316 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U500            | B1 ^ -> Y v  | OAI222XL  | 0.293 | 0.157 |   7.684 |    7.473 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC459_n4809 | A v -> Y v   | BUFX3     | 0.088 | 0.183 |   7.867 |    7.657 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1344           | A v -> Y ^   | NAND3XL   | 0.137 | 0.081 |   7.948 |    7.738 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2400           | B0 ^ -> Y v  | OAI21XL   | 0.193 | 0.060 |   8.008 |    7.798 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U32             | A1N v -> Y v | OAI2BB1XL | 0.240 | 0.265 |   8.274 |    8.063 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U505            | C v -> Y ^   | NAND3BX2  | 0.299 | 0.238 |   8.512 |    8.301 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U959            | C ^ -> Y v   | NAND3XL   | 0.185 | 0.135 |   8.647 |    8.436 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2068           | AN v -> Y v  | NAND2BXL  | 0.333 | 0.307 |   8.954 |    8.743 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2067           | A v -> Y ^   | INVXL     | 1.249 | 0.785 |   9.739 |    9.528 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U8547           | B1 ^ -> Y v  | AOI2BB2XL | 0.303 | 0.087 |   9.826 |    9.615 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Og5bx6_reg      | D v          | DFFHQXL   | 0.303 | 0.000 |   9.826 |    9.615 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.211 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Og5bx6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.211 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[7]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.616
= Slack Time                   -0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.211 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.254 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.467 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.561 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.818 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.973 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.094 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.245 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.343 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.565 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.899 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.991 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.197 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.302 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.395 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.565 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.693 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.837 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.011 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.156 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.306 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.442 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.597 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.752 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.896 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.030 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.180 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.325 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.472 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.608 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.752 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.885 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.020 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.151 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.298 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.438 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.579 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.711 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.849 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.992 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.123 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.278 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.470 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.629 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.765 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.940 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.129 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.254 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.328 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.532 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.670 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.754 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.861 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.948 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.047 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.180 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.239 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.415 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.543 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.619 | 
     | U1797                                              | B1 v -> Y ^ | AOI22X1  | 0.627 | 0.399 |   9.229 |    9.018 | 
     | FE_OFC543_u0_uRAM_SRAMADDR_7_                      | A ^ -> Y ^  | BUFX3    | 0.129 | 0.170 |   9.399 |    9.188 | 
     | FE_OFC544_u0_uRAM_SRAMADDR_7_                      | A ^ -> Y ^  | CLKBUFX8 | 0.192 | 0.186 |   9.585 |    9.374 | 
     | u0_uRAM_u_asic_rom_u3                              | A[7] ^      | RA1SHD   | 0.268 | 0.031 |   9.616 |    9.406 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.211 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.211 | 
     +---------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u0/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u0/A[10]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.406
- Arrival Time                  9.615
= Slack Time                   -0.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.209 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.255 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.468 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.562 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.820 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.974 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.095 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.247 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.344 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.567 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.900 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.992 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.198 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.303 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.396 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.566 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.694 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.838 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.012 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.157 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.308 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.444 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.598 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.753 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.897 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.031 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.182 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.326 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.473 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.609 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.753 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.886 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.022 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.152 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.299 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.439 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.580 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.712 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.850 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    5.993 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.124 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.279 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.471 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.630 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.766 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.941 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.130 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.256 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.329 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.533 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.671 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.755 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.863 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.949 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.049 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.181 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.240 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.416 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.544 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.621 | 
     | U1819                                              | B1 v -> Y ^ | AOI22X1  | 0.712 | 0.452 |   9.282 |    9.073 | 
     | FE_OFC506_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^  | BUFX3    | 0.080 | 0.139 |   9.421 |    9.212 | 
     | FE_OFC508_u0_uRAM_SRAMADDR_10_                     | A ^ -> Y ^  | CLKBUFX8 | 0.187 | 0.175 |   9.596 |    9.386 | 
     | u0_uRAM_u_asic_rom_u0                              | A[10] ^     | RA1SHD   | 0.253 | 0.020 |   9.615 |    9.406 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.209 | 
     | u0_uRAM_u_asic_rom_u0 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.209 | 
     +---------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Bsrpw6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Bsrpw6_reg/D  (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg/QN (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.191
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.609
- Arrival Time                  9.813
= Slack Time                   -0.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                         | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.204 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg      | CK ^ -> QN ^ | DFFSX1    | 0.333 | 0.402 |   0.402 |    0.197 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3731           | B0 ^ -> Y v  | OAI21XL   | 0.115 | 0.091 |   0.493 |    0.289 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3732           | B1 v -> Y ^  | OAI2BB2XL | 0.409 | 0.273 |   0.766 |    0.562 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1245           | A2 ^ -> Y v  | AOI31XL   | 0.175 | 0.129 |   0.895 |    0.690 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC224_n3750 | A v -> Y v   | BUFX3     | 0.074 | 0.147 |   1.042 |    0.837 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3739           | A v -> Y ^   | NAND2XL   | 0.101 | 0.066 |   1.108 |    0.904 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3740           | B0 ^ -> Y v  | OAI21XL   | 0.145 | 0.112 |   1.220 |    1.016 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1239           | B0 v -> Y ^  | OAI22XL   | 0.217 | 0.152 |   1.372 |    1.168 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1238           | B0 ^ -> Y v  | OAI2BB1XL | 0.076 | 0.052 |   1.424 |    1.220 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1237           | B v -> Y ^   | NOR2XL    | 0.198 | 0.135 |   1.560 |    1.356 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1504           | B ^ -> Y v   | NOR2X1    | 0.180 | 0.126 |   1.686 |    1.482 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3741           | A v -> Y ^   | NAND2XL   | 0.098 | 0.085 |   1.771 |    1.567 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3742           | B0 ^ -> Y v  | OAI21XL   | 0.141 | 0.093 |   1.864 |    1.660 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1507           | A v -> Y ^   | NOR2XL    | 0.175 | 0.130 |   1.994 |    1.790 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1506           | A0N ^ -> Y ^ | OAI2BB1XL | 0.122 | 0.133 |   2.127 |    1.923 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1505           | B0 ^ -> Y v  | OAI211XL  | 0.143 | 0.096 |   2.224 |    2.019 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1236           | B v -> Y ^   | NAND2XL   | 0.289 | 0.205 |   2.429 |    2.225 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1514           | A ^ -> Y v   | INVXL     | 0.127 | 0.099 |   2.528 |    2.324 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U643            | A1N v -> Y v | OAI2BB1XL | 0.151 | 0.195 |   2.724 |    2.519 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1524           | A0N v -> Y v | OAI2BB1XL | 0.086 | 0.165 |   2.888 |    2.684 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1523           | B v -> Y ^   | NOR2XL    | 0.294 | 0.197 |   3.085 |    2.881 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U68             | B ^ -> Y v   | NOR2X1    | 0.086 | 0.065 |   3.150 |    2.946 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC418_n3796 | A v -> Y v   | BUFX3     | 0.094 | 0.144 |   3.295 |    3.090 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1532           | A v -> Y ^   | NAND2XL   | 0.101 | 0.073 |   3.368 |    3.164 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3828           | B0 ^ -> Y v  | OAI21XL   | 0.189 | 0.127 |   3.495 |    3.291 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U849            | B0 v -> Y ^  | OAI22X1   | 0.193 | 0.147 |   3.642 |    3.438 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U848            | B0 ^ -> Y v  | OAI2BB1XL | 0.075 | 0.053 |   3.695 |    3.491 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U847            | B v -> Y ^   | NOR2XL    | 0.407 | 0.259 |   3.954 |    3.750 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U845            | B ^ -> Y v   | NOR2X4    | 0.175 | 0.148 |   4.102 |    3.898 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U850            | A v -> Y ^   | CLKINVX8  | 0.082 | 0.071 |   4.173 |    3.969 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U469            | S0 ^ -> Y ^  | MXI2XL    | 0.732 | 0.332 |   4.505 |    4.301 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1516           | A0 ^ -> Y v  | AOI22X1   | 0.176 | 0.059 |   4.564 |    4.360 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U839            | A v -> Y ^   | INVXL     | 0.082 | 0.078 |   4.643 |    4.438 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3831           | B0 ^ -> Y v  | OAI21XL   | 0.156 | 0.069 |   4.712 |    4.508 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U838            | A1 v -> Y ^  | OAI21XL   | 0.390 | 0.269 |   4.981 |    4.777 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1520           | A ^ -> Y v   | INVX1     | 0.101 | 0.061 |   5.042 |    4.838 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1519           | A v -> Y ^   | NAND2XL   | 0.096 | 0.071 |   5.113 |    4.909 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3833           | B0 ^ -> Y v  | OAI21XL   | 0.174 | 0.096 |   5.209 |    5.005 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U843            | B0 v -> Y ^  | AOI21XL   | 0.225 | 0.171 |   5.380 |    5.176 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U842            | A0 ^ -> Y v  | AOI21XL   | 0.119 | 0.078 |   5.459 |    5.254 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U841            | B v -> Y ^   | NOR2X1    | 0.120 | 0.089 |   5.548 |    5.344 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U840            | B0 ^ -> Y v  | OAI21XL   | 0.252 | 0.175 |   5.723 |    5.519 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U844            | B0 v -> Y ^  | OAI21X4   | 0.157 | 0.100 |   5.823 |    5.619 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1941           | S0 ^ -> Y ^  | MXI2XL    | 0.333 | 0.167 |   5.990 |    5.785 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1940           | A1N ^ -> Y ^ | OAI2BB1XL | 0.118 | 0.152 |   6.141 |    5.937 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1939           | B0 ^ -> Y v  | OAI211XL  | 0.238 | 0.090 |   6.231 |    6.027 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1938           | C v -> Y ^   | NAND3XL   | 0.303 | 0.235 |   6.467 |    6.262 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC451_n3728 | A ^ -> Y ^   | CLKBUFX8  | 0.106 | 0.163 |   6.630 |    6.426 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U868            | AN ^ -> Y ^  | NAND2BXL  | 0.136 | 0.132 |   6.762 |    6.557 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U40             | A ^ -> Y v   | NAND2X1   | 0.245 | 0.049 |   6.810 |    6.606 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC457_n4142 | A v -> Y v   | BUFX3     | 0.149 | 0.215 |   7.026 |    6.821 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2006           | A1 v -> Y ^  | AOI211XL  | 0.402 | 0.302 |   7.327 |    7.123 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC458_n8169 | A ^ -> Y ^   | BUFX4     | 0.199 | 0.200 |   7.527 |    7.323 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U500            | B1 ^ -> Y v  | OAI222XL  | 0.293 | 0.157 |   7.684 |    7.479 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC459_n4809 | A v -> Y v   | BUFX3     | 0.088 | 0.183 |   7.867 |    7.663 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1344           | A v -> Y ^   | NAND3XL   | 0.137 | 0.081 |   7.948 |    7.744 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2400           | B0 ^ -> Y v  | OAI21XL   | 0.193 | 0.060 |   8.008 |    7.804 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U32             | A1N v -> Y v | OAI2BB1XL | 0.240 | 0.265 |   8.274 |    8.069 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U505            | C v -> Y ^   | NAND3BX2  | 0.299 | 0.238 |   8.512 |    8.307 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U959            | C ^ -> Y v   | NAND3XL   | 0.185 | 0.135 |   8.647 |    8.443 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2068           | AN v -> Y v  | NAND2BXL  | 0.333 | 0.307 |   8.954 |    8.750 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2067           | A v -> Y ^   | INVXL     | 1.249 | 0.785 |   9.739 |    9.534 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U8485           | B1 ^ -> Y v  | AOI2BB2XL | 0.347 | 0.074 |   9.813 |    9.609 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Bsrpw6_reg      | D v          | DFFHQXL   | 0.347 | 0.000 |   9.813 |    9.609 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.204 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Bsrpw6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.204 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Ydopw6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Ydopw6_reg/D (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg/Q (v) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.198
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.602
- Arrival Time                  9.806
= Slack Time                   -0.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^    |          | 0.000 |       |   0.000 |   -0.204 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Vmipw6_reg        | CK ^ -> Q v  | DFFHQXL  | 0.296 | 0.392 |   0.392 |    0.188 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC61_X3fpw6_3 | A v -> Y v   | BUFX3    | 0.126 | 0.216 |   0.608 |    0.405 | 
     | _                                                  |              |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U278              | AN v -> Y v  | NAND2BX1 | 0.163 | 0.198 |   0.806 |    0.602 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U265              | A v -> Y ^   | INVXL    | 0.095 | 0.087 |   0.893 |    0.689 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U353              | A ^ -> Y v   | NAND2X1  | 0.093 | 0.065 |   0.958 |    0.754 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC238_n1155   | A v -> Y v   | CLKBUFX8 | 0.167 | 0.177 |   1.135 |    0.931 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1674             | A v -> Y ^   | INVX3    | 0.456 | 0.325 |   1.460 |    1.256 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U917              | A0 ^ -> Y v  | AOI22XL  | 0.171 | 0.119 |   1.579 |    1.376 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U222              | C v -> Y ^   | NAND4X1  | 0.126 | 0.116 |   1.696 |    1.492 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC281_n4059   | A ^ -> Y ^   | BUFX3    | 0.307 | 0.232 |   1.927 |    1.724 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1142             | A ^ -> Y v   | INVXL    | 0.112 | 0.092 |   2.019 |    1.816 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1141             | B v -> Y ^   | NOR2X2   | 0.159 | 0.119 |   2.138 |    1.934 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC314_n60     | A ^ -> Y ^   | CLKBUFX8 | 0.130 | 0.155 |   2.293 |    2.090 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U529              | B ^ -> Y v   | NOR2XL   | 0.089 | 0.091 |   2.384 |    2.181 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U996              | A v -> Y ^   | NOR2X1   | 0.157 | 0.110 |   2.494 |    2.291 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U360              | A ^ -> Y v   | NAND2XL  | 0.065 | 0.049 |   2.543 |    2.340 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U113              | A1 v -> Y ^  | OAI21XL  | 0.214 | 0.156 |   2.699 |    2.495 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC401_n374    | A ^ -> Y ^   | BUFX3    | 0.113 | 0.137 |   2.836 |    2.632 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U94               | A ^ -> Y v   | INVX4    | 0.055 | 0.045 |   2.881 |    2.677 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2506             | A0 v -> Y ^  | OAI21XL  | 0.280 | 0.181 |   3.062 |    2.858 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2507             | A ^ -> Y v   | XOR2X1   | 0.081 | 0.181 |   3.243 |    3.039 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC410_n920    | A v -> Y v   | CLKBUFX8 | 0.099 | 0.139 |   3.382 |    3.179 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2878             | A0 v -> Y ^  | OAI21X1  | 0.178 | 0.126 |   3.508 |    3.304 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2879             | A ^ -> Y ^   | XOR2X1   | 0.159 | 0.238 |   3.746 |    3.542 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/mult_x_14_U337    | C ^ -> S v   | CMPR42X1 | 0.089 | 0.522 |   4.268 |    4.064 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7426             | A v -> Y ^   | NOR2X1   | 0.210 | 0.141 |   4.408 |    4.205 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U284              | A1 ^ -> Y v  | OAI21X2  | 0.098 | 0.082 |   4.491 |    4.287 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U283              | A0 v -> Y ^  | AOI21X2  | 0.084 | 0.078 |   4.568 |    4.365 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7431             | A ^ -> Y v   | INVX1    | 0.065 | 0.052 |   4.621 |    4.417 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U16               | CI v -> CO v | ADDFX1   | 0.103 | 0.200 |   4.820 |    4.617 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U62               | CI v -> CO v | ADDFHX2  | 0.057 | 0.145 |   4.965 |    4.762 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7598             | CI v -> CO v | ADDFX1   | 0.096 | 0.190 |   5.155 |    4.952 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7591             | CI v -> CO v | ADDFX1   | 0.104 | 0.208 |   5.364 |    5.160 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7584             | CI v -> CO v | ADDFHX2  | 0.060 | 0.148 |   5.511 |    5.308 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7577             | CI v -> CO v | ADDFX1   | 0.109 | 0.205 |   5.717 |    5.513 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7571             | CI v -> CO v | ADDFX2   | 0.102 | 0.216 |   5.933 |    5.729 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U15               | CI v -> CO v | ADDFX2   | 0.101 | 0.213 |   6.146 |    5.942 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3                | CI v -> CO v | ADDFX2   | 0.105 | 0.217 |   6.363 |    6.160 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U59               | CI v -> CO v | ADDFHX2  | 0.066 | 0.154 |   6.517 |    6.313 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U58               | CI v -> CO v | ADDFHX2  | 0.068 | 0.146 |   6.662 |    6.459 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U54               | CI v -> CO v | ADDFX1   | 0.097 | 0.194 |   6.857 |    6.653 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7542             | CI v -> CO v | ADDFX1   | 0.096 | 0.200 |   7.057 |    6.853 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U52               | CI v -> CO v | ADDFX1   | 0.102 | 0.206 |   7.263 |    7.059 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7533             | CI v -> CO v | ADDFX1   | 0.092 | 0.196 |   7.460 |    7.256 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7527             | CI v -> CO v | ADDFX1   | 0.103 | 0.207 |   7.666 |    7.463 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7523             | CI v -> CO v | ADDFX2   | 0.119 | 0.235 |   7.901 |    7.698 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1574             | A v -> Y v   | XOR2X4   | 0.099 | 0.170 |   8.071 |    7.868 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U41               | AN v -> Y v  | NAND3BX1 | 0.102 | 0.159 |   8.230 |    8.026 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U38               | B0 v -> Y ^  | AOI21X1  | 0.282 | 0.163 |   8.393 |    8.190 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U37               | A ^ -> Y v   | NAND2X2  | 0.149 | 0.079 |   8.472 |    8.268 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U35               | A0 v -> Y ^  | OAI22X2  | 0.294 | 0.161 |   8.633 |    8.429 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U33               | A ^ -> Y v   | MXI2X1   | 0.235 | 0.140 |   8.773 |    8.570 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U31               | A0 v -> Y ^  | OAI31X1  | 0.230 | 0.158 |   8.931 |    8.727 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U29               | B0 ^ -> Y v  | AOI31XL  | 0.273 | 0.062 |   8.993 |    8.789 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U26               | B0 v -> Y ^  | OAI21X1  | 0.213 | 0.121 |   9.114 |    8.910 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U25               | A ^ -> Y v   | XNOR2X1  | 0.180 | 0.257 |   9.371 |    9.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U21               | A v -> Y v   | OR4XL    | 0.118 | 0.246 |   9.617 |    9.413 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2229             | A0 v -> Y ^  | AOI31XL  | 0.333 | 0.123 |   9.740 |    9.536 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2228             | B0 ^ -> Y v  | AOI211XL | 0.315 | 0.066 |   9.805 |    9.602 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Ydopw6_reg        | D v          | DFFSX1   | 0.315 | 0.000 |   9.806 |    9.602 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                             |           |        |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.204 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Ydopw6_reg | CK ^      | DFFSX1 | 0.000 | 0.000 |   0.000 |    0.204 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u3/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u3/A[11]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.402
- Arrival Time                  9.604
= Slack Time                   -0.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.202 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.262 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.475 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.827 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.981 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.102 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.254 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.351 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.574 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.907 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    1.999 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.205 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.310 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.403 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.573 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.701 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.845 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.019 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.164 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.315 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.451 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.605 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.760 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.904 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.038 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.189 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.333 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.480 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.616 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.760 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.893 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.029 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.159 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.306 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.446 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.587 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.719 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.857 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    6.000 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.131 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.286 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.478 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.637 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.773 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.948 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.137 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.263 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.336 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.540 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.678 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.762 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.870 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.956 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.056 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.188 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.247 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.423 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.551 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.628 | 
     | U1816                                              | B1 v -> Y ^ | AOI22X1  | 0.615 | 0.398 |   9.228 |    9.026 | 
     | FE_OFC513_u0_uRAM_SRAMADDR_11_                     | A ^ -> Y ^  | CLKBUFX8 | 0.378 | 0.348 |   9.576 |    9.374 | 
     | u0_uRAM_u_asic_rom_u3                              | A[11] ^     | RA1SHD   | 0.503 | 0.028 |   9.604 |    9.402 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.202 | 
     | u0_uRAM_u_asic_rom_u3 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.202 | 
     +---------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Aurpw6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Aurpw6_reg/D  (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg/QN (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.184
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.616
- Arrival Time                  9.818
= Slack Time                   -0.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                         | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.202 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg      | CK ^ -> QN ^ | DFFSX1    | 0.333 | 0.402 |   0.402 |    0.199 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3731           | B0 ^ -> Y v  | OAI21XL   | 0.115 | 0.091 |   0.493 |    0.291 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3732           | B1 v -> Y ^  | OAI2BB2XL | 0.409 | 0.273 |   0.766 |    0.564 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1245           | A2 ^ -> Y v  | AOI31XL   | 0.175 | 0.129 |   0.895 |    0.693 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC224_n3750 | A v -> Y v   | BUFX3     | 0.074 | 0.147 |   1.042 |    0.839 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3739           | A v -> Y ^   | NAND2XL   | 0.101 | 0.066 |   1.108 |    0.906 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3740           | B0 ^ -> Y v  | OAI21XL   | 0.145 | 0.112 |   1.220 |    1.018 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1239           | B0 v -> Y ^  | OAI22XL   | 0.217 | 0.152 |   1.372 |    1.170 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1238           | B0 ^ -> Y v  | OAI2BB1XL | 0.076 | 0.052 |   1.424 |    1.222 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1237           | B v -> Y ^   | NOR2XL    | 0.198 | 0.135 |   1.560 |    1.358 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1504           | B ^ -> Y v   | NOR2X1    | 0.180 | 0.126 |   1.686 |    1.484 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3741           | A v -> Y ^   | NAND2XL   | 0.098 | 0.085 |   1.771 |    1.569 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3742           | B0 ^ -> Y v  | OAI21XL   | 0.141 | 0.093 |   1.864 |    1.662 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1507           | A v -> Y ^   | NOR2XL    | 0.175 | 0.130 |   1.994 |    1.792 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1506           | A0N ^ -> Y ^ | OAI2BB1XL | 0.122 | 0.133 |   2.127 |    1.925 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1505           | B0 ^ -> Y v  | OAI211XL  | 0.143 | 0.096 |   2.224 |    2.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1236           | B v -> Y ^   | NAND2XL   | 0.289 | 0.205 |   2.429 |    2.227 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1514           | A ^ -> Y v   | INVXL     | 0.127 | 0.099 |   2.528 |    2.326 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U643            | A1N v -> Y v | OAI2BB1XL | 0.151 | 0.195 |   2.724 |    2.521 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1524           | A0N v -> Y v | OAI2BB1XL | 0.086 | 0.165 |   2.888 |    2.686 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1523           | B v -> Y ^   | NOR2XL    | 0.294 | 0.197 |   3.085 |    2.883 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U68             | B ^ -> Y v   | NOR2X1    | 0.086 | 0.065 |   3.150 |    2.948 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC418_n3796 | A v -> Y v   | BUFX3     | 0.094 | 0.144 |   3.295 |    3.093 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1532           | A v -> Y ^   | NAND2XL   | 0.101 | 0.073 |   3.368 |    3.166 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3828           | B0 ^ -> Y v  | OAI21XL   | 0.189 | 0.127 |   3.495 |    3.293 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U849            | B0 v -> Y ^  | OAI22X1   | 0.193 | 0.147 |   3.642 |    3.440 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U848            | B0 ^ -> Y v  | OAI2BB1XL | 0.075 | 0.053 |   3.695 |    3.493 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U847            | B v -> Y ^   | NOR2XL    | 0.407 | 0.259 |   3.954 |    3.752 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U845            | B ^ -> Y v   | NOR2X4    | 0.175 | 0.148 |   4.102 |    3.900 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U850            | A v -> Y ^   | CLKINVX8  | 0.082 | 0.071 |   4.173 |    3.971 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U469            | S0 ^ -> Y ^  | MXI2XL    | 0.732 | 0.332 |   4.505 |    4.303 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1516           | A0 ^ -> Y v  | AOI22X1   | 0.176 | 0.059 |   4.564 |    4.362 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U839            | A v -> Y ^   | INVXL     | 0.082 | 0.078 |   4.643 |    4.441 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3831           | B0 ^ -> Y v  | OAI21XL   | 0.156 | 0.069 |   4.712 |    4.510 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U838            | A1 v -> Y ^  | OAI21XL   | 0.390 | 0.269 |   4.981 |    4.779 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1520           | A ^ -> Y v   | INVX1     | 0.101 | 0.061 |   5.042 |    4.840 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1519           | A v -> Y ^   | NAND2XL   | 0.096 | 0.071 |   5.113 |    4.911 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3833           | B0 ^ -> Y v  | OAI21XL   | 0.174 | 0.096 |   5.209 |    5.007 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U843            | B0 v -> Y ^  | AOI21XL   | 0.225 | 0.171 |   5.380 |    5.178 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U842            | A0 ^ -> Y v  | AOI21XL   | 0.119 | 0.078 |   5.459 |    5.257 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U841            | B v -> Y ^   | NOR2X1    | 0.120 | 0.089 |   5.548 |    5.346 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U840            | B0 ^ -> Y v  | OAI21XL   | 0.252 | 0.175 |   5.723 |    5.521 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U844            | B0 v -> Y ^  | OAI21X4   | 0.157 | 0.100 |   5.823 |    5.621 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1941           | S0 ^ -> Y ^  | MXI2XL    | 0.333 | 0.167 |   5.990 |    5.788 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1940           | A1N ^ -> Y ^ | OAI2BB1XL | 0.118 | 0.152 |   6.141 |    5.939 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1939           | B0 ^ -> Y v  | OAI211XL  | 0.238 | 0.090 |   6.231 |    6.029 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1938           | C v -> Y ^   | NAND3XL   | 0.303 | 0.235 |   6.467 |    6.264 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC451_n3728 | A ^ -> Y ^   | CLKBUFX8  | 0.106 | 0.163 |   6.630 |    6.428 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U868            | AN ^ -> Y ^  | NAND2BXL  | 0.136 | 0.132 |   6.762 |    6.559 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U40             | A ^ -> Y v   | NAND2X1   | 0.245 | 0.049 |   6.810 |    6.608 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC457_n4142 | A v -> Y v   | BUFX3     | 0.149 | 0.215 |   7.026 |    6.823 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2006           | A1 v -> Y ^  | AOI211XL  | 0.402 | 0.302 |   7.327 |    7.125 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC458_n8169 | A ^ -> Y ^   | BUFX4     | 0.199 | 0.200 |   7.527 |    7.325 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U500            | B1 ^ -> Y v  | OAI222XL  | 0.293 | 0.157 |   7.684 |    7.482 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC459_n4809 | A v -> Y v   | BUFX3     | 0.088 | 0.183 |   7.867 |    7.665 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1344           | A v -> Y ^   | NAND3XL   | 0.137 | 0.081 |   7.948 |    7.746 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2400           | B0 ^ -> Y v  | OAI21XL   | 0.193 | 0.060 |   8.008 |    7.806 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U32             | A1N v -> Y v | OAI2BB1XL | 0.240 | 0.265 |   8.274 |    8.072 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U505            | C v -> Y ^   | NAND3BX2  | 0.299 | 0.238 |   8.512 |    8.310 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U959            | C ^ -> Y v   | NAND3XL   | 0.185 | 0.135 |   8.647 |    8.445 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2068           | AN v -> Y v  | NAND2BXL  | 0.333 | 0.307 |   8.954 |    8.752 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2067           | A v -> Y ^   | INVXL     | 1.249 | 0.785 |   9.739 |    9.536 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U8454           | B1 ^ -> Y v  | AOI2BB2XL | 0.296 | 0.080 |   9.818 |    9.616 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Aurpw6_reg      | D v          | DFFHQXL   | 0.296 | 0.000 |   9.818 |    9.616 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.202 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Aurpw6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.202 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u2/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u2/A[3]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.404
- Arrival Time                  9.604
= Slack Time                   -0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.200 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.265 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.478 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.571 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.829 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.984 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.105 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.256 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.576 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.909 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    2.001 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.208 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.406 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.575 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.703 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.847 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.317 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.608 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.762 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.906 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.040 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.191 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.335 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.482 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.618 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.762 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.896 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.031 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.162 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.309 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.590 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.722 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.859 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    6.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.134 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.289 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.480 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.639 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.775 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.950 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.139 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.265 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.339 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.543 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.681 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.765 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.872 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.959 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.058 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.190 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.249 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.426 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.553 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.630 | 
     | U1808                                              | B1 v -> Y ^ | AOI22X1  | 0.384 | 0.255 |   9.084 |    8.884 | 
     | FE_OFC529_u0_uRAM_SRAMADDR_3_                      | A ^ -> Y v  | CLKINVX3 | 0.333 | 0.279 |   9.364 |    9.164 | 
     | FE_OFC530_u0_uRAM_SRAMADDR_3_                      | A v -> Y ^  | INVX8    | 0.265 | 0.217 |   9.581 |    9.381 | 
     | u0_uRAM_u_asic_rom_u2                              | A[3] ^      | RA1SHD   | 0.349 | 0.023 |   9.604 |    9.404 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.200 | 
     | u0_uRAM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.200 | 
     +---------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin u0_uAHB2MEM_u_asic_rom_u2/CLK 
Endpoint:   u0_uAHB2MEM_u_asic_rom_u2/A[4]                (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.403
- Arrival Time                  9.602
= Slack Time                   -0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.200 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.265 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.478 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.571 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.829 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.984 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.105 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.256 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.354 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.576 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.909 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    2.001 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.208 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.312 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.406 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.575 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.703 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.847 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.021 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.167 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.317 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.453 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.608 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.763 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.906 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.040 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.191 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.335 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.483 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.618 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.762 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.896 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.031 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.162 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.309 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.448 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.590 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.722 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.859 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    6.002 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.134 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.289 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.480 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.639 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.775 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.950 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.139 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.265 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.339 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.543 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.681 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.765 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.872 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.959 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.058 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.190 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.249 | 
     | U1790                                              | B v -> Y ^  | NOR2X4   | 0.125 | 0.095 |   8.544 |    8.345 | 
     | FE_OFC465_n2123                                    | A ^ -> Y ^  | BUFX16   | 0.091 | 0.106 |   8.650 |    8.450 | 
     | U1791                                              | A ^ -> Y v  | INVX8    | 0.070 | 0.064 |   8.715 |    8.515 | 
     | U1805                                              | B1 v -> Y ^ | AOI22X1  | 0.847 | 0.525 |   9.239 |    9.039 | 
     | FE_OFC534_u0_uAHB2MEM_SRAMADDR_4_                  | A ^ -> Y ^  | CLKBUFX8 | 0.318 | 0.312 |   9.551 |    9.351 | 
     | u0_uAHB2MEM_u_asic_rom_u2                          | A[4] ^      | RA1SHD   | 0.473 | 0.051 |   9.602 |    9.403 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |           |        |       |       |  Time   |   Time   | 
     |---------------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst                  | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.200 | 
     | u0_uAHB2MEM_u_asic_rom_u2 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.200 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u1/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u1/A[11]                   (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.402
- Arrival Time                  9.601
= Slack Time                   -0.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.199 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.266 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.479 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.572 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.830 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.985 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.106 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.257 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.355 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.577 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.910 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    2.003 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.209 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.313 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.407 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.576 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.705 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.849 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.023 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.168 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.318 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.454 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.609 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.764 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.907 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.042 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.192 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.337 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.484 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.619 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.763 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.897 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.032 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.163 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.310 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.449 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.591 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.723 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.861 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    6.003 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.135 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.290 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.481 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.641 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.777 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.951 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.141 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.266 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.340 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.544 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.682 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.766 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.873 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.960 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.059 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.191 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.250 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.427 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.555 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.631 | 
     | U1816                                              | B1 v -> Y ^ | AOI22X1  | 0.615 | 0.398 |   9.228 |    9.029 | 
     | FE_OFC513_u0_uRAM_SRAMADDR_11_                     | A ^ -> Y ^  | CLKBUFX8 | 0.378 | 0.348 |   9.576 |    9.377 | 
     | u0_uRAM_u_asic_rom_u1                              | A[11] ^     | RA1SHD   | 0.500 | 0.025 |   9.601 |    9.402 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.199 | 
     | u0_uRAM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.199 | 
     +---------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin u0_uRAM_u_asic_rom_u1/CLK 
Endpoint:   u0_uRAM_u_asic_rom_u1/A[8]                    (^) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg/Q (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.405
- Arrival Time                  9.604
= Slack Time                   -0.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+-------+---------+----------| 
     | PLL_inst                                           | CLK_OUT ^   |          | 0.000 |       |   0.000 |   -0.199 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Iixpw6_reg        | CK ^ -> Q ^ | DFFHQXL  | 0.473 | 0.465 |   0.465 |    0.266 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC60_X3fpw6_1 | A ^ -> Y ^  | BUFX3    | 0.203 | 0.213 |   0.678 |    0.479 | 
     | _                                                  |             |          |       |       |         |          | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U277              | A ^ -> Y v  | INVX4    | 0.118 | 0.094 |   0.771 |    0.573 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1679             | A v -> Y ^  | NOR2XL   | 0.401 | 0.258 |   1.029 |    0.830 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1678             | B ^ -> Y ^  | AND2X2   | 0.118 | 0.155 |   1.184 |    0.985 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC214_n1152   | A ^ -> Y ^  | BUFX16   | 0.135 | 0.121 |   1.305 |    1.106 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1878             | A0 ^ -> Y v | AOI22X1  | 0.157 | 0.151 |   1.456 |    1.257 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1875             | B v -> Y ^  | NAND4X2  | 0.123 | 0.098 |   1.554 |    1.355 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC270_n4042   | A ^ -> Y ^  | BUFX3    | 0.291 | 0.222 |   1.776 |    1.577 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U206              | A ^ -> Y ^  | OR2X2    | 0.415 | 0.333 |   2.109 |    1.911 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1390             | A0 ^ -> Y v | AOI222X2 | 0.253 | 0.092 |   2.201 |    2.003 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1389             | S0 v -> Y ^ | MXI2X2   | 0.318 | 0.206 |   2.408 |    2.209 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3521             | A ^ -> Y v  | NAND2XL  | 0.138 | 0.104 |   2.512 |    2.313 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3522             | B v -> Y ^  | NAND2X1  | 0.103 | 0.094 |   2.606 |    2.407 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3529             | A ^ -> Y ^  | XOR2X1   | 0.080 | 0.169 |   2.775 |    2.576 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3617             | A ^ -> CO ^ | ADDHXL   | 0.107 | 0.128 |   2.903 |    2.705 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1945             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   3.047 |    2.849 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U937              | B ^ -> CO ^ | ADDHXL   | 0.174 | 0.174 |   3.221 |    3.023 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1943             | B ^ -> CO ^ | ADDHXL   | 0.119 | 0.145 |   3.367 |    3.168 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2414             | B ^ -> CO ^ | ADDHXL   | 0.133 | 0.150 |   3.517 |    3.318 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U510              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   3.653 |    3.454 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U956              | B ^ -> CO ^ | ADDHXL   | 0.142 | 0.155 |   3.808 |    3.609 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U512              | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.155 |   3.962 |    3.764 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U924              | B ^ -> CO ^ | ADDHXL   | 0.121 | 0.144 |   4.106 |    3.908 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U938              | B ^ -> CO ^ | ADDHXL   | 0.108 | 0.134 |   4.240 |    4.042 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U932              | B ^ -> CO ^ | ADDHXL   | 0.135 | 0.151 |   4.391 |    4.192 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U943              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.144 |   4.535 |    4.337 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U950              | B ^ -> CO ^ | ADDHXL   | 0.128 | 0.147 |   4.682 |    4.484 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U928              | B ^ -> CO ^ | ADDHXL   | 0.110 | 0.136 |   4.818 |    4.619 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1931             | B ^ -> CO ^ | ADDHXL   | 0.125 | 0.144 |   4.962 |    4.764 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1995             | B ^ -> CO ^ | ADDHXL   | 0.107 | 0.134 |   5.096 |    4.897 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1954             | B ^ -> CO ^ | ADDHXL   | 0.111 | 0.135 |   5.231 |    5.032 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1978             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.131 |   5.362 |    5.163 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1958             | B ^ -> CO ^ | ADDHXL   | 0.130 | 0.147 |   5.509 |    5.310 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1962             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.139 |   5.648 |    5.449 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1965             | B ^ -> CO ^ | ADDHXL   | 0.120 | 0.141 |   5.790 |    5.591 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1983             | B ^ -> CO ^ | ADDHXL   | 0.105 | 0.132 |   5.922 |    5.723 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1987             | B ^ -> CO ^ | ADDHXL   | 0.116 | 0.138 |   6.059 |    5.861 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U515              | B ^ -> CO ^ | ADDHXL   | 0.122 | 0.143 |   6.202 |    6.003 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1930             | B ^ -> CO ^ | ADDHXL   | 0.104 | 0.132 |   6.334 |    6.135 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U955              | B ^ -> CO ^ | ADDHXL   | 0.143 | 0.155 |   6.489 |    6.290 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1953             | B ^ -> CO ^ | ADDHXL   | 0.202 | 0.192 |   6.680 |    6.482 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1946             | B ^ -> CO ^ | ADDHXL   | 0.137 | 0.159 |   6.839 |    6.641 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1802             | B ^ -> CO ^ | ADDHXL   | 0.109 | 0.136 |   6.975 |    6.777 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1949             | B ^ -> CO ^ | ADDHXL   | 0.177 | 0.175 |   7.150 |    6.951 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U7800             | B ^ -> S v  | ADDHX1   | 0.210 | 0.189 |   7.339 |    7.141 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1824             | A0 v -> Y ^ | AOI22X2  | 0.213 | 0.126 |   7.465 |    7.266 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2412             | B0 ^ -> Y v | OAI21X2  | 0.255 | 0.074 |   7.539 |    7.340 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC456_n5265   | A v -> Y v  | BUFX3    | 0.128 | 0.204 |   7.743 |    7.544 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U39               | B v -> Y ^  | NAND2X1  | 0.175 | 0.138 |   7.881 |    7.682 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U36               | B ^ -> Y v  | NOR3X2   | 0.110 | 0.084 |   7.965 |    7.766 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2381             | B0 v -> Y ^ | AOI21X2  | 0.144 | 0.107 |   8.072 |    7.873 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2380             | B1 ^ -> Y v | AOI22X2  | 0.321 | 0.087 |   8.159 |    7.960 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2379             | A v -> Y ^  | NAND2X4  | 0.100 | 0.099 |   8.258 |    8.059 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC464_u0_HTRA | A ^ -> Y ^  | CLKBUFX8 | 0.104 | 0.132 |   8.390 |    8.191 | 
     | NS_1_                                              |             |          |       |       |         |          | 
     | U1786                                              | A ^ -> Y v  | NAND2X4  | 0.075 | 0.059 |   8.449 |    8.251 | 
     | U1787                                              | B v -> Y ^  | NOR2X2   | 0.263 | 0.176 |   8.626 |    8.427 | 
     | FE_OFC466_n2121                                    | A ^ -> Y ^  | BUFX12   | 0.110 | 0.128 |   8.753 |    8.555 | 
     | U1788                                              | A ^ -> Y v  | INVX8    | 0.076 | 0.077 |   8.830 |    8.631 | 
     | U1793                                              | B1 v -> Y ^ | AOI22X1  | 0.318 | 0.229 |   9.059 |    8.860 | 
     | FE_OFC552_u0_uRAM_SRAMADDR_8_                      | A ^ -> Y v  | INVX1    | 0.406 | 0.309 |   9.368 |    9.169 | 
     | FE_OFC554_u0_uRAM_SRAMADDR_8_                      | A v -> Y ^  | INVX8    | 0.228 | 0.212 |   9.580 |    9.381 | 
     | u0_uRAM_u_asic_rom_u1                              | A[8] ^      | RA1SHD   | 0.300 | 0.024 |   9.604 |    9.405 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc    |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |           |        |       |       |  Time   |   Time   | 
     |-----------------------+-----------+--------+-------+-------+---------+----------| 
     | PLL_inst              | CLK_OUT ^ |        | 0.000 |       |   0.000 |    0.199 | 
     | u0_uRAM_u_asic_rom_u1 | CLK ^     | RA1SHD | 0.000 | 0.000 |   0.000 |    0.199 | 
     +---------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin u0_u_CORTEXM0INTEGRATION_u_logic/Uuzpw6_
reg/CK 
Endpoint:   u0_u_CORTEXM0INTEGRATION_u_logic/Uuzpw6_reg/D  (v) checked with  
leading edge of 'pllClk'
Beginpoint: u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg/QN (^) triggered by  
leading edge of 'pllClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.195
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.605
- Arrival Time                  9.804
= Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     | PLL_inst                                         | CLK_OUT ^    |           | 0.000 |       |   0.000 |   -0.198 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Rlgbx6_reg      | CK ^ -> QN ^ | DFFSX1    | 0.333 | 0.402 |   0.402 |    0.203 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3731           | B0 ^ -> Y v  | OAI21XL   | 0.115 | 0.091 |   0.493 |    0.295 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3732           | B1 v -> Y ^  | OAI2BB2XL | 0.409 | 0.273 |   0.766 |    0.568 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1245           | A2 ^ -> Y v  | AOI31XL   | 0.175 | 0.129 |   0.895 |    0.696 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC224_n3750 | A v -> Y v   | BUFX3     | 0.074 | 0.147 |   1.042 |    0.843 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3739           | A v -> Y ^   | NAND2XL   | 0.101 | 0.066 |   1.108 |    0.910 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3740           | B0 ^ -> Y v  | OAI21XL   | 0.145 | 0.112 |   1.220 |    1.022 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1239           | B0 v -> Y ^  | OAI22XL   | 0.217 | 0.152 |   1.372 |    1.174 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1238           | B0 ^ -> Y v  | OAI2BB1XL | 0.076 | 0.052 |   1.424 |    1.226 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1237           | B v -> Y ^   | NOR2XL    | 0.198 | 0.135 |   1.560 |    1.361 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1504           | B ^ -> Y v   | NOR2X1    | 0.180 | 0.126 |   1.686 |    1.487 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3741           | A v -> Y ^   | NAND2XL   | 0.098 | 0.085 |   1.771 |    1.572 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3742           | B0 ^ -> Y v  | OAI21XL   | 0.141 | 0.093 |   1.864 |    1.666 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1507           | A v -> Y ^   | NOR2XL    | 0.175 | 0.130 |   1.994 |    1.796 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1506           | A0N ^ -> Y ^ | OAI2BB1XL | 0.122 | 0.133 |   2.127 |    1.929 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1505           | B0 ^ -> Y v  | OAI211XL  | 0.143 | 0.096 |   2.224 |    2.025 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1236           | B v -> Y ^   | NAND2XL   | 0.289 | 0.205 |   2.429 |    2.230 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1514           | A ^ -> Y v   | INVXL     | 0.127 | 0.099 |   2.528 |    2.330 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U643            | A1N v -> Y v | OAI2BB1XL | 0.151 | 0.195 |   2.724 |    2.525 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1524           | A0N v -> Y v | OAI2BB1XL | 0.086 | 0.165 |   2.888 |    2.690 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1523           | B v -> Y ^   | NOR2XL    | 0.294 | 0.197 |   3.085 |    2.887 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U68             | B ^ -> Y v   | NOR2X1    | 0.086 | 0.065 |   3.150 |    2.952 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC418_n3796 | A v -> Y v   | BUFX3     | 0.094 | 0.144 |   3.295 |    3.096 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1532           | A v -> Y ^   | NAND2XL   | 0.101 | 0.073 |   3.368 |    3.170 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3828           | B0 ^ -> Y v  | OAI21XL   | 0.189 | 0.127 |   3.495 |    3.297 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U849            | B0 v -> Y ^  | OAI22X1   | 0.193 | 0.147 |   3.642 |    3.443 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U848            | B0 ^ -> Y v  | OAI2BB1XL | 0.075 | 0.053 |   3.695 |    3.497 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U847            | B v -> Y ^   | NOR2XL    | 0.407 | 0.259 |   3.954 |    3.756 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U845            | B ^ -> Y v   | NOR2X4    | 0.175 | 0.148 |   4.102 |    3.904 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U850            | A v -> Y ^   | CLKINVX8  | 0.082 | 0.071 |   4.173 |    3.975 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U469            | S0 ^ -> Y ^  | MXI2XL    | 0.732 | 0.332 |   4.505 |    4.307 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1516           | A0 ^ -> Y v  | AOI22X1   | 0.176 | 0.059 |   4.564 |    4.366 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U839            | A v -> Y ^   | INVXL     | 0.082 | 0.078 |   4.643 |    4.444 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3831           | B0 ^ -> Y v  | OAI21XL   | 0.156 | 0.069 |   4.712 |    4.514 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U838            | A1 v -> Y ^  | OAI21XL   | 0.390 | 0.269 |   4.981 |    4.783 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1520           | A ^ -> Y v   | INVX1     | 0.101 | 0.061 |   5.042 |    4.844 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1519           | A v -> Y ^   | NAND2XL   | 0.096 | 0.071 |   5.113 |    4.915 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U3833           | B0 ^ -> Y v  | OAI21XL   | 0.174 | 0.096 |   5.209 |    5.011 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U843            | B0 v -> Y ^  | AOI21XL   | 0.225 | 0.171 |   5.380 |    5.182 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U842            | A0 ^ -> Y v  | AOI21XL   | 0.119 | 0.078 |   5.459 |    5.260 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U841            | B v -> Y ^   | NOR2X1    | 0.120 | 0.089 |   5.548 |    5.350 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U840            | B0 ^ -> Y v  | OAI21XL   | 0.252 | 0.175 |   5.723 |    5.525 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U844            | B0 v -> Y ^  | OAI21X4   | 0.157 | 0.100 |   5.823 |    5.625 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1941           | S0 ^ -> Y ^  | MXI2XL    | 0.333 | 0.167 |   5.990 |    5.791 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1940           | A1N ^ -> Y ^ | OAI2BB1XL | 0.118 | 0.152 |   6.141 |    5.943 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1939           | B0 ^ -> Y v  | OAI211XL  | 0.238 | 0.090 |   6.231 |    6.033 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1938           | C v -> Y ^   | NAND3XL   | 0.303 | 0.235 |   6.467 |    6.268 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC451_n3728 | A ^ -> Y ^   | CLKBUFX8  | 0.106 | 0.163 |   6.630 |    6.432 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U868            | AN ^ -> Y ^  | NAND2BXL  | 0.136 | 0.132 |   6.762 |    6.563 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U40             | A ^ -> Y v   | NAND2X1   | 0.245 | 0.049 |   6.810 |    6.612 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC457_n4142 | A v -> Y v   | BUFX3     | 0.149 | 0.215 |   7.026 |    6.827 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2006           | A1 v -> Y ^  | AOI211XL  | 0.402 | 0.302 |   7.327 |    7.129 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC458_n8169 | A ^ -> Y ^   | BUFX4     | 0.199 | 0.200 |   7.527 |    7.329 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U500            | B1 ^ -> Y v  | OAI222XL  | 0.293 | 0.157 |   7.684 |    7.485 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/FE_OFC459_n4809 | A v -> Y v   | BUFX3     | 0.088 | 0.183 |   7.867 |    7.669 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U1344           | A v -> Y ^   | NAND3XL   | 0.137 | 0.081 |   7.948 |    7.750 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2400           | B0 ^ -> Y v  | OAI21XL   | 0.193 | 0.060 |   8.008 |    7.810 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U32             | A1N v -> Y v | OAI2BB1XL | 0.240 | 0.265 |   8.274 |    8.075 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U505            | C v -> Y ^   | NAND3BX2  | 0.299 | 0.238 |   8.512 |    8.313 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U959            | C ^ -> Y v   | NAND3XL   | 0.185 | 0.135 |   8.647 |    8.449 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2068           | AN v -> Y v  | NAND2BXL  | 0.333 | 0.307 |   8.954 |    8.756 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U2067           | A v -> Y ^   | INVXL     | 1.249 | 0.785 |   9.739 |    9.540 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/U8624           | B1 ^ -> Y v  | AOI2BB2XL | 0.373 | 0.065 |   9.804 |    9.605 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Uuzpw6_reg      | D v          | DFFHQXL   | 0.373 | 0.000 |   9.804 |    9.605 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc    |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |           |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------+---------+-------+-------+---------+----------| 
     | PLL_inst                                    | CLK_OUT ^ |         | 0.000 |       |   0.000 |    0.198 | 
     | u0_u_CORTEXM0INTEGRATION_u_logic/Uuzpw6_reg | CK ^      | DFFHQXL | 0.000 | 0.000 |   0.000 |    0.198 | 
     +--------------------------------------------------------------------------------------------------------+ 

