// Seed: 3408968212
module module_0 ();
  assign id_1 = 1;
  assign module_2.type_9 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2
);
  id_4 :
  assert property (@(posedge 1) 1)
  else;
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign id_4 = id_1;
  wire id_5;
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    input uwire id_5,
    input wand id_6,
    output supply0 id_7
);
  or primCall (id_0, id_1, id_2, id_3, id_4, id_5, id_6);
  module_0 modCall_1 ();
endmodule
