// Seed: 1126088446
module module_0 #(
    parameter id_7 = 32'd16
) (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic id_3;
  ;
  wor id_4, id_5, id_6, _id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  logic [id_7 : -1] id_17;
  assign id_9 = -1;
  wire id_18;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    output wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    output supply0 id_12,
    inout tri0 id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15
  );
  assign modCall_1.id_10 = 0;
endmodule
