--Albert Wallace, aew0024, 28 October 2013, COMP4300


use work.dlx_types.all;
use work.bv_arithmetic.all;

entity regfile is
    generic(prop_delay: Time := 5 ns);
    
    port (read_notwrite,clock : in bit; 
           regA,regB: in register_index; --note typo rebB has been altered to regB! 
         data_in: in dlx_word; 
         dataA_out,dataB_out: out dlx_word); --end of port declaration
         
    type register_array is array (31 downto 0) of dlx_word;     
    

end entity regfile; 

          --read is dual-ported -- do when read_notwrite = 1
          --write is single-ported -- do when read_notwrite = 0
architecture regfile_behavior of regfile is 
          --note again: typo rebB has been altered to regB!  
begin --begin architecture
  
  executable : process (read_notwrite, clock, regA, regB, data_in)
    variable regA_asinteger, regB_asinteger : integer;
    variable defined_register_array : register_array; 
  begin
    if clock = '1' then
      
      if read_notwrite = '1' then --do reading, dual-port
        regA_asinteger := bv_to_integer(regA);
        regB_asinteger := bv_to_integer(regB);
        dataA_out <= defined_register_array(regA_asinteger) after prop_delay;
        dataB_out <= defined_register_array(regB_asinteger) after prop_delay;
      elsif read_notwrite = '0' then --do writing, single-port
        regA_asinteger := bv_to_integer(regA);
        defined_register_array(regA_asinteger) := data_in;
      end if;
        
    end if;
  end process;
  
end;  --end architecture