// Seed: 2667778093
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    output wand  id_2,
    output tri0  id_3,
    output wire  id_4,
    input  wor   id_5,
    output wand  id_6
    , id_8
);
  assign id_2 = id_1;
  assign module_1.id_2 = 0;
  assign id_2 = -1 > id_0;
  assign id_4 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    input wire id_7
    , id_10,
    inout tri0 id_8
);
  always @(posedge id_7 or posedge id_0) release id_10[-1];
  or primCall (id_1, id_10, id_0, id_2, id_8, id_7, id_5, id_4);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_8,
      id_8,
      id_5,
      id_1
  );
endmodule
