<profile>

<section name = "Vitis HLS Report for 'matrixmult_Pipeline_VITIS_LOOP_265_29'" level="0">
<item name = "Date">Sun Jun 23 03:45:18 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">matrixmult</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p-fsvh2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.579 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">49159, 49159, 0.246 ms, 0.246 ms, 49159, 49159, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_265_29">49157, 49157, 12, 6, 1, 8192, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 197, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 105, -</column>
<column name="Register">-, -, 223, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln265_fu_137_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln266_fu_147_p2">+, 0, 0, 20, 13, 13</column>
<column name="and_ln268_1_fu_239_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln268_fu_230_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln265_fu_131_p2">icmp, 0, 0, 22, 14, 15</column>
<column name="icmp_ln268_1_fu_189_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln268_2_fu_209_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln268_3_fu_215_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln268_fu_183_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="or_ln268_1_fu_235_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln268_2_fu_244_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln268_fu_226_p2">or, 0, 0, 2, 1, 1</column>
<column name="s_4_11_fu_254_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 14, 28</column>
<column name="grp_fu_109_p0">14, 3, 32, 96</column>
<column name="j_32_fu_58">9, 2, 14, 28</column>
<column name="s_4_9_fu_54">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_3_load_reg_303">32, 0, 32, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln265_reg_283">1, 0, 1, 0</column>
<column name="icmp_ln268_1_reg_313">1, 0, 1, 0</column>
<column name="icmp_ln268_2_reg_318">1, 0, 1, 0</column>
<column name="icmp_ln268_3_reg_323">1, 0, 1, 0</column>
<column name="icmp_ln268_reg_308">1, 0, 1, 0</column>
<column name="j_32_fu_58">14, 0, 14, 0</column>
<column name="mul_reg_349">32, 0, 32, 0</column>
<column name="or_ln268_2_reg_344">1, 0, 1, 0</column>
<column name="s_4_9_fu_54">32, 0, 32, 0</column>
<column name="s_4_9_load_reg_354">32, 0, 32, 0</column>
<column name="s_4_reg_360">32, 0, 32, 0</column>
<column name="temp_a_reg_297">32, 0, 32, 0</column>
<column name="tmp_109_reg_334">1, 0, 1, 0</column>
<column name="tmp_111_reg_339">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3756_p_din0">out, 32, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3756_p_din1">out, 32, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3756_p_opcode">out, 2, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3756_p_dout0">in, 32, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3756_p_ce">out, 1, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3760_p_din0">out, 32, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3760_p_din1">out, 32, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3760_p_dout0">in, 32, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3760_p_ce">out, 1, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3764_p_din0">out, 32, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3764_p_din1">out, 32, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3764_p_opcode">out, 5, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3764_p_dout0">in, 1, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="grp_fu_3764_p_ce">out, 1, ap_ctrl_hs, matrixmult_Pipeline_VITIS_LOOP_265_29, return value</column>
<column name="zext_ln233_1">in, 5, ap_none, zext_ln233_1, scalar</column>
<column name="A_4_address0">out, 13, ap_memory, A_4, array</column>
<column name="A_4_ce0">out, 1, ap_memory, A_4, array</column>
<column name="A_4_q0">in, 32, ap_memory, A_4, array</column>
<column name="B_3_address0">out, 13, ap_memory, B_3, array</column>
<column name="B_3_ce0">out, 1, ap_memory, B_3, array</column>
<column name="B_3_q0">in, 32, ap_memory, B_3, array</column>
<column name="s_4_9_out">out, 32, ap_vld, s_4_9_out, pointer</column>
<column name="s_4_9_out_ap_vld">out, 1, ap_vld, s_4_9_out, pointer</column>
</table>
</item>
</section>
</profile>
