{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453769263464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453769263471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 16:47:43 2016 " "Processing started: Mon Jan 25 16:47:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453769263471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453769263471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453769263471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1453769274325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "findNext.v 1 1 " "Found 1 design units, including 1 entities, in source file findNext.v" { { "Info" "ISGN_ENTITY_NAME" "1 findNext " "Found entity 1: findNext" {  } { { "findNext.v" "" { Text "/home/julam5/Desktop/lab2/findNext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_scroll_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_scroll_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_scroll_fsm " "Found entity 1: hw_scroll_fsm" {  } { { "hw_scroll_fsm.v" "" { Text "/home/julam5/Desktop/lab2/hw_scroll_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/mysystem_lab2_part3.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/mysystem_lab2_part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3 " "Found entity 1: mysystem_lab2_part3" {  } { { "mysystem_lab2_part3/synthesis/mysystem_lab2_part3.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/mysystem_lab2_part3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_irq_mapper_001 " "Found entity 1: mysystem_lab2_part3_irq_mapper_001" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper_001.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_irq_mapper " "Found entity 1: mysystem_lab2_part3_irq_mapper" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_1 " "Found entity 1: mysystem_lab2_part3_mm_interconnect_1" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285927 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_1_rsp_mux " "Found entity 1: mysystem_lab2_part3_mm_interconnect_1_rsp_mux" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_1_rsp_demux " "Found entity 1: mysystem_lab2_part3_mm_interconnect_1_rsp_demux" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_1_cmd_mux " "Found entity 1: mysystem_lab2_part3_mm_interconnect_1_cmd_mux" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769285999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769285999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_1_cmd_demux " "Found entity 1: mysystem_lab2_part3_mm_interconnect_1_cmd_demux" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286102 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286102 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286102 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286102 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286334 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_lab2_part3_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at mysystem_lab2_part3_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_lab2_part3_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at mysystem_lab2_part3_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_1_router_002_default_decode " "Found entity 1: mysystem_lab2_part3_mm_interconnect_1_router_002_default_decode" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286387 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_lab2_part3_mm_interconnect_1_router_002 " "Found entity 2: mysystem_lab2_part3_mm_interconnect_1_router_002" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_lab2_part3_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at mysystem_lab2_part3_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_lab2_part3_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at mysystem_lab2_part3_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_1_router_default_decode " "Found entity 1: mysystem_lab2_part3_mm_interconnect_1_router_default_decode" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286412 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_lab2_part3_mm_interconnect_1_router " "Found entity 2: mysystem_lab2_part3_mm_interconnect_1_router" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0 " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_rsp_mux " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_rsp_mux" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_rsp_demux " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_rsp_demux" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_cmd_mux " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_cmd_mux" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_cmd_demux " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_cmd_demux" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_lab2_part3_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at mysystem_lab2_part3_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_lab2_part3_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at mysystem_lab2_part3_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_router_003_default_decode " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_router_003_default_decode" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286778 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_lab2_part3_mm_interconnect_0_router_003 " "Found entity 2: mysystem_lab2_part3_mm_interconnect_0_router_003" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_lab2_part3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mysystem_lab2_part3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_lab2_part3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mysystem_lab2_part3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_router_002_default_decode " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_router_002_default_decode" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286813 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_lab2_part3_mm_interconnect_0_router_002 " "Found entity 2: mysystem_lab2_part3_mm_interconnect_0_router_002" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_lab2_part3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mysystem_lab2_part3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_lab2_part3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mysystem_lab2_part3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1453769286835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_mm_interconnect_0_router_default_decode " "Found entity 1: mysystem_lab2_part3_mm_interconnect_0_router_default_decode" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286839 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_lab2_part3_mm_interconnect_0_router " "Found entity 2: mysystem_lab2_part3_mm_interconnect_0_router" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_sys_clk " "Found entity 1: mysystem_lab2_part3_sys_clk" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_sys_clk_sys_pll " "Found entity 1: mysystem_lab2_part3_sys_clk_sys_pll" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk_sys_pll.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_sys_clk_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "mysystem_lab2_part3/synthesis/submodules/reg32.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "mysystem_lab2_part3/synthesis/submodules/reg32_avalon_interface.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/reg32_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_pushbutton " "Found entity 1: mysystem_lab2_part3_pushbutton" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_pushbutton.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_pushbutton.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769286997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769286997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_onchip_memory2_0 " "Found entity 1: mysystem_lab2_part3_onchip_memory2_0" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_onchip_memory2_0.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_jtag_uart_0_sim_scfifo_w " "Found entity 1: mysystem_lab2_part3_jtag_uart_0_sim_scfifo_w" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287060 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_lab2_part3_jtag_uart_0_scfifo_w " "Found entity 2: mysystem_lab2_part3_jtag_uart_0_scfifo_w" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287060 ""} { "Info" "ISGN_ENTITY_NAME" "3 mysystem_lab2_part3_jtag_uart_0_sim_scfifo_r " "Found entity 3: mysystem_lab2_part3_jtag_uart_0_sim_scfifo_r" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287060 ""} { "Info" "ISGN_ENTITY_NAME" "4 mysystem_lab2_part3_jtag_uart_0_scfifo_r " "Found entity 4: mysystem_lab2_part3_jtag_uart_0_scfifo_r" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287060 ""} { "Info" "ISGN_ENTITY_NAME" "5 mysystem_lab2_part3_jtag_uart_0 " "Found entity 5: mysystem_lab2_part3_jtag_uart_0" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_hps_0 " "Found entity 1: mysystem_lab2_part3_hps_0" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_hps_0_hps_io " "Found entity 1: mysystem_lab2_part3_hps_0_hps_io" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "mysystem_lab2_part3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "mysystem_lab2_part3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_hps_0_hps_io_border " "Found entity 1: mysystem_lab2_part3_hps_0_hps_io_border" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io_border.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_hps_0_fpga_interfaces " "Found entity 1: mysystem_lab2_part3_hps_0_fpga_interfaces" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_fpga_interfaces.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM.v 2 2 " "Found 2 design units, including 2 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_SDRAM_input_efifo_module " "Found entity 1: mysystem_lab2_part3_SDRAM_input_efifo_module" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287754 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_lab2_part3_SDRAM " "Found entity 2: mysystem_lab2_part3_SDRAM" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287754 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mysystem_lab2_part3_SDRAM_test_component.v(234) " "Verilog HDL warning at mysystem_lab2_part3_SDRAM_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM_test_component.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1453769287778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mysystem_lab2_part3_SDRAM_test_component.v(235) " "Verilog HDL warning at mysystem_lab2_part3_SDRAM_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM_test_component.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1453769287778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_lab2_part3_SDRAM_test_component_ram_module " "Found entity 1: mysystem_lab2_part3_SDRAM_test_component_ram_module" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM_test_component.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287782 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_lab2_part3_SDRAM_test_component " "Found entity 2: mysystem_lab2_part3_SDRAM_test_component" {  } { { "mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM_test_component.v" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/mysystem_lab2_part3_SDRAM_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287782 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "lab2_2b lab2_2b.v(41) " "Verilog Module Declaration warning at lab2_2b.v(41): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"lab2_2b\"" {  } { { "lab2_2b.v" "" { Text "/home/julam5/Desktop/lab2/lab2_2b.v" 41 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453769287803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_2b.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_2b " "Found entity 1: lab2_2b" {  } { { "lab2_2b.v" "" { Text "/home/julam5/Desktop/lab2/lab2_2b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453769287807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453769287807 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "mysystem_lab2_part3/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/julam5/Desktop/lab2/mysystem_lab2_part3/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453769287808 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Donee hw_scroll_fsm.v(35) " "Verilog HDL error at hw_scroll_fsm.v(35): object \"Donee\" is not declared" {  } { { "hw_scroll_fsm.v" "" { Text "/home/julam5/Desktop/lab2/hw_scroll_fsm.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453769287809 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Donee hw_scroll_fsm.v(112) " "Verilog HDL error at hw_scroll_fsm.v(112): object \"Donee\" is not declared" {  } { { "hw_scroll_fsm.v" "" { Text "/home/julam5/Desktop/lab2/hw_scroll_fsm.v" 112 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453769287809 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Donee hw_scroll_fsm.v(115) " "Verilog HDL error at hw_scroll_fsm.v(115): object \"Donee\" is not declared" {  } { { "hw_scroll_fsm.v" "" { Text "/home/julam5/Desktop/lab2/hw_scroll_fsm.v" 115 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453769287809 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Donee hw_scroll_fsm.v(118) " "Verilog HDL error at hw_scroll_fsm.v(118): object \"Donee\" is not declared" {  } { { "hw_scroll_fsm.v" "" { Text "/home/julam5/Desktop/lab2/hw_scroll_fsm.v" 118 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453769287809 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Donee hw_scroll_fsm.v(122) " "Verilog HDL error at hw_scroll_fsm.v(122): object \"Donee\" is not declared" {  } { { "hw_scroll_fsm.v" "" { Text "/home/julam5/Desktop/lab2/hw_scroll_fsm.v" 122 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453769287810 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Donee hw_scroll_fsm.v(125) " "Verilog HDL error at hw_scroll_fsm.v(125): object \"Donee\" is not declared" {  } { { "hw_scroll_fsm.v" "" { Text "/home/julam5/Desktop/lab2/hw_scroll_fsm.v" 125 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1453769287810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/julam5/Desktop/lab2/output_files/lab2.map.smsg " "Generated suppressed messages file /home/julam5/Desktop/lab2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1453769287945 ""}
