--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml clk1hz.twx clk1hz.ncd -o clk1hz.twr clk1hz.pcf

Design file:              clk1hz.ncd
Physical constraint file: clk1hz.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1135 paths analyzed, 168 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.134ns.
--------------------------------------------------------------------------------

Paths for end point counter_26 (SLICE_X23Y27.D2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.249 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BQ      Tcko                  0.391   counter<3>
                                                       counter_1
    SLICE_X22Y21.B1      net (fanout=3)        0.635   counter<1>
    SLICE_X22Y21.COUT    Topcyb                0.380   Mcount_counter_cy<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.CMUX    Tcinc                 0.261   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y27.D2      net (fanout=1)        0.621   Result<26>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_26_rstpot
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (1.734ns logic, 1.353ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.053ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.249 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.AQ      Tcko                  0.391   counter<3>
                                                       counter_0
    SLICE_X22Y21.A2      net (fanout=3)        0.602   counter<0>
    SLICE_X22Y21.COUT    Topcya                0.379   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.CMUX    Tcinc                 0.261   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y27.D2      net (fanout=1)        0.621   Result<26>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_26_rstpot
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (1.733ns logic, 1.320ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.005ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.249 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_5 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.BQ      Tcko                  0.391   counter<7>
                                                       counter_5
    SLICE_X22Y22.B1      net (fanout=3)        0.632   counter<5>
    SLICE_X22Y22.COUT    Topcyb                0.380   Mcount_counter_cy<7>
                                                       counter<5>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.CMUX    Tcinc                 0.261   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y27.D2      net (fanout=1)        0.621   Result<26>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_26_rstpot
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.658ns logic, 1.347ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_23 (SLICE_X23Y27.A1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.052ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.249 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BQ      Tcko                  0.391   counter<3>
                                                       counter_1
    SLICE_X22Y21.B1      net (fanout=3)        0.635   counter<1>
    SLICE_X22Y21.COUT    Topcyb                0.380   Mcount_counter_cy<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.DMUX    Tcind                 0.302   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X23Y27.A1      net (fanout=1)        0.624   Result<23>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_23_rstpot
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (1.699ns logic, 1.353ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.249 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.AQ      Tcko                  0.391   counter<3>
                                                       counter_0
    SLICE_X22Y21.A2      net (fanout=3)        0.602   counter<0>
    SLICE_X22Y21.COUT    Topcya                0.379   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.DMUX    Tcind                 0.302   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X23Y27.A1      net (fanout=1)        0.624   Result<23>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_23_rstpot
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (1.698ns logic, 1.320ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.970ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.249 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_5 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.BQ      Tcko                  0.391   counter<7>
                                                       counter_5
    SLICE_X22Y22.B1      net (fanout=3)        0.632   counter<5>
    SLICE_X22Y22.COUT    Topcyb                0.380   Mcount_counter_cy<7>
                                                       counter<5>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.DMUX    Tcind                 0.302   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X23Y27.A1      net (fanout=1)        0.624   Result<23>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_23_rstpot
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (1.623ns logic, 1.347ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X23Y27.B1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.016ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.249 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BQ      Tcko                  0.391   counter<3>
                                                       counter_1
    SLICE_X22Y21.B1      net (fanout=3)        0.635   counter<1>
    SLICE_X22Y21.COUT    Topcyb                0.380   Mcount_counter_cy<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.AMUX    Tcina                 0.202   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y27.B1      net (fanout=1)        0.609   Result<24>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (1.675ns logic, 1.341ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.249 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.AQ      Tcko                  0.391   counter<3>
                                                       counter_0
    SLICE_X22Y21.A2      net (fanout=3)        0.602   counter<0>
    SLICE_X22Y21.COUT    Topcya                0.379   Mcount_counter_cy<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X22Y22.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X22Y22.COUT    Tbyp                  0.076   Mcount_counter_cy<7>
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.AMUX    Tcina                 0.202   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y27.B1      net (fanout=1)        0.609   Result<24>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.674ns logic, 1.308ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.934ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.249 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_5 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.BQ      Tcko                  0.391   counter<7>
                                                       counter_5
    SLICE_X22Y22.B1      net (fanout=3)        0.632   counter<5>
    SLICE_X22Y22.COUT    Topcyb                0.380   Mcount_counter_cy<7>
                                                       counter<5>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X22Y23.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X22Y23.COUT    Tbyp                  0.076   Mcount_counter_cy<11>
                                                       Mcount_counter_cy<11>
    SLICE_X22Y24.CIN     net (fanout=1)        0.082   Mcount_counter_cy<11>
    SLICE_X22Y24.COUT    Tbyp                  0.076   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X22Y25.COUT    Tbyp                  0.076   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X22Y26.COUT    Tbyp                  0.076   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X22Y27.AMUX    Tcina                 0.202   Result<26>
                                                       Mcount_counter_xor<26>
    SLICE_X23Y27.B1      net (fanout=1)        0.609   Result<24>
    SLICE_X23Y27.CLK     Tas                   0.322   counter<26>
                                                       counter_24_rstpot
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (1.599ns logic, 1.335ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led (SLICE_X20Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led (FF)
  Destination:          led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.AQ      Tcko                  0.200   led_OBUF
                                                       led
    SLICE_X20Y24.A6      net (fanout=2)        0.025   led_OBUF
    SLICE_X20Y24.CLK     Tah         (-Th)    -0.190   led_OBUF
                                                       led_rstpot
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_10 (SLICE_X21Y23.C3), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_9 (FF)
  Destination:          counter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.756ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_9 to counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.BQ      Tcko                  0.198   counter<11>
                                                       counter_9
    SLICE_X20Y23.A5      net (fanout=3)        0.053   counter<9>
    SLICE_X20Y23.A       Tilo                  0.142   counter[31]_GND_1_o_equal_3_o<31>3
                                                       counter[31]_GND_1_o_equal_3_o<31>4
    SLICE_X21Y23.C3      net (fanout=15)       0.148   counter[31]_GND_1_o_equal_3_o<31>3
    SLICE_X21Y23.CLK     Tah         (-Th)    -0.215   counter<11>
                                                       counter_10_rstpot
                                                       counter_10
    -------------------------------------------------  ---------------------------
    Total                                      0.756ns (0.555ns logic, 0.201ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_11 (FF)
  Destination:          counter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_11 to counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.DQ      Tcko                  0.198   counter<11>
                                                       counter_11
    SLICE_X20Y23.A3      net (fanout=3)        0.152   counter<11>
    SLICE_X20Y23.A       Tilo                  0.142   counter[31]_GND_1_o_equal_3_o<31>3
                                                       counter[31]_GND_1_o_equal_3_o<31>4
    SLICE_X21Y23.C3      net (fanout=15)       0.148   counter[31]_GND_1_o_equal_3_o<31>3
    SLICE_X21Y23.CLK     Tah         (-Th)    -0.215   counter<11>
                                                       counter_10_rstpot
                                                       counter_10
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.555ns logic, 0.300ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_12 (FF)
  Destination:          counter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.071 - 0.072)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_12 to counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.AQ      Tcko                  0.198   counter<14>
                                                       counter_12
    SLICE_X20Y23.A6      net (fanout=3)        0.182   counter<12>
    SLICE_X20Y23.A       Tilo                  0.142   counter[31]_GND_1_o_equal_3_o<31>3
                                                       counter[31]_GND_1_o_equal_3_o<31>4
    SLICE_X21Y23.C3      net (fanout=15)       0.148   counter[31]_GND_1_o_equal_3_o<31>3
    SLICE_X21Y23.CLK     Tah         (-Th)    -0.215   counter<11>
                                                       counter_10_rstpot
                                                       counter_10
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.555ns logic, 0.330ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_14 (SLICE_X23Y24.D5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_20 (FF)
  Destination:          counter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.031 - 0.034)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_20 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.BQ      Tcko                  0.198   counter<22>
                                                       counter_20
    SLICE_X23Y24.C5      net (fanout=3)        0.176   counter<20>
    SLICE_X23Y24.C       Tilo                  0.156   counter<14>
                                                       counter[31]_GND_1_o_equal_3_o<31>1_1
    SLICE_X23Y24.D5      net (fanout=13)       0.062   counter[31]_GND_1_o_equal_3_o<31>11
    SLICE_X23Y24.CLK     Tah         (-Th)    -0.215   counter<14>
                                                       counter_14_rstpot
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.569ns logic, 0.238ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.874ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_24 (FF)
  Destination:          counter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.031 - 0.036)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_24 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.198   counter<26>
                                                       counter_24
    SLICE_X23Y24.C6      net (fanout=3)        0.238   counter<24>
    SLICE_X23Y24.C       Tilo                  0.156   counter<14>
                                                       counter[31]_GND_1_o_equal_3_o<31>1_1
    SLICE_X23Y24.D5      net (fanout=13)       0.062   counter[31]_GND_1_o_equal_3_o<31>11
    SLICE_X23Y24.CLK     Tah         (-Th)    -0.215   counter<14>
                                                       counter_14_rstpot
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.569ns logic, 0.300ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_21 (FF)
  Destination:          counter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.031 - 0.034)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_21 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.CQ      Tcko                  0.198   counter<22>
                                                       counter_21
    SLICE_X23Y24.C4      net (fanout=3)        0.348   counter<21>
    SLICE_X23Y24.C       Tilo                  0.156   counter<14>
                                                       counter[31]_GND_1_o_equal_3_o<31>1_1
    SLICE_X23Y24.D5      net (fanout=13)       0.062   counter[31]_GND_1_o_equal_3_o<31>11
    SLICE_X23Y24.CLK     Tah         (-Th)    -0.215   counter<14>
                                                       counter_14_rstpot
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.569ns logic, 0.410ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: SLICE_X20Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: counter<11>/CLK
  Logical resource: counter_8/CK
  Location pin: SLICE_X21Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.134|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1135 paths, 0 nets, and 264 connections

Design statistics:
   Minimum period:   3.134ns{1}   (Maximum frequency: 319.081MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 06 11:52:32 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4576 MB



