{"filename": "vtr-8.0.0-4-aarch64.pkg.tar.xz", "name": "vtr", "base": "vtr", "version": "8.0.0-4", "desc": "Verilog to Routing -- Open Source CAD Flow for FPGA Research", "csize": "5423808", "isize": "20390999", "md5sum": "4afa3a9c29b9622aea6b0cec52626a0a", "sha256sum": "d37df3b80e64088b1a14be7f1abc575328fdf1d1a1c7aff9be9d1bc9c04a823e", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmGy5LkACgkQdxk/FSvb5qagWA/+O4bDa+PdAaTSg10/t5Xg21utrAnlyvCibjJCVeQ5ZAP8U68b/on4/lflrGWSxaOErI8JeT5dTCmxHh6Ixixp350A/OFQgXcKj/n2t2ZJSNQ5a3bIdxTFQSWPOE742YS50xmzFVTwcEqZs9iv2ss8CNnlso1rd7yKhLDuMGVpPPT8Y9oLMUpFFGcAYLC8PRH6WLoXP8doQWG+8Bm0MqxD64uJCdsdECKVl/jdaA11SzNcdj15AC8yPNU14U/hFZMIo/lIm+IsDmb7iBCWFOpVZ7hoUOTaWcYe9uiOvGe3EBLiF+SZ6hcl7iRRACwA89YIS+r+gASLu1M1ZJzJgHtObvyf8NXs/2bW2KG87NiS6gwv5JUKQ2McOJd9TzCIgq4mqcpwTx1E+OtKdIC8BUazIxCiR+TOTVOM5/BWB+p6eNlJAREZdXgj17zpHYLv2JQz6ejC2ct0adK6OWrdG2nfubatVzaWPcnqT7q8sDuRL+wJ/RQZ1wYb6STzSbQBSVPa17IilV9STA5BGznG8SK+1C3EqoEWOA0IxHCKoBzxVtFJmw6VpNsk2NO+natfH4fTbMmoA9SvBfbd3/82AEl7gO2SigIm/DMob8ms0rM1Q5Vs3Ey7fxVahqWQ3+2agb7zuhlBiciXVQf5QQJWkszn8XKef7o2fmYFPhuSOXXFfZI=", "url": "https://verilogtorouting.org", "license": "MIT", "arch": "aarch64", "builddate": "1639113009", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["ctags", "tbb"], "makedepends": ["cmake"], "tokens": ["vtr", "vtr_aarch64", "vtr_testing", "vtr_aarch64_testing"]}