# //  ModelSim SE 10.4c Jul 19 2015 Linux 3.10.0-229.14.1.el7.x86_64
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# vsim testbench 
# Start time: 17:36:07 on Oct 25,2015
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.mvm3_part1(fast)
# Loading work.data_path(fast)
# Loading work.memory(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.control(fast)
# Loading work.increaser(fast)
# Loading work.increaser(fast__1)
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/start
add wave -position insertpoint  \
sim:/testbench/data_in
add wave -position insertpoint  \
sim:/testbench/done
add wave -position insertpoint  \
sim:/testbench/data_out
run -all
# All        1000 tests passed.
# ** Note: $finish    : test.sv(121)
#    Time: 270036 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at test.sv line 121
vlog +acc *.sv
# Model Technology ModelSim SE vlog 10.4c Compiler 2015.07 Jul 19 2015
# Start time: 17:37:02 on Oct 25,2015
# vlog -reportprogress 300 "+acc" MatMult1.sv memory.sv test.sv 
# -- Compiling module mvm3_part1
# -- Compiling module increaser
# -- Compiling module data_path
# -- Compiling module control
# -- Compiling module memory
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:37:02 on Oct 25,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.mvm3_part1(fast)
# Loading work.data_path(fast)
# Loading work.memory(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.control(fast)
# Loading work.increaser(fast)
# Loading work.increaser(fast__1)
run -all
# All        1000 tests passed.
# ** Note: $finish    : test.sv(122)
#    Time: 270036 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at test.sv line 122
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/testbench/dut/addr_a
add wave -position insertpoint  \
sim:/testbench/dut/addr_a
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.testbench(fast)
# Loading work.mvm3_part1(fast)
# Loading work.data_path(fast)
# Loading work.memory(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.control(fast)
# Loading work.increaser(fast)
# Loading work.increaser(fast__1)
run -all
# All        1000 tests passed.
# ** Note: $finish    : test.sv(122)
#    Time: 270036 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at test.sv line 122
# End time: 17:40:15 on Oct 25,2015, Elapsed time: 0:04:08
# Errors: 0, Warnings: 0
