Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Oct  9 22:54:25 2025
| Host         : Solstice running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file instructionFetch_timing_summary_routed.rpt -pb instructionFetch_timing_summary_routed.pb -rpx instructionFetch_timing_summary_routed.rpx -warn_on_violation
| Design       : instructionFetch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  112          inf        0.000                      0                  112           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instruction_reg[28]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.006ns  (logic 3.052ns (60.968%)  route 1.954ns (39.032%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  instruction_reg[28]_lopt_replica_3/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_reg[28]_lopt_replica_3/Q
                         net (fo=1, routed)           1.954     2.410    instruction_reg[28]_lopt_replica_3_1
    R19                  OBUF (Prop_obuf_I_O)         2.596     5.006 r  instruction_OBUF[28]_inst/O
                         net (fo=0)                   0.000     5.006    instruction[28]
    R19                                                               r  instruction[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.948ns  (logic 3.054ns (61.708%)  route 1.895ns (38.292%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  instruction_reg[29]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_reg[29]/Q
                         net (fo=1, routed)           1.895     2.351    instruction_OBUF[5]
    W14                  OBUF (Prop_obuf_I_O)         2.598     4.948 r  instruction_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.948    instruction[5]
    W14                                                               r  instruction[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_reg[29]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.942ns  (logic 3.046ns (61.628%)  route 1.896ns (38.372%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE                         0.000     0.000 r  instruction_reg[29]_lopt_replica_3/C
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_reg[29]_lopt_replica_3/Q
                         net (fo=1, routed)           1.896     2.352    instruction_reg[29]_lopt_replica_3_1
    P19                  OBUF (Prop_obuf_I_O)         2.590     4.942 r  instruction_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.942    instruction[29]
    P19                                                               r  instruction[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_reg[25]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 3.050ns (61.880%)  route 1.879ns (38.120%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE                         0.000     0.000 r  instruction_reg[25]_lopt_replica_2/C
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_reg[25]_lopt_replica_2/Q
                         net (fo=1, routed)           1.879     2.335    instruction_reg[25]_lopt_replica_2_1
    V14                  OBUF (Prop_obuf_I_O)         2.594     4.928 r  instruction_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.928    instruction[1]
    V14                                                               r  instruction[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.871ns  (logic 3.200ns (65.695%)  route 1.671ns (34.305%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  instruction_reg[28]_lopt_replica/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  instruction_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           1.671     2.090    instruction_reg[28]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         2.781     4.871 r  instruction_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.871    instruction[12]
    V16                                                               r  instruction[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_reg[25]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.842ns  (logic 3.086ns (63.735%)  route 1.756ns (36.265%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  instruction_reg[25]_lopt_replica_3/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_reg[25]_lopt_replica_3/Q
                         net (fo=1, routed)           1.756     2.212    instruction_reg[25]_lopt_replica_3_1
    K17                  OBUF (Prop_obuf_I_O)         2.630     4.842 r  instruction_OBUF[25]_inst/O
                         net (fo=0)                   0.000     4.842    instruction[25]
    K17                                                               r  instruction[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.801ns  (logic 3.063ns (63.805%)  route 1.738ns (36.195%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  instruction_reg[28]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_reg[28]/Q
                         net (fo=1, routed)           1.738     2.194    instruction_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     4.801 r  instruction_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.801    instruction[4]
    U15                                                               r  instruction[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_reg[24]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.793ns  (logic 3.055ns (63.742%)  route 1.738ns (36.258%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE                         0.000     0.000 r  instruction_reg[24]_lopt_replica/C
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_reg[24]_lopt_replica/Q
                         net (fo=1, routed)           1.738     2.194    instruction_reg[24]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         2.599     4.793 r  instruction_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.793    instruction[0]
    U14                                                               r  instruction[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_reg[24]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.755ns  (logic 3.041ns (63.960%)  route 1.714ns (36.040%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  instruction_reg[24]_lopt_replica_3/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_reg[24]_lopt_replica_3/Q
                         net (fo=1, routed)           1.714     2.170    instruction_reg[24]_lopt_replica_3_1
    N17                  OBUF (Prop_obuf_I_O)         2.585     4.755 r  instruction_OBUF[24]_inst/O
                         net (fo=0)                   0.000     4.755    instruction[24]
    N17                                                               r  instruction[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_reg[31]_lopt_replica_9/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.752ns  (logic 3.080ns (64.814%)  route 1.672ns (35.186%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE                         0.000     0.000 r  instruction_reg[31]_lopt_replica_9/C
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_reg[31]_lopt_replica_9/Q
                         net (fo=1, routed)           1.672     2.128    instruction_reg[31]_lopt_replica_9_1
    L17                  OBUF (Prop_obuf_I_O)         2.624     4.752 r  instruction_OBUF[26]_inst/O
                         net (fo=0)                   0.000     4.752    instruction[26]
    L17                                                               r  instruction[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.209%)  route 0.170ns (47.791%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  PC_reg[3]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[3]/Q
                         net (fo=5, routed)           0.170     0.311    PC_reg[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.356 r  PC[5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    plusOp[5]
    SLICE_X0Y11          FDCE                                         r  PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  PC_reg[6]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[6]/Q
                         net (fo=3, routed)           0.185     0.326    PC_reg[6]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.042     0.368 r  PC[7]_i_1/O
                         net (fo=1, routed)           0.000     0.368    plusOp[7]
    SLICE_X0Y11          FDCE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  PC_reg[6]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[6]/Q
                         net (fo=3, routed)           0.185     0.326    PC_reg[6]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  PC[6]_i_1/O
                         net (fo=1, routed)           0.000     0.371    plusOp[6]
    SLICE_X0Y11          FDCE                                         r  PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  PC_reg[1]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[1]/Q
                         net (fo=10, routed)          0.190     0.331    PC_reg[1]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.042     0.373 r  PC[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    plusOp[2]
    SLICE_X1Y11          FDCE                                         r  PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  PC_reg[1]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[1]/Q
                         net (fo=10, routed)          0.190     0.331    PC_reg[1]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.376 r  PC[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    plusOp[1]
    SLICE_X1Y11          FDCE                                         r  PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  PC_reg[1]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[1]/Q
                         net (fo=10, routed)          0.192     0.333    PC_reg[1]
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.043     0.376 r  PC[4]_i_1/O
                         net (fo=1, routed)           0.000     0.376    plusOp[4]
    SLICE_X1Y11          FDCE                                         r  PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  PC_reg[1]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[1]/Q
                         net (fo=10, routed)          0.192     0.333    PC_reg[1]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.045     0.378 r  PC[3]_i_1/O
                         net (fo=1, routed)           0.000     0.378    plusOp[3]
    SLICE_X1Y11          FDCE                                         r  PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_reg[28]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.186ns (37.066%)  route 0.316ns (62.934%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  PC_reg[1]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[1]/Q
                         net (fo=10, routed)          0.196     0.337    PC_reg[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.382 r  instruction[28]_i_1/O
                         net (fo=4, routed)           0.120     0.502    temp_instruction[28]
    SLICE_X0Y11          FDCE                                         r  instruction_reg[28]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_reg[31]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.184ns (32.899%)  route 0.375ns (67.101%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  PC_reg[0]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[0]/Q
                         net (fo=12, routed)          0.197     0.338    PC_reg[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.043     0.381 r  instruction[31]_i_1/O
                         net (fo=16, routed)          0.178     0.559    temp_instruction[31]
    SLICE_X0Y11          FDCE                                         r  instruction_reg[31]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.186ns (32.101%)  route 0.393ns (67.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  PC_reg[1]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PC_reg[1]/Q
                         net (fo=10, routed)          0.195     0.336    PC_reg[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.381 r  instruction[25]_i_1/O
                         net (fo=4, routed)           0.198     0.579    temp_instruction[25]
    SLICE_X0Y9           FDCE                                         r  instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------





