// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Tue Nov 27 16:45:24 2018
// Host        : L3712-17 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_filter_0_0_sim_netlist.v
// Design      : design_1_sobel_filter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sobel_filter_0_0,sobel_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "sobel_filter,Vivado 2018.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [31:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [31:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [31:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [31:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem1_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_gmem0_ARADDR;
  wire [1:0]m_axi_gmem0_ARBURST;
  wire [3:0]m_axi_gmem0_ARCACHE;
  wire [7:0]m_axi_gmem0_ARLEN;
  wire [1:0]m_axi_gmem0_ARLOCK;
  wire [2:0]m_axi_gmem0_ARPROT;
  wire [3:0]m_axi_gmem0_ARQOS;
  wire m_axi_gmem0_ARREADY;
  wire [3:0]m_axi_gmem0_ARREGION;
  wire [2:0]m_axi_gmem0_ARSIZE;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_AWADDR;
  wire [1:0]m_axi_gmem0_AWBURST;
  wire [3:0]m_axi_gmem0_AWCACHE;
  wire [7:0]m_axi_gmem0_AWLEN;
  wire [1:0]m_axi_gmem0_AWLOCK;
  wire [2:0]m_axi_gmem0_AWPROT;
  wire [3:0]m_axi_gmem0_AWQOS;
  wire m_axi_gmem0_AWREADY;
  wire [3:0]m_axi_gmem0_AWREGION;
  wire [2:0]m_axi_gmem0_AWSIZE;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire [1:0]m_axi_gmem0_BRESP;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [31:0]m_axi_gmem1_ARADDR;
  wire [1:0]m_axi_gmem1_ARBURST;
  wire [3:0]m_axi_gmem1_ARCACHE;
  wire [7:0]m_axi_gmem1_ARLEN;
  wire [1:0]m_axi_gmem1_ARLOCK;
  wire [2:0]m_axi_gmem1_ARPROT;
  wire [3:0]m_axi_gmem1_ARQOS;
  wire m_axi_gmem1_ARREADY;
  wire [3:0]m_axi_gmem1_ARREGION;
  wire [2:0]m_axi_gmem1_ARSIZE;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_AWADDR;
  wire [1:0]m_axi_gmem1_AWBURST;
  wire [3:0]m_axi_gmem1_AWCACHE;
  wire [7:0]m_axi_gmem1_AWLEN;
  wire [1:0]m_axi_gmem1_AWLOCK;
  wire [2:0]m_axi_gmem1_AWPROT;
  wire [3:0]m_axi_gmem1_AWQOS;
  wire m_axi_gmem1_AWREADY;
  wire [3:0]m_axi_gmem1_AWREGION;
  wire [2:0]m_axi_gmem1_AWSIZE;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire [1:0]m_axi_gmem1_BRESP;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "56'b00000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "56'b00000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "56'b00000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "56'b00000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "56'b00000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "56'b00000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "56'b00000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "56'b00000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "56'b00000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "56'b00000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "56'b00000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "56'b00000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "56'b00000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "56'b00000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "56'b00000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "56'b00000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "56'b00000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "56'b00000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "56'b00000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "56'b00000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "56'b00000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "56'b00000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "56'b00000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "56'b00000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "56'b00000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "56'b00000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "56'b00000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "56'b00000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "56'b00000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "56'b00000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "56'b00000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "56'b00000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "56'b00000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "56'b00000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "56'b00000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "56'b00000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "56'b00000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "56'b00000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "56'b00000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "56'b00000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "56'b00000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "56'b00000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "56'b00000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "56'b00000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "56'b00000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "56'b00000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "56'b00000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "56'b00001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "56'b00010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "56'b00100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "56'b01000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "56'b10000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "56'b00000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "56'b00000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "56'b00000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "56'b00000000000000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARBURST(m_axi_gmem0_ARBURST),
        .m_axi_gmem0_ARCACHE(m_axi_gmem0_ARCACHE),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN(m_axi_gmem0_ARLEN),
        .m_axi_gmem0_ARLOCK(m_axi_gmem0_ARLOCK),
        .m_axi_gmem0_ARPROT(m_axi_gmem0_ARPROT),
        .m_axi_gmem0_ARQOS(m_axi_gmem0_ARQOS),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(m_axi_gmem0_ARREGION),
        .m_axi_gmem0_ARSIZE(m_axi_gmem0_ARSIZE),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR(m_axi_gmem0_AWADDR),
        .m_axi_gmem0_AWBURST(m_axi_gmem0_AWBURST),
        .m_axi_gmem0_AWCACHE(m_axi_gmem0_AWCACHE),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN(m_axi_gmem0_AWLEN),
        .m_axi_gmem0_AWLOCK(m_axi_gmem0_AWLOCK),
        .m_axi_gmem0_AWPROT(m_axi_gmem0_AWPROT),
        .m_axi_gmem0_AWQOS(m_axi_gmem0_AWQOS),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWREGION(m_axi_gmem0_AWREGION),
        .m_axi_gmem0_AWSIZE(m_axi_gmem0_AWSIZE),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP(m_axi_gmem0_BRESP),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(m_axi_gmem0_WLAST),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARBURST(m_axi_gmem1_ARBURST),
        .m_axi_gmem1_ARCACHE(m_axi_gmem1_ARCACHE),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN(m_axi_gmem1_ARLEN),
        .m_axi_gmem1_ARLOCK(m_axi_gmem1_ARLOCK),
        .m_axi_gmem1_ARPROT(m_axi_gmem1_ARPROT),
        .m_axi_gmem1_ARQOS(m_axi_gmem1_ARQOS),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(m_axi_gmem1_ARREGION),
        .m_axi_gmem1_ARSIZE(m_axi_gmem1_ARSIZE),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(m_axi_gmem1_AWADDR),
        .m_axi_gmem1_AWBURST(m_axi_gmem1_AWBURST),
        .m_axi_gmem1_AWCACHE(m_axi_gmem1_AWCACHE),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(m_axi_gmem1_AWLEN),
        .m_axi_gmem1_AWLOCK(m_axi_gmem1_AWLOCK),
        .m_axi_gmem1_AWPROT(m_axi_gmem1_AWPROT),
        .m_axi_gmem1_AWQOS(m_axi_gmem1_AWQOS),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWREGION(m_axi_gmem1_AWREGION),
        .m_axi_gmem1_AWSIZE(m_axi_gmem1_AWSIZE),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP(m_axi_gmem1_BRESP),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal
   (E,
    gmem0_RREADY,
    D,
    CEA2,
    gmem0_ARVALID,
    grp_getVal_fu_484_ap_start_reg_reg,
    \data_p2_reg[31] ,
    Q,
    gmem0_ARREADY,
    tmp_cast_fu_126_p1,
    \inter_pix_read_reg_1106_reg[31] ,
    \state_reg[0] ,
    grp_getVal_fu_484_ap_start_reg,
    SR,
    ap_clk);
  output [0:0]E;
  output gmem0_RREADY;
  output [3:0]D;
  output CEA2;
  output gmem0_ARVALID;
  output grp_getVal_fu_484_ap_start_reg_reg;
  output [31:0]\data_p2_reg[31] ;
  input [3:0]Q;
  input gmem0_ARREADY;
  input [22:0]tmp_cast_fu_126_p1;
  input [31:0]\inter_pix_read_reg_1106_reg[31] ;
  input [0:0]\state_reg[0] ;
  input grp_getVal_fu_484_ap_start_reg;
  input [0:0]SR;
  input ap_clk;

  wire CEA2;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \Y_addr_reg_150[11]_i_3_n_8 ;
  wire \Y_addr_reg_150[11]_i_4_n_8 ;
  wire \Y_addr_reg_150[11]_i_5_n_8 ;
  wire \Y_addr_reg_150[11]_i_6_n_8 ;
  wire \Y_addr_reg_150[15]_i_3_n_8 ;
  wire \Y_addr_reg_150[15]_i_4_n_8 ;
  wire \Y_addr_reg_150[15]_i_5_n_8 ;
  wire \Y_addr_reg_150[15]_i_6_n_8 ;
  wire \Y_addr_reg_150[19]_i_3_n_8 ;
  wire \Y_addr_reg_150[19]_i_4_n_8 ;
  wire \Y_addr_reg_150[19]_i_5_n_8 ;
  wire \Y_addr_reg_150[19]_i_6_n_8 ;
  wire \Y_addr_reg_150[23]_i_2_n_8 ;
  wire \Y_addr_reg_150[23]_i_4_n_8 ;
  wire \Y_addr_reg_150[23]_i_5_n_8 ;
  wire \Y_addr_reg_150[23]_i_6_n_8 ;
  wire \Y_addr_reg_150[23]_i_7_n_8 ;
  wire \Y_addr_reg_150[27]_i_2_n_8 ;
  wire \Y_addr_reg_150[27]_i_3_n_8 ;
  wire \Y_addr_reg_150[27]_i_4_n_8 ;
  wire \Y_addr_reg_150[27]_i_5_n_8 ;
  wire \Y_addr_reg_150[31]_i_3_n_8 ;
  wire \Y_addr_reg_150[31]_i_4_n_8 ;
  wire \Y_addr_reg_150[31]_i_5_n_8 ;
  wire \Y_addr_reg_150[31]_i_6_n_8 ;
  wire \Y_addr_reg_150[3]_i_3_n_8 ;
  wire \Y_addr_reg_150[3]_i_4_n_8 ;
  wire \Y_addr_reg_150[3]_i_5_n_8 ;
  wire \Y_addr_reg_150[3]_i_6_n_8 ;
  wire \Y_addr_reg_150[7]_i_3_n_8 ;
  wire \Y_addr_reg_150[7]_i_4_n_8 ;
  wire \Y_addr_reg_150[7]_i_5_n_8 ;
  wire \Y_addr_reg_150[7]_i_6_n_8 ;
  wire \Y_addr_reg_150_reg[11]_i_1_n_10 ;
  wire \Y_addr_reg_150_reg[11]_i_1_n_11 ;
  wire \Y_addr_reg_150_reg[11]_i_1_n_8 ;
  wire \Y_addr_reg_150_reg[11]_i_1_n_9 ;
  wire \Y_addr_reg_150_reg[15]_i_1_n_10 ;
  wire \Y_addr_reg_150_reg[15]_i_1_n_11 ;
  wire \Y_addr_reg_150_reg[15]_i_1_n_8 ;
  wire \Y_addr_reg_150_reg[15]_i_1_n_9 ;
  wire \Y_addr_reg_150_reg[19]_i_1_n_10 ;
  wire \Y_addr_reg_150_reg[19]_i_1_n_11 ;
  wire \Y_addr_reg_150_reg[19]_i_1_n_8 ;
  wire \Y_addr_reg_150_reg[19]_i_1_n_9 ;
  wire \Y_addr_reg_150_reg[23]_i_1_n_10 ;
  wire \Y_addr_reg_150_reg[23]_i_1_n_11 ;
  wire \Y_addr_reg_150_reg[23]_i_1_n_8 ;
  wire \Y_addr_reg_150_reg[23]_i_1_n_9 ;
  wire \Y_addr_reg_150_reg[27]_i_1_n_10 ;
  wire \Y_addr_reg_150_reg[27]_i_1_n_11 ;
  wire \Y_addr_reg_150_reg[27]_i_1_n_8 ;
  wire \Y_addr_reg_150_reg[27]_i_1_n_9 ;
  wire \Y_addr_reg_150_reg[31]_i_2_n_10 ;
  wire \Y_addr_reg_150_reg[31]_i_2_n_11 ;
  wire \Y_addr_reg_150_reg[31]_i_2_n_9 ;
  wire \Y_addr_reg_150_reg[3]_i_1_n_10 ;
  wire \Y_addr_reg_150_reg[3]_i_1_n_11 ;
  wire \Y_addr_reg_150_reg[3]_i_1_n_8 ;
  wire \Y_addr_reg_150_reg[3]_i_1_n_9 ;
  wire \Y_addr_reg_150_reg[7]_i_1_n_10 ;
  wire \Y_addr_reg_150_reg[7]_i_1_n_11 ;
  wire \Y_addr_reg_150_reg[7]_i_1_n_8 ;
  wire \Y_addr_reg_150_reg[7]_i_1_n_9 ;
  wire \ap_CS_fsm[1]_i_2_n_8 ;
  wire \ap_CS_fsm_reg_n_8_[0] ;
  wire \ap_CS_fsm_reg_n_8_[2] ;
  wire \ap_CS_fsm_reg_n_8_[3] ;
  wire \ap_CS_fsm_reg_n_8_[4] ;
  wire \ap_CS_fsm_reg_n_8_[5] ;
  wire \ap_CS_fsm_reg_n_8_[6] ;
  wire \ap_CS_fsm_reg_n_8_[7] ;
  wire ap_CS_fsm_state9;
  wire [8:1]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire [31:0]\data_p2_reg[31] ;
  wire gmem0_ARREADY;
  wire gmem0_ARVALID;
  wire gmem0_RREADY;
  wire grp_getVal_fu_484_ap_done;
  wire grp_getVal_fu_484_ap_start_reg;
  wire grp_getVal_fu_484_ap_start_reg_reg;
  wire grp_getVal_fu_484_m_axi_Y_ARVALID;
  wire [31:0]\inter_pix_read_reg_1106_reg[31] ;
  wire [0:0]\state_reg[0] ;
  wire [31:0]sum_fu_134_p2;
  wire [22:0]tmp_cast_fu_126_p1;
  wire [3:3]\NLW_Y_addr_reg_150_reg[31]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(ap_CS_fsm_state9),
        .I1(\state_reg[0] ),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(gmem0_RREADY));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(grp_getVal_fu_484_m_axi_Y_ARVALID),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(gmem0_ARVALID));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[11]_i_3 
       (.I0(tmp_cast_fu_126_p1[11]),
        .I1(\inter_pix_read_reg_1106_reg[31] [11]),
        .O(\Y_addr_reg_150[11]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[11]_i_4 
       (.I0(tmp_cast_fu_126_p1[10]),
        .I1(\inter_pix_read_reg_1106_reg[31] [10]),
        .O(\Y_addr_reg_150[11]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[11]_i_5 
       (.I0(tmp_cast_fu_126_p1[9]),
        .I1(\inter_pix_read_reg_1106_reg[31] [9]),
        .O(\Y_addr_reg_150[11]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[11]_i_6 
       (.I0(tmp_cast_fu_126_p1[8]),
        .I1(\inter_pix_read_reg_1106_reg[31] [8]),
        .O(\Y_addr_reg_150[11]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[15]_i_3 
       (.I0(tmp_cast_fu_126_p1[15]),
        .I1(\inter_pix_read_reg_1106_reg[31] [15]),
        .O(\Y_addr_reg_150[15]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[15]_i_4 
       (.I0(tmp_cast_fu_126_p1[14]),
        .I1(\inter_pix_read_reg_1106_reg[31] [14]),
        .O(\Y_addr_reg_150[15]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[15]_i_5 
       (.I0(tmp_cast_fu_126_p1[13]),
        .I1(\inter_pix_read_reg_1106_reg[31] [13]),
        .O(\Y_addr_reg_150[15]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[15]_i_6 
       (.I0(tmp_cast_fu_126_p1[12]),
        .I1(\inter_pix_read_reg_1106_reg[31] [12]),
        .O(\Y_addr_reg_150[15]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[19]_i_3 
       (.I0(tmp_cast_fu_126_p1[19]),
        .I1(\inter_pix_read_reg_1106_reg[31] [19]),
        .O(\Y_addr_reg_150[19]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[19]_i_4 
       (.I0(tmp_cast_fu_126_p1[18]),
        .I1(\inter_pix_read_reg_1106_reg[31] [18]),
        .O(\Y_addr_reg_150[19]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[19]_i_5 
       (.I0(tmp_cast_fu_126_p1[17]),
        .I1(\inter_pix_read_reg_1106_reg[31] [17]),
        .O(\Y_addr_reg_150[19]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[19]_i_6 
       (.I0(tmp_cast_fu_126_p1[16]),
        .I1(\inter_pix_read_reg_1106_reg[31] [16]),
        .O(\Y_addr_reg_150[19]_i_6_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Y_addr_reg_150[23]_i_2 
       (.I0(\inter_pix_read_reg_1106_reg[31] [22]),
        .O(\Y_addr_reg_150[23]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[23]_i_4 
       (.I0(\inter_pix_read_reg_1106_reg[31] [22]),
        .I1(\inter_pix_read_reg_1106_reg[31] [23]),
        .O(\Y_addr_reg_150[23]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[23]_i_5 
       (.I0(\inter_pix_read_reg_1106_reg[31] [22]),
        .I1(tmp_cast_fu_126_p1[22]),
        .O(\Y_addr_reg_150[23]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[23]_i_6 
       (.I0(tmp_cast_fu_126_p1[21]),
        .I1(\inter_pix_read_reg_1106_reg[31] [21]),
        .O(\Y_addr_reg_150[23]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[23]_i_7 
       (.I0(tmp_cast_fu_126_p1[20]),
        .I1(\inter_pix_read_reg_1106_reg[31] [20]),
        .O(\Y_addr_reg_150[23]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[27]_i_2 
       (.I0(\inter_pix_read_reg_1106_reg[31] [26]),
        .I1(\inter_pix_read_reg_1106_reg[31] [27]),
        .O(\Y_addr_reg_150[27]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[27]_i_3 
       (.I0(\inter_pix_read_reg_1106_reg[31] [25]),
        .I1(\inter_pix_read_reg_1106_reg[31] [26]),
        .O(\Y_addr_reg_150[27]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[27]_i_4 
       (.I0(\inter_pix_read_reg_1106_reg[31] [24]),
        .I1(\inter_pix_read_reg_1106_reg[31] [25]),
        .O(\Y_addr_reg_150[27]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[27]_i_5 
       (.I0(\inter_pix_read_reg_1106_reg[31] [23]),
        .I1(\inter_pix_read_reg_1106_reg[31] [24]),
        .O(\Y_addr_reg_150[27]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Y_addr_reg_150[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_8_[0] ),
        .I1(grp_getVal_fu_484_ap_start_reg),
        .O(ap_NS_fsm13_out));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[31]_i_3 
       (.I0(\inter_pix_read_reg_1106_reg[31] [30]),
        .I1(\inter_pix_read_reg_1106_reg[31] [31]),
        .O(\Y_addr_reg_150[31]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[31]_i_4 
       (.I0(\inter_pix_read_reg_1106_reg[31] [29]),
        .I1(\inter_pix_read_reg_1106_reg[31] [30]),
        .O(\Y_addr_reg_150[31]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[31]_i_5 
       (.I0(\inter_pix_read_reg_1106_reg[31] [28]),
        .I1(\inter_pix_read_reg_1106_reg[31] [29]),
        .O(\Y_addr_reg_150[31]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[31]_i_6 
       (.I0(\inter_pix_read_reg_1106_reg[31] [27]),
        .I1(\inter_pix_read_reg_1106_reg[31] [28]),
        .O(\Y_addr_reg_150[31]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[3]_i_3 
       (.I0(tmp_cast_fu_126_p1[3]),
        .I1(\inter_pix_read_reg_1106_reg[31] [3]),
        .O(\Y_addr_reg_150[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[3]_i_4 
       (.I0(tmp_cast_fu_126_p1[2]),
        .I1(\inter_pix_read_reg_1106_reg[31] [2]),
        .O(\Y_addr_reg_150[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[3]_i_5 
       (.I0(tmp_cast_fu_126_p1[1]),
        .I1(\inter_pix_read_reg_1106_reg[31] [1]),
        .O(\Y_addr_reg_150[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[3]_i_6 
       (.I0(tmp_cast_fu_126_p1[0]),
        .I1(\inter_pix_read_reg_1106_reg[31] [0]),
        .O(\Y_addr_reg_150[3]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[7]_i_3 
       (.I0(tmp_cast_fu_126_p1[7]),
        .I1(\inter_pix_read_reg_1106_reg[31] [7]),
        .O(\Y_addr_reg_150[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[7]_i_4 
       (.I0(tmp_cast_fu_126_p1[6]),
        .I1(\inter_pix_read_reg_1106_reg[31] [6]),
        .O(\Y_addr_reg_150[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[7]_i_5 
       (.I0(tmp_cast_fu_126_p1[5]),
        .I1(\inter_pix_read_reg_1106_reg[31] [5]),
        .O(\Y_addr_reg_150[7]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[7]_i_6 
       (.I0(tmp_cast_fu_126_p1[4]),
        .I1(\inter_pix_read_reg_1106_reg[31] [4]),
        .O(\Y_addr_reg_150[7]_i_6_n_8 ));
  FDRE \Y_addr_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[0]),
        .Q(\data_p2_reg[31] [0]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[10]),
        .Q(\data_p2_reg[31] [10]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[11]),
        .Q(\data_p2_reg[31] [11]),
        .R(1'b0));
  CARRY4 \Y_addr_reg_150_reg[11]_i_1 
       (.CI(\Y_addr_reg_150_reg[7]_i_1_n_8 ),
        .CO({\Y_addr_reg_150_reg[11]_i_1_n_8 ,\Y_addr_reg_150_reg[11]_i_1_n_9 ,\Y_addr_reg_150_reg[11]_i_1_n_10 ,\Y_addr_reg_150_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_fu_126_p1[11:8]),
        .O(sum_fu_134_p2[11:8]),
        .S({\Y_addr_reg_150[11]_i_3_n_8 ,\Y_addr_reg_150[11]_i_4_n_8 ,\Y_addr_reg_150[11]_i_5_n_8 ,\Y_addr_reg_150[11]_i_6_n_8 }));
  FDRE \Y_addr_reg_150_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[12]),
        .Q(\data_p2_reg[31] [12]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[13]),
        .Q(\data_p2_reg[31] [13]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[14]),
        .Q(\data_p2_reg[31] [14]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[15]),
        .Q(\data_p2_reg[31] [15]),
        .R(1'b0));
  CARRY4 \Y_addr_reg_150_reg[15]_i_1 
       (.CI(\Y_addr_reg_150_reg[11]_i_1_n_8 ),
        .CO({\Y_addr_reg_150_reg[15]_i_1_n_8 ,\Y_addr_reg_150_reg[15]_i_1_n_9 ,\Y_addr_reg_150_reg[15]_i_1_n_10 ,\Y_addr_reg_150_reg[15]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_fu_126_p1[15:12]),
        .O(sum_fu_134_p2[15:12]),
        .S({\Y_addr_reg_150[15]_i_3_n_8 ,\Y_addr_reg_150[15]_i_4_n_8 ,\Y_addr_reg_150[15]_i_5_n_8 ,\Y_addr_reg_150[15]_i_6_n_8 }));
  FDRE \Y_addr_reg_150_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[16]),
        .Q(\data_p2_reg[31] [16]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[17]),
        .Q(\data_p2_reg[31] [17]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[18]),
        .Q(\data_p2_reg[31] [18]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[19]),
        .Q(\data_p2_reg[31] [19]),
        .R(1'b0));
  CARRY4 \Y_addr_reg_150_reg[19]_i_1 
       (.CI(\Y_addr_reg_150_reg[15]_i_1_n_8 ),
        .CO({\Y_addr_reg_150_reg[19]_i_1_n_8 ,\Y_addr_reg_150_reg[19]_i_1_n_9 ,\Y_addr_reg_150_reg[19]_i_1_n_10 ,\Y_addr_reg_150_reg[19]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_fu_126_p1[19:16]),
        .O(sum_fu_134_p2[19:16]),
        .S({\Y_addr_reg_150[19]_i_3_n_8 ,\Y_addr_reg_150[19]_i_4_n_8 ,\Y_addr_reg_150[19]_i_5_n_8 ,\Y_addr_reg_150[19]_i_6_n_8 }));
  FDRE \Y_addr_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[1]),
        .Q(\data_p2_reg[31] [1]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[20]),
        .Q(\data_p2_reg[31] [20]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[21]),
        .Q(\data_p2_reg[31] [21]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[22]),
        .Q(\data_p2_reg[31] [22]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[23]),
        .Q(\data_p2_reg[31] [23]),
        .R(1'b0));
  CARRY4 \Y_addr_reg_150_reg[23]_i_1 
       (.CI(\Y_addr_reg_150_reg[19]_i_1_n_8 ),
        .CO({\Y_addr_reg_150_reg[23]_i_1_n_8 ,\Y_addr_reg_150_reg[23]_i_1_n_9 ,\Y_addr_reg_150_reg[23]_i_1_n_10 ,\Y_addr_reg_150_reg[23]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\inter_pix_read_reg_1106_reg[31] [22],\Y_addr_reg_150[23]_i_2_n_8 ,tmp_cast_fu_126_p1[21:20]}),
        .O(sum_fu_134_p2[23:20]),
        .S({\Y_addr_reg_150[23]_i_4_n_8 ,\Y_addr_reg_150[23]_i_5_n_8 ,\Y_addr_reg_150[23]_i_6_n_8 ,\Y_addr_reg_150[23]_i_7_n_8 }));
  FDRE \Y_addr_reg_150_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[24]),
        .Q(\data_p2_reg[31] [24]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[25]),
        .Q(\data_p2_reg[31] [25]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[26]),
        .Q(\data_p2_reg[31] [26]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[27]),
        .Q(\data_p2_reg[31] [27]),
        .R(1'b0));
  CARRY4 \Y_addr_reg_150_reg[27]_i_1 
       (.CI(\Y_addr_reg_150_reg[23]_i_1_n_8 ),
        .CO({\Y_addr_reg_150_reg[27]_i_1_n_8 ,\Y_addr_reg_150_reg[27]_i_1_n_9 ,\Y_addr_reg_150_reg[27]_i_1_n_10 ,\Y_addr_reg_150_reg[27]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(\inter_pix_read_reg_1106_reg[31] [26:23]),
        .O(sum_fu_134_p2[27:24]),
        .S({\Y_addr_reg_150[27]_i_2_n_8 ,\Y_addr_reg_150[27]_i_3_n_8 ,\Y_addr_reg_150[27]_i_4_n_8 ,\Y_addr_reg_150[27]_i_5_n_8 }));
  FDRE \Y_addr_reg_150_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[28]),
        .Q(\data_p2_reg[31] [28]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[29]),
        .Q(\data_p2_reg[31] [29]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[2]),
        .Q(\data_p2_reg[31] [2]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[30]),
        .Q(\data_p2_reg[31] [30]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[31]),
        .Q(\data_p2_reg[31] [31]),
        .R(1'b0));
  CARRY4 \Y_addr_reg_150_reg[31]_i_2 
       (.CI(\Y_addr_reg_150_reg[27]_i_1_n_8 ),
        .CO({\NLW_Y_addr_reg_150_reg[31]_i_2_CO_UNCONNECTED [3],\Y_addr_reg_150_reg[31]_i_2_n_9 ,\Y_addr_reg_150_reg[31]_i_2_n_10 ,\Y_addr_reg_150_reg[31]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\inter_pix_read_reg_1106_reg[31] [29:27]}),
        .O(sum_fu_134_p2[31:28]),
        .S({\Y_addr_reg_150[31]_i_3_n_8 ,\Y_addr_reg_150[31]_i_4_n_8 ,\Y_addr_reg_150[31]_i_5_n_8 ,\Y_addr_reg_150[31]_i_6_n_8 }));
  FDRE \Y_addr_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[3]),
        .Q(\data_p2_reg[31] [3]),
        .R(1'b0));
  CARRY4 \Y_addr_reg_150_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Y_addr_reg_150_reg[3]_i_1_n_8 ,\Y_addr_reg_150_reg[3]_i_1_n_9 ,\Y_addr_reg_150_reg[3]_i_1_n_10 ,\Y_addr_reg_150_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_fu_126_p1[3:0]),
        .O(sum_fu_134_p2[3:0]),
        .S({\Y_addr_reg_150[3]_i_3_n_8 ,\Y_addr_reg_150[3]_i_4_n_8 ,\Y_addr_reg_150[3]_i_5_n_8 ,\Y_addr_reg_150[3]_i_6_n_8 }));
  FDRE \Y_addr_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[4]),
        .Q(\data_p2_reg[31] [4]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[5]),
        .Q(\data_p2_reg[31] [5]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[6]),
        .Q(\data_p2_reg[31] [6]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[7]),
        .Q(\data_p2_reg[31] [7]),
        .R(1'b0));
  CARRY4 \Y_addr_reg_150_reg[7]_i_1 
       (.CI(\Y_addr_reg_150_reg[3]_i_1_n_8 ),
        .CO({\Y_addr_reg_150_reg[7]_i_1_n_8 ,\Y_addr_reg_150_reg[7]_i_1_n_9 ,\Y_addr_reg_150_reg[7]_i_1_n_10 ,\Y_addr_reg_150_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(tmp_cast_fu_126_p1[7:4]),
        .O(sum_fu_134_p2[7:4]),
        .S({\Y_addr_reg_150[7]_i_3_n_8 ,\Y_addr_reg_150[7]_i_4_n_8 ,\Y_addr_reg_150[7]_i_5_n_8 ,\Y_addr_reg_150[7]_i_6_n_8 }));
  FDRE \Y_addr_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[8]),
        .Q(\data_p2_reg[31] [8]),
        .R(1'b0));
  FDRE \Y_addr_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(sum_fu_134_p2[9]),
        .Q(\data_p2_reg[31] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(\state_reg[0] ),
        .I2(grp_getVal_fu_484_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_8_[0] ),
        .O(grp_getVal_fu_484_ap_done));
  LUT6 #(
    .INIT(64'hAA00AA0CAA0CAA0C)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_getVal_fu_484_ap_start_reg),
        .I1(\ap_CS_fsm[1]_i_2_n_8 ),
        .I2(\ap_CS_fsm_reg_n_8_[2] ),
        .I3(\ap_CS_fsm_reg_n_8_[0] ),
        .I4(grp_getVal_fu_484_m_axi_Y_ARVALID),
        .I5(gmem0_ARREADY),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_8_[5] ),
        .I1(\ap_CS_fsm_reg_n_8_[6] ),
        .I2(\ap_CS_fsm_reg_n_8_[3] ),
        .I3(\ap_CS_fsm_reg_n_8_[4] ),
        .I4(ap_CS_fsm_state9),
        .I5(\ap_CS_fsm_reg_n_8_[7] ),
        .O(\ap_CS_fsm[1]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(grp_getVal_fu_484_m_axi_Y_ARVALID),
        .I1(gmem0_ARREADY),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hBFAABFBFAAAAAAAA)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(Q[0]),
        .I1(ap_CS_fsm_state9),
        .I2(\state_reg[0] ),
        .I3(grp_getVal_fu_484_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_8_[0] ),
        .I5(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_8_[0] ),
        .I2(grp_getVal_fu_484_ap_start_reg),
        .I3(\state_reg[0] ),
        .I4(ap_CS_fsm_state9),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBFAABFBFAAAAAAAA)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state9),
        .I2(\state_reg[0] ),
        .I3(grp_getVal_fu_484_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_8_[0] ),
        .I5(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg_n_8_[0] ),
        .I2(grp_getVal_fu_484_ap_start_reg),
        .I3(\state_reg[0] ),
        .I4(ap_CS_fsm_state9),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\state_reg[0] ),
        .I1(ap_CS_fsm_state9),
        .I2(\ap_CS_fsm_reg_n_8_[7] ),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_getVal_fu_484_ap_done),
        .Q(\ap_CS_fsm_reg_n_8_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_getVal_fu_484_m_axi_Y_ARVALID),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_8_[2] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[2] ),
        .Q(\ap_CS_fsm_reg_n_8_[3] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[3] ),
        .Q(\ap_CS_fsm_reg_n_8_[4] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[4] ),
        .Q(\ap_CS_fsm_reg_n_8_[5] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[5] ),
        .Q(\ap_CS_fsm_reg_n_8_[6] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[6] ),
        .Q(\ap_CS_fsm_reg_n_8_[7] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \data_p2[31]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(grp_getVal_fu_484_m_axi_Y_ARVALID),
        .I5(gmem0_ARREADY),
        .O(E));
  LUT5 #(
    .INIT(32'hFFF7FFF0)) 
    grp_getVal_fu_484_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state9),
        .I1(\state_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(grp_getVal_fu_484_ap_start_reg),
        .O(grp_getVal_fu_484_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hF222F222F2220000)) 
    p_i_1
       (.I0(\ap_CS_fsm_reg_n_8_[0] ),
        .I1(grp_getVal_fu_484_ap_start_reg),
        .I2(\state_reg[0] ),
        .I3(ap_CS_fsm_state9),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(CEA2));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "56'b00000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "56'b00000000000000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "56'b00000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "56'b00000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "56'b00000000000000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "56'b00000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "56'b00000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "56'b00000000000000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "56'b00000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "56'b00000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "56'b00000000000000000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "56'b00000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "56'b00000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "56'b00000000000000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "56'b00000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "56'b00000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "56'b00000000000000000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "56'b00000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "56'b00000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "56'b00000000000000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "56'b00000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "56'b00000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "56'b00000000000000000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "56'b00000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "56'b00000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "56'b00000000000000000000000010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "56'b00000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "56'b00000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "56'b00000000000000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state36 = "56'b00000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "56'b00000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "56'b00000000000000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state39 = "56'b00000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "56'b00000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "56'b00000000000000001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state41 = "56'b00000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "56'b00000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "56'b00000000000001000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state44 = "56'b00000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "56'b00000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "56'b00000000001000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state47 = "56'b00000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "56'b00000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "56'b00000001000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "56'b00000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "56'b00000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "56'b00000100000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state52 = "56'b00001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "56'b00010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "56'b00100000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state55 = "56'b01000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "56'b10000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "56'b00000000000000000000000000000000000000000000000000100000" *) 
(* ap_ST_fsm_state7 = "56'b00000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "56'b00000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "56'b00000000000000000000000000000000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter
   (ap_clk,
    ap_rst_n,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [31:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [31:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [31:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [31:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire I_BREADY1;
  wire I_BREADY4;
  wire I_BREADY5;
  wire \Y_addr_reg_150[11]_i_10_n_8 ;
  wire \Y_addr_reg_150[11]_i_11_n_8 ;
  wire \Y_addr_reg_150[11]_i_12_n_8 ;
  wire \Y_addr_reg_150[11]_i_13_n_8 ;
  wire \Y_addr_reg_150[11]_i_14_n_8 ;
  wire \Y_addr_reg_150[11]_i_15_n_8 ;
  wire \Y_addr_reg_150[11]_i_7_n_8 ;
  wire \Y_addr_reg_150[11]_i_8_n_8 ;
  wire \Y_addr_reg_150[11]_i_9_n_8 ;
  wire \Y_addr_reg_150[15]_i_10_n_8 ;
  wire \Y_addr_reg_150[15]_i_11_n_8 ;
  wire \Y_addr_reg_150[15]_i_12_n_8 ;
  wire \Y_addr_reg_150[15]_i_7_n_8 ;
  wire \Y_addr_reg_150[15]_i_8_n_8 ;
  wire \Y_addr_reg_150[15]_i_9_n_8 ;
  wire \Y_addr_reg_150[19]_i_10_n_8 ;
  wire \Y_addr_reg_150[19]_i_7_n_8 ;
  wire \Y_addr_reg_150[19]_i_8_n_8 ;
  wire \Y_addr_reg_150[19]_i_9_n_8 ;
  wire \Y_addr_reg_150[23]_i_10_n_8 ;
  wire \Y_addr_reg_150[23]_i_8_n_8 ;
  wire \Y_addr_reg_150[23]_i_9_n_8 ;
  wire \Y_addr_reg_150[3]_i_10_n_8 ;
  wire \Y_addr_reg_150[3]_i_11_n_8 ;
  wire \Y_addr_reg_150[3]_i_7_n_8 ;
  wire \Y_addr_reg_150[3]_i_8_n_8 ;
  wire \Y_addr_reg_150[3]_i_9_n_8 ;
  wire \Y_addr_reg_150[7]_i_10_n_8 ;
  wire \Y_addr_reg_150[7]_i_11_n_8 ;
  wire \Y_addr_reg_150[7]_i_7_n_8 ;
  wire \Y_addr_reg_150[7]_i_8_n_8 ;
  wire \Y_addr_reg_150[7]_i_9_n_8 ;
  wire \Y_addr_reg_150_reg[11]_i_2_n_10 ;
  wire \Y_addr_reg_150_reg[11]_i_2_n_11 ;
  wire \Y_addr_reg_150_reg[11]_i_2_n_8 ;
  wire \Y_addr_reg_150_reg[11]_i_2_n_9 ;
  wire \Y_addr_reg_150_reg[15]_i_2_n_10 ;
  wire \Y_addr_reg_150_reg[15]_i_2_n_11 ;
  wire \Y_addr_reg_150_reg[15]_i_2_n_8 ;
  wire \Y_addr_reg_150_reg[15]_i_2_n_9 ;
  wire \Y_addr_reg_150_reg[19]_i_2_n_10 ;
  wire \Y_addr_reg_150_reg[19]_i_2_n_11 ;
  wire \Y_addr_reg_150_reg[19]_i_2_n_8 ;
  wire \Y_addr_reg_150_reg[19]_i_2_n_9 ;
  wire \Y_addr_reg_150_reg[23]_i_3_n_10 ;
  wire \Y_addr_reg_150_reg[23]_i_3_n_11 ;
  wire \Y_addr_reg_150_reg[3]_i_2_n_10 ;
  wire \Y_addr_reg_150_reg[3]_i_2_n_11 ;
  wire \Y_addr_reg_150_reg[3]_i_2_n_8 ;
  wire \Y_addr_reg_150_reg[3]_i_2_n_9 ;
  wire \Y_addr_reg_150_reg[7]_i_2_n_10 ;
  wire \Y_addr_reg_150_reg[7]_i_2_n_11 ;
  wire \Y_addr_reg_150_reg[7]_i_2_n_8 ;
  wire \Y_addr_reg_150_reg[7]_i_2_n_9 ;
  wire \ap_CS_fsm[1]_i_10_n_8 ;
  wire \ap_CS_fsm[1]_i_11_n_8 ;
  wire \ap_CS_fsm[1]_i_12_n_8 ;
  wire \ap_CS_fsm[1]_i_13_n_8 ;
  wire \ap_CS_fsm[1]_i_14_n_8 ;
  wire \ap_CS_fsm[1]_i_15_n_8 ;
  wire \ap_CS_fsm[1]_i_3_n_8 ;
  wire \ap_CS_fsm[1]_i_4_n_8 ;
  wire \ap_CS_fsm[1]_i_5_n_8 ;
  wire \ap_CS_fsm[1]_i_6_n_8 ;
  wire \ap_CS_fsm[1]_i_7_n_8 ;
  wire \ap_CS_fsm[1]_i_8_n_8 ;
  wire \ap_CS_fsm[1]_i_9_n_8 ;
  wire \ap_CS_fsm[28]_i_2_n_8 ;
  wire \ap_CS_fsm[52]_i_1_n_8 ;
  wire \ap_CS_fsm[8]_i_1__0_n_8 ;
  wire \ap_CS_fsm[8]_i_2_n_8 ;
  wire \ap_CS_fsm[8]_i_3_n_8 ;
  wire \ap_CS_fsm_reg_n_8_[0] ;
  wire \ap_CS_fsm_reg_n_8_[10] ;
  wire \ap_CS_fsm_reg_n_8_[15] ;
  wire \ap_CS_fsm_reg_n_8_[16] ;
  wire \ap_CS_fsm_reg_n_8_[17] ;
  wire \ap_CS_fsm_reg_n_8_[18] ;
  wire \ap_CS_fsm_reg_n_8_[23] ;
  wire \ap_CS_fsm_reg_n_8_[24] ;
  wire \ap_CS_fsm_reg_n_8_[25] ;
  wire \ap_CS_fsm_reg_n_8_[26] ;
  wire \ap_CS_fsm_reg_n_8_[39] ;
  wire \ap_CS_fsm_reg_n_8_[3] ;
  wire \ap_CS_fsm_reg_n_8_[40] ;
  wire \ap_CS_fsm_reg_n_8_[41] ;
  wire \ap_CS_fsm_reg_n_8_[42] ;
  wire \ap_CS_fsm_reg_n_8_[44] ;
  wire \ap_CS_fsm_reg_n_8_[45] ;
  wire \ap_CS_fsm_reg_n_8_[46] ;
  wire \ap_CS_fsm_reg_n_8_[47] ;
  wire \ap_CS_fsm_reg_n_8_[48] ;
  wire \ap_CS_fsm_reg_n_8_[4] ;
  wire \ap_CS_fsm_reg_n_8_[52] ;
  wire \ap_CS_fsm_reg_n_8_[53] ;
  wire \ap_CS_fsm_reg_n_8_[54] ;
  wire \ap_CS_fsm_reg_n_8_[8] ;
  wire \ap_CS_fsm_reg_n_8_[9] ;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [55:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm110_out;
  wire ap_NS_fsm113_out;
  wire ap_NS_fsm114_out;
  wire ap_NS_fsm124_out;
  wire ap_NS_fsm128_out;
  wire ap_NS_fsm133_out;
  wire ap_NS_fsm134_out;
  wire ap_clk;
  wire ap_done;
  wire ap_reg_ioackin_gmem1_ARREADY;
  wire ap_reg_ioackin_gmem1_ARREADY_i_1_n_8;
  wire ap_reg_ioackin_gmem1_AWREADY_reg_n_8;
  wire ap_reg_ioackin_gmem1_WREADY_i_1_n_8;
  wire ap_reg_ioackin_gmem1_WREADY_i_2_n_8;
  wire ap_reg_ioackin_gmem1_WREADY_reg_n_8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_read/rs_rreq/load_p2 ;
  wire [7:0]edge_val_1_i_reg_1318;
  wire \edge_val_1_i_reg_1318[0]_i_1_n_8 ;
  wire \edge_val_1_i_reg_1318[1]_i_1_n_8 ;
  wire \edge_val_1_i_reg_1318[1]_i_2_n_8 ;
  wire \edge_val_1_i_reg_1318[2]_i_1_n_8 ;
  wire \edge_val_1_i_reg_1318[3]_i_1_n_8 ;
  wire \edge_val_1_i_reg_1318[4]_i_1_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_10_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_11_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_12_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_13_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_14_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_15_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_16_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_18_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_19_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_20_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_21_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_25_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_26_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_27_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_28_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_29_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_30_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_31_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_32_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_34_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_35_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_36_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_37_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_38_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_39_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_3_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_40_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_41_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_43_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_44_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_45_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_46_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_47_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_48_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_49_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_4_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_50_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_52_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_53_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_54_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_55_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_56_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_57_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_58_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_59_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_61_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_62_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_63_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_64_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_65_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_66_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_67_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_68_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_70_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_71_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_72_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_73_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_74_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_75_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_76_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_77_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_78_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_79_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_7_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_80_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_81_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_82_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_83_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_84_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_85_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_86_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_87_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_88_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_89_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_8_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_90_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_91_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_92_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_93_n_8 ;
  wire \edge_val_1_i_reg_1318[5]_i_9_n_8 ;
  wire \edge_val_1_i_reg_1318[6]_i_2_n_8 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_22_n_10 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_22_n_11 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_22_n_9 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_23_n_10 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_23_n_11 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_23_n_9 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_24_n_10 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_24_n_11 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_24_n_8 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_24_n_9 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_33_n_10 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_33_n_11 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_33_n_8 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_33_n_9 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_42_n_10 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_42_n_11 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_42_n_8 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_42_n_9 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_51_n_10 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_51_n_11 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_51_n_8 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_51_n_9 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_5_n_10 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_5_n_11 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_5_n_9 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_60_n_10 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_60_n_11 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_60_n_8 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_60_n_9 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_69_n_10 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_69_n_11 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_69_n_8 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_69_n_9 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_6_n_10 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_6_n_11 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_6_n_8 ;
  wire \edge_val_1_i_reg_1318_reg[5]_i_6_n_9 ;
  wire [31:0]fourWide_1_fu_1079_p2;
  wire [31:0]fourWide_fu_178;
  wire [22:7]fullIndex_cast_fu_690_p1;
  wire [22:0]fullIndex_reg_1226;
  wire \fullIndex_reg_1226[0]_i_1_n_8 ;
  wire \fullIndex_reg_1226[8]_i_2_n_8 ;
  wire \fullIndex_reg_1226[8]_i_3_n_8 ;
  wire \fullIndex_reg_1226[8]_i_4_n_8 ;
  wire \fullIndex_reg_1226[8]_i_5_n_8 ;
  wire \fullIndex_reg_1226_reg[11]_i_1_n_10 ;
  wire \fullIndex_reg_1226_reg[11]_i_1_n_11 ;
  wire \fullIndex_reg_1226_reg[11]_i_1_n_8 ;
  wire \fullIndex_reg_1226_reg[11]_i_1_n_9 ;
  wire \fullIndex_reg_1226_reg[15]_i_1_n_10 ;
  wire \fullIndex_reg_1226_reg[15]_i_1_n_11 ;
  wire \fullIndex_reg_1226_reg[15]_i_1_n_8 ;
  wire \fullIndex_reg_1226_reg[15]_i_1_n_9 ;
  wire \fullIndex_reg_1226_reg[19]_i_1_n_10 ;
  wire \fullIndex_reg_1226_reg[19]_i_1_n_11 ;
  wire \fullIndex_reg_1226_reg[19]_i_1_n_9 ;
  wire \fullIndex_reg_1226_reg[8]_i_1_n_10 ;
  wire \fullIndex_reg_1226_reg[8]_i_1_n_11 ;
  wire \fullIndex_reg_1226_reg[8]_i_1_n_8 ;
  wire \fullIndex_reg_1226_reg[8]_i_1_n_9 ;
  wire g0_b1__0_n_8;
  wire g0_b2__0_n_8;
  wire gmem0_ARREADY;
  wire gmem0_ARVALID;
  wire [7:0]gmem0_RDATA;
  wire gmem0_RREADY;
  wire gmem0_RVALID;
  wire gmem1_BVALID;
  wire [7:0]gmem1_RDATA;
  wire gmem1_RREADY;
  wire [29:0]gmem1_addr_4_reg_1216_reg__0;
  wire [29:0]gmem1_addr_5_reg_1259;
  wire gmem1_addr_5_reg_12590;
  wire \gmem1_addr_5_reg_1259[11]_i_2_n_8 ;
  wire \gmem1_addr_5_reg_1259[11]_i_3_n_8 ;
  wire \gmem1_addr_5_reg_1259[11]_i_4_n_8 ;
  wire \gmem1_addr_5_reg_1259[11]_i_5_n_8 ;
  wire \gmem1_addr_5_reg_1259[15]_i_2_n_8 ;
  wire \gmem1_addr_5_reg_1259[15]_i_3_n_8 ;
  wire \gmem1_addr_5_reg_1259[15]_i_4_n_8 ;
  wire \gmem1_addr_5_reg_1259[15]_i_5_n_8 ;
  wire \gmem1_addr_5_reg_1259[19]_i_2_n_8 ;
  wire \gmem1_addr_5_reg_1259[19]_i_3_n_8 ;
  wire \gmem1_addr_5_reg_1259[19]_i_4_n_8 ;
  wire \gmem1_addr_5_reg_1259[19]_i_5_n_8 ;
  wire \gmem1_addr_5_reg_1259[23]_i_2_n_8 ;
  wire \gmem1_addr_5_reg_1259[23]_i_3_n_8 ;
  wire \gmem1_addr_5_reg_1259[23]_i_4_n_8 ;
  wire \gmem1_addr_5_reg_1259[23]_i_5_n_8 ;
  wire \gmem1_addr_5_reg_1259[23]_i_6_n_8 ;
  wire \gmem1_addr_5_reg_1259[27]_i_2_n_8 ;
  wire \gmem1_addr_5_reg_1259[27]_i_3_n_8 ;
  wire \gmem1_addr_5_reg_1259[27]_i_4_n_8 ;
  wire \gmem1_addr_5_reg_1259[27]_i_5_n_8 ;
  wire \gmem1_addr_5_reg_1259[29]_i_2_n_8 ;
  wire \gmem1_addr_5_reg_1259[29]_i_3_n_8 ;
  wire \gmem1_addr_5_reg_1259[3]_i_2_n_8 ;
  wire \gmem1_addr_5_reg_1259[3]_i_3_n_8 ;
  wire \gmem1_addr_5_reg_1259[3]_i_4_n_8 ;
  wire \gmem1_addr_5_reg_1259[3]_i_5_n_8 ;
  wire \gmem1_addr_5_reg_1259[7]_i_2_n_8 ;
  wire \gmem1_addr_5_reg_1259[7]_i_3_n_8 ;
  wire \gmem1_addr_5_reg_1259[7]_i_4_n_8 ;
  wire \gmem1_addr_5_reg_1259[7]_i_5_n_8 ;
  wire \gmem1_addr_5_reg_1259_reg[11]_i_1_n_10 ;
  wire \gmem1_addr_5_reg_1259_reg[11]_i_1_n_11 ;
  wire \gmem1_addr_5_reg_1259_reg[11]_i_1_n_8 ;
  wire \gmem1_addr_5_reg_1259_reg[11]_i_1_n_9 ;
  wire \gmem1_addr_5_reg_1259_reg[15]_i_1_n_10 ;
  wire \gmem1_addr_5_reg_1259_reg[15]_i_1_n_11 ;
  wire \gmem1_addr_5_reg_1259_reg[15]_i_1_n_8 ;
  wire \gmem1_addr_5_reg_1259_reg[15]_i_1_n_9 ;
  wire \gmem1_addr_5_reg_1259_reg[19]_i_1_n_10 ;
  wire \gmem1_addr_5_reg_1259_reg[19]_i_1_n_11 ;
  wire \gmem1_addr_5_reg_1259_reg[19]_i_1_n_8 ;
  wire \gmem1_addr_5_reg_1259_reg[19]_i_1_n_9 ;
  wire \gmem1_addr_5_reg_1259_reg[23]_i_1_n_10 ;
  wire \gmem1_addr_5_reg_1259_reg[23]_i_1_n_11 ;
  wire \gmem1_addr_5_reg_1259_reg[23]_i_1_n_8 ;
  wire \gmem1_addr_5_reg_1259_reg[23]_i_1_n_9 ;
  wire \gmem1_addr_5_reg_1259_reg[27]_i_1_n_10 ;
  wire \gmem1_addr_5_reg_1259_reg[27]_i_1_n_11 ;
  wire \gmem1_addr_5_reg_1259_reg[27]_i_1_n_8 ;
  wire \gmem1_addr_5_reg_1259_reg[27]_i_1_n_9 ;
  wire \gmem1_addr_5_reg_1259_reg[29]_i_1_n_11 ;
  wire \gmem1_addr_5_reg_1259_reg[3]_i_1_n_10 ;
  wire \gmem1_addr_5_reg_1259_reg[3]_i_1_n_11 ;
  wire \gmem1_addr_5_reg_1259_reg[3]_i_1_n_8 ;
  wire \gmem1_addr_5_reg_1259_reg[3]_i_1_n_9 ;
  wire \gmem1_addr_5_reg_1259_reg[7]_i_1_n_10 ;
  wire \gmem1_addr_5_reg_1259_reg[7]_i_1_n_11 ;
  wire \gmem1_addr_5_reg_1259_reg[7]_i_1_n_8 ;
  wire \gmem1_addr_5_reg_1259_reg[7]_i_1_n_9 ;
  wire grp_getVal_fu_484_ap_start_reg;
  wire [31:0]grp_getVal_fu_484_m_axi_Y_ARADDR;
  wire grp_getVal_fu_484_n_16;
  wire \i1_reg_335[0]_i_4_n_8 ;
  wire [15:0]i1_reg_335_reg;
  wire \i1_reg_335_reg[0]_i_3_n_10 ;
  wire \i1_reg_335_reg[0]_i_3_n_11 ;
  wire \i1_reg_335_reg[0]_i_3_n_12 ;
  wire \i1_reg_335_reg[0]_i_3_n_13 ;
  wire \i1_reg_335_reg[0]_i_3_n_14 ;
  wire \i1_reg_335_reg[0]_i_3_n_15 ;
  wire \i1_reg_335_reg[0]_i_3_n_8 ;
  wire \i1_reg_335_reg[0]_i_3_n_9 ;
  wire \i1_reg_335_reg[12]_i_1_n_10 ;
  wire \i1_reg_335_reg[12]_i_1_n_11 ;
  wire \i1_reg_335_reg[12]_i_1_n_12 ;
  wire \i1_reg_335_reg[12]_i_1_n_13 ;
  wire \i1_reg_335_reg[12]_i_1_n_14 ;
  wire \i1_reg_335_reg[12]_i_1_n_15 ;
  wire \i1_reg_335_reg[12]_i_1_n_9 ;
  wire \i1_reg_335_reg[4]_i_1_n_10 ;
  wire \i1_reg_335_reg[4]_i_1_n_11 ;
  wire \i1_reg_335_reg[4]_i_1_n_12 ;
  wire \i1_reg_335_reg[4]_i_1_n_13 ;
  wire \i1_reg_335_reg[4]_i_1_n_14 ;
  wire \i1_reg_335_reg[4]_i_1_n_15 ;
  wire \i1_reg_335_reg[4]_i_1_n_8 ;
  wire \i1_reg_335_reg[4]_i_1_n_9 ;
  wire \i1_reg_335_reg[8]_i_1_n_10 ;
  wire \i1_reg_335_reg[8]_i_1_n_11 ;
  wire \i1_reg_335_reg[8]_i_1_n_12 ;
  wire \i1_reg_335_reg[8]_i_1_n_13 ;
  wire \i1_reg_335_reg[8]_i_1_n_14 ;
  wire \i1_reg_335_reg[8]_i_1_n_15 ;
  wire \i1_reg_335_reg[8]_i_1_n_8 ;
  wire \i1_reg_335_reg[8]_i_1_n_9 ;
  wire i2_reg_346;
  wire \i2_reg_346_reg_n_8_[10] ;
  wire \i2_reg_346_reg_n_8_[11] ;
  wire \i2_reg_346_reg_n_8_[12] ;
  wire \i2_reg_346_reg_n_8_[13] ;
  wire \i2_reg_346_reg_n_8_[14] ;
  wire \i2_reg_346_reg_n_8_[15] ;
  wire \i2_reg_346_reg_n_8_[16] ;
  wire \i2_reg_346_reg_n_8_[17] ;
  wire \i2_reg_346_reg_n_8_[18] ;
  wire \i2_reg_346_reg_n_8_[19] ;
  wire \i2_reg_346_reg_n_8_[20] ;
  wire \i2_reg_346_reg_n_8_[6] ;
  wire \i2_reg_346_reg_n_8_[7] ;
  wire \i2_reg_346_reg_n_8_[8] ;
  wire \i2_reg_346_reg_n_8_[9] ;
  wire [20:0]i3_reg_357;
  wire \i4_reg_368[10]_i_1_n_8 ;
  wire \i4_reg_368[10]_i_4_n_8 ;
  wire \i4_reg_368[10]_i_5_n_8 ;
  wire \i4_reg_368[2]_i_1_n_8 ;
  wire \i4_reg_368[3]_i_1_n_8 ;
  wire \i4_reg_368[4]_i_1_n_8 ;
  wire \i4_reg_368[5]_i_1_n_8 ;
  wire \i4_reg_368[6]_i_1_n_8 ;
  wire \i4_reg_368[7]_i_1_n_8 ;
  wire \i4_reg_368[8]_i_1_n_8 ;
  wire [10:0]i4_reg_368_reg__0;
  wire i5_reg_462;
  wire \i5_reg_462_reg_n_8_[0] ;
  wire \i5_reg_462_reg_n_8_[10] ;
  wire \i5_reg_462_reg_n_8_[11] ;
  wire \i5_reg_462_reg_n_8_[12] ;
  wire \i5_reg_462_reg_n_8_[13] ;
  wire \i5_reg_462_reg_n_8_[14] ;
  wire \i5_reg_462_reg_n_8_[15] ;
  wire \i5_reg_462_reg_n_8_[16] ;
  wire \i5_reg_462_reg_n_8_[17] ;
  wire \i5_reg_462_reg_n_8_[18] ;
  wire \i5_reg_462_reg_n_8_[19] ;
  wire \i5_reg_462_reg_n_8_[1] ;
  wire \i5_reg_462_reg_n_8_[20] ;
  wire \i5_reg_462_reg_n_8_[2] ;
  wire \i5_reg_462_reg_n_8_[3] ;
  wire \i5_reg_462_reg_n_8_[4] ;
  wire \i5_reg_462_reg_n_8_[5] ;
  wire \i5_reg_462_reg_n_8_[6] ;
  wire \i5_reg_462_reg_n_8_[7] ;
  wire \i5_reg_462_reg_n_8_[8] ;
  wire \i5_reg_462_reg_n_8_[9] ;
  wire i_0_i_reg_416;
  wire [10:0]i_1_fu_534_p2;
  wire [20:6]i_3_fu_582_p2;
  wire [20:6]i_3_reg_1172;
  wire i_3_reg_11720;
  wire \i_3_reg_1172[13]_i_2_n_8 ;
  wire \i_3_reg_1172[20]_i_3_n_8 ;
  wire \i_3_reg_1172[20]_i_4_n_8 ;
  wire \i_3_reg_1172[9]_i_2_n_8 ;
  wire \i_3_reg_1172[9]_i_3_n_8 ;
  wire \i_3_reg_1172[9]_i_4_n_8 ;
  wire \i_3_reg_1172_reg[13]_i_1_n_10 ;
  wire \i_3_reg_1172_reg[13]_i_1_n_11 ;
  wire \i_3_reg_1172_reg[13]_i_1_n_8 ;
  wire \i_3_reg_1172_reg[13]_i_1_n_9 ;
  wire \i_3_reg_1172_reg[17]_i_1_n_10 ;
  wire \i_3_reg_1172_reg[17]_i_1_n_11 ;
  wire \i_3_reg_1172_reg[17]_i_1_n_8 ;
  wire \i_3_reg_1172_reg[17]_i_1_n_9 ;
  wire \i_3_reg_1172_reg[20]_i_2_n_10 ;
  wire \i_3_reg_1172_reg[20]_i_2_n_11 ;
  wire \i_3_reg_1172_reg[9]_i_1_n_10 ;
  wire \i_3_reg_1172_reg[9]_i_1_n_11 ;
  wire \i_3_reg_1172_reg[9]_i_1_n_8 ;
  wire \i_3_reg_1172_reg[9]_i_1_n_9 ;
  wire [20:6]i_4_fu_613_p2;
  wire [20:0]i_4_reg_1191;
  wire i_4_reg_11910;
  wire \i_4_reg_1191[13]_i_2_n_8 ;
  wire \i_4_reg_1191[20]_i_3_n_8 ;
  wire \i_4_reg_1191[20]_i_4_n_8 ;
  wire \i_4_reg_1191[9]_i_2_n_8 ;
  wire \i_4_reg_1191[9]_i_3_n_8 ;
  wire \i_4_reg_1191[9]_i_4_n_8 ;
  wire \i_4_reg_1191_reg[13]_i_1_n_10 ;
  wire \i_4_reg_1191_reg[13]_i_1_n_11 ;
  wire \i_4_reg_1191_reg[13]_i_1_n_8 ;
  wire \i_4_reg_1191_reg[13]_i_1_n_9 ;
  wire \i_4_reg_1191_reg[17]_i_1_n_10 ;
  wire \i_4_reg_1191_reg[17]_i_1_n_11 ;
  wire \i_4_reg_1191_reg[17]_i_1_n_8 ;
  wire \i_4_reg_1191_reg[17]_i_1_n_9 ;
  wire \i_4_reg_1191_reg[20]_i_2_n_10 ;
  wire \i_4_reg_1191_reg[20]_i_2_n_11 ;
  wire \i_4_reg_1191_reg[9]_i_1_n_10 ;
  wire \i_4_reg_1191_reg[9]_i_1_n_11 ;
  wire \i_4_reg_1191_reg[9]_i_1_n_8 ;
  wire \i_4_reg_1191_reg[9]_i_1_n_9 ;
  wire [10:0]i_5_fu_694_p2;
  wire [20:0]i_6_fu_914_p2;
  wire [20:0]i_6_reg_1326;
  wire i_6_reg_13260;
  wire \i_6_reg_1326_reg[12]_i_1_n_10 ;
  wire \i_6_reg_1326_reg[12]_i_1_n_11 ;
  wire \i_6_reg_1326_reg[12]_i_1_n_8 ;
  wire \i_6_reg_1326_reg[12]_i_1_n_9 ;
  wire \i_6_reg_1326_reg[16]_i_1_n_10 ;
  wire \i_6_reg_1326_reg[16]_i_1_n_11 ;
  wire \i_6_reg_1326_reg[16]_i_1_n_8 ;
  wire \i_6_reg_1326_reg[16]_i_1_n_9 ;
  wire \i_6_reg_1326_reg[20]_i_2_n_10 ;
  wire \i_6_reg_1326_reg[20]_i_2_n_11 ;
  wire \i_6_reg_1326_reg[20]_i_2_n_9 ;
  wire \i_6_reg_1326_reg[4]_i_1_n_10 ;
  wire \i_6_reg_1326_reg[4]_i_1_n_11 ;
  wire \i_6_reg_1326_reg[4]_i_1_n_8 ;
  wire \i_6_reg_1326_reg[4]_i_1_n_9 ;
  wire \i_6_reg_1326_reg[8]_i_1_n_10 ;
  wire \i_6_reg_1326_reg[8]_i_1_n_11 ;
  wire \i_6_reg_1326_reg[8]_i_1_n_8 ;
  wire \i_6_reg_1326_reg[8]_i_1_n_9 ;
  wire [1:0]i_7_fu_706_p2;
  wire [1:0]i_7_reg_1244;
  wire \i_7_reg_1244[0]_i_1_n_8 ;
  wire \i_7_reg_1244[1]_i_1_n_8 ;
  wire i_reg_324;
  wire \i_reg_324[10]_i_4_n_8 ;
  wire [10:0]i_reg_324_reg__0;
  wire [31:0]inter_pix;
  wire [31:0]inter_pix_read_reg_1106;
  wire interrupt;
  wire j6_reg_4730;
  wire \j6_reg_473_reg_n_8_[2] ;
  wire [1:0]j_0_i_reg_451;
  wire \j_0_i_reg_451[0]_i_1_n_8 ;
  wire \j_0_i_reg_451[1]_i_1_n_8 ;
  wire [10:0]j_2_fu_758_p2;
  wire [10:0]j_2_reg_1265;
  wire \j_2_reg_1265[10]_i_3_n_8 ;
  wire [0:0]j_3_fu_770_p2;
  wire [1:0]j_3_reg_1273;
  wire \j_3_reg_1273[0]_i_1_n_8 ;
  wire \j_3_reg_1273[1]_i_1_n_8 ;
  wire j_reg_380;
  wire \j_reg_380_reg_n_8_[0] ;
  wire \j_reg_380_reg_n_8_[10] ;
  wire \j_reg_380_reg_n_8_[1] ;
  wire \j_reg_380_reg_n_8_[2] ;
  wire \j_reg_380_reg_n_8_[3] ;
  wire \j_reg_380_reg_n_8_[4] ;
  wire \j_reg_380_reg_n_8_[5] ;
  wire \j_reg_380_reg_n_8_[6] ;
  wire \j_reg_380_reg_n_8_[7] ;
  wire \j_reg_380_reg_n_8_[8] ;
  wire \j_reg_380_reg_n_8_[9] ;
  wire [31:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:2]\^m_axi_gmem1_AWADDR ;
  wire [3:0]\^m_axi_gmem1_AWLEN ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [31:2]out_pix;
  wire [29:0]out_pix3_reg_1111;
  wire [29:0]out_pix4_sum1_fu_577_p2;
  wire [29:0]out_pix4_sum1_reg_1167;
  wire \out_pix4_sum1_reg_1167[11]_i_2_n_8 ;
  wire \out_pix4_sum1_reg_1167[11]_i_3_n_8 ;
  wire \out_pix4_sum1_reg_1167[11]_i_4_n_8 ;
  wire \out_pix4_sum1_reg_1167[11]_i_5_n_8 ;
  wire \out_pix4_sum1_reg_1167[15]_i_2_n_8 ;
  wire \out_pix4_sum1_reg_1167[15]_i_3_n_8 ;
  wire \out_pix4_sum1_reg_1167[15]_i_4_n_8 ;
  wire \out_pix4_sum1_reg_1167[15]_i_5_n_8 ;
  wire \out_pix4_sum1_reg_1167[19]_i_2_n_8 ;
  wire \out_pix4_sum1_reg_1167[19]_i_3_n_8 ;
  wire \out_pix4_sum1_reg_1167[19]_i_4_n_8 ;
  wire \out_pix4_sum1_reg_1167[19]_i_5_n_8 ;
  wire \out_pix4_sum1_reg_1167[23]_i_2_n_8 ;
  wire \out_pix4_sum1_reg_1167[3]_i_2_n_8 ;
  wire \out_pix4_sum1_reg_1167[3]_i_3_n_8 ;
  wire \out_pix4_sum1_reg_1167[3]_i_4_n_8 ;
  wire \out_pix4_sum1_reg_1167[3]_i_5_n_8 ;
  wire \out_pix4_sum1_reg_1167[7]_i_2_n_8 ;
  wire \out_pix4_sum1_reg_1167[7]_i_3_n_8 ;
  wire \out_pix4_sum1_reg_1167[7]_i_4_n_8 ;
  wire \out_pix4_sum1_reg_1167[7]_i_5_n_8 ;
  wire \out_pix4_sum1_reg_1167_reg[11]_i_1_n_10 ;
  wire \out_pix4_sum1_reg_1167_reg[11]_i_1_n_11 ;
  wire \out_pix4_sum1_reg_1167_reg[11]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1167_reg[11]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1167_reg[15]_i_1_n_10 ;
  wire \out_pix4_sum1_reg_1167_reg[15]_i_1_n_11 ;
  wire \out_pix4_sum1_reg_1167_reg[15]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1167_reg[15]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1167_reg[19]_i_1_n_10 ;
  wire \out_pix4_sum1_reg_1167_reg[19]_i_1_n_11 ;
  wire \out_pix4_sum1_reg_1167_reg[19]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1167_reg[19]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1167_reg[23]_i_1_n_10 ;
  wire \out_pix4_sum1_reg_1167_reg[23]_i_1_n_11 ;
  wire \out_pix4_sum1_reg_1167_reg[23]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1167_reg[23]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1167_reg[27]_i_1_n_10 ;
  wire \out_pix4_sum1_reg_1167_reg[27]_i_1_n_11 ;
  wire \out_pix4_sum1_reg_1167_reg[27]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1167_reg[27]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1167_reg[29]_i_1_n_11 ;
  wire \out_pix4_sum1_reg_1167_reg[3]_i_1_n_10 ;
  wire \out_pix4_sum1_reg_1167_reg[3]_i_1_n_11 ;
  wire \out_pix4_sum1_reg_1167_reg[3]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1167_reg[3]_i_1_n_9 ;
  wire \out_pix4_sum1_reg_1167_reg[7]_i_1_n_10 ;
  wire \out_pix4_sum1_reg_1167_reg[7]_i_1_n_11 ;
  wire \out_pix4_sum1_reg_1167_reg[7]_i_1_n_8 ;
  wire \out_pix4_sum1_reg_1167_reg[7]_i_1_n_9 ;
  wire [29:0]out_pix4_sum2_fu_608_p2;
  wire [29:0]out_pix4_sum2_reg_1186;
  wire \out_pix4_sum2_reg_1186[11]_i_2_n_8 ;
  wire \out_pix4_sum2_reg_1186[11]_i_3_n_8 ;
  wire \out_pix4_sum2_reg_1186[11]_i_4_n_8 ;
  wire \out_pix4_sum2_reg_1186[11]_i_5_n_8 ;
  wire \out_pix4_sum2_reg_1186[15]_i_2_n_8 ;
  wire \out_pix4_sum2_reg_1186[15]_i_3_n_8 ;
  wire \out_pix4_sum2_reg_1186[15]_i_4_n_8 ;
  wire \out_pix4_sum2_reg_1186[15]_i_5_n_8 ;
  wire \out_pix4_sum2_reg_1186[19]_i_2_n_8 ;
  wire \out_pix4_sum2_reg_1186[19]_i_3_n_8 ;
  wire \out_pix4_sum2_reg_1186[19]_i_4_n_8 ;
  wire \out_pix4_sum2_reg_1186[19]_i_5_n_8 ;
  wire \out_pix4_sum2_reg_1186[23]_i_2_n_8 ;
  wire \out_pix4_sum2_reg_1186[3]_i_2_n_8 ;
  wire \out_pix4_sum2_reg_1186[3]_i_3_n_8 ;
  wire \out_pix4_sum2_reg_1186[3]_i_4_n_8 ;
  wire \out_pix4_sum2_reg_1186[3]_i_5_n_8 ;
  wire \out_pix4_sum2_reg_1186[7]_i_2_n_8 ;
  wire \out_pix4_sum2_reg_1186[7]_i_3_n_8 ;
  wire \out_pix4_sum2_reg_1186[7]_i_4_n_8 ;
  wire \out_pix4_sum2_reg_1186[7]_i_5_n_8 ;
  wire \out_pix4_sum2_reg_1186_reg[11]_i_1_n_10 ;
  wire \out_pix4_sum2_reg_1186_reg[11]_i_1_n_11 ;
  wire \out_pix4_sum2_reg_1186_reg[11]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1186_reg[11]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1186_reg[15]_i_1_n_10 ;
  wire \out_pix4_sum2_reg_1186_reg[15]_i_1_n_11 ;
  wire \out_pix4_sum2_reg_1186_reg[15]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1186_reg[15]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1186_reg[19]_i_1_n_10 ;
  wire \out_pix4_sum2_reg_1186_reg[19]_i_1_n_11 ;
  wire \out_pix4_sum2_reg_1186_reg[19]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1186_reg[19]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1186_reg[23]_i_1_n_10 ;
  wire \out_pix4_sum2_reg_1186_reg[23]_i_1_n_11 ;
  wire \out_pix4_sum2_reg_1186_reg[23]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1186_reg[23]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1186_reg[27]_i_1_n_10 ;
  wire \out_pix4_sum2_reg_1186_reg[27]_i_1_n_11 ;
  wire \out_pix4_sum2_reg_1186_reg[27]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1186_reg[27]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1186_reg[29]_i_1_n_11 ;
  wire \out_pix4_sum2_reg_1186_reg[3]_i_1_n_10 ;
  wire \out_pix4_sum2_reg_1186_reg[3]_i_1_n_11 ;
  wire \out_pix4_sum2_reg_1186_reg[3]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1186_reg[3]_i_1_n_9 ;
  wire \out_pix4_sum2_reg_1186_reg[7]_i_1_n_10 ;
  wire \out_pix4_sum2_reg_1186_reg[7]_i_1_n_11 ;
  wire \out_pix4_sum2_reg_1186_reg[7]_i_1_n_8 ;
  wire \out_pix4_sum2_reg_1186_reg[7]_i_1_n_9 ;
  wire [29:6]out_pix4_sum6_fu_540_p2;
  wire [29:0]out_pix4_sum6_reg_1145;
  wire \out_pix4_sum6_reg_1145[13]_i_2_n_8 ;
  wire \out_pix4_sum6_reg_1145[13]_i_3_n_8 ;
  wire \out_pix4_sum6_reg_1145[13]_i_4_n_8 ;
  wire \out_pix4_sum6_reg_1145[17]_i_2_n_8 ;
  wire \out_pix4_sum6_reg_1145[17]_i_3_n_8 ;
  wire \out_pix4_sum6_reg_1145[17]_i_4_n_8 ;
  wire \out_pix4_sum6_reg_1145[21]_i_2_n_8 ;
  wire \out_pix4_sum6_reg_1145[21]_i_3_n_8 ;
  wire \out_pix4_sum6_reg_1145[21]_i_4_n_8 ;
  wire \out_pix4_sum6_reg_1145[9]_i_2_n_8 ;
  wire \out_pix4_sum6_reg_1145_reg[13]_i_1_n_10 ;
  wire \out_pix4_sum6_reg_1145_reg[13]_i_1_n_11 ;
  wire \out_pix4_sum6_reg_1145_reg[13]_i_1_n_8 ;
  wire \out_pix4_sum6_reg_1145_reg[13]_i_1_n_9 ;
  wire \out_pix4_sum6_reg_1145_reg[17]_i_1_n_10 ;
  wire \out_pix4_sum6_reg_1145_reg[17]_i_1_n_11 ;
  wire \out_pix4_sum6_reg_1145_reg[17]_i_1_n_8 ;
  wire \out_pix4_sum6_reg_1145_reg[17]_i_1_n_9 ;
  wire \out_pix4_sum6_reg_1145_reg[21]_i_1_n_10 ;
  wire \out_pix4_sum6_reg_1145_reg[21]_i_1_n_11 ;
  wire \out_pix4_sum6_reg_1145_reg[21]_i_1_n_8 ;
  wire \out_pix4_sum6_reg_1145_reg[21]_i_1_n_9 ;
  wire \out_pix4_sum6_reg_1145_reg[25]_i_1_n_10 ;
  wire \out_pix4_sum6_reg_1145_reg[25]_i_1_n_11 ;
  wire \out_pix4_sum6_reg_1145_reg[25]_i_1_n_8 ;
  wire \out_pix4_sum6_reg_1145_reg[25]_i_1_n_9 ;
  wire \out_pix4_sum6_reg_1145_reg[29]_i_1_n_10 ;
  wire \out_pix4_sum6_reg_1145_reg[29]_i_1_n_11 ;
  wire \out_pix4_sum6_reg_1145_reg[29]_i_1_n_9 ;
  wire \out_pix4_sum6_reg_1145_reg[9]_i_1_n_10 ;
  wire \out_pix4_sum6_reg_1145_reg[9]_i_1_n_11 ;
  wire \out_pix4_sum6_reg_1145_reg[9]_i_1_n_8 ;
  wire \out_pix4_sum6_reg_1145_reg[9]_i_1_n_9 ;
  wire [29:0]out_pix4_sum8_fu_743_p2;
  wire [15:0]p_0_in;
  wire p_3_in;
  wire [3:2]p_shl5_cast_fu_730_p1;
  wire reg_4980;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sobel_filter_gmem1_m_axi_U_n_10;
  wire sobel_filter_gmem1_m_axi_U_n_11;
  wire sobel_filter_gmem1_m_axi_U_n_12;
  wire sobel_filter_gmem1_m_axi_U_n_13;
  wire sobel_filter_gmem1_m_axi_U_n_14;
  wire sobel_filter_gmem1_m_axi_U_n_41;
  wire sobel_filter_gmem1_m_axi_U_n_43;
  wire sobel_filter_gmem1_m_axi_U_n_46;
  wire sobel_filter_gmem1_m_axi_U_n_51;
  wire sobel_filter_gmem1_m_axi_U_n_52;
  wire sobel_filter_gmem1_m_axi_U_n_53;
  wire sobel_filter_gmem1_m_axi_U_n_54;
  wire sobel_filter_gmem1_m_axi_U_n_55;
  wire sobel_filter_gmem1_m_axi_U_n_56;
  wire sobel_filter_gmem1_m_axi_U_n_57;
  wire sobel_filter_gmem1_m_axi_U_n_60;
  wire sobel_filter_gmem1_m_axi_U_n_62;
  wire sobel_filter_gmem1_m_axi_U_n_63;
  wire sobel_filter_gmem1_m_axi_U_n_65;
  wire sobel_filter_gmem1_m_axi_U_n_67;
  wire sobel_filter_gmem1_m_axi_U_n_8;
  wire sobel_filter_mac_bkb_U7_n_10;
  wire sobel_filter_mac_bkb_U7_n_12;
  wire sobel_filter_mac_bkb_U7_n_13;
  wire sobel_filter_mac_bkb_U7_n_15;
  wire sobel_filter_mac_bkb_U7_n_16;
  wire sobel_filter_mac_bkb_U7_n_17;
  wire sobel_filter_mac_bkb_U7_n_18;
  wire sobel_filter_mac_bkb_U7_n_19;
  wire sobel_filter_mac_bkb_U7_n_20;
  wire sobel_filter_mac_bkb_U7_n_21;
  wire sobel_filter_mac_bkb_U7_n_22;
  wire sobel_filter_mac_bkb_U7_n_23;
  wire sobel_filter_mac_bkb_U7_n_24;
  wire sobel_filter_mac_bkb_U7_n_25;
  wire sobel_filter_mac_bkb_U7_n_26;
  wire sobel_filter_mac_bkb_U7_n_27;
  wire sobel_filter_mac_bkb_U7_n_28;
  wire sobel_filter_mac_bkb_U7_n_29;
  wire sobel_filter_mac_bkb_U7_n_30;
  wire sobel_filter_mac_bkb_U7_n_31;
  wire sobel_filter_mac_bkb_U7_n_32;
  wire sobel_filter_mac_bkb_U7_n_33;
  wire sobel_filter_mac_bkb_U7_n_34;
  wire sobel_filter_mac_bkb_U7_n_35;
  wire sobel_filter_mac_bkb_U7_n_36;
  wire sobel_filter_mac_bkb_U7_n_37;
  wire sobel_filter_mac_bkb_U7_n_38;
  wire sobel_filter_mac_bkb_U7_n_39;
  wire sobel_filter_mac_bkb_U7_n_40;
  wire sobel_filter_mac_bkb_U7_n_41;
  wire sobel_filter_mac_bkb_U7_n_42;
  wire sobel_filter_mac_bkb_U7_n_43;
  wire sobel_filter_mac_bkb_U7_n_44;
  wire sobel_filter_mac_bkb_U7_n_45;
  wire sobel_filter_mac_bkb_U7_n_46;
  wire sobel_filter_mac_bkb_U7_n_9;
  wire [4:3]tmp_11_fu_960_p1;
  wire [7:0]tmp_16_fu_858_p2;
  wire [1:0]tmp_18_reg_1249;
  wire \tmp_18_reg_1249[1]_i_1_n_8 ;
  wire [1:1]tmp_23_fu_776_p2;
  wire [1:0]tmp_23_reg_1278;
  wire [29:0]tmp_25_cast1_reg_1124;
  wire [22:7]tmp_2_reg_1205;
  wire \tmp_2_reg_1205[13]_i_2_n_8 ;
  wire \tmp_2_reg_1205[13]_i_3_n_8 ;
  wire \tmp_2_reg_1205[13]_i_4_n_8 ;
  wire \tmp_2_reg_1205[13]_i_5_n_8 ;
  wire \tmp_2_reg_1205[17]_i_2_n_8 ;
  wire \tmp_2_reg_1205[17]_i_3_n_8 ;
  wire \tmp_2_reg_1205[17]_i_4_n_8 ;
  wire \tmp_2_reg_1205[17]_i_5_n_8 ;
  wire \tmp_2_reg_1205[21]_i_2_n_8 ;
  wire \tmp_2_reg_1205[21]_i_3_n_8 ;
  wire \tmp_2_reg_1205[21]_i_4_n_8 ;
  wire \tmp_2_reg_1205[21]_i_5_n_8 ;
  wire \tmp_2_reg_1205[22]_i_1_n_8 ;
  wire \tmp_2_reg_1205[9]_i_2_n_8 ;
  wire \tmp_2_reg_1205[9]_i_3_n_8 ;
  wire \tmp_2_reg_1205[9]_i_4_n_8 ;
  wire \tmp_2_reg_1205_reg[13]_i_1_n_10 ;
  wire \tmp_2_reg_1205_reg[13]_i_1_n_11 ;
  wire \tmp_2_reg_1205_reg[13]_i_1_n_8 ;
  wire \tmp_2_reg_1205_reg[13]_i_1_n_9 ;
  wire \tmp_2_reg_1205_reg[17]_i_1_n_10 ;
  wire \tmp_2_reg_1205_reg[17]_i_1_n_11 ;
  wire \tmp_2_reg_1205_reg[17]_i_1_n_8 ;
  wire \tmp_2_reg_1205_reg[17]_i_1_n_9 ;
  wire \tmp_2_reg_1205_reg[21]_i_1_n_10 ;
  wire \tmp_2_reg_1205_reg[21]_i_1_n_11 ;
  wire \tmp_2_reg_1205_reg[21]_i_1_n_8 ;
  wire \tmp_2_reg_1205_reg[21]_i_1_n_9 ;
  wire \tmp_2_reg_1205_reg[9]_i_1_n_10 ;
  wire \tmp_2_reg_1205_reg[9]_i_1_n_11 ;
  wire \tmp_2_reg_1205_reg[9]_i_1_n_8 ;
  wire \tmp_2_reg_1205_reg[9]_i_1_n_9 ;
  wire [3:2]tmp_35_fu_734_p2;
  wire [3:0]tmp_35_reg_1254;
  wire [3:0]tmp_37_fu_786_p2;
  wire [3:0]tmp_37_reg_1283;
  wire [22:0]tmp_cast_fu_126_p1;
  wire [7:0]val_reg_1331;
  wire \x_weight_0_i_reg_404_reg_n_8_[0] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[10] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[11] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[12] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[13] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[14] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[15] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[16] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[17] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[18] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[19] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[1] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[20] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[21] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[22] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[23] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[24] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[25] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[26] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[27] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[28] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[29] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[2] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[30] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[31] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[3] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[4] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[5] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[6] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[7] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[8] ;
  wire \x_weight_0_i_reg_404_reg_n_8_[9] ;
  wire [31:0]x_weight_1_i_reg_439;
  wire x_weight_reg_1308_reg_i_10_n_8;
  wire x_weight_reg_1308_reg_i_11_n_8;
  wire x_weight_reg_1308_reg_i_12_n_8;
  wire x_weight_reg_1308_reg_i_13_n_8;
  wire x_weight_reg_1308_reg_i_14_n_8;
  wire x_weight_reg_1308_reg_i_15_n_8;
  wire x_weight_reg_1308_reg_i_16_n_8;
  wire x_weight_reg_1308_reg_i_17_n_8;
  wire x_weight_reg_1308_reg_i_18_n_8;
  wire x_weight_reg_1308_reg_i_19_n_8;
  wire x_weight_reg_1308_reg_i_1_n_8;
  wire x_weight_reg_1308_reg_i_20_n_8;
  wire x_weight_reg_1308_reg_i_21_n_8;
  wire x_weight_reg_1308_reg_i_22_n_8;
  wire x_weight_reg_1308_reg_i_23_n_8;
  wire x_weight_reg_1308_reg_i_24_n_8;
  wire x_weight_reg_1308_reg_i_25_n_8;
  wire x_weight_reg_1308_reg_i_26_n_8;
  wire x_weight_reg_1308_reg_i_27_n_8;
  wire x_weight_reg_1308_reg_i_28_n_8;
  wire x_weight_reg_1308_reg_i_29_n_8;
  wire x_weight_reg_1308_reg_i_2_n_8;
  wire x_weight_reg_1308_reg_i_30_n_8;
  wire x_weight_reg_1308_reg_i_31_n_8;
  wire x_weight_reg_1308_reg_i_32_n_8;
  wire x_weight_reg_1308_reg_i_3_n_8;
  wire x_weight_reg_1308_reg_i_4_n_8;
  wire x_weight_reg_1308_reg_i_5_n_8;
  wire x_weight_reg_1308_reg_i_6_n_8;
  wire x_weight_reg_1308_reg_i_7_n_8;
  wire x_weight_reg_1308_reg_i_8_n_8;
  wire x_weight_reg_1308_reg_i_9_n_8;
  wire x_weight_reg_1308_reg_n_100;
  wire x_weight_reg_1308_reg_n_101;
  wire x_weight_reg_1308_reg_n_102;
  wire x_weight_reg_1308_reg_n_103;
  wire x_weight_reg_1308_reg_n_104;
  wire x_weight_reg_1308_reg_n_105;
  wire x_weight_reg_1308_reg_n_106;
  wire x_weight_reg_1308_reg_n_107;
  wire x_weight_reg_1308_reg_n_108;
  wire x_weight_reg_1308_reg_n_109;
  wire x_weight_reg_1308_reg_n_110;
  wire x_weight_reg_1308_reg_n_111;
  wire x_weight_reg_1308_reg_n_112;
  wire x_weight_reg_1308_reg_n_113;
  wire x_weight_reg_1308_reg_n_82;
  wire x_weight_reg_1308_reg_n_83;
  wire x_weight_reg_1308_reg_n_84;
  wire x_weight_reg_1308_reg_n_85;
  wire x_weight_reg_1308_reg_n_86;
  wire x_weight_reg_1308_reg_n_87;
  wire x_weight_reg_1308_reg_n_88;
  wire x_weight_reg_1308_reg_n_89;
  wire x_weight_reg_1308_reg_n_90;
  wire x_weight_reg_1308_reg_n_91;
  wire x_weight_reg_1308_reg_n_92;
  wire x_weight_reg_1308_reg_n_93;
  wire x_weight_reg_1308_reg_n_94;
  wire x_weight_reg_1308_reg_n_95;
  wire x_weight_reg_1308_reg_n_96;
  wire x_weight_reg_1308_reg_n_97;
  wire x_weight_reg_1308_reg_n_98;
  wire x_weight_reg_1308_reg_n_99;
  wire \y_weight_0_i_reg_392_reg_n_8_[0] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[10] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[11] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[12] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[13] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[14] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[15] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[16] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[17] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[18] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[19] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[1] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[20] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[21] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[22] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[23] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[24] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[25] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[26] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[27] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[28] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[29] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[2] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[30] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[31] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[3] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[4] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[5] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[6] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[7] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[8] ;
  wire \y_weight_0_i_reg_392_reg_n_8_[9] ;
  wire y_weight_1_i_reg_427;
  wire [3:2]\NLW_Y_addr_reg_150_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_Y_addr_reg_150_reg[23]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_edge_val_1_i_reg_1318_reg[5]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_edge_val_1_i_reg_1318_reg[5]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_edge_val_1_i_reg_1318_reg[5]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_edge_val_1_i_reg_1318_reg[5]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_edge_val_1_i_reg_1318_reg[5]_i_42_O_UNCONNECTED ;
  wire [3:3]\NLW_edge_val_1_i_reg_1318_reg[5]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_edge_val_1_i_reg_1318_reg[5]_i_51_O_UNCONNECTED ;
  wire [3:0]\NLW_edge_val_1_i_reg_1318_reg[5]_i_60_O_UNCONNECTED ;
  wire [3:0]\NLW_edge_val_1_i_reg_1318_reg[5]_i_69_O_UNCONNECTED ;
  wire [3:3]\NLW_fullIndex_reg_1226_reg[19]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_fullIndex_reg_1226_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem1_addr_5_reg_1259_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem1_addr_5_reg_1259_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_i1_reg_335_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_3_reg_1172_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_3_reg_1172_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_i_4_reg_1191_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_4_reg_1191_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_i_6_reg_1326_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_out_pix4_sum1_reg_1167_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_pix4_sum1_reg_1167_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_out_pix4_sum2_reg_1186_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_pix4_sum2_reg_1186_reg[29]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_out_pix4_sum6_reg_1145_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1205_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_2_reg_1205_reg[22]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_2_reg_1205_reg[9]_i_1_O_UNCONNECTED ;
  wire NLW_x_weight_reg_1308_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_x_weight_reg_1308_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_x_weight_reg_1308_reg_OVERFLOW_UNCONNECTED;
  wire NLW_x_weight_reg_1308_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_x_weight_reg_1308_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_x_weight_reg_1308_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_x_weight_reg_1308_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_x_weight_reg_1308_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_x_weight_reg_1308_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_x_weight_reg_1308_reg_P_UNCONNECTED;
  wire [47:0]NLW_x_weight_reg_1308_reg_PCOUT_UNCONNECTED;

  assign m_axi_gmem0_ARADDR[31:2] = \^m_axi_gmem0_ARADDR [31:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_BREADY = \<const1> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[31:2] = \^m_axi_gmem1_ARADDR [31:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31:2] = \^m_axi_gmem1_AWADDR [31:2];
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3:0] = \^m_axi_gmem1_AWLEN [3:0];
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'h8887777877788887)) 
    \Y_addr_reg_150[11]_i_10 
       (.I0(fullIndex_reg_1226[6]),
        .I1(fullIndex_reg_1226[7]),
        .I2(tmp_18_reg_1249[1]),
        .I3(tmp_23_reg_1278[0]),
        .I4(tmp_23_reg_1278[1]),
        .I5(fullIndex_reg_1226[8]),
        .O(\Y_addr_reg_150[11]_i_10_n_8 ));
  LUT6 #(
    .INIT(64'h3C3C3C3C6969C3C9)) 
    \Y_addr_reg_150[11]_i_11 
       (.I0(fullIndex_reg_1226[9]),
        .I1(fullIndex_reg_1226[11]),
        .I2(tmp_23_reg_1278[0]),
        .I3(tmp_18_reg_1249[1]),
        .I4(tmp_23_reg_1278[1]),
        .I5(fullIndex_reg_1226[10]),
        .O(\Y_addr_reg_150[11]_i_11_n_8 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC939393C9)) 
    \Y_addr_reg_150[11]_i_12 
       (.I0(fullIndex_reg_1226[8]),
        .I1(fullIndex_reg_1226[10]),
        .I2(tmp_23_reg_1278[1]),
        .I3(tmp_23_reg_1278[0]),
        .I4(tmp_18_reg_1249[1]),
        .I5(fullIndex_reg_1226[9]),
        .O(\Y_addr_reg_150[11]_i_12_n_8 ));
  LUT6 #(
    .INIT(64'h78F0F087F087870F)) 
    \Y_addr_reg_150[11]_i_13 
       (.I0(fullIndex_reg_1226[7]),
        .I1(fullIndex_reg_1226[6]),
        .I2(fullIndex_reg_1226[9]),
        .I3(tmp_23_reg_1278[1]),
        .I4(\Y_addr_reg_150[11]_i_15_n_8 ),
        .I5(fullIndex_reg_1226[8]),
        .O(\Y_addr_reg_150[11]_i_13_n_8 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \Y_addr_reg_150[11]_i_14 
       (.I0(fullIndex_reg_1226[8]),
        .I1(tmp_23_reg_1278[1]),
        .I2(fullIndex_reg_1226[7]),
        .I3(fullIndex_reg_1226[6]),
        .O(\Y_addr_reg_150[11]_i_14_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Y_addr_reg_150[11]_i_15 
       (.I0(tmp_23_reg_1278[0]),
        .I1(tmp_18_reg_1249[1]),
        .O(\Y_addr_reg_150[11]_i_15_n_8 ));
  LUT5 #(
    .INIT(32'h00FCAA02)) 
    \Y_addr_reg_150[11]_i_7 
       (.I0(fullIndex_reg_1226[9]),
        .I1(tmp_18_reg_1249[1]),
        .I2(tmp_23_reg_1278[0]),
        .I3(tmp_23_reg_1278[1]),
        .I4(fullIndex_reg_1226[10]),
        .O(\Y_addr_reg_150[11]_i_7_n_8 ));
  LUT5 #(
    .INIT(32'h00FCAB02)) 
    \Y_addr_reg_150[11]_i_8 
       (.I0(fullIndex_reg_1226[8]),
        .I1(tmp_18_reg_1249[1]),
        .I2(tmp_23_reg_1278[0]),
        .I3(tmp_23_reg_1278[1]),
        .I4(fullIndex_reg_1226[9]),
        .O(\Y_addr_reg_150[11]_i_8_n_8 ));
  LUT6 #(
    .INIT(64'h0008888088800008)) 
    \Y_addr_reg_150[11]_i_9 
       (.I0(fullIndex_reg_1226[6]),
        .I1(fullIndex_reg_1226[7]),
        .I2(tmp_18_reg_1249[1]),
        .I3(tmp_23_reg_1278[0]),
        .I4(tmp_23_reg_1278[1]),
        .I5(fullIndex_reg_1226[8]),
        .O(\Y_addr_reg_150[11]_i_9_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[15]_i_10 
       (.I0(fullIndex_reg_1226[13]),
        .I1(fullIndex_reg_1226[14]),
        .O(\Y_addr_reg_150[15]_i_10_n_8 ));
  LUT6 #(
    .INIT(64'hC8C8ECEE37371311)) 
    \Y_addr_reg_150[15]_i_11 
       (.I0(fullIndex_reg_1226[11]),
        .I1(fullIndex_reg_1226[12]),
        .I2(tmp_23_reg_1278[0]),
        .I3(tmp_18_reg_1249[1]),
        .I4(tmp_23_reg_1278[1]),
        .I5(fullIndex_reg_1226[13]),
        .O(\Y_addr_reg_150[15]_i_11_n_8 ));
  LUT6 #(
    .INIT(64'h9C9C3C3C3C3C6369)) 
    \Y_addr_reg_150[15]_i_12 
       (.I0(fullIndex_reg_1226[10]),
        .I1(fullIndex_reg_1226[12]),
        .I2(tmp_23_reg_1278[1]),
        .I3(tmp_18_reg_1249[1]),
        .I4(tmp_23_reg_1278[0]),
        .I5(fullIndex_reg_1226[11]),
        .O(\Y_addr_reg_150[15]_i_12_n_8 ));
  LUT5 #(
    .INIT(32'hFF51F500)) 
    \Y_addr_reg_150[15]_i_7 
       (.I0(tmp_23_reg_1278[1]),
        .I1(tmp_18_reg_1249[1]),
        .I2(tmp_23_reg_1278[0]),
        .I3(fullIndex_reg_1226[12]),
        .I4(fullIndex_reg_1226[11]),
        .O(\Y_addr_reg_150[15]_i_7_n_8 ));
  LUT5 #(
    .INIT(32'h8830338A)) 
    \Y_addr_reg_150[15]_i_8 
       (.I0(fullIndex_reg_1226[10]),
        .I1(tmp_23_reg_1278[1]),
        .I2(tmp_18_reg_1249[1]),
        .I3(tmp_23_reg_1278[0]),
        .I4(fullIndex_reg_1226[11]),
        .O(\Y_addr_reg_150[15]_i_8_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[15]_i_9 
       (.I0(fullIndex_reg_1226[14]),
        .I1(fullIndex_reg_1226[15]),
        .O(\Y_addr_reg_150[15]_i_9_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[19]_i_10 
       (.I0(fullIndex_reg_1226[15]),
        .I1(fullIndex_reg_1226[16]),
        .O(\Y_addr_reg_150[19]_i_10_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[19]_i_7 
       (.I0(fullIndex_reg_1226[18]),
        .I1(fullIndex_reg_1226[19]),
        .O(\Y_addr_reg_150[19]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[19]_i_8 
       (.I0(fullIndex_reg_1226[17]),
        .I1(fullIndex_reg_1226[18]),
        .O(\Y_addr_reg_150[19]_i_8_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[19]_i_9 
       (.I0(fullIndex_reg_1226[16]),
        .I1(fullIndex_reg_1226[17]),
        .O(\Y_addr_reg_150[19]_i_9_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[23]_i_10 
       (.I0(fullIndex_reg_1226[19]),
        .I1(fullIndex_reg_1226[20]),
        .O(\Y_addr_reg_150[23]_i_10_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[23]_i_8 
       (.I0(fullIndex_reg_1226[21]),
        .I1(fullIndex_reg_1226[22]),
        .O(\Y_addr_reg_150[23]_i_8_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[23]_i_9 
       (.I0(fullIndex_reg_1226[20]),
        .I1(fullIndex_reg_1226[21]),
        .O(\Y_addr_reg_150[23]_i_9_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[3]_i_10 
       (.I0(tmp_18_reg_1249[1]),
        .I1(fullIndex_reg_1226[1]),
        .O(\Y_addr_reg_150[3]_i_10_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[3]_i_11 
       (.I0(fullIndex_reg_1226[0]),
        .I1(tmp_18_reg_1249[0]),
        .O(\Y_addr_reg_150[3]_i_11_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Y_addr_reg_150[3]_i_7 
       (.I0(tmp_18_reg_1249[1]),
        .O(\Y_addr_reg_150[3]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[3]_i_8 
       (.I0(fullIndex_reg_1226[2]),
        .I1(fullIndex_reg_1226[3]),
        .O(\Y_addr_reg_150[3]_i_8_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Y_addr_reg_150[3]_i_9 
       (.I0(tmp_18_reg_1249[1]),
        .I1(fullIndex_reg_1226[2]),
        .O(\Y_addr_reg_150[3]_i_9_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[7]_i_10 
       (.I0(fullIndex_reg_1226[4]),
        .I1(fullIndex_reg_1226[5]),
        .O(\Y_addr_reg_150[7]_i_10_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[7]_i_11 
       (.I0(fullIndex_reg_1226[3]),
        .I1(fullIndex_reg_1226[4]),
        .O(\Y_addr_reg_150[7]_i_11_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Y_addr_reg_150[7]_i_7 
       (.I0(tmp_23_reg_1278[0]),
        .O(\Y_addr_reg_150[7]_i_7_n_8 ));
  LUT3 #(
    .INIT(8'h69)) 
    \Y_addr_reg_150[7]_i_8 
       (.I0(tmp_23_reg_1278[0]),
        .I1(fullIndex_reg_1226[7]),
        .I2(fullIndex_reg_1226[6]),
        .O(\Y_addr_reg_150[7]_i_8_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Y_addr_reg_150[7]_i_9 
       (.I0(fullIndex_reg_1226[5]),
        .I1(fullIndex_reg_1226[6]),
        .O(\Y_addr_reg_150[7]_i_9_n_8 ));
  CARRY4 \Y_addr_reg_150_reg[11]_i_2 
       (.CI(\Y_addr_reg_150_reg[7]_i_2_n_8 ),
        .CO({\Y_addr_reg_150_reg[11]_i_2_n_8 ,\Y_addr_reg_150_reg[11]_i_2_n_9 ,\Y_addr_reg_150_reg[11]_i_2_n_10 ,\Y_addr_reg_150_reg[11]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({\Y_addr_reg_150[11]_i_7_n_8 ,\Y_addr_reg_150[11]_i_8_n_8 ,\Y_addr_reg_150[11]_i_9_n_8 ,\Y_addr_reg_150[11]_i_10_n_8 }),
        .O(tmp_cast_fu_126_p1[11:8]),
        .S({\Y_addr_reg_150[11]_i_11_n_8 ,\Y_addr_reg_150[11]_i_12_n_8 ,\Y_addr_reg_150[11]_i_13_n_8 ,\Y_addr_reg_150[11]_i_14_n_8 }));
  CARRY4 \Y_addr_reg_150_reg[15]_i_2 
       (.CI(\Y_addr_reg_150_reg[11]_i_2_n_8 ),
        .CO({\Y_addr_reg_150_reg[15]_i_2_n_8 ,\Y_addr_reg_150_reg[15]_i_2_n_9 ,\Y_addr_reg_150_reg[15]_i_2_n_10 ,\Y_addr_reg_150_reg[15]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({fullIndex_reg_1226[14:13],\Y_addr_reg_150[15]_i_7_n_8 ,\Y_addr_reg_150[15]_i_8_n_8 }),
        .O(tmp_cast_fu_126_p1[15:12]),
        .S({\Y_addr_reg_150[15]_i_9_n_8 ,\Y_addr_reg_150[15]_i_10_n_8 ,\Y_addr_reg_150[15]_i_11_n_8 ,\Y_addr_reg_150[15]_i_12_n_8 }));
  CARRY4 \Y_addr_reg_150_reg[19]_i_2 
       (.CI(\Y_addr_reg_150_reg[15]_i_2_n_8 ),
        .CO({\Y_addr_reg_150_reg[19]_i_2_n_8 ,\Y_addr_reg_150_reg[19]_i_2_n_9 ,\Y_addr_reg_150_reg[19]_i_2_n_10 ,\Y_addr_reg_150_reg[19]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI(fullIndex_reg_1226[18:15]),
        .O(tmp_cast_fu_126_p1[19:16]),
        .S({\Y_addr_reg_150[19]_i_7_n_8 ,\Y_addr_reg_150[19]_i_8_n_8 ,\Y_addr_reg_150[19]_i_9_n_8 ,\Y_addr_reg_150[19]_i_10_n_8 }));
  CARRY4 \Y_addr_reg_150_reg[23]_i_3 
       (.CI(\Y_addr_reg_150_reg[19]_i_2_n_8 ),
        .CO({\NLW_Y_addr_reg_150_reg[23]_i_3_CO_UNCONNECTED [3:2],\Y_addr_reg_150_reg[23]_i_3_n_10 ,\Y_addr_reg_150_reg[23]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fullIndex_reg_1226[20:19]}),
        .O({\NLW_Y_addr_reg_150_reg[23]_i_3_O_UNCONNECTED [3],tmp_cast_fu_126_p1[22:20]}),
        .S({1'b0,\Y_addr_reg_150[23]_i_8_n_8 ,\Y_addr_reg_150[23]_i_9_n_8 ,\Y_addr_reg_150[23]_i_10_n_8 }));
  CARRY4 \Y_addr_reg_150_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\Y_addr_reg_150_reg[3]_i_2_n_8 ,\Y_addr_reg_150_reg[3]_i_2_n_9 ,\Y_addr_reg_150_reg[3]_i_2_n_10 ,\Y_addr_reg_150_reg[3]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({fullIndex_reg_1226[2],\Y_addr_reg_150[3]_i_7_n_8 ,tmp_18_reg_1249[1],fullIndex_reg_1226[0]}),
        .O(tmp_cast_fu_126_p1[3:0]),
        .S({\Y_addr_reg_150[3]_i_8_n_8 ,\Y_addr_reg_150[3]_i_9_n_8 ,\Y_addr_reg_150[3]_i_10_n_8 ,\Y_addr_reg_150[3]_i_11_n_8 }));
  CARRY4 \Y_addr_reg_150_reg[7]_i_2 
       (.CI(\Y_addr_reg_150_reg[3]_i_2_n_8 ),
        .CO({\Y_addr_reg_150_reg[7]_i_2_n_8 ,\Y_addr_reg_150_reg[7]_i_2_n_9 ,\Y_addr_reg_150_reg[7]_i_2_n_10 ,\Y_addr_reg_150_reg[7]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({\Y_addr_reg_150[7]_i_7_n_8 ,fullIndex_reg_1226[5:3]}),
        .O(tmp_cast_fu_126_p1[7:4]),
        .S({\Y_addr_reg_150[7]_i_8_n_8 ,\Y_addr_reg_150[7]_i_9_n_8 ,\Y_addr_reg_150[7]_i_10_n_8 ,\Y_addr_reg_150[7]_i_11_n_8 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_8_[15] ),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state30),
        .I3(ap_CS_fsm_state32),
        .O(\ap_CS_fsm[1]_i_10_n_8 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(ap_CS_fsm_state20),
        .I1(\ap_CS_fsm_reg_n_8_[42] ),
        .I2(\ap_CS_fsm_reg_n_8_[52] ),
        .I3(\ap_CS_fsm_reg_n_8_[17] ),
        .I4(\ap_CS_fsm[1]_i_15_n_8 ),
        .O(\ap_CS_fsm[1]_i_11_n_8 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state38),
        .I2(ap_CS_fsm_state50),
        .I3(ap_CS_fsm_state22),
        .O(\ap_CS_fsm[1]_i_12_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(\ap_CS_fsm_reg_n_8_[48] ),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state29),
        .O(\ap_CS_fsm[1]_i_13_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_8_[16] ),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg_n_8_[24] ),
        .I3(\ap_CS_fsm_reg_n_8_[26] ),
        .O(\ap_CS_fsm[1]_i_14_n_8 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(\ap_CS_fsm_reg_n_8_[10] ),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state21),
        .I3(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[1]_i_15_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_8_n_8 ),
        .I1(\ap_CS_fsm_reg_n_8_[8] ),
        .I2(ap_CS_fsm_state56),
        .I3(ap_CS_fsm_state28),
        .I4(ap_CS_fsm_state52),
        .I5(\ap_CS_fsm[1]_i_9_n_8 ),
        .O(\ap_CS_fsm[1]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_10_n_8 ),
        .I1(\ap_CS_fsm_reg_n_8_[39] ),
        .I2(\ap_CS_fsm_reg_n_8_[9] ),
        .I3(\ap_CS_fsm_reg_n_8_[46] ),
        .I4(\ap_CS_fsm_reg_n_8_[45] ),
        .I5(\ap_CS_fsm[1]_i_11_n_8 ),
        .O(\ap_CS_fsm[1]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_12_n_8 ),
        .I1(\ap_CS_fsm[1]_i_13_n_8 ),
        .I2(ap_CS_fsm_state37),
        .I3(ap_CS_fsm_state31),
        .I4(ap_CS_fsm_state23),
        .I5(ap_CS_fsm_state15),
        .O(\ap_CS_fsm[1]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_8_[47] ),
        .I1(ap_CS_fsm_state3),
        .I2(\ap_CS_fsm_reg_n_8_[4] ),
        .I3(\ap_CS_fsm_reg_n_8_[25] ),
        .O(\ap_CS_fsm[1]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_state35),
        .I1(ap_CS_fsm_state33),
        .I2(ap_CS_fsm_state36),
        .I3(ap_CS_fsm_state34),
        .O(\ap_CS_fsm[1]_i_7_n_8 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_8_[3] ),
        .I1(ap_CS_fsm_state44),
        .I2(\ap_CS_fsm_reg_n_8_[53] ),
        .I3(\ap_CS_fsm_reg_n_8_[18] ),
        .O(\ap_CS_fsm[1]_i_8_n_8 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_8_[23] ),
        .I1(\ap_CS_fsm_reg_n_8_[44] ),
        .I2(ap_CS_fsm_state13),
        .I3(\ap_CS_fsm_reg_n_8_[54] ),
        .I4(\ap_CS_fsm[1]_i_14_n_8 ),
        .O(\ap_CS_fsm[1]_i_9_n_8 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[28]_i_2 
       (.I0(ap_CS_fsm_state29),
        .I1(ap_CS_fsm_state30),
        .I2(sobel_filter_mac_bkb_U7_n_9),
        .O(\ap_CS_fsm[28]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(sobel_filter_mac_bkb_U7_n_9),
        .I1(ap_CS_fsm_state30),
        .I2(ap_CS_fsm_state32),
        .I3(j_0_i_reg_451[1]),
        .I4(j_0_i_reg_451[0]),
        .O(ap_NS_fsm[30]));
  LUT4 #(
    .INIT(16'h3FAA)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(ap_CS_fsm_state37),
        .I1(p_shl5_cast_fu_730_p1[2]),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(ap_CS_fsm_state31),
        .O(ap_NS_fsm[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(ap_CS_fsm_state32),
        .I1(j_0_i_reg_451[1]),
        .I2(j_0_i_reg_451[0]),
        .O(ap_NS_fsm[32]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(i_reg_324_reg__0[10]),
        .I1(i_reg_324_reg__0[7]),
        .I2(i_reg_324_reg__0[8]),
        .I3(sobel_filter_gmem1_m_axi_U_n_53),
        .I4(sobel_filter_gmem1_m_axi_U_n_54),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(sobel_filter_gmem1_m_axi_U_n_56),
        .I1(ap_CS_fsm_state51),
        .O(\ap_CS_fsm[52]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(\ap_CS_fsm[8]_i_2_n_8 ),
        .I1(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[8]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(sobel_filter_gmem1_m_axi_U_n_52),
        .I1(i1_reg_335_reg[7]),
        .I2(i1_reg_335_reg[13]),
        .I3(i1_reg_335_reg[8]),
        .I4(i1_reg_335_reg[3]),
        .I5(\ap_CS_fsm[8]_i_3_n_8 ),
        .O(\ap_CS_fsm[8]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(i1_reg_335_reg[0]),
        .I1(i1_reg_335_reg[1]),
        .I2(i1_reg_335_reg[2]),
        .I3(i1_reg_335_reg[10]),
        .I4(sobel_filter_gmem1_m_axi_U_n_51),
        .O(\ap_CS_fsm[8]_i_3_n_8 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_8_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[9] ),
        .Q(\ap_CS_fsm_reg_n_8_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(\ap_CS_fsm_reg_n_8_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[15] ),
        .Q(\ap_CS_fsm_reg_n_8_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[16] ),
        .Q(\ap_CS_fsm_reg_n_8_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[17] ),
        .Q(\ap_CS_fsm_reg_n_8_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(\ap_CS_fsm_reg_n_8_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[23] ),
        .Q(\ap_CS_fsm_reg_n_8_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[24] ),
        .Q(\ap_CS_fsm_reg_n_8_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[25] ),
        .Q(\ap_CS_fsm_reg_n_8_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(\ap_CS_fsm_reg_n_8_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_8_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[39] ),
        .Q(\ap_CS_fsm_reg_n_8_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[40] ),
        .Q(\ap_CS_fsm_reg_n_8_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[41] ),
        .Q(\ap_CS_fsm_reg_n_8_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(\ap_CS_fsm_reg_n_8_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[44] ),
        .Q(\ap_CS_fsm_reg_n_8_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[45] ),
        .Q(\ap_CS_fsm_reg_n_8_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[46] ),
        .Q(\ap_CS_fsm_reg_n_8_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[47] ),
        .Q(\ap_CS_fsm_reg_n_8_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[3] ),
        .Q(\ap_CS_fsm_reg_n_8_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[52]_i_1_n_8 ),
        .Q(\ap_CS_fsm_reg_n_8_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[52] ),
        .Q(\ap_CS_fsm_reg_n_8_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[53] ),
        .Q(\ap_CS_fsm_reg_n_8_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[55]),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[4] ),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[8]_i_1__0_n_8 ),
        .Q(\ap_CS_fsm_reg_n_8_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_8_[8] ),
        .Q(\ap_CS_fsm_reg_n_8_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_reg_ioackin_gmem1_ARREADY_i_1
       (.I0(sobel_filter_gmem1_m_axi_U_n_62),
        .I1(ap_reg_ioackin_gmem1_ARREADY),
        .I2(ap_rst_n),
        .O(ap_reg_ioackin_gmem1_ARREADY_i_1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem1_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_gmem1_ARREADY_i_1_n_8),
        .Q(ap_reg_ioackin_gmem1_ARREADY),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem1_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_65),
        .Q(ap_reg_ioackin_gmem1_AWREADY_reg_n_8),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_reg_ioackin_gmem1_WREADY_i_1
       (.I0(ap_reg_ioackin_gmem1_WREADY_i_2_n_8),
        .I1(ap_reg_ioackin_gmem1_WREADY_reg_n_8),
        .I2(ap_rst_n),
        .O(ap_reg_ioackin_gmem1_WREADY_i_1_n_8));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ap_reg_ioackin_gmem1_WREADY_i_2
       (.I0(sobel_filter_gmem1_m_axi_U_n_41),
        .I1(sobel_filter_gmem1_m_axi_U_n_55),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state23),
        .I4(ap_CS_fsm_state39),
        .I5(sobel_filter_gmem1_m_axi_U_n_43),
        .O(ap_reg_ioackin_gmem1_WREADY_i_2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem1_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_gmem1_WREADY_i_1_n_8),
        .Q(ap_reg_ioackin_gmem1_WREADY_reg_n_8),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[0]_i_1 
       (.I0(tmp_16_fu_858_p2[0]),
        .I1(\edge_val_1_i_reg_1318[1]_i_2_n_8 ),
        .O(\edge_val_1_i_reg_1318[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[1]_i_1 
       (.I0(tmp_16_fu_858_p2[1]),
        .I1(\edge_val_1_i_reg_1318[1]_i_2_n_8 ),
        .O(\edge_val_1_i_reg_1318[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAAA8A8A8A8A8A8A8)) 
    \edge_val_1_i_reg_1318[1]_i_2 
       (.I0(tmp_16_fu_858_p2[7]),
        .I1(tmp_16_fu_858_p2[6]),
        .I2(tmp_16_fu_858_p2[5]),
        .I3(tmp_16_fu_858_p2[3]),
        .I4(tmp_16_fu_858_p2[2]),
        .I5(tmp_16_fu_858_p2[4]),
        .O(\edge_val_1_i_reg_1318[1]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \edge_val_1_i_reg_1318[2]_i_1 
       (.I0(tmp_16_fu_858_p2[2]),
        .I1(tmp_16_fu_858_p2[5]),
        .I2(tmp_16_fu_858_p2[6]),
        .I3(tmp_16_fu_858_p2[7]),
        .O(\edge_val_1_i_reg_1318[2]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h0155)) 
    \edge_val_1_i_reg_1318[3]_i_1 
       (.I0(tmp_16_fu_858_p2[3]),
        .I1(tmp_16_fu_858_p2[5]),
        .I2(tmp_16_fu_858_p2[6]),
        .I3(tmp_16_fu_858_p2[7]),
        .O(\edge_val_1_i_reg_1318[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \edge_val_1_i_reg_1318[4]_i_1 
       (.I0(tmp_16_fu_858_p2[4]),
        .I1(tmp_16_fu_858_p2[5]),
        .I2(tmp_16_fu_858_p2[6]),
        .I3(tmp_16_fu_858_p2[7]),
        .O(\edge_val_1_i_reg_1318[4]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h8778B44BD22D1EE1)) 
    \edge_val_1_i_reg_1318[5]_i_10 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[6] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[6] ),
        .I2(\y_weight_0_i_reg_392_reg_n_8_[7] ),
        .I3(\x_weight_0_i_reg_404_reg_n_8_[7] ),
        .I4(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I5(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .O(\edge_val_1_i_reg_1318[5]_i_10_n_8 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \edge_val_1_i_reg_1318[5]_i_11 
       (.I0(\edge_val_1_i_reg_1318[5]_i_7_n_8 ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[6] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\x_weight_0_i_reg_404_reg_n_8_[6] ),
        .I4(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .O(\edge_val_1_i_reg_1318[5]_i_11_n_8 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \edge_val_1_i_reg_1318[5]_i_12 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[5] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\y_weight_0_i_reg_392_reg_n_8_[5] ),
        .I4(\edge_val_1_i_reg_1318[5]_i_8_n_8 ),
        .O(\edge_val_1_i_reg_1318[5]_i_12_n_8 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \edge_val_1_i_reg_1318[5]_i_13 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[4] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\y_weight_0_i_reg_392_reg_n_8_[4] ),
        .I4(\edge_val_1_i_reg_1318[5]_i_9_n_8 ),
        .O(\edge_val_1_i_reg_1318[5]_i_13_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \edge_val_1_i_reg_1318[5]_i_14 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[2] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\y_weight_0_i_reg_392_reg_n_8_[2] ),
        .O(\edge_val_1_i_reg_1318[5]_i_14_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \edge_val_1_i_reg_1318[5]_i_15 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[1] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\y_weight_0_i_reg_392_reg_n_8_[1] ),
        .O(\edge_val_1_i_reg_1318[5]_i_15_n_8 ));
  LUT4 #(
    .INIT(16'h909F)) 
    \edge_val_1_i_reg_1318[5]_i_16 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[0] ),
        .I1(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I2(\y_weight_0_i_reg_392_reg_n_8_[0] ),
        .I3(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .O(\edge_val_1_i_reg_1318[5]_i_16_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \edge_val_1_i_reg_1318[5]_i_17 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .O(p_3_in));
  LUT5 #(
    .INIT(32'h96696996)) 
    \edge_val_1_i_reg_1318[5]_i_18 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[3] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\y_weight_0_i_reg_392_reg_n_8_[3] ),
        .I4(\edge_val_1_i_reg_1318[5]_i_14_n_8 ),
        .O(\edge_val_1_i_reg_1318[5]_i_18_n_8 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \edge_val_1_i_reg_1318[5]_i_19 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[2] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\y_weight_0_i_reg_392_reg_n_8_[2] ),
        .I4(\edge_val_1_i_reg_1318[5]_i_15_n_8 ),
        .O(\edge_val_1_i_reg_1318[5]_i_19_n_8 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \edge_val_1_i_reg_1318[5]_i_20 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[1] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\y_weight_0_i_reg_392_reg_n_8_[1] ),
        .I4(\edge_val_1_i_reg_1318[5]_i_16_n_8 ),
        .O(\edge_val_1_i_reg_1318[5]_i_20_n_8 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \edge_val_1_i_reg_1318[5]_i_21 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[0] ),
        .I1(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I2(\y_weight_0_i_reg_392_reg_n_8_[0] ),
        .I3(p_3_in),
        .O(\edge_val_1_i_reg_1318[5]_i_21_n_8 ));
  LUT2 #(
    .INIT(4'h2)) 
    \edge_val_1_i_reg_1318[5]_i_25 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[30] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[31] ),
        .O(\edge_val_1_i_reg_1318[5]_i_25_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_26 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[28] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[29] ),
        .O(\edge_val_1_i_reg_1318[5]_i_26_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_27 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[26] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[27] ),
        .O(\edge_val_1_i_reg_1318[5]_i_27_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_28 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[24] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[25] ),
        .O(\edge_val_1_i_reg_1318[5]_i_28_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_29 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[31] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[30] ),
        .O(\edge_val_1_i_reg_1318[5]_i_29_n_8 ));
  LUT6 #(
    .INIT(64'h0000007F00FF00FF)) 
    \edge_val_1_i_reg_1318[5]_i_3 
       (.I0(tmp_16_fu_858_p2[4]),
        .I1(tmp_16_fu_858_p2[2]),
        .I2(tmp_16_fu_858_p2[3]),
        .I3(tmp_16_fu_858_p2[5]),
        .I4(tmp_16_fu_858_p2[6]),
        .I5(tmp_16_fu_858_p2[7]),
        .O(\edge_val_1_i_reg_1318[5]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_30 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[29] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[28] ),
        .O(\edge_val_1_i_reg_1318[5]_i_30_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_31 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[27] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[26] ),
        .O(\edge_val_1_i_reg_1318[5]_i_31_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_32 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[25] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[24] ),
        .O(\edge_val_1_i_reg_1318[5]_i_32_n_8 ));
  LUT2 #(
    .INIT(4'h2)) 
    \edge_val_1_i_reg_1318[5]_i_34 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[30] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[31] ),
        .O(\edge_val_1_i_reg_1318[5]_i_34_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_35 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[28] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[29] ),
        .O(\edge_val_1_i_reg_1318[5]_i_35_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_36 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[26] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[27] ),
        .O(\edge_val_1_i_reg_1318[5]_i_36_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_37 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[24] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[25] ),
        .O(\edge_val_1_i_reg_1318[5]_i_37_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_38 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[31] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[30] ),
        .O(\edge_val_1_i_reg_1318[5]_i_38_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_39 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[29] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[28] ),
        .O(\edge_val_1_i_reg_1318[5]_i_39_n_8 ));
  LUT6 #(
    .INIT(64'hFF80000000000000)) 
    \edge_val_1_i_reg_1318[5]_i_4 
       (.I0(tmp_16_fu_858_p2[2]),
        .I1(tmp_16_fu_858_p2[1]),
        .I2(tmp_16_fu_858_p2[0]),
        .I3(tmp_16_fu_858_p2[3]),
        .I4(tmp_16_fu_858_p2[5]),
        .I5(tmp_16_fu_858_p2[4]),
        .O(\edge_val_1_i_reg_1318[5]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_40 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[27] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[26] ),
        .O(\edge_val_1_i_reg_1318[5]_i_40_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_41 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[25] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[24] ),
        .O(\edge_val_1_i_reg_1318[5]_i_41_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_43 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[22] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[23] ),
        .O(\edge_val_1_i_reg_1318[5]_i_43_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_44 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[20] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[21] ),
        .O(\edge_val_1_i_reg_1318[5]_i_44_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_45 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[18] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[19] ),
        .O(\edge_val_1_i_reg_1318[5]_i_45_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_46 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[16] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[17] ),
        .O(\edge_val_1_i_reg_1318[5]_i_46_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_47 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[23] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[22] ),
        .O(\edge_val_1_i_reg_1318[5]_i_47_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_48 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[21] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[20] ),
        .O(\edge_val_1_i_reg_1318[5]_i_48_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_49 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[19] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[18] ),
        .O(\edge_val_1_i_reg_1318[5]_i_49_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_50 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[17] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[16] ),
        .O(\edge_val_1_i_reg_1318[5]_i_50_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_52 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[22] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[23] ),
        .O(\edge_val_1_i_reg_1318[5]_i_52_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_53 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[20] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[21] ),
        .O(\edge_val_1_i_reg_1318[5]_i_53_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_54 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[18] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[19] ),
        .O(\edge_val_1_i_reg_1318[5]_i_54_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_55 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[16] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[17] ),
        .O(\edge_val_1_i_reg_1318[5]_i_55_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_56 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[23] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[22] ),
        .O(\edge_val_1_i_reg_1318[5]_i_56_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_57 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[21] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[20] ),
        .O(\edge_val_1_i_reg_1318[5]_i_57_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_58 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[19] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[18] ),
        .O(\edge_val_1_i_reg_1318[5]_i_58_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_59 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[17] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[16] ),
        .O(\edge_val_1_i_reg_1318[5]_i_59_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_61 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[14] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[15] ),
        .O(\edge_val_1_i_reg_1318[5]_i_61_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_62 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[12] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[13] ),
        .O(\edge_val_1_i_reg_1318[5]_i_62_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_63 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[10] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[11] ),
        .O(\edge_val_1_i_reg_1318[5]_i_63_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_64 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[8] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[9] ),
        .O(\edge_val_1_i_reg_1318[5]_i_64_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_65 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[15] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[14] ),
        .O(\edge_val_1_i_reg_1318[5]_i_65_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_66 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[13] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[12] ),
        .O(\edge_val_1_i_reg_1318[5]_i_66_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_67 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[11] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[10] ),
        .O(\edge_val_1_i_reg_1318[5]_i_67_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_68 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[9] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[8] ),
        .O(\edge_val_1_i_reg_1318[5]_i_68_n_8 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \edge_val_1_i_reg_1318[5]_i_7 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[5] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\y_weight_0_i_reg_392_reg_n_8_[5] ),
        .O(\edge_val_1_i_reg_1318[5]_i_7_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_70 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[14] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[15] ),
        .O(\edge_val_1_i_reg_1318[5]_i_70_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_71 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[12] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[13] ),
        .O(\edge_val_1_i_reg_1318[5]_i_71_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_72 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[10] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[11] ),
        .O(\edge_val_1_i_reg_1318[5]_i_72_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_73 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[8] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[9] ),
        .O(\edge_val_1_i_reg_1318[5]_i_73_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_74 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[15] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[14] ),
        .O(\edge_val_1_i_reg_1318[5]_i_74_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_75 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[13] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[12] ),
        .O(\edge_val_1_i_reg_1318[5]_i_75_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_76 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[11] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[10] ),
        .O(\edge_val_1_i_reg_1318[5]_i_76_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_77 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[9] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[8] ),
        .O(\edge_val_1_i_reg_1318[5]_i_77_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_78 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[6] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[7] ),
        .O(\edge_val_1_i_reg_1318[5]_i_78_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_79 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[4] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[5] ),
        .O(\edge_val_1_i_reg_1318[5]_i_79_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \edge_val_1_i_reg_1318[5]_i_8 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[4] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\y_weight_0_i_reg_392_reg_n_8_[4] ),
        .O(\edge_val_1_i_reg_1318[5]_i_8_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_80 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[2] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[3] ),
        .O(\edge_val_1_i_reg_1318[5]_i_80_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_81 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[0] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[1] ),
        .O(\edge_val_1_i_reg_1318[5]_i_81_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_82 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[7] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[6] ),
        .O(\edge_val_1_i_reg_1318[5]_i_82_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_83 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[5] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[4] ),
        .O(\edge_val_1_i_reg_1318[5]_i_83_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_84 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[3] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[2] ),
        .O(\edge_val_1_i_reg_1318[5]_i_84_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_85 
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[1] ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[0] ),
        .O(\edge_val_1_i_reg_1318[5]_i_85_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_86 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[6] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[7] ),
        .O(\edge_val_1_i_reg_1318[5]_i_86_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_87 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[4] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[5] ),
        .O(\edge_val_1_i_reg_1318[5]_i_87_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_88 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[2] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[3] ),
        .O(\edge_val_1_i_reg_1318[5]_i_88_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \edge_val_1_i_reg_1318[5]_i_89 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[0] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[1] ),
        .O(\edge_val_1_i_reg_1318[5]_i_89_n_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \edge_val_1_i_reg_1318[5]_i_9 
       (.I0(\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ),
        .I1(\x_weight_0_i_reg_404_reg_n_8_[3] ),
        .I2(\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ),
        .I3(\y_weight_0_i_reg_392_reg_n_8_[3] ),
        .O(\edge_val_1_i_reg_1318[5]_i_9_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_90 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[7] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[6] ),
        .O(\edge_val_1_i_reg_1318[5]_i_90_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_91 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[5] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[4] ),
        .O(\edge_val_1_i_reg_1318[5]_i_91_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_92 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[3] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[2] ),
        .O(\edge_val_1_i_reg_1318[5]_i_92_n_8 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1318[5]_i_93 
       (.I0(\y_weight_0_i_reg_392_reg_n_8_[1] ),
        .I1(\y_weight_0_i_reg_392_reg_n_8_[0] ),
        .O(\edge_val_1_i_reg_1318[5]_i_93_n_8 ));
  LUT5 #(
    .INIT(32'h0000007F)) 
    \edge_val_1_i_reg_1318[6]_i_2 
       (.I0(tmp_16_fu_858_p2[4]),
        .I1(tmp_16_fu_858_p2[2]),
        .I2(tmp_16_fu_858_p2[3]),
        .I3(tmp_16_fu_858_p2[5]),
        .I4(tmp_16_fu_858_p2[6]),
        .O(\edge_val_1_i_reg_1318[6]_i_2_n_8 ));
  FDSE \edge_val_1_i_reg_1318_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm110_out),
        .D(\edge_val_1_i_reg_1318[0]_i_1_n_8 ),
        .Q(edge_val_1_i_reg_1318[0]),
        .S(sobel_filter_gmem1_m_axi_U_n_12));
  FDSE \edge_val_1_i_reg_1318_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm110_out),
        .D(\edge_val_1_i_reg_1318[1]_i_1_n_8 ),
        .Q(edge_val_1_i_reg_1318[1]),
        .S(sobel_filter_gmem1_m_axi_U_n_12));
  FDSE \edge_val_1_i_reg_1318_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm110_out),
        .D(\edge_val_1_i_reg_1318[2]_i_1_n_8 ),
        .Q(edge_val_1_i_reg_1318[2]),
        .S(sobel_filter_gmem1_m_axi_U_n_12));
  FDSE \edge_val_1_i_reg_1318_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm110_out),
        .D(\edge_val_1_i_reg_1318[3]_i_1_n_8 ),
        .Q(edge_val_1_i_reg_1318[3]),
        .S(sobel_filter_gmem1_m_axi_U_n_12));
  FDSE \edge_val_1_i_reg_1318_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm110_out),
        .D(\edge_val_1_i_reg_1318[4]_i_1_n_8 ),
        .Q(edge_val_1_i_reg_1318[4]),
        .S(sobel_filter_gmem1_m_axi_U_n_12));
  FDSE \edge_val_1_i_reg_1318_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm110_out),
        .D(\edge_val_1_i_reg_1318[5]_i_3_n_8 ),
        .Q(edge_val_1_i_reg_1318[5]),
        .S(sobel_filter_gmem1_m_axi_U_n_12));
  CARRY4 \edge_val_1_i_reg_1318_reg[5]_i_22 
       (.CI(\edge_val_1_i_reg_1318_reg[5]_i_24_n_8 ),
        .CO({\edge_val_1_i_reg_1318_reg[5]_i_22_n_8 ,\edge_val_1_i_reg_1318_reg[5]_i_22_n_9 ,\edge_val_1_i_reg_1318_reg[5]_i_22_n_10 ,\edge_val_1_i_reg_1318_reg[5]_i_22_n_11 }),
        .CYINIT(1'b0),
        .DI({\edge_val_1_i_reg_1318[5]_i_25_n_8 ,\edge_val_1_i_reg_1318[5]_i_26_n_8 ,\edge_val_1_i_reg_1318[5]_i_27_n_8 ,\edge_val_1_i_reg_1318[5]_i_28_n_8 }),
        .O(\NLW_edge_val_1_i_reg_1318_reg[5]_i_22_O_UNCONNECTED [3:0]),
        .S({\edge_val_1_i_reg_1318[5]_i_29_n_8 ,\edge_val_1_i_reg_1318[5]_i_30_n_8 ,\edge_val_1_i_reg_1318[5]_i_31_n_8 ,\edge_val_1_i_reg_1318[5]_i_32_n_8 }));
  CARRY4 \edge_val_1_i_reg_1318_reg[5]_i_23 
       (.CI(\edge_val_1_i_reg_1318_reg[5]_i_33_n_8 ),
        .CO({\edge_val_1_i_reg_1318_reg[5]_i_23_n_8 ,\edge_val_1_i_reg_1318_reg[5]_i_23_n_9 ,\edge_val_1_i_reg_1318_reg[5]_i_23_n_10 ,\edge_val_1_i_reg_1318_reg[5]_i_23_n_11 }),
        .CYINIT(1'b0),
        .DI({\edge_val_1_i_reg_1318[5]_i_34_n_8 ,\edge_val_1_i_reg_1318[5]_i_35_n_8 ,\edge_val_1_i_reg_1318[5]_i_36_n_8 ,\edge_val_1_i_reg_1318[5]_i_37_n_8 }),
        .O(\NLW_edge_val_1_i_reg_1318_reg[5]_i_23_O_UNCONNECTED [3:0]),
        .S({\edge_val_1_i_reg_1318[5]_i_38_n_8 ,\edge_val_1_i_reg_1318[5]_i_39_n_8 ,\edge_val_1_i_reg_1318[5]_i_40_n_8 ,\edge_val_1_i_reg_1318[5]_i_41_n_8 }));
  CARRY4 \edge_val_1_i_reg_1318_reg[5]_i_24 
       (.CI(\edge_val_1_i_reg_1318_reg[5]_i_42_n_8 ),
        .CO({\edge_val_1_i_reg_1318_reg[5]_i_24_n_8 ,\edge_val_1_i_reg_1318_reg[5]_i_24_n_9 ,\edge_val_1_i_reg_1318_reg[5]_i_24_n_10 ,\edge_val_1_i_reg_1318_reg[5]_i_24_n_11 }),
        .CYINIT(1'b0),
        .DI({\edge_val_1_i_reg_1318[5]_i_43_n_8 ,\edge_val_1_i_reg_1318[5]_i_44_n_8 ,\edge_val_1_i_reg_1318[5]_i_45_n_8 ,\edge_val_1_i_reg_1318[5]_i_46_n_8 }),
        .O(\NLW_edge_val_1_i_reg_1318_reg[5]_i_24_O_UNCONNECTED [3:0]),
        .S({\edge_val_1_i_reg_1318[5]_i_47_n_8 ,\edge_val_1_i_reg_1318[5]_i_48_n_8 ,\edge_val_1_i_reg_1318[5]_i_49_n_8 ,\edge_val_1_i_reg_1318[5]_i_50_n_8 }));
  CARRY4 \edge_val_1_i_reg_1318_reg[5]_i_33 
       (.CI(\edge_val_1_i_reg_1318_reg[5]_i_51_n_8 ),
        .CO({\edge_val_1_i_reg_1318_reg[5]_i_33_n_8 ,\edge_val_1_i_reg_1318_reg[5]_i_33_n_9 ,\edge_val_1_i_reg_1318_reg[5]_i_33_n_10 ,\edge_val_1_i_reg_1318_reg[5]_i_33_n_11 }),
        .CYINIT(1'b0),
        .DI({\edge_val_1_i_reg_1318[5]_i_52_n_8 ,\edge_val_1_i_reg_1318[5]_i_53_n_8 ,\edge_val_1_i_reg_1318[5]_i_54_n_8 ,\edge_val_1_i_reg_1318[5]_i_55_n_8 }),
        .O(\NLW_edge_val_1_i_reg_1318_reg[5]_i_33_O_UNCONNECTED [3:0]),
        .S({\edge_val_1_i_reg_1318[5]_i_56_n_8 ,\edge_val_1_i_reg_1318[5]_i_57_n_8 ,\edge_val_1_i_reg_1318[5]_i_58_n_8 ,\edge_val_1_i_reg_1318[5]_i_59_n_8 }));
  CARRY4 \edge_val_1_i_reg_1318_reg[5]_i_42 
       (.CI(\edge_val_1_i_reg_1318_reg[5]_i_60_n_8 ),
        .CO({\edge_val_1_i_reg_1318_reg[5]_i_42_n_8 ,\edge_val_1_i_reg_1318_reg[5]_i_42_n_9 ,\edge_val_1_i_reg_1318_reg[5]_i_42_n_10 ,\edge_val_1_i_reg_1318_reg[5]_i_42_n_11 }),
        .CYINIT(1'b0),
        .DI({\edge_val_1_i_reg_1318[5]_i_61_n_8 ,\edge_val_1_i_reg_1318[5]_i_62_n_8 ,\edge_val_1_i_reg_1318[5]_i_63_n_8 ,\edge_val_1_i_reg_1318[5]_i_64_n_8 }),
        .O(\NLW_edge_val_1_i_reg_1318_reg[5]_i_42_O_UNCONNECTED [3:0]),
        .S({\edge_val_1_i_reg_1318[5]_i_65_n_8 ,\edge_val_1_i_reg_1318[5]_i_66_n_8 ,\edge_val_1_i_reg_1318[5]_i_67_n_8 ,\edge_val_1_i_reg_1318[5]_i_68_n_8 }));
  CARRY4 \edge_val_1_i_reg_1318_reg[5]_i_5 
       (.CI(\edge_val_1_i_reg_1318_reg[5]_i_6_n_8 ),
        .CO({\NLW_edge_val_1_i_reg_1318_reg[5]_i_5_CO_UNCONNECTED [3],\edge_val_1_i_reg_1318_reg[5]_i_5_n_9 ,\edge_val_1_i_reg_1318_reg[5]_i_5_n_10 ,\edge_val_1_i_reg_1318_reg[5]_i_5_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,\edge_val_1_i_reg_1318[5]_i_7_n_8 ,\edge_val_1_i_reg_1318[5]_i_8_n_8 ,\edge_val_1_i_reg_1318[5]_i_9_n_8 }),
        .O(tmp_16_fu_858_p2[7:4]),
        .S({\edge_val_1_i_reg_1318[5]_i_10_n_8 ,\edge_val_1_i_reg_1318[5]_i_11_n_8 ,\edge_val_1_i_reg_1318[5]_i_12_n_8 ,\edge_val_1_i_reg_1318[5]_i_13_n_8 }));
  CARRY4 \edge_val_1_i_reg_1318_reg[5]_i_51 
       (.CI(\edge_val_1_i_reg_1318_reg[5]_i_69_n_8 ),
        .CO({\edge_val_1_i_reg_1318_reg[5]_i_51_n_8 ,\edge_val_1_i_reg_1318_reg[5]_i_51_n_9 ,\edge_val_1_i_reg_1318_reg[5]_i_51_n_10 ,\edge_val_1_i_reg_1318_reg[5]_i_51_n_11 }),
        .CYINIT(1'b0),
        .DI({\edge_val_1_i_reg_1318[5]_i_70_n_8 ,\edge_val_1_i_reg_1318[5]_i_71_n_8 ,\edge_val_1_i_reg_1318[5]_i_72_n_8 ,\edge_val_1_i_reg_1318[5]_i_73_n_8 }),
        .O(\NLW_edge_val_1_i_reg_1318_reg[5]_i_51_O_UNCONNECTED [3:0]),
        .S({\edge_val_1_i_reg_1318[5]_i_74_n_8 ,\edge_val_1_i_reg_1318[5]_i_75_n_8 ,\edge_val_1_i_reg_1318[5]_i_76_n_8 ,\edge_val_1_i_reg_1318[5]_i_77_n_8 }));
  CARRY4 \edge_val_1_i_reg_1318_reg[5]_i_6 
       (.CI(1'b0),
        .CO({\edge_val_1_i_reg_1318_reg[5]_i_6_n_8 ,\edge_val_1_i_reg_1318_reg[5]_i_6_n_9 ,\edge_val_1_i_reg_1318_reg[5]_i_6_n_10 ,\edge_val_1_i_reg_1318_reg[5]_i_6_n_11 }),
        .CYINIT(1'b0),
        .DI({\edge_val_1_i_reg_1318[5]_i_14_n_8 ,\edge_val_1_i_reg_1318[5]_i_15_n_8 ,\edge_val_1_i_reg_1318[5]_i_16_n_8 ,p_3_in}),
        .O(tmp_16_fu_858_p2[3:0]),
        .S({\edge_val_1_i_reg_1318[5]_i_18_n_8 ,\edge_val_1_i_reg_1318[5]_i_19_n_8 ,\edge_val_1_i_reg_1318[5]_i_20_n_8 ,\edge_val_1_i_reg_1318[5]_i_21_n_8 }));
  CARRY4 \edge_val_1_i_reg_1318_reg[5]_i_60 
       (.CI(1'b0),
        .CO({\edge_val_1_i_reg_1318_reg[5]_i_60_n_8 ,\edge_val_1_i_reg_1318_reg[5]_i_60_n_9 ,\edge_val_1_i_reg_1318_reg[5]_i_60_n_10 ,\edge_val_1_i_reg_1318_reg[5]_i_60_n_11 }),
        .CYINIT(1'b0),
        .DI({\edge_val_1_i_reg_1318[5]_i_78_n_8 ,\edge_val_1_i_reg_1318[5]_i_79_n_8 ,\edge_val_1_i_reg_1318[5]_i_80_n_8 ,\edge_val_1_i_reg_1318[5]_i_81_n_8 }),
        .O(\NLW_edge_val_1_i_reg_1318_reg[5]_i_60_O_UNCONNECTED [3:0]),
        .S({\edge_val_1_i_reg_1318[5]_i_82_n_8 ,\edge_val_1_i_reg_1318[5]_i_83_n_8 ,\edge_val_1_i_reg_1318[5]_i_84_n_8 ,\edge_val_1_i_reg_1318[5]_i_85_n_8 }));
  CARRY4 \edge_val_1_i_reg_1318_reg[5]_i_69 
       (.CI(1'b0),
        .CO({\edge_val_1_i_reg_1318_reg[5]_i_69_n_8 ,\edge_val_1_i_reg_1318_reg[5]_i_69_n_9 ,\edge_val_1_i_reg_1318_reg[5]_i_69_n_10 ,\edge_val_1_i_reg_1318_reg[5]_i_69_n_11 }),
        .CYINIT(1'b0),
        .DI({\edge_val_1_i_reg_1318[5]_i_86_n_8 ,\edge_val_1_i_reg_1318[5]_i_87_n_8 ,\edge_val_1_i_reg_1318[5]_i_88_n_8 ,\edge_val_1_i_reg_1318[5]_i_89_n_8 }),
        .O(\NLW_edge_val_1_i_reg_1318_reg[5]_i_69_O_UNCONNECTED [3:0]),
        .S({\edge_val_1_i_reg_1318[5]_i_90_n_8 ,\edge_val_1_i_reg_1318[5]_i_91_n_8 ,\edge_val_1_i_reg_1318[5]_i_92_n_8 ,\edge_val_1_i_reg_1318[5]_i_93_n_8 }));
  FDRE \edge_val_1_i_reg_1318_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_14),
        .Q(edge_val_1_i_reg_1318[6]),
        .R(1'b0));
  FDRE \edge_val_1_i_reg_1318_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_13),
        .Q(edge_val_1_i_reg_1318[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \fourWide_fu_178[0]_i_1 
       (.I0(fourWide_fu_178[0]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(val_reg_1331[0]),
        .O(fourWide_1_fu_1079_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[10]_i_1 
       (.I0(val_reg_1331[2]),
        .I1(tmp_11_fu_960_p1[3]),
        .I2(tmp_11_fu_960_p1[4]),
        .I3(fourWide_fu_178[10]),
        .O(fourWide_1_fu_1079_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[11]_i_1 
       (.I0(val_reg_1331[3]),
        .I1(tmp_11_fu_960_p1[3]),
        .I2(tmp_11_fu_960_p1[4]),
        .I3(fourWide_fu_178[11]),
        .O(fourWide_1_fu_1079_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[12]_i_1 
       (.I0(val_reg_1331[4]),
        .I1(tmp_11_fu_960_p1[3]),
        .I2(tmp_11_fu_960_p1[4]),
        .I3(fourWide_fu_178[12]),
        .O(fourWide_1_fu_1079_p2[12]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[13]_i_1 
       (.I0(val_reg_1331[5]),
        .I1(tmp_11_fu_960_p1[3]),
        .I2(tmp_11_fu_960_p1[4]),
        .I3(fourWide_fu_178[13]),
        .O(fourWide_1_fu_1079_p2[13]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[14]_i_1 
       (.I0(val_reg_1331[6]),
        .I1(tmp_11_fu_960_p1[3]),
        .I2(tmp_11_fu_960_p1[4]),
        .I3(fourWide_fu_178[14]),
        .O(fourWide_1_fu_1079_p2[14]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[15]_i_1 
       (.I0(val_reg_1331[7]),
        .I1(tmp_11_fu_960_p1[3]),
        .I2(tmp_11_fu_960_p1[4]),
        .I3(fourWide_fu_178[15]),
        .O(fourWide_1_fu_1079_p2[15]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[16]_i_1 
       (.I0(val_reg_1331[0]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[16]),
        .O(fourWide_1_fu_1079_p2[16]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[17]_i_1 
       (.I0(val_reg_1331[1]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[17]),
        .O(fourWide_1_fu_1079_p2[17]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[18]_i_1 
       (.I0(val_reg_1331[2]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[18]),
        .O(fourWide_1_fu_1079_p2[18]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[19]_i_1 
       (.I0(val_reg_1331[3]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[19]),
        .O(fourWide_1_fu_1079_p2[19]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \fourWide_fu_178[1]_i_1 
       (.I0(fourWide_fu_178[1]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(val_reg_1331[1]),
        .O(fourWide_1_fu_1079_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[20]_i_1 
       (.I0(val_reg_1331[4]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[20]),
        .O(fourWide_1_fu_1079_p2[20]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[21]_i_1 
       (.I0(val_reg_1331[5]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[21]),
        .O(fourWide_1_fu_1079_p2[21]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[22]_i_1 
       (.I0(val_reg_1331[6]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[22]),
        .O(fourWide_1_fu_1079_p2[22]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[23]_i_1 
       (.I0(val_reg_1331[7]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[23]),
        .O(fourWide_1_fu_1079_p2[23]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fourWide_fu_178[24]_i_1 
       (.I0(val_reg_1331[0]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[24]),
        .O(fourWide_1_fu_1079_p2[24]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fourWide_fu_178[25]_i_1 
       (.I0(val_reg_1331[1]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[25]),
        .O(fourWide_1_fu_1079_p2[25]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fourWide_fu_178[26]_i_1 
       (.I0(val_reg_1331[2]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[26]),
        .O(fourWide_1_fu_1079_p2[26]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fourWide_fu_178[27]_i_1 
       (.I0(val_reg_1331[3]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[27]),
        .O(fourWide_1_fu_1079_p2[27]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fourWide_fu_178[28]_i_1 
       (.I0(val_reg_1331[4]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[28]),
        .O(fourWide_1_fu_1079_p2[28]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fourWide_fu_178[29]_i_1 
       (.I0(val_reg_1331[5]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[29]),
        .O(fourWide_1_fu_1079_p2[29]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \fourWide_fu_178[2]_i_1 
       (.I0(fourWide_fu_178[2]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(val_reg_1331[2]),
        .O(fourWide_1_fu_1079_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fourWide_fu_178[30]_i_1 
       (.I0(val_reg_1331[6]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[30]),
        .O(fourWide_1_fu_1079_p2[30]));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \fourWide_fu_178[31]_i_1 
       (.I0(ap_CS_fsm_state52),
        .I1(\j6_reg_473_reg_n_8_[2] ),
        .I2(tmp_11_fu_960_p1[4]),
        .I3(tmp_11_fu_960_p1[3]),
        .O(j6_reg_4730));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fourWide_fu_178[31]_i_2 
       (.I0(val_reg_1331[7]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(fourWide_fu_178[31]),
        .O(fourWide_1_fu_1079_p2[31]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \fourWide_fu_178[3]_i_1 
       (.I0(fourWide_fu_178[3]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(val_reg_1331[3]),
        .O(fourWide_1_fu_1079_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \fourWide_fu_178[4]_i_1 
       (.I0(fourWide_fu_178[4]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(val_reg_1331[4]),
        .O(fourWide_1_fu_1079_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \fourWide_fu_178[5]_i_1 
       (.I0(fourWide_fu_178[5]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(val_reg_1331[5]),
        .O(fourWide_1_fu_1079_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \fourWide_fu_178[6]_i_1 
       (.I0(fourWide_fu_178[6]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(val_reg_1331[6]),
        .O(fourWide_1_fu_1079_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \fourWide_fu_178[7]_i_1 
       (.I0(fourWide_fu_178[7]),
        .I1(tmp_11_fu_960_p1[4]),
        .I2(tmp_11_fu_960_p1[3]),
        .I3(val_reg_1331[7]),
        .O(fourWide_1_fu_1079_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[8]_i_1 
       (.I0(val_reg_1331[0]),
        .I1(tmp_11_fu_960_p1[3]),
        .I2(tmp_11_fu_960_p1[4]),
        .I3(fourWide_fu_178[8]),
        .O(fourWide_1_fu_1079_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \fourWide_fu_178[9]_i_1 
       (.I0(val_reg_1331[1]),
        .I1(tmp_11_fu_960_p1[3]),
        .I2(tmp_11_fu_960_p1[4]),
        .I3(fourWide_fu_178[9]),
        .O(fourWide_1_fu_1079_p2[9]));
  FDRE \fourWide_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[0]),
        .Q(fourWide_fu_178[0]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[10] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[10]),
        .Q(fourWide_fu_178[10]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[11] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[11]),
        .Q(fourWide_fu_178[11]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[12] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[12]),
        .Q(fourWide_fu_178[12]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[13] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[13]),
        .Q(fourWide_fu_178[13]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[14] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[14]),
        .Q(fourWide_fu_178[14]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[15] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[15]),
        .Q(fourWide_fu_178[15]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[16] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[16]),
        .Q(fourWide_fu_178[16]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[17] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[17]),
        .Q(fourWide_fu_178[17]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[18] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[18]),
        .Q(fourWide_fu_178[18]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[19] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[19]),
        .Q(fourWide_fu_178[19]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[1]),
        .Q(fourWide_fu_178[1]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[20] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[20]),
        .Q(fourWide_fu_178[20]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[21] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[21]),
        .Q(fourWide_fu_178[21]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[22] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[22]),
        .Q(fourWide_fu_178[22]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[23] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[23]),
        .Q(fourWide_fu_178[23]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[24] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[24]),
        .Q(fourWide_fu_178[24]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[25] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[25]),
        .Q(fourWide_fu_178[25]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[26] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[26]),
        .Q(fourWide_fu_178[26]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[27] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[27]),
        .Q(fourWide_fu_178[27]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[28] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[28]),
        .Q(fourWide_fu_178[28]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[29] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[29]),
        .Q(fourWide_fu_178[29]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[2]),
        .Q(fourWide_fu_178[2]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[30] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[30]),
        .Q(fourWide_fu_178[30]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[31] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[31]),
        .Q(fourWide_fu_178[31]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[3]),
        .Q(fourWide_fu_178[3]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[4]),
        .Q(fourWide_fu_178[4]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[5]),
        .Q(fourWide_fu_178[5]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[6]),
        .Q(fourWide_fu_178[6]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[7]),
        .Q(fourWide_fu_178[7]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[8] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[8]),
        .Q(fourWide_fu_178[8]),
        .R(1'b0));
  FDRE \fourWide_fu_178_reg[9] 
       (.C(ap_clk),
        .CE(j6_reg_4730),
        .D(fourWide_1_fu_1079_p2[9]),
        .Q(fourWide_fu_178[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \fullIndex_reg_1226[0]_i_1 
       (.I0(sobel_filter_mac_bkb_U7_n_9),
        .I1(ap_CS_fsm_state30),
        .O(\fullIndex_reg_1226[0]_i_1_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fullIndex_reg_1226[7]_i_1 
       (.I0(\j_reg_380_reg_n_8_[7] ),
        .I1(tmp_2_reg_1205[7]),
        .O(fullIndex_cast_fu_690_p1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \fullIndex_reg_1226[8]_i_2 
       (.I0(\j_reg_380_reg_n_8_[10] ),
        .I1(tmp_2_reg_1205[10]),
        .O(\fullIndex_reg_1226[8]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fullIndex_reg_1226[8]_i_3 
       (.I0(\j_reg_380_reg_n_8_[9] ),
        .I1(tmp_2_reg_1205[9]),
        .O(\fullIndex_reg_1226[8]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fullIndex_reg_1226[8]_i_4 
       (.I0(\j_reg_380_reg_n_8_[8] ),
        .I1(tmp_2_reg_1205[8]),
        .O(\fullIndex_reg_1226[8]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fullIndex_reg_1226[8]_i_5 
       (.I0(\j_reg_380_reg_n_8_[7] ),
        .I1(tmp_2_reg_1205[7]),
        .O(\fullIndex_reg_1226[8]_i_5_n_8 ));
  FDRE \fullIndex_reg_1226_reg[0] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(\j_reg_380_reg_n_8_[0] ),
        .Q(fullIndex_reg_1226[0]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[10] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[10]),
        .Q(fullIndex_reg_1226[10]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[11] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[11]),
        .Q(fullIndex_reg_1226[11]),
        .R(1'b0));
  CARRY4 \fullIndex_reg_1226_reg[11]_i_1 
       (.CI(\fullIndex_reg_1226_reg[8]_i_1_n_8 ),
        .CO({\fullIndex_reg_1226_reg[11]_i_1_n_8 ,\fullIndex_reg_1226_reg[11]_i_1_n_9 ,\fullIndex_reg_1226_reg[11]_i_1_n_10 ,\fullIndex_reg_1226_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fullIndex_cast_fu_690_p1[14:11]),
        .S(tmp_2_reg_1205[14:11]));
  FDRE \fullIndex_reg_1226_reg[12] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[12]),
        .Q(fullIndex_reg_1226[12]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[13] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[13]),
        .Q(fullIndex_reg_1226[13]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[14] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[14]),
        .Q(fullIndex_reg_1226[14]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[15] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[15]),
        .Q(fullIndex_reg_1226[15]),
        .R(1'b0));
  CARRY4 \fullIndex_reg_1226_reg[15]_i_1 
       (.CI(\fullIndex_reg_1226_reg[11]_i_1_n_8 ),
        .CO({\fullIndex_reg_1226_reg[15]_i_1_n_8 ,\fullIndex_reg_1226_reg[15]_i_1_n_9 ,\fullIndex_reg_1226_reg[15]_i_1_n_10 ,\fullIndex_reg_1226_reg[15]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fullIndex_cast_fu_690_p1[18:15]),
        .S(tmp_2_reg_1205[18:15]));
  FDRE \fullIndex_reg_1226_reg[16] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[16]),
        .Q(fullIndex_reg_1226[16]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[17] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[17]),
        .Q(fullIndex_reg_1226[17]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[18] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[18]),
        .Q(fullIndex_reg_1226[18]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[19] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[19]),
        .Q(fullIndex_reg_1226[19]),
        .R(1'b0));
  CARRY4 \fullIndex_reg_1226_reg[19]_i_1 
       (.CI(\fullIndex_reg_1226_reg[15]_i_1_n_8 ),
        .CO({\NLW_fullIndex_reg_1226_reg[19]_i_1_CO_UNCONNECTED [3],\fullIndex_reg_1226_reg[19]_i_1_n_9 ,\fullIndex_reg_1226_reg[19]_i_1_n_10 ,\fullIndex_reg_1226_reg[19]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(fullIndex_cast_fu_690_p1[22:19]),
        .S(tmp_2_reg_1205[22:19]));
  FDRE \fullIndex_reg_1226_reg[1] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(\j_reg_380_reg_n_8_[1] ),
        .Q(fullIndex_reg_1226[1]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[20] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[20]),
        .Q(fullIndex_reg_1226[20]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[21] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[21]),
        .Q(fullIndex_reg_1226[21]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[22] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[22]),
        .Q(fullIndex_reg_1226[22]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[2] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(\j_reg_380_reg_n_8_[2] ),
        .Q(fullIndex_reg_1226[2]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[3] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(\j_reg_380_reg_n_8_[3] ),
        .Q(fullIndex_reg_1226[3]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[4] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(\j_reg_380_reg_n_8_[4] ),
        .Q(fullIndex_reg_1226[4]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[5] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(\j_reg_380_reg_n_8_[5] ),
        .Q(fullIndex_reg_1226[5]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[6] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(\j_reg_380_reg_n_8_[6] ),
        .Q(fullIndex_reg_1226[6]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[7] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[7]),
        .Q(fullIndex_reg_1226[7]),
        .R(1'b0));
  FDRE \fullIndex_reg_1226_reg[8] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[8]),
        .Q(fullIndex_reg_1226[8]),
        .R(1'b0));
  CARRY4 \fullIndex_reg_1226_reg[8]_i_1 
       (.CI(1'b0),
        .CO({\fullIndex_reg_1226_reg[8]_i_1_n_8 ,\fullIndex_reg_1226_reg[8]_i_1_n_9 ,\fullIndex_reg_1226_reg[8]_i_1_n_10 ,\fullIndex_reg_1226_reg[8]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\j_reg_380_reg_n_8_[10] ,\j_reg_380_reg_n_8_[9] ,\j_reg_380_reg_n_8_[8] ,\j_reg_380_reg_n_8_[7] }),
        .O({fullIndex_cast_fu_690_p1[10:8],\NLW_fullIndex_reg_1226_reg[8]_i_1_O_UNCONNECTED [0]}),
        .S({\fullIndex_reg_1226[8]_i_2_n_8 ,\fullIndex_reg_1226[8]_i_3_n_8 ,\fullIndex_reg_1226[8]_i_4_n_8 ,\fullIndex_reg_1226[8]_i_5_n_8 }));
  FDRE \fullIndex_reg_1226_reg[9] 
       (.C(ap_clk),
        .CE(\fullIndex_reg_1226[0]_i_1_n_8 ),
        .D(fullIndex_cast_fu_690_p1[9]),
        .Q(fullIndex_reg_1226[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0069)) 
    g0_b1__0
       (.I0(tmp_37_reg_1283[0]),
        .I1(tmp_37_reg_1283[1]),
        .I2(tmp_37_reg_1283[2]),
        .I3(tmp_37_reg_1283[3]),
        .O(g0_b1__0_n_8));
  LUT4 #(
    .INIT(16'h0049)) 
    g0_b2__0
       (.I0(tmp_37_reg_1283[0]),
        .I1(tmp_37_reg_1283[1]),
        .I2(tmp_37_reg_1283[2]),
        .I3(tmp_37_reg_1283[3]),
        .O(g0_b2__0_n_8));
  FDRE \gmem1_addr_4_reg_1216_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[0]),
        .Q(gmem1_addr_4_reg_1216_reg__0[0]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[10]),
        .Q(gmem1_addr_4_reg_1216_reg__0[10]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[11]),
        .Q(gmem1_addr_4_reg_1216_reg__0[11]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[12]),
        .Q(gmem1_addr_4_reg_1216_reg__0[12]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[13]),
        .Q(gmem1_addr_4_reg_1216_reg__0[13]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[14]),
        .Q(gmem1_addr_4_reg_1216_reg__0[14]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[15]),
        .Q(gmem1_addr_4_reg_1216_reg__0[15]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[16]),
        .Q(gmem1_addr_4_reg_1216_reg__0[16]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[17]),
        .Q(gmem1_addr_4_reg_1216_reg__0[17]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[18]),
        .Q(gmem1_addr_4_reg_1216_reg__0[18]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[19]),
        .Q(gmem1_addr_4_reg_1216_reg__0[19]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[1]),
        .Q(gmem1_addr_4_reg_1216_reg__0[1]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[20]),
        .Q(gmem1_addr_4_reg_1216_reg__0[20]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[21]),
        .Q(gmem1_addr_4_reg_1216_reg__0[21]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[22]),
        .Q(gmem1_addr_4_reg_1216_reg__0[22]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[23]),
        .Q(gmem1_addr_4_reg_1216_reg__0[23]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[24]),
        .Q(gmem1_addr_4_reg_1216_reg__0[24]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[25]),
        .Q(gmem1_addr_4_reg_1216_reg__0[25]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[26]),
        .Q(gmem1_addr_4_reg_1216_reg__0[26]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[27]),
        .Q(gmem1_addr_4_reg_1216_reg__0[27]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[28]),
        .Q(gmem1_addr_4_reg_1216_reg__0[28]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[29]),
        .Q(gmem1_addr_4_reg_1216_reg__0[29]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[2]),
        .Q(gmem1_addr_4_reg_1216_reg__0[2]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[3]),
        .Q(gmem1_addr_4_reg_1216_reg__0[3]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[4]),
        .Q(gmem1_addr_4_reg_1216_reg__0[4]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[5]),
        .Q(gmem1_addr_4_reg_1216_reg__0[5]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[6]),
        .Q(gmem1_addr_4_reg_1216_reg__0[6]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[7]),
        .Q(gmem1_addr_4_reg_1216_reg__0[7]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[8]),
        .Q(gmem1_addr_4_reg_1216_reg__0[8]),
        .R(1'b0));
  FDRE \gmem1_addr_4_reg_1216_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[44]),
        .D(out_pix3_reg_1111[9]),
        .Q(gmem1_addr_4_reg_1216_reg__0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[11]_i_2 
       (.I0(fullIndex_reg_1226[11]),
        .I1(tmp_25_cast1_reg_1124[11]),
        .O(\gmem1_addr_5_reg_1259[11]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[11]_i_3 
       (.I0(fullIndex_reg_1226[10]),
        .I1(tmp_25_cast1_reg_1124[10]),
        .O(\gmem1_addr_5_reg_1259[11]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[11]_i_4 
       (.I0(fullIndex_reg_1226[9]),
        .I1(tmp_25_cast1_reg_1124[9]),
        .O(\gmem1_addr_5_reg_1259[11]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[11]_i_5 
       (.I0(fullIndex_reg_1226[8]),
        .I1(tmp_25_cast1_reg_1124[8]),
        .O(\gmem1_addr_5_reg_1259[11]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[15]_i_2 
       (.I0(fullIndex_reg_1226[15]),
        .I1(tmp_25_cast1_reg_1124[15]),
        .O(\gmem1_addr_5_reg_1259[15]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[15]_i_3 
       (.I0(fullIndex_reg_1226[14]),
        .I1(tmp_25_cast1_reg_1124[14]),
        .O(\gmem1_addr_5_reg_1259[15]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[15]_i_4 
       (.I0(fullIndex_reg_1226[13]),
        .I1(tmp_25_cast1_reg_1124[13]),
        .O(\gmem1_addr_5_reg_1259[15]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[15]_i_5 
       (.I0(fullIndex_reg_1226[12]),
        .I1(tmp_25_cast1_reg_1124[12]),
        .O(\gmem1_addr_5_reg_1259[15]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[19]_i_2 
       (.I0(fullIndex_reg_1226[19]),
        .I1(tmp_25_cast1_reg_1124[19]),
        .O(\gmem1_addr_5_reg_1259[19]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[19]_i_3 
       (.I0(fullIndex_reg_1226[18]),
        .I1(tmp_25_cast1_reg_1124[18]),
        .O(\gmem1_addr_5_reg_1259[19]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[19]_i_4 
       (.I0(fullIndex_reg_1226[17]),
        .I1(tmp_25_cast1_reg_1124[17]),
        .O(\gmem1_addr_5_reg_1259[19]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[19]_i_5 
       (.I0(fullIndex_reg_1226[16]),
        .I1(tmp_25_cast1_reg_1124[16]),
        .O(\gmem1_addr_5_reg_1259[19]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_5_reg_1259[23]_i_2 
       (.I0(tmp_25_cast1_reg_1124[22]),
        .O(\gmem1_addr_5_reg_1259[23]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_5_reg_1259[23]_i_3 
       (.I0(tmp_25_cast1_reg_1124[22]),
        .I1(tmp_25_cast1_reg_1124[23]),
        .O(\gmem1_addr_5_reg_1259[23]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[23]_i_4 
       (.I0(tmp_25_cast1_reg_1124[22]),
        .I1(fullIndex_reg_1226[22]),
        .O(\gmem1_addr_5_reg_1259[23]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[23]_i_5 
       (.I0(fullIndex_reg_1226[21]),
        .I1(tmp_25_cast1_reg_1124[21]),
        .O(\gmem1_addr_5_reg_1259[23]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[23]_i_6 
       (.I0(fullIndex_reg_1226[20]),
        .I1(tmp_25_cast1_reg_1124[20]),
        .O(\gmem1_addr_5_reg_1259[23]_i_6_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_5_reg_1259[27]_i_2 
       (.I0(tmp_25_cast1_reg_1124[26]),
        .I1(tmp_25_cast1_reg_1124[27]),
        .O(\gmem1_addr_5_reg_1259[27]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_5_reg_1259[27]_i_3 
       (.I0(tmp_25_cast1_reg_1124[25]),
        .I1(tmp_25_cast1_reg_1124[26]),
        .O(\gmem1_addr_5_reg_1259[27]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_5_reg_1259[27]_i_4 
       (.I0(tmp_25_cast1_reg_1124[24]),
        .I1(tmp_25_cast1_reg_1124[25]),
        .O(\gmem1_addr_5_reg_1259[27]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_5_reg_1259[27]_i_5 
       (.I0(tmp_25_cast1_reg_1124[23]),
        .I1(tmp_25_cast1_reg_1124[24]),
        .O(\gmem1_addr_5_reg_1259[27]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_5_reg_1259[29]_i_2 
       (.I0(tmp_25_cast1_reg_1124[28]),
        .I1(tmp_25_cast1_reg_1124[29]),
        .O(\gmem1_addr_5_reg_1259[29]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_5_reg_1259[29]_i_3 
       (.I0(tmp_25_cast1_reg_1124[27]),
        .I1(tmp_25_cast1_reg_1124[28]),
        .O(\gmem1_addr_5_reg_1259[29]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[3]_i_2 
       (.I0(fullIndex_reg_1226[3]),
        .I1(tmp_25_cast1_reg_1124[3]),
        .O(\gmem1_addr_5_reg_1259[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[3]_i_3 
       (.I0(fullIndex_reg_1226[2]),
        .I1(tmp_25_cast1_reg_1124[2]),
        .O(\gmem1_addr_5_reg_1259[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[3]_i_4 
       (.I0(fullIndex_reg_1226[1]),
        .I1(tmp_25_cast1_reg_1124[1]),
        .O(\gmem1_addr_5_reg_1259[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[3]_i_5 
       (.I0(fullIndex_reg_1226[0]),
        .I1(tmp_25_cast1_reg_1124[0]),
        .O(\gmem1_addr_5_reg_1259[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[7]_i_2 
       (.I0(fullIndex_reg_1226[7]),
        .I1(tmp_25_cast1_reg_1124[7]),
        .O(\gmem1_addr_5_reg_1259[7]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[7]_i_3 
       (.I0(fullIndex_reg_1226[6]),
        .I1(tmp_25_cast1_reg_1124[6]),
        .O(\gmem1_addr_5_reg_1259[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[7]_i_4 
       (.I0(fullIndex_reg_1226[5]),
        .I1(tmp_25_cast1_reg_1124[5]),
        .O(\gmem1_addr_5_reg_1259[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_5_reg_1259[7]_i_5 
       (.I0(fullIndex_reg_1226[4]),
        .I1(tmp_25_cast1_reg_1124[4]),
        .O(\gmem1_addr_5_reg_1259[7]_i_5_n_8 ));
  FDRE \gmem1_addr_5_reg_1259_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[0]),
        .Q(gmem1_addr_5_reg_1259[0]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[10]),
        .Q(gmem1_addr_5_reg_1259[10]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[11]),
        .Q(gmem1_addr_5_reg_1259[11]),
        .R(1'b0));
  CARRY4 \gmem1_addr_5_reg_1259_reg[11]_i_1 
       (.CI(\gmem1_addr_5_reg_1259_reg[7]_i_1_n_8 ),
        .CO({\gmem1_addr_5_reg_1259_reg[11]_i_1_n_8 ,\gmem1_addr_5_reg_1259_reg[11]_i_1_n_9 ,\gmem1_addr_5_reg_1259_reg[11]_i_1_n_10 ,\gmem1_addr_5_reg_1259_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(fullIndex_reg_1226[11:8]),
        .O(out_pix4_sum8_fu_743_p2[11:8]),
        .S({\gmem1_addr_5_reg_1259[11]_i_2_n_8 ,\gmem1_addr_5_reg_1259[11]_i_3_n_8 ,\gmem1_addr_5_reg_1259[11]_i_4_n_8 ,\gmem1_addr_5_reg_1259[11]_i_5_n_8 }));
  FDRE \gmem1_addr_5_reg_1259_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[12]),
        .Q(gmem1_addr_5_reg_1259[12]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[13]),
        .Q(gmem1_addr_5_reg_1259[13]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[14]),
        .Q(gmem1_addr_5_reg_1259[14]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[15]),
        .Q(gmem1_addr_5_reg_1259[15]),
        .R(1'b0));
  CARRY4 \gmem1_addr_5_reg_1259_reg[15]_i_1 
       (.CI(\gmem1_addr_5_reg_1259_reg[11]_i_1_n_8 ),
        .CO({\gmem1_addr_5_reg_1259_reg[15]_i_1_n_8 ,\gmem1_addr_5_reg_1259_reg[15]_i_1_n_9 ,\gmem1_addr_5_reg_1259_reg[15]_i_1_n_10 ,\gmem1_addr_5_reg_1259_reg[15]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(fullIndex_reg_1226[15:12]),
        .O(out_pix4_sum8_fu_743_p2[15:12]),
        .S({\gmem1_addr_5_reg_1259[15]_i_2_n_8 ,\gmem1_addr_5_reg_1259[15]_i_3_n_8 ,\gmem1_addr_5_reg_1259[15]_i_4_n_8 ,\gmem1_addr_5_reg_1259[15]_i_5_n_8 }));
  FDRE \gmem1_addr_5_reg_1259_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[16]),
        .Q(gmem1_addr_5_reg_1259[16]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[17]),
        .Q(gmem1_addr_5_reg_1259[17]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[18]),
        .Q(gmem1_addr_5_reg_1259[18]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[19]),
        .Q(gmem1_addr_5_reg_1259[19]),
        .R(1'b0));
  CARRY4 \gmem1_addr_5_reg_1259_reg[19]_i_1 
       (.CI(\gmem1_addr_5_reg_1259_reg[15]_i_1_n_8 ),
        .CO({\gmem1_addr_5_reg_1259_reg[19]_i_1_n_8 ,\gmem1_addr_5_reg_1259_reg[19]_i_1_n_9 ,\gmem1_addr_5_reg_1259_reg[19]_i_1_n_10 ,\gmem1_addr_5_reg_1259_reg[19]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(fullIndex_reg_1226[19:16]),
        .O(out_pix4_sum8_fu_743_p2[19:16]),
        .S({\gmem1_addr_5_reg_1259[19]_i_2_n_8 ,\gmem1_addr_5_reg_1259[19]_i_3_n_8 ,\gmem1_addr_5_reg_1259[19]_i_4_n_8 ,\gmem1_addr_5_reg_1259[19]_i_5_n_8 }));
  FDRE \gmem1_addr_5_reg_1259_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[1]),
        .Q(gmem1_addr_5_reg_1259[1]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[20]),
        .Q(gmem1_addr_5_reg_1259[20]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[21]),
        .Q(gmem1_addr_5_reg_1259[21]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[22]),
        .Q(gmem1_addr_5_reg_1259[22]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[23]),
        .Q(gmem1_addr_5_reg_1259[23]),
        .R(1'b0));
  CARRY4 \gmem1_addr_5_reg_1259_reg[23]_i_1 
       (.CI(\gmem1_addr_5_reg_1259_reg[19]_i_1_n_8 ),
        .CO({\gmem1_addr_5_reg_1259_reg[23]_i_1_n_8 ,\gmem1_addr_5_reg_1259_reg[23]_i_1_n_9 ,\gmem1_addr_5_reg_1259_reg[23]_i_1_n_10 ,\gmem1_addr_5_reg_1259_reg[23]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({tmp_25_cast1_reg_1124[22],\gmem1_addr_5_reg_1259[23]_i_2_n_8 ,fullIndex_reg_1226[21:20]}),
        .O(out_pix4_sum8_fu_743_p2[23:20]),
        .S({\gmem1_addr_5_reg_1259[23]_i_3_n_8 ,\gmem1_addr_5_reg_1259[23]_i_4_n_8 ,\gmem1_addr_5_reg_1259[23]_i_5_n_8 ,\gmem1_addr_5_reg_1259[23]_i_6_n_8 }));
  FDRE \gmem1_addr_5_reg_1259_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[24]),
        .Q(gmem1_addr_5_reg_1259[24]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[25]),
        .Q(gmem1_addr_5_reg_1259[25]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[26]),
        .Q(gmem1_addr_5_reg_1259[26]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[27]),
        .Q(gmem1_addr_5_reg_1259[27]),
        .R(1'b0));
  CARRY4 \gmem1_addr_5_reg_1259_reg[27]_i_1 
       (.CI(\gmem1_addr_5_reg_1259_reg[23]_i_1_n_8 ),
        .CO({\gmem1_addr_5_reg_1259_reg[27]_i_1_n_8 ,\gmem1_addr_5_reg_1259_reg[27]_i_1_n_9 ,\gmem1_addr_5_reg_1259_reg[27]_i_1_n_10 ,\gmem1_addr_5_reg_1259_reg[27]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(tmp_25_cast1_reg_1124[26:23]),
        .O(out_pix4_sum8_fu_743_p2[27:24]),
        .S({\gmem1_addr_5_reg_1259[27]_i_2_n_8 ,\gmem1_addr_5_reg_1259[27]_i_3_n_8 ,\gmem1_addr_5_reg_1259[27]_i_4_n_8 ,\gmem1_addr_5_reg_1259[27]_i_5_n_8 }));
  FDRE \gmem1_addr_5_reg_1259_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[28]),
        .Q(gmem1_addr_5_reg_1259[28]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[29]),
        .Q(gmem1_addr_5_reg_1259[29]),
        .R(1'b0));
  CARRY4 \gmem1_addr_5_reg_1259_reg[29]_i_1 
       (.CI(\gmem1_addr_5_reg_1259_reg[27]_i_1_n_8 ),
        .CO({\NLW_gmem1_addr_5_reg_1259_reg[29]_i_1_CO_UNCONNECTED [3:1],\gmem1_addr_5_reg_1259_reg[29]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_25_cast1_reg_1124[27]}),
        .O({\NLW_gmem1_addr_5_reg_1259_reg[29]_i_1_O_UNCONNECTED [3:2],out_pix4_sum8_fu_743_p2[29:28]}),
        .S({1'b0,1'b0,\gmem1_addr_5_reg_1259[29]_i_2_n_8 ,\gmem1_addr_5_reg_1259[29]_i_3_n_8 }));
  FDRE \gmem1_addr_5_reg_1259_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[2]),
        .Q(gmem1_addr_5_reg_1259[2]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[3]),
        .Q(gmem1_addr_5_reg_1259[3]),
        .R(1'b0));
  CARRY4 \gmem1_addr_5_reg_1259_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem1_addr_5_reg_1259_reg[3]_i_1_n_8 ,\gmem1_addr_5_reg_1259_reg[3]_i_1_n_9 ,\gmem1_addr_5_reg_1259_reg[3]_i_1_n_10 ,\gmem1_addr_5_reg_1259_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(fullIndex_reg_1226[3:0]),
        .O(out_pix4_sum8_fu_743_p2[3:0]),
        .S({\gmem1_addr_5_reg_1259[3]_i_2_n_8 ,\gmem1_addr_5_reg_1259[3]_i_3_n_8 ,\gmem1_addr_5_reg_1259[3]_i_4_n_8 ,\gmem1_addr_5_reg_1259[3]_i_5_n_8 }));
  FDRE \gmem1_addr_5_reg_1259_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[4]),
        .Q(gmem1_addr_5_reg_1259[4]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[5]),
        .Q(gmem1_addr_5_reg_1259[5]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[6]),
        .Q(gmem1_addr_5_reg_1259[6]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[7]),
        .Q(gmem1_addr_5_reg_1259[7]),
        .R(1'b0));
  CARRY4 \gmem1_addr_5_reg_1259_reg[7]_i_1 
       (.CI(\gmem1_addr_5_reg_1259_reg[3]_i_1_n_8 ),
        .CO({\gmem1_addr_5_reg_1259_reg[7]_i_1_n_8 ,\gmem1_addr_5_reg_1259_reg[7]_i_1_n_9 ,\gmem1_addr_5_reg_1259_reg[7]_i_1_n_10 ,\gmem1_addr_5_reg_1259_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(fullIndex_reg_1226[7:4]),
        .O(out_pix4_sum8_fu_743_p2[7:4]),
        .S({\gmem1_addr_5_reg_1259[7]_i_2_n_8 ,\gmem1_addr_5_reg_1259[7]_i_3_n_8 ,\gmem1_addr_5_reg_1259[7]_i_4_n_8 ,\gmem1_addr_5_reg_1259[7]_i_5_n_8 }));
  FDRE \gmem1_addr_5_reg_1259_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[8]),
        .Q(gmem1_addr_5_reg_1259[8]),
        .R(1'b0));
  FDRE \gmem1_addr_5_reg_1259_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(out_pix4_sum8_fu_743_p2[9]),
        .Q(gmem1_addr_5_reg_1259[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_getVal grp_getVal_fu_484
       (.CEA2(reg_4980),
        .D(ap_NS_fsm[36:33]),
        .E(\bus_read/rs_rreq/load_p2 ),
        .Q({ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\data_p2_reg[31] (grp_getVal_fu_484_m_axi_Y_ARADDR),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_ARVALID(gmem0_ARVALID),
        .gmem0_RREADY(gmem0_RREADY),
        .grp_getVal_fu_484_ap_start_reg(grp_getVal_fu_484_ap_start_reg),
        .grp_getVal_fu_484_ap_start_reg_reg(grp_getVal_fu_484_n_16),
        .\inter_pix_read_reg_1106_reg[31] (inter_pix_read_reg_1106),
        .\state_reg[0] (gmem0_RVALID),
        .tmp_cast_fu_126_p1(tmp_cast_fu_126_p1));
  FDRE #(
    .INIT(1'b0)) 
    grp_getVal_fu_484_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_getVal_fu_484_n_16),
        .Q(grp_getVal_fu_484_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i1_reg_335[0]_i_4 
       (.I0(i1_reg_335_reg[0]),
        .O(\i1_reg_335[0]_i_4_n_8 ));
  FDRE \i1_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[0]_i_3_n_15 ),
        .Q(i1_reg_335_reg[0]),
        .R(I_BREADY1));
  CARRY4 \i1_reg_335_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i1_reg_335_reg[0]_i_3_n_8 ,\i1_reg_335_reg[0]_i_3_n_9 ,\i1_reg_335_reg[0]_i_3_n_10 ,\i1_reg_335_reg[0]_i_3_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i1_reg_335_reg[0]_i_3_n_12 ,\i1_reg_335_reg[0]_i_3_n_13 ,\i1_reg_335_reg[0]_i_3_n_14 ,\i1_reg_335_reg[0]_i_3_n_15 }),
        .S({i1_reg_335_reg[3:1],\i1_reg_335[0]_i_4_n_8 }));
  FDSE \i1_reg_335_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[8]_i_1_n_13 ),
        .Q(i1_reg_335_reg[10]),
        .S(I_BREADY1));
  FDSE \i1_reg_335_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[8]_i_1_n_12 ),
        .Q(i1_reg_335_reg[11]),
        .S(I_BREADY1));
  FDSE \i1_reg_335_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[12]_i_1_n_15 ),
        .Q(i1_reg_335_reg[12]),
        .S(I_BREADY1));
  CARRY4 \i1_reg_335_reg[12]_i_1 
       (.CI(\i1_reg_335_reg[8]_i_1_n_8 ),
        .CO({\NLW_i1_reg_335_reg[12]_i_1_CO_UNCONNECTED [3],\i1_reg_335_reg[12]_i_1_n_9 ,\i1_reg_335_reg[12]_i_1_n_10 ,\i1_reg_335_reg[12]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i1_reg_335_reg[12]_i_1_n_12 ,\i1_reg_335_reg[12]_i_1_n_13 ,\i1_reg_335_reg[12]_i_1_n_14 ,\i1_reg_335_reg[12]_i_1_n_15 }),
        .S(i1_reg_335_reg[15:12]));
  FDRE \i1_reg_335_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[12]_i_1_n_14 ),
        .Q(i1_reg_335_reg[13]),
        .R(I_BREADY1));
  FDRE \i1_reg_335_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[12]_i_1_n_13 ),
        .Q(i1_reg_335_reg[14]),
        .R(I_BREADY1));
  FDSE \i1_reg_335_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[12]_i_1_n_12 ),
        .Q(i1_reg_335_reg[15]),
        .S(I_BREADY1));
  FDRE \i1_reg_335_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[0]_i_3_n_14 ),
        .Q(i1_reg_335_reg[1]),
        .R(I_BREADY1));
  FDRE \i1_reg_335_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[0]_i_3_n_13 ),
        .Q(i1_reg_335_reg[2]),
        .R(I_BREADY1));
  FDRE \i1_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[0]_i_3_n_12 ),
        .Q(i1_reg_335_reg[3]),
        .R(I_BREADY1));
  FDRE \i1_reg_335_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[4]_i_1_n_15 ),
        .Q(i1_reg_335_reg[4]),
        .R(I_BREADY1));
  CARRY4 \i1_reg_335_reg[4]_i_1 
       (.CI(\i1_reg_335_reg[0]_i_3_n_8 ),
        .CO({\i1_reg_335_reg[4]_i_1_n_8 ,\i1_reg_335_reg[4]_i_1_n_9 ,\i1_reg_335_reg[4]_i_1_n_10 ,\i1_reg_335_reg[4]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i1_reg_335_reg[4]_i_1_n_12 ,\i1_reg_335_reg[4]_i_1_n_13 ,\i1_reg_335_reg[4]_i_1_n_14 ,\i1_reg_335_reg[4]_i_1_n_15 }),
        .S(i1_reg_335_reg[7:4]));
  FDRE \i1_reg_335_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[4]_i_1_n_14 ),
        .Q(i1_reg_335_reg[5]),
        .R(I_BREADY1));
  FDRE \i1_reg_335_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[4]_i_1_n_13 ),
        .Q(i1_reg_335_reg[6]),
        .R(I_BREADY1));
  FDSE \i1_reg_335_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[4]_i_1_n_12 ),
        .Q(i1_reg_335_reg[7]),
        .S(I_BREADY1));
  FDRE \i1_reg_335_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[8]_i_1_n_15 ),
        .Q(i1_reg_335_reg[8]),
        .R(I_BREADY1));
  CARRY4 \i1_reg_335_reg[8]_i_1 
       (.CI(\i1_reg_335_reg[4]_i_1_n_8 ),
        .CO({\i1_reg_335_reg[8]_i_1_n_8 ,\i1_reg_335_reg[8]_i_1_n_9 ,\i1_reg_335_reg[8]_i_1_n_10 ,\i1_reg_335_reg[8]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i1_reg_335_reg[8]_i_1_n_12 ,\i1_reg_335_reg[8]_i_1_n_13 ,\i1_reg_335_reg[8]_i_1_n_14 ,\i1_reg_335_reg[8]_i_1_n_15 }),
        .S(i1_reg_335_reg[11:8]));
  FDRE \i1_reg_335_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm128_out),
        .D(\i1_reg_335_reg[8]_i_1_n_14 ),
        .Q(i1_reg_335_reg[9]),
        .R(I_BREADY1));
  FDRE \i2_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[10]),
        .Q(\i2_reg_346_reg_n_8_[10] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[11]),
        .Q(\i2_reg_346_reg_n_8_[11] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[12]),
        .Q(\i2_reg_346_reg_n_8_[12] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[13]),
        .Q(\i2_reg_346_reg_n_8_[13] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[14]),
        .Q(\i2_reg_346_reg_n_8_[14] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[15]),
        .Q(\i2_reg_346_reg_n_8_[15] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[16] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[16]),
        .Q(\i2_reg_346_reg_n_8_[16] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[17] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[17]),
        .Q(\i2_reg_346_reg_n_8_[17] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[18] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[18]),
        .Q(\i2_reg_346_reg_n_8_[18] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[19] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[19]),
        .Q(\i2_reg_346_reg_n_8_[19] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[20] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[20]),
        .Q(\i2_reg_346_reg_n_8_[20] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[6]),
        .Q(\i2_reg_346_reg_n_8_[6] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[7]),
        .Q(\i2_reg_346_reg_n_8_[7] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[8]),
        .Q(\i2_reg_346_reg_n_8_[8] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  FDRE \i2_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(i2_reg_346),
        .D(i_3_reg_1172[9]),
        .Q(\i2_reg_346_reg_n_8_[9] ),
        .R(sobel_filter_gmem1_m_axi_U_n_57));
  LUT2 #(
    .INIT(4'h2)) 
    \i3_reg_357[20]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(\i_3_reg_1172[20]_i_3_n_8 ),
        .O(ap_NS_fsm124_out));
  FDSE \i3_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[0]),
        .Q(i3_reg_357[0]),
        .S(ap_NS_fsm124_out));
  FDSE \i3_reg_357_reg[10] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[10]),
        .Q(i3_reg_357[10]),
        .S(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[11] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[11]),
        .Q(i3_reg_357[11]),
        .R(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[12] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[12]),
        .Q(i3_reg_357[12]),
        .R(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[13] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[13]),
        .Q(i3_reg_357[13]),
        .R(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[14] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[14]),
        .Q(i3_reg_357[14]),
        .R(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[15] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[15]),
        .Q(i3_reg_357[15]),
        .R(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[16] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[16]),
        .Q(i3_reg_357[16]),
        .R(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[17] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[17]),
        .Q(i3_reg_357[17]),
        .R(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[18] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[18]),
        .Q(i3_reg_357[18]),
        .R(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[19] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[19]),
        .Q(i3_reg_357[19]),
        .R(ap_NS_fsm124_out));
  FDSE \i3_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[1]),
        .Q(i3_reg_357[1]),
        .S(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[20] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[20]),
        .Q(i3_reg_357[20]),
        .R(ap_NS_fsm124_out));
  FDSE \i3_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[2]),
        .Q(i3_reg_357[2]),
        .S(ap_NS_fsm124_out));
  FDSE \i3_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[3]),
        .Q(i3_reg_357[3]),
        .S(ap_NS_fsm124_out));
  FDSE \i3_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[4]),
        .Q(i3_reg_357[4]),
        .S(ap_NS_fsm124_out));
  FDSE \i3_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[5]),
        .Q(i3_reg_357[5]),
        .S(ap_NS_fsm124_out));
  FDSE \i3_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[6]),
        .Q(i3_reg_357[6]),
        .S(ap_NS_fsm124_out));
  FDRE \i3_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[7]),
        .Q(i3_reg_357[7]),
        .R(ap_NS_fsm124_out));
  FDSE \i3_reg_357_reg[8] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[8]),
        .Q(i3_reg_357[8]),
        .S(ap_NS_fsm124_out));
  FDSE \i3_reg_357_reg[9] 
       (.C(ap_clk),
        .CE(I_BREADY4),
        .D(i_4_reg_1191[9]),
        .Q(i3_reg_357[9]),
        .S(ap_NS_fsm124_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i4_reg_368[0]_i_1 
       (.I0(i4_reg_368_reg__0[0]),
        .O(i_5_fu_694_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \i4_reg_368[10]_i_1 
       (.I0(\i_4_reg_1191[20]_i_3_n_8 ),
        .I1(ap_CS_fsm_state21),
        .O(\i4_reg_368[10]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \i4_reg_368[10]_i_2 
       (.I0(ap_CS_fsm_state30),
        .I1(\j_reg_380_reg_n_8_[8] ),
        .I2(\j_reg_380_reg_n_8_[9] ),
        .I3(\j_reg_380_reg_n_8_[10] ),
        .I4(\j_reg_380_reg_n_8_[7] ),
        .I5(\i4_reg_368[10]_i_4_n_8 ),
        .O(ap_NS_fsm114_out));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \i4_reg_368[10]_i_3 
       (.I0(i4_reg_368_reg__0[10]),
        .I1(i4_reg_368_reg__0[9]),
        .I2(i4_reg_368_reg__0[8]),
        .I3(i4_reg_368_reg__0[7]),
        .I4(\i4_reg_368[10]_i_5_n_8 ),
        .I5(i4_reg_368_reg__0[6]),
        .O(i_5_fu_694_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \i4_reg_368[10]_i_4 
       (.I0(\j_reg_380_reg_n_8_[6] ),
        .I1(sobel_filter_mac_bkb_U7_n_10),
        .I2(\j_reg_380_reg_n_8_[4] ),
        .I3(\j_reg_380_reg_n_8_[5] ),
        .O(\i4_reg_368[10]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i4_reg_368[10]_i_5 
       (.I0(i4_reg_368_reg__0[4]),
        .I1(i4_reg_368_reg__0[2]),
        .I2(i4_reg_368_reg__0[0]),
        .I3(i4_reg_368_reg__0[1]),
        .I4(i4_reg_368_reg__0[3]),
        .I5(i4_reg_368_reg__0[5]),
        .O(\i4_reg_368[10]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i4_reg_368[1]_i_1 
       (.I0(i4_reg_368_reg__0[0]),
        .I1(i4_reg_368_reg__0[1]),
        .O(i_5_fu_694_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i4_reg_368[2]_i_1 
       (.I0(i4_reg_368_reg__0[2]),
        .I1(i4_reg_368_reg__0[1]),
        .I2(i4_reg_368_reg__0[0]),
        .O(\i4_reg_368[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i4_reg_368[3]_i_1 
       (.I0(i4_reg_368_reg__0[3]),
        .I1(i4_reg_368_reg__0[2]),
        .I2(i4_reg_368_reg__0[0]),
        .I3(i4_reg_368_reg__0[1]),
        .O(\i4_reg_368[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i4_reg_368[4]_i_1 
       (.I0(i4_reg_368_reg__0[4]),
        .I1(i4_reg_368_reg__0[3]),
        .I2(i4_reg_368_reg__0[1]),
        .I3(i4_reg_368_reg__0[0]),
        .I4(i4_reg_368_reg__0[2]),
        .O(\i4_reg_368[4]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i4_reg_368[5]_i_1 
       (.I0(i4_reg_368_reg__0[5]),
        .I1(i4_reg_368_reg__0[4]),
        .I2(i4_reg_368_reg__0[2]),
        .I3(i4_reg_368_reg__0[0]),
        .I4(i4_reg_368_reg__0[1]),
        .I5(i4_reg_368_reg__0[3]),
        .O(\i4_reg_368[5]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i4_reg_368[6]_i_1 
       (.I0(i4_reg_368_reg__0[6]),
        .I1(i4_reg_368_reg__0[5]),
        .I2(i4_reg_368_reg__0[3]),
        .I3(sobel_filter_gmem1_m_axi_U_n_63),
        .I4(i4_reg_368_reg__0[4]),
        .O(\i4_reg_368[6]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i4_reg_368[7]_i_1 
       (.I0(i4_reg_368_reg__0[7]),
        .I1(i4_reg_368_reg__0[6]),
        .I2(i4_reg_368_reg__0[4]),
        .I3(sobel_filter_gmem1_m_axi_U_n_63),
        .I4(i4_reg_368_reg__0[3]),
        .I5(i4_reg_368_reg__0[5]),
        .O(\i4_reg_368[7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i4_reg_368[8]_i_1 
       (.I0(i4_reg_368_reg__0[8]),
        .I1(i4_reg_368_reg__0[7]),
        .I2(\i4_reg_368[10]_i_5_n_8 ),
        .I3(i4_reg_368_reg__0[6]),
        .O(\i4_reg_368[8]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i4_reg_368[9]_i_1 
       (.I0(i4_reg_368_reg__0[9]),
        .I1(i4_reg_368_reg__0[6]),
        .I2(\i4_reg_368[10]_i_5_n_8 ),
        .I3(i4_reg_368_reg__0[7]),
        .I4(i4_reg_368_reg__0[8]),
        .O(i_5_fu_694_p2[9]));
  FDSE \i4_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(i_5_fu_694_p2[0]),
        .Q(i4_reg_368_reg__0[0]),
        .S(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i4_reg_368_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(i_5_fu_694_p2[10]),
        .Q(i4_reg_368_reg__0[10]),
        .R(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i4_reg_368_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(i_5_fu_694_p2[1]),
        .Q(i4_reg_368_reg__0[1]),
        .R(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i4_reg_368_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(\i4_reg_368[2]_i_1_n_8 ),
        .Q(i4_reg_368_reg__0[2]),
        .R(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i4_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(\i4_reg_368[3]_i_1_n_8 ),
        .Q(i4_reg_368_reg__0[3]),
        .R(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i4_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(\i4_reg_368[4]_i_1_n_8 ),
        .Q(i4_reg_368_reg__0[4]),
        .R(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i4_reg_368_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(\i4_reg_368[5]_i_1_n_8 ),
        .Q(i4_reg_368_reg__0[5]),
        .R(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i4_reg_368_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(\i4_reg_368[6]_i_1_n_8 ),
        .Q(i4_reg_368_reg__0[6]),
        .R(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i4_reg_368_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(\i4_reg_368[7]_i_1_n_8 ),
        .Q(i4_reg_368_reg__0[7]),
        .R(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i4_reg_368_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(\i4_reg_368[8]_i_1_n_8 ),
        .Q(i4_reg_368_reg__0[8]),
        .R(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i4_reg_368_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm114_out),
        .D(i_5_fu_694_p2[9]),
        .Q(i4_reg_368_reg__0[9]),
        .R(\i4_reg_368[10]_i_1_n_8 ));
  FDRE \i5_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[0]),
        .Q(\i5_reg_462_reg_n_8_[0] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[10]),
        .Q(\i5_reg_462_reg_n_8_[10] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[11]),
        .Q(\i5_reg_462_reg_n_8_[11] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[12]),
        .Q(\i5_reg_462_reg_n_8_[12] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[13]),
        .Q(\i5_reg_462_reg_n_8_[13] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[14]),
        .Q(\i5_reg_462_reg_n_8_[14] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[15]),
        .Q(\i5_reg_462_reg_n_8_[15] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[16]),
        .Q(\i5_reg_462_reg_n_8_[16] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[17]),
        .Q(\i5_reg_462_reg_n_8_[17] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[18]),
        .Q(\i5_reg_462_reg_n_8_[18] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[19]),
        .Q(\i5_reg_462_reg_n_8_[19] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[1]),
        .Q(\i5_reg_462_reg_n_8_[1] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[20]),
        .Q(\i5_reg_462_reg_n_8_[20] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[2]),
        .Q(\i5_reg_462_reg_n_8_[2] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[3]),
        .Q(\i5_reg_462_reg_n_8_[3] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[4]),
        .Q(\i5_reg_462_reg_n_8_[4] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[5]),
        .Q(\i5_reg_462_reg_n_8_[5] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[6]),
        .Q(\i5_reg_462_reg_n_8_[6] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[7]),
        .Q(\i5_reg_462_reg_n_8_[7] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[8]),
        .Q(\i5_reg_462_reg_n_8_[8] ),
        .R(i5_reg_462));
  FDRE \i5_reg_462_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_6_reg_1326[9]),
        .Q(\i5_reg_462_reg_n_8_[9] ),
        .R(i5_reg_462));
  FDRE \i_0_i_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(i_7_reg_1244[0]),
        .Q(p_shl5_cast_fu_730_p1[2]),
        .R(i_0_i_reg_416));
  FDRE \i_0_i_reg_416_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(i_7_reg_1244[1]),
        .Q(p_shl5_cast_fu_730_p1[3]),
        .R(i_0_i_reg_416));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_1172[13]_i_2 
       (.I0(\i2_reg_346_reg_n_8_[10] ),
        .O(\i_3_reg_1172[13]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_3_reg_1172[20]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(\i_3_reg_1172[20]_i_3_n_8 ),
        .O(i_3_reg_11720));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBBBBF)) 
    \i_3_reg_1172[20]_i_3 
       (.I0(\i_3_reg_1172[20]_i_4_n_8 ),
        .I1(\i2_reg_346_reg_n_8_[13] ),
        .I2(\i2_reg_346_reg_n_8_[11] ),
        .I3(\i2_reg_346_reg_n_8_[12] ),
        .I4(\i2_reg_346_reg_n_8_[10] ),
        .I5(\i2_reg_346_reg_n_8_[14] ),
        .O(\i_3_reg_1172[20]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_3_reg_1172[20]_i_4 
       (.I0(\i2_reg_346_reg_n_8_[20] ),
        .I1(\i2_reg_346_reg_n_8_[15] ),
        .I2(\i2_reg_346_reg_n_8_[19] ),
        .I3(\i2_reg_346_reg_n_8_[18] ),
        .I4(\i2_reg_346_reg_n_8_[16] ),
        .I5(\i2_reg_346_reg_n_8_[17] ),
        .O(\i_3_reg_1172[20]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_1172[9]_i_2 
       (.I0(\i2_reg_346_reg_n_8_[9] ),
        .O(\i_3_reg_1172[9]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_1172[9]_i_3 
       (.I0(\i2_reg_346_reg_n_8_[8] ),
        .O(\i_3_reg_1172[9]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_1172[9]_i_4 
       (.I0(\i2_reg_346_reg_n_8_[7] ),
        .O(\i_3_reg_1172[9]_i_4_n_8 ));
  FDRE \i_3_reg_1172_reg[10] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[10]),
        .Q(i_3_reg_1172[10]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[11] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[11]),
        .Q(i_3_reg_1172[11]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[12] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[12]),
        .Q(i_3_reg_1172[12]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[13] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[13]),
        .Q(i_3_reg_1172[13]),
        .R(1'b0));
  CARRY4 \i_3_reg_1172_reg[13]_i_1 
       (.CI(\i_3_reg_1172_reg[9]_i_1_n_8 ),
        .CO({\i_3_reg_1172_reg[13]_i_1_n_8 ,\i_3_reg_1172_reg[13]_i_1_n_9 ,\i_3_reg_1172_reg[13]_i_1_n_10 ,\i_3_reg_1172_reg[13]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\i2_reg_346_reg_n_8_[10] }),
        .O(i_3_fu_582_p2[13:10]),
        .S({\i2_reg_346_reg_n_8_[13] ,\i2_reg_346_reg_n_8_[12] ,\i2_reg_346_reg_n_8_[11] ,\i_3_reg_1172[13]_i_2_n_8 }));
  FDRE \i_3_reg_1172_reg[14] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[14]),
        .Q(i_3_reg_1172[14]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[15] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[15]),
        .Q(i_3_reg_1172[15]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[16] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[16]),
        .Q(i_3_reg_1172[16]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[17] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[17]),
        .Q(i_3_reg_1172[17]),
        .R(1'b0));
  CARRY4 \i_3_reg_1172_reg[17]_i_1 
       (.CI(\i_3_reg_1172_reg[13]_i_1_n_8 ),
        .CO({\i_3_reg_1172_reg[17]_i_1_n_8 ,\i_3_reg_1172_reg[17]_i_1_n_9 ,\i_3_reg_1172_reg[17]_i_1_n_10 ,\i_3_reg_1172_reg[17]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_3_fu_582_p2[17:14]),
        .S({\i2_reg_346_reg_n_8_[17] ,\i2_reg_346_reg_n_8_[16] ,\i2_reg_346_reg_n_8_[15] ,\i2_reg_346_reg_n_8_[14] }));
  FDRE \i_3_reg_1172_reg[18] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[18]),
        .Q(i_3_reg_1172[18]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[19] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[19]),
        .Q(i_3_reg_1172[19]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[20] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[20]),
        .Q(i_3_reg_1172[20]),
        .R(1'b0));
  CARRY4 \i_3_reg_1172_reg[20]_i_2 
       (.CI(\i_3_reg_1172_reg[17]_i_1_n_8 ),
        .CO({\NLW_i_3_reg_1172_reg[20]_i_2_CO_UNCONNECTED [3:2],\i_3_reg_1172_reg[20]_i_2_n_10 ,\i_3_reg_1172_reg[20]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_3_reg_1172_reg[20]_i_2_O_UNCONNECTED [3],i_3_fu_582_p2[20:18]}),
        .S({1'b0,\i2_reg_346_reg_n_8_[20] ,\i2_reg_346_reg_n_8_[19] ,\i2_reg_346_reg_n_8_[18] }));
  FDRE \i_3_reg_1172_reg[6] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[6]),
        .Q(i_3_reg_1172[6]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[7] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[7]),
        .Q(i_3_reg_1172[7]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[8] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[8]),
        .Q(i_3_reg_1172[8]),
        .R(1'b0));
  FDRE \i_3_reg_1172_reg[9] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(i_3_fu_582_p2[9]),
        .Q(i_3_reg_1172[9]),
        .R(1'b0));
  CARRY4 \i_3_reg_1172_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\i_3_reg_1172_reg[9]_i_1_n_8 ,\i_3_reg_1172_reg[9]_i_1_n_9 ,\i_3_reg_1172_reg[9]_i_1_n_10 ,\i_3_reg_1172_reg[9]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\i2_reg_346_reg_n_8_[9] ,\i2_reg_346_reg_n_8_[8] ,\i2_reg_346_reg_n_8_[7] ,1'b0}),
        .O(i_3_fu_582_p2[9:6]),
        .S({\i_3_reg_1172[9]_i_2_n_8 ,\i_3_reg_1172[9]_i_3_n_8 ,\i_3_reg_1172[9]_i_4_n_8 ,\i2_reg_346_reg_n_8_[6] }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_1191[13]_i_2 
       (.I0(i3_reg_357[10]),
        .O(\i_4_reg_1191[13]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_4_reg_1191[20]_i_1 
       (.I0(ap_CS_fsm_state21),
        .I1(\i_4_reg_1191[20]_i_3_n_8 ),
        .O(i_4_reg_11910));
  LUT6 #(
    .INIT(64'h00000000FFFFAAA8)) 
    \i_4_reg_1191[20]_i_3 
       (.I0(i3_reg_357[13]),
        .I1(i3_reg_357[11]),
        .I2(i3_reg_357[12]),
        .I3(i3_reg_357[10]),
        .I4(i3_reg_357[14]),
        .I5(\i_4_reg_1191[20]_i_4_n_8 ),
        .O(\i_4_reg_1191[20]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_4_reg_1191[20]_i_4 
       (.I0(i3_reg_357[20]),
        .I1(i3_reg_357[15]),
        .I2(i3_reg_357[17]),
        .I3(i3_reg_357[19]),
        .I4(i3_reg_357[16]),
        .I5(i3_reg_357[18]),
        .O(\i_4_reg_1191[20]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_1191[9]_i_2 
       (.I0(i3_reg_357[9]),
        .O(\i_4_reg_1191[9]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_1191[9]_i_3 
       (.I0(i3_reg_357[8]),
        .O(\i_4_reg_1191[9]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_1191[9]_i_4 
       (.I0(i3_reg_357[7]),
        .O(\i_4_reg_1191[9]_i_4_n_8 ));
  FDRE \i_4_reg_1191_reg[0] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i3_reg_357[0]),
        .Q(i_4_reg_1191[0]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[10] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[10]),
        .Q(i_4_reg_1191[10]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[11] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[11]),
        .Q(i_4_reg_1191[11]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[12] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[12]),
        .Q(i_4_reg_1191[12]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[13] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[13]),
        .Q(i_4_reg_1191[13]),
        .R(1'b0));
  CARRY4 \i_4_reg_1191_reg[13]_i_1 
       (.CI(\i_4_reg_1191_reg[9]_i_1_n_8 ),
        .CO({\i_4_reg_1191_reg[13]_i_1_n_8 ,\i_4_reg_1191_reg[13]_i_1_n_9 ,\i_4_reg_1191_reg[13]_i_1_n_10 ,\i_4_reg_1191_reg[13]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i3_reg_357[10]}),
        .O(i_4_fu_613_p2[13:10]),
        .S({i3_reg_357[13:11],\i_4_reg_1191[13]_i_2_n_8 }));
  FDRE \i_4_reg_1191_reg[14] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[14]),
        .Q(i_4_reg_1191[14]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[15] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[15]),
        .Q(i_4_reg_1191[15]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[16] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[16]),
        .Q(i_4_reg_1191[16]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[17] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[17]),
        .Q(i_4_reg_1191[17]),
        .R(1'b0));
  CARRY4 \i_4_reg_1191_reg[17]_i_1 
       (.CI(\i_4_reg_1191_reg[13]_i_1_n_8 ),
        .CO({\i_4_reg_1191_reg[17]_i_1_n_8 ,\i_4_reg_1191_reg[17]_i_1_n_9 ,\i_4_reg_1191_reg[17]_i_1_n_10 ,\i_4_reg_1191_reg[17]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_4_fu_613_p2[17:14]),
        .S(i3_reg_357[17:14]));
  FDRE \i_4_reg_1191_reg[18] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[18]),
        .Q(i_4_reg_1191[18]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[19] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[19]),
        .Q(i_4_reg_1191[19]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[1] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i3_reg_357[1]),
        .Q(i_4_reg_1191[1]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[20] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[20]),
        .Q(i_4_reg_1191[20]),
        .R(1'b0));
  CARRY4 \i_4_reg_1191_reg[20]_i_2 
       (.CI(\i_4_reg_1191_reg[17]_i_1_n_8 ),
        .CO({\NLW_i_4_reg_1191_reg[20]_i_2_CO_UNCONNECTED [3:2],\i_4_reg_1191_reg[20]_i_2_n_10 ,\i_4_reg_1191_reg[20]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_4_reg_1191_reg[20]_i_2_O_UNCONNECTED [3],i_4_fu_613_p2[20:18]}),
        .S({1'b0,i3_reg_357[20:18]}));
  FDRE \i_4_reg_1191_reg[2] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i3_reg_357[2]),
        .Q(i_4_reg_1191[2]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[3] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i3_reg_357[3]),
        .Q(i_4_reg_1191[3]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[4] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i3_reg_357[4]),
        .Q(i_4_reg_1191[4]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[5] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i3_reg_357[5]),
        .Q(i_4_reg_1191[5]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[6] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[6]),
        .Q(i_4_reg_1191[6]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[7] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[7]),
        .Q(i_4_reg_1191[7]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[8] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[8]),
        .Q(i_4_reg_1191[8]),
        .R(1'b0));
  FDRE \i_4_reg_1191_reg[9] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(i_4_fu_613_p2[9]),
        .Q(i_4_reg_1191[9]),
        .R(1'b0));
  CARRY4 \i_4_reg_1191_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\i_4_reg_1191_reg[9]_i_1_n_8 ,\i_4_reg_1191_reg[9]_i_1_n_9 ,\i_4_reg_1191_reg[9]_i_1_n_10 ,\i_4_reg_1191_reg[9]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({i3_reg_357[9:7],1'b0}),
        .O(i_4_fu_613_p2[9:6]),
        .S({\i_4_reg_1191[9]_i_2_n_8 ,\i_4_reg_1191[9]_i_3_n_8 ,\i_4_reg_1191[9]_i_4_n_8 ,i3_reg_357[6]}));
  LUT1 #(
    .INIT(2'h1)) 
    \i_6_reg_1326[0]_i_1 
       (.I0(\i5_reg_462_reg_n_8_[0] ),
        .O(i_6_fu_914_p2[0]));
  FDRE \i_6_reg_1326_reg[0] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[0]),
        .Q(i_6_reg_1326[0]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[10] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[10]),
        .Q(i_6_reg_1326[10]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[11] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[11]),
        .Q(i_6_reg_1326[11]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[12] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[12]),
        .Q(i_6_reg_1326[12]),
        .R(1'b0));
  CARRY4 \i_6_reg_1326_reg[12]_i_1 
       (.CI(\i_6_reg_1326_reg[8]_i_1_n_8 ),
        .CO({\i_6_reg_1326_reg[12]_i_1_n_8 ,\i_6_reg_1326_reg[12]_i_1_n_9 ,\i_6_reg_1326_reg[12]_i_1_n_10 ,\i_6_reg_1326_reg[12]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_6_fu_914_p2[12:9]),
        .S({\i5_reg_462_reg_n_8_[12] ,\i5_reg_462_reg_n_8_[11] ,\i5_reg_462_reg_n_8_[10] ,\i5_reg_462_reg_n_8_[9] }));
  FDRE \i_6_reg_1326_reg[13] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[13]),
        .Q(i_6_reg_1326[13]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[14] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[14]),
        .Q(i_6_reg_1326[14]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[15] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[15]),
        .Q(i_6_reg_1326[15]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[16] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[16]),
        .Q(i_6_reg_1326[16]),
        .R(1'b0));
  CARRY4 \i_6_reg_1326_reg[16]_i_1 
       (.CI(\i_6_reg_1326_reg[12]_i_1_n_8 ),
        .CO({\i_6_reg_1326_reg[16]_i_1_n_8 ,\i_6_reg_1326_reg[16]_i_1_n_9 ,\i_6_reg_1326_reg[16]_i_1_n_10 ,\i_6_reg_1326_reg[16]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_6_fu_914_p2[16:13]),
        .S({\i5_reg_462_reg_n_8_[16] ,\i5_reg_462_reg_n_8_[15] ,\i5_reg_462_reg_n_8_[14] ,\i5_reg_462_reg_n_8_[13] }));
  FDRE \i_6_reg_1326_reg[17] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[17]),
        .Q(i_6_reg_1326[17]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[18] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[18]),
        .Q(i_6_reg_1326[18]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[19] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[19]),
        .Q(i_6_reg_1326[19]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[1] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[1]),
        .Q(i_6_reg_1326[1]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[20] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[20]),
        .Q(i_6_reg_1326[20]),
        .R(1'b0));
  CARRY4 \i_6_reg_1326_reg[20]_i_2 
       (.CI(\i_6_reg_1326_reg[16]_i_1_n_8 ),
        .CO({\NLW_i_6_reg_1326_reg[20]_i_2_CO_UNCONNECTED [3],\i_6_reg_1326_reg[20]_i_2_n_9 ,\i_6_reg_1326_reg[20]_i_2_n_10 ,\i_6_reg_1326_reg[20]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_6_fu_914_p2[20:17]),
        .S({\i5_reg_462_reg_n_8_[20] ,\i5_reg_462_reg_n_8_[19] ,\i5_reg_462_reg_n_8_[18] ,\i5_reg_462_reg_n_8_[17] }));
  FDRE \i_6_reg_1326_reg[2] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[2]),
        .Q(i_6_reg_1326[2]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[3] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[3]),
        .Q(i_6_reg_1326[3]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[4] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[4]),
        .Q(i_6_reg_1326[4]),
        .R(1'b0));
  CARRY4 \i_6_reg_1326_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_6_reg_1326_reg[4]_i_1_n_8 ,\i_6_reg_1326_reg[4]_i_1_n_9 ,\i_6_reg_1326_reg[4]_i_1_n_10 ,\i_6_reg_1326_reg[4]_i_1_n_11 }),
        .CYINIT(\i5_reg_462_reg_n_8_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_6_fu_914_p2[4:1]),
        .S({\i5_reg_462_reg_n_8_[4] ,\i5_reg_462_reg_n_8_[3] ,\i5_reg_462_reg_n_8_[2] ,\i5_reg_462_reg_n_8_[1] }));
  FDRE \i_6_reg_1326_reg[5] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[5]),
        .Q(i_6_reg_1326[5]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[6] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[6]),
        .Q(i_6_reg_1326[6]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[7] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[7]),
        .Q(i_6_reg_1326[7]),
        .R(1'b0));
  FDRE \i_6_reg_1326_reg[8] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[8]),
        .Q(i_6_reg_1326[8]),
        .R(1'b0));
  CARRY4 \i_6_reg_1326_reg[8]_i_1 
       (.CI(\i_6_reg_1326_reg[4]_i_1_n_8 ),
        .CO({\i_6_reg_1326_reg[8]_i_1_n_8 ,\i_6_reg_1326_reg[8]_i_1_n_9 ,\i_6_reg_1326_reg[8]_i_1_n_10 ,\i_6_reg_1326_reg[8]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_6_fu_914_p2[8:5]),
        .S({\i5_reg_462_reg_n_8_[8] ,\i5_reg_462_reg_n_8_[7] ,\i5_reg_462_reg_n_8_[6] ,\i5_reg_462_reg_n_8_[5] }));
  FDRE \i_6_reg_1326_reg[9] 
       (.C(ap_clk),
        .CE(i_6_reg_13260),
        .D(i_6_fu_914_p2[9]),
        .Q(i_6_reg_1326[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \i_7_reg_1244[0]_i_1 
       (.I0(p_shl5_cast_fu_730_p1[2]),
        .I1(ap_CS_fsm_state31),
        .I2(i_7_reg_1244[0]),
        .O(\i_7_reg_1244[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \i_7_reg_1244[1]_i_1 
       (.I0(p_shl5_cast_fu_730_p1[3]),
        .I1(p_shl5_cast_fu_730_p1[2]),
        .I2(ap_CS_fsm_state31),
        .I3(i_7_reg_1244[1]),
        .O(\i_7_reg_1244[1]_i_1_n_8 ));
  FDRE \i_7_reg_1244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_7_reg_1244[0]_i_1_n_8 ),
        .Q(i_7_reg_1244[0]),
        .R(1'b0));
  FDRE \i_7_reg_1244_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_7_reg_1244[1]_i_1_n_8 ),
        .Q(i_7_reg_1244[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_324[0]_i_1 
       (.I0(i_reg_324_reg__0[0]),
        .O(i_1_fu_534_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_324[10]_i_3 
       (.I0(i_reg_324_reg__0[10]),
        .I1(i_reg_324_reg__0[8]),
        .I2(i_reg_324_reg__0[6]),
        .I3(\i_reg_324[10]_i_4_n_8 ),
        .I4(i_reg_324_reg__0[7]),
        .I5(i_reg_324_reg__0[9]),
        .O(i_1_fu_534_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_324[10]_i_4 
       (.I0(i_reg_324_reg__0[5]),
        .I1(i_reg_324_reg__0[4]),
        .I2(i_reg_324_reg__0[2]),
        .I3(i_reg_324_reg__0[1]),
        .I4(i_reg_324_reg__0[0]),
        .I5(i_reg_324_reg__0[3]),
        .O(\i_reg_324[10]_i_4_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_324[1]_i_1 
       (.I0(i_reg_324_reg__0[1]),
        .I1(i_reg_324_reg__0[0]),
        .O(i_1_fu_534_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_324[2]_i_1 
       (.I0(i_reg_324_reg__0[2]),
        .I1(i_reg_324_reg__0[1]),
        .I2(i_reg_324_reg__0[0]),
        .O(i_1_fu_534_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_324[3]_i_1 
       (.I0(i_reg_324_reg__0[3]),
        .I1(i_reg_324_reg__0[0]),
        .I2(i_reg_324_reg__0[1]),
        .I3(i_reg_324_reg__0[2]),
        .O(i_1_fu_534_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_324[4]_i_1 
       (.I0(i_reg_324_reg__0[4]),
        .I1(i_reg_324_reg__0[2]),
        .I2(i_reg_324_reg__0[1]),
        .I3(i_reg_324_reg__0[0]),
        .I4(i_reg_324_reg__0[3]),
        .O(i_1_fu_534_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_324[5]_i_1 
       (.I0(i_reg_324_reg__0[3]),
        .I1(i_reg_324_reg__0[0]),
        .I2(i_reg_324_reg__0[1]),
        .I3(i_reg_324_reg__0[2]),
        .I4(i_reg_324_reg__0[4]),
        .I5(i_reg_324_reg__0[5]),
        .O(i_1_fu_534_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_324[6]_i_1 
       (.I0(i_reg_324_reg__0[6]),
        .I1(\i_reg_324[10]_i_4_n_8 ),
        .O(i_1_fu_534_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_324[7]_i_1 
       (.I0(i_reg_324_reg__0[7]),
        .I1(\i_reg_324[10]_i_4_n_8 ),
        .I2(i_reg_324_reg__0[6]),
        .O(i_1_fu_534_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_324[8]_i_1 
       (.I0(i_reg_324_reg__0[8]),
        .I1(i_reg_324_reg__0[6]),
        .I2(\i_reg_324[10]_i_4_n_8 ),
        .I3(i_reg_324_reg__0[7]),
        .O(i_1_fu_534_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_324[9]_i_1 
       (.I0(i_reg_324_reg__0[9]),
        .I1(i_reg_324_reg__0[7]),
        .I2(\i_reg_324[10]_i_4_n_8 ),
        .I3(i_reg_324_reg__0[6]),
        .I4(i_reg_324_reg__0[8]),
        .O(i_1_fu_534_p2[9]));
  FDRE \i_reg_324_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[0]),
        .Q(i_reg_324_reg__0[0]),
        .R(i_reg_324));
  FDRE \i_reg_324_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[10]),
        .Q(i_reg_324_reg__0[10]),
        .R(i_reg_324));
  FDRE \i_reg_324_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[1]),
        .Q(i_reg_324_reg__0[1]),
        .R(i_reg_324));
  FDRE \i_reg_324_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[2]),
        .Q(i_reg_324_reg__0[2]),
        .R(i_reg_324));
  FDRE \i_reg_324_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[3]),
        .Q(i_reg_324_reg__0[3]),
        .R(i_reg_324));
  FDRE \i_reg_324_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[4]),
        .Q(i_reg_324_reg__0[4]),
        .R(i_reg_324));
  FDRE \i_reg_324_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[5]),
        .Q(i_reg_324_reg__0[5]),
        .R(i_reg_324));
  FDRE \i_reg_324_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[6]),
        .Q(i_reg_324_reg__0[6]),
        .R(i_reg_324));
  FDRE \i_reg_324_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[7]),
        .Q(i_reg_324_reg__0[7]),
        .R(i_reg_324));
  FDRE \i_reg_324_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[8]),
        .Q(i_reg_324_reg__0[8]),
        .R(i_reg_324));
  FDRE \i_reg_324_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_67),
        .D(i_1_fu_534_p2[9]),
        .Q(i_reg_324_reg__0[9]),
        .R(i_reg_324));
  FDRE \inter_pix_read_reg_1106_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[0]),
        .Q(inter_pix_read_reg_1106[0]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[10]),
        .Q(inter_pix_read_reg_1106[10]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[11]),
        .Q(inter_pix_read_reg_1106[11]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[12]),
        .Q(inter_pix_read_reg_1106[12]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[13]),
        .Q(inter_pix_read_reg_1106[13]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[14]),
        .Q(inter_pix_read_reg_1106[14]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[15]),
        .Q(inter_pix_read_reg_1106[15]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[16]),
        .Q(inter_pix_read_reg_1106[16]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[17]),
        .Q(inter_pix_read_reg_1106[17]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[18]),
        .Q(inter_pix_read_reg_1106[18]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[19]),
        .Q(inter_pix_read_reg_1106[19]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[1]),
        .Q(inter_pix_read_reg_1106[1]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[20]),
        .Q(inter_pix_read_reg_1106[20]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[21]),
        .Q(inter_pix_read_reg_1106[21]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[22]),
        .Q(inter_pix_read_reg_1106[22]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[23]),
        .Q(inter_pix_read_reg_1106[23]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[24]),
        .Q(inter_pix_read_reg_1106[24]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[25]),
        .Q(inter_pix_read_reg_1106[25]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[26]),
        .Q(inter_pix_read_reg_1106[26]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[27]),
        .Q(inter_pix_read_reg_1106[27]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[28]),
        .Q(inter_pix_read_reg_1106[28]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[29]),
        .Q(inter_pix_read_reg_1106[29]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[2]),
        .Q(inter_pix_read_reg_1106[2]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[30]),
        .Q(inter_pix_read_reg_1106[30]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[31]),
        .Q(inter_pix_read_reg_1106[31]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[3]),
        .Q(inter_pix_read_reg_1106[3]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[4]),
        .Q(inter_pix_read_reg_1106[4]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[5]),
        .Q(inter_pix_read_reg_1106[5]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[6]),
        .Q(inter_pix_read_reg_1106[6]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[7]),
        .Q(inter_pix_read_reg_1106[7]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[8]),
        .Q(inter_pix_read_reg_1106[8]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1106_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(inter_pix[9]),
        .Q(inter_pix_read_reg_1106[9]),
        .R(1'b0));
  FDRE \j6_reg_473_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_10),
        .Q(tmp_11_fu_960_p1[3]),
        .R(1'b0));
  FDRE \j6_reg_473_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_11),
        .Q(tmp_11_fu_960_p1[4]),
        .R(1'b0));
  FDRE \j6_reg_473_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_8),
        .Q(\j6_reg_473_reg_n_8_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
    \j_0_i_reg_451[0]_i_1 
       (.I0(j_0_i_reg_451[0]),
        .I1(ap_CS_fsm_state37),
        .I2(j_3_reg_1273[0]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(p_shl5_cast_fu_730_p1[3]),
        .I5(ap_CS_fsm_state31),
        .O(\j_0_i_reg_451[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
    \j_0_i_reg_451[1]_i_1 
       (.I0(j_0_i_reg_451[1]),
        .I1(ap_CS_fsm_state37),
        .I2(j_3_reg_1273[1]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(p_shl5_cast_fu_730_p1[3]),
        .I5(ap_CS_fsm_state31),
        .O(\j_0_i_reg_451[1]_i_1_n_8 ));
  FDRE \j_0_i_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_reg_451[0]_i_1_n_8 ),
        .Q(j_0_i_reg_451[0]),
        .R(1'b0));
  FDRE \j_0_i_reg_451_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_0_i_reg_451[1]_i_1_n_8 ),
        .Q(j_0_i_reg_451[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_2_reg_1265[0]_i_1 
       (.I0(\j_reg_380_reg_n_8_[0] ),
        .O(j_2_fu_758_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \j_2_reg_1265[10]_i_1 
       (.I0(ap_CS_fsm_state31),
        .I1(p_shl5_cast_fu_730_p1[3]),
        .I2(p_shl5_cast_fu_730_p1[2]),
        .O(gmem1_addr_5_reg_12590));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_2_reg_1265[10]_i_2 
       (.I0(\j_reg_380_reg_n_8_[10] ),
        .I1(\j_reg_380_reg_n_8_[8] ),
        .I2(\j_reg_380_reg_n_8_[6] ),
        .I3(\j_2_reg_1265[10]_i_3_n_8 ),
        .I4(\j_reg_380_reg_n_8_[7] ),
        .I5(\j_reg_380_reg_n_8_[9] ),
        .O(j_2_fu_758_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_2_reg_1265[10]_i_3 
       (.I0(\j_reg_380_reg_n_8_[5] ),
        .I1(\j_reg_380_reg_n_8_[4] ),
        .I2(\j_reg_380_reg_n_8_[2] ),
        .I3(\j_reg_380_reg_n_8_[1] ),
        .I4(\j_reg_380_reg_n_8_[0] ),
        .I5(\j_reg_380_reg_n_8_[3] ),
        .O(\j_2_reg_1265[10]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_2_reg_1265[1]_i_1 
       (.I0(\j_reg_380_reg_n_8_[1] ),
        .I1(\j_reg_380_reg_n_8_[0] ),
        .O(j_2_fu_758_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_2_reg_1265[2]_i_1 
       (.I0(\j_reg_380_reg_n_8_[2] ),
        .I1(\j_reg_380_reg_n_8_[1] ),
        .I2(\j_reg_380_reg_n_8_[0] ),
        .O(j_2_fu_758_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_2_reg_1265[3]_i_1 
       (.I0(\j_reg_380_reg_n_8_[3] ),
        .I1(\j_reg_380_reg_n_8_[0] ),
        .I2(\j_reg_380_reg_n_8_[1] ),
        .I3(\j_reg_380_reg_n_8_[2] ),
        .O(j_2_fu_758_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_2_reg_1265[4]_i_1 
       (.I0(\j_reg_380_reg_n_8_[4] ),
        .I1(\j_reg_380_reg_n_8_[2] ),
        .I2(\j_reg_380_reg_n_8_[1] ),
        .I3(\j_reg_380_reg_n_8_[0] ),
        .I4(\j_reg_380_reg_n_8_[3] ),
        .O(j_2_fu_758_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_2_reg_1265[5]_i_1 
       (.I0(\j_reg_380_reg_n_8_[3] ),
        .I1(\j_reg_380_reg_n_8_[0] ),
        .I2(\j_reg_380_reg_n_8_[1] ),
        .I3(\j_reg_380_reg_n_8_[2] ),
        .I4(\j_reg_380_reg_n_8_[4] ),
        .I5(\j_reg_380_reg_n_8_[5] ),
        .O(j_2_fu_758_p2[5]));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \j_2_reg_1265[6]_i_1 
       (.I0(\j_reg_380_reg_n_8_[6] ),
        .I1(sobel_filter_mac_bkb_U7_n_10),
        .I2(\j_reg_380_reg_n_8_[4] ),
        .I3(\j_reg_380_reg_n_8_[5] ),
        .O(j_2_fu_758_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \j_2_reg_1265[7]_i_1 
       (.I0(\j_reg_380_reg_n_8_[7] ),
        .I1(\j_reg_380_reg_n_8_[6] ),
        .I2(sobel_filter_mac_bkb_U7_n_10),
        .I3(\j_reg_380_reg_n_8_[4] ),
        .I4(\j_reg_380_reg_n_8_[5] ),
        .O(j_2_fu_758_p2[7]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \j_2_reg_1265[8]_i_1 
       (.I0(\j_reg_380_reg_n_8_[8] ),
        .I1(\j_reg_380_reg_n_8_[6] ),
        .I2(sobel_filter_mac_bkb_U7_n_10),
        .I3(\j_reg_380_reg_n_8_[4] ),
        .I4(\j_reg_380_reg_n_8_[5] ),
        .I5(\j_reg_380_reg_n_8_[7] ),
        .O(j_2_fu_758_p2[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_2_reg_1265[9]_i_1 
       (.I0(\j_reg_380_reg_n_8_[9] ),
        .I1(\j_reg_380_reg_n_8_[7] ),
        .I2(\j_2_reg_1265[10]_i_3_n_8 ),
        .I3(\j_reg_380_reg_n_8_[6] ),
        .I4(\j_reg_380_reg_n_8_[8] ),
        .O(j_2_fu_758_p2[9]));
  FDRE \j_2_reg_1265_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[0]),
        .Q(j_2_reg_1265[0]),
        .R(1'b0));
  FDRE \j_2_reg_1265_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[10]),
        .Q(j_2_reg_1265[10]),
        .R(1'b0));
  FDRE \j_2_reg_1265_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[1]),
        .Q(j_2_reg_1265[1]),
        .R(1'b0));
  FDRE \j_2_reg_1265_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[2]),
        .Q(j_2_reg_1265[2]),
        .R(1'b0));
  FDRE \j_2_reg_1265_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[3]),
        .Q(j_2_reg_1265[3]),
        .R(1'b0));
  FDRE \j_2_reg_1265_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[4]),
        .Q(j_2_reg_1265[4]),
        .R(1'b0));
  FDRE \j_2_reg_1265_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[5]),
        .Q(j_2_reg_1265[5]),
        .R(1'b0));
  FDRE \j_2_reg_1265_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[6]),
        .Q(j_2_reg_1265[6]),
        .R(1'b0));
  FDRE \j_2_reg_1265_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[7]),
        .Q(j_2_reg_1265[7]),
        .R(1'b0));
  FDRE \j_2_reg_1265_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[8]),
        .Q(j_2_reg_1265[8]),
        .R(1'b0));
  FDRE \j_2_reg_1265_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_5_reg_12590),
        .D(j_2_fu_758_p2[9]),
        .Q(j_2_reg_1265[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \j_3_reg_1273[0]_i_1 
       (.I0(j_0_i_reg_451[0]),
        .I1(ap_CS_fsm_state32),
        .I2(j_3_reg_1273[0]),
        .O(\j_3_reg_1273[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \j_3_reg_1273[1]_i_1 
       (.I0(j_0_i_reg_451[0]),
        .I1(j_0_i_reg_451[1]),
        .I2(ap_CS_fsm_state32),
        .I3(j_3_reg_1273[1]),
        .O(\j_3_reg_1273[1]_i_1_n_8 ));
  FDRE \j_3_reg_1273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_3_reg_1273[0]_i_1_n_8 ),
        .Q(j_3_reg_1273[0]),
        .R(1'b0));
  FDRE \j_3_reg_1273_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_3_reg_1273[1]_i_1_n_8 ),
        .Q(j_3_reg_1273[1]),
        .R(1'b0));
  FDSE \j_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[0]),
        .Q(\j_reg_380_reg_n_8_[0] ),
        .S(j_reg_380));
  FDRE \j_reg_380_reg[10] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[10]),
        .Q(\j_reg_380_reg_n_8_[10] ),
        .R(j_reg_380));
  FDRE \j_reg_380_reg[1] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[1]),
        .Q(\j_reg_380_reg_n_8_[1] ),
        .R(j_reg_380));
  FDRE \j_reg_380_reg[2] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[2]),
        .Q(\j_reg_380_reg_n_8_[2] ),
        .R(j_reg_380));
  FDRE \j_reg_380_reg[3] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[3]),
        .Q(\j_reg_380_reg_n_8_[3] ),
        .R(j_reg_380));
  FDRE \j_reg_380_reg[4] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[4]),
        .Q(\j_reg_380_reg_n_8_[4] ),
        .R(j_reg_380));
  FDRE \j_reg_380_reg[5] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[5]),
        .Q(\j_reg_380_reg_n_8_[5] ),
        .R(j_reg_380));
  FDRE \j_reg_380_reg[6] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[6]),
        .Q(\j_reg_380_reg_n_8_[6] ),
        .R(j_reg_380));
  FDRE \j_reg_380_reg[7] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[7]),
        .Q(\j_reg_380_reg_n_8_[7] ),
        .R(j_reg_380));
  FDRE \j_reg_380_reg[8] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[8]),
        .Q(\j_reg_380_reg_n_8_[8] ),
        .R(j_reg_380));
  FDRE \j_reg_380_reg[9] 
       (.C(ap_clk),
        .CE(I_BREADY5),
        .D(j_2_reg_1265[9]),
        .Q(\j_reg_380_reg_n_8_[9] ),
        .R(j_reg_380));
  FDRE \out_pix3_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[2]),
        .Q(out_pix3_reg_1111[0]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[12]),
        .Q(out_pix3_reg_1111[10]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[13]),
        .Q(out_pix3_reg_1111[11]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[14]),
        .Q(out_pix3_reg_1111[12]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[15]),
        .Q(out_pix3_reg_1111[13]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[16]),
        .Q(out_pix3_reg_1111[14]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[17]),
        .Q(out_pix3_reg_1111[15]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[18]),
        .Q(out_pix3_reg_1111[16]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[19]),
        .Q(out_pix3_reg_1111[17]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[20]),
        .Q(out_pix3_reg_1111[18]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[21]),
        .Q(out_pix3_reg_1111[19]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[3]),
        .Q(out_pix3_reg_1111[1]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[22]),
        .Q(out_pix3_reg_1111[20]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[23]),
        .Q(out_pix3_reg_1111[21]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[24]),
        .Q(out_pix3_reg_1111[22]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[25]),
        .Q(out_pix3_reg_1111[23]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[26]),
        .Q(out_pix3_reg_1111[24]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[27]),
        .Q(out_pix3_reg_1111[25]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[28]),
        .Q(out_pix3_reg_1111[26]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[29]),
        .Q(out_pix3_reg_1111[27]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[30]),
        .Q(out_pix3_reg_1111[28]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[31]),
        .Q(out_pix3_reg_1111[29]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[4]),
        .Q(out_pix3_reg_1111[2]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[5]),
        .Q(out_pix3_reg_1111[3]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[6]),
        .Q(out_pix3_reg_1111[4]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[7]),
        .Q(out_pix3_reg_1111[5]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[8]),
        .Q(out_pix3_reg_1111[6]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[9]),
        .Q(out_pix3_reg_1111[7]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[10]),
        .Q(out_pix3_reg_1111[8]),
        .R(1'b0));
  FDRE \out_pix3_reg_1111_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(out_pix[11]),
        .Q(out_pix3_reg_1111[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[11]_i_2 
       (.I0(\i2_reg_346_reg_n_8_[11] ),
        .I1(tmp_25_cast1_reg_1124[11]),
        .O(\out_pix4_sum1_reg_1167[11]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[11]_i_3 
       (.I0(\i2_reg_346_reg_n_8_[10] ),
        .I1(tmp_25_cast1_reg_1124[10]),
        .O(\out_pix4_sum1_reg_1167[11]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[11]_i_4 
       (.I0(\i2_reg_346_reg_n_8_[9] ),
        .I1(tmp_25_cast1_reg_1124[9]),
        .O(\out_pix4_sum1_reg_1167[11]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[11]_i_5 
       (.I0(\i2_reg_346_reg_n_8_[8] ),
        .I1(tmp_25_cast1_reg_1124[8]),
        .O(\out_pix4_sum1_reg_1167[11]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[15]_i_2 
       (.I0(\i2_reg_346_reg_n_8_[15] ),
        .I1(tmp_25_cast1_reg_1124[15]),
        .O(\out_pix4_sum1_reg_1167[15]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[15]_i_3 
       (.I0(\i2_reg_346_reg_n_8_[14] ),
        .I1(tmp_25_cast1_reg_1124[14]),
        .O(\out_pix4_sum1_reg_1167[15]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[15]_i_4 
       (.I0(\i2_reg_346_reg_n_8_[13] ),
        .I1(tmp_25_cast1_reg_1124[13]),
        .O(\out_pix4_sum1_reg_1167[15]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[15]_i_5 
       (.I0(\i2_reg_346_reg_n_8_[12] ),
        .I1(tmp_25_cast1_reg_1124[12]),
        .O(\out_pix4_sum1_reg_1167[15]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[19]_i_2 
       (.I0(\i2_reg_346_reg_n_8_[19] ),
        .I1(tmp_25_cast1_reg_1124[19]),
        .O(\out_pix4_sum1_reg_1167[19]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[19]_i_3 
       (.I0(\i2_reg_346_reg_n_8_[18] ),
        .I1(tmp_25_cast1_reg_1124[18]),
        .O(\out_pix4_sum1_reg_1167[19]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[19]_i_4 
       (.I0(\i2_reg_346_reg_n_8_[17] ),
        .I1(tmp_25_cast1_reg_1124[17]),
        .O(\out_pix4_sum1_reg_1167[19]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[19]_i_5 
       (.I0(\i2_reg_346_reg_n_8_[16] ),
        .I1(tmp_25_cast1_reg_1124[16]),
        .O(\out_pix4_sum1_reg_1167[19]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[23]_i_2 
       (.I0(\i2_reg_346_reg_n_8_[20] ),
        .I1(tmp_25_cast1_reg_1124[20]),
        .O(\out_pix4_sum1_reg_1167[23]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \out_pix4_sum1_reg_1167[3]_i_2 
       (.I0(tmp_25_cast1_reg_1124[3]),
        .O(\out_pix4_sum1_reg_1167[3]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \out_pix4_sum1_reg_1167[3]_i_3 
       (.I0(tmp_25_cast1_reg_1124[2]),
        .O(\out_pix4_sum1_reg_1167[3]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \out_pix4_sum1_reg_1167[3]_i_4 
       (.I0(tmp_25_cast1_reg_1124[1]),
        .O(\out_pix4_sum1_reg_1167[3]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \out_pix4_sum1_reg_1167[3]_i_5 
       (.I0(tmp_25_cast1_reg_1124[0]),
        .O(\out_pix4_sum1_reg_1167[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[7]_i_2 
       (.I0(\i2_reg_346_reg_n_8_[7] ),
        .I1(tmp_25_cast1_reg_1124[7]),
        .O(\out_pix4_sum1_reg_1167[7]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum1_reg_1167[7]_i_3 
       (.I0(\i2_reg_346_reg_n_8_[6] ),
        .I1(tmp_25_cast1_reg_1124[6]),
        .O(\out_pix4_sum1_reg_1167[7]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \out_pix4_sum1_reg_1167[7]_i_4 
       (.I0(tmp_25_cast1_reg_1124[5]),
        .O(\out_pix4_sum1_reg_1167[7]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h2)) 
    \out_pix4_sum1_reg_1167[7]_i_5 
       (.I0(tmp_25_cast1_reg_1124[4]),
        .O(\out_pix4_sum1_reg_1167[7]_i_5_n_8 ));
  FDRE \out_pix4_sum1_reg_1167_reg[0] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[0]),
        .Q(out_pix4_sum1_reg_1167[0]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[10] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[10]),
        .Q(out_pix4_sum1_reg_1167[10]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[11] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[11]),
        .Q(out_pix4_sum1_reg_1167[11]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1167_reg[11]_i_1 
       (.CI(\out_pix4_sum1_reg_1167_reg[7]_i_1_n_8 ),
        .CO({\out_pix4_sum1_reg_1167_reg[11]_i_1_n_8 ,\out_pix4_sum1_reg_1167_reg[11]_i_1_n_9 ,\out_pix4_sum1_reg_1167_reg[11]_i_1_n_10 ,\out_pix4_sum1_reg_1167_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\i2_reg_346_reg_n_8_[11] ,\i2_reg_346_reg_n_8_[10] ,\i2_reg_346_reg_n_8_[9] ,\i2_reg_346_reg_n_8_[8] }),
        .O(out_pix4_sum1_fu_577_p2[11:8]),
        .S({\out_pix4_sum1_reg_1167[11]_i_2_n_8 ,\out_pix4_sum1_reg_1167[11]_i_3_n_8 ,\out_pix4_sum1_reg_1167[11]_i_4_n_8 ,\out_pix4_sum1_reg_1167[11]_i_5_n_8 }));
  FDRE \out_pix4_sum1_reg_1167_reg[12] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[12]),
        .Q(out_pix4_sum1_reg_1167[12]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[13] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[13]),
        .Q(out_pix4_sum1_reg_1167[13]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[14] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[14]),
        .Q(out_pix4_sum1_reg_1167[14]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[15] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[15]),
        .Q(out_pix4_sum1_reg_1167[15]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1167_reg[15]_i_1 
       (.CI(\out_pix4_sum1_reg_1167_reg[11]_i_1_n_8 ),
        .CO({\out_pix4_sum1_reg_1167_reg[15]_i_1_n_8 ,\out_pix4_sum1_reg_1167_reg[15]_i_1_n_9 ,\out_pix4_sum1_reg_1167_reg[15]_i_1_n_10 ,\out_pix4_sum1_reg_1167_reg[15]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\i2_reg_346_reg_n_8_[15] ,\i2_reg_346_reg_n_8_[14] ,\i2_reg_346_reg_n_8_[13] ,\i2_reg_346_reg_n_8_[12] }),
        .O(out_pix4_sum1_fu_577_p2[15:12]),
        .S({\out_pix4_sum1_reg_1167[15]_i_2_n_8 ,\out_pix4_sum1_reg_1167[15]_i_3_n_8 ,\out_pix4_sum1_reg_1167[15]_i_4_n_8 ,\out_pix4_sum1_reg_1167[15]_i_5_n_8 }));
  FDRE \out_pix4_sum1_reg_1167_reg[16] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[16]),
        .Q(out_pix4_sum1_reg_1167[16]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[17] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[17]),
        .Q(out_pix4_sum1_reg_1167[17]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[18] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[18]),
        .Q(out_pix4_sum1_reg_1167[18]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[19] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[19]),
        .Q(out_pix4_sum1_reg_1167[19]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1167_reg[19]_i_1 
       (.CI(\out_pix4_sum1_reg_1167_reg[15]_i_1_n_8 ),
        .CO({\out_pix4_sum1_reg_1167_reg[19]_i_1_n_8 ,\out_pix4_sum1_reg_1167_reg[19]_i_1_n_9 ,\out_pix4_sum1_reg_1167_reg[19]_i_1_n_10 ,\out_pix4_sum1_reg_1167_reg[19]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\i2_reg_346_reg_n_8_[19] ,\i2_reg_346_reg_n_8_[18] ,\i2_reg_346_reg_n_8_[17] ,\i2_reg_346_reg_n_8_[16] }),
        .O(out_pix4_sum1_fu_577_p2[19:16]),
        .S({\out_pix4_sum1_reg_1167[19]_i_2_n_8 ,\out_pix4_sum1_reg_1167[19]_i_3_n_8 ,\out_pix4_sum1_reg_1167[19]_i_4_n_8 ,\out_pix4_sum1_reg_1167[19]_i_5_n_8 }));
  FDRE \out_pix4_sum1_reg_1167_reg[1] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[1]),
        .Q(out_pix4_sum1_reg_1167[1]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[20] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[20]),
        .Q(out_pix4_sum1_reg_1167[20]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[21] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[21]),
        .Q(out_pix4_sum1_reg_1167[21]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[22] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[22]),
        .Q(out_pix4_sum1_reg_1167[22]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[23] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[23]),
        .Q(out_pix4_sum1_reg_1167[23]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1167_reg[23]_i_1 
       (.CI(\out_pix4_sum1_reg_1167_reg[19]_i_1_n_8 ),
        .CO({\out_pix4_sum1_reg_1167_reg[23]_i_1_n_8 ,\out_pix4_sum1_reg_1167_reg[23]_i_1_n_9 ,\out_pix4_sum1_reg_1167_reg[23]_i_1_n_10 ,\out_pix4_sum1_reg_1167_reg[23]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\i2_reg_346_reg_n_8_[20] }),
        .O(out_pix4_sum1_fu_577_p2[23:20]),
        .S({tmp_25_cast1_reg_1124[23:21],\out_pix4_sum1_reg_1167[23]_i_2_n_8 }));
  FDRE \out_pix4_sum1_reg_1167_reg[24] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[24]),
        .Q(out_pix4_sum1_reg_1167[24]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[25] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[25]),
        .Q(out_pix4_sum1_reg_1167[25]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[26] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[26]),
        .Q(out_pix4_sum1_reg_1167[26]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[27] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[27]),
        .Q(out_pix4_sum1_reg_1167[27]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1167_reg[27]_i_1 
       (.CI(\out_pix4_sum1_reg_1167_reg[23]_i_1_n_8 ),
        .CO({\out_pix4_sum1_reg_1167_reg[27]_i_1_n_8 ,\out_pix4_sum1_reg_1167_reg[27]_i_1_n_9 ,\out_pix4_sum1_reg_1167_reg[27]_i_1_n_10 ,\out_pix4_sum1_reg_1167_reg[27]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_pix4_sum1_fu_577_p2[27:24]),
        .S(tmp_25_cast1_reg_1124[27:24]));
  FDRE \out_pix4_sum1_reg_1167_reg[28] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[28]),
        .Q(out_pix4_sum1_reg_1167[28]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[29] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[29]),
        .Q(out_pix4_sum1_reg_1167[29]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1167_reg[29]_i_1 
       (.CI(\out_pix4_sum1_reg_1167_reg[27]_i_1_n_8 ),
        .CO({\NLW_out_pix4_sum1_reg_1167_reg[29]_i_1_CO_UNCONNECTED [3:1],\out_pix4_sum1_reg_1167_reg[29]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_pix4_sum1_reg_1167_reg[29]_i_1_O_UNCONNECTED [3:2],out_pix4_sum1_fu_577_p2[29:28]}),
        .S({1'b0,1'b0,tmp_25_cast1_reg_1124[29:28]}));
  FDRE \out_pix4_sum1_reg_1167_reg[2] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[2]),
        .Q(out_pix4_sum1_reg_1167[2]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[3] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[3]),
        .Q(out_pix4_sum1_reg_1167[3]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1167_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\out_pix4_sum1_reg_1167_reg[3]_i_1_n_8 ,\out_pix4_sum1_reg_1167_reg[3]_i_1_n_9 ,\out_pix4_sum1_reg_1167_reg[3]_i_1_n_10 ,\out_pix4_sum1_reg_1167_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_pix4_sum1_fu_577_p2[3:0]),
        .S({\out_pix4_sum1_reg_1167[3]_i_2_n_8 ,\out_pix4_sum1_reg_1167[3]_i_3_n_8 ,\out_pix4_sum1_reg_1167[3]_i_4_n_8 ,\out_pix4_sum1_reg_1167[3]_i_5_n_8 }));
  FDRE \out_pix4_sum1_reg_1167_reg[4] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[4]),
        .Q(out_pix4_sum1_reg_1167[4]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[5] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[5]),
        .Q(out_pix4_sum1_reg_1167[5]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[6] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[6]),
        .Q(out_pix4_sum1_reg_1167[6]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[7] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[7]),
        .Q(out_pix4_sum1_reg_1167[7]),
        .R(1'b0));
  CARRY4 \out_pix4_sum1_reg_1167_reg[7]_i_1 
       (.CI(\out_pix4_sum1_reg_1167_reg[3]_i_1_n_8 ),
        .CO({\out_pix4_sum1_reg_1167_reg[7]_i_1_n_8 ,\out_pix4_sum1_reg_1167_reg[7]_i_1_n_9 ,\out_pix4_sum1_reg_1167_reg[7]_i_1_n_10 ,\out_pix4_sum1_reg_1167_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({\i2_reg_346_reg_n_8_[7] ,\i2_reg_346_reg_n_8_[6] ,1'b0,1'b0}),
        .O(out_pix4_sum1_fu_577_p2[7:4]),
        .S({\out_pix4_sum1_reg_1167[7]_i_2_n_8 ,\out_pix4_sum1_reg_1167[7]_i_3_n_8 ,\out_pix4_sum1_reg_1167[7]_i_4_n_8 ,\out_pix4_sum1_reg_1167[7]_i_5_n_8 }));
  FDRE \out_pix4_sum1_reg_1167_reg[8] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[8]),
        .Q(out_pix4_sum1_reg_1167[8]),
        .R(1'b0));
  FDRE \out_pix4_sum1_reg_1167_reg[9] 
       (.C(ap_clk),
        .CE(i_3_reg_11720),
        .D(out_pix4_sum1_fu_577_p2[9]),
        .Q(out_pix4_sum1_reg_1167[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[11]_i_2 
       (.I0(i3_reg_357[11]),
        .I1(tmp_25_cast1_reg_1124[11]),
        .O(\out_pix4_sum2_reg_1186[11]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[11]_i_3 
       (.I0(i3_reg_357[10]),
        .I1(tmp_25_cast1_reg_1124[10]),
        .O(\out_pix4_sum2_reg_1186[11]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[11]_i_4 
       (.I0(i3_reg_357[9]),
        .I1(tmp_25_cast1_reg_1124[9]),
        .O(\out_pix4_sum2_reg_1186[11]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[11]_i_5 
       (.I0(i3_reg_357[8]),
        .I1(tmp_25_cast1_reg_1124[8]),
        .O(\out_pix4_sum2_reg_1186[11]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[15]_i_2 
       (.I0(i3_reg_357[15]),
        .I1(tmp_25_cast1_reg_1124[15]),
        .O(\out_pix4_sum2_reg_1186[15]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[15]_i_3 
       (.I0(i3_reg_357[14]),
        .I1(tmp_25_cast1_reg_1124[14]),
        .O(\out_pix4_sum2_reg_1186[15]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[15]_i_4 
       (.I0(i3_reg_357[13]),
        .I1(tmp_25_cast1_reg_1124[13]),
        .O(\out_pix4_sum2_reg_1186[15]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[15]_i_5 
       (.I0(i3_reg_357[12]),
        .I1(tmp_25_cast1_reg_1124[12]),
        .O(\out_pix4_sum2_reg_1186[15]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[19]_i_2 
       (.I0(i3_reg_357[19]),
        .I1(tmp_25_cast1_reg_1124[19]),
        .O(\out_pix4_sum2_reg_1186[19]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[19]_i_3 
       (.I0(i3_reg_357[18]),
        .I1(tmp_25_cast1_reg_1124[18]),
        .O(\out_pix4_sum2_reg_1186[19]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[19]_i_4 
       (.I0(i3_reg_357[17]),
        .I1(tmp_25_cast1_reg_1124[17]),
        .O(\out_pix4_sum2_reg_1186[19]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[19]_i_5 
       (.I0(i3_reg_357[16]),
        .I1(tmp_25_cast1_reg_1124[16]),
        .O(\out_pix4_sum2_reg_1186[19]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[23]_i_2 
       (.I0(i3_reg_357[20]),
        .I1(tmp_25_cast1_reg_1124[20]),
        .O(\out_pix4_sum2_reg_1186[23]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[3]_i_2 
       (.I0(i3_reg_357[3]),
        .I1(tmp_25_cast1_reg_1124[3]),
        .O(\out_pix4_sum2_reg_1186[3]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[3]_i_3 
       (.I0(i3_reg_357[2]),
        .I1(tmp_25_cast1_reg_1124[2]),
        .O(\out_pix4_sum2_reg_1186[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[3]_i_4 
       (.I0(i3_reg_357[1]),
        .I1(tmp_25_cast1_reg_1124[1]),
        .O(\out_pix4_sum2_reg_1186[3]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[3]_i_5 
       (.I0(i3_reg_357[0]),
        .I1(tmp_25_cast1_reg_1124[0]),
        .O(\out_pix4_sum2_reg_1186[3]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[7]_i_2 
       (.I0(i3_reg_357[7]),
        .I1(tmp_25_cast1_reg_1124[7]),
        .O(\out_pix4_sum2_reg_1186[7]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[7]_i_3 
       (.I0(i3_reg_357[6]),
        .I1(tmp_25_cast1_reg_1124[6]),
        .O(\out_pix4_sum2_reg_1186[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[7]_i_4 
       (.I0(i3_reg_357[5]),
        .I1(tmp_25_cast1_reg_1124[5]),
        .O(\out_pix4_sum2_reg_1186[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix4_sum2_reg_1186[7]_i_5 
       (.I0(i3_reg_357[4]),
        .I1(tmp_25_cast1_reg_1124[4]),
        .O(\out_pix4_sum2_reg_1186[7]_i_5_n_8 ));
  FDRE \out_pix4_sum2_reg_1186_reg[0] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[0]),
        .Q(out_pix4_sum2_reg_1186[0]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[10] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[10]),
        .Q(out_pix4_sum2_reg_1186[10]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[11] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[11]),
        .Q(out_pix4_sum2_reg_1186[11]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1186_reg[11]_i_1 
       (.CI(\out_pix4_sum2_reg_1186_reg[7]_i_1_n_8 ),
        .CO({\out_pix4_sum2_reg_1186_reg[11]_i_1_n_8 ,\out_pix4_sum2_reg_1186_reg[11]_i_1_n_9 ,\out_pix4_sum2_reg_1186_reg[11]_i_1_n_10 ,\out_pix4_sum2_reg_1186_reg[11]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(i3_reg_357[11:8]),
        .O(out_pix4_sum2_fu_608_p2[11:8]),
        .S({\out_pix4_sum2_reg_1186[11]_i_2_n_8 ,\out_pix4_sum2_reg_1186[11]_i_3_n_8 ,\out_pix4_sum2_reg_1186[11]_i_4_n_8 ,\out_pix4_sum2_reg_1186[11]_i_5_n_8 }));
  FDRE \out_pix4_sum2_reg_1186_reg[12] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[12]),
        .Q(out_pix4_sum2_reg_1186[12]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[13] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[13]),
        .Q(out_pix4_sum2_reg_1186[13]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[14] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[14]),
        .Q(out_pix4_sum2_reg_1186[14]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[15] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[15]),
        .Q(out_pix4_sum2_reg_1186[15]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1186_reg[15]_i_1 
       (.CI(\out_pix4_sum2_reg_1186_reg[11]_i_1_n_8 ),
        .CO({\out_pix4_sum2_reg_1186_reg[15]_i_1_n_8 ,\out_pix4_sum2_reg_1186_reg[15]_i_1_n_9 ,\out_pix4_sum2_reg_1186_reg[15]_i_1_n_10 ,\out_pix4_sum2_reg_1186_reg[15]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(i3_reg_357[15:12]),
        .O(out_pix4_sum2_fu_608_p2[15:12]),
        .S({\out_pix4_sum2_reg_1186[15]_i_2_n_8 ,\out_pix4_sum2_reg_1186[15]_i_3_n_8 ,\out_pix4_sum2_reg_1186[15]_i_4_n_8 ,\out_pix4_sum2_reg_1186[15]_i_5_n_8 }));
  FDRE \out_pix4_sum2_reg_1186_reg[16] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[16]),
        .Q(out_pix4_sum2_reg_1186[16]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[17] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[17]),
        .Q(out_pix4_sum2_reg_1186[17]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[18] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[18]),
        .Q(out_pix4_sum2_reg_1186[18]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[19] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[19]),
        .Q(out_pix4_sum2_reg_1186[19]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1186_reg[19]_i_1 
       (.CI(\out_pix4_sum2_reg_1186_reg[15]_i_1_n_8 ),
        .CO({\out_pix4_sum2_reg_1186_reg[19]_i_1_n_8 ,\out_pix4_sum2_reg_1186_reg[19]_i_1_n_9 ,\out_pix4_sum2_reg_1186_reg[19]_i_1_n_10 ,\out_pix4_sum2_reg_1186_reg[19]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(i3_reg_357[19:16]),
        .O(out_pix4_sum2_fu_608_p2[19:16]),
        .S({\out_pix4_sum2_reg_1186[19]_i_2_n_8 ,\out_pix4_sum2_reg_1186[19]_i_3_n_8 ,\out_pix4_sum2_reg_1186[19]_i_4_n_8 ,\out_pix4_sum2_reg_1186[19]_i_5_n_8 }));
  FDRE \out_pix4_sum2_reg_1186_reg[1] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[1]),
        .Q(out_pix4_sum2_reg_1186[1]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[20] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[20]),
        .Q(out_pix4_sum2_reg_1186[20]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[21] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[21]),
        .Q(out_pix4_sum2_reg_1186[21]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[22] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[22]),
        .Q(out_pix4_sum2_reg_1186[22]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[23] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[23]),
        .Q(out_pix4_sum2_reg_1186[23]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1186_reg[23]_i_1 
       (.CI(\out_pix4_sum2_reg_1186_reg[19]_i_1_n_8 ),
        .CO({\out_pix4_sum2_reg_1186_reg[23]_i_1_n_8 ,\out_pix4_sum2_reg_1186_reg[23]_i_1_n_9 ,\out_pix4_sum2_reg_1186_reg[23]_i_1_n_10 ,\out_pix4_sum2_reg_1186_reg[23]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i3_reg_357[20]}),
        .O(out_pix4_sum2_fu_608_p2[23:20]),
        .S({tmp_25_cast1_reg_1124[23:21],\out_pix4_sum2_reg_1186[23]_i_2_n_8 }));
  FDRE \out_pix4_sum2_reg_1186_reg[24] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[24]),
        .Q(out_pix4_sum2_reg_1186[24]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[25] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[25]),
        .Q(out_pix4_sum2_reg_1186[25]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[26] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[26]),
        .Q(out_pix4_sum2_reg_1186[26]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[27] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[27]),
        .Q(out_pix4_sum2_reg_1186[27]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1186_reg[27]_i_1 
       (.CI(\out_pix4_sum2_reg_1186_reg[23]_i_1_n_8 ),
        .CO({\out_pix4_sum2_reg_1186_reg[27]_i_1_n_8 ,\out_pix4_sum2_reg_1186_reg[27]_i_1_n_9 ,\out_pix4_sum2_reg_1186_reg[27]_i_1_n_10 ,\out_pix4_sum2_reg_1186_reg[27]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_pix4_sum2_fu_608_p2[27:24]),
        .S(tmp_25_cast1_reg_1124[27:24]));
  FDRE \out_pix4_sum2_reg_1186_reg[28] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[28]),
        .Q(out_pix4_sum2_reg_1186[28]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[29] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[29]),
        .Q(out_pix4_sum2_reg_1186[29]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1186_reg[29]_i_1 
       (.CI(\out_pix4_sum2_reg_1186_reg[27]_i_1_n_8 ),
        .CO({\NLW_out_pix4_sum2_reg_1186_reg[29]_i_1_CO_UNCONNECTED [3:1],\out_pix4_sum2_reg_1186_reg[29]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_pix4_sum2_reg_1186_reg[29]_i_1_O_UNCONNECTED [3:2],out_pix4_sum2_fu_608_p2[29:28]}),
        .S({1'b0,1'b0,tmp_25_cast1_reg_1124[29:28]}));
  FDRE \out_pix4_sum2_reg_1186_reg[2] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[2]),
        .Q(out_pix4_sum2_reg_1186[2]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[3] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[3]),
        .Q(out_pix4_sum2_reg_1186[3]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1186_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\out_pix4_sum2_reg_1186_reg[3]_i_1_n_8 ,\out_pix4_sum2_reg_1186_reg[3]_i_1_n_9 ,\out_pix4_sum2_reg_1186_reg[3]_i_1_n_10 ,\out_pix4_sum2_reg_1186_reg[3]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(i3_reg_357[3:0]),
        .O(out_pix4_sum2_fu_608_p2[3:0]),
        .S({\out_pix4_sum2_reg_1186[3]_i_2_n_8 ,\out_pix4_sum2_reg_1186[3]_i_3_n_8 ,\out_pix4_sum2_reg_1186[3]_i_4_n_8 ,\out_pix4_sum2_reg_1186[3]_i_5_n_8 }));
  FDRE \out_pix4_sum2_reg_1186_reg[4] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[4]),
        .Q(out_pix4_sum2_reg_1186[4]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[5] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[5]),
        .Q(out_pix4_sum2_reg_1186[5]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[6] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[6]),
        .Q(out_pix4_sum2_reg_1186[6]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[7] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[7]),
        .Q(out_pix4_sum2_reg_1186[7]),
        .R(1'b0));
  CARRY4 \out_pix4_sum2_reg_1186_reg[7]_i_1 
       (.CI(\out_pix4_sum2_reg_1186_reg[3]_i_1_n_8 ),
        .CO({\out_pix4_sum2_reg_1186_reg[7]_i_1_n_8 ,\out_pix4_sum2_reg_1186_reg[7]_i_1_n_9 ,\out_pix4_sum2_reg_1186_reg[7]_i_1_n_10 ,\out_pix4_sum2_reg_1186_reg[7]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(i3_reg_357[7:4]),
        .O(out_pix4_sum2_fu_608_p2[7:4]),
        .S({\out_pix4_sum2_reg_1186[7]_i_2_n_8 ,\out_pix4_sum2_reg_1186[7]_i_3_n_8 ,\out_pix4_sum2_reg_1186[7]_i_4_n_8 ,\out_pix4_sum2_reg_1186[7]_i_5_n_8 }));
  FDRE \out_pix4_sum2_reg_1186_reg[8] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[8]),
        .Q(out_pix4_sum2_reg_1186[8]),
        .R(1'b0));
  FDRE \out_pix4_sum2_reg_1186_reg[9] 
       (.C(ap_clk),
        .CE(i_4_reg_11910),
        .D(out_pix4_sum2_fu_608_p2[9]),
        .Q(out_pix4_sum2_reg_1186[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum6_reg_1145[13]_i_2 
       (.I0(tmp_25_cast1_reg_1124[12]),
        .O(\out_pix4_sum6_reg_1145[13]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum6_reg_1145[13]_i_3 
       (.I0(tmp_25_cast1_reg_1124[11]),
        .O(\out_pix4_sum6_reg_1145[13]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum6_reg_1145[13]_i_4 
       (.I0(tmp_25_cast1_reg_1124[10]),
        .O(\out_pix4_sum6_reg_1145[13]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum6_reg_1145[17]_i_2 
       (.I0(tmp_25_cast1_reg_1124[17]),
        .O(\out_pix4_sum6_reg_1145[17]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum6_reg_1145[17]_i_3 
       (.I0(tmp_25_cast1_reg_1124[16]),
        .O(\out_pix4_sum6_reg_1145[17]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum6_reg_1145[17]_i_4 
       (.I0(tmp_25_cast1_reg_1124[15]),
        .O(\out_pix4_sum6_reg_1145[17]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum6_reg_1145[21]_i_2 
       (.I0(tmp_25_cast1_reg_1124[20]),
        .O(\out_pix4_sum6_reg_1145[21]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum6_reg_1145[21]_i_3 
       (.I0(tmp_25_cast1_reg_1124[19]),
        .O(\out_pix4_sum6_reg_1145[21]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum6_reg_1145[21]_i_4 
       (.I0(tmp_25_cast1_reg_1124[18]),
        .O(\out_pix4_sum6_reg_1145[21]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_pix4_sum6_reg_1145[9]_i_2 
       (.I0(tmp_25_cast1_reg_1124[7]),
        .O(\out_pix4_sum6_reg_1145[9]_i_2_n_8 ));
  FDRE \out_pix4_sum6_reg_1145_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_25_cast1_reg_1124[0]),
        .Q(out_pix4_sum6_reg_1145[0]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[10]),
        .Q(out_pix4_sum6_reg_1145[10]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[11]),
        .Q(out_pix4_sum6_reg_1145[11]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[12]),
        .Q(out_pix4_sum6_reg_1145[12]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[13]),
        .Q(out_pix4_sum6_reg_1145[13]),
        .R(1'b0));
  CARRY4 \out_pix4_sum6_reg_1145_reg[13]_i_1 
       (.CI(\out_pix4_sum6_reg_1145_reg[9]_i_1_n_8 ),
        .CO({\out_pix4_sum6_reg_1145_reg[13]_i_1_n_8 ,\out_pix4_sum6_reg_1145_reg[13]_i_1_n_9 ,\out_pix4_sum6_reg_1145_reg[13]_i_1_n_10 ,\out_pix4_sum6_reg_1145_reg[13]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_25_cast1_reg_1124[12:10]}),
        .O(out_pix4_sum6_fu_540_p2[13:10]),
        .S({tmp_25_cast1_reg_1124[13],\out_pix4_sum6_reg_1145[13]_i_2_n_8 ,\out_pix4_sum6_reg_1145[13]_i_3_n_8 ,\out_pix4_sum6_reg_1145[13]_i_4_n_8 }));
  FDRE \out_pix4_sum6_reg_1145_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[14]),
        .Q(out_pix4_sum6_reg_1145[14]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[15]),
        .Q(out_pix4_sum6_reg_1145[15]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[16]),
        .Q(out_pix4_sum6_reg_1145[16]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[17]),
        .Q(out_pix4_sum6_reg_1145[17]),
        .R(1'b0));
  CARRY4 \out_pix4_sum6_reg_1145_reg[17]_i_1 
       (.CI(\out_pix4_sum6_reg_1145_reg[13]_i_1_n_8 ),
        .CO({\out_pix4_sum6_reg_1145_reg[17]_i_1_n_8 ,\out_pix4_sum6_reg_1145_reg[17]_i_1_n_9 ,\out_pix4_sum6_reg_1145_reg[17]_i_1_n_10 ,\out_pix4_sum6_reg_1145_reg[17]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({tmp_25_cast1_reg_1124[17:15],1'b0}),
        .O(out_pix4_sum6_fu_540_p2[17:14]),
        .S({\out_pix4_sum6_reg_1145[17]_i_2_n_8 ,\out_pix4_sum6_reg_1145[17]_i_3_n_8 ,\out_pix4_sum6_reg_1145[17]_i_4_n_8 ,tmp_25_cast1_reg_1124[14]}));
  FDRE \out_pix4_sum6_reg_1145_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[18]),
        .Q(out_pix4_sum6_reg_1145[18]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[19]),
        .Q(out_pix4_sum6_reg_1145[19]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_25_cast1_reg_1124[1]),
        .Q(out_pix4_sum6_reg_1145[1]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[20]),
        .Q(out_pix4_sum6_reg_1145[20]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[21]),
        .Q(out_pix4_sum6_reg_1145[21]),
        .R(1'b0));
  CARRY4 \out_pix4_sum6_reg_1145_reg[21]_i_1 
       (.CI(\out_pix4_sum6_reg_1145_reg[17]_i_1_n_8 ),
        .CO({\out_pix4_sum6_reg_1145_reg[21]_i_1_n_8 ,\out_pix4_sum6_reg_1145_reg[21]_i_1_n_9 ,\out_pix4_sum6_reg_1145_reg[21]_i_1_n_10 ,\out_pix4_sum6_reg_1145_reg[21]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_25_cast1_reg_1124[20:18]}),
        .O(out_pix4_sum6_fu_540_p2[21:18]),
        .S({tmp_25_cast1_reg_1124[21],\out_pix4_sum6_reg_1145[21]_i_2_n_8 ,\out_pix4_sum6_reg_1145[21]_i_3_n_8 ,\out_pix4_sum6_reg_1145[21]_i_4_n_8 }));
  FDRE \out_pix4_sum6_reg_1145_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[22]),
        .Q(out_pix4_sum6_reg_1145[22]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[23]),
        .Q(out_pix4_sum6_reg_1145[23]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[24]),
        .Q(out_pix4_sum6_reg_1145[24]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[25]),
        .Q(out_pix4_sum6_reg_1145[25]),
        .R(1'b0));
  CARRY4 \out_pix4_sum6_reg_1145_reg[25]_i_1 
       (.CI(\out_pix4_sum6_reg_1145_reg[21]_i_1_n_8 ),
        .CO({\out_pix4_sum6_reg_1145_reg[25]_i_1_n_8 ,\out_pix4_sum6_reg_1145_reg[25]_i_1_n_9 ,\out_pix4_sum6_reg_1145_reg[25]_i_1_n_10 ,\out_pix4_sum6_reg_1145_reg[25]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_pix4_sum6_fu_540_p2[25:22]),
        .S(tmp_25_cast1_reg_1124[25:22]));
  FDRE \out_pix4_sum6_reg_1145_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[26]),
        .Q(out_pix4_sum6_reg_1145[26]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[27]),
        .Q(out_pix4_sum6_reg_1145[27]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[28]),
        .Q(out_pix4_sum6_reg_1145[28]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[29]),
        .Q(out_pix4_sum6_reg_1145[29]),
        .R(1'b0));
  CARRY4 \out_pix4_sum6_reg_1145_reg[29]_i_1 
       (.CI(\out_pix4_sum6_reg_1145_reg[25]_i_1_n_8 ),
        .CO({\NLW_out_pix4_sum6_reg_1145_reg[29]_i_1_CO_UNCONNECTED [3],\out_pix4_sum6_reg_1145_reg[29]_i_1_n_9 ,\out_pix4_sum6_reg_1145_reg[29]_i_1_n_10 ,\out_pix4_sum6_reg_1145_reg[29]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(out_pix4_sum6_fu_540_p2[29:26]),
        .S(tmp_25_cast1_reg_1124[29:26]));
  FDRE \out_pix4_sum6_reg_1145_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_25_cast1_reg_1124[2]),
        .Q(out_pix4_sum6_reg_1145[2]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_25_cast1_reg_1124[3]),
        .Q(out_pix4_sum6_reg_1145[3]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_25_cast1_reg_1124[4]),
        .Q(out_pix4_sum6_reg_1145[4]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(tmp_25_cast1_reg_1124[5]),
        .Q(out_pix4_sum6_reg_1145[5]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[6]),
        .Q(out_pix4_sum6_reg_1145[6]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[7]),
        .Q(out_pix4_sum6_reg_1145[7]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[8]),
        .Q(out_pix4_sum6_reg_1145[8]),
        .R(1'b0));
  FDRE \out_pix4_sum6_reg_1145_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_pix4_sum6_fu_540_p2[9]),
        .Q(out_pix4_sum6_reg_1145[9]),
        .R(1'b0));
  CARRY4 \out_pix4_sum6_reg_1145_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\out_pix4_sum6_reg_1145_reg[9]_i_1_n_8 ,\out_pix4_sum6_reg_1145_reg[9]_i_1_n_9 ,\out_pix4_sum6_reg_1145_reg[9]_i_1_n_10 ,\out_pix4_sum6_reg_1145_reg[9]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_25_cast1_reg_1124[7],1'b0}),
        .O(out_pix4_sum6_fu_540_p2[9:6]),
        .S({tmp_25_cast1_reg_1124[9:8],\out_pix4_sum6_reg_1145[9]_i_2_n_8 ,tmp_25_cast1_reg_1124[6]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi sobel_filter_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .E(ap_NS_fsm134_out),
        .Q({ap_CS_fsm_state56,\ap_CS_fsm_reg_n_8_[0] }),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (sobel_filter_gmem1_m_axi_U_n_46),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm[1]_i_5_n_8 ),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm[1]_i_4_n_8 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm[1]_i_3_n_8 ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .gmem1_BVALID(gmem1_BVALID),
        .inter_pix(inter_pix),
        .interrupt(interrupt),
        .out({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .out_pix(out_pix),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi sobel_filter_gmem0_m_axi_U
       (.D({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .Q(gmem0_RVALID),
        .SR(ap_rst_n_inv),
        .\Y_addr_reg_150_reg[31] (grp_getVal_fu_484_m_axi_Y_ARADDR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_ARVALID(gmem0_ARVALID),
        .gmem0_RREADY(gmem0_RREADY),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .\m_axi_gmem0_ARLEN[3] (\^m_axi_gmem0_ARLEN ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .p(gmem0_RDATA));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi sobel_filter_gmem1_m_axi_U
       (.ARLEN(\^m_axi_gmem1_ARLEN ),
        .AWLEN(\^m_axi_gmem1_AWLEN ),
        .D({ap_NS_fsm[55],ap_NS_fsm[51:49],ap_NS_fsm[44:43],ap_NS_fsm[39:37],ap_NS_fsm[29:27],ap_NS_fsm[23:19],ap_NS_fsm[15:11],ap_NS_fsm[7:6],ap_NS_fsm[2]}),
        .E(ap_NS_fsm133_out),
        .I_BREADY1(I_BREADY1),
        .I_RDATA(gmem1_RDATA),
        .O(tmp_16_fu_858_p2[7:6]),
        .Q({ap_CS_fsm_state56,\ap_CS_fsm_reg_n_8_[54] ,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,\ap_CS_fsm_reg_n_8_[48] ,ap_CS_fsm_state44,\ap_CS_fsm_reg_n_8_[42] ,\ap_CS_fsm_reg_n_8_[41] ,\ap_CS_fsm_reg_n_8_[40] ,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state31,ap_CS_fsm_state29,ap_CS_fsm_state28,\ap_CS_fsm_reg_n_8_[26] ,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,\ap_CS_fsm_reg_n_8_[18] ,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,\ap_CS_fsm_reg_n_8_[10] ,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_8_[0] }),
        .SR(i5_reg_462),
        .\ap_CS_fsm_reg[1] (sobel_filter_gmem1_m_axi_U_n_46),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm[28]_i_2_n_8 ),
        .\ap_CS_fsm_reg[29] (sobel_filter_gmem1_m_axi_U_n_60),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm[1]_i_7_n_8 ),
        .\ap_CS_fsm_reg[3] (sobel_filter_gmem1_m_axi_U_n_53),
        .\ap_CS_fsm_reg[3]_0 (sobel_filter_gmem1_m_axi_U_n_54),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm[1]_i_6_n_8 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_NS_fsm110_out(ap_NS_fsm110_out),
        .ap_NS_fsm128_out(ap_NS_fsm128_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_reg_ioackin_gmem1_ARREADY(ap_reg_ioackin_gmem1_ARREADY),
        .ap_reg_ioackin_gmem1_AWREADY_reg(sobel_filter_gmem1_m_axi_U_n_65),
        .ap_reg_ioackin_gmem1_AWREADY_reg_0(ap_reg_ioackin_gmem1_AWREADY_reg_n_8),
        .ap_reg_ioackin_gmem1_WREADY_reg(ap_reg_ioackin_gmem1_WREADY_reg_n_8),
        .ap_rst_n(ap_rst_n),
        .edge_val_1_i_reg_1318(edge_val_1_i_reg_1318),
        .\edge_val_1_i_reg_1318_reg[0] (sobel_filter_gmem1_m_axi_U_n_12),
        .\edge_val_1_i_reg_1318_reg[6] (sobel_filter_gmem1_m_axi_U_n_14),
        .\edge_val_1_i_reg_1318_reg[7] (sobel_filter_gmem1_m_axi_U_n_13),
        .\fourWide_fu_178_reg[31] (fourWide_fu_178),
        .gmem1_BVALID(gmem1_BVALID),
        .gmem1_RREADY(gmem1_RREADY),
        .\gmem1_addr_4_reg_1216_reg[29] (sobel_filter_gmem1_m_axi_U_n_62),
        .\gmem1_addr_4_reg_1216_reg[29]_0 (gmem1_addr_4_reg_1216_reg__0),
        .\gmem1_addr_5_reg_1259_reg[29] (gmem1_addr_5_reg_1259),
        .i1_reg_335_reg(i1_reg_335_reg),
        .\i2_reg_346_reg[13] (\i_3_reg_1172[20]_i_3_n_8 ),
        .\i2_reg_346_reg[6] (sobel_filter_gmem1_m_axi_U_n_57),
        .\i2_reg_346_reg[6]_0 (i2_reg_346),
        .\i3_reg_357_reg[0] (I_BREADY4),
        .\i3_reg_357_reg[13] (\i_4_reg_1191[20]_i_3_n_8 ),
        .\i4_reg_368_reg[10] (i4_reg_368_reg__0),
        .\i4_reg_368_reg[7] (sobel_filter_gmem1_m_axi_U_n_63),
        .\i5_reg_462_reg[20] ({\i5_reg_462_reg_n_8_[20] ,\i5_reg_462_reg_n_8_[19] ,\i5_reg_462_reg_n_8_[18] ,\i5_reg_462_reg_n_8_[17] ,\i5_reg_462_reg_n_8_[16] ,\i5_reg_462_reg_n_8_[15] ,\i5_reg_462_reg_n_8_[14] ,\i5_reg_462_reg_n_8_[13] ,\i5_reg_462_reg_n_8_[12] ,\i5_reg_462_reg_n_8_[11] ,\i5_reg_462_reg_n_8_[10] ,\i5_reg_462_reg_n_8_[9] ,\i5_reg_462_reg_n_8_[8] ,\i5_reg_462_reg_n_8_[7] ,\i5_reg_462_reg_n_8_[6] ,\i5_reg_462_reg_n_8_[5] ,\i5_reg_462_reg_n_8_[4] ,\i5_reg_462_reg_n_8_[3] ,\i5_reg_462_reg_n_8_[2] ,\i5_reg_462_reg_n_8_[1] ,\i5_reg_462_reg_n_8_[0] }),
        .\i_0_i_reg_416_reg[1] (p_shl5_cast_fu_730_p1),
        .\i_6_reg_1326_reg[0] (i_6_reg_13260),
        .\i_reg_324_reg[0] (i_reg_324),
        .\i_reg_324_reg[10] (sobel_filter_gmem1_m_axi_U_n_67),
        .\i_reg_324_reg[10]_0 (i_reg_324_reg__0),
        .\j6_reg_473_reg[0] (sobel_filter_gmem1_m_axi_U_n_10),
        .\j6_reg_473_reg[1] (sobel_filter_gmem1_m_axi_U_n_11),
        .\j6_reg_473_reg[2] (sobel_filter_gmem1_m_axi_U_n_8),
        .\j6_reg_473_reg[2]_0 (\j6_reg_473_reg_n_8_[2] ),
        .\j_reg_380_reg[0] (I_BREADY5),
        .\j_reg_380_reg[1] (j_reg_380),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(\^m_axi_gmem1_AWADDR ),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .mem_reg(sobel_filter_gmem1_m_axi_U_n_55),
        .\out_pix3_reg_1111_reg[29] (out_pix3_reg_1111),
        .\out_pix4_sum1_reg_1167_reg[29] (out_pix4_sum1_reg_1167),
        .\out_pix4_sum2_reg_1186_reg[29] (out_pix4_sum2_reg_1186),
        .\out_pix4_sum6_reg_1145_reg[29] (out_pix4_sum6_reg_1145),
        .\q_tmp_reg[0] (sobel_filter_gmem1_m_axi_U_n_41),
        .\q_tmp_reg[0]_0 (sobel_filter_gmem1_m_axi_U_n_43),
        .\q_tmp_reg[0]_1 (ap_rst_n_inv),
        .\q_tmp_reg[0]_2 (sobel_filter_gmem1_m_axi_U_n_51),
        .\q_tmp_reg[0]_3 (sobel_filter_gmem1_m_axi_U_n_52),
        .tmp_11_fu_960_p1(tmp_11_fu_960_p1),
        .\val_reg_1331_reg[0] (sobel_filter_gmem1_m_axi_U_n_56),
        .\x_weight_0_i_reg_404_reg[2] (\edge_val_1_i_reg_1318[5]_i_4_n_8 ),
        .\x_weight_0_i_reg_404_reg[5] (\edge_val_1_i_reg_1318[6]_i_2_n_8 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb sobel_filter_mac_bkb_U7
       (.A(gmem0_RDATA),
        .B(sobel_filter_mac_bkb_U7_n_13),
        .CEA2(reg_4980),
        .CEB2(ap_NS_fsm[34]),
        .CEP(y_weight_1_i_reg_427),
        .DUMMY_MUX_Z(sobel_filter_mac_bkb_U7_n_12),
        .E(ap_NS_fsm113_out),
        .P({sobel_filter_mac_bkb_U7_n_15,sobel_filter_mac_bkb_U7_n_16,sobel_filter_mac_bkb_U7_n_17,sobel_filter_mac_bkb_U7_n_18,sobel_filter_mac_bkb_U7_n_19,sobel_filter_mac_bkb_U7_n_20,sobel_filter_mac_bkb_U7_n_21,sobel_filter_mac_bkb_U7_n_22,sobel_filter_mac_bkb_U7_n_23,sobel_filter_mac_bkb_U7_n_24,sobel_filter_mac_bkb_U7_n_25,sobel_filter_mac_bkb_U7_n_26,sobel_filter_mac_bkb_U7_n_27,sobel_filter_mac_bkb_U7_n_28,sobel_filter_mac_bkb_U7_n_29,sobel_filter_mac_bkb_U7_n_30,sobel_filter_mac_bkb_U7_n_31,sobel_filter_mac_bkb_U7_n_32,sobel_filter_mac_bkb_U7_n_33,sobel_filter_mac_bkb_U7_n_34,sobel_filter_mac_bkb_U7_n_35,sobel_filter_mac_bkb_U7_n_36,sobel_filter_mac_bkb_U7_n_37,sobel_filter_mac_bkb_U7_n_38,sobel_filter_mac_bkb_U7_n_39,sobel_filter_mac_bkb_U7_n_40,sobel_filter_mac_bkb_U7_n_41,sobel_filter_mac_bkb_U7_n_42,sobel_filter_mac_bkb_U7_n_43,sobel_filter_mac_bkb_U7_n_44,sobel_filter_mac_bkb_U7_n_45,sobel_filter_mac_bkb_U7_n_46}),
        .Q({ap_CS_fsm_state37,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30}),
        .SR(i_0_i_reg_416),
        .ap_clk(ap_clk),
        .\i_0_i_reg_416_reg[1] (p_shl5_cast_fu_730_p1),
        .j_0_i_reg_451(j_0_i_reg_451),
        .\j_2_reg_1265_reg[8] (sobel_filter_mac_bkb_U7_n_10),
        .\j_reg_380_reg[10] ({\j_reg_380_reg_n_8_[10] ,\j_reg_380_reg_n_8_[9] ,\j_reg_380_reg_n_8_[8] ,\j_reg_380_reg_n_8_[7] ,\j_reg_380_reg_n_8_[6] ,\j_reg_380_reg_n_8_[5] ,\j_reg_380_reg_n_8_[4] ,\j_reg_380_reg_n_8_[3] ,\j_reg_380_reg_n_8_[2] ,\j_reg_380_reg_n_8_[1] ,\j_reg_380_reg_n_8_[0] }),
        .p(sobel_filter_mac_bkb_U7_n_9),
        .\tmp_37_reg_1283_reg[3] (tmp_37_reg_1283));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_18_reg_1249[0]_i_1 
       (.I0(p_shl5_cast_fu_730_p1[2]),
        .O(i_7_fu_706_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_18_reg_1249[1]_i_1 
       (.I0(p_shl5_cast_fu_730_p1[2]),
        .I1(p_shl5_cast_fu_730_p1[3]),
        .O(\tmp_18_reg_1249[1]_i_1_n_8 ));
  FDRE \tmp_18_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_bkb_U7_n_12),
        .D(i_7_fu_706_p2[0]),
        .Q(tmp_18_reg_1249[0]),
        .R(1'b0));
  FDRE \tmp_18_reg_1249_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_bkb_U7_n_12),
        .D(\tmp_18_reg_1249[1]_i_1_n_8 ),
        .Q(tmp_18_reg_1249[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_23_reg_1278[0]_i_1 
       (.I0(j_0_i_reg_451[0]),
        .O(j_3_fu_770_p2));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_23_reg_1278[1]_i_1 
       (.I0(j_0_i_reg_451[1]),
        .I1(j_0_i_reg_451[0]),
        .O(tmp_23_fu_776_p2));
  FDRE \tmp_23_reg_1278_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[32]),
        .D(j_3_fu_770_p2),
        .Q(tmp_23_reg_1278[0]),
        .R(1'b0));
  FDRE \tmp_23_reg_1278_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[32]),
        .D(tmp_23_fu_776_p2),
        .Q(tmp_23_reg_1278[1]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[0]),
        .Q(tmp_25_cast1_reg_1124[0]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[10]),
        .Q(tmp_25_cast1_reg_1124[10]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[11]),
        .Q(tmp_25_cast1_reg_1124[11]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[12]),
        .Q(tmp_25_cast1_reg_1124[12]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[13]),
        .Q(tmp_25_cast1_reg_1124[13]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[14]),
        .Q(tmp_25_cast1_reg_1124[14]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[15]),
        .Q(tmp_25_cast1_reg_1124[15]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[16]),
        .Q(tmp_25_cast1_reg_1124[16]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[17]),
        .Q(tmp_25_cast1_reg_1124[17]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[18]),
        .Q(tmp_25_cast1_reg_1124[18]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[19]),
        .Q(tmp_25_cast1_reg_1124[19]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[1]),
        .Q(tmp_25_cast1_reg_1124[1]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[20]),
        .Q(tmp_25_cast1_reg_1124[20]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[21]),
        .Q(tmp_25_cast1_reg_1124[21]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[22]),
        .Q(tmp_25_cast1_reg_1124[22]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[23]),
        .Q(tmp_25_cast1_reg_1124[23]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[24]),
        .Q(tmp_25_cast1_reg_1124[24]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[25]),
        .Q(tmp_25_cast1_reg_1124[25]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[26]),
        .Q(tmp_25_cast1_reg_1124[26]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[27]),
        .Q(tmp_25_cast1_reg_1124[27]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[28]),
        .Q(tmp_25_cast1_reg_1124[28]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[29]),
        .Q(tmp_25_cast1_reg_1124[29]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[2]),
        .Q(tmp_25_cast1_reg_1124[2]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[3]),
        .Q(tmp_25_cast1_reg_1124[3]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[4]),
        .Q(tmp_25_cast1_reg_1124[4]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[5]),
        .Q(tmp_25_cast1_reg_1124[5]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[6]),
        .Q(tmp_25_cast1_reg_1124[6]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[7]),
        .Q(tmp_25_cast1_reg_1124[7]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[8]),
        .Q(tmp_25_cast1_reg_1124[8]),
        .R(1'b0));
  FDRE \tmp_25_cast_reg_1119_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm133_out),
        .D(out_pix3_reg_1111[9]),
        .Q(tmp_25_cast1_reg_1124[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1205[13]_i_2 
       (.I0(i4_reg_368_reg__0[2]),
        .I1(i4_reg_368_reg__0[6]),
        .O(\tmp_2_reg_1205[13]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1205[13]_i_3 
       (.I0(i4_reg_368_reg__0[1]),
        .I1(i4_reg_368_reg__0[5]),
        .O(\tmp_2_reg_1205[13]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1205[13]_i_4 
       (.I0(i4_reg_368_reg__0[0]),
        .I1(i4_reg_368_reg__0[4]),
        .O(\tmp_2_reg_1205[13]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1205[13]_i_5 
       (.I0(i4_reg_368_reg__0[3]),
        .O(\tmp_2_reg_1205[13]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1205[17]_i_2 
       (.I0(i4_reg_368_reg__0[6]),
        .I1(i4_reg_368_reg__0[10]),
        .O(\tmp_2_reg_1205[17]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1205[17]_i_3 
       (.I0(i4_reg_368_reg__0[5]),
        .I1(i4_reg_368_reg__0[9]),
        .O(\tmp_2_reg_1205[17]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1205[17]_i_4 
       (.I0(i4_reg_368_reg__0[4]),
        .I1(i4_reg_368_reg__0[8]),
        .O(\tmp_2_reg_1205[17]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1205[17]_i_5 
       (.I0(i4_reg_368_reg__0[3]),
        .I1(i4_reg_368_reg__0[7]),
        .O(\tmp_2_reg_1205[17]_i_5_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1205[21]_i_2 
       (.I0(i4_reg_368_reg__0[10]),
        .O(\tmp_2_reg_1205[21]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1205[21]_i_3 
       (.I0(i4_reg_368_reg__0[9]),
        .O(\tmp_2_reg_1205[21]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1205[21]_i_4 
       (.I0(i4_reg_368_reg__0[8]),
        .O(\tmp_2_reg_1205[21]_i_4_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1205[21]_i_5 
       (.I0(i4_reg_368_reg__0[7]),
        .O(\tmp_2_reg_1205[21]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_2_reg_1205[22]_i_1 
       (.I0(sobel_filter_gmem1_m_axi_U_n_60),
        .I1(ap_CS_fsm_state29),
        .O(\tmp_2_reg_1205[22]_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1205[9]_i_2 
       (.I0(i4_reg_368_reg__0[0]),
        .O(\tmp_2_reg_1205[9]_i_2_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1205[9]_i_3 
       (.I0(i4_reg_368_reg__0[2]),
        .O(\tmp_2_reg_1205[9]_i_3_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1205[9]_i_4 
       (.I0(i4_reg_368_reg__0[1]),
        .O(\tmp_2_reg_1205[9]_i_4_n_8 ));
  FDRE \tmp_2_reg_1205_reg[10] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[3]),
        .Q(tmp_2_reg_1205[10]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[11] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[4]),
        .Q(tmp_2_reg_1205[11]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[12] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[5]),
        .Q(tmp_2_reg_1205[12]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[13] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[6]),
        .Q(tmp_2_reg_1205[13]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1205_reg[13]_i_1 
       (.CI(\tmp_2_reg_1205_reg[9]_i_1_n_8 ),
        .CO({\tmp_2_reg_1205_reg[13]_i_1_n_8 ,\tmp_2_reg_1205_reg[13]_i_1_n_9 ,\tmp_2_reg_1205_reg[13]_i_1_n_10 ,\tmp_2_reg_1205_reg[13]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({i4_reg_368_reg__0[2:0],1'b0}),
        .O(p_0_in[6:3]),
        .S({\tmp_2_reg_1205[13]_i_2_n_8 ,\tmp_2_reg_1205[13]_i_3_n_8 ,\tmp_2_reg_1205[13]_i_4_n_8 ,\tmp_2_reg_1205[13]_i_5_n_8 }));
  FDRE \tmp_2_reg_1205_reg[14] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[7]),
        .Q(tmp_2_reg_1205[14]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[15] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[8]),
        .Q(tmp_2_reg_1205[15]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[16] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[9]),
        .Q(tmp_2_reg_1205[16]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[17] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[10]),
        .Q(tmp_2_reg_1205[17]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1205_reg[17]_i_1 
       (.CI(\tmp_2_reg_1205_reg[13]_i_1_n_8 ),
        .CO({\tmp_2_reg_1205_reg[17]_i_1_n_8 ,\tmp_2_reg_1205_reg[17]_i_1_n_9 ,\tmp_2_reg_1205_reg[17]_i_1_n_10 ,\tmp_2_reg_1205_reg[17]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(i4_reg_368_reg__0[6:3]),
        .O(p_0_in[10:7]),
        .S({\tmp_2_reg_1205[17]_i_2_n_8 ,\tmp_2_reg_1205[17]_i_3_n_8 ,\tmp_2_reg_1205[17]_i_4_n_8 ,\tmp_2_reg_1205[17]_i_5_n_8 }));
  FDRE \tmp_2_reg_1205_reg[18] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[11]),
        .Q(tmp_2_reg_1205[18]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[19] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[12]),
        .Q(tmp_2_reg_1205[19]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[20] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[13]),
        .Q(tmp_2_reg_1205[20]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[21] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[14]),
        .Q(tmp_2_reg_1205[21]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1205_reg[21]_i_1 
       (.CI(\tmp_2_reg_1205_reg[17]_i_1_n_8 ),
        .CO({\tmp_2_reg_1205_reg[21]_i_1_n_8 ,\tmp_2_reg_1205_reg[21]_i_1_n_9 ,\tmp_2_reg_1205_reg[21]_i_1_n_10 ,\tmp_2_reg_1205_reg[21]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI(i4_reg_368_reg__0[10:7]),
        .O(p_0_in[14:11]),
        .S({\tmp_2_reg_1205[21]_i_2_n_8 ,\tmp_2_reg_1205[21]_i_3_n_8 ,\tmp_2_reg_1205[21]_i_4_n_8 ,\tmp_2_reg_1205[21]_i_5_n_8 }));
  FDRE \tmp_2_reg_1205_reg[22] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[15]),
        .Q(tmp_2_reg_1205[22]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1205_reg[22]_i_2 
       (.CI(\tmp_2_reg_1205_reg[21]_i_1_n_8 ),
        .CO(\NLW_tmp_2_reg_1205_reg[22]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_2_reg_1205_reg[22]_i_2_O_UNCONNECTED [3:1],p_0_in[15]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_2_reg_1205_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[0]),
        .Q(tmp_2_reg_1205[7]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[8] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[1]),
        .Q(tmp_2_reg_1205[8]),
        .R(1'b0));
  FDRE \tmp_2_reg_1205_reg[9] 
       (.C(ap_clk),
        .CE(\tmp_2_reg_1205[22]_i_1_n_8 ),
        .D(p_0_in[2]),
        .Q(tmp_2_reg_1205[9]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1205_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\tmp_2_reg_1205_reg[9]_i_1_n_8 ,\tmp_2_reg_1205_reg[9]_i_1_n_9 ,\tmp_2_reg_1205_reg[9]_i_1_n_10 ,\tmp_2_reg_1205_reg[9]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_2_reg_1205[9]_i_2_n_8 ,1'b0}),
        .O({p_0_in[2:0],\NLW_tmp_2_reg_1205_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_2_reg_1205[9]_i_3_n_8 ,\tmp_2_reg_1205[9]_i_4_n_8 ,i4_reg_368_reg__0[0],1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_35_reg_1254[1]_i_1 
       (.I0(p_shl5_cast_fu_730_p1[3]),
        .I1(p_shl5_cast_fu_730_p1[2]),
        .O(i_7_fu_706_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_35_reg_1254[2]_i_1 
       (.I0(p_shl5_cast_fu_730_p1[3]),
        .I1(p_shl5_cast_fu_730_p1[2]),
        .O(tmp_35_fu_734_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_35_reg_1254[3]_i_2 
       (.I0(p_shl5_cast_fu_730_p1[2]),
        .I1(p_shl5_cast_fu_730_p1[3]),
        .O(tmp_35_fu_734_p2[3]));
  FDRE \tmp_35_reg_1254_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_bkb_U7_n_12),
        .D(p_shl5_cast_fu_730_p1[2]),
        .Q(tmp_35_reg_1254[0]),
        .R(1'b0));
  FDRE \tmp_35_reg_1254_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_bkb_U7_n_12),
        .D(i_7_fu_706_p2[1]),
        .Q(tmp_35_reg_1254[1]),
        .R(1'b0));
  FDRE \tmp_35_reg_1254_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_bkb_U7_n_12),
        .D(tmp_35_fu_734_p2[2]),
        .Q(tmp_35_reg_1254[2]),
        .R(1'b0));
  FDRE \tmp_35_reg_1254_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_mac_bkb_U7_n_12),
        .D(tmp_35_fu_734_p2[3]),
        .Q(tmp_35_reg_1254[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_37_reg_1283[0]_i_1 
       (.I0(j_0_i_reg_451[0]),
        .I1(tmp_35_reg_1254[0]),
        .O(tmp_37_fu_786_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp_37_reg_1283[1]_i_1 
       (.I0(tmp_35_reg_1254[0]),
        .I1(j_0_i_reg_451[0]),
        .I2(tmp_35_reg_1254[1]),
        .I3(j_0_i_reg_451[1]),
        .O(tmp_37_fu_786_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h566A6A6A)) 
    \tmp_37_reg_1283[2]_i_1 
       (.I0(tmp_35_reg_1254[2]),
        .I1(j_0_i_reg_451[1]),
        .I2(tmp_35_reg_1254[1]),
        .I3(j_0_i_reg_451[0]),
        .I4(tmp_35_reg_1254[0]),
        .O(tmp_37_fu_786_p2[2]));
  LUT6 #(
    .INIT(64'h566A6A6AAAAAAAAA)) 
    \tmp_37_reg_1283[3]_i_1 
       (.I0(tmp_35_reg_1254[3]),
        .I1(j_0_i_reg_451[1]),
        .I2(tmp_35_reg_1254[1]),
        .I3(j_0_i_reg_451[0]),
        .I4(tmp_35_reg_1254[0]),
        .I5(tmp_35_reg_1254[2]),
        .O(tmp_37_fu_786_p2[3]));
  FDRE \tmp_37_reg_1283_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[32]),
        .D(tmp_37_fu_786_p2[0]),
        .Q(tmp_37_reg_1283[0]),
        .R(1'b0));
  FDRE \tmp_37_reg_1283_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[32]),
        .D(tmp_37_fu_786_p2[1]),
        .Q(tmp_37_reg_1283[1]),
        .R(1'b0));
  FDRE \tmp_37_reg_1283_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[32]),
        .D(tmp_37_fu_786_p2[2]),
        .Q(tmp_37_reg_1283[2]),
        .R(1'b0));
  FDRE \tmp_37_reg_1283_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[32]),
        .D(tmp_37_fu_786_p2[3]),
        .Q(tmp_37_reg_1283[3]),
        .R(1'b0));
  FDRE \val_reg_1331_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_RREADY),
        .D(gmem1_RDATA[0]),
        .Q(val_reg_1331[0]),
        .R(1'b0));
  FDRE \val_reg_1331_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_RREADY),
        .D(gmem1_RDATA[1]),
        .Q(val_reg_1331[1]),
        .R(1'b0));
  FDRE \val_reg_1331_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_RREADY),
        .D(gmem1_RDATA[2]),
        .Q(val_reg_1331[2]),
        .R(1'b0));
  FDRE \val_reg_1331_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_RREADY),
        .D(gmem1_RDATA[3]),
        .Q(val_reg_1331[3]),
        .R(1'b0));
  FDRE \val_reg_1331_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_RREADY),
        .D(gmem1_RDATA[4]),
        .Q(val_reg_1331[4]),
        .R(1'b0));
  FDRE \val_reg_1331_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_RREADY),
        .D(gmem1_RDATA[5]),
        .Q(val_reg_1331[5]),
        .R(1'b0));
  FDRE \val_reg_1331_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_RREADY),
        .D(gmem1_RDATA[6]),
        .Q(val_reg_1331[6]),
        .R(1'b0));
  FDRE \val_reg_1331_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_RREADY),
        .D(gmem1_RDATA[7]),
        .Q(val_reg_1331[7]),
        .R(1'b0));
  FDRE \x_weight_0_i_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[0]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[0] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[10]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[10] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[11]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[11] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[12]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[12] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[13]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[13] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[14]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[14] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[15]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[15] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[16]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[16] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[17]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[17] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[18]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[18] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[19]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[19] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[1]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[1] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[20]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[20] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[21]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[21] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[22]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[22] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[23]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[23] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[24]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[24] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[25]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[25] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[26]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[26] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[27]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[27] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[28]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[28] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[29]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[29] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[2]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[2] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[30]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[30] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[31]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[31] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[3]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[3] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[4]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[4] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[5]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[5] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[6]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[6] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[7]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[7] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[8]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[8] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_0_i_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(x_weight_1_i_reg_439[9]),
        .Q(\x_weight_0_i_reg_404_reg_n_8_[9] ),
        .R(i_0_i_reg_416));
  FDRE \x_weight_1_i_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_32_n_8),
        .Q(x_weight_1_i_reg_439[0]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_22_n_8),
        .Q(x_weight_1_i_reg_439[10]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[11] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_21_n_8),
        .Q(x_weight_1_i_reg_439[11]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[12] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_20_n_8),
        .Q(x_weight_1_i_reg_439[12]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[13] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_19_n_8),
        .Q(x_weight_1_i_reg_439[13]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[14] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_18_n_8),
        .Q(x_weight_1_i_reg_439[14]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[15] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_17_n_8),
        .Q(x_weight_1_i_reg_439[15]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[16] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_16_n_8),
        .Q(x_weight_1_i_reg_439[16]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[17] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_15_n_8),
        .Q(x_weight_1_i_reg_439[17]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[18] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_14_n_8),
        .Q(x_weight_1_i_reg_439[18]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[19] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_13_n_8),
        .Q(x_weight_1_i_reg_439[19]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_31_n_8),
        .Q(x_weight_1_i_reg_439[1]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[20] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_12_n_8),
        .Q(x_weight_1_i_reg_439[20]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[21] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_11_n_8),
        .Q(x_weight_1_i_reg_439[21]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[22] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_10_n_8),
        .Q(x_weight_1_i_reg_439[22]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[23] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_9_n_8),
        .Q(x_weight_1_i_reg_439[23]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[24] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_8_n_8),
        .Q(x_weight_1_i_reg_439[24]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[25] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_7_n_8),
        .Q(x_weight_1_i_reg_439[25]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[26] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_6_n_8),
        .Q(x_weight_1_i_reg_439[26]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[27] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_5_n_8),
        .Q(x_weight_1_i_reg_439[27]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[28] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_4_n_8),
        .Q(x_weight_1_i_reg_439[28]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[29] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_3_n_8),
        .Q(x_weight_1_i_reg_439[29]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_30_n_8),
        .Q(x_weight_1_i_reg_439[2]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[30] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_2_n_8),
        .Q(x_weight_1_i_reg_439[30]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[31] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_1_n_8),
        .Q(x_weight_1_i_reg_439[31]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_29_n_8),
        .Q(x_weight_1_i_reg_439[3]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_28_n_8),
        .Q(x_weight_1_i_reg_439[4]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_27_n_8),
        .Q(x_weight_1_i_reg_439[5]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_26_n_8),
        .Q(x_weight_1_i_reg_439[6]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_25_n_8),
        .Q(x_weight_1_i_reg_439[7]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_24_n_8),
        .Q(x_weight_1_i_reg_439[8]),
        .R(1'b0));
  FDRE \x_weight_1_i_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(y_weight_1_i_reg_427),
        .D(x_weight_reg_1308_reg_i_23_n_8),
        .Q(x_weight_1_i_reg_439[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    x_weight_reg_1308_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gmem0_RDATA}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_x_weight_reg_1308_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b2__0_n_8,g0_b1__0_n_8,sobel_filter_mac_bkb_U7_n_13}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_x_weight_reg_1308_reg_BCOUT_UNCONNECTED[17:0]),
        .C({x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_1_n_8,x_weight_reg_1308_reg_i_2_n_8,x_weight_reg_1308_reg_i_3_n_8,x_weight_reg_1308_reg_i_4_n_8,x_weight_reg_1308_reg_i_5_n_8,x_weight_reg_1308_reg_i_6_n_8,x_weight_reg_1308_reg_i_7_n_8,x_weight_reg_1308_reg_i_8_n_8,x_weight_reg_1308_reg_i_9_n_8,x_weight_reg_1308_reg_i_10_n_8,x_weight_reg_1308_reg_i_11_n_8,x_weight_reg_1308_reg_i_12_n_8,x_weight_reg_1308_reg_i_13_n_8,x_weight_reg_1308_reg_i_14_n_8,x_weight_reg_1308_reg_i_15_n_8,x_weight_reg_1308_reg_i_16_n_8,x_weight_reg_1308_reg_i_17_n_8,x_weight_reg_1308_reg_i_18_n_8,x_weight_reg_1308_reg_i_19_n_8,x_weight_reg_1308_reg_i_20_n_8,x_weight_reg_1308_reg_i_21_n_8,x_weight_reg_1308_reg_i_22_n_8,x_weight_reg_1308_reg_i_23_n_8,x_weight_reg_1308_reg_i_24_n_8,x_weight_reg_1308_reg_i_25_n_8,x_weight_reg_1308_reg_i_26_n_8,x_weight_reg_1308_reg_i_27_n_8,x_weight_reg_1308_reg_i_28_n_8,x_weight_reg_1308_reg_i_29_n_8,x_weight_reg_1308_reg_i_30_n_8,x_weight_reg_1308_reg_i_31_n_8,x_weight_reg_1308_reg_i_32_n_8}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_x_weight_reg_1308_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_x_weight_reg_1308_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_4980),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_state33),
        .CEB2(ap_NS_fsm[34]),
        .CEC(y_weight_1_i_reg_427),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state35),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_x_weight_reg_1308_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_x_weight_reg_1308_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_x_weight_reg_1308_reg_P_UNCONNECTED[47:32],x_weight_reg_1308_reg_n_82,x_weight_reg_1308_reg_n_83,x_weight_reg_1308_reg_n_84,x_weight_reg_1308_reg_n_85,x_weight_reg_1308_reg_n_86,x_weight_reg_1308_reg_n_87,x_weight_reg_1308_reg_n_88,x_weight_reg_1308_reg_n_89,x_weight_reg_1308_reg_n_90,x_weight_reg_1308_reg_n_91,x_weight_reg_1308_reg_n_92,x_weight_reg_1308_reg_n_93,x_weight_reg_1308_reg_n_94,x_weight_reg_1308_reg_n_95,x_weight_reg_1308_reg_n_96,x_weight_reg_1308_reg_n_97,x_weight_reg_1308_reg_n_98,x_weight_reg_1308_reg_n_99,x_weight_reg_1308_reg_n_100,x_weight_reg_1308_reg_n_101,x_weight_reg_1308_reg_n_102,x_weight_reg_1308_reg_n_103,x_weight_reg_1308_reg_n_104,x_weight_reg_1308_reg_n_105,x_weight_reg_1308_reg_n_106,x_weight_reg_1308_reg_n_107,x_weight_reg_1308_reg_n_108,x_weight_reg_1308_reg_n_109,x_weight_reg_1308_reg_n_110,x_weight_reg_1308_reg_n_111,x_weight_reg_1308_reg_n_112,x_weight_reg_1308_reg_n_113}),
        .PATTERNBDETECT(NLW_x_weight_reg_1308_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_x_weight_reg_1308_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_x_weight_reg_1308_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_x_weight_reg_1308_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_1
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[31] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_82),
        .O(x_weight_reg_1308_reg_i_1_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_10
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[22] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_91),
        .O(x_weight_reg_1308_reg_i_10_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_11
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[21] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_92),
        .O(x_weight_reg_1308_reg_i_11_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_12
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[20] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_93),
        .O(x_weight_reg_1308_reg_i_12_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_13
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[19] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_94),
        .O(x_weight_reg_1308_reg_i_13_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_14
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[18] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_95),
        .O(x_weight_reg_1308_reg_i_14_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_15
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[17] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_96),
        .O(x_weight_reg_1308_reg_i_15_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_16
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[16] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_97),
        .O(x_weight_reg_1308_reg_i_16_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_17
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[15] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_98),
        .O(x_weight_reg_1308_reg_i_17_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_18
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[14] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_99),
        .O(x_weight_reg_1308_reg_i_18_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_19
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[13] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_100),
        .O(x_weight_reg_1308_reg_i_19_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_2
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[30] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_83),
        .O(x_weight_reg_1308_reg_i_2_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_20
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[12] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_101),
        .O(x_weight_reg_1308_reg_i_20_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_21
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[11] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_102),
        .O(x_weight_reg_1308_reg_i_21_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_22
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[10] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_103),
        .O(x_weight_reg_1308_reg_i_22_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_23
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[9] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_104),
        .O(x_weight_reg_1308_reg_i_23_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_24
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[8] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_105),
        .O(x_weight_reg_1308_reg_i_24_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_25
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[7] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_106),
        .O(x_weight_reg_1308_reg_i_25_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_26
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[6] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_107),
        .O(x_weight_reg_1308_reg_i_26_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_27
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[5] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_108),
        .O(x_weight_reg_1308_reg_i_27_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_28
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[4] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_109),
        .O(x_weight_reg_1308_reg_i_28_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_29
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[3] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_110),
        .O(x_weight_reg_1308_reg_i_29_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_3
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[29] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_84),
        .O(x_weight_reg_1308_reg_i_3_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_30
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[2] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_111),
        .O(x_weight_reg_1308_reg_i_30_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_31
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[1] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_112),
        .O(x_weight_reg_1308_reg_i_31_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_32
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[0] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_113),
        .O(x_weight_reg_1308_reg_i_32_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_4
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[28] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_85),
        .O(x_weight_reg_1308_reg_i_4_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_5
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[27] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_86),
        .O(x_weight_reg_1308_reg_i_5_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_6
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[26] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_87),
        .O(x_weight_reg_1308_reg_i_6_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_7
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[25] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_88),
        .O(x_weight_reg_1308_reg_i_7_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_8
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[24] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_89),
        .O(x_weight_reg_1308_reg_i_8_n_8));
  LUT5 #(
    .INIT(32'hFBBB0888)) 
    x_weight_reg_1308_reg_i_9
       (.I0(\x_weight_0_i_reg_404_reg_n_8_[23] ),
        .I1(ap_CS_fsm_state31),
        .I2(p_shl5_cast_fu_730_p1[3]),
        .I3(p_shl5_cast_fu_730_p1[2]),
        .I4(x_weight_reg_1308_reg_n_90),
        .O(x_weight_reg_1308_reg_i_9_n_8));
  FDRE \y_weight_0_i_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_46),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[0] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_36),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[10] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_35),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[11] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_34),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[12] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_33),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[13] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_32),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[14] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_31),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[15] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_30),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[16] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_29),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[17] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_28),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[18] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_27),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[19] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_45),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[1] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_26),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[20] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_25),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[21] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_24),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[22] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_23),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[23] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_22),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[24] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_21),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[25] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_20),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[26] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_19),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[27] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_18),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[28] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_17),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[29] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_44),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[2] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_16),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[30] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_15),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[31] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_43),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[3] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_42),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[4] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_41),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[5] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_40),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[6] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_39),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[7] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_38),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[8] ),
        .R(i_0_i_reg_416));
  FDRE \y_weight_0_i_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(sobel_filter_mac_bkb_U7_n_37),
        .Q(\y_weight_0_i_reg_392_reg_n_8_[9] ),
        .R(i_0_i_reg_416));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi
   (D,
    E,
    out,
    out_pix,
    inter_pix,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_RDATA,
    interrupt,
    Q,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[36] ,
    gmem1_BVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    SR,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    ap_done);
  output [1:0]D;
  output [0:0]E;
  output [1:0]out;
  output [29:0]out_pix;
  output [31:0]inter_pix;
  output [2:0]s_axi_AXILiteS_BVALID;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input [1:0]Q;
  input \ap_CS_fsm_reg[0] ;
  input \ap_CS_fsm_reg[8] ;
  input \ap_CS_fsm_reg[39] ;
  input \ap_CS_fsm_reg[36] ;
  input gmem1_BVALID;
  input s_axi_AXILiteS_ARVALID;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input [0:0]SR;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input ap_done;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_8 ;
  wire \FSM_onehot_rstate[2]_i_1_n_8 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_8_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_8 ;
  wire \FSM_onehot_wstate[2]_i_1_n_8 ;
  wire \FSM_onehot_wstate[3]_i_1_n_8 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_8_[0] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_start;
  wire ar_hs;
  wire [7:7]data0;
  wire gmem1_BVALID;
  wire int_ap_done;
  wire int_ap_done_i_1_n_8;
  wire int_ap_done_i_2_n_8;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_8;
  wire int_auto_restart_i_1_n_8;
  wire int_gie_i_1_n_8;
  wire int_gie_i_2_n_8;
  wire int_gie_reg_n_8;
  wire \int_ier[0]_i_1_n_8 ;
  wire \int_ier[1]_i_1_n_8 ;
  wire \int_ier[1]_i_2_n_8 ;
  wire \int_ier_reg_n_8_[0] ;
  wire [31:0]int_inter_pix0;
  wire \int_inter_pix[31]_i_1_n_8 ;
  wire \int_inter_pix[31]_i_3_n_8 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_8 ;
  wire \int_isr[1]_i_1_n_8 ;
  wire \int_isr_reg_n_8_[0] ;
  wire [31:0]int_out_pix0;
  wire \int_out_pix[31]_i_1_n_8 ;
  wire \int_out_pix_reg_n_8_[0] ;
  wire \int_out_pix_reg_n_8_[1] ;
  wire [31:0]inter_pix;
  wire interrupt;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire [29:0]out_pix;
  wire p_0_in;
  wire p_1_in;
  wire [31:4]rdata;
  wire \rdata[0]_i_1_n_8 ;
  wire \rdata[0]_i_2_n_8 ;
  wire \rdata[1]_i_1_n_8 ;
  wire \rdata[1]_i_2_n_8 ;
  wire \rdata[2]_i_1_n_8 ;
  wire \rdata[31]_i_3_n_8 ;
  wire \rdata[3]_i_1_n_8 ;
  wire \rdata[7]_i_1_n_8 ;
  wire \rdata[7]_i_2_n_8 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  (* RTL_KEEP = "yes" *) wire [2:0]s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_8_[0] ;
  wire \waddr_reg_n_8_[1] ;
  wire \waddr_reg_n_8_[2] ;
  wire \waddr_reg_n_8_[3] ;
  wire \waddr_reg_n_8_[4] ;

  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(out[1]),
        .O(\FSM_onehot_rstate[2]_i_1_n_8 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_8_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_8 ),
        .Q(out[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_8 ),
        .Q(out[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .I4(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[1]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BVALID[1]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_8 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_8_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_8 ),
        .Q(s_axi_AXILiteS_BVALID[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_8 ),
        .Q(s_axi_AXILiteS_BVALID[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_8 ),
        .Q(s_axi_AXILiteS_BVALID[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gmem1_BVALID),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88888888888F8888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(\ap_CS_fsm_reg[8] ),
        .I4(\ap_CS_fsm_reg[39] ),
        .I5(\ap_CS_fsm_reg[36] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(ap_done),
        .I1(int_ap_done_i_2_n_8),
        .I2(ar_hs),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_8),
        .Q(int_ap_done),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(SR));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(int_ap_ready),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(Q[1]),
        .I2(gmem1_BVALID),
        .I3(int_ap_start3_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_8_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\int_ier[1]_i_2_n_8 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_8),
        .Q(ap_start),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_8 ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_8_[3] ),
        .I4(data0),
        .O(int_auto_restart_i_1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_8),
        .Q(data0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_gie_i_2_n_8),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_8_[3] ),
        .I4(int_gie_reg_n_8),
        .O(int_gie_i_1_n_8));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_8_[2] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_8_[1] ),
        .I4(\waddr_reg_n_8_[0] ),
        .I5(\waddr_reg_n_8_[4] ),
        .O(int_gie_i_2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_8),
        .Q(int_gie_reg_n_8),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_8 ),
        .I2(\waddr_reg_n_8_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(\int_ier_reg_n_8_[0] ),
        .O(\int_ier[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_8 ),
        .I2(\waddr_reg_n_8_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_8_[2] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_8_[1] ),
        .I4(\waddr_reg_n_8_[0] ),
        .I5(\waddr_reg_n_8_[4] ),
        .O(\int_ier[1]_i_2_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_8 ),
        .Q(\int_ier_reg_n_8_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_8 ),
        .Q(p_0_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[0]),
        .O(int_inter_pix0[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[10]),
        .O(int_inter_pix0[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[11]),
        .O(int_inter_pix0[11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[12]),
        .O(int_inter_pix0[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[13]),
        .O(int_inter_pix0[13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[14]),
        .O(int_inter_pix0[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[15]),
        .O(int_inter_pix0[15]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[16]),
        .O(int_inter_pix0[16]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[17]),
        .O(int_inter_pix0[17]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[18]),
        .O(int_inter_pix0[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[19]),
        .O(int_inter_pix0[19]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[1]),
        .O(int_inter_pix0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[20]),
        .O(int_inter_pix0[20]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[21]),
        .O(int_inter_pix0[21]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[22]),
        .O(int_inter_pix0[22]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[23]),
        .O(int_inter_pix0[23]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[24]),
        .O(int_inter_pix0[24]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[25]),
        .O(int_inter_pix0[25]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[26]),
        .O(int_inter_pix0[26]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[27]),
        .O(int_inter_pix0[27]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[28]),
        .O(int_inter_pix0[28]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[29]),
        .O(int_inter_pix0[29]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[2]),
        .O(int_inter_pix0[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[30]),
        .O(int_inter_pix0[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_inter_pix[31]_i_1 
       (.I0(\waddr_reg_n_8_[3] ),
        .I1(\int_inter_pix[31]_i_3_n_8 ),
        .O(\int_inter_pix[31]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[31]),
        .O(int_inter_pix0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \int_inter_pix[31]_i_3 
       (.I0(\waddr_reg_n_8_[0] ),
        .I1(\waddr_reg_n_8_[1] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .I4(\waddr_reg_n_8_[4] ),
        .I5(\waddr_reg_n_8_[2] ),
        .O(\int_inter_pix[31]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[3]),
        .O(int_inter_pix0[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[4]),
        .O(int_inter_pix0[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[5]),
        .O(int_inter_pix0[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[6]),
        .O(int_inter_pix0[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[7]),
        .O(int_inter_pix0[7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[8]),
        .O(int_inter_pix0[8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[9]),
        .O(int_inter_pix0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[0] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[0]),
        .Q(inter_pix[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[10] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[10]),
        .Q(inter_pix[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[11] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[11]),
        .Q(inter_pix[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[12] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[12]),
        .Q(inter_pix[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[13] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[13]),
        .Q(inter_pix[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[14] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[14]),
        .Q(inter_pix[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[15] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[15]),
        .Q(inter_pix[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[16] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[16]),
        .Q(inter_pix[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[17] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[17]),
        .Q(inter_pix[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[18] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[18]),
        .Q(inter_pix[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[19] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[19]),
        .Q(inter_pix[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[1] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[1]),
        .Q(inter_pix[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[20] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[20]),
        .Q(inter_pix[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[21] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[21]),
        .Q(inter_pix[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[22] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[22]),
        .Q(inter_pix[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[23] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[23]),
        .Q(inter_pix[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[24] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[24]),
        .Q(inter_pix[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[25] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[25]),
        .Q(inter_pix[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[26] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[26]),
        .Q(inter_pix[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[27] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[27]),
        .Q(inter_pix[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[28] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[28]),
        .Q(inter_pix[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[29] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[29]),
        .Q(inter_pix[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[2] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[2]),
        .Q(inter_pix[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[30] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[30]),
        .Q(inter_pix[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[31] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[31]),
        .Q(inter_pix[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[3] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[3]),
        .Q(inter_pix[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[4] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[4]),
        .Q(inter_pix[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[5] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[5]),
        .Q(inter_pix[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[6] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[6]),
        .Q(inter_pix[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[7] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[7]),
        .Q(inter_pix[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[8] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[8]),
        .Q(inter_pix[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[9] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_8 ),
        .D(int_inter_pix0[9]),
        .Q(inter_pix[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_8_[0] ),
        .I3(gmem1_BVALID),
        .I4(Q[1]),
        .I5(\int_isr_reg_n_8_[0] ),
        .O(\int_isr[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_8),
        .I1(\waddr_reg_n_8_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(gmem1_BVALID),
        .I4(Q[1]),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_8 ),
        .Q(\int_isr_reg_n_8_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_8 ),
        .Q(p_1_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_pix_reg_n_8_[0] ),
        .O(int_out_pix0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[8]),
        .O(int_out_pix0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[9]),
        .O(int_out_pix0[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[10]),
        .O(int_out_pix0[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[11]),
        .O(int_out_pix0[13]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[12]),
        .O(int_out_pix0[14]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[13]),
        .O(int_out_pix0[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[14]),
        .O(int_out_pix0[16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[15]),
        .O(int_out_pix0[17]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[16]),
        .O(int_out_pix0[18]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[17]),
        .O(int_out_pix0[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_pix_reg_n_8_[1] ),
        .O(int_out_pix0[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[18]),
        .O(int_out_pix0[20]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[19]),
        .O(int_out_pix0[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[20]),
        .O(int_out_pix0[22]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[21]),
        .O(int_out_pix0[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[22]),
        .O(int_out_pix0[24]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[23]),
        .O(int_out_pix0[25]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[24]),
        .O(int_out_pix0[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[25]),
        .O(int_out_pix0[27]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[26]),
        .O(int_out_pix0[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[27]),
        .O(int_out_pix0[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[0]),
        .O(int_out_pix0[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[28]),
        .O(int_out_pix0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_out_pix[31]_i_1 
       (.I0(\waddr_reg_n_8_[3] ),
        .I1(\int_inter_pix[31]_i_3_n_8 ),
        .O(\int_out_pix[31]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[29]),
        .O(int_out_pix0[31]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[1]),
        .O(int_out_pix0[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[2]),
        .O(int_out_pix0[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[3]),
        .O(int_out_pix0[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[4]),
        .O(int_out_pix0[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[5]),
        .O(int_out_pix0[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[6]),
        .O(int_out_pix0[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[7]),
        .O(int_out_pix0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[0]),
        .Q(\int_out_pix_reg_n_8_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[10]),
        .Q(out_pix[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[11]),
        .Q(out_pix[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[12]),
        .Q(out_pix[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[13]),
        .Q(out_pix[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[14]),
        .Q(out_pix[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[15]),
        .Q(out_pix[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[16]),
        .Q(out_pix[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[17]),
        .Q(out_pix[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[18]),
        .Q(out_pix[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[19]),
        .Q(out_pix[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[1]),
        .Q(\int_out_pix_reg_n_8_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[20]),
        .Q(out_pix[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[21]),
        .Q(out_pix[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[22]),
        .Q(out_pix[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[23]),
        .Q(out_pix[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[24]),
        .Q(out_pix[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[25]),
        .Q(out_pix[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[26]),
        .Q(out_pix[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[27]),
        .Q(out_pix[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[28]),
        .Q(out_pix[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[29]),
        .Q(out_pix[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[2]),
        .Q(out_pix[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[30]),
        .Q(out_pix[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[31]),
        .Q(out_pix[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[3]),
        .Q(out_pix[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[4]),
        .Q(out_pix[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[5]),
        .Q(out_pix[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[6]),
        .Q(out_pix[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[7]),
        .Q(out_pix[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[8]),
        .Q(out_pix[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_8 ),
        .D(int_out_pix0[9]),
        .Q(out_pix[7]),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_8),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_8_[0] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \out_pix3_reg_1111[29]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(E));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(\int_out_pix_reg_n_8_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(inter_pix[0]),
        .I4(\rdata[0]_i_2_n_8 ),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_8_[0] ),
        .I1(int_gie_reg_n_8),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_8_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[10]_i_1 
       (.I0(out_pix[8]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[10]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[11]_i_1 
       (.I0(out_pix[9]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[11]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[12]_i_1 
       (.I0(out_pix[10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[12]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[13]_i_1 
       (.I0(out_pix[11]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[13]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[14]_i_1 
       (.I0(out_pix[12]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[14]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[15]_i_1 
       (.I0(out_pix[13]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[15]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[16]_i_1 
       (.I0(out_pix[14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[16]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[17]_i_1 
       (.I0(out_pix[15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[17]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[18]_i_1 
       (.I0(out_pix[16]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[18]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[19]_i_1 
       (.I0(out_pix[17]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[19]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hAEAAAEAEAEAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_8 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_out_pix_reg_n_8_[1] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(inter_pix[1]),
        .O(\rdata[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_2 
       (.I0(int_ap_done),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(p_0_in),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(p_1_in),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[20]_i_1 
       (.I0(out_pix[18]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[20]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[21]_i_1 
       (.I0(out_pix[19]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[21]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[22]_i_1 
       (.I0(out_pix[20]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[22]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[23]_i_1 
       (.I0(out_pix[21]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[23]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[24]_i_1 
       (.I0(out_pix[22]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[24]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[25]_i_1 
       (.I0(out_pix[23]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[25]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[26]_i_1 
       (.I0(out_pix[24]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[26]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[27]_i_1 
       (.I0(out_pix[25]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[27]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[28]_i_1 
       (.I0(out_pix[26]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[28]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[29]_i_1 
       (.I0(out_pix[27]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[29]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[2]_i_1 
       (.I0(out_pix[0]),
        .I1(inter_pix[2]),
        .I2(int_ap_idle),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[2]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[30]_i_1 
       (.I0(out_pix[28]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[30]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[31]_i_2 
       (.I0(out_pix[29]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[31]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rdata[31]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[31]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[3]_i_1 
       (.I0(out_pix[1]),
        .I1(inter_pix[3]),
        .I2(int_ap_ready),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[3]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[4]_i_1 
       (.I0(out_pix[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[4]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[5]_i_1 
       (.I0(out_pix[3]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[5]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[6]_i_1 
       (.I0(out_pix[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[6]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[6]));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[7]_i_2 
       (.I0(out_pix[5]),
        .I1(inter_pix[7]),
        .I2(data0),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[8]_i_1 
       (.I0(out_pix[6]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[8]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[9]_i_1 
       (.I0(out_pix[7]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[9]),
        .I5(\rdata[31]_i_3_n_8 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_8 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_8 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_8 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_8 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_8 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_8 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_8 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_8 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_8 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_8 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_BVALID[0]),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_8_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi
   (m_axi_gmem0_RREADY,
    gmem0_ARREADY,
    m_axi_gmem0_ARVALID,
    Q,
    m_axi_gmem0_ARADDR,
    \m_axi_gmem0_ARLEN[3] ,
    p,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    SR,
    ap_rst_n,
    m_axi_gmem0_ARREADY,
    gmem0_ARVALID,
    gmem0_RREADY,
    \Y_addr_reg_150_reg[31] ,
    E);
  output m_axi_gmem0_RREADY;
  output gmem0_ARREADY;
  output m_axi_gmem0_ARVALID;
  output [0:0]Q;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]\m_axi_gmem0_ARLEN[3] ;
  output [7:0]p;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input m_axi_gmem0_ARREADY;
  input gmem0_ARVALID;
  input gmem0_RREADY;
  input [31:0]\Y_addr_reg_150_reg[31] ;
  input [0:0]E;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [31:0]\Y_addr_reg_150_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire gmem0_ARREADY;
  wire gmem0_ARVALID;
  wire gmem0_RREADY;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire [3:0]\m_axi_gmem0_ARLEN[3] ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read bus_read
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\Y_addr_reg_150_reg[31] (\Y_addr_reg_150_reg[31] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gmem0_ARVALID(gmem0_ARVALID),
        .gmem0_RREADY(gmem0_RREADY),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .\m_axi_gmem0_ARLEN[3] (\m_axi_gmem0_ARLEN[3] ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .p(p),
        .s_ready_t_reg(gmem0_ARREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write bus_write
       (.SR(SR),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0
   (m_axi_gmem0_RREADY,
    beat_valid,
    DI,
    Q,
    \bus_wide_gen.data_buf_reg[8] ,
    empty_n_reg_0,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf01_in ,
    S,
    \usedw_reg[7]_0 ,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    SR,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    \q_reg[11] ,
    \bus_wide_gen.data_buf1__0 ,
    \usedw_reg[5]_0 );
  output m_axi_gmem0_RREADY;
  output beat_valid;
  output [3:0]DI;
  output [2:0]Q;
  output \bus_wide_gen.data_buf_reg[8] ;
  output [32:0]empty_n_reg_0;
  output \bus_wide_gen.data_buf_reg[9] ;
  output \bus_wide_gen.data_buf_reg[10] ;
  output \bus_wide_gen.data_buf_reg[11] ;
  output \bus_wide_gen.data_buf_reg[12] ;
  output \bus_wide_gen.data_buf_reg[13] ;
  output \bus_wide_gen.data_buf_reg[14] ;
  output \bus_wide_gen.data_buf_reg[15] ;
  output [7:0]\bus_wide_gen.data_buf01_in ;
  output [3:0]S;
  output [2:0]\usedw_reg[7]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input [1:0]\q_reg[11] ;
  input \bus_wide_gen.data_buf1__0 ;
  input [6:0]\usedw_reg[5]_0 ;

  wire [32:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_8 ;
  wire \dout_buf[10]_i_1_n_8 ;
  wire \dout_buf[11]_i_1_n_8 ;
  wire \dout_buf[12]_i_1_n_8 ;
  wire \dout_buf[13]_i_1_n_8 ;
  wire \dout_buf[14]_i_1_n_8 ;
  wire \dout_buf[15]_i_1_n_8 ;
  wire \dout_buf[16]_i_1_n_8 ;
  wire \dout_buf[17]_i_1_n_8 ;
  wire \dout_buf[18]_i_1_n_8 ;
  wire \dout_buf[19]_i_1_n_8 ;
  wire \dout_buf[1]_i_1_n_8 ;
  wire \dout_buf[20]_i_1_n_8 ;
  wire \dout_buf[21]_i_1_n_8 ;
  wire \dout_buf[22]_i_1_n_8 ;
  wire \dout_buf[23]_i_1_n_8 ;
  wire \dout_buf[24]_i_1_n_8 ;
  wire \dout_buf[25]_i_1_n_8 ;
  wire \dout_buf[26]_i_1_n_8 ;
  wire \dout_buf[27]_i_1_n_8 ;
  wire \dout_buf[28]_i_1_n_8 ;
  wire \dout_buf[29]_i_1_n_8 ;
  wire \dout_buf[2]_i_1_n_8 ;
  wire \dout_buf[30]_i_1_n_8 ;
  wire \dout_buf[31]_i_1_n_8 ;
  wire \dout_buf[34]_i_2_n_8 ;
  wire \dout_buf[3]_i_1_n_8 ;
  wire \dout_buf[4]_i_1_n_8 ;
  wire \dout_buf[5]_i_1_n_8 ;
  wire \dout_buf[6]_i_1_n_8 ;
  wire \dout_buf[7]_i_1_n_8 ;
  wire \dout_buf[8]_i_1_n_8 ;
  wire \dout_buf[9]_i_1_n_8 ;
  wire dout_valid_i_1_n_8;
  wire empty_n_i_1_n_8;
  wire empty_n_i_2__0_n_8;
  wire empty_n_i_3__0_n_8;
  wire [32:0]empty_n_reg_0;
  wire empty_n_reg_n_8;
  wire full_n_i_1_n_8;
  wire full_n_i_3_n_8;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire mem_reg_i_10_n_8;
  wire mem_reg_i_11_n_8;
  wire mem_reg_i_12_n_8;
  wire mem_reg_i_13_n_8;
  wire mem_reg_i_14_n_8;
  wire mem_reg_i_9_n_8;
  wire mem_reg_n_40;
  wire mem_reg_n_41;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [1:0]\q_reg[11] ;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_8;
  wire \usedw[0]_i_1_n_8 ;
  wire \usedw[7]_i_1_n_8 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_8 ;
  wire \waddr[1]_i_1_n_8 ;
  wire \waddr[2]_i_1_n_8 ;
  wire \waddr[3]_i_1_n_8 ;
  wire \waddr[4]_i_1__0_n_8 ;
  wire \waddr[5]_i_1_n_8 ;
  wire \waddr[6]_i_1_n_8 ;
  wire \waddr[6]_i_2_n_8 ;
  wire \waddr[7]_i_2_n_8 ;
  wire \waddr[7]_i_3_n_8 ;
  wire \waddr[7]_i_4_n_8 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(empty_n_reg_0[0]),
        .I1(empty_n_reg_0[16]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[24]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[8]),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(empty_n_reg_0[18]),
        .I1(empty_n_reg_0[26]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[10]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[10] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(empty_n_reg_0[19]),
        .I1(empty_n_reg_0[27]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[11]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[11] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(empty_n_reg_0[20]),
        .I1(empty_n_reg_0[28]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[12]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[12] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(empty_n_reg_0[21]),
        .I1(empty_n_reg_0[29]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[13]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[13] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(empty_n_reg_0[22]),
        .I1(empty_n_reg_0[30]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[14]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[14] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(empty_n_reg_0[23]),
        .I1(empty_n_reg_0[31]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[15]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[15] ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(empty_n_reg_0[1]),
        .I1(empty_n_reg_0[17]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[25]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[9]),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(empty_n_reg_0[2]),
        .I1(empty_n_reg_0[18]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[26]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[10]),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(empty_n_reg_0[3]),
        .I1(empty_n_reg_0[19]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[27]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[11]),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(empty_n_reg_0[4]),
        .I1(empty_n_reg_0[20]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[28]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[12]),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(empty_n_reg_0[5]),
        .I1(empty_n_reg_0[21]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[29]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[13]),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(empty_n_reg_0[6]),
        .I1(empty_n_reg_0[22]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[30]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[14]),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(empty_n_reg_0[7]),
        .I1(empty_n_reg_0[23]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[31]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[15]),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(empty_n_reg_0[16]),
        .I1(empty_n_reg_0[24]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[8]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(empty_n_reg_0[17]),
        .I1(empty_n_reg_0[25]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[9]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \dout_buf[34]_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_8),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_8 ),
        .Q(empty_n_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_8 ),
        .Q(empty_n_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_8 ),
        .Q(empty_n_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_8 ),
        .Q(empty_n_reg_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_8 ),
        .Q(empty_n_reg_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_8 ),
        .Q(empty_n_reg_0[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_8 ),
        .Q(empty_n_reg_0[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_8 ),
        .Q(empty_n_reg_0[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_8 ),
        .Q(empty_n_reg_0[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_8 ),
        .Q(empty_n_reg_0[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_8 ),
        .Q(empty_n_reg_0[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_8 ),
        .Q(empty_n_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_8 ),
        .Q(empty_n_reg_0[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_8 ),
        .Q(empty_n_reg_0[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_8 ),
        .Q(empty_n_reg_0[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_8 ),
        .Q(empty_n_reg_0[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_8 ),
        .Q(empty_n_reg_0[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_8 ),
        .Q(empty_n_reg_0[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_8 ),
        .Q(empty_n_reg_0[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_8 ),
        .Q(empty_n_reg_0[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_8 ),
        .Q(empty_n_reg_0[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_8 ),
        .Q(empty_n_reg_0[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_8 ),
        .Q(empty_n_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_8 ),
        .Q(empty_n_reg_0[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_8 ),
        .Q(empty_n_reg_0[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_8 ),
        .Q(empty_n_reg_0[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_8 ),
        .Q(empty_n_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_8 ),
        .Q(empty_n_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_8 ),
        .Q(empty_n_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_8 ),
        .Q(empty_n_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_8 ),
        .Q(empty_n_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_8 ),
        .Q(empty_n_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_8 ),
        .Q(empty_n_reg_0[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_8),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_8),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_8),
        .I1(Q[1]),
        .I2(empty_n_i_3__0_n_8),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_8),
        .O(empty_n_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(empty_n_i_2__0_n_8));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DI[1]),
        .O(empty_n_i_3__0_n_8));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_8),
        .Q(empty_n_reg_n_8),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_gmem0_RVALID),
        .I3(m_axi_gmem0_RREADY),
        .I4(pop),
        .O(full_n_i_1_n_8));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .I4(full_n_i_3_n_8),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(Q[0]),
        .O(full_n_i_3_n_8));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_8),
        .Q(m_axi_gmem0_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem0_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_40,mem_reg_n_41}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem0_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID}));
  LUT6 #(
    .INIT(64'h6666AAAAAAA2AAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_8),
        .I3(mem_reg_i_10_n_8),
        .I4(pop),
        .I5(mem_reg_i_11_n_8),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_i_10_n_8));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11_n_8));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_12
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_14_n_8),
        .O(mem_reg_i_12_n_8));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_13_n_8));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_14
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_14_n_8));
  LUT6 #(
    .INIT(64'h3333CCCCCCC4CCCC)) 
    mem_reg_i_2
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_8),
        .I3(mem_reg_i_10_n_8),
        .I4(pop),
        .I5(mem_reg_i_11_n_8),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h38B0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_12_n_8),
        .I1(pop),
        .I2(raddr[5]),
        .I3(mem_reg_i_13_n_8),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hB0B038B0B0B0B0B0)) 
    mem_reg_i_4
       (.I0(mem_reg_i_12_n_8),
        .I1(pop),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_9_n_8),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h38B0B0B0B0B0B0B0)) 
    mem_reg_i_5
       (.I0(mem_reg_i_12_n_8),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F070000)) 
    mem_reg_i_6
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_8),
        .I3(mem_reg_i_10_n_8),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_9
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_9_n_8));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[2]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\usedw_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem0_RVALID),
        .I1(m_axi_gmem0_RREADY),
        .I2(pop),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(DI[1]),
        .I1(pop),
        .I2(m_axi_gmem0_RREADY),
        .I3(m_axi_gmem0_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(show_ahead_i_2_n_8),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(m_axi_gmem0_RREADY),
        .I3(m_axi_gmem0_RVALID),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[7]),
        .O(show_ahead_i_2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1 
       (.I0(m_axi_gmem0_RREADY),
        .I1(m_axi_gmem0_RVALID),
        .I2(pop),
        .O(\usedw[7]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw[0]_i_1_n_8 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_8 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_8 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem0_RREADY),
        .I1(m_axi_gmem0_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_8 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_8 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_8 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_8 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_8 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_8 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_8 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_8 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_8 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_8 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo
   (fifo_burst_ready,
    \bus_wide_gen.last_split ,
    pout17_out,
    push,
    D,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_buf1__0 ,
    \bus_wide_gen.data_buf_reg[24] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \could_multi_bursts.araddr_buf_reg[31] ,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.len_cnt_reg[7] ,
    in,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    SR,
    ap_clk,
    ap_rst_n,
    \dout_buf_reg[34] ,
    beat_valid,
    empty_n_reg_0,
    data_vld_reg_0,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \bus_wide_gen.data_buf_reg[24]_0 ,
    \bus_wide_gen.data_buf_reg[25] ,
    \bus_wide_gen.data_buf_reg[26] ,
    \bus_wide_gen.data_buf_reg[27] ,
    \bus_wide_gen.data_buf_reg[28] ,
    \bus_wide_gen.data_buf_reg[29] ,
    \bus_wide_gen.data_buf_reg[30] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.len_cnt_reg[1] ,
    \could_multi_bursts.next_loop ,
    m_axi_gmem0_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.sect_handling_reg ,
    fifo_rctl_ready,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[1] ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    \dout_buf_reg[23] ,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    \dout_buf_reg[22] ,
    \dout_buf_reg[21] ,
    \dout_buf_reg[20] ,
    \dout_buf_reg[19] ,
    \dout_buf_reg[18] ,
    \dout_buf_reg[17] ,
    \dout_buf_reg[16] ,
    \bus_wide_gen.data_buf01_in ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] );
  output fifo_burst_ready;
  output \bus_wide_gen.last_split ;
  output pout17_out;
  output push;
  output [23:0]D;
  output [1:0]\bus_wide_gen.data_buf_reg[23] ;
  output \bus_wide_gen.data_buf1__0 ;
  output \bus_wide_gen.data_buf_reg[24] ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \could_multi_bursts.arlen_buf_reg[3]_0 ;
  output \could_multi_bursts.araddr_buf_reg[31] ;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output \bus_wide_gen.data_buf_reg[31] ;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output [3:0]in;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [32:0]\dout_buf_reg[34] ;
  input beat_valid;
  input empty_n_reg_0;
  input data_vld_reg_0;
  input \bus_wide_gen.ready_for_data__0 ;
  input [7:0]Q;
  input \bus_wide_gen.data_buf_reg[24]_0 ;
  input \bus_wide_gen.data_buf_reg[25] ;
  input \bus_wide_gen.data_buf_reg[26] ;
  input \bus_wide_gen.data_buf_reg[27] ;
  input \bus_wide_gen.data_buf_reg[28] ;
  input \bus_wide_gen.data_buf_reg[29] ;
  input \bus_wide_gen.data_buf_reg[30] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.len_cnt_reg[1] ;
  input \could_multi_bursts.next_loop ;
  input m_axi_gmem0_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \could_multi_bursts.sect_handling_reg ;
  input fifo_rctl_ready;
  input [9:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [1:0]\sect_addr_buf_reg[1] ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input \dout_buf_reg[23] ;
  input [15:0]\bus_wide_gen.data_buf_reg[23]_0 ;
  input \dout_buf_reg[22] ;
  input \dout_buf_reg[21] ;
  input \dout_buf_reg[20] ;
  input \dout_buf_reg[19] ;
  input \dout_buf_reg[18] ;
  input \dout_buf_reg[17] ;
  input \dout_buf_reg[16] ;
  input [7:0]\bus_wide_gen.data_buf01_in ;
  input \sect_end_buf_reg[1] ;
  input \sect_end_buf_reg[0] ;

  wire [23:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_8 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_8 ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_8 ;
  wire \bus_wide_gen.data_buf[23]_i_6_n_8 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[23] ;
  wire [15:0]\bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.data_buf_reg[24] ;
  wire \bus_wide_gen.data_buf_reg[24]_0 ;
  wire \bus_wide_gen.data_buf_reg[25] ;
  wire \bus_wide_gen.data_buf_reg[26] ;
  wire \bus_wide_gen.data_buf_reg[27] ;
  wire \bus_wide_gen.data_buf_reg[28] ;
  wire \bus_wide_gen.data_buf_reg[29] ;
  wire \bus_wide_gen.data_buf_reg[30] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__1 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_8 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_6_n_8 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.araddr_buf_reg[31] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1_n_8;
  wire data_vld_reg_0;
  wire data_vld_reg_n_8;
  wire \dout_buf_reg[16] ;
  wire \dout_buf_reg[17] ;
  wire \dout_buf_reg[18] ;
  wire \dout_buf_reg[19] ;
  wire \dout_buf_reg[20] ;
  wire \dout_buf_reg[21] ;
  wire \dout_buf_reg[22] ;
  wire \dout_buf_reg[23] ;
  wire [32:0]\dout_buf_reg[34] ;
  wire empty_n_i_3_n_8;
  wire empty_n_i_4_n_8;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__0_n_8;
  wire full_n_i_2_n_8;
  wire [3:0]in;
  wire m_axi_gmem0_ARREADY;
  wire \mem_reg[4][0]_srl5_n_8 ;
  wire \mem_reg[4][10]_srl5_n_8 ;
  wire \mem_reg[4][11]_srl5_n_8 ;
  wire \mem_reg[4][1]_srl5_n_8 ;
  wire \mem_reg[4][2]_srl5_n_8 ;
  wire \mem_reg[4][3]_srl5_n_8 ;
  wire \mem_reg[4][8]_srl5_n_8 ;
  wire \mem_reg[4][9]_srl5_n_8 ;
  wire p_27_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_8 ;
  wire \pout[1]_i_1_n_8 ;
  wire \pout[2]_i_1_n_8 ;
  wire \pout_reg_n_8_[0] ;
  wire \pout_reg_n_8_[1] ;
  wire \pout_reg_n_8_[2] ;
  wire push;
  wire \q_reg_n_8_[0] ;
  wire \q_reg_n_8_[1] ;
  wire \q_reg_n_8_[2] ;
  wire \q_reg_n_8_[3] ;
  wire rdata_ack_t;
  wire [1:0]\sect_addr_buf_reg[1] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;

  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23]_0 [0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I4(\dout_buf_reg[34] [0]),
        .I5(\bus_wide_gen.data_buf01_in [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[18] ),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 [10]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I5(\dout_buf_reg[34] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[19] ),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 [11]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I5(\dout_buf_reg[34] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[20] ),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 [12]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I5(\dout_buf_reg[34] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[21] ),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 [13]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I5(\dout_buf_reg[34] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[22] ),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 [14]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I5(\dout_buf_reg[34] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[23] ),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 [15]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I5(\dout_buf_reg[34] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4400440044007400)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_8 ),
        .I1(p_27_in),
        .I2(beat_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__1 [1]),
        .I5(\bus_wide_gen.split_cnt__1 [0]),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_27_in),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_8 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT6 #(
    .INIT(64'h7BD07BDE7BDE7BDE)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[23] [1]),
        .I1(\bus_wide_gen.data_buf_reg[23] [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.len_cnt_reg[1] ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_6_n_8 ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[24]_0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_8 ),
        .I3(\dout_buf_reg[34] [16]),
        .I4(\dout_buf_reg[34] [24]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_8 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[25] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_8 ),
        .I3(\dout_buf_reg[34] [17]),
        .I4(\dout_buf_reg[34] [25]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_8 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[26] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_8 ),
        .I3(\dout_buf_reg[34] [18]),
        .I4(\dout_buf_reg[34] [26]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_8 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[27] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_8 ),
        .I3(\dout_buf_reg[34] [19]),
        .I4(\dout_buf_reg[34] [27]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_8 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23]_0 [1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I4(\dout_buf_reg[34] [1]),
        .I5(\bus_wide_gen.data_buf01_in [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[28] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_8 ),
        .I3(\dout_buf_reg[34] [20]),
        .I4(\dout_buf_reg[34] [28]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_8 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[29] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_8 ),
        .I3(\dout_buf_reg[34] [21]),
        .I4(\dout_buf_reg[34] [29]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_8 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[30] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_8 ),
        .I3(\dout_buf_reg[34] [22]),
        .I4(\dout_buf_reg[34] [30]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_8 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.data_buf_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_8 ),
        .I3(\dout_buf_reg[34] [23]),
        .I4(\dout_buf_reg[34] [31]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_8 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.data_buf1__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'h7DF0FF7000000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(p_27_in),
        .I1(\bus_wide_gen.data_buf_reg[23] [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[23] [0]),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.next_split__0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.data_buf_reg[23] [1]),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_6 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23] [1]),
        .O(\bus_wide_gen.data_buf[23]_i_6_n_8 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[23]_i_7 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_6_n_8 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(p_27_in));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23]_0 [2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I4(\dout_buf_reg[34] [2]),
        .I5(\bus_wide_gen.data_buf01_in [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_8 ),
        .O(\bus_wide_gen.data_buf_reg[31] ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23]_0 [3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I4(\dout_buf_reg[34] [3]),
        .I5(\bus_wide_gen.data_buf01_in [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23]_0 [4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I4(\dout_buf_reg[34] [4]),
        .I5(\bus_wide_gen.data_buf01_in [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23]_0 [5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I4(\dout_buf_reg[34] [5]),
        .I5(\bus_wide_gen.data_buf01_in [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23]_0 [6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I4(\dout_buf_reg[34] [6]),
        .I5(\bus_wide_gen.data_buf01_in [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23]_0 [7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I4(\dout_buf_reg[34] [7]),
        .I5(\bus_wide_gen.data_buf01_in [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[16] ),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 [8]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I5(\dout_buf_reg[34] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[17] ),
        .I3(\bus_wide_gen.data_buf_reg[23]_0 [9]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_8 ),
        .I5(\dout_buf_reg[34] [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.last_split ),
        .I2(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hC408000044008008)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.tail_split [0]),
        .I3(\bus_wide_gen.split_cnt__1 [0]),
        .I4(\bus_wide_gen.split_cnt__1 [1]),
        .I5(\bus_wide_gen.tail_split [1]),
        .O(\bus_wide_gen.last_split ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_8 ),
        .I2(\bus_wide_gen.split_cnt__1 [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_8 ),
        .I2(\bus_wide_gen.split_cnt__1 [1]),
        .I3(\bus_wide_gen.split_cnt__1 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_8 ));
  LUT5 #(
    .INIT(32'hCECCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.data_buf_reg[23] [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[1] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_8 ),
        .O(\bus_wide_gen.split_cnt__1 [1]));
  LUT5 #(
    .INIT(32'hF2F0F0F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[1] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_8 ),
        .O(\bus_wide_gen.split_cnt__1 [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_6 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .O(\could_multi_bursts.araddr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.arlen_buf_reg[3] ),
        .I2(\sect_len_buf_reg[9] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.arlen_buf_reg[3] ),
        .I2(\sect_len_buf_reg[9] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.arlen_buf_reg[3] ),
        .I2(\sect_len_buf_reg[9] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.arlen_buf_reg[3] ),
        .I2(\sect_len_buf_reg[9] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9] [8]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I2(\sect_len_buf_reg[9] [7]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\could_multi_bursts.arlen_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [5]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(\sect_len_buf_reg[9] [4]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_8_[0] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[2] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_8),
        .Q(data_vld_reg_n_8),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(empty_n_i_3_n_8),
        .I5(empty_n_i_4_n_8),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_3
       (.I0(Q[2]),
        .I1(\q_reg_n_8_[2] ),
        .I2(Q[1]),
        .I3(\q_reg_n_8_[1] ),
        .O(empty_n_i_3_n_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(\q_reg_n_8_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_8_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(empty_n_i_4_n_8));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_8),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_8),
        .I2(pop0),
        .I3(data_vld_reg_n_8),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__0_n_8));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_8),
        .I1(\pout_reg_n_8_[2] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_8),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_8 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(m_axi_gmem0_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(fifo_rctl_ready),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [0]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [1]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.arlen_buf_reg[3] ),
        .I2(\sect_end_buf_reg[0] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.arlen_buf_reg[3] ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_8),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\pout_reg_n_8_[2] ),
        .I5(\pout_reg_n_8_[0] ),
        .O(\pout[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \pout[3]_i_5 
       (.I0(push),
        .I1(\bus_wide_gen.last_split ),
        .I2(\dout_buf_reg[34] [32]),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .I5(data_vld_reg_0),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_8 ),
        .Q(\q_reg_n_8_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg[23] [0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg[23] [1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_8 ),
        .Q(\q_reg_n_8_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_8 ),
        .Q(\q_reg_n_8_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_8 ),
        .Q(\q_reg_n_8_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_8 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_8 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    D,
    S,
    \end_addr_buf_reg[31] ,
    align_len0,
    invalid_len_event0,
    E,
    \start_addr_reg[31] ,
    SR,
    pop0,
    ap_clk,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[19] ,
    fifo_rreq_valid_buf_reg,
    CO,
    p_20_in,
    rreq_handling_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31]_0 ,
    \data_p1_reg[31] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [19:0]D;
  output [3:0]S;
  output [2:0]\end_addr_buf_reg[31] ;
  output [0:0]align_len0;
  output invalid_len_event0;
  output [0:0]E;
  output [31:0]\start_addr_reg[31] ;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_rreq_valid_buf_reg;
  input [0:0]CO;
  input p_20_in;
  input rreq_handling_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input [31:0]\data_p1_reg[31] ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]align_len0;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]\data_p1_reg[31] ;
  wire data_vld_i_1__0_n_8;
  wire data_vld_reg_n_8;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__2_n_8;
  wire full_n_i_2__0_n_8;
  wire invalid_len_event0;
  wire \mem_reg[4][0]_srl5_n_8 ;
  wire \mem_reg[4][10]_srl5_n_8 ;
  wire \mem_reg[4][11]_srl5_n_8 ;
  wire \mem_reg[4][12]_srl5_n_8 ;
  wire \mem_reg[4][13]_srl5_n_8 ;
  wire \mem_reg[4][14]_srl5_n_8 ;
  wire \mem_reg[4][15]_srl5_n_8 ;
  wire \mem_reg[4][16]_srl5_n_8 ;
  wire \mem_reg[4][17]_srl5_n_8 ;
  wire \mem_reg[4][18]_srl5_n_8 ;
  wire \mem_reg[4][19]_srl5_n_8 ;
  wire \mem_reg[4][1]_srl5_n_8 ;
  wire \mem_reg[4][20]_srl5_n_8 ;
  wire \mem_reg[4][21]_srl5_n_8 ;
  wire \mem_reg[4][22]_srl5_n_8 ;
  wire \mem_reg[4][23]_srl5_n_8 ;
  wire \mem_reg[4][24]_srl5_n_8 ;
  wire \mem_reg[4][25]_srl5_n_8 ;
  wire \mem_reg[4][26]_srl5_n_8 ;
  wire \mem_reg[4][27]_srl5_n_8 ;
  wire \mem_reg[4][28]_srl5_n_8 ;
  wire \mem_reg[4][29]_srl5_n_8 ;
  wire \mem_reg[4][2]_srl5_n_8 ;
  wire \mem_reg[4][30]_srl5_n_8 ;
  wire \mem_reg[4][31]_srl5_n_8 ;
  wire \mem_reg[4][32]_srl5_n_8 ;
  wire \mem_reg[4][3]_srl5_n_8 ;
  wire \mem_reg[4][4]_srl5_n_8 ;
  wire \mem_reg[4][5]_srl5_n_8 ;
  wire \mem_reg[4][6]_srl5_n_8 ;
  wire \mem_reg[4][7]_srl5_n_8 ;
  wire \mem_reg[4][8]_srl5_n_8 ;
  wire \mem_reg[4][9]_srl5_n_8 ;
  wire next_rreq;
  wire p_20_in;
  wire pop0;
  wire \pout[0]_i_1_n_8 ;
  wire \pout[1]_i_1_n_8 ;
  wire \pout[2]_i_1_n_8 ;
  wire \pout_reg_n_8_[0] ;
  wire \pout_reg_n_8_[1] ;
  wire \pout_reg_n_8_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [31:0]\start_addr_reg[31] ;
  wire [0:0]\state_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[31]_i_2 
       (.I0(fifo_rreq_data),
        .O(align_len0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_8_[0] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[2] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__0_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_8),
        .Q(data_vld_reg_n_8),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_8),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(CO),
        .I3(p_20_in),
        .I4(rreq_handling_reg),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_8),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_8),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__2_n_8));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__0
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .I2(data_vld_reg_n_8),
        .I3(\pout_reg_n_8_[2] ),
        .I4(\pout_reg_n_8_[0] ),
        .I5(\pout_reg_n_8_[1] ),
        .O(full_n_i_2__0_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_8),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_data),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31]_0 [18]),
        .I2(\end_addr_buf_reg[31]_0 [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31]_0 [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31]_0 [15]),
        .I4(\end_addr_buf_reg[31]_0 [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31]_0 [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31]_0 [12]),
        .I4(\end_addr_buf_reg[31]_0 [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\end_addr_buf_reg[31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31]_0 [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31]_0 [9]),
        .I4(\end_addr_buf_reg[31]_0 [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31]_0 [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31]_0 [6]),
        .I4(\end_addr_buf_reg[31]_0 [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31]_0 [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31]_0 [3]),
        .I4(\end_addr_buf_reg[31]_0 [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31]_0 [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31]_0 [0]),
        .I4(\end_addr_buf_reg[31]_0 [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(S[0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [0]),
        .Q(\mem_reg[4][0]_srl5_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [10]),
        .Q(\mem_reg[4][10]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [11]),
        .Q(\mem_reg[4][11]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [12]),
        .Q(\mem_reg[4][12]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [13]),
        .Q(\mem_reg[4][13]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [14]),
        .Q(\mem_reg[4][14]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [15]),
        .Q(\mem_reg[4][15]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [16]),
        .Q(\mem_reg[4][16]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [17]),
        .Q(\mem_reg[4][17]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [18]),
        .Q(\mem_reg[4][18]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [19]),
        .Q(\mem_reg[4][19]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [1]),
        .Q(\mem_reg[4][1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [20]),
        .Q(\mem_reg[4][20]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [21]),
        .Q(\mem_reg[4][21]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [22]),
        .Q(\mem_reg[4][22]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [23]),
        .Q(\mem_reg[4][23]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [24]),
        .Q(\mem_reg[4][24]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [25]),
        .Q(\mem_reg[4][25]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [26]),
        .Q(\mem_reg[4][26]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [27]),
        .Q(\mem_reg[4][27]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [28]),
        .Q(\mem_reg[4][28]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [29]),
        .Q(\mem_reg[4][29]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [2]),
        .Q(\mem_reg[4][2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [30]),
        .Q(\mem_reg[4][30]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [31]),
        .Q(\mem_reg[4][31]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [3]),
        .Q(\mem_reg[4][3]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [4]),
        .Q(\mem_reg[4][4]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [5]),
        .Q(\mem_reg[4][5]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [6]),
        .Q(\mem_reg[4][6]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [7]),
        .Q(\mem_reg[4][7]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [8]),
        .Q(\mem_reg[4][8]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [9]),
        .Q(\mem_reg[4][9]_srl5_n_8 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_8),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\pout_reg_n_8_[2] ),
        .I5(\pout_reg_n_8_[0] ),
        .O(\pout[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_8 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_8 ),
        .Q(fifo_rreq_data),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [3]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_8 ),
        .Q(\start_addr_reg[31] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(rreq_handling_reg),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid),
        .I3(p_20_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    \bus_wide_gen.len_cnt_reg[0] ,
    E,
    p_20_in,
    pop0,
    rreq_handling_reg,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[0] ,
    \could_multi_bursts.sect_handling_reg ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] ,
    ap_clk,
    SR,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem0_ARREADY,
    ap_rst_n,
    invalid_len_event_reg2,
    push,
    pout17_out,
    beat_valid,
    \dout_buf_reg[34] ,
    \bus_wide_gen.last_split ,
    Q,
    rreq_handling_reg_0,
    CO,
    fifo_rreq_valid,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    invalid_len_event,
    fifo_rreq_valid_buf_reg,
    \sect_cnt_reg[18] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \end_addr_buf_reg[1] ,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0]_0 );
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output [0:0]E;
  output p_20_in;
  output pop0;
  output rreq_handling_reg;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output [0:0]\sect_addr_buf_reg[0] ;
  output \could_multi_bursts.sect_handling_reg ;
  output \sect_end_buf_reg[1] ;
  output \sect_end_buf_reg[0] ;
  input ap_clk;
  input [0:0]SR;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem0_ARREADY;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input push;
  input pout17_out;
  input beat_valid;
  input [0:0]\dout_buf_reg[34] ;
  input \bus_wide_gen.last_split ;
  input [3:0]Q;
  input rreq_handling_reg_0;
  input [0:0]CO;
  input fifo_rreq_valid;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input invalid_len_event;
  input fifo_rreq_valid_buf_reg;
  input [0:0]\sect_cnt_reg[18] ;
  input \sect_len_buf_reg[8] ;
  input \sect_len_buf_reg[5] ;
  input [1:0]\end_addr_buf_reg[1] ;
  input \sect_end_buf_reg[1]_0 ;
  input \sect_end_buf_reg[0]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1;
  wire data_vld_i_1__1_n_8;
  wire data_vld_reg_0;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__1_n_8;
  wire empty_n_reg_0;
  wire [1:0]\end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__1_n_8;
  wire full_n_i_2__1_n_8;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem0_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_8 ;
  wire \pout[1]_i_1_n_8 ;
  wire \pout[2]_i_1_n_8 ;
  wire \pout[3]_i_1_n_8 ;
  wire \pout[3]_i_2_n_8 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[0] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[0]_0 ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;

  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.split_cnt_buf[1]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem0_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_20_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__1
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__1_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_8),
        .Q(data_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__0
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__1_n_8));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_8),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__1_n_8),
        .I4(p_10_in),
        .O(full_n_i_1__1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__1
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__1_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_8),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_0),
        .I1(push),
        .I2(p_10_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1 
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(\pout[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(data_vld1));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_0),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(\bus_wide_gen.last_split ),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_8 ),
        .D(\pout[0]_i_1_n_8 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_8 ),
        .D(\pout[1]_i_1_n_8 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_8 ),
        .D(\pout[2]_i_1_n_8 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_8 ),
        .D(\pout[3]_i_2_n_8 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1
       (.I0(p_20_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(fifo_rreq_valid_buf_reg),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_cnt_reg[18] ),
        .I1(p_20_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1 
       (.I0(\end_addr_buf_reg[1] [0]),
        .I1(CO),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[0]_0 ),
        .O(\sect_end_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(\end_addr_buf_reg[1] [1]),
        .I1(CO),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\sect_end_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(rreq_handling_reg_0),
        .O(p_20_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read
   (m_axi_gmem0_RREADY,
    s_ready_t_reg,
    m_axi_gmem0_ARVALID,
    Q,
    m_axi_gmem0_ARADDR,
    \m_axi_gmem0_ARLEN[3] ,
    p,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    SR,
    ap_rst_n,
    m_axi_gmem0_ARREADY,
    gmem0_ARVALID,
    gmem0_RREADY,
    \Y_addr_reg_150_reg[31] ,
    E);
  output m_axi_gmem0_RREADY;
  output s_ready_t_reg;
  output m_axi_gmem0_ARVALID;
  output [0:0]Q;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]\m_axi_gmem0_ARLEN[3] ;
  output [7:0]p;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input m_axi_gmem0_ARREADY;
  input gmem0_ARVALID;
  input gmem0_RREADY;
  input [31:0]\Y_addr_reg_150_reg[31] ;
  input [0:0]E;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [31:0]\Y_addr_reg_150_reg[31] ;
  wire align_len;
  wire [31:31]align_len0;
  wire \align_len_reg_n_8_[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_8 ;
  wire \beat_len_buf[1]_i_3_n_8 ;
  wire \beat_len_buf_reg[1]_i_1_n_10 ;
  wire \beat_len_buf_reg[1]_i_1_n_11 ;
  wire \beat_len_buf_reg[1]_i_1_n_8 ;
  wire \beat_len_buf_reg[1]_i_1_n_9 ;
  wire \beat_len_buf_reg[5]_i_1_n_10 ;
  wire \beat_len_buf_reg[5]_i_1_n_11 ;
  wire \beat_len_buf_reg[5]_i_1_n_8 ;
  wire \beat_len_buf_reg[5]_i_1_n_9 ;
  wire \beat_len_buf_reg[9]_i_1_n_10 ;
  wire \beat_len_buf_reg[9]_i_1_n_11 ;
  wire \beat_len_buf_reg[9]_i_1_n_9 ;
  wire beat_valid;
  wire buff_rdata_n_17;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire buff_rdata_n_68;
  wire buff_rdata_n_69;
  wire buff_rdata_n_70;
  wire buff_rdata_n_71;
  wire buff_rdata_n_72;
  wire [11:10]\bus_wide_gen.burst_pack ;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_8_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_8_[9] ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_8 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_8 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_8_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_8_[1] ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_8 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_8 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_8 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_8 ;
  wire [31:2]data1;
  wire [34:34]data_pack;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_8_[0] ;
  wire \end_addr_buf_reg_n_8_[10] ;
  wire \end_addr_buf_reg_n_8_[11] ;
  wire \end_addr_buf_reg_n_8_[1] ;
  wire \end_addr_buf_reg_n_8_[2] ;
  wire \end_addr_buf_reg_n_8_[3] ;
  wire \end_addr_buf_reg_n_8_[4] ;
  wire \end_addr_buf_reg_n_8_[5] ;
  wire \end_addr_buf_reg_n_8_[6] ;
  wire \end_addr_buf_reg_n_8_[7] ;
  wire \end_addr_buf_reg_n_8_[8] ;
  wire \end_addr_buf_reg_n_8_[9] ;
  wire end_addr_carry__0_i_1_n_8;
  wire end_addr_carry__0_i_2_n_8;
  wire end_addr_carry__0_i_3_n_8;
  wire end_addr_carry__0_i_4_n_8;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_11;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1_n_8;
  wire end_addr_carry__1_i_2_n_8;
  wire end_addr_carry__1_i_3_n_8;
  wire end_addr_carry__1_i_4_n_8;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_11;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1_n_8;
  wire end_addr_carry__2_i_2_n_8;
  wire end_addr_carry__2_i_3_n_8;
  wire end_addr_carry__2_i_4_n_8;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_11;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1_n_8;
  wire end_addr_carry__3_i_2_n_8;
  wire end_addr_carry__3_i_3_n_8;
  wire end_addr_carry__3_i_4_n_8;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_11;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1_n_8;
  wire end_addr_carry__4_i_2_n_8;
  wire end_addr_carry__4_i_3_n_8;
  wire end_addr_carry__4_i_4_n_8;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_11;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1_n_8;
  wire end_addr_carry__5_i_2_n_8;
  wire end_addr_carry__5_i_3_n_8;
  wire end_addr_carry__5_i_4_n_8;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_11;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1_n_8;
  wire end_addr_carry__6_i_2_n_8;
  wire end_addr_carry__6_i_3_n_8;
  wire end_addr_carry__6_i_4_n_8;
  wire end_addr_carry__6_n_10;
  wire end_addr_carry__6_n_11;
  wire end_addr_carry__6_n_9;
  wire end_addr_carry_i_1_n_8;
  wire end_addr_carry_i_2_n_8;
  wire end_addr_carry_i_3_n_8;
  wire end_addr_carry_i_4_n_8;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_11;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire fifo_burst_ready;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_8;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_8;
  wire first_sect_carry__0_i_2_n_8;
  wire first_sect_carry__0_i_3_n_8;
  wire first_sect_carry__0_n_10;
  wire first_sect_carry__0_n_11;
  wire first_sect_carry_i_1_n_8;
  wire first_sect_carry_i_2_n_8;
  wire first_sect_carry_i_3_n_8;
  wire first_sect_carry_i_4_n_8;
  wire first_sect_carry_n_10;
  wire first_sect_carry_n_11;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire gmem0_ARVALID;
  wire gmem0_RREADY;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_10;
  wire last_sect_carry__0_n_11;
  wire last_sect_carry_n_10;
  wire last_sect_carry_n_11;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire [3:0]\m_axi_gmem0_ARLEN[3] ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire next_rreq;
  wire [7:0]p;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_15;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_20_in;
  wire pop0;
  wire pout17_out;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_8;
  wire rs2f_rreq_ack;
  wire [31:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_8_[0] ;
  wire \sect_addr_buf_reg_n_8_[10] ;
  wire \sect_addr_buf_reg_n_8_[11] ;
  wire \sect_addr_buf_reg_n_8_[12] ;
  wire \sect_addr_buf_reg_n_8_[13] ;
  wire \sect_addr_buf_reg_n_8_[14] ;
  wire \sect_addr_buf_reg_n_8_[15] ;
  wire \sect_addr_buf_reg_n_8_[16] ;
  wire \sect_addr_buf_reg_n_8_[17] ;
  wire \sect_addr_buf_reg_n_8_[18] ;
  wire \sect_addr_buf_reg_n_8_[19] ;
  wire \sect_addr_buf_reg_n_8_[1] ;
  wire \sect_addr_buf_reg_n_8_[20] ;
  wire \sect_addr_buf_reg_n_8_[21] ;
  wire \sect_addr_buf_reg_n_8_[22] ;
  wire \sect_addr_buf_reg_n_8_[23] ;
  wire \sect_addr_buf_reg_n_8_[24] ;
  wire \sect_addr_buf_reg_n_8_[25] ;
  wire \sect_addr_buf_reg_n_8_[26] ;
  wire \sect_addr_buf_reg_n_8_[27] ;
  wire \sect_addr_buf_reg_n_8_[28] ;
  wire \sect_addr_buf_reg_n_8_[29] ;
  wire \sect_addr_buf_reg_n_8_[2] ;
  wire \sect_addr_buf_reg_n_8_[30] ;
  wire \sect_addr_buf_reg_n_8_[31] ;
  wire \sect_addr_buf_reg_n_8_[3] ;
  wire \sect_addr_buf_reg_n_8_[4] ;
  wire \sect_addr_buf_reg_n_8_[5] ;
  wire \sect_addr_buf_reg_n_8_[6] ;
  wire \sect_addr_buf_reg_n_8_[7] ;
  wire \sect_addr_buf_reg_n_8_[8] ;
  wire \sect_addr_buf_reg_n_8_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_8_[0] ;
  wire \sect_cnt_reg_n_8_[10] ;
  wire \sect_cnt_reg_n_8_[11] ;
  wire \sect_cnt_reg_n_8_[12] ;
  wire \sect_cnt_reg_n_8_[13] ;
  wire \sect_cnt_reg_n_8_[14] ;
  wire \sect_cnt_reg_n_8_[15] ;
  wire \sect_cnt_reg_n_8_[16] ;
  wire \sect_cnt_reg_n_8_[17] ;
  wire \sect_cnt_reg_n_8_[18] ;
  wire \sect_cnt_reg_n_8_[19] ;
  wire \sect_cnt_reg_n_8_[1] ;
  wire \sect_cnt_reg_n_8_[2] ;
  wire \sect_cnt_reg_n_8_[3] ;
  wire \sect_cnt_reg_n_8_[4] ;
  wire \sect_cnt_reg_n_8_[5] ;
  wire \sect_cnt_reg_n_8_[6] ;
  wire \sect_cnt_reg_n_8_[7] ;
  wire \sect_cnt_reg_n_8_[8] ;
  wire \sect_cnt_reg_n_8_[9] ;
  wire \sect_end_buf_reg_n_8_[0] ;
  wire \sect_end_buf_reg_n_8_[1] ;
  wire \sect_len_buf[0]_i_1_n_8 ;
  wire \sect_len_buf[1]_i_1_n_8 ;
  wire \sect_len_buf[2]_i_1_n_8 ;
  wire \sect_len_buf[3]_i_1_n_8 ;
  wire \sect_len_buf[4]_i_1_n_8 ;
  wire \sect_len_buf[5]_i_1_n_8 ;
  wire \sect_len_buf[6]_i_1_n_8 ;
  wire \sect_len_buf[7]_i_1_n_8 ;
  wire \sect_len_buf[8]_i_1_n_8 ;
  wire \sect_len_buf[9]_i_2_n_8 ;
  wire \sect_len_buf_reg_n_8_[0] ;
  wire \sect_len_buf_reg_n_8_[1] ;
  wire \sect_len_buf_reg_n_8_[2] ;
  wire \sect_len_buf_reg_n_8_[3] ;
  wire \sect_len_buf_reg_n_8_[4] ;
  wire \sect_len_buf_reg_n_8_[5] ;
  wire \sect_len_buf_reg_n_8_[6] ;
  wire \sect_len_buf_reg_n_8_[7] ;
  wire \sect_len_buf_reg_n_8_[8] ;
  wire \sect_len_buf_reg_n_8_[9] ;
  wire \start_addr_buf_reg_n_8_[0] ;
  wire \start_addr_buf_reg_n_8_[10] ;
  wire \start_addr_buf_reg_n_8_[11] ;
  wire \start_addr_buf_reg_n_8_[1] ;
  wire \start_addr_buf_reg_n_8_[2] ;
  wire \start_addr_buf_reg_n_8_[3] ;
  wire \start_addr_buf_reg_n_8_[4] ;
  wire \start_addr_buf_reg_n_8_[5] ;
  wire \start_addr_buf_reg_n_8_[6] ;
  wire \start_addr_buf_reg_n_8_[7] ;
  wire \start_addr_buf_reg_n_8_[8] ;
  wire \start_addr_buf_reg_n_8_[9] ;
  wire \start_addr_reg_n_8_[0] ;
  wire \start_addr_reg_n_8_[10] ;
  wire \start_addr_reg_n_8_[11] ;
  wire \start_addr_reg_n_8_[12] ;
  wire \start_addr_reg_n_8_[13] ;
  wire \start_addr_reg_n_8_[14] ;
  wire \start_addr_reg_n_8_[15] ;
  wire \start_addr_reg_n_8_[16] ;
  wire \start_addr_reg_n_8_[17] ;
  wire \start_addr_reg_n_8_[18] ;
  wire \start_addr_reg_n_8_[19] ;
  wire \start_addr_reg_n_8_[1] ;
  wire \start_addr_reg_n_8_[20] ;
  wire \start_addr_reg_n_8_[21] ;
  wire \start_addr_reg_n_8_[22] ;
  wire \start_addr_reg_n_8_[23] ;
  wire \start_addr_reg_n_8_[24] ;
  wire \start_addr_reg_n_8_[25] ;
  wire \start_addr_reg_n_8_[26] ;
  wire \start_addr_reg_n_8_[27] ;
  wire \start_addr_reg_n_8_[28] ;
  wire \start_addr_reg_n_8_[29] ;
  wire \start_addr_reg_n_8_[2] ;
  wire \start_addr_reg_n_8_[30] ;
  wire \start_addr_reg_n_8_[31] ;
  wire \start_addr_reg_n_8_[3] ;
  wire \start_addr_reg_n_8_[4] ;
  wire \start_addr_reg_n_8_[5] ;
  wire \start_addr_reg_n_8_[6] ;
  wire \start_addr_reg_n_8_[7] ;
  wire \start_addr_reg_n_8_[8] ;
  wire \start_addr_reg_n_8_[9] ;
  wire usedw19_out;
  wire [5:0]usedw_reg;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0),
        .Q(\align_len_reg_n_8_[31] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_8_[31] ),
        .I1(\start_addr_reg_n_8_[1] ),
        .O(\beat_len_buf[1]_i_2_n_8 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_8_[31] ),
        .I1(\start_addr_reg_n_8_[0] ),
        .O(\beat_len_buf[1]_i_3_n_8 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_8 ,\beat_len_buf_reg[1]_i_1_n_9 ,\beat_len_buf_reg[1]_i_1_n_10 ,\beat_len_buf_reg[1]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_8_[31] ,\align_len_reg_n_8_[31] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_8_[31] ,\align_len_reg_n_8_[31] ,\beat_len_buf[1]_i_2_n_8 ,\beat_len_buf[1]_i_3_n_8 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_8 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_8 ,\beat_len_buf_reg[5]_i_1_n_9 ,\beat_len_buf_reg[5]_i_1_n_10 ,\beat_len_buf_reg[5]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_8_[31] ,\align_len_reg_n_8_[31] ,\align_len_reg_n_8_[31] ,\align_len_reg_n_8_[31] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_8 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_9 ,\beat_len_buf_reg[9]_i_1_n_10 ,\beat_len_buf_reg[9]_i_1_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_8_[31] ,\align_len_reg_n_8_[31] ,\align_len_reg_n_8_[31] ,\align_len_reg_n_8_[31] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI({usedw_reg[3:1],usedw19_out}),
        .Q({usedw_reg[5:4],usedw_reg[0]}),
        .S({buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_52),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_53),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_54),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_55),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_56),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_57),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_17),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_51),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .empty_n_reg_0({data_pack,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .\q_reg[11] (\bus_wide_gen.burst_pack ),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_13,p_0_out_carry__0_n_14,p_0_out_carry__0_n_15,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .\usedw_reg[7]_0 ({buff_rdata_n_70,buff_rdata_n_71,buff_rdata_n_72}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_44 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_39 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_8_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 }),
        .Q(\bus_wide_gen.len_cnt_reg__0 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.burst_pack ),
        .\bus_wide_gen.data_buf_reg[23]_0 ({\bus_wide_gen.data_buf_reg_n_8_[23] ,\bus_wide_gen.data_buf_reg_n_8_[22] ,\bus_wide_gen.data_buf_reg_n_8_[21] ,\bus_wide_gen.data_buf_reg_n_8_[20] ,\bus_wide_gen.data_buf_reg_n_8_[19] ,\bus_wide_gen.data_buf_reg_n_8_[18] ,\bus_wide_gen.data_buf_reg_n_8_[17] ,\bus_wide_gen.data_buf_reg_n_8_[16] ,\bus_wide_gen.data_buf_reg_n_8_[15] ,\bus_wide_gen.data_buf_reg_n_8_[14] ,\bus_wide_gen.data_buf_reg_n_8_[13] ,\bus_wide_gen.data_buf_reg_n_8_[12] ,\bus_wide_gen.data_buf_reg_n_8_[11] ,\bus_wide_gen.data_buf_reg_n_8_[10] ,\bus_wide_gen.data_buf_reg_n_8_[9] ,\bus_wide_gen.data_buf_reg_n_8_[8] }),
        .\bus_wide_gen.data_buf_reg[24] (\bus_wide_gen.fifo_burst_n_39 ),
        .\bus_wide_gen.data_buf_reg[24]_0 (\bus_wide_gen.data_buf_reg_n_8_[24] ),
        .\bus_wide_gen.data_buf_reg[25] (\bus_wide_gen.data_buf_reg_n_8_[25] ),
        .\bus_wide_gen.data_buf_reg[26] (\bus_wide_gen.data_buf_reg_n_8_[26] ),
        .\bus_wide_gen.data_buf_reg[27] (\bus_wide_gen.data_buf_reg_n_8_[27] ),
        .\bus_wide_gen.data_buf_reg[28] (\bus_wide_gen.data_buf_reg_n_8_[28] ),
        .\bus_wide_gen.data_buf_reg[29] (\bus_wide_gen.data_buf_reg_n_8_[29] ),
        .\bus_wide_gen.data_buf_reg[30] (\bus_wide_gen.data_buf_reg_n_8_[30] ),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.fifo_burst_n_44 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg_n_8_[31] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[1] (fifo_rctl_n_13),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_45 ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_43 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_8 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_51 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_8_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_50 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_8_[1] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.araddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_42 ),
        .\could_multi_bursts.arlen_buf_reg[3] (\bus_wide_gen.fifo_burst_n_40 ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_41 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_8 ),
        .data_vld_reg_0(fifo_rctl_n_9),
        .\dout_buf_reg[16] (buff_rdata_n_17),
        .\dout_buf_reg[17] (buff_rdata_n_51),
        .\dout_buf_reg[18] (buff_rdata_n_52),
        .\dout_buf_reg[19] (buff_rdata_n_53),
        .\dout_buf_reg[20] (buff_rdata_n_54),
        .\dout_buf_reg[21] (buff_rdata_n_55),
        .\dout_buf_reg[22] (buff_rdata_n_56),
        .\dout_buf_reg[23] (buff_rdata_n_57),
        .\dout_buf_reg[34] ({data_pack,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50}),
        .empty_n_reg_0(fifo_rctl_n_10),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .pout17_out(pout17_out),
        .push(push),
        .rdata_ack_t(rdata_ack_t),
        .\sect_addr_buf_reg[1] ({\sect_addr_buf_reg_n_8_[1] ,\sect_addr_buf_reg_n_8_[0] }),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_8_[0] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_8_[1] ),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_8_[9] ,\sect_len_buf_reg_n_8_[8] ,\sect_len_buf_reg_n_8_[7] ,\sect_len_buf_reg_n_8_[6] ,\sect_len_buf_reg_n_8_[5] ,\sect_len_buf_reg_n_8_[4] ,\sect_len_buf_reg_n_8_[3] ,\sect_len_buf_reg_n_8_[2] ,\sect_len_buf_reg_n_8_[1] ,\sect_len_buf_reg_n_8_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_8 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_8 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_8 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_45 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_45 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_45 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_45 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_45 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_45 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_45 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_45 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_8 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_51 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_50 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(m_axi_gmem0_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_8_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem0_ARADDR[2]),
        .I1(\m_axi_gmem0_ARLEN[3] [2]),
        .I2(\m_axi_gmem0_ARLEN[3] [1]),
        .I3(\m_axi_gmem0_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem0_ARADDR[1]),
        .I1(\m_axi_gmem0_ARLEN[3] [1]),
        .I2(\m_axi_gmem0_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem0_ARADDR[0]),
        .I1(\m_axi_gmem0_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem0_ARADDR[4]),
        .I1(\m_axi_gmem0_ARLEN[3] [2]),
        .I2(\m_axi_gmem0_ARLEN[3] [0]),
        .I3(\m_axi_gmem0_ARLEN[3] [1]),
        .I4(\m_axi_gmem0_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem0_ARADDR[3]),
        .I1(\m_axi_gmem0_ARLEN[3] [3]),
        .I2(\m_axi_gmem0_ARLEN[3] [2]),
        .I3(\m_axi_gmem0_ARLEN[3] [0]),
        .I4(\m_axi_gmem0_ARLEN[3] [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_42 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem0_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem0_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem0_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem0_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem0_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem0_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_8 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_5_n_10 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem0_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem0_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_8 ,\could_multi_bursts.araddr_buf[4]_i_4_n_8 ,\could_multi_bursts.araddr_buf[4]_i_5_n_8 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_10 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem0_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem0_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_8 ,\could_multi_bursts.araddr_buf[8]_i_4_n_8 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(\m_axi_gmem0_ARLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(\m_axi_gmem0_ARLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(\m_axi_gmem0_ARLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(\m_axi_gmem0_ARLEN[3] [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_18));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_18));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_18));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_18));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_18));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_rctl_n_18));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_20),
        .Q(\could_multi_bursts.sect_handling_reg_n_8 ),
        .R(SR));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_8_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_8_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_8_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_8_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_8_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_8_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_8,end_addr_carry_n_9,end_addr_carry_n_10,end_addr_carry_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[3] ,\start_addr_reg_n_8_[2] ,\start_addr_reg_n_8_[1] ,\start_addr_reg_n_8_[0] }),
        .O(end_addr[3:0]),
        .S({end_addr_carry_i_1_n_8,end_addr_carry_i_2_n_8,end_addr_carry_i_3_n_8,end_addr_carry_i_4_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_8),
        .CO({end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10,end_addr_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[7] ,\start_addr_reg_n_8_[6] ,\start_addr_reg_n_8_[5] ,\start_addr_reg_n_8_[4] }),
        .O(end_addr[7:4]),
        .S({end_addr_carry__0_i_1_n_8,end_addr_carry__0_i_2_n_8,end_addr_carry__0_i_3_n_8,end_addr_carry__0_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_8_[7] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__0_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_8_[6] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__0_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_8_[5] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__0_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_8_[4] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__0_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_8),
        .CO({end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10,end_addr_carry__1_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[11] ,\start_addr_reg_n_8_[10] ,\start_addr_reg_n_8_[9] ,\start_addr_reg_n_8_[8] }),
        .O(end_addr[11:8]),
        .S({end_addr_carry__1_i_1_n_8,end_addr_carry__1_i_2_n_8,end_addr_carry__1_i_3_n_8,end_addr_carry__1_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_8_[11] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__1_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_8_[10] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__1_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_8_[9] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__1_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_8_[8] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__1_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_8),
        .CO({end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10,end_addr_carry__2_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[15] ,\start_addr_reg_n_8_[14] ,\start_addr_reg_n_8_[13] ,\start_addr_reg_n_8_[12] }),
        .O(end_addr[15:12]),
        .S({end_addr_carry__2_i_1_n_8,end_addr_carry__2_i_2_n_8,end_addr_carry__2_i_3_n_8,end_addr_carry__2_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_8_[15] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__2_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_8_[14] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__2_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_8_[13] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__2_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_8_[12] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__2_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_8),
        .CO({end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10,end_addr_carry__3_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[19] ,\start_addr_reg_n_8_[18] ,\start_addr_reg_n_8_[17] ,\start_addr_reg_n_8_[16] }),
        .O(end_addr[19:16]),
        .S({end_addr_carry__3_i_1_n_8,end_addr_carry__3_i_2_n_8,end_addr_carry__3_i_3_n_8,end_addr_carry__3_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_8_[19] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__3_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_8_[18] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__3_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_8_[17] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__3_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_8_[16] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__3_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_8),
        .CO({end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10,end_addr_carry__4_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[23] ,\start_addr_reg_n_8_[22] ,\start_addr_reg_n_8_[21] ,\start_addr_reg_n_8_[20] }),
        .O(end_addr[23:20]),
        .S({end_addr_carry__4_i_1_n_8,end_addr_carry__4_i_2_n_8,end_addr_carry__4_i_3_n_8,end_addr_carry__4_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_8_[23] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_8_[22] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_8_[21] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_8_[20] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_8),
        .CO({end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10,end_addr_carry__5_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[27] ,\start_addr_reg_n_8_[26] ,\start_addr_reg_n_8_[25] ,\start_addr_reg_n_8_[24] }),
        .O(end_addr[27:24]),
        .S({end_addr_carry__5_i_1_n_8,end_addr_carry__5_i_2_n_8,end_addr_carry__5_i_3_n_8,end_addr_carry__5_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_8_[27] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_8_[26] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_8_[25] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_8_[24] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_4_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_8),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3],end_addr_carry__6_n_9,end_addr_carry__6_n_10,end_addr_carry__6_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_8_[30] ,\start_addr_reg_n_8_[29] ,\start_addr_reg_n_8_[28] }),
        .O(end_addr[31:28]),
        .S({end_addr_carry__6_i_1_n_8,end_addr_carry__6_i_2_n_8,end_addr_carry__6_i_3_n_8,end_addr_carry__6_i_4_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_8_[31] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_8_[30] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_8_[29] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_4
       (.I0(\start_addr_reg_n_8_[28] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_4_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_8_[3] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry_i_1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_8_[2] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry_i_2_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_8_[1] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry_i_3_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_8_[0] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry_i_4_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .E(align_len),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3:0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[0] (fifo_rctl_n_13),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_11),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_rctl_n_18),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_20),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_8 ),
        .data_vld_reg_0(fifo_rctl_n_9),
        .\dout_buf_reg[34] (data_pack),
        .empty_n_reg_0(fifo_rctl_n_10),
        .\end_addr_buf_reg[1] ({\end_addr_buf_reg_n_8_[1] ,\end_addr_buf_reg_n_8_[0] }),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_8),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .p_20_in(p_20_in),
        .pop0(pop0),
        .pout17_out(pout17_out),
        .push(push),
        .rreq_handling_reg(fifo_rctl_n_17),
        .rreq_handling_reg_0(rreq_handling_reg_n_8),
        .\sect_addr_buf_reg[0] (fifo_rctl_n_19),
        .\sect_cnt_reg[18] (first_sect),
        .\sect_end_buf_reg[0] (fifo_rctl_n_22),
        .\sect_end_buf_reg[0]_0 (\sect_end_buf_reg_n_8_[0] ),
        .\sect_end_buf_reg[1] (fifo_rctl_n_21),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_8_[1] ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_40 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_41 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0 fifo_rreq
       (.CO(last_sect),
        .D({fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30}),
        .E(fifo_rreq_n_40),
        .Q({\start_addr_reg_n_8_[31] ,\start_addr_reg_n_8_[30] ,\start_addr_reg_n_8_[29] ,\start_addr_reg_n_8_[28] ,\start_addr_reg_n_8_[27] ,\start_addr_reg_n_8_[26] ,\start_addr_reg_n_8_[25] ,\start_addr_reg_n_8_[24] ,\start_addr_reg_n_8_[23] ,\start_addr_reg_n_8_[22] ,\start_addr_reg_n_8_[21] ,\start_addr_reg_n_8_[20] ,\start_addr_reg_n_8_[19] ,\start_addr_reg_n_8_[18] ,\start_addr_reg_n_8_[17] ,\start_addr_reg_n_8_[16] ,\start_addr_reg_n_8_[15] ,\start_addr_reg_n_8_[14] ,\start_addr_reg_n_8_[13] ,\start_addr_reg_n_8_[12] }),
        .S({fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34}),
        .SR(SR),
        .align_len0(align_len0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[31] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37}),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_8),
        .invalid_len_event0(invalid_len_event0),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .pop0(pop0),
        .rreq_handling_reg(rreq_handling_reg_n_8),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_8_[19] ,\sect_cnt_reg_n_8_[18] ,\sect_cnt_reg_n_8_[17] ,\sect_cnt_reg_n_8_[16] ,\sect_cnt_reg_n_8_[15] ,\sect_cnt_reg_n_8_[14] ,\sect_cnt_reg_n_8_[13] ,\sect_cnt_reg_n_8_[12] ,\sect_cnt_reg_n_8_[11] ,\sect_cnt_reg_n_8_[10] ,\sect_cnt_reg_n_8_[9] ,\sect_cnt_reg_n_8_[8] ,\sect_cnt_reg_n_8_[7] ,\sect_cnt_reg_n_8_[6] ,\sect_cnt_reg_n_8_[5] ,\sect_cnt_reg_n_8_[4] ,\sect_cnt_reg_n_8_[3] ,\sect_cnt_reg_n_8_[2] ,\sect_cnt_reg_n_8_[1] ,\sect_cnt_reg_n_8_[0] }),
        .\start_addr_reg[31] ({fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72}),
        .\state_reg[0] (rs2f_rreq_valid));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_8),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_8,first_sect_carry_n_9,first_sect_carry_n_10,first_sect_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_8,first_sect_carry_i_2_n_8,first_sect_carry_i_3_n_8,first_sect_carry_i_4_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_8),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_10,first_sect_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_8,first_sect_carry__0_i_2_n_8,first_sect_carry__0_i_3_n_8}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_8_[18] ),
        .I1(p_0_in_0[18]),
        .I2(p_0_in_0[19]),
        .I3(\sect_cnt_reg_n_8_[19] ),
        .O(first_sect_carry__0_i_1_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_8_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_8_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_8_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_2_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_8_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_8_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_8_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_3_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_8_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_8_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_8_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_8_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_8_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_8_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_8_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_8_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_8_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_8_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_8_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_8_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4_n_8));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_8,last_sect_carry_n_9,last_sect_carry_n_10,last_sect_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_8),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_10,last_sect_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw19_out}),
        .O({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_8),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_10,p_0_out_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_13,p_0_out_carry__0_n_14,p_0_out_carry__0_n_15}),
        .S({1'b0,buff_rdata_n_70,buff_rdata_n_71,buff_rdata_n_72}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_17),
        .Q(rreq_handling_reg_n_8),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0 rs_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_buf_reg[7] ({\bus_wide_gen.data_buf_reg_n_8_[7] ,\bus_wide_gen.data_buf_reg_n_8_[6] ,\bus_wide_gen.data_buf_reg_n_8_[5] ,\bus_wide_gen.data_buf_reg_n_8_[4] ,\bus_wide_gen.data_buf_reg_n_8_[3] ,\bus_wide_gen.data_buf_reg_n_8_[2] ,\bus_wide_gen.data_buf_reg_n_8_[1] ,\bus_wide_gen.data_buf_reg_n_8_[0] }),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_8 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .gmem0_RREADY(gmem0_RREADY),
        .p(p),
        .rdata_ack_t(rdata_ack_t));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_3 rs_rreq
       (.E(E),
        .Q(rs2f_rreq_valid),
        .SR(SR),
        .\Y_addr_reg_150_reg[31] (\Y_addr_reg_150_reg[31] ),
        .ap_clk(ap_clk),
        .gmem0_ARVALID(gmem0_ARVALID),
        .\q_reg[31] (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_8_[0] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_8_[10] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_8_[11] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_8_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_8_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_8_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_8_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_8_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_8_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_8_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_8_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_8_[1] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_8_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_8_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_8_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_8_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_8_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_8_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_8_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_8_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_8_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_8_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_8_[2] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_8_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_8_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_8_[3] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_8_[4] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_8_[5] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_8_[6] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_8_[7] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_8_[8] ),
        .R(fifo_rctl_n_19));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_8_[9] ),
        .R(fifo_rctl_n_19));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .CYINIT(\sect_cnt_reg_n_8_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_8_[4] ,\sect_cnt_reg_n_8_[3] ,\sect_cnt_reg_n_8_[2] ,\sect_cnt_reg_n_8_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_8),
        .CO({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_8_[8] ,\sect_cnt_reg_n_8_[7] ,\sect_cnt_reg_n_8_[6] ,\sect_cnt_reg_n_8_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_8),
        .CO({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_8_[12] ,\sect_cnt_reg_n_8_[11] ,\sect_cnt_reg_n_8_[10] ,\sect_cnt_reg_n_8_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_8),
        .CO({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_8_[16] ,\sect_cnt_reg_n_8_[15] ,\sect_cnt_reg_n_8_[14] ,\sect_cnt_reg_n_8_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_8),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_8_[19] ,\sect_cnt_reg_n_8_[18] ,\sect_cnt_reg_n_8_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_30),
        .Q(\sect_cnt_reg_n_8_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_8_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_8_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_8_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_8_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_8_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_8_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_8_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_8_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_8_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_8_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_8_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_8_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_8_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_8_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_8_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_8_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_8_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_8_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_40),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_8_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_22),
        .Q(\sect_end_buf_reg_n_8_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_21),
        .Q(\sect_end_buf_reg_n_8_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_8_[2] ),
        .I2(\end_addr_buf_reg_n_8_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_8_[3] ),
        .I2(\end_addr_buf_reg_n_8_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_8_[4] ),
        .I2(\end_addr_buf_reg_n_8_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_8_[5] ),
        .I2(\end_addr_buf_reg_n_8_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_8_[6] ),
        .I2(\end_addr_buf_reg_n_8_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_8_[7] ),
        .I2(\end_addr_buf_reg_n_8_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_8_[8] ),
        .I2(\end_addr_buf_reg_n_8_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_8_[9] ),
        .I2(\end_addr_buf_reg_n_8_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_8_[10] ),
        .I2(\end_addr_buf_reg_n_8_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_8_[11] ),
        .I2(\end_addr_buf_reg_n_8_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_8 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[0]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[1]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[2]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[3]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[4]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[5]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[6]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[7]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[8]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[9]_i_2_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[0] ),
        .Q(\start_addr_buf_reg_n_8_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[10] ),
        .Q(\start_addr_buf_reg_n_8_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[11] ),
        .Q(\start_addr_buf_reg_n_8_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[1] ),
        .Q(\start_addr_buf_reg_n_8_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[2] ),
        .Q(\start_addr_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[3] ),
        .Q(\start_addr_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[4] ),
        .Q(\start_addr_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[5] ),
        .Q(\start_addr_buf_reg_n_8_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[6] ),
        .Q(\start_addr_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[7] ),
        .Q(\start_addr_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[8] ),
        .Q(\start_addr_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[9] ),
        .Q(\start_addr_buf_reg_n_8_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_8_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_8_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_8_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_8_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_8_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_8_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_8_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_8_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_8_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_8_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_8_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_8_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_8_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_8_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_8_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_8_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_8_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_8_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_8_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_8_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_8_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_8_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_8_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_8_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_8_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_8_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_68),
        .Q(\start_addr_reg_n_8_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_67),
        .Q(\start_addr_reg_n_8_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_66),
        .Q(\start_addr_reg_n_8_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_8_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_8_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_8_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice
   (SR,
    ap_clk);
  input [0:0]SR;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire [1:1]next__0;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT2 #(
    .INIT(4'h4)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_3
   (s_ready_t_reg_0,
    Q,
    \q_reg[31] ,
    SR,
    ap_clk,
    rs2f_rreq_ack,
    gmem0_ARVALID,
    \Y_addr_reg_150_reg[31] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [31:0]\q_reg[31] ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_rreq_ack;
  input gmem0_ARVALID;
  input [31:0]\Y_addr_reg_150_reg[31] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [31:0]\Y_addr_reg_150_reg[31] ;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_8 ;
  wire \data_p1[10]_i_1_n_8 ;
  wire \data_p1[11]_i_1_n_8 ;
  wire \data_p1[12]_i_1_n_8 ;
  wire \data_p1[13]_i_1_n_8 ;
  wire \data_p1[14]_i_1_n_8 ;
  wire \data_p1[15]_i_1_n_8 ;
  wire \data_p1[16]_i_1_n_8 ;
  wire \data_p1[17]_i_1_n_8 ;
  wire \data_p1[18]_i_1_n_8 ;
  wire \data_p1[19]_i_1_n_8 ;
  wire \data_p1[1]_i_1_n_8 ;
  wire \data_p1[20]_i_1_n_8 ;
  wire \data_p1[21]_i_1_n_8 ;
  wire \data_p1[22]_i_1_n_8 ;
  wire \data_p1[23]_i_1_n_8 ;
  wire \data_p1[24]_i_1_n_8 ;
  wire \data_p1[25]_i_1_n_8 ;
  wire \data_p1[26]_i_1_n_8 ;
  wire \data_p1[27]_i_1_n_8 ;
  wire \data_p1[28]_i_1_n_8 ;
  wire \data_p1[29]_i_1_n_8 ;
  wire \data_p1[2]_i_1_n_8 ;
  wire \data_p1[30]_i_1_n_8 ;
  wire \data_p1[31]_i_2_n_8 ;
  wire \data_p1[3]_i_1_n_8 ;
  wire \data_p1[4]_i_1_n_8 ;
  wire \data_p1[5]_i_1_n_8 ;
  wire \data_p1[6]_i_1_n_8 ;
  wire \data_p1[7]_i_1_n_8 ;
  wire \data_p1[8]_i_1_n_8 ;
  wire \data_p1[9]_i_1_n_8 ;
  wire [31:0]data_p2;
  wire gmem0_ARVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [31:0]\q_reg[31] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_8;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_8 ;
  wire \state[1]_i_1_n_8 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(gmem0_ARVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [0]),
        .O(\data_p1[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [10]),
        .O(\data_p1[10]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [11]),
        .O(\data_p1[11]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [12]),
        .O(\data_p1[12]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [13]),
        .O(\data_p1[13]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [14]),
        .O(\data_p1[14]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [15]),
        .O(\data_p1[15]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [16]),
        .O(\data_p1[16]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [17]),
        .O(\data_p1[17]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [18]),
        .O(\data_p1[18]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [19]),
        .O(\data_p1[19]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [1]),
        .O(\data_p1[1]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [20]),
        .O(\data_p1[20]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [21]),
        .O(\data_p1[21]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [22]),
        .O(\data_p1[22]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [23]),
        .O(\data_p1[23]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [24]),
        .O(\data_p1[24]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [25]),
        .O(\data_p1[25]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [26]),
        .O(\data_p1[26]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [27]),
        .O(\data_p1[27]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [28]),
        .O(\data_p1[28]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [29]),
        .O(\data_p1[29]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [2]),
        .O(\data_p1[2]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [30]),
        .O(\data_p1[30]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[31]_i_1 
       (.I0(gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [31]),
        .O(\data_p1[31]_i_2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [3]),
        .O(\data_p1[3]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [4]),
        .O(\data_p1[4]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [5]),
        .O(\data_p1[5]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [6]),
        .O(\data_p1[6]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [7]),
        .O(\data_p1[7]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [8]),
        .O(\data_p1[8]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\Y_addr_reg_150_reg[31] [9]),
        .O(\data_p1[9]_i_1_n_8 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_8 ),
        .Q(\q_reg[31] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_8 ),
        .Q(\q_reg[31] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_8 ),
        .Q(\q_reg[31] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_8 ),
        .Q(\q_reg[31] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_8 ),
        .Q(\q_reg[31] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_8 ),
        .Q(\q_reg[31] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_8 ),
        .Q(\q_reg[31] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_8 ),
        .Q(\q_reg[31] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_8 ),
        .Q(\q_reg[31] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_8 ),
        .Q(\q_reg[31] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_8 ),
        .Q(\q_reg[31] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_8 ),
        .Q(\q_reg[31] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_8 ),
        .Q(\q_reg[31] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_8 ),
        .Q(\q_reg[31] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_8 ),
        .Q(\q_reg[31] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_8 ),
        .Q(\q_reg[31] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_8 ),
        .Q(\q_reg[31] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_8 ),
        .Q(\q_reg[31] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_8 ),
        .Q(\q_reg[31] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_8 ),
        .Q(\q_reg[31] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_8 ),
        .Q(\q_reg[31] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_8 ),
        .Q(\q_reg[31] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_8 ),
        .Q(\q_reg[31] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_8 ),
        .Q(\q_reg[31] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_8 ),
        .Q(\q_reg[31] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_8 ),
        .Q(\q_reg[31] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_8 ),
        .Q(\q_reg[31] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_8 ),
        .Q(\q_reg[31] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_8 ),
        .Q(\q_reg[31] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_8 ),
        .Q(\q_reg[31] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_8 ),
        .Q(\q_reg[31] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_8 ),
        .Q(\q_reg[31] [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\Y_addr_reg_150_reg[31] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_8));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_8),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(gmem0_ARVALID),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(gmem0_ARVALID),
        .O(\state[1]_i_1_n_8 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_8 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_8 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    p,
    SR,
    ap_clk,
    \bus_wide_gen.rdata_valid_t_reg ,
    gmem0_RREADY,
    \bus_wide_gen.data_buf_reg[7] );
  output rdata_ack_t;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]Q;
  output [7:0]p;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input gmem0_RREADY;
  input [7:0]\bus_wide_gen.data_buf_reg[7] ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_p1[0]_i_1__0_n_8 ;
  wire \data_p1[1]_i_1__0_n_8 ;
  wire \data_p1[2]_i_1__0_n_8 ;
  wire \data_p1[3]_i_1__0_n_8 ;
  wire \data_p1[4]_i_1__0_n_8 ;
  wire \data_p1[5]_i_1__0_n_8 ;
  wire \data_p1[6]_i_1__0_n_8 ;
  wire \data_p1[7]_i_2_n_8 ;
  wire \data_p2_reg_n_8_[0] ;
  wire \data_p2_reg_n_8_[1] ;
  wire \data_p2_reg_n_8_[2] ;
  wire \data_p2_reg_n_8_[3] ;
  wire \data_p2_reg_n_8_[4] ;
  wire \data_p2_reg_n_8_[5] ;
  wire \data_p2_reg_n_8_[6] ;
  wire \data_p2_reg_n_8_[7] ;
  wire gmem0_RREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [7:0]p;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_8;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_8 ;
  wire \state[1]_i_1__0_n_8 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(gmem0_RREADY),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_8_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [0]),
        .O(\data_p1[0]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_8_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [1]),
        .O(\data_p1[1]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_8_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [2]),
        .O(\data_p1[2]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_8_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [3]),
        .O(\data_p1[3]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_8_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [4]),
        .O(\data_p1[4]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_8_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [5]),
        .O(\data_p1[5]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_8_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [6]),
        .O(\data_p1[6]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[7]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_8_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [7]),
        .O(\data_p1[7]_i_2_n_8 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_8 ),
        .Q(p[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_8 ),
        .Q(p[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_8 ),
        .Q(p[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_8 ),
        .Q(p[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_8 ),
        .Q(p[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_8 ),
        .Q(p[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_8 ),
        .Q(p[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_8 ),
        .Q(p[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [0]),
        .Q(\data_p2_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [1]),
        .Q(\data_p2_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [2]),
        .Q(\data_p2_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [3]),
        .Q(\data_p2_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [4]),
        .Q(\data_p2_reg_n_8_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [5]),
        .Q(\data_p2_reg_n_8_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [6]),
        .Q(\data_p2_reg_n_8_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [7]),
        .Q(\data_p2_reg_n_8_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_8));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_8),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(gmem0_RREADY),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(gmem0_RREADY),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1__0_n_8 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_8 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_8 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write
   (SR,
    ap_clk);
  input [0:0]SR;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice rs_wreq
       (.SR(SR),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi
   (\j6_reg_473_reg[2] ,
    gmem1_RREADY,
    \j6_reg_473_reg[0] ,
    \j6_reg_473_reg[1] ,
    \edge_val_1_i_reg_1318_reg[0] ,
    \edge_val_1_i_reg_1318_reg[7] ,
    \edge_val_1_i_reg_1318_reg[6] ,
    D,
    gmem1_BVALID,
    \q_tmp_reg[0] ,
    I_BREADY1,
    \q_tmp_reg[0]_0 ,
    SR,
    ap_NS_fsm1,
    \ap_CS_fsm_reg[1] ,
    E,
    ap_NS_fsm110_out,
    \q_tmp_reg[0]_1 ,
    ap_NS_fsm128_out,
    \q_tmp_reg[0]_2 ,
    \q_tmp_reg[0]_3 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    mem_reg,
    \val_reg_1331_reg[0] ,
    \i2_reg_346_reg[6] ,
    \i2_reg_346_reg[6]_0 ,
    \i3_reg_357_reg[0] ,
    \ap_CS_fsm_reg[29] ,
    \j_reg_380_reg[0] ,
    \gmem1_addr_4_reg_1216_reg[29] ,
    \i4_reg_368_reg[7] ,
    ap_done,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    m_axi_gmem1_RREADY,
    \i_reg_324_reg[10] ,
    m_axi_gmem1_AWADDR,
    AWLEN,
    m_axi_gmem1_ARADDR,
    ARLEN,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARVALID,
    \i_reg_324_reg[0] ,
    \i_6_reg_1326_reg[0] ,
    \j_reg_380_reg[1] ,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    I_RDATA,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_WLAST,
    Q,
    \j6_reg_473_reg[2]_0 ,
    tmp_11_fu_960_p1,
    \x_weight_0_i_reg_404_reg[2] ,
    O,
    ap_reg_ioackin_gmem1_AWREADY_reg_0,
    edge_val_1_i_reg_1318,
    \x_weight_0_i_reg_404_reg[5] ,
    \i2_reg_346_reg[13] ,
    ap_reg_ioackin_gmem1_WREADY_reg,
    \i_0_i_reg_416_reg[1] ,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[34] ,
    ap_rst_n,
    i1_reg_335_reg,
    \i_reg_324_reg[10]_0 ,
    \fourWide_fu_178_reg[31] ,
    \i5_reg_462_reg[20] ,
    ap_reg_ioackin_gmem1_ARREADY,
    \i4_reg_368_reg[10] ,
    \out_pix4_sum6_reg_1145_reg[29] ,
    \out_pix3_reg_1111_reg[29] ,
    \gmem1_addr_4_reg_1216_reg[29]_0 ,
    \gmem1_addr_5_reg_1259_reg[29] ,
    \out_pix4_sum2_reg_1186_reg[29] ,
    \out_pix4_sum1_reg_1167_reg[29] ,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_ARREADY,
    \i3_reg_357_reg[13] ,
    \ap_CS_fsm_reg[28] ,
    ap_clk,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_BVALID);
  output \j6_reg_473_reg[2] ;
  output gmem1_RREADY;
  output \j6_reg_473_reg[0] ;
  output \j6_reg_473_reg[1] ;
  output \edge_val_1_i_reg_1318_reg[0] ;
  output \edge_val_1_i_reg_1318_reg[7] ;
  output \edge_val_1_i_reg_1318_reg[6] ;
  output [24:0]D;
  output gmem1_BVALID;
  output \q_tmp_reg[0] ;
  output I_BREADY1;
  output \q_tmp_reg[0]_0 ;
  output [0:0]SR;
  output ap_NS_fsm1;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output ap_NS_fsm110_out;
  output [0:0]\q_tmp_reg[0]_1 ;
  output ap_NS_fsm128_out;
  output \q_tmp_reg[0]_2 ;
  output \q_tmp_reg[0]_3 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output mem_reg;
  output \val_reg_1331_reg[0] ;
  output [0:0]\i2_reg_346_reg[6] ;
  output [0:0]\i2_reg_346_reg[6]_0 ;
  output [0:0]\i3_reg_357_reg[0] ;
  output \ap_CS_fsm_reg[29] ;
  output [0:0]\j_reg_380_reg[0] ;
  output \gmem1_addr_4_reg_1216_reg[29] ;
  output \i4_reg_368_reg[7] ;
  output ap_done;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output m_axi_gmem1_RREADY;
  output [0:0]\i_reg_324_reg[10] ;
  output [29:0]m_axi_gmem1_AWADDR;
  output [3:0]AWLEN;
  output [29:0]m_axi_gmem1_ARADDR;
  output [3:0]ARLEN;
  output m_axi_gmem1_BREADY;
  output m_axi_gmem1_ARVALID;
  output [0:0]\i_reg_324_reg[0] ;
  output [0:0]\i_6_reg_1326_reg[0] ;
  output [0:0]\j_reg_380_reg[1] ;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output [7:0]I_RDATA;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_AWVALID;
  output m_axi_gmem1_WLAST;
  input [31:0]Q;
  input \j6_reg_473_reg[2]_0 ;
  input [1:0]tmp_11_fu_960_p1;
  input \x_weight_0_i_reg_404_reg[2] ;
  input [1:0]O;
  input ap_reg_ioackin_gmem1_AWREADY_reg_0;
  input [7:0]edge_val_1_i_reg_1318;
  input \x_weight_0_i_reg_404_reg[5] ;
  input \i2_reg_346_reg[13] ;
  input ap_reg_ioackin_gmem1_WREADY_reg;
  input [1:0]\i_0_i_reg_416_reg[1] ;
  input \ap_CS_fsm_reg[47] ;
  input \ap_CS_fsm_reg[34] ;
  input ap_rst_n;
  input [15:0]i1_reg_335_reg;
  input [10:0]\i_reg_324_reg[10]_0 ;
  input [31:0]\fourWide_fu_178_reg[31] ;
  input [20:0]\i5_reg_462_reg[20] ;
  input ap_reg_ioackin_gmem1_ARREADY;
  input [10:0]\i4_reg_368_reg[10] ;
  input [29:0]\out_pix4_sum6_reg_1145_reg[29] ;
  input [29:0]\out_pix3_reg_1111_reg[29] ;
  input [29:0]\gmem1_addr_4_reg_1216_reg[29]_0 ;
  input [29:0]\gmem1_addr_5_reg_1259_reg[29] ;
  input [29:0]\out_pix4_sum2_reg_1186_reg[29] ;
  input [29:0]\out_pix4_sum1_reg_1167_reg[29] ;
  input m_axi_gmem1_RVALID;
  input m_axi_gmem1_ARREADY;
  input \i3_reg_357_reg[13] ;
  input \ap_CS_fsm_reg[28] ;
  input ap_clk;
  input [31:0]m_axi_gmem1_RDATA;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RLAST;
  input m_axi_gmem1_WREADY;
  input m_axi_gmem1_AWREADY;
  input m_axi_gmem1_BVALID;

  wire [3:0]ARLEN;
  wire [3:0]AWLEN;
  wire AWREADY_Dummy;
  wire [24:0]D;
  wire [0:0]E;
  wire I_BREADY1;
  wire [7:0]I_RDATA;
  wire [1:0]O;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[47] ;
  wire ap_NS_fsm1;
  wire ap_NS_fsm110_out;
  wire ap_NS_fsm128_out;
  wire ap_clk;
  wire ap_done;
  wire ap_reg_ioackin_gmem1_ARREADY;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_rst_n;
  wire bus_read_n_17;
  wire bus_write_n_95;
  wire [7:0]edge_val_1_i_reg_1318;
  wire \edge_val_1_i_reg_1318_reg[0] ;
  wire \edge_val_1_i_reg_1318_reg[6] ;
  wire \edge_val_1_i_reg_1318_reg[7] ;
  wire [31:0]\fourWide_fu_178_reg[31] ;
  wire gmem1_BVALID;
  wire gmem1_RREADY;
  wire \gmem1_addr_4_reg_1216_reg[29] ;
  wire [29:0]\gmem1_addr_4_reg_1216_reg[29]_0 ;
  wire [29:0]\gmem1_addr_5_reg_1259_reg[29] ;
  wire [15:0]i1_reg_335_reg;
  wire \i2_reg_346_reg[13] ;
  wire [0:0]\i2_reg_346_reg[6] ;
  wire [0:0]\i2_reg_346_reg[6]_0 ;
  wire [0:0]\i3_reg_357_reg[0] ;
  wire \i3_reg_357_reg[13] ;
  wire [10:0]\i4_reg_368_reg[10] ;
  wire \i4_reg_368_reg[7] ;
  wire [20:0]\i5_reg_462_reg[20] ;
  wire [1:0]\i_0_i_reg_416_reg[1] ;
  wire [0:0]\i_6_reg_1326_reg[0] ;
  wire [0:0]\i_reg_324_reg[0] ;
  wire [0:0]\i_reg_324_reg[10] ;
  wire [10:0]\i_reg_324_reg[10]_0 ;
  wire \j6_reg_473_reg[0] ;
  wire \j6_reg_473_reg[1] ;
  wire \j6_reg_473_reg[2] ;
  wire \j6_reg_473_reg[2]_0 ;
  wire [0:0]\j_reg_380_reg[0] ;
  wire [0:0]\j_reg_380_reg[1] ;
  wire [29:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [29:0]m_axi_gmem1_AWADDR;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire mem_reg;
  wire [29:0]\out_pix3_reg_1111_reg[29] ;
  wire [29:0]\out_pix4_sum1_reg_1167_reg[29] ;
  wire [29:0]\out_pix4_sum2_reg_1186_reg[29] ;
  wire [29:0]\out_pix4_sum6_reg_1145_reg[29] ;
  wire [0:0]p_0_in;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire [0:0]\q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire \q_tmp_reg[0]_3 ;
  wire req_en__6;
  wire throttl_cnt1;
  wire throttl_cnt10_out__4;
  wire [0:0]throttl_cnt_reg;
  wire [1:0]tmp_11_fu_960_p1;
  wire \val_reg_1331_reg[0] ;
  wire wreq_throttl_n_11;
  wire wreq_throttl_n_13;
  wire \x_weight_0_i_reg_404_reg[2] ;
  wire \x_weight_0_i_reg_404_reg[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read bus_read
       (.D({D[23],D[20],D[14]}),
        .I_RDATA(I_RDATA),
        .Q({Q[29:28],Q[18],Q[13]}),
        .SR(\q_tmp_reg[0]_1 ),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[29] (\ap_CS_fsm_reg[29] ),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem1_ARREADY(ap_reg_ioackin_gmem1_ARREADY),
        .ap_rst_n(ap_rst_n),
        .full_n_reg(ap_NS_fsm1),
        .\gmem1_addr_4_reg_1216_reg[29] (\gmem1_addr_4_reg_1216_reg[29] ),
        .\i3_reg_357_reg[13] (\i3_reg_357_reg[13] ),
        .\i4_reg_368_reg[10] (\i4_reg_368_reg[10] ),
        .\i4_reg_368_reg[7] (\i4_reg_368_reg[7] ),
        .\i5_reg_462_reg[20] (\i5_reg_462_reg[20] ),
        .\i_6_reg_1326_reg[0] (bus_read_n_17),
        .\i_6_reg_1326_reg[0]_0 (\i_6_reg_1326_reg[0] ),
        .\j6_reg_473_reg[0] (\j6_reg_473_reg[0] ),
        .\j6_reg_473_reg[1] (\j6_reg_473_reg[1] ),
        .\j6_reg_473_reg[2] (\j6_reg_473_reg[2] ),
        .\j6_reg_473_reg[2]_0 (\j6_reg_473_reg[2]_0 ),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .\m_axi_gmem1_ARLEN[3] (ARLEN),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .\out_pix3_reg_1111_reg[29] (\out_pix3_reg_1111_reg[29] ),
        .tmp_11_fu_960_p1(tmp_11_fu_960_p1),
        .\val_reg_1331_reg[0] (gmem1_RREADY),
        .\val_reg_1331_reg[0]_0 (\val_reg_1331_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({D[24],D[22:21],D[19:15],D[13:0]}),
        .E(E),
        .I_BREADY1(I_BREADY1),
        .O(O),
        .Q(Q),
        .SR(\q_tmp_reg[0]_1 ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[34] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm_reg[47] ),
        .ap_NS_fsm110_out(ap_NS_fsm110_out),
        .ap_NS_fsm128_out(ap_NS_fsm128_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg),
        .ap_reg_ioackin_gmem1_AWREADY_reg_0(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .ap_reg_ioackin_gmem1_WREADY_reg(ap_reg_ioackin_gmem1_WREADY_reg),
        .ap_rst_n(ap_rst_n),
        .edge_val_1_i_reg_1318(edge_val_1_i_reg_1318),
        .\edge_val_1_i_reg_1318_reg[0] (\edge_val_1_i_reg_1318_reg[0] ),
        .\edge_val_1_i_reg_1318_reg[6] (\edge_val_1_i_reg_1318_reg[6] ),
        .\edge_val_1_i_reg_1318_reg[7] (\edge_val_1_i_reg_1318_reg[7] ),
        .empty_n_reg(gmem1_BVALID),
        .\fourWide_fu_178_reg[31] (\fourWide_fu_178_reg[31] ),
        .\gmem1_addr_4_reg_1216_reg[29] (\gmem1_addr_4_reg_1216_reg[29]_0 ),
        .\gmem1_addr_5_reg_1259_reg[29] (\gmem1_addr_5_reg_1259_reg[29] ),
        .i1_reg_335_reg(i1_reg_335_reg),
        .\i2_reg_346_reg[13] (\i2_reg_346_reg[13] ),
        .\i2_reg_346_reg[6] (\i2_reg_346_reg[6] ),
        .\i2_reg_346_reg[6]_0 (\i2_reg_346_reg[6]_0 ),
        .\i3_reg_357_reg[0] (\i3_reg_357_reg[0] ),
        .\i3_reg_357_reg[13] (\i3_reg_357_reg[13] ),
        .\i4_reg_368_reg[3] (\ap_CS_fsm_reg[29] ),
        .\i5_reg_462_reg[0] (SR),
        .\i5_reg_462_reg[0]_0 (ap_NS_fsm1),
        .\i5_reg_462_reg[17] (\val_reg_1331_reg[0] ),
        .\i_0_i_reg_416_reg[1] (\i_0_i_reg_416_reg[1] ),
        .\i_reg_324_reg[0] (\i_reg_324_reg[0] ),
        .\i_reg_324_reg[10] (\i_reg_324_reg[10] ),
        .\i_reg_324_reg[10]_0 (\i_reg_324_reg[10]_0 ),
        .\j6_reg_473_reg[2] (\j6_reg_473_reg[2]_0 ),
        .\j_reg_380_reg[0] (\j_reg_380_reg[0] ),
        .\j_reg_380_reg[1] (\j_reg_380_reg[1] ),
        .m_axi_gmem1_AWADDR(m_axi_gmem1_AWADDR),
        .\m_axi_gmem1_AWLEN[3] (AWLEN),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .mem_reg(mem_reg),
        .\out_pix3_reg_1111_reg[29] (\out_pix3_reg_1111_reg[29] ),
        .\out_pix4_sum1_reg_1167_reg[29] (\out_pix4_sum1_reg_1167_reg[29] ),
        .\out_pix4_sum2_reg_1186_reg[29] (\out_pix4_sum2_reg_1186_reg[29] ),
        .\out_pix4_sum6_reg_1145_reg[29] (\out_pix4_sum6_reg_1145_reg[29] ),
        .\q_tmp_reg[0] (\q_tmp_reg[0] ),
        .\q_tmp_reg[0]_0 (\q_tmp_reg[0]_0 ),
        .\q_tmp_reg[0]_1 (\q_tmp_reg[0]_2 ),
        .\q_tmp_reg[0]_2 (\q_tmp_reg[0]_3 ),
        .req_en__6(req_en__6),
        .\state_reg[0] (bus_read_n_17),
        .throttl_cnt1(throttl_cnt1),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[0] (p_0_in),
        .\throttl_cnt_reg[0]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[3] (wreq_throttl_n_11),
        .\throttl_cnt_reg[7] (bus_write_n_95),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_13),
        .tmp_11_fu_960_p1(tmp_11_fu_960_p1),
        .\x_weight_0_i_reg_404_reg[2] (\x_weight_0_i_reg_404_reg[2] ),
        .\x_weight_0_i_reg_404_reg[5] (\x_weight_0_i_reg_404_reg[5] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:1]),
        .AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in),
        .E(bus_write_n_95),
        .Q(throttl_cnt_reg),
        .SR(\q_tmp_reg[0]_1 ),
        .ap_clk(ap_clk),
        .\could_multi_bursts.loop_cnt_reg[5] (wreq_throttl_n_11),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttl_n_13),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .req_en__6(req_en__6),
        .throttl_cnt1(throttl_cnt1),
        .throttl_cnt10_out__4(throttl_cnt10_out__4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer
   (gmem1_WREADY,
    data_valid,
    SR,
    D,
    ap_NS_fsm128_out,
    \q_tmp_reg[0]_0 ,
    \q_tmp_reg[0]_1 ,
    \q_tmp_reg[0]_2 ,
    \i5_reg_462_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    mem_reg_0,
    \q_tmp_reg[0]_3 ,
    \i_reg_324_reg[10] ,
    \i_reg_324_reg[0] ,
    \q_reg[0] ,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \bus_equal_gen.strb_buf_reg[3] ,
    ap_clk,
    ap_reg_ioackin_gmem1_WREADY_reg,
    Q,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    gmem1_AWREADY,
    ap_rst_n,
    i1_reg_335_reg,
    tmp_11_fu_960_p1,
    \j6_reg_473_reg[2] ,
    \i_reg_324_reg[10]_0 ,
    \fourWide_fu_178_reg[31] ,
    edge_val_1_i_reg_1318,
    \bus_equal_gen.len_cnt_reg[7] ,
    m_axi_gmem1_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    burst_valid);
  output gmem1_WREADY;
  output data_valid;
  output [0:0]SR;
  output [3:0]D;
  output ap_NS_fsm128_out;
  output \q_tmp_reg[0]_0 ;
  output \q_tmp_reg[0]_1 ;
  output \q_tmp_reg[0]_2 ;
  output \i5_reg_462_reg[0] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output mem_reg_0;
  output \q_tmp_reg[0]_3 ;
  output [0:0]\i_reg_324_reg[10] ;
  output [0:0]\i_reg_324_reg[0] ;
  output \q_reg[0] ;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  input ap_clk;
  input ap_reg_ioackin_gmem1_WREADY_reg;
  input [7:0]Q;
  input ap_reg_ioackin_gmem1_AWREADY_reg;
  input gmem1_AWREADY;
  input ap_rst_n;
  input [15:0]i1_reg_335_reg;
  input [1:0]tmp_11_fu_960_p1;
  input \j6_reg_473_reg[2] ;
  input [10:0]\i_reg_324_reg[10]_0 ;
  input [31:0]\fourWide_fu_178_reg[31] ;
  input [7:0]edge_val_1_i_reg_1318;
  input [1:0]\bus_equal_gen.len_cnt_reg[7] ;
  input m_axi_gmem1_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input burst_valid;

  wire [3:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_NS_fsm128_out;
  wire ap_clk;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [1:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_8 ;
  wire \dout_buf[10]_i_1_n_8 ;
  wire \dout_buf[11]_i_1_n_8 ;
  wire \dout_buf[12]_i_1_n_8 ;
  wire \dout_buf[13]_i_1_n_8 ;
  wire \dout_buf[14]_i_1_n_8 ;
  wire \dout_buf[15]_i_1_n_8 ;
  wire \dout_buf[16]_i_1_n_8 ;
  wire \dout_buf[17]_i_1_n_8 ;
  wire \dout_buf[18]_i_1_n_8 ;
  wire \dout_buf[19]_i_1_n_8 ;
  wire \dout_buf[1]_i_1_n_8 ;
  wire \dout_buf[20]_i_1_n_8 ;
  wire \dout_buf[21]_i_1_n_8 ;
  wire \dout_buf[22]_i_1_n_8 ;
  wire \dout_buf[23]_i_1_n_8 ;
  wire \dout_buf[24]_i_1_n_8 ;
  wire \dout_buf[25]_i_1_n_8 ;
  wire \dout_buf[26]_i_1_n_8 ;
  wire \dout_buf[27]_i_1_n_8 ;
  wire \dout_buf[28]_i_1_n_8 ;
  wire \dout_buf[29]_i_1_n_8 ;
  wire \dout_buf[2]_i_1_n_8 ;
  wire \dout_buf[30]_i_1_n_8 ;
  wire \dout_buf[31]_i_1_n_8 ;
  wire \dout_buf[32]_i_1_n_8 ;
  wire \dout_buf[33]_i_1_n_8 ;
  wire \dout_buf[34]_i_1_n_8 ;
  wire \dout_buf[35]_i_2_n_8 ;
  wire \dout_buf[3]_i_1_n_8 ;
  wire \dout_buf[4]_i_1_n_8 ;
  wire \dout_buf[5]_i_1_n_8 ;
  wire \dout_buf[6]_i_1_n_8 ;
  wire \dout_buf[7]_i_1_n_8 ;
  wire \dout_buf[8]_i_1_n_8 ;
  wire \dout_buf[9]_i_1_n_8 ;
  wire dout_valid_i_1__0_n_8;
  wire [7:0]edge_val_1_i_reg_1318;
  wire empty_n_i_1_n_8;
  wire empty_n_i_2__1_n_8;
  wire empty_n_i_3__1_n_8;
  wire empty_n_reg_n_8;
  wire [31:0]\fourWide_fu_178_reg[31] ;
  wire full_n_i_1__3_n_8;
  wire full_n_i_2__9_n_8;
  wire full_n_i_3__1_n_8;
  wire gmem1_AWREADY;
  wire [31:0]gmem1_WDATA;
  wire gmem1_WREADY;
  wire [15:0]i1_reg_335_reg;
  wire \i5_reg_462_reg[0] ;
  wire [0:0]\i_reg_324_reg[0] ;
  wire [0:0]\i_reg_324_reg[10] ;
  wire [10:0]\i_reg_324_reg[10]_0 ;
  wire \j6_reg_473_reg[2] ;
  wire m_axi_gmem1_WREADY;
  wire mem_reg_0;
  wire mem_reg_i_41_n_8;
  wire mem_reg_i_42_n_8;
  wire mem_reg_i_43_n_8;
  wire mem_reg_i_44_n_8;
  wire mem_reg_i_45_n_8;
  wire mem_reg_i_46_n_8;
  wire mem_reg_i_48_n_8;
  wire mem_reg_i_51_n_8;
  wire mem_reg_i_52_n_8;
  wire mem_reg_i_54_n_8;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire \q_reg[0] ;
  wire [35:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire \q_tmp_reg[0]_3 ;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__1_n_8;
  wire show_ahead_i_3_n_8;
  wire show_ahead_i_4_n_8;
  wire [1:0]tmp_11_fu_960_p1;
  wire usedw19_out;
  wire \usedw[0]_i_1__0_n_8 ;
  wire \usedw[4]_i_3__0_n_8 ;
  wire \usedw[4]_i_4__0_n_8 ;
  wire \usedw[4]_i_5__0_n_8 ;
  wire \usedw[4]_i_6_n_8 ;
  wire \usedw[7]_i_1__0_n_8 ;
  wire \usedw[7]_i_3_n_8 ;
  wire \usedw[7]_i_4__0_n_8 ;
  wire \usedw[7]_i_5__0_n_8 ;
  wire \usedw_reg[4]_i_1_n_10 ;
  wire \usedw_reg[4]_i_1_n_11 ;
  wire \usedw_reg[4]_i_1_n_12 ;
  wire \usedw_reg[4]_i_1_n_13 ;
  wire \usedw_reg[4]_i_1_n_14 ;
  wire \usedw_reg[4]_i_1_n_15 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_2_n_10 ;
  wire \usedw_reg[7]_i_2_n_11 ;
  wire \usedw_reg[7]_i_2_n_13 ;
  wire \usedw_reg[7]_i_2_n_14 ;
  wire \usedw_reg[7]_i_2_n_15 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_8 ;
  wire \waddr[1]_i_1__0_n_8 ;
  wire \waddr[2]_i_1__0_n_8 ;
  wire \waddr[3]_i_1__0_n_8 ;
  wire \waddr[4]_i_1__1_n_8 ;
  wire \waddr[5]_i_1__0_n_8 ;
  wire \waddr[6]_i_1__0_n_8 ;
  wire \waddr[6]_i_2__0_n_8 ;
  wire \waddr[7]_i_2__0_n_8 ;
  wire \waddr[7]_i_3__1_n_8 ;
  wire \waddr[7]_i_4__0_n_8 ;
  wire \waddr[7]_i_5_n_8 ;
  wire \waddr[7]_i_6_n_8 ;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[3]),
        .I1(gmem1_WREADY),
        .I2(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFF0010101010)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg),
        .I1(gmem1_WREADY),
        .I2(Q[5]),
        .I3(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I4(gmem1_AWREADY),
        .I5(Q[4]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Q[5]),
        .I1(gmem1_WREADY),
        .I2(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(Q[6]),
        .I1(gmem1_WREADY),
        .I2(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\i_reg_324_reg[10]_0 [9]),
        .I1(\i_reg_324_reg[10]_0 [4]),
        .I2(\i_reg_324_reg[10]_0 [0]),
        .I3(\i_reg_324_reg[10]_0 [1]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\i_reg_324_reg[10]_0 [5]),
        .I1(\i_reg_324_reg[10]_0 [3]),
        .I2(\i_reg_324_reg[10]_0 [2]),
        .I3(\i_reg_324_reg[10]_0 [6]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h1011000000000000)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg[7] [1]),
        .I1(\bus_equal_gen.len_cnt_reg[7] [0]),
        .I2(m_axi_gmem1_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(data_valid),
        .I5(burst_valid),
        .O(\q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_WREADY),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.araddr_buf[31]_i_1__0 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hBB3B0000)) 
    \dout_buf[35]_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_WREADY),
        .I4(empty_n_reg_n_8),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_8 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_8),
        .I1(m_axi_gmem1_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(data_valid),
        .I4(burst_valid),
        .O(dout_valid_i_1__0_n_8));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_8),
        .Q(data_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_8),
        .I1(usedw_reg__0[4]),
        .I2(empty_n_i_3__1_n_8),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_8),
        .O(empty_n_i_1_n_8));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__1
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(empty_n_i_2__1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[0]),
        .I4(usedw_reg__0[1]),
        .O(empty_n_i_3__1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_8),
        .Q(empty_n_reg_n_8),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__9_n_8),
        .I2(gmem1_WREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1__3_n_8));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__9
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .I4(full_n_i_3__1_n_8),
        .O(full_n_i_2__9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__1_n_8));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_8),
        .Q(gmem1_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \i1_reg_335[0]_i_2 
       (.I0(gmem1_WREADY),
        .I1(ap_reg_ioackin_gmem1_WREADY_reg),
        .I2(\q_tmp_reg[0]_0 ),
        .O(ap_NS_fsm128_out));
  LUT6 #(
    .INIT(64'h000000E000000000)) 
    \i5_reg_462[20]_i_2 
       (.I0(gmem1_WREADY),
        .I1(ap_reg_ioackin_gmem1_WREADY_reg),
        .I2(Q[7]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(tmp_11_fu_960_p1[1]),
        .I5(\j6_reg_473_reg[2] ),
        .O(\i5_reg_462_reg[0] ));
  LUT6 #(
    .INIT(64'h5757570000000000)) 
    \i_reg_324[10]_i_1 
       (.I0(\q_tmp_reg[0]_3 ),
        .I1(gmem1_WREADY),
        .I2(ap_reg_ioackin_gmem1_WREADY_reg),
        .I3(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I4(gmem1_AWREADY),
        .I5(Q[0]),
        .O(\i_reg_324_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \i_reg_324[10]_i_2 
       (.I0(\q_tmp_reg[0]_3 ),
        .I1(gmem1_WREADY),
        .I2(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(\i_reg_324_reg[10] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(gmem1_WDATA[15:0]),
        .DIBDI(gmem1_WDATA[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem1_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({mem_reg_i_41_n_8,mem_reg_i_41_n_8,mem_reg_i_41_n_8,mem_reg_i_41_n_8}));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_10__1
       (.I0(\fourWide_fu_178_reg[31] [14]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_11__1
       (.I0(\fourWide_fu_178_reg[31] [13]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[13]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_12__1
       (.I0(\fourWide_fu_178_reg[31] [12]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[12]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_13__1
       (.I0(\fourWide_fu_178_reg[31] [11]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[11]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_14__0
       (.I0(\fourWide_fu_178_reg[31] [10]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[10]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_15
       (.I0(\fourWide_fu_178_reg[31] [9]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[9]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_16
       (.I0(\fourWide_fu_178_reg[31] [8]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[8]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    mem_reg_i_17
       (.I0(\fourWide_fu_178_reg[31] [7]),
        .I1(mem_reg_i_46_n_8),
        .I2(edge_val_1_i_reg_1318[7]),
        .I3(Q[6]),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[7]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    mem_reg_i_18
       (.I0(\fourWide_fu_178_reg[31] [6]),
        .I1(mem_reg_i_46_n_8),
        .I2(edge_val_1_i_reg_1318[6]),
        .I3(Q[6]),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[6]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    mem_reg_i_19
       (.I0(\fourWide_fu_178_reg[31] [5]),
        .I1(mem_reg_i_46_n_8),
        .I2(edge_val_1_i_reg_1318[5]),
        .I3(Q[6]),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[5]));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(mem_reg_i_42_n_8),
        .I2(mem_reg_i_43_n_8),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(rnext[7]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    mem_reg_i_20
       (.I0(\fourWide_fu_178_reg[31] [4]),
        .I1(mem_reg_i_46_n_8),
        .I2(edge_val_1_i_reg_1318[4]),
        .I3(Q[6]),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[4]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    mem_reg_i_21
       (.I0(\fourWide_fu_178_reg[31] [3]),
        .I1(mem_reg_i_46_n_8),
        .I2(edge_val_1_i_reg_1318[3]),
        .I3(Q[6]),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[3]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    mem_reg_i_22
       (.I0(\fourWide_fu_178_reg[31] [2]),
        .I1(mem_reg_i_46_n_8),
        .I2(edge_val_1_i_reg_1318[2]),
        .I3(Q[6]),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[2]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    mem_reg_i_23
       (.I0(\fourWide_fu_178_reg[31] [1]),
        .I1(mem_reg_i_46_n_8),
        .I2(edge_val_1_i_reg_1318[1]),
        .I3(Q[6]),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[1]));
  LUT5 #(
    .INIT(32'h8888B888)) 
    mem_reg_i_24
       (.I0(\fourWide_fu_178_reg[31] [0]),
        .I1(mem_reg_i_46_n_8),
        .I2(edge_val_1_i_reg_1318[0]),
        .I3(Q[6]),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[0]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_25
       (.I0(\fourWide_fu_178_reg[31] [31]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[31]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_26
       (.I0(\fourWide_fu_178_reg[31] [30]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[30]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_27
       (.I0(\fourWide_fu_178_reg[31] [29]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[29]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_28
       (.I0(\fourWide_fu_178_reg[31] [28]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[28]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_29
       (.I0(\fourWide_fu_178_reg[31] [27]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[27]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2__0
       (.I0(pop),
        .I1(mem_reg_i_42_n_8),
        .I2(raddr[6]),
        .I3(mem_reg_i_43_n_8),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_30
       (.I0(\fourWide_fu_178_reg[31] [26]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[26]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_31
       (.I0(\fourWide_fu_178_reg[31] [25]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[25]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_32
       (.I0(\fourWide_fu_178_reg[31] [24]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[24]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_33
       (.I0(\fourWide_fu_178_reg[31] [23]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[23]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_34
       (.I0(\fourWide_fu_178_reg[31] [22]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[22]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_35
       (.I0(\fourWide_fu_178_reg[31] [21]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[21]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_36
       (.I0(\fourWide_fu_178_reg[31] [20]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[20]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_37
       (.I0(\fourWide_fu_178_reg[31] [19]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[19]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_38
       (.I0(\fourWide_fu_178_reg[31] [18]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[18]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_39
       (.I0(\fourWide_fu_178_reg[31] [17]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[17]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3__0
       (.I0(pop),
        .I1(mem_reg_i_42_n_8),
        .I2(raddr[5]),
        .I3(mem_reg_i_44_n_8),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_40
       (.I0(\fourWide_fu_178_reg[31] [16]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[16]));
  LUT6 #(
    .INIT(64'h5554555555555555)) 
    mem_reg_i_41
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg),
        .I1(\q_tmp_reg[0]_3 ),
        .I2(Q[6]),
        .I3(mem_reg_i_48_n_8),
        .I4(mem_reg_0),
        .I5(\q_tmp_reg[0]_0 ),
        .O(mem_reg_i_41_n_8));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_42
       (.I0(mem_reg_i_51_n_8),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(mem_reg_i_42_n_8));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_43
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_43_n_8));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_44
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_44_n_8));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_45
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_45_n_8));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    mem_reg_i_46
       (.I0(ap_reg_ioackin_gmem1_WREADY_reg),
        .I1(Q[7]),
        .I2(tmp_11_fu_960_p1[0]),
        .I3(tmp_11_fu_960_p1[1]),
        .I4(\j6_reg_473_reg[2] ),
        .O(mem_reg_i_46_n_8));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000000)) 
    mem_reg_i_47
       (.I0(\i_reg_324_reg[10]_0 [10]),
        .I1(\i_reg_324_reg[10]_0 [7]),
        .I2(\i_reg_324_reg[10]_0 [8]),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(Q[1]),
        .O(\q_tmp_reg[0]_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_48
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(mem_reg_i_48_n_8));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    mem_reg_i_49
       (.I0(\j6_reg_473_reg[2] ),
        .I1(tmp_11_fu_960_p1[1]),
        .I2(tmp_11_fu_960_p1[0]),
        .I3(Q[7]),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4__0
       (.I0(pop),
        .I1(mem_reg_i_42_n_8),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_45_n_8),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    mem_reg_i_50
       (.I0(mem_reg_i_52_n_8),
        .I1(\q_tmp_reg[0]_1 ),
        .I2(mem_reg_i_54_n_8),
        .I3(\q_tmp_reg[0]_2 ),
        .I4(Q[2]),
        .O(\q_tmp_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_51
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_51_n_8));
  LUT4 #(
    .INIT(16'hFFFD)) 
    mem_reg_i_52
       (.I0(i1_reg_335_reg[10]),
        .I1(i1_reg_335_reg[2]),
        .I2(i1_reg_335_reg[1]),
        .I3(i1_reg_335_reg[0]),
        .O(mem_reg_i_52_n_8));
  LUT4 #(
    .INIT(16'hFFEF)) 
    mem_reg_i_53
       (.I0(i1_reg_335_reg[6]),
        .I1(i1_reg_335_reg[14]),
        .I2(i1_reg_335_reg[15]),
        .I3(i1_reg_335_reg[9]),
        .O(\q_tmp_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    mem_reg_i_54
       (.I0(i1_reg_335_reg[7]),
        .I1(i1_reg_335_reg[13]),
        .I2(i1_reg_335_reg[8]),
        .I3(i1_reg_335_reg[3]),
        .O(mem_reg_i_54_n_8));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_55
       (.I0(i1_reg_335_reg[12]),
        .I1(i1_reg_335_reg[11]),
        .I2(i1_reg_335_reg[4]),
        .I3(i1_reg_335_reg[5]),
        .O(\q_tmp_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5__0
       (.I0(pop),
        .I1(mem_reg_i_42_n_8),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6__0
       (.I0(pop),
        .I1(mem_reg_i_42_n_8),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7__0
       (.I0(pop),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_42_n_8),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h47)) 
    mem_reg_i_8__0
       (.I0(pop),
        .I1(raddr[0]),
        .I2(mem_reg_i_42_n_8),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    mem_reg_i_9__1
       (.I0(\fourWide_fu_178_reg[31] [15]),
        .I1(\j6_reg_473_reg[2] ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(gmem1_WDATA[15]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(gmem1_WDATA[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    show_ahead_i_1__0
       (.I0(show_ahead_i_2__1_n_8),
        .I1(usedw_reg__0[4]),
        .I2(usedw_reg__0[5]),
        .I3(push),
        .I4(show_ahead_i_3_n_8),
        .I5(show_ahead_i_4_n_8),
        .O(show_ahead0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_2__1
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[1]),
        .O(show_ahead_i_2__1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    show_ahead_i_3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .O(show_ahead_i_3_n_8));
  LUT6 #(
    .INIT(64'h8AAA00AA7555FF55)) 
    show_ahead_i_4
       (.I0(empty_n_reg_n_8),
        .I1(m_axi_gmem1_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(data_valid),
        .I4(burst_valid),
        .I5(usedw_reg__0[0]),
        .O(show_ahead_i_4_n_8));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h2A222222AAAA2222)) 
    \usedw[4]_i_2 
       (.I0(push),
        .I1(empty_n_reg_n_8),
        .I2(m_axi_gmem1_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(data_valid),
        .I5(burst_valid),
        .O(usedw19_out));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__0_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__0_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__0_n_8 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(push),
        .O(\usedw[4]_i_6_n_8 ));
  LUT6 #(
    .INIT(64'h6565A565AAAAAAAA)) 
    \usedw[7]_i_1__0 
       (.I0(push),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem1_WREADY),
        .I5(empty_n_reg_n_8),
        .O(\usedw[7]_i_1__0_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4__0_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__0 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5__0_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_8 ),
        .D(\usedw[0]_i_1__0_n_8 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_8 ),
        .D(\usedw_reg[4]_i_1_n_15 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_8 ),
        .D(\usedw_reg[4]_i_1_n_14 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_8 ),
        .D(\usedw_reg[4]_i_1_n_13 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_8 ),
        .D(\usedw_reg[4]_i_1_n_12 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 ,\usedw_reg[4]_i_1_n_10 ,\usedw_reg[4]_i_1_n_11 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],usedw19_out}),
        .O({\usedw_reg[4]_i_1_n_12 ,\usedw_reg[4]_i_1_n_13 ,\usedw_reg[4]_i_1_n_14 ,\usedw_reg[4]_i_1_n_15 }),
        .S({\usedw[4]_i_3__0_n_8 ,\usedw[4]_i_4__0_n_8 ,\usedw[4]_i_5__0_n_8 ,\usedw[4]_i_6_n_8 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_8 ),
        .D(\usedw_reg[7]_i_2_n_15 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_8 ),
        .D(\usedw_reg[7]_i_2_n_14 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_8 ),
        .D(\usedw_reg[7]_i_2_n_13 ),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_8 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_10 ,\usedw_reg[7]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_13 ,\usedw_reg[7]_i_2_n_14 ,\usedw_reg[7]_i_2_n_15 }),
        .S({1'b0,\usedw[7]_i_3_n_8 ,\usedw[7]_i_4__0_n_8 ,\usedw[7]_i_5__0_n_8 }));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_8 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_8 ));
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    \waddr[7]_i_1__0 
       (.I0(gmem1_WREADY),
        .I1(\q_tmp_reg[0]_0 ),
        .I2(\waddr[7]_i_3__1_n_8 ),
        .I3(\q_tmp_reg[0]_3 ),
        .I4(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_4__0_n_8 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_5_n_8 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF20)) 
    \waddr[7]_i_3__1 
       (.I0(Q[7]),
        .I1(\waddr[7]_i_6_n_8 ),
        .I2(\j6_reg_473_reg[2] ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\waddr[7]_i_3__1_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_8 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_5 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_5_n_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \waddr[7]_i_6 
       (.I0(tmp_11_fu_960_p1[1]),
        .I1(tmp_11_fu_960_p1[0]),
        .O(\waddr[7]_i_6_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_8 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_8 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_8 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_8 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_8 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_8 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_8 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_8 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0
   (m_axi_gmem1_RREADY,
    beat_valid,
    E,
    \bus_equal_gen.rdata_valid_t_reg ,
    Q,
    ap_clk,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    SR,
    ap_rst_n,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t);
  output m_axi_gmem1_RREADY;
  output beat_valid;
  output [0:0]E;
  output \bus_equal_gen.rdata_valid_t_reg ;
  output [8:0]Q;
  input ap_clk;
  input [31:0]m_axi_gmem1_RDATA;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RLAST;
  input m_axi_gmem1_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;

  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire \dout_buf[0]_i_1_n_8 ;
  wire \dout_buf[1]_i_1_n_8 ;
  wire \dout_buf[2]_i_1_n_8 ;
  wire \dout_buf[34]_i_2_n_8 ;
  wire \dout_buf[3]_i_1_n_8 ;
  wire \dout_buf[4]_i_1_n_8 ;
  wire \dout_buf[5]_i_1_n_8 ;
  wire \dout_buf[6]_i_1_n_8 ;
  wire \dout_buf[7]_i_1_n_8 ;
  wire dout_valid_i_1__1_n_8;
  wire empty_n_i_1_n_8;
  wire empty_n_i_2__2_n_8;
  wire empty_n_i_3__2_n_8;
  wire empty_n_reg_n_8;
  wire full_n_i_1__4_n_8;
  wire full_n_i_2__10_n_8;
  wire full_n_i_3__2_n_8;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire mem_reg_i_10__0_n_8;
  wire mem_reg_i_11__0_n_8;
  wire mem_reg_i_12__0_n_8;
  wire mem_reg_i_13__0_n_8;
  wire mem_reg_i_9__0_n_8;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire mem_reg_n_38;
  wire mem_reg_n_39;
  wire mem_reg_n_40;
  wire mem_reg_n_41;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_8_[0] ;
  wire \q_tmp_reg_n_8_[1] ;
  wire \q_tmp_reg_n_8_[2] ;
  wire \q_tmp_reg_n_8_[34] ;
  wire \q_tmp_reg_n_8_[3] ;
  wire \q_tmp_reg_n_8_[4] ;
  wire \q_tmp_reg_n_8_[5] ;
  wire \q_tmp_reg_n_8_[6] ;
  wire \q_tmp_reg_n_8_[7] ;
  wire \raddr_reg_n_8_[0] ;
  wire \raddr_reg_n_8_[1] ;
  wire \raddr_reg_n_8_[2] ;
  wire \raddr_reg_n_8_[3] ;
  wire \raddr_reg_n_8_[4] ;
  wire \raddr_reg_n_8_[5] ;
  wire \raddr_reg_n_8_[6] ;
  wire \raddr_reg_n_8_[7] ;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_8;
  wire show_ahead_reg_n_8;
  wire usedw19_out;
  wire \usedw[0]_i_1__1_n_8 ;
  wire \usedw[4]_i_3_n_8 ;
  wire \usedw[4]_i_4_n_8 ;
  wire \usedw[4]_i_5_n_8 ;
  wire \usedw[4]_i_6__0_n_8 ;
  wire \usedw[7]_i_1__1_n_8 ;
  wire \usedw[7]_i_3__0_n_8 ;
  wire \usedw[7]_i_4_n_8 ;
  wire \usedw[7]_i_5_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_10 ;
  wire \usedw_reg[4]_i_1__0_n_11 ;
  wire \usedw_reg[4]_i_1__0_n_12 ;
  wire \usedw_reg[4]_i_1__0_n_13 ;
  wire \usedw_reg[4]_i_1__0_n_14 ;
  wire \usedw_reg[4]_i_1__0_n_15 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[7]_i_2__0_n_10 ;
  wire \usedw_reg[7]_i_2__0_n_11 ;
  wire \usedw_reg[7]_i_2__0_n_13 ;
  wire \usedw_reg[7]_i_2__0_n_14 ;
  wire \usedw_reg[7]_i_2__0_n_15 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__1_n_8 ;
  wire \waddr[1]_i_1__1_n_8 ;
  wire \waddr[2]_i_1__1_n_8 ;
  wire \waddr[3]_i_1__1_n_8 ;
  wire \waddr[4]_i_1__2_n_8 ;
  wire \waddr[5]_i_1__1_n_8 ;
  wire \waddr[6]_i_1__1_n_8 ;
  wire \waddr[6]_i_2__1_n_8 ;
  wire \waddr[7]_i_2__1_n_8 ;
  wire \waddr[7]_i_3__0_n_8 ;
  wire \waddr[7]_i_4__1_n_8 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[7]_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_8_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[0]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_8_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[1]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_8_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[2]_i_1_n_8 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \dout_buf[34]_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_8),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_8_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[34]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_8_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[3]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_8_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[4]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_8_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[5]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_8_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[6]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_8_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_8),
        .O(\dout_buf[7]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_8 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_8 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_8 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_8 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_8 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_8 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_8 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_8 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_8 ),
        .Q(Q[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    dout_valid_i_1__1
       (.I0(empty_n_reg_n_8),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(dout_valid_i_1__1_n_8));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_8),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_8),
        .I1(usedw_reg__0[4]),
        .I2(empty_n_i_3__2_n_8),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_8),
        .O(empty_n_i_1_n_8));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(empty_n_i_2__2_n_8));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[0]),
        .I4(usedw_reg__0[1]),
        .O(empty_n_i_3__2_n_8));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_8),
        .Q(empty_n_reg_n_8),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_8),
        .I2(full_n_i_3__2_n_8),
        .I3(m_axi_gmem1_RVALID),
        .I4(m_axi_gmem1_RREADY),
        .I5(pop),
        .O(full_n_i_1__4_n_8));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__10
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(usedw_reg__0[5]),
        .I3(usedw_reg__0[4]),
        .O(full_n_i_2__10_n_8));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__2_n_8));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_8),
        .Q(m_axi_gmem1_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_gmem1_RDATA[15:0]),
        .DIBDI(m_axi_gmem1_RDATA[31:16]),
        .DIPADIP(m_axi_gmem1_RRESP),
        .DIPBDIP({1'b1,m_axi_gmem1_RLAST}),
        .DOADO({mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15,q_buf[7:0]}),
        .DOBDO({mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31,mem_reg_n_32,mem_reg_n_33,mem_reg_n_34,mem_reg_n_35,mem_reg_n_36,mem_reg_n_37,mem_reg_n_38,mem_reg_n_39}),
        .DOPADOP({mem_reg_n_40,mem_reg_n_41}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem1_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID}));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_10__0
       (.I0(\raddr_reg_n_8_[5] ),
        .I1(\raddr_reg_n_8_[3] ),
        .I2(\raddr_reg_n_8_[1] ),
        .I3(\raddr_reg_n_8_[0] ),
        .I4(\raddr_reg_n_8_[2] ),
        .I5(\raddr_reg_n_8_[4] ),
        .O(mem_reg_i_10__0_n_8));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_11__0
       (.I0(\raddr_reg_n_8_[4] ),
        .I1(\raddr_reg_n_8_[2] ),
        .I2(\raddr_reg_n_8_[0] ),
        .I3(\raddr_reg_n_8_[1] ),
        .I4(\raddr_reg_n_8_[3] ),
        .O(mem_reg_i_11__0_n_8));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_12__0
       (.I0(\raddr_reg_n_8_[1] ),
        .I1(\raddr_reg_n_8_[0] ),
        .O(mem_reg_i_12__0_n_8));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_13__0
       (.I0(\raddr_reg_n_8_[7] ),
        .I1(\raddr_reg_n_8_[6] ),
        .I2(\raddr_reg_n_8_[0] ),
        .I3(\raddr_reg_n_8_[1] ),
        .O(mem_reg_i_13__0_n_8));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_8),
        .I2(mem_reg_i_10__0_n_8),
        .I3(\raddr_reg_n_8_[6] ),
        .I4(\raddr_reg_n_8_[7] ),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_8),
        .I2(\raddr_reg_n_8_[6] ),
        .I3(mem_reg_i_10__0_n_8),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_8),
        .I2(\raddr_reg_n_8_[5] ),
        .I3(mem_reg_i_11__0_n_8),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_8),
        .I2(\raddr_reg_n_8_[4] ),
        .I3(\raddr_reg_n_8_[2] ),
        .I4(mem_reg_i_12__0_n_8),
        .I5(\raddr_reg_n_8_[3] ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_8),
        .I2(\raddr_reg_n_8_[3] ),
        .I3(\raddr_reg_n_8_[1] ),
        .I4(\raddr_reg_n_8_[0] ),
        .I5(\raddr_reg_n_8_[2] ),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6__1
       (.I0(pop),
        .I1(mem_reg_i_9__0_n_8),
        .I2(\raddr_reg_n_8_[2] ),
        .I3(\raddr_reg_n_8_[0] ),
        .I4(\raddr_reg_n_8_[1] ),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7__1
       (.I0(pop),
        .I1(\raddr_reg_n_8_[1] ),
        .I2(\raddr_reg_n_8_[0] ),
        .I3(mem_reg_i_9__0_n_8),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h755500007555FFFF)) 
    mem_reg_i_8__1
       (.I0(empty_n_reg_n_8),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .I4(\raddr_reg_n_8_[0] ),
        .I5(mem_reg_i_9__0_n_8),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_9__0
       (.I0(mem_reg_i_13__0_n_8),
        .I1(\raddr_reg_n_8_[2] ),
        .I2(\raddr_reg_n_8_[3] ),
        .I3(\raddr_reg_n_8_[4] ),
        .I4(\raddr_reg_n_8_[5] ),
        .I5(pop),
        .O(mem_reg_i_9__0_n_8));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[0]),
        .Q(\q_tmp_reg_n_8_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[1]),
        .Q(\q_tmp_reg_n_8_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[2]),
        .Q(\q_tmp_reg_n_8_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RLAST),
        .Q(\q_tmp_reg_n_8_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[3]),
        .Q(\q_tmp_reg_n_8_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[4]),
        .Q(\q_tmp_reg_n_8_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[5]),
        .Q(\q_tmp_reg_n_8_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[6]),
        .Q(\q_tmp_reg_n_8_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem1_RDATA[7]),
        .Q(\q_tmp_reg_n_8_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_8_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_8_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_8_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_8_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_8_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_8_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_8_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_8_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__1
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[1]),
        .I3(show_ahead_i_2__0_n_8),
        .I4(usedw_reg__0[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2__0
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .I2(m_axi_gmem1_RREADY),
        .I3(m_axi_gmem1_RVALID),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[7]),
        .O(show_ahead_i_2__0_n_8));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_8),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h0888080808080808)) 
    \usedw[4]_i_2__0 
       (.I0(m_axi_gmem1_RVALID),
        .I1(m_axi_gmem1_RREADY),
        .I2(empty_n_reg_n_8),
        .I3(rdata_ack_t),
        .I4(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I5(beat_valid),
        .O(usedw19_out));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(m_axi_gmem1_RREADY),
        .I3(m_axi_gmem1_RVALID),
        .O(\usedw[4]_i_6__0_n_8 ));
  LUT6 #(
    .INIT(64'h7777877788888888)) 
    \usedw[7]_i_1__1 
       (.I0(m_axi_gmem1_RREADY),
        .I1(m_axi_gmem1_RVALID),
        .I2(beat_valid),
        .I3(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .I5(empty_n_reg_n_8),
        .O(\usedw[7]_i_1__1_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3__0_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_8 ),
        .D(\usedw[0]_i_1__1_n_8 ),
        .Q(usedw_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_8 ),
        .D(\usedw_reg[4]_i_1__0_n_15 ),
        .Q(usedw_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_8 ),
        .D(\usedw_reg[4]_i_1__0_n_14 ),
        .Q(usedw_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_8 ),
        .D(\usedw_reg[4]_i_1__0_n_13 ),
        .Q(usedw_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_8 ),
        .D(\usedw_reg[4]_i_1__0_n_12 ),
        .Q(usedw_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 ,\usedw_reg[4]_i_1__0_n_10 ,\usedw_reg[4]_i_1__0_n_11 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],usedw19_out}),
        .O({\usedw_reg[4]_i_1__0_n_12 ,\usedw_reg[4]_i_1__0_n_13 ,\usedw_reg[4]_i_1__0_n_14 ,\usedw_reg[4]_i_1__0_n_15 }),
        .S({\usedw[4]_i_3_n_8 ,\usedw[4]_i_4_n_8 ,\usedw[4]_i_5_n_8 ,\usedw[4]_i_6__0_n_8 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_8 ),
        .D(\usedw_reg[7]_i_2__0_n_15 ),
        .Q(usedw_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_8 ),
        .D(\usedw_reg[7]_i_2__0_n_14 ),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_8 ),
        .D(\usedw_reg[7]_i_2__0_n_13 ),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__0 
       (.CI(\usedw_reg[4]_i_1__0_n_8 ),
        .CO({\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__0_n_10 ,\usedw_reg[7]_i_2__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED [3],\usedw_reg[7]_i_2__0_n_13 ,\usedw_reg[7]_i_2__0_n_14 ,\usedw_reg[7]_i_2__0_n_15 }),
        .S({1'b0,\usedw[7]_i_3__0_n_8 ,\usedw[7]_i_4_n_8 ,\usedw[7]_i_5_n_8 }));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__2_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__1_n_8 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__1_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__1 
       (.I0(m_axi_gmem1_RREADY),
        .I1(m_axi_gmem1_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__1 
       (.I0(\waddr[7]_i_3__0_n_8 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__1_n_8 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__1_n_8 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_8 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_8 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_8 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_8 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_8 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_8 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_8 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_8 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__1_n_8 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    \bus_equal_gen.len_cnt_reg[7] ,
    in,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    E,
    \bus_equal_gen.WLAST_Dummy_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    \could_multi_bursts.next_loop ,
    invalid_len_event_reg2,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    \bus_equal_gen.len_cnt_reg[5] ,
    data_valid,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem1_WREADY,
    \could_multi_bursts.loop_cnt_reg[5] ,
    m_axi_gmem1_WLAST);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  output [3:0]in;
  output \could_multi_bursts.awlen_buf_reg[3] ;
  output \could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [0:0]E;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [9:0]Q;
  input \could_multi_bursts.next_loop ;
  input invalid_len_event_reg2;
  input \bus_equal_gen.len_cnt_reg[7]_0 ;
  input [5:0]\bus_equal_gen.len_cnt_reg[5] ;
  input data_valid;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input m_axi_gmem1_WREADY;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input m_axi_gmem1_WLAST;

  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_8 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [5:0]\bus_equal_gen.len_cnt_reg[5] ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \bus_equal_gen.len_cnt_reg[7]_0 ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire data_valid;
  wire data_vld_i_1__2_n_8;
  wire data_vld_reg_n_8;
  wire fifo_burst_ready;
  wire full_n_i_1__5_n_8;
  wire full_n_i_2__8_n_8;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire \mem_reg[4][0]_srl5_n_8 ;
  wire \mem_reg[4][1]_srl5_n_8 ;
  wire \mem_reg[4][2]_srl5_n_8 ;
  wire \mem_reg[4][3]_srl5_n_8 ;
  wire next_burst;
  wire p_10_in;
  wire pop0;
  wire \pout[0]_i_1_n_8 ;
  wire \pout[1]_i_1_n_8 ;
  wire \pout[2]_i_1_n_8 ;
  wire \pout_reg_n_8_[0] ;
  wire \pout_reg_n_8_[1] ;
  wire \pout_reg_n_8_[2] ;
  wire push;
  wire [3:0]q;

  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(next_burst),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(m_axi_gmem1_WREADY),
        .I3(m_axi_gmem1_WLAST),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg[7]_0 ),
        .I1(\bus_equal_gen.len_cnt_reg[5] [2]),
        .I2(q[2]),
        .I3(\bus_equal_gen.len_cnt_reg[5] [1]),
        .I4(q[1]),
        .I5(\bus_equal_gen.WLAST_Dummy_i_4_n_8 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(q[3]),
        .I1(\bus_equal_gen.len_cnt_reg[5] [3]),
        .I2(q[0]),
        .I3(\bus_equal_gen.len_cnt_reg[5] [0]),
        .I4(\bus_equal_gen.len_cnt_reg[5] [4]),
        .I5(\bus_equal_gen.len_cnt_reg[5] [5]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_8 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .I3(m_axi_gmem1_WREADY),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(Q[3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(Q[8]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I2(Q[7]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(Q[9]),
        .O(\could_multi_bursts.awlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(Q[5]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(Q[4]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(Q[6]),
        .O(\could_multi_bursts.awlen_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_8_[0] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[2] ),
        .I3(p_10_in),
        .I4(push),
        .I5(data_vld_reg_n_8),
        .O(data_vld_i_1__2_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_8),
        .Q(data_vld_reg_n_8),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__2
       (.I0(next_burst),
        .I1(burst_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_8),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFDDDDDFFFDDDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_2__8_n_8),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_burst_ready),
        .I5(invalid_len_event_reg2),
        .O(full_n_i_1__5_n_8));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_2__8
       (.I0(\pout_reg_n_8_[1] ),
        .I1(\pout_reg_n_8_[0] ),
        .I2(\pout_reg_n_8_[2] ),
        .I3(data_vld_reg_n_8),
        .O(full_n_i_2__8_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_8),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_8 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_burst_ready),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_8 ));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_10_in),
        .I1(data_vld_reg_n_8),
        .I2(push),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\pout_reg_n_8_[2] ),
        .I5(\pout_reg_n_8_[0] ),
        .O(\pout[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hCCC2CCC23CCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_8),
        .I5(p_10_in),
        .O(\pout[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAAA8AAA86AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_8),
        .I5(p_10_in),
        .O(\pout[2]_i_1_n_8 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \pout[2]_i_2__1 
       (.I0(next_burst),
        .I1(burst_valid),
        .I2(data_vld_reg_n_8),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_8 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_8 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_8 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_8 ),
        .Q(q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    \align_len_reg[31] ,
    invalid_len_event_reg,
    E,
    next_wreq,
    D,
    \align_len_reg[22] ,
    S,
    \align_len_reg[18] ,
    \align_len_reg[14] ,
    \align_len_reg[9] ,
    \align_len_reg[31]_0 ,
    \align_len_reg[31]_1 ,
    \sect_cnt_reg[0] ,
    SR,
    pop0,
    ap_clk,
    p_26_in,
    \sect_cnt_reg[18] ,
    wreq_handling_reg,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[19] ,
    fifo_wreq_valid_buf_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31] ,
    \data_p1_reg[45] );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]\align_len_reg[31] ;
  output invalid_len_event_reg;
  output [0:0]E;
  output next_wreq;
  output [19:0]D;
  output [41:0]\align_len_reg[22] ;
  output [3:0]S;
  output [2:0]\align_len_reg[18] ;
  output [2:0]\align_len_reg[14] ;
  output [1:0]\align_len_reg[9] ;
  output [3:0]\align_len_reg[31]_0 ;
  output [2:0]\align_len_reg[31]_1 ;
  output [0:0]\sect_cnt_reg[0] ;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input p_26_in;
  input [0:0]\sect_cnt_reg[18] ;
  input wreq_handling_reg;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_wreq_valid_buf_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [33:0]\data_p1_reg[45] ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [2:0]\align_len_reg[14] ;
  wire [2:0]\align_len_reg[18] ;
  wire [41:0]\align_len_reg[22] ;
  wire [0:0]\align_len_reg[31] ;
  wire [3:0]\align_len_reg[31]_0 ;
  wire [2:0]\align_len_reg[31]_1 ;
  wire [1:0]\align_len_reg[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:0]\data_p1_reg[45] ;
  wire data_vld_i_1__3_n_8;
  wire data_vld_reg_n_8;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__6_n_8;
  wire full_n_i_2__3_n_8;
  wire invalid_len_event_i_2_n_8;
  wire invalid_len_event_i_3_n_8;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_8 ;
  wire \mem_reg[4][10]_srl5_n_8 ;
  wire \mem_reg[4][11]_srl5_n_8 ;
  wire \mem_reg[4][12]_srl5_n_8 ;
  wire \mem_reg[4][13]_srl5_n_8 ;
  wire \mem_reg[4][14]_srl5_n_8 ;
  wire \mem_reg[4][15]_srl5_n_8 ;
  wire \mem_reg[4][16]_srl5_n_8 ;
  wire \mem_reg[4][17]_srl5_n_8 ;
  wire \mem_reg[4][18]_srl5_n_8 ;
  wire \mem_reg[4][19]_srl5_n_8 ;
  wire \mem_reg[4][1]_srl5_n_8 ;
  wire \mem_reg[4][20]_srl5_n_8 ;
  wire \mem_reg[4][21]_srl5_n_8 ;
  wire \mem_reg[4][22]_srl5_n_8 ;
  wire \mem_reg[4][23]_srl5_n_8 ;
  wire \mem_reg[4][24]_srl5_n_8 ;
  wire \mem_reg[4][25]_srl5_n_8 ;
  wire \mem_reg[4][26]_srl5_n_8 ;
  wire \mem_reg[4][27]_srl5_n_8 ;
  wire \mem_reg[4][28]_srl5_n_8 ;
  wire \mem_reg[4][29]_srl5_n_8 ;
  wire \mem_reg[4][2]_srl5_n_8 ;
  wire \mem_reg[4][32]_srl5_n_8 ;
  wire \mem_reg[4][39]_srl5_n_8 ;
  wire \mem_reg[4][3]_srl5_n_8 ;
  wire \mem_reg[4][40]_srl5_n_8 ;
  wire \mem_reg[4][41]_srl5_n_8 ;
  wire \mem_reg[4][42]_srl5_n_8 ;
  wire \mem_reg[4][45]_srl5_n_8 ;
  wire \mem_reg[4][47]_srl5_n_8 ;
  wire \mem_reg[4][48]_srl5_n_8 ;
  wire \mem_reg[4][49]_srl5_n_8 ;
  wire \mem_reg[4][4]_srl5_n_8 ;
  wire \mem_reg[4][50]_srl5_n_8 ;
  wire \mem_reg[4][51]_srl5_n_8 ;
  wire \mem_reg[4][52]_srl5_n_8 ;
  wire \mem_reg[4][5]_srl5_n_8 ;
  wire \mem_reg[4][6]_srl5_n_8 ;
  wire \mem_reg[4][7]_srl5_n_8 ;
  wire \mem_reg[4][8]_srl5_n_8 ;
  wire \mem_reg[4][9]_srl5_n_8 ;
  wire next_wreq;
  wire p_26_in;
  wire pop0;
  wire \pout[0]_i_1_n_8 ;
  wire \pout[1]_i_1_n_8 ;
  wire \pout[2]_i_1_n_8 ;
  wire \pout_reg_n_8_[0] ;
  wire \pout_reg_n_8_[1] ;
  wire \pout_reg_n_8_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [0:0]\state_reg[0] ;
  wire wreq_handling_reg;

  LUT6 #(
    .INIT(64'h8F000000FFFFFFFF)) 
    \align_len[31]_i_1__1 
       (.I0(p_26_in),
        .I1(\sect_cnt_reg[18] ),
        .I2(wreq_handling_reg),
        .I3(invalid_len_event_reg),
        .I4(fifo_wreq_valid),
        .I5(ap_rst_n),
        .O(\align_len_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_2__0 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_26_in),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_8_[0] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[2] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__3_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_8),
        .Q(data_vld_reg_n_8),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_8),
        .Q(fifo_wreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(p_26_in),
        .I3(\sect_cnt_reg[18] ),
        .I4(wreq_handling_reg),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_8),
        .I2(next_wreq),
        .I3(fifo_wreq_valid),
        .I4(data_vld_reg_n_8),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_1__6_n_8));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_8),
        .I1(\pout_reg_n_8_[2] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\state_reg[0] ),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_2__3_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_8),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\align_len_reg[22] [34]),
        .O(\align_len_reg[14] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\align_len_reg[22] [33]),
        .O(\align_len_reg[14] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\align_len_reg[22] [32]),
        .O(\align_len_reg[14] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\align_len_reg[22] [37]),
        .O(\align_len_reg[18] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\align_len_reg[22] [36]),
        .O(\align_len_reg[18] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\align_len_reg[22] [35]),
        .O(\align_len_reg[18] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\align_len_reg[22] [41]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\align_len_reg[22] [40]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\align_len_reg[22] [39]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\align_len_reg[22] [38]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\align_len_reg[22] [31]),
        .O(\align_len_reg[9] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\align_len_reg[22] [30]),
        .O(\align_len_reg[9] [0]));
  LUT5 #(
    .INIT(32'h00020000)) 
    invalid_len_event_i_1__0
       (.I0(invalid_len_event_i_2_n_8),
        .I1(\align_len_reg[22] [32]),
        .I2(\align_len_reg[22] [31]),
        .I3(\align_len_reg[22] [30]),
        .I4(invalid_len_event_i_3_n_8),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_2
       (.I0(\align_len_reg[22] [36]),
        .I1(\align_len_reg[22] [35]),
        .I2(\align_len_reg[22] [34]),
        .I3(\align_len_reg[22] [33]),
        .O(invalid_len_event_i_2_n_8));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    invalid_len_event_i_3
       (.I0(\align_len_reg[22] [37]),
        .I1(\align_len_reg[22] [38]),
        .I2(\align_len_reg[22] [39]),
        .I3(\align_len_reg[22] [40]),
        .I4(\align_len_reg[22] [41]),
        .I5(fifo_wreq_valid),
        .O(invalid_len_event_i_3_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(\end_addr_buf_reg[31] [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\align_len_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31] [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\end_addr_buf_reg[31] [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\align_len_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31] [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\end_addr_buf_reg[31] [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\align_len_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31] [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(\align_len_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31] [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\align_len_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31] [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\end_addr_buf_reg[31] [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(\align_len_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31] [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\end_addr_buf_reg[31] [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\align_len_reg[31]_0 [0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [0]),
        .Q(\mem_reg[4][0]_srl5_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [10]),
        .Q(\mem_reg[4][10]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [11]),
        .Q(\mem_reg[4][11]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [12]),
        .Q(\mem_reg[4][12]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [13]),
        .Q(\mem_reg[4][13]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [14]),
        .Q(\mem_reg[4][14]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [15]),
        .Q(\mem_reg[4][15]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [16]),
        .Q(\mem_reg[4][16]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [17]),
        .Q(\mem_reg[4][17]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [18]),
        .Q(\mem_reg[4][18]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [19]),
        .Q(\mem_reg[4][19]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [1]),
        .Q(\mem_reg[4][1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [20]),
        .Q(\mem_reg[4][20]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [21]),
        .Q(\mem_reg[4][21]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [22]),
        .Q(\mem_reg[4][22]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [23]),
        .Q(\mem_reg[4][23]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [24]),
        .Q(\mem_reg[4][24]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [25]),
        .Q(\mem_reg[4][25]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [26]),
        .Q(\mem_reg[4][26]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [27]),
        .Q(\mem_reg[4][27]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [28]),
        .Q(\mem_reg[4][28]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [29]),
        .Q(\mem_reg[4][29]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [2]),
        .Q(\mem_reg[4][2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [30]),
        .Q(\mem_reg[4][32]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [31]),
        .Q(\mem_reg[4][39]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [3]),
        .Q(\mem_reg[4][3]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [31]),
        .Q(\mem_reg[4][40]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [31]),
        .Q(\mem_reg[4][41]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [32]),
        .Q(\mem_reg[4][42]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][45]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][47]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][48]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][49]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [4]),
        .Q(\mem_reg[4][4]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][50]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][51]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [33]),
        .Q(\mem_reg[4][52]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [5]),
        .Q(\mem_reg[4][5]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [6]),
        .Q(\mem_reg[4][6]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [7]),
        .Q(\mem_reg[4][7]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [8]),
        .Q(\mem_reg[4][8]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[45] [9]),
        .Q(\mem_reg[4][9]_srl5_n_8 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_8),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\pout_reg_n_8_[2] ),
        .I5(\pout_reg_n_8_[0] ),
        .O(\pout[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_8 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_8 ),
        .Q(\align_len_reg[22] [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_8 ),
        .Q(\align_len_reg[22] [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_8 ),
        .Q(\align_len_reg[22] [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_8 ),
        .Q(\align_len_reg[22] [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_8 ),
        .Q(\align_len_reg[22] [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_8 ),
        .Q(\align_len_reg[22] [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_8 ),
        .Q(\align_len_reg[22] [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_8 ),
        .Q(\align_len_reg[22] [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_8 ),
        .Q(\align_len_reg[22] [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_8 ),
        .Q(\align_len_reg[22] [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_8 ),
        .Q(\align_len_reg[22] [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_8 ),
        .Q(\align_len_reg[22] [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_8 ),
        .Q(\align_len_reg[22] [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_8 ),
        .Q(\align_len_reg[22] [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_8 ),
        .Q(\align_len_reg[22] [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_8 ),
        .Q(\align_len_reg[22] [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_8 ),
        .Q(\align_len_reg[22] [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_8 ),
        .Q(\align_len_reg[22] [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_8 ),
        .Q(\align_len_reg[22] [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_8 ),
        .Q(\align_len_reg[22] [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_8 ),
        .Q(\align_len_reg[22] [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_8 ),
        .Q(\align_len_reg[22] [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_8 ),
        .Q(\align_len_reg[22] [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_8 ),
        .Q(\align_len_reg[22] [30]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_8 ),
        .Q(\align_len_reg[22] [31]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_8 ),
        .Q(\align_len_reg[22] [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_8 ),
        .Q(\align_len_reg[22] [32]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_8 ),
        .Q(\align_len_reg[22] [33]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_8 ),
        .Q(\align_len_reg[22] [34]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_8 ),
        .Q(\align_len_reg[22] [35]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_8 ),
        .Q(\align_len_reg[22] [36]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_8 ),
        .Q(\align_len_reg[22] [37]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_8 ),
        .Q(\align_len_reg[22] [38]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_8 ),
        .Q(\align_len_reg[22] [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_8 ),
        .Q(\align_len_reg[22] [39]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_8 ),
        .Q(\align_len_reg[22] [40]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_8 ),
        .Q(\align_len_reg[22] [41]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_8 ),
        .Q(\align_len_reg[22] [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_8 ),
        .Q(\align_len_reg[22] [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_8 ),
        .Q(\align_len_reg[22] [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_8 ),
        .Q(\align_len_reg[22] [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_8 ),
        .Q(\align_len_reg[22] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__0 
       (.I0(wreq_handling_reg),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(fifo_wreq_valid),
        .I3(p_26_in),
        .O(\sect_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_1
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    E,
    next_rreq,
    D,
    \could_multi_bursts.last_loop__10 ,
    S,
    \align_len_reg[22] ,
    \align_len_reg[18] ,
    \align_len_reg[14] ,
    \start_addr_reg[2] ,
    \start_addr_reg[2]_0 ,
    invalid_len_event0,
    \sect_cnt_reg[0] ,
    SR,
    pop0,
    ap_clk,
    rreq_handling_reg,
    \sect_cnt_reg[18] ,
    p_21_in,
    ap_rst_n,
    Q,
    O,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[0]_0 ,
    \sect_cnt_reg[19] ,
    fifo_rreq_valid_buf_reg,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \state_reg[0] ,
    \end_addr_buf_reg[31] ,
    \data_p1_reg[29] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [0:0]E;
  output next_rreq;
  output [19:0]D;
  output \could_multi_bursts.last_loop__10 ;
  output [3:0]S;
  output [37:0]\align_len_reg[22] ;
  output [2:0]\align_len_reg[18] ;
  output [0:0]\align_len_reg[14] ;
  output [3:0]\start_addr_reg[2] ;
  output [2:0]\start_addr_reg[2]_0 ;
  output invalid_len_event0;
  output [0:0]\sect_cnt_reg[0] ;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input rreq_handling_reg;
  input [0:0]\sect_cnt_reg[18] ;
  input p_21_in;
  input ap_rst_n;
  input [19:0]Q;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[0]_0 ;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_rreq_valid_buf_reg;
  input [5:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [29:0]\data_p1_reg[29] ;

  wire [19:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [19:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[14] ;
  wire [2:0]\align_len_reg[18] ;
  wire [37:0]\align_len_reg[22] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_8 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_8 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1__5_n_8;
  wire data_vld_reg_n_8;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__8_n_8;
  wire full_n_i_2__5_n_8;
  wire invalid_len_event0;
  wire invalid_len_event_i_2__0_n_8;
  wire \mem_reg[4][0]_srl5_n_8 ;
  wire \mem_reg[4][10]_srl5_n_8 ;
  wire \mem_reg[4][11]_srl5_n_8 ;
  wire \mem_reg[4][12]_srl5_n_8 ;
  wire \mem_reg[4][13]_srl5_n_8 ;
  wire \mem_reg[4][14]_srl5_n_8 ;
  wire \mem_reg[4][15]_srl5_n_8 ;
  wire \mem_reg[4][16]_srl5_n_8 ;
  wire \mem_reg[4][17]_srl5_n_8 ;
  wire \mem_reg[4][18]_srl5_n_8 ;
  wire \mem_reg[4][19]_srl5_n_8 ;
  wire \mem_reg[4][1]_srl5_n_8 ;
  wire \mem_reg[4][20]_srl5_n_8 ;
  wire \mem_reg[4][21]_srl5_n_8 ;
  wire \mem_reg[4][22]_srl5_n_8 ;
  wire \mem_reg[4][23]_srl5_n_8 ;
  wire \mem_reg[4][24]_srl5_n_8 ;
  wire \mem_reg[4][25]_srl5_n_8 ;
  wire \mem_reg[4][26]_srl5_n_8 ;
  wire \mem_reg[4][27]_srl5_n_8 ;
  wire \mem_reg[4][28]_srl5_n_8 ;
  wire \mem_reg[4][29]_srl5_n_8 ;
  wire \mem_reg[4][2]_srl5_n_8 ;
  wire \mem_reg[4][3]_srl5_n_8 ;
  wire \mem_reg[4][42]_srl5_n_8 ;
  wire \mem_reg[4][45]_srl5_n_8 ;
  wire \mem_reg[4][47]_srl5_n_8 ;
  wire \mem_reg[4][48]_srl5_n_8 ;
  wire \mem_reg[4][49]_srl5_n_8 ;
  wire \mem_reg[4][4]_srl5_n_8 ;
  wire \mem_reg[4][50]_srl5_n_8 ;
  wire \mem_reg[4][51]_srl5_n_8 ;
  wire \mem_reg[4][52]_srl5_n_8 ;
  wire \mem_reg[4][5]_srl5_n_8 ;
  wire \mem_reg[4][6]_srl5_n_8 ;
  wire \mem_reg[4][7]_srl5_n_8 ;
  wire \mem_reg[4][8]_srl5_n_8 ;
  wire \mem_reg[4][9]_srl5_n_8 ;
  wire next_rreq;
  wire p_21_in;
  wire pop0;
  wire \pout[0]_i_1_n_8 ;
  wire \pout[1]_i_1_n_8 ;
  wire \pout[2]_i_1_n_8 ;
  wire \pout_reg_n_8_[0] ;
  wire \pout_reg_n_8_[1] ;
  wire \pout_reg_n_8_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rs2f_rreq_ack;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[0]_0 ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire [5:0]\sect_len_buf_reg[9] ;
  wire [3:0]\start_addr_reg[2] ;
  wire [2:0]\start_addr_reg[2]_0 ;
  wire [0:0]\state_reg[0] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\align_len_reg[22] [33]),
        .O(\align_len_reg[18] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\align_len_reg[22] [32]),
        .O(\align_len_reg[18] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\align_len_reg[22] [31]),
        .O(\align_len_reg[18] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\align_len_reg[22] [37]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\align_len_reg[22] [36]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\align_len_reg[22] [35]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\align_len_reg[22] [34]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\align_len_reg[22] [30]),
        .O(\align_len_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_1__0 
       (.I0(fifo_rreq_valid),
        .I1(rreq_handling_reg),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_21_in),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.arlen_buf[3]_i_3__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_8 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_8 ),
        .O(\could_multi_bursts.last_loop__10 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I2(\sect_len_buf_reg[9] [3]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(\sect_len_buf_reg[9] [0]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__5
       (.I0(\pout_reg_n_8_[0] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[2] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__5_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_8),
        .Q(data_vld_reg_n_8),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_8),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(p_21_in),
        .I3(\sect_cnt_reg[18] ),
        .I4(rreq_handling_reg),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_8),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_8),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__8_n_8));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__5
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .I2(data_vld_reg_n_8),
        .I3(\pout_reg_n_8_[2] ),
        .I4(\pout_reg_n_8_[0] ),
        .I5(\pout_reg_n_8_[1] ),
        .O(full_n_i_2__5_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_8),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    invalid_len_event_i_1__1
       (.I0(invalid_len_event_i_2__0_n_8),
        .I1(\align_len_reg[22] [30]),
        .I2(\align_len_reg[22] [31]),
        .I3(\align_len_reg[22] [32]),
        .O(invalid_len_event0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    invalid_len_event_i_2__0
       (.I0(\align_len_reg[22] [33]),
        .I1(\align_len_reg[22] [34]),
        .I2(\align_len_reg[22] [35]),
        .I3(\align_len_reg[22] [36]),
        .I4(\align_len_reg[22] [37]),
        .I5(fifo_rreq_valid),
        .O(invalid_len_event_i_2__0_n_8));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__1
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(\end_addr_buf_reg[31] [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\start_addr_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31] [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\end_addr_buf_reg[31] [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\start_addr_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31] [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\end_addr_buf_reg[31] [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\start_addr_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31] [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(\start_addr_reg[2] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31] [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\start_addr_reg[2] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31] [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\end_addr_buf_reg[31] [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(\start_addr_reg[2] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31] [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\end_addr_buf_reg[31] [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\start_addr_reg[2] [0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__3 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][42]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][45]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][47]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][48]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][49]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][50]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][51]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][52]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_8 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_8_[0] ),
        .A1(\pout_reg_n_8_[1] ),
        .A2(\pout_reg_n_8_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_8 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_8),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\pout_reg_n_8_[2] ),
        .I5(\pout_reg_n_8_[0] ),
        .O(\pout[0]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_8_[2] ),
        .I1(\pout_reg_n_8_[1] ),
        .I2(\pout_reg_n_8_[0] ),
        .I3(data_vld_reg_n_8),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_8 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_8 ),
        .Q(\pout_reg_n_8_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_8 ),
        .Q(\align_len_reg[22] [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_8 ),
        .Q(\align_len_reg[22] [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_8 ),
        .Q(\align_len_reg[22] [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_8 ),
        .Q(\align_len_reg[22] [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_8 ),
        .Q(\align_len_reg[22] [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_8 ),
        .Q(\align_len_reg[22] [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_8 ),
        .Q(\align_len_reg[22] [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_8 ),
        .Q(\align_len_reg[22] [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_8 ),
        .Q(\align_len_reg[22] [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_8 ),
        .Q(\align_len_reg[22] [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_8 ),
        .Q(\align_len_reg[22] [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_8 ),
        .Q(\align_len_reg[22] [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_8 ),
        .Q(\align_len_reg[22] [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_8 ),
        .Q(\align_len_reg[22] [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_8 ),
        .Q(\align_len_reg[22] [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_8 ),
        .Q(\align_len_reg[22] [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_8 ),
        .Q(\align_len_reg[22] [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_8 ),
        .Q(\align_len_reg[22] [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_8 ),
        .Q(\align_len_reg[22] [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_8 ),
        .Q(\align_len_reg[22] [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_8 ),
        .Q(\align_len_reg[22] [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_8 ),
        .Q(\align_len_reg[22] [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_8 ),
        .Q(\align_len_reg[22] [2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_8 ),
        .Q(\align_len_reg[22] [3]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_8 ),
        .Q(\align_len_reg[22] [30]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_8 ),
        .Q(\align_len_reg[22] [31]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_8 ),
        .Q(\align_len_reg[22] [32]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_8 ),
        .Q(\align_len_reg[22] [33]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_8 ),
        .Q(\align_len_reg[22] [34]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_8 ),
        .Q(\align_len_reg[22] [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_8 ),
        .Q(\align_len_reg[22] [35]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_8 ),
        .Q(\align_len_reg[22] [36]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_8 ),
        .Q(\align_len_reg[22] [37]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_8 ),
        .Q(\align_len_reg[22] [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_8 ),
        .Q(\align_len_reg[22] [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_8 ),
        .Q(\align_len_reg[22] [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_8 ),
        .Q(\align_len_reg[22] [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_8 ),
        .Q(\align_len_reg[22] [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(O[0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(O[1]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__1 
       (.I0(rreq_handling_reg),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid),
        .I3(p_21_in),
        .O(\sect_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__1 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(O[2]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0]_0 [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[12] [0]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1
   (\could_multi_bursts.loop_cnt_reg[5] ,
    p_26_in,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    next_resp0,
    push,
    pop0,
    wreq_handling_reg,
    \could_multi_bursts.last_sect_buf_reg ,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    next_resp,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    wreq_handling_reg_0,
    AWVALID_Dummy,
    AWREADY_Dummy,
    in,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[3] ,
    m_axi_gmem1_AWREADY,
    fifo_burst_ready,
    full_n_reg_0,
    m_axi_gmem1_BVALID,
    \sect_cnt_reg[18] ,
    fifo_wreq_valid,
    fifo_wreq_valid_buf_reg);
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output p_26_in;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output next_resp0;
  output push;
  output pop0;
  output wreq_handling_reg;
  output \could_multi_bursts.last_sect_buf_reg ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input next_resp;
  input \sect_len_buf_reg[8] ;
  input \sect_len_buf_reg[5] ;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input wreq_handling_reg_0;
  input AWVALID_Dummy;
  input AWREADY_Dummy;
  input [0:0]in;
  input \throttl_cnt_reg[7] ;
  input \throttl_cnt_reg[3] ;
  input m_axi_gmem1_AWREADY;
  input fifo_burst_ready;
  input full_n_reg_0;
  input m_axi_gmem1_BVALID;
  input [0:0]\sect_cnt_reg[18] ;
  input fifo_wreq_valid;
  input fifo_wreq_valid_buf_reg;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_3_n_8 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1__0;
  wire data_vld_i_1__4_n_8;
  wire data_vld_reg_n_8;
  wire empty_n_i_1__7_n_8;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__7_n_8;
  wire full_n_i_2__6_n_8;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_BVALID;
  wire \mem_reg[14][0]_srl15_n_8 ;
  wire \mem_reg[14][1]_srl15_n_8 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire p_10_in;
  wire p_26_in;
  wire pop0;
  wire pop0_1;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_8 ;
  wire \pout[1]_i_1__1_n_8 ;
  wire \pout[2]_i_1__1_n_8 ;
  wire \pout[3]_i_1__0_n_8 ;
  wire \pout[3]_i_2__0_n_8 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire \throttl_cnt_reg[3] ;
  wire \throttl_cnt_reg[7] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT5 #(
    .INIT(32'h0020F020)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .I2(ap_rst_n),
        .I3(\could_multi_bursts.next_loop ),
        .I4(in),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h8808080808080808)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.awaddr_buf[31]_i_3_n_8 ),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(\throttl_cnt_reg[7] ),
        .I4(\throttl_cnt_reg[3] ),
        .I5(m_axi_gmem1_AWREADY),
        .O(\could_multi_bursts.next_loop ));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(fifo_resp_ready),
        .I1(fifo_burst_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_3_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\sect_cnt_reg[18] ),
        .I1(p_26_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_26_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(wreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFF44C444C444C4)) 
    data_vld_i_1__4
       (.I0(data_vld1__0),
        .I1(data_vld_reg_n_8),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(data_vld_i_1__4_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_8),
        .Q(data_vld_reg_n_8),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__3
       (.I0(wreq_handling_reg_0),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_26_in),
        .I3(fifo_wreq_valid),
        .O(pop0));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__7
       (.I0(data_vld_reg_n_8),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__7_n_8));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_8),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_2__6_n_8),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_resp_ready),
        .O(full_n_i_1__7_n_8));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__6
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_n_8),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__6_n_8));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_i_4
       (.I0(full_n_reg_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(push));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_8),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .O(push_0));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem1_BVALID),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'hF078F0F00F870F0F)) 
    \pout[1]_i_1__1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pout_reg__0[0]),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1__1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(p_10_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \pout[2]_i_2 
       (.I0(data_vld_reg_n_8),
        .I1(need_wrsp),
        .I2(next_resp),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h15C0151500000000)) 
    \pout[3]_i_1__0 
       (.I0(data_vld1__0),
        .I1(fifo_resp_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(data_vld_reg_n_8),
        .O(\pout[3]_i_1__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(data_vld1__0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \pout[3]_i_4__0 
       (.I0(data_vld_reg_n_8),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_resp_ready),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_8 ),
        .D(\pout[0]_i_1__0_n_8 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_8 ),
        .D(\pout[1]_i_1__1_n_8 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_8 ),
        .D(\pout[2]_i_1__1_n_8 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_8 ),
        .D(\pout[3]_i_2__0_n_8 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0_1));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_1),
        .D(\mem_reg[14][0]_srl15_n_8 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_1),
        .D(\mem_reg[14][1]_srl15_n_8 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(CO),
        .I1(p_26_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_0),
        .O(p_26_in));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(p_26_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_wreq_valid_buf_reg),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1_0
   (\could_multi_bursts.loop_cnt_reg[5] ,
    p_21_in,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[1] ,
    \could_multi_bursts.arlen_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    p_20_in,
    pop0,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    m_axi_gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.last_loop__10 ,
    Q,
    invalid_len_event_reg2,
    rreq_handling_reg_0,
    \dout_buf_reg[34] ,
    rdata_ack_t,
    \bus_equal_gen.rdata_valid_t_reg ,
    beat_valid,
    \sect_cnt_reg[18] ,
    fifo_rreq_valid,
    invalid_len_event,
    fifo_rreq_valid_buf_reg);
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output p_21_in;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0] ;
  output \could_multi_bursts.arlen_buf_reg[1] ;
  output \could_multi_bursts.arlen_buf_reg[2] ;
  output \could_multi_bursts.arlen_buf_reg[0]_0 ;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output p_20_in;
  output pop0;
  output rreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input m_axi_gmem1_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \could_multi_bursts.last_loop__10 ;
  input [3:0]Q;
  input invalid_len_event_reg2;
  input rreq_handling_reg_0;
  input [0:0]\dout_buf_reg[34] ;
  input rdata_ack_t;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input beat_valid;
  input [0:0]\sect_cnt_reg[18] ;
  input fifo_rreq_valid;
  input invalid_len_event;
  input fifo_rreq_valid_buf_reg;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire \could_multi_bursts.arlen_buf_reg[0]_0 ;
  wire \could_multi_bursts.arlen_buf_reg[1] ;
  wire \could_multi_bursts.arlen_buf_reg[2] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1__2;
  wire data_vld_i_1__6_n_8;
  wire data_vld_reg_n_8;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__6_n_8;
  wire empty_n_reg_n_8;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__9_n_8;
  wire full_n_i_2__7_n_8;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem1_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire p_21_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__1_n_8 ;
  wire \pout[1]_i_1__0_n_8 ;
  wire \pout[2]_i_1__0_n_8 ;
  wire \pout[3]_i_1__1_n_8 ;
  wire \pout[3]_i_2__1_n_8 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_cnt_reg[18] ;

  LUT6 #(
    .INIT(64'h20202020AA202020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__0 
       (.I0(ap_rst_n),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(invalid_len_event_reg2),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem1_ARREADY),
        .O(p_20_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[0]),
        .O(\could_multi_bursts.arlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[1]),
        .O(\could_multi_bursts.arlen_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[2]),
        .O(\could_multi_bursts.arlen_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(\could_multi_bursts.arlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop__10 ),
        .I5(Q[3]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(p_21_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__6
       (.I0(data_vld1__2),
        .I1(p_10_in),
        .I2(p_20_in),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_8),
        .O(data_vld_i_1__6_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__6_n_8),
        .Q(data_vld_reg_n_8),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__4
       (.I0(rreq_handling_reg_0),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_21_in),
        .I3(fifo_rreq_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'hBBFBFFFFAAAAAAAA)) 
    empty_n_i_1__6
       (.I0(data_vld_reg_n_8),
        .I1(beat_valid),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34] ),
        .I5(empty_n_reg_n_8),
        .O(empty_n_i_1__6_n_8));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_8),
        .Q(empty_n_reg_n_8),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(p_20_in),
        .I3(full_n_i_2__7_n_8),
        .I4(p_10_in),
        .O(full_n_i_1__9_n_8));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__7
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_n_8),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__7_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_8),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1__0 
       (.I0(pout_reg__0[0]),
        .I1(p_10_in),
        .I2(p_20_in),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_8),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_8 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1__0 
       (.I0(data_vld_reg_n_8),
        .I1(push),
        .I2(p_10_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hB000)) 
    \pout[2]_i_2__0 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rctl_ready),
        .O(push));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1__1 
       (.I0(data_vld1__2),
        .I1(p_10_in),
        .I2(p_20_in),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_8),
        .O(\pout[3]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__1 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__1 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(data_vld1__2));
  LUT6 #(
    .INIT(64'hA222A2A222222222)) 
    \pout[3]_i_4__1 
       (.I0(data_vld_reg_n_8),
        .I1(empty_n_reg_n_8),
        .I2(\dout_buf_reg[34] ),
        .I3(rdata_ack_t),
        .I4(\bus_equal_gen.rdata_valid_t_reg ),
        .I5(beat_valid),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h000000008A000000)) 
    \pout[3]_i_5__0 
       (.I0(data_vld_reg_n_8),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .I5(p_10_in),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_8 ),
        .D(\pout[0]_i_1__1_n_8 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_8 ),
        .D(\pout[1]_i_1__0_n_8 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_8 ),
        .D(\pout[2]_i_1__0_n_8 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_8 ),
        .D(\pout[3]_i_2__1_n_8 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h7F770F00)) 
    rreq_handling_i_1__0
       (.I0(p_21_in),
        .I1(\sect_cnt_reg[18] ),
        .I2(invalid_len_event),
        .I3(fifo_rreq_valid_buf_reg),
        .I4(rreq_handling_reg_0),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(CO),
        .I1(p_21_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'h8A00FFFF00000000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(rreq_handling_reg_0),
        .O(p_21_in));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2
   (m_axi_gmem1_BREADY,
    empty_n_reg_0,
    D,
    \i2_reg_346_reg[6] ,
    \i2_reg_346_reg[6]_0 ,
    \i3_reg_357_reg[0] ,
    \j_reg_380_reg[0] ,
    \data_p2_reg[29] ,
    gmem1_AWVALID,
    ap_done,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    \j_reg_380_reg[1] ,
    E,
    ap_clk,
    SR,
    ap_reg_ioackin_gmem1_AWREADY_reg_0,
    gmem1_AWREADY,
    \ap_CS_fsm_reg[7] ,
    Q,
    \i4_reg_368_reg[3] ,
    \out_pix4_sum2_reg_1186_reg[0] ,
    \ap_CS_fsm_reg[37] ,
    \out_pix4_sum6_reg_1145_reg[29] ,
    \out_pix3_reg_1111_reg[29] ,
    \out_pix4_sum2_reg_1186_reg[1] ,
    \gmem1_addr_4_reg_1216_reg[29] ,
    \gmem1_addr_5_reg_1259_reg[29] ,
    \out_pix4_sum2_reg_1186_reg[2] ,
    \out_pix4_sum2_reg_1186_reg[3] ,
    \out_pix4_sum2_reg_1186_reg[4] ,
    \ap_CS_fsm_reg[13] ,
    \out_pix4_sum2_reg_1186_reg[6] ,
    \out_pix4_sum2_reg_1186_reg[7] ,
    \out_pix4_sum2_reg_1186_reg[8] ,
    \out_pix4_sum2_reg_1186_reg[9] ,
    \ap_CS_fsm_reg[13]_0 ,
    \out_pix4_sum2_reg_1186_reg[11] ,
    \ap_CS_fsm_reg[13]_1 ,
    \out_pix4_sum2_reg_1186_reg[13] ,
    \out_pix4_sum2_reg_1186_reg[14] ,
    \out_pix4_sum2_reg_1186_reg[15] ,
    \out_pix4_sum2_reg_1186_reg[16] ,
    \out_pix4_sum2_reg_1186_reg[17] ,
    \out_pix4_sum2_reg_1186_reg[18] ,
    \out_pix4_sum2_reg_1186_reg[19] ,
    \out_pix4_sum2_reg_1186_reg[20] ,
    \ap_CS_fsm_reg[13]_2 ,
    \out_pix4_sum2_reg_1186_reg[22] ,
    \out_pix4_sum2_reg_1186_reg[23] ,
    \out_pix4_sum2_reg_1186_reg[24] ,
    \out_pix4_sum2_reg_1186_reg[25] ,
    \out_pix4_sum2_reg_1186_reg[26] ,
    \out_pix4_sum2_reg_1186_reg[27] ,
    \out_pix4_sum2_reg_1186_reg[28] ,
    \out_pix4_sum2_reg_1186_reg[29] ,
    \ap_CS_fsm_reg[37]_0 ,
    ap_rst_n,
    push,
    \i2_reg_346_reg[13] ,
    I_BREADY1);
  output m_axi_gmem1_BREADY;
  output empty_n_reg_0;
  output [8:0]D;
  output [0:0]\i2_reg_346_reg[6] ;
  output [0:0]\i2_reg_346_reg[6]_0 ;
  output [0:0]\i3_reg_357_reg[0] ;
  output [0:0]\j_reg_380_reg[0] ;
  output [29:0]\data_p2_reg[29] ;
  output gmem1_AWVALID;
  output ap_done;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output [0:0]\j_reg_380_reg[1] ;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input ap_reg_ioackin_gmem1_AWREADY_reg_0;
  input gmem1_AWREADY;
  input \ap_CS_fsm_reg[7] ;
  input [17:0]Q;
  input \i4_reg_368_reg[3] ;
  input \out_pix4_sum2_reg_1186_reg[0] ;
  input \ap_CS_fsm_reg[37] ;
  input [29:0]\out_pix4_sum6_reg_1145_reg[29] ;
  input [29:0]\out_pix3_reg_1111_reg[29] ;
  input \out_pix4_sum2_reg_1186_reg[1] ;
  input [28:0]\gmem1_addr_4_reg_1216_reg[29] ;
  input [28:0]\gmem1_addr_5_reg_1259_reg[29] ;
  input \out_pix4_sum2_reg_1186_reg[2] ;
  input \out_pix4_sum2_reg_1186_reg[3] ;
  input \out_pix4_sum2_reg_1186_reg[4] ;
  input \ap_CS_fsm_reg[13] ;
  input \out_pix4_sum2_reg_1186_reg[6] ;
  input \out_pix4_sum2_reg_1186_reg[7] ;
  input \out_pix4_sum2_reg_1186_reg[8] ;
  input \out_pix4_sum2_reg_1186_reg[9] ;
  input \ap_CS_fsm_reg[13]_0 ;
  input \out_pix4_sum2_reg_1186_reg[11] ;
  input \ap_CS_fsm_reg[13]_1 ;
  input \out_pix4_sum2_reg_1186_reg[13] ;
  input \out_pix4_sum2_reg_1186_reg[14] ;
  input \out_pix4_sum2_reg_1186_reg[15] ;
  input \out_pix4_sum2_reg_1186_reg[16] ;
  input \out_pix4_sum2_reg_1186_reg[17] ;
  input \out_pix4_sum2_reg_1186_reg[18] ;
  input \out_pix4_sum2_reg_1186_reg[19] ;
  input \out_pix4_sum2_reg_1186_reg[20] ;
  input \ap_CS_fsm_reg[13]_2 ;
  input \out_pix4_sum2_reg_1186_reg[22] ;
  input \out_pix4_sum2_reg_1186_reg[23] ;
  input \out_pix4_sum2_reg_1186_reg[24] ;
  input \out_pix4_sum2_reg_1186_reg[25] ;
  input \out_pix4_sum2_reg_1186_reg[26] ;
  input \out_pix4_sum2_reg_1186_reg[27] ;
  input \out_pix4_sum2_reg_1186_reg[28] ;
  input \out_pix4_sum2_reg_1186_reg[29] ;
  input \ap_CS_fsm_reg[37]_0 ;
  input ap_rst_n;
  input push;
  input \i2_reg_346_reg[13] ;
  input I_BREADY1;

  wire [8:0]D;
  wire [0:0]E;
  wire I_BREADY1;
  wire [17:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_done;
  wire ap_reg_ioackin_gmem1_AWREADY_i_2_n_8;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg_0;
  wire ap_rst_n;
  wire \data_p2[0]_i_4_n_8 ;
  wire \data_p2[10]_i_3_n_8 ;
  wire \data_p2[11]_i_3_n_8 ;
  wire \data_p2[12]_i_3_n_8 ;
  wire \data_p2[13]_i_3_n_8 ;
  wire \data_p2[14]_i_3_n_8 ;
  wire \data_p2[15]_i_3_n_8 ;
  wire \data_p2[16]_i_3_n_8 ;
  wire \data_p2[17]_i_3_n_8 ;
  wire \data_p2[18]_i_3_n_8 ;
  wire \data_p2[19]_i_3_n_8 ;
  wire \data_p2[1]_i_3_n_8 ;
  wire \data_p2[20]_i_3_n_8 ;
  wire \data_p2[21]_i_3_n_8 ;
  wire \data_p2[22]_i_3_n_8 ;
  wire \data_p2[23]_i_3_n_8 ;
  wire \data_p2[24]_i_3_n_8 ;
  wire \data_p2[25]_i_3_n_8 ;
  wire \data_p2[26]_i_3_n_8 ;
  wire \data_p2[27]_i_3_n_8 ;
  wire \data_p2[28]_i_3_n_8 ;
  wire \data_p2[29]_i_3_n_8 ;
  wire \data_p2[2]_i_3_n_8 ;
  wire \data_p2[3]_i_3_n_8 ;
  wire \data_p2[4]_i_3_n_8 ;
  wire \data_p2[5]_i_3_n_8 ;
  wire \data_p2[6]_i_3_n_8 ;
  wire \data_p2[7]_i_3_n_8 ;
  wire \data_p2[8]_i_3_n_8 ;
  wire \data_p2[9]_i_3_n_8 ;
  wire [29:0]\data_p2_reg[29] ;
  wire data_vld_i_1__7_n_8;
  wire data_vld_reg_n_8;
  wire empty_n_i_1__5_n_8;
  wire empty_n_reg_0;
  wire full_n_i_1__10_n_8;
  wire full_n_i_3__0_n_8;
  wire gmem1_AWREADY;
  wire gmem1_AWVALID;
  wire [28:0]\gmem1_addr_4_reg_1216_reg[29] ;
  wire [28:0]\gmem1_addr_5_reg_1259_reg[29] ;
  wire \i2_reg_346_reg[13] ;
  wire [0:0]\i2_reg_346_reg[6] ;
  wire [0:0]\i2_reg_346_reg[6]_0 ;
  wire [0:0]\i3_reg_357_reg[0] ;
  wire \i4_reg_368_reg[3] ;
  wire [0:0]\j_reg_380_reg[0] ;
  wire [0:0]\j_reg_380_reg[1] ;
  wire m_axi_gmem1_BREADY;
  wire [29:0]\out_pix3_reg_1111_reg[29] ;
  wire \out_pix4_sum2_reg_1186_reg[0] ;
  wire \out_pix4_sum2_reg_1186_reg[11] ;
  wire \out_pix4_sum2_reg_1186_reg[13] ;
  wire \out_pix4_sum2_reg_1186_reg[14] ;
  wire \out_pix4_sum2_reg_1186_reg[15] ;
  wire \out_pix4_sum2_reg_1186_reg[16] ;
  wire \out_pix4_sum2_reg_1186_reg[17] ;
  wire \out_pix4_sum2_reg_1186_reg[18] ;
  wire \out_pix4_sum2_reg_1186_reg[19] ;
  wire \out_pix4_sum2_reg_1186_reg[1] ;
  wire \out_pix4_sum2_reg_1186_reg[20] ;
  wire \out_pix4_sum2_reg_1186_reg[22] ;
  wire \out_pix4_sum2_reg_1186_reg[23] ;
  wire \out_pix4_sum2_reg_1186_reg[24] ;
  wire \out_pix4_sum2_reg_1186_reg[25] ;
  wire \out_pix4_sum2_reg_1186_reg[26] ;
  wire \out_pix4_sum2_reg_1186_reg[27] ;
  wire \out_pix4_sum2_reg_1186_reg[28] ;
  wire \out_pix4_sum2_reg_1186_reg[29] ;
  wire \out_pix4_sum2_reg_1186_reg[2] ;
  wire \out_pix4_sum2_reg_1186_reg[3] ;
  wire \out_pix4_sum2_reg_1186_reg[4] ;
  wire \out_pix4_sum2_reg_1186_reg[6] ;
  wire \out_pix4_sum2_reg_1186_reg[7] ;
  wire \out_pix4_sum2_reg_1186_reg[8] ;
  wire \out_pix4_sum2_reg_1186_reg[9] ;
  wire [29:0]\out_pix4_sum6_reg_1145_reg[29] ;
  wire pop0;
  wire \pout[0]_i_1__2_n_8 ;
  wire \pout[1]_i_1__2_n_8 ;
  wire \pout[2]_i_1__2_n_8 ;
  wire \pout_reg_n_8_[0] ;
  wire \pout_reg_n_8_[1] ;
  wire \pout_reg_n_8_[2] ;
  wire push;

  LUT6 #(
    .INIT(64'h5555555555555545)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .I1(Q[0]),
        .I2(\data_p2[0]_i_4_n_8 ),
        .I3(Q[5]),
        .I4(\ap_CS_fsm_reg[37]_0 ),
        .I5(Q[8]),
        .O(gmem1_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[2]),
        .I1(empty_n_reg_0),
        .I2(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(empty_n_reg_0),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[6]),
        .I1(empty_n_reg_0),
        .I2(Q[7]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h7222)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[4]),
        .I1(\i2_reg_346_reg[13] ),
        .I2(empty_n_reg_0),
        .I3(Q[10]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[9]),
        .I1(empty_n_reg_0),
        .I2(Q[10]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(\i4_reg_368_reg[3] ),
        .I1(Q[11]),
        .I2(empty_n_reg_0),
        .I3(Q[14]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(Q[13]),
        .I1(empty_n_reg_0),
        .I2(Q[14]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(Q[16]),
        .I1(empty_n_reg_0),
        .I2(Q[17]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hA8A800FF)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(empty_n_reg_0),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .I2(gmem1_AWREADY),
        .I3(\ap_CS_fsm_reg[7] ),
        .I4(Q[1]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h80)) 
    ap_reg_ioackin_gmem1_AWREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_reg_ioackin_gmem1_AWREADY_i_2_n_8),
        .I2(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .O(ap_reg_ioackin_gmem1_AWREADY_reg));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ap_reg_ioackin_gmem1_AWREADY_i_2
       (.I0(Q[8]),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(Q[5]),
        .I4(\data_p2[0]_i_4_n_8 ),
        .I5(Q[0]),
        .O(ap_reg_ioackin_gmem1_AWREADY_i_2_n_8));
  LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
    \data_p2[0]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[0] ),
        .I1(\ap_CS_fsm_reg[37] ),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [0]),
        .I4(\data_p2[0]_i_4_n_8 ),
        .I5(\out_pix3_reg_1111_reg[29] [0]),
        .O(\data_p2_reg[29] [0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data_p2[0]_i_4 
       (.I0(empty_n_reg_0),
        .I1(Q[1]),
        .O(\data_p2[0]_i_4_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[10]_i_1 
       (.I0(\ap_CS_fsm_reg[13]_0 ),
        .I1(\data_p2[10]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [9]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [9]),
        .O(\data_p2_reg[29] [10]));
  LUT6 #(
    .INIT(64'h1011111110000000)) 
    \data_p2[10]_i_3 
       (.I0(Q[5]),
        .I1(Q[8]),
        .I2(\out_pix4_sum6_reg_1145_reg[29] [10]),
        .I3(Q[1]),
        .I4(empty_n_reg_0),
        .I5(\out_pix3_reg_1111_reg[29] [10]),
        .O(\data_p2[10]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[11]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[11] ),
        .I1(\data_p2[11]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [10]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [10]),
        .O(\data_p2_reg[29] [11]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[11]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [11]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [11]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[11]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[12]_i_1 
       (.I0(\ap_CS_fsm_reg[13]_1 ),
        .I1(\data_p2[12]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [11]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [11]),
        .O(\data_p2_reg[29] [12]));
  LUT6 #(
    .INIT(64'h1011111110000000)) 
    \data_p2[12]_i_3 
       (.I0(Q[5]),
        .I1(Q[8]),
        .I2(\out_pix4_sum6_reg_1145_reg[29] [12]),
        .I3(Q[1]),
        .I4(empty_n_reg_0),
        .I5(\out_pix3_reg_1111_reg[29] [12]),
        .O(\data_p2[12]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[13]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[13] ),
        .I1(\data_p2[13]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [12]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [12]),
        .O(\data_p2_reg[29] [13]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[13]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [13]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [13]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[13]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[14]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[14] ),
        .I1(\data_p2[14]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [13]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [13]),
        .O(\data_p2_reg[29] [14]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[14]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [14]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [14]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[14]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[15]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[15] ),
        .I1(\data_p2[15]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [14]),
        .O(\data_p2_reg[29] [15]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[15]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [15]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [15]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[15]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[16]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[16] ),
        .I1(\data_p2[16]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [15]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [15]),
        .O(\data_p2_reg[29] [16]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[16]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [16]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [16]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[16]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[17]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[17] ),
        .I1(\data_p2[17]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [16]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [16]),
        .O(\data_p2_reg[29] [17]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[17]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [17]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [17]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[17]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[18]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[18] ),
        .I1(\data_p2[18]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [17]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [17]),
        .O(\data_p2_reg[29] [18]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[18]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [18]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [18]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[18]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[19]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[19] ),
        .I1(\data_p2[19]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [18]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [18]),
        .O(\data_p2_reg[29] [19]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[19]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [19]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [19]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[19]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[1]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[1] ),
        .I1(\data_p2[1]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [0]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [0]),
        .O(\data_p2_reg[29] [1]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[1]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [1]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [1]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[1]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[20]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[20] ),
        .I1(\data_p2[20]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [19]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [19]),
        .O(\data_p2_reg[29] [20]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[20]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [20]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [20]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[20]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[21]_i_1 
       (.I0(\ap_CS_fsm_reg[13]_2 ),
        .I1(\data_p2[21]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [20]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [20]),
        .O(\data_p2_reg[29] [21]));
  LUT6 #(
    .INIT(64'h1011111110000000)) 
    \data_p2[21]_i_3 
       (.I0(Q[5]),
        .I1(Q[8]),
        .I2(\out_pix4_sum6_reg_1145_reg[29] [21]),
        .I3(Q[1]),
        .I4(empty_n_reg_0),
        .I5(\out_pix3_reg_1111_reg[29] [21]),
        .O(\data_p2[21]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[22]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[22] ),
        .I1(\data_p2[22]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [21]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [21]),
        .O(\data_p2_reg[29] [22]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[22]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [22]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [22]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[22]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[23]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[23] ),
        .I1(\data_p2[23]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [22]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [22]),
        .O(\data_p2_reg[29] [23]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[23]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [23]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [23]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[23]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[24]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[24] ),
        .I1(\data_p2[24]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [23]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [23]),
        .O(\data_p2_reg[29] [24]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[24]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [24]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [24]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[24]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[25]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[25] ),
        .I1(\data_p2[25]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [24]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [24]),
        .O(\data_p2_reg[29] [25]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[25]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [25]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [25]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[25]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[26]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[26] ),
        .I1(\data_p2[26]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [25]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [25]),
        .O(\data_p2_reg[29] [26]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[26]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [26]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [26]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[26]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[27]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[27] ),
        .I1(\data_p2[27]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [26]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [26]),
        .O(\data_p2_reg[29] [27]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[27]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [27]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [27]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[27]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[28]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[28] ),
        .I1(\data_p2[28]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [27]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [27]),
        .O(\data_p2_reg[29] [28]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[28]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [28]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [28]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[28]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEE0EE000EE0EEE0E)) 
    \data_p2[29]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] ),
        .I1(\data_p2[29]_i_3_n_8 ),
        .I2(Q[12]),
        .I3(\gmem1_addr_5_reg_1259_reg[29] [28]),
        .I4(\gmem1_addr_4_reg_1216_reg[29] [28]),
        .I5(Q[15]),
        .O(\data_p2_reg[29] [29]));
  LUT6 #(
    .INIT(64'h1011111110000000)) 
    \data_p2[29]_i_3 
       (.I0(Q[5]),
        .I1(Q[8]),
        .I2(\out_pix4_sum6_reg_1145_reg[29] [29]),
        .I3(Q[1]),
        .I4(empty_n_reg_0),
        .I5(\out_pix3_reg_1111_reg[29] [29]),
        .O(\data_p2[29]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[2]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[2] ),
        .I1(\data_p2[2]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [1]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [1]),
        .O(\data_p2_reg[29] [2]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[2]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [2]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [2]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[2]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[3]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[3] ),
        .I1(\data_p2[3]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [2]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [2]),
        .O(\data_p2_reg[29] [3]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[3]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [3]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [3]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[3]_i_3_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[45]_i_1 
       (.I0(gmem1_AWVALID),
        .I1(gmem1_AWREADY),
        .O(E));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[4]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[4] ),
        .I1(\data_p2[4]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [3]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [3]),
        .O(\data_p2_reg[29] [4]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[4]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [4]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [4]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[4]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[5]_i_1 
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(\data_p2[5]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [4]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [4]),
        .O(\data_p2_reg[29] [5]));
  LUT6 #(
    .INIT(64'h1011111110000000)) 
    \data_p2[5]_i_3 
       (.I0(Q[5]),
        .I1(Q[8]),
        .I2(\out_pix4_sum6_reg_1145_reg[29] [5]),
        .I3(Q[1]),
        .I4(empty_n_reg_0),
        .I5(\out_pix3_reg_1111_reg[29] [5]),
        .O(\data_p2[5]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[6]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[6] ),
        .I1(\data_p2[6]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [5]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [5]),
        .O(\data_p2_reg[29] [6]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[6]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [6]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [6]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[6]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[7]_i_1__1 
       (.I0(\out_pix4_sum2_reg_1186_reg[7] ),
        .I1(\data_p2[7]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [6]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [6]),
        .O(\data_p2_reg[29] [7]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[7]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [7]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[7]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[8]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[8] ),
        .I1(\data_p2[8]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [7]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [7]),
        .O(\data_p2_reg[29] [8]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[8]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [8]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [8]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[8]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hEEEEE0EE0000E0EE)) 
    \data_p2[9]_i_1 
       (.I0(\out_pix4_sum2_reg_1186_reg[9] ),
        .I1(\data_p2[9]_i_3_n_8 ),
        .I2(\gmem1_addr_4_reg_1216_reg[29] [8]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(\gmem1_addr_5_reg_1259_reg[29] [8]),
        .O(\data_p2_reg[29] [9]));
  LUT6 #(
    .INIT(64'h0300020202020202)) 
    \data_p2[9]_i_3 
       (.I0(\out_pix3_reg_1111_reg[29] [9]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(\out_pix4_sum6_reg_1145_reg[29] [9]),
        .I4(Q[1]),
        .I5(empty_n_reg_0),
        .O(\data_p2[9]_i_3_n_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA2)) 
    data_vld_i_1__7
       (.I0(data_vld_reg_n_8),
        .I1(pop0),
        .I2(\pout_reg_n_8_[0] ),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\pout_reg_n_8_[2] ),
        .I5(push),
        .O(data_vld_i_1__7_n_8));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__7_n_8),
        .Q(data_vld_reg_n_8),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_n_i_1__5
       (.I0(data_vld_reg_n_8),
        .I1(pop0),
        .I2(empty_n_reg_0),
        .O(empty_n_i_1__5_n_8));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_8),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h8FFFFFFF8F8F8F8F)) 
    full_n_i_1__10
       (.I0(data_vld_reg_n_8),
        .I1(pop0),
        .I2(ap_rst_n),
        .I3(full_n_i_3__0_n_8),
        .I4(push),
        .I5(m_axi_gmem1_BREADY),
        .O(full_n_i_1__10_n_8));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    full_n_i_2__4
       (.I0(D[2]),
        .I1(I_BREADY1),
        .I2(Q[14]),
        .I3(Q[17]),
        .I4(Q[10]),
        .I5(empty_n_reg_0),
        .O(pop0));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_8_[1] ),
        .I1(\pout_reg_n_8_[0] ),
        .I2(\pout_reg_n_8_[2] ),
        .I3(data_vld_reg_n_8),
        .O(full_n_i_3__0_n_8));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_8),
        .Q(m_axi_gmem1_BREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i2_reg_346[20]_i_1 
       (.I0(Q[3]),
        .I1(empty_n_reg_0),
        .O(\i2_reg_346_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i2_reg_346[20]_i_2 
       (.I0(empty_n_reg_0),
        .I1(Q[7]),
        .O(\i2_reg_346_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i3_reg_357[20]_i_2 
       (.I0(empty_n_reg_0),
        .I1(Q[10]),
        .O(\i3_reg_357_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_1
       (.I0(empty_n_reg_0),
        .I1(Q[17]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \j_reg_380[10]_i_1 
       (.I0(\i4_reg_368_reg[3] ),
        .I1(Q[11]),
        .I2(Q[14]),
        .I3(empty_n_reg_0),
        .O(\j_reg_380_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_reg_380[10]_i_2 
       (.I0(empty_n_reg_0),
        .I1(Q[14]),
        .O(\j_reg_380_reg[0] ));
  LUT6 #(
    .INIT(64'hDDDD222277778880)) 
    \pout[0]_i_1__2 
       (.I0(data_vld_reg_n_8),
        .I1(pop0),
        .I2(\pout_reg_n_8_[2] ),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\pout_reg_n_8_[0] ),
        .I5(push),
        .O(\pout[0]_i_1__2_n_8 ));
  LUT6 #(
    .INIT(64'hDD22FF00FF007780)) 
    \pout[1]_i_1__2 
       (.I0(data_vld_reg_n_8),
        .I1(pop0),
        .I2(\pout_reg_n_8_[2] ),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\pout_reg_n_8_[0] ),
        .I5(push),
        .O(\pout[1]_i_1__2_n_8 ));
  LUT6 #(
    .INIT(64'hD2F0F0F0F0F0F070)) 
    \pout[2]_i_1__2 
       (.I0(data_vld_reg_n_8),
        .I1(pop0),
        .I2(\pout_reg_n_8_[2] ),
        .I3(\pout_reg_n_8_[1] ),
        .I4(\pout_reg_n_8_[0] ),
        .I5(push),
        .O(\pout[2]_i_1__2_n_8 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__2_n_8 ),
        .Q(\pout_reg_n_8_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__2_n_8 ),
        .Q(\pout_reg_n_8_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__2_n_8 ),
        .Q(\pout_reg_n_8_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read
   (m_axi_gmem1_RREADY,
    m_axi_gmem1_ARVALID,
    \j6_reg_473_reg[2] ,
    \val_reg_1331_reg[0] ,
    \j6_reg_473_reg[0] ,
    \j6_reg_473_reg[1] ,
    D,
    \i_6_reg_1326_reg[0] ,
    \val_reg_1331_reg[0]_0 ,
    \gmem1_addr_4_reg_1216_reg[29] ,
    \ap_CS_fsm_reg[29] ,
    \i4_reg_368_reg[7] ,
    m_axi_gmem1_ARADDR,
    \m_axi_gmem1_ARLEN[3] ,
    \i_6_reg_1326_reg[0]_0 ,
    I_RDATA,
    ap_clk,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    SR,
    Q,
    \j6_reg_473_reg[2]_0 ,
    tmp_11_fu_960_p1,
    full_n_reg,
    \i5_reg_462_reg[20] ,
    ap_reg_ioackin_gmem1_ARREADY,
    \i4_reg_368_reg[10] ,
    ap_rst_n,
    m_axi_gmem1_ARREADY,
    \i3_reg_357_reg[13] ,
    \ap_CS_fsm_reg[28] ,
    \out_pix3_reg_1111_reg[29] );
  output m_axi_gmem1_RREADY;
  output m_axi_gmem1_ARVALID;
  output \j6_reg_473_reg[2] ;
  output \val_reg_1331_reg[0] ;
  output \j6_reg_473_reg[0] ;
  output \j6_reg_473_reg[1] ;
  output [2:0]D;
  output [0:0]\i_6_reg_1326_reg[0] ;
  output \val_reg_1331_reg[0]_0 ;
  output \gmem1_addr_4_reg_1216_reg[29] ;
  output \ap_CS_fsm_reg[29] ;
  output \i4_reg_368_reg[7] ;
  output [29:0]m_axi_gmem1_ARADDR;
  output [3:0]\m_axi_gmem1_ARLEN[3] ;
  output [0:0]\i_6_reg_1326_reg[0]_0 ;
  output [7:0]I_RDATA;
  input ap_clk;
  input [31:0]m_axi_gmem1_RDATA;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RLAST;
  input m_axi_gmem1_RVALID;
  input [0:0]SR;
  input [3:0]Q;
  input \j6_reg_473_reg[2]_0 ;
  input [1:0]tmp_11_fu_960_p1;
  input full_n_reg;
  input [20:0]\i5_reg_462_reg[20] ;
  input ap_reg_ioackin_gmem1_ARREADY;
  input [10:0]\i4_reg_368_reg[10] ;
  input ap_rst_n;
  input m_axi_gmem1_ARREADY;
  input \i3_reg_357_reg[13] ;
  input \ap_CS_fsm_reg[28] ;
  input [29:0]\out_pix3_reg_1111_reg[29] ;

  wire [2:0]D;
  wire [7:0]I_RDATA;
  wire [3:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire align_len0_carry__0_n_10;
  wire align_len0_carry__0_n_11;
  wire align_len0_carry__0_n_12;
  wire align_len0_carry__0_n_13;
  wire align_len0_carry__0_n_14;
  wire align_len0_carry__0_n_15;
  wire align_len0_carry__0_n_8;
  wire align_len0_carry__0_n_9;
  wire align_len0_carry__1_n_10;
  wire align_len0_carry__1_n_11;
  wire align_len0_carry__1_n_12;
  wire align_len0_carry__1_n_13;
  wire align_len0_carry__1_n_14;
  wire align_len0_carry__1_n_15;
  wire align_len0_carry__1_n_8;
  wire align_len0_carry__1_n_9;
  wire align_len0_carry__2_n_15;
  wire align_len0_carry_n_10;
  wire align_len0_carry_n_11;
  wire align_len0_carry_n_12;
  wire align_len0_carry_n_13;
  wire align_len0_carry_n_14;
  wire align_len0_carry_n_8;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_8_[11] ;
  wire \align_len_reg_n_8_[12] ;
  wire \align_len_reg_n_8_[14] ;
  wire \align_len_reg_n_8_[15] ;
  wire \align_len_reg_n_8_[16] ;
  wire \align_len_reg_n_8_[17] ;
  wire \align_len_reg_n_8_[18] ;
  wire \align_len_reg_n_8_[19] ;
  wire \align_len_reg_n_8_[20] ;
  wire \align_len_reg_n_8_[21] ;
  wire \align_len_reg_n_8_[22] ;
  wire \align_len_reg_n_8_[31] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[29] ;
  wire ap_clk;
  wire ap_reg_ioackin_gmem1_ARREADY;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_8_[9] ;
  wire beat_valid;
  wire buff_rdata_n_11;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire [7:0]\bus_equal_gen.data_buf ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_8 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__0_n_8 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__0_n_8 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__0_n_8 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__0_n_8 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_14 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_15 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_8 ;
  wire [34:34]data_pack;
  wire \end_addr_buf[2]_i_1__0_n_8 ;
  wire \end_addr_buf_reg_n_8_[10] ;
  wire \end_addr_buf_reg_n_8_[11] ;
  wire \end_addr_buf_reg_n_8_[12] ;
  wire \end_addr_buf_reg_n_8_[13] ;
  wire \end_addr_buf_reg_n_8_[14] ;
  wire \end_addr_buf_reg_n_8_[15] ;
  wire \end_addr_buf_reg_n_8_[16] ;
  wire \end_addr_buf_reg_n_8_[17] ;
  wire \end_addr_buf_reg_n_8_[18] ;
  wire \end_addr_buf_reg_n_8_[19] ;
  wire \end_addr_buf_reg_n_8_[20] ;
  wire \end_addr_buf_reg_n_8_[21] ;
  wire \end_addr_buf_reg_n_8_[22] ;
  wire \end_addr_buf_reg_n_8_[23] ;
  wire \end_addr_buf_reg_n_8_[24] ;
  wire \end_addr_buf_reg_n_8_[25] ;
  wire \end_addr_buf_reg_n_8_[26] ;
  wire \end_addr_buf_reg_n_8_[27] ;
  wire \end_addr_buf_reg_n_8_[28] ;
  wire \end_addr_buf_reg_n_8_[29] ;
  wire \end_addr_buf_reg_n_8_[2] ;
  wire \end_addr_buf_reg_n_8_[30] ;
  wire \end_addr_buf_reg_n_8_[31] ;
  wire \end_addr_buf_reg_n_8_[3] ;
  wire \end_addr_buf_reg_n_8_[4] ;
  wire \end_addr_buf_reg_n_8_[5] ;
  wire \end_addr_buf_reg_n_8_[6] ;
  wire \end_addr_buf_reg_n_8_[7] ;
  wire \end_addr_buf_reg_n_8_[8] ;
  wire \end_addr_buf_reg_n_8_[9] ;
  wire end_addr_carry__0_i_1__1_n_8;
  wire end_addr_carry__0_i_2__1_n_8;
  wire end_addr_carry__0_i_3__1_n_8;
  wire end_addr_carry__0_i_4__1_n_8;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_11;
  wire end_addr_carry__0_n_12;
  wire end_addr_carry__0_n_13;
  wire end_addr_carry__0_n_14;
  wire end_addr_carry__0_n_15;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__1_n_8;
  wire end_addr_carry__1_i_2__1_n_8;
  wire end_addr_carry__1_i_3__1_n_8;
  wire end_addr_carry__1_i_4__1_n_8;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_11;
  wire end_addr_carry__1_n_12;
  wire end_addr_carry__1_n_13;
  wire end_addr_carry__1_n_14;
  wire end_addr_carry__1_n_15;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__1_n_8;
  wire end_addr_carry__2_i_2__1_n_8;
  wire end_addr_carry__2_i_3__1_n_8;
  wire end_addr_carry__2_i_4__1_n_8;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_11;
  wire end_addr_carry__2_n_12;
  wire end_addr_carry__2_n_13;
  wire end_addr_carry__2_n_14;
  wire end_addr_carry__2_n_15;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__1_n_8;
  wire end_addr_carry__3_i_2__1_n_8;
  wire end_addr_carry__3_i_3__1_n_8;
  wire end_addr_carry__3_i_4__1_n_8;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_11;
  wire end_addr_carry__3_n_12;
  wire end_addr_carry__3_n_13;
  wire end_addr_carry__3_n_14;
  wire end_addr_carry__3_n_15;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__1_n_8;
  wire end_addr_carry__4_i_2__1_n_8;
  wire end_addr_carry__4_i_3__1_n_8;
  wire end_addr_carry__4_i_4__1_n_8;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_11;
  wire end_addr_carry__4_n_12;
  wire end_addr_carry__4_n_13;
  wire end_addr_carry__4_n_14;
  wire end_addr_carry__4_n_15;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__1_n_8;
  wire end_addr_carry__5_i_2__1_n_8;
  wire end_addr_carry__5_i_3__1_n_8;
  wire end_addr_carry__5_i_4__1_n_8;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_11;
  wire end_addr_carry__5_n_12;
  wire end_addr_carry__5_n_13;
  wire end_addr_carry__5_n_14;
  wire end_addr_carry__5_n_15;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__1_n_8;
  wire end_addr_carry__6_i_2__1_n_8;
  wire end_addr_carry__6_n_11;
  wire end_addr_carry__6_n_14;
  wire end_addr_carry__6_n_15;
  wire end_addr_carry_i_1__1_n_8;
  wire end_addr_carry_i_2__1_n_8;
  wire end_addr_carry_i_3__1_n_8;
  wire end_addr_carry_i_4__1_n_8;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_11;
  wire end_addr_carry_n_12;
  wire end_addr_carry_n_13;
  wire end_addr_carry_n_14;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_8;
  wire [52:42]fifo_rreq_data;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_87;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_8;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_8;
  wire first_sect_carry__0_i_2__1_n_8;
  wire first_sect_carry__0_i_3__1_n_8;
  wire first_sect_carry__0_n_10;
  wire first_sect_carry__0_n_11;
  wire first_sect_carry_i_1__1_n_8;
  wire first_sect_carry_i_2__1_n_8;
  wire first_sect_carry_i_3__1_n_8;
  wire first_sect_carry_i_4__1_n_8;
  wire first_sect_carry_n_10;
  wire first_sect_carry_n_11;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire full_n_reg;
  wire \gmem1_addr_4_reg_1216_reg[29] ;
  wire \i3_reg_357_reg[13] ;
  wire [10:0]\i4_reg_368_reg[10] ;
  wire \i4_reg_368_reg[7] ;
  wire [20:0]\i5_reg_462_reg[20] ;
  wire [0:0]\i_6_reg_1326_reg[0] ;
  wire [0:0]\i_6_reg_1326_reg[0]_0 ;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1_reg_n_8;
  wire invalid_len_event_reg2;
  wire \j6_reg_473_reg[0] ;
  wire \j6_reg_473_reg[1] ;
  wire \j6_reg_473_reg[2] ;
  wire \j6_reg_473_reg[2]_0 ;
  wire last_sect;
  wire last_sect_carry__0_n_10;
  wire last_sect_carry__0_n_11;
  wire last_sect_carry_n_10;
  wire last_sect_carry_n_11;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire [29:0]m_axi_gmem1_ARADDR;
  wire [3:0]\m_axi_gmem1_ARLEN[3] ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [29:0]\out_pix3_reg_1111_reg[29] ;
  wire [5:0]p_0_in__2;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire pop0;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_8;
  wire rs2f_rreq_ack;
  wire [29:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire \sect_addr_buf[10]_i_1__1_n_8 ;
  wire \sect_addr_buf[11]_i_2__1_n_8 ;
  wire \sect_addr_buf[12]_i_1__1_n_8 ;
  wire \sect_addr_buf[13]_i_1__1_n_8 ;
  wire \sect_addr_buf[14]_i_1__1_n_8 ;
  wire \sect_addr_buf[15]_i_1__1_n_8 ;
  wire \sect_addr_buf[16]_i_1__1_n_8 ;
  wire \sect_addr_buf[17]_i_1__1_n_8 ;
  wire \sect_addr_buf[18]_i_1__1_n_8 ;
  wire \sect_addr_buf[19]_i_1__1_n_8 ;
  wire \sect_addr_buf[20]_i_1__1_n_8 ;
  wire \sect_addr_buf[21]_i_1__1_n_8 ;
  wire \sect_addr_buf[22]_i_1__1_n_8 ;
  wire \sect_addr_buf[23]_i_1__1_n_8 ;
  wire \sect_addr_buf[24]_i_1__1_n_8 ;
  wire \sect_addr_buf[25]_i_1__1_n_8 ;
  wire \sect_addr_buf[26]_i_1__1_n_8 ;
  wire \sect_addr_buf[27]_i_1__1_n_8 ;
  wire \sect_addr_buf[28]_i_1__1_n_8 ;
  wire \sect_addr_buf[29]_i_1__1_n_8 ;
  wire \sect_addr_buf[2]_i_1__1_n_8 ;
  wire \sect_addr_buf[30]_i_1__1_n_8 ;
  wire \sect_addr_buf[31]_i_1__1_n_8 ;
  wire \sect_addr_buf[3]_i_1__1_n_8 ;
  wire \sect_addr_buf[4]_i_1__1_n_8 ;
  wire \sect_addr_buf[5]_i_1__1_n_8 ;
  wire \sect_addr_buf[6]_i_1__1_n_8 ;
  wire \sect_addr_buf[7]_i_1__1_n_8 ;
  wire \sect_addr_buf[8]_i_1__1_n_8 ;
  wire \sect_addr_buf[9]_i_1__1_n_8 ;
  wire \sect_addr_buf_reg_n_8_[10] ;
  wire \sect_addr_buf_reg_n_8_[11] ;
  wire \sect_addr_buf_reg_n_8_[12] ;
  wire \sect_addr_buf_reg_n_8_[13] ;
  wire \sect_addr_buf_reg_n_8_[14] ;
  wire \sect_addr_buf_reg_n_8_[15] ;
  wire \sect_addr_buf_reg_n_8_[16] ;
  wire \sect_addr_buf_reg_n_8_[17] ;
  wire \sect_addr_buf_reg_n_8_[18] ;
  wire \sect_addr_buf_reg_n_8_[19] ;
  wire \sect_addr_buf_reg_n_8_[20] ;
  wire \sect_addr_buf_reg_n_8_[21] ;
  wire \sect_addr_buf_reg_n_8_[22] ;
  wire \sect_addr_buf_reg_n_8_[23] ;
  wire \sect_addr_buf_reg_n_8_[24] ;
  wire \sect_addr_buf_reg_n_8_[25] ;
  wire \sect_addr_buf_reg_n_8_[26] ;
  wire \sect_addr_buf_reg_n_8_[27] ;
  wire \sect_addr_buf_reg_n_8_[28] ;
  wire \sect_addr_buf_reg_n_8_[29] ;
  wire \sect_addr_buf_reg_n_8_[2] ;
  wire \sect_addr_buf_reg_n_8_[30] ;
  wire \sect_addr_buf_reg_n_8_[31] ;
  wire \sect_addr_buf_reg_n_8_[3] ;
  wire \sect_addr_buf_reg_n_8_[4] ;
  wire \sect_addr_buf_reg_n_8_[5] ;
  wire \sect_addr_buf_reg_n_8_[6] ;
  wire \sect_addr_buf_reg_n_8_[7] ;
  wire \sect_addr_buf_reg_n_8_[8] ;
  wire \sect_addr_buf_reg_n_8_[9] ;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_12;
  wire sect_cnt0_carry__0_n_13;
  wire sect_cnt0_carry__0_n_14;
  wire sect_cnt0_carry__0_n_15;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_12;
  wire sect_cnt0_carry__1_n_13;
  wire sect_cnt0_carry__1_n_14;
  wire sect_cnt0_carry__1_n_15;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_12;
  wire sect_cnt0_carry__2_n_13;
  wire sect_cnt0_carry__2_n_14;
  wire sect_cnt0_carry__2_n_15;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry__3_n_13;
  wire sect_cnt0_carry__3_n_14;
  wire sect_cnt0_carry__3_n_15;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_12;
  wire sect_cnt0_carry_n_13;
  wire sect_cnt0_carry_n_14;
  wire sect_cnt0_carry_n_15;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_8_[0] ;
  wire \sect_cnt_reg_n_8_[10] ;
  wire \sect_cnt_reg_n_8_[11] ;
  wire \sect_cnt_reg_n_8_[12] ;
  wire \sect_cnt_reg_n_8_[13] ;
  wire \sect_cnt_reg_n_8_[14] ;
  wire \sect_cnt_reg_n_8_[15] ;
  wire \sect_cnt_reg_n_8_[16] ;
  wire \sect_cnt_reg_n_8_[17] ;
  wire \sect_cnt_reg_n_8_[18] ;
  wire \sect_cnt_reg_n_8_[19] ;
  wire \sect_cnt_reg_n_8_[1] ;
  wire \sect_cnt_reg_n_8_[2] ;
  wire \sect_cnt_reg_n_8_[3] ;
  wire \sect_cnt_reg_n_8_[4] ;
  wire \sect_cnt_reg_n_8_[5] ;
  wire \sect_cnt_reg_n_8_[6] ;
  wire \sect_cnt_reg_n_8_[7] ;
  wire \sect_cnt_reg_n_8_[8] ;
  wire \sect_cnt_reg_n_8_[9] ;
  wire \sect_len_buf[0]_i_1_n_8 ;
  wire \sect_len_buf[1]_i_1_n_8 ;
  wire \sect_len_buf[2]_i_1_n_8 ;
  wire \sect_len_buf[3]_i_1_n_8 ;
  wire \sect_len_buf[4]_i_1_n_8 ;
  wire \sect_len_buf[5]_i_1_n_8 ;
  wire \sect_len_buf[6]_i_1_n_8 ;
  wire \sect_len_buf[7]_i_1_n_8 ;
  wire \sect_len_buf[8]_i_1_n_8 ;
  wire \sect_len_buf[9]_i_2_n_8 ;
  wire \sect_len_buf_reg_n_8_[4] ;
  wire \sect_len_buf_reg_n_8_[5] ;
  wire \sect_len_buf_reg_n_8_[6] ;
  wire \sect_len_buf_reg_n_8_[7] ;
  wire \sect_len_buf_reg_n_8_[8] ;
  wire \sect_len_buf_reg_n_8_[9] ;
  wire \start_addr_buf_reg_n_8_[10] ;
  wire \start_addr_buf_reg_n_8_[11] ;
  wire \start_addr_buf_reg_n_8_[12] ;
  wire \start_addr_buf_reg_n_8_[13] ;
  wire \start_addr_buf_reg_n_8_[14] ;
  wire \start_addr_buf_reg_n_8_[15] ;
  wire \start_addr_buf_reg_n_8_[16] ;
  wire \start_addr_buf_reg_n_8_[17] ;
  wire \start_addr_buf_reg_n_8_[18] ;
  wire \start_addr_buf_reg_n_8_[19] ;
  wire \start_addr_buf_reg_n_8_[20] ;
  wire \start_addr_buf_reg_n_8_[21] ;
  wire \start_addr_buf_reg_n_8_[22] ;
  wire \start_addr_buf_reg_n_8_[23] ;
  wire \start_addr_buf_reg_n_8_[24] ;
  wire \start_addr_buf_reg_n_8_[25] ;
  wire \start_addr_buf_reg_n_8_[26] ;
  wire \start_addr_buf_reg_n_8_[27] ;
  wire \start_addr_buf_reg_n_8_[28] ;
  wire \start_addr_buf_reg_n_8_[29] ;
  wire \start_addr_buf_reg_n_8_[2] ;
  wire \start_addr_buf_reg_n_8_[30] ;
  wire \start_addr_buf_reg_n_8_[31] ;
  wire \start_addr_buf_reg_n_8_[3] ;
  wire \start_addr_buf_reg_n_8_[4] ;
  wire \start_addr_buf_reg_n_8_[5] ;
  wire \start_addr_buf_reg_n_8_[6] ;
  wire \start_addr_buf_reg_n_8_[7] ;
  wire \start_addr_buf_reg_n_8_[8] ;
  wire \start_addr_buf_reg_n_8_[9] ;
  wire \start_addr_reg_n_8_[10] ;
  wire \start_addr_reg_n_8_[11] ;
  wire \start_addr_reg_n_8_[12] ;
  wire \start_addr_reg_n_8_[13] ;
  wire \start_addr_reg_n_8_[14] ;
  wire \start_addr_reg_n_8_[15] ;
  wire \start_addr_reg_n_8_[16] ;
  wire \start_addr_reg_n_8_[17] ;
  wire \start_addr_reg_n_8_[18] ;
  wire \start_addr_reg_n_8_[19] ;
  wire \start_addr_reg_n_8_[20] ;
  wire \start_addr_reg_n_8_[21] ;
  wire \start_addr_reg_n_8_[22] ;
  wire \start_addr_reg_n_8_[23] ;
  wire \start_addr_reg_n_8_[24] ;
  wire \start_addr_reg_n_8_[25] ;
  wire \start_addr_reg_n_8_[26] ;
  wire \start_addr_reg_n_8_[27] ;
  wire \start_addr_reg_n_8_[28] ;
  wire \start_addr_reg_n_8_[29] ;
  wire \start_addr_reg_n_8_[2] ;
  wire \start_addr_reg_n_8_[30] ;
  wire \start_addr_reg_n_8_[31] ;
  wire \start_addr_reg_n_8_[3] ;
  wire \start_addr_reg_n_8_[4] ;
  wire \start_addr_reg_n_8_[5] ;
  wire \start_addr_reg_n_8_[6] ;
  wire \start_addr_reg_n_8_[7] ;
  wire \start_addr_reg_n_8_[8] ;
  wire \start_addr_reg_n_8_[9] ;
  wire [1:0]tmp_11_fu_960_p1;
  wire \val_reg_1331_reg[0] ;
  wire \val_reg_1331_reg[0]_0 ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_align_len0_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_8,align_len0_carry_n_9,align_len0_carry_n_10,align_len0_carry_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_rreq_data[42],1'b0,1'b0}),
        .O({align_len0_carry_n_12,align_len0_carry_n_13,align_len0_carry_n_14,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b1,fifo_rreq_n_78,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_8),
        .CO({align_len0_carry__0_n_8,align_len0_carry__0_n_9,align_len0_carry__0_n_10,align_len0_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[48:47],1'b0,fifo_rreq_data[45]}),
        .O({align_len0_carry__0_n_12,align_len0_carry__0_n_13,align_len0_carry__0_n_14,align_len0_carry__0_n_15}),
        .S({fifo_rreq_n_75,fifo_rreq_n_76,1'b1,fifo_rreq_n_77}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_8),
        .CO({align_len0_carry__1_n_8,align_len0_carry__1_n_9,align_len0_carry__1_n_10,align_len0_carry__1_n_11}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[52:49]),
        .O({align_len0_carry__1_n_12,align_len0_carry__1_n_13,align_len0_carry__1_n_14,align_len0_carry__1_n_15}),
        .S({fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_8),
        .CO(NLW_align_len0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_align_len0_carry__2_O_UNCONNECTED[3:1],align_len0_carry__2_n_15}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_14),
        .Q(\align_len_reg_n_8_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_13),
        .Q(\align_len_reg_n_8_[12] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_12),
        .Q(\align_len_reg_n_8_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_15),
        .Q(\align_len_reg_n_8_[15] ),
        .R(SR));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_14),
        .Q(\align_len_reg_n_8_[16] ),
        .R(SR));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_13),
        .Q(\align_len_reg_n_8_[17] ),
        .R(SR));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_12),
        .Q(\align_len_reg_n_8_[18] ),
        .R(SR));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_15),
        .Q(\align_len_reg_n_8_[19] ),
        .R(SR));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_14),
        .Q(\align_len_reg_n_8_[20] ),
        .R(SR));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_13),
        .Q(\align_len_reg_n_8_[21] ),
        .R(SR));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_12),
        .Q(\align_len_reg_n_8_[22] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_15),
        .Q(\align_len_reg_n_8_[31] ),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_8_[11] ),
        .Q(\beat_len_buf_reg_n_8_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.E(next_beat),
        .Q({data_pack,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_11),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_8 ),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_8 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_16),
        .Q(m_axi_gmem1_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_14 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12 ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_15 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_14 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12 ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_15 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_14 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12 ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_15 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_14 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12 ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_15 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_14 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12 ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_15 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_14 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_14 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_8_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_13 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_13 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(\m_axi_gmem1_ARLEN[3] [2]),
        .I2(\m_axi_gmem1_ARLEN[3] [1]),
        .I3(\m_axi_gmem1_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__0_n_8 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(\m_axi_gmem1_ARLEN[3] [1]),
        .I2(\m_axi_gmem1_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__0_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__0 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(\m_axi_gmem1_ARLEN[3] [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_15 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_14 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(\m_axi_gmem1_ARLEN[3] [2]),
        .I2(\m_axi_gmem1_ARLEN[3] [0]),
        .I3(\m_axi_gmem1_ARLEN[3] [1]),
        .I4(\m_axi_gmem1_ARLEN[3] [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__0_n_8 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(\m_axi_gmem1_ARLEN[3] [3]),
        .I2(\m_axi_gmem1_ARLEN[3] [2]),
        .I3(\m_axi_gmem1_ARLEN[3] [0]),
        .I4(\m_axi_gmem1_ARLEN[3] [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__0_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_8_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3__0_n_8 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_15 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_15 }),
        .S(m_axi_gmem1_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_15 }),
        .S(m_axi_gmem1_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_15 }),
        .S(m_axi_gmem1_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_15 }),
        .S(m_axi_gmem1_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_15 }),
        .S(m_axi_gmem1_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_10 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_13 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_14 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_15 }),
        .S({1'b0,m_axi_gmem1_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_11 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_14 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__0_n_8 ,\could_multi_bursts.araddr_buf[4]_i_4__0_n_8 ,\could_multi_bursts.araddr_buf[4]_i_5__0_n_8 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_14 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_15 }),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__0_n_8 ,\could_multi_bursts.araddr_buf[8]_i_4__0_n_8 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_11),
        .Q(\m_axi_gmem1_ARLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_12),
        .Q(\m_axi_gmem1_ARLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_13),
        .Q(\m_axi_gmem1_ARLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(fifo_rctl_n_15),
        .Q(\m_axi_gmem1_ARLEN[3] [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in__2[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_20),
        .Q(\could_multi_bursts.sect_handling_reg_n_8 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_8_[2] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(\end_addr_buf[2]_i_1__0_n_8 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_15),
        .Q(\end_addr_buf_reg_n_8_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_14),
        .Q(\end_addr_buf_reg_n_8_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_13),
        .Q(\end_addr_buf_reg_n_8_[12] ),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_12),
        .Q(\end_addr_buf_reg_n_8_[13] ),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_15),
        .Q(\end_addr_buf_reg_n_8_[14] ),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_14),
        .Q(\end_addr_buf_reg_n_8_[15] ),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_13),
        .Q(\end_addr_buf_reg_n_8_[16] ),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_12),
        .Q(\end_addr_buf_reg_n_8_[17] ),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_15),
        .Q(\end_addr_buf_reg_n_8_[18] ),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_14),
        .Q(\end_addr_buf_reg_n_8_[19] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_13),
        .Q(\end_addr_buf_reg_n_8_[20] ),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_12),
        .Q(\end_addr_buf_reg_n_8_[21] ),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_15),
        .Q(\end_addr_buf_reg_n_8_[22] ),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_14),
        .Q(\end_addr_buf_reg_n_8_[23] ),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_13),
        .Q(\end_addr_buf_reg_n_8_[24] ),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_12),
        .Q(\end_addr_buf_reg_n_8_[25] ),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_15),
        .Q(\end_addr_buf_reg_n_8_[26] ),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_14),
        .Q(\end_addr_buf_reg_n_8_[27] ),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_13),
        .Q(\end_addr_buf_reg_n_8_[28] ),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_12),
        .Q(\end_addr_buf_reg_n_8_[29] ),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__0_n_8 ),
        .Q(\end_addr_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_15),
        .Q(\end_addr_buf_reg_n_8_[30] ),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_14),
        .Q(\end_addr_buf_reg_n_8_[31] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_14),
        .Q(\end_addr_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_13),
        .Q(\end_addr_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_12),
        .Q(\end_addr_buf_reg_n_8_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_15),
        .Q(\end_addr_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_14),
        .Q(\end_addr_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_13),
        .Q(\end_addr_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_12),
        .Q(\end_addr_buf_reg_n_8_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_8,end_addr_carry_n_9,end_addr_carry_n_10,end_addr_carry_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[5] ,\start_addr_reg_n_8_[4] ,\start_addr_reg_n_8_[3] ,\start_addr_reg_n_8_[2] }),
        .O({end_addr_carry_n_12,end_addr_carry_n_13,end_addr_carry_n_14,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__1_n_8,end_addr_carry_i_2__1_n_8,end_addr_carry_i_3__1_n_8,end_addr_carry_i_4__1_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_8),
        .CO({end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10,end_addr_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[9] ,\start_addr_reg_n_8_[8] ,\start_addr_reg_n_8_[7] ,\start_addr_reg_n_8_[6] }),
        .O({end_addr_carry__0_n_12,end_addr_carry__0_n_13,end_addr_carry__0_n_14,end_addr_carry__0_n_15}),
        .S({end_addr_carry__0_i_1__1_n_8,end_addr_carry__0_i_2__1_n_8,end_addr_carry__0_i_3__1_n_8,end_addr_carry__0_i_4__1_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__1
       (.I0(\start_addr_reg_n_8_[9] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry__0_i_1__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__1
       (.I0(\start_addr_reg_n_8_[8] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry__0_i_2__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__1
       (.I0(\start_addr_reg_n_8_[7] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry__0_i_3__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__1
       (.I0(\start_addr_reg_n_8_[6] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry__0_i_4__1_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_8),
        .CO({end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10,end_addr_carry__1_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[13] ,\start_addr_reg_n_8_[12] ,\start_addr_reg_n_8_[11] ,\start_addr_reg_n_8_[10] }),
        .O({end_addr_carry__1_n_12,end_addr_carry__1_n_13,end_addr_carry__1_n_14,end_addr_carry__1_n_15}),
        .S({end_addr_carry__1_i_1__1_n_8,end_addr_carry__1_i_2__1_n_8,end_addr_carry__1_i_3__1_n_8,end_addr_carry__1_i_4__1_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__1
       (.I0(\start_addr_reg_n_8_[13] ),
        .I1(\align_len_reg_n_8_[14] ),
        .O(end_addr_carry__1_i_1__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__1
       (.I0(\start_addr_reg_n_8_[12] ),
        .I1(\align_len_reg_n_8_[12] ),
        .O(end_addr_carry__1_i_2__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__1
       (.I0(\start_addr_reg_n_8_[11] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry__1_i_3__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__1
       (.I0(\start_addr_reg_n_8_[10] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry__1_i_4__1_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_8),
        .CO({end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10,end_addr_carry__2_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[17] ,\start_addr_reg_n_8_[16] ,\start_addr_reg_n_8_[15] ,\start_addr_reg_n_8_[14] }),
        .O({end_addr_carry__2_n_12,end_addr_carry__2_n_13,end_addr_carry__2_n_14,end_addr_carry__2_n_15}),
        .S({end_addr_carry__2_i_1__1_n_8,end_addr_carry__2_i_2__1_n_8,end_addr_carry__2_i_3__1_n_8,end_addr_carry__2_i_4__1_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__1
       (.I0(\start_addr_reg_n_8_[17] ),
        .I1(\align_len_reg_n_8_[17] ),
        .O(end_addr_carry__2_i_1__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__1
       (.I0(\start_addr_reg_n_8_[16] ),
        .I1(\align_len_reg_n_8_[16] ),
        .O(end_addr_carry__2_i_2__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__1
       (.I0(\start_addr_reg_n_8_[15] ),
        .I1(\align_len_reg_n_8_[15] ),
        .O(end_addr_carry__2_i_3__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__1
       (.I0(\start_addr_reg_n_8_[14] ),
        .I1(\align_len_reg_n_8_[14] ),
        .O(end_addr_carry__2_i_4__1_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_8),
        .CO({end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10,end_addr_carry__3_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[21] ,\start_addr_reg_n_8_[20] ,\start_addr_reg_n_8_[19] ,\start_addr_reg_n_8_[18] }),
        .O({end_addr_carry__3_n_12,end_addr_carry__3_n_13,end_addr_carry__3_n_14,end_addr_carry__3_n_15}),
        .S({end_addr_carry__3_i_1__1_n_8,end_addr_carry__3_i_2__1_n_8,end_addr_carry__3_i_3__1_n_8,end_addr_carry__3_i_4__1_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__1
       (.I0(\start_addr_reg_n_8_[21] ),
        .I1(\align_len_reg_n_8_[21] ),
        .O(end_addr_carry__3_i_1__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__1
       (.I0(\start_addr_reg_n_8_[20] ),
        .I1(\align_len_reg_n_8_[20] ),
        .O(end_addr_carry__3_i_2__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__1
       (.I0(\start_addr_reg_n_8_[19] ),
        .I1(\align_len_reg_n_8_[19] ),
        .O(end_addr_carry__3_i_3__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__1
       (.I0(\start_addr_reg_n_8_[18] ),
        .I1(\align_len_reg_n_8_[18] ),
        .O(end_addr_carry__3_i_4__1_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_8),
        .CO({end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10,end_addr_carry__4_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[25] ,\start_addr_reg_n_8_[24] ,\start_addr_reg_n_8_[23] ,\start_addr_reg_n_8_[22] }),
        .O({end_addr_carry__4_n_12,end_addr_carry__4_n_13,end_addr_carry__4_n_14,end_addr_carry__4_n_15}),
        .S({end_addr_carry__4_i_1__1_n_8,end_addr_carry__4_i_2__1_n_8,end_addr_carry__4_i_3__1_n_8,end_addr_carry__4_i_4__1_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__1
       (.I0(\start_addr_reg_n_8_[25] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_1__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__1
       (.I0(\start_addr_reg_n_8_[24] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_2__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__1
       (.I0(\start_addr_reg_n_8_[23] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_3__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__1
       (.I0(\start_addr_reg_n_8_[22] ),
        .I1(\align_len_reg_n_8_[22] ),
        .O(end_addr_carry__4_i_4__1_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_8),
        .CO({end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10,end_addr_carry__5_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[29] ,\start_addr_reg_n_8_[28] ,\start_addr_reg_n_8_[27] ,\start_addr_reg_n_8_[26] }),
        .O({end_addr_carry__5_n_12,end_addr_carry__5_n_13,end_addr_carry__5_n_14,end_addr_carry__5_n_15}),
        .S({end_addr_carry__5_i_1__1_n_8,end_addr_carry__5_i_2__1_n_8,end_addr_carry__5_i_3__1_n_8,end_addr_carry__5_i_4__1_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__1
       (.I0(\start_addr_reg_n_8_[29] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_1__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__1
       (.I0(\start_addr_reg_n_8_[28] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_2__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__1
       (.I0(\start_addr_reg_n_8_[27] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_3__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__1
       (.I0(\start_addr_reg_n_8_[26] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_4__1_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_8),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_8_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_14,end_addr_carry__6_n_15}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__1_n_8,end_addr_carry__6_i_2__1_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__1
       (.I0(\start_addr_reg_n_8_[31] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_1__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__1
       (.I0(\start_addr_reg_n_8_[30] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_2__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__1
       (.I0(\start_addr_reg_n_8_[5] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry_i_1__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__1
       (.I0(\start_addr_reg_n_8_[4] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry_i_2__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__1
       (.I0(\start_addr_reg_n_8_[3] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry_i_3__1_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__1
       (.I0(\start_addr_reg_n_8_[2] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry_i_4__1_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1_0 fifo_rctl
       (.CO(first_sect),
        .Q(p_1_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_8 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_16),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem1_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rctl_n_11),
        .\could_multi_bursts.arlen_buf_reg[0]_0 (fifo_rctl_n_14),
        .\could_multi_bursts.arlen_buf_reg[1] (fifo_rctl_n_12),
        .\could_multi_bursts.arlen_buf_reg[2] (fifo_rctl_n_13),
        .\could_multi_bursts.arlen_buf_reg[3] (fifo_rctl_n_15),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_rctl_n_8),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_20),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_8 ),
        .\dout_buf_reg[34] (data_pack),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_8),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .p_20_in(p_20_in),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_19),
        .rreq_handling_reg_0(rreq_handling_reg_n_8),
        .\sect_addr_buf_reg[2] (fifo_rctl_n_10),
        .\sect_cnt_reg[18] (last_sect));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_1 fifo_rreq
       (.D({fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31}),
        .E(align_len),
        .O({sect_cnt0_carry__3_n_13,sect_cnt0_carry__3_n_14,sect_cnt0_carry__3_n_15}),
        .Q({\start_addr_reg_n_8_[31] ,\start_addr_reg_n_8_[30] ,\start_addr_reg_n_8_[29] ,\start_addr_reg_n_8_[28] ,\start_addr_reg_n_8_[27] ,\start_addr_reg_n_8_[26] ,\start_addr_reg_n_8_[25] ,\start_addr_reg_n_8_[24] ,\start_addr_reg_n_8_[23] ,\start_addr_reg_n_8_[22] ,\start_addr_reg_n_8_[21] ,\start_addr_reg_n_8_[20] ,\start_addr_reg_n_8_[19] ,\start_addr_reg_n_8_[18] ,\start_addr_reg_n_8_[17] ,\start_addr_reg_n_8_[16] ,\start_addr_reg_n_8_[15] ,\start_addr_reg_n_8_[14] ,\start_addr_reg_n_8_[13] ,\start_addr_reg_n_8_[12] }),
        .S({fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36}),
        .SR(SR),
        .\align_len_reg[14] (fifo_rreq_n_78),
        .\align_len_reg[18] ({fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77}),
        .\align_len_reg[22] ({fifo_rreq_data[52:47],fifo_rreq_data[45],fifo_rreq_data[42],fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\data_p1_reg[29] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({\end_addr_buf_reg_n_8_[31] ,\end_addr_buf_reg_n_8_[30] ,\end_addr_buf_reg_n_8_[29] ,\end_addr_buf_reg_n_8_[28] ,\end_addr_buf_reg_n_8_[27] ,\end_addr_buf_reg_n_8_[26] ,\end_addr_buf_reg_n_8_[25] ,\end_addr_buf_reg_n_8_[24] ,\end_addr_buf_reg_n_8_[23] ,\end_addr_buf_reg_n_8_[22] ,\end_addr_buf_reg_n_8_[21] ,\end_addr_buf_reg_n_8_[20] ,\end_addr_buf_reg_n_8_[19] ,\end_addr_buf_reg_n_8_[18] ,\end_addr_buf_reg_n_8_[17] ,\end_addr_buf_reg_n_8_[16] ,\end_addr_buf_reg_n_8_[15] ,\end_addr_buf_reg_n_8_[14] ,\end_addr_buf_reg_n_8_[13] ,\end_addr_buf_reg_n_8_[12] }),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_8),
        .invalid_len_event0(invalid_len_event0),
        .next_rreq(next_rreq),
        .p_21_in(p_21_in),
        .pop0(pop0),
        .rreq_handling_reg(rreq_handling_reg_n_8),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[0] (fifo_rreq_n_87),
        .\sect_cnt_reg[0]_0 ({sect_cnt0_carry_n_12,sect_cnt0_carry_n_13,sect_cnt0_carry_n_14,sect_cnt0_carry_n_15}),
        .\sect_cnt_reg[12] ({sect_cnt0_carry__1_n_12,sect_cnt0_carry__1_n_13,sect_cnt0_carry__1_n_14,sect_cnt0_carry__1_n_15}),
        .\sect_cnt_reg[16] ({sect_cnt0_carry__2_n_12,sect_cnt0_carry__2_n_13,sect_cnt0_carry__2_n_14,sect_cnt0_carry__2_n_15}),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_8_[19] ,\sect_cnt_reg_n_8_[18] ,\sect_cnt_reg_n_8_[17] ,\sect_cnt_reg_n_8_[16] ,\sect_cnt_reg_n_8_[15] ,\sect_cnt_reg_n_8_[14] ,\sect_cnt_reg_n_8_[13] ,\sect_cnt_reg_n_8_[12] ,\sect_cnt_reg_n_8_[11] ,\sect_cnt_reg_n_8_[10] ,\sect_cnt_reg_n_8_[9] ,\sect_cnt_reg_n_8_[8] ,\sect_cnt_reg_n_8_[7] ,\sect_cnt_reg_n_8_[6] ,\sect_cnt_reg_n_8_[5] ,\sect_cnt_reg_n_8_[4] ,\sect_cnt_reg_n_8_[3] ,\sect_cnt_reg_n_8_[2] ,\sect_cnt_reg_n_8_[1] ,\sect_cnt_reg_n_8_[0] }),
        .\sect_cnt_reg[8] ({sect_cnt0_carry__0_n_12,sect_cnt0_carry__0_n_13,sect_cnt0_carry__0_n_14,sect_cnt0_carry__0_n_15}),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_8_[9] ,\sect_len_buf_reg_n_8_[8] ,\sect_len_buf_reg_n_8_[7] ,\sect_len_buf_reg_n_8_[6] ,\sect_len_buf_reg_n_8_[5] ,\sect_len_buf_reg_n_8_[4] }),
        .\start_addr_reg[2] ({fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82}),
        .\start_addr_reg[2]_0 ({fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85}),
        .\state_reg[0] (rs2f_rreq_valid));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_8),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_8,first_sect_carry_n_9,first_sect_carry_n_10,first_sect_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__1_n_8,first_sect_carry_i_2__1_n_8,first_sect_carry_i_3__1_n_8,first_sect_carry_i_4__1_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_8),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_10,first_sect_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__1_n_8,first_sect_carry__0_i_2__1_n_8,first_sect_carry__0_i_3__1_n_8}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__1
       (.I0(\sect_cnt_reg_n_8_[18] ),
        .I1(\start_addr_buf_reg_n_8_[30] ),
        .I2(\start_addr_buf_reg_n_8_[31] ),
        .I3(\sect_cnt_reg_n_8_[19] ),
        .O(first_sect_carry__0_i_1__1_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(\sect_cnt_reg_n_8_[16] ),
        .I1(\start_addr_buf_reg_n_8_[28] ),
        .I2(\sect_cnt_reg_n_8_[15] ),
        .I3(\start_addr_buf_reg_n_8_[27] ),
        .I4(\sect_cnt_reg_n_8_[17] ),
        .I5(\start_addr_buf_reg_n_8_[29] ),
        .O(first_sect_carry__0_i_2__1_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(\sect_cnt_reg_n_8_[13] ),
        .I1(\start_addr_buf_reg_n_8_[25] ),
        .I2(\sect_cnt_reg_n_8_[12] ),
        .I3(\start_addr_buf_reg_n_8_[24] ),
        .I4(\sect_cnt_reg_n_8_[14] ),
        .I5(\start_addr_buf_reg_n_8_[26] ),
        .O(first_sect_carry__0_i_3__1_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(\sect_cnt_reg_n_8_[10] ),
        .I1(\start_addr_buf_reg_n_8_[22] ),
        .I2(\sect_cnt_reg_n_8_[9] ),
        .I3(\start_addr_buf_reg_n_8_[21] ),
        .I4(\sect_cnt_reg_n_8_[11] ),
        .I5(\start_addr_buf_reg_n_8_[23] ),
        .O(first_sect_carry_i_1__1_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_8_[7] ),
        .I1(\start_addr_buf_reg_n_8_[19] ),
        .I2(\sect_cnt_reg_n_8_[6] ),
        .I3(\start_addr_buf_reg_n_8_[18] ),
        .I4(\sect_cnt_reg_n_8_[8] ),
        .I5(\start_addr_buf_reg_n_8_[20] ),
        .O(first_sect_carry_i_2__1_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(\sect_cnt_reg_n_8_[4] ),
        .I1(\start_addr_buf_reg_n_8_[16] ),
        .I2(\sect_cnt_reg_n_8_[3] ),
        .I3(\start_addr_buf_reg_n_8_[15] ),
        .I4(\sect_cnt_reg_n_8_[5] ),
        .I5(\start_addr_buf_reg_n_8_[17] ),
        .O(first_sect_carry_i_3__1_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(\sect_cnt_reg_n_8_[1] ),
        .I1(\start_addr_buf_reg_n_8_[13] ),
        .I2(\sect_cnt_reg_n_8_[0] ),
        .I3(\start_addr_buf_reg_n_8_[12] ),
        .I4(\sect_cnt_reg_n_8_[2] ),
        .I5(\start_addr_buf_reg_n_8_[14] ),
        .O(first_sect_carry_i_4__1_n_8));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1_reg_n_8),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1_reg_n_8),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_8,last_sect_carry_n_9,last_sect_carry_n_10,last_sect_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_8),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_10,last_sect_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_19),
        .Q(rreq_handling_reg_n_8),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.D(D[2]),
        .I_RDATA(I_RDATA),
        .Q(Q[3:2]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_equal_gen.data_buf_reg[7] (\bus_equal_gen.data_buf ),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_8 ),
        .full_n_reg(full_n_reg),
        .\i5_reg_462_reg[20] (\i5_reg_462_reg[20] ),
        .\i_6_reg_1326_reg[0] (\i_6_reg_1326_reg[0] ),
        .\i_6_reg_1326_reg[0]_0 (\i_6_reg_1326_reg[0]_0 ),
        .\j6_reg_473_reg[0] (\j6_reg_473_reg[0] ),
        .\j6_reg_473_reg[1] (\j6_reg_473_reg[1] ),
        .\j6_reg_473_reg[2] (\j6_reg_473_reg[2] ),
        .\j6_reg_473_reg[2]_0 (\j6_reg_473_reg[2]_0 ),
        .rdata_ack_t(rdata_ack_t),
        .tmp_11_fu_960_p1(tmp_11_fu_960_p1),
        .\val_reg_1331_reg[0] (\val_reg_1331_reg[0] ),
        .\val_reg_1331_reg[0]_0 (\val_reg_1331_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_2 rs_rreq
       (.D(D[1:0]),
        .Q(Q[1:0]),
        .SR(SR),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[29] (\ap_CS_fsm_reg[29] ),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem1_ARREADY(ap_reg_ioackin_gmem1_ARREADY),
        .\gmem1_addr_4_reg_1216_reg[29] (\gmem1_addr_4_reg_1216_reg[29] ),
        .\i3_reg_357_reg[13] (\i3_reg_357_reg[13] ),
        .\i4_reg_368_reg[10] (\i4_reg_368_reg[10] ),
        .\i4_reg_368_reg[7] (\i4_reg_368_reg[7] ),
        .\out_pix3_reg_1111_reg[29] (\out_pix3_reg_1111_reg[29] ),
        .\q_reg[29] (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\state_reg[1]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[10] ),
        .O(\sect_addr_buf[10]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[11] ),
        .O(\sect_addr_buf[11]_i_2__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[0] ),
        .O(\sect_addr_buf[12]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[1] ),
        .O(\sect_addr_buf[13]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[2] ),
        .O(\sect_addr_buf[14]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[3] ),
        .O(\sect_addr_buf[15]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[4] ),
        .O(\sect_addr_buf[16]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[5] ),
        .O(\sect_addr_buf[17]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[6] ),
        .O(\sect_addr_buf[18]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[7] ),
        .O(\sect_addr_buf[19]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[8] ),
        .O(\sect_addr_buf[20]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[9] ),
        .O(\sect_addr_buf[21]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[10] ),
        .O(\sect_addr_buf[22]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[11] ),
        .O(\sect_addr_buf[23]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[12] ),
        .O(\sect_addr_buf[24]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[13] ),
        .O(\sect_addr_buf[25]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[14] ),
        .O(\sect_addr_buf[26]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[15] ),
        .O(\sect_addr_buf[27]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[16] ),
        .O(\sect_addr_buf[28]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[17] ),
        .O(\sect_addr_buf[29]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[2] ),
        .O(\sect_addr_buf[2]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[18] ),
        .O(\sect_addr_buf[30]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_buf_reg_n_8_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_8_[19] ),
        .O(\sect_addr_buf[31]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[3] ),
        .O(\sect_addr_buf[3]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[4] ),
        .O(\sect_addr_buf[4]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[5] ),
        .O(\sect_addr_buf[5]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[6] ),
        .O(\sect_addr_buf[6]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[7] ),
        .O(\sect_addr_buf[7]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[8] ),
        .O(\sect_addr_buf[8]_i_1__1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_8_[9] ),
        .O(\sect_addr_buf[9]_i_1__1_n_8 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[10]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[10] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[11]_i_2__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[11] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[12]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[13]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[14]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[15]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[16]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[17]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[18]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[19]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[20]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[21]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[22]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[23]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[24]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[25]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[26]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[27]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[28]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[29]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[2]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[2] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[30]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[31]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[3]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[3] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[4]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[4] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[5]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[5] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[6]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[6] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[7]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[7] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[8]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[8] ),
        .R(fifo_rctl_n_10));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[9]_i_1__1_n_8 ),
        .Q(\sect_addr_buf_reg_n_8_[9] ),
        .R(fifo_rctl_n_10));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .CYINIT(\sect_cnt_reg_n_8_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry_n_12,sect_cnt0_carry_n_13,sect_cnt0_carry_n_14,sect_cnt0_carry_n_15}),
        .S({\sect_cnt_reg_n_8_[4] ,\sect_cnt_reg_n_8_[3] ,\sect_cnt_reg_n_8_[2] ,\sect_cnt_reg_n_8_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_8),
        .CO({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__0_n_12,sect_cnt0_carry__0_n_13,sect_cnt0_carry__0_n_14,sect_cnt0_carry__0_n_15}),
        .S({\sect_cnt_reg_n_8_[8] ,\sect_cnt_reg_n_8_[7] ,\sect_cnt_reg_n_8_[6] ,\sect_cnt_reg_n_8_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_8),
        .CO({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__1_n_12,sect_cnt0_carry__1_n_13,sect_cnt0_carry__1_n_14,sect_cnt0_carry__1_n_15}),
        .S({\sect_cnt_reg_n_8_[12] ,\sect_cnt_reg_n_8_[11] ,\sect_cnt_reg_n_8_[10] ,\sect_cnt_reg_n_8_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_8),
        .CO({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__2_n_12,sect_cnt0_carry__2_n_13,sect_cnt0_carry__2_n_14,sect_cnt0_carry__2_n_15}),
        .S({\sect_cnt_reg_n_8_[16] ,\sect_cnt_reg_n_8_[15] ,\sect_cnt_reg_n_8_[14] ,\sect_cnt_reg_n_8_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_8),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0_carry__3_n_13,sect_cnt0_carry__3_n_14,sect_cnt0_carry__3_n_15}),
        .S({1'b0,\sect_cnt_reg_n_8_[19] ,\sect_cnt_reg_n_8_[18] ,\sect_cnt_reg_n_8_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_31),
        .Q(\sect_cnt_reg_n_8_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_8_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_8_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_8_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_8_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_8_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_8_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_8_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_8_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_8_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_8_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_30),
        .Q(\sect_cnt_reg_n_8_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_8_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_8_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_8_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_8_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_8_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_8_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_8_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_87),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_8_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[2] ),
        .I1(\end_addr_buf_reg_n_8_[2] ),
        .I2(\beat_len_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[3] ),
        .I1(\end_addr_buf_reg_n_8_[3] ),
        .I2(\beat_len_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[4] ),
        .I1(\end_addr_buf_reg_n_8_[4] ),
        .I2(\beat_len_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[5] ),
        .I1(\end_addr_buf_reg_n_8_[5] ),
        .I2(\beat_len_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[6] ),
        .I1(\end_addr_buf_reg_n_8_[6] ),
        .I2(\beat_len_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[7] ),
        .I1(\end_addr_buf_reg_n_8_[7] ),
        .I2(\beat_len_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[8] ),
        .I1(\end_addr_buf_reg_n_8_[8] ),
        .I2(\beat_len_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[9] ),
        .I1(\end_addr_buf_reg_n_8_[9] ),
        .I2(\beat_len_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_buf_reg_n_8_[10] ),
        .I1(\end_addr_buf_reg_n_8_[10] ),
        .I2(\beat_len_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_buf_reg_n_8_[11] ),
        .I1(\end_addr_buf_reg_n_8_[11] ),
        .I2(\beat_len_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_8 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[0]_i_1_n_8 ),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[1]_i_1_n_8 ),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[2]_i_1_n_8 ),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[3]_i_1_n_8 ),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[4]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[5]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[6]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[7]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[8]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_len_buf[9]_i_2_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[10] ),
        .Q(\start_addr_buf_reg_n_8_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[11] ),
        .Q(\start_addr_buf_reg_n_8_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[12] ),
        .Q(\start_addr_buf_reg_n_8_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[13] ),
        .Q(\start_addr_buf_reg_n_8_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[14] ),
        .Q(\start_addr_buf_reg_n_8_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[15] ),
        .Q(\start_addr_buf_reg_n_8_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[16] ),
        .Q(\start_addr_buf_reg_n_8_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[17] ),
        .Q(\start_addr_buf_reg_n_8_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[18] ),
        .Q(\start_addr_buf_reg_n_8_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[19] ),
        .Q(\start_addr_buf_reg_n_8_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[20] ),
        .Q(\start_addr_buf_reg_n_8_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[21] ),
        .Q(\start_addr_buf_reg_n_8_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[22] ),
        .Q(\start_addr_buf_reg_n_8_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[23] ),
        .Q(\start_addr_buf_reg_n_8_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[24] ),
        .Q(\start_addr_buf_reg_n_8_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[25] ),
        .Q(\start_addr_buf_reg_n_8_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[26] ),
        .Q(\start_addr_buf_reg_n_8_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[27] ),
        .Q(\start_addr_buf_reg_n_8_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[28] ),
        .Q(\start_addr_buf_reg_n_8_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[29] ),
        .Q(\start_addr_buf_reg_n_8_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[2] ),
        .Q(\start_addr_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[30] ),
        .Q(\start_addr_buf_reg_n_8_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[31] ),
        .Q(\start_addr_buf_reg_n_8_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[3] ),
        .Q(\start_addr_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[4] ),
        .Q(\start_addr_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[5] ),
        .Q(\start_addr_buf_reg_n_8_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[6] ),
        .Q(\start_addr_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[7] ),
        .Q(\start_addr_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[8] ),
        .Q(\start_addr_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_8_[9] ),
        .Q(\start_addr_buf_reg_n_8_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_66),
        .Q(\start_addr_reg_n_8_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_8_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_8_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_8_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_8_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_8_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_8_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_8_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_8_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_8_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_8_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_8_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_8_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_8_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_8_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_8_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_8_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_8_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_8_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_8_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_74),
        .Q(\start_addr_reg_n_8_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_8_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_8_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_73),
        .Q(\start_addr_reg_n_8_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_8_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_8_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_8_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_8_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_68),
        .Q(\start_addr_reg_n_8_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_67),
        .Q(\start_addr_reg_n_8_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice
   (gmem1_AWREADY,
    \edge_val_1_i_reg_1318_reg[0] ,
    \edge_val_1_i_reg_1318_reg[7] ,
    \edge_val_1_i_reg_1318_reg[6] ,
    D,
    I_BREADY1,
    \i5_reg_462_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    E,
    ap_NS_fsm110_out,
    \data_p2_reg[0]_0 ,
    \data_p2_reg[1]_0 ,
    \data_p2_reg[2]_0 ,
    \data_p2_reg[3]_0 ,
    \data_p2_reg[4]_0 ,
    \data_p2_reg[5]_0 ,
    \data_p2_reg[6]_0 ,
    \data_p2_reg[7]_0 ,
    \data_p2_reg[8]_0 ,
    \data_p2_reg[9]_0 ,
    \data_p2_reg[10]_0 ,
    \data_p2_reg[11]_0 ,
    \data_p2_reg[12]_0 ,
    \data_p2_reg[13]_0 ,
    \data_p2_reg[14]_0 ,
    \data_p2_reg[15]_0 ,
    \data_p2_reg[16]_0 ,
    \data_p2_reg[17]_0 ,
    \data_p2_reg[18]_0 ,
    \data_p2_reg[19]_0 ,
    \data_p2_reg[20]_0 ,
    \data_p2_reg[21]_0 ,
    \data_p2_reg[22]_0 ,
    \data_p2_reg[23]_0 ,
    \data_p2_reg[24]_0 ,
    \data_p2_reg[25]_0 ,
    \data_p2_reg[26]_0 ,
    \data_p2_reg[27]_0 ,
    \data_p2_reg[28]_0 ,
    \data_p2_reg[29]_0 ,
    \data_p2_reg[0]_1 ,
    \data_p1_reg[39]_0 ,
    \state_reg[0]_0 ,
    \q_reg[52] ,
    SR,
    ap_clk,
    \x_weight_0_i_reg_404_reg[2] ,
    O,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    Q,
    edge_val_1_i_reg_1318,
    \x_weight_0_i_reg_404_reg[5] ,
    \i2_reg_346_reg[13] ,
    empty_n_reg,
    \i_0_i_reg_416_reg[1] ,
    \i_reg_324_reg[10] ,
    gmem1_WREADY,
    ap_reg_ioackin_gmem1_WREADY_reg,
    full_n_reg,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[34] ,
    \out_pix4_sum2_reg_1186_reg[29] ,
    \gmem1_addr_4_reg_1216_reg[0] ,
    \gmem1_addr_5_reg_1259_reg[0] ,
    \out_pix4_sum1_reg_1167_reg[29] ,
    \i3_reg_357_reg[13] ,
    \i5_reg_462_reg[17] ,
    \state_reg[0]_1 ,
    rs2f_wreq_ack,
    gmem1_AWVALID,
    \ap_CS_fsm_reg[37] ,
    s_ready_t_reg_0);
  output gmem1_AWREADY;
  output \edge_val_1_i_reg_1318_reg[0] ;
  output \edge_val_1_i_reg_1318_reg[7] ;
  output \edge_val_1_i_reg_1318_reg[6] ;
  output [8:0]D;
  output I_BREADY1;
  output [0:0]\i5_reg_462_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output ap_NS_fsm110_out;
  output \data_p2_reg[0]_0 ;
  output \data_p2_reg[1]_0 ;
  output \data_p2_reg[2]_0 ;
  output \data_p2_reg[3]_0 ;
  output \data_p2_reg[4]_0 ;
  output \data_p2_reg[5]_0 ;
  output \data_p2_reg[6]_0 ;
  output \data_p2_reg[7]_0 ;
  output \data_p2_reg[8]_0 ;
  output \data_p2_reg[9]_0 ;
  output \data_p2_reg[10]_0 ;
  output \data_p2_reg[11]_0 ;
  output \data_p2_reg[12]_0 ;
  output \data_p2_reg[13]_0 ;
  output \data_p2_reg[14]_0 ;
  output \data_p2_reg[15]_0 ;
  output \data_p2_reg[16]_0 ;
  output \data_p2_reg[17]_0 ;
  output \data_p2_reg[18]_0 ;
  output \data_p2_reg[19]_0 ;
  output \data_p2_reg[20]_0 ;
  output \data_p2_reg[21]_0 ;
  output \data_p2_reg[22]_0 ;
  output \data_p2_reg[23]_0 ;
  output \data_p2_reg[24]_0 ;
  output \data_p2_reg[25]_0 ;
  output \data_p2_reg[26]_0 ;
  output \data_p2_reg[27]_0 ;
  output \data_p2_reg[28]_0 ;
  output \data_p2_reg[29]_0 ;
  output \data_p2_reg[0]_1 ;
  output \data_p1_reg[39]_0 ;
  output [0:0]\state_reg[0]_0 ;
  output [33:0]\q_reg[52] ;
  input [0:0]SR;
  input ap_clk;
  input \x_weight_0_i_reg_404_reg[2] ;
  input [1:0]O;
  input ap_reg_ioackin_gmem1_AWREADY_reg;
  input [16:0]Q;
  input [1:0]edge_val_1_i_reg_1318;
  input \x_weight_0_i_reg_404_reg[5] ;
  input \i2_reg_346_reg[13] ;
  input empty_n_reg;
  input [1:0]\i_0_i_reg_416_reg[1] ;
  input \i_reg_324_reg[10] ;
  input gmem1_WREADY;
  input ap_reg_ioackin_gmem1_WREADY_reg;
  input full_n_reg;
  input \ap_CS_fsm_reg[47] ;
  input \ap_CS_fsm_reg[34] ;
  input [29:0]\out_pix4_sum2_reg_1186_reg[29] ;
  input [0:0]\gmem1_addr_4_reg_1216_reg[0] ;
  input [0:0]\gmem1_addr_5_reg_1259_reg[0] ;
  input [29:0]\out_pix4_sum1_reg_1167_reg[29] ;
  input \i3_reg_357_reg[13] ;
  input \i5_reg_462_reg[17] ;
  input [0:0]\state_reg[0]_1 ;
  input rs2f_wreq_ack;
  input gmem1_AWVALID;
  input [29:0]\ap_CS_fsm_reg[37] ;
  input [0:0]s_ready_t_reg_0;

  wire [8:0]D;
  wire [0:0]E;
  wire I_BREADY1;
  wire [1:0]O;
  wire [16:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[50]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[34] ;
  wire [29:0]\ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[47] ;
  wire ap_NS_fsm110_out;
  wire ap_clk;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire \data_p1[0]_i_1__1_n_8 ;
  wire \data_p1[10]_i_1__0_n_8 ;
  wire \data_p1[11]_i_1__0_n_8 ;
  wire \data_p1[12]_i_1__0_n_8 ;
  wire \data_p1[13]_i_1__0_n_8 ;
  wire \data_p1[14]_i_1__0_n_8 ;
  wire \data_p1[15]_i_1__0_n_8 ;
  wire \data_p1[16]_i_1__0_n_8 ;
  wire \data_p1[17]_i_1__0_n_8 ;
  wire \data_p1[18]_i_1__0_n_8 ;
  wire \data_p1[19]_i_1__0_n_8 ;
  wire \data_p1[1]_i_1__1_n_8 ;
  wire \data_p1[20]_i_1__0_n_8 ;
  wire \data_p1[21]_i_1__0_n_8 ;
  wire \data_p1[22]_i_1__0_n_8 ;
  wire \data_p1[23]_i_1__0_n_8 ;
  wire \data_p1[24]_i_1__0_n_8 ;
  wire \data_p1[25]_i_1__0_n_8 ;
  wire \data_p1[26]_i_1__0_n_8 ;
  wire \data_p1[27]_i_1__0_n_8 ;
  wire \data_p1[28]_i_1__0_n_8 ;
  wire \data_p1[29]_i_1__0_n_8 ;
  wire \data_p1[2]_i_1__1_n_8 ;
  wire \data_p1[32]_i_1_n_8 ;
  wire \data_p1[39]_i_1_n_8 ;
  wire \data_p1[3]_i_1__1_n_8 ;
  wire \data_p1[42]_i_1_n_8 ;
  wire \data_p1[42]_i_3_n_8 ;
  wire \data_p1[45]_i_2_n_8 ;
  wire \data_p1[4]_i_1__1_n_8 ;
  wire \data_p1[5]_i_1__1_n_8 ;
  wire \data_p1[6]_i_1__1_n_8 ;
  wire \data_p1[7]_i_1__1_n_8 ;
  wire \data_p1[8]_i_1__0_n_8 ;
  wire \data_p1[9]_i_1__0_n_8 ;
  wire \data_p1_reg[39]_0 ;
  wire [45:0]data_p2;
  wire \data_p2[32]_i_1_n_8 ;
  wire \data_p2[39]_i_1_n_8 ;
  wire \data_p2[42]_i_1_n_8 ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire \data_p2_reg[10]_0 ;
  wire \data_p2_reg[11]_0 ;
  wire \data_p2_reg[12]_0 ;
  wire \data_p2_reg[13]_0 ;
  wire \data_p2_reg[14]_0 ;
  wire \data_p2_reg[15]_0 ;
  wire \data_p2_reg[16]_0 ;
  wire \data_p2_reg[17]_0 ;
  wire \data_p2_reg[18]_0 ;
  wire \data_p2_reg[19]_0 ;
  wire \data_p2_reg[1]_0 ;
  wire \data_p2_reg[20]_0 ;
  wire \data_p2_reg[21]_0 ;
  wire \data_p2_reg[22]_0 ;
  wire \data_p2_reg[23]_0 ;
  wire \data_p2_reg[24]_0 ;
  wire \data_p2_reg[25]_0 ;
  wire \data_p2_reg[26]_0 ;
  wire \data_p2_reg[27]_0 ;
  wire \data_p2_reg[28]_0 ;
  wire \data_p2_reg[29]_0 ;
  wire \data_p2_reg[2]_0 ;
  wire \data_p2_reg[3]_0 ;
  wire \data_p2_reg[4]_0 ;
  wire \data_p2_reg[5]_0 ;
  wire \data_p2_reg[6]_0 ;
  wire \data_p2_reg[7]_0 ;
  wire \data_p2_reg[8]_0 ;
  wire \data_p2_reg[9]_0 ;
  wire [1:0]edge_val_1_i_reg_1318;
  wire \edge_val_1_i_reg_1318_reg[0] ;
  wire \edge_val_1_i_reg_1318_reg[6] ;
  wire \edge_val_1_i_reg_1318_reg[7] ;
  wire empty_n_reg;
  wire full_n_reg;
  wire gmem1_AWLEN1;
  wire gmem1_AWREADY;
  wire gmem1_AWVALID;
  wire gmem1_WREADY;
  wire [0:0]\gmem1_addr_4_reg_1216_reg[0] ;
  wire [0:0]\gmem1_addr_5_reg_1259_reg[0] ;
  wire \i2_reg_346_reg[13] ;
  wire \i3_reg_357_reg[13] ;
  wire [0:0]\i5_reg_462_reg[0] ;
  wire \i5_reg_462_reg[17] ;
  wire [1:0]\i_0_i_reg_416_reg[1] ;
  wire \i_reg_324_reg[10] ;
  wire load_p1;
  wire load_p1_from_p2;
  wire [1:0]next__0;
  wire [29:0]\out_pix4_sum1_reg_1167_reg[29] ;
  wire [29:0]\out_pix4_sum2_reg_1186_reg[29] ;
  wire [33:0]\q_reg[52] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__1_n_8;
  wire [0:0]s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_8 ;
  wire \state[1]_i_1__1_n_8 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire \x_weight_0_i_reg_404_reg[2] ;
  wire \x_weight_0_i_reg_404_reg[5] ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(gmem1_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(gmem1_AWREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_wreq_ack),
        .I4(gmem1_AWVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h888B8888)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\i2_reg_346_reg[13] ),
        .I1(Q[4]),
        .I2(gmem1_AWREADY),
        .I3(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I4(Q[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0EFE0)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(gmem1_AWREADY),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(gmem1_WREADY),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg[47] ),
        .I1(Q[0]),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(\ap_CS_fsm_reg[34] ),
        .I5(E),
        .O(\ap_CS_fsm_reg[1] ));
  LUT5 #(
    .INIT(32'h22222272)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[7]),
        .I1(\i3_reg_357_reg[13] ),
        .I2(Q[8]),
        .I3(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I4(gmem1_AWREADY),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hEFE0)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(gmem1_AWREADY),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I2(Q[1]),
        .I3(\i_reg_324_reg[10] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8080808080808F80)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(\i_0_i_reg_416_reg[1] [0]),
        .I1(\i_0_i_reg_416_reg[1] [1]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I5(gmem1_AWREADY),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EFE0E0)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(gmem1_AWREADY),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I2(Q[10]),
        .I3(gmem1_WREADY),
        .I4(Q[11]),
        .I5(ap_reg_ioackin_gmem1_WREADY_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(Q[14]),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I2(gmem1_AWREADY),
        .I3(Q[15]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0F0F33770F0F0044)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(\i5_reg_462_reg[17] ),
        .I1(Q[16]),
        .I2(\ap_CS_fsm[50]_i_2_n_8 ),
        .I3(\state_reg[0]_1 ),
        .I4(Q[15]),
        .I5(full_n_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[50]_i_2 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I1(gmem1_AWREADY),
        .O(\ap_CS_fsm[50]_i_2_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hABAAFFAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[2]),
        .I1(gmem1_AWREADY),
        .I2(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I3(Q[3]),
        .I4(empty_n_reg),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [0]),
        .O(\data_p1[0]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [10]),
        .O(\data_p1[10]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [11]),
        .O(\data_p1[11]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [12]),
        .O(\data_p1[12]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [13]),
        .O(\data_p1[13]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [14]),
        .O(\data_p1[14]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [15]),
        .O(\data_p1[15]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [16]),
        .O(\data_p1[16]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [17]),
        .O(\data_p1[17]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [18]),
        .O(\data_p1[18]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [19]),
        .O(\data_p1[19]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [1]),
        .O(\data_p1[1]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [20]),
        .O(\data_p1[20]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [21]),
        .O(\data_p1[21]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [22]),
        .O(\data_p1[22]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [23]),
        .O(\data_p1[23]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [24]),
        .O(\data_p1[24]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [25]),
        .O(\data_p1[25]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [26]),
        .O(\data_p1[26]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [27]),
        .O(\data_p1[27]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [28]),
        .O(\data_p1[28]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [29]),
        .O(\data_p1[29]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [2]),
        .O(\data_p1[2]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'h888888888888B8BB)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(load_p1_from_p2),
        .I2(Q[10]),
        .I3(\data_p1[42]_i_3_n_8 ),
        .I4(Q[15]),
        .I5(ap_reg_ioackin_gmem1_AWREADY_reg),
        .O(\data_p1[32]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B8BB)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(load_p1_from_p2),
        .I2(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I3(Q[8]),
        .I4(\data_p1_reg[39]_0 ),
        .I5(Q[5]),
        .O(\data_p1[39]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_p1[39]_i_2 
       (.I0(Q[10]),
        .I1(Q[15]),
        .O(\data_p1_reg[39]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [3]),
        .O(\data_p1[3]_i_1__1_n_8 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBBBBB8)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(load_p1_from_p2),
        .I2(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I3(Q[15]),
        .I4(\data_p1[42]_i_3_n_8 ),
        .I5(Q[10]),
        .O(\data_p1[42]_i_1_n_8 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[42]_i_2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(load_p1_from_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \data_p1[42]_i_3 
       (.I0(Q[8]),
        .I1(Q[5]),
        .O(\data_p1[42]_i_3_n_8 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[45]_i_1 
       (.I0(gmem1_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \data_p1[45]_i_2 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[15]),
        .I4(ap_reg_ioackin_gmem1_AWREADY_reg),
        .O(\data_p1[45]_i_2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [4]),
        .O(\data_p1[4]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [5]),
        .O(\data_p1[5]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [6]),
        .O(\data_p1[6]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [7]),
        .O(\data_p1[7]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [8]),
        .O(\data_p1[8]_i_1__0_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\ap_CS_fsm_reg[37] [9]),
        .O(\data_p1[9]_i_1__0_n_8 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_8 ),
        .Q(\q_reg[52] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_8 ),
        .Q(\q_reg[52] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_8 ),
        .Q(\q_reg[52] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_8 ),
        .Q(\q_reg[52] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_8 ),
        .Q(\q_reg[52] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_8 ),
        .Q(\q_reg[52] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_8 ),
        .Q(\q_reg[52] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_8 ),
        .Q(\q_reg[52] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_8 ),
        .Q(\q_reg[52] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_8 ),
        .Q(\q_reg[52] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_8 ),
        .Q(\q_reg[52] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_8 ),
        .Q(\q_reg[52] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_8 ),
        .Q(\q_reg[52] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_8 ),
        .Q(\q_reg[52] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_8 ),
        .Q(\q_reg[52] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_8 ),
        .Q(\q_reg[52] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_8 ),
        .Q(\q_reg[52] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_8 ),
        .Q(\q_reg[52] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_8 ),
        .Q(\q_reg[52] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_8 ),
        .Q(\q_reg[52] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_8 ),
        .Q(\q_reg[52] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_8 ),
        .Q(\q_reg[52] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_8 ),
        .Q(\q_reg[52] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_8 ),
        .Q(\q_reg[52] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_8 ),
        .Q(\q_reg[52] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_8 ),
        .Q(\q_reg[52] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_8 ),
        .Q(\q_reg[52] [32]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_2_n_8 ),
        .Q(\q_reg[52] [33]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_8 ),
        .Q(\q_reg[52] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_8 ),
        .Q(\q_reg[52] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_8 ),
        .Q(\q_reg[52] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_8 ),
        .Q(\q_reg[52] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_8 ),
        .Q(\q_reg[52] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_8 ),
        .Q(\q_reg[52] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF0BB0000F0BB)) 
    \data_p2[0]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [0]),
        .I1(Q[8]),
        .I2(\gmem1_addr_4_reg_1216_reg[0] ),
        .I3(Q[15]),
        .I4(Q[10]),
        .I5(\gmem1_addr_5_reg_1259_reg[0] ),
        .O(\data_p2_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \data_p2[0]_i_3 
       (.I0(Q[10]),
        .I1(Q[15]),
        .I2(Q[8]),
        .I3(\out_pix4_sum1_reg_1167_reg[29] [0]),
        .I4(Q[5]),
        .O(\data_p2_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    \data_p2[10]_i_2 
       (.I0(Q[5]),
        .I1(\out_pix4_sum1_reg_1167_reg[29] [10]),
        .I2(Q[8]),
        .I3(\out_pix4_sum2_reg_1186_reg[29] [10]),
        .I4(Q[10]),
        .I5(Q[15]),
        .O(\data_p2_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[11]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [11]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [11]),
        .I5(Q[8]),
        .O(\data_p2_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    \data_p2[12]_i_2 
       (.I0(Q[5]),
        .I1(\out_pix4_sum1_reg_1167_reg[29] [12]),
        .I2(Q[8]),
        .I3(\out_pix4_sum2_reg_1186_reg[29] [12]),
        .I4(Q[10]),
        .I5(Q[15]),
        .O(\data_p2_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[13]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [13]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [13]),
        .I5(Q[8]),
        .O(\data_p2_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[14]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [14]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [14]),
        .I5(Q[8]),
        .O(\data_p2_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[15]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [15]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [15]),
        .I5(Q[8]),
        .O(\data_p2_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[16]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [16]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [16]),
        .I5(Q[8]),
        .O(\data_p2_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[17]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [17]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [17]),
        .I5(Q[8]),
        .O(\data_p2_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[18]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [18]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [18]),
        .I5(Q[8]),
        .O(\data_p2_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[19]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [19]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [19]),
        .I5(Q[8]),
        .O(\data_p2_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[1]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [1]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [1]),
        .I5(Q[8]),
        .O(\data_p2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[20]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [20]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [20]),
        .I5(Q[8]),
        .O(\data_p2_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    \data_p2[21]_i_2 
       (.I0(Q[5]),
        .I1(\out_pix4_sum1_reg_1167_reg[29] [21]),
        .I2(Q[8]),
        .I3(\out_pix4_sum2_reg_1186_reg[29] [21]),
        .I4(Q[10]),
        .I5(Q[15]),
        .O(\data_p2_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[22]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [22]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [22]),
        .I5(Q[8]),
        .O(\data_p2_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[23]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [23]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [23]),
        .I5(Q[8]),
        .O(\data_p2_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[24]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [24]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [24]),
        .I5(Q[8]),
        .O(\data_p2_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[25]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [25]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [25]),
        .I5(Q[8]),
        .O(\data_p2_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[26]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [26]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [26]),
        .I5(Q[8]),
        .O(\data_p2_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[27]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [27]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [27]),
        .I5(Q[8]),
        .O(\data_p2_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[28]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [28]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [28]),
        .I5(Q[8]),
        .O(\data_p2_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[29]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [29]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [29]),
        .I5(Q[8]),
        .O(\data_p2_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[2]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [2]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [2]),
        .I5(Q[8]),
        .O(\data_p2_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    \data_p2[32]_i_1 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[15]),
        .I4(ap_reg_ioackin_gmem1_AWREADY_reg),
        .O(\data_p2[32]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \data_p2[39]_i_1 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I1(Q[8]),
        .I2(Q[15]),
        .I3(Q[10]),
        .I4(Q[5]),
        .O(\data_p2[39]_i_1_n_8 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[3]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [3]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [3]),
        .I5(Q[8]),
        .O(\data_p2_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    \data_p2[42]_i_1 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I1(Q[15]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(Q[10]),
        .O(\data_p2[42]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[45]_i_2 
       (.I0(Q[15]),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg),
        .O(gmem1_AWLEN1));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[4]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [4]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [4]),
        .I5(Q[8]),
        .O(\data_p2_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF808)) 
    \data_p2[5]_i_2 
       (.I0(Q[5]),
        .I1(\out_pix4_sum1_reg_1167_reg[29] [5]),
        .I2(Q[8]),
        .I3(\out_pix4_sum2_reg_1186_reg[29] [5]),
        .I4(Q[10]),
        .I5(Q[15]),
        .O(\data_p2_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[6]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [6]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [6]),
        .I5(Q[8]),
        .O(\data_p2_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[7]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [7]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [7]),
        .I5(Q[8]),
        .O(\data_p2_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[8]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [8]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [8]),
        .I5(Q[8]),
        .O(\data_p2_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFCFCFC)) 
    \data_p2[9]_i_2 
       (.I0(\out_pix4_sum2_reg_1186_reg[29] [9]),
        .I1(Q[10]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(\out_pix4_sum1_reg_1167_reg[29] [9]),
        .I5(Q[8]),
        .O(\data_p2_reg[9]_0 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\data_p2[32]_i_1_n_8 ),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\data_p2[39]_i_1_n_8 ),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\data_p2[42]_i_1_n_8 ),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(gmem1_AWLEN1),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_0),
        .D(\ap_CS_fsm_reg[37] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010000000000)) 
    \edge_val_1_i_reg_1318[5]_i_1 
       (.I0(\x_weight_0_i_reg_404_reg[2] ),
        .I1(O[1]),
        .I2(O[0]),
        .I3(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I4(gmem1_AWREADY),
        .I5(Q[10]),
        .O(\edge_val_1_i_reg_1318_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \edge_val_1_i_reg_1318[5]_i_2 
       (.I0(Q[10]),
        .I1(gmem1_AWREADY),
        .I2(ap_reg_ioackin_gmem1_AWREADY_reg),
        .O(ap_NS_fsm110_out));
  LUT6 #(
    .INIT(64'hFFFFF1FF0000F100)) 
    \edge_val_1_i_reg_1318[6]_i_1 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\x_weight_0_i_reg_404_reg[5] ),
        .I3(Q[10]),
        .I4(\ap_CS_fsm[50]_i_2_n_8 ),
        .I5(edge_val_1_i_reg_1318[0]),
        .O(\edge_val_1_i_reg_1318_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h777F4440)) 
    \edge_val_1_i_reg_1318[7]_i_1 
       (.I0(O[1]),
        .I1(Q[10]),
        .I2(gmem1_AWREADY),
        .I3(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I4(edge_val_1_i_reg_1318[1]),
        .O(\edge_val_1_i_reg_1318_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \i1_reg_335[0]_i_1 
       (.I0(gmem1_AWREADY),
        .I1(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I2(Q[3]),
        .I3(empty_n_reg),
        .O(I_BREADY1));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \i5_reg_462[20]_i_1 
       (.I0(ap_reg_ioackin_gmem1_AWREADY_reg),
        .I1(gmem1_AWREADY),
        .I2(Q[15]),
        .I3(full_n_reg),
        .O(\i5_reg_462_reg[0] ));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(gmem1_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(gmem1_AWREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_8));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_8),
        .Q(gmem1_AWREADY),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__1 
       (.I0(gmem1_AWREADY),
        .I1(gmem1_AWVALID),
        .I2(rs2f_wreq_ack),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(rs2f_wreq_ack),
        .I3(gmem1_AWVALID),
        .O(\state[1]_i_1__1_n_8 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_8 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_8 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \tmp_25_cast_reg_1119[29]_i_1 
       (.I0(Q[1]),
        .I1(gmem1_AWREADY),
        .I2(ap_reg_ioackin_gmem1_AWREADY_reg),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_2
   (D,
    \gmem1_addr_4_reg_1216_reg[29] ,
    \ap_CS_fsm_reg[29] ,
    \i4_reg_368_reg[7] ,
    \state_reg[1]_0 ,
    \q_reg[29] ,
    SR,
    ap_clk,
    ap_reg_ioackin_gmem1_ARREADY,
    \i4_reg_368_reg[10] ,
    Q,
    \i3_reg_357_reg[13] ,
    \ap_CS_fsm_reg[28] ,
    rs2f_rreq_ack,
    \out_pix3_reg_1111_reg[29] );
  output [1:0]D;
  output \gmem1_addr_4_reg_1216_reg[29] ;
  output \ap_CS_fsm_reg[29] ;
  output \i4_reg_368_reg[7] ;
  output [0:0]\state_reg[1]_0 ;
  output [29:0]\q_reg[29] ;
  input [0:0]SR;
  input ap_clk;
  input ap_reg_ioackin_gmem1_ARREADY;
  input [10:0]\i4_reg_368_reg[10] ;
  input [1:0]Q;
  input \i3_reg_357_reg[13] ;
  input \ap_CS_fsm_reg[28] ;
  input rs2f_rreq_ack;
  input [29:0]\out_pix3_reg_1111_reg[29] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[29]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[29] ;
  wire ap_clk;
  wire ap_reg_ioackin_gmem1_ARREADY;
  wire \data_p1[0]_i_1__2_n_8 ;
  wire \data_p1[10]_i_1__1_n_8 ;
  wire \data_p1[11]_i_1__1_n_8 ;
  wire \data_p1[12]_i_1__1_n_8 ;
  wire \data_p1[13]_i_1__1_n_8 ;
  wire \data_p1[14]_i_1__1_n_8 ;
  wire \data_p1[15]_i_1__1_n_8 ;
  wire \data_p1[16]_i_1__1_n_8 ;
  wire \data_p1[17]_i_1__1_n_8 ;
  wire \data_p1[18]_i_1__1_n_8 ;
  wire \data_p1[19]_i_1__1_n_8 ;
  wire \data_p1[1]_i_1__2_n_8 ;
  wire \data_p1[20]_i_1__1_n_8 ;
  wire \data_p1[21]_i_1__1_n_8 ;
  wire \data_p1[22]_i_1__1_n_8 ;
  wire \data_p1[23]_i_1__1_n_8 ;
  wire \data_p1[24]_i_1__1_n_8 ;
  wire \data_p1[25]_i_1__1_n_8 ;
  wire \data_p1[26]_i_1__1_n_8 ;
  wire \data_p1[27]_i_1__1_n_8 ;
  wire \data_p1[28]_i_1__1_n_8 ;
  wire \data_p1[29]_i_2_n_8 ;
  wire \data_p1[2]_i_1__2_n_8 ;
  wire \data_p1[3]_i_1__2_n_8 ;
  wire \data_p1[4]_i_1__2_n_8 ;
  wire \data_p1[5]_i_1__2_n_8 ;
  wire \data_p1[6]_i_1__2_n_8 ;
  wire \data_p1[7]_i_1__2_n_8 ;
  wire \data_p1[8]_i_1__1_n_8 ;
  wire \data_p1[9]_i_1__1_n_8 ;
  wire \data_p2_reg_n_8_[0] ;
  wire \data_p2_reg_n_8_[10] ;
  wire \data_p2_reg_n_8_[11] ;
  wire \data_p2_reg_n_8_[12] ;
  wire \data_p2_reg_n_8_[13] ;
  wire \data_p2_reg_n_8_[14] ;
  wire \data_p2_reg_n_8_[15] ;
  wire \data_p2_reg_n_8_[16] ;
  wire \data_p2_reg_n_8_[17] ;
  wire \data_p2_reg_n_8_[18] ;
  wire \data_p2_reg_n_8_[19] ;
  wire \data_p2_reg_n_8_[1] ;
  wire \data_p2_reg_n_8_[20] ;
  wire \data_p2_reg_n_8_[21] ;
  wire \data_p2_reg_n_8_[22] ;
  wire \data_p2_reg_n_8_[23] ;
  wire \data_p2_reg_n_8_[24] ;
  wire \data_p2_reg_n_8_[25] ;
  wire \data_p2_reg_n_8_[26] ;
  wire \data_p2_reg_n_8_[27] ;
  wire \data_p2_reg_n_8_[28] ;
  wire \data_p2_reg_n_8_[29] ;
  wire \data_p2_reg_n_8_[2] ;
  wire \data_p2_reg_n_8_[3] ;
  wire \data_p2_reg_n_8_[4] ;
  wire \data_p2_reg_n_8_[5] ;
  wire \data_p2_reg_n_8_[6] ;
  wire \data_p2_reg_n_8_[7] ;
  wire \data_p2_reg_n_8_[8] ;
  wire \data_p2_reg_n_8_[9] ;
  wire gmem1_ARREADY;
  wire \gmem1_addr_4_reg_1216_reg[29] ;
  wire \i3_reg_357_reg[13] ;
  wire [10:0]\i4_reg_368_reg[10] ;
  wire \i4_reg_368_reg[7] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [29:0]\out_pix3_reg_1111_reg[29] ;
  wire [29:0]\q_reg[29] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__3_n_8;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_8 ;
  wire \state[1]_i_1__3_n_8 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[1]_0 ;

  LUT5 #(
    .INIT(32'h00010F00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(ap_reg_ioackin_gmem1_ARREADY),
        .I1(\gmem1_addr_4_reg_1216_reg[29] ),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00FF11100000EE10)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(ap_reg_ioackin_gmem1_ARREADY),
        .I1(\gmem1_addr_4_reg_1216_reg[29] ),
        .I2(gmem1_ARREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(rs2f_rreq_ack),
        .O(next__0[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[1]_i_2__2 
       (.I0(\ap_CS_fsm_reg[29] ),
        .I1(Q[1]),
        .O(\gmem1_addr_4_reg_1216_reg[29] ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hD8D8D8D8D8D8D8DD)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(Q[0]),
        .I1(\i3_reg_357_reg[13] ),
        .I2(\ap_CS_fsm_reg[28] ),
        .I3(\gmem1_addr_4_reg_1216_reg[29] ),
        .I4(gmem1_ARREADY),
        .I5(ap_reg_ioackin_gmem1_ARREADY),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[29]_i_2 
       (.I0(\i4_reg_368_reg[7] ),
        .I1(\i4_reg_368_reg[10] [3]),
        .I2(\ap_CS_fsm[29]_i_3_n_8 ),
        .I3(\i4_reg_368_reg[10] [7]),
        .I4(\i4_reg_368_reg[10] [6]),
        .I5(\i4_reg_368_reg[10] [8]),
        .O(\ap_CS_fsm_reg[29] ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[29]_i_3 
       (.I0(\i4_reg_368_reg[10] [4]),
        .I1(\i4_reg_368_reg[10] [10]),
        .I2(\i4_reg_368_reg[10] [5]),
        .I3(\i4_reg_368_reg[10] [9]),
        .O(\ap_CS_fsm[29]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'h54)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(\gmem1_addr_4_reg_1216_reg[29] ),
        .I1(ap_reg_ioackin_gmem1_ARREADY),
        .I2(gmem1_ARREADY),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p2_reg_n_8_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [0]),
        .O(\data_p1[0]_i_1__2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_8_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [10]),
        .O(\data_p1[10]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_8_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [11]),
        .O(\data_p1[11]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_8_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [12]),
        .O(\data_p1[12]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_8_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [13]),
        .O(\data_p1[13]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_8_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [14]),
        .O(\data_p1[14]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_8_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [15]),
        .O(\data_p1[15]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_8_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [16]),
        .O(\data_p1[16]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_8_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [17]),
        .O(\data_p1[17]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_8_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [18]),
        .O(\data_p1[18]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_8_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [19]),
        .O(\data_p1[19]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__2 
       (.I0(\data_p2_reg_n_8_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [1]),
        .O(\data_p1[1]_i_1__2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_8_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [20]),
        .O(\data_p1[20]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_8_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [21]),
        .O(\data_p1[21]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_8_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [22]),
        .O(\data_p1[22]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_8_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [23]),
        .O(\data_p1[23]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_8_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [24]),
        .O(\data_p1[24]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_8_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [25]),
        .O(\data_p1[25]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_8_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [26]),
        .O(\data_p1[26]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_8_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [27]),
        .O(\data_p1[27]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_8_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [28]),
        .O(\data_p1[28]_i_1__1_n_8 ));
  LUT5 #(
    .INIT(32'h0010F011)) 
    \data_p1[29]_i_1__1 
       (.I0(ap_reg_ioackin_gmem1_ARREADY),
        .I1(\gmem1_addr_4_reg_1216_reg[29] ),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_2 
       (.I0(\data_p2_reg_n_8_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [29]),
        .O(\data_p1[29]_i_2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_8_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [2]),
        .O(\data_p1[2]_i_1__2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_8_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [3]),
        .O(\data_p1[3]_i_1__2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_8_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [4]),
        .O(\data_p1[4]_i_1__2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_8_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [5]),
        .O(\data_p1[5]_i_1__2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_8_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [6]),
        .O(\data_p1[6]_i_1__2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_8_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [7]),
        .O(\data_p1[7]_i_1__2_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_8_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [8]),
        .O(\data_p1[8]_i_1__1_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_8_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\out_pix3_reg_1111_reg[29] [9]),
        .O(\data_p1[9]_i_1__1_n_8 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_8 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_8 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_8 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_8 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_8 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_8 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_8 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_8 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_8 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_8 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_8 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_8 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_8 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_8 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_8 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_8 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_8 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_8 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_8 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_8 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_8 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2_n_8 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_8 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_8 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_8 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_8 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_8 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_8 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_8 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_8 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h10)) 
    \data_p2[29]_i_1__0 
       (.I0(ap_reg_ioackin_gmem1_ARREADY),
        .I1(\gmem1_addr_4_reg_1216_reg[29] ),
        .I2(gmem1_ARREADY),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [0]),
        .Q(\data_p2_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [10]),
        .Q(\data_p2_reg_n_8_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [11]),
        .Q(\data_p2_reg_n_8_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [12]),
        .Q(\data_p2_reg_n_8_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [13]),
        .Q(\data_p2_reg_n_8_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [14]),
        .Q(\data_p2_reg_n_8_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [15]),
        .Q(\data_p2_reg_n_8_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [16]),
        .Q(\data_p2_reg_n_8_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [17]),
        .Q(\data_p2_reg_n_8_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [18]),
        .Q(\data_p2_reg_n_8_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [19]),
        .Q(\data_p2_reg_n_8_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [1]),
        .Q(\data_p2_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [20]),
        .Q(\data_p2_reg_n_8_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [21]),
        .Q(\data_p2_reg_n_8_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [22]),
        .Q(\data_p2_reg_n_8_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [23]),
        .Q(\data_p2_reg_n_8_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [24]),
        .Q(\data_p2_reg_n_8_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [25]),
        .Q(\data_p2_reg_n_8_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [26]),
        .Q(\data_p2_reg_n_8_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [27]),
        .Q(\data_p2_reg_n_8_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [28]),
        .Q(\data_p2_reg_n_8_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [29]),
        .Q(\data_p2_reg_n_8_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [2]),
        .Q(\data_p2_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [3]),
        .Q(\data_p2_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [4]),
        .Q(\data_p2_reg_n_8_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [5]),
        .Q(\data_p2_reg_n_8_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [6]),
        .Q(\data_p2_reg_n_8_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [7]),
        .Q(\data_p2_reg_n_8_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [8]),
        .Q(\data_p2_reg_n_8_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\out_pix3_reg_1111_reg[29] [9]),
        .Q(\data_p2_reg_n_8_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h7F)) 
    \i4_reg_368[7]_i_2 
       (.I0(\i4_reg_368_reg[10] [1]),
        .I1(\i4_reg_368_reg[10] [0]),
        .I2(\i4_reg_368_reg[10] [2]),
        .O(\i4_reg_368_reg[7] ));
  LUT6 #(
    .INIT(64'hFF00FFF0FE00FFFF)) 
    s_ready_t_i_1__3
       (.I0(ap_reg_ioackin_gmem1_ARREADY),
        .I1(\gmem1_addr_4_reg_1216_reg[29] ),
        .I2(rs2f_rreq_ack),
        .I3(gmem1_ARREADY),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_8));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_8),
        .Q(gmem1_ARREADY),
        .R(SR));
  LUT6 #(
    .INIT(64'h11FFFFFF10100000)) 
    \state[0]_i_1__3 
       (.I0(ap_reg_ioackin_gmem1_ARREADY),
        .I1(\gmem1_addr_4_reg_1216_reg[29] ),
        .I2(gmem1_ARREADY),
        .I3(rs2f_rreq_ack),
        .I4(state),
        .I5(\state_reg[1]_0 ),
        .O(\state[0]_i_1__3_n_8 ));
  LUT5 #(
    .INIT(32'hFFFFEF0F)) 
    \state[1]_i_1__3 
       (.I0(ap_reg_ioackin_gmem1_ARREADY),
        .I1(\gmem1_addr_4_reg_1216_reg[29] ),
        .I2(\state_reg[1]_0 ),
        .I3(state),
        .I4(rs2f_rreq_ack),
        .O(\state[1]_i_1__3_n_8 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_8 ),
        .Q(\state_reg[1]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_8 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \j6_reg_473_reg[2] ,
    \val_reg_1331_reg[0] ,
    \j6_reg_473_reg[0] ,
    \j6_reg_473_reg[1] ,
    D,
    \i_6_reg_1326_reg[0] ,
    \val_reg_1331_reg[0]_0 ,
    \i_6_reg_1326_reg[0]_0 ,
    I_RDATA,
    SR,
    ap_clk,
    Q,
    \j6_reg_473_reg[2]_0 ,
    tmp_11_fu_960_p1,
    full_n_reg,
    \i5_reg_462_reg[20] ,
    \bus_equal_gen.rdata_valid_t_reg ,
    \bus_equal_gen.data_buf_reg[7] );
  output rdata_ack_t;
  output \j6_reg_473_reg[2] ;
  output \val_reg_1331_reg[0] ;
  output \j6_reg_473_reg[0] ;
  output \j6_reg_473_reg[1] ;
  output [0:0]D;
  output [0:0]\i_6_reg_1326_reg[0] ;
  output \val_reg_1331_reg[0]_0 ;
  output [0:0]\i_6_reg_1326_reg[0]_0 ;
  output [7:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input \j6_reg_473_reg[2]_0 ;
  input [1:0]tmp_11_fu_960_p1;
  input full_n_reg;
  input [20:0]\i5_reg_462_reg[20] ;
  input \bus_equal_gen.rdata_valid_t_reg ;
  input [7:0]\bus_equal_gen.data_buf_reg[7] ;

  wire [0:0]D;
  wire [7:0]I_RDATA;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [7:0]\bus_equal_gen.data_buf_reg[7] ;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__3_n_8 ;
  wire \data_p1[1]_i_1__3_n_8 ;
  wire \data_p1[2]_i_1__3_n_8 ;
  wire \data_p1[3]_i_1__3_n_8 ;
  wire \data_p1[4]_i_1__3_n_8 ;
  wire \data_p1[5]_i_1__3_n_8 ;
  wire \data_p1[6]_i_1__3_n_8 ;
  wire \data_p1[7]_i_2__0_n_8 ;
  wire \data_p2_reg_n_8_[0] ;
  wire \data_p2_reg_n_8_[1] ;
  wire \data_p2_reg_n_8_[2] ;
  wire \data_p2_reg_n_8_[3] ;
  wire \data_p2_reg_n_8_[4] ;
  wire \data_p2_reg_n_8_[5] ;
  wire \data_p2_reg_n_8_[6] ;
  wire \data_p2_reg_n_8_[7] ;
  wire full_n_reg;
  wire [20:0]\i5_reg_462_reg[20] ;
  wire \i_6_reg_1326[20]_i_4_n_8 ;
  wire \i_6_reg_1326[20]_i_5_n_8 ;
  wire \i_6_reg_1326[20]_i_6_n_8 ;
  wire \i_6_reg_1326[20]_i_7_n_8 ;
  wire [0:0]\i_6_reg_1326_reg[0] ;
  wire [0:0]\i_6_reg_1326_reg[0]_0 ;
  wire \j6_reg_473_reg[0] ;
  wire \j6_reg_473_reg[1] ;
  wire \j6_reg_473_reg[2] ;
  wire \j6_reg_473_reg[2]_0 ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_8;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_8 ;
  wire \state[1]_i_1__2_n_8 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [1:0]tmp_11_fu_960_p1;
  wire \val_reg_1331_reg[0] ;
  wire \val_reg_1331_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(\val_reg_1331_reg[0] ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\val_reg_1331_reg[0] ),
        .I4(\bus_equal_gen.rdata_valid_t_reg ),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hABAA)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(\val_reg_1331_reg[0] ),
        .I1(Q[0]),
        .I2(full_n_reg),
        .I3(Q[1]),
        .O(D));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__3 
       (.I0(\data_p2_reg_n_8_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [0]),
        .O(\data_p1[0]_i_1__3_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__3 
       (.I0(\data_p2_reg_n_8_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [1]),
        .O(\data_p1[1]_i_1__3_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(\data_p2_reg_n_8_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [2]),
        .O(\data_p1[2]_i_1__3_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(\data_p2_reg_n_8_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [3]),
        .O(\data_p1[3]_i_1__3_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg_n_8_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [4]),
        .O(\data_p1[4]_i_1__3_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg_n_8_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [5]),
        .O(\data_p1[5]_i_1__3_n_8 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_8_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [6]),
        .O(\data_p1[6]_i_1__3_n_8 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[7]_i_1__3 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(\val_reg_1331_reg[0] ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2__0 
       (.I0(\data_p2_reg_n_8_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_equal_gen.data_buf_reg[7] [7]),
        .O(\data_p1[7]_i_2__0_n_8 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_8 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_8 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_8 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_8 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_8 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_8 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_8 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2__0_n_8 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1__0 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [0]),
        .Q(\data_p2_reg_n_8_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [1]),
        .Q(\data_p2_reg_n_8_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [2]),
        .Q(\data_p2_reg_n_8_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [3]),
        .Q(\data_p2_reg_n_8_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [4]),
        .Q(\data_p2_reg_n_8_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [5]),
        .Q(\data_p2_reg_n_8_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [6]),
        .Q(\data_p2_reg_n_8_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_equal_gen.data_buf_reg[7] [7]),
        .Q(\data_p2_reg_n_8_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \i_6_reg_1326[20]_i_1 
       (.I0(\val_reg_1331_reg[0]_0 ),
        .I1(Q[0]),
        .I2(\i_6_reg_1326_reg[0] ),
        .O(\i_6_reg_1326_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \i_6_reg_1326[20]_i_3 
       (.I0(\i_6_reg_1326[20]_i_4_n_8 ),
        .I1(\i_6_reg_1326[20]_i_5_n_8 ),
        .I2(\i5_reg_462_reg[20] [17]),
        .I3(\i5_reg_462_reg[20] [8]),
        .I4(\i5_reg_462_reg[20] [16]),
        .I5(\i_6_reg_1326[20]_i_6_n_8 ),
        .O(\val_reg_1331_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \i_6_reg_1326[20]_i_4 
       (.I0(\i5_reg_462_reg[20] [2]),
        .I1(\i5_reg_462_reg[20] [1]),
        .I2(\i5_reg_462_reg[20] [14]),
        .I3(\i5_reg_462_reg[20] [0]),
        .I4(\i5_reg_462_reg[20] [3]),
        .I5(\i5_reg_462_reg[20] [11]),
        .O(\i_6_reg_1326[20]_i_4_n_8 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_6_reg_1326[20]_i_5 
       (.I0(\i5_reg_462_reg[20] [4]),
        .I1(\i5_reg_462_reg[20] [12]),
        .I2(\i5_reg_462_reg[20] [6]),
        .I3(\i5_reg_462_reg[20] [9]),
        .I4(\i_6_reg_1326[20]_i_7_n_8 ),
        .O(\i_6_reg_1326[20]_i_5_n_8 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_6_reg_1326[20]_i_6 
       (.I0(\i5_reg_462_reg[20] [18]),
        .I1(\i5_reg_462_reg[20] [10]),
        .I2(\i5_reg_462_reg[20] [20]),
        .I3(\i5_reg_462_reg[20] [15]),
        .O(\i_6_reg_1326[20]_i_6_n_8 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \i_6_reg_1326[20]_i_7 
       (.I0(\i5_reg_462_reg[20] [13]),
        .I1(\i5_reg_462_reg[20] [19]),
        .I2(\i5_reg_462_reg[20] [7]),
        .I3(\i5_reg_462_reg[20] [5]),
        .O(\i_6_reg_1326[20]_i_7_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00A255A2)) 
    \j6_reg_473[0]_i_1 
       (.I0(Q[1]),
        .I1(\j6_reg_473_reg[2]_0 ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(\val_reg_1331_reg[0] ),
        .O(\j6_reg_473_reg[0] ));
  LUT4 #(
    .INIT(16'h286C)) 
    \j6_reg_473[1]_i_1 
       (.I0(Q[1]),
        .I1(tmp_11_fu_960_p1[1]),
        .I2(tmp_11_fu_960_p1[0]),
        .I3(\val_reg_1331_reg[0] ),
        .O(\j6_reg_473_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h28806CCC)) 
    \j6_reg_473[2]_i_1 
       (.I0(Q[1]),
        .I1(\j6_reg_473_reg[2]_0 ),
        .I2(tmp_11_fu_960_p1[1]),
        .I3(tmp_11_fu_960_p1[0]),
        .I4(\val_reg_1331_reg[0] ),
        .O(\j6_reg_473_reg[2] ));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(\val_reg_1331_reg[0] ),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_8));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_8),
        .Q(rdata_ack_t),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(\val_reg_1331_reg[0] ),
        .I3(state),
        .I4(\i_6_reg_1326_reg[0] ),
        .O(\state[0]_i_1__2_n_8 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(\i_6_reg_1326_reg[0] ),
        .I1(state),
        .I2(\val_reg_1331_reg[0] ),
        .I3(\bus_equal_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1__2_n_8 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_8 ),
        .Q(\i_6_reg_1326_reg[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_8 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \val_reg_1331[7]_i_1 
       (.I0(Q[0]),
        .I1(\i_6_reg_1326_reg[0] ),
        .I2(\val_reg_1331_reg[0]_0 ),
        .O(\val_reg_1331_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl
   (throttl_cnt1,
    Q,
    AWREADY_Dummy,
    \could_multi_bursts.loop_cnt_reg[5] ,
    req_en__6,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    D,
    throttl_cnt10_out__4,
    AWLEN,
    m_axi_gmem1_AWREADY,
    SR,
    E,
    ap_clk);
  output throttl_cnt1;
  output [0:0]Q;
  output AWREADY_Dummy;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  output req_en__6;
  output \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input [0:0]D;
  input throttl_cnt10_out__4;
  input [2:0]AWLEN;
  input m_axi_gmem1_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [2:0]AWLEN;
  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID_INST_0_i_2_n_8;
  wire m_axi_gmem1_AWVALID_INST_0_i_3_n_8;
  wire [7:1]p_0_in;
  wire req_en__6;
  wire throttl_cnt1;
  wire throttl_cnt10_out__4;
  wire \throttl_cnt[7]_i_5_n_8 ;
  wire \throttl_cnt[7]_i_6_n_8 ;
  wire [7:1]throttl_cnt_reg__0;

  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_gmem1_AWREADY),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(throttl_cnt_reg__0[7]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt_reg__0[1]),
        .I5(Q),
        .O(AWREADY_Dummy));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(throttl_cnt_reg__0[7]),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[1]),
        .I3(Q),
        .O(\could_multi_bursts.loop_cnt_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(throttl_cnt_reg__0[3]),
        .I1(throttl_cnt_reg__0[2]),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt_reg__0[4]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    m_axi_gmem1_AWVALID_INST_0_i_1
       (.I0(m_axi_gmem1_AWVALID_INST_0_i_2_n_8),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[7]),
        .I3(m_axi_gmem1_AWVALID_INST_0_i_3_n_8),
        .I4(throttl_cnt_reg__0[2]),
        .I5(throttl_cnt_reg__0[3]),
        .O(req_en__6));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_gmem1_AWVALID_INST_0_i_2
       (.I0(Q),
        .I1(throttl_cnt_reg__0[1]),
        .O(m_axi_gmem1_AWVALID_INST_0_i_2_n_8));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_gmem1_AWVALID_INST_0_i_3
       (.I0(throttl_cnt_reg__0[4]),
        .I1(throttl_cnt_reg__0[5]),
        .O(m_axi_gmem1_AWVALID_INST_0_i_3_n_8));
  LUT4 #(
    .INIT(16'hF099)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg__0[1]),
        .I1(Q),
        .I2(AWLEN[0]),
        .I3(throttl_cnt10_out__4),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \throttl_cnt[2]_i_1 
       (.I0(throttl_cnt_reg__0[2]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[1]),
        .I3(AWLEN[1]),
        .I4(throttl_cnt10_out__4),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg__0[3]),
        .I1(throttl_cnt_reg__0[1]),
        .I2(Q),
        .I3(throttl_cnt_reg__0[2]),
        .I4(throttl_cnt10_out__4),
        .I5(AWLEN[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg__0[2]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[1]),
        .I3(throttl_cnt_reg__0[3]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg__0[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \throttl_cnt[5]_i_1 
       (.I0(\throttl_cnt[7]_i_5_n_8 ),
        .I1(throttl_cnt_reg__0[4]),
        .I2(throttl_cnt10_out__4),
        .I3(throttl_cnt_reg__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h00FE0001)) 
    \throttl_cnt[6]_i_1 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(\throttl_cnt[7]_i_5_n_8 ),
        .I2(throttl_cnt_reg__0[5]),
        .I3(throttl_cnt10_out__4),
        .I4(throttl_cnt_reg__0[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg__0[5]),
        .I1(\throttl_cnt[7]_i_5_n_8 ),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg__0[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(throttl_cnt_reg__0[5]),
        .I2(\throttl_cnt[7]_i_6_n_8 ),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt_reg__0[7]),
        .I5(throttl_cnt_reg__0[3]),
        .O(throttl_cnt1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \throttl_cnt[7]_i_5 
       (.I0(throttl_cnt_reg__0[2]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[1]),
        .I3(throttl_cnt_reg__0[3]),
        .O(\throttl_cnt[7]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \throttl_cnt[7]_i_6 
       (.I0(throttl_cnt_reg__0[1]),
        .I1(Q),
        .I2(throttl_cnt_reg__0[2]),
        .O(\throttl_cnt[7]_i_6_n_8 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(throttl_cnt_reg__0[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg__0[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg__0[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg__0[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg__0[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg__0[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg__0[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write
   (SR,
    m_axi_gmem1_BREADY,
    empty_n_reg,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WLAST,
    \edge_val_1_i_reg_1318_reg[0] ,
    \edge_val_1_i_reg_1318_reg[7] ,
    \edge_val_1_i_reg_1318_reg[6] ,
    D,
    \q_tmp_reg[0] ,
    I_BREADY1,
    \q_tmp_reg[0]_0 ,
    \i5_reg_462_reg[0] ,
    \i5_reg_462_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    E,
    ap_NS_fsm110_out,
    ap_NS_fsm128_out,
    \q_tmp_reg[0]_1 ,
    \q_tmp_reg[0]_2 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    mem_reg,
    \i2_reg_346_reg[6] ,
    \i2_reg_346_reg[6]_0 ,
    \i3_reg_357_reg[0] ,
    \j_reg_380_reg[0] ,
    ap_done,
    ap_reg_ioackin_gmem1_AWREADY_reg,
    \i_reg_324_reg[10] ,
    m_axi_gmem1_AWADDR,
    \m_axi_gmem1_AWLEN[3] ,
    \i_reg_324_reg[0] ,
    \j_reg_380_reg[1] ,
    \throttl_cnt_reg[7] ,
    throttl_cnt10_out__4,
    m_axi_gmem1_AWVALID,
    \throttl_cnt_reg[0] ,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    ap_clk,
    \x_weight_0_i_reg_404_reg[2] ,
    O,
    ap_reg_ioackin_gmem1_AWREADY_reg_0,
    Q,
    edge_val_1_i_reg_1318,
    \x_weight_0_i_reg_404_reg[5] ,
    \i2_reg_346_reg[13] ,
    ap_reg_ioackin_gmem1_WREADY_reg,
    \i_0_i_reg_416_reg[1] ,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[34] ,
    ap_rst_n,
    i1_reg_335_reg,
    tmp_11_fu_960_p1,
    \j6_reg_473_reg[2] ,
    \i_reg_324_reg[10]_0 ,
    \fourWide_fu_178_reg[31] ,
    \i4_reg_368_reg[3] ,
    \out_pix4_sum6_reg_1145_reg[29] ,
    \out_pix3_reg_1111_reg[29] ,
    \gmem1_addr_4_reg_1216_reg[29] ,
    \gmem1_addr_5_reg_1259_reg[29] ,
    \out_pix4_sum2_reg_1186_reg[29] ,
    \out_pix4_sum1_reg_1167_reg[29] ,
    \i3_reg_357_reg[13] ,
    \i5_reg_462_reg[17] ,
    \state_reg[0] ,
    AWREADY_Dummy,
    throttl_cnt1,
    m_axi_gmem1_WREADY,
    req_en__6,
    \throttl_cnt_reg[7]_0 ,
    \throttl_cnt_reg[3] ,
    m_axi_gmem1_AWREADY,
    \throttl_cnt_reg[0]_0 ,
    m_axi_gmem1_BVALID);
  output [0:0]SR;
  output m_axi_gmem1_BREADY;
  output empty_n_reg;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_WLAST;
  output \edge_val_1_i_reg_1318_reg[0] ;
  output \edge_val_1_i_reg_1318_reg[7] ;
  output \edge_val_1_i_reg_1318_reg[6] ;
  output [21:0]D;
  output \q_tmp_reg[0] ;
  output I_BREADY1;
  output \q_tmp_reg[0]_0 ;
  output [0:0]\i5_reg_462_reg[0] ;
  output \i5_reg_462_reg[0]_0 ;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output ap_NS_fsm110_out;
  output ap_NS_fsm128_out;
  output \q_tmp_reg[0]_1 ;
  output \q_tmp_reg[0]_2 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output mem_reg;
  output [0:0]\i2_reg_346_reg[6] ;
  output [0:0]\i2_reg_346_reg[6]_0 ;
  output [0:0]\i3_reg_357_reg[0] ;
  output [0:0]\j_reg_380_reg[0] ;
  output ap_done;
  output ap_reg_ioackin_gmem1_AWREADY_reg;
  output [0:0]\i_reg_324_reg[10] ;
  output [29:0]m_axi_gmem1_AWADDR;
  output [3:0]\m_axi_gmem1_AWLEN[3] ;
  output [0:0]\i_reg_324_reg[0] ;
  output [0:0]\j_reg_380_reg[1] ;
  output [0:0]\throttl_cnt_reg[7] ;
  output throttl_cnt10_out__4;
  output m_axi_gmem1_AWVALID;
  output [0:0]\throttl_cnt_reg[0] ;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  input ap_clk;
  input \x_weight_0_i_reg_404_reg[2] ;
  input [1:0]O;
  input ap_reg_ioackin_gmem1_AWREADY_reg_0;
  input [31:0]Q;
  input [7:0]edge_val_1_i_reg_1318;
  input \x_weight_0_i_reg_404_reg[5] ;
  input \i2_reg_346_reg[13] ;
  input ap_reg_ioackin_gmem1_WREADY_reg;
  input [1:0]\i_0_i_reg_416_reg[1] ;
  input \ap_CS_fsm_reg[47] ;
  input \ap_CS_fsm_reg[34] ;
  input ap_rst_n;
  input [15:0]i1_reg_335_reg;
  input [1:0]tmp_11_fu_960_p1;
  input \j6_reg_473_reg[2] ;
  input [10:0]\i_reg_324_reg[10]_0 ;
  input [31:0]\fourWide_fu_178_reg[31] ;
  input \i4_reg_368_reg[3] ;
  input [29:0]\out_pix4_sum6_reg_1145_reg[29] ;
  input [29:0]\out_pix3_reg_1111_reg[29] ;
  input [29:0]\gmem1_addr_4_reg_1216_reg[29] ;
  input [29:0]\gmem1_addr_5_reg_1259_reg[29] ;
  input [29:0]\out_pix4_sum2_reg_1186_reg[29] ;
  input [29:0]\out_pix4_sum1_reg_1167_reg[29] ;
  input \i3_reg_357_reg[13] ;
  input \i5_reg_462_reg[17] ;
  input [0:0]\state_reg[0] ;
  input AWREADY_Dummy;
  input throttl_cnt1;
  input m_axi_gmem1_WREADY;
  input req_en__6;
  input \throttl_cnt_reg[7]_0 ;
  input \throttl_cnt_reg[3] ;
  input m_axi_gmem1_AWREADY;
  input [0:0]\throttl_cnt_reg[0]_0 ;
  input m_axi_gmem1_BVALID;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [21:0]D;
  wire [0:0]E;
  wire I_BREADY1;
  wire [1:0]O;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [31:2]align_len0;
  wire align_len0_0;
  wire \align_len0_inferred__1/i__carry__0_n_10 ;
  wire \align_len0_inferred__1/i__carry__0_n_11 ;
  wire \align_len0_inferred__1/i__carry__0_n_8 ;
  wire \align_len0_inferred__1/i__carry__0_n_9 ;
  wire \align_len0_inferred__1/i__carry__1_n_10 ;
  wire \align_len0_inferred__1/i__carry__1_n_11 ;
  wire \align_len0_inferred__1/i__carry__1_n_8 ;
  wire \align_len0_inferred__1/i__carry__1_n_9 ;
  wire \align_len0_inferred__1/i__carry__2_n_10 ;
  wire \align_len0_inferred__1/i__carry__2_n_11 ;
  wire \align_len0_inferred__1/i__carry__2_n_8 ;
  wire \align_len0_inferred__1/i__carry__2_n_9 ;
  wire \align_len0_inferred__1/i__carry_n_10 ;
  wire \align_len0_inferred__1/i__carry_n_11 ;
  wire \align_len0_inferred__1/i__carry_n_8 ;
  wire \align_len0_inferred__1/i__carry_n_9 ;
  wire \align_len_reg_n_8_[10] ;
  wire \align_len_reg_n_8_[11] ;
  wire \align_len_reg_n_8_[12] ;
  wire \align_len_reg_n_8_[14] ;
  wire \align_len_reg_n_8_[15] ;
  wire \align_len_reg_n_8_[16] ;
  wire \align_len_reg_n_8_[17] ;
  wire \align_len_reg_n_8_[18] ;
  wire \align_len_reg_n_8_[19] ;
  wire \align_len_reg_n_8_[20] ;
  wire \align_len_reg_n_8_[21] ;
  wire \align_len_reg_n_8_[22] ;
  wire \align_len_reg_n_8_[2] ;
  wire \align_len_reg_n_8_[31] ;
  wire \align_len_reg_n_8_[8] ;
  wire \align_len_reg_n_8_[9] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[47] ;
  wire ap_NS_fsm110_out;
  wire ap_NS_fsm128_out;
  wire ap_clk;
  wire ap_done;
  wire ap_reg_ioackin_gmem1_AWREADY_reg;
  wire ap_reg_ioackin_gmem1_AWREADY_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY_reg;
  wire ap_rst_n;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_8 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_6_n_8 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_8 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_8 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_8 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_8 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_10 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_11 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_8 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_8 ;
  wire [31:2]data1;
  wire data_valid;
  wire [7:0]edge_val_1_i_reg_1318;
  wire \edge_val_1_i_reg_1318_reg[0] ;
  wire \edge_val_1_i_reg_1318_reg[6] ;
  wire \edge_val_1_i_reg_1318_reg[7] ;
  wire empty_n_reg;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_8_[10] ;
  wire \end_addr_buf_reg_n_8_[11] ;
  wire \end_addr_buf_reg_n_8_[2] ;
  wire \end_addr_buf_reg_n_8_[3] ;
  wire \end_addr_buf_reg_n_8_[4] ;
  wire \end_addr_buf_reg_n_8_[5] ;
  wire \end_addr_buf_reg_n_8_[6] ;
  wire \end_addr_buf_reg_n_8_[7] ;
  wire \end_addr_buf_reg_n_8_[8] ;
  wire \end_addr_buf_reg_n_8_[9] ;
  wire end_addr_carry__0_i_1__0_n_8;
  wire end_addr_carry__0_i_2__0_n_8;
  wire end_addr_carry__0_i_3__0_n_8;
  wire end_addr_carry__0_i_4__0_n_8;
  wire end_addr_carry__0_n_10;
  wire end_addr_carry__0_n_11;
  wire end_addr_carry__0_n_8;
  wire end_addr_carry__0_n_9;
  wire end_addr_carry__1_i_1__0_n_8;
  wire end_addr_carry__1_i_2__0_n_8;
  wire end_addr_carry__1_i_3__0_n_8;
  wire end_addr_carry__1_i_4__0_n_8;
  wire end_addr_carry__1_n_10;
  wire end_addr_carry__1_n_11;
  wire end_addr_carry__1_n_8;
  wire end_addr_carry__1_n_9;
  wire end_addr_carry__2_i_1__0_n_8;
  wire end_addr_carry__2_i_2__0_n_8;
  wire end_addr_carry__2_i_3__0_n_8;
  wire end_addr_carry__2_i_4__0_n_8;
  wire end_addr_carry__2_n_10;
  wire end_addr_carry__2_n_11;
  wire end_addr_carry__2_n_8;
  wire end_addr_carry__2_n_9;
  wire end_addr_carry__3_i_1__0_n_8;
  wire end_addr_carry__3_i_2__0_n_8;
  wire end_addr_carry__3_i_3__0_n_8;
  wire end_addr_carry__3_i_4__0_n_8;
  wire end_addr_carry__3_n_10;
  wire end_addr_carry__3_n_11;
  wire end_addr_carry__3_n_8;
  wire end_addr_carry__3_n_9;
  wire end_addr_carry__4_i_1__0_n_8;
  wire end_addr_carry__4_i_2__0_n_8;
  wire end_addr_carry__4_i_3__0_n_8;
  wire end_addr_carry__4_i_4__0_n_8;
  wire end_addr_carry__4_n_10;
  wire end_addr_carry__4_n_11;
  wire end_addr_carry__4_n_8;
  wire end_addr_carry__4_n_9;
  wire end_addr_carry__5_i_1__0_n_8;
  wire end_addr_carry__5_i_2__0_n_8;
  wire end_addr_carry__5_i_3__0_n_8;
  wire end_addr_carry__5_i_4__0_n_8;
  wire end_addr_carry__5_n_10;
  wire end_addr_carry__5_n_11;
  wire end_addr_carry__5_n_8;
  wire end_addr_carry__5_n_9;
  wire end_addr_carry__6_i_1__0_n_8;
  wire end_addr_carry__6_i_2__0_n_8;
  wire end_addr_carry__6_n_11;
  wire end_addr_carry_i_1__0_n_8;
  wire end_addr_carry_i_2__0_n_8;
  wire end_addr_carry_i_3__0_n_8;
  wire end_addr_carry_i_4__0_n_8;
  wire end_addr_carry_n_10;
  wire end_addr_carry_n_11;
  wire end_addr_carry_n_8;
  wire end_addr_carry_n_9;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_12;
  wire fifo_resp_n_13;
  wire fifo_resp_n_17;
  wire fifo_resp_n_18;
  wire fifo_resp_n_8;
  wire fifo_resp_to_user_n_23;
  wire fifo_resp_to_user_n_24;
  wire fifo_resp_to_user_n_25;
  wire fifo_resp_to_user_n_26;
  wire fifo_resp_to_user_n_27;
  wire fifo_resp_to_user_n_28;
  wire fifo_resp_to_user_n_29;
  wire fifo_resp_to_user_n_30;
  wire fifo_resp_to_user_n_31;
  wire fifo_resp_to_user_n_32;
  wire fifo_resp_to_user_n_33;
  wire fifo_resp_to_user_n_34;
  wire fifo_resp_to_user_n_35;
  wire fifo_resp_to_user_n_36;
  wire fifo_resp_to_user_n_37;
  wire fifo_resp_to_user_n_38;
  wire fifo_resp_to_user_n_39;
  wire fifo_resp_to_user_n_40;
  wire fifo_resp_to_user_n_41;
  wire fifo_resp_to_user_n_42;
  wire fifo_resp_to_user_n_43;
  wire fifo_resp_to_user_n_44;
  wire fifo_resp_to_user_n_45;
  wire fifo_resp_to_user_n_46;
  wire fifo_resp_to_user_n_47;
  wire fifo_resp_to_user_n_48;
  wire fifo_resp_to_user_n_49;
  wire fifo_resp_to_user_n_50;
  wire fifo_resp_to_user_n_51;
  wire fifo_resp_to_user_n_52;
  wire [52:32]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_8;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_8;
  wire first_sect_carry__0_i_2__0_n_8;
  wire first_sect_carry__0_i_3__0_n_8;
  wire first_sect_carry__0_n_10;
  wire first_sect_carry__0_n_11;
  wire first_sect_carry_i_1__0_n_8;
  wire first_sect_carry_i_2__0_n_8;
  wire first_sect_carry_i_3__0_n_8;
  wire first_sect_carry_i_4__0_n_8;
  wire first_sect_carry_n_10;
  wire first_sect_carry_n_11;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire [31:0]\fourWide_fu_178_reg[31] ;
  wire gmem1_AWREADY;
  wire gmem1_AWVALID;
  wire gmem1_WREADY;
  wire [29:0]\gmem1_addr_4_reg_1216_reg[29] ;
  wire [29:0]\gmem1_addr_5_reg_1259_reg[29] ;
  wire [15:0]i1_reg_335_reg;
  wire \i2_reg_346_reg[13] ;
  wire [0:0]\i2_reg_346_reg[6] ;
  wire [0:0]\i2_reg_346_reg[6]_0 ;
  wire [0:0]\i3_reg_357_reg[0] ;
  wire \i3_reg_357_reg[13] ;
  wire \i4_reg_368_reg[3] ;
  wire [0:0]\i5_reg_462_reg[0] ;
  wire \i5_reg_462_reg[0]_0 ;
  wire \i5_reg_462_reg[17] ;
  wire [1:0]\i_0_i_reg_416_reg[1] ;
  wire [0:0]\i_reg_324_reg[0] ;
  wire [0:0]\i_reg_324_reg[10] ;
  wire [10:0]\i_reg_324_reg[10]_0 ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire \j6_reg_473_reg[2] ;
  wire [0:0]\j_reg_380_reg[0] ;
  wire [0:0]\j_reg_380_reg[1] ;
  wire last_sect;
  wire last_sect_carry__0_n_10;
  wire last_sect_carry__0_n_11;
  wire last_sect_carry_n_10;
  wire last_sect_carry_n_11;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire load_p2;
  wire [29:0]m_axi_gmem1_AWADDR;
  wire [3:0]\m_axi_gmem1_AWLEN[3] ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire mem_reg;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [29:0]\out_pix3_reg_1111_reg[29] ;
  wire [29:0]\out_pix4_sum1_reg_1167_reg[29] ;
  wire [29:0]\out_pix4_sum2_reg_1186_reg[29] ;
  wire [29:0]\out_pix4_sum6_reg_1145_reg[29] ;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_26_in;
  wire p_30_in;
  wire pop0;
  wire push;
  wire \q_tmp_reg[0] ;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \q_tmp_reg[0]_2 ;
  wire req_en__6;
  wire rs2f_wreq_ack;
  wire [45:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_8_[10] ;
  wire \sect_addr_buf_reg_n_8_[11] ;
  wire \sect_addr_buf_reg_n_8_[12] ;
  wire \sect_addr_buf_reg_n_8_[13] ;
  wire \sect_addr_buf_reg_n_8_[14] ;
  wire \sect_addr_buf_reg_n_8_[15] ;
  wire \sect_addr_buf_reg_n_8_[16] ;
  wire \sect_addr_buf_reg_n_8_[17] ;
  wire \sect_addr_buf_reg_n_8_[18] ;
  wire \sect_addr_buf_reg_n_8_[19] ;
  wire \sect_addr_buf_reg_n_8_[20] ;
  wire \sect_addr_buf_reg_n_8_[21] ;
  wire \sect_addr_buf_reg_n_8_[22] ;
  wire \sect_addr_buf_reg_n_8_[23] ;
  wire \sect_addr_buf_reg_n_8_[24] ;
  wire \sect_addr_buf_reg_n_8_[25] ;
  wire \sect_addr_buf_reg_n_8_[26] ;
  wire \sect_addr_buf_reg_n_8_[27] ;
  wire \sect_addr_buf_reg_n_8_[28] ;
  wire \sect_addr_buf_reg_n_8_[29] ;
  wire \sect_addr_buf_reg_n_8_[2] ;
  wire \sect_addr_buf_reg_n_8_[30] ;
  wire \sect_addr_buf_reg_n_8_[31] ;
  wire \sect_addr_buf_reg_n_8_[3] ;
  wire \sect_addr_buf_reg_n_8_[4] ;
  wire \sect_addr_buf_reg_n_8_[5] ;
  wire \sect_addr_buf_reg_n_8_[6] ;
  wire \sect_addr_buf_reg_n_8_[7] ;
  wire \sect_addr_buf_reg_n_8_[8] ;
  wire \sect_addr_buf_reg_n_8_[9] ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_10;
  wire sect_cnt0_carry__0_n_11;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_10;
  wire sect_cnt0_carry__1_n_11;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_10;
  wire sect_cnt0_carry__2_n_11;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_10;
  wire sect_cnt0_carry__3_n_11;
  wire sect_cnt0_carry_n_10;
  wire sect_cnt0_carry_n_11;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_8 ;
  wire \sect_len_buf[1]_i_1_n_8 ;
  wire \sect_len_buf[2]_i_1_n_8 ;
  wire \sect_len_buf[3]_i_1_n_8 ;
  wire \sect_len_buf[4]_i_1_n_8 ;
  wire \sect_len_buf[5]_i_1_n_8 ;
  wire \sect_len_buf[6]_i_1_n_8 ;
  wire \sect_len_buf[7]_i_1_n_8 ;
  wire \sect_len_buf[8]_i_1_n_8 ;
  wire \sect_len_buf[9]_i_2_n_8 ;
  wire \sect_len_buf_reg_n_8_[0] ;
  wire \sect_len_buf_reg_n_8_[1] ;
  wire \sect_len_buf_reg_n_8_[2] ;
  wire \sect_len_buf_reg_n_8_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_8_[10] ;
  wire \start_addr_reg_n_8_[11] ;
  wire \start_addr_reg_n_8_[12] ;
  wire \start_addr_reg_n_8_[13] ;
  wire \start_addr_reg_n_8_[14] ;
  wire \start_addr_reg_n_8_[15] ;
  wire \start_addr_reg_n_8_[16] ;
  wire \start_addr_reg_n_8_[17] ;
  wire \start_addr_reg_n_8_[18] ;
  wire \start_addr_reg_n_8_[19] ;
  wire \start_addr_reg_n_8_[20] ;
  wire \start_addr_reg_n_8_[21] ;
  wire \start_addr_reg_n_8_[22] ;
  wire \start_addr_reg_n_8_[23] ;
  wire \start_addr_reg_n_8_[24] ;
  wire \start_addr_reg_n_8_[25] ;
  wire \start_addr_reg_n_8_[26] ;
  wire \start_addr_reg_n_8_[27] ;
  wire \start_addr_reg_n_8_[28] ;
  wire \start_addr_reg_n_8_[29] ;
  wire \start_addr_reg_n_8_[2] ;
  wire \start_addr_reg_n_8_[30] ;
  wire \start_addr_reg_n_8_[31] ;
  wire \start_addr_reg_n_8_[3] ;
  wire \start_addr_reg_n_8_[4] ;
  wire \start_addr_reg_n_8_[5] ;
  wire \start_addr_reg_n_8_[6] ;
  wire \start_addr_reg_n_8_[7] ;
  wire \start_addr_reg_n_8_[8] ;
  wire \start_addr_reg_n_8_[9] ;
  wire [0:0]\state_reg[0] ;
  wire throttl_cnt1;
  wire throttl_cnt10_out__4;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire [0:0]\throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[3] ;
  wire [0:0]\throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire [1:0]tmp_11_fu_960_p1;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_8;
  wire \x_weight_0_i_reg_404_reg[2] ;
  wire \x_weight_0_i_reg_404_reg[5] ;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_align_len0_inferred__1/i__carry__3_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_8 ,\align_len0_inferred__1/i__carry_n_9 ,\align_len0_inferred__1/i__carry_n_10 ,\align_len0_inferred__1/i__carry_n_11 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[39],1'b0,fifo_wreq_data[32],1'b0}),
        .O({align_len0[9:8],align_len0[2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_86,1'b1,fifo_wreq_n_87,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_8 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_8 ,\align_len0_inferred__1/i__carry__0_n_9 ,\align_len0_inferred__1/i__carry__0_n_10 ,\align_len0_inferred__1/i__carry__0_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,fifo_wreq_data[42:40]}),
        .O({align_len0[14],align_len0[12:10]}),
        .S({1'b1,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_8 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_8 ,\align_len0_inferred__1/i__carry__1_n_9 ,\align_len0_inferred__1/i__carry__1_n_10 ,\align_len0_inferred__1/i__carry__1_n_11 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[48:47],1'b0,fifo_wreq_data[45]}),
        .O(align_len0[18:15]),
        .S({fifo_wreq_n_80,fifo_wreq_n_81,1'b1,fifo_wreq_n_82}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_8 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_8 ,\align_len0_inferred__1/i__carry__2_n_9 ,\align_len0_inferred__1/i__carry__2_n_10 ,\align_len0_inferred__1/i__carry__2_n_11 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[52:49]),
        .O(align_len0[22:19]),
        .S({fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_8 ),
        .CO(\NLW_align_len0_inferred__1/i__carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry__3_O_UNCONNECTED [3:1],align_len0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_8_[10] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_8_[11] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_8_[12] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_8_[14] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_8_[15] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_8_[16] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_8_[17] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_8_[18] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_8_[19] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_8_[20] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_8_[21] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_8_[22] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_8_[2] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_8_[31] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_8_[8] ),
        .R(fifo_wreq_n_10));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_8_[9] ),
        .R(fifo_wreq_n_10));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_8_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_8_[8] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_8_[9] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_8_[10] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_8_[11] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer buff_wdata
       (.D({D[17],D[12:11],D[7]}),
        .Q({Q[29],Q[21],Q[15:14],Q[10],Q[5],Q[2:1]}),
        .SR(SR),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .ap_NS_fsm128_out(ap_NS_fsm128_out),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .ap_reg_ioackin_gmem1_WREADY_reg(ap_reg_ioackin_gmem1_WREADY_reg),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_27),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_gmem1_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.len_cnt_reg__0 [7:6]),
        .\bus_equal_gen.strb_buf_reg[3] ({tmp_strb,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63}),
        .data_valid(data_valid),
        .edge_val_1_i_reg_1318(edge_val_1_i_reg_1318),
        .\fourWide_fu_178_reg[31] (\fourWide_fu_178_reg[31] ),
        .gmem1_AWREADY(gmem1_AWREADY),
        .gmem1_WREADY(gmem1_WREADY),
        .i1_reg_335_reg(i1_reg_335_reg),
        .\i5_reg_462_reg[0] (\i5_reg_462_reg[0]_0 ),
        .\i_reg_324_reg[0] (\i_reg_324_reg[0] ),
        .\i_reg_324_reg[10] (\i_reg_324_reg[10] ),
        .\i_reg_324_reg[10]_0 (\i_reg_324_reg[10]_0 ),
        .\j6_reg_473_reg[2] (\j6_reg_473_reg[2] ),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .mem_reg_0(mem_reg),
        .\q_reg[0] (buff_wdata_n_26),
        .\q_tmp_reg[0]_0 (\q_tmp_reg[0] ),
        .\q_tmp_reg[0]_1 (\q_tmp_reg[0]_1 ),
        .\q_tmp_reg[0]_2 (\q_tmp_reg[0]_2 ),
        .\q_tmp_reg[0]_3 (\q_tmp_reg[0]_0 ),
        .tmp_11_fu_960_p1(tmp_11_fu_960_p1));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(m_axi_gmem1_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem1_WVALID),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_63),
        .Q(m_axi_gmem1_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem1_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem1_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem1_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem1_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem1_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem1_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem1_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem1_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem1_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem1_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_62),
        .Q(m_axi_gmem1_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem1_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem1_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem1_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem1_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem1_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem1_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem1_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem1_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem1_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem1_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_61),
        .Q(m_axi_gmem1_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem1_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem1_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_60),
        .Q(m_axi_gmem1_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_59),
        .Q(m_axi_gmem1_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_58),
        .Q(m_axi_gmem1_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_57),
        .Q(m_axi_gmem1_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_gmem1_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem1_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem1_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.E(p_30_in),
        .Q({sect_len_buf,\sect_len_buf_reg_n_8_[3] ,\sect_len_buf_reg_n_8_[2] ,\sect_len_buf_reg_n_8_[1] ,\sect_len_buf_reg_n_8_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_18 ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_gmem1_WVALID),
        .\bus_equal_gen.len_cnt_reg[5] (\bus_equal_gen.len_cnt_reg__0 [5:0]),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.fifo_burst_n_10 ),
        .\bus_equal_gen.len_cnt_reg[7]_0 (buff_wdata_n_26),
        .\could_multi_bursts.awlen_buf_reg[3] (\bus_equal_gen.fifo_burst_n_15 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\bus_equal_gen.fifo_burst_n_16 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_valid(data_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_8 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt[7]_i_3_n_8 ),
        .I1(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_10 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_10 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_10 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_10 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_10 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_10 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_10 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_10 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem1_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem1_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem1_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem1_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_13),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_8_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem1_AWADDR[2]),
        .I1(\m_axi_gmem1_AWLEN[3] [2]),
        .I2(\m_axi_gmem1_AWLEN[3] [1]),
        .I3(\m_axi_gmem1_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_8 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem1_AWADDR[1]),
        .I1(\m_axi_gmem1_AWLEN[3] [1]),
        .I2(\m_axi_gmem1_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_8 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem1_AWADDR[0]),
        .I1(\m_axi_gmem1_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem1_AWADDR[4]),
        .I1(\m_axi_gmem1_AWLEN[3] [2]),
        .I2(\m_axi_gmem1_AWLEN[3] [0]),
        .I3(\m_axi_gmem1_AWLEN[3] [1]),
        .I4(\m_axi_gmem1_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_8 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem1_AWADDR[3]),
        .I1(\m_axi_gmem1_AWLEN[3] [3]),
        .I2(\m_axi_gmem1_AWLEN[3] [2]),
        .I3(\m_axi_gmem1_AWLEN[3] [0]),
        .I4(\m_axi_gmem1_AWLEN[3] [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_8_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_8 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem1_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem1_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem1_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem1_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem1_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem1_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem1_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem1_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem1_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem1_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem1_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem1_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem1_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem1_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem1_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem1_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem1_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem1_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem1_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem1_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem1_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem1_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem1_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem1_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem1_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem1_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem1_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem1_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_10 ,\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_11 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem1_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem1_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem1_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_8 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_8 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_8 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem1_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem1_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem1_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem1_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_10 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_11 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem1_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_8 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_8 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem1_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\m_axi_gmem1_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\m_axi_gmem1_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\m_axi_gmem1_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\m_axi_gmem1_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_18),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_8 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_resp_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_12),
        .Q(\could_multi_bursts.sect_handling_reg_n_8 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_8_[2] ),
        .I1(\align_len_reg_n_8_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_8_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_8_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_8_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_8_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_8_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_8_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_8_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_8_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_8,end_addr_carry_n_9,end_addr_carry_n_10,end_addr_carry_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[5] ,\start_addr_reg_n_8_[4] ,\start_addr_reg_n_8_[3] ,\start_addr_reg_n_8_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_8,end_addr_carry_i_2__0_n_8,end_addr_carry_i_3__0_n_8,end_addr_carry_i_4__0_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_8),
        .CO({end_addr_carry__0_n_8,end_addr_carry__0_n_9,end_addr_carry__0_n_10,end_addr_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[9] ,\start_addr_reg_n_8_[8] ,\start_addr_reg_n_8_[7] ,\start_addr_reg_n_8_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1__0_n_8,end_addr_carry__0_i_2__0_n_8,end_addr_carry__0_i_3__0_n_8,end_addr_carry__0_i_4__0_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_8_[9] ),
        .I1(\align_len_reg_n_8_[9] ),
        .O(end_addr_carry__0_i_1__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_8_[8] ),
        .I1(\align_len_reg_n_8_[8] ),
        .O(end_addr_carry__0_i_2__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_8_[7] ),
        .I1(\align_len_reg_n_8_[8] ),
        .O(end_addr_carry__0_i_3__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_8_[6] ),
        .I1(\align_len_reg_n_8_[8] ),
        .O(end_addr_carry__0_i_4__0_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_8),
        .CO({end_addr_carry__1_n_8,end_addr_carry__1_n_9,end_addr_carry__1_n_10,end_addr_carry__1_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[13] ,\start_addr_reg_n_8_[12] ,\start_addr_reg_n_8_[11] ,\start_addr_reg_n_8_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1__0_n_8,end_addr_carry__1_i_2__0_n_8,end_addr_carry__1_i_3__0_n_8,end_addr_carry__1_i_4__0_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_8_[13] ),
        .I1(\align_len_reg_n_8_[14] ),
        .O(end_addr_carry__1_i_1__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_8_[12] ),
        .I1(\align_len_reg_n_8_[12] ),
        .O(end_addr_carry__1_i_2__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_8_[11] ),
        .I1(\align_len_reg_n_8_[11] ),
        .O(end_addr_carry__1_i_3__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_8_[10] ),
        .I1(\align_len_reg_n_8_[10] ),
        .O(end_addr_carry__1_i_4__0_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_8),
        .CO({end_addr_carry__2_n_8,end_addr_carry__2_n_9,end_addr_carry__2_n_10,end_addr_carry__2_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[17] ,\start_addr_reg_n_8_[16] ,\start_addr_reg_n_8_[15] ,\start_addr_reg_n_8_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1__0_n_8,end_addr_carry__2_i_2__0_n_8,end_addr_carry__2_i_3__0_n_8,end_addr_carry__2_i_4__0_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_8_[17] ),
        .I1(\align_len_reg_n_8_[17] ),
        .O(end_addr_carry__2_i_1__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_8_[16] ),
        .I1(\align_len_reg_n_8_[16] ),
        .O(end_addr_carry__2_i_2__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_8_[15] ),
        .I1(\align_len_reg_n_8_[15] ),
        .O(end_addr_carry__2_i_3__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_8_[14] ),
        .I1(\align_len_reg_n_8_[14] ),
        .O(end_addr_carry__2_i_4__0_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_8),
        .CO({end_addr_carry__3_n_8,end_addr_carry__3_n_9,end_addr_carry__3_n_10,end_addr_carry__3_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[21] ,\start_addr_reg_n_8_[20] ,\start_addr_reg_n_8_[19] ,\start_addr_reg_n_8_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1__0_n_8,end_addr_carry__3_i_2__0_n_8,end_addr_carry__3_i_3__0_n_8,end_addr_carry__3_i_4__0_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_8_[21] ),
        .I1(\align_len_reg_n_8_[21] ),
        .O(end_addr_carry__3_i_1__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_8_[20] ),
        .I1(\align_len_reg_n_8_[20] ),
        .O(end_addr_carry__3_i_2__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_8_[19] ),
        .I1(\align_len_reg_n_8_[19] ),
        .O(end_addr_carry__3_i_3__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_8_[18] ),
        .I1(\align_len_reg_n_8_[18] ),
        .O(end_addr_carry__3_i_4__0_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_8),
        .CO({end_addr_carry__4_n_8,end_addr_carry__4_n_9,end_addr_carry__4_n_10,end_addr_carry__4_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[25] ,\start_addr_reg_n_8_[24] ,\start_addr_reg_n_8_[23] ,\start_addr_reg_n_8_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1__0_n_8,end_addr_carry__4_i_2__0_n_8,end_addr_carry__4_i_3__0_n_8,end_addr_carry__4_i_4__0_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_8_[25] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_1__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_8_[24] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_2__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_8_[23] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__4_i_3__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_8_[22] ),
        .I1(\align_len_reg_n_8_[22] ),
        .O(end_addr_carry__4_i_4__0_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_8),
        .CO({end_addr_carry__5_n_8,end_addr_carry__5_n_9,end_addr_carry__5_n_10,end_addr_carry__5_n_11}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_8_[29] ,\start_addr_reg_n_8_[28] ,\start_addr_reg_n_8_[27] ,\start_addr_reg_n_8_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1__0_n_8,end_addr_carry__5_i_2__0_n_8,end_addr_carry__5_i_3__0_n_8,end_addr_carry__5_i_4__0_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_8_[29] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_1__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_8_[28] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_2__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_8_[27] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_3__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_8_[26] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__5_i_4__0_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_8),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_8_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_8,end_addr_carry__6_i_2__0_n_8}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\start_addr_reg_n_8_[31] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_1__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_8_[30] ),
        .I1(\align_len_reg_n_8_[31] ),
        .O(end_addr_carry__6_i_2__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_8_[5] ),
        .I1(\align_len_reg_n_8_[8] ),
        .O(end_addr_carry_i_1__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_8_[4] ),
        .I1(\align_len_reg_n_8_[8] ),
        .O(end_addr_carry_i_2__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_8_[3] ),
        .I1(\align_len_reg_n_8_[8] ),
        .O(end_addr_carry_i_3__0_n_8));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_8_[2] ),
        .I1(\align_len_reg_n_8_[2] ),
        .O(end_addr_carry_i_4__0_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1 fifo_resp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .CO(first_sect),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_13),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_18),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_8 ),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_resp_n_8),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_12),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_8 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_8),
        .full_n_reg_0(m_axi_gmem1_BREADY),
        .in(invalid_len_event_reg2),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .p_26_in(p_26_in),
        .pop0(pop0),
        .push(push),
        .\sect_addr_buf_reg[2] (fifo_resp_n_10),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_len_buf_reg[5] (\bus_equal_gen.fifo_burst_n_16 ),
        .\sect_len_buf_reg[8] (\bus_equal_gen.fifo_burst_n_15 ),
        .\throttl_cnt_reg[3] (\throttl_cnt_reg[3] ),
        .\throttl_cnt_reg[7] (\throttl_cnt_reg[7]_0 ),
        .wreq_handling_reg(fifo_resp_n_17),
        .wreq_handling_reg_0(wreq_handling_reg_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({D[21],D[18],D[14:13],D[9:8],D[4:2]}),
        .E(load_p2),
        .I_BREADY1(I_BREADY1),
        .Q({Q[31:30],Q[27],Q[25:24],Q[20],Q[18:16],Q[14],Q[12:11],Q[9:6],Q[4],Q[1]}),
        .SR(SR),
        .\ap_CS_fsm_reg[13] (rs_wreq_n_31),
        .\ap_CS_fsm_reg[13]_0 (rs_wreq_n_36),
        .\ap_CS_fsm_reg[13]_1 (rs_wreq_n_38),
        .\ap_CS_fsm_reg[13]_2 (rs_wreq_n_47),
        .\ap_CS_fsm_reg[37] (rs_wreq_n_56),
        .\ap_CS_fsm_reg[37]_0 (rs_wreq_n_57),
        .\ap_CS_fsm_reg[7] (\q_tmp_reg[0] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg),
        .ap_reg_ioackin_gmem1_AWREADY_reg_0(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .\data_p2_reg[29] ({fifo_resp_to_user_n_23,fifo_resp_to_user_n_24,fifo_resp_to_user_n_25,fifo_resp_to_user_n_26,fifo_resp_to_user_n_27,fifo_resp_to_user_n_28,fifo_resp_to_user_n_29,fifo_resp_to_user_n_30,fifo_resp_to_user_n_31,fifo_resp_to_user_n_32,fifo_resp_to_user_n_33,fifo_resp_to_user_n_34,fifo_resp_to_user_n_35,fifo_resp_to_user_n_36,fifo_resp_to_user_n_37,fifo_resp_to_user_n_38,fifo_resp_to_user_n_39,fifo_resp_to_user_n_40,fifo_resp_to_user_n_41,fifo_resp_to_user_n_42,fifo_resp_to_user_n_43,fifo_resp_to_user_n_44,fifo_resp_to_user_n_45,fifo_resp_to_user_n_46,fifo_resp_to_user_n_47,fifo_resp_to_user_n_48,fifo_resp_to_user_n_49,fifo_resp_to_user_n_50,fifo_resp_to_user_n_51,fifo_resp_to_user_n_52}),
        .empty_n_reg_0(empty_n_reg),
        .gmem1_AWREADY(gmem1_AWREADY),
        .gmem1_AWVALID(gmem1_AWVALID),
        .\gmem1_addr_4_reg_1216_reg[29] (\gmem1_addr_4_reg_1216_reg[29] [29:1]),
        .\gmem1_addr_5_reg_1259_reg[29] (\gmem1_addr_5_reg_1259_reg[29] [29:1]),
        .\i2_reg_346_reg[13] (\i2_reg_346_reg[13] ),
        .\i2_reg_346_reg[6] (\i2_reg_346_reg[6] ),
        .\i2_reg_346_reg[6]_0 (\i2_reg_346_reg[6]_0 ),
        .\i3_reg_357_reg[0] (\i3_reg_357_reg[0] ),
        .\i4_reg_368_reg[3] (\i4_reg_368_reg[3] ),
        .\j_reg_380_reg[0] (\j_reg_380_reg[0] ),
        .\j_reg_380_reg[1] (\j_reg_380_reg[1] ),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .\out_pix3_reg_1111_reg[29] (\out_pix3_reg_1111_reg[29] ),
        .\out_pix4_sum2_reg_1186_reg[0] (rs_wreq_n_26),
        .\out_pix4_sum2_reg_1186_reg[11] (rs_wreq_n_37),
        .\out_pix4_sum2_reg_1186_reg[13] (rs_wreq_n_39),
        .\out_pix4_sum2_reg_1186_reg[14] (rs_wreq_n_40),
        .\out_pix4_sum2_reg_1186_reg[15] (rs_wreq_n_41),
        .\out_pix4_sum2_reg_1186_reg[16] (rs_wreq_n_42),
        .\out_pix4_sum2_reg_1186_reg[17] (rs_wreq_n_43),
        .\out_pix4_sum2_reg_1186_reg[18] (rs_wreq_n_44),
        .\out_pix4_sum2_reg_1186_reg[19] (rs_wreq_n_45),
        .\out_pix4_sum2_reg_1186_reg[1] (rs_wreq_n_27),
        .\out_pix4_sum2_reg_1186_reg[20] (rs_wreq_n_46),
        .\out_pix4_sum2_reg_1186_reg[22] (rs_wreq_n_48),
        .\out_pix4_sum2_reg_1186_reg[23] (rs_wreq_n_49),
        .\out_pix4_sum2_reg_1186_reg[24] (rs_wreq_n_50),
        .\out_pix4_sum2_reg_1186_reg[25] (rs_wreq_n_51),
        .\out_pix4_sum2_reg_1186_reg[26] (rs_wreq_n_52),
        .\out_pix4_sum2_reg_1186_reg[27] (rs_wreq_n_53),
        .\out_pix4_sum2_reg_1186_reg[28] (rs_wreq_n_54),
        .\out_pix4_sum2_reg_1186_reg[29] (rs_wreq_n_55),
        .\out_pix4_sum2_reg_1186_reg[2] (rs_wreq_n_28),
        .\out_pix4_sum2_reg_1186_reg[3] (rs_wreq_n_29),
        .\out_pix4_sum2_reg_1186_reg[4] (rs_wreq_n_30),
        .\out_pix4_sum2_reg_1186_reg[6] (rs_wreq_n_32),
        .\out_pix4_sum2_reg_1186_reg[7] (rs_wreq_n_33),
        .\out_pix4_sum2_reg_1186_reg[8] (rs_wreq_n_34),
        .\out_pix4_sum2_reg_1186_reg[9] (rs_wreq_n_35),
        .\out_pix4_sum6_reg_1145_reg[29] (\out_pix4_sum6_reg_1145_reg[29] ),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0 fifo_wreq
       (.D({fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33}),
        .E(align_len0_0),
        .Q({\start_addr_reg_n_8_[31] ,\start_addr_reg_n_8_[30] ,\start_addr_reg_n_8_[29] ,\start_addr_reg_n_8_[28] ,\start_addr_reg_n_8_[27] ,\start_addr_reg_n_8_[26] ,\start_addr_reg_n_8_[25] ,\start_addr_reg_n_8_[24] ,\start_addr_reg_n_8_[23] ,\start_addr_reg_n_8_[22] ,\start_addr_reg_n_8_[21] ,\start_addr_reg_n_8_[20] ,\start_addr_reg_n_8_[19] ,\start_addr_reg_n_8_[18] ,\start_addr_reg_n_8_[17] ,\start_addr_reg_n_8_[16] ,\start_addr_reg_n_8_[15] ,\start_addr_reg_n_8_[14] ,\start_addr_reg_n_8_[13] ,\start_addr_reg_n_8_[12] }),
        .S({fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79}),
        .SR(SR),
        .\align_len_reg[14] ({fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85}),
        .\align_len_reg[18] ({fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82}),
        .\align_len_reg[22] ({fifo_wreq_data[52:47],fifo_wreq_data[45],fifo_wreq_data[42:39],fifo_wreq_data[32],fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75}),
        .\align_len_reg[31] (fifo_wreq_n_10),
        .\align_len_reg[31]_0 ({fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91}),
        .\align_len_reg[31]_1 ({fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94}),
        .\align_len_reg[9] ({fifo_wreq_n_86,fifo_wreq_n_87}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[45] ({rs2f_wreq_data[45],rs2f_wreq_data[42],rs2f_wreq_data[39],rs2f_wreq_data[32],rs2f_wreq_data[29:0]}),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_8),
        .invalid_len_event_reg(fifo_wreq_n_11),
        .next_wreq(next_wreq),
        .p_26_in(p_26_in),
        .pop0(pop0),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (fifo_wreq_n_95),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[19] (sect_cnt),
        .\state_reg[0] (rs2f_wreq_valid),
        .wreq_handling_reg(wreq_handling_reg_n_8));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_8),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_8,first_sect_carry_n_9,first_sect_carry_n_10,first_sect_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_8,first_sect_carry_i_2__0_n_8,first_sect_carry_i_3__0_n_8,first_sect_carry_i_4__0_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_8),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_10,first_sect_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_8,first_sect_carry__0_i_2__0_n_8,first_sect_carry__0_i_3__0_n_8}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(sect_cnt[18]),
        .I1(start_addr_buf[30]),
        .I2(start_addr_buf[31]),
        .I3(sect_cnt[19]),
        .O(first_sect_carry__0_i_1__0_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(sect_cnt[16]),
        .I1(start_addr_buf[28]),
        .I2(sect_cnt[15]),
        .I3(start_addr_buf[27]),
        .I4(sect_cnt[17]),
        .I5(start_addr_buf[29]),
        .O(first_sect_carry__0_i_2__0_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(sect_cnt[13]),
        .I1(start_addr_buf[25]),
        .I2(sect_cnt[12]),
        .I3(start_addr_buf[24]),
        .I4(sect_cnt[14]),
        .I5(start_addr_buf[26]),
        .O(first_sect_carry__0_i_3__0_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(sect_cnt[10]),
        .I1(start_addr_buf[22]),
        .I2(sect_cnt[9]),
        .I3(start_addr_buf[21]),
        .I4(sect_cnt[11]),
        .I5(start_addr_buf[23]),
        .O(first_sect_carry_i_1__0_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(sect_cnt[7]),
        .I1(start_addr_buf[19]),
        .I2(sect_cnt[6]),
        .I3(start_addr_buf[18]),
        .I4(sect_cnt[8]),
        .I5(start_addr_buf[20]),
        .O(first_sect_carry_i_2__0_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(sect_cnt[4]),
        .I1(start_addr_buf[16]),
        .I2(sect_cnt[3]),
        .I3(start_addr_buf[15]),
        .I4(sect_cnt[5]),
        .I5(start_addr_buf[17]),
        .O(first_sect_carry_i_3__0_n_8));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(sect_cnt[1]),
        .I1(start_addr_buf[13]),
        .I2(sect_cnt[0]),
        .I3(start_addr_buf[12]),
        .I4(sect_cnt[2]),
        .I5(start_addr_buf[14]),
        .O(first_sect_carry_i_4__0_n_8));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_26_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_8,last_sect_carry_n_9,last_sect_carry_n_10,last_sect_carry_n_11}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_8),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_10,last_sect_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94}));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem1_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__6),
        .O(m_axi_gmem1_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice rs_wreq
       (.D({D[20:19],D[16:15],D[10],D[6:5],D[1:0]}),
        .E(E),
        .I_BREADY1(I_BREADY1),
        .O(O),
        .Q({Q[28:26],Q[23:19],Q[14:13],Q[10:8],Q[4:3],Q[1:0]}),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[34] ),
        .\ap_CS_fsm_reg[37] ({fifo_resp_to_user_n_23,fifo_resp_to_user_n_24,fifo_resp_to_user_n_25,fifo_resp_to_user_n_26,fifo_resp_to_user_n_27,fifo_resp_to_user_n_28,fifo_resp_to_user_n_29,fifo_resp_to_user_n_30,fifo_resp_to_user_n_31,fifo_resp_to_user_n_32,fifo_resp_to_user_n_33,fifo_resp_to_user_n_34,fifo_resp_to_user_n_35,fifo_resp_to_user_n_36,fifo_resp_to_user_n_37,fifo_resp_to_user_n_38,fifo_resp_to_user_n_39,fifo_resp_to_user_n_40,fifo_resp_to_user_n_41,fifo_resp_to_user_n_42,fifo_resp_to_user_n_43,fifo_resp_to_user_n_44,fifo_resp_to_user_n_45,fifo_resp_to_user_n_46,fifo_resp_to_user_n_47,fifo_resp_to_user_n_48,fifo_resp_to_user_n_49,fifo_resp_to_user_n_50,fifo_resp_to_user_n_51,fifo_resp_to_user_n_52}),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm_reg[47] ),
        .ap_NS_fsm110_out(ap_NS_fsm110_out),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem1_AWREADY_reg(ap_reg_ioackin_gmem1_AWREADY_reg_0),
        .ap_reg_ioackin_gmem1_WREADY_reg(ap_reg_ioackin_gmem1_WREADY_reg),
        .\data_p1_reg[39]_0 (rs_wreq_n_57),
        .\data_p2_reg[0]_0 (rs_wreq_n_26),
        .\data_p2_reg[0]_1 (rs_wreq_n_56),
        .\data_p2_reg[10]_0 (rs_wreq_n_36),
        .\data_p2_reg[11]_0 (rs_wreq_n_37),
        .\data_p2_reg[12]_0 (rs_wreq_n_38),
        .\data_p2_reg[13]_0 (rs_wreq_n_39),
        .\data_p2_reg[14]_0 (rs_wreq_n_40),
        .\data_p2_reg[15]_0 (rs_wreq_n_41),
        .\data_p2_reg[16]_0 (rs_wreq_n_42),
        .\data_p2_reg[17]_0 (rs_wreq_n_43),
        .\data_p2_reg[18]_0 (rs_wreq_n_44),
        .\data_p2_reg[19]_0 (rs_wreq_n_45),
        .\data_p2_reg[1]_0 (rs_wreq_n_27),
        .\data_p2_reg[20]_0 (rs_wreq_n_46),
        .\data_p2_reg[21]_0 (rs_wreq_n_47),
        .\data_p2_reg[22]_0 (rs_wreq_n_48),
        .\data_p2_reg[23]_0 (rs_wreq_n_49),
        .\data_p2_reg[24]_0 (rs_wreq_n_50),
        .\data_p2_reg[25]_0 (rs_wreq_n_51),
        .\data_p2_reg[26]_0 (rs_wreq_n_52),
        .\data_p2_reg[27]_0 (rs_wreq_n_53),
        .\data_p2_reg[28]_0 (rs_wreq_n_54),
        .\data_p2_reg[29]_0 (rs_wreq_n_55),
        .\data_p2_reg[2]_0 (rs_wreq_n_28),
        .\data_p2_reg[3]_0 (rs_wreq_n_29),
        .\data_p2_reg[4]_0 (rs_wreq_n_30),
        .\data_p2_reg[5]_0 (rs_wreq_n_31),
        .\data_p2_reg[6]_0 (rs_wreq_n_32),
        .\data_p2_reg[7]_0 (rs_wreq_n_33),
        .\data_p2_reg[8]_0 (rs_wreq_n_34),
        .\data_p2_reg[9]_0 (rs_wreq_n_35),
        .edge_val_1_i_reg_1318(edge_val_1_i_reg_1318[7:6]),
        .\edge_val_1_i_reg_1318_reg[0] (\edge_val_1_i_reg_1318_reg[0] ),
        .\edge_val_1_i_reg_1318_reg[6] (\edge_val_1_i_reg_1318_reg[6] ),
        .\edge_val_1_i_reg_1318_reg[7] (\edge_val_1_i_reg_1318_reg[7] ),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(\i5_reg_462_reg[0]_0 ),
        .gmem1_AWREADY(gmem1_AWREADY),
        .gmem1_AWVALID(gmem1_AWVALID),
        .gmem1_WREADY(gmem1_WREADY),
        .\gmem1_addr_4_reg_1216_reg[0] (\gmem1_addr_4_reg_1216_reg[29] [0]),
        .\gmem1_addr_5_reg_1259_reg[0] (\gmem1_addr_5_reg_1259_reg[29] [0]),
        .\i2_reg_346_reg[13] (\i2_reg_346_reg[13] ),
        .\i3_reg_357_reg[13] (\i3_reg_357_reg[13] ),
        .\i5_reg_462_reg[0] (\i5_reg_462_reg[0] ),
        .\i5_reg_462_reg[17] (\i5_reg_462_reg[17] ),
        .\i_0_i_reg_416_reg[1] (\i_0_i_reg_416_reg[1] ),
        .\i_reg_324_reg[10] (\q_tmp_reg[0]_0 ),
        .\out_pix4_sum1_reg_1167_reg[29] (\out_pix4_sum1_reg_1167_reg[29] ),
        .\out_pix4_sum2_reg_1186_reg[29] (\out_pix4_sum2_reg_1186_reg[29] ),
        .\q_reg[52] ({rs2f_wreq_data[45],rs2f_wreq_data[42],rs2f_wreq_data[39],rs2f_wreq_data[32],rs2f_wreq_data[29:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(load_p2),
        .\state_reg[0]_0 (rs2f_wreq_valid),
        .\state_reg[0]_1 (\state_reg[0] ),
        .\x_weight_0_i_reg_404_reg[2] (\x_weight_0_i_reg_404_reg[2] ),
        .\x_weight_0_i_reg_404_reg[5] (\x_weight_0_i_reg_404_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_8_[10] ),
        .R(fifo_resp_n_10));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_8_[11] ),
        .R(fifo_resp_n_10));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_8_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_8_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_8_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_8_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_8_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_8_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_8_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_8_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_8_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_8_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_8_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_8_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_8_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_8_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_8_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_8_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_8_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_8_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_8_[2] ),
        .R(fifo_resp_n_10));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_8_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_8_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_8_[3] ),
        .R(fifo_resp_n_10));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_8_[4] ),
        .R(fifo_resp_n_10));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_8_[5] ),
        .R(fifo_resp_n_10));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_8_[6] ),
        .R(fifo_resp_n_10));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_8_[7] ),
        .R(fifo_resp_n_10));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_8_[8] ),
        .R(fifo_resp_n_10));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_8_[9] ),
        .R(fifo_resp_n_10));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_8,sect_cnt0_carry_n_9,sect_cnt0_carry_n_10,sect_cnt0_carry_n_11}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_8),
        .CO({sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9,sect_cnt0_carry__0_n_10,sect_cnt0_carry__0_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_8),
        .CO({sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9,sect_cnt0_carry__1_n_10,sect_cnt0_carry__1_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_8),
        .CO({sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9,sect_cnt0_carry__2_n_10,sect_cnt0_carry__2_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_8),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_10,sect_cnt0_carry__3_n_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_33),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_23),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_22),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_21),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_20),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_19),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_18),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_17),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_16),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_15),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_14),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_32),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_31),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_30),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_29),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_28),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_27),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_26),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_25),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_95),
        .D(fifo_wreq_n_24),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(start_addr_buf[2]),
        .I2(\end_addr_buf_reg_n_8_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(start_addr_buf[3]),
        .I1(\end_addr_buf_reg_n_8_[3] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(start_addr_buf[4]),
        .I1(\end_addr_buf_reg_n_8_[4] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(start_addr_buf[5]),
        .I1(\end_addr_buf_reg_n_8_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(start_addr_buf[6]),
        .I1(\end_addr_buf_reg_n_8_[6] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(start_addr_buf[7]),
        .I1(\end_addr_buf_reg_n_8_[7] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(start_addr_buf[8]),
        .I1(\end_addr_buf_reg_n_8_[8] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(start_addr_buf[9]),
        .I2(\end_addr_buf_reg_n_8_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(start_addr_buf[10]),
        .I2(\end_addr_buf_reg_n_8_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(start_addr_buf[11]),
        .I2(\end_addr_buf_reg_n_8_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_8 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[0]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[1]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[2]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[3]_i_1_n_8 ),
        .Q(\sect_len_buf_reg_n_8_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[4]_i_1_n_8 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[5]_i_1_n_8 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[6]_i_1_n_8 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[7]_i_1_n_8 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[8]_i_1_n_8 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[9]_i_2_n_8 ),
        .Q(sect_len_buf[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[12] ),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[13] ),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[14] ),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[15] ),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[16] ),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[17] ),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[18] ),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[19] ),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[20] ),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[21] ),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[22] ),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[23] ),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[24] ),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[25] ),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[26] ),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[27] ),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[28] ),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[29] ),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[2] ),
        .Q(start_addr_buf[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[30] ),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[31] ),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_8_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_67),
        .Q(\start_addr_reg_n_8_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_8_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_8_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_8_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_8_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_8_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_8_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_8_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_8_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_8_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_8_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_8_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_8_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_8_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_8_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_8_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_8_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_8_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_8_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_8_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_75),
        .Q(\start_addr_reg_n_8_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_8_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_8_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_74),
        .Q(\start_addr_reg_n_8_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_73),
        .Q(\start_addr_reg_n_8_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_72),
        .Q(\start_addr_reg_n_8_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_71),
        .Q(\start_addr_reg_n_8_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_70),
        .Q(\start_addr_reg_n_8_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_69),
        .Q(\start_addr_reg_n_8_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0_0),
        .D(fifo_wreq_n_68),
        .Q(\start_addr_reg_n_8_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_gmem1_AWLEN[3] [0]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[0]_0 ),
        .O(\throttl_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(throttl_cnt1),
        .I1(m_axi_gmem1_WREADY),
        .I2(m_axi_gmem1_WVALID),
        .I3(throttl_cnt10_out__4),
        .O(\throttl_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(AWVALID_Dummy),
        .I1(\m_axi_gmem1_AWLEN[3] [0]),
        .I2(\m_axi_gmem1_AWLEN[3] [1]),
        .I3(\m_axi_gmem1_AWLEN[3] [2]),
        .I4(\m_axi_gmem1_AWLEN[3] [3]),
        .I5(AWREADY_Dummy),
        .O(throttl_cnt10_out__4));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_17),
        .Q(wreq_handling_reg_n_8),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb
   (E,
    p,
    \j_2_reg_1265_reg[8] ,
    CEP,
    DUMMY_MUX_Z,
    B,
    SR,
    P,
    Q,
    j_0_i_reg_451,
    \j_reg_380_reg[10] ,
    \i_0_i_reg_416_reg[1] ,
    \tmp_37_reg_1283_reg[3] ,
    CEA2,
    CEB2,
    ap_clk,
    A);
  output [0:0]E;
  output p;
  output \j_2_reg_1265_reg[8] ;
  output CEP;
  output DUMMY_MUX_Z;
  output [0:0]B;
  output [0:0]SR;
  output [31:0]P;
  input [4:0]Q;
  input [1:0]j_0_i_reg_451;
  input [10:0]\j_reg_380_reg[10] ;
  input [1:0]\i_0_i_reg_416_reg[1] ;
  input [3:0]\tmp_37_reg_1283_reg[3] ;
  input CEA2;
  input CEB2;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [0:0]B;
  wire CEA2;
  wire CEB2;
  wire CEP;
  wire DUMMY_MUX_Z;
  wire [0:0]E;
  wire [31:0]P;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]\i_0_i_reg_416_reg[1] ;
  wire [1:0]j_0_i_reg_451;
  wire \j_2_reg_1265_reg[8] ;
  wire [10:0]\j_reg_380_reg[10] ;
  wire p;
  wire [3:0]\tmp_37_reg_1283_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb_DSP48_0 sobel_filter_mac_bkb_DSP48_0_U
       (.A(A),
        .B(B),
        .CEA2(CEA2),
        .CEB2(CEB2),
        .CEP(CEP),
        .DUMMY_MUX_Z(DUMMY_MUX_Z),
        .E(E),
        .P(P),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\i_0_i_reg_416_reg[1] (\i_0_i_reg_416_reg[1] ),
        .j_0_i_reg_451(j_0_i_reg_451),
        .\j_2_reg_1265_reg[8] (\j_2_reg_1265_reg[8] ),
        .\j_reg_380_reg[10] (\j_reg_380_reg[10] ),
        .p_0(p),
        .\tmp_37_reg_1283_reg[3] (\tmp_37_reg_1283_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_mac_bkb_DSP48_0
   (E,
    p_0,
    \j_2_reg_1265_reg[8] ,
    CEP,
    DUMMY_MUX_Z,
    B,
    SR,
    P,
    Q,
    j_0_i_reg_451,
    \j_reg_380_reg[10] ,
    \i_0_i_reg_416_reg[1] ,
    \tmp_37_reg_1283_reg[3] ,
    CEA2,
    CEB2,
    ap_clk,
    A);
  output [0:0]E;
  output p_0;
  output \j_2_reg_1265_reg[8] ;
  output CEP;
  output DUMMY_MUX_Z;
  output [0:0]B;
  output [0:0]SR;
  output [31:0]P;
  input [4:0]Q;
  input [1:0]j_0_i_reg_451;
  input [10:0]\j_reg_380_reg[10] ;
  input [1:0]\i_0_i_reg_416_reg[1] ;
  input [3:0]\tmp_37_reg_1283_reg[3] ;
  input CEA2;
  input CEB2;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [0:0]B;
  wire CEA2;
  wire CEB2;
  wire CEP;
  wire DUMMY_MUX_Z;
  wire [0:0]E;
  wire [31:0]P;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[30]_i_3_n_8 ;
  wire ap_clk;
  wire g0_b1_n_8;
  wire g0_b2_n_8;
  wire [1:0]\i_0_i_reg_416_reg[1] ;
  wire [1:0]j_0_i_reg_451;
  wire \j_2_reg_1265_reg[8] ;
  wire [10:0]\j_reg_380_reg[10] ;
  wire p_0;
  wire p_i_3_n_8;
  wire [3:0]\tmp_37_reg_1283_reg[3] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \ap_CS_fsm[30]_i_2 
       (.I0(\ap_CS_fsm[30]_i_3_n_8 ),
        .I1(\j_2_reg_1265_reg[8] ),
        .I2(\j_reg_380_reg[10] [9]),
        .I3(\j_reg_380_reg[10] [8]),
        .I4(\j_reg_380_reg[10] [7]),
        .O(p_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[30]_i_3 
       (.I0(\j_reg_380_reg[10] [6]),
        .I1(\j_reg_380_reg[10] [10]),
        .I2(\j_reg_380_reg[10] [4]),
        .I3(\j_reg_380_reg[10] [5]),
        .O(\ap_CS_fsm[30]_i_3_n_8 ));
  LUT4 #(
    .INIT(16'h0145)) 
    g0_b0
       (.I0(\tmp_37_reg_1283_reg[3] [0]),
        .I1(\tmp_37_reg_1283_reg[3] [1]),
        .I2(\tmp_37_reg_1283_reg[3] [2]),
        .I3(\tmp_37_reg_1283_reg[3] [3]),
        .O(B));
  LUT4 #(
    .INIT(16'h01C2)) 
    g0_b1
       (.I0(\tmp_37_reg_1283_reg[3] [0]),
        .I1(\tmp_37_reg_1283_reg[3] [1]),
        .I2(\tmp_37_reg_1283_reg[3] [2]),
        .I3(\tmp_37_reg_1283_reg[3] [3]),
        .O(g0_b1_n_8));
  LUT4 #(
    .INIT(16'h01C0)) 
    g0_b2
       (.I0(\tmp_37_reg_1283_reg[3] [0]),
        .I1(\tmp_37_reg_1283_reg[3] [1]),
        .I2(\tmp_37_reg_1283_reg[3] [2]),
        .I3(\tmp_37_reg_1283_reg[3] [3]),
        .O(g0_b2_n_8));
  LUT5 #(
    .INIT(32'h08888888)) 
    \i_0_i_reg_416[1]_i_1 
       (.I0(p_0),
        .I1(Q[0]),
        .I2(j_0_i_reg_451[0]),
        .I3(j_0_i_reg_451[1]),
        .I4(Q[2]),
        .O(SR));
  LUT3 #(
    .INIT(8'h80)) 
    \i_0_i_reg_416[1]_i_2 
       (.I0(Q[2]),
        .I1(j_0_i_reg_451[1]),
        .I2(j_0_i_reg_451[0]),
        .O(E));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \j_2_reg_1265[8]_i_2 
       (.I0(\j_reg_380_reg[10] [2]),
        .I1(\j_reg_380_reg[10] [1]),
        .I2(\j_reg_380_reg[10] [0]),
        .I3(\j_reg_380_reg[10] [3]),
        .O(\j_2_reg_1265_reg[8] ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b2_n_8,g0_b1_n_8,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[3]),
        .CEB2(CEB2),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,DUMMY_MUX_Z,1'b0,p_i_3_n_8,1'b0,p_i_3_n_8}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hBFAA)) 
    p_i_2
       (.I0(Q[4]),
        .I1(\i_0_i_reg_416_reg[1] [0]),
        .I2(\i_0_i_reg_416_reg[1] [1]),
        .I3(Q[1]),
        .O(CEP));
  LUT3 #(
    .INIT(8'h8F)) 
    p_i_3
       (.I0(\i_0_i_reg_416_reg[1] [0]),
        .I1(\i_0_i_reg_416_reg[1] [1]),
        .I2(Q[1]),
        .O(p_i_3_n_8));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp_35_reg_1254[3]_i_1 
       (.I0(Q[1]),
        .I1(\i_0_i_reg_416_reg[1] [1]),
        .I2(\i_0_i_reg_416_reg[1] [0]),
        .O(DUMMY_MUX_Z));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
