def cmovaeq1 : instruction :=
  definst "cmovaeq" $ do
    pattern fun (v_2387 : reg (bv 64)) (v_2388 : reg (bv 64)) => do
      v_4632 <- getRegister cf;
      v_4633 <- eval (eq v_4632 (expression.bv_nat 1 1));
      v_4634 <- eval (notBool_ v_4633);
      v_4635 <- getRegister v_2387;
      v_4636 <- getRegister v_2388;
      v_4637 <- eval (mux v_4634 v_4635 v_4636);
      setRegister (lhs.of_reg v_2388) v_4637;
      pure ()
    pat_end;
    pattern fun (v_2375 : Mem) (v_2378 : reg (bv 64)) => do
      v_8408 <- getRegister cf;
      v_8409 <- eval (eq v_8408 (expression.bv_nat 1 1));
      v_8410 <- eval (notBool_ v_8409);
      v_8411 <- evaluateAddress v_2375;
      v_8412 <- load v_8411 8;
      v_8413 <- getRegister v_2378;
      v_8414 <- eval (mux v_8410 v_8412 v_8413);
      setRegister (lhs.of_reg v_2378) v_8414;
      pure ()
    pat_end
def cmovaew1 : instruction :=
  definst "cmovaew" $ do
    pattern fun (v_2399 : reg (bv 16)) (v_2400 : reg (bv 16)) => do
      v_4648 <- getRegister cf;
      v_4649 <- eval (eq v_4648 (expression.bv_nat 1 1));
      v_4650 <- eval (notBool_ v_4649);
      v_4651 <- getRegister v_2399;
      v_4652 <- getRegister v_2400;
      v_4653 <- eval (mux v_4650 v_4651 v_4652);
      setRegister (lhs.of_reg v_2400) v_4653;
      pure ()
    pat_end;
    pattern fun (v_2389 : Mem) (v_2390 : reg (bv 16)) => do
      v_8416 <- getRegister cf;
      v_8417 <- eval (eq v_8416 (expression.bv_nat 1 1));
      v_8418 <- eval (notBool_ v_8417);
      v_8419 <- evaluateAddress v_2389;
      v_8420 <- load v_8419 2;
      v_8421 <- getRegister v_2390;
      v_8422 <- eval (mux v_8418 v_8420 v_8421);
      setRegister (lhs.of_reg v_2390) v_8422;
      pure ()
    pat_end
def cmoval1 : instruction :=
  definst "cmoval" $ do
    pattern fun (v_2419 : reg (bv 32)) (v_2420 : reg (bv 32)) => do
      v_4679 <- getRegister cf;
      v_4680 <- eval (eq v_4679 (expression.bv_nat 1 1));
      v_4681 <- eval (notBool_ v_4680);
      v_4682 <- getRegister zf;
      v_4683 <- eval (eq v_4682 (expression.bv_nat 1 1));
      v_4684 <- eval (notBool_ v_4683);
      v_4685 <- eval (bit_and v_4681 v_4684);
      v_4686 <- getRegister v_2419;
      v_4687 <- getRegister v_2420;
      v_4688 <- eval (mux v_4685 v_4686 v_4687);
      setRegister (lhs.of_reg v_2420) v_4688;
      pure ()
    pat_end;
    pattern fun (v_2409 : Mem) (v_2410 : reg (bv 32)) => do
      v_8440 <- getRegister cf;
      v_8441 <- eval (eq v_8440 (expression.bv_nat 1 1));
      v_8442 <- eval (notBool_ v_8441);
      v_8443 <- getRegister zf;
      v_8444 <- eval (eq v_8443 (expression.bv_nat 1 1));
      v_8445 <- eval (notBool_ v_8444);
      v_8446 <- eval (bit_and v_8442 v_8445);
      v_8447 <- evaluateAddress v_2409;
      v_8448 <- load v_8447 4;
      v_8449 <- getRegister v_2410;
      v_8450 <- eval (mux v_8446 v_8448 v_8449);
      setRegister (lhs.of_reg v_2410) v_8450;
      pure ()
    pat_end
def cmovaq1 : instruction :=
  definst "cmovaq" $ do
    pattern fun (v_2436 : reg (bv 64)) (v_2437 : reg (bv 64)) => do
      v_4721 <- getRegister cf;
      v_4722 <- eval (eq v_4721 (expression.bv_nat 1 1));
      v_4723 <- eval (notBool_ v_4722);
      v_4724 <- getRegister zf;
      v_4725 <- eval (eq v_4724 (expression.bv_nat 1 1));
      v_4726 <- eval (notBool_ v_4725);
      v_4727 <- eval (bit_and v_4723 v_4726);
      v_4728 <- getRegister v_2436;
      v_4729 <- getRegister v_2437;
      v_4730 <- eval (mux v_4727 v_4728 v_4729);
      setRegister (lhs.of_reg v_2437) v_4730;
      pure ()
    pat_end;
    pattern fun (v_2429 : Mem) (v_2432 : reg (bv 64)) => do
      v_8480 <- getRegister cf;
      v_8481 <- eval (eq v_8480 (expression.bv_nat 1 1));
      v_8482 <- eval (notBool_ v_8481);
      v_8483 <- getRegister zf;
      v_8484 <- eval (eq v_8483 (expression.bv_nat 1 1));
      v_8485 <- eval (notBool_ v_8484);
      v_8486 <- eval (bit_and v_8482 v_8485);
      v_8487 <- evaluateAddress v_2429;
      v_8488 <- load v_8487 8;
      v_8489 <- getRegister v_2432;
      v_8490 <- eval (mux v_8486 v_8488 v_8489);
      setRegister (lhs.of_reg v_2432) v_8490;
      pure ()
    pat_end
def cmovaw1 : instruction :=
  definst "cmovaw" $ do
    pattern fun (v_2443 : reg (bv 16)) (v_2444 : reg (bv 16)) => do
      v_4736 <- getRegister cf;
      v_4737 <- eval (eq v_4736 (expression.bv_nat 1 1));
      v_4738 <- eval (notBool_ v_4737);
      v_4739 <- getRegister zf;
      v_4740 <- eval (eq v_4739 (expression.bv_nat 1 1));
      v_4741 <- eval (notBool_ v_4740);
      v_4742 <- eval (bit_and v_4738 v_4741);
      v_4743 <- getRegister v_2443;
      v_4744 <- getRegister v_2444;
      v_4745 <- eval (mux v_4742 v_4743 v_4744);
      setRegister (lhs.of_reg v_2444) v_4745;
      pure ()
    pat_end;
    pattern fun (v_2438 : Mem) (v_2439 : reg (bv 16)) => do
      v_8492 <- getRegister cf;
      v_8493 <- eval (eq v_8492 (expression.bv_nat 1 1));
      v_8494 <- eval (notBool_ v_8493);
      v_8495 <- getRegister zf;
      v_8496 <- eval (eq v_8495 (expression.bv_nat 1 1));
      v_8497 <- eval (notBool_ v_8496);
      v_8498 <- eval (bit_and v_8494 v_8497);
      v_8499 <- evaluateAddress v_2438;
      v_8500 <- load v_8499 2;
      v_8501 <- getRegister v_2439;
      v_8502 <- eval (mux v_8498 v_8500 v_8501);
      setRegister (lhs.of_reg v_2439) v_8502;
      pure ()
    pat_end
def cmovbe1 : instruction :=
  definst "cmovbe" $ do
    pattern fun (v_2455 : reg (bv 32)) (v_2456 : reg (bv 32)) => do
      v_5999 <- getRegister cf;
      v_6000 <- eval (eq v_5999 (expression.bv_nat 1 1));
      v_6001 <- getRegister zf;
      v_6002 <- eval (eq v_6001 (expression.bv_nat 1 1));
      v_6003 <- eval (bit_or v_6000 v_6002);
      v_6004 <- getRegister v_2455;
      v_6005 <- getRegister v_2456;
      v_6006 <- eval (mux v_6003 v_6004 v_6005);
      setRegister (lhs.of_reg v_2456) v_6006;
      pure ()
    pat_end;
    pattern fun (v_2474 : reg (bv 64)) (v_2475 : reg (bv 64)) => do
      v_6017 <- getRegister cf;
      v_6018 <- eval (eq v_6017 (expression.bv_nat 1 1));
      v_6019 <- getRegister zf;
      v_6020 <- eval (eq v_6019 (expression.bv_nat 1 1));
      v_6021 <- eval (bit_or v_6018 v_6020);
      v_6022 <- getRegister v_2474;
      v_6023 <- getRegister v_2475;
      v_6024 <- eval (mux v_6021 v_6022 v_6023);
      setRegister (lhs.of_reg v_2475) v_6024;
      pure ()
    pat_end;
    pattern fun (v_2489 : reg (bv 16)) (v_2490 : reg (bv 16)) => do
      v_6035 <- getRegister cf;
      v_6036 <- eval (eq v_6035 (expression.bv_nat 1 1));
      v_6037 <- getRegister zf;
      v_6038 <- eval (eq v_6037 (expression.bv_nat 1 1));
      v_6039 <- eval (bit_or v_6036 v_6038);
      v_6040 <- getRegister v_2489;
      v_6041 <- getRegister v_2490;
      v_6042 <- eval (mux v_6039 v_6040 v_6041);
      setRegister (lhs.of_reg v_2490) v_6042;
      pure ()
    pat_end;
    pattern fun (v_2450 : Mem) (v_2447 : reg (bv 32)) => do
      v_9503 <- getRegister cf;
      v_9504 <- eval (eq v_9503 (expression.bv_nat 1 1));
      v_9505 <- getRegister zf;
      v_9506 <- eval (eq v_9505 (expression.bv_nat 1 1));
      v_9507 <- eval (bit_or v_9504 v_9506);
      v_9508 <- evaluateAddress v_2450;
      v_9509 <- load v_9508 4;
      v_9510 <- getRegister v_2447;
      v_9511 <- eval (mux v_9507 v_9509 v_9510);
      setRegister (lhs.of_reg v_2447) v_9511;
      pure ()
    pat_end;
    pattern fun (v_2467 : Mem) (v_2466 : reg (bv 64)) => do
      v_9513 <- getRegister cf;
      v_9514 <- eval (eq v_9513 (expression.bv_nat 1 1));
      v_9515 <- getRegister zf;
      v_9516 <- eval (eq v_9515 (expression.bv_nat 1 1));
      v_9517 <- eval (bit_or v_9514 v_9516);
      v_9518 <- evaluateAddress v_2467;
      v_9519 <- load v_9518 8;
      v_9520 <- getRegister v_2466;
      v_9521 <- eval (mux v_9517 v_9519 v_9520);
      setRegister (lhs.of_reg v_2466) v_9521;
      pure ()
    pat_end;
    pattern fun (v_2484 : Mem) (v_2481 : reg (bv 16)) => do
      v_9523 <- getRegister cf;
      v_9524 <- eval (eq v_9523 (expression.bv_nat 1 1));
      v_9525 <- getRegister zf;
      v_9526 <- eval (eq v_9525 (expression.bv_nat 1 1));
      v_9527 <- eval (bit_or v_9524 v_9526);
      v_9528 <- evaluateAddress v_2484;
      v_9529 <- load v_9528 2;
      v_9530 <- getRegister v_2481;
      v_9531 <- eval (mux v_9527 v_9529 v_9530);
      setRegister (lhs.of_reg v_2481) v_9531;
      pure ()
    pat_end
def cmovbel1 : instruction :=
  definst "cmovbel" $ do
    pattern fun (v_2460 : reg (bv 32)) (v_2461 : reg (bv 32)) => do
      v_4756 <- getRegister cf;
      v_4757 <- eval (eq v_4756 (expression.bv_nat 1 1));
      v_4758 <- getRegister zf;
      v_4759 <- eval (eq v_4758 (expression.bv_nat 1 1));
      v_4760 <- eval (bit_or v_4757 v_4759);
      v_4761 <- getRegister v_2460;
      v_4762 <- getRegister v_2461;
      v_4763 <- eval (mux v_4760 v_4761 v_4762);
      setRegister (lhs.of_reg v_2461) v_4763;
      pure ()
    pat_end;
    pattern fun (v_2451 : Mem) (v_2452 : reg (bv 32)) => do
      v_8505 <- getRegister cf;
      v_8506 <- eval (eq v_8505 (expression.bv_nat 1 1));
      v_8507 <- getRegister zf;
      v_8508 <- eval (eq v_8507 (expression.bv_nat 1 1));
      v_8509 <- eval (bit_or v_8506 v_8508);
      v_8510 <- evaluateAddress v_2451;
      v_8511 <- load v_8510 4;
      v_8512 <- getRegister v_2452;
      v_8513 <- eval (mux v_8509 v_8511 v_8512);
      setRegister (lhs.of_reg v_2452) v_8513;
      pure ()
    pat_end
def cmovbeq1 : instruction :=
  definst "cmovbeq" $ do
    pattern fun (v_2479 : reg (bv 64)) (v_2480 : reg (bv 64)) => do
      v_4774 <- getRegister cf;
      v_4775 <- eval (eq v_4774 (expression.bv_nat 1 1));
      v_4776 <- getRegister zf;
      v_4777 <- eval (eq v_4776 (expression.bv_nat 1 1));
      v_4778 <- eval (bit_or v_4775 v_4777);
      v_4779 <- getRegister v_2479;
      v_4780 <- getRegister v_2480;
      v_4781 <- eval (mux v_4778 v_4779 v_4780);
      setRegister (lhs.of_reg v_2480) v_4781;
      pure ()
    pat_end;
    pattern fun (v_2468 : Mem) (v_2471 : reg (bv 64)) => do
      v_8516 <- getRegister cf;
      v_8517 <- eval (eq v_8516 (expression.bv_nat 1 1));
      v_8518 <- getRegister zf;
      v_8519 <- eval (eq v_8518 (expression.bv_nat 1 1));
      v_8520 <- eval (bit_or v_8517 v_8519);
      v_8521 <- evaluateAddress v_2468;
      v_8522 <- load v_8521 8;
      v_8523 <- getRegister v_2471;
      v_8524 <- eval (mux v_8520 v_8522 v_8523);
      setRegister (lhs.of_reg v_2471) v_8524;
      pure ()
    pat_end
def cmovbew1 : instruction :=
  definst "cmovbew" $ do
    pattern fun (v_2494 : reg (bv 16)) (v_2495 : reg (bv 16)) => do
      v_4792 <- getRegister cf;
      v_4793 <- eval (eq v_4792 (expression.bv_nat 1 1));
      v_4794 <- getRegister zf;
      v_4795 <- eval (eq v_4794 (expression.bv_nat 1 1));
      v_4796 <- eval (bit_or v_4793 v_4795);
      v_4797 <- getRegister v_2494;
      v_4798 <- getRegister v_2495;
      v_4799 <- eval (mux v_4796 v_4797 v_4798);
      setRegister (lhs.of_reg v_2495) v_4799;
      pure ()
    pat_end;
    pattern fun (v_2485 : Mem) (v_2486 : reg (bv 16)) => do
      v_8527 <- getRegister cf;
      v_8528 <- eval (eq v_8527 (expression.bv_nat 1 1));
      v_8529 <- getRegister zf;
      v_8530 <- eval (eq v_8529 (expression.bv_nat 1 1));
      v_8531 <- eval (bit_or v_8528 v_8530);
      v_8532 <- evaluateAddress v_2485;
      v_8533 <- load v_8532 2;
      v_8534 <- getRegister v_2486;
      v_8535 <- eval (mux v_8531 v_8533 v_8534);
      setRegister (lhs.of_reg v_2486) v_8535;
      pure ()
    pat_end
def cmovbl1 : instruction :=
  definst "cmovbl" $ do
    pattern fun (v_2503 : reg (bv 32)) (v_2504 : reg (bv 32)) => do
      v_4805 <- getRegister cf;
      v_4806 <- eval (eq v_4805 (expression.bv_nat 1 1));
      v_4807 <- getRegister v_2503;
      v_4808 <- getRegister v_2504;
      v_4809 <- eval (mux v_4806 v_4807 v_4808);
      setRegister (lhs.of_reg v_2504) v_4809;
      pure ()
    pat_end;
    pattern fun (v_2498 : Mem) (v_2499 : reg (bv 32)) => do
      v_8537 <- getRegister cf;
      v_8538 <- eval (eq v_8537 (expression.bv_nat 1 1));
      v_8539 <- evaluateAddress v_2498;
      v_8540 <- load v_8539 4;
      v_8541 <- getRegister v_2499;
      v_8542 <- eval (mux v_8538 v_8540 v_8541);
      setRegister (lhs.of_reg v_2499) v_8542;
      pure ()
    pat_end
def cmovbq1 : instruction :=
  definst "cmovbq" $ do
    pattern fun (v_2514 : reg (bv 64)) (v_2515 : reg (bv 64)) => do
      v_4815 <- getRegister cf;
      v_4816 <- eval (eq v_4815 (expression.bv_nat 1 1));
      v_4817 <- getRegister v_2514;
      v_4818 <- getRegister v_2515;
      v_4819 <- eval (mux v_4816 v_4817 v_4818);
      setRegister (lhs.of_reg v_2515) v_4819;
      pure ()
    pat_end;
    pattern fun (v_2507 : Mem) (v_2510 : reg (bv 64)) => do
      v_8544 <- getRegister cf;
      v_8545 <- eval (eq v_8544 (expression.bv_nat 1 1));
      v_8546 <- evaluateAddress v_2507;
      v_8547 <- load v_8546 8;
      v_8548 <- getRegister v_2510;
      v_8549 <- eval (mux v_8545 v_8547 v_8548);
      setRegister (lhs.of_reg v_2510) v_8549;
      pure ()
    pat_end
def cmovbw1 : instruction :=
  definst "cmovbw" $ do
    pattern fun (v_2521 : reg (bv 16)) (v_2522 : reg (bv 16)) => do
      v_4825 <- getRegister cf;
      v_4826 <- eval (eq v_4825 (expression.bv_nat 1 1));
      v_4827 <- getRegister v_2521;
      v_4828 <- getRegister v_2522;
      v_4829 <- eval (mux v_4826 v_4827 v_4828);
      setRegister (lhs.of_reg v_2522) v_4829;
      pure ()
    pat_end;
    pattern fun (v_2516 : Mem) (v_2517 : reg (bv 16)) => do
      v_8551 <- getRegister cf;
      v_8552 <- eval (eq v_8551 (expression.bv_nat 1 1));
      v_8553 <- evaluateAddress v_2516;
      v_8554 <- load v_8553 2;
      v_8555 <- getRegister v_2517;
      v_8556 <- eval (mux v_8552 v_8554 v_8555);
      setRegister (lhs.of_reg v_2517) v_8556;
      pure ()
    pat_end
def cmovcl1 : instruction :=
  definst "cmovcl" $ do
    pattern fun (v_2530 : reg (bv 32)) (v_2531 : reg (bv 32)) => do
      v_4835 <- getRegister cf;
      v_4836 <- eval (eq v_4835 (expression.bv_nat 1 1));
      v_4837 <- getRegister v_2530;
      v_4838 <- getRegister v_2531;
      v_4839 <- eval (mux v_4836 v_4837 v_4838);
      setRegister (lhs.of_reg v_2531) v_4839;
      pure ()
    pat_end;
    pattern fun (v_2525 : Mem) (v_2526 : reg (bv 32)) => do
      v_8558 <- getRegister cf;
      v_8559 <- eval (eq v_8558 (expression.bv_nat 1 1));
      v_8560 <- evaluateAddress v_2525;
      v_8561 <- load v_8560 4;
      v_8562 <- getRegister v_2526;
      v_8563 <- eval (mux v_8559 v_8561 v_8562);
      setRegister (lhs.of_reg v_2526) v_8563;
      pure ()
    pat_end
def cmovcq1 : instruction :=
  definst "cmovcq" $ do
    pattern fun (v_2541 : reg (bv 64)) (v_2542 : reg (bv 64)) => do
      v_4845 <- getRegister cf;
      v_4846 <- eval (eq v_4845 (expression.bv_nat 1 1));
      v_4847 <- getRegister v_2541;
      v_4848 <- getRegister v_2542;
      v_4849 <- eval (mux v_4846 v_4847 v_4848);
      setRegister (lhs.of_reg v_2542) v_4849;
      pure ()
    pat_end;
    pattern fun (v_2534 : Mem) (v_2537 : reg (bv 64)) => do
      v_8565 <- getRegister cf;
      v_8566 <- eval (eq v_8565 (expression.bv_nat 1 1));
      v_8567 <- evaluateAddress v_2534;
      v_8568 <- load v_8567 8;
      v_8569 <- getRegister v_2537;
      v_8570 <- eval (mux v_8566 v_8568 v_8569);
      setRegister (lhs.of_reg v_2537) v_8570;
      pure ()
    pat_end
def cmovcw1 : instruction :=
  definst "cmovcw" $ do
    pattern fun (v_2548 : reg (bv 16)) (v_2549 : reg (bv 16)) => do
      v_4855 <- getRegister cf;
      v_4856 <- eval (eq v_4855 (expression.bv_nat 1 1));
      v_4857 <- getRegister v_2548;
      v_4858 <- getRegister v_2549;
      v_4859 <- eval (mux v_4856 v_4857 v_4858);
      setRegister (lhs.of_reg v_2549) v_4859;
      pure ()
    pat_end;
    pattern fun (v_2543 : Mem) (v_2544 : reg (bv 16)) => do
      v_8572 <- getRegister cf;
      v_8573 <- eval (eq v_8572 (expression.bv_nat 1 1));
      v_8574 <- evaluateAddress v_2543;
      v_8575 <- load v_8574 2;
      v_8576 <- getRegister v_2544;
      v_8577 <- eval (mux v_8573 v_8575 v_8576);
      setRegister (lhs.of_reg v_2544) v_8577;
      pure ()
    pat_end
def cmovel1 : instruction :=
  definst "cmovel" $ do
    pattern fun (v_2557 : reg (bv 32)) (v_2558 : reg (bv 32)) => do
      v_4865 <- getRegister zf;
      v_4866 <- eval (eq v_4865 (expression.bv_nat 1 1));
      v_4867 <- getRegister v_2557;
      v_4868 <- getRegister v_2558;
      v_4869 <- eval (mux v_4866 v_4867 v_4868);
      setRegister (lhs.of_reg v_2558) v_4869;
      pure ()
    pat_end;
    pattern fun (v_2552 : Mem) (v_2553 : reg (bv 32)) => do
      v_8579 <- getRegister zf;
      v_8580 <- eval (eq v_8579 (expression.bv_nat 1 1));
      v_8581 <- evaluateAddress v_2552;
      v_8582 <- load v_8581 4;
      v_8583 <- getRegister v_2553;
      v_8584 <- eval (mux v_8580 v_8582 v_8583);
      setRegister (lhs.of_reg v_2553) v_8584;
      pure ()
    pat_end
def cmoveq1 : instruction :=
  definst "cmoveq" $ do
    pattern fun (v_2568 : reg (bv 64)) (v_2569 : reg (bv 64)) => do
      v_4875 <- getRegister zf;
      v_4876 <- eval (eq v_4875 (expression.bv_nat 1 1));
      v_4877 <- getRegister v_2568;
      v_4878 <- getRegister v_2569;
      v_4879 <- eval (mux v_4876 v_4877 v_4878);
      setRegister (lhs.of_reg v_2569) v_4879;
      pure ()
    pat_end;
    pattern fun (v_2561 : Mem) (v_2564 : reg (bv 64)) => do
      v_8586 <- getRegister zf;
      v_8587 <- eval (eq v_8586 (expression.bv_nat 1 1));
      v_8588 <- evaluateAddress v_2561;
      v_8589 <- load v_8588 8;
      v_8590 <- getRegister v_2564;
      v_8591 <- eval (mux v_8587 v_8589 v_8590);
      setRegister (lhs.of_reg v_2564) v_8591;
      pure ()
    pat_end
def cmovew1 : instruction :=
  definst "cmovew" $ do
    pattern fun (v_2575 : reg (bv 16)) (v_2576 : reg (bv 16)) => do
      v_4885 <- getRegister zf;
      v_4886 <- eval (eq v_4885 (expression.bv_nat 1 1));
      v_4887 <- getRegister v_2575;
      v_4888 <- getRegister v_2576;
      v_4889 <- eval (mux v_4886 v_4887 v_4888);
      setRegister (lhs.of_reg v_2576) v_4889;
      pure ()
    pat_end;
    pattern fun (v_2570 : Mem) (v_2571 : reg (bv 16)) => do
      v_8593 <- getRegister zf;
      v_8594 <- eval (eq v_8593 (expression.bv_nat 1 1));
      v_8595 <- evaluateAddress v_2570;
      v_8596 <- load v_8595 2;
      v_8597 <- getRegister v_2571;
      v_8598 <- eval (mux v_8594 v_8596 v_8597);
      setRegister (lhs.of_reg v_2571) v_8598;
      pure ()
    pat_end
def cmovge1 : instruction :=
  definst "cmovge" $ do
    pattern fun (v_2587 : reg (bv 32)) (v_2588 : reg (bv 32)) => do
      v_6098 <- getRegister sf;
      v_6099 <- eval (eq v_6098 (expression.bv_nat 1 1));
      v_6100 <- getRegister of;
      v_6101 <- eval (eq v_6100 (expression.bv_nat 1 1));
      v_6102 <- eval (eq v_6099 v_6101);
      v_6103 <- getRegister v_2587;
      v_6104 <- getRegister v_2588;
      v_6105 <- eval (mux v_6102 v_6103 v_6104);
      setRegister (lhs.of_reg v_2588) v_6105;
      pure ()
    pat_end;
    pattern fun (v_2606 : reg (bv 64)) (v_2607 : reg (bv 64)) => do
      v_6116 <- getRegister sf;
      v_6117 <- eval (eq v_6116 (expression.bv_nat 1 1));
      v_6118 <- getRegister of;
      v_6119 <- eval (eq v_6118 (expression.bv_nat 1 1));
      v_6120 <- eval (eq v_6117 v_6119);
      v_6121 <- getRegister v_2606;
      v_6122 <- getRegister v_2607;
      v_6123 <- eval (mux v_6120 v_6121 v_6122);
      setRegister (lhs.of_reg v_2607) v_6123;
      pure ()
    pat_end;
    pattern fun (v_2621 : reg (bv 16)) (v_2622 : reg (bv 16)) => do
      v_6134 <- getRegister sf;
      v_6135 <- eval (eq v_6134 (expression.bv_nat 1 1));
      v_6136 <- getRegister of;
      v_6137 <- eval (eq v_6136 (expression.bv_nat 1 1));
      v_6138 <- eval (eq v_6135 v_6137);
      v_6139 <- getRegister v_2621;
      v_6140 <- getRegister v_2622;
      v_6141 <- eval (mux v_6138 v_6139 v_6140);
      setRegister (lhs.of_reg v_2622) v_6141;
      pure ()
    pat_end;
    pattern fun (v_2582 : Mem) (v_2579 : reg (bv 32)) => do
      v_9533 <- getRegister sf;
      v_9534 <- eval (eq v_9533 (expression.bv_nat 1 1));
      v_9535 <- getRegister of;
      v_9536 <- eval (eq v_9535 (expression.bv_nat 1 1));
      v_9537 <- eval (eq v_9534 v_9536);
      v_9538 <- evaluateAddress v_2582;
      v_9539 <- load v_9538 4;
      v_9540 <- getRegister v_2579;
      v_9541 <- eval (mux v_9537 v_9539 v_9540);
      setRegister (lhs.of_reg v_2579) v_9541;
      pure ()
    pat_end;
    pattern fun (v_2599 : Mem) (v_2598 : reg (bv 64)) => do
      v_9543 <- getRegister sf;
      v_9544 <- eval (eq v_9543 (expression.bv_nat 1 1));
      v_9545 <- getRegister of;
      v_9546 <- eval (eq v_9545 (expression.bv_nat 1 1));
      v_9547 <- eval (eq v_9544 v_9546);
      v_9548 <- evaluateAddress v_2599;
      v_9549 <- load v_9548 8;
      v_9550 <- getRegister v_2598;
      v_9551 <- eval (mux v_9547 v_9549 v_9550);
      setRegister (lhs.of_reg v_2598) v_9551;
      pure ()
    pat_end;
    pattern fun (v_2616 : Mem) (v_2613 : reg (bv 16)) => do
      v_9553 <- getRegister sf;
      v_9554 <- eval (eq v_9553 (expression.bv_nat 1 1));
      v_9555 <- getRegister of;
      v_9556 <- eval (eq v_9555 (expression.bv_nat 1 1));
      v_9557 <- eval (eq v_9554 v_9556);
      v_9558 <- evaluateAddress v_2616;
      v_9559 <- load v_9558 2;
      v_9560 <- getRegister v_2613;
      v_9561 <- eval (mux v_9557 v_9559 v_9560);
      setRegister (lhs.of_reg v_2613) v_9561;
      pure ()
    pat_end
def cmovgel1 : instruction :=
  definst "cmovgel" $ do
    pattern fun (v_2592 : reg (bv 32)) (v_2593 : reg (bv 32)) => do
      v_4900 <- getRegister sf;
      v_4901 <- eval (eq v_4900 (expression.bv_nat 1 1));
      v_4902 <- getRegister of;
      v_4903 <- eval (eq v_4902 (expression.bv_nat 1 1));
      v_4904 <- eval (eq v_4901 v_4903);
      v_4905 <- getRegister v_2592;
      v_4906 <- getRegister v_2593;
      v_4907 <- eval (mux v_4904 v_4905 v_4906);
      setRegister (lhs.of_reg v_2593) v_4907;
      pure ()
    pat_end;
    pattern fun (v_2583 : Mem) (v_2584 : reg (bv 32)) => do
      v_8601 <- getRegister sf;
      v_8602 <- eval (eq v_8601 (expression.bv_nat 1 1));
      v_8603 <- getRegister of;
      v_8604 <- eval (eq v_8603 (expression.bv_nat 1 1));
      v_8605 <- eval (eq v_8602 v_8604);
      v_8606 <- evaluateAddress v_2583;
      v_8607 <- load v_8606 4;
      v_8608 <- getRegister v_2584;
      v_8609 <- eval (mux v_8605 v_8607 v_8608);
      setRegister (lhs.of_reg v_2584) v_8609;
      pure ()
    pat_end
def cmovgeq1 : instruction :=
  definst "cmovgeq" $ do
    pattern fun (v_2611 : reg (bv 64)) (v_2612 : reg (bv 64)) => do
      v_4918 <- getRegister sf;
      v_4919 <- eval (eq v_4918 (expression.bv_nat 1 1));
      v_4920 <- getRegister of;
      v_4921 <- eval (eq v_4920 (expression.bv_nat 1 1));
      v_4922 <- eval (eq v_4919 v_4921);
      v_4923 <- getRegister v_2611;
      v_4924 <- getRegister v_2612;
      v_4925 <- eval (mux v_4922 v_4923 v_4924);
      setRegister (lhs.of_reg v_2612) v_4925;
      pure ()
    pat_end;
    pattern fun (v_2600 : Mem) (v_2603 : reg (bv 64)) => do
      v_8612 <- getRegister sf;
      v_8613 <- eval (eq v_8612 (expression.bv_nat 1 1));
      v_8614 <- getRegister of;
      v_8615 <- eval (eq v_8614 (expression.bv_nat 1 1));
      v_8616 <- eval (eq v_8613 v_8615);
      v_8617 <- evaluateAddress v_2600;
      v_8618 <- load v_8617 8;
      v_8619 <- getRegister v_2603;
      v_8620 <- eval (mux v_8616 v_8618 v_8619);
      setRegister (lhs.of_reg v_2603) v_8620;
      pure ()
    pat_end
def cmovgew1 : instruction :=
  definst "cmovgew" $ do
    pattern fun (v_2626 : reg (bv 16)) (v_2627 : reg (bv 16)) => do
      v_4936 <- getRegister sf;
      v_4937 <- eval (eq v_4936 (expression.bv_nat 1 1));
      v_4938 <- getRegister of;
      v_4939 <- eval (eq v_4938 (expression.bv_nat 1 1));
      v_4940 <- eval (eq v_4937 v_4939);
      v_4941 <- getRegister v_2626;
      v_4942 <- getRegister v_2627;
      v_4943 <- eval (mux v_4940 v_4941 v_4942);
      setRegister (lhs.of_reg v_2627) v_4943;
      pure ()
    pat_end;
    pattern fun (v_2617 : Mem) (v_2618 : reg (bv 16)) => do
      v_8623 <- getRegister sf;
      v_8624 <- eval (eq v_8623 (expression.bv_nat 1 1));
      v_8625 <- getRegister of;
      v_8626 <- eval (eq v_8625 (expression.bv_nat 1 1));
      v_8627 <- eval (eq v_8624 v_8626);
      v_8628 <- evaluateAddress v_2617;
      v_8629 <- load v_8628 2;
      v_8630 <- getRegister v_2618;
      v_8631 <- eval (mux v_8627 v_8629 v_8630);
      setRegister (lhs.of_reg v_2618) v_8631;
      pure ()
    pat_end
def cmovgl1 : instruction :=
  definst "cmovgl" $ do
    pattern fun (v_2635 : reg (bv 32)) (v_2636 : reg (bv 32)) => do
      v_4949 <- getRegister zf;
      v_4950 <- eval (eq v_4949 (expression.bv_nat 1 1));
      v_4951 <- eval (notBool_ v_4950);
      v_4952 <- getRegister sf;
      v_4953 <- eval (eq v_4952 (expression.bv_nat 1 1));
      v_4954 <- getRegister of;
      v_4955 <- eval (eq v_4954 (expression.bv_nat 1 1));
      v_4956 <- eval (eq v_4953 v_4955);
      v_4957 <- eval (bit_and v_4951 v_4956);
      v_4958 <- getRegister v_2635;
      v_4959 <- getRegister v_2636;
      v_4960 <- eval (mux v_4957 v_4958 v_4959);
      setRegister (lhs.of_reg v_2636) v_4960;
      pure ()
    pat_end;
    pattern fun (v_2630 : Mem) (v_2631 : reg (bv 32)) => do
      v_8633 <- getRegister zf;
      v_8634 <- eval (eq v_8633 (expression.bv_nat 1 1));
      v_8635 <- eval (notBool_ v_8634);
      v_8636 <- getRegister sf;
      v_8637 <- eval (eq v_8636 (expression.bv_nat 1 1));
      v_8638 <- getRegister of;
      v_8639 <- eval (eq v_8638 (expression.bv_nat 1 1));
      v_8640 <- eval (eq v_8637 v_8639);
      v_8641 <- eval (bit_and v_8635 v_8640);
      v_8642 <- evaluateAddress v_2630;
      v_8643 <- load v_8642 4;
      v_8644 <- getRegister v_2631;
      v_8645 <- eval (mux v_8641 v_8643 v_8644);
      setRegister (lhs.of_reg v_2631) v_8645;
      pure ()
    pat_end
def cmovgq1 : instruction :=
  definst "cmovgq" $ do
    pattern fun (v_2646 : reg (bv 64)) (v_2647 : reg (bv 64)) => do
      v_4966 <- getRegister zf;
      v_4967 <- eval (eq v_4966 (expression.bv_nat 1 1));
      v_4968 <- eval (notBool_ v_4967);
      v_4969 <- getRegister sf;
      v_4970 <- eval (eq v_4969 (expression.bv_nat 1 1));
      v_4971 <- getRegister of;
      v_4972 <- eval (eq v_4971 (expression.bv_nat 1 1));
      v_4973 <- eval (eq v_4970 v_4972);
      v_4974 <- eval (bit_and v_4968 v_4973);
      v_4975 <- getRegister v_2646;
      v_4976 <- getRegister v_2647;
      v_4977 <- eval (mux v_4974 v_4975 v_4976);
      setRegister (lhs.of_reg v_2647) v_4977;
      pure ()
    pat_end;
    pattern fun (v_2639 : Mem) (v_2642 : reg (bv 64)) => do
      v_8647 <- getRegister zf;
      v_8648 <- eval (eq v_8647 (expression.bv_nat 1 1));
      v_8649 <- eval (notBool_ v_8648);
      v_8650 <- getRegister sf;
      v_8651 <- eval (eq v_8650 (expression.bv_nat 1 1));
      v_8652 <- getRegister of;
      v_8653 <- eval (eq v_8652 (expression.bv_nat 1 1));
      v_8654 <- eval (eq v_8651 v_8653);
      v_8655 <- eval (bit_and v_8649 v_8654);
      v_8656 <- evaluateAddress v_2639;
      v_8657 <- load v_8656 8;
      v_8658 <- getRegister v_2642;
      v_8659 <- eval (mux v_8655 v_8657 v_8658);
      setRegister (lhs.of_reg v_2642) v_8659;
      pure ()
    pat_end
def cmovgw1 : instruction :=
  definst "cmovgw" $ do
    pattern fun (v_2653 : reg (bv 16)) (v_2654 : reg (bv 16)) => do
      v_4983 <- getRegister zf;
      v_4984 <- eval (eq v_4983 (expression.bv_nat 1 1));
      v_4985 <- eval (notBool_ v_4984);
      v_4986 <- getRegister sf;
      v_4987 <- eval (eq v_4986 (expression.bv_nat 1 1));
      v_4988 <- getRegister of;
      v_4989 <- eval (eq v_4988 (expression.bv_nat 1 1));
      v_4990 <- eval (eq v_4987 v_4989);
      v_4991 <- eval (bit_and v_4985 v_4990);
      v_4992 <- getRegister v_2653;
      v_4993 <- getRegister v_2654;
      v_4994 <- eval (mux v_4991 v_4992 v_4993);
      setRegister (lhs.of_reg v_2654) v_4994;
      pure ()
    pat_end;
    pattern fun (v_2648 : Mem) (v_2649 : reg (bv 16)) => do
      v_8661 <- getRegister zf;
      v_8662 <- eval (eq v_8661 (expression.bv_nat 1 1));
      v_8663 <- eval (notBool_ v_8662);
      v_8664 <- getRegister sf;
      v_8665 <- eval (eq v_8664 (expression.bv_nat 1 1));
      v_8666 <- getRegister of;
      v_8667 <- eval (eq v_8666 (expression.bv_nat 1 1));
      v_8668 <- eval (eq v_8665 v_8667);
      v_8669 <- eval (bit_and v_8663 v_8668);
      v_8670 <- evaluateAddress v_2648;
      v_8671 <- load v_8670 2;
      v_8672 <- getRegister v_2649;
      v_8673 <- eval (mux v_8669 v_8671 v_8672);
      setRegister (lhs.of_reg v_2649) v_8673;
      pure ()
    pat_end
def cmovle1 : instruction :=
  definst "cmovle" $ do
    pattern fun (v_2665 : reg (bv 32)) (v_2666 : reg (bv 32)) => do
      v_6167 <- getRegister zf;
      v_6168 <- eval (eq v_6167 (expression.bv_nat 1 1));
      v_6169 <- getRegister sf;
      v_6170 <- eval (eq v_6169 (expression.bv_nat 1 1));
      v_6171 <- getRegister of;
      v_6172 <- eval (eq v_6171 (expression.bv_nat 1 1));
      v_6173 <- eval (eq v_6170 v_6172);
      v_6174 <- eval (notBool_ v_6173);
      v_6175 <- eval (bit_or v_6168 v_6174);
      v_6176 <- getRegister v_2665;
      v_6177 <- getRegister v_2666;
      v_6178 <- eval (mux v_6175 v_6176 v_6177);
      setRegister (lhs.of_reg v_2666) v_6178;
      pure ()
    pat_end;
    pattern fun (v_2684 : reg (bv 64)) (v_2685 : reg (bv 64)) => do
      v_6189 <- getRegister zf;
      v_6190 <- eval (eq v_6189 (expression.bv_nat 1 1));
      v_6191 <- getRegister sf;
      v_6192 <- eval (eq v_6191 (expression.bv_nat 1 1));
      v_6193 <- getRegister of;
      v_6194 <- eval (eq v_6193 (expression.bv_nat 1 1));
      v_6195 <- eval (eq v_6192 v_6194);
      v_6196 <- eval (notBool_ v_6195);
      v_6197 <- eval (bit_or v_6190 v_6196);
      v_6198 <- getRegister v_2684;
      v_6199 <- getRegister v_2685;
      v_6200 <- eval (mux v_6197 v_6198 v_6199);
      setRegister (lhs.of_reg v_2685) v_6200;
      pure ()
    pat_end;
    pattern fun (v_2699 : reg (bv 16)) (v_2700 : reg (bv 16)) => do
      v_6211 <- getRegister zf;
      v_6212 <- eval (eq v_6211 (expression.bv_nat 1 1));
      v_6213 <- getRegister sf;
      v_6214 <- eval (eq v_6213 (expression.bv_nat 1 1));
      v_6215 <- getRegister of;
      v_6216 <- eval (eq v_6215 (expression.bv_nat 1 1));
      v_6217 <- eval (eq v_6214 v_6216);
      v_6218 <- eval (notBool_ v_6217);
      v_6219 <- eval (bit_or v_6212 v_6218);
      v_6220 <- getRegister v_2699;
      v_6221 <- getRegister v_2700;
      v_6222 <- eval (mux v_6219 v_6220 v_6221);
      setRegister (lhs.of_reg v_2700) v_6222;
      pure ()
    pat_end;
    pattern fun (v_2660 : Mem) (v_2657 : reg (bv 32)) => do
      v_9563 <- getRegister zf;
      v_9564 <- eval (eq v_9563 (expression.bv_nat 1 1));
      v_9565 <- getRegister sf;
      v_9566 <- eval (eq v_9565 (expression.bv_nat 1 1));
      v_9567 <- getRegister of;
      v_9568 <- eval (eq v_9567 (expression.bv_nat 1 1));
      v_9569 <- eval (eq v_9566 v_9568);
      v_9570 <- eval (notBool_ v_9569);
      v_9571 <- eval (bit_or v_9564 v_9570);
      v_9572 <- evaluateAddress v_2660;
      v_9573 <- load v_9572 4;
      v_9574 <- getRegister v_2657;
      v_9575 <- eval (mux v_9571 v_9573 v_9574);
      setRegister (lhs.of_reg v_2657) v_9575;
      pure ()
    pat_end;
    pattern fun (v_2677 : Mem) (v_2676 : reg (bv 64)) => do
      v_9577 <- getRegister zf;
      v_9578 <- eval (eq v_9577 (expression.bv_nat 1 1));
      v_9579 <- getRegister sf;
      v_9580 <- eval (eq v_9579 (expression.bv_nat 1 1));
      v_9581 <- getRegister of;
      v_9582 <- eval (eq v_9581 (expression.bv_nat 1 1));
      v_9583 <- eval (eq v_9580 v_9582);
      v_9584 <- eval (notBool_ v_9583);
      v_9585 <- eval (bit_or v_9578 v_9584);
      v_9586 <- evaluateAddress v_2677;
      v_9587 <- load v_9586 8;
      v_9588 <- getRegister v_2676;
      v_9589 <- eval (mux v_9585 v_9587 v_9588);
      setRegister (lhs.of_reg v_2676) v_9589;
      pure ()
    pat_end;
    pattern fun (v_2694 : Mem) (v_2691 : reg (bv 16)) => do
      v_9591 <- getRegister zf;
      v_9592 <- eval (eq v_9591 (expression.bv_nat 1 1));
      v_9593 <- getRegister sf;
      v_9594 <- eval (eq v_9593 (expression.bv_nat 1 1));
      v_9595 <- getRegister of;
      v_9596 <- eval (eq v_9595 (expression.bv_nat 1 1));
      v_9597 <- eval (eq v_9594 v_9596);
      v_9598 <- eval (notBool_ v_9597);
      v_9599 <- eval (bit_or v_9592 v_9598);
      v_9600 <- evaluateAddress v_2694;
      v_9601 <- load v_9600 2;
      v_9602 <- getRegister v_2691;
      v_9603 <- eval (mux v_9599 v_9601 v_9602);
      setRegister (lhs.of_reg v_2691) v_9603;
      pure ()
    pat_end
def cmovlel1 : instruction :=
  definst "cmovlel" $ do
    pattern fun (v_2670 : reg (bv 32)) (v_2671 : reg (bv 32)) => do
      v_5005 <- getRegister zf;
      v_5006 <- eval (eq v_5005 (expression.bv_nat 1 1));
      v_5007 <- getRegister sf;
      v_5008 <- eval (eq v_5007 (expression.bv_nat 1 1));
      v_5009 <- getRegister of;
      v_5010 <- eval (eq v_5009 (expression.bv_nat 1 1));
      v_5011 <- eval (eq v_5008 v_5010);
      v_5012 <- eval (notBool_ v_5011);
      v_5013 <- eval (bit_or v_5006 v_5012);
      v_5014 <- getRegister v_2670;
      v_5015 <- getRegister v_2671;
      v_5016 <- eval (mux v_5013 v_5014 v_5015);
      setRegister (lhs.of_reg v_2671) v_5016;
      pure ()
    pat_end;
    pattern fun (v_2661 : Mem) (v_2662 : reg (bv 32)) => do
      v_8676 <- getRegister zf;
      v_8677 <- eval (eq v_8676 (expression.bv_nat 1 1));
      v_8678 <- getRegister sf;
      v_8679 <- eval (eq v_8678 (expression.bv_nat 1 1));
      v_8680 <- getRegister of;
      v_8681 <- eval (eq v_8680 (expression.bv_nat 1 1));
      v_8682 <- eval (eq v_8679 v_8681);
      v_8683 <- eval (notBool_ v_8682);
      v_8684 <- eval (bit_or v_8677 v_8683);
      v_8685 <- evaluateAddress v_2661;
      v_8686 <- load v_8685 4;
      v_8687 <- getRegister v_2662;
      v_8688 <- eval (mux v_8684 v_8686 v_8687);
      setRegister (lhs.of_reg v_2662) v_8688;
      pure ()
    pat_end
def cmovleq1 : instruction :=
  definst "cmovleq" $ do
    pattern fun (v_2689 : reg (bv 64)) (v_2690 : reg (bv 64)) => do
      v_5027 <- getRegister zf;
      v_5028 <- eval (eq v_5027 (expression.bv_nat 1 1));
      v_5029 <- getRegister sf;
      v_5030 <- eval (eq v_5029 (expression.bv_nat 1 1));
      v_5031 <- getRegister of;
      v_5032 <- eval (eq v_5031 (expression.bv_nat 1 1));
      v_5033 <- eval (eq v_5030 v_5032);
      v_5034 <- eval (notBool_ v_5033);
      v_5035 <- eval (bit_or v_5028 v_5034);
      v_5036 <- getRegister v_2689;
      v_5037 <- getRegister v_2690;
      v_5038 <- eval (mux v_5035 v_5036 v_5037);
      setRegister (lhs.of_reg v_2690) v_5038;
      pure ()
    pat_end;
    pattern fun (v_2678 : Mem) (v_2681 : reg (bv 64)) => do
      v_8691 <- getRegister zf;
      v_8692 <- eval (eq v_8691 (expression.bv_nat 1 1));
      v_8693 <- getRegister sf;
      v_8694 <- eval (eq v_8693 (expression.bv_nat 1 1));
      v_8695 <- getRegister of;
      v_8696 <- eval (eq v_8695 (expression.bv_nat 1 1));
      v_8697 <- eval (eq v_8694 v_8696);
      v_8698 <- eval (notBool_ v_8697);
      v_8699 <- eval (bit_or v_8692 v_8698);
      v_8700 <- evaluateAddress v_2678;
      v_8701 <- load v_8700 8;
      v_8702 <- getRegister v_2681;
      v_8703 <- eval (mux v_8699 v_8701 v_8702);
      setRegister (lhs.of_reg v_2681) v_8703;
      pure ()
    pat_end
def cmovlew1 : instruction :=
  definst "cmovlew" $ do
    pattern fun (v_2704 : reg (bv 16)) (v_2705 : reg (bv 16)) => do
      v_5049 <- getRegister zf;
      v_5050 <- eval (eq v_5049 (expression.bv_nat 1 1));
      v_5051 <- getRegister sf;
      v_5052 <- eval (eq v_5051 (expression.bv_nat 1 1));
      v_5053 <- getRegister of;
      v_5054 <- eval (eq v_5053 (expression.bv_nat 1 1));
      v_5055 <- eval (eq v_5052 v_5054);
      v_5056 <- eval (notBool_ v_5055);
      v_5057 <- eval (bit_or v_5050 v_5056);
      v_5058 <- getRegister v_2704;
      v_5059 <- getRegister v_2705;
      v_5060 <- eval (mux v_5057 v_5058 v_5059);
      setRegister (lhs.of_reg v_2705) v_5060;
      pure ()
    pat_end;
    pattern fun (v_2695 : Mem) (v_2696 : reg (bv 16)) => do
      v_8706 <- getRegister zf;
      v_8707 <- eval (eq v_8706 (expression.bv_nat 1 1));
      v_8708 <- getRegister sf;
      v_8709 <- eval (eq v_8708 (expression.bv_nat 1 1));
      v_8710 <- getRegister of;
      v_8711 <- eval (eq v_8710 (expression.bv_nat 1 1));
      v_8712 <- eval (eq v_8709 v_8711);
      v_8713 <- eval (notBool_ v_8712);
      v_8714 <- eval (bit_or v_8707 v_8713);
      v_8715 <- evaluateAddress v_2695;
      v_8716 <- load v_8715 2;
      v_8717 <- getRegister v_2696;
      v_8718 <- eval (mux v_8714 v_8716 v_8717);
      setRegister (lhs.of_reg v_2696) v_8718;
      pure ()
    pat_end
def cmovll1 : instruction :=
  definst "cmovll" $ do
    pattern fun (v_2713 : reg (bv 32)) (v_2714 : reg (bv 32)) => do
      v_5066 <- getRegister sf;
      v_5067 <- eval (eq v_5066 (expression.bv_nat 1 1));
      v_5068 <- getRegister of;
      v_5069 <- eval (eq v_5068 (expression.bv_nat 1 1));
      v_5070 <- eval (eq v_5067 v_5069);
      v_5071 <- eval (notBool_ v_5070);
      v_5072 <- getRegister v_2713;
      v_5073 <- getRegister v_2714;
      v_5074 <- eval (mux v_5071 v_5072 v_5073);
      setRegister (lhs.of_reg v_2714) v_5074;
      pure ()
    pat_end;
    pattern fun (v_2708 : Mem) (v_2709 : reg (bv 32)) => do
      v_8720 <- getRegister sf;
      v_8721 <- eval (eq v_8720 (expression.bv_nat 1 1));
      v_8722 <- getRegister of;
      v_8723 <- eval (eq v_8722 (expression.bv_nat 1 1));
      v_8724 <- eval (eq v_8721 v_8723);
      v_8725 <- eval (notBool_ v_8724);
      v_8726 <- evaluateAddress v_2708;
      v_8727 <- load v_8726 4;
      v_8728 <- getRegister v_2709;
      v_8729 <- eval (mux v_8725 v_8727 v_8728);
      setRegister (lhs.of_reg v_2709) v_8729;
      pure ()
    pat_end
def cmovlq1 : instruction :=
  definst "cmovlq" $ do
    pattern fun (v_2724 : reg (bv 64)) (v_2725 : reg (bv 64)) => do
      v_5080 <- getRegister sf;
      v_5081 <- eval (eq v_5080 (expression.bv_nat 1 1));
      v_5082 <- getRegister of;
      v_5083 <- eval (eq v_5082 (expression.bv_nat 1 1));
      v_5084 <- eval (eq v_5081 v_5083);
      v_5085 <- eval (notBool_ v_5084);
      v_5086 <- getRegister v_2724;
      v_5087 <- getRegister v_2725;
      v_5088 <- eval (mux v_5085 v_5086 v_5087);
      setRegister (lhs.of_reg v_2725) v_5088;
      pure ()
    pat_end;
    pattern fun (v_2717 : Mem) (v_2720 : reg (bv 64)) => do
      v_8731 <- getRegister sf;
      v_8732 <- eval (eq v_8731 (expression.bv_nat 1 1));
      v_8733 <- getRegister of;
      v_8734 <- eval (eq v_8733 (expression.bv_nat 1 1));
      v_8735 <- eval (eq v_8732 v_8734);
      v_8736 <- eval (notBool_ v_8735);
      v_8737 <- evaluateAddress v_2717;
      v_8738 <- load v_8737 8;
      v_8739 <- getRegister v_2720;
      v_8740 <- eval (mux v_8736 v_8738 v_8739);
      setRegister (lhs.of_reg v_2720) v_8740;
      pure ()
    pat_end
def cmovlw1 : instruction :=
  definst "cmovlw" $ do
    pattern fun (v_2731 : reg (bv 16)) (v_2732 : reg (bv 16)) => do
      v_5094 <- getRegister sf;
      v_5095 <- eval (eq v_5094 (expression.bv_nat 1 1));
      v_5096 <- getRegister of;
      v_5097 <- eval (eq v_5096 (expression.bv_nat 1 1));
      v_5098 <- eval (eq v_5095 v_5097);
      v_5099 <- eval (notBool_ v_5098);
      v_5100 <- getRegister v_2731;
      v_5101 <- getRegister v_2732;
      v_5102 <- eval (mux v_5099 v_5100 v_5101);
      setRegister (lhs.of_reg v_2732) v_5102;
      pure ()
    pat_end;
    pattern fun (v_2726 : Mem) (v_2727 : reg (bv 16)) => do
      v_8742 <- getRegister sf;
      v_8743 <- eval (eq v_8742 (expression.bv_nat 1 1));
      v_8744 <- getRegister of;
      v_8745 <- eval (eq v_8744 (expression.bv_nat 1 1));
      v_8746 <- eval (eq v_8743 v_8745);
      v_8747 <- eval (notBool_ v_8746);
      v_8748 <- evaluateAddress v_2726;
      v_8749 <- load v_8748 2;
      v_8750 <- getRegister v_2727;
      v_8751 <- eval (mux v_8747 v_8749 v_8750);
      setRegister (lhs.of_reg v_2727) v_8751;
      pure ()
    pat_end
def cmovnael1 : instruction :=
  definst "cmovnael" $ do
    pattern fun (v_2740 : reg (bv 32)) (v_2741 : reg (bv 32)) => do
      v_5108 <- getRegister cf;
      v_5109 <- eval (eq v_5108 (expression.bv_nat 1 1));
      v_5110 <- getRegister v_2740;
      v_5111 <- getRegister v_2741;
      v_5112 <- eval (mux v_5109 v_5110 v_5111);
      setRegister (lhs.of_reg v_2741) v_5112;
      pure ()
    pat_end;
    pattern fun (v_2735 : Mem) (v_2736 : reg (bv 32)) => do
      v_8753 <- getRegister cf;
      v_8754 <- eval (eq v_8753 (expression.bv_nat 1 1));
      v_8755 <- evaluateAddress v_2735;
      v_8756 <- load v_8755 4;
      v_8757 <- getRegister v_2736;
      v_8758 <- eval (mux v_8754 v_8756 v_8757);
      setRegister (lhs.of_reg v_2736) v_8758;
      pure ()
    pat_end
def cmovnaeq1 : instruction :=
  definst "cmovnaeq" $ do
    pattern fun (v_2751 : reg (bv 64)) (v_2752 : reg (bv 64)) => do
      v_5118 <- getRegister cf;
      v_5119 <- eval (eq v_5118 (expression.bv_nat 1 1));
      v_5120 <- getRegister v_2751;
      v_5121 <- getRegister v_2752;
      v_5122 <- eval (mux v_5119 v_5120 v_5121);
      setRegister (lhs.of_reg v_2752) v_5122;
      pure ()
    pat_end;
    pattern fun (v_2744 : Mem) (v_2747 : reg (bv 64)) => do
      v_8760 <- getRegister cf;
      v_8761 <- eval (eq v_8760 (expression.bv_nat 1 1));
      v_8762 <- evaluateAddress v_2744;
      v_8763 <- load v_8762 8;
      v_8764 <- getRegister v_2747;
      v_8765 <- eval (mux v_8761 v_8763 v_8764);
      setRegister (lhs.of_reg v_2747) v_8765;
      pure ()
    pat_end
def cmovnaew1 : instruction :=
  definst "cmovnaew" $ do
    pattern fun (v_2758 : reg (bv 16)) (v_2759 : reg (bv 16)) => do
      v_5128 <- getRegister cf;
      v_5129 <- eval (eq v_5128 (expression.bv_nat 1 1));
      v_5130 <- getRegister v_2758;
      v_5131 <- getRegister v_2759;
      v_5132 <- eval (mux v_5129 v_5130 v_5131);
      setRegister (lhs.of_reg v_2759) v_5132;
      pure ()
    pat_end;
    pattern fun (v_2753 : Mem) (v_2754 : reg (bv 16)) => do
      v_8767 <- getRegister cf;
      v_8768 <- eval (eq v_8767 (expression.bv_nat 1 1));
      v_8769 <- evaluateAddress v_2753;
      v_8770 <- load v_8769 2;
      v_8771 <- getRegister v_2754;
      v_8772 <- eval (mux v_8768 v_8770 v_8771);
      setRegister (lhs.of_reg v_2754) v_8772;
      pure ()
    pat_end
def cmovnal1 : instruction :=
  definst "cmovnal" $ do
    pattern fun (v_2767 : reg (bv 32)) (v_2768 : reg (bv 32)) => do
      v_5138 <- getRegister cf;
      v_5139 <- eval (eq v_5138 (expression.bv_nat 1 1));
      v_5140 <- getRegister zf;
      v_5141 <- eval (eq v_5140 (expression.bv_nat 1 1));
      v_5142 <- eval (bit_or v_5139 v_5141);
      v_5143 <- getRegister v_2767;
      v_5144 <- getRegister v_2768;
      v_5145 <- eval (mux v_5142 v_5143 v_5144);
      setRegister (lhs.of_reg v_2768) v_5145;
      pure ()
    pat_end;
    pattern fun (v_2762 : Mem) (v_2763 : reg (bv 32)) => do
      v_8774 <- getRegister cf;
      v_8775 <- eval (eq v_8774 (expression.bv_nat 1 1));
      v_8776 <- getRegister zf;
      v_8777 <- eval (eq v_8776 (expression.bv_nat 1 1));
      v_8778 <- eval (bit_or v_8775 v_8777);
      v_8779 <- evaluateAddress v_2762;
      v_8780 <- load v_8779 4;
      v_8781 <- getRegister v_2763;
      v_8782 <- eval (mux v_8778 v_8780 v_8781);
      setRegister (lhs.of_reg v_2763) v_8782;
      pure ()
    pat_end
def cmovnaq1 : instruction :=
  definst "cmovnaq" $ do
    pattern fun (v_2778 : reg (bv 64)) (v_2779 : reg (bv 64)) => do
      v_5151 <- getRegister cf;
      v_5152 <- eval (eq v_5151 (expression.bv_nat 1 1));
      v_5153 <- getRegister zf;
      v_5154 <- eval (eq v_5153 (expression.bv_nat 1 1));
      v_5155 <- eval (bit_or v_5152 v_5154);
      v_5156 <- getRegister v_2778;
      v_5157 <- getRegister v_2779;
      v_5158 <- eval (mux v_5155 v_5156 v_5157);
      setRegister (lhs.of_reg v_2779) v_5158;
      pure ()
    pat_end;
    pattern fun (v_2771 : Mem) (v_2774 : reg (bv 64)) => do
      v_8784 <- getRegister cf;
      v_8785 <- eval (eq v_8784 (expression.bv_nat 1 1));
      v_8786 <- getRegister zf;
      v_8787 <- eval (eq v_8786 (expression.bv_nat 1 1));
      v_8788 <- eval (bit_or v_8785 v_8787);
      v_8789 <- evaluateAddress v_2771;
      v_8790 <- load v_8789 8;
      v_8791 <- getRegister v_2774;
      v_8792 <- eval (mux v_8788 v_8790 v_8791);
      setRegister (lhs.of_reg v_2774) v_8792;
      pure ()
    pat_end
def cmovnaw1 : instruction :=
  definst "cmovnaw" $ do
    pattern fun (v_2785 : reg (bv 16)) (v_2786 : reg (bv 16)) => do
      v_5164 <- getRegister cf;
      v_5165 <- eval (eq v_5164 (expression.bv_nat 1 1));
      v_5166 <- getRegister zf;
      v_5167 <- eval (eq v_5166 (expression.bv_nat 1 1));
      v_5168 <- eval (bit_or v_5165 v_5167);
      v_5169 <- getRegister v_2785;
      v_5170 <- getRegister v_2786;
      v_5171 <- eval (mux v_5168 v_5169 v_5170);
      setRegister (lhs.of_reg v_2786) v_5171;
      pure ()
    pat_end;
    pattern fun (v_2780 : Mem) (v_2781 : reg (bv 16)) => do
      v_8794 <- getRegister cf;
      v_8795 <- eval (eq v_8794 (expression.bv_nat 1 1));
      v_8796 <- getRegister zf;
      v_8797 <- eval (eq v_8796 (expression.bv_nat 1 1));
      v_8798 <- eval (bit_or v_8795 v_8797);
      v_8799 <- evaluateAddress v_2780;
      v_8800 <- load v_8799 2;
      v_8801 <- getRegister v_2781;
      v_8802 <- eval (mux v_8798 v_8800 v_8801);
      setRegister (lhs.of_reg v_2781) v_8802;
      pure ()
    pat_end
def cmovnbel1 : instruction :=
  definst "cmovnbel" $ do
    pattern fun (v_2794 : reg (bv 32)) (v_2795 : reg (bv 32)) => do
      v_5177 <- getRegister cf;
      v_5178 <- eval (eq v_5177 (expression.bv_nat 1 1));
      v_5179 <- eval (notBool_ v_5178);
      v_5180 <- getRegister zf;
      v_5181 <- eval (eq v_5180 (expression.bv_nat 1 1));
      v_5182 <- eval (notBool_ v_5181);
      v_5183 <- eval (bit_and v_5179 v_5182);
      v_5184 <- getRegister v_2794;
      v_5185 <- getRegister v_2795;
      v_5186 <- eval (mux v_5183 v_5184 v_5185);
      setRegister (lhs.of_reg v_2795) v_5186;
      pure ()
    pat_end;
    pattern fun (v_2789 : Mem) (v_2790 : reg (bv 32)) => do
      v_8804 <- getRegister cf;
      v_8805 <- eval (eq v_8804 (expression.bv_nat 1 1));
      v_8806 <- eval (notBool_ v_8805);
      v_8807 <- getRegister zf;
      v_8808 <- eval (eq v_8807 (expression.bv_nat 1 1));
      v_8809 <- eval (notBool_ v_8808);
      v_8810 <- eval (bit_and v_8806 v_8809);
      v_8811 <- evaluateAddress v_2789;
      v_8812 <- load v_8811 4;
      v_8813 <- getRegister v_2790;
      v_8814 <- eval (mux v_8810 v_8812 v_8813);
      setRegister (lhs.of_reg v_2790) v_8814;
      pure ()
    pat_end
def cmovnbeq1 : instruction :=
  definst "cmovnbeq" $ do
    pattern fun (v_2805 : reg (bv 64)) (v_2806 : reg (bv 64)) => do
      v_5192 <- getRegister cf;
      v_5193 <- eval (eq v_5192 (expression.bv_nat 1 1));
      v_5194 <- eval (notBool_ v_5193);
      v_5195 <- getRegister zf;
      v_5196 <- eval (eq v_5195 (expression.bv_nat 1 1));
      v_5197 <- eval (notBool_ v_5196);
      v_5198 <- eval (bit_and v_5194 v_5197);
      v_5199 <- getRegister v_2805;
      v_5200 <- getRegister v_2806;
      v_5201 <- eval (mux v_5198 v_5199 v_5200);
      setRegister (lhs.of_reg v_2806) v_5201;
      pure ()
    pat_end;
    pattern fun (v_2798 : Mem) (v_2801 : reg (bv 64)) => do
      v_8816 <- getRegister cf;
      v_8817 <- eval (eq v_8816 (expression.bv_nat 1 1));
      v_8818 <- eval (notBool_ v_8817);
      v_8819 <- getRegister zf;
      v_8820 <- eval (eq v_8819 (expression.bv_nat 1 1));
      v_8821 <- eval (notBool_ v_8820);
      v_8822 <- eval (bit_and v_8818 v_8821);
      v_8823 <- evaluateAddress v_2798;
      v_8824 <- load v_8823 8;
      v_8825 <- getRegister v_2801;
      v_8826 <- eval (mux v_8822 v_8824 v_8825);
      setRegister (lhs.of_reg v_2801) v_8826;
      pure ()
    pat_end
def cmovnbew1 : instruction :=
  definst "cmovnbew" $ do
    pattern fun (v_2812 : reg (bv 16)) (v_2813 : reg (bv 16)) => do
      v_5207 <- getRegister cf;
      v_5208 <- eval (eq v_5207 (expression.bv_nat 1 1));
      v_5209 <- eval (notBool_ v_5208);
      v_5210 <- getRegister zf;
      v_5211 <- eval (eq v_5210 (expression.bv_nat 1 1));
      v_5212 <- eval (notBool_ v_5211);
      v_5213 <- eval (bit_and v_5209 v_5212);
      v_5214 <- getRegister v_2812;
      v_5215 <- getRegister v_2813;
      v_5216 <- eval (mux v_5213 v_5214 v_5215);
      setRegister (lhs.of_reg v_2813) v_5216;
      pure ()
    pat_end;
    pattern fun (v_2807 : Mem) (v_2808 : reg (bv 16)) => do
      v_8828 <- getRegister cf;
      v_8829 <- eval (eq v_8828 (expression.bv_nat 1 1));
      v_8830 <- eval (notBool_ v_8829);
      v_8831 <- getRegister zf;
      v_8832 <- eval (eq v_8831 (expression.bv_nat 1 1));
      v_8833 <- eval (notBool_ v_8832);
      v_8834 <- eval (bit_and v_8830 v_8833);
      v_8835 <- evaluateAddress v_2807;
      v_8836 <- load v_8835 2;
      v_8837 <- getRegister v_2808;
      v_8838 <- eval (mux v_8834 v_8836 v_8837);
      setRegister (lhs.of_reg v_2808) v_8838;
      pure ()
    pat_end
def cmovnbl1 : instruction :=
  definst "cmovnbl" $ do
    pattern fun (v_2821 : reg (bv 32)) (v_2822 : reg (bv 32)) => do
      v_5222 <- getRegister cf;
      v_5223 <- eval (eq v_5222 (expression.bv_nat 1 1));
      v_5224 <- eval (notBool_ v_5223);
      v_5225 <- getRegister v_2821;
      v_5226 <- getRegister v_2822;
      v_5227 <- eval (mux v_5224 v_5225 v_5226);
      setRegister (lhs.of_reg v_2822) v_5227;
      pure ()
    pat_end;
    pattern fun (v_2816 : Mem) (v_2817 : reg (bv 32)) => do
      v_8840 <- getRegister cf;
      v_8841 <- eval (eq v_8840 (expression.bv_nat 1 1));
      v_8842 <- eval (notBool_ v_8841);
      v_8843 <- evaluateAddress v_2816;
      v_8844 <- load v_8843 4;
      v_8845 <- getRegister v_2817;
      v_8846 <- eval (mux v_8842 v_8844 v_8845);
      setRegister (lhs.of_reg v_2817) v_8846;
      pure ()
    pat_end
def cmovnbq1 : instruction :=
  definst "cmovnbq" $ do
    pattern fun (v_2832 : reg (bv 64)) (v_2833 : reg (bv 64)) => do
      v_5233 <- getRegister cf;
      v_5234 <- eval (eq v_5233 (expression.bv_nat 1 1));
      v_5235 <- eval (notBool_ v_5234);
      v_5236 <- getRegister v_2832;
      v_5237 <- getRegister v_2833;
      v_5238 <- eval (mux v_5235 v_5236 v_5237);
      setRegister (lhs.of_reg v_2833) v_5238;
      pure ()
    pat_end;
    pattern fun (v_2825 : Mem) (v_2828 : reg (bv 64)) => do
      v_8848 <- getRegister cf;
      v_8849 <- eval (eq v_8848 (expression.bv_nat 1 1));
      v_8850 <- eval (notBool_ v_8849);
      v_8851 <- evaluateAddress v_2825;
      v_8852 <- load v_8851 8;
      v_8853 <- getRegister v_2828;
      v_8854 <- eval (mux v_8850 v_8852 v_8853);
      setRegister (lhs.of_reg v_2828) v_8854;
      pure ()
    pat_end
def cmovnbw1 : instruction :=
  definst "cmovnbw" $ do
    pattern fun (v_2839 : reg (bv 16)) (v_2840 : reg (bv 16)) => do
      v_5244 <- getRegister cf;
      v_5245 <- eval (eq v_5244 (expression.bv_nat 1 1));
      v_5246 <- eval (notBool_ v_5245);
      v_5247 <- getRegister v_2839;
      v_5248 <- getRegister v_2840;
      v_5249 <- eval (mux v_5246 v_5247 v_5248);
      setRegister (lhs.of_reg v_2840) v_5249;
      pure ()
    pat_end;
    pattern fun (v_2834 : Mem) (v_2835 : reg (bv 16)) => do
      v_8856 <- getRegister cf;
      v_8857 <- eval (eq v_8856 (expression.bv_nat 1 1));
      v_8858 <- eval (notBool_ v_8857);
      v_8859 <- evaluateAddress v_2834;
      v_8860 <- load v_8859 2;
      v_8861 <- getRegister v_2835;
      v_8862 <- eval (mux v_8858 v_8860 v_8861);
      setRegister (lhs.of_reg v_2835) v_8862;
      pure ()
    pat_end
def cmovncl1 : instruction :=
  definst "cmovncl" $ do
    pattern fun (v_2848 : reg (bv 32)) (v_2849 : reg (bv 32)) => do
      v_5255 <- getRegister cf;
      v_5256 <- eval (eq v_5255 (expression.bv_nat 1 1));
      v_5257 <- eval (notBool_ v_5256);
      v_5258 <- getRegister v_2848;
      v_5259 <- getRegister v_2849;
      v_5260 <- eval (mux v_5257 v_5258 v_5259);
      setRegister (lhs.of_reg v_2849) v_5260;
      pure ()
    pat_end;
    pattern fun (v_2843 : Mem) (v_2844 : reg (bv 32)) => do
      v_8864 <- getRegister cf;
      v_8865 <- eval (eq v_8864 (expression.bv_nat 1 1));
      v_8866 <- eval (notBool_ v_8865);
      v_8867 <- evaluateAddress v_2843;
      v_8868 <- load v_8867 4;
      v_8869 <- getRegister v_2844;
      v_8870 <- eval (mux v_8866 v_8868 v_8869);
      setRegister (lhs.of_reg v_2844) v_8870;
      pure ()
    pat_end
def cmovncq1 : instruction :=
  definst "cmovncq" $ do
    pattern fun (v_2859 : reg (bv 64)) (v_2860 : reg (bv 64)) => do
      v_5266 <- getRegister cf;
      v_5267 <- eval (eq v_5266 (expression.bv_nat 1 1));
      v_5268 <- eval (notBool_ v_5267);
      v_5269 <- getRegister v_2859;
      v_5270 <- getRegister v_2860;
      v_5271 <- eval (mux v_5268 v_5269 v_5270);
      setRegister (lhs.of_reg v_2860) v_5271;
      pure ()
    pat_end;
    pattern fun (v_2852 : Mem) (v_2855 : reg (bv 64)) => do
      v_8872 <- getRegister cf;
      v_8873 <- eval (eq v_8872 (expression.bv_nat 1 1));
      v_8874 <- eval (notBool_ v_8873);
      v_8875 <- evaluateAddress v_2852;
      v_8876 <- load v_8875 8;
      v_8877 <- getRegister v_2855;
      v_8878 <- eval (mux v_8874 v_8876 v_8877);
      setRegister (lhs.of_reg v_2855) v_8878;
      pure ()
    pat_end
def cmovncw1 : instruction :=
  definst "cmovncw" $ do
    pattern fun (v_2866 : reg (bv 16)) (v_2867 : reg (bv 16)) => do
      v_5277 <- getRegister cf;
      v_5278 <- eval (eq v_5277 (expression.bv_nat 1 1));
      v_5279 <- eval (notBool_ v_5278);
      v_5280 <- getRegister v_2866;
      v_5281 <- getRegister v_2867;
      v_5282 <- eval (mux v_5279 v_5280 v_5281);
      setRegister (lhs.of_reg v_2867) v_5282;
      pure ()
    pat_end;
    pattern fun (v_2861 : Mem) (v_2862 : reg (bv 16)) => do
      v_8880 <- getRegister cf;
      v_8881 <- eval (eq v_8880 (expression.bv_nat 1 1));
      v_8882 <- eval (notBool_ v_8881);
      v_8883 <- evaluateAddress v_2861;
      v_8884 <- load v_8883 2;
      v_8885 <- getRegister v_2862;
      v_8886 <- eval (mux v_8882 v_8884 v_8885);
      setRegister (lhs.of_reg v_2862) v_8886;
      pure ()
    pat_end
def cmovnel1 : instruction :=
  definst "cmovnel" $ do
    pattern fun (v_2875 : reg (bv 32)) (v_2876 : reg (bv 32)) => do
      v_5288 <- getRegister zf;
      v_5289 <- eval (eq v_5288 (expression.bv_nat 1 1));
      v_5290 <- eval (notBool_ v_5289);
      v_5291 <- getRegister v_2875;
      v_5292 <- getRegister v_2876;
      v_5293 <- eval (mux v_5290 v_5291 v_5292);
      setRegister (lhs.of_reg v_2876) v_5293;
      pure ()
    pat_end;
    pattern fun (v_2870 : Mem) (v_2871 : reg (bv 32)) => do
      v_8888 <- getRegister zf;
      v_8889 <- eval (eq v_8888 (expression.bv_nat 1 1));
      v_8890 <- eval (notBool_ v_8889);
      v_8891 <- evaluateAddress v_2870;
      v_8892 <- load v_8891 4;
      v_8893 <- getRegister v_2871;
      v_8894 <- eval (mux v_8890 v_8892 v_8893);
      setRegister (lhs.of_reg v_2871) v_8894;
      pure ()
    pat_end
def cmovneq1 : instruction :=
  definst "cmovneq" $ do
    pattern fun (v_2886 : reg (bv 64)) (v_2887 : reg (bv 64)) => do
      v_5299 <- getRegister zf;
      v_5300 <- eval (eq v_5299 (expression.bv_nat 1 1));
      v_5301 <- eval (notBool_ v_5300);
      v_5302 <- getRegister v_2886;
      v_5303 <- getRegister v_2887;
      v_5304 <- eval (mux v_5301 v_5302 v_5303);
      setRegister (lhs.of_reg v_2887) v_5304;
      pure ()
    pat_end;
    pattern fun (v_2879 : Mem) (v_2882 : reg (bv 64)) => do
      v_8896 <- getRegister zf;
      v_8897 <- eval (eq v_8896 (expression.bv_nat 1 1));
      v_8898 <- eval (notBool_ v_8897);
      v_8899 <- evaluateAddress v_2879;
      v_8900 <- load v_8899 8;
      v_8901 <- getRegister v_2882;
      v_8902 <- eval (mux v_8898 v_8900 v_8901);
      setRegister (lhs.of_reg v_2882) v_8902;
      pure ()
    pat_end
def cmovnew1 : instruction :=
  definst "cmovnew" $ do
    pattern fun (v_2893 : reg (bv 16)) (v_2894 : reg (bv 16)) => do
      v_5310 <- getRegister zf;
      v_5311 <- eval (eq v_5310 (expression.bv_nat 1 1));
      v_5312 <- eval (notBool_ v_5311);
      v_5313 <- getRegister v_2893;
      v_5314 <- getRegister v_2894;
      v_5315 <- eval (mux v_5312 v_5313 v_5314);
      setRegister (lhs.of_reg v_2894) v_5315;
      pure ()
    pat_end;
    pattern fun (v_2888 : Mem) (v_2889 : reg (bv 16)) => do
      v_8904 <- getRegister zf;
      v_8905 <- eval (eq v_8904 (expression.bv_nat 1 1));
      v_8906 <- eval (notBool_ v_8905);
      v_8907 <- evaluateAddress v_2888;
      v_8908 <- load v_8907 2;
      v_8909 <- getRegister v_2889;
      v_8910 <- eval (mux v_8906 v_8908 v_8909);
      setRegister (lhs.of_reg v_2889) v_8910;
      pure ()
    pat_end
def cmovngel1 : instruction :=
  definst "cmovngel" $ do
    pattern fun (v_2902 : reg (bv 32)) (v_2903 : reg (bv 32)) => do
      v_5321 <- getRegister sf;
      v_5322 <- eval (eq v_5321 (expression.bv_nat 1 1));
      v_5323 <- getRegister of;
      v_5324 <- eval (eq v_5323 (expression.bv_nat 1 1));
      v_5325 <- eval (eq v_5322 v_5324);
      v_5326 <- eval (notBool_ v_5325);
      v_5327 <- getRegister v_2902;
      v_5328 <- getRegister v_2903;
      v_5329 <- eval (mux v_5326 v_5327 v_5328);
      setRegister (lhs.of_reg v_2903) v_5329;
      pure ()
    pat_end;
    pattern fun (v_2897 : Mem) (v_2898 : reg (bv 32)) => do
      v_8912 <- getRegister sf;
      v_8913 <- eval (eq v_8912 (expression.bv_nat 1 1));
      v_8914 <- getRegister of;
      v_8915 <- eval (eq v_8914 (expression.bv_nat 1 1));
      v_8916 <- eval (eq v_8913 v_8915);
      v_8917 <- eval (notBool_ v_8916);
      v_8918 <- evaluateAddress v_2897;
      v_8919 <- load v_8918 4;
      v_8920 <- getRegister v_2898;
      v_8921 <- eval (mux v_8917 v_8919 v_8920);
      setRegister (lhs.of_reg v_2898) v_8921;
      pure ()
    pat_end
def cmovngeq1 : instruction :=
  definst "cmovngeq" $ do
    pattern fun (v_2913 : reg (bv 64)) (v_2914 : reg (bv 64)) => do
      v_5335 <- getRegister sf;
      v_5336 <- eval (eq v_5335 (expression.bv_nat 1 1));
      v_5337 <- getRegister of;
      v_5338 <- eval (eq v_5337 (expression.bv_nat 1 1));
      v_5339 <- eval (eq v_5336 v_5338);
      v_5340 <- eval (notBool_ v_5339);
      v_5341 <- getRegister v_2913;
      v_5342 <- getRegister v_2914;
      v_5343 <- eval (mux v_5340 v_5341 v_5342);
      setRegister (lhs.of_reg v_2914) v_5343;
      pure ()
    pat_end;
    pattern fun (v_2906 : Mem) (v_2909 : reg (bv 64)) => do
      v_8923 <- getRegister sf;
      v_8924 <- eval (eq v_8923 (expression.bv_nat 1 1));
      v_8925 <- getRegister of;
      v_8926 <- eval (eq v_8925 (expression.bv_nat 1 1));
      v_8927 <- eval (eq v_8924 v_8926);
      v_8928 <- eval (notBool_ v_8927);
      v_8929 <- evaluateAddress v_2906;
      v_8930 <- load v_8929 8;
      v_8931 <- getRegister v_2909;
      v_8932 <- eval (mux v_8928 v_8930 v_8931);
      setRegister (lhs.of_reg v_2909) v_8932;
      pure ()
    pat_end
def cmovngew1 : instruction :=
  definst "cmovngew" $ do
    pattern fun (v_2920 : reg (bv 16)) (v_2921 : reg (bv 16)) => do
      v_5349 <- getRegister sf;
      v_5350 <- eval (eq v_5349 (expression.bv_nat 1 1));
      v_5351 <- getRegister of;
      v_5352 <- eval (eq v_5351 (expression.bv_nat 1 1));
      v_5353 <- eval (eq v_5350 v_5352);
      v_5354 <- eval (notBool_ v_5353);
      v_5355 <- getRegister v_2920;
      v_5356 <- getRegister v_2921;
      v_5357 <- eval (mux v_5354 v_5355 v_5356);
      setRegister (lhs.of_reg v_2921) v_5357;
      pure ()
    pat_end;
    pattern fun (v_2915 : Mem) (v_2916 : reg (bv 16)) => do
      v_8934 <- getRegister sf;
      v_8935 <- eval (eq v_8934 (expression.bv_nat 1 1));
      v_8936 <- getRegister of;
      v_8937 <- eval (eq v_8936 (expression.bv_nat 1 1));
      v_8938 <- eval (eq v_8935 v_8937);
      v_8939 <- eval (notBool_ v_8938);
      v_8940 <- evaluateAddress v_2915;
      v_8941 <- load v_8940 2;
      v_8942 <- getRegister v_2916;
      v_8943 <- eval (mux v_8939 v_8941 v_8942);
      setRegister (lhs.of_reg v_2916) v_8943;
      pure ()
    pat_end
def cmovngl1 : instruction :=
  definst "cmovngl" $ do
    pattern fun (v_2929 : reg (bv 32)) (v_2930 : reg (bv 32)) => do
      v_5363 <- getRegister zf;
      v_5364 <- eval (eq v_5363 (expression.bv_nat 1 1));
      v_5365 <- getRegister sf;
      v_5366 <- eval (eq v_5365 (expression.bv_nat 1 1));
      v_5367 <- getRegister of;
      v_5368 <- eval (eq v_5367 (expression.bv_nat 1 1));
      v_5369 <- eval (eq v_5366 v_5368);
      v_5370 <- eval (notBool_ v_5369);
      v_5371 <- eval (bit_or v_5364 v_5370);
      v_5372 <- getRegister v_2929;
      v_5373 <- getRegister v_2930;
      v_5374 <- eval (mux v_5371 v_5372 v_5373);
      setRegister (lhs.of_reg v_2930) v_5374;
      pure ()
    pat_end;
    pattern fun (v_2924 : Mem) (v_2925 : reg (bv 32)) => do
      v_8945 <- getRegister zf;
      v_8946 <- eval (eq v_8945 (expression.bv_nat 1 1));
      v_8947 <- getRegister sf;
      v_8948 <- eval (eq v_8947 (expression.bv_nat 1 1));
      v_8949 <- getRegister of;
      v_8950 <- eval (eq v_8949 (expression.bv_nat 1 1));
      v_8951 <- eval (eq v_8948 v_8950);
      v_8952 <- eval (notBool_ v_8951);
      v_8953 <- eval (bit_or v_8946 v_8952);
      v_8954 <- evaluateAddress v_2924;
      v_8955 <- load v_8954 4;
      v_8956 <- getRegister v_2925;
      v_8957 <- eval (mux v_8953 v_8955 v_8956);
      setRegister (lhs.of_reg v_2925) v_8957;
      pure ()
    pat_end
def cmovngq1 : instruction :=
  definst "cmovngq" $ do
    pattern fun (v_2940 : reg (bv 64)) (v_2941 : reg (bv 64)) => do
      v_5380 <- getRegister zf;
      v_5381 <- eval (eq v_5380 (expression.bv_nat 1 1));
      v_5382 <- getRegister sf;
      v_5383 <- eval (eq v_5382 (expression.bv_nat 1 1));
      v_5384 <- getRegister of;
      v_5385 <- eval (eq v_5384 (expression.bv_nat 1 1));
      v_5386 <- eval (eq v_5383 v_5385);
      v_5387 <- eval (notBool_ v_5386);
      v_5388 <- eval (bit_or v_5381 v_5387);
      v_5389 <- getRegister v_2940;
      v_5390 <- getRegister v_2941;
      v_5391 <- eval (mux v_5388 v_5389 v_5390);
      setRegister (lhs.of_reg v_2941) v_5391;
      pure ()
    pat_end;
    pattern fun (v_2933 : Mem) (v_2936 : reg (bv 64)) => do
      v_8959 <- getRegister zf;
      v_8960 <- eval (eq v_8959 (expression.bv_nat 1 1));
      v_8961 <- getRegister sf;
      v_8962 <- eval (eq v_8961 (expression.bv_nat 1 1));
      v_8963 <- getRegister of;
      v_8964 <- eval (eq v_8963 (expression.bv_nat 1 1));
      v_8965 <- eval (eq v_8962 v_8964);
      v_8966 <- eval (notBool_ v_8965);
      v_8967 <- eval (bit_or v_8960 v_8966);
      v_8968 <- evaluateAddress v_2933;
      v_8969 <- load v_8968 8;
      v_8970 <- getRegister v_2936;
      v_8971 <- eval (mux v_8967 v_8969 v_8970);
      setRegister (lhs.of_reg v_2936) v_8971;
      pure ()
    pat_end
def cmovngw1 : instruction :=
  definst "cmovngw" $ do
    pattern fun (v_2947 : reg (bv 16)) (v_2948 : reg (bv 16)) => do
      v_5397 <- getRegister zf;
      v_5398 <- eval (eq v_5397 (expression.bv_nat 1 1));
      v_5399 <- getRegister sf;
      v_5400 <- eval (eq v_5399 (expression.bv_nat 1 1));
      v_5401 <- getRegister of;
      v_5402 <- eval (eq v_5401 (expression.bv_nat 1 1));
      v_5403 <- eval (eq v_5400 v_5402);
      v_5404 <- eval (notBool_ v_5403);
      v_5405 <- eval (bit_or v_5398 v_5404);
      v_5406 <- getRegister v_2947;
      v_5407 <- getRegister v_2948;
      v_5408 <- eval (mux v_5405 v_5406 v_5407);
      setRegister (lhs.of_reg v_2948) v_5408;
      pure ()
    pat_end;
    pattern fun (v_2942 : Mem) (v_2943 : reg (bv 16)) => do
      v_8973 <- getRegister zf;
      v_8974 <- eval (eq v_8973 (expression.bv_nat 1 1));
      v_8975 <- getRegister sf;
      v_8976 <- eval (eq v_8975 (expression.bv_nat 1 1));
      v_8977 <- getRegister of;
      v_8978 <- eval (eq v_8977 (expression.bv_nat 1 1));
      v_8979 <- eval (eq v_8976 v_8978);
      v_8980 <- eval (notBool_ v_8979);
      v_8981 <- eval (bit_or v_8974 v_8980);
      v_8982 <- evaluateAddress v_2942;
      v_8983 <- load v_8982 2;
      v_8984 <- getRegister v_2943;
      v_8985 <- eval (mux v_8981 v_8983 v_8984);
      setRegister (lhs.of_reg v_2943) v_8985;
      pure ()
    pat_end
def cmovnlel1 : instruction :=
  definst "cmovnlel" $ do
    pattern fun (v_2956 : reg (bv 32)) (v_2957 : reg (bv 32)) => do
      v_5414 <- getRegister zf;
      v_5415 <- eval (eq v_5414 (expression.bv_nat 1 1));
      v_5416 <- eval (notBool_ v_5415);
      v_5417 <- getRegister sf;
      v_5418 <- eval (eq v_5417 (expression.bv_nat 1 1));
      v_5419 <- getRegister of;
      v_5420 <- eval (eq v_5419 (expression.bv_nat 1 1));
      v_5421 <- eval (eq v_5418 v_5420);
      v_5422 <- eval (bit_and v_5416 v_5421);
      v_5423 <- getRegister v_2956;
      v_5424 <- getRegister v_2957;
      v_5425 <- eval (mux v_5422 v_5423 v_5424);
      setRegister (lhs.of_reg v_2957) v_5425;
      pure ()
    pat_end;
    pattern fun (v_2951 : Mem) (v_2952 : reg (bv 32)) => do
      v_8987 <- getRegister zf;
      v_8988 <- eval (eq v_8987 (expression.bv_nat 1 1));
      v_8989 <- eval (notBool_ v_8988);
      v_8990 <- getRegister sf;
      v_8991 <- eval (eq v_8990 (expression.bv_nat 1 1));
      v_8992 <- getRegister of;
      v_8993 <- eval (eq v_8992 (expression.bv_nat 1 1));
      v_8994 <- eval (eq v_8991 v_8993);
      v_8995 <- eval (bit_and v_8989 v_8994);
      v_8996 <- evaluateAddress v_2951;
      v_8997 <- load v_8996 4;
      v_8998 <- getRegister v_2952;
      v_8999 <- eval (mux v_8995 v_8997 v_8998);
      setRegister (lhs.of_reg v_2952) v_8999;
      pure ()
    pat_end
def cmovnleq1 : instruction :=
  definst "cmovnleq" $ do
    pattern fun (v_2967 : reg (bv 64)) (v_2968 : reg (bv 64)) => do
      v_5431 <- getRegister zf;
      v_5432 <- eval (eq v_5431 (expression.bv_nat 1 1));
      v_5433 <- eval (notBool_ v_5432);
      v_5434 <- getRegister sf;
      v_5435 <- eval (eq v_5434 (expression.bv_nat 1 1));
      v_5436 <- getRegister of;
      v_5437 <- eval (eq v_5436 (expression.bv_nat 1 1));
      v_5438 <- eval (eq v_5435 v_5437);
      v_5439 <- eval (bit_and v_5433 v_5438);
      v_5440 <- getRegister v_2967;
      v_5441 <- getRegister v_2968;
      v_5442 <- eval (mux v_5439 v_5440 v_5441);
      setRegister (lhs.of_reg v_2968) v_5442;
      pure ()
    pat_end;
    pattern fun (v_2960 : Mem) (v_2963 : reg (bv 64)) => do
      v_9001 <- getRegister zf;
      v_9002 <- eval (eq v_9001 (expression.bv_nat 1 1));
      v_9003 <- eval (notBool_ v_9002);
      v_9004 <- getRegister sf;
      v_9005 <- eval (eq v_9004 (expression.bv_nat 1 1));
      v_9006 <- getRegister of;
      v_9007 <- eval (eq v_9006 (expression.bv_nat 1 1));
      v_9008 <- eval (eq v_9005 v_9007);
      v_9009 <- eval (bit_and v_9003 v_9008);
      v_9010 <- evaluateAddress v_2960;
      v_9011 <- load v_9010 8;
      v_9012 <- getRegister v_2963;
      v_9013 <- eval (mux v_9009 v_9011 v_9012);
      setRegister (lhs.of_reg v_2963) v_9013;
      pure ()
    pat_end
def cmovnlew1 : instruction :=
  definst "cmovnlew" $ do
    pattern fun (v_2974 : reg (bv 16)) (v_2975 : reg (bv 16)) => do
      v_5448 <- getRegister zf;
      v_5449 <- eval (eq v_5448 (expression.bv_nat 1 1));
      v_5450 <- eval (notBool_ v_5449);
      v_5451 <- getRegister sf;
      v_5452 <- eval (eq v_5451 (expression.bv_nat 1 1));
      v_5453 <- getRegister of;
      v_5454 <- eval (eq v_5453 (expression.bv_nat 1 1));
      v_5455 <- eval (eq v_5452 v_5454);
      v_5456 <- eval (bit_and v_5450 v_5455);
      v_5457 <- getRegister v_2974;
      v_5458 <- getRegister v_2975;
      v_5459 <- eval (mux v_5456 v_5457 v_5458);
      setRegister (lhs.of_reg v_2975) v_5459;
      pure ()
    pat_end;
    pattern fun (v_2969 : Mem) (v_2970 : reg (bv 16)) => do
      v_9015 <- getRegister zf;
      v_9016 <- eval (eq v_9015 (expression.bv_nat 1 1));
      v_9017 <- eval (notBool_ v_9016);
      v_9018 <- getRegister sf;
      v_9019 <- eval (eq v_9018 (expression.bv_nat 1 1));
      v_9020 <- getRegister of;
      v_9021 <- eval (eq v_9020 (expression.bv_nat 1 1));
      v_9022 <- eval (eq v_9019 v_9021);
      v_9023 <- eval (bit_and v_9017 v_9022);
      v_9024 <- evaluateAddress v_2969;
      v_9025 <- load v_9024 2;
      v_9026 <- getRegister v_2970;
      v_9027 <- eval (mux v_9023 v_9025 v_9026);
      setRegister (lhs.of_reg v_2970) v_9027;
      pure ()
    pat_end
def cmovnll1 : instruction :=
  definst "cmovnll" $ do
    pattern fun (v_2983 : reg (bv 32)) (v_2984 : reg (bv 32)) => do
      v_5465 <- getRegister sf;
      v_5466 <- eval (eq v_5465 (expression.bv_nat 1 1));
      v_5467 <- getRegister of;
      v_5468 <- eval (eq v_5467 (expression.bv_nat 1 1));
      v_5469 <- eval (eq v_5466 v_5468);
      v_5470 <- getRegister v_2983;
      v_5471 <- getRegister v_2984;
      v_5472 <- eval (mux v_5469 v_5470 v_5471);
      setRegister (lhs.of_reg v_2984) v_5472;
      pure ()
    pat_end;
    pattern fun (v_2978 : Mem) (v_2979 : reg (bv 32)) => do
      v_9029 <- getRegister sf;
      v_9030 <- eval (eq v_9029 (expression.bv_nat 1 1));
      v_9031 <- getRegister of;
      v_9032 <- eval (eq v_9031 (expression.bv_nat 1 1));
      v_9033 <- eval (eq v_9030 v_9032);
      v_9034 <- evaluateAddress v_2978;
      v_9035 <- load v_9034 4;
      v_9036 <- getRegister v_2979;
      v_9037 <- eval (mux v_9033 v_9035 v_9036);
      setRegister (lhs.of_reg v_2979) v_9037;
      pure ()
    pat_end
def cmovnlq1 : instruction :=
  definst "cmovnlq" $ do
    pattern fun (v_2994 : reg (bv 64)) (v_2995 : reg (bv 64)) => do
      v_5478 <- getRegister sf;
      v_5479 <- eval (eq v_5478 (expression.bv_nat 1 1));
      v_5480 <- getRegister of;
      v_5481 <- eval (eq v_5480 (expression.bv_nat 1 1));
      v_5482 <- eval (eq v_5479 v_5481);
      v_5483 <- getRegister v_2994;
      v_5484 <- getRegister v_2995;
      v_5485 <- eval (mux v_5482 v_5483 v_5484);
      setRegister (lhs.of_reg v_2995) v_5485;
      pure ()
    pat_end;
    pattern fun (v_2987 : Mem) (v_2990 : reg (bv 64)) => do
      v_9039 <- getRegister sf;
      v_9040 <- eval (eq v_9039 (expression.bv_nat 1 1));
      v_9041 <- getRegister of;
      v_9042 <- eval (eq v_9041 (expression.bv_nat 1 1));
      v_9043 <- eval (eq v_9040 v_9042);
      v_9044 <- evaluateAddress v_2987;
      v_9045 <- load v_9044 8;
      v_9046 <- getRegister v_2990;
      v_9047 <- eval (mux v_9043 v_9045 v_9046);
      setRegister (lhs.of_reg v_2990) v_9047;
      pure ()
    pat_end
def cmovnlw1 : instruction :=
  definst "cmovnlw" $ do
    pattern fun (v_3001 : reg (bv 16)) (v_3002 : reg (bv 16)) => do
      v_5491 <- getRegister sf;
      v_5492 <- eval (eq v_5491 (expression.bv_nat 1 1));
      v_5493 <- getRegister of;
      v_5494 <- eval (eq v_5493 (expression.bv_nat 1 1));
      v_5495 <- eval (eq v_5492 v_5494);
      v_5496 <- getRegister v_3001;
      v_5497 <- getRegister v_3002;
      v_5498 <- eval (mux v_5495 v_5496 v_5497);
      setRegister (lhs.of_reg v_3002) v_5498;
      pure ()
    pat_end;
    pattern fun (v_2996 : Mem) (v_2997 : reg (bv 16)) => do
      v_9049 <- getRegister sf;
      v_9050 <- eval (eq v_9049 (expression.bv_nat 1 1));
      v_9051 <- getRegister of;
      v_9052 <- eval (eq v_9051 (expression.bv_nat 1 1));
      v_9053 <- eval (eq v_9050 v_9052);
      v_9054 <- evaluateAddress v_2996;
      v_9055 <- load v_9054 2;
      v_9056 <- getRegister v_2997;
      v_9057 <- eval (mux v_9053 v_9055 v_9056);
      setRegister (lhs.of_reg v_2997) v_9057;
      pure ()
    pat_end
def cmovnol1 : instruction :=
  definst "cmovnol" $ do
    pattern fun (v_3010 : reg (bv 32)) (v_3011 : reg (bv 32)) => do
      v_5504 <- getRegister of;
      v_5505 <- eval (eq v_5504 (expression.bv_nat 1 1));
      v_5506 <- eval (notBool_ v_5505);
      v_5507 <- getRegister v_3010;
      v_5508 <- getRegister v_3011;
      v_5509 <- eval (mux v_5506 v_5507 v_5508);
      setRegister (lhs.of_reg v_3011) v_5509;
      pure ()
    pat_end;
    pattern fun (v_3005 : Mem) (v_3006 : reg (bv 32)) => do
      v_9059 <- getRegister of;
      v_9060 <- eval (eq v_9059 (expression.bv_nat 1 1));
      v_9061 <- eval (notBool_ v_9060);
      v_9062 <- evaluateAddress v_3005;
      v_9063 <- load v_9062 4;
      v_9064 <- getRegister v_3006;
      v_9065 <- eval (mux v_9061 v_9063 v_9064);
      setRegister (lhs.of_reg v_3006) v_9065;
      pure ()
    pat_end
def cmovnoq1 : instruction :=
  definst "cmovnoq" $ do
    pattern fun (v_3021 : reg (bv 64)) (v_3022 : reg (bv 64)) => do
      v_5515 <- getRegister of;
      v_5516 <- eval (eq v_5515 (expression.bv_nat 1 1));
      v_5517 <- eval (notBool_ v_5516);
      v_5518 <- getRegister v_3021;
      v_5519 <- getRegister v_3022;
      v_5520 <- eval (mux v_5517 v_5518 v_5519);
      setRegister (lhs.of_reg v_3022) v_5520;
      pure ()
    pat_end;
    pattern fun (v_3014 : Mem) (v_3017 : reg (bv 64)) => do
      v_9067 <- getRegister of;
      v_9068 <- eval (eq v_9067 (expression.bv_nat 1 1));
      v_9069 <- eval (notBool_ v_9068);
      v_9070 <- evaluateAddress v_3014;
      v_9071 <- load v_9070 8;
      v_9072 <- getRegister v_3017;
      v_9073 <- eval (mux v_9069 v_9071 v_9072);
      setRegister (lhs.of_reg v_3017) v_9073;
      pure ()
    pat_end
def cmovnow1 : instruction :=
  definst "cmovnow" $ do
    pattern fun (v_3028 : reg (bv 16)) (v_3029 : reg (bv 16)) => do
      v_5526 <- getRegister of;
      v_5527 <- eval (eq v_5526 (expression.bv_nat 1 1));
      v_5528 <- eval (notBool_ v_5527);
      v_5529 <- getRegister v_3028;
      v_5530 <- getRegister v_3029;
      v_5531 <- eval (mux v_5528 v_5529 v_5530);
      setRegister (lhs.of_reg v_3029) v_5531;
      pure ()
    pat_end;
    pattern fun (v_3023 : Mem) (v_3024 : reg (bv 16)) => do
      v_9075 <- getRegister of;
      v_9076 <- eval (eq v_9075 (expression.bv_nat 1 1));
      v_9077 <- eval (notBool_ v_9076);
      v_9078 <- evaluateAddress v_3023;
      v_9079 <- load v_9078 2;
      v_9080 <- getRegister v_3024;
      v_9081 <- eval (mux v_9077 v_9079 v_9080);
      setRegister (lhs.of_reg v_3024) v_9081;
      pure ()
    pat_end
def cmovnpl1 : instruction :=
  definst "cmovnpl" $ do
    pattern fun (v_3037 : reg (bv 32)) (v_3038 : reg (bv 32)) => do
      v_5537 <- getRegister pf;
      v_5538 <- eval (eq v_5537 (expression.bv_nat 1 1));
      v_5539 <- eval (notBool_ v_5538);
      v_5540 <- getRegister v_3037;
      v_5541 <- getRegister v_3038;
      v_5542 <- eval (mux v_5539 v_5540 v_5541);
      setRegister (lhs.of_reg v_3038) v_5542;
      pure ()
    pat_end;
    pattern fun (v_3032 : Mem) (v_3033 : reg (bv 32)) => do
      v_9083 <- getRegister pf;
      v_9084 <- eval (eq v_9083 (expression.bv_nat 1 1));
      v_9085 <- eval (notBool_ v_9084);
      v_9086 <- evaluateAddress v_3032;
      v_9087 <- load v_9086 4;
      v_9088 <- getRegister v_3033;
      v_9089 <- eval (mux v_9085 v_9087 v_9088);
      setRegister (lhs.of_reg v_3033) v_9089;
      pure ()
    pat_end
def cmovnpq1 : instruction :=
  definst "cmovnpq" $ do
    pattern fun (v_3048 : reg (bv 64)) (v_3049 : reg (bv 64)) => do
      v_5548 <- getRegister pf;
      v_5549 <- eval (eq v_5548 (expression.bv_nat 1 1));
      v_5550 <- eval (notBool_ v_5549);
      v_5551 <- getRegister v_3048;
      v_5552 <- getRegister v_3049;
      v_5553 <- eval (mux v_5550 v_5551 v_5552);
      setRegister (lhs.of_reg v_3049) v_5553;
      pure ()
    pat_end;
    pattern fun (v_3041 : Mem) (v_3044 : reg (bv 64)) => do
      v_9091 <- getRegister pf;
      v_9092 <- eval (eq v_9091 (expression.bv_nat 1 1));
      v_9093 <- eval (notBool_ v_9092);
      v_9094 <- evaluateAddress v_3041;
      v_9095 <- load v_9094 8;
      v_9096 <- getRegister v_3044;
      v_9097 <- eval (mux v_9093 v_9095 v_9096);
      setRegister (lhs.of_reg v_3044) v_9097;
      pure ()
    pat_end
def cmovnpw1 : instruction :=
  definst "cmovnpw" $ do
    pattern fun (v_3055 : reg (bv 16)) (v_3056 : reg (bv 16)) => do
      v_5559 <- getRegister pf;
      v_5560 <- eval (eq v_5559 (expression.bv_nat 1 1));
      v_5561 <- eval (notBool_ v_5560);
      v_5562 <- getRegister v_3055;
      v_5563 <- getRegister v_3056;
      v_5564 <- eval (mux v_5561 v_5562 v_5563);
      setRegister (lhs.of_reg v_3056) v_5564;
      pure ()
    pat_end;
    pattern fun (v_3050 : Mem) (v_3051 : reg (bv 16)) => do
      v_9099 <- getRegister pf;
      v_9100 <- eval (eq v_9099 (expression.bv_nat 1 1));
      v_9101 <- eval (notBool_ v_9100);
      v_9102 <- evaluateAddress v_3050;
      v_9103 <- load v_9102 2;
      v_9104 <- getRegister v_3051;
      v_9105 <- eval (mux v_9101 v_9103 v_9104);
      setRegister (lhs.of_reg v_3051) v_9105;
      pure ()
    pat_end
def cmovns1 : instruction :=
  definst "cmovns" $ do
    pattern fun (v_3067 : reg (bv 32)) (v_3068 : reg (bv 32)) => do
      v_6428 <- getRegister sf;
      v_6429 <- eval (eq v_6428 (expression.bv_nat 1 1));
      v_6430 <- eval (notBool_ v_6429);
      v_6431 <- getRegister v_3067;
      v_6432 <- getRegister v_3068;
      v_6433 <- eval (mux v_6430 v_6431 v_6432);
      setRegister (lhs.of_reg v_3068) v_6433;
      pure ()
    pat_end;
    pattern fun (v_3086 : reg (bv 64)) (v_3087 : reg (bv 64)) => do
      v_6444 <- getRegister sf;
      v_6445 <- eval (eq v_6444 (expression.bv_nat 1 1));
      v_6446 <- eval (notBool_ v_6445);
      v_6447 <- getRegister v_3086;
      v_6448 <- getRegister v_3087;
      v_6449 <- eval (mux v_6446 v_6447 v_6448);
      setRegister (lhs.of_reg v_3087) v_6449;
      pure ()
    pat_end;
    pattern fun (v_3101 : reg (bv 16)) (v_3102 : reg (bv 16)) => do
      v_6460 <- getRegister sf;
      v_6461 <- eval (eq v_6460 (expression.bv_nat 1 1));
      v_6462 <- eval (notBool_ v_6461);
      v_6463 <- getRegister v_3101;
      v_6464 <- getRegister v_3102;
      v_6465 <- eval (mux v_6462 v_6463 v_6464);
      setRegister (lhs.of_reg v_3102) v_6465;
      pure ()
    pat_end;
    pattern fun (v_3062 : Mem) (v_3059 : reg (bv 32)) => do
      v_9605 <- getRegister sf;
      v_9606 <- eval (eq v_9605 (expression.bv_nat 1 1));
      v_9607 <- eval (notBool_ v_9606);
      v_9608 <- evaluateAddress v_3062;
      v_9609 <- load v_9608 4;
      v_9610 <- getRegister v_3059;
      v_9611 <- eval (mux v_9607 v_9609 v_9610);
      setRegister (lhs.of_reg v_3059) v_9611;
      pure ()
    pat_end;
    pattern fun (v_3079 : Mem) (v_3078 : reg (bv 64)) => do
      v_9613 <- getRegister sf;
      v_9614 <- eval (eq v_9613 (expression.bv_nat 1 1));
      v_9615 <- eval (notBool_ v_9614);
      v_9616 <- evaluateAddress v_3079;
      v_9617 <- load v_9616 8;
      v_9618 <- getRegister v_3078;
      v_9619 <- eval (mux v_9615 v_9617 v_9618);
      setRegister (lhs.of_reg v_3078) v_9619;
      pure ()
    pat_end;
    pattern fun (v_3096 : Mem) (v_3093 : reg (bv 16)) => do
      v_9621 <- getRegister sf;
      v_9622 <- eval (eq v_9621 (expression.bv_nat 1 1));
      v_9623 <- eval (notBool_ v_9622);
      v_9624 <- evaluateAddress v_3096;
      v_9625 <- load v_9624 2;
      v_9626 <- getRegister v_3093;
      v_9627 <- eval (mux v_9623 v_9625 v_9626);
      setRegister (lhs.of_reg v_3093) v_9627;
      pure ()
    pat_end
def cmovnsl1 : instruction :=
  definst "cmovnsl" $ do
    pattern fun (v_3072 : reg (bv 32)) (v_3073 : reg (bv 32)) => do
      v_5575 <- getRegister sf;
      v_5576 <- eval (eq v_5575 (expression.bv_nat 1 1));
      v_5577 <- eval (notBool_ v_5576);
      v_5578 <- getRegister v_3072;
      v_5579 <- getRegister v_3073;
      v_5580 <- eval (mux v_5577 v_5578 v_5579);
      setRegister (lhs.of_reg v_3073) v_5580;
      pure ()
    pat_end;
    pattern fun (v_3063 : Mem) (v_3064 : reg (bv 32)) => do
      v_9108 <- getRegister sf;
      v_9109 <- eval (eq v_9108 (expression.bv_nat 1 1));
      v_9110 <- eval (notBool_ v_9109);
      v_9111 <- evaluateAddress v_3063;
      v_9112 <- load v_9111 4;
      v_9113 <- getRegister v_3064;
      v_9114 <- eval (mux v_9110 v_9112 v_9113);
      setRegister (lhs.of_reg v_3064) v_9114;
      pure ()
    pat_end
def cmovnsq1 : instruction :=
  definst "cmovnsq" $ do
    pattern fun (v_3091 : reg (bv 64)) (v_3092 : reg (bv 64)) => do
      v_5591 <- getRegister sf;
      v_5592 <- eval (eq v_5591 (expression.bv_nat 1 1));
      v_5593 <- eval (notBool_ v_5592);
      v_5594 <- getRegister v_3091;
      v_5595 <- getRegister v_3092;
      v_5596 <- eval (mux v_5593 v_5594 v_5595);
      setRegister (lhs.of_reg v_3092) v_5596;
      pure ()
    pat_end;
    pattern fun (v_3080 : Mem) (v_3083 : reg (bv 64)) => do
      v_9117 <- getRegister sf;
      v_9118 <- eval (eq v_9117 (expression.bv_nat 1 1));
      v_9119 <- eval (notBool_ v_9118);
      v_9120 <- evaluateAddress v_3080;
      v_9121 <- load v_9120 8;
      v_9122 <- getRegister v_3083;
      v_9123 <- eval (mux v_9119 v_9121 v_9122);
      setRegister (lhs.of_reg v_3083) v_9123;
      pure ()
    pat_end
def cmovnsw1 : instruction :=
  definst "cmovnsw" $ do
    pattern fun (v_3106 : reg (bv 16)) (v_3107 : reg (bv 16)) => do
      v_5607 <- getRegister sf;
      v_5608 <- eval (eq v_5607 (expression.bv_nat 1 1));
      v_5609 <- eval (notBool_ v_5608);
      v_5610 <- getRegister v_3106;
      v_5611 <- getRegister v_3107;
      v_5612 <- eval (mux v_5609 v_5610 v_5611);
      setRegister (lhs.of_reg v_3107) v_5612;
      pure ()
    pat_end;
    pattern fun (v_3097 : Mem) (v_3098 : reg (bv 16)) => do
      v_9126 <- getRegister sf;
      v_9127 <- eval (eq v_9126 (expression.bv_nat 1 1));
      v_9128 <- eval (notBool_ v_9127);
      v_9129 <- evaluateAddress v_3097;
      v_9130 <- load v_9129 2;
      v_9131 <- getRegister v_3098;
      v_9132 <- eval (mux v_9128 v_9130 v_9131);
      setRegister (lhs.of_reg v_3098) v_9132;
      pure ()
    pat_end
def cmovnzl1 : instruction :=
  definst "cmovnzl" $ do
    pattern fun (v_3115 : reg (bv 32)) (v_3116 : reg (bv 32)) => do
      v_5618 <- getRegister zf;
      v_5619 <- eval (eq v_5618 (expression.bv_nat 1 1));
      v_5620 <- eval (notBool_ v_5619);
      v_5621 <- getRegister v_3115;
      v_5622 <- getRegister v_3116;
      v_5623 <- eval (mux v_5620 v_5621 v_5622);
      setRegister (lhs.of_reg v_3116) v_5623;
      pure ()
    pat_end;
    pattern fun (v_3110 : Mem) (v_3111 : reg (bv 32)) => do
      v_9134 <- getRegister zf;
      v_9135 <- eval (eq v_9134 (expression.bv_nat 1 1));
      v_9136 <- eval (notBool_ v_9135);
      v_9137 <- evaluateAddress v_3110;
      v_9138 <- load v_9137 4;
      v_9139 <- getRegister v_3111;
      v_9140 <- eval (mux v_9136 v_9138 v_9139);
      setRegister (lhs.of_reg v_3111) v_9140;
      pure ()
    pat_end
def cmovnzq1 : instruction :=
  definst "cmovnzq" $ do
    pattern fun (v_3126 : reg (bv 64)) (v_3127 : reg (bv 64)) => do
      v_5629 <- getRegister zf;
      v_5630 <- eval (eq v_5629 (expression.bv_nat 1 1));
      v_5631 <- eval (notBool_ v_5630);
      v_5632 <- getRegister v_3126;
      v_5633 <- getRegister v_3127;
      v_5634 <- eval (mux v_5631 v_5632 v_5633);
      setRegister (lhs.of_reg v_3127) v_5634;
      pure ()
    pat_end;
    pattern fun (v_3119 : Mem) (v_3122 : reg (bv 64)) => do
      v_9142 <- getRegister zf;
      v_9143 <- eval (eq v_9142 (expression.bv_nat 1 1));
      v_9144 <- eval (notBool_ v_9143);
      v_9145 <- evaluateAddress v_3119;
      v_9146 <- load v_9145 8;
      v_9147 <- getRegister v_3122;
      v_9148 <- eval (mux v_9144 v_9146 v_9147);
      setRegister (lhs.of_reg v_3122) v_9148;
      pure ()
    pat_end
def cmovnzw1 : instruction :=
  definst "cmovnzw" $ do
    pattern fun (v_3133 : reg (bv 16)) (v_3134 : reg (bv 16)) => do
      v_5640 <- getRegister zf;
      v_5641 <- eval (eq v_5640 (expression.bv_nat 1 1));
      v_5642 <- eval (notBool_ v_5641);
      v_5643 <- getRegister v_3133;
      v_5644 <- getRegister v_3134;
      v_5645 <- eval (mux v_5642 v_5643 v_5644);
      setRegister (lhs.of_reg v_3134) v_5645;
      pure ()
    pat_end;
    pattern fun (v_3128 : Mem) (v_3129 : reg (bv 16)) => do
      v_9150 <- getRegister zf;
      v_9151 <- eval (eq v_9150 (expression.bv_nat 1 1));
      v_9152 <- eval (notBool_ v_9151);
      v_9153 <- evaluateAddress v_3128;
      v_9154 <- load v_9153 2;
      v_9155 <- getRegister v_3129;
      v_9156 <- eval (mux v_9152 v_9154 v_9155);
      setRegister (lhs.of_reg v_3129) v_9156;
      pure ()
    pat_end
def cmovol1 : instruction :=
  definst "cmovol" $ do
    pattern fun (v_3142 : reg (bv 32)) (v_3143 : reg (bv 32)) => do
      v_5651 <- getRegister of;
      v_5652 <- eval (eq v_5651 (expression.bv_nat 1 1));
      v_5653 <- getRegister v_3142;
      v_5654 <- getRegister v_3143;
      v_5655 <- eval (mux v_5652 v_5653 v_5654);
      setRegister (lhs.of_reg v_3143) v_5655;
      pure ()
    pat_end;
    pattern fun (v_3137 : Mem) (v_3138 : reg (bv 32)) => do
      v_9158 <- getRegister of;
      v_9159 <- eval (eq v_9158 (expression.bv_nat 1 1));
      v_9160 <- evaluateAddress v_3137;
      v_9161 <- load v_9160 4;
      v_9162 <- getRegister v_3138;
      v_9163 <- eval (mux v_9159 v_9161 v_9162);
      setRegister (lhs.of_reg v_3138) v_9163;
      pure ()
    pat_end
def cmovoq1 : instruction :=
  definst "cmovoq" $ do
    pattern fun (v_3153 : reg (bv 64)) (v_3154 : reg (bv 64)) => do
      v_5661 <- getRegister of;
      v_5662 <- eval (eq v_5661 (expression.bv_nat 1 1));
      v_5663 <- getRegister v_3153;
      v_5664 <- getRegister v_3154;
      v_5665 <- eval (mux v_5662 v_5663 v_5664);
      setRegister (lhs.of_reg v_3154) v_5665;
      pure ()
    pat_end;
    pattern fun (v_3146 : Mem) (v_3149 : reg (bv 64)) => do
      v_9165 <- getRegister of;
      v_9166 <- eval (eq v_9165 (expression.bv_nat 1 1));
      v_9167 <- evaluateAddress v_3146;
      v_9168 <- load v_9167 8;
      v_9169 <- getRegister v_3149;
      v_9170 <- eval (mux v_9166 v_9168 v_9169);
      setRegister (lhs.of_reg v_3149) v_9170;
      pure ()
    pat_end
def cmovow1 : instruction :=
  definst "cmovow" $ do
    pattern fun (v_3160 : reg (bv 16)) (v_3161 : reg (bv 16)) => do
      v_5671 <- getRegister of;
      v_5672 <- eval (eq v_5671 (expression.bv_nat 1 1));
      v_5673 <- getRegister v_3160;
      v_5674 <- getRegister v_3161;
      v_5675 <- eval (mux v_5672 v_5673 v_5674);
      setRegister (lhs.of_reg v_3161) v_5675;
      pure ()
    pat_end;
    pattern fun (v_3155 : Mem) (v_3156 : reg (bv 16)) => do
      v_9172 <- getRegister of;
      v_9173 <- eval (eq v_9172 (expression.bv_nat 1 1));
      v_9174 <- evaluateAddress v_3155;
      v_9175 <- load v_9174 2;
      v_9176 <- getRegister v_3156;
      v_9177 <- eval (mux v_9173 v_9175 v_9176);
      setRegister (lhs.of_reg v_3156) v_9177;
      pure ()
    pat_end
def cmovpel1 : instruction :=
  definst "cmovpel" $ do
    pattern fun (v_3169 : reg (bv 32)) (v_3170 : reg (bv 32)) => do
      v_5681 <- getRegister pf;
      v_5682 <- eval (eq v_5681 (expression.bv_nat 1 1));
      v_5683 <- getRegister v_3169;
      v_5684 <- getRegister v_3170;
      v_5685 <- eval (mux v_5682 v_5683 v_5684);
      setRegister (lhs.of_reg v_3170) v_5685;
      pure ()
    pat_end;
    pattern fun (v_3164 : Mem) (v_3165 : reg (bv 32)) => do
      v_9179 <- getRegister pf;
      v_9180 <- eval (eq v_9179 (expression.bv_nat 1 1));
      v_9181 <- evaluateAddress v_3164;
      v_9182 <- load v_9181 4;
      v_9183 <- getRegister v_3165;
      v_9184 <- eval (mux v_9180 v_9182 v_9183);
      setRegister (lhs.of_reg v_3165) v_9184;
      pure ()
    pat_end
def cmovpeq1 : instruction :=
  definst "cmovpeq" $ do
    pattern fun (v_3180 : reg (bv 64)) (v_3181 : reg (bv 64)) => do
      v_5691 <- getRegister pf;
      v_5692 <- eval (eq v_5691 (expression.bv_nat 1 1));
      v_5693 <- getRegister v_3180;
      v_5694 <- getRegister v_3181;
      v_5695 <- eval (mux v_5692 v_5693 v_5694);
      setRegister (lhs.of_reg v_3181) v_5695;
      pure ()
    pat_end;
    pattern fun (v_3173 : Mem) (v_3176 : reg (bv 64)) => do
      v_9186 <- getRegister pf;
      v_9187 <- eval (eq v_9186 (expression.bv_nat 1 1));
      v_9188 <- evaluateAddress v_3173;
      v_9189 <- load v_9188 8;
      v_9190 <- getRegister v_3176;
      v_9191 <- eval (mux v_9187 v_9189 v_9190);
      setRegister (lhs.of_reg v_3176) v_9191;
      pure ()
    pat_end
def cmovpew1 : instruction :=
  definst "cmovpew" $ do
    pattern fun (v_3187 : reg (bv 16)) (v_3188 : reg (bv 16)) => do
      v_5701 <- getRegister pf;
      v_5702 <- eval (eq v_5701 (expression.bv_nat 1 1));
      v_5703 <- getRegister v_3187;
      v_5704 <- getRegister v_3188;
      v_5705 <- eval (mux v_5702 v_5703 v_5704);
      setRegister (lhs.of_reg v_3188) v_5705;
      pure ()
    pat_end;
    pattern fun (v_3182 : Mem) (v_3183 : reg (bv 16)) => do
      v_9193 <- getRegister pf;
      v_9194 <- eval (eq v_9193 (expression.bv_nat 1 1));
      v_9195 <- evaluateAddress v_3182;
      v_9196 <- load v_9195 2;
      v_9197 <- getRegister v_3183;
      v_9198 <- eval (mux v_9194 v_9196 v_9197);
      setRegister (lhs.of_reg v_3183) v_9198;
      pure ()
    pat_end
def cmovpl1 : instruction :=
  definst "cmovpl" $ do
    pattern fun (v_3196 : reg (bv 32)) (v_3197 : reg (bv 32)) => do
      v_5711 <- getRegister pf;
      v_5712 <- eval (eq v_5711 (expression.bv_nat 1 1));
      v_5713 <- getRegister v_3196;
      v_5714 <- getRegister v_3197;
      v_5715 <- eval (mux v_5712 v_5713 v_5714);
      setRegister (lhs.of_reg v_3197) v_5715;
      pure ()
    pat_end;
    pattern fun (v_3191 : Mem) (v_3192 : reg (bv 32)) => do
      v_9200 <- getRegister pf;
      v_9201 <- eval (eq v_9200 (expression.bv_nat 1 1));
      v_9202 <- evaluateAddress v_3191;
      v_9203 <- load v_9202 4;
      v_9204 <- getRegister v_3192;
      v_9205 <- eval (mux v_9201 v_9203 v_9204);
      setRegister (lhs.of_reg v_3192) v_9205;
      pure ()
    pat_end
def cmovpol1 : instruction :=
  definst "cmovpol" $ do
    pattern fun (v_3205 : reg (bv 32)) (v_3206 : reg (bv 32)) => do
      v_5721 <- getRegister pf;
      v_5722 <- eval (eq v_5721 (expression.bv_nat 1 1));
      v_5723 <- eval (notBool_ v_5722);
      v_5724 <- getRegister v_3205;
      v_5725 <- getRegister v_3206;
      v_5726 <- eval (mux v_5723 v_5724 v_5725);
      setRegister (lhs.of_reg v_3206) v_5726;
      pure ()
    pat_end;
    pattern fun (v_3200 : Mem) (v_3201 : reg (bv 32)) => do
      v_9207 <- getRegister pf;
      v_9208 <- eval (eq v_9207 (expression.bv_nat 1 1));
      v_9209 <- eval (notBool_ v_9208);
      v_9210 <- evaluateAddress v_3200;
      v_9211 <- load v_9210 4;
      v_9212 <- getRegister v_3201;
      v_9213 <- eval (mux v_9209 v_9211 v_9212);
      setRegister (lhs.of_reg v_3201) v_9213;
      pure ()
    pat_end
def cmovpoq1 : instruction :=
  definst "cmovpoq" $ do
    pattern fun (v_3216 : reg (bv 64)) (v_3217 : reg (bv 64)) => do
      v_5732 <- getRegister pf;
      v_5733 <- eval (eq v_5732 (expression.bv_nat 1 1));
      v_5734 <- eval (notBool_ v_5733);
      v_5735 <- getRegister v_3216;
      v_5736 <- getRegister v_3217;
      v_5737 <- eval (mux v_5734 v_5735 v_5736);
      setRegister (lhs.of_reg v_3217) v_5737;
      pure ()
    pat_end;
    pattern fun (v_3209 : Mem) (v_3212 : reg (bv 64)) => do
      v_9215 <- getRegister pf;
      v_9216 <- eval (eq v_9215 (expression.bv_nat 1 1));
      v_9217 <- eval (notBool_ v_9216);
      v_9218 <- evaluateAddress v_3209;
      v_9219 <- load v_9218 8;
      v_9220 <- getRegister v_3212;
      v_9221 <- eval (mux v_9217 v_9219 v_9220);
      setRegister (lhs.of_reg v_3212) v_9221;
      pure ()
    pat_end
def cmovpow1 : instruction :=
  definst "cmovpow" $ do
    pattern fun (v_3223 : reg (bv 16)) (v_3224 : reg (bv 16)) => do
      v_5743 <- getRegister pf;
      v_5744 <- eval (eq v_5743 (expression.bv_nat 1 1));
      v_5745 <- eval (notBool_ v_5744);
      v_5746 <- getRegister v_3223;
      v_5747 <- getRegister v_3224;
      v_5748 <- eval (mux v_5745 v_5746 v_5747);
      setRegister (lhs.of_reg v_3224) v_5748;
      pure ()
    pat_end;
    pattern fun (v_3218 : Mem) (v_3219 : reg (bv 16)) => do
      v_9223 <- getRegister pf;
      v_9224 <- eval (eq v_9223 (expression.bv_nat 1 1));
      v_9225 <- eval (notBool_ v_9224);
      v_9226 <- evaluateAddress v_3218;
      v_9227 <- load v_9226 2;
      v_9228 <- getRegister v_3219;
      v_9229 <- eval (mux v_9225 v_9227 v_9228);
      setRegister (lhs.of_reg v_3219) v_9229;
      pure ()
    pat_end
def cmovpq1 : instruction :=
  definst "cmovpq" $ do
    pattern fun (v_3234 : reg (bv 64)) (v_3235 : reg (bv 64)) => do
      v_5754 <- getRegister pf;
      v_5755 <- eval (eq v_5754 (expression.bv_nat 1 1));
      v_5756 <- getRegister v_3234;
      v_5757 <- getRegister v_3235;
      v_5758 <- eval (mux v_5755 v_5756 v_5757);
      setRegister (lhs.of_reg v_3235) v_5758;
      pure ()
    pat_end;
    pattern fun (v_3227 : Mem) (v_3230 : reg (bv 64)) => do
      v_9231 <- getRegister pf;
      v_9232 <- eval (eq v_9231 (expression.bv_nat 1 1));
      v_9233 <- evaluateAddress v_3227;
      v_9234 <- load v_9233 8;
      v_9235 <- getRegister v_3230;
      v_9236 <- eval (mux v_9232 v_9234 v_9235);
      setRegister (lhs.of_reg v_3230) v_9236;
      pure ()
    pat_end
def cmovpw1 : instruction :=
  definst "cmovpw" $ do
    pattern fun (v_3241 : reg (bv 16)) (v_3242 : reg (bv 16)) => do
      v_5764 <- getRegister pf;
      v_5765 <- eval (eq v_5764 (expression.bv_nat 1 1));
      v_5766 <- getRegister v_3241;
      v_5767 <- getRegister v_3242;
      v_5768 <- eval (mux v_5765 v_5766 v_5767);
      setRegister (lhs.of_reg v_3242) v_5768;
      pure ()
    pat_end;
    pattern fun (v_3236 : Mem) (v_3237 : reg (bv 16)) => do
      v_9238 <- getRegister pf;
      v_9239 <- eval (eq v_9238 (expression.bv_nat 1 1));
      v_9240 <- evaluateAddress v_3236;
      v_9241 <- load v_9240 2;
      v_9242 <- getRegister v_3237;
      v_9243 <- eval (mux v_9239 v_9241 v_9242);
      setRegister (lhs.of_reg v_3237) v_9243;
      pure ()
    pat_end
def cmovs1 : instruction :=
  definst "cmovs" $ do
    pattern fun (v_3253 : reg (bv 32)) (v_3254 : reg (bv 32)) => do
      v_6551 <- getRegister sf;
      v_6552 <- eval (eq v_6551 (expression.bv_nat 1 1));
      v_6553 <- getRegister v_3253;
      v_6554 <- getRegister v_3254;
      v_6555 <- eval (mux v_6552 v_6553 v_6554);
      setRegister (lhs.of_reg v_3254) v_6555;
      pure ()
    pat_end;
    pattern fun (v_3272 : reg (bv 64)) (v_3273 : reg (bv 64)) => do
      v_6566 <- getRegister sf;
      v_6567 <- eval (eq v_6566 (expression.bv_nat 1 1));
      v_6568 <- getRegister v_3272;
      v_6569 <- getRegister v_3273;
      v_6570 <- eval (mux v_6567 v_6568 v_6569);
      setRegister (lhs.of_reg v_3273) v_6570;
      pure ()
    pat_end;
    pattern fun (v_3287 : reg (bv 16)) (v_3288 : reg (bv 16)) => do
      v_6581 <- getRegister sf;
      v_6582 <- eval (eq v_6581 (expression.bv_nat 1 1));
      v_6583 <- getRegister v_3287;
      v_6584 <- getRegister v_3288;
      v_6585 <- eval (mux v_6582 v_6583 v_6584);
      setRegister (lhs.of_reg v_3288) v_6585;
      pure ()
    pat_end;
    pattern fun (v_3248 : Mem) (v_3245 : reg (bv 32)) => do
      v_9629 <- getRegister sf;
      v_9630 <- eval (eq v_9629 (expression.bv_nat 1 1));
      v_9631 <- evaluateAddress v_3248;
      v_9632 <- load v_9631 4;
      v_9633 <- getRegister v_3245;
      v_9634 <- eval (mux v_9630 v_9632 v_9633);
      setRegister (lhs.of_reg v_3245) v_9634;
      pure ()
    pat_end;
    pattern fun (v_3265 : Mem) (v_3264 : reg (bv 64)) => do
      v_9636 <- getRegister sf;
      v_9637 <- eval (eq v_9636 (expression.bv_nat 1 1));
      v_9638 <- evaluateAddress v_3265;
      v_9639 <- load v_9638 8;
      v_9640 <- getRegister v_3264;
      v_9641 <- eval (mux v_9637 v_9639 v_9640);
      setRegister (lhs.of_reg v_3264) v_9641;
      pure ()
    pat_end;
    pattern fun (v_3282 : Mem) (v_3279 : reg (bv 16)) => do
      v_9643 <- getRegister sf;
      v_9644 <- eval (eq v_9643 (expression.bv_nat 1 1));
      v_9645 <- evaluateAddress v_3282;
      v_9646 <- load v_9645 2;
      v_9647 <- getRegister v_3279;
      v_9648 <- eval (mux v_9644 v_9646 v_9647);
      setRegister (lhs.of_reg v_3279) v_9648;
      pure ()
    pat_end
def cmovsl1 : instruction :=
  definst "cmovsl" $ do
    pattern fun (v_3258 : reg (bv 32)) (v_3259 : reg (bv 32)) => do
      v_5779 <- getRegister sf;
      v_5780 <- eval (eq v_5779 (expression.bv_nat 1 1));
      v_5781 <- getRegister v_3258;
      v_5782 <- getRegister v_3259;
      v_5783 <- eval (mux v_5780 v_5781 v_5782);
      setRegister (lhs.of_reg v_3259) v_5783;
      pure ()
    pat_end;
    pattern fun (v_3249 : Mem) (v_3250 : reg (bv 32)) => do
      v_9246 <- getRegister sf;
      v_9247 <- eval (eq v_9246 (expression.bv_nat 1 1));
      v_9248 <- evaluateAddress v_3249;
      v_9249 <- load v_9248 4;
      v_9250 <- getRegister v_3250;
      v_9251 <- eval (mux v_9247 v_9249 v_9250);
      setRegister (lhs.of_reg v_3250) v_9251;
      pure ()
    pat_end
def cmovsq1 : instruction :=
  definst "cmovsq" $ do
    pattern fun (v_3277 : reg (bv 64)) (v_3278 : reg (bv 64)) => do
      v_5794 <- getRegister sf;
      v_5795 <- eval (eq v_5794 (expression.bv_nat 1 1));
      v_5796 <- getRegister v_3277;
      v_5797 <- getRegister v_3278;
      v_5798 <- eval (mux v_5795 v_5796 v_5797);
      setRegister (lhs.of_reg v_3278) v_5798;
      pure ()
    pat_end;
    pattern fun (v_3266 : Mem) (v_3269 : reg (bv 64)) => do
      v_9254 <- getRegister sf;
      v_9255 <- eval (eq v_9254 (expression.bv_nat 1 1));
      v_9256 <- evaluateAddress v_3266;
      v_9257 <- load v_9256 8;
      v_9258 <- getRegister v_3269;
      v_9259 <- eval (mux v_9255 v_9257 v_9258);
      setRegister (lhs.of_reg v_3269) v_9259;
      pure ()
    pat_end
def cmovsw1 : instruction :=
  definst "cmovsw" $ do
    pattern fun (v_3292 : reg (bv 16)) (v_3293 : reg (bv 16)) => do
      v_5809 <- getRegister sf;
      v_5810 <- eval (eq v_5809 (expression.bv_nat 1 1));
      v_5811 <- getRegister v_3292;
      v_5812 <- getRegister v_3293;
      v_5813 <- eval (mux v_5810 v_5811 v_5812);
      setRegister (lhs.of_reg v_3293) v_5813;
      pure ()
    pat_end;
    pattern fun (v_3283 : Mem) (v_3284 : reg (bv 16)) => do
      v_9262 <- getRegister sf;
      v_9263 <- eval (eq v_9262 (expression.bv_nat 1 1));
      v_9264 <- evaluateAddress v_3283;
      v_9265 <- load v_9264 2;
      v_9266 <- getRegister v_3284;
      v_9267 <- eval (mux v_9263 v_9265 v_9266);
      setRegister (lhs.of_reg v_3284) v_9267;
      pure ()
    pat_end
def cmovzl1 : instruction :=
  definst "cmovzl" $ do
    pattern fun (v_3301 : reg (bv 32)) (v_3302 : reg (bv 32)) => do
      v_5819 <- getRegister zf;
      v_5820 <- eval (eq v_5819 (expression.bv_nat 1 1));
      v_5821 <- getRegister v_3301;
      v_5822 <- getRegister v_3302;
      v_5823 <- eval (mux v_5820 v_5821 v_5822);
      setRegister (lhs.of_reg v_3302) v_5823;
      pure ()
    pat_end;
    pattern fun (v_3296 : Mem) (v_3297 : reg (bv 32)) => do
      v_9269 <- getRegister zf;
      v_9270 <- eval (eq v_9269 (expression.bv_nat 1 1));
      v_9271 <- evaluateAddress v_3296;
      v_9272 <- load v_9271 4;
      v_9273 <- getRegister v_3297;
      v_9274 <- eval (mux v_9270 v_9272 v_9273);
      setRegister (lhs.of_reg v_3297) v_9274;
      pure ()
    pat_end
def cmovzq1 : instruction :=
  definst "cmovzq" $ do
    pattern fun (v_3312 : reg (bv 64)) (v_3313 : reg (bv 64)) => do
      v_5829 <- getRegister zf;
      v_5830 <- eval (eq v_5829 (expression.bv_nat 1 1));
      v_5831 <- getRegister v_3312;
      v_5832 <- getRegister v_3313;
      v_5833 <- eval (mux v_5830 v_5831 v_5832);
      setRegister (lhs.of_reg v_3313) v_5833;
      pure ()
    pat_end;
    pattern fun (v_3305 : Mem) (v_3308 : reg (bv 64)) => do
      v_9276 <- getRegister zf;
      v_9277 <- eval (eq v_9276 (expression.bv_nat 1 1));
      v_9278 <- evaluateAddress v_3305;
      v_9279 <- load v_9278 8;
      v_9280 <- getRegister v_3308;
      v_9281 <- eval (mux v_9277 v_9279 v_9280);
      setRegister (lhs.of_reg v_3308) v_9281;
      pure ()
    pat_end
def cmovzw1 : instruction :=
  definst "cmovzw" $ do
    pattern fun (v_3319 : reg (bv 16)) (v_3320 : reg (bv 16)) => do
      v_5839 <- getRegister zf;
      v_5840 <- eval (eq v_5839 (expression.bv_nat 1 1));
      v_5841 <- getRegister v_3319;
      v_5842 <- getRegister v_3320;
      v_5843 <- eval (mux v_5840 v_5841 v_5842);
      setRegister (lhs.of_reg v_3320) v_5843;
      pure ()
    pat_end;
    pattern fun (v_3314 : Mem) (v_3315 : reg (bv 16)) => do
      v_9283 <- getRegister zf;
      v_9284 <- eval (eq v_9283 (expression.bv_nat 1 1));
      v_9285 <- evaluateAddress v_3314;
      v_9286 <- load v_9285 2;
      v_9287 <- getRegister v_3315;
      v_9288 <- eval (mux v_9284 v_9286 v_9287);
      setRegister (lhs.of_reg v_3315) v_9288;
      pure ()
    pat_end
def cmpb1 : instruction :=
  definst "cmpb" $ do
    pattern fun (v_2316 : imm int) (v_2320 : reg (bv 8)) => do
      v_3971 <- eval (handleImmediateWithSignExtend v_2316 8 8);
      v_3972 <- eval (bitwidthMInt v_3971);
      v_3973 <- eval (mi v_3972 -1);
      v_3974 <- eval (bv_xor v_3971 v_3973);
      v_3975 <- eval (concat (expression.bv_nat 1 0) v_3974);
      v_3976 <- eval (add v_3975 (expression.bv_nat 9 1));
      v_3977 <- getRegister v_2320;
      v_3978 <- eval (concat (expression.bv_nat 1 0) v_3977);
      v_3979 <- eval (add v_3976 v_3978);
      v_3980 <- eval (extract v_3979 0 1);
      v_3981 <- eval (eq v_3980 (expression.bv_nat 1 1));
      v_3982 <- eval (notBool_ v_3981);
      v_3983 <- eval (mux v_3982 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3984 <- eval (extract v_3979 1 2);
      v_3985 <- eval (extract v_3979 1 9);
      v_3986 <- eval (eq v_3985 (expression.bv_nat 8 0));
      v_3987 <- eval (mux v_3986 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_3988 <- eval (extract v_3971 3 4);
      v_3989 <- eval (extract v_3977 3 4);
      v_3990 <- eval (bv_xor v_3988 v_3989);
      v_3991 <- eval (extract v_3979 4 5);
      v_3992 <- eval (bv_xor v_3990 v_3991);
      v_3993 <- eval (extract v_3979 8 9);
      v_3994 <- eval (eq v_3993 (expression.bv_nat 1 1));
      v_3995 <- eval (extract v_3979 7 8);
      v_3996 <- eval (eq v_3995 (expression.bv_nat 1 1));
      v_3997 <- eval (eq v_3994 v_3996);
      v_3998 <- eval (notBool_ v_3997);
      v_3999 <- eval (extract v_3979 6 7);
      v_4000 <- eval (eq v_3999 (expression.bv_nat 1 1));
      v_4001 <- eval (eq v_3998 v_4000);
      v_4002 <- eval (notBool_ v_4001);
      v_4003 <- eval (extract v_3979 5 6);
      v_4004 <- eval (eq v_4003 (expression.bv_nat 1 1));
      v_4005 <- eval (eq v_4002 v_4004);
      v_4006 <- eval (notBool_ v_4005);
      v_4007 <- eval (eq v_3991 (expression.bv_nat 1 1));
      v_4008 <- eval (eq v_4006 v_4007);
      v_4009 <- eval (notBool_ v_4008);
      v_4010 <- eval (extract v_3979 3 4);
      v_4011 <- eval (eq v_4010 (expression.bv_nat 1 1));
      v_4012 <- eval (eq v_4009 v_4011);
      v_4013 <- eval (notBool_ v_4012);
      v_4014 <- eval (extract v_3979 2 3);
      v_4015 <- eval (eq v_4014 (expression.bv_nat 1 1));
      v_4016 <- eval (eq v_4013 v_4015);
      v_4017 <- eval (notBool_ v_4016);
      v_4018 <- eval (eq v_3984 (expression.bv_nat 1 1));
      v_4019 <- eval (eq v_4017 v_4018);
      v_4020 <- eval (notBool_ v_4019);
      v_4021 <- eval (notBool_ v_4020);
      v_4022 <- eval (mux v_4021 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4023 <- eval (extract v_3971 0 1);
      v_4024 <- eval (bitwidthMInt v_4023);
      v_4025 <- eval (mi v_4024 -1);
      v_4026 <- eval (bv_xor v_4023 v_4025);
      v_4027 <- eval (eq v_4026 (expression.bv_nat 1 1));
      v_4028 <- eval (extract v_3977 0 1);
      v_4029 <- eval (eq v_4028 (expression.bv_nat 1 1));
      v_4030 <- eval (eq v_4027 v_4029);
      v_4031 <- eval (eq v_4027 v_4018);
      v_4032 <- eval (notBool_ v_4031);
      v_4033 <- eval (bit_and v_4030 v_4032);
      v_4034 <- eval (mux v_4033 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4034;
      setRegister pf v_4022;
      setRegister af v_3992;
      setRegister zf v_3987;
      setRegister sf v_3984;
      setRegister cf v_3983;
      pure ()
    pat_end;
    pattern fun (v_2328 : reg (bv 8)) (v_2329 : reg (bv 8)) => do
      v_4045 <- getRegister v_2328;
      v_4046 <- eval (bitwidthMInt v_4045);
      v_4047 <- eval (mi v_4046 -1);
      v_4048 <- eval (bv_xor v_4045 v_4047);
      v_4049 <- eval (concat (expression.bv_nat 1 0) v_4048);
      v_4050 <- eval (add v_4049 (expression.bv_nat 9 1));
      v_4051 <- getRegister v_2329;
      v_4052 <- eval (concat (expression.bv_nat 1 0) v_4051);
      v_4053 <- eval (add v_4050 v_4052);
      v_4054 <- eval (extract v_4053 0 1);
      v_4055 <- eval (eq v_4054 (expression.bv_nat 1 1));
      v_4056 <- eval (notBool_ v_4055);
      v_4057 <- eval (mux v_4056 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4058 <- eval (extract v_4053 1 2);
      v_4059 <- eval (extract v_4053 1 9);
      v_4060 <- eval (eq v_4059 (expression.bv_nat 8 0));
      v_4061 <- eval (mux v_4060 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4062 <- eval (extract v_4045 3 4);
      v_4063 <- eval (extract v_4051 3 4);
      v_4064 <- eval (bv_xor v_4062 v_4063);
      v_4065 <- eval (extract v_4053 4 5);
      v_4066 <- eval (bv_xor v_4064 v_4065);
      v_4067 <- eval (extract v_4053 8 9);
      v_4068 <- eval (eq v_4067 (expression.bv_nat 1 1));
      v_4069 <- eval (extract v_4053 7 8);
      v_4070 <- eval (eq v_4069 (expression.bv_nat 1 1));
      v_4071 <- eval (eq v_4068 v_4070);
      v_4072 <- eval (notBool_ v_4071);
      v_4073 <- eval (extract v_4053 6 7);
      v_4074 <- eval (eq v_4073 (expression.bv_nat 1 1));
      v_4075 <- eval (eq v_4072 v_4074);
      v_4076 <- eval (notBool_ v_4075);
      v_4077 <- eval (extract v_4053 5 6);
      v_4078 <- eval (eq v_4077 (expression.bv_nat 1 1));
      v_4079 <- eval (eq v_4076 v_4078);
      v_4080 <- eval (notBool_ v_4079);
      v_4081 <- eval (eq v_4065 (expression.bv_nat 1 1));
      v_4082 <- eval (eq v_4080 v_4081);
      v_4083 <- eval (notBool_ v_4082);
      v_4084 <- eval (extract v_4053 3 4);
      v_4085 <- eval (eq v_4084 (expression.bv_nat 1 1));
      v_4086 <- eval (eq v_4083 v_4085);
      v_4087 <- eval (notBool_ v_4086);
      v_4088 <- eval (extract v_4053 2 3);
      v_4089 <- eval (eq v_4088 (expression.bv_nat 1 1));
      v_4090 <- eval (eq v_4087 v_4089);
      v_4091 <- eval (notBool_ v_4090);
      v_4092 <- eval (eq v_4058 (expression.bv_nat 1 1));
      v_4093 <- eval (eq v_4091 v_4092);
      v_4094 <- eval (notBool_ v_4093);
      v_4095 <- eval (notBool_ v_4094);
      v_4096 <- eval (mux v_4095 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4097 <- eval (extract v_4045 0 1);
      v_4098 <- eval (bitwidthMInt v_4097);
      v_4099 <- eval (mi v_4098 -1);
      v_4100 <- eval (bv_xor v_4097 v_4099);
      v_4101 <- eval (eq v_4100 (expression.bv_nat 1 1));
      v_4102 <- eval (extract v_4051 0 1);
      v_4103 <- eval (eq v_4102 (expression.bv_nat 1 1));
      v_4104 <- eval (eq v_4101 v_4103);
      v_4105 <- eval (eq v_4101 v_4092);
      v_4106 <- eval (notBool_ v_4105);
      v_4107 <- eval (bit_and v_4104 v_4106);
      v_4108 <- eval (mux v_4107 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4108;
      setRegister pf v_4096;
      setRegister af v_4066;
      setRegister zf v_4061;
      setRegister sf v_4058;
      setRegister cf v_4057;
      pure ()
    pat_end;
    pattern fun (v_2331 : reg (bv 8)) (v_2334 : reg (bv 8)) => do
      v_4115 <- getRegister v_2331;
      v_4116 <- eval (bitwidthMInt v_4115);
      v_4117 <- eval (mi v_4116 -1);
      v_4118 <- eval (bv_xor v_4115 v_4117);
      v_4119 <- eval (concat (expression.bv_nat 1 0) v_4118);
      v_4120 <- eval (add v_4119 (expression.bv_nat 9 1));
      v_4121 <- getRegister v_2334;
      v_4122 <- eval (concat (expression.bv_nat 1 0) v_4121);
      v_4123 <- eval (add v_4120 v_4122);
      v_4124 <- eval (extract v_4123 0 1);
      v_4125 <- eval (eq v_4124 (expression.bv_nat 1 1));
      v_4126 <- eval (notBool_ v_4125);
      v_4127 <- eval (mux v_4126 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4128 <- eval (extract v_4123 1 2);
      v_4129 <- eval (extract v_4123 1 9);
      v_4130 <- eval (eq v_4129 (expression.bv_nat 8 0));
      v_4131 <- eval (mux v_4130 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4132 <- eval (extract v_4115 3 4);
      v_4133 <- eval (extract v_4121 3 4);
      v_4134 <- eval (bv_xor v_4132 v_4133);
      v_4135 <- eval (extract v_4123 4 5);
      v_4136 <- eval (bv_xor v_4134 v_4135);
      v_4137 <- eval (extract v_4123 8 9);
      v_4138 <- eval (eq v_4137 (expression.bv_nat 1 1));
      v_4139 <- eval (extract v_4123 7 8);
      v_4140 <- eval (eq v_4139 (expression.bv_nat 1 1));
      v_4141 <- eval (eq v_4138 v_4140);
      v_4142 <- eval (notBool_ v_4141);
      v_4143 <- eval (extract v_4123 6 7);
      v_4144 <- eval (eq v_4143 (expression.bv_nat 1 1));
      v_4145 <- eval (eq v_4142 v_4144);
      v_4146 <- eval (notBool_ v_4145);
      v_4147 <- eval (extract v_4123 5 6);
      v_4148 <- eval (eq v_4147 (expression.bv_nat 1 1));
      v_4149 <- eval (eq v_4146 v_4148);
      v_4150 <- eval (notBool_ v_4149);
      v_4151 <- eval (eq v_4135 (expression.bv_nat 1 1));
      v_4152 <- eval (eq v_4150 v_4151);
      v_4153 <- eval (notBool_ v_4152);
      v_4154 <- eval (extract v_4123 3 4);
      v_4155 <- eval (eq v_4154 (expression.bv_nat 1 1));
      v_4156 <- eval (eq v_4153 v_4155);
      v_4157 <- eval (notBool_ v_4156);
      v_4158 <- eval (extract v_4123 2 3);
      v_4159 <- eval (eq v_4158 (expression.bv_nat 1 1));
      v_4160 <- eval (eq v_4157 v_4159);
      v_4161 <- eval (notBool_ v_4160);
      v_4162 <- eval (eq v_4128 (expression.bv_nat 1 1));
      v_4163 <- eval (eq v_4161 v_4162);
      v_4164 <- eval (notBool_ v_4163);
      v_4165 <- eval (notBool_ v_4164);
      v_4166 <- eval (mux v_4165 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4167 <- eval (extract v_4115 0 1);
      v_4168 <- eval (bitwidthMInt v_4167);
      v_4169 <- eval (mi v_4168 -1);
      v_4170 <- eval (bv_xor v_4167 v_4169);
      v_4171 <- eval (eq v_4170 (expression.bv_nat 1 1));
      v_4172 <- eval (extract v_4121 0 1);
      v_4173 <- eval (eq v_4172 (expression.bv_nat 1 1));
      v_4174 <- eval (eq v_4171 v_4173);
      v_4175 <- eval (eq v_4171 v_4162);
      v_4176 <- eval (notBool_ v_4175);
      v_4177 <- eval (bit_and v_4174 v_4176);
      v_4178 <- eval (mux v_4177 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4178;
      setRegister pf v_4166;
      setRegister af v_4136;
      setRegister zf v_4131;
      setRegister sf v_4128;
      setRegister cf v_4127;
      pure ()
    pat_end;
    pattern fun (v_2335 : imm int) (v_2337 : reg (bv 8)) => do
      v_4185 <- eval (handleImmediateWithSignExtend v_2335 8 8);
      v_4186 <- eval (bitwidthMInt v_4185);
      v_4187 <- eval (mi v_4186 -1);
      v_4188 <- eval (bv_xor v_4185 v_4187);
      v_4189 <- eval (concat (expression.bv_nat 1 0) v_4188);
      v_4190 <- eval (add v_4189 (expression.bv_nat 9 1));
      v_4191 <- getRegister v_2337;
      v_4192 <- eval (concat (expression.bv_nat 1 0) v_4191);
      v_4193 <- eval (add v_4190 v_4192);
      v_4194 <- eval (extract v_4193 0 1);
      v_4195 <- eval (eq v_4194 (expression.bv_nat 1 1));
      v_4196 <- eval (notBool_ v_4195);
      v_4197 <- eval (mux v_4196 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4198 <- eval (extract v_4193 1 2);
      v_4199 <- eval (extract v_4193 1 9);
      v_4200 <- eval (eq v_4199 (expression.bv_nat 8 0));
      v_4201 <- eval (mux v_4200 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4202 <- eval (extract v_4185 3 4);
      v_4203 <- eval (extract v_4191 3 4);
      v_4204 <- eval (bv_xor v_4202 v_4203);
      v_4205 <- eval (extract v_4193 4 5);
      v_4206 <- eval (bv_xor v_4204 v_4205);
      v_4207 <- eval (extract v_4193 8 9);
      v_4208 <- eval (eq v_4207 (expression.bv_nat 1 1));
      v_4209 <- eval (extract v_4193 7 8);
      v_4210 <- eval (eq v_4209 (expression.bv_nat 1 1));
      v_4211 <- eval (eq v_4208 v_4210);
      v_4212 <- eval (notBool_ v_4211);
      v_4213 <- eval (extract v_4193 6 7);
      v_4214 <- eval (eq v_4213 (expression.bv_nat 1 1));
      v_4215 <- eval (eq v_4212 v_4214);
      v_4216 <- eval (notBool_ v_4215);
      v_4217 <- eval (extract v_4193 5 6);
      v_4218 <- eval (eq v_4217 (expression.bv_nat 1 1));
      v_4219 <- eval (eq v_4216 v_4218);
      v_4220 <- eval (notBool_ v_4219);
      v_4221 <- eval (eq v_4205 (expression.bv_nat 1 1));
      v_4222 <- eval (eq v_4220 v_4221);
      v_4223 <- eval (notBool_ v_4222);
      v_4224 <- eval (extract v_4193 3 4);
      v_4225 <- eval (eq v_4224 (expression.bv_nat 1 1));
      v_4226 <- eval (eq v_4223 v_4225);
      v_4227 <- eval (notBool_ v_4226);
      v_4228 <- eval (extract v_4193 2 3);
      v_4229 <- eval (eq v_4228 (expression.bv_nat 1 1));
      v_4230 <- eval (eq v_4227 v_4229);
      v_4231 <- eval (notBool_ v_4230);
      v_4232 <- eval (eq v_4198 (expression.bv_nat 1 1));
      v_4233 <- eval (eq v_4231 v_4232);
      v_4234 <- eval (notBool_ v_4233);
      v_4235 <- eval (notBool_ v_4234);
      v_4236 <- eval (mux v_4235 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4237 <- eval (extract v_4185 0 1);
      v_4238 <- eval (bitwidthMInt v_4237);
      v_4239 <- eval (mi v_4238 -1);
      v_4240 <- eval (bv_xor v_4237 v_4239);
      v_4241 <- eval (eq v_4240 (expression.bv_nat 1 1));
      v_4242 <- eval (extract v_4191 0 1);
      v_4243 <- eval (eq v_4242 (expression.bv_nat 1 1));
      v_4244 <- eval (eq v_4241 v_4243);
      v_4245 <- eval (eq v_4241 v_4232);
      v_4246 <- eval (notBool_ v_4245);
      v_4247 <- eval (bit_and v_4244 v_4246);
      v_4248 <- eval (mux v_4247 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4248;
      setRegister pf v_4236;
      setRegister af v_4206;
      setRegister zf v_4201;
      setRegister sf v_4198;
      setRegister cf v_4197;
      pure ()
    pat_end;
    pattern fun (v_2348 : reg (bv 8)) (v_2345 : reg (bv 8)) => do
      v_4259 <- getRegister v_2348;
      v_4260 <- eval (bitwidthMInt v_4259);
      v_4261 <- eval (mi v_4260 -1);
      v_4262 <- eval (bv_xor v_4259 v_4261);
      v_4263 <- eval (concat (expression.bv_nat 1 0) v_4262);
      v_4264 <- eval (add v_4263 (expression.bv_nat 9 1));
      v_4265 <- getRegister v_2345;
      v_4266 <- eval (concat (expression.bv_nat 1 0) v_4265);
      v_4267 <- eval (add v_4264 v_4266);
      v_4268 <- eval (extract v_4267 0 1);
      v_4269 <- eval (eq v_4268 (expression.bv_nat 1 1));
      v_4270 <- eval (notBool_ v_4269);
      v_4271 <- eval (mux v_4270 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4272 <- eval (extract v_4267 1 2);
      v_4273 <- eval (extract v_4267 1 9);
      v_4274 <- eval (eq v_4273 (expression.bv_nat 8 0));
      v_4275 <- eval (mux v_4274 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4276 <- eval (extract v_4259 3 4);
      v_4277 <- eval (extract v_4265 3 4);
      v_4278 <- eval (bv_xor v_4276 v_4277);
      v_4279 <- eval (extract v_4267 4 5);
      v_4280 <- eval (bv_xor v_4278 v_4279);
      v_4281 <- eval (extract v_4267 8 9);
      v_4282 <- eval (eq v_4281 (expression.bv_nat 1 1));
      v_4283 <- eval (extract v_4267 7 8);
      v_4284 <- eval (eq v_4283 (expression.bv_nat 1 1));
      v_4285 <- eval (eq v_4282 v_4284);
      v_4286 <- eval (notBool_ v_4285);
      v_4287 <- eval (extract v_4267 6 7);
      v_4288 <- eval (eq v_4287 (expression.bv_nat 1 1));
      v_4289 <- eval (eq v_4286 v_4288);
      v_4290 <- eval (notBool_ v_4289);
      v_4291 <- eval (extract v_4267 5 6);
      v_4292 <- eval (eq v_4291 (expression.bv_nat 1 1));
      v_4293 <- eval (eq v_4290 v_4292);
      v_4294 <- eval (notBool_ v_4293);
      v_4295 <- eval (eq v_4279 (expression.bv_nat 1 1));
      v_4296 <- eval (eq v_4294 v_4295);
      v_4297 <- eval (notBool_ v_4296);
      v_4298 <- eval (extract v_4267 3 4);
      v_4299 <- eval (eq v_4298 (expression.bv_nat 1 1));
      v_4300 <- eval (eq v_4297 v_4299);
      v_4301 <- eval (notBool_ v_4300);
      v_4302 <- eval (extract v_4267 2 3);
      v_4303 <- eval (eq v_4302 (expression.bv_nat 1 1));
      v_4304 <- eval (eq v_4301 v_4303);
      v_4305 <- eval (notBool_ v_4304);
      v_4306 <- eval (eq v_4272 (expression.bv_nat 1 1));
      v_4307 <- eval (eq v_4305 v_4306);
      v_4308 <- eval (notBool_ v_4307);
      v_4309 <- eval (notBool_ v_4308);
      v_4310 <- eval (mux v_4309 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4311 <- eval (extract v_4259 0 1);
      v_4312 <- eval (bitwidthMInt v_4311);
      v_4313 <- eval (mi v_4312 -1);
      v_4314 <- eval (bv_xor v_4311 v_4313);
      v_4315 <- eval (eq v_4314 (expression.bv_nat 1 1));
      v_4316 <- eval (extract v_4265 0 1);
      v_4317 <- eval (eq v_4316 (expression.bv_nat 1 1));
      v_4318 <- eval (eq v_4315 v_4317);
      v_4319 <- eval (eq v_4315 v_4306);
      v_4320 <- eval (notBool_ v_4319);
      v_4321 <- eval (bit_and v_4318 v_4320);
      v_4322 <- eval (mux v_4321 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4322;
      setRegister pf v_4310;
      setRegister af v_4280;
      setRegister zf v_4275;
      setRegister sf v_4272;
      setRegister cf v_4271;
      pure ()
    pat_end;
    pattern fun (v_2350 : reg (bv 8)) (v_2351 : reg (bv 8)) => do
      v_4329 <- getRegister v_2350;
      v_4330 <- eval (bitwidthMInt v_4329);
      v_4331 <- eval (mi v_4330 -1);
      v_4332 <- eval (bv_xor v_4329 v_4331);
      v_4333 <- eval (concat (expression.bv_nat 1 0) v_4332);
      v_4334 <- eval (add v_4333 (expression.bv_nat 9 1));
      v_4335 <- getRegister v_2351;
      v_4336 <- eval (concat (expression.bv_nat 1 0) v_4335);
      v_4337 <- eval (add v_4334 v_4336);
      v_4338 <- eval (extract v_4337 0 1);
      v_4339 <- eval (eq v_4338 (expression.bv_nat 1 1));
      v_4340 <- eval (notBool_ v_4339);
      v_4341 <- eval (mux v_4340 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4342 <- eval (extract v_4337 1 2);
      v_4343 <- eval (extract v_4337 1 9);
      v_4344 <- eval (eq v_4343 (expression.bv_nat 8 0));
      v_4345 <- eval (mux v_4344 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4346 <- eval (extract v_4329 3 4);
      v_4347 <- eval (extract v_4335 3 4);
      v_4348 <- eval (bv_xor v_4346 v_4347);
      v_4349 <- eval (extract v_4337 4 5);
      v_4350 <- eval (bv_xor v_4348 v_4349);
      v_4351 <- eval (extract v_4337 8 9);
      v_4352 <- eval (eq v_4351 (expression.bv_nat 1 1));
      v_4353 <- eval (extract v_4337 7 8);
      v_4354 <- eval (eq v_4353 (expression.bv_nat 1 1));
      v_4355 <- eval (eq v_4352 v_4354);
      v_4356 <- eval (notBool_ v_4355);
      v_4357 <- eval (extract v_4337 6 7);
      v_4358 <- eval (eq v_4357 (expression.bv_nat 1 1));
      v_4359 <- eval (eq v_4356 v_4358);
      v_4360 <- eval (notBool_ v_4359);
      v_4361 <- eval (extract v_4337 5 6);
      v_4362 <- eval (eq v_4361 (expression.bv_nat 1 1));
      v_4363 <- eval (eq v_4360 v_4362);
      v_4364 <- eval (notBool_ v_4363);
      v_4365 <- eval (eq v_4349 (expression.bv_nat 1 1));
      v_4366 <- eval (eq v_4364 v_4365);
      v_4367 <- eval (notBool_ v_4366);
      v_4368 <- eval (extract v_4337 3 4);
      v_4369 <- eval (eq v_4368 (expression.bv_nat 1 1));
      v_4370 <- eval (eq v_4367 v_4369);
      v_4371 <- eval (notBool_ v_4370);
      v_4372 <- eval (extract v_4337 2 3);
      v_4373 <- eval (eq v_4372 (expression.bv_nat 1 1));
      v_4374 <- eval (eq v_4371 v_4373);
      v_4375 <- eval (notBool_ v_4374);
      v_4376 <- eval (eq v_4342 (expression.bv_nat 1 1));
      v_4377 <- eval (eq v_4375 v_4376);
      v_4378 <- eval (notBool_ v_4377);
      v_4379 <- eval (notBool_ v_4378);
      v_4380 <- eval (mux v_4379 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4381 <- eval (extract v_4329 0 1);
      v_4382 <- eval (bitwidthMInt v_4381);
      v_4383 <- eval (mi v_4382 -1);
      v_4384 <- eval (bv_xor v_4381 v_4383);
      v_4385 <- eval (eq v_4384 (expression.bv_nat 1 1));
      v_4386 <- eval (extract v_4335 0 1);
      v_4387 <- eval (eq v_4386 (expression.bv_nat 1 1));
      v_4388 <- eval (eq v_4385 v_4387);
      v_4389 <- eval (eq v_4385 v_4376);
      v_4390 <- eval (notBool_ v_4389);
      v_4391 <- eval (bit_and v_4388 v_4390);
      v_4392 <- eval (mux v_4391 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4392;
      setRegister pf v_4380;
      setRegister af v_4350;
      setRegister zf v_4345;
      setRegister sf v_4342;
      setRegister cf v_4341;
      pure ()
    pat_end;
    pattern fun (v_3323 : imm int) al => do
      v_5845 <- eval (handleImmediateWithSignExtend v_3323 8 8);
      v_5846 <- eval (bitwidthMInt v_5845);
      v_5847 <- eval (mi v_5846 -1);
      v_5848 <- eval (bv_xor v_5845 v_5847);
      v_5849 <- eval (concat (expression.bv_nat 1 0) v_5848);
      v_5850 <- eval (add v_5849 (expression.bv_nat 9 1));
      v_5851 <- getRegister rax;
      v_5852 <- eval (extract v_5851 56 64);
      v_5853 <- eval (concat (expression.bv_nat 1 0) v_5852);
      v_5854 <- eval (add v_5850 v_5853);
      v_5855 <- eval (extract v_5854 0 1);
      v_5856 <- eval (eq v_5855 (expression.bv_nat 1 1));
      v_5857 <- eval (notBool_ v_5856);
      v_5858 <- eval (mux v_5857 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5859 <- eval (extract v_5854 1 2);
      v_5860 <- eval (extract v_5854 1 9);
      v_5861 <- eval (eq v_5860 (expression.bv_nat 8 0));
      v_5862 <- eval (mux v_5861 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5863 <- eval (extract v_5845 3 4);
      v_5864 <- eval (extract v_5851 59 60);
      v_5865 <- eval (bv_xor v_5863 v_5864);
      v_5866 <- eval (extract v_5854 4 5);
      v_5867 <- eval (bv_xor v_5865 v_5866);
      v_5868 <- eval (extract v_5854 8 9);
      v_5869 <- eval (eq v_5868 (expression.bv_nat 1 1));
      v_5870 <- eval (extract v_5854 7 8);
      v_5871 <- eval (eq v_5870 (expression.bv_nat 1 1));
      v_5872 <- eval (eq v_5869 v_5871);
      v_5873 <- eval (notBool_ v_5872);
      v_5874 <- eval (extract v_5854 6 7);
      v_5875 <- eval (eq v_5874 (expression.bv_nat 1 1));
      v_5876 <- eval (eq v_5873 v_5875);
      v_5877 <- eval (notBool_ v_5876);
      v_5878 <- eval (extract v_5854 5 6);
      v_5879 <- eval (eq v_5878 (expression.bv_nat 1 1));
      v_5880 <- eval (eq v_5877 v_5879);
      v_5881 <- eval (notBool_ v_5880);
      v_5882 <- eval (eq v_5866 (expression.bv_nat 1 1));
      v_5883 <- eval (eq v_5881 v_5882);
      v_5884 <- eval (notBool_ v_5883);
      v_5885 <- eval (extract v_5854 3 4);
      v_5886 <- eval (eq v_5885 (expression.bv_nat 1 1));
      v_5887 <- eval (eq v_5884 v_5886);
      v_5888 <- eval (notBool_ v_5887);
      v_5889 <- eval (extract v_5854 2 3);
      v_5890 <- eval (eq v_5889 (expression.bv_nat 1 1));
      v_5891 <- eval (eq v_5888 v_5890);
      v_5892 <- eval (notBool_ v_5891);
      v_5893 <- eval (eq v_5859 (expression.bv_nat 1 1));
      v_5894 <- eval (eq v_5892 v_5893);
      v_5895 <- eval (notBool_ v_5894);
      v_5896 <- eval (notBool_ v_5895);
      v_5897 <- eval (mux v_5896 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5898 <- eval (extract v_5845 0 1);
      v_5899 <- eval (bitwidthMInt v_5898);
      v_5900 <- eval (mi v_5899 -1);
      v_5901 <- eval (bv_xor v_5898 v_5900);
      v_5902 <- eval (eq v_5901 (expression.bv_nat 1 1));
      v_5903 <- eval (extract v_5851 56 57);
      v_5904 <- eval (eq v_5903 (expression.bv_nat 1 1));
      v_5905 <- eval (eq v_5902 v_5904);
      v_5906 <- eval (eq v_5902 v_5893);
      v_5907 <- eval (notBool_ v_5906);
      v_5908 <- eval (bit_and v_5905 v_5907);
      v_5909 <- eval (mux v_5908 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_5909;
      setRegister pf v_5897;
      setRegister af v_5867;
      setRegister zf v_5862;
      setRegister sf v_5859;
      setRegister cf v_5858;
      pure ()
    pat_end;
    pattern fun (v_2321 : Mem) (v_2324 : reg (bv 8)) => do
      v_8047 <- evaluateAddress v_2321;
      v_8048 <- load v_8047 1;
      v_8049 <- eval (bitwidthMInt v_8048);
      v_8050 <- eval (mi v_8049 -1);
      v_8051 <- eval (bv_xor v_8048 v_8050);
      v_8052 <- eval (concat (expression.bv_nat 1 0) v_8051);
      v_8053 <- eval (add v_8052 (expression.bv_nat 9 1));
      v_8054 <- getRegister v_2324;
      v_8055 <- eval (concat (expression.bv_nat 1 0) v_8054);
      v_8056 <- eval (add v_8053 v_8055);
      v_8057 <- eval (extract v_8056 0 1);
      v_8058 <- eval (eq v_8057 (expression.bv_nat 1 1));
      v_8059 <- eval (notBool_ v_8058);
      v_8060 <- eval (mux v_8059 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8061 <- eval (extract v_8056 1 2);
      v_8062 <- eval (extract v_8056 1 9);
      v_8063 <- eval (eq v_8062 (expression.bv_nat 8 0));
      v_8064 <- eval (mux v_8063 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8065 <- eval (extract v_8048 3 4);
      v_8066 <- eval (extract v_8054 3 4);
      v_8067 <- eval (bv_xor v_8065 v_8066);
      v_8068 <- eval (extract v_8056 4 5);
      v_8069 <- eval (bv_xor v_8067 v_8068);
      v_8070 <- eval (extract v_8056 8 9);
      v_8071 <- eval (eq v_8070 (expression.bv_nat 1 1));
      v_8072 <- eval (extract v_8056 7 8);
      v_8073 <- eval (eq v_8072 (expression.bv_nat 1 1));
      v_8074 <- eval (eq v_8071 v_8073);
      v_8075 <- eval (notBool_ v_8074);
      v_8076 <- eval (extract v_8056 6 7);
      v_8077 <- eval (eq v_8076 (expression.bv_nat 1 1));
      v_8078 <- eval (eq v_8075 v_8077);
      v_8079 <- eval (notBool_ v_8078);
      v_8080 <- eval (extract v_8056 5 6);
      v_8081 <- eval (eq v_8080 (expression.bv_nat 1 1));
      v_8082 <- eval (eq v_8079 v_8081);
      v_8083 <- eval (notBool_ v_8082);
      v_8084 <- eval (eq v_8068 (expression.bv_nat 1 1));
      v_8085 <- eval (eq v_8083 v_8084);
      v_8086 <- eval (notBool_ v_8085);
      v_8087 <- eval (extract v_8056 3 4);
      v_8088 <- eval (eq v_8087 (expression.bv_nat 1 1));
      v_8089 <- eval (eq v_8086 v_8088);
      v_8090 <- eval (notBool_ v_8089);
      v_8091 <- eval (extract v_8056 2 3);
      v_8092 <- eval (eq v_8091 (expression.bv_nat 1 1));
      v_8093 <- eval (eq v_8090 v_8092);
      v_8094 <- eval (notBool_ v_8093);
      v_8095 <- eval (eq v_8061 (expression.bv_nat 1 1));
      v_8096 <- eval (eq v_8094 v_8095);
      v_8097 <- eval (notBool_ v_8096);
      v_8098 <- eval (notBool_ v_8097);
      v_8099 <- eval (mux v_8098 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8100 <- eval (extract v_8048 0 1);
      v_8101 <- eval (bitwidthMInt v_8100);
      v_8102 <- eval (mi v_8101 -1);
      v_8103 <- eval (bv_xor v_8100 v_8102);
      v_8104 <- eval (eq v_8103 (expression.bv_nat 1 1));
      v_8105 <- eval (extract v_8054 0 1);
      v_8106 <- eval (eq v_8105 (expression.bv_nat 1 1));
      v_8107 <- eval (eq v_8104 v_8106);
      v_8108 <- eval (eq v_8104 v_8095);
      v_8109 <- eval (notBool_ v_8108);
      v_8110 <- eval (bit_and v_8107 v_8109);
      v_8111 <- eval (mux v_8110 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_8111;
      setRegister pf v_8099;
      setRegister af v_8069;
      setRegister zf v_8064;
      setRegister sf v_8061;
      setRegister cf v_8060;
      pure ()
    pat_end;
    pattern fun (v_2340 : Mem) (v_2341 : reg (bv 8)) => do
      v_8118 <- evaluateAddress v_2340;
      v_8119 <- load v_8118 1;
      v_8120 <- eval (bitwidthMInt v_8119);
      v_8121 <- eval (mi v_8120 -1);
      v_8122 <- eval (bv_xor v_8119 v_8121);
      v_8123 <- eval (concat (expression.bv_nat 1 0) v_8122);
      v_8124 <- eval (add v_8123 (expression.bv_nat 9 1));
      v_8125 <- getRegister v_2341;
      v_8126 <- eval (concat (expression.bv_nat 1 0) v_8125);
      v_8127 <- eval (add v_8124 v_8126);
      v_8128 <- eval (extract v_8127 0 1);
      v_8129 <- eval (eq v_8128 (expression.bv_nat 1 1));
      v_8130 <- eval (notBool_ v_8129);
      v_8131 <- eval (mux v_8130 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8132 <- eval (extract v_8127 1 2);
      v_8133 <- eval (extract v_8127 1 9);
      v_8134 <- eval (eq v_8133 (expression.bv_nat 8 0));
      v_8135 <- eval (mux v_8134 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8136 <- eval (extract v_8119 3 4);
      v_8137 <- eval (extract v_8125 3 4);
      v_8138 <- eval (bv_xor v_8136 v_8137);
      v_8139 <- eval (extract v_8127 4 5);
      v_8140 <- eval (bv_xor v_8138 v_8139);
      v_8141 <- eval (extract v_8127 8 9);
      v_8142 <- eval (eq v_8141 (expression.bv_nat 1 1));
      v_8143 <- eval (extract v_8127 7 8);
      v_8144 <- eval (eq v_8143 (expression.bv_nat 1 1));
      v_8145 <- eval (eq v_8142 v_8144);
      v_8146 <- eval (notBool_ v_8145);
      v_8147 <- eval (extract v_8127 6 7);
      v_8148 <- eval (eq v_8147 (expression.bv_nat 1 1));
      v_8149 <- eval (eq v_8146 v_8148);
      v_8150 <- eval (notBool_ v_8149);
      v_8151 <- eval (extract v_8127 5 6);
      v_8152 <- eval (eq v_8151 (expression.bv_nat 1 1));
      v_8153 <- eval (eq v_8150 v_8152);
      v_8154 <- eval (notBool_ v_8153);
      v_8155 <- eval (eq v_8139 (expression.bv_nat 1 1));
      v_8156 <- eval (eq v_8154 v_8155);
      v_8157 <- eval (notBool_ v_8156);
      v_8158 <- eval (extract v_8127 3 4);
      v_8159 <- eval (eq v_8158 (expression.bv_nat 1 1));
      v_8160 <- eval (eq v_8157 v_8159);
      v_8161 <- eval (notBool_ v_8160);
      v_8162 <- eval (extract v_8127 2 3);
      v_8163 <- eval (eq v_8162 (expression.bv_nat 1 1));
      v_8164 <- eval (eq v_8161 v_8163);
      v_8165 <- eval (notBool_ v_8164);
      v_8166 <- eval (eq v_8132 (expression.bv_nat 1 1));
      v_8167 <- eval (eq v_8165 v_8166);
      v_8168 <- eval (notBool_ v_8167);
      v_8169 <- eval (notBool_ v_8168);
      v_8170 <- eval (mux v_8169 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8171 <- eval (extract v_8119 0 1);
      v_8172 <- eval (bitwidthMInt v_8171);
      v_8173 <- eval (mi v_8172 -1);
      v_8174 <- eval (bv_xor v_8171 v_8173);
      v_8175 <- eval (eq v_8174 (expression.bv_nat 1 1));
      v_8176 <- eval (extract v_8125 0 1);
      v_8177 <- eval (eq v_8176 (expression.bv_nat 1 1));
      v_8178 <- eval (eq v_8175 v_8177);
      v_8179 <- eval (eq v_8175 v_8166);
      v_8180 <- eval (notBool_ v_8179);
      v_8181 <- eval (bit_and v_8178 v_8180);
      v_8182 <- eval (mux v_8181 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_8182;
      setRegister pf v_8170;
      setRegister af v_8140;
      setRegister zf v_8135;
      setRegister sf v_8132;
      setRegister cf v_8131;
      pure ()
    pat_end;
    pattern fun (v_3327 : imm int) (v_3328 : Mem) => do
      v_9290 <- eval (handleImmediateWithSignExtend v_3327 8 8);
      v_9291 <- eval (bitwidthMInt v_9290);
      v_9292 <- eval (mi v_9291 -1);
      v_9293 <- eval (bv_xor v_9290 v_9292);
      v_9294 <- eval (concat (expression.bv_nat 1 0) v_9293);
      v_9295 <- eval (add v_9294 (expression.bv_nat 9 1));
      v_9296 <- evaluateAddress v_3328;
      v_9297 <- load v_9296 1;
      v_9298 <- eval (concat (expression.bv_nat 1 0) v_9297);
      v_9299 <- eval (add v_9295 v_9298);
      v_9300 <- eval (extract v_9299 0 1);
      v_9301 <- eval (eq v_9300 (expression.bv_nat 1 1));
      v_9302 <- eval (notBool_ v_9301);
      v_9303 <- eval (mux v_9302 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9304 <- eval (extract v_9299 1 2);
      v_9305 <- eval (extract v_9299 1 9);
      v_9306 <- eval (eq v_9305 (expression.bv_nat 8 0));
      v_9307 <- eval (mux v_9306 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9308 <- eval (extract v_9290 3 4);
      v_9309 <- eval (extract v_9297 3 4);
      v_9310 <- eval (bv_xor v_9308 v_9309);
      v_9311 <- eval (extract v_9299 4 5);
      v_9312 <- eval (bv_xor v_9310 v_9311);
      v_9313 <- eval (extract v_9299 8 9);
      v_9314 <- eval (eq v_9313 (expression.bv_nat 1 1));
      v_9315 <- eval (extract v_9299 7 8);
      v_9316 <- eval (eq v_9315 (expression.bv_nat 1 1));
      v_9317 <- eval (eq v_9314 v_9316);
      v_9318 <- eval (notBool_ v_9317);
      v_9319 <- eval (extract v_9299 6 7);
      v_9320 <- eval (eq v_9319 (expression.bv_nat 1 1));
      v_9321 <- eval (eq v_9318 v_9320);
      v_9322 <- eval (notBool_ v_9321);
      v_9323 <- eval (extract v_9299 5 6);
      v_9324 <- eval (eq v_9323 (expression.bv_nat 1 1));
      v_9325 <- eval (eq v_9322 v_9324);
      v_9326 <- eval (notBool_ v_9325);
      v_9327 <- eval (eq v_9311 (expression.bv_nat 1 1));
      v_9328 <- eval (eq v_9326 v_9327);
      v_9329 <- eval (notBool_ v_9328);
      v_9330 <- eval (extract v_9299 3 4);
      v_9331 <- eval (eq v_9330 (expression.bv_nat 1 1));
      v_9332 <- eval (eq v_9329 v_9331);
      v_9333 <- eval (notBool_ v_9332);
      v_9334 <- eval (extract v_9299 2 3);
      v_9335 <- eval (eq v_9334 (expression.bv_nat 1 1));
      v_9336 <- eval (eq v_9333 v_9335);
      v_9337 <- eval (notBool_ v_9336);
      v_9338 <- eval (eq v_9304 (expression.bv_nat 1 1));
      v_9339 <- eval (eq v_9337 v_9338);
      v_9340 <- eval (notBool_ v_9339);
      v_9341 <- eval (notBool_ v_9340);
      v_9342 <- eval (mux v_9341 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9343 <- eval (extract v_9290 0 1);
      v_9344 <- eval (bitwidthMInt v_9343);
      v_9345 <- eval (mi v_9344 -1);
      v_9346 <- eval (bv_xor v_9343 v_9345);
      v_9347 <- eval (eq v_9346 (expression.bv_nat 1 1));
      v_9348 <- eval (extract v_9297 0 1);
      v_9349 <- eval (eq v_9348 (expression.bv_nat 1 1));
      v_9350 <- eval (eq v_9347 v_9349);
      v_9351 <- eval (eq v_9347 v_9338);
      v_9352 <- eval (notBool_ v_9351);
      v_9353 <- eval (bit_and v_9350 v_9352);
      v_9354 <- eval (mux v_9353 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_9354;
      setRegister pf v_9342;
      setRegister af v_9312;
      setRegister zf v_9307;
      setRegister sf v_9304;
      setRegister cf v_9303;
      pure ()
    pat_end;
    pattern fun (v_3334 : reg (bv 8)) (v_3331 : Mem) => do
      v_9361 <- getRegister v_3334;
      v_9362 <- eval (bitwidthMInt v_9361);
      v_9363 <- eval (mi v_9362 -1);
      v_9364 <- eval (bv_xor v_9361 v_9363);
      v_9365 <- eval (concat (expression.bv_nat 1 0) v_9364);
      v_9366 <- eval (add v_9365 (expression.bv_nat 9 1));
      v_9367 <- evaluateAddress v_3331;
      v_9368 <- load v_9367 1;
      v_9369 <- eval (concat (expression.bv_nat 1 0) v_9368);
      v_9370 <- eval (add v_9366 v_9369);
      v_9371 <- eval (extract v_9370 0 1);
      v_9372 <- eval (eq v_9371 (expression.bv_nat 1 1));
      v_9373 <- eval (notBool_ v_9372);
      v_9374 <- eval (mux v_9373 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9375 <- eval (extract v_9370 1 2);
      v_9376 <- eval (extract v_9370 1 9);
      v_9377 <- eval (eq v_9376 (expression.bv_nat 8 0));
      v_9378 <- eval (mux v_9377 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9379 <- eval (extract v_9361 3 4);
      v_9380 <- eval (extract v_9368 3 4);
      v_9381 <- eval (bv_xor v_9379 v_9380);
      v_9382 <- eval (extract v_9370 4 5);
      v_9383 <- eval (bv_xor v_9381 v_9382);
      v_9384 <- eval (extract v_9370 8 9);
      v_9385 <- eval (eq v_9384 (expression.bv_nat 1 1));
      v_9386 <- eval (extract v_9370 7 8);
      v_9387 <- eval (eq v_9386 (expression.bv_nat 1 1));
      v_9388 <- eval (eq v_9385 v_9387);
      v_9389 <- eval (notBool_ v_9388);
      v_9390 <- eval (extract v_9370 6 7);
      v_9391 <- eval (eq v_9390 (expression.bv_nat 1 1));
      v_9392 <- eval (eq v_9389 v_9391);
      v_9393 <- eval (notBool_ v_9392);
      v_9394 <- eval (extract v_9370 5 6);
      v_9395 <- eval (eq v_9394 (expression.bv_nat 1 1));
      v_9396 <- eval (eq v_9393 v_9395);
      v_9397 <- eval (notBool_ v_9396);
      v_9398 <- eval (eq v_9382 (expression.bv_nat 1 1));
      v_9399 <- eval (eq v_9397 v_9398);
      v_9400 <- eval (notBool_ v_9399);
      v_9401 <- eval (extract v_9370 3 4);
      v_9402 <- eval (eq v_9401 (expression.bv_nat 1 1));
      v_9403 <- eval (eq v_9400 v_9402);
      v_9404 <- eval (notBool_ v_9403);
      v_9405 <- eval (extract v_9370 2 3);
      v_9406 <- eval (eq v_9405 (expression.bv_nat 1 1));
      v_9407 <- eval (eq v_9404 v_9406);
      v_9408 <- eval (notBool_ v_9407);
      v_9409 <- eval (eq v_9375 (expression.bv_nat 1 1));
      v_9410 <- eval (eq v_9408 v_9409);
      v_9411 <- eval (notBool_ v_9410);
      v_9412 <- eval (notBool_ v_9411);
      v_9413 <- eval (mux v_9412 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9414 <- eval (extract v_9361 0 1);
      v_9415 <- eval (bitwidthMInt v_9414);
      v_9416 <- eval (mi v_9415 -1);
      v_9417 <- eval (bv_xor v_9414 v_9416);
      v_9418 <- eval (eq v_9417 (expression.bv_nat 1 1));
      v_9419 <- eval (extract v_9368 0 1);
      v_9420 <- eval (eq v_9419 (expression.bv_nat 1 1));
      v_9421 <- eval (eq v_9418 v_9420);
      v_9422 <- eval (eq v_9418 v_9409);
      v_9423 <- eval (notBool_ v_9422);
      v_9424 <- eval (bit_and v_9421 v_9423);
      v_9425 <- eval (mux v_9424 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_9425;
      setRegister pf v_9413;
      setRegister af v_9383;
      setRegister zf v_9378;
      setRegister sf v_9375;
      setRegister cf v_9374;
      pure ()
    pat_end;
    pattern fun (v_3336 : reg (bv 8)) (v_3335 : Mem) => do
      v_9432 <- getRegister v_3336;
      v_9433 <- eval (bitwidthMInt v_9432);
      v_9434 <- eval (mi v_9433 -1);
      v_9435 <- eval (bv_xor v_9432 v_9434);
      v_9436 <- eval (concat (expression.bv_nat 1 0) v_9435);
      v_9437 <- eval (add v_9436 (expression.bv_nat 9 1));
      v_9438 <- evaluateAddress v_3335;
      v_9439 <- load v_9438 1;
      v_9440 <- eval (concat (expression.bv_nat 1 0) v_9439);
      v_9441 <- eval (add v_9437 v_9440);
      v_9442 <- eval (extract v_9441 0 1);
      v_9443 <- eval (eq v_9442 (expression.bv_nat 1 1));
      v_9444 <- eval (notBool_ v_9443);
      v_9445 <- eval (mux v_9444 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9446 <- eval (extract v_9441 1 2);
      v_9447 <- eval (extract v_9441 1 9);
      v_9448 <- eval (eq v_9447 (expression.bv_nat 8 0));
      v_9449 <- eval (mux v_9448 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9450 <- eval (extract v_9432 3 4);
      v_9451 <- eval (extract v_9439 3 4);
      v_9452 <- eval (bv_xor v_9450 v_9451);
      v_9453 <- eval (extract v_9441 4 5);
      v_9454 <- eval (bv_xor v_9452 v_9453);
      v_9455 <- eval (extract v_9441 8 9);
      v_9456 <- eval (eq v_9455 (expression.bv_nat 1 1));
      v_9457 <- eval (extract v_9441 7 8);
      v_9458 <- eval (eq v_9457 (expression.bv_nat 1 1));
      v_9459 <- eval (eq v_9456 v_9458);
      v_9460 <- eval (notBool_ v_9459);
      v_9461 <- eval (extract v_9441 6 7);
      v_9462 <- eval (eq v_9461 (expression.bv_nat 1 1));
      v_9463 <- eval (eq v_9460 v_9462);
      v_9464 <- eval (notBool_ v_9463);
      v_9465 <- eval (extract v_9441 5 6);
      v_9466 <- eval (eq v_9465 (expression.bv_nat 1 1));
      v_9467 <- eval (eq v_9464 v_9466);
      v_9468 <- eval (notBool_ v_9467);
      v_9469 <- eval (eq v_9453 (expression.bv_nat 1 1));
      v_9470 <- eval (eq v_9468 v_9469);
      v_9471 <- eval (notBool_ v_9470);
      v_9472 <- eval (extract v_9441 3 4);
      v_9473 <- eval (eq v_9472 (expression.bv_nat 1 1));
      v_9474 <- eval (eq v_9471 v_9473);
      v_9475 <- eval (notBool_ v_9474);
      v_9476 <- eval (extract v_9441 2 3);
      v_9477 <- eval (eq v_9476 (expression.bv_nat 1 1));
      v_9478 <- eval (eq v_9475 v_9477);
      v_9479 <- eval (notBool_ v_9478);
      v_9480 <- eval (eq v_9446 (expression.bv_nat 1 1));
      v_9481 <- eval (eq v_9479 v_9480);
      v_9482 <- eval (notBool_ v_9481);
      v_9483 <- eval (notBool_ v_9482);
      v_9484 <- eval (mux v_9483 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_9485 <- eval (extract v_9432 0 1);
      v_9486 <- eval (bitwidthMInt v_9485);
      v_9487 <- eval (mi v_9486 -1);
      v_9488 <- eval (bv_xor v_9485 v_9487);
      v_9489 <- eval (eq v_9488 (expression.bv_nat 1 1));
      v_9490 <- eval (extract v_9439 0 1);
      v_9491 <- eval (eq v_9490 (expression.bv_nat 1 1));
      v_9492 <- eval (eq v_9489 v_9491);
      v_9493 <- eval (eq v_9489 v_9480);
      v_9494 <- eval (notBool_ v_9493);
      v_9495 <- eval (bit_and v_9492 v_9494);
      v_9496 <- eval (mux v_9495 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_9496;
      setRegister pf v_9484;
      setRegister af v_9454;
      setRegister zf v_9449;
      setRegister sf v_9446;
      setRegister cf v_9445;
      pure ()
    pat_end
def cmpl1 : instruction :=
  definst "cmpl" $ do
    pattern fun (v_2354 : imm int) eax => do
      v_4399 <- eval (handleImmediateWithSignExtend v_2354 32 32);
      v_4400 <- eval (bitwidthMInt v_4399);
      v_4401 <- eval (mi v_4400 -1);
      v_4402 <- eval (bv_xor v_4399 v_4401);
      v_4403 <- eval (concat (expression.bv_nat 1 0) v_4402);
      v_4404 <- eval (add v_4403 (expression.bv_nat 33 1));
      v_4405 <- getRegister rax;
      v_4406 <- eval (extract v_4405 32 64);
      v_4407 <- eval (concat (expression.bv_nat 1 0) v_4406);
      v_4408 <- eval (add v_4404 v_4407);
      v_4409 <- eval (extract v_4408 0 1);
      v_4410 <- eval (eq v_4409 (expression.bv_nat 1 1));
      v_4411 <- eval (notBool_ v_4410);
      v_4412 <- eval (mux v_4411 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4413 <- eval (extract v_4408 1 2);
      v_4414 <- eval (extract v_4408 1 33);
      v_4415 <- eval (eq v_4414 (expression.bv_nat 32 0));
      v_4416 <- eval (mux v_4415 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4417 <- eval (extract v_4399 27 28);
      v_4418 <- eval (extract v_4405 59 60);
      v_4419 <- eval (bv_xor v_4417 v_4418);
      v_4420 <- eval (extract v_4408 28 29);
      v_4421 <- eval (bv_xor v_4419 v_4420);
      v_4422 <- eval (extract v_4408 32 33);
      v_4423 <- eval (eq v_4422 (expression.bv_nat 1 1));
      v_4424 <- eval (extract v_4408 31 32);
      v_4425 <- eval (eq v_4424 (expression.bv_nat 1 1));
      v_4426 <- eval (eq v_4423 v_4425);
      v_4427 <- eval (notBool_ v_4426);
      v_4428 <- eval (extract v_4408 30 31);
      v_4429 <- eval (eq v_4428 (expression.bv_nat 1 1));
      v_4430 <- eval (eq v_4427 v_4429);
      v_4431 <- eval (notBool_ v_4430);
      v_4432 <- eval (extract v_4408 29 30);
      v_4433 <- eval (eq v_4432 (expression.bv_nat 1 1));
      v_4434 <- eval (eq v_4431 v_4433);
      v_4435 <- eval (notBool_ v_4434);
      v_4436 <- eval (eq v_4420 (expression.bv_nat 1 1));
      v_4437 <- eval (eq v_4435 v_4436);
      v_4438 <- eval (notBool_ v_4437);
      v_4439 <- eval (extract v_4408 27 28);
      v_4440 <- eval (eq v_4439 (expression.bv_nat 1 1));
      v_4441 <- eval (eq v_4438 v_4440);
      v_4442 <- eval (notBool_ v_4441);
      v_4443 <- eval (extract v_4408 26 27);
      v_4444 <- eval (eq v_4443 (expression.bv_nat 1 1));
      v_4445 <- eval (eq v_4442 v_4444);
      v_4446 <- eval (notBool_ v_4445);
      v_4447 <- eval (extract v_4408 25 26);
      v_4448 <- eval (eq v_4447 (expression.bv_nat 1 1));
      v_4449 <- eval (eq v_4446 v_4448);
      v_4450 <- eval (notBool_ v_4449);
      v_4451 <- eval (notBool_ v_4450);
      v_4452 <- eval (mux v_4451 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4453 <- eval (extract v_4399 0 1);
      v_4454 <- eval (bitwidthMInt v_4453);
      v_4455 <- eval (mi v_4454 -1);
      v_4456 <- eval (bv_xor v_4453 v_4455);
      v_4457 <- eval (eq v_4456 (expression.bv_nat 1 1));
      v_4458 <- eval (extract v_4405 32 33);
      v_4459 <- eval (eq v_4458 (expression.bv_nat 1 1));
      v_4460 <- eval (eq v_4457 v_4459);
      v_4461 <- eval (eq v_4413 (expression.bv_nat 1 1));
      v_4462 <- eval (eq v_4457 v_4461);
      v_4463 <- eval (notBool_ v_4462);
      v_4464 <- eval (bit_and v_4460 v_4463);
      v_4465 <- eval (mux v_4464 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4465;
      setRegister pf v_4452;
      setRegister af v_4421;
      setRegister zf v_4416;
      setRegister sf v_4413;
      setRegister cf v_4412;
      pure ()
    pat_end;
    pattern fun (v_2366 : imm int) (v_2368 : reg (bv 32)) => do
      v_4480 <- eval (handleImmediateWithSignExtend v_2366 32 32);
      v_4481 <- eval (bitwidthMInt v_4480);
      v_4482 <- eval (mi v_4481 -1);
      v_4483 <- eval (bv_xor v_4480 v_4482);
      v_4484 <- eval (concat (expression.bv_nat 1 0) v_4483);
      v_4485 <- eval (add v_4484 (expression.bv_nat 33 1));
      v_4486 <- getRegister v_2368;
      v_4487 <- eval (concat (expression.bv_nat 1 0) v_4486);
      v_4488 <- eval (add v_4485 v_4487);
      v_4489 <- eval (extract v_4488 0 1);
      v_4490 <- eval (eq v_4489 (expression.bv_nat 1 1));
      v_4491 <- eval (notBool_ v_4490);
      v_4492 <- eval (mux v_4491 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4493 <- eval (extract v_4488 1 2);
      v_4494 <- eval (extract v_4488 1 33);
      v_4495 <- eval (eq v_4494 (expression.bv_nat 32 0));
      v_4496 <- eval (mux v_4495 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4497 <- eval (extract v_4480 27 28);
      v_4498 <- eval (extract v_4486 27 28);
      v_4499 <- eval (bv_xor v_4497 v_4498);
      v_4500 <- eval (extract v_4488 28 29);
      v_4501 <- eval (bv_xor v_4499 v_4500);
      v_4502 <- eval (extract v_4488 32 33);
      v_4503 <- eval (eq v_4502 (expression.bv_nat 1 1));
      v_4504 <- eval (extract v_4488 31 32);
      v_4505 <- eval (eq v_4504 (expression.bv_nat 1 1));
      v_4506 <- eval (eq v_4503 v_4505);
      v_4507 <- eval (notBool_ v_4506);
      v_4508 <- eval (extract v_4488 30 31);
      v_4509 <- eval (eq v_4508 (expression.bv_nat 1 1));
      v_4510 <- eval (eq v_4507 v_4509);
      v_4511 <- eval (notBool_ v_4510);
      v_4512 <- eval (extract v_4488 29 30);
      v_4513 <- eval (eq v_4512 (expression.bv_nat 1 1));
      v_4514 <- eval (eq v_4511 v_4513);
      v_4515 <- eval (notBool_ v_4514);
      v_4516 <- eval (eq v_4500 (expression.bv_nat 1 1));
      v_4517 <- eval (eq v_4515 v_4516);
      v_4518 <- eval (notBool_ v_4517);
      v_4519 <- eval (extract v_4488 27 28);
      v_4520 <- eval (eq v_4519 (expression.bv_nat 1 1));
      v_4521 <- eval (eq v_4518 v_4520);
      v_4522 <- eval (notBool_ v_4521);
      v_4523 <- eval (extract v_4488 26 27);
      v_4524 <- eval (eq v_4523 (expression.bv_nat 1 1));
      v_4525 <- eval (eq v_4522 v_4524);
      v_4526 <- eval (notBool_ v_4525);
      v_4527 <- eval (extract v_4488 25 26);
      v_4528 <- eval (eq v_4527 (expression.bv_nat 1 1));
      v_4529 <- eval (eq v_4526 v_4528);
      v_4530 <- eval (notBool_ v_4529);
      v_4531 <- eval (notBool_ v_4530);
      v_4532 <- eval (mux v_4531 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4533 <- eval (extract v_4480 0 1);
      v_4534 <- eval (bitwidthMInt v_4533);
      v_4535 <- eval (mi v_4534 -1);
      v_4536 <- eval (bv_xor v_4533 v_4535);
      v_4537 <- eval (eq v_4536 (expression.bv_nat 1 1));
      v_4538 <- eval (extract v_4486 0 1);
      v_4539 <- eval (eq v_4538 (expression.bv_nat 1 1));
      v_4540 <- eval (eq v_4537 v_4539);
      v_4541 <- eval (eq v_4493 (expression.bv_nat 1 1));
      v_4542 <- eval (eq v_4537 v_4541);
      v_4543 <- eval (notBool_ v_4542);
      v_4544 <- eval (bit_and v_4540 v_4543);
      v_4545 <- eval (mux v_4544 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4545;
      setRegister pf v_4532;
      setRegister af v_4501;
      setRegister zf v_4496;
      setRegister sf v_4493;
      setRegister cf v_4492;
      pure ()
    pat_end;
    pattern fun (v_2380 : reg (bv 32)) (v_2381 : reg (bv 32)) => do
      v_4560 <- getRegister v_2380;
      v_4561 <- eval (bitwidthMInt v_4560);
      v_4562 <- eval (mi v_4561 -1);
      v_4563 <- eval (bv_xor v_4560 v_4562);
      v_4564 <- eval (concat (expression.bv_nat 1 0) v_4563);
      v_4565 <- eval (add v_4564 (expression.bv_nat 33 1));
      v_4566 <- getRegister v_2381;
      v_4567 <- eval (concat (expression.bv_nat 1 0) v_4566);
      v_4568 <- eval (add v_4565 v_4567);
      v_4569 <- eval (extract v_4568 0 1);
      v_4570 <- eval (eq v_4569 (expression.bv_nat 1 1));
      v_4571 <- eval (notBool_ v_4570);
      v_4572 <- eval (mux v_4571 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4573 <- eval (extract v_4568 1 2);
      v_4574 <- eval (extract v_4568 1 33);
      v_4575 <- eval (eq v_4574 (expression.bv_nat 32 0));
      v_4576 <- eval (mux v_4575 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4577 <- eval (extract v_4560 27 28);
      v_4578 <- eval (extract v_4566 27 28);
      v_4579 <- eval (bv_xor v_4577 v_4578);
      v_4580 <- eval (extract v_4568 28 29);
      v_4581 <- eval (bv_xor v_4579 v_4580);
      v_4582 <- eval (extract v_4568 32 33);
      v_4583 <- eval (eq v_4582 (expression.bv_nat 1 1));
      v_4584 <- eval (extract v_4568 31 32);
      v_4585 <- eval (eq v_4584 (expression.bv_nat 1 1));
      v_4586 <- eval (eq v_4583 v_4585);
      v_4587 <- eval (notBool_ v_4586);
      v_4588 <- eval (extract v_4568 30 31);
      v_4589 <- eval (eq v_4588 (expression.bv_nat 1 1));
      v_4590 <- eval (eq v_4587 v_4589);
      v_4591 <- eval (notBool_ v_4590);
      v_4592 <- eval (extract v_4568 29 30);
      v_4593 <- eval (eq v_4592 (expression.bv_nat 1 1));
      v_4594 <- eval (eq v_4591 v_4593);
      v_4595 <- eval (notBool_ v_4594);
      v_4596 <- eval (eq v_4580 (expression.bv_nat 1 1));
      v_4597 <- eval (eq v_4595 v_4596);
      v_4598 <- eval (notBool_ v_4597);
      v_4599 <- eval (extract v_4568 27 28);
      v_4600 <- eval (eq v_4599 (expression.bv_nat 1 1));
      v_4601 <- eval (eq v_4598 v_4600);
      v_4602 <- eval (notBool_ v_4601);
      v_4603 <- eval (extract v_4568 26 27);
      v_4604 <- eval (eq v_4603 (expression.bv_nat 1 1));
      v_4605 <- eval (eq v_4602 v_4604);
      v_4606 <- eval (notBool_ v_4605);
      v_4607 <- eval (extract v_4568 25 26);
      v_4608 <- eval (eq v_4607 (expression.bv_nat 1 1));
      v_4609 <- eval (eq v_4606 v_4608);
      v_4610 <- eval (notBool_ v_4609);
      v_4611 <- eval (notBool_ v_4610);
      v_4612 <- eval (mux v_4611 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4613 <- eval (extract v_4560 0 1);
      v_4614 <- eval (bitwidthMInt v_4613);
      v_4615 <- eval (mi v_4614 -1);
      v_4616 <- eval (bv_xor v_4613 v_4615);
      v_4617 <- eval (eq v_4616 (expression.bv_nat 1 1));
      v_4618 <- eval (extract v_4566 0 1);
      v_4619 <- eval (eq v_4618 (expression.bv_nat 1 1));
      v_4620 <- eval (eq v_4617 v_4619);
      v_4621 <- eval (eq v_4573 (expression.bv_nat 1 1));
      v_4622 <- eval (eq v_4617 v_4621);
      v_4623 <- eval (notBool_ v_4622);
      v_4624 <- eval (bit_and v_4620 v_4623);
      v_4625 <- eval (mux v_4624 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_4625;
      setRegister pf v_4612;
      setRegister af v_4581;
      setRegister zf v_4576;
      setRegister sf v_4573;
      setRegister cf v_4572;
      pure ()
    pat_end;
    pattern fun (v_2358 : imm int) (v_2359 : Mem) => do
      v_8189 <- eval (handleImmediateWithSignExtend v_2358 32 32);
      v_8190 <- eval (bitwidthMInt v_8189);
      v_8191 <- eval (mi v_8190 -1);
      v_8192 <- eval (bv_xor v_8189 v_8191);
      v_8193 <- eval (concat (expression.bv_nat 1 0) v_8192);
      v_8194 <- eval (add v_8193 (expression.bv_nat 33 1));
      v_8195 <- evaluateAddress v_2359;
      v_8196 <- load v_8195 4;
      v_8197 <- eval (concat (expression.bv_nat 1 0) v_8196);
      v_8198 <- eval (add v_8194 v_8197);
      v_8199 <- eval (extract v_8198 0 1);
      v_8200 <- eval (eq v_8199 (expression.bv_nat 1 1));
      v_8201 <- eval (notBool_ v_8200);
      v_8202 <- eval (mux v_8201 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8203 <- eval (extract v_8198 1 2);
      v_8204 <- eval (extract v_8198 1 33);
      v_8205 <- eval (eq v_8204 (expression.bv_nat 32 0));
      v_8206 <- eval (mux v_8205 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8207 <- eval (extract v_8189 27 28);
      v_8208 <- eval (extract v_8196 27 28);
      v_8209 <- eval (bv_xor v_8207 v_8208);
      v_8210 <- eval (extract v_8198 28 29);
      v_8211 <- eval (bv_xor v_8209 v_8210);
      v_8212 <- eval (extract v_8198 32 33);
      v_8213 <- eval (eq v_8212 (expression.bv_nat 1 1));
      v_8214 <- eval (extract v_8198 31 32);
      v_8215 <- eval (eq v_8214 (expression.bv_nat 1 1));
      v_8216 <- eval (eq v_8213 v_8215);
      v_8217 <- eval (notBool_ v_8216);
      v_8218 <- eval (extract v_8198 30 31);
      v_8219 <- eval (eq v_8218 (expression.bv_nat 1 1));
      v_8220 <- eval (eq v_8217 v_8219);
      v_8221 <- eval (notBool_ v_8220);
      v_8222 <- eval (extract v_8198 29 30);
      v_8223 <- eval (eq v_8222 (expression.bv_nat 1 1));
      v_8224 <- eval (eq v_8221 v_8223);
      v_8225 <- eval (notBool_ v_8224);
      v_8226 <- eval (eq v_8210 (expression.bv_nat 1 1));
      v_8227 <- eval (eq v_8225 v_8226);
      v_8228 <- eval (notBool_ v_8227);
      v_8229 <- eval (extract v_8198 27 28);
      v_8230 <- eval (eq v_8229 (expression.bv_nat 1 1));
      v_8231 <- eval (eq v_8228 v_8230);
      v_8232 <- eval (notBool_ v_8231);
      v_8233 <- eval (extract v_8198 26 27);
      v_8234 <- eval (eq v_8233 (expression.bv_nat 1 1));
      v_8235 <- eval (eq v_8232 v_8234);
      v_8236 <- eval (notBool_ v_8235);
      v_8237 <- eval (extract v_8198 25 26);
      v_8238 <- eval (eq v_8237 (expression.bv_nat 1 1));
      v_8239 <- eval (eq v_8236 v_8238);
      v_8240 <- eval (notBool_ v_8239);
      v_8241 <- eval (notBool_ v_8240);
      v_8242 <- eval (mux v_8241 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8243 <- eval (extract v_8189 0 1);
      v_8244 <- eval (bitwidthMInt v_8243);
      v_8245 <- eval (mi v_8244 -1);
      v_8246 <- eval (bv_xor v_8243 v_8245);
      v_8247 <- eval (eq v_8246 (expression.bv_nat 1 1));
      v_8248 <- eval (extract v_8196 0 1);
      v_8249 <- eval (eq v_8248 (expression.bv_nat 1 1));
      v_8250 <- eval (eq v_8247 v_8249);
      v_8251 <- eval (eq v_8203 (expression.bv_nat 1 1));
      v_8252 <- eval (eq v_8247 v_8251);
      v_8253 <- eval (notBool_ v_8252);
      v_8254 <- eval (bit_and v_8250 v_8253);
      v_8255 <- eval (mux v_8254 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_8255;
      setRegister pf v_8242;
      setRegister af v_8211;
      setRegister zf v_8206;
      setRegister sf v_8203;
      setRegister cf v_8202;
      pure ()
    pat_end;
    pattern fun (v_2363 : reg (bv 32)) (v_2362 : Mem) => do
      v_8262 <- getRegister v_2363;
      v_8263 <- eval (bitwidthMInt v_8262);
      v_8264 <- eval (mi v_8263 -1);
      v_8265 <- eval (bv_xor v_8262 v_8264);
      v_8266 <- eval (concat (expression.bv_nat 1 0) v_8265);
      v_8267 <- eval (add v_8266 (expression.bv_nat 33 1));
      v_8268 <- evaluateAddress v_2362;
      v_8269 <- load v_8268 4;
      v_8270 <- eval (concat (expression.bv_nat 1 0) v_8269);
      v_8271 <- eval (add v_8267 v_8270);
      v_8272 <- eval (extract v_8271 0 1);
      v_8273 <- eval (eq v_8272 (expression.bv_nat 1 1));
      v_8274 <- eval (notBool_ v_8273);
      v_8275 <- eval (mux v_8274 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8276 <- eval (extract v_8271 1 2);
      v_8277 <- eval (extract v_8271 1 33);
      v_8278 <- eval (eq v_8277 (expression.bv_nat 32 0));
      v_8279 <- eval (mux v_8278 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8280 <- eval (extract v_8262 27 28);
      v_8281 <- eval (extract v_8269 27 28);
      v_8282 <- eval (bv_xor v_8280 v_8281);
      v_8283 <- eval (extract v_8271 28 29);
      v_8284 <- eval (bv_xor v_8282 v_8283);
      v_8285 <- eval (extract v_8271 32 33);
      v_8286 <- eval (eq v_8285 (expression.bv_nat 1 1));
      v_8287 <- eval (extract v_8271 31 32);
      v_8288 <- eval (eq v_8287 (expression.bv_nat 1 1));
      v_8289 <- eval (eq v_8286 v_8288);
      v_8290 <- eval (notBool_ v_8289);
      v_8291 <- eval (extract v_8271 30 31);
      v_8292 <- eval (eq v_8291 (expression.bv_nat 1 1));
      v_8293 <- eval (eq v_8290 v_8292);
      v_8294 <- eval (notBool_ v_8293);
      v_8295 <- eval (extract v_8271 29 30);
      v_8296 <- eval (eq v_8295 (expression.bv_nat 1 1));
      v_8297 <- eval (eq v_8294 v_8296);
      v_8298 <- eval (notBool_ v_8297);
      v_8299 <- eval (eq v_8283 (expression.bv_nat 1 1));
      v_8300 <- eval (eq v_8298 v_8299);
      v_8301 <- eval (notBool_ v_8300);
      v_8302 <- eval (extract v_8271 27 28);
      v_8303 <- eval (eq v_8302 (expression.bv_nat 1 1));
      v_8304 <- eval (eq v_8301 v_8303);
      v_8305 <- eval (notBool_ v_8304);
      v_8306 <- eval (extract v_8271 26 27);
      v_8307 <- eval (eq v_8306 (expression.bv_nat 1 1));
      v_8308 <- eval (eq v_8305 v_8307);
      v_8309 <- eval (notBool_ v_8308);
      v_8310 <- eval (extract v_8271 25 26);
      v_8311 <- eval (eq v_8310 (expression.bv_nat 1 1));
      v_8312 <- eval (eq v_8309 v_8311);
      v_8313 <- eval (notBool_ v_8312);
      v_8314 <- eval (notBool_ v_8313);
      v_8315 <- eval (mux v_8314 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8316 <- eval (extract v_8262 0 1);
      v_8317 <- eval (bitwidthMInt v_8316);
      v_8318 <- eval (mi v_8317 -1);
      v_8319 <- eval (bv_xor v_8316 v_8318);
      v_8320 <- eval (eq v_8319 (expression.bv_nat 1 1));
      v_8321 <- eval (extract v_8269 0 1);
      v_8322 <- eval (eq v_8321 (expression.bv_nat 1 1));
      v_8323 <- eval (eq v_8320 v_8322);
      v_8324 <- eval (eq v_8276 (expression.bv_nat 1 1));
      v_8325 <- eval (eq v_8320 v_8324);
      v_8326 <- eval (notBool_ v_8325);
      v_8327 <- eval (bit_and v_8323 v_8326);
      v_8328 <- eval (mux v_8327 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_8328;
      setRegister pf v_8315;
      setRegister af v_8284;
      setRegister zf v_8279;
      setRegister sf v_8276;
      setRegister cf v_8275;
      pure ()
    pat_end;
    pattern fun (v_2371 : Mem) (v_2372 : reg (bv 32)) => do
      v_8335 <- evaluateAddress v_2371;
      v_8336 <- load v_8335 4;
      v_8337 <- eval (bitwidthMInt v_8336);
      v_8338 <- eval (mi v_8337 -1);
      v_8339 <- eval (bv_xor v_8336 v_8338);
      v_8340 <- eval (concat (expression.bv_nat 1 0) v_8339);
      v_8341 <- eval (add v_8340 (expression.bv_nat 33 1));
      v_8342 <- getRegister v_2372;
      v_8343 <- eval (concat (expression.bv_nat 1 0) v_8342);
      v_8344 <- eval (add v_8341 v_8343);
      v_8345 <- eval (extract v_8344 0 1);
      v_8346 <- eval (eq v_8345 (expression.bv_nat 1 1));
      v_8347 <- eval (notBool_ v_8346);
      v_8348 <- eval (mux v_8347 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8349 <- eval (extract v_8344 1 2);
      v_8350 <- eval (extract v_8344 1 33);
      v_8351 <- eval (eq v_8350 (expression.bv_nat 32 0));
      v_8352 <- eval (mux v_8351 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8353 <- eval (extract v_8336 27 28);
      v_8354 <- eval (extract v_8342 27 28);
      v_8355 <- eval (bv_xor v_8353 v_8354);
      v_8356 <- eval (extract v_8344 28 29);
      v_8357 <- eval (bv_xor v_8355 v_8356);
      v_8358 <- eval (extract v_8344 32 33);
      v_8359 <- eval (eq v_8358 (expression.bv_nat 1 1));
      v_8360 <- eval (extract v_8344 31 32);
      v_8361 <- eval (eq v_8360 (expression.bv_nat 1 1));
      v_8362 <- eval (eq v_8359 v_8361);
      v_8363 <- eval (notBool_ v_8362);
      v_8364 <- eval (extract v_8344 30 31);
      v_8365 <- eval (eq v_8364 (expression.bv_nat 1 1));
      v_8366 <- eval (eq v_8363 v_8365);
      v_8367 <- eval (notBool_ v_8366);
      v_8368 <- eval (extract v_8344 29 30);
      v_8369 <- eval (eq v_8368 (expression.bv_nat 1 1));
      v_8370 <- eval (eq v_8367 v_8369);
      v_8371 <- eval (notBool_ v_8370);
      v_8372 <- eval (eq v_8356 (expression.bv_nat 1 1));
      v_8373 <- eval (eq v_8371 v_8372);
      v_8374 <- eval (notBool_ v_8373);
      v_8375 <- eval (extract v_8344 27 28);
      v_8376 <- eval (eq v_8375 (expression.bv_nat 1 1));
      v_8377 <- eval (eq v_8374 v_8376);
      v_8378 <- eval (notBool_ v_8377);
      v_8379 <- eval (extract v_8344 26 27);
      v_8380 <- eval (eq v_8379 (expression.bv_nat 1 1));
      v_8381 <- eval (eq v_8378 v_8380);
      v_8382 <- eval (notBool_ v_8381);
      v_8383 <- eval (extract v_8344 25 26);
      v_8384 <- eval (eq v_8383 (expression.bv_nat 1 1));
      v_8385 <- eval (eq v_8382 v_8384);
      v_8386 <- eval (notBool_ v_8385);
      v_8387 <- eval (notBool_ v_8386);
      v_8388 <- eval (mux v_8387 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8389 <- eval (extract v_8336 0 1);
      v_8390 <- eval (bitwidthMInt v_8389);
      v_8391 <- eval (mi v_8390 -1);
      v_8392 <- eval (bv_xor v_8389 v_8391);
      v_8393 <- eval (eq v_8392 (expression.bv_nat 1 1));
      v_8394 <- eval (extract v_8342 0 1);
      v_8395 <- eval (eq v_8394 (expression.bv_nat 1 1));
      v_8396 <- eval (eq v_8393 v_8395);
      v_8397 <- eval (eq v_8349 (expression.bv_nat 1 1));
      v_8398 <- eval (eq v_8393 v_8397);
      v_8399 <- eval (notBool_ v_8398);
      v_8400 <- eval (bit_and v_8396 v_8399);
      v_8401 <- eval (mux v_8400 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_8401;
      setRegister pf v_8388;
      setRegister af v_8357;
      setRegister zf v_8352;
      setRegister sf v_8349;
      setRegister cf v_8348;
      pure ()
    pat_end
def cmppd1 : instruction :=
  definst "cmppd" $ do
    pattern fun (v_2403 : imm int) (v_2405 : reg (bv 128)) (v_2406 : reg (bv 128)) => do
      v_4655 <- getRegister v_2406;
      v_4656 <- eval (extract v_4655 0 64);
      v_4657 <- getRegister v_2405;
      v_4658 <- eval (extract v_4657 0 64);
      v_4659 <- eval (handleImmediateWithSignExtend v_2403 8 8);
      v_4660 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_double_pred v_4656 v_4658 v_4659);
      v_4661 <- eval (eq v_4660 (expression.bv_nat 1 1));
      v_4662 <- eval (mux v_4661 (expression.bv_nat 64 18446744073709551615) (expression.bv_nat 64 0));
      v_4663 <- eval (extract v_4655 64 128);
      v_4664 <- eval (extract v_4657 64 128);
      v_4665 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_double_pred v_4663 v_4664 v_4659);
      v_4666 <- eval (eq v_4665 (expression.bv_nat 1 1));
      v_4667 <- eval (mux v_4666 (expression.bv_nat 64 18446744073709551615) (expression.bv_nat 64 0));
      v_4668 <- eval (concat v_4662 v_4667);
      setRegister (lhs.of_reg v_2406) v_4668;
      pure ()
    pat_end;
    pattern fun (v_2393 : imm int) (v_2394 : Mem) (v_2395 : reg (bv 128)) => do
      v_8424 <- getRegister v_2395;
      v_8425 <- eval (extract v_8424 0 64);
      v_8426 <- evaluateAddress v_2394;
      v_8427 <- load v_8426 16;
      v_8428 <- eval (extract v_8427 0 64);
      v_8429 <- eval (handleImmediateWithSignExtend v_2393 8 8);
      v_8430 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_double_pred v_8425 v_8428 v_8429);
      v_8431 <- eval (eq v_8430 (expression.bv_nat 1 1));
      v_8432 <- eval (mux v_8431 (expression.bv_nat 64 18446744073709551615) (expression.bv_nat 64 0));
      v_8433 <- eval (extract v_8424 64 128);
      v_8434 <- eval (extract v_8427 64 128);
      v_8435 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_double_pred v_8433 v_8434 v_8429);
      v_8436 <- eval (eq v_8435 (expression.bv_nat 1 1));
      v_8437 <- eval (mux v_8436 (expression.bv_nat 64 18446744073709551615) (expression.bv_nat 64 0));
      v_8438 <- eval (concat v_8432 v_8437);
      setRegister (lhs.of_reg v_2395) v_8438;
      pure ()
    pat_end
def cmpps1 : instruction :=
  definst "cmpps" $ do
    pattern fun (v_2423 : imm int) (v_2425 : reg (bv 128)) (v_2426 : reg (bv 128)) => do
      v_4690 <- getRegister v_2426;
      v_4691 <- eval (extract v_4690 0 32);
      v_4692 <- getRegister v_2425;
      v_4693 <- eval (extract v_4692 0 32);
      v_4694 <- eval (handleImmediateWithSignExtend v_2423 8 8);
      v_4695 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_4691 v_4693 v_4694);
      v_4696 <- eval (eq v_4695 (expression.bv_nat 1 1));
      v_4697 <- eval (mux v_4696 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_4698 <- eval (extract v_4690 32 64);
      v_4699 <- eval (extract v_4692 32 64);
      v_4700 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_4698 v_4699 v_4694);
      v_4701 <- eval (eq v_4700 (expression.bv_nat 1 1));
      v_4702 <- eval (mux v_4701 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_4703 <- eval (extract v_4690 64 96);
      v_4704 <- eval (extract v_4692 64 96);
      v_4705 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_4703 v_4704 v_4694);
      v_4706 <- eval (eq v_4705 (expression.bv_nat 1 1));
      v_4707 <- eval (mux v_4706 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_4708 <- eval (extract v_4690 96 128);
      v_4709 <- eval (extract v_4692 96 128);
      v_4710 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_4708 v_4709 v_4694);
      v_4711 <- eval (eq v_4710 (expression.bv_nat 1 1));
      v_4712 <- eval (mux v_4711 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_4713 <- eval (concat v_4707 v_4712);
      v_4714 <- eval (concat v_4702 v_4713);
      v_4715 <- eval (concat v_4697 v_4714);
      setRegister (lhs.of_reg v_2426) v_4715;
      pure ()
    pat_end;
    pattern fun (v_2413 : imm int) (v_2414 : Mem) (v_2415 : reg (bv 128)) => do
      v_8452 <- getRegister v_2415;
      v_8453 <- eval (extract v_8452 0 32);
      v_8454 <- evaluateAddress v_2414;
      v_8455 <- load v_8454 16;
      v_8456 <- eval (extract v_8455 0 32);
      v_8457 <- eval (handleImmediateWithSignExtend v_2413 8 8);
      v_8458 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_8453 v_8456 v_8457);
      v_8459 <- eval (eq v_8458 (expression.bv_nat 1 1));
      v_8460 <- eval (mux v_8459 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_8461 <- eval (extract v_8452 32 64);
      v_8462 <- eval (extract v_8455 32 64);
      v_8463 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_8461 v_8462 v_8457);
      v_8464 <- eval (eq v_8463 (expression.bv_nat 1 1));
      v_8465 <- eval (mux v_8464 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_8466 <- eval (extract v_8452 64 96);
      v_8467 <- eval (extract v_8455 64 96);
      v_8468 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_8466 v_8467 v_8457);
      v_8469 <- eval (eq v_8468 (expression.bv_nat 1 1));
      v_8470 <- eval (mux v_8469 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_8471 <- eval (extract v_8452 96 128);
      v_8472 <- eval (extract v_8455 96 128);
      v_8473 <- eval (_(_,_,_)_MINT-WRAPPER-SYNTAX cmp_single_pred v_8471 v_8472 v_8457);
      v_8474 <- eval (eq v_8473 (expression.bv_nat 1 1));
      v_8475 <- eval (mux v_8474 (expression.bv_nat 32 4294967295) (expression.bv_nat 32 0));
      v_8476 <- eval (concat v_8470 v_8475);
      v_8477 <- eval (concat v_8465 v_8476);
      v_8478 <- eval (concat v_8460 v_8477);
      setRegister (lhs.of_reg v_2415) v_8478;
      pure ()
    pat_end
