Information about documentation for UART
===========================================

The documentation for this module is not included - as this module is not a part of the UVVM deliverables.
The design (VHDL source code) and Testbench is delivered with UVVM in order to illustrate the usage and debugging support provided by UVVM.

See sim/compile_order.txt for compile order of files