Source Block: hdl/library/axi_jesd_gt/axi_jesd_gt.v@566:580@HdlStmFor
    .up_drp_rxrate (up_drp_rxrate_gt_s[15]));

  genvar n;
  generate

  for (n = PCORE_NUM_OF_LANES; n < 14; n = n + 1) begin: g_unused_1
  assign up_drp_rdata_gt_s[n] = 'd0;
  assign up_drp_ready_gt_s[n] = 'd0;
  assign up_drp_rxrate_gt_s[n] = 'd0;
  end

  for (n = 0; n < PCORE_NUM_OF_LANES; n = n + 1) begin: g_lane_1

  ad_jesd_align i_jesd_align (
    .rx_clk (rx_clk),

Diff Content:
- 571   for (n = PCORE_NUM_OF_LANES; n < 14; n = n + 1) begin: g_unused_1
- 572   assign up_drp_rdata_gt_s[n] = 'd0;
- 573   assign up_drp_ready_gt_s[n] = 'd0;
- 574   assign up_drp_rxrate_gt_s[n] = 'd0;
+ 574   if (NUM_OF_LANES < 8) begin
+ 574   for (n = NUM_OF_LANES; n < 8; n = n + 1) begin: g_unused_1
+ 574   assign rx_rst[n] = 1'd0;
+ 574   assign rx_pll_rst[n] = 1'd0;
+ 574   assign rx_gt_rst[n] = 1'd0;
+ 574   assign rx_pll_locked[n] = 1'd0;
+ 574   assign rx_user_ready[n] = 1'd0;
+ 574   assign rx_rst_done[n] = 1'd0;
+ 574   assign rx_out_clk[n] = 1'd0;
+ 574   assign rx_rst[n] = 1'd0;
+ 574   assign rx_sync[n] = 1'd0;
+ 574   assign rx_sof[n] = 1'd0;
+ 574   assign rx_data[((32*n)+31):(32*n)] = 32'd0;
+ 574   assign rx_gt_charisk[((4*n)+3):(4*n)] = 4'd0;
+ 574   assign rx_gt_disperr[((4*n)+3):(4*n)] = 4'd0;
+ 574   assign rx_gt_notintable[((4*n)+3):(4*n)] = 4'd0;
+ 574   assign rx_gt_data[((32*n)+31):(32*n)] = 32'd0;
+ 574   assign rx_gt_ilas_f[((4*n)+3):(4*n)] = 4'd0;
+ 574   assign rx_gt_ilas_q[((4*n)+3):(4*n)] = 4'd0;
+ 574   assign rx_gt_ilas_a[((4*n)+3):(4*n)] = 4'd0;
+ 574   assign rx_gt_ilas_r[((4*n)+3):(4*n)] = 4'd0;
+ 574   assign rx_gt_cgs_k[((4*n)+3):(4*n)] = 4'd0;
+ 574   assign rx_ip_rst[n] = 1'd0;
+ 574   assign rx_ip_sysref[n] = 1'd0;
+ 574   assign rx_ip_rst_done[n] = 1'd0;
+ 574   assign tx_p[n] = 1'd0;
+ 574   assign tx_n[n] = 1'd1;
+ 574   assign tx_rst[n] = 1'd0;
+ 574   assign tx_pll_rst[n] = 1'd0;
+ 574   assign tx_gt_rst[n] = 1'd0;
+ 574   assign tx_pll_locked[n] = 1'd0;
+ 574   assign tx_user_ready[n] = 1'd0;
+ 574   assign tx_rst_done[n] = 1'd0;
+ 574   assign tx_out_clk[n] = 1'd0;
+ 574   assign tx_rst[n] = 1'd0;
+ 574   assign tx_ip_rst[n] = 1'd0;
+ 574   assign tx_ip_data[((32*n)+31):(32*n)] = 32'd0;
+ 574   assign tx_ip_sysref[n] = 1'd0;
+ 574   assign tx_ip_sync[n] = 1'd0;
+ 574   assign tx_ip_rst_done[n] = 1'd0;
+ 574   end

Clone Blocks:
