Project Information                   e:\vhdldesigns\ee231\11up1\system01c.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/16/2002 19:10:47

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

system01c
      EPF10K70RC240-4      2      42     0    4096      22 %    283      7  %

User Pins:                 2      42     0  



Project Information                   e:\vhdldesigns\ee231\11up1\system01c.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Flipflop '|UP1C:21|state~7' stuck at GND


Project Information                   e:\vhdldesigns\ee231\11up1\system01c.rpt

** STATE MACHINE ASSIGNMENTS **


|UP1C:21|state: MACHINE
        OF BITS (
           |UP1C:21|state~9,
           |UP1C:21|state~8,
           |UP1C:21|state~6,
           |UP1C:21|state~5,
           |UP1C:21|state~4,
           |UP1C:21|state~3,
           |UP1C:21|state~2,
           |UP1C:21|state~1
        )
        WITH STATES (
                          resetA = B"00000000", 
                           fetch = B"11000000", 
                          decode = B"10000000", 
                        exec_add = B"10100000", 
                       exec_load = B"10010000", 
                      exec_store = B"10001000", 
                     exec_store2 = B"10000100", 
                     exec_store3 = B"10000010", 
                       exec_jump = B"10000001"
);



Project Information                   e:\vhdldesigns\ee231\11up1\system01c.rpt

** EMBEDDED ARRAYS **


|LPM_RAM_DQ:2|altram:sram|content: MEMORY (
               width        =   16;
               depth        =  256;
               segmentsize  =  256;
               mode         = MEM_INITIALIZED#MEM_REG_DATAIN_CLK0;
               file         = "up1asm.mif";
         )
         OF SEGMENTS (
               |LPM_RAM_DQ:2|altram:sram|segment0_15,
               |LPM_RAM_DQ:2|altram:sram|segment0_14,
               |LPM_RAM_DQ:2|altram:sram|segment0_13,
               |LPM_RAM_DQ:2|altram:sram|segment0_12,
               |LPM_RAM_DQ:2|altram:sram|segment0_11,
               |LPM_RAM_DQ:2|altram:sram|segment0_10,
               |LPM_RAM_DQ:2|altram:sram|segment0_9,
               |LPM_RAM_DQ:2|altram:sram|segment0_8,
               |LPM_RAM_DQ:2|altram:sram|segment0_7,
               |LPM_RAM_DQ:2|altram:sram|segment0_6,
               |LPM_RAM_DQ:2|altram:sram|segment0_5,
               |LPM_RAM_DQ:2|altram:sram|segment0_4,
               |LPM_RAM_DQ:2|altram:sram|segment0_3,
               |LPM_RAM_DQ:2|altram:sram|segment0_2,
               |LPM_RAM_DQ:2|altram:sram|segment0_1,
               |LPM_RAM_DQ:2|altram:sram|segment0_0
);




Project Information                   e:\vhdldesigns\ee231\11up1\system01c.rpt

** FILE HIERARCHY **



|lpm_ram_dq:2|
|lpm_ram_dq:2|altram:sram|
|up1c:21|
|up1c:21|lpm_add_sub:490|
|up1c:21|lpm_add_sub:490|addcore:adder|
|up1c:21|lpm_add_sub:490|altshift:result_ext_latency_ffs|
|up1c:21|lpm_add_sub:490|altshift:carry_ext_latency_ffs|
|up1c:21|lpm_add_sub:490|altshift:oflow_ext_latency_ffs|
|up1c:21|lpm_compare:1020|
|up1c:21|lpm_compare:1020|comptree:comparator|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|up1c:21|lpm_compare:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|up1c:21|lpm_compare:1020|altshift:aeb_ext_lat_ffs|
|up1c:21|lpm_compare:1020|altshift:agb_ext_lat_ffs|
|up1c:21|lpm_compare:1021|
|up1c:21|lpm_compare:1021|comptree:comparator|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|up1c:21|lpm_compare:1021|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|up1c:21|lpm_compare:1021|altshift:aeb_ext_lat_ffs|
|up1c:21|lpm_compare:1021|altshift:agb_ext_lat_ffs|
|up1c:21|lpm_add_sub:1161|
|up1c:21|lpm_add_sub:1161|addcore:adder|
|up1c:21|lpm_add_sub:1161|altshift:result_ext_latency_ffs|
|up1c:21|lpm_add_sub:1161|altshift:carry_ext_latency_ffs|
|up1c:21|lpm_add_sub:1161|altshift:oflow_ext_latency_ffs|


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01c.rpt
system01c

***** Logic for device 'system01c' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                                                                                         
                R R R R R   R R   R R R R R R R   R   R R R R R     R R       R R R     R R R R R R R   R R R R R R R   R R R R R R R R  
                E E E E E   E E   E E E E E E E   E   E E E E E     E E       E E E     E E E E E E E   E E E E E E E   E E E E E E E E  
                S S S S S   S S G S S S S S S S V S   S S S S S G d S S G G G S S S d V S S S S S S S G S S S S S S S V S S S S S S S S  
                E E E E E   E E N E E E E E E E C E a E E E E E N a E E N N N E E E a C E E E E E E E N E E E E E E E C E E E E E E E E  
                R R R R R   R R D R R R R R R R C R d R R R R R D t R R D D D R R R t C R R R R R R R D R R R R R R R C R R R R R R R R  
                V V V V V   V V I V V V V V V V I V d V V V V V I a V V I I I V V V a I V V V V V V V I V V V V V V V I V V V V V V V V  
                E E E E E w E E N E E E E E E E N E r E E E E E N 1 E E N N N E E E 1 N E E E E E E E N E E E E E E E N E E E E E E E E  
                D D D D D r D D T D D D D D D D T D 7 D D D D D T 5 D D T T T D D D 2 T D D D D D D D T D D D D D D D T D D D D D D D D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
  RESERVED |  6                                                                                                                         175 | RESERVED 
     addr2 |  7                                                                                                                         174 | RESERVED 
  RESERVED |  8                                                                                                                         173 | mem15 
  RESERVED |  9                                                                                                                         172 | RESERVED 
    GNDINT | 10                                                                                                                         171 | mem5 
  RESERVED | 11                                                                                                                         170 | VCCINT 
  RESERVED | 12                                                                                                                         169 | RESERVED 
  RESERVED | 13                                                                                                                         168 | mem3 
     addr3 | 14                                                                                                                         167 | RESERVED 
      mem4 | 15                                                                                                                         166 | RESERVED 
    VCCINT | 16                                                                                                                         165 | GNDINT 
     data3 | 17                                                                                                                         164 | RESERVED 
     mem11 | 18                                                                                                                         163 | mem6 
  RESERVED | 19                                                                                                                         162 | RESERVED 
     addr6 | 20                                                                                                                         161 | RESERVED 
  RESERVED | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | data4 
  RESERVED | 23                                                                                                                         158 | data5 
      mem7 | 24                                                                                                                         157 | data8 
       rdy | 25                                                                                                                         156 | data7 
     data6 | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | RESERVED 
    data10 | 28                                                                                                                         153 | data14 
    data11 | 29                                                                                                                         152 | mem2 
    data13 | 30                                                                                                                         151 | RESERVED 
     mem13 | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | mem12 
      mem0 | 33                                                                                                                         148 | mem10 
     data1 | 34                                                                                                                         147 | RESERVED 
     mem14 | 35                                                                                                                         146 | RESERVED 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | addr0 
      mem1 | 38                                                                                                                         143 | addr4 
     data2 | 39                                                                                                                         142 | RESERVED 
     addr1 | 40                                                                                                                         141 | RESERVED 
  RESERVED | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | RESERVED 
  RESERVED | 43                                                                                                                         138 | RESERVED 
  RESERVED | 44                                                                                                                         137 | RESERVED 
      mem8 | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | data9 
  RESERVED | 48                                                                                                                         133 | RESERVED 
  RESERVED | 49                                                                                                                         132 | mem9 
  RESERVED | 50                                                                                                                         131 | RESERVED 
  RESERVED | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | RESERVED 
  RESERVED | 53                                                                                                                         128 | RESERVED 
  RESERVED | 54                                                                                                                         127 | RESERVED 
     data0 | 55                                                                                                                         126 | RESERVED 
  RESERVED | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G R a R R R R R V R R R R R R R G R R R V G c r G R R V R R R R R R R G R R R R R R R V R R R R R R R R  
                E E E E E E E E N E d E E E E E C E E E E E E E N E E E C N l e N E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                S S S S S S S S D S d S S S S S C S S S S S S S D S S S C D k s D S S C S S S S S S S D S S S S S S S C S S S S S S S S  
                E E E E E E E E I E r E E E E E I E E E E E E E I E E E I I   e I E E I E E E E E E E I E E E E E E E I E E E E E E E E  
                R R R R R R R R N R 5 R R R R R N R R R R R R R N R R R N N   t N R R N R R R R R R R N R R R R R R R N R R R R R R R R  
                V V V V V V V V T V   V V V V V T V V V V V V V T V V V T T     T V V T V V V V V V V T V V V V V V V T V V V V V V V V  
                E E E E E E E E   E   E E E E E   E E E E E E E   E E E           E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                D D D D D D D D   D   D D D D D   D D D D D D D   D D D           D D   D D D D D D D   D D D D D D D   D D D D D D D D  
                                                                                                                                         
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01c.rpt
system01c

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
B31      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
B34      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
B41      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
B52      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
C35      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
C36      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
C48      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
C52      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
D5       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
D10      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
D15      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
D16      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
D18      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
D22      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
D23      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      11/26( 42%)   
D24      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
D30      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
D38      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    1/2       1/26(  3%)   
D42      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
D48      3/ 8( 37%)   2/ 8( 25%)   2/ 8( 25%)    1/2    1/2       0/26(  0%)   
D49      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
E27      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2      12/26( 46%)   
E29      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
E30      8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    1/2    0/2       9/26( 34%)   
E31      7/ 8( 87%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      10/26( 38%)   
E33      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      16/26( 61%)   
E34      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
E37      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      16/26( 61%)   
E38      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
E39      8/ 8(100%)   3/ 8( 37%)   4/ 8( 50%)    1/2    1/2      12/26( 46%)   
E41      8/ 8(100%)   4/ 8( 50%)   4/ 8( 50%)    1/2    1/2       9/26( 34%)   
E43      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      14/26( 53%)   
E44      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E45      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      10/26( 38%)   
E48      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
E50      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
E52      2/ 8( 25%)   2/ 8( 25%)   2/ 8( 25%)    0/2    0/2       1/26(  3%)   
F27      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
F30      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      14/26( 53%)   
F32      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
F45      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    1/2       1/26(  3%)   
H31      3/ 8( 37%)   2/ 8( 25%)   0/ 8(  0%)    1/2    1/2       0/26(  0%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
D53      8/8 (100%)   8/8 (100%)   7/8 ( 87%)    1/2    2/2      17/26( 65%)   
E53      8/8 (100%)   5/8 ( 62%)   8/8 (100%)    1/2    2/2      17/26( 65%)   


Total dedicated input pins used:                 2/6      ( 33%)
Total I/O pins used:                            42/183    ( 22%)
Total logic cells used:                        283/3744   (  7%)
Total embedded cells used:                      16/72     ( 22%)
Total EABs used:                                 2/9      ( 22%)
Average fan-in:                                 3.34/4    ( 83%)
Total fan-in:                                 946/14976   (  6%)

Total input pins required:                       2
Total input I/O cell registers required:         0
Total output pins required:                     42
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    283
Total flipflops required:                       66
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:               11

Synthesized logic cells:                       165/3744   (  4%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   8   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   8     32/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   8   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   1     25/0  
 D:      0   0   0   0   8   0   0   0   0   8   0   0   0   0   8   8   0   8   0   0   0   8   8   8   0   0   8   0   0   0   1   0   0   0   0   0   0   0   1   0   0   0   8   0   0   0   0   0   3   8   0   0   0     85/8  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   7   0   8   8   7   0   8   8   0   0   8   1   8   0   8   0   8   8   8   0   0   8   0   8   0   2    113/8  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   8   0   8   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0     25/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   3   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      3/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   0   0   0   0   8   0   0   0   0   8   0   0   0   0   8   8   0   8   0   0   0   8   8   8   0   0  16  15   0   8  17  18   8   8  16   8   8   8   2   8   0  16   8   8   8   9   0   0  19   8   8   0  11    283/16 



Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01c.rpt
system01c

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
  92      -     -    -    --      INPUT  G             0    0    0    2  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01c.rpt
system01c

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 144      -     -    F    --     OUTPUT                0    1    0    0  addr0
  40      -     -    F    --     OUTPUT                0    1    0    0  addr1
   7      -     -    A    --     OUTPUT                0    1    0    0  addr2
  14      -     -    B    --     OUTPUT                0    1    0    0  addr3
 143      -     -    G    --     OUTPUT                0    1    0    0  addr4
  71      -     -    -    43     OUTPUT                0    1    0    0  addr5
  20      -     -    C    --     OUTPUT                0    1    0    0  addr6
 222      -     -    -    35     OUTPUT                0    1    0    0  addr7
  55      -     -    I    --     OUTPUT                0    1    0    0  data0
  34      -     -    E    --     OUTPUT                0    1    0    0  data1
  39      -     -    F    --     OUTPUT                0    1    0    0  data2
  17      -     -    B    --     OUTPUT                0    1    0    0  data3
 159      -     -    D    --     OUTPUT                0    1    0    0  data4
 158      -     -    D    --     OUTPUT                0    1    0    0  data5
  26      -     -    D    --     OUTPUT                0    1    0    0  data6
 156      -     -    D    --     OUTPUT                0    1    0    0  data7
 157      -     -    D    --     OUTPUT                0    1    0    0  data8
 134      -     -    H    --     OUTPUT                0    1    0    0  data9
  28      -     -    D    --     OUTPUT                0    1    0    0  data10
  29      -     -    D    --     OUTPUT                0    1    0    0  data11
 206      -     -    -    24     OUTPUT                0    1    0    0  data12
  30      -     -    E    --     OUTPUT                0    1    0    0  data13
 153      -     -    E    --     OUTPUT                0    1    0    0  data14
 215      -     -    -    29     OUTPUT                0    1    0    0  data15
  33      -     -    E    --     OUTPUT                0    1    0    0  mem0
  38      -     -    F    --     OUTPUT                0    1    0    0  mem1
 152      -     -    E    --     OUTPUT                0    1    0    0  mem2
 168      -     -    B    --     OUTPUT                0    1    0    0  mem3
  15      -     -    B    --     OUTPUT                0    1    0    0  mem4
 171      -     -    A    --     OUTPUT                0    1    0    0  mem5
 163      -     -    C    --     OUTPUT                0    1    0    0  mem6
  24      -     -    C    --     OUTPUT                0    1    0    0  mem7
  45      -     -    G    --     OUTPUT                0    1    0    0  mem8
 132      -     -    H    --     OUTPUT                0    1    0    0  mem9
 148      -     -    F    --     OUTPUT                0    1    0    0  mem10
  18      -     -    B    --     OUTPUT                0    1    0    0  mem11
 149      -     -    E    --     OUTPUT                0    1    0    0  mem12
  31      -     -    E    --     OUTPUT                0    1    0    0  mem13
  35      -     -    E    --     OUTPUT                0    1    0    0  mem14
 173      -     -    A    --     OUTPUT                0    1    0    0  mem15
  25      -     -    D    --     OUTPUT                0    1    0    0  rdy
 235      -     -    -    46     OUTPUT                0    1    0    0  wr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01c.rpt
system01c

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      -     6    E    --   MEM_SGMT                0   10    1    6  |LPM_RAM_DQ:2|altram:sram|segment0_0
   -      -     7    E    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_1
   -      -     2    E    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_2
   -      -     6    D    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_3
   -      -     5    D    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_4
   -      -     1    D    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_5
   -      -     8    D    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_6
   -      -     4    D    --   MEM_SGMT                0   10    1    5  |LPM_RAM_DQ:2|altram:sram|segment0_7
   -      -     2    D    --   MEM_SGMT                0   10    1    7  |LPM_RAM_DQ:2|altram:sram|segment0_8
   -      -     1    E    --   MEM_SGMT                0   10    1    7  |LPM_RAM_DQ:2|altram:sram|segment0_9
   -      -     3    D    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_10
   -      -     7    D    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_11
   -      -     3    E    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_12
   -      -     5    E    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_13
   -      -     4    E    --   MEM_SGMT                0   10    1    4  |LPM_RAM_DQ:2|altram:sram|segment0_14
   -      -     8    E    --   MEM_SGMT                0   10    1    3  |LPM_RAM_DQ:2|altram:sram|segment0_15
   -      8     -    E    30       SOFT    s   !r      1    0    0   29  reset~1~fit~out1
   -      1     -    C    52       SOFT    s   !       1    0    0   28  reset~1
   -      4     -    F    30       AND2                0    2    0    4  |UP1C:21|LPM_ADD_SUB:490|addcore:adder|:121
   -      6     -    B    31       AND2                0    2    0    1  |UP1C:21|LPM_ADD_SUB:490|addcore:adder|:125
   -      2     -    B    41       AND2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:490|addcore:adder|:129
   -      4     -    B    34       AND2                0    4    0    3  |UP1C:21|LPM_ADD_SUB:490|addcore:adder|:133
   -      6     -    C    35       AND2                0    2    0    1  |UP1C:21|LPM_ADD_SUB:490|addcore:adder|:137
   -      5     -    C    48        OR2                0    4    0    1  |UP1C:21|LPM_ADD_SUB:490|addcore:adder|:155
   -      1     -    E    44        OR2                0    4    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry1
   -      2     -    E    44        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry2
   -      2     -    E    31        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry3
   -      3     -    D    16        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry4
   -      2     -    D    16        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry5
   -      1     -    D    18        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry6
   -      6     -    D    18        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry7
   -      3     -    D    22        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry8
   -      2     -    D    22        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry9
   -      2     -    D    49        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry10
   -      4     -    D    49        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry11
   -      3     -    E    50        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry12
   -      1     -    E    50        OR2                0    3    0    2  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry13
   -      1     -    E    27        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry14
   -      5     -    E    33        OR2    s           0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|~178~1
   -      3     -    E    44        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:179
   -      1     -    E    31        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:180
   -      3     -    D    05        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:181
   -      4     -    D    16        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:182
   -      3     -    D    15        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:183
   -      3     -    D    18        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:184
   -      3     -    D    10        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:185
   -      4     -    D    22        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:186
   -      3     -    D    42        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:187
   -      3     -    D    49        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:188
   -      3     -    E    34        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:189
   -      4     -    E    50        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:190
   -      2     -    E    48        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:191
   -      3     -    E    27        OR2                0    3    0    1  |UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:192
   -      5     -    E    39       AND2    s           0    3    0    1  |UP1C:21|LPM_COMPARE:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1
   -      1     -    E    39       AND2                0    4    0    5  |UP1C:21|LPM_COMPARE:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39
   -      6     -    E    39       DFFE   +            0    4    0    2  |UP1C:21|state~1
   -      1     -    F    45       DFFE   +            0    1    0   18  |UP1C:21|state~2
   -      1     -    F    32       SOFT    s    r      0    1    0   21  |UP1C:21|state~3~fit~out1
   -      4     -    F    32       SOFT    s    r      0    1    0   20  |UP1C:21|state~3~fit~out2
   -      2     -    E    41       DFFE   +            0    3    0    2  |UP1C:21|state~3
   -      1     -    H    31       SOFT    s    r      0    1    0   26  |UP1C:21|state~4~fit~out1
   -      4     -    H    31       SOFT    s    r      0    1    0   25  |UP1C:21|state~4~fit~out2
   -      2     -    H    31       DFFE   +            0    0    0    2  |UP1C:21|state~4
   -      3     -    E    41       DFFE   +            0    4    0   18  |UP1C:21|state~5
   -      1     -    E    52       SOFT    s    r      0    1    0   26  |UP1C:21|state~6~fit~out1
   -      4     -    E    52       SOFT    s    r      0    1    0   26  |UP1C:21|state~6~fit~out2
   -      4     -    E    41       DFFE   +            0    2    0    2  |UP1C:21|state~6
   -      2     -    E    39       SOFT    s    r      0    1    0   37  |UP1C:21|state~8~fit~out1
   -      3     -    E    39       SOFT    s    r      0    1    0   36  |UP1C:21|state~8~fit~out2
   -      8     -    E    39       DFFE   +            0    3    0    2  |UP1C:21|state~8
   -      1     -    D    48       SOFT    s    r      0    1    0   30  |UP1C:21|state~9~fit~out1
   -      4     -    D    48       SOFT    s    r      0    1    0   30  |UP1C:21|state~9~fit~out2
   -      8     -    E    41       AND2    s           0    3    0   17  |UP1C:21|state~9~2
   -      7     -    E    37       AND2    s           0    4    0    1  |UP1C:21|state~9~3
   -      8     -    E    33       AND2    s           0    4    0    1  |UP1C:21|state~9~4
   -      3     -    E    45       AND2    s           0    4    0    1  |UP1C:21|state~9~5
   -      4     -    E    45       AND2    s           0    4    0    1  |UP1C:21|state~9~6
   -      8     -    D    05       AND2    s           0    4    0    1  |UP1C:21|state~9~7
   -      1     -    D    24       AND2    s           0    4    0    1  |UP1C:21|state~9~8
   -      8     -    D    15       AND2    s           0    4    0    1  |UP1C:21|state~9~9
   -      5     -    D    24       AND2    s           0    4    0    1  |UP1C:21|state~9~10
   -      8     -    D    10       AND2    s           0    4    0    1  |UP1C:21|state~9~11
   -      2     -    D    23       AND2    s           0    4    0    1  |UP1C:21|state~9~12
   -      8     -    D    42       AND2    s           0    4    0    1  |UP1C:21|state~9~13
   -      6     -    D    23       AND2    s           0    4    0    1  |UP1C:21|state~9~14
   -      8     -    E    34       AND2    s           0    4    0    1  |UP1C:21|state~9~15
   -      4     -    E    29       AND2    s           0    4    0    1  |UP1C:21|state~9~16
   -      7     -    E    48       AND2    s           0    4    0    1  |UP1C:21|state~9~17
   -      7     -    E    29       AND2    s           0    4    0    1  |UP1C:21|state~9~18
   -      2     -    D    48       DFFE   +            0    0    0    2  |UP1C:21|state~9
   -      2     -    E    29       DFFE   +            0    3    1    1  |UP1C:21|:3
   -      3     -    E    29       DFFE   +            0    3    1    1  |UP1C:21|:5
   -      1     -    E    29       DFFE   +            0    3    1    1  |UP1C:21|:7
   -      5     -    D    23       DFFE   +            0    3    1    1  |UP1C:21|:9
   -      7     -    D    23       DFFE   +            0    3    1    1  |UP1C:21|:11
   -      8     -    D    30       DFFE   +            0    3    1    1  |UP1C:21|:13
   -      3     -    D    23       DFFE   +            0    3    1    1  |UP1C:21|:15
   -      6     -    D    24       DFFE   +            0    3    1    1  |UP1C:21|:17
   -      8     -    D    24       DFFE   +            0    3    1    1  |UP1C:21|:19
   -      2     -    D    24       DFFE   +            0    3    1    1  |UP1C:21|:21
   -      3     -    D    24       DFFE   +            0    3    1    1  |UP1C:21|:23
   -      1     -    D    23       DFFE   +            0    3    1    1  |UP1C:21|:25
   -      7     -    E    45       DFFE   +            0    3    1    1  |UP1C:21|:27
   -      5     -    E    29       DFFE   +            0    3    1    1  |UP1C:21|:29
   -      8     -    E    38       DFFE   +            0    3    1    1  |UP1C:21|:31
   -      6     -    E    37       DFFE   +            0    3    1    1  |UP1C:21|:33
   -      2     -    D    38       DFFE   +            0    1    1    0  |UP1C:21|:59
   -      1     -    E    45       DFFE   +            0    4    1   17  |UP1C:21|:61
   -      7     -    C    48       DFFE   +            0    3    0    5  |UP1C:21|PC7 (|UP1C:21|:63)
   -      4     -    C    35       DFFE   +            0    3    0    6  |UP1C:21|PC6 (|UP1C:21|:64)
   -      4     -    E    43       DFFE   +            0    3    0    7  |UP1C:21|PC5 (|UP1C:21|:65)
   -      7     -    B    34       DFFE   +            0    3    0    6  |UP1C:21|PC4 (|UP1C:21|:66)
   -      2     -    B    31       DFFE   +            0    3    0    7  |UP1C:21|PC3 (|UP1C:21|:67)
   -      3     -    B    41       DFFE   +            0    3    0    8  |UP1C:21|PC2 (|UP1C:21|:68)
   -      7     -    F    30       DFFE   +            0    3    0    6  |UP1C:21|PC1 (|UP1C:21|:69)
   -      3     -    F    32       DFFE   +            0    3    0    6  |UP1C:21|PC0 (|UP1C:21|:70)
   -      4     -    C    36       DFFE   +            0    4    1   17  |UP1C:21|MAR7 (|UP1C:21|:71)
   -      2     -    C    36       DFFE   +            0    4    1   17  |UP1C:21|MAR6 (|UP1C:21|:72)
   -      1     -    E    43       DFFE   +            0    4    1   17  |UP1C:21|MAR5 (|UP1C:21|:73)
   -      4     -    B    52       DFFE   +            0    4    1   17  |UP1C:21|MAR4 (|UP1C:21|:74)
   -      5     -    B    52       DFFE   +            0    4    1   17  |UP1C:21|MAR3 (|UP1C:21|:75)
   -      2     -    E    30       DFFE   +            0    4    1   17  |UP1C:21|MAR2 (|UP1C:21|:76)
   -      7     -    F    27       DFFE   +            0    4    1   17  |UP1C:21|MAR1 (|UP1C:21|:77)
   -      6     -    F    27       DFFE   +            0    4    1   17  |UP1C:21|MAR0 (|UP1C:21|:78)
   -      2     -    E    27       DFFE   +            0    3    0    6  |UP1C:21|AC15 (|UP1C:21|:79)
   -      8     -    E    48       DFFE   +            0    3    0    7  |UP1C:21|AC14 (|UP1C:21|:80)
   -      2     -    E    50       DFFE   +            0    3    0    7  |UP1C:21|AC13 (|UP1C:21|:81)
   -      2     -    E    34       DFFE   +            0    3    0    7  |UP1C:21|AC12 (|UP1C:21|:82)
   -      1     -    D    49       DFFE   +            0    3    0    7  |UP1C:21|AC11 (|UP1C:21|:83)
   -      2     -    D    42       DFFE   +            0    3    0    7  |UP1C:21|AC10 (|UP1C:21|:84)
   -      1     -    D    22       DFFE   +            0    3    0    7  |UP1C:21|AC9 (|UP1C:21|:85)
   -      2     -    D    10       DFFE   +            0    3    0    7  |UP1C:21|AC8 (|UP1C:21|:86)
   -      2     -    D    18       DFFE   +            0    3    0    7  |UP1C:21|AC7 (|UP1C:21|:87)
   -      2     -    D    15       DFFE   +            0    3    0    7  |UP1C:21|AC6 (|UP1C:21|:88)
   -      1     -    D    16       DFFE   +            0    3    0    7  |UP1C:21|AC5 (|UP1C:21|:89)
   -      1     -    D    05       DFFE   +            0    3    0    7  |UP1C:21|AC4 (|UP1C:21|:90)
   -      6     -    E    31       DFFE   +            0    3    0    7  |UP1C:21|AC3 (|UP1C:21|:91)
   -      8     -    E    44       DFFE   +            0    3    0    7  |UP1C:21|AC2 (|UP1C:21|:92)
   -      1     -    E    33       DFFE   +            0    3    0    7  |UP1C:21|AC1 (|UP1C:21|:93)
   -      1     -    E    37       DFFE   +            0    3    0    8  |UP1C:21|AC0 (|UP1C:21|:94)
   -      1     -    C    36       DFFE   +            0    2    0    2  |UP1C:21|IR7 (|UP1C:21|:103)
   -      3     -    C    36       DFFE   +            0    2    0    2  |UP1C:21|IR6 (|UP1C:21|:104)
   -      7     -    E    30       DFFE   +            0    2    0    2  |UP1C:21|IR5 (|UP1C:21|:105)
   -      3     -    B    52       DFFE   +            0    2    0    2  |UP1C:21|IR4 (|UP1C:21|:106)
   -      2     -    B    52       DFFE   +            0    2    0    2  |UP1C:21|IR3 (|UP1C:21|:107)
   -      6     -    E    30       DFFE   +            0    2    0    2  |UP1C:21|IR2 (|UP1C:21|:108)
   -      1     -    F    27       DFFE   +            0    2    0    2  |UP1C:21|IR1 (|UP1C:21|:109)
   -      5     -    F    27       DFFE   +            0    2    0    2  |UP1C:21|IR0 (|UP1C:21|:110)
   -      5     -    E    41       AND2                0    3    0    3  |UP1C:21|:678
   -      6     -    E    41       AND2                0    3    0    3  |UP1C:21|:698
   -      8     -    C    36       AND2                0    2    0    1  |UP1C:21|:1820
   -      6     -    C    36        OR2    s           0    4    0    1  |UP1C:21|~1822~1
   -      7     -    C    36       AND2                0    2    0    1  |UP1C:21|:1847
   -      5     -    C    36        OR2    s           0    4    0    1  |UP1C:21|~1849~1
   -      1     -    E    30       AND2                0    2    0    1  |UP1C:21|:1874
   -      4     -    E    30        OR2    s           0    4    0    1  |UP1C:21|~1876~1
   -      8     -    B    52       AND2                0    2    0    1  |UP1C:21|:1901
   -      6     -    B    52        OR2    s           0    4    0    1  |UP1C:21|~1903~1
   -      7     -    B    52       AND2                0    2    0    1  |UP1C:21|:1928
   -      1     -    B    52        OR2    s           0    4    0    1  |UP1C:21|~1930~1
   -      5     -    E    30       AND2                0    2    0    1  |UP1C:21|:1955
   -      3     -    E    30        OR2    s           0    4    0    1  |UP1C:21|~1957~1
   -      8     -    F    27       AND2                0    2    0    1  |UP1C:21|:1982
   -      3     -    F    27        OR2    s           0    4    0    1  |UP1C:21|~1984~1
   -      4     -    F    27       AND2                0    2    0    1  |UP1C:21|:2009
   -      2     -    F    27        OR2    s           0    4    0    1  |UP1C:21|~2011~1
   -      8     -    E    29        OR2    s           0    4    0    1  |UP1C:21|~2038~1
   -      1     -    E    48        OR2    s           0    4    0    1  |UP1C:21|~2065~1
   -      6     -    E    29        OR2    s           0    4    0    1  |UP1C:21|~2092~1
   -      1     -    E    34        OR2    s           0    4    0    1  |UP1C:21|~2119~1
   -      8     -    D    23        OR2    s           0    4    0    1  |UP1C:21|~2146~1
   -      1     -    D    42        OR2    s           0    4    0    1  |UP1C:21|~2173~1
   -      4     -    D    23        OR2    s           0    4    0    1  |UP1C:21|~2200~1
   -      1     -    D    10        OR2    s           0    4    0    1  |UP1C:21|~2227~1
   -      7     -    D    24        OR2    s           0    4    0    1  |UP1C:21|~2254~1
   -      1     -    D    15        OR2    s           0    4    0    1  |UP1C:21|~2281~1
   -      4     -    D    24        OR2    s           0    4    0    1  |UP1C:21|~2308~1
   -      2     -    D    05        OR2    s           0    4    0    1  |UP1C:21|~2335~1
   -      5     -    E    45        OR2    s           0    4    0    1  |UP1C:21|~2362~1
   -      2     -    E    45        OR2    s           0    4    0    1  |UP1C:21|~2389~1
   -      4     -    E    33        OR2    s           0    4    0    1  |UP1C:21|~2416~1
   -      7     -    E    41        OR2    s           0    4    0    1  |UP1C:21|~2443~1
   -      1     -    E    41        OR2    s           0    4    0   16  |UP1C:21|~2443~2
   -      8     -    E    37        OR2    s           0    4    0    1  |UP1C:21|~2443~3
   -      3     -    C    48        OR2    s           0    3    0    1  |UP1C:21|~2458~1
   -      2     -    C    48        OR2                0    4    0    2  |UP1C:21|:2460
   -      4     -    C    48        OR2    s           0    4    0    1  |UP1C:21|~2464~1
   -      6     -    C    48        OR2    s           0    3    0    1  |UP1C:21|~2467~1
   -      3     -    C    35        OR2    s           0    3    0    1  |UP1C:21|~2485~1
   -      2     -    C    35        OR2                0    4    0    2  |UP1C:21|:2487
   -      5     -    C    35        OR2    s           0    4    0    1  |UP1C:21|~2491~1
   -      7     -    C    35        OR2    s           0    4    0    1  |UP1C:21|~2494~1
   -      3     -    E    43        OR2    s           0    3    0    1  |UP1C:21|~2512~1
   -      2     -    E    43        OR2                0    4    0    2  |UP1C:21|:2514
   -      5     -    E    43        OR2    s           0    4    0    1  |UP1C:21|~2518~1
   -      6     -    E    43        OR2    s           0    4    0    1  |UP1C:21|~2521~1
   -      3     -    B    34        OR2    s           0    3    0    1  |UP1C:21|~2539~1
   -      2     -    B    34        OR2                0    4    0    2  |UP1C:21|:2541
   -      5     -    B    34        OR2    s           0    4    0    1  |UP1C:21|~2545~1
   -      6     -    B    34        OR2    s           0    4    0    1  |UP1C:21|~2548~1
   -      4     -    B    31        OR2    s           0    3    0    1  |UP1C:21|~2566~1
   -      3     -    B    31        OR2                0    4    0    2  |UP1C:21|:2568
   -      5     -    B    31        OR2    s           0    4    0    1  |UP1C:21|~2572~1
   -      7     -    B    31        OR2    s           0    4    0    1  |UP1C:21|~2575~1
   -      5     -    B    41        OR2    s           0    3    0    1  |UP1C:21|~2593~1
   -      4     -    B    41        OR2                0    4    0    2  |UP1C:21|:2595
   -      6     -    B    41        OR2    s           0    4    0    1  |UP1C:21|~2599~1
   -      7     -    B    41        OR2    s           0    4    0    1  |UP1C:21|~2602~1
   -      3     -    F    30        OR2    s           0    3    0    1  |UP1C:21|~2620~1
   -      2     -    F    30        OR2                0    4    0    2  |UP1C:21|:2622
   -      5     -    F    30        OR2    s           0    4    0    1  |UP1C:21|~2626~1
   -      6     -    F    30        OR2    s           0    4    0    1  |UP1C:21|~2629~1
   -      4     -    E    39        OR2    s           0    3    0    8  |UP1C:21|~2649~1
   -      5     -    F    32        OR2    s           0    3    0    2  |UP1C:21|~2649~2
   -      6     -    F    32        OR2    s           0    4    0    1  |UP1C:21|~2661~1
   -      7     -    F    32        OR2    s           0    4    0    1  |UP1C:21|~2661~2
   -      8     -    C    48        OR2    s           0    4    0    1  |UP1C:21|~2688~1
   -      1     -    C    48        OR2    s           0    4    0    1  |UP1C:21|~2688~2
   -      8     -    C    35        OR2    s           0    4    0    1  |UP1C:21|~2715~1
   -      1     -    C    35        OR2    s           0    4    0    1  |UP1C:21|~2715~2
   -      7     -    E    43        OR2    s           0    4    0    1  |UP1C:21|~2742~1
   -      8     -    E    43        OR2    s           0    4    0    1  |UP1C:21|~2742~2
   -      8     -    B    34        OR2    s           0    4    0    1  |UP1C:21|~2769~1
   -      1     -    B    34        OR2    s           0    4    0    1  |UP1C:21|~2769~2
   -      8     -    B    31        OR2    s           0    4    0    1  |UP1C:21|~2796~1
   -      1     -    B    31        OR2    s           0    4    0    1  |UP1C:21|~2796~2
   -      8     -    B    41        OR2    s           0    4    0    1  |UP1C:21|~2823~1
   -      1     -    B    41        OR2    s           0    4    0    1  |UP1C:21|~2823~2
   -      8     -    F    30        OR2    s           0    4    0    1  |UP1C:21|~2850~1
   -      1     -    F    30        OR2    s           0    4    0    1  |UP1C:21|~2850~2
   -      8     -    F    32        OR2    s           0    4    0    1  |UP1C:21|~2877~1
   -      2     -    F    32        OR2    s           0    4    0    1  |UP1C:21|~2877~2
   -      4     -    E    27        OR2    s           0    4    0    1  |UP1C:21|~2887~1
   -      5     -    E    27        OR2    s           0    4    0    1  |UP1C:21|~2893~1
   -      6     -    E    27        OR2    s           0    3    0    1  |UP1C:21|~2896~1
   -      7     -    E    27        OR2    s           0    3    0    1  |UP1C:21|~2899~1
   -      3     -    E    48        OR2    s           0    4    0    1  |UP1C:21|~2914~1
   -      4     -    E    48        OR2    s           0    4    0    1  |UP1C:21|~2920~1
   -      5     -    E    48        OR2    s           0    3    0    1  |UP1C:21|~2923~1
   -      6     -    E    48        OR2    s           0    3    0    1  |UP1C:21|~2926~1
   -      5     -    E    50        OR2    s           0    4    0    1  |UP1C:21|~2941~1
   -      6     -    E    50        OR2    s           0    4    0    1  |UP1C:21|~2947~1
   -      7     -    E    50        OR2    s           0    3    0    1  |UP1C:21|~2950~1
   -      8     -    E    50        OR2    s           0    3    0    1  |UP1C:21|~2953~1
   -      4     -    E    34        OR2    s           0    4    0    1  |UP1C:21|~2968~1
   -      5     -    E    34        OR2    s           0    4    0    1  |UP1C:21|~2974~1
   -      6     -    E    34        OR2    s           0    3    0    1  |UP1C:21|~2977~1
   -      7     -    E    34        OR2    s           0    3    0    1  |UP1C:21|~2980~1
   -      5     -    D    49        OR2    s           0    4    0    1  |UP1C:21|~2995~1
   -      6     -    D    49        OR2    s           0    4    0    1  |UP1C:21|~3001~1
   -      7     -    D    49        OR2    s           0    3    0    1  |UP1C:21|~3004~1
   -      8     -    D    49        OR2    s           0    3    0    1  |UP1C:21|~3007~1
   -      4     -    D    42        OR2    s           0    4    0    1  |UP1C:21|~3022~1
   -      5     -    D    42        OR2    s           0    4    0    1  |UP1C:21|~3028~1
   -      6     -    D    42        OR2    s           0    3    0    1  |UP1C:21|~3031~1
   -      7     -    D    42        OR2    s           0    3    0    1  |UP1C:21|~3034~1
   -      5     -    D    22        OR2    s           0    4    0    1  |UP1C:21|~3049~1
   -      6     -    D    22        OR2    s           0    4    0    1  |UP1C:21|~3055~1
   -      7     -    D    22        OR2    s           0    3    0    1  |UP1C:21|~3058~1
   -      8     -    D    22        OR2    s           0    3    0    1  |UP1C:21|~3061~1
   -      4     -    D    10        OR2    s           0    4    0    1  |UP1C:21|~3076~1
   -      5     -    D    10        OR2    s           0    4    0    1  |UP1C:21|~3082~1
   -      6     -    D    10        OR2    s           0    3    0    1  |UP1C:21|~3085~1
   -      7     -    D    10        OR2    s           0    3    0    1  |UP1C:21|~3088~1
   -      4     -    D    18        OR2    s           0    4    0    1  |UP1C:21|~3103~1
   -      5     -    D    18        OR2    s           0    4    0    1  |UP1C:21|~3109~1
   -      7     -    D    18        OR2    s           0    3    0    1  |UP1C:21|~3112~1
   -      8     -    D    18        OR2    s           0    3    0    1  |UP1C:21|~3115~1
   -      4     -    D    15        OR2    s           0    4    0    1  |UP1C:21|~3130~1
   -      5     -    D    15        OR2    s           0    4    0    1  |UP1C:21|~3136~1
   -      6     -    D    15        OR2    s           0    3    0    1  |UP1C:21|~3139~1
   -      7     -    D    15        OR2    s           0    3    0    1  |UP1C:21|~3142~1
   -      5     -    D    16        OR2    s           0    4    0    1  |UP1C:21|~3157~1
   -      6     -    D    16        OR2    s           0    4    0    1  |UP1C:21|~3163~1
   -      7     -    D    16        OR2    s           0    3    0    1  |UP1C:21|~3166~1
   -      8     -    D    16        OR2    s           0    3    0    1  |UP1C:21|~3169~1
   -      4     -    D    05        OR2    s           0    4    0    1  |UP1C:21|~3184~1
   -      5     -    D    05        OR2    s           0    4    0    1  |UP1C:21|~3190~1
   -      6     -    D    05        OR2    s           0    3    0    1  |UP1C:21|~3193~1
   -      7     -    D    05        OR2    s           0    3    0    1  |UP1C:21|~3196~1
   -      3     -    E    31        OR2    s           0    4    0    1  |UP1C:21|~3211~1
   -      4     -    E    31        OR2    s           0    4    0    1  |UP1C:21|~3217~1
   -      5     -    E    31        OR2    s           0    3    0    1  |UP1C:21|~3220~1
   -      7     -    E    31        OR2    s           0    3    0    1  |UP1C:21|~3223~1
   -      4     -    E    44        OR2    s           0    4    0    1  |UP1C:21|~3238~1
   -      5     -    E    44        OR2    s           0    4    0    1  |UP1C:21|~3244~1
   -      6     -    E    44        OR2    s           0    3    0    1  |UP1C:21|~3247~1
   -      7     -    E    44        OR2    s           0    3    0    1  |UP1C:21|~3250~1
   -      2     -    E    33        OR2    s           0    4    0    1  |UP1C:21|~3265~1
   -      3     -    E    33        OR2    s           0    4    0    1  |UP1C:21|~3271~1
   -      6     -    E    33        OR2    s           0    4    0    1  |UP1C:21|~3274~1
   -      7     -    E    33        OR2    s           0    3    0    1  |UP1C:21|~3277~1
   -      2     -    E    37        OR2    s           0    4    0    1  |UP1C:21|~3292~1
   -      3     -    E    37        OR2    s           0    4    0    1  |UP1C:21|~3298~1
   -      4     -    E    37        OR2    s           0    4    0    1  |UP1C:21|~3301~1
   -      5     -    E    37        OR2    s           0    3    0    1  |UP1C:21|~3304~1
   -      6     -    E    45        OR2    s           0    4    0    1  |UP1C:21|~3336~1
   -      8     -    E    45        OR2    s           0    4    0    1  |UP1C:21|~3336~2
   -      7     -    E    39        OR2    s           0    4    0    1  |UP1C:21|~3353~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01c.rpt
system01c

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       2/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
B:       6/208(  2%)     0/104(  0%)    22/104( 21%)    0/16(  0%)      5/16( 31%)     0/16(  0%)
C:       4/208(  1%)     0/104(  0%)    19/104( 18%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
D:      41/208( 19%)    16/104( 15%)     4/104(  3%)    0/16(  0%)      8/16( 50%)     0/16(  0%)
E:      31/208( 14%)     2/104(  1%)    37/104( 35%)    0/16(  0%)      8/16( 50%)     0/16(  0%)
F:       4/208(  1%)     0/104(  0%)    21/104( 20%)    0/16(  0%)      5/16( 31%)     0/16(  0%)
G:       2/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
H:       1/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
I:       0/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      4/24( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
30:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
47:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:     10/24( 41%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01c.rpt
system01c

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       82         clk


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01c.rpt
system01c

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       11         reset


Device-Specific Information:          e:\vhdldesigns\ee231\11up1\system01c.rpt
system01c

** EQUATIONS **

clk      : INPUT;
reset    : INPUT;

-- Node name is 'addr0' 
-- Equation name is 'addr0', type is output 
addr0    =  _LC6_F27;

-- Node name is 'addr1' 
-- Equation name is 'addr1', type is output 
addr1    =  _LC7_F27;

-- Node name is 'addr2' 
-- Equation name is 'addr2', type is output 
addr2    =  _LC2_E30;

-- Node name is 'addr3' 
-- Equation name is 'addr3', type is output 
addr3    =  _LC5_B52;

-- Node name is 'addr4' 
-- Equation name is 'addr4', type is output 
addr4    =  _LC4_B52;

-- Node name is 'addr5' 
-- Equation name is 'addr5', type is output 
addr5    =  _LC1_E43;

-- Node name is 'addr6' 
-- Equation name is 'addr6', type is output 
addr6    =  _LC2_C36;

-- Node name is 'addr7' 
-- Equation name is 'addr7', type is output 
addr7    =  _LC4_C36;

-- Node name is 'data0' 
-- Equation name is 'data0', type is output 
data0    =  _LC6_E37;

-- Node name is 'data1' 
-- Equation name is 'data1', type is output 
data1    =  _LC8_E38;

-- Node name is 'data2' 
-- Equation name is 'data2', type is output 
data2    =  _LC5_E29;

-- Node name is 'data3' 
-- Equation name is 'data3', type is output 
data3    =  _LC7_E45;

-- Node name is 'data4' 
-- Equation name is 'data4', type is output 
data4    =  _LC1_D23;

-- Node name is 'data5' 
-- Equation name is 'data5', type is output 
data5    =  _LC3_D24;

-- Node name is 'data6' 
-- Equation name is 'data6', type is output 
data6    =  _LC2_D24;

-- Node name is 'data7' 
-- Equation name is 'data7', type is output 
data7    =  _LC8_D24;

-- Node name is 'data8' 
-- Equation name is 'data8', type is output 
data8    =  _LC6_D24;

-- Node name is 'data9' 
-- Equation name is 'data9', type is output 
data9    =  _LC3_D23;

-- Node name is 'data10' 
-- Equation name is 'data10', type is output 
data10   =  _LC8_D30;

-- Node name is 'data11' 
-- Equation name is 'data11', type is output 
data11   =  _LC7_D23;

-- Node name is 'data12' 
-- Equation name is 'data12', type is output 
data12   =  _LC5_D23;

-- Node name is 'data13' 
-- Equation name is 'data13', type is output 
data13   =  _LC1_E29;

-- Node name is 'data14' 
-- Equation name is 'data14', type is output 
data14   =  _LC3_E29;

-- Node name is 'data15' 
-- Equation name is 'data15', type is output 
data15   =  _LC2_E29;

-- Node name is 'mem0' 
-- Equation name is 'mem0', type is output 
mem0     =  _EC6_E;

-- Node name is 'mem1' 
-- Equation name is 'mem1', type is output 
mem1     =  _EC7_E;

-- Node name is 'mem2' 
-- Equation name is 'mem2', type is output 
mem2     =  _EC2_E;

-- Node name is 'mem3' 
-- Equation name is 'mem3', type is output 
mem3     =  _EC6_D;

-- Node name is 'mem4' 
-- Equation name is 'mem4', type is output 
mem4     =  _EC5_D;

-- Node name is 'mem5' 
-- Equation name is 'mem5', type is output 
mem5     =  _EC1_D;

-- Node name is 'mem6' 
-- Equation name is 'mem6', type is output 
mem6     =  _EC8_D;

-- Node name is 'mem7' 
-- Equation name is 'mem7', type is output 
mem7     =  _EC4_D;

-- Node name is 'mem8' 
-- Equation name is 'mem8', type is output 
mem8     =  _EC2_D;

-- Node name is 'mem9' 
-- Equation name is 'mem9', type is output 
mem9     =  _EC1_E;

-- Node name is 'mem10' 
-- Equation name is 'mem10', type is output 
mem10    =  _EC3_D;

-- Node name is 'mem11' 
-- Equation name is 'mem11', type is output 
mem11    =  _EC7_D;

-- Node name is 'mem12' 
-- Equation name is 'mem12', type is output 
mem12    =  _EC3_E;

-- Node name is 'mem13' 
-- Equation name is 'mem13', type is output 
mem13    =  _EC5_E;

-- Node name is 'mem14' 
-- Equation name is 'mem14', type is output 
mem14    =  _EC4_E;

-- Node name is 'mem15' 
-- Equation name is 'mem15', type is output 
mem15    =  _EC8_E;

-- Node name is 'rdy' 
-- Equation name is 'rdy', type is output 
rdy      =  _LC2_D38;

-- Node name is 'reset~1~fit~out1' 
-- Equation name is 'reset~1~fit~out1', location is LC8_E30, type is buried.
-- synthesized logic cell 
!_LC8_E30 = _LC8_E30~NOT;
_LC8_E30~NOT = LCELL(!reset);

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC1_C52, type is buried.
-- synthesized logic cell 
!_LC1_C52 = _LC1_C52~NOT;
_LC1_C52~NOT = LCELL(!reset);

-- Node name is 'wr' 
-- Equation name is 'wr', type is output 
wr       =  _LC1_E45;

-- Node name is '|UP1C:21|:94' = '|UP1C:21|AC0' 
-- Equation name is '_LC1_E37', type is buried 
_LC1_E37 = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ001 =  _LC4_D48 &  _LC5_E37;

-- Node name is '|UP1C:21|:93' = '|UP1C:21|AC1' 
-- Equation name is '_LC1_E33', type is buried 
_LC1_E33 = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ002 =  _LC4_D48 &  _LC7_E33;

-- Node name is '|UP1C:21|:92' = '|UP1C:21|AC2' 
-- Equation name is '_LC8_E44', type is buried 
_LC8_E44 = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ003 =  _LC4_D48 &  _LC7_E44;

-- Node name is '|UP1C:21|:91' = '|UP1C:21|AC3' 
-- Equation name is '_LC6_E31', type is buried 
_LC6_E31 = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ004 =  _LC4_D48 &  _LC7_E31;

-- Node name is '|UP1C:21|:90' = '|UP1C:21|AC4' 
-- Equation name is '_LC1_D5', type is buried 
_LC1_D5  = DFFE( _EQ005, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ005 =  _LC4_D48 &  _LC7_D5;

-- Node name is '|UP1C:21|:89' = '|UP1C:21|AC5' 
-- Equation name is '_LC1_D16', type is buried 
_LC1_D16 = DFFE( _EQ006, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ006 =  _LC4_D48 &  _LC8_D16;

-- Node name is '|UP1C:21|:88' = '|UP1C:21|AC6' 
-- Equation name is '_LC2_D15', type is buried 
_LC2_D15 = DFFE( _EQ007, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ007 =  _LC4_D48 &  _LC7_D15;

-- Node name is '|UP1C:21|:87' = '|UP1C:21|AC7' 
-- Equation name is '_LC2_D18', type is buried 
_LC2_D18 = DFFE( _EQ008, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ008 =  _LC4_D48 &  _LC8_D18;

-- Node name is '|UP1C:21|:86' = '|UP1C:21|AC8' 
-- Equation name is '_LC2_D10', type is buried 
_LC2_D10 = DFFE( _EQ009, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ009 =  _LC4_D48 &  _LC7_D10;

-- Node name is '|UP1C:21|:85' = '|UP1C:21|AC9' 
-- Equation name is '_LC1_D22', type is buried 
_LC1_D22 = DFFE( _EQ010, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ010 =  _LC4_D48 &  _LC8_D22;

-- Node name is '|UP1C:21|:84' = '|UP1C:21|AC10' 
-- Equation name is '_LC2_D42', type is buried 
_LC2_D42 = DFFE( _EQ011, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ011 =  _LC4_D48 &  _LC7_D42;

-- Node name is '|UP1C:21|:83' = '|UP1C:21|AC11' 
-- Equation name is '_LC1_D49', type is buried 
_LC1_D49 = DFFE( _EQ012, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ012 =  _LC4_D48 &  _LC8_D49;

-- Node name is '|UP1C:21|:82' = '|UP1C:21|AC12' 
-- Equation name is '_LC2_E34', type is buried 
_LC2_E34 = DFFE( _EQ013, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ013 =  _LC4_D48 &  _LC7_E34;

-- Node name is '|UP1C:21|:81' = '|UP1C:21|AC13' 
-- Equation name is '_LC2_E50', type is buried 
_LC2_E50 = DFFE( _EQ014, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ014 =  _LC4_D48 &  _LC8_E50;

-- Node name is '|UP1C:21|:80' = '|UP1C:21|AC14' 
-- Equation name is '_LC8_E48', type is buried 
_LC8_E48 = DFFE( _EQ015, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ015 =  _LC4_D48 &  _LC6_E48;

-- Node name is '|UP1C:21|:79' = '|UP1C:21|AC15' 
-- Equation name is '_LC2_E27', type is buried 
_LC2_E27 = DFFE( _EQ016, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ016 =  _LC4_D48 &  _LC7_E27;

-- Node name is '|UP1C:21|:110' = '|UP1C:21|IR0' 
-- Equation name is '_LC5_F27', type is buried 
_LC5_F27 = DFFE( _LC2_F27, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);

-- Node name is '|UP1C:21|:109' = '|UP1C:21|IR1' 
-- Equation name is '_LC1_F27', type is buried 
_LC1_F27 = DFFE( _LC3_F27, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);

-- Node name is '|UP1C:21|:108' = '|UP1C:21|IR2' 
-- Equation name is '_LC6_E30', type is buried 
_LC6_E30 = DFFE( _LC3_E30, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);

-- Node name is '|UP1C:21|:107' = '|UP1C:21|IR3' 
-- Equation name is '_LC2_B52', type is buried 
_LC2_B52 = DFFE( _LC1_B52, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);

-- Node name is '|UP1C:21|:106' = '|UP1C:21|IR4' 
-- Equation name is '_LC3_B52', type is buried 
_LC3_B52 = DFFE( _LC6_B52, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);

-- Node name is '|UP1C:21|:105' = '|UP1C:21|IR5' 
-- Equation name is '_LC7_E30', type is buried 
_LC7_E30 = DFFE( _LC4_E30, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);

-- Node name is '|UP1C:21|:104' = '|UP1C:21|IR6' 
-- Equation name is '_LC3_C36', type is buried 
_LC3_C36 = DFFE( _LC5_C36, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);

-- Node name is '|UP1C:21|:103' = '|UP1C:21|IR7' 
-- Equation name is '_LC1_C36', type is buried 
_LC1_C36 = DFFE( _LC6_C36, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);

-- Node name is '|UP1C:21|LPM_ADD_SUB:490|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_F30', type is buried 
_LC4_F30 = LCELL( _EQ017);
  _EQ017 =  _LC3_F32 &  _LC7_F30;

-- Node name is '|UP1C:21|LPM_ADD_SUB:490|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_B31', type is buried 
_LC6_B31 = LCELL( _EQ018);
  _EQ018 =  _LC3_B41 &  _LC4_F30;

-- Node name is '|UP1C:21|LPM_ADD_SUB:490|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_B41', type is buried 
_LC2_B41 = LCELL( _EQ019);
  _EQ019 =  _LC2_B31 &  _LC3_B41 &  _LC4_F30;

-- Node name is '|UP1C:21|LPM_ADD_SUB:490|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B34', type is buried 
_LC4_B34 = LCELL( _EQ020);
  _EQ020 =  _LC2_B31 &  _LC3_B41 &  _LC4_F30 &  _LC7_B34;

-- Node name is '|UP1C:21|LPM_ADD_SUB:490|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_C35', type is buried 
_LC6_C35 = LCELL( _EQ021);
  _EQ021 =  _LC4_B34 &  _LC4_E43;

-- Node name is '|UP1C:21|LPM_ADD_SUB:490|addcore:adder|:155' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC5_C48', type is buried 
_LC5_C48 = LCELL( _EQ022);
  _EQ022 = !_LC4_E43 &  _LC7_C48
         # !_LC4_B34 &  _LC7_C48
         # !_LC4_C35 &  _LC7_C48
         #  _LC4_B34 &  _LC4_C35 &  _LC4_E43 & !_LC7_C48;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E44', type is buried 
_LC1_E44 = LCELL( _EQ023);
  _EQ023 =  _EC7_E &  _LC1_E33
         #  _EC6_E &  _EC7_E &  _LC1_E37
         #  _EC6_E &  _LC1_E33 &  _LC1_E37;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_E44', type is buried 
_LC2_E44 = LCELL( _EQ024);
  _EQ024 =  _EC2_E &  _LC1_E44
         #  _LC1_E44 &  _LC8_E44
         #  _EC2_E &  _LC8_E44;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_E31', type is buried 
_LC2_E31 = LCELL( _EQ025);
  _EQ025 =  _EC6_D &  _LC2_E44
         #  _LC2_E44 &  _LC6_E31
         #  _EC6_D &  _LC6_E31;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D16', type is buried 
_LC3_D16 = LCELL( _EQ026);
  _EQ026 =  _EC5_D &  _LC2_E31
         #  _LC1_D5 &  _LC2_E31
         #  _EC5_D &  _LC1_D5;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_D16', type is buried 
_LC2_D16 = LCELL( _EQ027);
  _EQ027 =  _EC1_D &  _LC3_D16
         #  _LC1_D16 &  _LC3_D16
         #  _EC1_D &  _LC1_D16;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_D18', type is buried 
_LC1_D18 = LCELL( _EQ028);
  _EQ028 =  _EC8_D &  _LC2_D16
         #  _LC2_D15 &  _LC2_D16
         #  _EC8_D &  _LC2_D15;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_D18', type is buried 
_LC6_D18 = LCELL( _EQ029);
  _EQ029 =  _EC4_D &  _LC1_D18
         #  _LC1_D18 &  _LC2_D18
         #  _EC4_D &  _LC2_D18;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_D22', type is buried 
_LC3_D22 = LCELL( _EQ030);
  _EQ030 =  _EC2_D &  _LC6_D18
         #  _LC2_D10 &  _LC6_D18
         #  _EC2_D &  _LC2_D10;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_D22', type is buried 
_LC2_D22 = LCELL( _EQ031);
  _EQ031 =  _EC1_E &  _LC3_D22
         #  _LC1_D22 &  _LC3_D22
         #  _EC1_E &  _LC1_D22;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_D49', type is buried 
_LC2_D49 = LCELL( _EQ032);
  _EQ032 =  _EC3_D &  _LC2_D22
         #  _LC2_D22 &  _LC2_D42
         #  _EC3_D &  _LC2_D42;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_D49', type is buried 
_LC4_D49 = LCELL( _EQ033);
  _EQ033 =  _EC7_D &  _LC2_D49
         #  _LC1_D49 &  _LC2_D49
         #  _EC7_D &  _LC1_D49;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_E50', type is buried 
_LC3_E50 = LCELL( _EQ034);
  _EQ034 =  _EC3_E &  _LC4_D49
         #  _LC2_E34 &  _LC4_D49
         #  _EC3_E &  _LC2_E34;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E50', type is buried 
_LC1_E50 = LCELL( _EQ035);
  _EQ035 =  _EC5_E &  _LC3_E50
         #  _LC2_E50 &  _LC3_E50
         #  _EC5_E &  _LC2_E50;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E27', type is buried 
_LC1_E27 = LCELL( _EQ036);
  _EQ036 =  _EC4_E &  _LC1_E50
         #  _LC1_E50 &  _LC8_E48
         #  _EC4_E &  _LC8_E48;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|~178~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_E33', type is buried 
-- synthesized logic cell 
_LC5_E33 = LCELL( _EQ037);
  _EQ037 = !_EC6_E &  _LC1_E33
         #  _LC1_E33 & !_LC1_E37
         #  _EC6_E & !_LC1_E33 &  _LC1_E37;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E44', type is buried 
_LC3_E44 = LCELL( _EQ038);
  _EQ038 =  _EC2_E &  _LC1_E44 &  _LC8_E44
         # !_EC2_E &  _LC1_E44 & !_LC8_E44
         #  _EC2_E & !_LC1_E44 & !_LC8_E44
         # !_EC2_E & !_LC1_E44 &  _LC8_E44;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_E31', type is buried 
_LC1_E31 = LCELL( _EQ039);
  _EQ039 =  _EC6_D &  _LC2_E44 &  _LC6_E31
         # !_EC6_D &  _LC2_E44 & !_LC6_E31
         #  _EC6_D & !_LC2_E44 & !_LC6_E31
         # !_EC6_D & !_LC2_E44 &  _LC6_E31;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D5', type is buried 
_LC3_D5  = LCELL( _EQ040);
  _EQ040 =  _EC5_D &  _LC1_D5 &  _LC2_E31
         # !_EC5_D & !_LC1_D5 &  _LC2_E31
         #  _EC5_D & !_LC1_D5 & !_LC2_E31
         # !_EC5_D &  _LC1_D5 & !_LC2_E31;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_D16', type is buried 
_LC4_D16 = LCELL( _EQ041);
  _EQ041 =  _EC1_D &  _LC1_D16 &  _LC3_D16
         # !_EC1_D & !_LC1_D16 &  _LC3_D16
         #  _EC1_D & !_LC1_D16 & !_LC3_D16
         # !_EC1_D &  _LC1_D16 & !_LC3_D16;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D15', type is buried 
_LC3_D15 = LCELL( _EQ042);
  _EQ042 =  _EC8_D &  _LC2_D15 &  _LC2_D16
         # !_EC8_D & !_LC2_D15 &  _LC2_D16
         #  _EC8_D & !_LC2_D15 & !_LC2_D16
         # !_EC8_D &  _LC2_D15 & !_LC2_D16;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D18', type is buried 
_LC3_D18 = LCELL( _EQ043);
  _EQ043 =  _EC4_D &  _LC1_D18 &  _LC2_D18
         # !_EC4_D &  _LC1_D18 & !_LC2_D18
         #  _EC4_D & !_LC1_D18 & !_LC2_D18
         # !_EC4_D & !_LC1_D18 &  _LC2_D18;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D10', type is buried 
_LC3_D10 = LCELL( _EQ044);
  _EQ044 =  _EC2_D &  _LC2_D10 &  _LC6_D18
         # !_EC2_D & !_LC2_D10 &  _LC6_D18
         #  _EC2_D & !_LC2_D10 & !_LC6_D18
         # !_EC2_D &  _LC2_D10 & !_LC6_D18;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_D22', type is buried 
_LC4_D22 = LCELL( _EQ045);
  _EQ045 =  _EC1_E &  _LC1_D22 &  _LC3_D22
         # !_EC1_E & !_LC1_D22 &  _LC3_D22
         #  _EC1_E & !_LC1_D22 & !_LC3_D22
         # !_EC1_E &  _LC1_D22 & !_LC3_D22;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D42', type is buried 
_LC3_D42 = LCELL( _EQ046);
  _EQ046 =  _EC3_D &  _LC2_D22 &  _LC2_D42
         # !_EC3_D &  _LC2_D22 & !_LC2_D42
         #  _EC3_D & !_LC2_D22 & !_LC2_D42
         # !_EC3_D & !_LC2_D22 &  _LC2_D42;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D49', type is buried 
_LC3_D49 = LCELL( _EQ047);
  _EQ047 =  _EC7_D &  _LC1_D49 &  _LC2_D49
         # !_EC7_D & !_LC1_D49 &  _LC2_D49
         #  _EC7_D & !_LC1_D49 & !_LC2_D49
         # !_EC7_D &  _LC1_D49 & !_LC2_D49;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E34', type is buried 
_LC3_E34 = LCELL( _EQ048);
  _EQ048 =  _EC3_E &  _LC2_E34 &  _LC4_D49
         # !_EC3_E & !_LC2_E34 &  _LC4_D49
         #  _EC3_E & !_LC2_E34 & !_LC4_D49
         # !_EC3_E &  _LC2_E34 & !_LC4_D49;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_E50', type is buried 
_LC4_E50 = LCELL( _EQ049);
  _EQ049 =  _EC5_E &  _LC2_E50 &  _LC3_E50
         # !_EC5_E & !_LC2_E50 &  _LC3_E50
         #  _EC5_E & !_LC2_E50 & !_LC3_E50
         # !_EC5_E &  _LC2_E50 & !_LC3_E50;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_E48', type is buried 
_LC2_E48 = LCELL( _EQ050);
  _EQ050 =  _EC4_E &  _LC1_E50 &  _LC8_E48
         # !_EC4_E &  _LC1_E50 & !_LC8_E48
         #  _EC4_E & !_LC1_E50 & !_LC8_E48
         # !_EC4_E & !_LC1_E50 &  _LC8_E48;

-- Node name is '|UP1C:21|LPM_ADD_SUB:1161|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E27', type is buried 
_LC3_E27 = LCELL( _EQ051);
  _EQ051 =  _EC8_E &  _LC1_E27 &  _LC2_E27
         # !_EC8_E &  _LC1_E27 & !_LC2_E27
         #  _EC8_E & !_LC1_E27 & !_LC2_E27
         # !_EC8_E & !_LC1_E27 &  _LC2_E27;

-- Node name is '|UP1C:21|LPM_COMPARE:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC5_E39', type is buried 
-- synthesized logic cell 
_LC5_E39 = LCELL( _EQ052);
  _EQ052 = !_EC3_D & !_EC7_D & !_EC8_E;

-- Node name is '|UP1C:21|LPM_COMPARE:1020|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC1_E39', type is buried 
_LC1_E39 = LCELL( _EQ053);
  _EQ053 = !_EC3_E & !_EC4_E & !_EC5_E &  _LC5_E39;

-- Node name is '|UP1C:21|:78' = '|UP1C:21|MAR0' 
-- Equation name is '_LC6_F27', type is buried 
_LC6_F27 = DFFE( _EQ054, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ054 =  _LC1_D48 &  _LC4_F27
         #  _LC1_D48 &  _LC2_F32;

-- Node name is '|UP1C:21|:77' = '|UP1C:21|MAR1' 
-- Equation name is '_LC7_F27', type is buried 
_LC7_F27 = DFFE( _EQ055, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ055 =  _LC1_D48 &  _LC8_F27
         #  _LC1_D48 &  _LC1_F30;

-- Node name is '|UP1C:21|:76' = '|UP1C:21|MAR2' 
-- Equation name is '_LC2_E30', type is buried 
_LC2_E30 = DFFE( _EQ056, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ056 =  _LC1_D48 &  _LC5_E30
         #  _LC1_B41 &  _LC1_D48;

-- Node name is '|UP1C:21|:75' = '|UP1C:21|MAR3' 
-- Equation name is '_LC5_B52', type is buried 
_LC5_B52 = DFFE( _EQ057, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ057 =  _LC1_D48 &  _LC7_B52
         #  _LC1_B31 &  _LC1_D48;

-- Node name is '|UP1C:21|:74' = '|UP1C:21|MAR4' 
-- Equation name is '_LC4_B52', type is buried 
_LC4_B52 = DFFE( _EQ058, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ058 =  _LC1_D48 &  _LC8_B52
         #  _LC1_B34 &  _LC1_D48;

-- Node name is '|UP1C:21|:73' = '|UP1C:21|MAR5' 
-- Equation name is '_LC1_E43', type is buried 
_LC1_E43 = DFFE( _EQ059, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ059 =  _LC1_D48 &  _LC1_E30
         #  _LC1_D48 &  _LC8_E43;

-- Node name is '|UP1C:21|:72' = '|UP1C:21|MAR6' 
-- Equation name is '_LC2_C36', type is buried 
_LC2_C36 = DFFE( _EQ060, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ060 =  _LC1_D48 &  _LC7_C36
         #  _LC1_C35 &  _LC1_D48;

-- Node name is '|UP1C:21|:71' = '|UP1C:21|MAR7' 
-- Equation name is '_LC4_C36', type is buried 
_LC4_C36 = DFFE( _EQ061, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ061 =  _LC1_D48 &  _LC8_C36
         #  _LC1_C48 &  _LC1_D48;

-- Node name is '|UP1C:21|:70' = '|UP1C:21|PC0' 
-- Equation name is '_LC3_F32', type is buried 
_LC3_F32 = DFFE( _EQ062, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ062 =  _LC4_D48 &  _LC7_F32;

-- Node name is '|UP1C:21|:69' = '|UP1C:21|PC1' 
-- Equation name is '_LC7_F30', type is buried 
_LC7_F30 = DFFE( _EQ063, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ063 =  _LC4_D48 &  _LC6_F30;

-- Node name is '|UP1C:21|:68' = '|UP1C:21|PC2' 
-- Equation name is '_LC3_B41', type is buried 
_LC3_B41 = DFFE( _EQ064, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ064 =  _LC4_D48 &  _LC7_B41;

-- Node name is '|UP1C:21|:67' = '|UP1C:21|PC3' 
-- Equation name is '_LC2_B31', type is buried 
_LC2_B31 = DFFE( _EQ065, GLOBAL( clk),  VCC,  VCC, !_LC1_C52);
  _EQ065 =  _LC4_D48 &  _LC7_B31;

-- Node name is '|UP1C:21|:66' = '|UP1C:21|PC4' 
-- Equation name is '_LC7_B34', type is buried 
_LC7_B34 = DFFE( _EQ066, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ066 =  _LC4_D48 &  _LC6_B34;

-- Node name is '|UP1C:21|:65' = '|UP1C:21|PC5' 
-- Equation name is '_LC4_E43', type is buried 
_LC4_E43 = DFFE( _EQ067, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ067 =  _LC4_D48 &  _LC6_E43;

-- Node name is '|UP1C:21|:64' = '|UP1C:21|PC6' 
-- Equation name is '_LC4_C35', type is buried 
_LC4_C35 = DFFE( _EQ068, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ068 =  _LC1_D48 &  _LC7_C35;

-- Node name is '|UP1C:21|:63' = '|UP1C:21|PC7' 
-- Equation name is '_LC7_C48', type is buried 
_LC7_C48 = DFFE( _EQ069, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ069 =  _LC1_D48 &  _LC6_C48;

-- Node name is '|UP1C:21|state~1' 
-- Equation name is '_LC6_E39', type is buried 
_LC6_E39 = DFFE( _EQ070, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ070 =  _EC1_E &  _EC2_D &  _LC1_E39 &  _LC3_E39;

-- Node name is '|UP1C:21|state~2' 
-- Equation name is '_LC1_F45', type is buried 
_LC1_F45 = DFFE( _LC4_F32, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1C:21|state~3~fit~out1' 
-- Equation name is '_LC1_F32', type is buried 
-- synthesized logic cell 
_LC1_F32 = LCELL( _LC2_E41);

-- Node name is '|UP1C:21|state~3~fit~out2' 
-- Equation name is '_LC4_F32', type is buried 
-- synthesized logic cell 
_LC4_F32 = LCELL( _LC2_E41);

-- Node name is '|UP1C:21|state~3' 
-- Equation name is '_LC2_E41', type is buried 
_LC2_E41 = DFFE( _EQ071, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ071 =  _LC4_H31
         #  _LC3_E39 &  _LC5_E41;

-- Node name is '|UP1C:21|state~4~fit~out1' 
-- Equation name is '_LC1_H31', type is buried 
-- synthesized logic cell 
_LC1_H31 = LCELL( _LC2_H31);

-- Node name is '|UP1C:21|state~4~fit~out2' 
-- Equation name is '_LC4_H31', type is buried 
-- synthesized logic cell 
_LC4_H31 = LCELL( _LC2_H31);

-- Node name is '|UP1C:21|state~4' 
-- Equation name is '_LC2_H31', type is buried 
_LC2_H31 = DFFE( _LC2_H31, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1C:21|state~5' 
-- Equation name is '_LC3_E41', type is buried 
_LC3_E41 = DFFE( _EQ072, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ072 =  _EC1_E & !_EC2_D &  _LC1_E39 &  _LC3_E39;

-- Node name is '|UP1C:21|state~6~fit~out1' 
-- Equation name is '_LC1_E52', type is buried 
-- synthesized logic cell 
_LC1_E52 = LCELL( _LC4_E41);

-- Node name is '|UP1C:21|state~6~fit~out2' 
-- Equation name is '_LC4_E52', type is buried 
-- synthesized logic cell 
_LC4_E52 = LCELL( _LC4_E41);

-- Node name is '|UP1C:21|state~6' 
-- Equation name is '_LC4_E41', type is buried 
_LC4_E41 = DFFE( _EQ073, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ073 =  _LC3_E39 &  _LC6_E41;

-- Node name is '|UP1C:21|state~8~fit~out1' 
-- Equation name is '_LC2_E39', type is buried 
-- synthesized logic cell 
_LC2_E39 = LCELL( _LC8_E39);

-- Node name is '|UP1C:21|state~8~fit~out2' 
-- Equation name is '_LC3_E39', type is buried 
-- synthesized logic cell 
_LC3_E39 = LCELL( _LC8_E39);

-- Node name is '|UP1C:21|state~8' 
-- Equation name is '_LC8_E39', type is buried 
_LC8_E39 = DFFE( _EQ074, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ074 = !_LC1_E39 &  _LC8_E39
         # !_LC1_D48
         #  _LC7_E39;

-- Node name is '|UP1C:21|state~9~fit~out1' 
-- Equation name is '_LC1_D48', type is buried 
-- synthesized logic cell 
_LC1_D48 = LCELL( _LC2_D48);

-- Node name is '|UP1C:21|state~9~fit~out2' 
-- Equation name is '_LC4_D48', type is buried 
-- synthesized logic cell 
_LC4_D48 = LCELL( _LC2_D48);

-- Node name is '|UP1C:21|state~9~2' 
-- Equation name is '_LC8_E41', type is buried 
-- synthesized logic cell 
_LC8_E41 = LCELL( _EQ075);
  _EQ075 =  _LC2_E39 &  _LC5_E41 & !_LC6_E41;

-- Node name is '|UP1C:21|state~9~3' 
-- Equation name is '_LC7_E37', type is buried 
-- synthesized logic cell 
_LC7_E37 = LCELL( _EQ076);
  _EQ076 =  _LC1_E37 & !_LC1_E52 &  _LC1_H31 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~4' 
-- Equation name is '_LC8_E33', type is buried 
-- synthesized logic cell 
_LC8_E33 = LCELL( _EQ077);
  _EQ077 =  _LC1_E33 & !_LC1_E52 &  _LC1_H31 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~5' 
-- Equation name is '_LC3_E45', type is buried 
-- synthesized logic cell 
_LC3_E45 = LCELL( _EQ078);
  _EQ078 = !_LC1_E52 &  _LC1_H31 & !_LC2_E39 &  _LC8_E44;

-- Node name is '|UP1C:21|state~9~6' 
-- Equation name is '_LC4_E45', type is buried 
-- synthesized logic cell 
_LC4_E45 = LCELL( _EQ079);
  _EQ079 = !_LC1_E52 &  _LC1_H31 & !_LC2_E39 &  _LC6_E31;

-- Node name is '|UP1C:21|state~9~7' 
-- Equation name is '_LC8_D5', type is buried 
-- synthesized logic cell 
_LC8_D5  = LCELL( _EQ080);
  _EQ080 =  _LC1_D5 & !_LC1_E52 &  _LC1_H31 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~8' 
-- Equation name is '_LC1_D24', type is buried 
-- synthesized logic cell 
_LC1_D24 = LCELL( _EQ081);
  _EQ081 =  _LC1_D16 & !_LC1_E52 &  _LC1_H31 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~9' 
-- Equation name is '_LC8_D15', type is buried 
-- synthesized logic cell 
_LC8_D15 = LCELL( _EQ082);
  _EQ082 = !_LC1_E52 &  _LC1_H31 &  _LC2_D15 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~10' 
-- Equation name is '_LC5_D24', type is buried 
-- synthesized logic cell 
_LC5_D24 = LCELL( _EQ083);
  _EQ083 = !_LC1_E52 &  _LC1_H31 &  _LC2_D18 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~11' 
-- Equation name is '_LC8_D10', type is buried 
-- synthesized logic cell 
_LC8_D10 = LCELL( _EQ084);
  _EQ084 = !_LC1_E52 &  _LC1_H31 &  _LC2_D10 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~12' 
-- Equation name is '_LC2_D23', type is buried 
-- synthesized logic cell 
_LC2_D23 = LCELL( _EQ085);
  _EQ085 =  _LC1_D22 & !_LC1_E52 &  _LC1_H31 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~13' 
-- Equation name is '_LC8_D42', type is buried 
-- synthesized logic cell 
_LC8_D42 = LCELL( _EQ086);
  _EQ086 = !_LC1_E52 &  _LC1_H31 &  _LC2_D42 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~14' 
-- Equation name is '_LC6_D23', type is buried 
-- synthesized logic cell 
_LC6_D23 = LCELL( _EQ087);
  _EQ087 =  _LC1_D49 & !_LC1_E52 &  _LC1_H31 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~15' 
-- Equation name is '_LC8_E34', type is buried 
-- synthesized logic cell 
_LC8_E34 = LCELL( _EQ088);
  _EQ088 = !_LC1_E52 &  _LC1_H31 &  _LC2_E34 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9~16' 
-- Equation name is '_LC4_E29', type is buried 
-- synthesized logic cell 
_LC4_E29 = LCELL( _EQ089);
  _EQ089 = !_LC1_E52 &  _LC1_H31 & !_LC2_E39 &  _LC2_E50;

-- Node name is '|UP1C:21|state~9~17' 
-- Equation name is '_LC7_E48', type is buried 
-- synthesized logic cell 
_LC7_E48 = LCELL( _EQ090);
  _EQ090 = !_LC1_E52 &  _LC1_H31 & !_LC2_E39 &  _LC8_E48;

-- Node name is '|UP1C:21|state~9~18' 
-- Equation name is '_LC7_E29', type is buried 
-- synthesized logic cell 
_LC7_E29 = LCELL( _EQ091);
  _EQ091 = !_LC1_E52 &  _LC1_H31 &  _LC2_E27 & !_LC2_E39;

-- Node name is '|UP1C:21|state~9' 
-- Equation name is '_LC2_D48', type is buried 
_LC2_D48 = DFFE( VCC, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);

-- Node name is '|UP1C:21|:3' 
-- Equation name is '_LC2_E29', type is buried 
_LC2_E29 = DFFE( _EQ092, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ092 =  _LC1_E41 &  _LC2_E29
         #  _LC8_E29;

-- Node name is '|UP1C:21|:5' 
-- Equation name is '_LC3_E29', type is buried 
_LC3_E29 = DFFE( _EQ093, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ093 =  _LC1_E41 &  _LC3_E29
         #  _LC1_E48;

-- Node name is '|UP1C:21|:7' 
-- Equation name is '_LC1_E29', type is buried 
_LC1_E29 = DFFE( _EQ094, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ094 =  _LC1_E29 &  _LC1_E41
         #  _LC6_E29;

-- Node name is '|UP1C:21|:9' 
-- Equation name is '_LC5_D23', type is buried 
_LC5_D23 = DFFE( _EQ095, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ095 =  _LC1_E41 &  _LC5_D23
         #  _LC1_E34;

-- Node name is '|UP1C:21|:11' 
-- Equation name is '_LC7_D23', type is buried 
_LC7_D23 = DFFE( _EQ096, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ096 =  _LC1_E41 &  _LC7_D23
         #  _LC8_D23;

-- Node name is '|UP1C:21|:13' 
-- Equation name is '_LC8_D30', type is buried 
_LC8_D30 = DFFE( _EQ097, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ097 =  _LC1_E41 &  _LC8_D30
         #  _LC1_D42;

-- Node name is '|UP1C:21|:15' 
-- Equation name is '_LC3_D23', type is buried 
_LC3_D23 = DFFE( _EQ098, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ098 =  _LC1_E41 &  _LC3_D23
         #  _LC4_D23;

-- Node name is '|UP1C:21|:17' 
-- Equation name is '_LC6_D24', type is buried 
_LC6_D24 = DFFE( _EQ099, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ099 =  _LC1_E41 &  _LC6_D24
         #  _LC1_D10;

-- Node name is '|UP1C:21|:19' 
-- Equation name is '_LC8_D24', type is buried 
_LC8_D24 = DFFE( _EQ100, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ100 =  _LC1_E41 &  _LC8_D24
         #  _LC7_D24;

-- Node name is '|UP1C:21|:21' 
-- Equation name is '_LC2_D24', type is buried 
_LC2_D24 = DFFE( _EQ101, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ101 =  _LC1_E41 &  _LC2_D24
         #  _LC1_D15;

-- Node name is '|UP1C:21|:23' 
-- Equation name is '_LC3_D24', type is buried 
_LC3_D24 = DFFE( _EQ102, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ102 =  _LC1_E41 &  _LC3_D24
         #  _LC4_D24;

-- Node name is '|UP1C:21|:25' 
-- Equation name is '_LC1_D23', type is buried 
_LC1_D23 = DFFE( _EQ103, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ103 =  _LC1_D23 &  _LC1_E41
         #  _LC2_D5;

-- Node name is '|UP1C:21|:27' 
-- Equation name is '_LC7_E45', type is buried 
_LC7_E45 = DFFE( _EQ104, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ104 =  _LC1_E41 &  _LC7_E45
         #  _LC5_E45;

-- Node name is '|UP1C:21|:29' 
-- Equation name is '_LC5_E29', type is buried 
_LC5_E29 = DFFE( _EQ105, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ105 =  _LC1_E41 &  _LC5_E29
         #  _LC2_E45;

-- Node name is '|UP1C:21|:31' 
-- Equation name is '_LC8_E38', type is buried 
_LC8_E38 = DFFE( _EQ106, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ106 =  _LC1_E41 &  _LC8_E38
         #  _LC4_E33;

-- Node name is '|UP1C:21|:33' 
-- Equation name is '_LC6_E37', type is buried 
_LC6_E37 = DFFE( _EQ107, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ107 =  _LC1_E41 &  _LC6_E37
         #  _LC8_E37;

-- Node name is '|UP1C:21|:59' 
-- Equation name is '_LC2_D38', type is buried 
_LC2_D38 = DFFE( _EQ108, GLOBAL( clk), GLOBAL(!reset),  VCC,  VCC);
  _EQ108 =  _LC2_D38
         # !_LC1_D48;

-- Node name is '|UP1C:21|:61' 
-- Equation name is '_LC1_E45', type is buried 
_LC1_E45 = DFFE( _EQ109, GLOBAL( clk),  VCC,  VCC, !_LC8_E30);
  _EQ109 =  _LC1_D48 &  _LC8_E45
         #  _LC1_D48 &  _LC8_E41;

-- Node name is '|UP1C:21|:678' 
-- Equation name is '_LC5_E41', type is buried 
_LC5_E41 = LCELL( _EQ110);
  _EQ110 = !_EC1_E &  _EC2_D &  _LC1_E39;

-- Node name is '|UP1C:21|:698' 
-- Equation name is '_LC6_E41', type is buried 
_LC6_E41 = LCELL( _EQ111);
  _EQ111 = !_EC1_E & !_EC2_D &  _LC1_E39;

-- Node name is '|UP1C:21|:1820' 
-- Equation name is '_LC8_C36', type is buried 
_LC8_C36 = LCELL( _EQ112);
  _EQ112 =  _EC4_D &  _LC2_E39;

-- Node name is '|UP1C:21|~1822~1' 
-- Equation name is '_LC6_C36', type is buried 
-- synthesized logic cell 
_LC6_C36 = LCELL( _EQ113);
  _EQ113 =  _LC1_C36 & !_LC4_D48
         #  _LC1_C36 & !_LC3_E39
         #  _EC4_D &  _LC3_E39 &  _LC4_D48;

-- Node name is '|UP1C:21|:1847' 
-- Equation name is '_LC7_C36', type is buried 
_LC7_C36 = LCELL( _EQ114);
  _EQ114 =  _EC8_D &  _LC2_E39;

-- Node name is '|UP1C:21|~1849~1' 
-- Equation name is '_LC5_C36', type is buried 
-- synthesized logic cell 
_LC5_C36 = LCELL( _EQ115);
  _EQ115 =  _LC3_C36 & !_LC4_D48
         #  _LC3_C36 & !_LC3_E39
         #  _EC8_D &  _LC3_E39 &  _LC4_D48;

-- Node name is '|UP1C:21|:1874' 
-- Equation name is '_LC1_E30', type is buried 
_LC1_E30 = LCELL( _EQ116);
  _EQ116 =  _EC1_D &  _LC2_E39;

-- Node name is '|UP1C:21|~1876~1' 
-- Equation name is '_LC4_E30', type is buried 
-- synthesized logic cell 
_LC4_E30 = LCELL( _EQ117);
  _EQ117 = !_LC4_D48 &  _LC7_E30
         # !_LC3_E39 &  _LC7_E30
         #  _EC1_D &  _LC3_E39 &  _LC4_D48;

-- Node name is '|UP1C:21|:1901' 
-- Equation name is '_LC8_B52', type is buried 
_LC8_B52 = LCELL( _EQ118);
  _EQ118 =  _EC5_D &  _LC2_E39;

-- Node name is '|UP1C:21|~1903~1' 
-- Equation name is '_LC6_B52', type is buried 
-- synthesized logic cell 
_LC6_B52 = LCELL( _EQ119);
  _EQ119 =  _LC3_B52 & !_LC4_D48
         #  _LC3_B52 & !_LC3_E39
         #  _EC5_D &  _LC3_E39 &  _LC4_D48;

-- Node name is '|UP1C:21|:1928' 
-- Equation name is '_LC7_B52', type is buried 
_LC7_B52 = LCELL( _EQ120);
  _EQ120 =  _EC6_D &  _LC2_E39;

-- Node name is '|UP1C:21|~1930~1' 
-- Equation name is '_LC1_B52', type is buried 
-- synthesized logic cell 
_LC1_B52 = LCELL( _EQ121);
  _EQ121 =  _LC2_B52 & !_LC4_D48
         #  _LC2_B52 & !_LC3_E39
         #  _EC6_D &  _LC3_E39 &  _LC4_D48;

-- Node name is '|UP1C:21|:1955' 
-- Equation name is '_LC5_E30', type is buried 
_LC5_E30 = LCELL( _EQ122);
  _EQ122 =  _EC2_E &  _LC2_E39;

-- Node name is '|UP1C:21|~1957~1' 
-- Equation name is '_LC3_E30', type is buried 
-- synthesized logic cell 
_LC3_E30 = LCELL( _EQ123);
  _EQ123 = !_LC4_D48 &  _LC6_E30
         # !_LC3_E39 &  _LC6_E30
         #  _EC2_E &  _LC3_E39 &  _LC4_D48;

-- Node name is '|UP1C:21|:1982' 
-- Equation name is '_LC8_F27', type is buried 
_LC8_F27 = LCELL( _EQ124);
  _EQ124 =  _EC7_E &  _LC2_E39;

-- Node name is '|UP1C:21|~1984~1' 
-- Equation name is '_LC3_F27', type is buried 
-- synthesized logic cell 
_LC3_F27 = LCELL( _EQ125);
  _EQ125 =  _LC1_F27 & !_LC4_D48
         #  _LC1_F27 & !_LC3_E39
         #  _EC7_E &  _LC3_E39 &  _LC4_D48;

-- Node name is '|UP1C:21|:2009' 
-- Equation name is '_LC4_F27', type is buried 
_LC4_F27 = LCELL( _EQ126);
  _EQ126 =  _EC6_E &  _LC2_E39;

-- Node name is '|UP1C:21|~2011~1' 
-- Equation name is '_LC2_F27', type is buried 
-- synthesized logic cell 
_LC2_F27 = LCELL( _EQ127);
  _EQ127 = !_LC4_D48 &  _LC5_F27
         # !_LC3_E39 &  _LC5_F27
         #  _EC6_E &  _LC3_E39 &  _LC4_D48;

-- Node name is '|UP1C:21|~2038~1' 
-- Equation name is '_LC8_E29', type is buried 
-- synthesized logic cell 
_LC8_E29 = LCELL( _EQ128);
  _EQ128 =  _LC1_D48 &  _LC2_E27 &  _LC8_E41
         #  _LC1_D48 &  _LC7_E29;

-- Node name is '|UP1C:21|~2065~1' 
-- Equation name is '_LC1_E48', type is buried 
-- synthesized logic cell 
_LC1_E48 = LCELL( _EQ129);
  _EQ129 =  _LC1_D48 &  _LC8_E41 &  _LC8_E48
         #  _LC1_D48 &  _LC7_E48;

-- Node name is '|UP1C:21|~2092~1' 
-- Equation name is '_LC6_E29', type is buried 
-- synthesized logic cell 
_LC6_E29 = LCELL( _EQ130);
  _EQ130 =  _LC1_D48 &  _LC2_E50 &  _LC8_E41
         #  _LC1_D48 &  _LC4_E29;

-- Node name is '|UP1C:21|~2119~1' 
-- Equation name is '_LC1_E34', type is buried 
-- synthesized logic cell 
_LC1_E34 = LCELL( _EQ131);
  _EQ131 =  _LC1_D48 &  _LC2_E34 &  _LC8_E41
         #  _LC1_D48 &  _LC8_E34;

-- Node name is '|UP1C:21|~2146~1' 
-- Equation name is '_LC8_D23', type is buried 
-- synthesized logic cell 
_LC8_D23 = LCELL( _EQ132);
  _EQ132 =  _LC1_D48 &  _LC1_D49 &  _LC8_E41
         #  _LC1_D48 &  _LC6_D23;

-- Node name is '|UP1C:21|~2173~1' 
-- Equation name is '_LC1_D42', type is buried 
-- synthesized logic cell 
_LC1_D42 = LCELL( _EQ133);
  _EQ133 =  _LC1_D48 &  _LC2_D42 &  _LC8_E41
         #  _LC1_D48 &  _LC8_D42;

-- Node name is '|UP1C:21|~2200~1' 
-- Equation name is '_LC4_D23', type is buried 
-- synthesized logic cell 
_LC4_D23 = LCELL( _EQ134);
  _EQ134 =  _LC1_D22 &  _LC1_D48 &  _LC8_E41
         #  _LC1_D48 &  _LC2_D23;

-- Node name is '|UP1C:21|~2227~1' 
-- Equation name is '_LC1_D10', type is buried 
-- synthesized logic cell 
_LC1_D10 = LCELL( _EQ135);
  _EQ135 =  _LC1_D48 &  _LC2_D10 &  _LC8_E41
         #  _LC1_D48 &  _LC8_D10;

-- Node name is '|UP1C:21|~2254~1' 
-- Equation name is '_LC7_D24', type is buried 
-- synthesized logic cell 
_LC7_D24 = LCELL( _EQ136);
  _EQ136 =  _LC1_D48 &  _LC2_D18 &  _LC8_E41
         #  _LC1_D48 &  _LC5_D24;

-- Node name is '|UP1C:21|~2281~1' 
-- Equation name is '_LC1_D15', type is buried 
-- synthesized logic cell 
_LC1_D15 = LCELL( _EQ137);
  _EQ137 =  _LC1_D48 &  _LC2_D15 &  _LC8_E41
         #  _LC1_D48 &  _LC8_D15;

-- Node name is '|UP1C:21|~2308~1' 
-- Equation name is '_LC4_D24', type is buried 
-- synthesized logic cell 
_LC4_D24 = LCELL( _EQ138);
  _EQ138 =  _LC1_D16 &  _LC1_D48 &  _LC8_E41
         #  _LC1_D24 &  _LC1_D48;

-- Node name is '|UP1C:21|~2335~1' 
-- Equation name is '_LC2_D5', type is buried 
-- synthesized logic cell 
_LC2_D5  = LCELL( _EQ139);
  _EQ139 =  _LC1_D5 &  _LC1_D48 &  _LC8_E41
         #  _LC1_D48 &  _LC8_D5;

-- Node name is '|UP1C:21|~2362~1' 
-- Equation name is '_LC5_E45', type is buried 
-- synthesized logic cell 
_LC5_E45 = LCELL( _EQ140);
  _EQ140 =  _LC1_D48 &  _LC6_E31 &  _LC8_E41
         #  _LC1_D48 &  _LC4_E45;

-- Node name is '|UP1C:21|~2389~1' 
-- Equation name is '_LC2_E45', type is buried 
-- synthesized logic cell 
_LC2_E45 = LCELL( _EQ141);
  _EQ141 =  _LC1_D48 &  _LC8_E41 &  _LC8_E44
         #  _LC1_D48 &  _LC3_E45;

-- Node name is '|UP1C:21|~2416~1' 
-- Equation name is '_LC4_E33', type is buried 
-- synthesized logic cell 
_LC4_E33 = LCELL( _EQ142);
  _EQ142 =  _LC1_D48 &  _LC1_E33 &  _LC8_E41
         #  _LC1_D48 &  _LC8_E33;

-- Node name is '|UP1C:21|~2443~1' 
-- Equation name is '_LC7_E41', type is buried 
-- synthesized logic cell 
_LC7_E41 = LCELL( _EQ143);
  _EQ143 = !_LC1_H31 & !_LC2_E39
         # !_LC2_E39 &  _LC4_E52
         # !_LC1_D48;

-- Node name is '|UP1C:21|~2443~2' 
-- Equation name is '_LC1_E41', type is buried 
-- synthesized logic cell 
_LC1_E41 = LCELL( _EQ144);
  _EQ144 =  _LC2_E39 &  _LC6_E41
         #  _LC2_E39 & !_LC5_E41
         #  _LC7_E41;

-- Node name is '|UP1C:21|~2443~3' 
-- Equation name is '_LC8_E37', type is buried 
-- synthesized logic cell 
_LC8_E37 = LCELL( _EQ145);
  _EQ145 =  _LC1_D48 &  _LC1_E37 &  _LC8_E41
         #  _LC1_D48 &  _LC7_E37;

-- Node name is '|UP1C:21|~2458~1' 
-- Equation name is '_LC3_C48', type is buried 
-- synthesized logic cell 
_LC3_C48 = LCELL( _EQ146);
  _EQ146 =  _LC2_C48
         #  _LC1_F32 &  _LC7_C48;

-- Node name is '|UP1C:21|:2460' 
-- Equation name is '_LC2_C48', type is buried 
_LC2_C48 = LCELL( _EQ147);
  _EQ147 =  _LC1_C36 & !_LC1_F32 & !_LC4_E39
         # !_LC1_F32 &  _LC4_E39 &  _LC7_C48;

-- Node name is '|UP1C:21|~2464~1' 
-- Equation name is '_LC4_C48', type is buried 
-- synthesized logic cell 
_LC4_C48 = LCELL( _EQ148);
  _EQ148 =  _LC3_C48 & !_LC4_E52 & !_LC4_H31
         #  _LC4_H31 &  _LC7_C48
         #  _LC4_E52 &  _LC7_C48;

-- Node name is '|UP1C:21|~2467~1' 
-- Equation name is '_LC6_C48', type is buried 
-- synthesized logic cell 
_LC6_C48 = LCELL( _EQ149);
  _EQ149 = !_LC3_E39 &  _LC4_C48
         #  _LC3_E39 &  _LC5_C48;

-- Node name is '|UP1C:21|~2485~1' 
-- Equation name is '_LC3_C35', type is buried 
-- synthesized logic cell 
_LC3_C35 = LCELL( _EQ150);
  _EQ150 =  _LC2_C35
         #  _LC1_F32 &  _LC4_C35;

-- Node name is '|UP1C:21|:2487' 
-- Equation name is '_LC2_C35', type is buried 
_LC2_C35 = LCELL( _EQ151);
  _EQ151 = !_LC1_F32 &  _LC3_C36 & !_LC4_E39
         # !_LC1_F32 &  _LC4_C35 &  _LC4_E39;

-- Node name is '|UP1C:21|~2491~1' 
-- Equation name is '_LC5_C35', type is buried 
-- synthesized logic cell 
_LC5_C35 = LCELL( _EQ152);
  _EQ152 =  _LC3_C35 & !_LC4_E52 & !_LC4_H31
         #  _LC4_C35 &  _LC4_H31
         #  _LC4_C35 &  _LC4_E52;

-- Node name is '|UP1C:21|~2494~1' 
-- Equation name is '_LC7_C35', type is buried 
-- synthesized logic cell 
_LC7_C35 = LCELL( _EQ153);
  _EQ153 = !_LC3_E39 &  _LC5_C35
         #  _LC3_E39 &  _LC4_C35 & !_LC6_C35
         #  _LC3_E39 & !_LC4_C35 &  _LC6_C35;

-- Node name is '|UP1C:21|~2512~1' 
-- Equation name is '_LC3_E43', type is buried 
-- synthesized logic cell 
_LC3_E43 = LCELL( _EQ154);
  _EQ154 =  _LC2_E43
         #  _LC1_F32 &  _LC4_E43;

-- Node name is '|UP1C:21|:2514' 
-- Equation name is '_LC2_E43', type is buried 
_LC2_E43 = LCELL( _EQ155);
  _EQ155 = !_LC1_F32 & !_LC4_E39 &  _LC7_E30
         # !_LC1_F32 &  _LC4_E39 &  _LC4_E43;

-- Node name is '|UP1C:21|~2518~1' 
-- Equation name is '_LC5_E43', type is buried 
-- synthesized logic cell 
_LC5_E43 = LCELL( _EQ156);
  _EQ156 =  _LC3_E43 & !_LC4_E52 & !_LC4_H31
         #  _LC4_E43 &  _LC4_H31
         #  _LC4_E43 &  _LC4_E52;

-- Node name is '|UP1C:21|~2521~1' 
-- Equation name is '_LC6_E43', type is buried 
-- synthesized logic cell 
_LC6_E43 = LCELL( _EQ157);
  _EQ157 =  _LC3_E39 & !_LC4_B34 &  _LC4_E43
         #  _LC3_E39 &  _LC4_B34 & !_LC4_E43
         # !_LC3_E39 &  _LC5_E43;

-- Node name is '|UP1C:21|~2539~1' 
-- Equation name is '_LC3_B34', type is buried 
-- synthesized logic cell 
_LC3_B34 = LCELL( _EQ158);
  _EQ158 =  _LC2_B34
         #  _LC1_F32 &  _LC7_B34;

-- Node name is '|UP1C:21|:2541' 
-- Equation name is '_LC2_B34', type is buried 
_LC2_B34 = LCELL( _EQ159);
  _EQ159 = !_LC1_F32 &  _LC3_B52 & !_LC4_E39
         # !_LC1_F32 &  _LC4_E39 &  _LC7_B34;

-- Node name is '|UP1C:21|~2545~1' 
-- Equation name is '_LC5_B34', type is buried 
-- synthesized logic cell 
_LC5_B34 = LCELL( _EQ160);
  _EQ160 =  _LC3_B34 & !_LC4_E52 & !_LC4_H31
         #  _LC4_H31 &  _LC7_B34
         #  _LC4_E52 &  _LC7_B34;

-- Node name is '|UP1C:21|~2548~1' 
-- Equation name is '_LC6_B34', type is buried 
-- synthesized logic cell 
_LC6_B34 = LCELL( _EQ161);
  _EQ161 = !_LC3_E39 &  _LC5_B34
         # !_LC2_B41 &  _LC3_E39 &  _LC7_B34
         #  _LC2_B41 &  _LC3_E39 & !_LC7_B34;

-- Node name is '|UP1C:21|~2566~1' 
-- Equation name is '_LC4_B31', type is buried 
-- synthesized logic cell 
_LC4_B31 = LCELL( _EQ162);
  _EQ162 =  _LC3_B31
         #  _LC1_F32 &  _LC2_B31;

-- Node name is '|UP1C:21|:2568' 
-- Equation name is '_LC3_B31', type is buried 
_LC3_B31 = LCELL( _EQ163);
  _EQ163 = !_LC1_F32 &  _LC2_B52 & !_LC4_E39
         # !_LC1_F32 &  _LC2_B31 &  _LC4_E39;

-- Node name is '|UP1C:21|~2572~1' 
-- Equation name is '_LC5_B31', type is buried 
-- synthesized logic cell 
_LC5_B31 = LCELL( _EQ164);
  _EQ164 =  _LC4_B31 & !_LC4_E52 & !_LC4_H31
         #  _LC2_B31 &  _LC4_H31
         #  _LC2_B31 &  _LC4_E52;

-- Node name is '|UP1C:21|~2575~1' 
-- Equation name is '_LC7_B31', type is buried 
-- synthesized logic cell 
_LC7_B31 = LCELL( _EQ165);
  _EQ165 = !_LC3_E39 &  _LC5_B31
         #  _LC2_B31 &  _LC3_E39 & !_LC6_B31
         # !_LC2_B31 &  _LC3_E39 &  _LC6_B31;

-- Node name is '|UP1C:21|~2593~1' 
-- Equation name is '_LC5_B41', type is buried 
-- synthesized logic cell 
_LC5_B41 = LCELL( _EQ166);
  _EQ166 =  _LC4_B41
         #  _LC1_F32 &  _LC3_B41;

-- Node name is '|UP1C:21|:2595' 
-- Equation name is '_LC4_B41', type is buried 
_LC4_B41 = LCELL( _EQ167);
  _EQ167 = !_LC1_F32 & !_LC4_E39 &  _LC6_E30
         # !_LC1_F32 &  _LC3_B41 &  _LC4_E39;

-- Node name is '|UP1C:21|~2599~1' 
-- Equation name is '_LC6_B41', type is buried 
-- synthesized logic cell 
_LC6_B41 = LCELL( _EQ168);
  _EQ168 = !_LC4_E52 & !_LC4_H31 &  _LC5_B41
         #  _LC3_B41 &  _LC4_H31
         #  _LC3_B41 &  _LC4_E52;

-- Node name is '|UP1C:21|~2602~1' 
-- Equation name is '_LC7_B41', type is buried 
-- synthesized logic cell 
_LC7_B41 = LCELL( _EQ169);
  _EQ169 =  _LC3_B41 &  _LC3_E39 & !_LC4_F30
         # !_LC3_B41 &  _LC3_E39 &  _LC4_F30
         # !_LC3_E39 &  _LC6_B41;

-- Node name is '|UP1C:21|~2620~1' 
-- Equation name is '_LC3_F30', type is buried 
-- synthesized logic cell 
_LC3_F30 = LCELL( _EQ170);
  _EQ170 =  _LC2_F30
         #  _LC4_F32 &  _LC7_F30;

-- Node name is '|UP1C:21|:2622' 
-- Equation name is '_LC2_F30', type is buried 
_LC2_F30 = LCELL( _EQ171);
  _EQ171 =  _LC1_F27 & !_LC4_E39 & !_LC4_F32
         #  _LC4_E39 & !_LC4_F32 &  _LC7_F30;

-- Node name is '|UP1C:21|~2626~1' 
-- Equation name is '_LC5_F30', type is buried 
-- synthesized logic cell 
_LC5_F30 = LCELL( _EQ172);
  _EQ172 =  _LC3_F30 & !_LC4_E52 & !_LC4_H31
         #  _LC4_H31 &  _LC7_F30
         #  _LC4_E52 &  _LC7_F30;

-- Node name is '|UP1C:21|~2629~1' 
-- Equation name is '_LC6_F30', type is buried 
-- synthesized logic cell 
_LC6_F30 = LCELL( _EQ173);
  _EQ173 = !_LC3_E39 &  _LC5_F30
         #  _LC3_E39 & !_LC3_F32 &  _LC7_F30
         #  _LC3_E39 &  _LC3_F32 & !_LC7_F30;

-- Node name is '|UP1C:21|~2649~1' 
-- Equation name is '_LC4_E39', type is buried 
-- synthesized logic cell 
_LC4_E39 = LCELL( _EQ174);
  _EQ174 =  _LC1_F45
         #  _LC3_E41
         # !_LC6_E39;

-- Node name is '|UP1C:21|~2649~2' 
-- Equation name is '_LC5_F32', type is buried 
-- synthesized logic cell 
_LC5_F32 = LCELL( _EQ175);
  _EQ175 = !_LC4_E39 &  _LC5_F27
         #  _LC3_F32 &  _LC4_E39;

-- Node name is '|UP1C:21|~2661~1' 
-- Equation name is '_LC6_F32', type is buried 
-- synthesized logic cell 
_LC6_F32 = LCELL( _EQ176);
  _EQ176 = !_LC4_F32 & !_LC4_H31 &  _LC5_F32
         #  _LC3_F32 &  _LC4_H31
         #  _LC3_F32 &  _LC4_F32;

-- Node name is '|UP1C:21|~2661~2' 
-- Equation name is '_LC7_F32', type is buried 
-- synthesized logic cell 
_LC7_F32 = LCELL( _EQ177);
  _EQ177 = !_LC3_E39 & !_LC4_E52 &  _LC6_F32
         # !_LC3_E39 &  _LC3_F32 &  _LC4_E52
         #  _LC3_E39 & !_LC3_F32;

-- Node name is '|UP1C:21|~2688~1' 
-- Equation name is '_LC8_C48', type is buried 
-- synthesized logic cell 
_LC8_C48 = LCELL( _EQ178);
  _EQ178 = !_LC1_H31 &  _LC2_C48
         #  _LC1_H31 &  _LC4_C36
         #  _LC1_F32 &  _LC4_C36;

-- Node name is '|UP1C:21|~2688~2' 
-- Equation name is '_LC1_C48', type is buried 
-- synthesized logic cell 
_LC1_C48 = LCELL( _EQ179);
  _EQ179 =  _LC1_E52 & !_LC2_E39 &  _LC7_C48
         # !_LC1_E52 & !_LC2_E39 &  _LC8_C48;

-- Node name is '|UP1C:21|~2715~1' 
-- Equation name is '_LC8_C35', type is buried 
-- synthesized logic cell 
_LC8_C35 = LCELL( _EQ180);
  _EQ180 = !_LC1_H31 &  _LC2_C35
         #  _LC1_H31 &  _LC2_C36
         #  _LC1_F32 &  _LC2_C36;

-- Node name is '|UP1C:21|~2715~2' 
-- Equation name is '_LC1_C35', type is buried 
-- synthesized logic cell 
_LC1_C35 = LCELL( _EQ181);
  _EQ181 =  _LC1_E52 & !_LC2_E39 &  _LC4_C35
         # !_LC1_E52 & !_LC2_E39 &  _LC8_C35;

-- Node name is '|UP1C:21|~2742~1' 
-- Equation name is '_LC7_E43', type is buried 
-- synthesized logic cell 
_LC7_E43 = LCELL( _EQ182);
  _EQ182 = !_LC1_H31 &  _LC2_E43
         #  _LC1_E43 &  _LC1_H31
         #  _LC1_E43 &  _LC1_F32;

-- Node name is '|UP1C:21|~2742~2' 
-- Equation name is '_LC8_E43', type is buried 
-- synthesized logic cell 
_LC8_E43 = LCELL( _EQ183);
  _EQ183 =  _LC1_E52 & !_LC2_E39 &  _LC4_E43
         # !_LC1_E52 & !_LC2_E39 &  _LC7_E43;

-- Node name is '|UP1C:21|~2769~1' 
-- Equation name is '_LC8_B34', type is buried 
-- synthesized logic cell 
_LC8_B34 = LCELL( _EQ184);
  _EQ184 = !_LC1_H31 &  _LC2_B34
         #  _LC1_H31 &  _LC4_B52
         #  _LC1_F32 &  _LC4_B52;

-- Node name is '|UP1C:21|~2769~2' 
-- Equation name is '_LC1_B34', type is buried 
-- synthesized logic cell 
_LC1_B34 = LCELL( _EQ185);
  _EQ185 =  _LC1_E52 & !_LC2_E39 &  _LC7_B34
         # !_LC1_E52 & !_LC2_E39 &  _LC8_B34;

-- Node name is '|UP1C:21|~2796~1' 
-- Equation name is '_LC8_B31', type is buried 
-- synthesized logic cell 
_LC8_B31 = LCELL( _EQ186);
  _EQ186 = !_LC1_H31 &  _LC3_B31
         #  _LC1_H31 &  _LC5_B52
         #  _LC1_F32 &  _LC5_B52;

-- Node name is '|UP1C:21|~2796~2' 
-- Equation name is '_LC1_B31', type is buried 
-- synthesized logic cell 
_LC1_B31 = LCELL( _EQ187);
  _EQ187 =  _LC1_E52 &  _LC2_B31 & !_LC2_E39
         # !_LC1_E52 & !_LC2_E39 &  _LC8_B31;

-- Node name is '|UP1C:21|~2823~1' 
-- Equation name is '_LC8_B41', type is buried 
-- synthesized logic cell 
_LC8_B41 = LCELL( _EQ188);
  _EQ188 = !_LC1_H31 &  _LC4_B41
         #  _LC1_H31 &  _LC2_E30
         #  _LC1_F32 &  _LC2_E30;

-- Node name is '|UP1C:21|~2823~2' 
-- Equation name is '_LC1_B41', type is buried 
-- synthesized logic cell 
_LC1_B41 = LCELL( _EQ189);
  _EQ189 =  _LC1_E52 & !_LC2_E39 &  _LC3_B41
         # !_LC1_E52 & !_LC2_E39 &  _LC8_B41;

-- Node name is '|UP1C:21|~2850~1' 
-- Equation name is '_LC8_F30', type is buried 
-- synthesized logic cell 
_LC8_F30 = LCELL( _EQ190);
  _EQ190 = !_LC1_H31 &  _LC2_F30
         #  _LC1_H31 &  _LC7_F27
         #  _LC1_F32 &  _LC7_F27;

-- Node name is '|UP1C:21|~2850~2' 
-- Equation name is '_LC1_F30', type is buried 
-- synthesized logic cell 
_LC1_F30 = LCELL( _EQ191);
  _EQ191 =  _LC1_E52 & !_LC2_E39 &  _LC7_F30
         # !_LC1_E52 & !_LC2_E39 &  _LC8_F30;

-- Node name is '|UP1C:21|~2877~1' 
-- Equation name is '_LC8_F32', type is buried 
-- synthesized logic cell 
_LC8_F32 = LCELL( _EQ192);
  _EQ192 = !_LC1_F32 & !_LC1_H31 &  _LC5_F32
         #  _LC1_H31 &  _LC6_F27
         #  _LC1_F32 &  _LC6_F27;

-- Node name is '|UP1C:21|~2877~2' 
-- Equation name is '_LC2_F32', type is buried 
-- synthesized logic cell 
_LC2_F32 = LCELL( _EQ193);
  _EQ193 =  _LC1_E52 & !_LC2_E39 &  _LC3_F32
         # !_LC1_E52 & !_LC2_E39 &  _LC8_F32;

-- Node name is '|UP1C:21|~2887~1' 
-- Equation name is '_LC4_E27', type is buried 
-- synthesized logic cell 
_LC4_E27 = LCELL( _EQ194);
  _EQ194 =  _EC8_E & !_LC1_F45 &  _LC3_E41
         #  _LC2_E27 & !_LC3_E41
         #  _LC1_F45 &  _LC2_E27;

-- Node name is '|UP1C:21|~2893~1' 
-- Equation name is '_LC5_E27', type is buried 
-- synthesized logic cell 
_LC5_E27 = LCELL( _EQ195);
  _EQ195 =  _LC2_E27 &  _LC4_H31
         #  _LC4_E27 & !_LC4_F32 & !_LC4_H31
         #  _LC2_E27 &  _LC4_F32;

-- Node name is '|UP1C:21|~2896~1' 
-- Equation name is '_LC6_E27', type is buried 
-- synthesized logic cell 
_LC6_E27 = LCELL( _EQ196);
  _EQ196 =  _LC3_E27 &  _LC4_E52
         # !_LC4_E52 &  _LC5_E27;

-- Node name is '|UP1C:21|~2899~1' 
-- Equation name is '_LC7_E27', type is buried 
-- synthesized logic cell 
_LC7_E27 = LCELL( _EQ197);
  _EQ197 = !_LC3_E39 &  _LC6_E27
         #  _LC2_E27 &  _LC3_E39;

-- Node name is '|UP1C:21|~2914~1' 
-- Equation name is '_LC3_E48', type is buried 
-- synthesized logic cell 
_LC3_E48 = LCELL( _EQ198);
  _EQ198 =  _EC4_E & !_LC1_F45 &  _LC3_E41
         # !_LC3_E41 &  _LC8_E48
         #  _LC1_F45 &  _LC8_E48;

-- Node name is '|UP1C:21|~2920~1' 
-- Equation name is '_LC4_E48', type is buried 
-- synthesized logic cell 
_LC4_E48 = LCELL( _EQ199);
  _EQ199 =  _LC4_H31 &  _LC8_E48
         #  _LC3_E48 & !_LC4_F32 & !_LC4_H31
         #  _LC4_F32 &  _LC8_E48;

-- Node name is '|UP1C:21|~2923~1' 
-- Equation name is '_LC5_E48', type is buried 
-- synthesized logic cell 
_LC5_E48 = LCELL( _EQ200);
  _EQ200 =  _LC2_E48 &  _LC4_E52
         #  _LC4_E48 & !_LC4_E52;

-- Node name is '|UP1C:21|~2926~1' 
-- Equation name is '_LC6_E48', type is buried 
-- synthesized logic cell 
_LC6_E48 = LCELL( _EQ201);
  _EQ201 = !_LC3_E39 &  _LC5_E48
         #  _LC3_E39 &  _LC8_E48;

-- Node name is '|UP1C:21|~2941~1' 
-- Equation name is '_LC5_E50', type is buried 
-- synthesized logic cell 
_LC5_E50 = LCELL( _EQ202);
  _EQ202 =  _EC5_E & !_LC1_F45 &  _LC3_E41
         #  _LC2_E50 & !_LC3_E41
         #  _LC1_F45 &  _LC2_E50;

-- Node name is '|UP1C:21|~2947~1' 
-- Equation name is '_LC6_E50', type is buried 
-- synthesized logic cell 
_LC6_E50 = LCELL( _EQ203);
  _EQ203 =  _LC2_E50 &  _LC4_H31
         # !_LC4_F32 & !_LC4_H31 &  _LC5_E50
         #  _LC2_E50 &  _LC4_F32;

-- Node name is '|UP1C:21|~2950~1' 
-- Equation name is '_LC7_E50', type is buried 
-- synthesized logic cell 
_LC7_E50 = LCELL( _EQ204);
  _EQ204 =  _LC4_E50 &  _LC4_E52
         # !_LC4_E52 &  _LC6_E50;

-- Node name is '|UP1C:21|~2953~1' 
-- Equation name is '_LC8_E50', type is buried 
-- synthesized logic cell 
_LC8_E50 = LCELL( _EQ205);
  _EQ205 = !_LC3_E39 &  _LC7_E50
         #  _LC2_E50 &  _LC3_E39;

-- Node name is '|UP1C:21|~2968~1' 
-- Equation name is '_LC4_E34', type is buried 
-- synthesized logic cell 
_LC4_E34 = LCELL( _EQ206);
  _EQ206 =  _EC3_E & !_LC1_F45 &  _LC3_E41
         #  _LC2_E34 & !_LC3_E41
         #  _LC1_F45 &  _LC2_E34;

-- Node name is '|UP1C:21|~2974~1' 
-- Equation name is '_LC5_E34', type is buried 
-- synthesized logic cell 
_LC5_E34 = LCELL( _EQ207);
  _EQ207 =  _LC2_E34 &  _LC4_H31
         #  _LC4_E34 & !_LC4_F32 & !_LC4_H31
         #  _LC2_E34 &  _LC4_F32;

-- Node name is '|UP1C:21|~2977~1' 
-- Equation name is '_LC6_E34', type is buried 
-- synthesized logic cell 
_LC6_E34 = LCELL( _EQ208);
  _EQ208 =  _LC3_E34 &  _LC4_E52
         # !_LC4_E52 &  _LC5_E34;

-- Node name is '|UP1C:21|~2980~1' 
-- Equation name is '_LC7_E34', type is buried 
-- synthesized logic cell 
_LC7_E34 = LCELL( _EQ209);
  _EQ209 = !_LC3_E39 &  _LC6_E34
         #  _LC2_E34 &  _LC3_E39;

-- Node name is '|UP1C:21|~2995~1' 
-- Equation name is '_LC5_D49', type is buried 
-- synthesized logic cell 
_LC5_D49 = LCELL( _EQ210);
  _EQ210 =  _EC7_D & !_LC1_F45 &  _LC3_E41
         #  _LC1_D49 & !_LC3_E41
         #  _LC1_D49 &  _LC1_F45;

-- Node name is '|UP1C:21|~3001~1' 
-- Equation name is '_LC6_D49', type is buried 
-- synthesized logic cell 
_LC6_D49 = LCELL( _EQ211);
  _EQ211 =  _LC1_D49 &  _LC4_H31
         # !_LC4_F32 & !_LC4_H31 &  _LC5_D49
         #  _LC1_D49 &  _LC4_F32;

-- Node name is '|UP1C:21|~3004~1' 
-- Equation name is '_LC7_D49', type is buried 
-- synthesized logic cell 
_LC7_D49 = LCELL( _EQ212);
  _EQ212 =  _LC3_D49 &  _LC4_E52
         # !_LC4_E52 &  _LC6_D49;

-- Node name is '|UP1C:21|~3007~1' 
-- Equation name is '_LC8_D49', type is buried 
-- synthesized logic cell 
_LC8_D49 = LCELL( _EQ213);
  _EQ213 = !_LC3_E39 &  _LC7_D49
         #  _LC1_D49 &  _LC3_E39;

-- Node name is '|UP1C:21|~3022~1' 
-- Equation name is '_LC4_D42', type is buried 
-- synthesized logic cell 
_LC4_D42 = LCELL( _EQ214);
  _EQ214 =  _EC3_D & !_LC1_F45 &  _LC3_E41
         #  _LC2_D42 & !_LC3_E41
         #  _LC1_F45 &  _LC2_D42;

-- Node name is '|UP1C:21|~3028~1' 
-- Equation name is '_LC5_D42', type is buried 
-- synthesized logic cell 
_LC5_D42 = LCELL( _EQ215);
  _EQ215 =  _LC2_D42 &  _LC4_H31
         #  _LC4_D42 & !_LC4_F32 & !_LC4_H31
         #  _LC2_D42 &  _LC4_F32;

-- Node name is '|UP1C:21|~3031~1' 
-- Equation name is '_LC6_D42', type is buried 
-- synthesized logic cell 
_LC6_D42 = LCELL( _EQ216);
  _EQ216 =  _LC3_D42 &  _LC4_E52
         # !_LC4_E52 &  _LC5_D42;

-- Node name is '|UP1C:21|~3034~1' 
-- Equation name is '_LC7_D42', type is buried 
-- synthesized logic cell 
_LC7_D42 = LCELL( _EQ217);
  _EQ217 = !_LC3_E39 &  _LC6_D42
         #  _LC2_D42 &  _LC3_E39;

-- Node name is '|UP1C:21|~3049~1' 
-- Equation name is '_LC5_D22', type is buried 
-- synthesized logic cell 
_LC5_D22 = LCELL( _EQ218);
  _EQ218 =  _EC1_E & !_LC1_F45 &  _LC3_E41
         #  _LC1_D22 & !_LC3_E41
         #  _LC1_D22 &  _LC1_F45;

-- Node name is '|UP1C:21|~3055~1' 
-- Equation name is '_LC6_D22', type is buried 
-- synthesized logic cell 
_LC6_D22 = LCELL( _EQ219);
  _EQ219 = !_LC4_F32 & !_LC4_H31 &  _LC5_D22
         #  _LC1_D22 &  _LC4_F32
         #  _LC1_D22 &  _LC4_H31;

-- Node name is '|UP1C:21|~3058~1' 
-- Equation name is '_LC7_D22', type is buried 
-- synthesized logic cell 
_LC7_D22 = LCELL( _EQ220);
  _EQ220 =  _LC4_D22 &  _LC4_E52
         # !_LC4_E52 &  _LC6_D22;

-- Node name is '|UP1C:21|~3061~1' 
-- Equation name is '_LC8_D22', type is buried 
-- synthesized logic cell 
_LC8_D22 = LCELL( _EQ221);
  _EQ221 = !_LC3_E39 &  _LC7_D22
         #  _LC1_D22 &  _LC3_E39;

-- Node name is '|UP1C:21|~3076~1' 
-- Equation name is '_LC4_D10', type is buried 
-- synthesized logic cell 
_LC4_D10 = LCELL( _EQ222);
  _EQ222 =  _EC2_D & !_LC1_F45 &  _LC3_E41
         #  _LC2_D10 & !_LC3_E41
         #  _LC1_F45 &  _LC2_D10;

-- Node name is '|UP1C:21|~3082~1' 
-- Equation name is '_LC5_D10', type is buried 
-- synthesized logic cell 
_LC5_D10 = LCELL( _EQ223);
  _EQ223 =  _LC4_D10 & !_LC4_F32 & !_LC4_H31
         #  _LC2_D10 &  _LC4_F32
         #  _LC2_D10 &  _LC4_H31;

-- Node name is '|UP1C:21|~3085~1' 
-- Equation name is '_LC6_D10', type is buried 
-- synthesized logic cell 
_LC6_D10 = LCELL( _EQ224);
  _EQ224 =  _LC3_D10 &  _LC4_E52
         # !_LC4_E52 &  _LC5_D10;

-- Node name is '|UP1C:21|~3088~1' 
-- Equation name is '_LC7_D10', type is buried 
-- synthesized logic cell 
_LC7_D10 = LCELL( _EQ225);
  _EQ225 = !_LC3_E39 &  _LC6_D10
         #  _LC2_D10 &  _LC3_E39;

-- Node name is '|UP1C:21|~3103~1' 
-- Equation name is '_LC4_D18', type is buried 
-- synthesized logic cell 
_LC4_D18 = LCELL( _EQ226);
  _EQ226 =  _EC4_D & !_LC1_F45 &  _LC3_E41
         #  _LC2_D18 & !_LC3_E41
         #  _LC1_F45 &  _LC2_D18;

-- Node name is '|UP1C:21|~3109~1' 
-- Equation name is '_LC5_D18', type is buried 
-- synthesized logic cell 
_LC5_D18 = LCELL( _EQ227);
  _EQ227 =  _LC2_D18 &  _LC4_H31
         #  _LC4_D18 & !_LC4_F32 & !_LC4_H31
         #  _LC2_D18 &  _LC4_F32;

-- Node name is '|UP1C:21|~3112~1' 
-- Equation name is '_LC7_D18', type is buried 
-- synthesized logic cell 
_LC7_D18 = LCELL( _EQ228);
  _EQ228 =  _LC3_D18 &  _LC4_E52
         # !_LC4_E52 &  _LC5_D18;

-- Node name is '|UP1C:21|~3115~1' 
-- Equation name is '_LC8_D18', type is buried 
-- synthesized logic cell 
_LC8_D18 = LCELL( _EQ229);
  _EQ229 = !_LC3_E39 &  _LC7_D18
         #  _LC2_D18 &  _LC3_E39;

-- Node name is '|UP1C:21|~3130~1' 
-- Equation name is '_LC4_D15', type is buried 
-- synthesized logic cell 
_LC4_D15 = LCELL( _EQ230);
  _EQ230 =  _EC8_D & !_LC1_F45 &  _LC3_E41
         #  _LC2_D15 & !_LC3_E41
         #  _LC1_F45 &  _LC2_D15;

-- Node name is '|UP1C:21|~3136~1' 
-- Equation name is '_LC5_D15', type is buried 
-- synthesized logic cell 
_LC5_D15 = LCELL( _EQ231);
  _EQ231 =  _LC2_D15 &  _LC4_H31
         #  _LC4_D15 & !_LC4_F32 & !_LC4_H31
         #  _LC2_D15 &  _LC4_F32;

-- Node name is '|UP1C:21|~3139~1' 
-- Equation name is '_LC6_D15', type is buried 
-- synthesized logic cell 
_LC6_D15 = LCELL( _EQ232);
  _EQ232 =  _LC3_D15 &  _LC4_E52
         # !_LC4_E52 &  _LC5_D15;

-- Node name is '|UP1C:21|~3142~1' 
-- Equation name is '_LC7_D15', type is buried 
-- synthesized logic cell 
_LC7_D15 = LCELL( _EQ233);
  _EQ233 = !_LC3_E39 &  _LC6_D15
         #  _LC2_D15 &  _LC3_E39;

-- Node name is '|UP1C:21|~3157~1' 
-- Equation name is '_LC5_D16', type is buried 
-- synthesized logic cell 
_LC5_D16 = LCELL( _EQ234);
  _EQ234 =  _EC1_D & !_LC1_F45 &  _LC3_E41
         #  _LC1_D16 & !_LC3_E41
         #  _LC1_D16 &  _LC1_F45;

-- Node name is '|UP1C:21|~3163~1' 
-- Equation name is '_LC6_D16', type is buried 
-- synthesized logic cell 
_LC6_D16 = LCELL( _EQ235);
  _EQ235 =  _LC1_D16 &  _LC4_H31
         # !_LC4_F32 & !_LC4_H31 &  _LC5_D16
         #  _LC1_D16 &  _LC4_F32;

-- Node name is '|UP1C:21|~3166~1' 
-- Equation name is '_LC7_D16', type is buried 
-- synthesized logic cell 
_LC7_D16 = LCELL( _EQ236);
  _EQ236 =  _LC4_D16 &  _LC4_E52
         # !_LC4_E52 &  _LC6_D16;

-- Node name is '|UP1C:21|~3169~1' 
-- Equation name is '_LC8_D16', type is buried 
-- synthesized logic cell 
_LC8_D16 = LCELL( _EQ237);
  _EQ237 = !_LC3_E39 &  _LC7_D16
         #  _LC1_D16 &  _LC3_E39;

-- Node name is '|UP1C:21|~3184~1' 
-- Equation name is '_LC4_D5', type is buried 
-- synthesized logic cell 
_LC4_D5  = LCELL( _EQ238);
  _EQ238 =  _EC5_D & !_LC1_F45 &  _LC3_E41
         #  _LC1_D5 & !_LC3_E41
         #  _LC1_D5 &  _LC1_F45;

-- Node name is '|UP1C:21|~3190~1' 
-- Equation name is '_LC5_D5', type is buried 
-- synthesized logic cell 
_LC5_D5  = LCELL( _EQ239);
  _EQ239 =  _LC1_D5 &  _LC4_H31
         #  _LC4_D5 & !_LC4_F32 & !_LC4_H31
         #  _LC1_D5 &  _LC4_F32;

-- Node name is '|UP1C:21|~3193~1' 
-- Equation name is '_LC6_D5', type is buried 
-- synthesized logic cell 
_LC6_D5  = LCELL( _EQ240);
  _EQ240 =  _LC3_D5 &  _LC4_E52
         # !_LC4_E52 &  _LC5_D5;

-- Node name is '|UP1C:21|~3196~1' 
-- Equation name is '_LC7_D5', type is buried 
-- synthesized logic cell 
_LC7_D5  = LCELL( _EQ241);
  _EQ241 = !_LC3_E39 &  _LC6_D5
         #  _LC1_D5 &  _LC3_E39;

-- Node name is '|UP1C:21|~3211~1' 
-- Equation name is '_LC3_E31', type is buried 
-- synthesized logic cell 
_LC3_E31 = LCELL( _EQ242);
  _EQ242 =  _EC6_D & !_LC1_F45 &  _LC3_E41
         # !_LC3_E41 &  _LC6_E31
         #  _LC1_F45 &  _LC6_E31;

-- Node name is '|UP1C:21|~3217~1' 
-- Equation name is '_LC4_E31', type is buried 
-- synthesized logic cell 
_LC4_E31 = LCELL( _EQ243);
  _EQ243 =  _LC4_H31 &  _LC6_E31
         #  _LC3_E31 & !_LC4_F32 & !_LC4_H31
         #  _LC4_F32 &  _LC6_E31;

-- Node name is '|UP1C:21|~3220~1' 
-- Equation name is '_LC5_E31', type is buried 
-- synthesized logic cell 
_LC5_E31 = LCELL( _EQ244);
  _EQ244 =  _LC1_E31 &  _LC4_E52
         #  _LC4_E31 & !_LC4_E52;

-- Node name is '|UP1C:21|~3223~1' 
-- Equation name is '_LC7_E31', type is buried 
-- synthesized logic cell 
_LC7_E31 = LCELL( _EQ245);
  _EQ245 = !_LC3_E39 &  _LC5_E31
         #  _LC3_E39 &  _LC6_E31;

-- Node name is '|UP1C:21|~3238~1' 
-- Equation name is '_LC4_E44', type is buried 
-- synthesized logic cell 
_LC4_E44 = LCELL( _EQ246);
  _EQ246 =  _EC2_E & !_LC1_F45 &  _LC3_E41
         # !_LC3_E41 &  _LC8_E44
         #  _LC1_F45 &  _LC8_E44;

-- Node name is '|UP1C:21|~3244~1' 
-- Equation name is '_LC5_E44', type is buried 
-- synthesized logic cell 
_LC5_E44 = LCELL( _EQ247);
  _EQ247 =  _LC4_H31 &  _LC8_E44
         #  _LC4_E44 & !_LC4_F32 & !_LC4_H31
         #  _LC4_F32 &  _LC8_E44;

-- Node name is '|UP1C:21|~3247~1' 
-- Equation name is '_LC6_E44', type is buried 
-- synthesized logic cell 
_LC6_E44 = LCELL( _EQ248);
  _EQ248 =  _LC3_E44 &  _LC4_E52
         # !_LC4_E52 &  _LC5_E44;

-- Node name is '|UP1C:21|~3250~1' 
-- Equation name is '_LC7_E44', type is buried 
-- synthesized logic cell 
_LC7_E44 = LCELL( _EQ249);
  _EQ249 = !_LC3_E39 &  _LC6_E44
         #  _LC3_E39 &  _LC8_E44;

-- Node name is '|UP1C:21|~3265~1' 
-- Equation name is '_LC2_E33', type is buried 
-- synthesized logic cell 
_LC2_E33 = LCELL( _EQ250);
  _EQ250 =  _EC7_E & !_LC1_F45 &  _LC3_E41
         #  _LC1_E33 & !_LC3_E41
         #  _LC1_E33 &  _LC1_F45;

-- Node name is '|UP1C:21|~3271~1' 
-- Equation name is '_LC3_E33', type is buried 
-- synthesized logic cell 
_LC3_E33 = LCELL( _EQ251);
  _EQ251 =  _LC1_E33 &  _LC4_H31
         #  _LC2_E33 & !_LC4_F32 & !_LC4_H31
         #  _LC1_E33 &  _LC4_F32;

-- Node name is '|UP1C:21|~3274~1' 
-- Equation name is '_LC6_E33', type is buried 
-- synthesized logic cell 
_LC6_E33 = LCELL( _EQ252);
  _EQ252 =  _LC3_E33 & !_LC4_E52
         #  _EC7_E &  _LC4_E52 & !_LC5_E33
         # !_EC7_E &  _LC4_E52 &  _LC5_E33;

-- Node name is '|UP1C:21|~3277~1' 
-- Equation name is '_LC7_E33', type is buried 
-- synthesized logic cell 
_LC7_E33 = LCELL( _EQ253);
  _EQ253 = !_LC3_E39 &  _LC6_E33
         #  _LC1_E33 &  _LC3_E39;

-- Node name is '|UP1C:21|~3292~1' 
-- Equation name is '_LC2_E37', type is buried 
-- synthesized logic cell 
_LC2_E37 = LCELL( _EQ254);
  _EQ254 =  _EC6_E & !_LC1_F45 &  _LC3_E41
         #  _LC1_E37 & !_LC3_E41
         #  _LC1_E37 &  _LC1_F45;

-- Node name is '|UP1C:21|~3298~1' 
-- Equation name is '_LC3_E37', type is buried 
-- synthesized logic cell 
_LC3_E37 = LCELL( _EQ255);
  _EQ255 =  _LC1_E37 &  _LC4_H31
         #  _LC2_E37 & !_LC4_F32 & !_LC4_H31
         #  _LC1_E37 &  _LC4_F32;

-- Node name is '|UP1C:21|~3301~1' 
-- Equation name is '_LC4_E37', type is buried 
-- synthesized logic cell 
_LC4_E37 = LCELL( _EQ256);
  _EQ256 =  _LC3_E37 & !_LC4_E52
         #  _EC6_E & !_LC1_E37 &  _LC4_E52
         # !_EC6_E &  _LC1_E37 &  _LC4_E52;

-- Node name is '|UP1C:21|~3304~1' 
-- Equation name is '_LC5_E37', type is buried 
-- synthesized logic cell 
_LC5_E37 = LCELL( _EQ257);
  _EQ257 = !_LC3_E39 &  _LC4_E37
         #  _LC1_E37 &  _LC3_E39;

-- Node name is '|UP1C:21|~3336~1' 
-- Equation name is '_LC6_E45', type is buried 
-- synthesized logic cell 
_LC6_E45 = LCELL( _EQ258);
  _EQ258 =  _LC1_E45 &  _LC2_E39
         #  _LC1_E45 &  _LC1_E52
         #  _LC1_E45 & !_LC1_F32;

-- Node name is '|UP1C:21|~3336~2' 
-- Equation name is '_LC8_E45', type is buried 
-- synthesized logic cell 
_LC8_E45 = LCELL( _EQ259);
  _EQ259 =  _LC6_E45
         # !_LC1_E52 &  _LC1_H31 & !_LC2_E39;

-- Node name is '|UP1C:21|~3353~1' 
-- Equation name is '_LC7_E39', type is buried 
-- synthesized logic cell 
_LC7_E39 = LCELL( _EQ260);
  _EQ260 =  _LC1_F45
         #  _LC3_E41
         #  _LC6_E39
         #  _LC4_E52;

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_0' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_E', type is memory 
_EC6_E   = MEMORY_SEGMENT( _LC6_E37, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_1' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_E', type is memory 
_EC7_E   = MEMORY_SEGMENT( _LC8_E38, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_2' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_E', type is memory 
_EC2_E   = MEMORY_SEGMENT( _LC5_E29, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_3' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC6_D', type is memory 
_EC6_D   = MEMORY_SEGMENT( _LC7_E45, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_4' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_D', type is memory 
_EC5_D   = MEMORY_SEGMENT( _LC1_D23, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_5' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_D', type is memory 
_EC1_D   = MEMORY_SEGMENT( _LC3_D24, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_6' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_D', type is memory 
_EC8_D   = MEMORY_SEGMENT( _LC2_D24, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_7' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_D', type is memory 
_EC4_D   = MEMORY_SEGMENT( _LC8_D24, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_8' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC2_D', type is memory 
_EC2_D   = MEMORY_SEGMENT( _LC6_D24, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_9' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC1_E', type is memory 
_EC1_E   = MEMORY_SEGMENT( _LC3_D23, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_10' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_D', type is memory 
_EC3_D   = MEMORY_SEGMENT( _LC8_D30, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_11' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC7_D', type is memory 
_EC7_D   = MEMORY_SEGMENT( _LC7_D23, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_12' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC3_E', type is memory 
_EC3_E   = MEMORY_SEGMENT( _LC5_D23, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_13' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC5_E', type is memory 
_EC5_E   = MEMORY_SEGMENT( _LC1_E29, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_14' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC4_E', type is memory 
_EC4_E   = MEMORY_SEGMENT( _LC3_E29, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);

-- Node name is '|LPM_RAM_DQ:2|altram:sram|segment0_15' from file "altram.tdf" line 111, column 12
-- Equation name is '_EC8_E', type is memory 
_EC8_E   = MEMORY_SEGMENT( _LC2_E29, GLOBAL( clk), VCC, _LC1_E45, VCC, _LC6_F27, _LC7_F27, _LC2_E30, _LC5_B52, _LC4_B52, _LC1_E43, _LC2_C36, _LC4_C36, VCC, VCC, VCC,);



Project Information                   e:\vhdldesigns\ee231\11up1\system01c.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:01
   Fitter                                 00:00:18
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:26


Memory Allocated
-----------------

Peak memory allocated during compilation  = 45,031K
