{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1617014988058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1617014988059 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_SDRAM_Nios_Test 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_SDRAM_Nios_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617014988103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617014988145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617014988145 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1617014988281 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1617014988281 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1617014988281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1617014988673 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1617014988686 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014989204 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1617014989204 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 22007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617014989278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 22009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617014989278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 22011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617014989278 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 22013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617014989278 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1617014989278 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1617014989279 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1617014989279 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1617014989279 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1617014989279 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1617014989288 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1617014990102 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1617014992562 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014992595 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1617014992595 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_SDRAM_Nios_Test.sdc " "Reading SDC File: 'DE10_LITE_SDRAM_Nios_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617014992791 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1617014992866 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1617014992866 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1617014992866 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1617014992868 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617014992870 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617014992909 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617014992918 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue.data_a\[0\]~7 SW\[0\] " "Latch DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue.data_a\[0\]~7 is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617014992983 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1617014992983 "|DE10_LITE_SDRAM_Nios_Test|SW[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617014993012 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1617014993012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1617014993230 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1617014993236 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014993237 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014993237 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014993237 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014993237 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_dram_ext " "  10.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014993237 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014993237 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014993237 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014993237 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014993237 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1617014993237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014994405 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014994405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014994405 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014994405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014994405 ""}  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014994405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014994405 ""}  } { { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014994405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617014994405 ""}  } { { "pzdyqx.vhd" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014994405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014994405 ""}  } { { "pzdyqx.vhd" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014994405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|active_rnw~3 " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|active_rnw~3" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 9485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|active_cs_n~1 " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|active_cs_n~1" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 9555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 9570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[0\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 2237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[2\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 2235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[1\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 2236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|CI_fir:fir5_0\|state_sync\[4\]~17 " "Destination node DE10_LITE_Qsys:u0\|CI_fir:fir5_0\|state_sync\[4\]~17" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 10667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 2962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 8153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|CI_fir:fir5_0\|state_sync\[4\]~18 " "Destination node DE10_LITE_Qsys:u0\|CI_fir:fir5_0\|state_sync\[4\]~18" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 14399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1617014994405 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617014994405 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014994405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|external_read_transfer " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|external_read_transfer" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[13\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[13\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[12\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[12\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|data_out\[13\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|data_out\[13\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1617014994406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617014994406 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014994406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014994406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 259 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 14236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014994406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617014994406 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 275 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014994406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617014996143 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617014996160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617014996162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617014996181 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617014996249 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014996251 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1617014996251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617014996252 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617014996300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617014998306 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617014998329 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 Embedded multiplier block " "Packed 80 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617014998329 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617014998329 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617014998329 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617014998329 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "113 " "Created 113 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1617014998329 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617014998329 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 151 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 295 0 0 } } { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 337 0 0 } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 159 0 0 } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 60 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1617014998585 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617014999401 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1617014999445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617015002783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617015007095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617015007233 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617015037104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:30 " "Fitter placement operations ending: elapsed time is 00:00:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617015037104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617015039816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1617015048202 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617015048202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1617015059886 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1617015059886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617015059893 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.79 " "Total time spent on timing analysis during the Fitter is 11.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1617015060406 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617015060534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617015066519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617015066525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617015073089 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617015076825 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617015077937 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "89 MAX 10 " "89 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ADC_CLK_10 } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_I2C_SDA 3.3-V LVTTL P3 " "Pin CLK_I2C_SDA uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CLK_I2C_SDA } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617015078004 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1617015078004 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "55 " "Following 55 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLK_I2C_SDA a permanently disabled " "Pin CLK_I2C_SDA has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CLK_I2C_SDA } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617015078008 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1617015078008 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/output_files/DE10_LITE_SDRAM_Nios_Test.fit.smsg " "Generated suppressed messages file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/output_files/DE10_LITE_SDRAM_Nios_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1617015078676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617015080472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 29 11:51:20 2021 " "Processing ended: Mon Mar 29 11:51:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617015080472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617015080472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617015080472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617015080472 ""}
