//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_15 // -- Begin function triton_poi_fused_convolution_15
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_15
.visible .entry triton_poi_fused_convolution_15(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_15_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_15_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_15_param_2,
	.param .u32 triton_poi_fused_convolution_15_param_3,
	.param .u32 triton_poi_fused_convolution_15_param_4
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<37>;
	.reg .b32 	%r<171>;
	.reg .f32 	%f<37>;
	.reg .b64 	%rd<22>;
	.loc	1 19 0                          // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:19:0

// %bb.0:
	ld.param.u64 	%rd10, [triton_poi_fused_convolution_15_param_0];
	ld.param.u64 	%rd11, [triton_poi_fused_convolution_15_param_1];
$L__tmp0:
	.loc	1 22 28                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:22:33
	shl.b32 	%r70, %r1, 8;
	ld.param.u64 	%rd12, [triton_poi_fused_convolution_15_param_2];
	.loc	1 23 44                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:23:44
	mov.u32 	%r71, %tid.x;
	shl.b32 	%r72, %r71, 2;
	and.b32  	%r73, %r72, 12;
	and.b32  	%r74, %r72, 252;
	bfe.u32 	%r75, %r71, 2, 6;
	or.b32  	%r76, %r75, 64;
	or.b32  	%r77, %r75, 128;
	or.b32  	%r78, %r75, 192;
	and.b32  	%r79, %r71, 255;
	.loc	1 23 23                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:23:23
	or.b32  	%r80, %r70, %r74;
	or.b32  	%r81, %r70, %r75;
	or.b32  	%r82, %r70, %r76;
	or.b32  	%r83, %r70, %r77;
	or.b32  	%r84, %r70, %r78;
	or.b32  	%r85, %r70, %r79;
	.loc	1 24 21                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:24:21
	setp.lt.s32 	%p27, %r80, 512;
	setp.lt.s32 	%p28, %r81, 512;
	setp.lt.s32 	%p29, %r82, 512;
	setp.lt.s32 	%p30, %r83, 512;
	setp.lt.s32 	%p31, %r84, 512;
	setp.lt.s32 	%p21, %r85, 512;
	.loc	1 25 28                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:25:33
	shl.b32 	%r86, %r2, 4;
	.loc	1 26 44                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:26:44
	bfe.u32 	%r87, %r71, 6, 2;
	.loc	1 26 23                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:26:23
	or.b32  	%r88, %r86, %r87;
	or.b32  	%r89, %r88, 4;
	or.b32  	%r90, %r88, 8;
	or.b32  	%r91, %r88, 12;
	or.b32  	%r92, %r86, %r73;
	.loc	1 27 21                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:27:21
	setp.lt.s32 	%p32, %r88, 64;
	setp.lt.s32 	%p33, %r89, 64;
	setp.lt.s32 	%p34, %r90, 64;
	setp.lt.s32 	%p35, %r91, 64;
	setp.lt.s32 	%p36, %r92, 64;
	.loc	1 30 19                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:30:19
	shr.s32 	%r94, %r80, 31;
	shr.u32 	%r95, %r94, 25;
	add.s32 	%r96, %r80, %r95;
	.loc	1 29 19                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:29:19
	and.b32  	%r97, %r96, -128;
	sub.s32 	%r98, %r80, %r97;
	bfe.s32 	%r99, %r1, 23, 1;
	shr.u32 	%r100, %r99, 25;
	add.s32 	%r101, %r85, %r100;
	and.b32  	%r102, %r101, -128;
	sub.s32 	%r103, %r85, %r102;
	.loc	1 32 39                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:39
	shl.b32 	%r104, %r88, 7;
	shl.b32 	%r105, %r89, 7;
	shl.b32 	%r106, %r90, 7;
	shl.b32 	%r107, %r91, 7;
	.loc	1 32 49                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:49
	shl.b32 	%r108, %r96, 6;
	and.b32  	%r109, %r108, -8192;
	.loc	1 32 35                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:35
	add.s32 	%r110, %r109, %r98;
	.loc	1 32 44                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:44
	add.s32 	%r111, %r110, %r104;
	add.s32 	%r112, %r110, %r105;
	add.s32 	%r113, %r110, %r106;
	add.s32 	%r114, %r110, %r107;
	.loc	1 32 30                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:30
	mul.wide.s32 	%rd13, %r111, 4;
	add.s64 	%rd1, %rd10, %rd13;
	mul.wide.s32 	%rd14, %r112, 4;
	add.s64 	%rd2, %rd10, %rd14;
	mul.wide.s32 	%rd15, %r113, 4;
	add.s64 	%rd3, %rd10, %rd15;
	mul.wide.s32 	%rd16, %r114, 4;
	add.s64 	%rd4, %rd10, %rd16;
	.loc	1 32 62                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:62
	and.pred  	%p1, %p27, %p32;
	and.pred  	%p2, %p33, %p27;
	and.pred  	%p3, %p34, %p27;
	and.pred  	%p4, %p35, %p27;
	and.pred  	%p23, %p28, %p36;
	and.pred  	%p24, %p29, %p36;
	and.pred  	%p25, %p30, %p36;
	and.pred  	%p26, %p31, %p36;
	.loc	1 32 54                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:32:54
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r20, %r22, %r24, %r26 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	mov.u32 %r30, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r34, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r28, %r30, %r32, %r34 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r36, 0x0;
	mov.u32 %r38, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r42, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r36, %r38, %r40, %r42 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r44, 0x0;
	mov.u32 %r46, 0x0;
	mov.u32 %r48, 0x0;
	mov.u32 %r50, 0x0;
	@%p4 ld.global.L1::evict_last.v4.b32 { %r44, %r46, %r48, %r50 }, [ %rd4 + 0 ];
	// end inline asm
	shl.b32 	%r115, %r71, 6;
	and.b32  	%r116, %r115, 4032;
	or.b32  	%r117, %r116, %r87;
	and.b32  	%r118, %r72, 1020;
	shr.u32 	%r119, %r116, 2;
	mov.u32 	%r120, global_smem;
	add.s32 	%r121, %r120, %r119;
	shl.b32 	%r122, %r117, 2;
	add.s32 	%r19, %r121, %r122;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	or.b32  	%r123, %r116, 16;
	shr.u32 	%r124, %r123, 2;
	add.s32 	%r125, %r120, %r124;
	add.s32 	%r126, %r125, %r122;
	add.s32 	%r21, %r126, 64;
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	or.b32  	%r127, %r116, 32;
	shr.u32 	%r128, %r127, 2;
	add.s32 	%r129, %r120, %r128;
	add.s32 	%r130, %r129, %r122;
	add.s32 	%r23, %r130, 128;
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r24;
	// end inline asm
	or.b32  	%r131, %r116, 48;
	shr.u32 	%r132, %r131, 2;
	add.s32 	%r133, %r120, %r132;
	add.s32 	%r134, %r133, %r122;
	add.s32 	%r25, %r134, 192;
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r26;
	// end inline asm
	add.s32 	%r27, %r19, 16;
	// begin inline asm
	@%p5 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	add.s32 	%r29, %r126, 80;
	// begin inline asm
	@%p5 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	add.s32 	%r31, %r130, 144;
	// begin inline asm
	@%p5 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	add.s32 	%r33, %r134, 208;
	// begin inline asm
	@%p5 st.shared.b32 [ %r33 + 0 ], %r34;
	// end inline asm
	add.s32 	%r35, %r19, 32;
	// begin inline asm
	@%p5 st.shared.b32 [ %r35 + 0 ], %r36;
	// end inline asm
	add.s32 	%r37, %r126, 96;
	// begin inline asm
	@%p5 st.shared.b32 [ %r37 + 0 ], %r38;
	// end inline asm
	add.s32 	%r39, %r130, 160;
	// begin inline asm
	@%p5 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	add.s32 	%r41, %r134, 224;
	// begin inline asm
	@%p5 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	add.s32 	%r43, %r19, 48;
	// begin inline asm
	@%p5 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	add.s32 	%r45, %r126, 112;
	// begin inline asm
	@%p5 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	add.s32 	%r47, %r130, 176;
	// begin inline asm
	@%p5 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	add.s32 	%r49, %r134, 240;
	// begin inline asm
	@%p5 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r135, %r71, 252;
	add.s32 	%r136, %r120, %r135;
	shl.b32 	%r137, %r118, 2;
	add.s32 	%r138, %r136, %r137;
	ld.shared.f32 	%f1, [%r138];
	ld.shared.f32 	%f2, [%r138+4];
	ld.shared.f32 	%f3, [%r138+8];
	ld.shared.f32 	%f4, [%r138+12];
	or.b32  	%r139, %r118, 1024;
	shr.u32 	%r140, %r139, 2;
	and.b32  	%r141, %r140, 508;
	add.s32 	%r142, %r120, %r141;
	add.s32 	%r143, %r142, %r137;
	ld.shared.f32 	%f5, [%r143+4096];
	ld.shared.f32 	%f6, [%r143+4100];
	ld.shared.f32 	%f7, [%r143+4104];
	ld.shared.f32 	%f8, [%r143+4108];
	or.b32  	%r144, %r118, 2048;
	shr.u32 	%r145, %r144, 2;
	and.b32  	%r146, %r145, 764;
	add.s32 	%r147, %r120, %r146;
	add.s32 	%r148, %r147, %r137;
	ld.shared.f32 	%f9, [%r148+8192];
	ld.shared.f32 	%f10, [%r148+8196];
	ld.shared.f32 	%f11, [%r148+8200];
	ld.shared.f32 	%f12, [%r148+8204];
	or.b32  	%r149, %r118, 3072;
	shr.u32 	%r150, %r149, 2;
	and.b32  	%r151, %r150, 1020;
	add.s32 	%r152, %r120, %r151;
	add.s32 	%r153, %r152, %r137;
	ld.shared.f32 	%f13, [%r153+12288];
	ld.shared.f32 	%f14, [%r153+12292];
	ld.shared.f32 	%f15, [%r153+12296];
	ld.shared.f32 	%f16, [%r153+12300];
	.loc	1 33 30                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:33:30
	mul.wide.s32 	%rd17, %r103, 4;
	add.s64 	%rd5, %rd11, %rd17;
	.loc	1 33 35                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:33:35
	// begin inline asm
	mov.u32 %r53, 0x0;
	@%p21 ld.global.L1::evict_last.b32 { %r53 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 18                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:34:18
	bar.sync 	0;
	shl.b32 	%r154, %r79, 3;
	add.s32 	%r52, %r120, %r154;
	// begin inline asm
	@%p5 st.shared.b32 [ %r52 + 0 ], %r53;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r155, %r75, 3;
	add.s32 	%r156, %r120, %r155;
	ld.shared.f32 	%f17, [%r156];
	shl.b32 	%r157, %r76, 3;
	add.s32 	%r158, %r120, %r157;
	ld.shared.f32 	%f18, [%r158];
	shl.b32 	%r159, %r77, 3;
	add.s32 	%r160, %r120, %r159;
	ld.shared.f32 	%f19, [%r160];
	shl.b32 	%r161, %r78, 3;
	add.s32 	%r162, %r120, %r161;
	ld.shared.f32 	%f20, [%r162];
	add.f32 	%f21, %f1, %f17;
	add.f32 	%f22, %f2, %f17;
	add.f32 	%f23, %f3, %f17;
	add.f32 	%f24, %f4, %f17;
	add.f32 	%f25, %f5, %f18;
	add.f32 	%f26, %f6, %f18;
	add.f32 	%f27, %f7, %f18;
	add.f32 	%f28, %f8, %f18;
	add.f32 	%f29, %f9, %f19;
	add.f32 	%f30, %f10, %f19;
	add.f32 	%f31, %f11, %f19;
	add.f32 	%f32, %f12, %f19;
	add.f32 	%f33, %f13, %f20;
	add.f32 	%f34, %f14, %f20;
	add.f32 	%f35, %f15, %f20;
	add.f32 	%f36, %f16, %f20;
	.loc	1 35 33                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:35:33
	shl.b32 	%r163, %r81, 6;
	shl.b32 	%r164, %r82, 6;
	shl.b32 	%r165, %r83, 6;
	shl.b32 	%r166, %r84, 6;
	.loc	1 35 30                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:35:30
	add.s32 	%r167, %r92, %r163;
	add.s32 	%r168, %r92, %r164;
	add.s32 	%r169, %r92, %r165;
	add.s32 	%r170, %r92, %r166;
	.loc	1 35 25                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:35:25
	mul.wide.s32 	%rd18, %r167, 4;
	add.s64 	%rd6, %rd12, %rd18;
	mul.wide.s32 	%rd19, %r168, 4;
	add.s64 	%rd7, %rd12, %rd19;
	mul.wide.s32 	%rd20, %r169, 4;
	add.s64 	%rd8, %rd12, %rd20;
	mul.wide.s32 	%rd21, %r170, 4;
	add.s64 	%rd9, %rd12, %rd21;
	.loc	1 35 44                         // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:35:44
	mov.b32 	%r54, %f21;
	mov.b32 	%r55, %f22;
	mov.b32 	%r56, %f23;
	mov.b32 	%r57, %f24;
	// begin inline asm
	@%p23 st.global.v4.b32 [ %rd6 + 0 ], { %r54, %r55, %r56, %r57 };
	// end inline asm
	mov.b32 	%r58, %f25;
	mov.b32 	%r59, %f26;
	mov.b32 	%r60, %f27;
	mov.b32 	%r61, %f28;
	// begin inline asm
	@%p24 st.global.v4.b32 [ %rd7 + 0 ], { %r58, %r59, %r60, %r61 };
	// end inline asm
	mov.b32 	%r62, %f29;
	mov.b32 	%r63, %f30;
	mov.b32 	%r64, %f31;
	mov.b32 	%r65, %f32;
	// begin inline asm
	@%p25 st.global.v4.b32 [ %rd8 + 0 ], { %r62, %r63, %r64, %r65 };
	// end inline asm
	mov.b32 	%r66, %f33;
	mov.b32 	%r67, %f34;
	mov.b32 	%r68, %f35;
	mov.b32 	%r69, %f36;
	// begin inline asm
	@%p26 st.global.v4.b32 [ %rd9 + 0 ], { %r66, %r67, %r68, %r69 };
	// end inline asm
	.loc	1 35 4                          // cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py:35:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/mg/cmgdrr5pcdnx6opjt4cdxisrig7vlyfnvsbjkyaliv7cy2lpdlc2.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 109
.b8 103
.b8 100
.b8 114
.b8 114
.b8 53
.b8 112
.b8 99
.b8 100
.b8 110
.b8 120
.b8 54
.b8 111
.b8 112
.b8 106
.b8 116
.b8 52
.b8 99
.b8 100
.b8 120
.b8 105
.b8 115
.b8 114
.b8 105
.b8 103
.b8 55
.b8 118
.b8 108
.b8 121
.b8 102
.b8 110
.b8 118
.b8 115
.b8 98
.b8 106
.b8 107
.b8 121
.b8 97
.b8 108
.b8 105
.b8 118
.b8 55
.b8 99
.b8 121
.b8 50
.b8 108
.b8 112
.b8 100
.b8 108
.b8 99
.b8 50
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 109
.b8 103
.b8 0
	}
	.section	.debug_macinfo	{	}
