# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v	     
-v $(USER_PROJECT_VERILOG)/rtl/user_proj_example.v

-v $(USER_PROJECT_VERILOG)/rtl/wbm2axisp.v
-v $(USER_PROJECT_VERILOG)/rtl/skidbuffer.v
-v $(USER_PROJECT_VERILOG)/rtl/AXI4HyperSpace.v
-v $(USER_PROJECT_VERILOG)/rtl/sky130_sram_1kbyte_1rw1r_32x256_8.v

 