============================================
core/always/always_event_2
============================================

module a ();

always @(posedge clk or negedge rst_n) begin end

endmodule

----

(source_file
  (module_declaration
    (module_nonansi_header
      (module_keyword)
      name: (simple_identifier)
      (list_of_ports))
    (module_item
      (always_construct
        (always_keyword)
        (statement
          (statement_item
            (procedural_timing_control_statement
              (event_control
                (clocking_event
                  (event_expression
                    (event_expression
                      (edge_identifier)
                      (expression
                        (primary
                          (hierarchical_identifier
                            (simple_identifier)))))
                    (event_expression
                      (edge_identifier)
                      (expression
                        (primary
                          (hierarchical_identifier
                            (simple_identifier))))))))
              (statement_or_null
                (statement
                  (statement_item
                    (seq_block)))))))))))
