<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>vphy: XVphy_Channel Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">vphy
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;"
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_vphy___channel.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XVphy_Channel Struct Reference<div class="ingroups"><a class="el" href="group__xvphy__v1__11.html">Xvphy_v1_11</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains configuration information for PLL type and its reference clock.
 <a href="struct_x_vphy___channel.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3fd1bb0f1355b276eb5ebad802dc0d3c"><td class="memItemLeft" align="right" valign="top">u64&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a3fd1bb0f1355b276eb5ebad802dc0d3c">LineRateHz</a></td></tr>
<tr class="memdesc:a3fd1bb0f1355b276eb5ebad802dc0d3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The line rate for the channel.  <a href="#a3fd1bb0f1355b276eb5ebad802dc0d3c">More...</a><br/></td></tr>
<tr class="separator:a3fd1bb0f1355b276eb5ebad802dc0d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4bb021bda1790f5bf3604dc28879e3"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a1b4bb021bda1790f5bf3604dc28879e3">RxDataWidth</a></td></tr>
<tr class="memdesc:a1b4bb021bda1790f5bf3604dc28879e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">In bits.  <a href="#a1b4bb021bda1790f5bf3604dc28879e3">More...</a><br/></td></tr>
<tr class="separator:a1b4bb021bda1790f5bf3604dc28879e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f32fae9936bac6e79c13d855a37fc43"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a8f32fae9936bac6e79c13d855a37fc43">RxIntDataWidth</a></td></tr>
<tr class="memdesc:a8f32fae9936bac6e79c13d855a37fc43"><td class="mdescLeft">&#160;</td><td class="mdescRight">In bytes.  <a href="#a8f32fae9936bac6e79c13d855a37fc43">More...</a><br/></td></tr>
<tr class="separator:a8f32fae9936bac6e79c13d855a37fc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fab07a53a4338d5c586ada120b53b18"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a9fab07a53a4338d5c586ada120b53b18">TxDataWidth</a></td></tr>
<tr class="memdesc:a9fab07a53a4338d5c586ada120b53b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">In bits.  <a href="#a9fab07a53a4338d5c586ada120b53b18">More...</a><br/></td></tr>
<tr class="separator:a9fab07a53a4338d5c586ada120b53b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab57dd05ee600b895b1edc63e7ac46f5"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#aab57dd05ee600b895b1edc63e7ac46f5">TxIntDataWidth</a></td></tr>
<tr class="memdesc:aab57dd05ee600b895b1edc63e7ac46f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">In bytes.  <a href="#aab57dd05ee600b895b1edc63e7ac46f5">More...</a><br/></td></tr>
<tr class="separator:aab57dd05ee600b895b1edc63e7ac46f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747a60df5d71fc2154291543aa291e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_vphy___pll_param.html">XVphy_PllParam</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a747a60df5d71fc2154291543aa291e24">CpllParams</a></td></tr>
<tr class="memdesc:a747a60df5d71fc2154291543aa291e24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameters for a CPLL.  <a href="#a747a60df5d71fc2154291543aa291e24">More...</a><br/></td></tr>
<tr class="separator:a747a60df5d71fc2154291543aa291e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b9e1486c525cab92eff049db5b2736"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#gabaf929d37e9f193c5577e3a08b50c950">XVphy_PllRefClkSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#ab7b9e1486c525cab92eff049db5b2736">CpllRefClkSel</a></td></tr>
<tr class="memdesc:ab7b9e1486c525cab92eff049db5b2736"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexer selection for the reference clock of the CPLL.  <a href="#ab7b9e1486c525cab92eff049db5b2736">More...</a><br/></td></tr>
<tr class="separator:ab7b9e1486c525cab92eff049db5b2736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5f05b304aa05b950d87d47f80e4415"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#ade5f05b304aa05b950d87d47f80e4415">RxOutDiv</a></td></tr>
<tr class="memdesc:ade5f05b304aa05b950d87d47f80e4415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output clock divider D for the RX datapath.  <a href="#ade5f05b304aa05b950d87d47f80e4415">More...</a><br/></td></tr>
<tr class="separator:ade5f05b304aa05b950d87d47f80e4415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafc665df3c92c64dde9bdb9b3ea9755"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#aaafc665df3c92c64dde9bdb9b3ea9755">TxOutDiv</a></td></tr>
<tr class="memdesc:aaafc665df3c92c64dde9bdb9b3ea9755"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output clock divider D for the TX datapath.  <a href="#aaafc665df3c92c64dde9bdb9b3ea9755">More...</a><br/></td></tr>
<tr class="separator:aaafc665df3c92c64dde9bdb9b3ea9755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7f879a1a528acb5a521d5a507eb6e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#ga11be9fb60860466de1747a062ac1a919">XVphy_GtState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a5b7f879a1a528acb5a521d5a507eb6e6">RxState</a></td></tr>
<tr class="memdesc:a5b7f879a1a528acb5a521d5a507eb6e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current state of RX GT.  <a href="#a5b7f879a1a528acb5a521d5a507eb6e6">More...</a><br/></td></tr>
<tr class="separator:a5b7f879a1a528acb5a521d5a507eb6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af222f1d1a58d408cb49b133b91126e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#ga11be9fb60860466de1747a062ac1a919">XVphy_GtState</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a2af222f1d1a58d408cb49b133b91126e">TxState</a></td></tr>
<tr class="memdesc:a2af222f1d1a58d408cb49b133b91126e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current state of TX GT.  <a href="#a2af222f1d1a58d408cb49b133b91126e">More...</a><br/></td></tr>
<tr class="separator:a2af222f1d1a58d408cb49b133b91126e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a6522b8e3e09464b27a25f368a57e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#ga1018e4be67be76fe085dc41338285bd2">XVphy_ProtocolType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a57a6522b8e3e09464b27a25f368a57e1">RxProtocol</a></td></tr>
<tr class="memdesc:a57a6522b8e3e09464b27a25f368a57e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The protocol which the RX path is used for.  <a href="#a57a6522b8e3e09464b27a25f368a57e1">More...</a><br/></td></tr>
<tr class="separator:a57a6522b8e3e09464b27a25f368a57e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57418d141b6ba32e70934686b56da9d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#ga1018e4be67be76fe085dc41338285bd2">XVphy_ProtocolType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a57418d141b6ba32e70934686b56da9d6">TxProtocol</a></td></tr>
<tr class="memdesc:a57418d141b6ba32e70934686b56da9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The protocol which the TX path is used for.  <a href="#a57418d141b6ba32e70934686b56da9d6">More...</a><br/></td></tr>
<tr class="separator:a57418d141b6ba32e70934686b56da9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3cc8b765b058c1ba28cc333f88929b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#ga91d7e180fc85dbee0c2daeb6014597c0">XVphy_SysClkDataSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#ada3cc8b765b058c1ba28cc333f88929b">RxDataRefClkSel</a></td></tr>
<tr class="memdesc:ada3cc8b765b058c1ba28cc333f88929b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexer selection for the reference clock of the RX datapath.  <a href="#ada3cc8b765b058c1ba28cc333f88929b">More...</a><br/></td></tr>
<tr class="separator:ada3cc8b765b058c1ba28cc333f88929b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53154b4333f2b5e8d59da3247d951725"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#ga91d7e180fc85dbee0c2daeb6014597c0">XVphy_SysClkDataSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a53154b4333f2b5e8d59da3247d951725">TxDataRefClkSel</a></td></tr>
<tr class="memdesc:a53154b4333f2b5e8d59da3247d951725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexer selection for the reference clock of the TX datapath.  <a href="#a53154b4333f2b5e8d59da3247d951725">More...</a><br/></td></tr>
<tr class="separator:a53154b4333f2b5e8d59da3247d951725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec2b2686abaaff0248e78b59dfb5e933"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#ga1ff2690f40dd23e3fb4ba55d99a6c45f">XVphy_SysClkOutSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#aec2b2686abaaff0248e78b59dfb5e933">RxOutRefClkSel</a></td></tr>
<tr class="memdesc:aec2b2686abaaff0248e78b59dfb5e933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexer selection for the reference clock of the RX output clock.  <a href="#aec2b2686abaaff0248e78b59dfb5e933">More...</a><br/></td></tr>
<tr class="separator:aec2b2686abaaff0248e78b59dfb5e933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b1b716be1ebf833f0c3719eb1fb91a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#ga1ff2690f40dd23e3fb4ba55d99a6c45f">XVphy_SysClkOutSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#ab4b1b716be1ebf833f0c3719eb1fb91a">TxOutRefClkSel</a></td></tr>
<tr class="memdesc:ab4b1b716be1ebf833f0c3719eb1fb91a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexer selection for the reference clock of the TX output clock.  <a href="#ab4b1b716be1ebf833f0c3719eb1fb91a">More...</a><br/></td></tr>
<tr class="separator:ab4b1b716be1ebf833f0c3719eb1fb91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e291ab5f71aca5758df1a7ffc929620"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#gae82c27883add3fd1d30d4e0a8d5ee869">XVphy_OutClkSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a2e291ab5f71aca5758df1a7ffc929620">RxOutClkSel</a></td></tr>
<tr class="memdesc:a2e291ab5f71aca5758df1a7ffc929620"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexer selection for which clock to use as the RX output clock.  <a href="#a2e291ab5f71aca5758df1a7ffc929620">More...</a><br/></td></tr>
<tr class="separator:a2e291ab5f71aca5758df1a7ffc929620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e4e979b183066e3144d93b7e068056"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xvphy__v1__11.html#gae82c27883add3fd1d30d4e0a8d5ee869">XVphy_OutClkSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#a60e4e979b183066e3144d93b7e068056">TxOutClkSel</a></td></tr>
<tr class="memdesc:a60e4e979b183066e3144d93b7e068056"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexer selection for which clock to use as the TX output clock.  <a href="#a60e4e979b183066e3144d93b7e068056">More...</a><br/></td></tr>
<tr class="separator:a60e4e979b183066e3144d93b7e068056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ec1df65ce5279c9ab36e6d68d2cf1d"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#ab9ec1df65ce5279c9ab36e6d68d2cf1d">RxDelayBypass</a></td></tr>
<tr class="memdesc:ab9ec1df65ce5279c9ab36e6d68d2cf1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bypasses the delay alignment block for the RX output clock.  <a href="#ab9ec1df65ce5279c9ab36e6d68d2cf1d">More...</a><br/></td></tr>
<tr class="separator:ab9ec1df65ce5279c9ab36e6d68d2cf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca32f0db4bc0b47d2fd1c3fc682d698"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_vphy___channel.html#aaca32f0db4bc0b47d2fd1c3fc682d698">TxDelayBypass</a></td></tr>
<tr class="memdesc:aaca32f0db4bc0b47d2fd1c3fc682d698"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bypasses the delay alignment block for the TX output clock.  <a href="#aaca32f0db4bc0b47d2fd1c3fc682d698">More...</a><br/></td></tr>
<tr class="separator:aaca32f0db4bc0b47d2fd1c3fc682d698"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains configuration information for PLL type and its reference clock. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a747a60df5d71fc2154291543aa291e24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_vphy___pll_param.html">XVphy_PllParam</a> XVphy_Channel::CpllParams</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameters for a CPLL. </p>

</div>
</div>
<a class="anchor" id="ab7b9e1486c525cab92eff049db5b2736"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#gabaf929d37e9f193c5577e3a08b50c950">XVphy_PllRefClkSelType</a> XVphy_Channel::CpllRefClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexer selection for the reference clock of the CPLL. </p>

<p>Referenced by <a class="el" href="group__xvphy__v1__11.html#ga5041cead7e1fe927d645c4e681e95837">XVphy_WriteCfgRefClkSelReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a3fd1bb0f1355b276eb5ebad802dc0d3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u64 XVphy_Channel::LineRateHz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The line rate for the channel. </p>

<p>Referenced by <a class="el" href="group__xvphy__v1__11.html#gad5d2ef80f68b92db024b3e690d0c410e">XVphy_CfgLineRate()</a>, <a class="el" href="group__xvphy__v1__11.html#ga83265bb40529b7550588a1ee0216fe1f">XVphy_GetLineRateHz()</a>, and <a class="el" href="group__xvphy__v1__11.html#ga3bff8eaf5406aaf024690973700b8308">XVphy_PllCalculator()</a>.</p>

</div>
</div>
<a class="anchor" id="ada3cc8b765b058c1ba28cc333f88929b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#ga91d7e180fc85dbee0c2daeb6014597c0">XVphy_SysClkDataSelType</a> XVphy_Channel::RxDataRefClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexer selection for the reference clock of the RX datapath. </p>

<p>Referenced by <a class="el" href="group__xvphy__v1__11.html#ga5041cead7e1fe927d645c4e681e95837">XVphy_WriteCfgRefClkSelReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a1b4bb021bda1790f5bf3604dc28879e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XVphy_Channel::RxDataWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>In bits. </p>

</div>
</div>
<a class="anchor" id="ab9ec1df65ce5279c9ab36e6d68d2cf1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XVphy_Channel::RxDelayBypass</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bypasses the delay alignment block for the RX output clock. </p>

</div>
</div>
<a class="anchor" id="a8f32fae9936bac6e79c13d855a37fc43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XVphy_Channel::RxIntDataWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>In bytes. </p>

</div>
</div>
<a class="anchor" id="a2e291ab5f71aca5758df1a7ffc929620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#gae82c27883add3fd1d30d4e0a8d5ee869">XVphy_OutClkSelType</a> XVphy_Channel::RxOutClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexer selection for which clock to use as the RX output clock. </p>

</div>
</div>
<a class="anchor" id="ade5f05b304aa05b950d87d47f80e4415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XVphy_Channel::RxOutDiv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output clock divider D for the RX datapath. </p>

</div>
</div>
<a class="anchor" id="aec2b2686abaaff0248e78b59dfb5e933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#ga1ff2690f40dd23e3fb4ba55d99a6c45f">XVphy_SysClkOutSelType</a> XVphy_Channel::RxOutRefClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexer selection for the reference clock of the RX output clock. </p>

<p>Referenced by <a class="el" href="group__xvphy__v1__11.html#ga5041cead7e1fe927d645c4e681e95837">XVphy_WriteCfgRefClkSelReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a57a6522b8e3e09464b27a25f368a57e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#ga1018e4be67be76fe085dc41338285bd2">XVphy_ProtocolType</a> XVphy_Channel::RxProtocol</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The protocol which the RX path is used for. </p>

</div>
</div>
<a class="anchor" id="a5b7f879a1a528acb5a521d5a507eb6e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#ga11be9fb60860466de1747a062ac1a919">XVphy_GtState</a> XVphy_Channel::RxState</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current state of RX GT. </p>

</div>
</div>
<a class="anchor" id="a53154b4333f2b5e8d59da3247d951725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#ga91d7e180fc85dbee0c2daeb6014597c0">XVphy_SysClkDataSelType</a> XVphy_Channel::TxDataRefClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexer selection for the reference clock of the TX datapath. </p>

<p>Referenced by <a class="el" href="group__xvphy__v1__11.html#ga5041cead7e1fe927d645c4e681e95837">XVphy_WriteCfgRefClkSelReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a9fab07a53a4338d5c586ada120b53b18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XVphy_Channel::TxDataWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>In bits. </p>

</div>
</div>
<a class="anchor" id="aaca32f0db4bc0b47d2fd1c3fc682d698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XVphy_Channel::TxDelayBypass</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bypasses the delay alignment block for the TX output clock. </p>

</div>
</div>
<a class="anchor" id="aab57dd05ee600b895b1edc63e7ac46f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XVphy_Channel::TxIntDataWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>In bytes. </p>

</div>
</div>
<a class="anchor" id="a60e4e979b183066e3144d93b7e068056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#gae82c27883add3fd1d30d4e0a8d5ee869">XVphy_OutClkSelType</a> XVphy_Channel::TxOutClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexer selection for which clock to use as the TX output clock. </p>

</div>
</div>
<a class="anchor" id="aaafc665df3c92c64dde9bdb9b3ea9755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XVphy_Channel::TxOutDiv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output clock divider D for the TX datapath. </p>

</div>
</div>
<a class="anchor" id="ab4b1b716be1ebf833f0c3719eb1fb91a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#ga1ff2690f40dd23e3fb4ba55d99a6c45f">XVphy_SysClkOutSelType</a> XVphy_Channel::TxOutRefClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexer selection for the reference clock of the TX output clock. </p>

<p>Referenced by <a class="el" href="group__xvphy__v1__11.html#ga5041cead7e1fe927d645c4e681e95837">XVphy_WriteCfgRefClkSelReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a57418d141b6ba32e70934686b56da9d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#ga1018e4be67be76fe085dc41338285bd2">XVphy_ProtocolType</a> XVphy_Channel::TxProtocol</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The protocol which the TX path is used for. </p>

</div>
</div>
<a class="anchor" id="a2af222f1d1a58d408cb49b133b91126e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xvphy__v1__11.html#ga11be9fb60860466de1747a062ac1a919">XVphy_GtState</a> XVphy_Channel::TxState</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current state of TX GT. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
