<?xml version="1.0" encoding="ISO-8859-1"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1" /><title>
	            System Register index by encoding
	          </title><link rel="stylesheet" type="text/css" href="insn.css" /></head><body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Operations</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Operations</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="sysregindex">System Register index by instruction and encoding</h1><p>Below are indexes for registers and operations accessed in the following ways:</p><p>For AArch32</p><ul><li><a href="#mrc_mcr_32">MRC/MCR</a></li><li><a href="#mrs_msr_32">MRS/MSR</a></li><li><a href="#vmrs_vmsr_32">VMRS/VMSR</a></li><li><a href="#mrrc_mcrr_32">MRRC/MCRR</a></li></ul><h2>Registers and operations in AArch32</h2>
    <h2 class="sysregindex"><a name="mrc_mcr_32" id="mrc_mcr_32">
		        Accessed using MRC/MCR:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th colspan="5">Register selectors</th>
          <th rowspan="2">Name</th>
          <th rowspan="2">Description</th>
        </tr>
        <tr class="header2">
          <th class="bitfields">coproc</th>
          <th class="bitfields">opc1</th>
          <th class="bitfields">CRn</th>
          <th class="bitfields">CRm</th>
          <th class="bitfields">opc2</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dbgdidr.html">DBGDIDR</a>
          </td>
          <td>Debug ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-dbgdtrrxext.html">DBGDTRRXext</a>
          </td>
          <td>Debug OS Lock Data Transfer Register, Receive, External View</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dbgdscrint.html">DBGDSCRint</a>
          </td>
          <td>Debug Status and Control Register, Internal View</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dbgdccint.html">DBGDCCINT</a>
          </td>
          <td>DCC Interrupt Enable Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>
          </td>
          <td>Debug Status and Control Register, External View</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-dbgdtrtxext.html">DBGDTRTXext</a>
          </td>
          <td>Debug OS Lock Data Transfer Register, Transmit</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>
          </td>
          <td>Debug Data Transfer Register, Receive</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>
          </td>
          <td>Debug Data Transfer Register, Transmit</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dbgwfar.html">DBGWFAR</a>
          </td>
          <td>Debug Watchpoint Fault Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-dbgoseccr.html">DBGOSECCR</a>
          </td>
          <td>Debug OS Lock Exception Catch Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dbgvcr.html">DBGVCR</a>
          </td>
          <td>Debug Vector Catch Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">xxxx</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-dbgbvrn.html">DBGBVR&lt;n&gt;</a>
          </td>
          <td>Debug Breakpoint Value Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">xxxx</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-dbgbcrn.html">DBGBCR&lt;n&gt;</a>
          </td>
          <td>Debug Breakpoint Control Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">xxxx</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>
          </td>
          <td>Debug Watchpoint Value Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">xxxx</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-dbgwcrn.html">DBGWCR&lt;n&gt;</a>
          </td>
          <td>Debug Watchpoint Control Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dbgdrar.html">DBGDRAR</a>
          </td>
          <td>Debug ROM Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-dbgoslar.html">DBGOSLAR</a>
          </td>
          <td>Debug OS Lock Access Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>
          </td>
          <td>Debug OS Lock Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-dbgosdlr.html">DBGOSDLR</a>
          </td>
          <td>Debug OS Double Lock Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0100</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-dbgprcr.html">DBGPRCR</a>
          </td>
          <td>Debug Power Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">xxxx</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-dbgbxvrn.html">DBGBXVR&lt;n&gt;</a>
          </td>
          <td>Debug Breakpoint Extended Value Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dbgdsar.html">DBGDSAR</a>
          </td>
          <td>Debug Self Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-dbgdevid2.html">DBGDEVID2</a>
          </td>
          <td>Debug Device ID register 2</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-dbgdevid1.html">DBGDEVID1</a>
          </td>
          <td>Debug Device ID register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-dbgdevid.html">DBGDEVID</a>
          </td>
          <td>Debug Device ID register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-dbgclaimset.html">DBGCLAIMSET</a>
          </td>
          <td>Debug Claim Tag Set register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-dbgclaimclr.html">DBGCLAIMCLR</a>
          </td>
          <td>Debug Claim Tag Clear register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-dbgauthstatus.html">DBGAUTHSTATUS</a>
          </td>
          <td>Debug Authentication Status register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">111</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-jidr.html">JIDR</a>
          </td>
          <td>Jazelle ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">111</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-joscr.html">JOSCR</a>
          </td>
          <td>Jazelle OS Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">111</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-jmcr.html">JMCR</a>
          </td>
          <td>Jazelle Main Configuration Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-midr.html">MIDR</a>
          </td>
          <td>Main ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-ctr.html">CTR</a>
          </td>
          <td>Cache Type Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-tcmtr.html">TCMTR</a>
          </td>
          <td>TCM Type Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-tlbtr.html">TLBTR</a>
          </td>
          <td>TLB Type Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-mpuir.html">MPUIR</a>
          </td>
          <td>MPU Type register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-mpidr.html">MPIDR</a>
          </td>
          <td>Multiprocessor Affinity Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-revidr.html">REVIDR</a>
          </td>
          <td>Revision ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-id_pfr0.html">ID_PFR0</a>
          </td>
          <td>Processor Feature Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-id_pfr1.html">ID_PFR1</a>
          </td>
          <td>Processor Feature Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-id_dfr0.html">ID_DFR0</a>
          </td>
          <td>Debug Feature Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-id_afr0.html">ID_AFR0</a>
          </td>
          <td>Auxiliary Feature Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-id_mmfr0.html">ID_MMFR0</a>
          </td>
          <td>Memory Model Feature Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-id_mmfr1.html">ID_MMFR1</a>
          </td>
          <td>Memory Model Feature Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-id_mmfr2.html">ID_MMFR2</a>
          </td>
          <td>Memory Model Feature Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-id_mmfr3.html">ID_MMFR3</a>
          </td>
          <td>Memory Model Feature Register 3</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-id_isar0.html">ID_ISAR0</a>
          </td>
          <td>Instruction Set Attribute Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-id_isar1.html">ID_ISAR1</a>
          </td>
          <td>Instruction Set Attribute Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-id_isar2.html">ID_ISAR2</a>
          </td>
          <td>Instruction Set Attribute Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-id_isar3.html">ID_ISAR3</a>
          </td>
          <td>Instruction Set Attribute Register 3</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-id_isar4.html">ID_ISAR4</a>
          </td>
          <td>Instruction Set Attribute Register 4</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-id_isar5.html">ID_ISAR5</a>
          </td>
          <td>Instruction Set Attribute Register 5</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-id_mmfr4.html">ID_MMFR4</a>
          </td>
          <td>Memory Model Feature Register 4</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-sctlr.html">SCTLR</a>
          </td>
          <td>System Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-actlr.html">ACTLR</a>
          </td>
          <td>Auxiliary Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-cpacr.html">CPACR</a>
          </td>
          <td>Architectural Feature Access Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-actlr2.html">ACTLR2</a>
          </td>
          <td>Auxiliary Control Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-nsacr.html">NSACR</a>
          </td>
          <td>Non-Secure Access Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0100</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-icc_pmr.html">ICC_PMR</a>
          </td>
          <td>Interrupt Controller Interrupt Priority Mask Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0100</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-icv_pmr.html">ICV_PMR</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Priority Mask Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dfsr.html">DFSR</a>
          </td>
          <td>Data Fault Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-ifsr.html">IFSR</a>
          </td>
          <td>Instruction Fault Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-adfsr.html">ADFSR</a>
          </td>
          <td>Auxiliary Data Fault Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-aifsr.html">AIFSR</a>
          </td>
          <td>Auxiliary Instruction Fault Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dfar.html">DFAR</a>
          </td>
          <td>Data Fault Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-ifar.html">IFAR</a>
          </td>
          <td>Instruction Fault Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-prselr.html">PRSELR</a>
          </td>
          <td>Protection Region Selector Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-prbar.html">PRBAR</a>
          </td>
          <td>Protection Region Base Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-prlar.html">PRLAR</a>
          </td>
          <td>Protection Region Limit Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-icialluis.html">ICIALLUIS</a>
          </td>
          <td>Instruction Cache Invalidate All to PoU, Inner Shareable</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-bpiallis.html">BPIALLIS</a>
          </td>
          <td>Branch Predictor Invalidate All, Inner Shareable</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0100</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-par.html">PAR</a>
          </td>
          <td>Physical Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-iciallu.html">ICIALLU</a>
          </td>
          <td>Instruction Cache Invalidate All to PoU</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-icimvau.html">ICIMVAU</a>
          </td>
          <td>Instruction Cache line Invalidate by VA to PoU</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-cp15isb.html">CP15ISB</a>
          </td>
          <td>Instruction Synchronization Barrier System instruction</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-bpiall.html">BPIALL</a>
          </td>
          <td>Branch Predictor Invalidate All</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-bpimva.html">BPIMVA</a>
          </td>
          <td>Branch Predictor Invalidate by VA</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-dcimvac.html">DCIMVAC</a>
          </td>
          <td>Data Cache line Invalidate by VA to PoC</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-dcisw.html">DCISW</a>
          </td>
          <td>Data Cache line Invalidate by Set/Way</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-ats1cpr.html">ATS1CPR</a>
          </td>
          <td>Address Translate Stage 1 Current state PL1 Read</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-ats1cpw.html">ATS1CPW</a>
          </td>
          <td>Address Translate Stage 1 Current state PL1 Write</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-ats1cur.html">ATS1CUR</a>
          </td>
          <td>Address Translate Stage 1 Current state Unprivileged Read</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-ats1cuw.html">ATS1CUW</a>
          </td>
          <td>Address Translate Stage 1 Current state Unprivileged Write</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-ats12nsopr.html">ATS12NSOPR</a>
          </td>
          <td>Address Translate Stages 1 and 2 Non-secure Only PL1 Read</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-ats12nsopw.html">ATS12NSOPW</a>
          </td>
          <td>Address Translate Stages 1 and 2 Non-secure Only PL1 Write</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-ats12nsour.html">ATS12NSOUR</a>
          </td>
          <td>Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-ats12nsouw.html">ATS12NSOUW</a>
          </td>
          <td>Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-dccmvac.html">DCCMVAC</a>
          </td>
          <td>Data Cache line Clean by VA to PoC</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-dccsw.html">DCCSW</a>
          </td>
          <td>Data Cache line Clean by Set/Way</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-cp15dsb.html">CP15DSB</a>
          </td>
          <td>Data Synchronization Barrier System instruction</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-cp15dmb.html">CP15DMB</a>
          </td>
          <td>Data Memory Barrier System instruction</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-dccmvau.html">DCCMVAU</a>
          </td>
          <td>Data Cache line Clean by VA to PoU</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-dccimvac.html">DCCIMVAC</a>
          </td>
          <td>Data Cache line Clean and Invalidate by VA to PoC</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-dccisw.html">DCCISW</a>
          </td>
          <td>Data Cache line Clean and Invalidate by Set/Way</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-pmcr.html">PMCR</a>
          </td>
          <td>Performance Monitors Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-pmcntenset.html">PMCNTENSET</a>
          </td>
          <td>Performance Monitors Count Enable Set register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a>
          </td>
          <td>Performance Monitors Count Enable Clear register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-pmovsr.html">PMOVSR</a>
          </td>
          <td>Performance Monitors Overflow Flag Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-pmswinc.html">PMSWINC</a>
          </td>
          <td>Performance Monitors Software Increment register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-pmselr.html">PMSELR</a>
          </td>
          <td>Performance Monitors Event Counter Selection Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-pmceid0.html">PMCEID0</a>
          </td>
          <td>Performance Monitors Common Event Identification register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-pmceid1.html">PMCEID1</a>
          </td>
          <td>Performance Monitors Common Event Identification register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1101</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-pmccntr.html">PMCCNTR</a>
          </td>
          <td>Performance Monitors Cycle Count Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1101</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a>
          </td>
          <td>Performance Monitors Selected Event Type Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1101</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a>
          </td>
          <td>Performance Monitors Selected Event Count Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-pmuserenr.html">PMUSERENR</a>
          </td>
          <td>Performance Monitors User Enable Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-pmintenset.html">PMINTENSET</a>
          </td>
          <td>Performance Monitors Interrupt Enable Set register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-pmintenclr.html">PMINTENCLR</a>
          </td>
          <td>Performance Monitors Interrupt Enable Clear register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-pmovsset.html">PMOVSSET</a>
          </td>
          <td>Performance Monitors Overflow Flag Status Set register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-mair0.html">MAIR0</a>
          </td>
          <td>Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-mair1.html">MAIR1</a>
          </td>
          <td>Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-amair0.html">AMAIR0</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-amair1.html">AMAIR1</a>
          </td>
          <td>Auxiliary Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-vbar.html">VBAR</a>
          </td>
          <td>Vector Base Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-rvbar.html">RVBAR</a>
          </td>
          <td>Reset Vector Base Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-rmr.html">RMR</a>
          </td>
          <td>Reset Management Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-isr.html">ISR</a>
          </td>
          <td>Interrupt Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-icc_iar0.html">ICC_IAR0</a>
          </td>
          <td>Interrupt Controller Interrupt Acknowledge Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-icv_iar0.html">ICV_IAR0</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Acknowledge Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-icc_eoir0.html">ICC_EOIR0</a>
          </td>
          <td>Interrupt Controller End Of Interrupt Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-icv_eoir0.html">ICV_EOIR0</a>
          </td>
          <td>Interrupt Controller Virtual End Of Interrupt Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-icc_hppir0.html">ICC_HPPIR0</a>
          </td>
          <td>Interrupt Controller Highest Priority Pending Interrupt Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-icv_hppir0.html">ICV_HPPIR0</a>
          </td>
          <td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-icc_bpr0.html">ICC_BPR0</a>
          </td>
          <td>Interrupt Controller Binary Point Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-icv_bpr0.html">ICV_BPR0</a>
          </td>
          <td>Interrupt Controller Virtual Binary Point Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">1xx</td>
          <td>
            <a href="AArch32-icc_ap0rn.html">ICC_AP0R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">1xx</td>
          <td>
            <a href="AArch32-icv_ap0rn.html">ICV_AP0R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Virtual Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">0xx</td>
          <td>
            <a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">0xx</td>
          <td>
            <a href="AArch32-icv_ap1rn.html">ICV_AP1R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Virtual Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-icc_dir.html">ICC_DIR</a>
          </td>
          <td>Interrupt Controller Deactivate Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-icv_dir.html">ICV_DIR</a>
          </td>
          <td>Interrupt Controller Deactivate Virtual Interrupt Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-icc_rpr.html">ICC_RPR</a>
          </td>
          <td>Interrupt Controller Running Priority Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-icv_rpr.html">ICV_RPR</a>
          </td>
          <td>Interrupt Controller Virtual Running Priority Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-icc_iar1.html">ICC_IAR1</a>
          </td>
          <td>Interrupt Controller Interrupt Acknowledge Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-icv_iar1.html">ICV_IAR1</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Acknowledge Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-icc_eoir1.html">ICC_EOIR1</a>
          </td>
          <td>Interrupt Controller End Of Interrupt Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-icv_eoir1.html">ICV_EOIR1</a>
          </td>
          <td>Interrupt Controller Virtual End Of Interrupt Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-icc_hppir1.html">ICC_HPPIR1</a>
          </td>
          <td>Interrupt Controller Highest Priority Pending Interrupt Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-icv_hppir1.html">ICV_HPPIR1</a>
          </td>
          <td>Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-icc_bpr1.html">ICC_BPR1</a>
          </td>
          <td>Interrupt Controller Binary Point Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-icv_bpr1.html">ICV_BPR1</a>
          </td>
          <td>Interrupt Controller Virtual Binary Point Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>
          </td>
          <td>Interrupt Controller Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-icv_ctlr.html">ICV_CTLR</a>
          </td>
          <td>Interrupt Controller Virtual Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-icc_sre.html">ICC_SRE</a>
          </td>
          <td>Interrupt Controller System Register Enable register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-icc_igrpen0.html">ICC_IGRPEN0</a>
          </td>
          <td>Interrupt Controller Interrupt Group 0 Enable register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">110</td>
          <td>
            <a href="AArch32-icv_igrpen0.html">ICV_IGRPEN0</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Group 0 Enable register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-icc_igrpen1.html">ICC_IGRPEN1</a>
          </td>
          <td>Interrupt Controller Interrupt Group 1 Enable register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-icv_igrpen1.html">ICV_IGRPEN1</a>
          </td>
          <td>Interrupt Controller Virtual Interrupt Group 1 Enable register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1101</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-fcseidr.html">FCSEIDR</a>
          </td>
          <td>FCSE Process ID register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1101</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-contextidr.html">CONTEXTIDR</a>
          </td>
          <td>Context ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1101</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-tpidrurw.html">TPIDRURW</a>
          </td>
          <td>PL0 Read/Write Software Thread ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1101</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-tpidruro.html">TPIDRURO</a>
          </td>
          <td>PL0 Read-Only Software Thread ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1101</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-tpidrprw.html">TPIDRPRW</a>
          </td>
          <td>PL1 Software Thread ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-cntfrq.html">CNTFRQ</a>
          </td>
          <td>Counter-timer Frequency register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-cntkctl.html">CNTKCTL</a>
          </td>
          <td>Counter-timer Kernel Control register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-cntp_tval.html">CNTP_TVAL</a>
          </td>
          <td>Counter-timer Physical Timer TimerValue register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-cntp_ctl.html">CNTP_CTL</a>
          </td>
          <td>Counter-timer Physical Timer Control register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-cntv_tval.html">CNTV_TVAL</a>
          </td>
          <td>Counter-timer Virtual Timer TimerValue register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-cntv_ctl.html">CNTV_CTL</a>
          </td>
          <td>Counter-timer Virtual Timer Control register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">10xx</td>
          <td class="bitfields">xxx</td>
          <td>
            <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a>
          </td>
          <td>Performance Monitors Event Count Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">1111</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-pmccfiltr.html">PMCCFILTR</a>
          </td>
          <td>Performance Monitors Cycle Count Filter Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">000</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">11xx</td>
          <td class="bitfields">xxx</td>
          <td>
            <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a>
          </td>
          <td>Performance Monitors Event Type Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-ccsidr.html">CCSIDR</a>
          </td>
          <td>Current Cache Size ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-clidr.html">CLIDR</a>
          </td>
          <td>Cache Level ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-aidr.html">AIDR</a>
          </td>
          <td>Auxiliary ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">00x</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">1xxx</td>
          <td class="bitfields">x00</td>
          <td>
            <a href="AArch32-prbarn.html">PRBAR&lt;n&gt;</a>
          </td>
          <td>Protection Region Base Address Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">00x</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">1xxx</td>
          <td class="bitfields">x01</td>
          <td>
            <a href="AArch32-prlarn.html">PRLAR&lt;n&gt;</a>
          </td>
          <td>Protection Region Limit Address Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">010</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-csselr.html">CSSELR</a>
          </td>
          <td>Cache Size Selection Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">011</td>
          <td class="bitfields">0100</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-dspsr.html">DSPSR</a>
          </td>
          <td>Debug Saved Program Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">011</td>
          <td class="bitfields">0100</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-dlr.html">DLR</a>
          </td>
          <td>Debug Link Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-vpidr.html">VPIDR</a>
          </td>
          <td>Virtualization Processor ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-hmpuir.html">HMPUIR</a>
          </td>
          <td>Hypervisor MPU Type Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-vmpidr.html">VMPIDR</a>
          </td>
          <td>Virtualization Multiprocessor ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-hsctlr.html">HSCTLR</a>
          </td>
          <td>Hyp System Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-hactlr.html">HACTLR</a>
          </td>
          <td>Hyp Auxiliary Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-hactlr2.html">HACTLR2</a>
          </td>
          <td>Hyp Auxiliary Control Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-hcr.html">HCR</a>
          </td>
          <td>Hyp Configuration Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-hdcr.html">HDCR</a>
          </td>
          <td>Hyp Debug Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-hcptr.html">HCPTR</a>
          </td>
          <td>Hyp Architectural Feature Trap Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-hstr.html">HSTR</a>
          </td>
          <td>Hyp System Trap Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-hcr2.html">HCR2</a>
          </td>
          <td>Hyp Configuration Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-hacr.html">HACR</a>
          </td>
          <td>Hyp Auxiliary Configuration Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-vsctlr.html">VSCTLR</a>
          </td>
          <td>Virtualization System Control register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-hadfsr.html">HADFSR</a>
          </td>
          <td>Hyp Auxiliary Data Fault Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-haifsr.html">HAIFSR</a>
          </td>
          <td>Hyp Auxiliary Instruction Fault Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0101</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-hsr.html">HSR</a>
          </td>
          <td>Hyp Syndrome Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-hdfar.html">HDFAR</a>
          </td>
          <td>Hyp Data Fault Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-hifar.html">HIFAR</a>
          </td>
          <td>Hyp Instruction Fault Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">100</td>
          <td>
            <a href="AArch32-hpfar.html">HPFAR</a>
          </td>
          <td>Hyp IPA Fault Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-hprenr.html">HPRENR</a>
          </td>
          <td>Hypervisor Protection Region Enable Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-hprselr.html">HPRSELR</a>
          </td>
          <td>Hypervisor Protection Region Selector Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-hprbar.html">HPRBAR</a>
          </td>
          <td>Hypervisor Protection Region Base Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-hprlar.html">HPRLAR</a>
          </td>
          <td>Hypervisor Protection Region Limit Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-ats1hr.html">ATS1HR</a>
          </td>
          <td>Address Translate Stage 1 Hyp mode Read</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">0111</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-ats1hw.html">ATS1HW</a>
          </td>
          <td>Address Translate Stage 1 Hyp mode Write</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-hmair0.html">HMAIR0</a>
          </td>
          <td>Hyp Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-hmair1.html">HMAIR1</a>
          </td>
          <td>Hyp Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-hamair0.html">HAMAIR0</a>
          </td>
          <td>Hyp Auxiliary Memory Attribute Indirection Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-hamair1.html">HAMAIR1</a>
          </td>
          <td>Hyp Auxiliary Memory Attribute Indirection Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-hvbar.html">HVBAR</a>
          </td>
          <td>Hyp Vector Base Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-hrmr.html">HRMR</a>
          </td>
          <td>Hyp Reset Management Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1000</td>
          <td class="bitfields">0xx</td>
          <td>
            <a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Hyp Active Priorities Group 0 Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">0xx</td>
          <td>
            <a href="AArch32-ich_ap1rn.html">ICH_AP1R&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller Hyp Active Priorities Group 1 Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1001</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-icc_hsre.html">ICC_HSRE</a>
          </td>
          <td>Interrupt Controller Hyp System Register Enable register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-ich_hcr.html">ICH_HCR</a>
          </td>
          <td>Interrupt Controller Hyp Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-ich_vtr.html">ICH_VTR</a>
          </td>
          <td>Interrupt Controller VGIC Type Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-ich_misr.html">ICH_MISR</a>
          </td>
          <td>Interrupt Controller Maintenance Interrupt State Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">011</td>
          <td>
            <a href="AArch32-ich_eisr.html">ICH_EISR</a>
          </td>
          <td>Interrupt Controller End of Interrupt Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">101</td>
          <td>
            <a href="AArch32-ich_elrsr.html">ICH_ELRSR</a>
          </td>
          <td>Interrupt Controller Empty List Register Status Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">1011</td>
          <td class="bitfields">111</td>
          <td>
            <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>
          </td>
          <td>Interrupt Controller Virtual Machine Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">110x</td>
          <td class="bitfields">xxx</td>
          <td>
            <a href="AArch32-ich_lrn.html">ICH_LR&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller List Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1100</td>
          <td class="bitfields">111x</td>
          <td class="bitfields">xxx</td>
          <td>
            <a href="AArch32-ich_lrcn.html">ICH_LRC&lt;n&gt;</a>
          </td>
          <td>Interrupt Controller List Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1101</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">010</td>
          <td>
            <a href="AArch32-htpidr.html">HTPIDR</a>
          </td>
          <td>Hyp Software Thread ID Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-cnthctl.html">CNTHCTL</a>
          </td>
          <td>Counter-timer Hyp Control register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">000</td>
          <td>
            <a href="AArch32-cnthp_tval.html">CNTHP_TVAL</a>
          </td>
          <td>Counter-timer Hyp Physical Timer TimerValue register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">100</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">001</td>
          <td>
            <a href="AArch32-cnthp_ctl.html">CNTHP_CTL</a>
          </td>
          <td>Counter-timer Hyp Physical Timer Control register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">10x</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">1xxx</td>
          <td class="bitfields">x00</td>
          <td>
            <a href="AArch32-hprbarn.html">HPRBAR&lt;n&gt;</a>
          </td>
          <td>Hypervisor Protection Region Base Address Registers</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">10x</td>
          <td class="bitfields">1010</td>
          <td class="bitfields">1xxx</td>
          <td class="bitfields">x01</td>
          <td>
            <a href="AArch32-hprlarn.html">HPRLAR&lt;n&gt;</a>
          </td>
          <td>Hypervisor Protection Region Limit Address Registers</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="mrs_msr_32" id="mrs_msr_32">
		        Accessed using MRS/MSR:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th colspan="3">Register selectors</th>
          <th rowspan="2">Name</th>
          <th rowspan="2">Description</th>
        </tr>
        <tr class="header2">
          <th class="bitfields">m</th>
          <th class="bitfields">m1</th>
          <th class="bitfields">R</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0</td>
          <td class="bitfields">1110</td>
          <td class="bitfields">1</td>
          <td>
            <a href="AArch32-spsr_fiq.html">SPSR_fiq</a>
          </td>
          <td>Saved Program Status Register (FIQ mode)</td>
        </tr>
        <tr>
          <td class="bitfields">1</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">1</td>
          <td>
            <a href="AArch32-spsr_irq.html">SPSR_irq</a>
          </td>
          <td>Saved Program Status Register (IRQ mode)</td>
        </tr>
        <tr>
          <td class="bitfields">1</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">1</td>
          <td>
            <a href="AArch32-spsr_svc.html">SPSR_svc</a>
          </td>
          <td>Saved Program Status Register (Supervisor mode)</td>
        </tr>
        <tr>
          <td class="bitfields">1</td>
          <td class="bitfields">0100</td>
          <td class="bitfields">1</td>
          <td>
            <a href="AArch32-spsr_abt.html">SPSR_abt</a>
          </td>
          <td>Saved Program Status Register (Abort mode)</td>
        </tr>
        <tr>
          <td class="bitfields">1</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">1</td>
          <td>
            <a href="AArch32-spsr_und.html">SPSR_und</a>
          </td>
          <td>Saved Program Status Register (Undefined mode)</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="vmrs_vmsr_32" id="vmrs_vmsr_32">
		        Accessed using VMRS/VMSR:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th colspan="1">Register selectors</th>
          <th rowspan="2">Name</th>
          <th rowspan="2">Description</th>
        </tr>
        <tr class="header2">
          <th class="bitfields">spec_reg</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">0000</td>
          <td>
            <a href="AArch32-fpsid.html">FPSID</a>
          </td>
          <td>Floating-Point System ID register</td>
        </tr>
        <tr>
          <td class="bitfields">0001</td>
          <td>
            <a href="AArch32-fpscr.html">FPSCR</a>
          </td>
          <td>Floating-Point Status and Control Register</td>
        </tr>
        <tr>
          <td class="bitfields">0101</td>
          <td>
            <a href="AArch32-mvfr2.html">MVFR2</a>
          </td>
          <td>Media and VFP Feature Register 2</td>
        </tr>
        <tr>
          <td class="bitfields">0110</td>
          <td>
            <a href="AArch32-mvfr1.html">MVFR1</a>
          </td>
          <td>Media and VFP Feature Register 1</td>
        </tr>
        <tr>
          <td class="bitfields">0111</td>
          <td>
            <a href="AArch32-mvfr0.html">MVFR0</a>
          </td>
          <td>Media and VFP Feature Register 0</td>
        </tr>
        <tr>
          <td class="bitfields">1000</td>
          <td>
            <a href="AArch32-fpexc.html">FPEXC</a>
          </td>
          <td>Floating-Point Exception Control register</td>
        </tr>
      </tbody>
    </table>
    <h2 class="sysregindex"><a name="mrrc_mcrr_32" id="mrrc_mcrr_32">
		        Accessed using MRRC/MCRR:
		      </a></h2><table class="instructiontable">
      <thead>
        <tr class="header1">
          <th colspan="3">Register selectors</th>
          <th rowspan="2">Name</th>
          <th rowspan="2">Description</th>
        </tr>
        <tr class="header2">
          <th class="bitfields">coproc</th>
          <th class="bitfields">opc1</th>
          <th class="bitfields">CRm</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0001</td>
          <td>
            <a href="AArch32-dbgdrar.html">DBGDRAR</a>
          </td>
          <td>Debug ROM Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1110</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0010</td>
          <td>
            <a href="AArch32-dbgdsar.html">DBGDSAR</a>
          </td>
          <td>Debug Self Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">0111</td>
          <td>
            <a href="AArch32-par.html">PAR</a>
          </td>
          <td>Physical Address Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">1001</td>
          <td>
            <a href="AArch32-pmccntr.html">PMCCNTR</a>
          </td>
          <td>Performance Monitors Cycle Count Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">1100</td>
          <td>
            <a href="AArch32-icc_sgi1r.html">ICC_SGI1R</a>
          </td>
          <td>Interrupt Controller Software Generated Interrupt Group 1 Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">1100</td>
          <td>
            <a href="AArch32-icc_asgi1r.html">ICC_ASGI1R</a>
          </td>
          <td>Interrupt Controller Alias Software Generated Interrupt Group 1 Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">1100</td>
          <td>
            <a href="AArch32-icc_sgi0r.html">ICC_SGI0R</a>
          </td>
          <td>Interrupt Controller Software Generated Interrupt Group 0 Register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0000</td>
          <td class="bitfields">1110</td>
          <td>
            <a href="AArch32-cntpct.html">CNTPCT</a>
          </td>
          <td>Counter-timer Physical Count register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0001</td>
          <td class="bitfields">1110</td>
          <td>
            <a href="AArch32-cntvct.html">CNTVCT</a>
          </td>
          <td>Counter-timer Virtual Count register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0010</td>
          <td class="bitfields">1110</td>
          <td>
            <a href="AArch32-cntp_cval.html">CNTP_CVAL</a>
          </td>
          <td>Counter-timer Physical Timer CompareValue register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0011</td>
          <td class="bitfields">1110</td>
          <td>
            <a href="AArch32-cntv_cval.html">CNTV_CVAL</a>
          </td>
          <td>Counter-timer Virtual Timer CompareValue register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0100</td>
          <td class="bitfields">1110</td>
          <td>
            <a href="AArch32-cntvoff.html">CNTVOFF</a>
          </td>
          <td>Counter-timer Virtual Offset register</td>
        </tr>
        <tr>
          <td class="bitfields">1111</td>
          <td class="bitfields">0110</td>
          <td class="bitfields">1110</td>
          <td>
            <a href="AArch32-cnthp_cval.html">CNTHP_CVAL</a>
          </td>
          <td>Counter-timer Hyp Physical CompareValue register</td>
        </tr>
      </tbody>
    </table>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Operations</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Operations</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright  2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body></html>
