<stg><name>accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2</name>


<trans_list>

<trans id="157" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4096" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="512" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %or_ln327_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="or_ln327_11"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="512" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %d_l2_0_7_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_7_load_2

]]></Node>
<StgValue><ssdm name="d_l2_0_7_load_2_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %d_l2_0_6_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_6_load_2

]]></Node>
<StgValue><ssdm name="d_l2_0_6_load_2_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %d_l2_0_5_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_5_load_2

]]></Node>
<StgValue><ssdm name="d_l2_0_5_load_2_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %d_l2_0_4_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_4_load_2

]]></Node>
<StgValue><ssdm name="d_l2_0_4_load_2_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %d_l2_0_3_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_3_load_2

]]></Node>
<StgValue><ssdm name="d_l2_0_3_load_2_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %d_l2_0_2_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_2_load_2

]]></Node>
<StgValue><ssdm name="d_l2_0_2_load_2_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %d_l2_0_1_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_1_load_2

]]></Node>
<StgValue><ssdm name="d_l2_0_1_load_2_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %d_l2_0_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_load_2

]]></Node>
<StgValue><ssdm name="d_l2_0_load_2_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
newFuncRoot:14 %weights_l2_load_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %weights_l2_load

]]></Node>
<StgValue><ssdm name="weights_l2_load_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:15 %biases_l2_load_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_l2_load

]]></Node>
<StgValue><ssdm name="biases_l2_load_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i512 %biases_l2_load_read, i512 %empty_27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:18 %store_ln55 = store i4 0, i4 %i_48

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i4096 %weights_l2_load_read, i4096 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:20 %store_ln55 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:21 %br_ln0 = br void %for.inc.i54

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i54:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i54:1 %icmp_ln323 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i54:2 %add_ln323 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i54:3 %br_ln323 = br i1 %icmp_ln323, void %for.inc33.i60, void %_Z16updateWeightBiasILi8ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc33.i60:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc33.i60:3 %i_48_load = load i4 %i_48

]]></Node>
<StgValue><ssdm name="i_48_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33.i60:5 %add_ln323_1 = add i4 %i_48_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln323_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33.i60:8 %icmp_ln324 = icmp_eq  i4 %j_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln324"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc33.i60:9 %select_ln323 = select i1 %icmp_ln324, i4 0, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc33.i60:11 %select_ln323_2 = select i1 %icmp_ln324, i4 %add_ln323_1, i4 %i_48_load

]]></Node>
<StgValue><ssdm name="select_ln323_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="4">
<![CDATA[
for.inc33.i60:12 %trunc_ln56 = trunc i4 %select_ln323_2

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc33.i60:13 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln56, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="4">
<![CDATA[
for.inc33.i60:14 %zext_ln56 = zext i4 %select_ln323

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc33.i60:15 %add_ln56 = add i6 %tmp_s, i6 %zext_ln56

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="6">
<![CDATA[
for.inc33.i60:16 %zext_ln56_2 = zext i6 %add_ln56

]]></Node>
<StgValue><ssdm name="zext_ln56_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.i60:17 %update_temp_mat_128_addr = getelementptr i64 %update_temp_mat_128, i64 0, i64 %zext_ln56_2

]]></Node>
<StgValue><ssdm name="update_temp_mat_128_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="4">
<![CDATA[
for.inc33.i60:19 %trunc_ln56_1 = trunc i4 %select_ln323

]]></Node>
<StgValue><ssdm name="trunc_ln56_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
for.inc33.i60:25 %update_temp_mat_128_load = load i6 %update_temp_mat_128_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_128_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33.i60:35 %add_ln324 = add i4 %select_ln323, i4 1

]]></Node>
<StgValue><ssdm name="add_ln324"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="3" op_2_bw="64" op_3_bw="3" op_4_bw="64" op_5_bw="3" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="3" op_10_bw="64" op_11_bw="3" op_12_bw="64" op_13_bw="3" op_14_bw="64" op_15_bw="3" op_16_bw="64" op_17_bw="64" op_18_bw="3">
<![CDATA[
for.inc33.i60:41 %tmp_3 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %d_l2_0_load_2_read, i3 1, i64 %d_l2_0_1_load_2_read, i3 2, i64 %d_l2_0_2_load_2_read, i3 3, i64 %d_l2_0_3_load_2_read, i3 4, i64 %d_l2_0_4_load_2_read, i3 5, i64 %d_l2_0_5_load_2_read, i3 6, i64 %d_l2_0_6_load_2_read, i3 7, i64 %d_l2_0_7_load_2_read, i64 <undef>, i3 %trunc_ln56

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33.i60:51 %store_ln323 = store i7 %add_ln323, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33.i60:53 %store_ln55 = store i4 %select_ln323_2, i4 %i_48

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33.i60:56 %store_ln55 = store i4 %add_ln324, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
for.inc33.i60:25 %update_temp_mat_128_load = load i6 %update_temp_mat_128_addr

]]></Node>
<StgValue><ssdm name="update_temp_mat_128_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:26 %mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="64" st_id="3" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:26 %mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:42 %mul29_i1 = dmul i64 %tmp_3, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:26 %mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:42 %mul29_i1 = dmul i64 %tmp_3, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="68" st_id="5" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:26 %mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:42 %mul29_i1 = dmul i64 %tmp_3, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="70" st_id="6" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:26 %mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:42 %mul29_i1 = dmul i64 %tmp_3, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4096" op_0_bw="4096" op_1_bw="0">
<![CDATA[
for.inc33.i60:1 %p_load21 = load i4096 %empty

]]></Node>
<StgValue><ssdm name="p_load21"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="6">
<![CDATA[
for.inc33.i60:20 %add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %trunc_ln56, i3 %trunc_ln56_1, i6 0

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4096" op_0_bw="12">
<![CDATA[
for.inc33.i60:21 %zext_ln325 = zext i12 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln325"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
for.inc33.i60:22 %lshr_ln325 = lshr i4096 %p_load21, i4096 %zext_ln325

]]></Node>
<StgValue><ssdm name="lshr_ln325"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="4096">
<![CDATA[
for.inc33.i60:23 %trunc_ln325 = trunc i4096 %lshr_ln325

]]></Node>
<StgValue><ssdm name="trunc_ln325"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:26 %mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:42 %mul29_i1 = dmul i64 %tmp_3, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="512">
<![CDATA[
for.inc33.i60:2 %or_ln327_11_load_1 = load i512 %or_ln327_11

]]></Node>
<StgValue><ssdm name="or_ln327_11_load_1"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
for.inc33.i60:4 %p_load = load i512 %empty_27

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc33.i60:10 %select_ln323_1 = select i1 %icmp_ln324, i512 %or_ln327_11_load_1, i512 %p_load

]]></Node>
<StgValue><ssdm name="select_ln323_1"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
for.inc33.i60:24 %bitcast_ln325 = bitcast i64 %trunc_ln325

]]></Node>
<StgValue><ssdm name="bitcast_ln325"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:27 %sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc33.i60:36 %shl_ln56_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln56, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln56_2"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="9">
<![CDATA[
for.inc33.i60:37 %zext_ln327 = zext i9 %shl_ln56_2

]]></Node>
<StgValue><ssdm name="zext_ln327"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc33.i60:38 %lshr_ln327 = lshr i512 %select_ln323_1, i512 %zext_ln327

]]></Node>
<StgValue><ssdm name="lshr_ln327"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="512">
<![CDATA[
for.inc33.i60:39 %trunc_ln327 = trunc i512 %lshr_ln327

]]></Node>
<StgValue><ssdm name="trunc_ln327"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:42 %mul29_i1 = dmul i64 %tmp_3, i64 0.001

]]></Node>
<StgValue><ssdm name="mul29_i1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33.i60:52 %store_ln323 = store i512 %select_ln323_1, i512 %empty_27

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4096" op_0_bw="4096" op_1_bw="0">
<![CDATA[
_Z16updateWeightBiasILi8ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:0 %p_load22 = load i4096 %empty

]]></Node>
<StgValue><ssdm name="p_load22"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="512" op_0_bw="512">
<![CDATA[
_Z16updateWeightBiasILi8ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:1 %or_ln327_11_load = load i512 %or_ln327_11

]]></Node>
<StgValue><ssdm name="or_ln327_11_load"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
_Z16updateWeightBiasILi8ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %or_ln327_11_out, i512 %or_ln327_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="4096">
<![CDATA[
_Z16updateWeightBiasILi8ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i4096P0A, i4096 %p_out, i4096 %p_load22

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln323" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
_Z16updateWeightBiasILi8ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="90" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:27 %sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
for.inc33.i60:40 %bitcast_ln327 = bitcast i64 %trunc_ln327

]]></Node>
<StgValue><ssdm name="bitcast_ln327"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:43 %sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1

]]></Node>
<StgValue><ssdm name="sub30_i1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="93" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:27 %sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:43 %sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1

]]></Node>
<StgValue><ssdm name="sub30_i1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="95" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:27 %sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:43 %sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1

]]></Node>
<StgValue><ssdm name="sub30_i1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="97" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:27 %sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:43 %sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1

]]></Node>
<StgValue><ssdm name="sub30_i1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
for.inc33.i60:28 %bitcast_ln325_1 = bitcast i64 %sub_i1

]]></Node>
<StgValue><ssdm name="bitcast_ln325_1"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
for.inc33.i60:29 %shl_ln325 = shl i4096 18446744073709551615, i4096 %zext_ln325

]]></Node>
<StgValue><ssdm name="shl_ln325"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4096" op_0_bw="64">
<![CDATA[
for.inc33.i60:30 %zext_ln325_1 = zext i64 %bitcast_ln325_1

]]></Node>
<StgValue><ssdm name="zext_ln325_1"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
for.inc33.i60:31 %shl_ln325_1 = shl i4096 %zext_ln325_1, i4096 %zext_ln325

]]></Node>
<StgValue><ssdm name="shl_ln325_1"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
for.inc33.i60:32 %xor_ln325 = xor i4096 %shl_ln325, i4096 1044388881413152506691752710716624382579964249047383780384233483283953907971557456848826811934997558340890106714439262837987573438185793607263236087851365277945956976543709998340361590134383718314428070011855946226376318839397712745672334684344586617496807908705803704071284048740118609114467977783598029006686938976881787785946905630190260940599579453432823469303026696443059025015972399867714215541693835559885291486318237914434496734087811872639496475100189041349008417061675093668333850551032972088269550769983616369411933015213796825837188091833656751221318492846368125550225998300412344784862595674492194617023806505913245610825731835380087608622102834270197698202313169017678006675195485079921636419370285375124784014907159135459982790513399611551794271106831134090584272884279791554849782954323534517065223269061394905987693002122963395687782878948440616007412945674919823050571642377154816321380631045902916136926708342856440730447899971901781465763473223850267253059899795996090799469201774624817718449867455659250178329070473119433165550807568221846571746373296884912819520317457002440926616910874148385078411929804522981857338977648103126085903001302413467189726673216491511131602920781738033436090243804708340403154190335

]]></Node>
<StgValue><ssdm name="xor_ln325"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
for.inc33.i60:33 %and_ln325 = and i4096 %p_load21, i4096 %xor_ln325

]]></Node>
<StgValue><ssdm name="and_ln325"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
for.inc33.i60:34 %or_ln325 = or i4096 %shl_ln325_1, i4096 %and_ln325

]]></Node>
<StgValue><ssdm name="or_ln325"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc33.i60:43 %sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1

]]></Node>
<StgValue><ssdm name="sub30_i1"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc33.i60:45 %shl_ln327 = shl i512 18446744073709551615, i512 %zext_ln327

]]></Node>
<StgValue><ssdm name="shl_ln327"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="4096" op_1_bw="4096" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33.i60:55 %store_ln325 = store i4096 %or_ln325, i4096 %empty

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc33.i60:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_323_1_VITIS_LOOP_324_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc33.i60:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc33.i60:18 %specpipeline_ln324 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln324"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
for.inc33.i60:44 %bitcast_ln327_1 = bitcast i64 %sub30_i1

]]></Node>
<StgValue><ssdm name="bitcast_ln327_1"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="512" op_0_bw="64">
<![CDATA[
for.inc33.i60:46 %zext_ln327_1 = zext i64 %bitcast_ln327_1

]]></Node>
<StgValue><ssdm name="zext_ln327_1"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc33.i60:47 %shl_ln327_1 = shl i512 %zext_ln327_1, i512 %zext_ln327

]]></Node>
<StgValue><ssdm name="shl_ln327_1"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc33.i60:48 %xor_ln327 = xor i512 %shl_ln327, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc33.i60:49 %and_ln327 = and i512 %select_ln323_1, i512 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc33.i60:50 %or_ln327 = or i512 %shl_ln327_1, i512 %and_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
for.inc33.i60:54 %store_ln327 = store i512 %or_ln327, i512 %or_ln327_11

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
for.inc33.i60:57 %br_ln324 = br void %for.inc.i54

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
