Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sun Sep  3 23:49:10 2017
| Host             : timbox running 64-bit major release  (build 9200)
| Command          : report_power -file factorise_power_routed.rpt -pb factorise_power_summary_routed.pb -rpx factorise_power_routed.rpx
| Design           : factorise
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.160  |
| Dynamic (W)              | 0.088  |
| Device Static (W)        | 0.072  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 84.2   |
| Junction Temperature (C) | 25.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.019 |        3 |       --- |             --- |
| Slice Logic    |     0.039 |    40714 |       --- |             --- |
|   LUT as Logic |     0.027 |    20305 |     20800 |           97.62 |
|   CARRY4       |     0.011 |     3205 |      8150 |           39.33 |
|   Register     |    <0.001 |    10950 |     41600 |           26.32 |
|   F7/F8 Muxes  |    <0.001 |     1150 |     32600 |            3.53 |
|   Others       |     0.000 |      169 |       --- |             --- |
| Signals        |     0.027 |    23304 |       --- |             --- |
| Block RAM      |     0.002 |        3 |        50 |            6.00 |
| I/O            |     0.001 |       19 |       106 |           17.92 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.160 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.096 |       0.087 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| factorise                                          |     0.088 |
|   GEN_DivTest[0].DivTestX                          |     0.001 |
|   GEN_DivTest[10].DivTestX                         |     0.001 |
|   GEN_DivTest[11].DivTestX                         |     0.001 |
|   GEN_DivTest[12].DivTestX                         |     0.001 |
|   GEN_DivTest[13].DivTestX                         |     0.001 |
|   GEN_DivTest[14].DivTestX                         |     0.001 |
|   GEN_DivTest[15].DivTestX                         |     0.001 |
|   GEN_DivTest[16].DivTestX                         |     0.001 |
|   GEN_DivTest[17].DivTestX                         |     0.001 |
|   GEN_DivTest[18].DivTestX                         |     0.001 |
|   GEN_DivTest[19].DivTestX                         |     0.001 |
|   GEN_DivTest[1].DivTestX                          |     0.001 |
|   GEN_DivTest[20].DivTestX                         |     0.001 |
|   GEN_DivTest[21].DivTestX                         |     0.001 |
|   GEN_DivTest[22].DivTestX                         |     0.001 |
|   GEN_DivTest[23].DivTestX                         |     0.001 |
|   GEN_DivTest[24].DivTestX                         |     0.001 |
|   GEN_DivTest[25].DivTestX                         |     0.001 |
|   GEN_DivTest[26].DivTestX                         |     0.001 |
|   GEN_DivTest[27].DivTestX                         |     0.001 |
|   GEN_DivTest[28].DivTestX                         |     0.001 |
|   GEN_DivTest[29].DivTestX                         |     0.001 |
|   GEN_DivTest[2].DivTestX                          |     0.001 |
|   GEN_DivTest[30].DivTestX                         |     0.001 |
|   GEN_DivTest[31].DivTestX                         |     0.001 |
|   GEN_DivTest[32].DivTestX                         |     0.001 |
|   GEN_DivTest[33].DivTestX                         |     0.001 |
|   GEN_DivTest[34].DivTestX                         |     0.001 |
|   GEN_DivTest[35].DivTestX                         |     0.001 |
|   GEN_DivTest[36].DivTestX                         |     0.001 |
|   GEN_DivTest[37].DivTestX                         |     0.001 |
|   GEN_DivTest[38].DivTestX                         |     0.001 |
|   GEN_DivTest[39].DivTestX                         |     0.001 |
|   GEN_DivTest[3].DivTestX                          |     0.001 |
|   GEN_DivTest[40].DivTestX                         |     0.001 |
|   GEN_DivTest[41].DivTestX                         |     0.001 |
|   GEN_DivTest[42].DivTestX                         |     0.001 |
|   GEN_DivTest[43].DivTestX                         |     0.001 |
|   GEN_DivTest[44].DivTestX                         |     0.001 |
|   GEN_DivTest[45].DivTestX                         |     0.001 |
|   GEN_DivTest[46].DivTestX                         |     0.001 |
|   GEN_DivTest[47].DivTestX                         |     0.001 |
|   GEN_DivTest[48].DivTestX                         |     0.001 |
|   GEN_DivTest[49].DivTestX                         |     0.001 |
|   GEN_DivTest[4].DivTestX                          |     0.001 |
|   GEN_DivTest[50].DivTestX                         |     0.001 |
|   GEN_DivTest[51].DivTestX                         |     0.001 |
|   GEN_DivTest[52].DivTestX                         |     0.001 |
|   GEN_DivTest[53].DivTestX                         |     0.001 |
|   GEN_DivTest[54].DivTestX                         |     0.001 |
|   GEN_DivTest[55].DivTestX                         |     0.001 |
|   GEN_DivTest[56].DivTestX                         |     0.001 |
|   GEN_DivTest[57].DivTestX                         |     0.001 |
|   GEN_DivTest[58].DivTestX                         |     0.001 |
|   GEN_DivTest[59].DivTestX                         |     0.001 |
|   GEN_DivTest[5].DivTestX                          |     0.001 |
|   GEN_DivTest[60].DivTestX                         |     0.001 |
|   GEN_DivTest[61].DivTestX                         |     0.001 |
|   GEN_DivTest[62].DivTestX                         |     0.001 |
|   GEN_DivTest[63].DivTestX                         |     0.001 |
|   GEN_DivTest[64].DivTestX                         |     0.001 |
|   GEN_DivTest[65].DivTestX                         |     0.001 |
|   GEN_DivTest[66].DivTestX                         |     0.001 |
|   GEN_DivTest[67].DivTestX                         |     0.001 |
|   GEN_DivTest[6].DivTestX                          |     0.001 |
|   GEN_DivTest[7].DivTestX                          |     0.001 |
|   GEN_DivTest[8].DivTestX                          |     0.001 |
|   GEN_DivTest[9].DivTestX                          |     0.001 |
|   UART_din_mux                                     |    <0.001 |
|   UART_send_now_mux                                |    <0.001 |
|   ascii2vector_i                                   |     0.002 |
|   dataentry_ram_i                                  |    <0.001 |
|     blk_mem_gen_0                                  |    <0.001 |
|       U0                                           |    <0.001 |
|         inst_blk_mem_gen                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen     |    <0.001 |
|             valid.cstr                             |    <0.001 |
|               ramloop[0].ram.r                     |    <0.001 |
|                 prim_noinit.ram                    |    <0.001 |
|   readinput_i                                      |    <0.001 |
|   sendmessage_i                                    |    <0.001 |
|   stringsrom_i                                     |    <0.001 |
|     blk_mem_gen_0                                  |    <0.001 |
|       U0                                           |    <0.001 |
|         inst_blk_mem_gen                           |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen     |    <0.001 |
|             valid.cstr                             |    <0.001 |
|               ramloop[0].ram.r                     |    <0.001 |
|                 prim_init.ram                      |    <0.001 |
|   uart_i                                           |     0.003 |
|     UART_0                                         |     0.003 |
|       U0                                           |     0.003 |
|         RX                                         |    <0.001 |
|         TX                                         |    <0.001 |
|         fifo_rx_queue                              |     0.001 |
|           fifo_generator_0                         |     0.001 |
|             U0                                     |     0.001 |
|               inst_fifo_gen                        |     0.001 |
|                 gconvfifo.rf                       |     0.001 |
|                   gbi.bi                           |     0.001 |
|                     g7ser_birst.rstbt              |    <0.001 |
|                     v7_bi_fifo.fblk                |     0.001 |
|                       gextw[1].gnll_fifo.inst_extd |     0.001 |
|                         gonep.inst_prim            |     0.001 |
|         fifo_tx_queue                              |    <0.001 |
|           fifo_generator_0                         |    <0.001 |
|             U0                                     |    <0.001 |
|               inst_fifo_gen                        |    <0.001 |
|                 gconvfifo.rf                       |    <0.001 |
|                   gbi.bi                           |    <0.001 |
|                     g7ser_birst.rstbt              |    <0.001 |
|                     v7_bi_fifo.fblk                |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd |    <0.001 |
|                         gonep.inst_prim            |    <0.001 |
+----------------------------------------------------+-----------+


