module wideexpr_00374(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 1'sb0;
  assign y1 = $unsigned((ctrl[0]?$signed((^(-(4'sb1011)))<<((ctrl[6]?s0:-(3'b001)))):+((ctrl[3]?-(+(5'sb10000)):5'sb10011))));
  assign y2 = {3'sb110,((s3)+(((ctrl[5]?1'sb1:$signed($unsigned((u2)==(s3)))))>>>(((((2'sb11)<<(s2))+(s0))<<(((s2)>=(2'sb00))>((s7)!=(5'b01101))))<<(5'sb00111))))>>(3'sb001)};
  assign y3 = +(6'sb000001);
  assign y4 = $unsigned(5'b10000);
  assign y5 = {{3{(s2)<<<((s6)|($signed(u3)))}}};
  assign y6 = ~&((ctrl[2]?$signed((({(1'sb0)==(5'sb01101)})^((ctrl[0]?{4{u5}}:(ctrl[2]?s4:s0))))>>({2{+(u0)}})):s4));
  assign y7 = -(((-(s6))+(((s1)+(s5))>>(-(6'b111010))))^~((ctrl[4]?-(6'b111001):(s0)&(+(s7)))));
endmodule
