// Day 1.2: 8-bit up/down counter with synchronous reset and parallel load
module counter (
    input clk, reset, enable, up_down, load,
    input [7:0] load_data,
    output reg [7:0] count
);
    always @(posedge clk) begin
        if (reset)
            count <= 8'd0;
        else if (load)
            count <= load_data;
        else if (enable) begin
            if (up_down) count <= count + 1'b1;
            else         count <= count - 1'b1;
        end
    end
endmodule
