verilog xil_defaultlib --include "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/ec67/hdl" \
"../../../bd/bnnTop/ip/bnnTop_blk_mem_gen_0_1/sim/bnnTop_blk_mem_gen_0_1.v" \
"../../../bd/bnnTop/ip/bnnTop_axi_crossbar_0_0/sim/bnnTop_axi_crossbar_0_0.v" \
"../../../bd/bnnTop/ip/bnnTop_axi_crossbar_1_0/sim/bnnTop_axi_crossbar_1_0.v" \
"../../../bd/bnnTop/ip/bnnTop_activationsTop_wrapp_0_0/sim/bnnTop_activationsTop_wrapp_0_0.v" \
"../../../bd/bnnTop/ip/bnnTop_axi_crossbar_2_0/sim/bnnTop_axi_crossbar_2_0.v" \
"../../../bd/bnnTop/ip/bnnTop_partialsumsTop_wrapp_0_0/sim/bnnTop_partialsumsTop_wrapp_0_0.v" \
"../../../bd/bnnTop/ip/bnnTop_registers_0_1/sim/bnnTop_registers_0_1.v" \
"../../../bd/bnnTop/ip/bnnTop_systolic_array_wrapp_0_1/sim/bnnTop_systolic_array_wrapp_0_1.v" \
"../../../bd/bnnTop/sim/bnnTop.v" \

verilog xil_defaultlib "glbl.v"

nosort
