{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541045728327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541045728337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 00:15:28 2018 " "Processing started: Thu Nov 01 00:15:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541045728337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045728337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coder_Interleaver -c Coder_Interleaver " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coder_Interleaver -c Coder_Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045728337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541045729172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541045729172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6144.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6144.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6144 " "Found entity 1: mux6144" {  } { { "mux6144.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541045740546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045740546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ind_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ind_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ind_gen " "Found entity 1: ind_gen" {  } { { "ind_gen.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/ind_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541045740549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045740549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541045740556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045740556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turbo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file turbo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 turbo_tb " "Found entity 1: turbo_tb" {  } { { "turbo_tb.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/turbo_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541045740561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045740561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file input_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_shifter " "Found entity 1: input_shifter" {  } { { "input_shifter.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/input_shifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541045740562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045740562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummy_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dummy_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dummy_top " "Found entity 1: dummy_top" {  } { { "dummy_top.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/dummy_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541045740569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045740569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder_interleaver.v 1 1 " "Found 1 design units, including 1 entities, in source file coder_interleaver.v" { { "Info" "ISGN_ENTITY_NAME" "1 coder_interleaver " "Found entity 1: coder_interleaver" {  } { { "coder_interleaver.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/coder_interleaver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541045740580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045740580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_6144.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_6144.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_6144 " "Found entity 1: shiftreg_6144" {  } { { "shiftreg_6144.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/shiftreg_6144.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541045740585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045740585 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r12_2 mux6144.v(12297) " "Verilog HDL Implicit Net warning at mux6144.v(12297): created implicit net for \"r12_2\"" {  } { { "mux6144.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v" 12297 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541045740586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541045740666 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR0 top_level.v(7) " "Output port \"LEDR0\" at top_level.v(7) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045740835 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR1 top_level.v(8) " "Output port \"LEDR1\" at top_level.v(8) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045740835 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR2 top_level.v(9) " "Output port \"LEDR2\" at top_level.v(9) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045740835 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR3 top_level.v(10) " "Output port \"LEDR3\" at top_level.v(10) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045740835 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR4 top_level.v(11) " "Output port \"LEDR4\" at top_level.v(11) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045740836 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR5 top_level.v(12) " "Output port \"LEDR5\" at top_level.v(12) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045740836 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR6 top_level.v(13) " "Output port \"LEDR6\" at top_level.v(13) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045740836 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR7 top_level.v(14) " "Output port \"LEDR7\" at top_level.v(14) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045740836 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR8 top_level.v(15) " "Output port \"LEDR8\" at top_level.v(15) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045740836 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR9 top_level.v(16) " "Output port \"LEDR9\" at top_level.v(16) has no driver" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045740836 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_6144 shiftreg_6144:input_shiftreg_inst1 " "Elaborating entity \"shiftreg_6144\" for hierarchy \"shiftreg_6144:input_shiftreg_inst1\"" {  } { { "top_level.v" "input_shiftreg_inst1" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541045742791 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q shiftreg_6144.v(11) " "Output port \"q\" at shiftreg_6144.v(11) has no driver" {  } { { "shiftreg_6144.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/shiftreg_6144.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045742815 "|top_level|shiftreg_6144:input_shiftreg_inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "shiftout shiftreg_6144.v(12) " "Output port \"shiftout\" at shiftreg_6144.v(12) has no driver" {  } { { "shiftreg_6144.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/shiftreg_6144.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541045742816 "|top_level|shiftreg_6144:input_shiftreg_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coder_interleaver coder_interleaver:ci_inst " "Elaborating entity \"coder_interleaver\" for hierarchy \"coder_interleaver:ci_inst\"" {  } { { "top_level.v" "ci_inst" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541045742821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ind_gen ind_gen:counter " "Elaborating entity \"ind_gen\" for hierarchy \"ind_gen:counter\"" {  } { { "top_level.v" "counter" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541045742888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ind_gen.v(32) " "Verilog HDL assignment warning at ind_gen.v(32): truncated value with size 32 to match size of target (14)" {  } { { "ind_gen.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/ind_gen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541045742891 "|top_level|ind_gen:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6144 mux6144:ci_mux " "Elaborating entity \"mux6144\" for hierarchy \"mux6144:ci_mux\"" {  } { { "top_level.v" "ci_mux" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541045742893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0 GND " "Pin \"LEDR0\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|LEDR0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR1 GND " "Pin \"LEDR1\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|LEDR1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR2 GND " "Pin \"LEDR2\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|LEDR2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR3 GND " "Pin \"LEDR3\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|LEDR3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|LEDR4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR5 GND " "Pin \"LEDR5\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|LEDR5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR6 GND " "Pin \"LEDR6\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|LEDR6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR7 GND " "Pin \"LEDR7\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|LEDR7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR8 GND " "Pin \"LEDR8\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|LEDR8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR9 GND " "Pin \"LEDR9\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|LEDR9"} { "Warning" "WMLS_MLS_STUCK_PIN" "outi GND " "Pin \"outi\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|outi"} { "Warning" "WMLS_MLS_STUCK_PIN" "outpii GND " "Pin \"outpii\" is stuck at GND" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541045746026 "|top_level|outpii"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541045746026 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541045746040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541045746344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541045746344 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k_size_6144 " "No output dependent on input pin \"k_size_6144\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|k_size_6144"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "databit_in1\[0\] " "No output dependent on input pin \"databit_in1\[0\]\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|databit_in1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "databit_in1\[1\] " "No output dependent on input pin \"databit_in1\[1\]\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|databit_in1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "databit_in1\[2\] " "No output dependent on input pin \"databit_in1\[2\]\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|databit_in1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "databit_in1\[3\] " "No output dependent on input pin \"databit_in1\[3\]\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|databit_in1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "databit_in1\[4\] " "No output dependent on input pin \"databit_in1\[4\]\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|databit_in1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "databit_in1\[5\] " "No output dependent on input pin \"databit_in1\[5\]\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|databit_in1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "databit_in1\[6\] " "No output dependent on input pin \"databit_in1\[6\]\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|databit_in1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "databit_in1\[7\] " "No output dependent on input pin \"databit_in1\[7\]\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|databit_in1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ready_in " "No output dependent on input pin \"ready_in\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|ready_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_0 " "No output dependent on input pin \"KEY_0\"" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541045746515 "|top_level|KEY_0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541045746515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541045746517 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541045746517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541045746517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541045746750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 00:15:46 2018 " "Processing ended: Thu Nov 01 00:15:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541045746750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541045746750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541045746750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541045746750 ""}
