{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523845724783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523845724790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 21:28:44 2018 " "Processing started: Sun Apr 15 21:28:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523845724790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845724790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845724790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523845725593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523845725593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/sc_vel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/sc_vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_VEL " "Found entity 1: SC_VEL" {  } { { "rtl/vehiculos/SC_VEL.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_VEL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/sc_statemachine_nve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/sc_statemachine_nve.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_NVE " "Found entity 1: SC_STATEMACHINE_NVE" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/sc_regdi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/sc_regdi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGDI " "Found entity 1: SC_REGDI" {  } { { "rtl/vehiculos/SC_REGDI.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_REGDI.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/sc_regdd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/sc_regdd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGDD " "Found entity 1: SC_REGDD" {  } { { "rtl/vehiculos/SC_REGDD.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_REGDD.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/regdi_nv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/regdi_nv.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGDI_NV " "Found entity 1: REGDI_NV" {  } { { "rtl/vehiculos/REGDI_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDI_NV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/regdd_nv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/regdd_nv.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGDD_NV " "Found entity 1: REGDD_NV" {  } { { "rtl/vehiculos/REGDD_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDD_NV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/nivel_vehiculos.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/nivel_vehiculos.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIVEL_VEHICULOS " "Found entity 1: NIVEL_VEHICULOS" {  } { { "rtl/vehiculos/NIVEL_VEHICULOS.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/NIVEL_VEHICULOS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/muxx41.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/muxx41.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXX41 " "Found entity 1: MUXX41" {  } { { "rtl/vehiculos/MUXX41.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/MUXX41.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/menu_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/menu_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 MENU_PRINCIPAL " "Found entity 1: MENU_PRINCIPAL" {  } { { "rtl/vehiculos/MENU_PRINCIPAL.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/MENU_PRINCIPAL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vehiculos/control_ranas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vehiculos/control_ranas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_RANAS " "Found entity 1: CONTROL_RANAS" {  } { { "rtl/vehiculos/CONTROL_RANAS.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/CONTROL_RANAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rebote/rebote.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rebote/rebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 rebote " "Found entity 1: rebote" {  } { { "rtl/rebote/rebote.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/rebote/rebote.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rebote/filtro.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rebote/filtro.v" { { "Info" "ISGN_ENTITY_NAME" "1 FILTRO " "Found entity 1: FILTRO" {  } { { "rtl/rebote/FILTRO.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/rebote/FILTRO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rana/sc_statemachine_frog_mov.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rana/sc_statemachine_frog_mov.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_FROG_MOV " "Found entity 1: SC_STATEMACHINE_FROG_MOV" {  } { { "rtl/rana/SC_STATEMACHINE_FROG_MOV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/rana/SC_STATEMACHINE_FROG_MOV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rana/rana.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rana/rana.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANA " "Found entity 1: RANA" {  } { { "rtl/rana/rana.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/rana/rana.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742746 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/rana/output_A_Pintar.v " "Can't analyze file -- file rtl/rana/output_A_Pintar.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523845742752 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DEMUX38 DEMUX38.v(9) " "Verilog Module Declaration warning at DEMUX38.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DEMUX38\"" {  } { { "rtl/rana/DEMUX38.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/rana/DEMUX38.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523845742755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rana/demux38.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rana/demux38.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX38 " "Found entity 1: DEMUX38" {  } { { "rtl/rana/DEMUX38.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/rana/DEMUX38.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742760 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/rana/contador_Ranas_Logradas.v " "Can't analyze file -- file rtl/rana/contador_Ranas_Logradas.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523845742766 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/rana/contador_Posicion.v " "Can't analyze file -- file rtl/rana/contador_Posicion.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1523845742771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen/pintar_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen/pintar_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_MATRIZ " "Found entity 1: PINTAR_MATRIZ" {  } { { "rtl/imagen/PINTAR_MATRIZ.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/imagen/PINTAR_MATRIZ.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen/pintar_data_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen/pintar_data_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_DATA_DEMUX " "Found entity 1: PINTAR_DATA_DEMUX" {  } { { "rtl/imagen/PINTAR_DATA_DEMUX.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/imagen/PINTAR_DATA_DEMUX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagen/imagen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagen/imagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imagen " "Found entity 1: imagen" {  } { { "rtl/imagen/imagen.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/imagen/imagen.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/max7219_ctrl/shift_reg_start_done.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrix_ctrl.v(128) " "Verilog HDL information at matrix_ctrl.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523845742805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY matrix_ctrl.v(40) " "Verilog HDL Declaration information at matrix_ctrl.v(40): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523845742805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl/matrix_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl/matrix_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523845742816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(22) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(22): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(23) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(23): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(25) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(25): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(26) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(26): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(27) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(27): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(28) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(28): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(29) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(29): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(30) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(30): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(31) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(31): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(32) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(32): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742818 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(33) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(33): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742818 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(34) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(34): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/SC_STATEMACHINE_NVE.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/SC_STATEMACHINE_NVE.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742818 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(18) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(18): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDI_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDI_NV.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742819 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(19) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(19): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDI_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDI_NV.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742819 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(20) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(20): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDI_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDI_NV.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742819 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(21) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(21): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDI_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDI_NV.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742819 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(22) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(22): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDI_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDI_NV.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742819 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(23) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(23): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDI_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDI_NV.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742819 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(24) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(24): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDI_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDI_NV.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742819 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(18) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(18): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDD_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDD_NV.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(19) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(19): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDD_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDD_NV.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(20) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(20): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDD_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDD_NV.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(21) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(21): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDD_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDD_NV.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(22) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(22): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDD_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDD_NV.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(23) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(23): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDD_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDD_NV.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742820 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(24) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(24): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/vehiculos/REGDD_NV.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/vehiculos/REGDD_NV.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1523845742820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523845742882 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6..4\] System.v(58) " "Output port \"LED\[6..4\]\" at System.v(58) has no driver" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523845742888 "|system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "System.v" "matrix_ctrl_unit_0" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523845742926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(66) " "Verilog HDL assignment warning at matrix_ctrl.v(66): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523845742930 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(67) " "Verilog HDL assignment warning at matrix_ctrl.v(67): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523845742930 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix_ctrl.v(234) " "Verilog HDL assignment warning at matrix_ctrl.v(234): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523845742930 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr matrix_ctrl.v(128) " "Verilog HDL Always Construct warning at matrix_ctrl.v(128): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523845742930 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(251) " "Verilog HDL assignment warning at matrix_ctrl.v(251): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523845742930 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] matrix_ctrl.v(128) " "Inferred latch for \"ctrl_sr\[0\]\" at matrix_ctrl.v(128)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742930 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] matrix_ctrl.v(128) " "Inferred latch for \"ctrl_sr\[1\]\" at matrix_ctrl.v(128)" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845742930 "|system|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "shift_reg_start_done_unit_0" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523845742935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(68) " "Verilog HDL assignment warning at shift_reg_start_done.v(68): truncated value with size 32 to match size of target (16)" {  } { { "rtl/max7219_ctrl/shift_reg_start_done.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/shift_reg_start_done.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523845742937 "|system|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imagen imagen:imagen_1 " "Elaborating entity \"imagen\" for hierarchy \"imagen:imagen_1\"" {  } { { "System.v" "imagen_1" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523845742941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINTAR_MATRIZ PINTAR_MATRIZ:PINTAR_MATRIZ_T1 " "Elaborating entity \"PINTAR_MATRIZ\" for hierarchy \"PINTAR_MATRIZ:PINTAR_MATRIZ_T1\"" {  } { { "System.v" "PINTAR_MATRIZ_T1" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523845742944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINTAR_DATA_DEMUX PINTAR_MATRIZ:PINTAR_MATRIZ_T1\|PINTAR_DATA_DEMUX:PINTAR_DATA_DEMUX_u1 " "Elaborating entity \"PINTAR_DATA_DEMUX\" for hierarchy \"PINTAR_MATRIZ:PINTAR_MATRIZ_T1\|PINTAR_DATA_DEMUX:PINTAR_DATA_DEMUX_u1\"" {  } { { "rtl/imagen/PINTAR_MATRIZ.v" "PINTAR_DATA_DEMUX_u1" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/imagen/PINTAR_MATRIZ.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523845742948 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523845743603 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_7_tester\[0\] VCC " "Pin \"led_final_7_tester\[0\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_7_tester[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_7_tester\[1\] VCC " "Pin \"led_final_7_tester\[1\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_7_tester[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_7_tester\[2\] VCC " "Pin \"led_final_7_tester\[2\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_7_tester[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_7_tester\[3\] VCC " "Pin \"led_final_7_tester\[3\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_7_tester[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_7_tester\[4\] VCC " "Pin \"led_final_7_tester\[4\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_7_tester[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_7_tester\[5\] VCC " "Pin \"led_final_7_tester\[5\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_7_tester[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_7_tester\[6\] VCC " "Pin \"led_final_7_tester\[6\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_7_tester[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_7_tester\[7\] VCC " "Pin \"led_final_7_tester\[7\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_7_tester[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_6_tester\[0\] VCC " "Pin \"led_final_6_tester\[0\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_6_tester[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_6_tester\[1\] VCC " "Pin \"led_final_6_tester\[1\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_6_tester[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_6_tester\[2\] VCC " "Pin \"led_final_6_tester\[2\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_6_tester[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_6_tester\[3\] VCC " "Pin \"led_final_6_tester\[3\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_6_tester[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_6_tester\[4\] VCC " "Pin \"led_final_6_tester\[4\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_6_tester[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_6_tester\[5\] VCC " "Pin \"led_final_6_tester\[5\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_6_tester[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_6_tester\[6\] VCC " "Pin \"led_final_6_tester\[6\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_6_tester[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_6_tester\[7\] VCC " "Pin \"led_final_6_tester\[7\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_6_tester[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_5_tester\[0\] GND " "Pin \"led_final_5_tester\[0\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_5_tester[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_5_tester\[1\] GND " "Pin \"led_final_5_tester\[1\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_5_tester[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_5_tester\[2\] GND " "Pin \"led_final_5_tester\[2\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_5_tester[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_5_tester\[3\] VCC " "Pin \"led_final_5_tester\[3\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_5_tester[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_5_tester\[4\] VCC " "Pin \"led_final_5_tester\[4\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_5_tester[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_5_tester\[5\] GND " "Pin \"led_final_5_tester\[5\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_5_tester[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_5_tester\[6\] GND " "Pin \"led_final_5_tester\[6\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_5_tester[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_5_tester\[7\] GND " "Pin \"led_final_5_tester\[7\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_5_tester[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_4_tester\[0\] GND " "Pin \"led_final_4_tester\[0\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_4_tester[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_4_tester\[1\] GND " "Pin \"led_final_4_tester\[1\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_4_tester[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_4_tester\[2\] GND " "Pin \"led_final_4_tester\[2\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_4_tester[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_4_tester\[3\] VCC " "Pin \"led_final_4_tester\[3\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_4_tester[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_4_tester\[4\] VCC " "Pin \"led_final_4_tester\[4\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_4_tester[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_4_tester\[5\] GND " "Pin \"led_final_4_tester\[5\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_4_tester[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_4_tester\[6\] GND " "Pin \"led_final_4_tester\[6\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_4_tester[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_4_tester\[7\] GND " "Pin \"led_final_4_tester\[7\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_4_tester[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_3_tester\[0\] GND " "Pin \"led_final_3_tester\[0\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_3_tester[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_3_tester\[1\] GND " "Pin \"led_final_3_tester\[1\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_3_tester[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_3_tester\[2\] GND " "Pin \"led_final_3_tester\[2\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_3_tester[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_3_tester\[3\] VCC " "Pin \"led_final_3_tester\[3\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_3_tester[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_3_tester\[4\] VCC " "Pin \"led_final_3_tester\[4\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_3_tester[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_3_tester\[5\] GND " "Pin \"led_final_3_tester\[5\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_3_tester[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_3_tester\[6\] GND " "Pin \"led_final_3_tester\[6\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_3_tester[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_3_tester\[7\] GND " "Pin \"led_final_3_tester\[7\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_3_tester[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_2_tester\[0\] GND " "Pin \"led_final_2_tester\[0\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_2_tester[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_2_tester\[1\] GND " "Pin \"led_final_2_tester\[1\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_2_tester[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_2_tester\[2\] GND " "Pin \"led_final_2_tester\[2\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_2_tester[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_2_tester\[3\] VCC " "Pin \"led_final_2_tester\[3\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_2_tester[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_2_tester\[4\] VCC " "Pin \"led_final_2_tester\[4\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_2_tester[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_2_tester\[5\] GND " "Pin \"led_final_2_tester\[5\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_2_tester[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_2_tester\[6\] GND " "Pin \"led_final_2_tester\[6\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_2_tester[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_2_tester\[7\] GND " "Pin \"led_final_2_tester\[7\]\" is stuck at GND" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_2_tester[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_1_tester\[0\] VCC " "Pin \"led_final_1_tester\[0\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_1_tester[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_1_tester\[1\] VCC " "Pin \"led_final_1_tester\[1\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_1_tester[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_1_tester\[2\] VCC " "Pin \"led_final_1_tester\[2\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_1_tester[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_1_tester\[3\] VCC " "Pin \"led_final_1_tester\[3\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_1_tester[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_1_tester\[4\] VCC " "Pin \"led_final_1_tester\[4\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_1_tester[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_1_tester\[5\] VCC " "Pin \"led_final_1_tester\[5\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_1_tester[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_1_tester\[6\] VCC " "Pin \"led_final_1_tester\[6\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_1_tester[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_1_tester\[7\] VCC " "Pin \"led_final_1_tester\[7\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_1_tester[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_0_tester\[0\] VCC " "Pin \"led_final_0_tester\[0\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_0_tester[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_0_tester\[1\] VCC " "Pin \"led_final_0_tester\[1\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_0_tester[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_0_tester\[2\] VCC " "Pin \"led_final_0_tester\[2\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_0_tester[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_0_tester\[3\] VCC " "Pin \"led_final_0_tester\[3\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_0_tester[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_0_tester\[4\] VCC " "Pin \"led_final_0_tester\[4\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_0_tester[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_0_tester\[5\] VCC " "Pin \"led_final_0_tester\[5\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_0_tester[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_0_tester\[6\] VCC " "Pin \"led_final_0_tester\[6\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_0_tester[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_final_0_tester\[7\] VCC " "Pin \"led_final_0_tester\[7\]\" is stuck at VCC" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523845743681 "|system|led_final_0_tester[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523845743681 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523845743783 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523845744277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Felipe/git/frogger_excercise/system.map.smsg " "Generated suppressed messages file C:/Users/Felipe/git/frogger_excercise/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845744397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523845744914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523845744914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523845745086 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523845745086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523845745086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523845745086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523845745162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 21:29:05 2018 " "Processing ended: Sun Apr 15 21:29:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523845745162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523845745162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523845745162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523845745162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1523845747079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523845747085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 21:29:06 2018 " "Processing started: Sun Apr 15 21:29:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523845747085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523845747085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off system -c system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523845747085 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1523845747306 ""}
{ "Info" "0" "" "Project  = system" {  } {  } 0 0 "Project  = system" 0 0 "Fitter" 0 0 1523845747306 ""}
{ "Info" "0" "" "Revision = system" {  } {  } 0 0 "Revision = system" 0 0 "Fitter" 0 0 1523845747306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1523845747425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1523845747426 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "system EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523845747436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523845747514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523845747514 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523845747721 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523845747731 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523845748087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523845748087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523845748087 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523845748087 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523845748091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523845748091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523845748091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523845748091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523845748091 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523845748091 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523845748095 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 82 " "No exact pin location assignment(s) for 64 pins of 82 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1523845748534 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1523845748864 ""}
{ "Info" "ISTA_SDC_FOUND" "System.sdc " "Reading SDC File: 'System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1523845748865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1523845748867 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523845748869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1523845748869 "|system|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523845748869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1523845748869 "|system|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1523845748872 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1523845748873 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523845748873 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523845748873 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523845748873 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1523845748873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "matrix_ctrl:matrix_ctrl_unit_0\|clk_driver  " "Automatically promoted node matrix_ctrl:matrix_ctrl_unit_0\|clk_driver " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523845748893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523845748893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523845748893 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAX7219_CLK~output " "Destination node MAX7219_CLK~output" {  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523845748893 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523845748893 ""}  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523845748893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP  " "Automatically promoted node matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523845748894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523845748894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|Selector25~1 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|Selector25~1" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523845748894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523845748894 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "matrix_ctrl:matrix_ctrl_unit_0\|Selector26~1 " "Destination node matrix_ctrl:matrix_ctrl_unit_0\|Selector26~1" {  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523845748894 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523845748894 ""}  } { { "rtl/max7219_ctrl/matrix_ctrl.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/rtl/max7219_ctrl/matrix_ctrl.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523845748894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) " "Automatically promoted node RESET~input (placed in PIN A8 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523845748896 ""}  } { { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523845748896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523845749237 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523845749237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523845749237 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523845749239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523845749240 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523845749240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523845749240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523845749241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523845749251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1523845749251 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523845749251 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1523845749257 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1523845749257 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1523845749257 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 7 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523845749258 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 1 15 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523845749258 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523845749258 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523845749258 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523845749258 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523845749258 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523845749258 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 15 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1523845749258 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1523845749258 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1523845749258 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523845749338 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1523845749338 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523845749339 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1523845749356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523845750631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523845750689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523845750708 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523845751209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523845751209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523845751696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1523845753141 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523845753141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1523845753317 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1523845753317 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523845753317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523845753319 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523845753573 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523845753589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523845753882 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523845753882 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523845754397 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523845754952 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1523845755277 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Left 3.3-V LVTTL A5 " "Pin B_Left uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Left } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Left" } } } } { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523845755291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Rigth 3.3-V LVTTL B6 " "Pin B_Rigth uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Rigth } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Rigth" } } } } { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523845755291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Up 3.3-V LVTTL B7 " "Pin B_Up uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Up } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Up" } } } } { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523845755291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Down 3.3-V LVTTL A7 " "Pin B_Down uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Down } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Down" } } } } { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523845755291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Start 3.3-V LVTTL B8 " "Pin Start uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { Start } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Start" } } } } { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523845755291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL A8 " "Pin RESET uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523845755291 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "System.v" "" { Text "C:/Users/Felipe/git/frogger_excercise/System.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Felipe/git/frogger_excercise/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1523845755291 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1523845755291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Felipe/git/frogger_excercise/system.fit.smsg " "Generated suppressed messages file C:/Users/Felipe/git/frogger_excercise/system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523845755389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523845756043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 21:29:16 2018 " "Processing ended: Sun Apr 15 21:29:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523845756043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523845756043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523845756043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523845756043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523845757785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523845757796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 21:29:17 2018 " "Processing started: Sun Apr 15 21:29:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523845757796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523845757796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off system -c system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523845757797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1523845758525 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1523845759528 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523845759584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523845759913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 21:29:19 2018 " "Processing ended: Sun Apr 15 21:29:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523845759913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523845759913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523845759913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523845759913 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523845760640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523845761677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523845761683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 21:29:21 2018 " "Processing started: Sun Apr 15 21:29:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523845761683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845761683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta system -c system " "Command: quartus_sta system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845761683 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1523845761927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762450 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762450 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762736 ""}
{ "Info" "ISTA_SDC_FOUND" "System.sdc " "Reading SDC File: 'System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762828 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523845762841 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762841 "|system|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523845762841 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762841 "|system|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762843 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1523845762844 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523845762864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.031 " "Worst-case setup slack is 19.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845762901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845762901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.031               0.000 CLOCK_50  " "   19.031               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845762901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845762913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845762913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 CLOCK_50  " "    0.382               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845762913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.678 " "Worst-case minimum pulse width slack is 9.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845762959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845762959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.678               0.000 CLOCK_50  " "    9.678               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845762959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845762959 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523845763005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845763041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845763560 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523845763685 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845763685 "|system|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523845763685 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845763685 "|system|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845763685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.136 " "Worst-case setup slack is 19.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845763732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845763732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.136               0.000 CLOCK_50  " "   19.136               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845763732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845763732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845763746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845763746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 CLOCK_50  " "    0.333               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845763746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845763746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845763758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845763772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845763785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845763785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 CLOCK_50  " "    9.644               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845763785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845763785 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523845763844 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523845764031 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845764031 "|system|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[1\] is being clocked by matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523845764031 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845764031 "|system|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845764031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.464 " "Worst-case setup slack is 19.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845764045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845764045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.464               0.000 CLOCK_50  " "   19.464               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845764045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845764045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845764059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845764059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 CLOCK_50  " "    0.201               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845764059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845764059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845764072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845764087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.401 " "Worst-case minimum pulse width slack is 9.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845764100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845764100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.401               0.000 CLOCK_50  " "    9.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523845764100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845764100 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845764942 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845764943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523845765148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 21:29:25 2018 " "Processing ended: Sun Apr 15 21:29:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523845765148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523845765148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523845765148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845765148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523845766961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523845766968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 21:29:26 2018 " "Processing started: Sun Apr 15 21:29:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523845766968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1523845766968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off system -c system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1523845766968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1523845768046 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_6_1200mv_85c_slow.vo C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file system_6_1200mv_85c_slow.vo in folder \"C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523845768319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_6_1200mv_0c_slow.vo C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file system_6_1200mv_0c_slow.vo in folder \"C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523845768433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_min_1200mv_0c_fast.vo C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file system_min_1200mv_0c_fast.vo in folder \"C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523845768564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system.vo C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file system.vo in folder \"C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523845768676 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_6_1200mv_85c_v_slow.sdo C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file system_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523845768757 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_6_1200mv_0c_v_slow.sdo C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file system_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523845768834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_min_1200mv_0c_v_fast.sdo C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file system_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523845768904 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_v.sdo C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file system_v.sdo in folder \"C:/Users/Felipe/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523845768975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523845769106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 21:29:29 2018 " "Processing ended: Sun Apr 15 21:29:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523845769106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523845769106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523845769106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1523845769106 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 154 s " "Quartus Prime Full Compilation was successful. 0 errors, 154 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1523845769838 ""}
