GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v'
Analyzing included file 'define.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Back to file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Analyzing included file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\static_macro_define.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Back to file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Undeclared symbol 'inpvalid', assumed default net type 'wire'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Analyzing included file 'define.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Back to file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Analyzing included file 'define.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Back to file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Analyzing included file 'define.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Back to file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Analyzing included file 'define.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Back to file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Analyzing included file 'define.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Back to file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Undeclared symbol 'RDEA', assumed default net type 'wire'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Undeclared symbol 'location_outvalid_2d', assumed default net type 'wire'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top_wrap.v'
Analyzing included file 'define.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top_wrap.v":12)
Back to file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top_wrap.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top_wrap.v":12)
Analyzing included file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\static_macro_define.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top_wrap.v":13)
Back to file 'D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top_wrap.v'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top_wrap.v":13)
Compiling module 'Video_Warping_Top'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top_wrap.v":16)
Compiling module '**'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
WARN  (EX2526) : Entry size ** at **:** does not match memory width **("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
WARN  (EX3670) : Actual bit length ** differs from formal bit length *** for port '**'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
Extracting RAM for identifier '**'("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
WARN  (EX2565) : Input '**' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top.v":951)
NOTE  (EX0101) : Current top module is "Video_Warping_Top"
[5%] Running netlist conversion ...
WARN  (CV0020) : Input wdata[31:18] is unused("D:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\VW\data\Video_Warping_top_wrap.v":54)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
