# Theory
## FDRE
D-flipflop with 
- data (D)
    - Loaded when R is low and CE is high during low->high transition.
- clock enable (CE) 
- synchronous reset (R)
    - When high, overrides everything and sets output low
- inputs and data ouputs (Q)

