// Seed: 2964900370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_3 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11,
    output tri0 id_12,
    input uwire id_13,
    output tri0 id_14,
    output wor id_15,
    input tri0 id_16,
    output supply1 id_17
);
  wire id_19;
  module_0(
      id_19, id_19, id_19, id_19, id_19, id_19
  );
  assign id_1 = id_9;
  always_latch @(posedge id_9, posedge id_13) id_11 = id_4;
  assign id_12 = id_6;
endmodule
