/******************************************************************************
 * COPYRIGHT CRAY INC. ar_iommu_mmrs_h.h
 * FILE: ar_iommu_mmrs_h.h
 * Created by v2h.c on Wed Oct  8 14:38:58 2014
 ******************************************************************************/

#ifndef _AR_IOMMU_MMRS_H_H_
#define _AR_IOMMU_MMRS_H_H_

#ifdef __GNUC__
#define _unused __attribute__((unused))
#else
#define _unused
#endif

#ifndef _GENERIC_MMRD_T_
#define _GENERIC_MMRD_T_
typedef struct {
	char* _name;		/* Field name */
	uint32_t _bpos;		/* Field bit postion */
	uint64_t _mask;		/* Field bit mask */
} generic_mmrd_t;
#endif

#ifndef _ERRCAT_MMRD_T_
#define _ERRCAT_MMRD_T_
typedef struct {
	char* _name;		/* Field name */
	uint32_t _bpos;		/* Field bit postion */
	uint32_t _ec;		/* Field error category */
} errcat_mmrd_t;
#endif

#ifndef _GENERIC_MMR_T_
#define _GENERIC_MMR_T_
typedef struct {
	char* _name;		/* MMR name */
	uint64_t _addr;		/* MMR address */
	int _size;		/* Size in bytes of MMR */
	int _depth;		/* Number of MMR instances */
	const generic_mmrd_t *_info;	/* MMR detail */
} generic_mmr_t;
#endif

static const generic_mmr_t* _ar_iommu_mmrs[] _unused;	/* IOMMU Array */

/*
 *  AR IOMMU MMR DETAIL DECLARATIONS
 */
static const generic_mmrd_t _ar_nic_iommu_rspmon_ring_irq_0_hi_iommu_detail[] = {
    { "UNUSED_145_82", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU_UNUSED_145_82_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_rspmon_ring_irq_0_mid_iommu_detail[] = {
    { "UNUSED_127_98", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_127_98_MASK },
    { "CNTR_EVENTS", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_EVENTS_MASK },
    { "CNTR_PTE_INV", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_INV_MASK },
    { "CNTR_PTE_RF", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTE_RF_MASK },
    { "CNTR_OFB_CA", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_OFB_CA_MASK },
    { "CNTR_STALL_PTEC_CA", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_STALL_PTEC_CA_MASK },
    { "CNTR_PTEC_INVAL", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_INVAL_MASK },
    { "CNTR_PTEC_EVICT", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_EVICT_MASK },
    { "CNTR_PTEC_MISS", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_MISS_MASK },
    { "CNTR_PTEC_HIT", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_PTEC_HIT_MASK },
    { "CNTR_IOPF_ACCESS", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_ACCESS_MASK },
    { "CNTR_IOPF_TC", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_TC_MASK },
    { "CNTR_IOPF_PTE", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IOPF_PTE_MASK },
    { "CNTR_TR_2LVL_RSP", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_2LVL_RSP_MASK },
    { "CNTR_TR_1LVL_RSP", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_1LVL_RSP_MASK },
    { "CNTR_TR_RCVD", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_TR_RCVD_MASK },
    { "CNTR_IDLE", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_CNTR_IDLE_MASK },
    { "UNUSED_81_35", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU_UNUSED_81_35_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_rspmon_ring_irq_0_lo_iommu_detail[] = {
    { "UNUSED_81_35", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_UNUSED_81_35_MASK },
    { "MMU_PI_OS_IRQ", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_PI_OS_IRQ_MASK },
    { "MMU_LB_HSS_IRQ", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_MMU_LB_HSS_IRQ_MASK },
    { "R_Q_IOMMU_RSPMON_RING_WRACK", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_WRACK_MASK },
    { "R_Q_IOMMU_RSPMON_RING", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_R_Q_IOMMU_RSPMON_RING_MASK },
    { "Q_RSPMON_IOMMU_RING", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING_BP, AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU_Q_RSPMON_IOMMU_RING_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_flg_1_hi_iommu_detail[] = {
    { "UNUSED_145_128", AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128_BP, AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU_UNUSED_145_128_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_flg_1_mid_iommu_detail[] = {
    { "UNUSED_127_92", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_UNUSED_127_92_MASK },
    { "EVENT_ILL_CMD_OF", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_ILL_CMD_OF_MASK },
    { "EVENT_HW_OF", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_HW_OF_MASK },
    { "EVENT_IOPG_OF", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_IOPG_OF_MASK },
    { "EVENT_TC_INVAL_OF", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_TC_INVAL_OF_MASK },
    { "PTE_RSP_ERR", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_RSP_ERR_MASK },
    { "PTE_PKT_ERR", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTE_PKT_ERR_MASK },
    { "PI_CHN_TO", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PI_CHN_TO_MASK },
    { "ILLEGAL_CMD", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_ILLEGAL_CMD_MASK },
    { "CQ_IP_HW_ERR", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_IP_HW_ERR_MASK },
    { "CQ_CMD_TO", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CQ_CMD_TO_MASK },
    { "EVENT_LOG_UF", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_UF_MASK },
    { "EVENT_LOG_OF", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_EVENT_LOG_OF_MASK },
    { "RSP_FIFO_UF", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_UF_MASK },
    { "RSP_FIFO_OF", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_RSP_FIFO_OF_MASK },
    { "TR_QUEUE_ERR", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_QUEUE_ERR_MASK },
    { "TR_BUF_OF", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_OF_MASK },
    { "TR_BUF_MBE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUF_MBE_MASK },
    { "TR_BUFF_SBE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TR_BUFF_SBE_MASK },
    { "TC_REG_MBE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_MBE_MASK },
    { "TC_REG_SBE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_TC_REG_SBE_MASK },
    { "CMD_QUEUE_MBE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_MBE_MASK },
    { "CMD_QUEUE_SBE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_CMD_QUEUE_SBE_MASK },
    { "PTEC_DATA_MBE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_MBE_MASK },
    { "PTEC_DATA_SBE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_DATA_SBE_MASK },
    { "PTEC_TAG_MBE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_MBE_MASK },
    { "PTEC_TAG_SBE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_PTEC_TAG_SBE_MASK },
    { "IOMMU_PE", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_IOMMU_PE_MASK },
    { "DIAG_ONLY", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY_BP, AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_flg_1_lo_iommu_detail[] = {
    { "UNUSED_63_28", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_63_28_MASK },
    { "I_EVENT_ILL_CMD_OF", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_ILL_CMD_OF_MASK },
    { "I_EVENT_HW_OF", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_HW_OF_MASK },
    { "I_EVENT_IOPG_OF", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_IOPG_OF_MASK },
    { "I_EVENT_TC_INVAL_OF", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_TC_INVAL_OF_MASK },
    { "I_PTE_RSP_ERR", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_RSP_ERR_MASK },
    { "I_PTE_PKT_ERR", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTE_PKT_ERR_MASK },
    { "I_PI_CHN_TO", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PI_CHN_TO_MASK },
    { "I_ILLEGAL_CMD", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_ILLEGAL_CMD_MASK },
    { "I_CQ_IP_HW_ERR", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_IP_HW_ERR_MASK },
    { "I_CQ_CMD_TO", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CQ_CMD_TO_MASK },
    { "I_EVENT_LOG_UF", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_UF_MASK },
    { "I_EVENT_LOG_OF", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_EVENT_LOG_OF_MASK },
    { "I_RSP_FIFO_UF", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_UF_MASK },
    { "I_RSP_FIFO_OF", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_RSP_FIFO_OF_MASK },
    { "I_TR_QUEUE_ERR", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_QUEUE_ERR_MASK },
    { "I_TR_BUF_OF", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_OF_MASK },
    { "I_TR_BUF_MBE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUF_MBE_MASK },
    { "I_TR_BUFF_SBE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TR_BUFF_SBE_MASK },
    { "I_TC_REG_MBE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_MBE_MASK },
    { "I_TC_REG_SBE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_TC_REG_SBE_MASK },
    { "I_CMD_QUEUE_MBE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_MBE_MASK },
    { "I_CMD_QUEUE_SBE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_CMD_QUEUE_SBE_MASK },
    { "I_PTEC_DATA_MBE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_MBE_MASK },
    { "I_PTEC_DATA_SBE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_DATA_SBE_MASK },
    { "I_PTEC_TAG_MBE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_MBE_MASK },
    { "I_PTEC_TAG_SBE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_PTEC_TAG_SBE_MASK },
    { "I_IOMMU_PE", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_I_IOMMU_PE_MASK },
    { "UNUSED_0", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0_BP, AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU_UNUSED_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_io_2_hi_iommu_detail[] = {
    { "TR_COMP_VAL", AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_VAL_MASK },
    { "TR_COMP", AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_TR_COMP_MASK },
    { "PTEC_BUSY", AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_PTEC_BUSY_MASK },
    { "REQ_RF", AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_RF_MASK },
    { "REQ_TR", AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TR_MASK },
    { "REQ_TCR", AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_TCR_MASK },
    { "REQ_ERR", AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU_REQ_ERR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_io_2_mid_iommu_detail[] = {
    { "REQ_ERR", AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_ERR_MASK },
    { "REQ_VALID", AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_REQ_VALID_MASK },
    { "TE_TR_CON_63", AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_63_MASK },
    { "TE_TR_CON_52_12", AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_CON_52_12_MASK },
    { "TE_TR_REQ", AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU_TE_TR_REQ_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_io_2_lo_iommu_detail[] = {
    { "TE_TR_REQ", AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_REQ_MASK },
    { "TE_TR_TRID", AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TRID_MASK },
    { "TE_TR_TCRID", AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TCRID_MASK },
    { "TE_TR_PD_ERR", AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_PD_ERR_MASK },
    { "TE_TR_TYPE", AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_TYPE_MASK },
    { "TE_TR_VAL", AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU_TE_TR_VAL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_tr_reg_3_hi_iommu_detail[] = {
    { "UNUSED_145_132", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_UNUSED_145_132_MASK },
    { "TRB_OF", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_OF_MASK },
    { "TRB_FULL", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TRB_FULL_MASK },
    { "TCR_ERR_ADDR", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU_TCR_ERR_ADDR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_tr_reg_3_mid_iommu_detail[] = {
    { "TCR_ERR_ADDR", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_ERR_ADDR_MASK },
    { "TCR_MBE", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_MBE_MASK },
    { "TCR_SBE", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_SBE_MASK },
    { "TRB_ERR_ADDR", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_ERR_ADDR_MASK },
    { "TRB_MBE", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_MBE_MASK },
    { "TRB_SBE", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TRB_SBE_MASK },
    { "TR_REG_2LVL", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_REG_2LVL_MASK },
    { "PTEC_BUSY", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_BUSY_MASK },
    { "TCR_BUSY", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TCR_BUSY_MASK },
    { "MMR_TCR_RD_DATA_63", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_63_MASK },
    { "MMR_TCR_RD_DATA_62_55", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_62_55_MASK },
    { "MMR_TCR_RD_DATA_52_48", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_MMR_TCR_RD_DATA_52_48_MASK },
    { "PTEC_CON_VAL", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_CON_VAL_MASK },
    { "PTEC_TCRID", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCRID_MASK },
    { "PTEC_TCR_RD_VALCFG_CQR_IP_RESET", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_PTEC_TCR_RD_VALCFG_CQR_IP_RESET_MASK },
    { "TR_TCRID", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TCRID_MASK },
    { "TE_TR_REQ_69", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_69_MASK },
    { "TE_TR_REQ_68_61", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TE_TR_REQ_68_61_MASK },
    { "TR_TRID", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_TRID_MASK },
    { "TR_VAL", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_TR_VAL_MASK },
    { "NEXT_TREQ_4_0", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEXT_TREQ_4_0_MASK },
    { "Q_NEW_TR_VAL", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_Q_NEW_TR_VAL_MASK },
    { "NEW_TR_ENTRY", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU_NEW_TR_ENTRY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_tr_reg_3_lo_iommu_detail[] = {
    { "NEW_TR_ENTRY", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY_BP, AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU_NEW_TR_ENTRY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_te_4_hi_iommu_detail[] = {
    { "UNUSED_145_75", AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75_BP, AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU_UNUSED_145_75_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_te_4_mid_iommu_detail[] = {
    { "UNUSED_145_75", AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75_BP, AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_UNUSED_145_75_MASK },
    { "Q_LM_NAT_VALID", AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID_BP, AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_VALID_MASK },
    { "Q_LM_NAT_TID", AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID_BP, AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_TID_MASK },
    { "Q_LM_NAT_ADDR", AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR_BP, AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU_Q_LM_NAT_ADDR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_te_4_lo_iommu_detail[] = {
    { "Q_LM_NAT_ADDR", AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR_BP, AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ADDR_MASK },
    { "Q_LM_NAT_TC", AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC_BP, AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_TC_MASK },
    { "Q_LM_NAT_ERRORS", AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS_BP, AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_ERRORS_MASK },
    { "Q_LM_NAT_PI_CFG", AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG_BP, AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_PI_CFG_MASK },
    { "Q_LM_NAT_CQH", AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH_BP, AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU_Q_LM_NAT_CQH_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_arb_5_hi_iommu_detail[] = {
    { "UNUSED_145_62", AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU_UNUSED_145_62_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_arb_5_mid_iommu_detail[] = {
    { "UNUSED_145_62", AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU_UNUSED_145_62_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_arb_5_lo_iommu_detail[] = {
    { "UNUSED_145_62", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_UNUSED_145_62_MASK },
    { "TRARB_Q_EMPTY", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_Q_EMPTY_MASK },
    { "TRARB_ERR", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_ERR_MASK },
    { "TCR_BUSY", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TCR_BUSY_MASK },
    { "PTEC_BUSY", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PTEC_BUSY_MASK },
    { "TRARB_NQ_HOLD", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_TRARB_NQ_HOLD_MASK },
    { "REPLAY_CPL", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_CPL_MASK },
    { "REPLAY_TR_TRID", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TRID_MASK },
    { "REPLAY_TR_TCR", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_TCR_MASK },
    { "REPLAY_TR_RF", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_RF_MASK },
    { "REPLAY_TR_VAL", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_REPLAY_TR_VAL_MASK },
    { "PEND2_CPL", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_CPL_MASK },
    { "PEND2_TR_TRID", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TRID_MASK },
    { "PEND2_TR_TCR", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_TCR_MASK },
    { "PEND2_TR_RF", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_RF_MASK },
    { "PEND2_TR_ERR", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_ERR_MASK },
    { "PEND2_TR_VAL", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND2_TR_VAL_MASK },
    { "PEND1_CPL", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_CPL_MASK },
    { "PEND1_TR_TRID", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TRID_MASK },
    { "PEND1_TR_TCR", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_TCR_MASK },
    { "PEND1_TR_RF", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_RF_MASK },
    { "PEND1_TR_ERR", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_ERR_MASK },
    { "PEND1_TR_VAL", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_PEND1_TR_VAL_MASK },
    { "NEW_CPL", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_CPL_MASK },
    { "NEXT_TREQ", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEXT_TREQ_MASK },
    { "Q_NEW_TR_TC", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_Q_NEW_TR_TC_MASK },
    { "NEW_TR_VAL", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU_NEW_TR_VAL_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_event_log_cmd_q_6_hi_iommu_detail[] = {
    { "UNUSED_145_97", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU_UNUSED_145_97_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_event_log_cmd_q_6_mid_iommu_detail[] = {
    { "UNUSED_145_97", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_UNUSED_145_97_MASK },
    { "EL_LM_48_19", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_48_19_MASK },
    { "EL_LM_18_15", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU_EL_LM_18_15_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_event_log_cmd_q_6_lo_iommu_detail[] = {
    { "EL_LM_18_15", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_18_15_MASK },
    { "EL_LM_14_11", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_14_11_MASK },
    { "EL_LM_10", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_10_MASK },
    { "EL_LM_9", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_9_MASK },
    { "EL_LM_8_7", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_8_7_MASK },
    { "EL_LM_6", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_6_MASK },
    { "EL_LM_5_1", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_5_1_MASK },
    { "EL_LM_0", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_EL_LM_0_MASK },
    { "Q_LM_NAT_INV_MDH", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_MDH_MASK },
    { "Q_LM_NAT_INV_REQ", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NAT_INV_REQ_MASK },
    { "Q_LM_NPT_COMP_WAIT_REQ", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_NPT_COMP_WAIT_REQ_MASK },
    { "Q_LM_RAT_COMP_WAIT_REQ", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_RAT_COMP_WAIT_REQ_MASK },
    { "Q_LM_BTE_COMP_WAIT_REQ", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_BTE_COMP_WAIT_REQ_MASK },
    { "Q_LM_CQ_COMP_WAIT_REQ", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_CQ_COMP_WAIT_REQ_MASK },
    { "Q_LM_WC_COMP_WAIT_REQ", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_LM_WC_COMP_WAIT_REQ_MASK },
    { "Q_NAT_INV_ACK", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NAT_INV_ACK_MASK },
    { "Q_NPT_COMP_WAIT_ACK", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_NPT_COMP_WAIT_ACK_MASK },
    { "Q_RAT_COMP_WAIT_ACK", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_RAT_COMP_WAIT_ACK_MASK },
    { "Q_BTE_COMP_WAIT_ACK", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_BTE_COMP_WAIT_ACK_MASK },
    { "Q_CQ_COMP_WAIT_ACK", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_CQ_COMP_WAIT_ACK_MASK },
    { "Q_WC_COMP_WAIT_ACK", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_Q_WC_COMP_WAIT_ACK_MASK },
    { "CQ_LM_23_22", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_23_22_MASK },
    { "CQ_LM_21_20", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_21_20_MASK },
    { "CQ_LM_19", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_19_MASK },
    { "CQ_LM_18_17", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_18_17_MASK },
    { "CQ_LM_16_13", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_16_13_MASK },
    { "CQ_LM_12", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_12_MASK },
    { "CQ_LM_11", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_11_MASK },
    { "CQ_LM_10", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_10_MASK },
    { "CQ_LM_9", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_9_MASK },
    { "CQ_LM_8", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_8_MASK },
    { "CQ_LM_7", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_7_MASK },
    { "CQ_LM_6", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_6_MASK },
    { "CQ_LM_5", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_5_MASK },
    { "CQ_LM_4", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_4_MASK },
    { "CQ_LM_3", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_3_MASK },
    { "CQ_LM_2", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_2_MASK },
    { "CQ_LM_1", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_1_MASK },
    { "CQ_LM_0", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0_BP, AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU_CQ_LM_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_parb_req_if_7_hi_iommu_detail[] = {
    { "UNUSED_145_132", AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_UNUSED_145_132_MASK },
    { "Q_PARB_IOMMU_REQ_ACK", AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_PARB_IOMMU_REQ_ACK_MASK },
    { "Q_RAT_REQ_OUT_ACK", AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_Q_RAT_REQ_OUT_ACK_MASK },
    { "LM_PKTIO_129_122", AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU_LM_PKTIO_129_122_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_parb_req_if_7_mid_iommu_detail[] = {
    { "LM_PKTIO_129_122", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_129_122_MASK },
    { "LM_PKTIO_121", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_121_MASK },
    { "LM_PKTIO_120", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_120_MASK },
    { "LM_PKTIO_119", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_119_MASK },
    { "LM_PKTIO_118", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_118_MASK },
    { "LM_PKTIO_117", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_117_MASK },
    { "LM_PKTIO_116_112", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_116_112_MASK },
    { "LM_PKTIO_111", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_111_MASK },
    { "LM_PKTIO_110_74", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_110_74_MASK },
    { "LM_PKTIO_73", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_73_MASK },
    { "LM_PKTIO_72", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_72_MASK },
    { "LM_PKTIO_71", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_71_MASK },
    { "LM_PKTIO_70", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_70_MASK },
    { "LM_PKTIO_69", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_69_MASK },
    { "LM_PKTIO_68_63", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU_LM_PKTIO_68_63_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_parb_req_if_7_lo_iommu_detail[] = {
    { "LM_PKTIO_68_63", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_68_63_MASK },
    { "LM_PKTIO_62", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_62_MASK },
    { "LM_PKTIO_61", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_61_MASK },
    { "LM_PKTIO60_25", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO60_25_MASK },
    { "LM_PKTIO_24", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_24_MASK },
    { "LM_PKTIO_23", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_23_MASK },
    { "LM_PKTIO_22", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_22_MASK },
    { "LM_PKTIO_21_16", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_21_16_MASK },
    { "LM_PKTIO_15_8", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_15_8_MASK },
    { "LM_PKTIO_7_0", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0_BP, AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU_LM_PKTIO_7_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_parb_req_8_hi_iommu_detail[] = {
    { "Q_IOMMU_PARB_REQ_SB", AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB_BP, AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_SB_MASK },
    { "Q_IOMMU_PARB_REQ_FLIT", AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP, AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_parb_req_8_mid_iommu_detail[] = {
    { "Q_IOMMU_PARB_REQ_FLIT", AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP, AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_parb_req_8_lo_iommu_detail[] = {
    { "Q_IOMMU_PARB_REQ_FLIT", AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT_BP, AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU_Q_IOMMU_PARB_REQ_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_alloc_9_hi_iommu_detail[] = {
    { "UNUSED_145_77", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU_UNUSED_145_77_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_alloc_9_mid_iommu_detail[] = {
    { "UNUSED_145_77", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_UNUSED_145_77_MASK },
    { "Q_ORB_TO_ID", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ORB_TO_ID_MASK },
    { "ORB_TO", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_TO_MASK },
    { "ORB_FULL", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_FULL_MASK },
    { "ORB_ENTRY_FULL", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_ORB_ENTRY_FULL_MASK },
    { "Q_ALLOC_ORB", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU_Q_ALLOC_ORB_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_trans_req_alloc_9_lo_iommu_detail[] = {
    { "Q_ALLOC_ORB", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ALLOC_ORB_MASK },
    { "ORB_RSP_VAL", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_RSP_VAL_MASK },
    { "Q_ORB_RSP_IP", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_ORB_RSP_IP_MASK },
    { "ORB_ID", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ID_MASK },
    { "Q_INVALID_PTE_RSP_SG0", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INVALID_PTE_RSP_SG0_MASK },
    { "R_PTE_REQ_BUSY", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_R_PTE_REQ_BUSY_MASK },
    { "PTE_RSP_IP", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_PTE_RSP_IP_MASK },
    { "Q_INV_PTE_ACT", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_ACT_MASK },
    { "Q_INV_PTE_IP", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_PTE_IP_MASK },
    { "Q_TAG_INIT", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_TAG_INIT_MASK },
    { "ORB_ENT_ALLOC_ERR", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ENT_ALLOC_ERR_MASK },
    { "ORB_ALLOC_ERR", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_ORB_ALLOC_ERR_MASK },
    { "RESET_HOLD", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_RESET_HOLD_MASK },
    { "SET_HOLD", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_SET_HOLD_MASK },
    { "Q_HOLD", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_HOLD_MASK },
    { "LRU_ACCESS_VAL", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_VAL_MASK },
    { "LRU_ACCESS_TRID", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_TRID_MASK },
    { "LRU_ACCESS_WAY", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_WAY_MASK },
    { "LRU_ACCESS_SET", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_ACCESS_SET_MASK },
    { "LRU_RSP_WAY", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_WAY_MASK },
    { "LRU_RSP_ERR", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_RSP_ERR_MASK },
    { "Q_INV_WAY_MASK", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_Q_INV_WAY_MASK_MASK },
    { "LRU_CMD_VAL", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_VAL_MASK },
    { "LRU_SET", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_SET_MASK },
    { "LRU_WAY", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_WAY_MASK },
    { "LRU_CMD", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_CMD_MASK },
    { "LRU_TYPE", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TYPE_MASK },
    { "LRU_TRID", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID_BP, AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU_LRU_TRID_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_1_0_a_hi_iommu_detail[] = {
    { "UNUSED_145_135", AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135_BP, AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_UNUSED_145_135_MASK },
    { "Q_ORB_TAG_1", AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1_BP, AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU_Q_ORB_TAG_1_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_1_0_a_mid_iommu_detail[] = {
    { "Q_ORB_TAG_1", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1_BP, AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TAG_1_MASK },
    { "Q_ORB_TCR_ENTRY_1", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1_BP, AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TCR_ENTRY_1_MASK },
    { "Q_ORB_INSTANCE_1", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1_BP, AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_INSTANCE_1_MASK },
    { "Q_ORB_TYPE_ENTRY_1", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1_BP, AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TYPE_ENTRY_1_MASK },
    { "Q_ORB_RF_1", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1_BP, AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_RF_1_MASK },
    { "Q_ORB_TO_1", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1_BP, AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TO_1_MASK },
    { "Q_ORB_ADDR_1", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1_BP, AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ADDR_1_MASK },
    { "Q_ORB_TR_ENTRY_1", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1_BP, AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_TR_ENTRY_1_MASK },
    { "Q_ORB_ENT_VAL_1", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1_BP, AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_Q_ORB_ENT_VAL_1_MASK },
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU_UNUSED_72_62_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_1_0_a_lo_iommu_detail[] = {
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_UNUSED_72_62_MASK },
    { "Q_ORB_TAG_0", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0_BP, AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TAG_0_MASK },
    { "Q_ORB_TCR_ENTRY_0", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0_BP, AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TCR_ENTRY_0_MASK },
    { "Q_ORB_INSTANCE_0", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0_BP, AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_INSTANCE_0_MASK },
    { "Q_ORB_TYPE_ENTRY_0", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0_BP, AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TYPE_ENTRY_0_MASK },
    { "Q_ORB_RF_0", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0_BP, AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_RF_0_MASK },
    { "Q_ORB_TO_0", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0_BP, AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TO_0_MASK },
    { "Q_ORB_ADDR_0", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0_BP, AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ADDR_0_MASK },
    { "Q_ORB_TR_ENTRY_0", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0_BP, AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_TR_ENTRY_0_MASK },
    { "Q_ORB_ENT_VAL_0", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0_BP, AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU_Q_ORB_ENT_VAL_0_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_3_2_b_hi_iommu_detail[] = {
    { "UNUSED_145_135", AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135_BP, AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_UNUSED_145_135_MASK },
    { "Q_ORB_TAG_3", AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3_BP, AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU_Q_ORB_TAG_3_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_3_2_b_mid_iommu_detail[] = {
    { "Q_ORB_TAG_3", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3_BP, AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TAG_3_MASK },
    { "Q_ORB_TCR_ENTRY_3", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3_BP, AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TCR_ENTRY_3_MASK },
    { "Q_ORB_INSTANCE_3", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3_BP, AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_INSTANCE_3_MASK },
    { "Q_ORB_TYPE_ENTRY_3", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3_BP, AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TYPE_ENTRY_3_MASK },
    { "Q_ORB_RF_3", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3_BP, AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_RF_3_MASK },
    { "Q_ORB_TO_3", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3_BP, AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TO_3_MASK },
    { "Q_ORB_ADDR_3", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3_BP, AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ADDR_3_MASK },
    { "Q_ORB_TR_ENTRY_3", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3_BP, AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_TR_ENTRY_3_MASK },
    { "Q_ORB_ENT_VAL_3", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3_BP, AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_Q_ORB_ENT_VAL_3_MASK },
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU_UNUSED_72_62_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_3_2_b_lo_iommu_detail[] = {
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_UNUSED_72_62_MASK },
    { "Q_ORB_TAG_2", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2_BP, AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TAG_2_MASK },
    { "Q_ORB_TCR_ENTRY_2", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2_BP, AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TCR_ENTRY_2_MASK },
    { "Q_ORB_INSTANCE_2", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2_BP, AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_INSTANCE_2_MASK },
    { "Q_ORB_TYPE_ENTRY_2", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2_BP, AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TYPE_ENTRY_2_MASK },
    { "Q_ORB_RF_2", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2_BP, AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_RF_2_MASK },
    { "Q_ORB_TO_2", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2_BP, AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TO_2_MASK },
    { "Q_ORB_ADDR_2", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2_BP, AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ADDR_2_MASK },
    { "Q_ORB_TR_ENTRY_2", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2_BP, AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_TR_ENTRY_2_MASK },
    { "Q_ORB_ENT_VAL_2", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2_BP, AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU_Q_ORB_ENT_VAL_2_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_5_4_c_hi_iommu_detail[] = {
    { "UNUSED_145_135", AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135_BP, AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_UNUSED_145_135_MASK },
    { "Q_ORB_TAG_5", AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5_BP, AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU_Q_ORB_TAG_5_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_5_4_c_mid_iommu_detail[] = {
    { "Q_ORB_TAG_5", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5_BP, AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TAG_5_MASK },
    { "Q_ORB_TCR_ENTRY_5", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5_BP, AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TCR_ENTRY_5_MASK },
    { "Q_ORB_INSTANCE_5", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5_BP, AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_INSTANCE_5_MASK },
    { "Q_ORB_TYPE_ENTRY_5", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5_BP, AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TYPE_ENTRY_5_MASK },
    { "Q_ORB_RF_5", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5_BP, AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_RF_5_MASK },
    { "Q_ORB_TO_5", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5_BP, AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TO_5_MASK },
    { "Q_ORB_ADDR_5", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5_BP, AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ADDR_5_MASK },
    { "Q_ORB_TR_ENTRY_5", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5_BP, AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_TR_ENTRY_5_MASK },
    { "Q_ORB_ENT_VAL_5", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5_BP, AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_Q_ORB_ENT_VAL_5_MASK },
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU_UNUSED_72_62_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_5_4_c_lo_iommu_detail[] = {
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_UNUSED_72_62_MASK },
    { "Q_ORB_TAG_4", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4_BP, AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TAG_4_MASK },
    { "Q_ORB_TCR_ENTRY_4", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4_BP, AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TCR_ENTRY_4_MASK },
    { "Q_ORB_INSTANCE_4", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4_BP, AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_INSTANCE_4_MASK },
    { "Q_ORB_TYPE_ENTRY_4", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4_BP, AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TYPE_ENTRY_4_MASK },
    { "Q_ORB_RF_4", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4_BP, AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_RF_4_MASK },
    { "Q_ORB_TO_4", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4_BP, AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TO_4_MASK },
    { "Q_ORB_ADDR_4", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4_BP, AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ADDR_4_MASK },
    { "Q_ORB_TR_ENTRY_4", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4_BP, AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_TR_ENTRY_4_MASK },
    { "Q_ORB_ENT_VAL_4", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4_BP, AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU_Q_ORB_ENT_VAL_4_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_7_6_d_hi_iommu_detail[] = {
    { "UNUSED_145_135", AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135_BP, AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_UNUSED_145_135_MASK },
    { "Q_ORB_TAG_7", AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7_BP, AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU_Q_ORB_TAG_7_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_7_6_d_mid_iommu_detail[] = {
    { "Q_ORB_TAG_7", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7_BP, AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TAG_7_MASK },
    { "Q_ORB_TCR_ENTRY_7", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7_BP, AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TCR_ENTRY_7_MASK },
    { "Q_ORB_INSTANCE_7", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7_BP, AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_INSTANCE_7_MASK },
    { "Q_ORB_TYPE_ENTRY_7", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7_BP, AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TYPE_ENTRY_7_MASK },
    { "Q_ORB_RF_7", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7_BP, AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_RF_7_MASK },
    { "Q_ORB_TO_7", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7_BP, AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TO_7_MASK },
    { "Q_ORB_ADDR_7", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7_BP, AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ADDR_7_MASK },
    { "Q_ORB_TR_ENTRY_7", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7_BP, AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_TR_ENTRY_7_MASK },
    { "Q_ORB_ENT_VAL_7", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7_BP, AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_Q_ORB_ENT_VAL_7_MASK },
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU_UNUSED_72_62_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_7_6_d_lo_iommu_detail[] = {
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_UNUSED_72_62_MASK },
    { "Q_ORB_TAG_6", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6_BP, AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TAG_6_MASK },
    { "Q_ORB_TCR_ENTRY_6", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6_BP, AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TCR_ENTRY_6_MASK },
    { "Q_ORB_INSTANCE_6", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6_BP, AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_INSTANCE_6_MASK },
    { "Q_ORB_TYPE_ENTRY_6", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6_BP, AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TYPE_ENTRY_6_MASK },
    { "Q_ORB_RF_6", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6_BP, AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_RF_6_MASK },
    { "Q_ORB_TO_6", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6_BP, AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TO_6_MASK },
    { "Q_ORB_ADDR_6", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6_BP, AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ADDR_6_MASK },
    { "Q_ORB_TR_ENTRY_6", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6_BP, AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_TR_ENTRY_6_MASK },
    { "Q_ORB_ENT_VAL_6", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6_BP, AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU_Q_ORB_ENT_VAL_6_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_9_8_e_hi_iommu_detail[] = {
    { "UNUSED_145_135", AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135_BP, AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_UNUSED_145_135_MASK },
    { "Q_ORB_TAG_9", AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9_BP, AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU_Q_ORB_TAG_9_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_9_8_e_mid_iommu_detail[] = {
    { "Q_ORB_TAG_9", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9_BP, AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TAG_9_MASK },
    { "Q_ORB_TCR_ENTRY_9", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9_BP, AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TCR_ENTRY_9_MASK },
    { "Q_ORB_INSTANCE_9", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9_BP, AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_INSTANCE_9_MASK },
    { "Q_ORB_TYPE_ENTRY_9", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9_BP, AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TYPE_ENTRY_9_MASK },
    { "Q_ORB_RF_9", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9_BP, AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_RF_9_MASK },
    { "Q_ORB_TO_9", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9_BP, AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TO_9_MASK },
    { "Q_ORB_ADDR_9", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9_BP, AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ADDR_9_MASK },
    { "Q_ORB_TR_ENTRY_9", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9_BP, AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_TR_ENTRY_9_MASK },
    { "Q_ORB_ENT_VAL_9", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9_BP, AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_Q_ORB_ENT_VAL_9_MASK },
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU_UNUSED_72_62_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_9_8_e_lo_iommu_detail[] = {
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_UNUSED_72_62_MASK },
    { "Q_ORB_TAG_8", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8_BP, AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TAG_8_MASK },
    { "Q_ORB_TCR_ENTRY_8", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8_BP, AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TCR_ENTRY_8_MASK },
    { "Q_ORB_INSTANCE_8", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8_BP, AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_INSTANCE_8_MASK },
    { "Q_ORB_TYPE_ENTRY_8", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8_BP, AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TYPE_ENTRY_8_MASK },
    { "Q_ORB_RF_8", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8_BP, AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_RF_8_MASK },
    { "Q_ORB_TO_8", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8_BP, AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TO_8_MASK },
    { "Q_ORB_ADDR_8", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8_BP, AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ADDR_8_MASK },
    { "Q_ORB_TR_ENTRY_8", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8_BP, AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_TR_ENTRY_8_MASK },
    { "Q_ORB_ENT_VAL_8", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8_BP, AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU_Q_ORB_ENT_VAL_8_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_11_10_f_hi_iommu_detail[] = {
    { "UNUSED_145_135", AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135_BP, AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_UNUSED_145_135_MASK },
    { "Q_ORB_TAG_11", AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11_BP, AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU_Q_ORB_TAG_11_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_11_10_f_mid_iommu_detail[] = {
    { "Q_ORB_TAG_11", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11_BP, AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TAG_11_MASK },
    { "Q_ORB_TCR_ENTRY_11", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11_BP, AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TCR_ENTRY_11_MASK },
    { "Q_ORB_INSTANCE_11", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11_BP, AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_INSTANCE_11_MASK },
    { "Q_ORB_TYPE_ENTRY_11", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11_BP, AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TYPE_ENTRY_11_MASK },
    { "Q_ORB_RF_11", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11_BP, AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_RF_11_MASK },
    { "Q_ORB_TO_11", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11_BP, AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TO_11_MASK },
    { "Q_ORB_ADDR_11", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11_BP, AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ADDR_11_MASK },
    { "Q_ORB_TR_ENTRY_11", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11_BP, AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_TR_ENTRY_11_MASK },
    { "Q_ORB_ENT_VAL_11", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11_BP, AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_Q_ORB_ENT_VAL_11_MASK },
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU_UNUSED_72_62_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_11_10_f_lo_iommu_detail[] = {
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_UNUSED_72_62_MASK },
    { "Q_ORB_TAG_10", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10_BP, AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TAG_10_MASK },
    { "Q_ORB_TCR_ENTRY_10", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10_BP, AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TCR_ENTRY_10_MASK },
    { "Q_ORB_INSTANCE_10", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10_BP, AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_INSTANCE_10_MASK },
    { "Q_ORB_TYPE_ENTRY_10", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10_BP, AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TYPE_ENTRY_10_MASK },
    { "Q_ORB_RF_10", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10_BP, AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_RF_10_MASK },
    { "Q_ORB_TO_10", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10_BP, AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TO_10_MASK },
    { "Q_ORB_ADDR_10", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10_BP, AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ADDR_10_MASK },
    { "Q_ORB_TR_ENTRY_10", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10_BP, AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_TR_ENTRY_10_MASK },
    { "Q_ORB_ENT_VAL_10", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10_BP, AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU_Q_ORB_ENT_VAL_10_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_13_12_10_hi_iommu_detail[] = {
    { "UNUSED_145_135", AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135_BP, AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_UNUSED_145_135_MASK },
    { "Q_ORB_TAG_13", AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13_BP, AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU_Q_ORB_TAG_13_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_13_12_10_mid_iommu_detail[] = {
    { "Q_ORB_TAG_13", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13_BP, AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TAG_13_MASK },
    { "Q_ORB_TCR_ENTRY_13", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13_BP, AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TCR_ENTRY_13_MASK },
    { "Q_ORB_INSTANCE_13", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13_BP, AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_INSTANCE_13_MASK },
    { "Q_ORB_TYPE_ENTRY_13", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13_BP, AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TYPE_ENTRY_13_MASK },
    { "Q_ORB_RF_13", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13_BP, AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_RF_13_MASK },
    { "Q_ORB_TO_13", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13_BP, AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TO_13_MASK },
    { "Q_ORB_ADDR_13", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13_BP, AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ADDR_13_MASK },
    { "Q_ORB_TR_ENTRY_13", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13_BP, AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_TR_ENTRY_13_MASK },
    { "Q_ORB_ENT_VAL_13", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13_BP, AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_Q_ORB_ENT_VAL_13_MASK },
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU_UNUSED_72_62_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_13_12_10_lo_iommu_detail[] = {
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_UNUSED_72_62_MASK },
    { "Q_ORB_TAG_12", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12_BP, AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TAG_12_MASK },
    { "Q_ORB_TCR_ENTRY_12", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12_BP, AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TCR_ENTRY_12_MASK },
    { "Q_ORB_INSTANCE_12", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12_BP, AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_INSTANCE_12_MASK },
    { "Q_ORB_TYPE_ENTRY_12", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12_BP, AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TYPE_ENTRY_12_MASK },
    { "Q_ORB_RF_12", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12_BP, AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_RF_12_MASK },
    { "Q_ORB_TO_12", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12_BP, AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TO_12_MASK },
    { "Q_ORB_ADDR_12", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12_BP, AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ADDR_12_MASK },
    { "Q_ORB_TR_ENTRY_12", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12_BP, AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_TR_ENTRY_12_MASK },
    { "Q_ORB_ENT_VAL_12", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12_BP, AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU_Q_ORB_ENT_VAL_12_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_15_14_11_hi_iommu_detail[] = {
    { "UNUSED_145_135", AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135_BP, AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_UNUSED_145_135_MASK },
    { "Q_ORB_TAG_15", AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15_BP, AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU_Q_ORB_TAG_15_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_15_14_11_mid_iommu_detail[] = {
    { "Q_ORB_TAG_15", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15_BP, AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TAG_15_MASK },
    { "Q_ORB_TCR_ENTRY_15", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15_BP, AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TCR_ENTRY_15_MASK },
    { "Q_ORB_INSTANCE_15", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15_BP, AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_INSTANCE_15_MASK },
    { "Q_ORB_TYPE_ENTRY_15", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15_BP, AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TYPE_ENTRY_15_MASK },
    { "Q_ORB_RF_15", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15_BP, AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_RF_15_MASK },
    { "Q_ORB_TO_15", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15_BP, AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TO_15_MASK },
    { "Q_ORB_ADDR_15", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15_BP, AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ADDR_15_MASK },
    { "Q_ORB_TR_ENTRY_15", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15_BP, AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_TR_ENTRY_15_MASK },
    { "Q_ORB_ENT_VAL_15", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15_BP, AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_Q_ORB_ENT_VAL_15_MASK },
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU_UNUSED_72_62_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_ofb_15_14_11_lo_iommu_detail[] = {
    { "UNUSED_72_62", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62_BP, AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_UNUSED_72_62_MASK },
    { "Q_ORB_TAG_14", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14_BP, AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TAG_14_MASK },
    { "Q_ORB_TCR_ENTRY_14", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14_BP, AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TCR_ENTRY_14_MASK },
    { "Q_ORB_INSTANCE_14", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14_BP, AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_INSTANCE_14_MASK },
    { "Q_ORB_TYPE_ENTRY_14", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14_BP, AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TYPE_ENTRY_14_MASK },
    { "Q_ORB_RF_14", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14_BP, AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_RF_14_MASK },
    { "Q_ORB_TO_14", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14_BP, AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TO_14_MASK },
    { "Q_ORB_ADDR_14", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14_BP, AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ADDR_14_MASK },
    { "Q_ORB_TR_ENTRY_14", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14_BP, AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_TR_ENTRY_14_MASK },
    { "Q_ORB_ENT_VAL_14", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14_BP, AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU_Q_ORB_ENT_VAL_14_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_npt_rsp_12_hi_iommu_detail[] = {
    { "Q_NPT_IOMMU_RSP_SB", AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB_BP, AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_SB_MASK },
    { "Q_NPT_IOMMU_RSP_FLIT", AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP, AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_npt_rsp_12_mid_iommu_detail[] = {
    { "Q_NPT_IOMMU_RSP_FLIT", AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP, AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_npt_rsp_12_lo_iommu_detail[] = {
    { "Q_NPT_IOMMU_RSP_FLIT", AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT_BP, AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU_Q_NPT_IOMMU_RSP_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_mux_sel_13_hi_iommu_detail[] = {
    { "Q_LM_RAT_REQ_SB", AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB_BP, AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_SB_MASK },
    { "Q_LM_RAT_REQ_FLIT", AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT_BP, AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU_Q_LM_RAT_REQ_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_mux_sel_13_mid_iommu_detail[] = {
    { "Q_LM_RAT_REQ_FLIT", AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT_BP, AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU_Q_LM_RAT_REQ_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_mux_sel_13_lo_iommu_detail[] = {
    { "Q_LM_RAT_REQ_FLIT", AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT_BP, AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU_Q_LM_RAT_REQ_FLIT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_cfg_params_detail[] = {
    { "IOMMU_CHN_TIMEOUT", AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT_BP, AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TIMEOUT_MASK },
    { "IOMMU_CHN_TO_EN", AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN_BP, AR_NIC_IOMMU_CFG_PARAMS_IOMMU_CHN_TO_EN_MASK },
    { "PTE_RE_FETCH_MODE", AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE_BP, AR_NIC_IOMMU_CFG_PARAMS_PTE_RE_FETCH_MODE_MASK },
    { "INV_PTE_SAFE_MODE", AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE_BP, AR_NIC_IOMMU_CFG_PARAMS_INV_PTE_SAFE_MODE_MASK },
    { "COHERENCY", AR_NIC_IOMMU_CFG_PARAMS_COHERENCY_BP, AR_NIC_IOMMU_CFG_PARAMS_COHERENCY_MASK },
    { "EVENT_LOG_EN", AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN_BP, AR_NIC_IOMMU_CFG_PARAMS_EVENT_LOG_EN_MASK },
    { "PTE_FORMAT", AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT_BP, AR_NIC_IOMMU_CFG_PARAMS_PTE_FORMAT_MASK },
    { "IOMMU_EN", AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN_BP, AR_NIC_IOMMU_CFG_PARAMS_IOMMU_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_cfg_crdts_detail[] = {
    { "PARB_CRDTS", AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS_BP, AR_NIC_IOMMU_CFG_CRDTS_PARB_CRDTS_MASK },
    { "RAT_CRDTS", AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS_BP, AR_NIC_IOMMU_CFG_CRDTS_RAT_CRDTS_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_cfg_cq_detail[] = {
    { "CQCMD_TIMEOUT", AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT_BP, AR_NIC_IOMMU_CFG_CQ_CQCMD_TIMEOUT_MASK },
    { "CQC_TIMER_PRESCALE", AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE_BP, AR_NIC_IOMMU_CFG_CQ_CQC_TIMER_PRESCALE_MASK },
    { "CW_SINGLE_STEP", AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP_BP, AR_NIC_IOMMU_CFG_CQ_CW_SINGLE_STEP_MASK },
    { "CW_IRQ_IDX", AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX_BP, AR_NIC_IOMMU_CFG_CQ_CW_IRQ_IDX_MASK },
    { "CW_IRQ_EN", AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN_BP, AR_NIC_IOMMU_CFG_CQ_CW_IRQ_EN_MASK },
    { "CW_TIMEOUT_EN", AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN_BP, AR_NIC_IOMMU_CFG_CQ_CW_TIMEOUT_EN_MASK },
    { "IM_TIMEOUT_EN", AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN_BP, AR_NIC_IOMMU_CFG_CQ_IM_TIMEOUT_EN_MASK },
    { "IP_TIMEOUT_EN", AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN_BP, AR_NIC_IOMMU_CFG_CQ_IP_TIMEOUT_EN_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_cfg_cqrp_detail[] = {
    { "CMD_RD_PTR", AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR_BP, AR_NIC_IOMMU_CFG_CQRP_CMD_RD_PTR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_cfg_cqwp_detail[] = {
    { "CMD_WR_PTR", AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR_BP, AR_NIC_IOMMU_CFG_CQWP_CMD_WR_PTR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_cfg_cqr_detail[] = {
    { "CW_RESET", AR_NIC_IOMMU_CFG_CQR_CW_RESET_BP, AR_NIC_IOMMU_CFG_CQR_CW_RESET_MASK },
    { "IM_RESET", AR_NIC_IOMMU_CFG_CQR_IM_RESET_BP, AR_NIC_IOMMU_CFG_CQR_IM_RESET_MASK },
    { "IP_RESET", AR_NIC_IOMMU_CFG_CQR_IP_RESET_BP, AR_NIC_IOMMU_CFG_CQR_IP_RESET_MASK },
    { "CMD_QUEUE_RESET", AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET_BP, AR_NIC_IOMMU_CFG_CQR_CMD_QUEUE_RESET_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_cfg_elog_detail[] = {
    { "IRQ_IDX", AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX_BP, AR_NIC_IOMMU_CFG_ELOG_IRQ_IDX_MASK },
    { "IRQ_EN", AR_NIC_IOMMU_CFG_ELOG_IRQ_EN_BP, AR_NIC_IOMMU_CFG_ELOG_IRQ_EN_MASK },
    { "EVENT_RO", AR_NIC_IOMMU_CFG_ELOG_EVENT_RO_BP, AR_NIC_IOMMU_CFG_ELOG_EVENT_RO_MASK },
    { "EVENT_LEN", AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN_BP, AR_NIC_IOMMU_CFG_ELOG_EVENT_LEN_MASK },
    { "EVENT_BASE", AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE_BP, AR_NIC_IOMMU_CFG_ELOG_EVENT_BASE_MASK },
    { "EVENT_TC", AR_NIC_IOMMU_CFG_ELOG_EVENT_TC_BP, AR_NIC_IOMMU_CFG_ELOG_EVENT_TC_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_cfg_elog_rp_detail[] = {
    { "EVENT_RD_PTR", AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR_BP, AR_NIC_IOMMU_CFG_ELOG_RP_EVENT_RD_PTR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_cfg_elog_wp_detail[] = {
    { "EVENT_WR_PTR", AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR_BP, AR_NIC_IOMMU_CFG_ELOG_WP_EVENT_WR_PTR_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_sts_detail[] = {
    { "RAT_CHN_CRDTS", AR_NIC_IOMMU_STS_RAT_CHN_CRDTS_BP, AR_NIC_IOMMU_STS_RAT_CHN_CRDTS_MASK },
    { "PARB_CHN_CRDTS", AR_NIC_IOMMU_STS_PARB_CHN_CRDTS_BP, AR_NIC_IOMMU_STS_PARB_CHN_CRDTS_MASK },
    { "RESERVED_7_3", AR_NIC_IOMMU_STS_RESERVED_7_3_BP, AR_NIC_IOMMU_STS_RESERVED_7_3_MASK },
    { "TRP_HOLD", AR_NIC_IOMMU_STS_TRP_HOLD_BP, AR_NIC_IOMMU_STS_TRP_HOLD_MASK },
    { "TRP_EMPTY", AR_NIC_IOMMU_STS_TRP_EMPTY_BP, AR_NIC_IOMMU_STS_TRP_EMPTY_MASK },
    { "TRP_ACTIVE", AR_NIC_IOMMU_STS_TRP_ACTIVE_BP, AR_NIC_IOMMU_STS_TRP_ACTIVE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_sts_cq_detail[] = {
    { "CQ_CMD_VAL", AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL_BP, AR_NIC_IOMMU_STS_CQ_CQ_CMD_VAL_MASK },
    { "RAT_FLUSH_SENT", AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT_BP, AR_NIC_IOMMU_STS_CQ_RAT_FLUSH_SENT_MASK },
    { "WC_COMP_WAIT_ACK", AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK_BP, AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_ACK_MASK },
    { "WC_COMP_WAIT_SENT", AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT_BP, AR_NIC_IOMMU_STS_CQ_WC_COMP_WAIT_SENT_MASK },
    { "CQ_COMP_WAIT_ACK", AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK_BP, AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_ACK_MASK },
    { "CQ_COMP_WAIT_SENT", AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT_BP, AR_NIC_IOMMU_STS_CQ_CQ_COMP_WAIT_SENT_MASK },
    { "BTE_COMP_WAIT_ACK", AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK_BP, AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_ACK_MASK },
    { "BTE_COMP_WAIT_SENT", AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT_BP, AR_NIC_IOMMU_STS_CQ_BTE_COMP_WAIT_SENT_MASK },
    { "RAT_COMP_WAIT_ACK", AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK_BP, AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_ACK_MASK },
    { "RAT_COMP_WAIT_SENT", AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT_BP, AR_NIC_IOMMU_STS_CQ_RAT_COMP_WAIT_SENT_MASK },
    { "NPT_COMP_WAIT_ACK", AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK_BP, AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_ACK_MASK },
    { "NPT_COMP_WAIT_SENT", AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT_BP, AR_NIC_IOMMU_STS_CQ_NPT_COMP_WAIT_SENT_MASK },
    { "COMP_WAIT_DONE", AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE_BP, AR_NIC_IOMMU_STS_CQ_COMP_WAIT_DONE_MASK },
    { "COMP_WAIT_TO", AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO_BP, AR_NIC_IOMMU_STS_CQ_COMP_WAIT_TO_MASK },
    { "INVAL_PTE_HW_ERR", AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR_BP, AR_NIC_IOMMU_STS_CQ_INVAL_PTE_HW_ERR_MASK },
    { "INVAL_PTE_TO", AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO_BP, AR_NIC_IOMMU_STS_CQ_INVAL_PTE_TO_MASK },
    { "INVAL_MDH_TO", AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO_BP, AR_NIC_IOMMU_STS_CQ_INVAL_MDH_TO_MASK },
    { "RESERVED_3", AR_NIC_IOMMU_STS_CQ_RESERVED_3_BP, AR_NIC_IOMMU_STS_CQ_RESERVED_3_MASK },
    { "COMP_WAIT_ACT", AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT_BP, AR_NIC_IOMMU_STS_CQ_COMP_WAIT_ACT_MASK },
    { "INVAL_MDH_ACT", AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT_BP, AR_NIC_IOMMU_STS_CQ_INVAL_MDH_ACT_MASK },
    { "INVAL_PTE_ACT", AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT_BP, AR_NIC_IOMMU_STS_CQ_INVAL_PTE_ACT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_flg_detail[] = {
    { "EVENT_ILL_CMD_OF", AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_MASK },
    { "EVENT_HW_OF", AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_MASK },
    { "EVENT_IOPG_OF", AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_MASK },
    { "EVENT_TC_INVAL_OF", AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_MASK },
    { "PTE_RSP_ERR", AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_BP, AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_MASK },
    { "PTE_PKT_ERR", AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_BP, AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_MASK },
    { "PI_CHN_TO", AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_BP, AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_MASK },
    { "ILLEGAL_CMD", AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_BP, AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_MASK },
    { "CQ_IP_HW_ERR", AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_BP, AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_MASK },
    { "CQ_CMD_TO", AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_BP, AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_MASK },
    { "EVENT_LOG_UF", AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_MASK },
    { "EVENT_LOG_OF", AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_MASK },
    { "RSP_FIFO_UF", AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_BP, AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_MASK },
    { "RSP_FIFO_OF", AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_BP, AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_MASK },
    { "TR_QUEUE_ERR", AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_BP, AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_MASK },
    { "TR_BUF_OF", AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_BP, AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_MASK },
    { "TR_BUF_MBE", AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_BP, AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_MASK },
    { "TR_BUFF_SBE", AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_BP, AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_MASK },
    { "TC_REG_MBE", AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_BP, AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_MASK },
    { "TC_REG_SBE", AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_BP, AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_MASK },
    { "CMD_QUEUE_MBE", AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_BP, AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_MASK },
    { "CMD_QUEUE_SBE", AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_BP, AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_MASK },
    { "PTEC_DATA_MBE", AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_BP, AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_MASK },
    { "PTEC_DATA_SBE", AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_BP, AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_MASK },
    { "PTEC_TAG_MBE", AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_BP, AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_MASK },
    { "PTEC_TAG_SBE", AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_BP, AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_MASK },
    { "IOMMU_PE", AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_BP, AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_MASK },
    { "DIAG_ONLY", AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_BP, AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
#ifdef EXCEPTIONS_DEFS
static const errcat_mmrd_t _ar_nic_iommu_err_flg_errcat[] = {
    { "EVENT_ILL_CMD_OF", AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_ILL_CMD_OF_EC },
    { "EVENT_HW_OF", AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_HW_OF_EC },
    { "EVENT_IOPG_OF", AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_IOPG_OF_EC },
    { "EVENT_TC_INVAL_OF", AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_TC_INVAL_OF_EC },
    { "PTE_RSP_ERR", AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_BP, AR_NIC_IOMMU_ERR_FLG_PTE_RSP_ERR_EC },
    { "PTE_PKT_ERR", AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_BP, AR_NIC_IOMMU_ERR_FLG_PTE_PKT_ERR_EC },
    { "PI_CHN_TO", AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_BP, AR_NIC_IOMMU_ERR_FLG_PI_CHN_TO_EC },
    { "ILLEGAL_CMD", AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_BP, AR_NIC_IOMMU_ERR_FLG_ILLEGAL_CMD_EC },
    { "CQ_IP_HW_ERR", AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_BP, AR_NIC_IOMMU_ERR_FLG_CQ_IP_HW_ERR_EC },
    { "CQ_CMD_TO", AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_BP, AR_NIC_IOMMU_ERR_FLG_CQ_CMD_TO_EC },
    { "EVENT_LOG_UF", AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_UF_EC },
    { "EVENT_LOG_OF", AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_BP, AR_NIC_IOMMU_ERR_FLG_EVENT_LOG_OF_EC },
    { "RSP_FIFO_UF", AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_BP, AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_UF_EC },
    { "RSP_FIFO_OF", AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_BP, AR_NIC_IOMMU_ERR_FLG_RSP_FIFO_OF_EC },
    { "TR_QUEUE_ERR", AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_BP, AR_NIC_IOMMU_ERR_FLG_TR_QUEUE_ERR_EC },
    { "TR_BUF_OF", AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_BP, AR_NIC_IOMMU_ERR_FLG_TR_BUF_OF_EC },
    { "TR_BUF_MBE", AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_BP, AR_NIC_IOMMU_ERR_FLG_TR_BUF_MBE_EC },
    { "TR_BUFF_SBE", AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_BP, AR_NIC_IOMMU_ERR_FLG_TR_BUFF_SBE_EC },
    { "TC_REG_MBE", AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_BP, AR_NIC_IOMMU_ERR_FLG_TC_REG_MBE_EC },
    { "TC_REG_SBE", AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_BP, AR_NIC_IOMMU_ERR_FLG_TC_REG_SBE_EC },
    { "CMD_QUEUE_MBE", AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_BP, AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_MBE_EC },
    { "CMD_QUEUE_SBE", AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_BP, AR_NIC_IOMMU_ERR_FLG_CMD_QUEUE_SBE_EC },
    { "PTEC_DATA_MBE", AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_BP, AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_MBE_EC },
    { "PTEC_DATA_SBE", AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_BP, AR_NIC_IOMMU_ERR_FLG_PTEC_DATA_SBE_EC },
    { "PTEC_TAG_MBE", AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_BP, AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_MBE_EC },
    { "PTEC_TAG_SBE", AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_BP, AR_NIC_IOMMU_ERR_FLG_PTEC_TAG_SBE_EC },
    { "IOMMU_PE", AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_BP, AR_NIC_IOMMU_ERR_FLG_IOMMU_PE_EC },
    { "DIAG_ONLY", AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_BP, AR_NIC_IOMMU_ERR_FLG_DIAG_ONLY_EC },
    { NULL, 0, 0 }
};
#endif
static const generic_mmrd_t _ar_nic_iommu_err_clr_detail[] = {
    { "EVENT_ILL_CMD_OF", AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF_BP, AR_NIC_IOMMU_ERR_CLR_EVENT_ILL_CMD_OF_MASK },
    { "EVENT_HW_OF", AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF_BP, AR_NIC_IOMMU_ERR_CLR_EVENT_HW_OF_MASK },
    { "EVENT_IOPG_OF", AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF_BP, AR_NIC_IOMMU_ERR_CLR_EVENT_IOPG_OF_MASK },
    { "EVENT_TC_INVAL_OF", AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF_BP, AR_NIC_IOMMU_ERR_CLR_EVENT_TC_INVAL_OF_MASK },
    { "PTE_RSP_ERR", AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR_BP, AR_NIC_IOMMU_ERR_CLR_PTE_RSP_ERR_MASK },
    { "PTE_PKT_ERR", AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR_BP, AR_NIC_IOMMU_ERR_CLR_PTE_PKT_ERR_MASK },
    { "PI_CHN_TO", AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO_BP, AR_NIC_IOMMU_ERR_CLR_PI_CHN_TO_MASK },
    { "ILLEGAL_CMD", AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD_BP, AR_NIC_IOMMU_ERR_CLR_ILLEGAL_CMD_MASK },
    { "CQ_IP_HW_ERR", AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR_BP, AR_NIC_IOMMU_ERR_CLR_CQ_IP_HW_ERR_MASK },
    { "CQ_CMD_TO", AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO_BP, AR_NIC_IOMMU_ERR_CLR_CQ_CMD_TO_MASK },
    { "EVENT_LOG_UF", AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF_BP, AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_UF_MASK },
    { "EVENT_LOG_OF", AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF_BP, AR_NIC_IOMMU_ERR_CLR_EVENT_LOG_OF_MASK },
    { "RSP_FIFO_UF", AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF_BP, AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_UF_MASK },
    { "RSP_FIFO_OF", AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF_BP, AR_NIC_IOMMU_ERR_CLR_RSP_FIFO_OF_MASK },
    { "TR_QUEUE_ERR", AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR_BP, AR_NIC_IOMMU_ERR_CLR_TR_QUEUE_ERR_MASK },
    { "TR_BUF_OF", AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF_BP, AR_NIC_IOMMU_ERR_CLR_TR_BUF_OF_MASK },
    { "TR_BUF_MBE", AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE_BP, AR_NIC_IOMMU_ERR_CLR_TR_BUF_MBE_MASK },
    { "TR_BUFF_SBE", AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE_BP, AR_NIC_IOMMU_ERR_CLR_TR_BUFF_SBE_MASK },
    { "TC_REG_MBE", AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE_BP, AR_NIC_IOMMU_ERR_CLR_TC_REG_MBE_MASK },
    { "TC_REG_SBE", AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE_BP, AR_NIC_IOMMU_ERR_CLR_TC_REG_SBE_MASK },
    { "CMD_QUEUE_MBE", AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE_BP, AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_MBE_MASK },
    { "CMD_QUEUE_SBE", AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE_BP, AR_NIC_IOMMU_ERR_CLR_CMD_QUEUE_SBE_MASK },
    { "PTEC_DATA_MBE", AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE_BP, AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_MBE_MASK },
    { "PTEC_DATA_SBE", AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE_BP, AR_NIC_IOMMU_ERR_CLR_PTEC_DATA_SBE_MASK },
    { "PTEC_TAG_MBE", AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE_BP, AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_MBE_MASK },
    { "PTEC_TAG_SBE", AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE_BP, AR_NIC_IOMMU_ERR_CLR_PTEC_TAG_SBE_MASK },
    { "IOMMU_PE", AR_NIC_IOMMU_ERR_CLR_IOMMU_PE_BP, AR_NIC_IOMMU_ERR_CLR_IOMMU_PE_MASK },
    { "DIAG_ONLY", AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY_BP, AR_NIC_IOMMU_ERR_CLR_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_hss_msk_detail[] = {
    { "EVENT_ILL_CMD_OF", AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF_BP, AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_ILL_CMD_OF_MASK },
    { "EVENT_HW_OF", AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF_BP, AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_HW_OF_MASK },
    { "EVENT_IOPG_OF", AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF_BP, AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_IOPG_OF_MASK },
    { "EVENT_TC_INVAL_OF", AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF_BP, AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_TC_INVAL_OF_MASK },
    { "PTE_RSP_ERR", AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR_BP, AR_NIC_IOMMU_ERR_HSS_MSK_PTE_RSP_ERR_MASK },
    { "PTE_PKT_ERR", AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR_BP, AR_NIC_IOMMU_ERR_HSS_MSK_PTE_PKT_ERR_MASK },
    { "PI_CHN_TO", AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO_BP, AR_NIC_IOMMU_ERR_HSS_MSK_PI_CHN_TO_MASK },
    { "ILLEGAL_CMD", AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD_BP, AR_NIC_IOMMU_ERR_HSS_MSK_ILLEGAL_CMD_MASK },
    { "CQ_IP_HW_ERR", AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR_BP, AR_NIC_IOMMU_ERR_HSS_MSK_CQ_IP_HW_ERR_MASK },
    { "CQ_CMD_TO", AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO_BP, AR_NIC_IOMMU_ERR_HSS_MSK_CQ_CMD_TO_MASK },
    { "EVENT_LOG_UF", AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF_BP, AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_UF_MASK },
    { "EVENT_LOG_OF", AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF_BP, AR_NIC_IOMMU_ERR_HSS_MSK_EVENT_LOG_OF_MASK },
    { "RSP_FIFO_UF", AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF_BP, AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_UF_MASK },
    { "RSP_FIFO_OF", AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF_BP, AR_NIC_IOMMU_ERR_HSS_MSK_RSP_FIFO_OF_MASK },
    { "TR_QUEUE_ERR", AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR_BP, AR_NIC_IOMMU_ERR_HSS_MSK_TR_QUEUE_ERR_MASK },
    { "TR_BUF_OF", AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF_BP, AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_OF_MASK },
    { "TR_BUF_MBE", AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUF_MBE_MASK },
    { "TR_BUFF_SBE", AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_TR_BUFF_SBE_MASK },
    { "TC_REG_MBE", AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_MBE_MASK },
    { "TC_REG_SBE", AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_TC_REG_SBE_MASK },
    { "CMD_QUEUE_MBE", AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_MBE_MASK },
    { "CMD_QUEUE_SBE", AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_CMD_QUEUE_SBE_MASK },
    { "PTEC_DATA_MBE", AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_MBE_MASK },
    { "PTEC_DATA_SBE", AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_DATA_SBE_MASK },
    { "PTEC_TAG_MBE", AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_MBE_MASK },
    { "PTEC_TAG_SBE", AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_PTEC_TAG_SBE_MASK },
    { "IOMMU_PE", AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE_BP, AR_NIC_IOMMU_ERR_HSS_MSK_IOMMU_PE_MASK },
    { "DIAG_ONLY", AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY_BP, AR_NIC_IOMMU_ERR_HSS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_os_msk_detail[] = {
    { "EVENT_ILL_CMD_OF", AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF_BP, AR_NIC_IOMMU_ERR_OS_MSK_EVENT_ILL_CMD_OF_MASK },
    { "EVENT_HW_OF", AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF_BP, AR_NIC_IOMMU_ERR_OS_MSK_EVENT_HW_OF_MASK },
    { "EVENT_IOPG_OF", AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF_BP, AR_NIC_IOMMU_ERR_OS_MSK_EVENT_IOPG_OF_MASK },
    { "EVENT_TC_INVAL_OF", AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF_BP, AR_NIC_IOMMU_ERR_OS_MSK_EVENT_TC_INVAL_OF_MASK },
    { "PTE_RSP_ERR", AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR_BP, AR_NIC_IOMMU_ERR_OS_MSK_PTE_RSP_ERR_MASK },
    { "PTE_PKT_ERR", AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR_BP, AR_NIC_IOMMU_ERR_OS_MSK_PTE_PKT_ERR_MASK },
    { "PI_CHN_TO", AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO_BP, AR_NIC_IOMMU_ERR_OS_MSK_PI_CHN_TO_MASK },
    { "ILLEGAL_CMD", AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD_BP, AR_NIC_IOMMU_ERR_OS_MSK_ILLEGAL_CMD_MASK },
    { "CQ_IP_HW_ERR", AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR_BP, AR_NIC_IOMMU_ERR_OS_MSK_CQ_IP_HW_ERR_MASK },
    { "CQ_CMD_TO", AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO_BP, AR_NIC_IOMMU_ERR_OS_MSK_CQ_CMD_TO_MASK },
    { "EVENT_LOG_UF", AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF_BP, AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_UF_MASK },
    { "EVENT_LOG_OF", AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF_BP, AR_NIC_IOMMU_ERR_OS_MSK_EVENT_LOG_OF_MASK },
    { "RSP_FIFO_UF", AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF_BP, AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_UF_MASK },
    { "RSP_FIFO_OF", AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF_BP, AR_NIC_IOMMU_ERR_OS_MSK_RSP_FIFO_OF_MASK },
    { "TR_QUEUE_ERR", AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR_BP, AR_NIC_IOMMU_ERR_OS_MSK_TR_QUEUE_ERR_MASK },
    { "TR_BUF_OF", AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF_BP, AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_OF_MASK },
    { "TR_BUF_MBE", AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE_BP, AR_NIC_IOMMU_ERR_OS_MSK_TR_BUF_MBE_MASK },
    { "TR_BUFF_SBE", AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE_BP, AR_NIC_IOMMU_ERR_OS_MSK_TR_BUFF_SBE_MASK },
    { "TC_REG_MBE", AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE_BP, AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_MBE_MASK },
    { "TC_REG_SBE", AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE_BP, AR_NIC_IOMMU_ERR_OS_MSK_TC_REG_SBE_MASK },
    { "CMD_QUEUE_MBE", AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE_BP, AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_MBE_MASK },
    { "CMD_QUEUE_SBE", AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE_BP, AR_NIC_IOMMU_ERR_OS_MSK_CMD_QUEUE_SBE_MASK },
    { "PTEC_DATA_MBE", AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE_BP, AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_MBE_MASK },
    { "PTEC_DATA_SBE", AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE_BP, AR_NIC_IOMMU_ERR_OS_MSK_PTEC_DATA_SBE_MASK },
    { "PTEC_TAG_MBE", AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE_BP, AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_MBE_MASK },
    { "PTEC_TAG_SBE", AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE_BP, AR_NIC_IOMMU_ERR_OS_MSK_PTEC_TAG_SBE_MASK },
    { "IOMMU_PE", AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE_BP, AR_NIC_IOMMU_ERR_OS_MSK_IOMMU_PE_MASK },
    { "DIAG_ONLY", AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY_BP, AR_NIC_IOMMU_ERR_OS_MSK_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_first_flg_detail[] = {
    { "EVENT_ILL_CMD_OF", AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_ILL_CMD_OF_MASK },
    { "EVENT_HW_OF", AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_HW_OF_MASK },
    { "EVENT_IOPG_OF", AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_IOPG_OF_MASK },
    { "EVENT_TC_INVAL_OF", AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_TC_INVAL_OF_MASK },
    { "PTE_RSP_ERR", AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_RSP_ERR_MASK },
    { "PTE_PKT_ERR", AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_PTE_PKT_ERR_MASK },
    { "PI_CHN_TO", AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_PI_CHN_TO_MASK },
    { "ILLEGAL_CMD", AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_ILLEGAL_CMD_MASK },
    { "CQ_IP_HW_ERR", AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_IP_HW_ERR_MASK },
    { "CQ_CMD_TO", AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_CQ_CMD_TO_MASK },
    { "EVENT_LOG_UF", AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_UF_MASK },
    { "EVENT_LOG_OF", AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_EVENT_LOG_OF_MASK },
    { "RSP_FIFO_UF", AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_UF_MASK },
    { "RSP_FIFO_OF", AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_RSP_FIFO_OF_MASK },
    { "TR_QUEUE_ERR", AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_TR_QUEUE_ERR_MASK },
    { "TR_BUF_OF", AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_OF_MASK },
    { "TR_BUF_MBE", AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUF_MBE_MASK },
    { "TR_BUFF_SBE", AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_TR_BUFF_SBE_MASK },
    { "TC_REG_MBE", AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_MBE_MASK },
    { "TC_REG_SBE", AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_TC_REG_SBE_MASK },
    { "CMD_QUEUE_MBE", AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_MBE_MASK },
    { "CMD_QUEUE_SBE", AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_CMD_QUEUE_SBE_MASK },
    { "PTEC_DATA_MBE", AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_MBE_MASK },
    { "PTEC_DATA_SBE", AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_DATA_SBE_MASK },
    { "PTEC_TAG_MBE", AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_MBE_MASK },
    { "PTEC_TAG_SBE", AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_PTEC_TAG_SBE_MASK },
    { "IOMMU_PE", AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_IOMMU_PE_MASK },
    { "DIAG_ONLY", AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY_BP, AR_NIC_IOMMU_ERR_FIRST_FLG_DIAG_ONLY_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_tcr_detail[] = {
    { "MBE_TC", AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC_BP, AR_NIC_IOMMU_ERR_INFO_TCR_MBE_TC_MASK },
    { "SYNDROME_MBE", AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE_BP, AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_MBE_MASK },
    { "SBE_TC", AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC_BP, AR_NIC_IOMMU_ERR_INFO_TCR_SBE_TC_MASK },
    { "SYNDROME_SBE", AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE_BP, AR_NIC_IOMMU_ERR_INFO_TCR_SYNDROME_SBE_MASK },
    { "MMR_DETECTED_MBE", AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE_BP, AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_MBE_MASK },
    { "MMR_DETECTED_SBE", AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE_BP, AR_NIC_IOMMU_ERR_INFO_TCR_MMR_DETECTED_SBE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_trb_detail[] = {
    { "MBE_ADDR", AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR_BP, AR_NIC_IOMMU_ERR_INFO_TRB_MBE_ADDR_MASK },
    { "MBE_SYNDROME", AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME_BP, AR_NIC_IOMMU_ERR_INFO_TRB_MBE_SYNDROME_MASK },
    { "SBE_ADDR", AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR_BP, AR_NIC_IOMMU_ERR_INFO_TRB_SBE_ADDR_MASK },
    { "SBE_SYNDROME", AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME_BP, AR_NIC_IOMMU_ERR_INFO_TRB_SBE_SYNDROME_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_ptc_tag_detail[] = {
    { "MBE_WAY", AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY_BP, AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_WAY_MASK },
    { "MBE_ADDRESS", AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS_BP, AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_ADDRESS_MASK },
    { "MBE_SYNDROME", AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME_BP, AR_NIC_IOMMU_ERR_INFO_PTC_TAG_MBE_SYNDROME_MASK },
    { "SBE_WAY", AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY_BP, AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_WAY_MASK },
    { "SBE_ADDRESS", AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS_BP, AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_ADDRESS_MASK },
    { "SBE_SYNDROME", AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME_BP, AR_NIC_IOMMU_ERR_INFO_PTC_TAG_SBE_SYNDROME_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_ptc_data_detail[] = {
    { "MBE_WAY", AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY_BP, AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_WAY_MASK },
    { "MBE_SEG", AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG_BP, AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SEG_MASK },
    { "MBE_ADDRESS", AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS_BP, AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_ADDRESS_MASK },
    { "MBE_SYNDROME", AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME_BP, AR_NIC_IOMMU_ERR_INFO_PTC_DATA_MBE_SYNDROME_MASK },
    { "SBE_WAY", AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY_BP, AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_WAY_MASK },
    { "SBE_SEG", AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG_BP, AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SEG_MASK },
    { "SBE_ADDRESS", AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS_BP, AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_ADDRESS_MASK },
    { "SBE_SYNDROME", AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME_BP, AR_NIC_IOMMU_ERR_INFO_PTC_DATA_SBE_SYNDROME_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cqr_detail[] = {
    { "MBE_ADDRESS", AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS_BP, AR_NIC_IOMMU_ERR_INFO_CQR_MBE_ADDRESS_MASK },
    { "MBE_SYNDROME", AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME_BP, AR_NIC_IOMMU_ERR_INFO_CQR_MBE_SYNDROME_MASK },
    { "SBE_ADDRESS", AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS_BP, AR_NIC_IOMMU_ERR_INFO_CQR_SBE_ADDRESS_MASK },
    { "SBE_SYNDROME", AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME_BP, AR_NIC_IOMMU_ERR_INFO_CQR_SBE_SYNDROME_MASK },
    { "MMR_DETECTED_MBE", AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE_BP, AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_MBE_MASK },
    { "MMR_DETECTED_SBE", AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE_BP, AR_NIC_IOMMU_ERR_INFO_CQR_MMR_DETECTED_SBE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cnt_mbe_tcr_detail[] = {
    { "MBE_COUNT", AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT_BP, AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR_MBE_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cnt_sbe_tcr_detail[] = {
    { "SBE_COUNT", AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT_BP, AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR_SBE_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cnt_mbe_trb_detail[] = {
    { "MBE_COUNT", AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT_BP, AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB_MBE_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cnt_sbe_trb_detail[] = {
    { "SBE_COUNT", AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT_BP, AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB_SBE_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cnt_mbe_pt_detail[] = {
    { "MBE_COUNT", AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT_BP, AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT_MBE_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cnt_sbe_pt_detail[] = {
    { "SBE_COUNT", AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT_BP, AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT_SBE_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cnt_mbe_pd_detail[] = {
    { "MBE_COUNT", AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT_BP, AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD_MBE_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cnt_sbe_pd_detail[] = {
    { "SBE_COUNT", AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT_BP, AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD_SBE_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cnt_mbe_cqr_detail[] = {
    { "MBE_COUNT", AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT_BP, AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR_MBE_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_info_cnt_sbe_cqr_detail[] = {
    { "SBE_COUNT", AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT_BP, AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR_SBE_COUNT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_pf_detail[] = {
    { "IO_PG_FAULT", AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT_BP, AR_NIC_IOMMU_ERR_PF_IO_PG_FAULT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_err_cpf_detail[] = {
    { "CLR_PG_FAULT", AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT_BP, AR_NIC_IOMMU_ERR_CPF_CLR_PG_FAULT_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_dbg_errinj_misc_detail[] = {
    { "ADDRESS", AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS_BP, AR_NIC_IOMMU_DBG_ERRINJ_MISC_ADDRESS_MASK },
    { "CHECKBYTE", AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE_BP, AR_NIC_IOMMU_DBG_ERRINJ_MISC_CHECKBYTE_MASK },
    { "RAMSELECT", AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT_BP, AR_NIC_IOMMU_DBG_ERRINJ_MISC_RAMSELECT_MASK },
    { "TRIGGERED", AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED_BP, AR_NIC_IOMMU_DBG_ERRINJ_MISC_TRIGGERED_MASK },
    { "MODE", AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE_BP, AR_NIC_IOMMU_DBG_ERRINJ_MISC_MODE_MASK },
    { "ENABLE", AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE_BP, AR_NIC_IOMMU_DBG_ERRINJ_MISC_ENABLE_MASK },
    { NULL, 0, 0 }
};
static const generic_mmrd_t _ar_nic_iommu_dbg_errinj_ptec_detail[] = {
    { "ADDRESS", AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS_BP, AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ADDRESS_MASK },
    { "CHECKBYTE_U", AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U_BP, AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_U_MASK },
    { "CHECKBYTE", AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_BP, AR_NIC_IOMMU_DBG_ERRINJ_PTEC_CHECKBYTE_MASK },
    { "RAMSELECT", AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT_BP, AR_NIC_IOMMU_DBG_ERRINJ_PTEC_RAMSELECT_MASK },
    { "TRIGGERED", AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED_BP, AR_NIC_IOMMU_DBG_ERRINJ_PTEC_TRIGGERED_MASK },
    { "MODE", AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE_BP, AR_NIC_IOMMU_DBG_ERRINJ_PTEC_MODE_MASK },
    { "ENABLE", AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE_BP, AR_NIC_IOMMU_DBG_ERRINJ_PTEC_ENABLE_MASK },
    { NULL, 0, 0 }
};

/*
 *  AR IOMMU MMR DECLARATIONS
 */
static const generic_mmr_t _ar_nic_iommu_rspmon_ring_irq_0_hi_iommu = {
    "AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_HI_IOMMU, 8, 1, _ar_nic_iommu_rspmon_ring_irq_0_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_rspmon_ring_irq_0_mid_iommu = {
    "AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_MID_IOMMU, 8, 1, _ar_nic_iommu_rspmon_ring_irq_0_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_rspmon_ring_irq_0_lo_iommu = {
    "AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU", AR_NIC_IOMMU_RSPMON_RING_IRQ_0_LO_IOMMU, 8, 1, _ar_nic_iommu_rspmon_ring_irq_0_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_err_flg_1_hi_iommu = {
    "AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU", AR_NIC_IOMMU_ERR_FLG_1_HI_IOMMU, 8, 1, _ar_nic_iommu_err_flg_1_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_err_flg_1_mid_iommu = {
    "AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU", AR_NIC_IOMMU_ERR_FLG_1_MID_IOMMU, 8, 1, _ar_nic_iommu_err_flg_1_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_err_flg_1_lo_iommu = {
    "AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU", AR_NIC_IOMMU_ERR_FLG_1_LO_IOMMU, 8, 1, _ar_nic_iommu_err_flg_1_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_io_2_hi_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU", AR_NIC_IOMMU_TRANS_REQ_IO_2_HI_IOMMU, 8, 1, _ar_nic_iommu_trans_req_io_2_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_io_2_mid_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU", AR_NIC_IOMMU_TRANS_REQ_IO_2_MID_IOMMU, 8, 1, _ar_nic_iommu_trans_req_io_2_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_io_2_lo_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU", AR_NIC_IOMMU_TRANS_REQ_IO_2_LO_IOMMU, 8, 1, _ar_nic_iommu_trans_req_io_2_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_tr_reg_3_hi_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_HI_IOMMU, 8, 1, _ar_nic_iommu_trans_req_tr_reg_3_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_tr_reg_3_mid_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_MID_IOMMU, 8, 1, _ar_nic_iommu_trans_req_tr_reg_3_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_tr_reg_3_lo_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU", AR_NIC_IOMMU_TRANS_REQ_TR_REG_3_LO_IOMMU, 8, 1, _ar_nic_iommu_trans_req_tr_reg_3_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_te_4_hi_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU", AR_NIC_IOMMU_TRANS_REQ_TE_4_HI_IOMMU, 8, 1, _ar_nic_iommu_trans_req_te_4_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_te_4_mid_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU", AR_NIC_IOMMU_TRANS_REQ_TE_4_MID_IOMMU, 8, 1, _ar_nic_iommu_trans_req_te_4_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_te_4_lo_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU", AR_NIC_IOMMU_TRANS_REQ_TE_4_LO_IOMMU, 8, 1, _ar_nic_iommu_trans_req_te_4_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_arb_5_hi_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU", AR_NIC_IOMMU_TRANS_REQ_ARB_5_HI_IOMMU, 8, 1, _ar_nic_iommu_trans_req_arb_5_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_arb_5_mid_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU", AR_NIC_IOMMU_TRANS_REQ_ARB_5_MID_IOMMU, 8, 1, _ar_nic_iommu_trans_req_arb_5_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_arb_5_lo_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU", AR_NIC_IOMMU_TRANS_REQ_ARB_5_LO_IOMMU, 8, 1, _ar_nic_iommu_trans_req_arb_5_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_event_log_cmd_q_6_hi_iommu = {
    "AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_HI_IOMMU, 8, 1, _ar_nic_iommu_event_log_cmd_q_6_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_event_log_cmd_q_6_mid_iommu = {
    "AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_MID_IOMMU, 8, 1, _ar_nic_iommu_event_log_cmd_q_6_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_event_log_cmd_q_6_lo_iommu = {
    "AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU", AR_NIC_IOMMU_EVENT_LOG_CMD_Q_6_LO_IOMMU, 8, 1, _ar_nic_iommu_event_log_cmd_q_6_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_parb_req_if_7_hi_iommu = {
    "AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU", AR_NIC_IOMMU_PARB_REQ_IF_7_HI_IOMMU, 8, 1, _ar_nic_iommu_parb_req_if_7_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_parb_req_if_7_mid_iommu = {
    "AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU", AR_NIC_IOMMU_PARB_REQ_IF_7_MID_IOMMU, 8, 1, _ar_nic_iommu_parb_req_if_7_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_parb_req_if_7_lo_iommu = {
    "AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU", AR_NIC_IOMMU_PARB_REQ_IF_7_LO_IOMMU, 8, 1, _ar_nic_iommu_parb_req_if_7_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_parb_req_8_hi_iommu = {
    "AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU", AR_NIC_IOMMU_PARB_REQ_8_HI_IOMMU, 8, 1, _ar_nic_iommu_parb_req_8_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_parb_req_8_mid_iommu = {
    "AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU", AR_NIC_IOMMU_PARB_REQ_8_MID_IOMMU, 8, 1, _ar_nic_iommu_parb_req_8_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_parb_req_8_lo_iommu = {
    "AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU", AR_NIC_IOMMU_PARB_REQ_8_LO_IOMMU, 8, 1, _ar_nic_iommu_parb_req_8_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_alloc_9_hi_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_HI_IOMMU, 8, 1, _ar_nic_iommu_trans_req_alloc_9_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_alloc_9_mid_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_MID_IOMMU, 8, 1, _ar_nic_iommu_trans_req_alloc_9_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_trans_req_alloc_9_lo_iommu = {
    "AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU", AR_NIC_IOMMU_TRANS_REQ_ALLOC_9_LO_IOMMU, 8, 1, _ar_nic_iommu_trans_req_alloc_9_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_1_0_a_hi_iommu = {
    "AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU", AR_NIC_IOMMU_OFB_1_0_A_HI_IOMMU, 8, 1, _ar_nic_iommu_ofb_1_0_a_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_1_0_a_mid_iommu = {
    "AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU", AR_NIC_IOMMU_OFB_1_0_A_MID_IOMMU, 8, 1, _ar_nic_iommu_ofb_1_0_a_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_1_0_a_lo_iommu = {
    "AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU", AR_NIC_IOMMU_OFB_1_0_A_LO_IOMMU, 8, 1, _ar_nic_iommu_ofb_1_0_a_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_3_2_b_hi_iommu = {
    "AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU", AR_NIC_IOMMU_OFB_3_2_B_HI_IOMMU, 8, 1, _ar_nic_iommu_ofb_3_2_b_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_3_2_b_mid_iommu = {
    "AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU", AR_NIC_IOMMU_OFB_3_2_B_MID_IOMMU, 8, 1, _ar_nic_iommu_ofb_3_2_b_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_3_2_b_lo_iommu = {
    "AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU", AR_NIC_IOMMU_OFB_3_2_B_LO_IOMMU, 8, 1, _ar_nic_iommu_ofb_3_2_b_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_5_4_c_hi_iommu = {
    "AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU", AR_NIC_IOMMU_OFB_5_4_C_HI_IOMMU, 8, 1, _ar_nic_iommu_ofb_5_4_c_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_5_4_c_mid_iommu = {
    "AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU", AR_NIC_IOMMU_OFB_5_4_C_MID_IOMMU, 8, 1, _ar_nic_iommu_ofb_5_4_c_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_5_4_c_lo_iommu = {
    "AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU", AR_NIC_IOMMU_OFB_5_4_C_LO_IOMMU, 8, 1, _ar_nic_iommu_ofb_5_4_c_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_7_6_d_hi_iommu = {
    "AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU", AR_NIC_IOMMU_OFB_7_6_D_HI_IOMMU, 8, 1, _ar_nic_iommu_ofb_7_6_d_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_7_6_d_mid_iommu = {
    "AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU", AR_NIC_IOMMU_OFB_7_6_D_MID_IOMMU, 8, 1, _ar_nic_iommu_ofb_7_6_d_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_7_6_d_lo_iommu = {
    "AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU", AR_NIC_IOMMU_OFB_7_6_D_LO_IOMMU, 8, 1, _ar_nic_iommu_ofb_7_6_d_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_9_8_e_hi_iommu = {
    "AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU", AR_NIC_IOMMU_OFB_9_8_E_HI_IOMMU, 8, 1, _ar_nic_iommu_ofb_9_8_e_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_9_8_e_mid_iommu = {
    "AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU", AR_NIC_IOMMU_OFB_9_8_E_MID_IOMMU, 8, 1, _ar_nic_iommu_ofb_9_8_e_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_9_8_e_lo_iommu = {
    "AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU", AR_NIC_IOMMU_OFB_9_8_E_LO_IOMMU, 8, 1, _ar_nic_iommu_ofb_9_8_e_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_11_10_f_hi_iommu = {
    "AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU", AR_NIC_IOMMU_OFB_11_10_F_HI_IOMMU, 8, 1, _ar_nic_iommu_ofb_11_10_f_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_11_10_f_mid_iommu = {
    "AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU", AR_NIC_IOMMU_OFB_11_10_F_MID_IOMMU, 8, 1, _ar_nic_iommu_ofb_11_10_f_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_11_10_f_lo_iommu = {
    "AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU", AR_NIC_IOMMU_OFB_11_10_F_LO_IOMMU, 8, 1, _ar_nic_iommu_ofb_11_10_f_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_13_12_10_hi_iommu = {
    "AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU", AR_NIC_IOMMU_OFB_13_12_10_HI_IOMMU, 8, 1, _ar_nic_iommu_ofb_13_12_10_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_13_12_10_mid_iommu = {
    "AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU", AR_NIC_IOMMU_OFB_13_12_10_MID_IOMMU, 8, 1, _ar_nic_iommu_ofb_13_12_10_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_13_12_10_lo_iommu = {
    "AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU", AR_NIC_IOMMU_OFB_13_12_10_LO_IOMMU, 8, 1, _ar_nic_iommu_ofb_13_12_10_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_15_14_11_hi_iommu = {
    "AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU", AR_NIC_IOMMU_OFB_15_14_11_HI_IOMMU, 8, 1, _ar_nic_iommu_ofb_15_14_11_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_15_14_11_mid_iommu = {
    "AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU", AR_NIC_IOMMU_OFB_15_14_11_MID_IOMMU, 8, 1, _ar_nic_iommu_ofb_15_14_11_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_ofb_15_14_11_lo_iommu = {
    "AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU", AR_NIC_IOMMU_OFB_15_14_11_LO_IOMMU, 8, 1, _ar_nic_iommu_ofb_15_14_11_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_npt_rsp_12_hi_iommu = {
    "AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU", AR_NIC_IOMMU_NPT_RSP_12_HI_IOMMU, 8, 1, _ar_nic_iommu_npt_rsp_12_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_npt_rsp_12_mid_iommu = {
    "AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU", AR_NIC_IOMMU_NPT_RSP_12_MID_IOMMU, 8, 1, _ar_nic_iommu_npt_rsp_12_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_npt_rsp_12_lo_iommu = {
    "AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU", AR_NIC_IOMMU_NPT_RSP_12_LO_IOMMU, 8, 1, _ar_nic_iommu_npt_rsp_12_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_mux_sel_13_hi_iommu = {
    "AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU", AR_NIC_IOMMU_MUX_SEL_13_HI_IOMMU, 8, 1, _ar_nic_iommu_mux_sel_13_hi_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_mux_sel_13_mid_iommu = {
    "AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU", AR_NIC_IOMMU_MUX_SEL_13_MID_IOMMU, 8, 1, _ar_nic_iommu_mux_sel_13_mid_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_mux_sel_13_lo_iommu = {
    "AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU", AR_NIC_IOMMU_MUX_SEL_13_LO_IOMMU, 8, 1, _ar_nic_iommu_mux_sel_13_lo_iommu_detail
};
static const generic_mmr_t _ar_nic_iommu_cfg_params = {
    "AR_NIC_IOMMU_CFG_PARAMS", AR_NIC_IOMMU_CFG_PARAMS, 8, 1, _ar_nic_iommu_cfg_params_detail
};
static const generic_mmr_t _ar_nic_iommu_cfg_crdts = {
    "AR_NIC_IOMMU_CFG_CRDTS", AR_NIC_IOMMU_CFG_CRDTS, 8, 1, _ar_nic_iommu_cfg_crdts_detail
};
static const generic_mmr_t _ar_nic_iommu_cfg_cq = {
    "AR_NIC_IOMMU_CFG_CQ", AR_NIC_IOMMU_CFG_CQ, 8, 1, _ar_nic_iommu_cfg_cq_detail
};
static const generic_mmr_t _ar_nic_iommu_cfg_cqrp = {
    "AR_NIC_IOMMU_CFG_CQRP", AR_NIC_IOMMU_CFG_CQRP, 8, 1, _ar_nic_iommu_cfg_cqrp_detail
};
static const generic_mmr_t _ar_nic_iommu_cfg_cqwp = {
    "AR_NIC_IOMMU_CFG_CQWP", AR_NIC_IOMMU_CFG_CQWP, 8, 1, _ar_nic_iommu_cfg_cqwp_detail
};
static const generic_mmr_t _ar_nic_iommu_cfg_cqr = {
    "AR_NIC_IOMMU_CFG_CQR", AR_NIC_IOMMU_CFG_CQR, 8, 1, _ar_nic_iommu_cfg_cqr_detail
};
static const generic_mmr_t _ar_nic_iommu_cfg_elog = {
    "AR_NIC_IOMMU_CFG_ELOG", AR_NIC_IOMMU_CFG_ELOG, 8, 1, _ar_nic_iommu_cfg_elog_detail
};
static const generic_mmr_t _ar_nic_iommu_cfg_elog_rp = {
    "AR_NIC_IOMMU_CFG_ELOG_RP", AR_NIC_IOMMU_CFG_ELOG_RP, 8, 1, _ar_nic_iommu_cfg_elog_rp_detail
};
static const generic_mmr_t _ar_nic_iommu_cfg_elog_wp = {
    "AR_NIC_IOMMU_CFG_ELOG_WP", AR_NIC_IOMMU_CFG_ELOG_WP, 8, 1, _ar_nic_iommu_cfg_elog_wp_detail
};
static const generic_mmr_t _ar_nic_iommu_sts = {
    "AR_NIC_IOMMU_STS", AR_NIC_IOMMU_STS, 8, 1, _ar_nic_iommu_sts_detail
};
static const generic_mmr_t _ar_nic_iommu_sts_cq = {
    "AR_NIC_IOMMU_STS_CQ", AR_NIC_IOMMU_STS_CQ, 8, 1, _ar_nic_iommu_sts_cq_detail
};
static const generic_mmr_t _ar_nic_iommu_err_flg = {
    "AR_NIC_IOMMU_ERR_FLG", AR_NIC_IOMMU_ERR_FLG, 8, 1, _ar_nic_iommu_err_flg_detail
};
static const generic_mmr_t _ar_nic_iommu_err_clr = {
    "AR_NIC_IOMMU_ERR_CLR", AR_NIC_IOMMU_ERR_CLR, 8, 1, _ar_nic_iommu_err_clr_detail
};
static const generic_mmr_t _ar_nic_iommu_err_hss_msk = {
    "AR_NIC_IOMMU_ERR_HSS_MSK", AR_NIC_IOMMU_ERR_HSS_MSK, 8, 1, _ar_nic_iommu_err_hss_msk_detail
};
static const generic_mmr_t _ar_nic_iommu_err_os_msk = {
    "AR_NIC_IOMMU_ERR_OS_MSK", AR_NIC_IOMMU_ERR_OS_MSK, 8, 1, _ar_nic_iommu_err_os_msk_detail
};
static const generic_mmr_t _ar_nic_iommu_err_first_flg = {
    "AR_NIC_IOMMU_ERR_FIRST_FLG", AR_NIC_IOMMU_ERR_FIRST_FLG, 8, 1, _ar_nic_iommu_err_first_flg_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_tcr = {
    "AR_NIC_IOMMU_ERR_INFO_TCR", AR_NIC_IOMMU_ERR_INFO_TCR, 8, 1, _ar_nic_iommu_err_info_tcr_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_trb = {
    "AR_NIC_IOMMU_ERR_INFO_TRB", AR_NIC_IOMMU_ERR_INFO_TRB, 8, 1, _ar_nic_iommu_err_info_trb_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_ptc_tag = {
    "AR_NIC_IOMMU_ERR_INFO_PTC_TAG", AR_NIC_IOMMU_ERR_INFO_PTC_TAG, 8, 1, _ar_nic_iommu_err_info_ptc_tag_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_ptc_data = {
    "AR_NIC_IOMMU_ERR_INFO_PTC_DATA", AR_NIC_IOMMU_ERR_INFO_PTC_DATA, 8, 1, _ar_nic_iommu_err_info_ptc_data_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cqr = {
    "AR_NIC_IOMMU_ERR_INFO_CQR", AR_NIC_IOMMU_ERR_INFO_CQR, 8, 1, _ar_nic_iommu_err_info_cqr_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cnt_mbe_tcr = {
    "AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR", AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TCR, 8, 1, _ar_nic_iommu_err_info_cnt_mbe_tcr_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cnt_sbe_tcr = {
    "AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR", AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TCR, 8, 1, _ar_nic_iommu_err_info_cnt_sbe_tcr_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cnt_mbe_trb = {
    "AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB", AR_NIC_IOMMU_ERR_INFO_CNT_MBE_TRB, 8, 1, _ar_nic_iommu_err_info_cnt_mbe_trb_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cnt_sbe_trb = {
    "AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB", AR_NIC_IOMMU_ERR_INFO_CNT_SBE_TRB, 8, 1, _ar_nic_iommu_err_info_cnt_sbe_trb_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cnt_mbe_pt = {
    "AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT", AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PT, 8, 1, _ar_nic_iommu_err_info_cnt_mbe_pt_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cnt_sbe_pt = {
    "AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT", AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PT, 8, 1, _ar_nic_iommu_err_info_cnt_sbe_pt_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cnt_mbe_pd = {
    "AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD", AR_NIC_IOMMU_ERR_INFO_CNT_MBE_PD, 8, 1, _ar_nic_iommu_err_info_cnt_mbe_pd_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cnt_sbe_pd = {
    "AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD", AR_NIC_IOMMU_ERR_INFO_CNT_SBE_PD, 8, 1, _ar_nic_iommu_err_info_cnt_sbe_pd_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cnt_mbe_cqr = {
    "AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR", AR_NIC_IOMMU_ERR_INFO_CNT_MBE_CQR, 8, 1, _ar_nic_iommu_err_info_cnt_mbe_cqr_detail
};
static const generic_mmr_t _ar_nic_iommu_err_info_cnt_sbe_cqr = {
    "AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR", AR_NIC_IOMMU_ERR_INFO_CNT_SBE_CQR, 8, 1, _ar_nic_iommu_err_info_cnt_sbe_cqr_detail
};
static const generic_mmr_t _ar_nic_iommu_err_pf = {
    "AR_NIC_IOMMU_ERR_PF", AR_NIC_IOMMU_ERR_PF, 8, 1, _ar_nic_iommu_err_pf_detail
};
static const generic_mmr_t _ar_nic_iommu_err_cpf = {
    "AR_NIC_IOMMU_ERR_CPF", AR_NIC_IOMMU_ERR_CPF, 8, 1, _ar_nic_iommu_err_cpf_detail
};
static const generic_mmr_t _ar_nic_iommu_dbg_errinj_misc = {
    "AR_NIC_IOMMU_DBG_ERRINJ_MISC", AR_NIC_IOMMU_DBG_ERRINJ_MISC, 8, 1, _ar_nic_iommu_dbg_errinj_misc_detail
};
static const generic_mmr_t _ar_nic_iommu_dbg_errinj_ptec = {
    "AR_NIC_IOMMU_DBG_ERRINJ_PTEC", AR_NIC_IOMMU_DBG_ERRINJ_PTEC, 8, 1, _ar_nic_iommu_dbg_errinj_ptec_detail
};

/*
 *  INSTALL AR IOMMU MMRS
 */
static const generic_mmr_t* _ar_iommu_mmrs[] _unused = {
    &_ar_nic_iommu_rspmon_ring_irq_0_hi_iommu,
    &_ar_nic_iommu_rspmon_ring_irq_0_mid_iommu,
    &_ar_nic_iommu_rspmon_ring_irq_0_lo_iommu,
    &_ar_nic_iommu_err_flg_1_hi_iommu,
    &_ar_nic_iommu_err_flg_1_mid_iommu,
    &_ar_nic_iommu_err_flg_1_lo_iommu,
    &_ar_nic_iommu_trans_req_io_2_hi_iommu,
    &_ar_nic_iommu_trans_req_io_2_mid_iommu,
    &_ar_nic_iommu_trans_req_io_2_lo_iommu,
    &_ar_nic_iommu_trans_req_tr_reg_3_hi_iommu,
    &_ar_nic_iommu_trans_req_tr_reg_3_mid_iommu,
    &_ar_nic_iommu_trans_req_tr_reg_3_lo_iommu,
    &_ar_nic_iommu_trans_req_te_4_hi_iommu,
    &_ar_nic_iommu_trans_req_te_4_mid_iommu,
    &_ar_nic_iommu_trans_req_te_4_lo_iommu,
    &_ar_nic_iommu_trans_req_arb_5_hi_iommu,
    &_ar_nic_iommu_trans_req_arb_5_mid_iommu,
    &_ar_nic_iommu_trans_req_arb_5_lo_iommu,
    &_ar_nic_iommu_event_log_cmd_q_6_hi_iommu,
    &_ar_nic_iommu_event_log_cmd_q_6_mid_iommu,
    &_ar_nic_iommu_event_log_cmd_q_6_lo_iommu,
    &_ar_nic_iommu_parb_req_if_7_hi_iommu,
    &_ar_nic_iommu_parb_req_if_7_mid_iommu,
    &_ar_nic_iommu_parb_req_if_7_lo_iommu,
    &_ar_nic_iommu_parb_req_8_hi_iommu,
    &_ar_nic_iommu_parb_req_8_mid_iommu,
    &_ar_nic_iommu_parb_req_8_lo_iommu,
    &_ar_nic_iommu_trans_req_alloc_9_hi_iommu,
    &_ar_nic_iommu_trans_req_alloc_9_mid_iommu,
    &_ar_nic_iommu_trans_req_alloc_9_lo_iommu,
    &_ar_nic_iommu_ofb_1_0_a_hi_iommu,
    &_ar_nic_iommu_ofb_1_0_a_mid_iommu,
    &_ar_nic_iommu_ofb_1_0_a_lo_iommu,
    &_ar_nic_iommu_ofb_3_2_b_hi_iommu,
    &_ar_nic_iommu_ofb_3_2_b_mid_iommu,
    &_ar_nic_iommu_ofb_3_2_b_lo_iommu,
    &_ar_nic_iommu_ofb_5_4_c_hi_iommu,
    &_ar_nic_iommu_ofb_5_4_c_mid_iommu,
    &_ar_nic_iommu_ofb_5_4_c_lo_iommu,
    &_ar_nic_iommu_ofb_7_6_d_hi_iommu,
    &_ar_nic_iommu_ofb_7_6_d_mid_iommu,
    &_ar_nic_iommu_ofb_7_6_d_lo_iommu,
    &_ar_nic_iommu_ofb_9_8_e_hi_iommu,
    &_ar_nic_iommu_ofb_9_8_e_mid_iommu,
    &_ar_nic_iommu_ofb_9_8_e_lo_iommu,
    &_ar_nic_iommu_ofb_11_10_f_hi_iommu,
    &_ar_nic_iommu_ofb_11_10_f_mid_iommu,
    &_ar_nic_iommu_ofb_11_10_f_lo_iommu,
    &_ar_nic_iommu_ofb_13_12_10_hi_iommu,
    &_ar_nic_iommu_ofb_13_12_10_mid_iommu,
    &_ar_nic_iommu_ofb_13_12_10_lo_iommu,
    &_ar_nic_iommu_ofb_15_14_11_hi_iommu,
    &_ar_nic_iommu_ofb_15_14_11_mid_iommu,
    &_ar_nic_iommu_ofb_15_14_11_lo_iommu,
    &_ar_nic_iommu_npt_rsp_12_hi_iommu,
    &_ar_nic_iommu_npt_rsp_12_mid_iommu,
    &_ar_nic_iommu_npt_rsp_12_lo_iommu,
    &_ar_nic_iommu_mux_sel_13_hi_iommu,
    &_ar_nic_iommu_mux_sel_13_mid_iommu,
    &_ar_nic_iommu_mux_sel_13_lo_iommu,
    &_ar_nic_iommu_cfg_params,
    &_ar_nic_iommu_cfg_crdts,
    &_ar_nic_iommu_cfg_cq,
    &_ar_nic_iommu_cfg_cqrp,
    &_ar_nic_iommu_cfg_cqwp,
    &_ar_nic_iommu_cfg_cqr,
    &_ar_nic_iommu_cfg_elog,
    &_ar_nic_iommu_cfg_elog_rp,
    &_ar_nic_iommu_cfg_elog_wp,
    &_ar_nic_iommu_sts,
    &_ar_nic_iommu_sts_cq,
    &_ar_nic_iommu_err_flg,
    &_ar_nic_iommu_err_clr,
    &_ar_nic_iommu_err_hss_msk,
    &_ar_nic_iommu_err_os_msk,
    &_ar_nic_iommu_err_first_flg,
    &_ar_nic_iommu_err_info_tcr,
    &_ar_nic_iommu_err_info_trb,
    &_ar_nic_iommu_err_info_ptc_tag,
    &_ar_nic_iommu_err_info_ptc_data,
    &_ar_nic_iommu_err_info_cqr,
    &_ar_nic_iommu_err_info_cnt_mbe_tcr,
    &_ar_nic_iommu_err_info_cnt_sbe_tcr,
    &_ar_nic_iommu_err_info_cnt_mbe_trb,
    &_ar_nic_iommu_err_info_cnt_sbe_trb,
    &_ar_nic_iommu_err_info_cnt_mbe_pt,
    &_ar_nic_iommu_err_info_cnt_sbe_pt,
    &_ar_nic_iommu_err_info_cnt_mbe_pd,
    &_ar_nic_iommu_err_info_cnt_sbe_pd,
    &_ar_nic_iommu_err_info_cnt_mbe_cqr,
    &_ar_nic_iommu_err_info_cnt_sbe_cqr,
    &_ar_nic_iommu_err_pf,
    &_ar_nic_iommu_err_cpf,
    &_ar_nic_iommu_dbg_errinj_misc,
    &_ar_nic_iommu_dbg_errinj_ptec,
    NULL
};

#endif
