#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x264d7e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x264d970 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2657dc0 .functor NOT 1, L_0x2682160, C4<0>, C4<0>, C4<0>;
L_0x2681ec0 .functor XOR 1, L_0x2681d60, L_0x2681e20, C4<0>, C4<0>;
L_0x2682050 .functor XOR 1, L_0x2681ec0, L_0x2681f80, C4<0>, C4<0>;
v0x267e490_0 .net *"_ivl_10", 0 0, L_0x2681f80;  1 drivers
v0x267e590_0 .net *"_ivl_12", 0 0, L_0x2682050;  1 drivers
v0x267e670_0 .net *"_ivl_2", 0 0, L_0x26801a0;  1 drivers
v0x267e730_0 .net *"_ivl_4", 0 0, L_0x2681d60;  1 drivers
v0x267e810_0 .net *"_ivl_6", 0 0, L_0x2681e20;  1 drivers
v0x267e940_0 .net *"_ivl_8", 0 0, L_0x2681ec0;  1 drivers
v0x267ea20_0 .net "a", 0 0, v0x267b430_0;  1 drivers
v0x267eac0_0 .net "b", 0 0, v0x267b4d0_0;  1 drivers
v0x267eb60_0 .net "c", 0 0, v0x267b570_0;  1 drivers
v0x267ec00_0 .var "clk", 0 0;
v0x267eca0_0 .net "d", 0 0, v0x267b6b0_0;  1 drivers
v0x267ed40_0 .net "q_dut", 0 0, L_0x2681ad0;  1 drivers
v0x267ede0_0 .net "q_ref", 0 0, L_0x2639ea0;  1 drivers
v0x267ee80_0 .var/2u "stats1", 159 0;
v0x267ef20_0 .var/2u "strobe", 0 0;
v0x267efc0_0 .net "tb_match", 0 0, L_0x2682160;  1 drivers
v0x267f080_0 .net "tb_mismatch", 0 0, L_0x2657dc0;  1 drivers
v0x267f140_0 .net "wavedrom_enable", 0 0, v0x267b7a0_0;  1 drivers
v0x267f1e0_0 .net "wavedrom_title", 511 0, v0x267b840_0;  1 drivers
L_0x26801a0 .concat [ 1 0 0 0], L_0x2639ea0;
L_0x2681d60 .concat [ 1 0 0 0], L_0x2639ea0;
L_0x2681e20 .concat [ 1 0 0 0], L_0x2681ad0;
L_0x2681f80 .concat [ 1 0 0 0], L_0x2639ea0;
L_0x2682160 .cmp/eeq 1, L_0x26801a0, L_0x2682050;
S_0x264db00 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x264d970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2639ea0 .functor OR 1, v0x267b570_0, v0x267b4d0_0, C4<0>, C4<0>;
v0x2658030_0 .net "a", 0 0, v0x267b430_0;  alias, 1 drivers
v0x26580d0_0 .net "b", 0 0, v0x267b4d0_0;  alias, 1 drivers
v0x2639ff0_0 .net "c", 0 0, v0x267b570_0;  alias, 1 drivers
v0x263a090_0 .net "d", 0 0, v0x267b6b0_0;  alias, 1 drivers
v0x267aa30_0 .net "q", 0 0, L_0x2639ea0;  alias, 1 drivers
S_0x267abe0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x264d970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x267b430_0 .var "a", 0 0;
v0x267b4d0_0 .var "b", 0 0;
v0x267b570_0 .var "c", 0 0;
v0x267b610_0 .net "clk", 0 0, v0x267ec00_0;  1 drivers
v0x267b6b0_0 .var "d", 0 0;
v0x267b7a0_0 .var "wavedrom_enable", 0 0;
v0x267b840_0 .var "wavedrom_title", 511 0;
E_0x2648940/0 .event negedge, v0x267b610_0;
E_0x2648940/1 .event posedge, v0x267b610_0;
E_0x2648940 .event/or E_0x2648940/0, E_0x2648940/1;
E_0x2648b90 .event posedge, v0x267b610_0;
E_0x26329f0 .event negedge, v0x267b610_0;
S_0x267af30 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x267abe0;
 .timescale -12 -12;
v0x267b130_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x267b230 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x267abe0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x267b9a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x264d970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x264e260 .functor NOT 1, v0x267b430_0, C4<0>, C4<0>, C4<0>;
L_0x2657e30 .functor NOT 1, v0x267b4d0_0, C4<0>, C4<0>, C4<0>;
L_0x267f490 .functor AND 1, L_0x264e260, L_0x2657e30, C4<1>, C4<1>;
L_0x267f530 .functor NOT 1, v0x267b570_0, C4<0>, C4<0>, C4<0>;
L_0x267f5d0 .functor AND 1, L_0x267f490, L_0x267f530, C4<1>, C4<1>;
L_0x267f690 .functor AND 1, L_0x267f5d0, v0x267b6b0_0, C4<1>, C4<1>;
L_0x267f820 .functor NOT 1, v0x267b430_0, C4<0>, C4<0>, C4<0>;
L_0x267f890 .functor NOT 1, v0x267b4d0_0, C4<0>, C4<0>, C4<0>;
L_0x267f950 .functor AND 1, L_0x267f820, L_0x267f890, C4<1>, C4<1>;
L_0x267fa10 .functor AND 1, L_0x267f950, v0x267b570_0, C4<1>, C4<1>;
L_0x267fb30 .functor NOT 1, v0x267b6b0_0, C4<0>, C4<0>, C4<0>;
L_0x267fba0 .functor AND 1, L_0x267fa10, L_0x267fb30, C4<1>, C4<1>;
L_0x267fcd0 .functor OR 1, L_0x267f690, L_0x267fba0, C4<0>, C4<0>;
L_0x267fde0 .functor NOT 1, v0x267b430_0, C4<0>, C4<0>, C4<0>;
L_0x267fc60 .functor AND 1, L_0x267fde0, v0x267b4d0_0, C4<1>, C4<1>;
L_0x267ff20 .functor NOT 1, v0x267b570_0, C4<0>, C4<0>, C4<0>;
L_0x2680020 .functor AND 1, L_0x267fc60, L_0x267ff20, C4<1>, C4<1>;
L_0x2680130 .functor NOT 1, v0x267b6b0_0, C4<0>, C4<0>, C4<0>;
L_0x2680240 .functor AND 1, L_0x2680020, L_0x2680130, C4<1>, C4<1>;
L_0x2680350 .functor OR 1, L_0x267fcd0, L_0x2680240, C4<0>, C4<0>;
L_0x2680510 .functor NOT 1, v0x267b4d0_0, C4<0>, C4<0>, C4<0>;
L_0x2680690 .functor AND 1, v0x267b430_0, L_0x2680510, C4<1>, C4<1>;
L_0x2680810 .functor AND 1, L_0x2680690, v0x267b570_0, C4<1>, C4<1>;
L_0x26809e0 .functor NOT 1, v0x267b6b0_0, C4<0>, C4<0>, C4<0>;
L_0x2680b20 .functor AND 1, L_0x2680810, L_0x26809e0, C4<1>, C4<1>;
L_0x2680c30 .functor OR 1, L_0x2680350, L_0x2680b20, C4<0>, C4<0>;
L_0x2680e20 .functor AND 1, v0x267b430_0, v0x267b4d0_0, C4<1>, C4<1>;
L_0x2680fa0 .functor NOT 1, v0x267b570_0, C4<0>, C4<0>, C4<0>;
L_0x2681100 .functor AND 1, L_0x2680e20, L_0x2680fa0, C4<1>, C4<1>;
L_0x2681210 .functor NOT 1, v0x267b6b0_0, C4<0>, C4<0>, C4<0>;
L_0x2681490 .functor AND 1, L_0x2681100, L_0x2681210, C4<1>, C4<1>;
L_0x26815a0 .functor OR 1, L_0x2680c30, L_0x2681490, C4<0>, C4<0>;
L_0x26817c0 .functor AND 1, v0x267b430_0, v0x267b4d0_0, C4<1>, C4<1>;
L_0x2681830 .functor AND 1, L_0x26817c0, v0x267b570_0, C4<1>, C4<1>;
L_0x2681a10 .functor AND 1, L_0x2681830, v0x267b6b0_0, C4<1>, C4<1>;
L_0x2681ad0 .functor OR 1, L_0x26815a0, L_0x2681a10, C4<0>, C4<0>;
v0x267bc90_0 .net *"_ivl_0", 0 0, L_0x264e260;  1 drivers
v0x267bd70_0 .net *"_ivl_10", 0 0, L_0x267f690;  1 drivers
v0x267be50_0 .net *"_ivl_12", 0 0, L_0x267f820;  1 drivers
v0x267bf40_0 .net *"_ivl_14", 0 0, L_0x267f890;  1 drivers
v0x267c020_0 .net *"_ivl_16", 0 0, L_0x267f950;  1 drivers
v0x267c150_0 .net *"_ivl_18", 0 0, L_0x267fa10;  1 drivers
v0x267c230_0 .net *"_ivl_2", 0 0, L_0x2657e30;  1 drivers
v0x267c310_0 .net *"_ivl_20", 0 0, L_0x267fb30;  1 drivers
v0x267c3f0_0 .net *"_ivl_22", 0 0, L_0x267fba0;  1 drivers
v0x267c4d0_0 .net *"_ivl_24", 0 0, L_0x267fcd0;  1 drivers
v0x267c5b0_0 .net *"_ivl_26", 0 0, L_0x267fde0;  1 drivers
v0x267c690_0 .net *"_ivl_28", 0 0, L_0x267fc60;  1 drivers
v0x267c770_0 .net *"_ivl_30", 0 0, L_0x267ff20;  1 drivers
v0x267c850_0 .net *"_ivl_32", 0 0, L_0x2680020;  1 drivers
v0x267c930_0 .net *"_ivl_34", 0 0, L_0x2680130;  1 drivers
v0x267ca10_0 .net *"_ivl_36", 0 0, L_0x2680240;  1 drivers
v0x267caf0_0 .net *"_ivl_38", 0 0, L_0x2680350;  1 drivers
v0x267cbd0_0 .net *"_ivl_4", 0 0, L_0x267f490;  1 drivers
v0x267ccb0_0 .net *"_ivl_40", 0 0, L_0x2680510;  1 drivers
v0x267cd90_0 .net *"_ivl_42", 0 0, L_0x2680690;  1 drivers
v0x267ce70_0 .net *"_ivl_44", 0 0, L_0x2680810;  1 drivers
v0x267cf50_0 .net *"_ivl_46", 0 0, L_0x26809e0;  1 drivers
v0x267d030_0 .net *"_ivl_48", 0 0, L_0x2680b20;  1 drivers
v0x267d110_0 .net *"_ivl_50", 0 0, L_0x2680c30;  1 drivers
v0x267d1f0_0 .net *"_ivl_52", 0 0, L_0x2680e20;  1 drivers
v0x267d2d0_0 .net *"_ivl_54", 0 0, L_0x2680fa0;  1 drivers
v0x267d3b0_0 .net *"_ivl_56", 0 0, L_0x2681100;  1 drivers
v0x267d490_0 .net *"_ivl_58", 0 0, L_0x2681210;  1 drivers
v0x267d570_0 .net *"_ivl_6", 0 0, L_0x267f530;  1 drivers
v0x267d650_0 .net *"_ivl_60", 0 0, L_0x2681490;  1 drivers
v0x267d730_0 .net *"_ivl_62", 0 0, L_0x26815a0;  1 drivers
v0x267d810_0 .net *"_ivl_64", 0 0, L_0x26817c0;  1 drivers
v0x267d8f0_0 .net *"_ivl_66", 0 0, L_0x2681830;  1 drivers
v0x267dbe0_0 .net *"_ivl_68", 0 0, L_0x2681a10;  1 drivers
v0x267dcc0_0 .net *"_ivl_8", 0 0, L_0x267f5d0;  1 drivers
v0x267dda0_0 .net "a", 0 0, v0x267b430_0;  alias, 1 drivers
v0x267de40_0 .net "b", 0 0, v0x267b4d0_0;  alias, 1 drivers
v0x267df30_0 .net "c", 0 0, v0x267b570_0;  alias, 1 drivers
v0x267e020_0 .net "d", 0 0, v0x267b6b0_0;  alias, 1 drivers
v0x267e110_0 .net "q", 0 0, L_0x2681ad0;  alias, 1 drivers
S_0x267e270 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x264d970;
 .timescale -12 -12;
E_0x26486e0 .event anyedge, v0x267ef20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x267ef20_0;
    %nor/r;
    %assign/vec4 v0x267ef20_0, 0;
    %wait E_0x26486e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x267abe0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267b6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267b570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267b4d0_0, 0;
    %assign/vec4 v0x267b430_0, 0;
    %wait E_0x26329f0;
    %wait E_0x2648b90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267b6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267b570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267b4d0_0, 0;
    %assign/vec4 v0x267b430_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2648940;
    %load/vec4 v0x267b430_0;
    %load/vec4 v0x267b4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x267b570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x267b6b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x267b6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267b570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267b4d0_0, 0;
    %assign/vec4 v0x267b430_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x267b230;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2648940;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x267b6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267b570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x267b4d0_0, 0;
    %assign/vec4 v0x267b430_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x264d970;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x267ec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x267ef20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x264d970;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x267ec00_0;
    %inv;
    %store/vec4 v0x267ec00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x264d970;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x267b610_0, v0x267f080_0, v0x267ea20_0, v0x267eac0_0, v0x267eb60_0, v0x267eca0_0, v0x267ede0_0, v0x267ed40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x264d970;
T_7 ;
    %load/vec4 v0x267ee80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x267ee80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x267ee80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x267ee80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x267ee80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x267ee80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x267ee80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x264d970;
T_8 ;
    %wait E_0x2648940;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x267ee80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x267ee80_0, 4, 32;
    %load/vec4 v0x267efc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x267ee80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x267ee80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x267ee80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x267ee80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x267ede0_0;
    %load/vec4 v0x267ede0_0;
    %load/vec4 v0x267ed40_0;
    %xor;
    %load/vec4 v0x267ede0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x267ee80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x267ee80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x267ee80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x267ee80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/circuit4/iter9/response0/top_module.sv";
