set_min_delay 30 -from clk1 -rise_from ff1 -fall_from port2 -rise_through xor1 -ignore_clock_latency -reset_path
