// Seed: 1013178538
module module_0;
  supply0 id_2;
  final $display(id_1, 1, 1, id_1, 1, 1, 1, 1 - id_2, id_2 == 1, id_1);
  assign module_1.type_4 = 0;
  supply1 id_3;
  wand id_4 = id_3 ? id_2 : 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input uwire id_9
);
  wire id_11;
  module_0 modCall_1 ();
  uwire id_12;
  wire id_13;
  wire id_14;
  logic [7:0] id_15;
  assign id_15[1] = id_12 == 1'b0;
  wire id_16;
endmodule
