// Seed: 4290017919
module module_0 (
    output supply1 id_0,
    output wire id_1,
    output tri id_2,
    output tri id_3,
    input supply0 id_4,
    output uwire id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    output tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    output tri id_12,
    input wand module_0,
    output supply0 id_14,
    input wand id_15,
    output wor id_16,
    output wire id_17,
    input wor id_18,
    output wor id_19,
    input uwire id_20
);
  wire  id_22;
  uwire id_23 = id_10;
  assign id_11 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input supply1 id_2
);
  tri0 id_4;
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1
  );
  supply0 id_5;
  assign id_5 = id_4 - 1 >= "";
endmodule
