

library IEEE;
use IEEE.std_logic_1164.all;

entity my_exor2 is

port (ip1 : in std_logic;
ip2 : in std_logic;
op1 : out std_logic
);
end my_exor2;

architecture my_exor_beh2 of my_exor2 is

begin
op1<= ip1 xor ip2;
end my_exor_beh2;