

================================================================
== Vivado HLS Report for 'pix_average'
================================================================
* Date:           Tue Jan 23 17:37:06 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.486|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10252|  10252|  10252|  10252|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- ImageLoop  |  10249|  10249|        11|          1|          1|  10240|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	13  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_Data_V = alloca i128"   --->   Operation 15 'alloca' 'tmp_Data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [1 x i8]* @p_str78)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamIn_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cntr_load = load i32* @cntr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 20 'load' 'cntr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%tmp_6 = icmp ult i32 %cntr_load, 9" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 21 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%tmp_8 = icmp eq i32 %cntr_load, 9" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 22 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.83ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i14 [ 0, %codeRepl ], [ %i_2, %.loopexit247 ]"   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.01ns)   --->   "%tmp_s = icmp eq i14 %i, -6144" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 25 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.38ns)   --->   "%i_2 = add i14 %i, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 27 'add' 'i_2' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %._crit_edge269, label %1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader246.preheader, label %2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:194]   --->   Operation 29 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i3 = zext i14 %i to i64" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 30 'zext' 'i3' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sum_V_0_addr_1 = getelementptr [10240 x i21]* @sum_V_0, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 31 'getelementptr' 'sum_V_0_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (0.83ns)   --->   "%sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 32 'load' 'sum_V_0_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sum_V_1_addr_1 = getelementptr [10240 x i21]* @sum_V_1, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 33 'getelementptr' 'sum_V_1_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (0.83ns)   --->   "%sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 34 'load' 'sum_V_1_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sum_V_2_addr_1 = getelementptr [10240 x i21]* @sum_V_2, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 35 'getelementptr' 'sum_V_2_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.83ns)   --->   "%sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 36 'load' 'sum_V_2_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sum_V_3_addr_1 = getelementptr [10240 x i21]* @sum_V_3, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 37 'getelementptr' 'sum_V_3_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 38 [3/3] (0.83ns)   --->   "%sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 38 'load' 'sum_V_3_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sum_V_4_addr_1 = getelementptr [10240 x i21]* @sum_V_4, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 39 'getelementptr' 'sum_V_4_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (0.83ns)   --->   "%sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 40 'load' 'sum_V_4_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sum_V_5_addr_1 = getelementptr [10240 x i21]* @sum_V_5, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 41 'getelementptr' 'sum_V_5_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 42 [3/3] (0.83ns)   --->   "%sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 42 'load' 'sum_V_5_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sum_V_6_addr_1 = getelementptr [10240 x i21]* @sum_V_6, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 43 'getelementptr' 'sum_V_6_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 44 [3/3] (0.83ns)   --->   "%sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 44 'load' 'sum_V_6_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sum_V_7_addr_1 = getelementptr [10240 x i21]* @sum_V_7, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 45 'getelementptr' 'sum_V_7_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 46 [3/3] (0.83ns)   --->   "%sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 46 'load' 'sum_V_7_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i2 = zext i14 %i to i64" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 47 'zext' 'i2' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sum_V_0_addr = getelementptr [10240 x i21]* @sum_V_0, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 48 'getelementptr' 'sum_V_0_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 49 [3/3] (0.83ns)   --->   "%sum_V_0_load = load i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 49 'load' 'sum_V_0_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sum_V_1_addr = getelementptr [10240 x i21]* @sum_V_1, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 50 'getelementptr' 'sum_V_1_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 51 [3/3] (0.83ns)   --->   "%sum_V_1_load = load i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 51 'load' 'sum_V_1_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sum_V_2_addr = getelementptr [10240 x i21]* @sum_V_2, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 52 'getelementptr' 'sum_V_2_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 53 [3/3] (0.83ns)   --->   "%sum_V_2_load = load i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 53 'load' 'sum_V_2_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sum_V_3_addr = getelementptr [10240 x i21]* @sum_V_3, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 54 'getelementptr' 'sum_V_3_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 55 [3/3] (0.83ns)   --->   "%sum_V_3_load = load i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 55 'load' 'sum_V_3_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sum_V_4_addr = getelementptr [10240 x i21]* @sum_V_4, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 56 'getelementptr' 'sum_V_4_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 57 [3/3] (0.83ns)   --->   "%sum_V_4_load = load i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 57 'load' 'sum_V_4_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sum_V_5_addr = getelementptr [10240 x i21]* @sum_V_5, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 58 'getelementptr' 'sum_V_5_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 59 [3/3] (0.83ns)   --->   "%sum_V_5_load = load i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 59 'load' 'sum_V_5_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sum_V_6_addr = getelementptr [10240 x i21]* @sum_V_6, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 60 'getelementptr' 'sum_V_6_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 61 [3/3] (0.83ns)   --->   "%sum_V_6_load = load i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 61 'load' 'sum_V_6_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sum_V_7_addr = getelementptr [10240 x i21]* @sum_V_7, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 62 'getelementptr' 'sum_V_7_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 63 [3/3] (0.83ns)   --->   "%sum_V_7_load = load i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 63 'load' 'sum_V_7_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 64 [2/3] (0.83ns)   --->   "%sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 64 'load' 'sum_V_0_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 65 [2/3] (0.83ns)   --->   "%sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 65 'load' 'sum_V_1_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 66 [2/3] (0.83ns)   --->   "%sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 66 'load' 'sum_V_2_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 67 [2/3] (0.83ns)   --->   "%sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 67 'load' 'sum_V_3_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 68 [2/3] (0.83ns)   --->   "%sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 68 'load' 'sum_V_4_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 69 [2/3] (0.83ns)   --->   "%sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 69 'load' 'sum_V_5_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 70 [2/3] (0.83ns)   --->   "%sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 70 'load' 'sum_V_6_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 71 [2/3] (0.83ns)   --->   "%sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 71 'load' 'sum_V_7_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 72 [2/3] (0.83ns)   --->   "%sum_V_0_load = load i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 72 'load' 'sum_V_0_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 73 [2/3] (0.83ns)   --->   "%sum_V_1_load = load i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 73 'load' 'sum_V_1_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 74 [2/3] (0.83ns)   --->   "%sum_V_2_load = load i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 74 'load' 'sum_V_2_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 75 [2/3] (0.83ns)   --->   "%sum_V_3_load = load i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 75 'load' 'sum_V_3_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 76 [2/3] (0.83ns)   --->   "%sum_V_4_load = load i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 76 'load' 'sum_V_4_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 77 [2/3] (0.83ns)   --->   "%sum_V_5_load = load i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 77 'load' 'sum_V_5_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 78 [2/3] (0.83ns)   --->   "%sum_V_6_load = load i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 78 'load' 'sum_V_6_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 79 [2/3] (0.83ns)   --->   "%sum_V_7_load = load i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 79 'load' 'sum_V_7_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 80 [1/1] (0.69ns)   --->   "%empty_15 = call { i128, i4 } @_ssdm_op_Read.ap_fifo.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 80 'read' 'empty_15' <Predicate = true> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_Data_V_5 = extractvalue { i128, i4 } %empty_15, 0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 81 'extractvalue' 'tmp_Data_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_User_V = extractvalue { i128, i4 } %empty_15, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 82 'extractvalue' 'tmp_User_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %.loopexit247" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 83 'br' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_4 : Operation 84 [1/3] (0.83ns)   --->   "%sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 84 'load' 'sum_V_0_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 85 [1/3] (0.83ns)   --->   "%sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 85 'load' 'sum_V_1_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 86 [1/3] (0.83ns)   --->   "%sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 86 'load' 'sum_V_2_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 87 [1/3] (0.83ns)   --->   "%sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 87 'load' 'sum_V_3_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 88 [1/3] (0.83ns)   --->   "%sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 88 'load' 'sum_V_4_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 89 [1/3] (0.83ns)   --->   "%sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 89 'load' 'sum_V_5_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 90 [1/3] (0.83ns)   --->   "%sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 90 'load' 'sum_V_6_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 91 [1/3] (0.83ns)   --->   "%sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 91 'load' 'sum_V_7_load_1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 92 [1/3] (0.83ns)   --->   "%sum_V_0_load = load i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 92 'load' 'sum_V_0_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 93 [1/3] (0.83ns)   --->   "%sum_V_1_load = load i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 93 'load' 'sum_V_1_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 94 [1/3] (0.83ns)   --->   "%sum_V_2_load = load i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 94 'load' 'sum_V_2_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 95 [1/3] (0.83ns)   --->   "%sum_V_3_load = load i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 95 'load' 'sum_V_3_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 96 [1/3] (0.83ns)   --->   "%sum_V_4_load = load i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 96 'load' 'sum_V_4_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 97 [1/3] (0.83ns)   --->   "%sum_V_5_load = load i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 97 'load' 'sum_V_5_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 98 [1/3] (0.83ns)   --->   "%sum_V_6_load = load i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 98 'load' 'sum_V_6_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 99 [1/3] (0.83ns)   --->   "%sum_V_7_load = load i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 99 'load' 'sum_V_7_load' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 5 <SV = 4> <Delay = 1.43>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext2_cast = zext i21 %sum_V_0_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 100 'zext' 'zext2_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 101 [6/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 101 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext3_cast = zext i21 %sum_V_1_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 102 'zext' 'zext3_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 103 [6/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 103 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext5_cast = zext i21 %sum_V_2_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 104 'zext' 'zext5_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 105 [6/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 105 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext6_cast = zext i21 %sum_V_3_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 106 'zext' 'zext6_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 107 [6/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 107 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext7_cast = zext i21 %sum_V_4_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 108 'zext' 'zext7_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 109 [6/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 109 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext4_cast = zext i21 %sum_V_5_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 110 'zext' 'zext4_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 111 [6/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 111 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext1_cast = zext i21 %sum_V_6_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 112 'zext' 'zext1_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 113 [6/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 113 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_cast = zext i21 %sum_V_7_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 114 'zext' 'zext_cast' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 115 [6/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 115 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i128 %tmp_Data_V_5 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 116 'trunc' 'tmp_9' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %tmp_9 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 117 'zext' 'rhs_V' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.43ns)   --->   "%ret_V_7 = add i21 %rhs_V, %sum_V_0_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 118 'add' 'ret_V_7' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 16, i32 31)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 119 'partselect' 'p_Result_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i16 %p_Result_1 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 120 'zext' 'rhs_V_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (1.43ns)   --->   "%ret_V_7_1 = add i21 %rhs_V_1, %sum_V_1_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 121 'add' 'ret_V_7_1' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 32, i32 47)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 122 'partselect' 'p_Result_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i16 %p_Result_2 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 123 'zext' 'rhs_V_2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.43ns)   --->   "%ret_V_7_2 = add i21 %rhs_V_2, %sum_V_2_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 124 'add' 'ret_V_7_2' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 48, i32 63)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 125 'partselect' 'p_Result_3' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i16 %p_Result_3 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 126 'zext' 'rhs_V_3' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.43ns)   --->   "%ret_V_7_3 = add i21 %rhs_V_3, %sum_V_3_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 127 'add' 'ret_V_7_3' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 64, i32 79)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 128 'partselect' 'p_Result_4' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i16 %p_Result_4 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 129 'zext' 'rhs_V_4' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.43ns)   --->   "%ret_V_7_4 = add i21 %rhs_V_4, %sum_V_4_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 130 'add' 'ret_V_7_4' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 80, i32 95)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 131 'partselect' 'p_Result_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i16 %p_Result_5 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 132 'zext' 'rhs_V_5' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.43ns)   --->   "%ret_V_7_5 = add i21 %rhs_V_5, %sum_V_5_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 133 'add' 'ret_V_7_5' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 96, i32 111)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 134 'partselect' 'p_Result_6' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%rhs_V_6 = zext i16 %p_Result_6 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 135 'zext' 'rhs_V_6' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.43ns)   --->   "%ret_V_7_6 = add i21 %rhs_V_6, %sum_V_6_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 136 'add' 'ret_V_7_6' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V_5, i32 112, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:198]   --->   Operation 137 'partselect' 'p_Result_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%rhs_V_7 = zext i16 %p_Result_7 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 138 'zext' 'rhs_V_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.43ns)   --->   "%ret_V_7_7 = add i21 %rhs_V_7, %sum_V_7_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 139 'add' 'ret_V_7_7' <Predicate = (tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.37>
ST_6 : Operation 140 [5/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 140 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 141 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 142 [5/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 142 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 143 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 144 [5/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 144 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 145 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 146 [5/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 146 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 147 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 148 [5/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 148 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 149 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 150 [5/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 150 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 151 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 152 [5/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 152 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 153 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 154 [5/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 154 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:214]   --->   Operation 155 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 156 [1/1] (0.83ns)   --->   "store i21 %ret_V_7, i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 156 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 157 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_1, i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 157 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 158 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_2, i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 158 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 159 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_3, i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 159 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 160 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_4, i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 160 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 161 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_5, i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 161 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 162 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_6, i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 162 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 163 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_7, i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199]   --->   Operation 163 'store' <Predicate = (tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 7 <SV = 6> <Delay = 1.37>
ST_7 : Operation 164 [4/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 164 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [4/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 165 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [4/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 166 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [4/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 167 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [4/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 168 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [4/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 169 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [4/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 170 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [4/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 171 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.37>
ST_8 : Operation 172 [3/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 172 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [3/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 173 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 174 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 175 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 176 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 177 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 178 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [3/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 179 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.37>
ST_9 : Operation 180 [2/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 180 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [2/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 181 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [2/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 182 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [2/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 183 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [2/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 184 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [2/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 185 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [2/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 186 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 187 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.37>
ST_10 : Operation 188 [1/6] (1.37ns)   --->   "%mul1 = mul i44 %zext2_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 188 'mul' 'mul1' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_V_0_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul1, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 189 'partselect' 'tmp_V_0_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 190 [1/6] (1.37ns)   --->   "%mul3 = mul i44 %zext3_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 190 'mul' 'mul3' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_V_1_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul3, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 191 'partselect' 'tmp_V_1_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 192 [1/6] (1.37ns)   --->   "%mul4 = mul i44 %zext5_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 192 'mul' 'mul4' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_V_2_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul4, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 193 'partselect' 'tmp_V_2_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 194 [1/6] (1.37ns)   --->   "%mul6 = mul i44 %zext6_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 194 'mul' 'mul6' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_V_3_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul6, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 195 'partselect' 'tmp_V_3_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 196 [1/6] (1.37ns)   --->   "%mul8 = mul i44 %zext7_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 196 'mul' 'mul8' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_V_4_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul8, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 197 'partselect' 'tmp_V_4_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 198 [1/6] (1.37ns)   --->   "%mul5 = mul i44 %zext4_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 198 'mul' 'mul5' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_V_5_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul5, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 199 'partselect' 'tmp_V_5_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 200 [1/6] (1.37ns)   --->   "%mul2 = mul i44 %zext1_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 200 'mul' 'mul2' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_V_6_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul2, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 201 'partselect' 'tmp_V_6_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 202 [1/6] (1.37ns)   --->   "%mul = mul i44 %zext_cast, 3728271" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 202 'mul' 'mul' <Predicate = (!tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_V_7_trunc = call i16 @_ssdm_op_PartSelect.i16.i44.i32.i32(i44 %mul, i32 25, i32 40)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 203 'partselect' 'tmp_V_7_trunc' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.83>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_12_7 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16(i16 %tmp_V_7_trunc, i16 %tmp_V_6_trunc, i16 %tmp_V_5_trunc, i16 %tmp_V_4_trunc, i16 %tmp_V_3_trunc, i16 %tmp_V_2_trunc, i16 %tmp_V_1_trunc, i16 %tmp_V_0_trunc)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 204 'bitconcatenate' 'p_Result_12_7' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.83ns)   --->   "store i128 %p_Result_12_7, i128* %tmp_Data_V" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212]   --->   Operation 205 'store' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.83>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "br label %.loopexit247"   --->   Operation 206 'br' <Predicate = (!tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.83ns)   --->   "store i128 %tmp_Data_V_5, i128* %tmp_Data_V" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 207 'store' <Predicate = (tmp_6)> <Delay = 0.83>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "br label %.loopexit247"   --->   Operation 208 'br' <Predicate = (tmp_6)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.69>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 209 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 210 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:190]   --->   Operation 211 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_Data_V_6 = load i128* %tmp_Data_V" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:219]   --->   Operation 212 'load' 'tmp_Data_V_6' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_6, i4 %tmp_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:219]   --->   Operation 213 'write' <Predicate = (!tmp_s)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:220]   --->   Operation 214 'specregionend' 'empty_16' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189]   --->   Operation 215 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 1.48>
ST_13 : Operation 216 [1/1] (1.48ns)   --->   "%tmp_5 = add i32 %cntr_load, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:226]   --->   Operation 216 'add' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 3> <Delay = 0.44>
ST_14 : Operation 217 [1/1] (0.44ns)   --->   "%storemerge = select i1 %tmp_8, i32 0, i32 %tmp_5" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:223]   --->   Operation 217 'select' 'storemerge' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @cntr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:224]   --->   Operation 218 'store' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "ret void" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:228]   --->   Operation 219 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2ns, clock uncertainty: 0.25ns.

 <State 1>: 1.14ns
The critical path consists of the following:
	'load' operation ('cntr_load', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:194) on static variable 'cntr' [19]  (0 ns)
	'icmp' operation ('tmp_6', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:194) [20]  (1.14 ns)

 <State 2>: 1.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189) [24]  (0 ns)
	'add' operation ('i', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:189) [27]  (1.39 ns)

 <State 3>: 0.836ns
The critical path consists of the following:
	'load' operation ('sum_V_0_load_1', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212) on array 'sum_V_0' [42]  (0.836 ns)

 <State 4>: 0.836ns
The critical path consists of the following:
	'load' operation ('sum_V_0_load_1', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212) on array 'sum_V_0' [42]  (0.836 ns)

 <State 5>: 1.44ns
The critical path consists of the following:
	'add' operation ('ret_V_7', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:199) [98]  (1.44 ns)

 <State 6>: 1.38ns
The critical path consists of the following:
	'mul' operation ('mul1', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212) [44]  (1.38 ns)

 <State 7>: 1.38ns
The critical path consists of the following:
	'mul' operation ('mul1', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212) [44]  (1.38 ns)

 <State 8>: 1.38ns
The critical path consists of the following:
	'mul' operation ('mul1', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212) [44]  (1.38 ns)

 <State 9>: 1.38ns
The critical path consists of the following:
	'mul' operation ('mul1', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212) [44]  (1.38 ns)

 <State 10>: 1.38ns
The critical path consists of the following:
	'mul' operation ('mul1', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212) [44]  (1.38 ns)

 <State 11>: 0.835ns
The critical path consists of the following:
	'store' operation (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212) of variable 'p_Result_12_7', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:212 on local variable 'tmp.Data.V' [90]  (0.835 ns)

 <State 12>: 0.698ns
The critical path consists of the following:
	'load' operation ('tmp.Data.V', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:219) on local variable 'tmp.Data.V' [145]  (0 ns)
	fifo write on port 'StreamOut_V_Data_V' (/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:219) [146]  (0.698 ns)

 <State 13>: 1.49ns
The critical path consists of the following:
	'add' operation ('tmp_5', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:226) [150]  (1.49 ns)

 <State 14>: 0.44ns
The critical path consists of the following:
	'select' operation ('storemerge', /home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_9frames/05_model_design_hls/srcs/myproject.cpp:223) [151]  (0.44 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
