// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _subconv_3x3_16_no_re_HH_
#define _subconv_3x3_16_no_re_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_mux_eOg.h"
#include "ShuffleNetV2_mac_cud.h"

namespace ap_rtl {

struct subconv_3x3_16_no_re : public sc_module {
    // Port declarations 88
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > weight_V_address0;
    sc_out< sc_logic > weight_V_ce0;
    sc_in< sc_lv<8> > weight_V_q0;
    sc_out< sc_lv<5> > bias_V_address0;
    sc_out< sc_logic > bias_V_ce0;
    sc_in< sc_lv<8> > bias_V_q0;
    sc_out< sc_lv<13> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_23_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_23_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_23_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_22_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_22_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_22_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_11_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_11_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_11_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_6_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_6_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_6_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_5_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_5_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_5_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_4_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_4_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_4_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_3_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_3_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_3_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_2_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_2_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_2_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_1_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_1_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_1_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_21_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_21_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_21_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_20_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_20_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_20_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_19_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_19_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_19_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_18_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_18_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_18_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_17_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_17_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_17_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_16_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_16_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_16_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_15_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_15_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_15_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_14_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_14_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_14_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_13_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_13_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_13_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_12_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_12_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_12_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_10_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_10_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_10_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_9_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_9_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_9_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_8_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_8_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_8_q0;
    sc_out< sc_lv<9> > buffer1_1_24_16x16_p_7_address0;
    sc_out< sc_logic > buffer1_1_24_16x16_p_7_ce0;
    sc_in< sc_lv<8> > buffer1_1_24_16x16_p_7_q0;


    // Module declarations
    subconv_3x3_16_no_re(sc_module_name name);
    SC_HAS_PROCESS(subconv_3x3_16_no_re);

    ~subconv_3x3_16_no_re();

    sc_trace_file* mVcdFile;

    ShuffleNetV2_mux_eOg<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>* ShuffleNetV2_mux_eOg_x_U199;
    ShuffleNetV2_mac_cud<1,1,8,8,8,8>* ShuffleNetV2_mac_cud_x_U200;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > tmp_190_cast_fu_528_p1;
    sc_signal< sc_lv<9> > tmp_190_cast_reg_871;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > tmp_152_fu_556_p2;
    sc_signal< sc_lv<10> > tmp_152_reg_876;
    sc_signal< sc_lv<5> > co_6_fu_568_p2;
    sc_signal< sc_lv<5> > co_6_reg_884;
    sc_signal< sc_lv<5> > bias_V_addr_reg_889;
    sc_signal< sc_lv<1> > exitcond5_fu_562_p2;
    sc_signal< sc_lv<14> > tmp_154_fu_603_p2;
    sc_signal< sc_lv<14> > tmp_154_reg_894;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<13> > output_V_addr_reg_902;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > h_6_fu_635_p2;
    sc_signal< sc_lv<1> > exitcond7_fu_629_p2;
    sc_signal< sc_lv<9> > tmp_157_fu_656_p2;
    sc_signal< sc_lv<9> > tmp_157_reg_915;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > m_6_fu_668_p2;
    sc_signal< sc_lv<2> > m_6_reg_923;
    sc_signal< sc_lv<10> > tmp_160_fu_714_p2;
    sc_signal< sc_lv<10> > tmp_160_reg_928;
    sc_signal< sc_lv<1> > exitcond8_fu_662_p2;
    sc_signal< sc_lv<8> > weight_V_addr_reg_933;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<2> > n_6_fu_740_p2;
    sc_signal< sc_lv<2> > n_6_reg_941;
    sc_signal< sc_lv<10> > tmp_162_fu_766_p2;
    sc_signal< sc_lv<10> > tmp_162_reg_946;
    sc_signal< sc_lv<1> > exitcond_fu_734_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > weight_V_load_reg_1071;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<8> > tmp_fu_798_p26;
    sc_signal< sc_lv<8> > tmp_reg_1076;
    sc_signal< sc_lv<8> > grp_fu_865_p3;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<5> > w_6_fu_859_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<5> > co_reg_419;
    sc_signal< sc_lv<1> > exitcond6_fu_609_p2;
    sc_signal< sc_lv<5> > h_reg_431;
    sc_signal< sc_lv<5> > w_reg_443;
    sc_signal< sc_lv<8> > p_s_reg_455;
    sc_signal< sc_lv<2> > m_reg_467;
    sc_signal< sc_lv<8> > p_09_1_reg_478;
    sc_signal< sc_lv<2> > n_reg_490;
    sc_signal< sc_lv<32> > co_cast7_fu_501_p1;
    sc_signal< sc_lv<32> > tmp_198_cast_fu_624_p1;
    sc_signal< sc_lv<32> > tmp_205_cast_fu_729_p1;
    sc_signal< sc_lv<32> > tmp_206_cast_fu_771_p1;
    sc_signal< sc_lv<7> > tmp_148_fu_510_p3;
    sc_signal< sc_lv<8> > p_shl2_cast_fu_518_p1;
    sc_signal< sc_lv<8> > co_cast7_cast_fu_506_p1;
    sc_signal< sc_lv<8> > tmp_149_fu_522_p2;
    sc_signal< sc_lv<9> > tmp_150_fu_532_p3;
    sc_signal< sc_lv<6> > tmp_151_fu_544_p3;
    sc_signal< sc_lv<10> > p_shl1_cast_fu_552_p1;
    sc_signal< sc_lv<10> > p_shl_cast_fu_540_p1;
    sc_signal< sc_lv<10> > h_cast6_cast_fu_574_p1;
    sc_signal< sc_lv<10> > tmp_153_fu_578_p2;
    sc_signal< sc_lv<11> > tmp_98_fu_591_p3;
    sc_signal< sc_lv<14> > p_shl3_cast_fu_583_p3;
    sc_signal< sc_lv<14> > p_shl4_cast_fu_599_p1;
    sc_signal< sc_lv<14> > w_cast5_cast_fu_615_p1;
    sc_signal< sc_lv<14> > tmp_155_fu_619_p2;
    sc_signal< sc_lv<9> > m_cast4_cast_fu_641_p1;
    sc_signal< sc_lv<9> > tmp_156_fu_645_p2;
    sc_signal< sc_lv<9> > tmp_99_fu_650_p2;
    sc_signal< sc_lv<2> > tmp1_fu_674_p2;
    sc_signal< sc_lv<5> > tmp1_cast_fu_680_p1;
    sc_signal< sc_lv<5> > tmp_s_fu_684_p2;
    sc_signal< sc_lv<9> > tmp_158_fu_690_p3;
    sc_signal< sc_lv<6> > tmp_159_fu_702_p3;
    sc_signal< sc_lv<10> > p_shl7_cast_fu_710_p1;
    sc_signal< sc_lv<10> > p_shl6_cast_fu_698_p1;
    sc_signal< sc_lv<9> > n_cast3_cast_fu_720_p1;
    sc_signal< sc_lv<9> > tmp_161_fu_724_p2;
    sc_signal< sc_lv<2> > tmp2_fu_746_p2;
    sc_signal< sc_lv<5> > tmp2_cast_fu_752_p1;
    sc_signal< sc_lv<5> > tmp_1_fu_756_p2;
    sc_signal< sc_lv<10> > tmp_11_cast_cast_fu_762_p1;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bias_V_address0();
    void thread_bias_V_ce0();
    void thread_buffer1_1_24_16x16_p_10_address0();
    void thread_buffer1_1_24_16x16_p_10_ce0();
    void thread_buffer1_1_24_16x16_p_11_address0();
    void thread_buffer1_1_24_16x16_p_11_ce0();
    void thread_buffer1_1_24_16x16_p_12_address0();
    void thread_buffer1_1_24_16x16_p_12_ce0();
    void thread_buffer1_1_24_16x16_p_13_address0();
    void thread_buffer1_1_24_16x16_p_13_ce0();
    void thread_buffer1_1_24_16x16_p_14_address0();
    void thread_buffer1_1_24_16x16_p_14_ce0();
    void thread_buffer1_1_24_16x16_p_15_address0();
    void thread_buffer1_1_24_16x16_p_15_ce0();
    void thread_buffer1_1_24_16x16_p_16_address0();
    void thread_buffer1_1_24_16x16_p_16_ce0();
    void thread_buffer1_1_24_16x16_p_17_address0();
    void thread_buffer1_1_24_16x16_p_17_ce0();
    void thread_buffer1_1_24_16x16_p_18_address0();
    void thread_buffer1_1_24_16x16_p_18_ce0();
    void thread_buffer1_1_24_16x16_p_19_address0();
    void thread_buffer1_1_24_16x16_p_19_ce0();
    void thread_buffer1_1_24_16x16_p_1_address0();
    void thread_buffer1_1_24_16x16_p_1_ce0();
    void thread_buffer1_1_24_16x16_p_20_address0();
    void thread_buffer1_1_24_16x16_p_20_ce0();
    void thread_buffer1_1_24_16x16_p_21_address0();
    void thread_buffer1_1_24_16x16_p_21_ce0();
    void thread_buffer1_1_24_16x16_p_22_address0();
    void thread_buffer1_1_24_16x16_p_22_ce0();
    void thread_buffer1_1_24_16x16_p_23_address0();
    void thread_buffer1_1_24_16x16_p_23_ce0();
    void thread_buffer1_1_24_16x16_p_2_address0();
    void thread_buffer1_1_24_16x16_p_2_ce0();
    void thread_buffer1_1_24_16x16_p_3_address0();
    void thread_buffer1_1_24_16x16_p_3_ce0();
    void thread_buffer1_1_24_16x16_p_4_address0();
    void thread_buffer1_1_24_16x16_p_4_ce0();
    void thread_buffer1_1_24_16x16_p_5_address0();
    void thread_buffer1_1_24_16x16_p_5_ce0();
    void thread_buffer1_1_24_16x16_p_6_address0();
    void thread_buffer1_1_24_16x16_p_6_ce0();
    void thread_buffer1_1_24_16x16_p_7_address0();
    void thread_buffer1_1_24_16x16_p_7_ce0();
    void thread_buffer1_1_24_16x16_p_8_address0();
    void thread_buffer1_1_24_16x16_p_8_ce0();
    void thread_buffer1_1_24_16x16_p_9_address0();
    void thread_buffer1_1_24_16x16_p_9_ce0();
    void thread_buffer1_1_24_16x16_p_address0();
    void thread_buffer1_1_24_16x16_p_ce0();
    void thread_co_6_fu_568_p2();
    void thread_co_cast7_cast_fu_506_p1();
    void thread_co_cast7_fu_501_p1();
    void thread_exitcond5_fu_562_p2();
    void thread_exitcond6_fu_609_p2();
    void thread_exitcond7_fu_629_p2();
    void thread_exitcond8_fu_662_p2();
    void thread_exitcond_fu_734_p2();
    void thread_h_6_fu_635_p2();
    void thread_h_cast6_cast_fu_574_p1();
    void thread_m_6_fu_668_p2();
    void thread_m_cast4_cast_fu_641_p1();
    void thread_n_6_fu_740_p2();
    void thread_n_cast3_cast_fu_720_p1();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_p_shl1_cast_fu_552_p1();
    void thread_p_shl2_cast_fu_518_p1();
    void thread_p_shl3_cast_fu_583_p3();
    void thread_p_shl4_cast_fu_599_p1();
    void thread_p_shl6_cast_fu_698_p1();
    void thread_p_shl7_cast_fu_710_p1();
    void thread_p_shl_cast_fu_540_p1();
    void thread_tmp1_cast_fu_680_p1();
    void thread_tmp1_fu_674_p2();
    void thread_tmp2_cast_fu_752_p1();
    void thread_tmp2_fu_746_p2();
    void thread_tmp_11_cast_cast_fu_762_p1();
    void thread_tmp_148_fu_510_p3();
    void thread_tmp_149_fu_522_p2();
    void thread_tmp_150_fu_532_p3();
    void thread_tmp_151_fu_544_p3();
    void thread_tmp_152_fu_556_p2();
    void thread_tmp_153_fu_578_p2();
    void thread_tmp_154_fu_603_p2();
    void thread_tmp_155_fu_619_p2();
    void thread_tmp_156_fu_645_p2();
    void thread_tmp_157_fu_656_p2();
    void thread_tmp_158_fu_690_p3();
    void thread_tmp_159_fu_702_p3();
    void thread_tmp_160_fu_714_p2();
    void thread_tmp_161_fu_724_p2();
    void thread_tmp_162_fu_766_p2();
    void thread_tmp_190_cast_fu_528_p1();
    void thread_tmp_198_cast_fu_624_p1();
    void thread_tmp_1_fu_756_p2();
    void thread_tmp_205_cast_fu_729_p1();
    void thread_tmp_206_cast_fu_771_p1();
    void thread_tmp_98_fu_591_p3();
    void thread_tmp_99_fu_650_p2();
    void thread_tmp_s_fu_684_p2();
    void thread_w_6_fu_859_p2();
    void thread_w_cast5_cast_fu_615_p1();
    void thread_weight_V_address0();
    void thread_weight_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
