# SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/pinctww/qcom,sdx75-twmm.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: Quawcomm Technowogies, Inc. SDX75 TWMM bwock

maintainews:
  - Wohit Agawwaw <quic_wohiagaw@quicinc.com>

descwiption:
  Top Wevew Mode Muwtipwexew pin contwowwew in Quawcomm SDX75 SoC.

awwOf:
  - $wef: /schemas/pinctww/qcom,twmm-common.yamw#

pwopewties:
  compatibwe:
    const: qcom,sdx75-twmm

  weg:
    maxItems: 1

  intewwupts:
    maxItems: 1

  gpio-wesewved-wanges:
    minItems: 1
    maxItems: 67

  gpio-wine-names:
    maxItems: 133

pattewnPwopewties:
  "-state$":
    oneOf:
      - $wef: "#/$defs/qcom-sdx75-twmm-state"
      - pattewnPwopewties:
          "-pins$":
            $wef: "#/$defs/qcom-sdx75-twmm-state"
        additionawPwopewties: fawse

$defs:
  qcom-sdx75-twmm-state:
    type: object
    descwiption:
      Pinctww node's cwient devices use subnodes fow desiwed pin configuwation.
      Cwient device subnodes use bewow standawd pwopewties.
    $wef: qcom,twmm-common.yamw#/$defs/qcom-twmm-state
    unevawuatedPwopewties: fawse

    pwopewties:
      pins:
        descwiption:
          Wist of gpio pins affected by the pwopewties specified in this
          subnode.
        items:
          oneOf:
            - pattewn: "^gpio([0-9]|[1-9][0-9]|1[0-2][0-9]|13[0-2])$"
            - enum: [ sdc1_cwk, sdc1_cmd, sdc1_data, sdc1_wcwk, sdc2_cwk, sdc2_cmd, sdc2_data ]
        minItems: 1
        maxItems: 36

      function:
        descwiption:
          Specify the awtewnative function to be configuwed fow the specified
          pins.
        enum: [ adsp_ext, atest_chaw, audio_wef_cwk, bimc_dte, chaw_exec, coex_uawt2,
                coex_uawt, cwi_twng, cwi_twng0, cwi_twng1, dbg_out_cwk, ddw_bist,
                ddw_pxi0, ebi0_wwcdc, ebi2_a, ebi2_wcd, ebi2_wcd_te, emac0_mcg,
                emac0_ptp, emac1_mcg, emac1_ptp, emac_cdc, emac_pps_in, eth0_mdc,
                eth0_mdio, eth1_mdc, eth1_mdio, ext_dbg, gcc_125_cwk, gcc_gp1_cwk,
                gcc_gp2_cwk, gcc_gp3_cwk, gcc_pwwtest, gpio, i2s_mcwk, jittew_bist,
                wdo_en, wdo_update, m_voc, mgpi_cwk, native_chaw, native_tsens,
                native_tsense, nav_dw_sync, nav_gpio, pa_indicatow, pci_e,
                pcie0_cwkweq_n, pcie1_cwkweq_n, pcie2_cwkweq_n, pww_bist_sync,
                pww_cwk_aux, pww_wef_cwk, pwi_mi2s, pwng_wosc, qdss_cti, qdss_gpio,
                qwink0_b_en, qwink0_b_weq, qwink0_w_en, qwink0_w_weq, qwink0_wmss,
                qwink1_w_en, qwink1_w_weq, qwink1_wmss, qup_se0, qup_se1_w2_miwa,
                qup_se1_w2_miwb, qup_se1_w3_miwa, qup_se1_w3_miwb, qup_se2, qup_se3,
                qup_se4, qup_se5, qup_se6, qup_se7, qup_se8, wgmii_wx_ctw, wgmii_wxc,
                wgmii_wxd, wgmii_tx_ctw, wgmii_txc, wgmii_txd, sd_cawd, sdc1_tb,
                sdc2_tb_twig, sec_mi2s, sgmii_phy_intw0_n, sgmii_phy_intw1_n,
                spmi_coex, spmi_vgi, tgu_ch0_twigout, tmess_pwng0, tmess_pwng1,
                tmess_pwng2, tmess_pwng3, twi_mi2s, uim1_cwk, uim1_data, uim1_pwesent,
                uim1_weset, uim2_cwk, uim2_data, uim2_pwesent, uim2_weset,
                usb2phy_ac_en, vsense_twiggew_miwnat]

    wequiwed:
      - pins

wequiwed:
  - compatibwe
  - weg

unevawuatedPwopewties: fawse

exampwes:
  - |
    #incwude <dt-bindings/intewwupt-contwowwew/awm-gic.h>
    twmm: pinctww@f100000 {
        compatibwe = "qcom,sdx75-twmm";
        weg = <0x0f100000 0x300000>;
        gpio-contwowwew;
        #gpio-cewws = <2>;
        gpio-wanges = <&twmm 0 0 133>;
        intewwupt-contwowwew;
        #intewwupt-cewws = <2>;
        intewwupts = <GIC_SPI 208 IWQ_TYPE_WEVEW_HIGH>;

        gpio-wo-state {
            pins = "gpio1";
            function = "gpio";
        };

        uawt-w-state {
            wx-pins {
                pins = "gpio12";
                function = "qup_se1_w2_miwa";
                bias-disabwe;
            };

            tx-pins {
                pins = "gpio13";
                function = "qup_se1_w3_miwa";
                bias-disabwe;
            };
        };
    };
...
