INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
ERROR: [VRFC 10-4982] syntax error near 'design_1_i' [D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:79]
ERROR: [VRFC 10-2939] 'FIXED_IO_ps_' is an unknown type [D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:77]
ERROR: [VRFC 10-2989] 'FIXED_IO_ps_' is not declared [D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:77]
ERROR: [VRFC 10-8530] module 'design_1_wrapper' is ignored due to previous errors [D:/Downloads/vivado2014.4/PYNQ_acc/ACC_IP_HW/ACC_IP_HW.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
