{:input (genetic.crossover/dumb-crossover 828976088 (genetic.mutation/change-names-remove-clause 74664796 (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing , wire2_13, \\wire:missing_edge , wire4_33, wire5_33, wire23_43, wire24_49, wire25_48, wire26_47);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire10_33;\n  wire \\wire10_:missing ;\n  wire \\wire11_:missing ;\n  wire \\wire12_:missing ;\n  wire \\wire12_:missing_13 ;\n  wire wire19_22;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  input wire23_43;\n  wire wire23_43;\n  output wire24_49;\n  wire wire24_49;\n  output wire25_48;\n  wire wire25_48;\n  output wire26_47;\n  wire wire26_47;\n  wire wire28_36_55;\n  wire wire28_44;\n  wire wire29_51;\n  wire \\wire29_:missing ;\n  input wire2_13;\n  wire wire2_13;\n  wire wire30_39;\n  wire wire30_48;\n  wire \\wire31_41_:missing ;\n  wire wire31_54;\n  wire wire35_36;\n  wire wire37_38_40_42;\n  wire wire37_38_40_43;\n  wire wire39_41_8;\n  wire wire40_41;\n  wire wire44;\n  wire wire46_11;\n  wire \\wire46_15_:missing ;\n  wire wire46_16;\n  wire wire46_21;\n  wire \\wire46_32_34_:missing ;\n  wire \\wire46_33_:missing ;\n  wire wire46_35;\n  wire wire46_36;\n  wire wire46_39;\n  wire \\wire46_45_:missing ;\n  wire wire46_50_52_53;\n  wire \\wire46_:missing ;\n  wire \\wire46_:missing_18_20 ;\n  output wire4_33;\n  wire wire4_33;\n  wire wire50;\n  wire wire53;\n  wire wire54;\n  output wire5_33;\n  wire wire5_33;\n  wire wire7_33;\n  wire wire8_14;\n  wire wire8_33_22;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_38 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_33;\n  assign wire28_44 = 2'h1 >> wire28_36_55;\n  assign \\wire29_:missing  = 2'h1 >> wire29_51;\n  assign wire30_48 = 2'h1 >> wire30_39;\n  assign wire8_14 = 2'h1 >> wire8_33_22;\n  assign wire31_54 = 2'h1 >> \\wire31_41_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire46_32_34_:missing , \\wire46_32_34_:missing  };\n  assign wire7_33 = 4'h6 >> { \\wire46_33_:missing , \\wire:missing_edge  };\n  assign \\wire:missing_34  = 4'h8 >> { \\wire46_32_34_:missing , \\wire46_32_34_:missing  };\n  assign wire35_36 = 4'h8 >> { wire46_35, wire46_35 };\n  assign wire28_36_55 = 4'h8 >> { wire46_36, wire35_36 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire37_38_40_43, wire37_38_40_42 };\n  assign \\wire:missing_38  = 4'h8 >> { wire37_38_40_43, wire37_38_40_42 };\n  assign wire30_39 = 4'h6 >> { wire46_39, wire39_41_8 };\n  assign wire40_41 = 4'h8 >> { wire37_38_40_43, wire37_38_40_42 };\n  assign \\wire9_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire31_41_:missing  = 4'h8 >> { wire39_41_8, wire40_41 };\n  assign \\wire10_:missing  = 2'h1 >> wire10_33;\n  assign \\wire:missing_edge  = 2'hx >> wire46_50_52_53;\n  assign \\wire11_:missing  = 4'h8 >> { \\wire:missing_edge , wire46_11 };\n  assign \\wire12_:missing  = 4'h6 >> { \\wire12_:missing_13 , \\wire12_:missing_13  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire28_36_55;\n  assign wire54 = wire31_54;\n  assign wire53 = wire46_50_52_53;\n  assign wire29_51 = \\wire:missing_edge ;\n  assign wire50 = wire46_50_52_53;\n  assign wire24_49 = \\wire:missing_edge ;\n  assign wire25_48 = wire30_48;\n  assign wire26_47 = \\wire:missing_edge ;\n  assign \\wire46_:missing  = wire46_50_52_53;\n  assign \\wire:missing_edge  = \\wire46_45_:missing ;\n  assign wire44 = wire28_44;\n  assign wire37_38_40_43 = wire23_43;\n  assign wire37_38_40_42 = \\wire:missing_edge ;\n  assign wire19_22 = wire8_33_22;\n  assign \\wire:missing_edge  = wire46_21;\n  assign \\wire:missing_edge  = \\wire46_:missing_18_20 ;\n  assign \\wire:missing_19  = wire19_22;\n  assign \\wire:missing_edge  = \\wire46_:missing_18_20 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_16  = wire46_16;\n  assign \\wire:missing_edge  = \\wire46_15_:missing ;\n  assign \\wire:missing_edge  = wire8_14;\n  assign \\wire12_:missing_13  = wire2_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:3.1-116.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing , wire2_13, \\wire:missing_edge , wire4_33, wire5_33, wire23_43, wire24_49, wire25_48, wire26_47);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:11.8-11.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire12_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:13.9-13.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:15.9-15.18\" *)\n  input wire23_43;\n  wire wire23_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:17.10-17.19\" *)\n  output wire24_49;\n  wire wire24_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:19.10-19.19\" *)\n  output wire25_48;\n  wire wire25_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:21.10-21.19\" *)\n  output wire26_47;\n  wire wire26_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:23.8-23.20\" *)\n  wire wire28_36_55;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:24.8-24.17\" *)\n  wire wire28_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:25.8-25.17\" *)\n  wire wire29_51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:26.8-26.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:27.9-27.17\" *)\n  input wire2_13;\n  wire wire2_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:29.8-29.17\" *)\n  wire wire30_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:30.8-30.17\" *)\n  wire wire30_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:34.8-34.23\" *)\n  wire wire37_38_40_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:35.8-35.23\" *)\n  (* unused_bits = \"0\" *)\n  wire wire37_38_40_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:36.8-36.19\" *)\n  wire wire39_41_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:38.8-38.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:40.8-40.27\" *)\n  wire \\wire46_15_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:42.8-42.17\" *)\n  wire wire46_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:47.8-47.17\" *)\n  wire wire46_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:48.8-48.27\" *)\n  wire \\wire46_45_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:51.8-51.30\" *)\n  wire \\wire46_:missing_18_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:52.10-52.18\" *)\n  output wire4_33;\n  wire wire4_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:57.10-57.18\" *)\n  output wire5_33;\n  wire wire5_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:60.8-60.16\" *)\n  wire wire8_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:62.8-62.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:67.10-67.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire12_:missing_13  = wire2_13;\n  assign wire24_49 = 1'h0;\n  assign wire25_48 = 1'hx;\n  assign wire26_47 = 1'h0;\n  assign wire28_36_55 = 1'h0;\n  assign wire28_44 = 1'h1;\n  assign wire29_51 = 1'h0;\n  assign \\wire29_:missing  = 1'h1;\n  assign wire30_39 = 1'hx;\n  assign wire30_48 = 1'hx;\n  assign wire37_38_40_42 = 1'h0;\n  assign wire37_38_40_43 = wire23_43;\n  assign wire39_41_8 = 1'hx;\n  assign wire44 = 1'h1;\n  assign \\wire46_15_:missing  = 1'h0;\n  assign wire46_21 = 1'h0;\n  assign wire46_39 = 1'hx;\n  assign \\wire46_45_:missing  = 1'h0;\n  assign \\wire46_:missing_18_20  = 1'h0;\n  assign wire4_33 = 1'hx;\n  assign wire5_33 = 1'hx;\n  assign wire8_14 = 1'h0;\n  assign \\wire9_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e/src/top.v'.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] Copy '/tmp/fuzzmount2DDF5D8C/15EEFCE5.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e/src/15EEFCE5.v'.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] Copy '/tmp/fuzzmount2DDF5D8C/15EEFCE5.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e/src/15EEFCE5.post.v'.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] engine_0: abc pdr\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:87$62_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:87$62.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:80$55_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:80$55.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:79$54_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:79$54.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:75$50_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:75$50.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:73$48_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:73$48.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:69$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/15EEFCE5.v:69$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: Warning: Wire presynth.\\wire5_33 is used but has no driver.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: Warning: Wire presynth.\\wire4_33 is used but has no driver.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: Warning: Wire presynth.\\wire46_39 is used but has no driver.\nSBY  2:21:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: Warning: Wire presynth.\\wire39_41_8 is used but has no driver.\nSBY  2:21:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] base: finished (returncode=0)\nSBY  2:21:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:21:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] aig: Warning: Wire presynth.\\wire5_33 is used but has no driver.\nSBY  2:21:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] aig: Warning: Wire presynth.\\wire4_33 is used but has no driver.\nSBY  2:21:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] aig: Warning: Wire presynth.\\wire46_39 is used but has no driver.\nSBY  2:21:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] aig: Warning: Wire presynth.\\wire39_41_8 is used but has no driver.\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] aig: finished (returncode=0)\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] engine_0: Warning: The network has no constraints.\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] engine_0: finished (returncode=0)\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] engine_0: Status returned by engine: FAIL\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e'.\nSBY  2:21:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp50ezju_e] DONE (FAIL, rc=2)\n", :err ""}}}