{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@188:198@HdlIdDef", "  reg                                 dout_req_t_m3 = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg                                 dout_ovf_d = 'd0;\n  reg     [ 3:0]                      dout_req_cnt = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_rd_d = 'd0;\n  reg                                 dout_valid = 'd0;\n  reg     [ 7:0]                      dout_enable_m1 = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n"], "Clone Blocks": [["hdl/library/util_mfifo/util_mfifo.v@115:125", "  reg                                 dout_din_toggle_m3 = 'd0;\n  reg     [ 4:0]                      dout_cnt = 'd0;\n  reg                                 dout_ld = 'd0;\n  reg                                 dout_ld_d = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_enable = 'd0;\n  reg                                 dout_toggle = 'd0;\n  reg                                 dout_valid = 'd0;\n  reg     [(DIN_DATA_WIDTH-1):0]      dout_rdata_0 = 'd0;\n  reg     [(DIN_DATA_WIDTH-1):0]      dout_rdata_1 = 'd0;\n  reg     [(DIN_DATA_WIDTH-1):0]      dout_rdata_2 = 'd0;\n"], ["hdl/library/util_wfifo/util_wfifo.v@189:199", "  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg                                 dout_ovf_d = 'd0;\n  reg     [ 3:0]                      dout_req_cnt = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_rd_d = 'd0;\n  reg                                 dout_valid = 'd0;\n  reg     [ 7:0]                      dout_enable_m1 = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n\n"], ["hdl/library/util_rfifo/util_rfifo.v@184:194", "  reg                                 din_req_t_m1 = 'd0;\n  reg                                 din_req_t_m2 = 'd0;\n  reg                                 din_req_t_m3 = 'd0;\n  reg                                 din_req = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_unf_d = 'd0;\n  reg     [(T_DOUT_DATA_WIDTH+1):0]   dout_data = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n"], ["hdl/library/util_rfifo/util_rfifo.v@188:198", "  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_unf_d = 'd0;\n  reg     [(T_DOUT_DATA_WIDTH+1):0]   dout_data = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_unf_m1 = 'd0;\n  reg                                 dout_unf = 'd0;\n\n"], ["hdl/library/util_wfifo/util_wfifo.v@192:202", "  reg     [ 3:0]                      dout_req_cnt = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_rd_d = 'd0;\n  reg                                 dout_valid = 'd0;\n  reg     [ 7:0]                      dout_enable_m1 = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n\n  // internal signals\n\n  wire    [ 7:0]                      din_enable_s;\n"], ["hdl/library/util_wfifo/util_wfifo.v@191:201", "  reg                                 dout_ovf_d = 'd0;\n  reg     [ 3:0]                      dout_req_cnt = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_rd_d = 'd0;\n  reg                                 dout_valid = 'd0;\n  reg     [ 7:0]                      dout_enable_m1 = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/util_rfifo/util_rfifo.v@186:196", "  reg                                 din_req_t_m3 = 'd0;\n  reg                                 din_req = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_unf_d = 'd0;\n  reg     [(T_DOUT_DATA_WIDTH+1):0]   dout_data = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_unf_m1 = 'd0;\n"], ["hdl/library/util_rfifo/util_rfifo.v@180:190", "  reg                                 din_valid = 'd0;\n  reg     [ 6:0]                      din_req_cnt = 'd0;\n  reg     [ 7:0]                      din_enable_m1 = 'd0;\n  reg     [ 7:0]                      din_enable = 'd0;\n  reg                                 din_req_t_m1 = 'd0;\n  reg                                 din_req_t_m2 = 'd0;\n  reg                                 din_req_t_m3 = 'd0;\n  reg                                 din_req = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_unf_d = 'd0;\n  reg     [(T_DOUT_DATA_WIDTH+1):0]   dout_data = 'd0;\n"], ["hdl/library/util_rfifo/util_rfifo.v@183:193", "  reg     [ 7:0]                      din_enable = 'd0;\n  reg                                 din_req_t_m1 = 'd0;\n  reg                                 din_req_t_m2 = 'd0;\n  reg                                 din_req_t_m3 = 'd0;\n  reg                                 din_req = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_unf_d = 'd0;\n  reg     [(T_DOUT_DATA_WIDTH+1):0]   dout_data = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg                                 dout_req_t = 'd0;\n"], ["hdl/library/util_rfifo/util_rfifo.v@182:192", "  reg     [ 7:0]                      din_enable_m1 = 'd0;\n  reg     [ 7:0]                      din_enable = 'd0;\n  reg                                 din_req_t_m1 = 'd0;\n  reg                                 din_req_t_m2 = 'd0;\n  reg                                 din_req_t_m3 = 'd0;\n  reg                                 din_req = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_unf_d = 'd0;\n  reg     [(T_DOUT_DATA_WIDTH+1):0]   dout_data = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n"], ["hdl/library/util_wfifo/util_wfifo.v@190:200", "  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg                                 dout_ovf_d = 'd0;\n  reg     [ 3:0]                      dout_req_cnt = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_rd_d = 'd0;\n  reg                                 dout_valid = 'd0;\n  reg     [ 7:0]                      dout_enable_m1 = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n\n  // internal signals\n"], ["hdl/library/util_rfifo/util_rfifo.v@187:197", "  reg                                 din_req = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_unf_d = 'd0;\n  reg     [(T_DOUT_DATA_WIDTH+1):0]   dout_data = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_unf_m1 = 'd0;\n  reg                                 dout_unf = 'd0;\n"], ["hdl/library/util_rfifo/util_rfifo.v@181:191", "  reg     [ 6:0]                      din_req_cnt = 'd0;\n  reg     [ 7:0]                      din_enable_m1 = 'd0;\n  reg     [ 7:0]                      din_enable = 'd0;\n  reg                                 din_req_t_m1 = 'd0;\n  reg                                 din_req_t_m2 = 'd0;\n  reg                                 din_req_t_m3 = 'd0;\n  reg                                 din_req = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_unf_d = 'd0;\n  reg     [(T_DOUT_DATA_WIDTH+1):0]   dout_data = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n"], ["hdl/library/util_rfifo/util_rfifo.v@185:195", "  reg                                 din_req_t_m2 = 'd0;\n  reg                                 din_req_t_m3 = 'd0;\n  reg                                 din_req = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_unf_d = 'd0;\n  reg     [(T_DOUT_DATA_WIDTH+1):0]   dout_data = 'd0;\n  reg     [(DATA_WIDTH-1):0]          dout_rdata = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n"], ["hdl/library/util_rfifo/util_rfifo.v@177:187", "  reg     [(DATA_WIDTH-1):0]          din_wdata = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       din_waddr = 'hc;\n  reg                                 din_wr = 'd0;\n  reg                                 din_valid = 'd0;\n  reg     [ 6:0]                      din_req_cnt = 'd0;\n  reg     [ 7:0]                      din_enable_m1 = 'd0;\n  reg     [ 7:0]                      din_enable = 'd0;\n  reg                                 din_req_t_m1 = 'd0;\n  reg                                 din_req_t_m2 = 'd0;\n  reg                                 din_req_t_m3 = 'd0;\n  reg                                 din_req = 'd0;\n"], ["hdl/library/util_mfifo/util_mfifo.v@116:126", "  reg     [ 4:0]                      dout_cnt = 'd0;\n  reg                                 dout_ld = 'd0;\n  reg                                 dout_ld_d = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_enable = 'd0;\n  reg                                 dout_toggle = 'd0;\n  reg                                 dout_valid = 'd0;\n  reg     [(DIN_DATA_WIDTH-1):0]      dout_rdata_0 = 'd0;\n  reg     [(DIN_DATA_WIDTH-1):0]      dout_rdata_1 = 'd0;\n  reg     [(DIN_DATA_WIDTH-1):0]      dout_rdata_2 = 'd0;\n  reg     [(DIN_DATA_WIDTH-1):0]      dout_rdata_3 = 'd0;\n"], ["hdl/library/util_wfifo/util_wfifo.v@187:197", "  reg                                 dout_req_t_m2 = 'd0;\n  reg                                 dout_req_t_m3 = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg                                 dout_ovf_d = 'd0;\n  reg     [ 3:0]                      dout_req_cnt = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_rd_d = 'd0;\n  reg                                 dout_valid = 'd0;\n  reg     [ 7:0]                      dout_enable_m1 = 'd0;\n  reg     [ 7:0]                      dout_enable = 'd0;\n"], ["hdl/library/util_wfifo/util_wfifo.v@183:193", "  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_ovf_m1 = 'd0;\n  reg                                 din_ovf = 'd0;\n  reg                                 dout_req_t_m1 = 'd0;\n  reg                                 dout_req_t_m2 = 'd0;\n  reg                                 dout_req_t_m3 = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg                                 dout_ovf_d = 'd0;\n  reg     [ 3:0]                      dout_req_cnt = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n"], ["hdl/library/util_wfifo/util_wfifo.v@185:195", "  reg                                 din_ovf = 'd0;\n  reg                                 dout_req_t_m1 = 'd0;\n  reg                                 dout_req_t_m2 = 'd0;\n  reg                                 dout_req_t_m3 = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg                                 dout_ovf_d = 'd0;\n  reg     [ 3:0]                      dout_req_cnt = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_rd_d = 'd0;\n  reg                                 dout_valid = 'd0;\n"], ["hdl/library/util_rfifo/util_rfifo.v@178:188", "  reg     [(ADDRESS_WIDTH-1):0]       din_waddr = 'hc;\n  reg                                 din_wr = 'd0;\n  reg                                 din_valid = 'd0;\n  reg     [ 6:0]                      din_req_cnt = 'd0;\n  reg     [ 7:0]                      din_enable_m1 = 'd0;\n  reg     [ 7:0]                      din_enable = 'd0;\n  reg                                 din_req_t_m1 = 'd0;\n  reg                                 din_req_t_m2 = 'd0;\n  reg                                 din_req_t_m3 = 'd0;\n  reg                                 din_req = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n"], ["hdl/library/util_wfifo/util_wfifo.v@184:194", "  reg                                 din_ovf_m1 = 'd0;\n  reg                                 din_ovf = 'd0;\n  reg                                 dout_req_t_m1 = 'd0;\n  reg                                 dout_req_t_m2 = 'd0;\n  reg                                 dout_req_t_m3 = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg                                 dout_ovf_d = 'd0;\n  reg     [ 3:0]                      dout_req_cnt = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_rd_d = 'd0;\n"], ["hdl/library/util_wfifo/util_wfifo.v@186:196", "  reg                                 dout_req_t_m1 = 'd0;\n  reg                                 dout_req_t_m2 = 'd0;\n  reg                                 dout_req_t_m3 = 'd0;\n  reg                                 dout_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       dout_rinit = 'd0;\n  reg                                 dout_ovf_d = 'd0;\n  reg     [ 3:0]                      dout_req_cnt = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n  reg                                 dout_rd_d = 'd0;\n  reg                                 dout_valid = 'd0;\n  reg     [ 7:0]                      dout_enable_m1 = 'd0;\n"], ["hdl/library/util_wfifo/util_wfifo.v@177:187", "  reg     [(DATA_WIDTH-1):0]          din_wdata = 'd0;\n  reg     [ 7:0]                      din_enable = 'd0;\n  reg     [ 2:0]                      din_dcnt = 'd0;\n  reg                                 din_wr = 'd0;\n  reg     [(ADDRESS_WIDTH-1):0]       din_waddr = 'd0;\n  reg                                 din_req_t = 'd0;\n  reg     [(ADDRESS_WIDTH-4):0]       din_rinit = 'd0;\n  reg                                 din_ovf_m1 = 'd0;\n  reg                                 din_ovf = 'd0;\n  reg                                 dout_req_t_m1 = 'd0;\n  reg                                 dout_req_t_m2 = 'd0;\n"]], "Diff Content": {"Delete": [[193, "  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd0;\n"]], "Add": [[193, "  reg     [(ADDRESS_WIDTH-1):0]       dout_raddr = 'd8;\n"]]}}