m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/simulation/modelsim
Eii_address_calc
Z1 w1447611054
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd
Z6 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd
l0
L5
V@ig[hGXJV95;H7?ENSFXC2
!s100 ?GMzh?@M?jBM_QSzL8:0G3
Z7 OV;C;10.3c;59
31
Z8 !s110 1447611085
!i10b 1
Z9 !s108 1447611085.150000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd|
Z11 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/ii_address_calc.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1
Abehavior
R2
R3
R4
DEx4 work 15 ii_address_calc 0 22 @ig[hGXJV95;H7?ENSFXC2
l49
L15
VnZnKI:eBTPn<ziM:GfaP23
!s100 L3^4fCiAgdm;YM4=cdcPb3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Elpm_add_unsign10bit_to_unsign10bit
Z14 w1447609373
R3
R4
R0
Z15 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd
Z16 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd
l0
L43
V90iZ>[D@E4BJ^mckdeV8e0
!s100 Lf[A=f:]KLVUF2h;4QaOk3
R7
31
Z17 !s110 1447611086
!i10b 1
Z18 !s108 1447611086.181000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd|
Z20 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign10bit_to_unsign10bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 34 lpm_add_unsign10bit_to_unsign10bit 0 22 90iZ>[D@E4BJ^mckdeV8e0
l74
L53
V52n=cmTO>;oB>8iz4HDAC3
!s100 hIPilMW9FfD<f9@PdHiI>3
R7
31
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Elpm_add_unsign17bit_to_unsign17bit
Z21 w1447609440
R3
R4
R0
Z22 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd
Z23 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd
l0
L43
V699UJS6C]2NT[dV=0R:=L0
!s100 <>zlHiLQAok4FzZBTRl:02
R7
31
R17
!i10b 1
Z24 !s108 1447611086.681000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd|
Z26 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_add_unsign17bit_to_unsign17bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 34 lpm_add_unsign17bit_to_unsign17bit 0 22 699UJS6C]2NT[dV=0R:=L0
l74
L53
VC`G4`Jel32DYN<QZ>3z8`3
!s100 fUC2OQMl3k`0a1WOJ8_kM2
R7
31
R17
!i10b 1
R24
R25
R26
!i113 1
R12
R13
Elpm_mult_unsign5bit_unsign5bit_to_unsign10bit
Z27 w1447609280
R3
R4
R0
Z28 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd
Z29 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd
l0
L43
VHieWUVk:564Nm7SzIi>m01
!s100 zhFELNf[QVVcEQU?DN6X[3
R7
31
R8
!i10b 1
Z30 !s108 1447611085.670000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd|
Z32 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/lpm_mult_unsign5bit_unsign5bit_to_unsign10bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 45 lpm_mult_unsign5bit_unsign5bit_to_unsign10bit 0 22 HieWUVk:564Nm7SzIi>m01
l75
L53
V8fC>hz2fU:MT==A9:dK5L0
!s100 AX?E90IVn9QEGXQ?9i>ZS0
R7
31
R8
!i10b 1
R30
R31
R32
!i113 1
R12
R13
Etb_ii_address_calc
Z33 w1447610886
R2
R3
R4
R0
Z34 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/tb_ii_address_calc.vhd
Z35 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/tb_ii_address_calc.vhd
l0
L5
VYFV`ld3:`5E;LHNJ7aX4m2
!s100 aAE3dEam4D8fjlGG6L_RT0
R7
31
Z36 !s110 1447611087
!i10b 1
Z37 !s108 1447611087.181000
Z38 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/tb_ii_address_calc.vhd|
Z39 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/ii_address_calc/tb_ii_address_calc.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 18 tb_ii_address_calc 0 22 YFV`ld3:`5E;LHNJ7aX4m2
l25
L8
VeYZbX[CK=SY=P^HgmIOBD0
!s100 RPTnSQ^G5bWc9D=oSSdhK1
R7
31
R36
!i10b 1
R37
R38
R39
!i113 1
R12
R13
