pll1	pll1_inst (
	.areset ( areset_sig ),
	.clkswitch ( clkswitch_sig ),
	.inclk0 ( inclk0_sig ),
	.inclk1 ( inclk1_sig ),
	.phasecounterselect ( phasecounterselect_sig ),
	.phasestep ( phasestep_sig ),
	.phaseupdown ( phaseupdown_sig ),
	.scanclk ( scanclk_sig ),
	.activeclock ( activeclock_sig ),
	.c0 ( c0_sig ),
	.c1 ( c1_sig ),
	.c4 ( c4_sig ),
	.clkbad0 ( clkbad0_sig ),
	.clkbad1 ( clkbad1_sig ),
	.locked ( locked_sig ),
	.phasedone ( phasedone_sig )
	);
