{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731699959587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731699959587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 16:45:59 2024 " "Processing started: Fri Nov 15 16:45:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731699959587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1731699959587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_sistema_completo -c test_sistema_completo --convert_bdf_to_vhdl=C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_sistema_completo -c test_sistema_completo --convert_bdf_to_vhdl=C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1731699959587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sistema_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_sistema_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_sistema_completo " "Found entity 1: test_sistema_completo" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731699959811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731699959811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1731699959827 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "pin_name2 " "Found inconsistent dimensions for element \"pin_name2\"" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 768 1096 1293 784 "pin_name2\[13..0\]" "" } { 632 -528 -360 648 "pin_name2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Design Software" 0 -1 1731699959829 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "pin_name3 " "Found inconsistent dimensions for element \"pin_name3\"" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 800 1136 1327 816 "pin_name3\[5..0\]" "" } { 648 -528 -360 664 "pin_name3" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Design Software" 0 -1 1731699959829 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pin_name2 " "Converted elements in bus name \"pin_name2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pin_name2\[13..0\] pin_name213..0 " "Converted element name(s) from \"pin_name2\[13..0\]\" to \"pin_name213..0\"" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 768 1096 1293 784 "pin_name2\[13..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699959829 ""}  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 768 1096 1293 784 "pin_name2\[13..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Design Software" 0 -1 1731699959829 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pin_name3 " "Converted elements in bus name \"pin_name3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pin_name3\[5..0\] pin_name35..0 " "Converted element name(s) from \"pin_name3\[5..0\]\" to \"pin_name35..0\"" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 800 1136 1327 816 "pin_name3\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1731699959829 ""}  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 800 1136 1327 816 "pin_name3\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Design Software" 0 -1 1731699959829 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name2 " "Pin \"pin_name2\" not connected" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/test_sistema_completo.bdf" { { 632 -528 -360 648 "pin_name2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Design Software" 0 -1 1731699959830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 7 s Quartus Prime " "Quartus Prime Create VHDL File was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731699959839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 16:45:59 2024 " "Processing ended: Fri Nov 15 16:45:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731699959839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731699959839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731699959839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1731699959839 ""}
