#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fbd21607c30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fbd21608d00 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x7fbd23107aa0_0 .net "active", 0 0, v0x7fbd23105ec0_0;  1 drivers
v0x7fbd23107b30_0 .var "clk", 0 0;
v0x7fbd23107bc0_0 .var "clk_enable", 0 0;
v0x7fbd23107cb0_0 .net "data_address", 31 0, L_0x7fbd2161df30;  1 drivers
v0x7fbd23107d40_0 .net "data_read", 0 0, v0x7fbd23106ad0_0;  1 drivers
v0x7fbd23107e10_0 .var "data_readdata", 31 0;
v0x7fbd23107ec0_0 .net "data_write", 0 0, v0x7fbd23106c20_0;  1 drivers
v0x7fbd23107f70_0 .net "data_writedata", 31 0, L_0x7fbd2161d860;  1 drivers
v0x7fbd23108020_0 .net "instr_address", 31 0, L_0x7fbd2161f290;  1 drivers
v0x7fbd23108150_0 .var "instr_readdata", 31 0;
v0x7fbd231081e0_0 .net "register_v0", 31 0, L_0x7fbd2161d7f0;  1 drivers
v0x7fbd231082b0_0 .var "reset", 0 0;
S_0x7fbd21609150 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x7fbd21608d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7fbd2161d1e0 .functor BUFZ 1, L_0x7fbd2161c5a0, C4<0>, C4<0>, C4<0>;
L_0x7fbd2161d860 .functor BUFZ 32, L_0x7fbd2161d700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd2161d9f0 .functor BUFZ 32, L_0x7fbd2161d450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd2161df30 .functor BUFZ 32, v0x7fbd21619420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd2161e790 .functor OR 1, L_0x7fbd2161e3d0, L_0x7fbd2161e6b0, C4<0>, C4<0>;
L_0x7fbd2161f070 .functor OR 1, L_0x7fbd2161ed80, L_0x7fbd2161eba0, C4<0>, C4<0>;
L_0x7fbd2161f160 .functor AND 1, L_0x7fbd2161ea20, L_0x7fbd2161f070, C4<1>, C4<1>;
L_0x7fbd2161f290 .functor BUFZ 32, v0x7fbd2161b110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd21563200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd23104c40_0 .net/2u *"_ivl_22", 15 0, L_0x7fbd21563200;  1 drivers
v0x7fbd23104d00_0 .net *"_ivl_25", 15 0, L_0x7fbd2161dac0;  1 drivers
L_0x7fbd21563290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbd23104da0_0 .net/2u *"_ivl_32", 31 0, L_0x7fbd21563290;  1 drivers
v0x7fbd23104e30_0 .net *"_ivl_36", 31 0, L_0x7fbd2161e2c0;  1 drivers
L_0x7fbd215632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd23104ec0_0 .net *"_ivl_39", 25 0, L_0x7fbd215632d8;  1 drivers
L_0x7fbd21563320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fbd23104f90_0 .net/2u *"_ivl_40", 31 0, L_0x7fbd21563320;  1 drivers
v0x7fbd23105040_0 .net *"_ivl_42", 0 0, L_0x7fbd2161e3d0;  1 drivers
v0x7fbd231050e0_0 .net *"_ivl_44", 31 0, L_0x7fbd2161e4b0;  1 drivers
L_0x7fbd21563368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd23105190_0 .net *"_ivl_47", 25 0, L_0x7fbd21563368;  1 drivers
L_0x7fbd215633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fbd231052a0_0 .net/2u *"_ivl_48", 31 0, L_0x7fbd215633b0;  1 drivers
v0x7fbd23105350_0 .net *"_ivl_50", 0 0, L_0x7fbd2161e6b0;  1 drivers
v0x7fbd231053f0_0 .net *"_ivl_54", 31 0, L_0x7fbd2161e8b0;  1 drivers
L_0x7fbd215633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd231054a0_0 .net *"_ivl_57", 25 0, L_0x7fbd215633f8;  1 drivers
L_0x7fbd21563440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd23105550_0 .net/2u *"_ivl_58", 31 0, L_0x7fbd21563440;  1 drivers
v0x7fbd23105600_0 .net *"_ivl_60", 0 0, L_0x7fbd2161ea20;  1 drivers
v0x7fbd231056a0_0 .net *"_ivl_62", 31 0, L_0x7fbd2161eb00;  1 drivers
L_0x7fbd21563488 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd23105750_0 .net *"_ivl_65", 25 0, L_0x7fbd21563488;  1 drivers
L_0x7fbd215634d0 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x7fbd231058e0_0 .net/2u *"_ivl_66", 31 0, L_0x7fbd215634d0;  1 drivers
v0x7fbd23105970_0 .net *"_ivl_68", 0 0, L_0x7fbd2161ed80;  1 drivers
v0x7fbd23105a10_0 .net *"_ivl_7", 4 0, L_0x7fbd2161cde0;  1 drivers
v0x7fbd23105ac0_0 .net *"_ivl_70", 31 0, L_0x7fbd2161ee20;  1 drivers
L_0x7fbd21563518 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd23105b70_0 .net *"_ivl_73", 25 0, L_0x7fbd21563518;  1 drivers
L_0x7fbd21563560 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x7fbd23105c20_0 .net/2u *"_ivl_74", 31 0, L_0x7fbd21563560;  1 drivers
v0x7fbd23105cd0_0 .net *"_ivl_76", 0 0, L_0x7fbd2161eba0;  1 drivers
v0x7fbd23105d70_0 .net *"_ivl_79", 0 0, L_0x7fbd2161f070;  1 drivers
v0x7fbd23105e10_0 .net *"_ivl_9", 4 0, L_0x7fbd2161ce80;  1 drivers
v0x7fbd23105ec0_0 .var "active", 0 0;
v0x7fbd23105f60_0 .net "alu_control_out", 3 0, v0x7fbd21619870_0;  1 drivers
v0x7fbd23106040_0 .net "alu_fcode", 5 0, L_0x7fbd2161d910;  1 drivers
v0x7fbd23106100_0 .net "alu_op", 1 0, L_0x7fbd2161ca40;  1 drivers
v0x7fbd231061e0_0 .net "alu_op1", 31 0, L_0x7fbd2161d9f0;  1 drivers
v0x7fbd231062a0_0 .net "alu_op2", 31 0, L_0x7fbd2161dd70;  1 drivers
v0x7fbd23106360_0 .net "alu_out", 31 0, v0x7fbd21619420_0;  1 drivers
v0x7fbd23105810_0 .net "alu_src", 0 0, L_0x7fbd2161c3c0;  1 drivers
v0x7fbd231065f0_0 .net "alu_z_flag", 0 0, L_0x7fbd2161e020;  1 drivers
v0x7fbd23106680_0 .net "branch", 0 0, L_0x7fbd2161c820;  1 drivers
v0x7fbd23106730_0 .net "clk", 0 0, v0x7fbd23107b30_0;  1 drivers
v0x7fbd23106800_0 .net "clk_enable", 0 0, v0x7fbd23107bc0_0;  1 drivers
v0x7fbd231068b0_0 .net "curr_addr", 31 0, v0x7fbd2161b110_0;  1 drivers
v0x7fbd23106970_0 .net "curr_addr_p4", 31 0, L_0x7fbd2161e140;  1 drivers
v0x7fbd23106a20_0 .net "data_address", 31 0, L_0x7fbd2161df30;  alias, 1 drivers
v0x7fbd23106ad0_0 .var "data_read", 0 0;
v0x7fbd23106b70_0 .net "data_readdata", 31 0, v0x7fbd23107e10_0;  1 drivers
v0x7fbd23106c20_0 .var "data_write", 0 0;
v0x7fbd23106cc0_0 .net "data_writedata", 31 0, L_0x7fbd2161d860;  alias, 1 drivers
v0x7fbd23106d70_0 .net "instr_address", 31 0, L_0x7fbd2161f290;  alias, 1 drivers
v0x7fbd23106e20_0 .net "instr_opcode", 5 0, L_0x7fbd2161bce0;  1 drivers
v0x7fbd23106ee0_0 .net "instr_readdata", 31 0, v0x7fbd23108150_0;  1 drivers
v0x7fbd23106f90_0 .net "j_type", 0 0, L_0x7fbd2161e790;  1 drivers
v0x7fbd23107030_0 .net "jr_type", 0 0, L_0x7fbd2161f160;  1 drivers
v0x7fbd231070d0_0 .net "mem_read", 0 0, L_0x7fbd2161c6d0;  1 drivers
v0x7fbd23107180_0 .net "mem_to_reg", 0 0, L_0x7fbd2161c4f0;  1 drivers
v0x7fbd23107230_0 .net "mem_write", 0 0, L_0x7fbd2161c770;  1 drivers
v0x7fbd231072e0_0 .var "next_instr_addr", 31 0;
v0x7fbd231073a0_0 .net "offset", 31 0, L_0x7fbd2161dcd0;  1 drivers
v0x7fbd23107450_0 .net "reg_a_read_data", 31 0, L_0x7fbd2161d450;  1 drivers
v0x7fbd23107510_0 .net "reg_a_read_index", 4 0, L_0x7fbd2161cbe0;  1 drivers
v0x7fbd231075a0_0 .net "reg_b_read_data", 31 0, L_0x7fbd2161d700;  1 drivers
v0x7fbd23107630_0 .net "reg_b_read_index", 4 0, L_0x7fbd2161cc80;  1 drivers
v0x7fbd231076c0_0 .net "reg_dst", 0 0, L_0x7fbd2161c2d0;  1 drivers
v0x7fbd23107750_0 .net "reg_write", 0 0, L_0x7fbd2161c5a0;  1 drivers
v0x7fbd23107800_0 .net "reg_write_data", 31 0, L_0x7fbd2161d040;  1 drivers
v0x7fbd231078b0_0 .net "reg_write_enable", 0 0, L_0x7fbd2161d1e0;  1 drivers
v0x7fbd23107960_0 .net "reg_write_index", 4 0, L_0x7fbd2161cf20;  1 drivers
v0x7fbd23107a10_0 .net "register_v0", 31 0, L_0x7fbd2161d7f0;  alias, 1 drivers
v0x7fbd23106410_0 .net "reset", 0 0, v0x7fbd231082b0_0;  1 drivers
E_0x7fbd21606680/0 .event edge, v0x7fbd2161a600_0, v0x7fbd21619510_0, v0x7fbd23106970_0, v0x7fbd231073a0_0;
E_0x7fbd21606680/1 .event edge, v0x7fbd23106f90_0, v0x7fbd23106ee0_0, v0x7fbd23107030_0, v0x7fbd2161bc50_0;
E_0x7fbd21606680 .event/or E_0x7fbd21606680/0, E_0x7fbd21606680/1;
L_0x7fbd2161bce0 .part v0x7fbd23108150_0, 26, 6;
L_0x7fbd2161cbe0 .part v0x7fbd23108150_0, 21, 5;
L_0x7fbd2161cc80 .part v0x7fbd23108150_0, 16, 5;
L_0x7fbd2161cde0 .part v0x7fbd23108150_0, 11, 5;
L_0x7fbd2161ce80 .part v0x7fbd23108150_0, 16, 5;
L_0x7fbd2161cf20 .functor MUXZ 5, L_0x7fbd2161ce80, L_0x7fbd2161cde0, L_0x7fbd2161c2d0, C4<>;
L_0x7fbd2161d040 .functor MUXZ 32, v0x7fbd21619420_0, v0x7fbd23107e10_0, L_0x7fbd2161c4f0, C4<>;
L_0x7fbd2161d910 .part v0x7fbd23108150_0, 0, 6;
L_0x7fbd2161dac0 .part v0x7fbd23108150_0, 0, 16;
L_0x7fbd2161dcd0 .concat [ 16 16 0 0], L_0x7fbd2161dac0, L_0x7fbd21563200;
L_0x7fbd2161dd70 .functor MUXZ 32, L_0x7fbd2161d700, L_0x7fbd2161dcd0, L_0x7fbd2161c3c0, C4<>;
L_0x7fbd2161e140 .arith/sum 32, v0x7fbd2161b110_0, L_0x7fbd21563290;
L_0x7fbd2161e2c0 .concat [ 6 26 0 0], L_0x7fbd2161bce0, L_0x7fbd215632d8;
L_0x7fbd2161e3d0 .cmp/eq 32, L_0x7fbd2161e2c0, L_0x7fbd21563320;
L_0x7fbd2161e4b0 .concat [ 6 26 0 0], L_0x7fbd2161bce0, L_0x7fbd21563368;
L_0x7fbd2161e6b0 .cmp/eq 32, L_0x7fbd2161e4b0, L_0x7fbd215633b0;
L_0x7fbd2161e8b0 .concat [ 6 26 0 0], L_0x7fbd2161bce0, L_0x7fbd215633f8;
L_0x7fbd2161ea20 .cmp/eq 32, L_0x7fbd2161e8b0, L_0x7fbd21563440;
L_0x7fbd2161eb00 .concat [ 6 26 0 0], L_0x7fbd2161d910, L_0x7fbd21563488;
L_0x7fbd2161ed80 .cmp/eq 32, L_0x7fbd2161eb00, L_0x7fbd215634d0;
L_0x7fbd2161ee20 .concat [ 6 26 0 0], L_0x7fbd2161d910, L_0x7fbd21563518;
L_0x7fbd2161eba0 .cmp/eq 32, L_0x7fbd2161ee20, L_0x7fbd21563560;
S_0x7fbd216093e0 .scope module, "cpu_alu" "alu" 4 110, 5 1 0, S_0x7fbd21609150;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fbd21563248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd21607300_0 .net/2u *"_ivl_0", 31 0, L_0x7fbd21563248;  1 drivers
v0x7fbd21619200_0 .net "control", 3 0, v0x7fbd21619870_0;  alias, 1 drivers
v0x7fbd216192b0_0 .net "op1", 31 0, L_0x7fbd2161d9f0;  alias, 1 drivers
v0x7fbd21619370_0 .net "op2", 31 0, L_0x7fbd2161dd70;  alias, 1 drivers
v0x7fbd21619420_0 .var "result", 31 0;
v0x7fbd21619510_0 .net "z_flag", 0 0, L_0x7fbd2161e020;  alias, 1 drivers
E_0x7fbd21605e00 .event edge, v0x7fbd21619370_0, v0x7fbd216192b0_0, v0x7fbd21619200_0;
L_0x7fbd2161e020 .cmp/eq 32, v0x7fbd21619420_0, L_0x7fbd21563248;
S_0x7fbd21619630 .scope module, "cpu_alu_control" "alu_control" 4 95, 6 1 0, S_0x7fbd21609150;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7fbd21619870_0 .var "alu_control_out", 3 0;
v0x7fbd21619930_0 .net "alu_fcode", 5 0, L_0x7fbd2161d910;  alias, 1 drivers
v0x7fbd216199d0_0 .net "alu_opcode", 1 0, L_0x7fbd2161ca40;  alias, 1 drivers
E_0x7fbd21619840 .event edge, v0x7fbd216199d0_0, v0x7fbd21619930_0;
S_0x7fbd21619ae0 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x7fbd21609150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7fbd2161c2d0 .functor BUFZ 1, L_0x7fbd2161be20, C4<0>, C4<0>, C4<0>;
L_0x7fbd2161c3c0 .functor OR 1, L_0x7fbd2161bf40, L_0x7fbd2161c080, C4<0>, C4<0>;
L_0x7fbd2161c4f0 .functor BUFZ 1, L_0x7fbd2161bf40, C4<0>, C4<0>, C4<0>;
L_0x7fbd2161c5a0 .functor OR 1, L_0x7fbd2161be20, L_0x7fbd2161bf40, C4<0>, C4<0>;
L_0x7fbd2161c6d0 .functor BUFZ 1, L_0x7fbd2161bf40, C4<0>, C4<0>, C4<0>;
L_0x7fbd2161c770 .functor BUFZ 1, L_0x7fbd2161c080, C4<0>, C4<0>, C4<0>;
L_0x7fbd2161c820 .functor BUFZ 1, L_0x7fbd2161c1c0, C4<0>, C4<0>, C4<0>;
L_0x7fbd2161c950 .functor BUFZ 1, L_0x7fbd2161be20, C4<0>, C4<0>, C4<0>;
L_0x7fbd2161cae0 .functor BUFZ 1, L_0x7fbd2161c1c0, C4<0>, C4<0>, C4<0>;
v0x7fbd21619de0_0 .net *"_ivl_0", 31 0, L_0x7fbd2161bd80;  1 drivers
L_0x7fbd215630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fbd21619e90_0 .net/2u *"_ivl_12", 5 0, L_0x7fbd215630e0;  1 drivers
L_0x7fbd21563128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fbd21619f40_0 .net/2u *"_ivl_16", 5 0, L_0x7fbd21563128;  1 drivers
L_0x7fbd21563008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd2161a000_0 .net *"_ivl_3", 25 0, L_0x7fbd21563008;  1 drivers
v0x7fbd2161a0b0_0 .net *"_ivl_37", 0 0, L_0x7fbd2161c950;  1 drivers
L_0x7fbd21563050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd2161a1a0_0 .net/2u *"_ivl_4", 31 0, L_0x7fbd21563050;  1 drivers
v0x7fbd2161a250_0 .net *"_ivl_42", 0 0, L_0x7fbd2161cae0;  1 drivers
L_0x7fbd21563098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd2161a300_0 .net/2u *"_ivl_8", 5 0, L_0x7fbd21563098;  1 drivers
v0x7fbd2161a3b0_0 .net "alu_op", 1 0, L_0x7fbd2161ca40;  alias, 1 drivers
v0x7fbd2161a4e0_0 .net "alu_src", 0 0, L_0x7fbd2161c3c0;  alias, 1 drivers
v0x7fbd2161a570_0 .net "beq", 0 0, L_0x7fbd2161c1c0;  1 drivers
v0x7fbd2161a600_0 .net "branch", 0 0, L_0x7fbd2161c820;  alias, 1 drivers
v0x7fbd2161a690_0 .net "instr_opcode", 5 0, L_0x7fbd2161bce0;  alias, 1 drivers
v0x7fbd2161a720_0 .var "jump", 0 0;
v0x7fbd2161a7b0_0 .net "lw", 0 0, L_0x7fbd2161bf40;  1 drivers
v0x7fbd2161a850_0 .net "mem_read", 0 0, L_0x7fbd2161c6d0;  alias, 1 drivers
v0x7fbd2161a8f0_0 .net "mem_to_reg", 0 0, L_0x7fbd2161c4f0;  alias, 1 drivers
v0x7fbd2161aa90_0 .net "mem_write", 0 0, L_0x7fbd2161c770;  alias, 1 drivers
v0x7fbd2161ab30_0 .net "r_format", 0 0, L_0x7fbd2161be20;  1 drivers
v0x7fbd2161abd0_0 .net "reg_dst", 0 0, L_0x7fbd2161c2d0;  alias, 1 drivers
v0x7fbd2161ac70_0 .net "reg_write", 0 0, L_0x7fbd2161c5a0;  alias, 1 drivers
v0x7fbd2161ad10_0 .net "sw", 0 0, L_0x7fbd2161c080;  1 drivers
L_0x7fbd2161bd80 .concat [ 6 26 0 0], L_0x7fbd2161bce0, L_0x7fbd21563008;
L_0x7fbd2161be20 .cmp/eq 32, L_0x7fbd2161bd80, L_0x7fbd21563050;
L_0x7fbd2161bf40 .cmp/eq 6, L_0x7fbd2161bce0, L_0x7fbd21563098;
L_0x7fbd2161c080 .cmp/eq 6, L_0x7fbd2161bce0, L_0x7fbd215630e0;
L_0x7fbd2161c1c0 .cmp/eq 6, L_0x7fbd2161bce0, L_0x7fbd21563128;
L_0x7fbd2161ca40 .concat8 [ 1 1 0 0], L_0x7fbd2161cae0, L_0x7fbd2161c950;
S_0x7fbd2161aea0 .scope module, "cpu_pc" "pc" 4 147, 8 1 0, S_0x7fbd21609150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7fbd2161b060_0 .net "clk", 0 0, v0x7fbd23107b30_0;  alias, 1 drivers
v0x7fbd2161b110_0 .var "curr_addr", 31 0;
v0x7fbd2161b1c0_0 .net "next_addr", 31 0, v0x7fbd231072e0_0;  1 drivers
v0x7fbd2161b280_0 .net "reset", 0 0, v0x7fbd231082b0_0;  alias, 1 drivers
E_0x7fbd2161b010 .event posedge, v0x7fbd2161b060_0;
S_0x7fbd2161b380 .scope module, "register" "regfile" 4 67, 9 1 0, S_0x7fbd21609150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x7fbd2161d450 .functor BUFZ 32, L_0x7fbd2161d290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd2161d700 .functor BUFZ 32, L_0x7fbd2161d540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbd231043e0_3 .array/port v0x7fbd231043e0, 3;
L_0x7fbd2161d7f0 .functor BUFZ 32, v0x7fbd231043e0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbd2161b6f0_0 .net *"_ivl_0", 31 0, L_0x7fbd2161d290;  1 drivers
v0x7fbd2161b790_0 .net *"_ivl_10", 6 0, L_0x7fbd2161d5e0;  1 drivers
L_0x7fbd215631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbd2161b830_0 .net *"_ivl_13", 1 0, L_0x7fbd215631b8;  1 drivers
v0x7fbd2161b8e0_0 .net *"_ivl_2", 6 0, L_0x7fbd2161d330;  1 drivers
L_0x7fbd21563170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbd2161b990_0 .net *"_ivl_5", 1 0, L_0x7fbd21563170;  1 drivers
v0x7fbd2161ba80_0 .net *"_ivl_8", 31 0, L_0x7fbd2161d540;  1 drivers
v0x7fbd2161bb30_0 .net "r_clk", 0 0, v0x7fbd23107b30_0;  alias, 1 drivers
v0x7fbd2161bbc0_0 .net "r_clk_enable", 0 0, v0x7fbd23107bc0_0;  alias, 1 drivers
v0x7fbd2161bc50_0 .net "read_data1", 31 0, L_0x7fbd2161d450;  alias, 1 drivers
v0x7fbd23104120_0 .net "read_data2", 31 0, L_0x7fbd2161d700;  alias, 1 drivers
v0x7fbd231041d0_0 .net "read_reg1", 4 0, L_0x7fbd2161cbe0;  alias, 1 drivers
v0x7fbd23104280_0 .net "read_reg2", 4 0, L_0x7fbd2161cc80;  alias, 1 drivers
v0x7fbd23104330_0 .net "register_v0", 31 0, L_0x7fbd2161d7f0;  alias, 1 drivers
v0x7fbd231043e0 .array "registers", 0 31, 31 0;
v0x7fbd23104780_0 .net "reset", 0 0, v0x7fbd231082b0_0;  alias, 1 drivers
v0x7fbd23104830_0 .net "write_control", 0 0, L_0x7fbd2161d1e0;  alias, 1 drivers
v0x7fbd231048d0_0 .net "write_data", 31 0, L_0x7fbd2161d040;  alias, 1 drivers
v0x7fbd23104a80_0 .net "write_reg", 4 0, L_0x7fbd2161cf20;  alias, 1 drivers
L_0x7fbd2161d290 .array/port v0x7fbd231043e0, L_0x7fbd2161d330;
L_0x7fbd2161d330 .concat [ 5 2 0 0], L_0x7fbd2161cbe0, L_0x7fbd21563170;
L_0x7fbd2161d540 .array/port v0x7fbd231043e0, L_0x7fbd2161d5e0;
L_0x7fbd2161d5e0 .concat [ 5 2 0 0], L_0x7fbd2161cc80, L_0x7fbd215631b8;
S_0x7fbd21608e70 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7fbd2161f3e0 .functor BUFZ 32, L_0x7fbd2161f340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbd23108370_0 .net *"_ivl_0", 31 0, L_0x7fbd2161f340;  1 drivers
o0x7fbd21533ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbd23108400_0 .net "clk", 0 0, o0x7fbd21533ec8;  0 drivers
o0x7fbd21533ef8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbd231084a0_0 .net "data_address", 31 0, o0x7fbd21533ef8;  0 drivers
o0x7fbd21533f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbd23108540_0 .net "data_read", 0 0, o0x7fbd21533f28;  0 drivers
v0x7fbd231085e0_0 .net "data_readdata", 31 0, L_0x7fbd2161f3e0;  1 drivers
o0x7fbd21533f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbd231086d0_0 .net "data_write", 0 0, o0x7fbd21533f88;  0 drivers
o0x7fbd21533fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbd23108770_0 .net "data_writedata", 31 0, o0x7fbd21533fb8;  0 drivers
v0x7fbd23108820_0 .var/i "i", 31 0;
v0x7fbd231088d0 .array "ram", 0 65535, 31 0;
E_0x7fbd23108340 .event posedge, v0x7fbd23108400_0;
L_0x7fbd2161f340 .array/port v0x7fbd231088d0, o0x7fbd21533ef8;
S_0x7fbd21608fe0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7fbd21608910 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x7fbd2161f610 .functor BUFZ 32, L_0x7fbd2161f490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbd23108cf0_0 .net *"_ivl_0", 31 0, L_0x7fbd2161f490;  1 drivers
v0x7fbd23108db0_0 .net *"_ivl_3", 29 0, L_0x7fbd2161f530;  1 drivers
o0x7fbd215341c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbd23108e50_0 .net "instr_address", 31 0, o0x7fbd215341c8;  0 drivers
v0x7fbd23108ee0_0 .net "instr_readdata", 31 0, L_0x7fbd2161f610;  1 drivers
v0x7fbd23108f90 .array "memory1", 0 65535, 31 0;
L_0x7fbd2161f490 .array/port v0x7fbd23108f90, L_0x7fbd2161f530;
L_0x7fbd2161f530 .part o0x7fbd215341c8, 0, 30;
S_0x7fbd23108a60 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x7fbd21608fe0;
 .timescale 0 0;
v0x7fbd23108c30_0 .var/i "i", 31 0;
    .scope S_0x7fbd2161b380;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd231043e0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fbd2161b380;
T_1 ;
    %wait E_0x7fbd2161b010;
    %load/vec4 v0x7fbd23104780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fbd2161bbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fbd23104830_0;
    %load/vec4 v0x7fbd23104a80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fbd231048d0_0;
    %load/vec4 v0x7fbd23104a80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231043e0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbd21619630;
T_2 ;
    %wait E_0x7fbd21619840;
    %load/vec4 v0x7fbd216199d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbd21619870_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fbd216199d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fbd21619870_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fbd216199d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fbd21619930_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbd21619870_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fbd21619870_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbd21619870_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbd21619870_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fbd21619870_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fbd216093e0;
T_3 ;
    %wait E_0x7fbd21605e00;
    %load/vec4 v0x7fbd21619200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbd21619420_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x7fbd216192b0_0;
    %load/vec4 v0x7fbd21619370_0;
    %and;
    %assign/vec4 v0x7fbd21619420_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x7fbd216192b0_0;
    %load/vec4 v0x7fbd21619370_0;
    %or;
    %assign/vec4 v0x7fbd21619420_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x7fbd216192b0_0;
    %load/vec4 v0x7fbd21619370_0;
    %add;
    %assign/vec4 v0x7fbd21619420_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x7fbd216192b0_0;
    %load/vec4 v0x7fbd21619370_0;
    %sub;
    %assign/vec4 v0x7fbd21619420_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x7fbd216192b0_0;
    %load/vec4 v0x7fbd21619370_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x7fbd21619420_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x7fbd216192b0_0;
    %load/vec4 v0x7fbd21619370_0;
    %or;
    %inv;
    %assign/vec4 v0x7fbd21619420_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fbd2161aea0;
T_4 ;
    %wait E_0x7fbd2161b010;
    %load/vec4 v0x7fbd2161b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fbd2161b110_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fbd2161b1c0_0;
    %assign/vec4 v0x7fbd2161b110_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fbd21609150;
T_5 ;
    %wait E_0x7fbd21606680;
    %load/vec4 v0x7fbd23106680_0;
    %load/vec4 v0x7fbd231065f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fbd23106970_0;
    %load/vec4 v0x7fbd231073a0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fbd231072e0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fbd23106f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fbd23106970_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fbd23106ee0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fbd231072e0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fbd23107030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fbd23107450_0;
    %store/vec4 v0x7fbd231072e0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fbd23106970_0;
    %store/vec4 v0x7fbd231072e0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fbd21608d00;
T_6 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd23107b30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fbd23107b30_0;
    %inv;
    %store/vec4 v0x7fbd23107b30_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x7fbd21608d00;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd231082b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd23107bc0_0, 0, 1;
    %wait E_0x7fbd2161b010;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd231082b0_0, 0, 1;
    %wait E_0x7fbd2161b010;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x7fbd23108150_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fbd23107e10_0, 0, 32;
    %wait E_0x7fbd2161b010;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x7fbd23108150_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fbd23107e10_0, 0, 32;
    %wait E_0x7fbd2161b010;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x7fbd23108150_0, 0, 32;
    %wait E_0x7fbd2161b010;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x7fbd23108150_0, 0, 32;
    %vpi_call/w 3 69 "$display", v0x7fbd231081e0_0 {0 0 0};
    %wait E_0x7fbd2161b010;
    %delay 1, 0;
    %vpi_call/w 3 72 "$display", v0x7fbd231081e0_0 {0 0 0};
    %load/vec4 v0x7fbd23107f70_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x7fbd23107f70_0 {0 0 0};
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fbd21608e70;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd23108820_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fbd23108820_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fbd23108820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231088d0, 0, 4;
    %load/vec4 v0x7fbd23108820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbd23108820_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fbd21608e70;
T_9 ;
    %wait E_0x7fbd23108340;
    %load/vec4 v0x7fbd231086d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fbd23108770_0;
    %ix/getv 3, v0x7fbd231084a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbd231088d0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fbd21608fe0;
T_10 ;
    %fork t_1, S_0x7fbd23108a60;
    %jmp t_0;
    .scope S_0x7fbd23108a60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd23108c30_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7fbd23108c30_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fbd23108c30_0;
    %store/vec4a v0x7fbd23108f90, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fbd23108c30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbd23108c30_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd23108f90, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd23108f90, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbd23108f90, 4, 0;
    %end;
    .scope S_0x7fbd21608fe0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
