//===-- {{ Xpu }}ISelDAGToDAG.h - A Dag to Dag Inst Selector for {{ Xpu }} -*- C++ -*-===//

#ifndef LLVM_LIB_TARGET_{{ XPU }}_{{ XPU }}ISELDAGTODAG_H
#define LLVM_LIB_TARGET_{{ XPU }}_{{ XPU }}ISELDAGTODAG_H

#include "{{ Xpu }}.h"
#include "{{ Xpu }}Subtarget.h"
#include "{{ Xpu }}TargetMachine.h"
#include "llvm/CodeGen/SelectionDAGISel.h"

//===----------------------------------------------------------------------===//
// Instruction Selector Implementation
//===----------------------------------------------------------------------===//

//===----------------------------------------------------------------------===//
// {{ Xpu }}DAGToDAGISel - {{ Xpu }} specific code to select {{ Xpu }} machine
// instructions for SelectionDAG operations.
//===----------------------------------------------------------------------===//
namespace llvm {

class {{ Xpu }}DAGToDAGISel : public SelectionDAGISel {
public:
  {{ Xpu }}DAGToDAGISel() = delete;

  explicit {{ Xpu }}DAGToDAGISel({{ Xpu }}TargetMachine &TM, CodeGenOptLevel OL)
      : SelectionDAGISel(TM, OL), Subtarget(nullptr) {}

  bool runOnMachineFunction(MachineFunction &MF) override;

protected:
  /// Keep a pointer to the {{ Xpu }}Subtarget around so that we can make the right
  /// decision when generating code for different targets.
  const {{ Xpu }}Subtarget *Subtarget;

private:
  // Include the pieces autogenerated from the target description.
  #include "{{ Xpu }}GenDAGISel.inc"

  void Select(SDNode *N) override;

  bool SelectAddrFrameIndex(SDValue Addr, SDValue &Base);
  bool SelectAddrFrameIndexRegImm(SDValue Addr, SDValue &Base, SDValue &Offset);
  bool SelectAddrGlobal(SDValue Addr, SDValue &Base);
  bool SelectAddrGlobalRegImm(SDValue Addr, SDValue &Base, SDValue &Offset);
  bool SelectAddrRegImm(SDValue Addr, SDValue &Base, SDValue &Offset);

  // virtual bool trySelect(SDNode *Node) = 0;

  // getImm - Return a target constant with the specified value.
  inline SDValue getImm(const SDNode *Node, uint64_t Imm) {
    return CurDAG->getTargetConstant(Imm, SDLoc(Node), Node->getValueType(0));
  }

  // virtual void processFunctionAfterISel(MachineFunction &MF) = 0;

  bool SelectInlineAsmMemoryOperand(const SDValue &Op,
                                    InlineAsm::ConstraintCode ConstraintID,
                                    std::vector<SDValue> &OutOps) override;
};

class {{ Xpu }}DAGToDAGISelLegacy : public SelectionDAGISelLegacy {
public:
  static char ID;
  explicit {{ Xpu }}DAGToDAGISelLegacy({{ Xpu }}TargetMachine &TargetMachine,
                                       CodeGenOptLevel OptLevel);
};
}

#endif

