Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 01:46:41 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/DigitRec_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.699ns (35.756%)  route 3.053ns (64.244%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_clk
    SLICE_X51Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=113, routed)         0.837     2.266    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.124     2.390 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_11/O
                         net (fo=2, routed)           0.323     2.713    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_sig_allocacmp_max_vote_1_load[3]
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124     2.837 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3/O
                         net (fo=1, routed)           0.466     3.303    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3_n_4
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.823 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_n_4
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.940 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.940    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0_n_4
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.057 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.057    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1_n_4
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.174 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2/CO[3]
                         net (fo=33, routed)          0.957     5.131    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2_n_4
    SLICE_X50Y81         LUT5 (Prop_lut5_I4_O)        0.124     5.255 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194[11]_i_1/O
                         net (fo=1, routed)           0.470     5.725    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_fu_114_p3[11]
    SLICE_X51Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_clk
    SLICE_X51Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)       -0.058     5.831    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.727ns (36.098%)  route 3.057ns (63.902%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_clk
    SLICE_X51Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=113, routed)         0.837     2.266    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3
    SLICE_X51Y81         LUT3 (Prop_lut3_I2_O)        0.124     2.390 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_11/O
                         net (fo=2, routed)           0.323     2.713    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_sig_allocacmp_max_vote_1_load[3]
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124     2.837 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3/O
                         net (fo=1, routed)           0.466     3.303    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3_n_4
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.823 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_n_4
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.940 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.940    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0_n_4
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.057 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.057    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1_n_4
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.174 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2/CO[3]
                         net (fo=33, routed)          1.431     5.605    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2_n_4
    SLICE_X52Y83         LUT5 (Prop_lut5_I4_O)        0.152     5.757 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194[9]_i_1/O
                         net (fo=1, routed)           0.000     5.757    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_fu_114_p3[9]
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_clk
    SLICE_X52Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X52Y83         FDRE (Setup_fdre_C_D)        0.047     5.936    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]
  -------------------------------------------------------------------
                         required time                          5.936    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.456ns (10.072%)  route 4.071ns (89.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.071     5.500    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X29Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X29Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X29Y85         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.456ns (10.072%)  route 4.071ns (89.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.071     5.500    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X29Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X29Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X29Y85         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.456ns (10.183%)  route 4.022ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.022     5.451    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y86         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.456ns (10.183%)  route 4.022ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.022     5.451    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y86         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[1]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.456ns (10.183%)  route 4.022ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.022     5.451    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y86         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[0]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.456ns (10.183%)  route 4.022ns (89.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X43Y94         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/Q
                         net (fo=288, routed)         4.022     5.451    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_pp0_stage3
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X28Y86         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X28Y86         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_s_reg_5417_reg[1]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.637ns (38.868%)  route 2.575ns (61.132%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y92         FDRE                                         r  bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/Q
                         net (fo=5, routed)           0.833     2.324    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_0_0_fu_62_reg[8]_1[2]
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.448 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, routed)           0.332     2.780    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
    SLICE_X38Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.300 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.300    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.417    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.534    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.784     4.435    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.124     4.559 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, routed)           0.625     5.185    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
    SLICE_X39Y95         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X39Y95         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.637ns (38.868%)  route 2.575ns (61.132%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y92         FDRE                                         r  bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/dists_0_0_fu_62_reg[2]/Q
                         net (fo=5, routed)           0.833     2.324    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_0_0_fu_62_reg[8]_1[2]
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124     2.448 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3/O
                         net (fo=1, routed)           0.332     2.780    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3_n_4
    SLICE_X38Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.300 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.300    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_n_4
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.417 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.417    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0_n_4
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.534 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.534    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1_n_4
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.651 f  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.784     4.435    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2_n_4
    SLICE_X39Y95         LUT2 (Prop_lut2_I1_O)        0.124     4.559 r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1/O
                         net (fo=9, routed)           0.625     5.185    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1_n_4
    SLICE_X39Y95         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=1878, unset)         0.924     5.924    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_clk
    SLICE_X39Y95         FDRE                                         r  bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  0.275    




