From e5a64ef25e5f327335afcf1f7c2ef99eca253a8b Mon Sep 17 00:00:00 2001
From: chenxing <chenxing@rock-chips.com>
Date: Fri, 31 Aug 2012 20:24:38 +0800
Subject: [PATCH] rk3066b: clk_cpu set parent has some problem, do not use it

---
 arch/arm/mach-rk30/clock_data-rk3066b.c | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/arch/arm/mach-rk30/clock_data-rk3066b.c b/arch/arm/mach-rk30/clock_data-rk3066b.c
index caa4da56c02b..b21950a657f5 100644
--- a/arch/arm/mach-rk30/clock_data-rk3066b.c
+++ b/arch/arm/mach-rk30/clock_data-rk3066b.c
@@ -3090,7 +3090,7 @@ static void __init rk30_clock_common_init(unsigned long gpll_rate, unsigned long
 	//code pll
 	clk_set_rate_nolock(&codec_pll_clk, cpll_rate);
 
-	clk_set_parent_nolock(&clk_cpu_div, &general_pll_clk); //816
+	//clk_set_parent_nolock(&clk_cpu_div, &general_pll_clk); //816
 	//periph clk
 	periph_clk_set_init();
 
@@ -3198,7 +3198,6 @@ void __init rk30_clock_data_init(unsigned long gpll, unsigned long cpll, u32 fla
 	_rk30_clock_data_init(gpll, cpll, flags);
 	printk("%s end\n", __func__);
 	rk30_clk_dump_regs();
-	while(1);
 	//rk30_dvfs_init();
 }
 
-- 
2.35.3

