#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Feb 21 15:15:30 2025
# Process ID         : 27128
# Current directory  : D:/LAB2_buggy_v2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent17712 D:\LAB2_buggy_v2\LAB2_buggy.xpr
# Log file           : D:/LAB2_buggy_v2/vivado.log
# Journal file       : D:/LAB2_buggy_v2\vivado.jou
# Running On         : LAPTOP-T4A93B1T
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16945 MB
# Swap memory        : 3355 MB
# Total Virtual      : 20300 MB
# Available Virtual  : 7832 MB
#-----------------------------------------------------------
start_gui
open_project D:/LAB2_buggy_v2/LAB2_buggy.xpr
update_compile_order -fileset sources_1
set_property part xc7a35tcpg236-1 [current_project]
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_module [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
synth_design -top top_module -part xc7a35tcpg236-1 -lint 
close_design
open_run impl_1
synth_design -top top_module -part xc7a35tcpg236-1 -lint 
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/LAB2_buggy_v2/LAB2_buggy.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/LAB2_buggy_v2/LAB2_buggy.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
launch_simulation
close_design
open_run synth_1 -name synth_1
launch_simulation
source top_module.tcl
close [ open D:/LAB2_buggy_v2/LAB2_buggy.srcs/sources_1/new/testBench1.vhd w ]
add_files D:/LAB2_buggy_v2/LAB2_buggy.srcs/sources_1/new/testBench1.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testBench1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_simulation
launch_simulation
close_sim
