#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_dump_var_vpdg('simv: undefined symbol: vcsd_dump_var_vpdg')
ANF: vcsd_register_1st_sequential_rfn('simv: undefined symbol: vcsd_register_1st_sequential_rfn')
ANF: vcsd_register_2nd_sequential_rfn('simv: undefined symbol: vcsd_register_2nd_sequential_rfn')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vcsd_register_1st_sequential_master_confirm('simv: undefined symbol: vcsd_register_1st_sequential_master_confirm')
ANF: vcsd_register_1st_sequential_master_defer('simv: undefined symbol: vcsd_register_1st_sequential_master_defer')
ANF: vcsd_register_2nd_sequential_master_remainSequential('simv: undefined symbol: vcsd_register_2nd_sequential_master_remainSequential')
ANF: vcsd_register_2nd_sequential_master_becomePrimary('simv: undefined symbol: vcsd_register_2nd_sequential_master_becomePrimary')
ANF: vcsd_set_sequential_interval_cb('simv: undefined symbol: vcsd_set_sequential_interval_cb')
ANF: vcsd_register_sequential_glitch('simv: undefined symbol: vcsd_register_sequential_glitch')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: vdi_def_traverse_infport_ex('simv: undefined symbol: vdi_def_traverse_infport_ex')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: simv
 option[1]: +notimingcheck
 option[2]: +define+FSDB
 option[3]: /usr/cad/synopsys/vcs/2023.03/linux64/bin/vcs1
 option[4]: -Mcc=gcc
 option[5]: -Mcplusplus=g++
 option[6]: -Masflags=
 option[7]: -Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/2023.03/include 
 option[8]: -Mxllcflags=
 option[9]: -Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/2023.03/include
 option[10]: -Mldflags= -rdynamic 
 option[11]: -Mout=simv
 option[12]: -Mamsrun=
 option[13]: -Mvcsaceobjs=
 option[14]: -Mobjects= /usr/cad/synopsys/vcs/2023.03/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/2023.03/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/2023.03/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/2023.03/linux64/lib/libvfs.so 
 option[15]: -Mexternalobj=
 option[16]: -Msaverestoreobj=/usr/cad/synopsys/vcs/2023.03/linux64/lib/vcs_save_restore_new.o
 option[17]: -Mcrt0=
 option[18]: -Mcrtn=
 option[19]: -Mcsrc=
 option[20]: -Msyslibs=/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/VCS/LINUX64/pli.a -ldl 
 option[21]: -Xvcs_run_simv=1
 option[22]: -full64
 option[23]: -debug_access+all
 option[24]: +vpi
 option[25]: +vcsd1
 option[26]: +itf+/usr/cad/synopsys/vcs/2023.03/linux64/lib/vcsdp_lite.tab
 option[27]: +notimingcheck
 option[28]: +define+FSDB
 option[29]: -picarchive
 option[30]: -P
 option[31]: /usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/VCS/LINUX64/verdi.tab
 option[32]: -fsdb
 option[33]: -sverilog
 option[34]: -gen_obj
 option[35]: testfixture.sv
 option[36]: PPU.v
 option[37]: PE.v
 option[38]: PE_array.v
 option[39]: Controller.v
 option[40]: -load
 option[41]: /usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release U-2023.03_Full64
Linux 4.18.0-348.7.1.el8_5.x86_64 #1 SMP Wed Dec 22 13:25:12 UTC 2021 x86_64
CPU cores: 20
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8194 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		262144
memorylocked		64 kbytes
maxproc		191073
======================================
(Special)Runtime environment variables:

Runtime environment variables:
UNAME=/bin/uname
LC_ALL=C
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/2023.03//lib:/usr/cad/synopsys/vcs/2023.03/linux64/lib:/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64::/lib64:/usr/lib64:/usr/local/lib64:/usr/cad/synopsys/verdi/2020.12-sp2//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/VCS/LINUX64/::::/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64::/lib64:/usr/lib64:/usr/local/lib64:/usr/cad/synopsys/verdi/2020.12-sp2//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/VCS/LINUX64/::::/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64::/lib64:/usr/lib64:/usr/local/lib64:/usr/cad/synopsys/verdi/2020.12-sp2//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/VCS/LINUX64/:::
LS_COLORS=rs=0:di=38;5;33:ln=38;5;51:mh=00:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=01;05;37;41:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;40:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.zst=38;5;9:*.tzst=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.wim=38;5;9:*.swm=38;5;9:*.dwm=38;5;9:*.esd=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.mjpg=38;5;13:*.mjpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.m4a=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.oga=38;5;45:*.opus=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
HOSTTYPE=x86_64-linux
SNPS_INTERNAL_VCS_LINUX_OS=linux
SNPS_VCS_INTERNAL_ROOT_START_TIME=1749645792.706812686
SSH_CONNECTION=192.168.201.11 53039 140.116.245.88 22
LANG=en_US.UTF-8
SNPS_VCS_INTERNAL_MAKE=make
SCRNAME=vcs
OLDPWD=/home/ryanycs/AoC/src/rtl/simv.daidir/debug_dump/fsearch
SNPS_VCS_INTERNAL_CURR_PID=2766631
TOOL_HOME=/usr/cad/synopsys/vcs/2023.03/linux64
COLORTERM=truecolor
SNPS_VCS_INTERNAL_MAKE_OPT=
MAKE_TERMOUT=/dev/pts/3
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/2023.03//linux64/clang
OVA_UUM=0
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
VENDOR=unknown
MACHTYPE=x86_64
MFLAGS=
VCS_MODE_FLAG=64
OSTYPE=linux
XDG_SESSION_ID=12417
USER=ryanycs
VCS_MX_HOME_INTERNAL=1
SYNOPSYS_LC_ROOT=/cad/synopsys/lc/cur
SELINUX_ROLE_REQUESTED=
GROUP=lab
PWD=/home/ryanycs/AoC/src/rtl
VMR_MODE_FLAG=64
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
HOME=/home/ryanycs
BROWSER=/home/ryanycs/.vscode-server/cli/servers/Stable-258e40fedc6cb8edf399a463ce3a9d32e7e1f6f3/server/bin/helpers/browser.sh
VSCODE_GIT_ASKPASS_NODE=/home/ryanycs/.vscode-server/cli/servers/Stable-258e40fedc6cb8edf399a463ce3a9d32e7e1f6f3/server/node
TERM_PROGRAM=vscode
HOST=localhost.localdomain
SSH_CLIENT=192.168.201.11 53039 22
TERM_PROGRAM_VERSION=1.100.3
SELINUX_LEVEL_REQUESTED=
VCS_CC=gcc
VCS_ARG_ADDED_FOR_TMP=1
SHLIB_PATH=/usr/cad/synopsys/verdi/2020.12-sp2//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/VCS/LINUX64/::/usr/cad/synopsys/verdi/2020.12-sp2//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/VCS/LINUX64/::/usr/cad/synopsys/verdi/2020.12-sp2//etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/lib/LINUX64/:/usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/VCS/LINUX64/:
SSL_CERT_FILE=/etc/pki/ca-trust/extracted/pem/tls-ca-bundle.pem
VCS_USER_OPTIONS=-full64 -R -sverilog testfixture.sv -debug_access+all PPU.v PE.v PE_array.v Controller.v +notimingcheck +define+FSDB
VSCODE_IPC_HOOK_CLI=/run/user/1089/vscode-ipc-688f524a-ee8b-407f-8ec9-1553d6f350f6.sock
MAIL=/var/spool/mail/ryanycs
VSCODE_GIT_ASKPASS_MAIN=/home/ryanycs/.vscode-server/cli/servers/Stable-258e40fedc6cb8edf399a463ce3a9d32e7e1f6f3/server/extensions/git/dist/askpass-main.js
TERM=linux
SHELL=/bin/csh
SNPS_VCS_INTERNAL_ROOT_PID=2766631
SCRIPT_NAME=vcs
SNPS_VCS_INTERNAL_MEMPRELOAD_USE_LIBC=1
LM_LICENSE_FILE=26585@lstn
SNPS_VCS_TMPDIR=/tmp/vcs_20250611124312_2766631
XLOCALEDIR=/usr/cad/synopsys/icc/2019.12/etc/locale
SELINUX_USE_CURRENT_RANGE=
MAKELEVEL=1
VERDI_HOME=/usr/cad/synopsys/verdi/2020.12-sp2/
SHLVL=6
VCS_COM=/usr/cad/synopsys/vcs/2023.03/linux64/bin/vcs1
MAKE_TERMERR=/dev/pts/3
VSCODE_GIT_IPC_HANDLE=/run/user/1089/vscode-git-55437ce37a.sock
VCS_ARCH=linux64
MANPATH=/usr/cad/synopsys/synthesis/2019.12//doc/syn/man:/usr/cad/synopsys/vcs/2023.03//doc/man:/usr/cad/synopsys/synthesis/2019.12//doc/syn/man:/usr/cad/synopsys/vcs/2023.03//doc/man:/usr/cad/synopsys/synthesis/2019.12//doc/syn/man:/usr/cad/synopsys/vcs/2023.03//doc/man
VCS_DEPTH=0
SSL_CERT_DIR=/etc/pki/tls/certs
LOGNAME=ryanycs
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1089/bus
GIT_ASKPASS=/home/ryanycs/.vscode-server/cli/servers/Stable-258e40fedc6cb8edf399a463ce3a9d32e7e1f6f3/server/extensions/git/dist/askpass.sh
XDG_RUNTIME_DIR=/run/user/1089
PATH=.:/usr/cad/synopsys/vcs/2023.03//amd64/bin:/usr/cad/synopsys/verdi/2020.12-sp2//bin:/usr/cad/synopsys/icc/2019.12/amd64/syn/bin:/usr/cad/synopsys/synthesis/2019.12//amd64/syn/bin:/cad/synopsys/lc/cur/bin:/home/ryanycs/.vscode-server/cli/servers/Stable-258e40fedc6cb8edf399a463ce3a9d32e7e1f6f3/server/bin/remote-cli:/usr/cad/synopsys/vcs/2023.03//amd64/bin:/usr/cad/synopsys/verdi/2020.12-sp2//bin:/usr/cad/synopsys/icc/2019.12/amd64/syn/bin:/usr/cad/synopsys/synthesis/2019.12//amd64/syn/bin:/cad/synopsys/lc/cur/bin:/usr/cad/synopsys/vcs/2023.03//amd64/bin:/usr/cad/synopsys/verdi/2020.12-sp2//bin:/usr/cad/synopsys/icc/2019.12/amd64/syn/bin:/usr/cad/synopsys/synthesis/2019.12//amd64/syn/bin:/cad/synopsys/lc/cur/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:.:.:/home/ryanycs/.vscode-server/data/User/globalStorage/github.copilot-chat/debugCommand:.
VCS_HOME=/usr/cad/synopsys/vcs/2023.03/
sysc_uni_pwd=/home/ryanycs/AoC/src/rtl
MAKEFLAGS=
LESSOPEN=||/usr/bin/lesspipe.sh %s
SYN_MAN_DIR=/usr/cad/synopsys/vcs/2023.03//doc/man
_=./simv
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/usr/cad/synopsys/vcs/2023.03//gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/ryanycs/.localhost.localdomain-borrow.txt
Runtime command line arguments:
argv[0]=simv
argv[1]=+notimingcheck
argv[2]=+define+FSDB
243 profile - 100
          CPU/Mem usage: 0.010 sys,  0.100 user,  307.46M mem
244 Elapsed time:    0:00:01    Wed Jun 11 20:43:14 2025
245 pliAppInit
246 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
247 FSDB_GATE is set.
248 FSDB_RTL is set.
249 FSDB_FIELDTYPE is set.
250 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
251 Enable Parallel Dumping.
252 pliAppMiscSet: New Sim Round
253 pliEntryInit
254 LIBSSCORE=found /usr/cad/synopsys/verdi/2020.12-sp2//share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so through $NOVAS_HOME setting.
255 FSDB Dumper for VCS, Release Verdi_R-2020.12-SP2, Linux x86_64/64bit, 05/23/2021
256 (C) 1996 - 2021 by Synopsys, Inc.
257 ***********************************************************************
258 *  ERROR -                                                            *
259 *  The simulator version is newer than the FSDB dumper version which  *
260 *  may cause abnormal behavior, please contact Synopsys support for   *
261 *  assistance.                                                        *
262 ***********************************************************************
263 sps_call_fsdbDumpfile_main at 0 : testfixture.sv(164)
264 argv[0]: (Controller.fsdb)
265 *Verdi* : Create FSDB file 'Controller.fsdb'
266 [spi_vcs_vd_ppi_create_root]: no upf option
267 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
268 compile option from '/home/ryanycs/AoC/src/rtl/simv.daidir/vcs_rebuild'.
269   "vcs '-full64' '-R' '-sverilog' 'testfixture.sv' '-debug_access+all' 'PPU.v' 'PE.v' 'PE_array.v' 'Controller.v' '+notimingcheck' '+define+FSDB' 2>&1"
270 DVDI_is_vir_unload_enabled is enable
271 FSDB_VCS_ENABLE_NATIVE_VC is enable
272 sps_call_fsdbDumpvars_vd_main at 0 : testfixture.sv(165)
273 *Verdi* : Begin traversing the scopes, layer (0).
274 *Verdi* : End of traversing.
275 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.020 sys,  0.100 user,  408.25M mem
                   incr: 0.000 sys,  0.000 user,  9.10M mem
                   accu: 0.000 sys,  0.000 user,  9.10M mem
              accu incr: 0.000 sys,  0.000 user,  9.10M mem

          Count usage: 2802 var,  2483 idcode,  1966 callback
                 incr: 2802 var,  2483 idcode,  1966 callback
                 accu: 2802 var,  2483 idcode,  1966 callback
            accu incr: 2802 var,  2483 idcode,  1966 callback
276 Elapsed time:    0:00:01    Wed Jun 11 20:43:14 2025
277 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.020 sys,  0.100 user,  409.30M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.000 user,  10.15M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 2802 var,  2483 idcode,  1966 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 2802 var,  2483 idcode,  1966 callback
            accu incr: 0 var,  0 idcode,  0 callback
278 Elapsed time:    0:00:01    Wed Jun 11 20:43:14 2025
279 sps_call_fsdbDumpMDA_vd_main at 0 : testfixture.sv(166)
280 *Verdi* : Begin traversing the MDAs, layer (0).
281 *Verdi* : Enable +mda and +packedmda dumping.
282 *Verdi* : End of traversing the MDAs.
283 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.060 sys,  0.380 user,  601.19M mem
                   incr: 0.040 sys,  0.280 user,  191.89M mem
                   accu: 0.040 sys,  0.280 user,  191.89M mem
              accu incr: 0.040 sys,  0.280 user,  191.89M mem

          Count usage: 3414018 var,  3413699 idcode,  2221 callback
                 incr: 3411216 var,  3411216 idcode,  255 callback
                 accu: 3411216 var,  3411216 idcode,  255 callback
            accu incr: 3411216 var,  3411216 idcode,  255 callback
284 Elapsed time:    0:00:01    Wed Jun 11 20:43:14 2025
285 *Verdi* FSDB: For performance reasons, the Memory Size Limit has been increased to 128M.
286 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.090 sys,  0.560 user,  820.40M mem
                   incr: 0.030 sys,  0.180 user,  219.21M mem
                   accu: 0.070 sys,  0.460 user,  411.10M mem
              accu incr: 0.030 sys,  0.180 user,  219.21M mem

          Count usage: 3414018 var,  3413699 idcode,  2221 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 3411216 var,  3411216 idcode,  255 callback
            accu incr: 0 var,  0 idcode,  0 callback
287 Elapsed time:    0:00:01    Wed Jun 11 20:43:14 2025
288 *Verdi* FSDB: For performance reasons, the Memory Size Limit has been increased to 256M.
289 *Verdi* FSDB: For performance reasons, the Memory Size Limit has been increased to 512M.
290 *Verdi* FSDB: For performance reasons, the Memory Size Limit has been increased to 1024M.
291 End of simulation at 4381566600
292 Memory usage: 2616.746 M
293 Elapsed time:    0:01:33    Wed Jun 11 20:44:46 2025
294 Begin FSDB profile info:
295 FSDB Writer : bc1(369988948) bcn(525626111) mtf/stf(3/1)
FSDB Writer elapsed time : flush(18.000630) io wait(0.000000) theadpool wait(3.564899)
FSDB Writer cpu time : MT Compression : thread 0(0.150139863) thread 1(9.128790705) thread 2(9.81233855) 
296 End FSDB profile info
297 FSDB closed. Name: Controller.fsdb Size: 356629303
298 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:512MB
299                      - BlockUsed:6050 Acquire:900965064 BufferUsed:11783918529
300                      - Flush:4 Expand:14 ProducerWait:3 ConsumerWait:5070
301                      - MainProducerTime:85.905134737 TotalConsumerTime:32.521950661
302                      - ElapsedTime:92.573018000
303 Producer   0 profile - BlockUsed:6050 Acquire:900965064 BufferUsed:11783918529
304 Consumer   0 profile - Affinity:-1 CPUTime:32.521950661 LifeTime:91.370639151 (0.36%)
305                      - BlockUsed:6050 Acquire:900965064 BufferUsed:11783918529
306 SimExit
307 Elapsed time:    0:01:33    Wed Jun 11 20:44:46 2025
308 Sim process exit
