$date
	Sun Jul 20 16:17:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rca_4bit_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module DUT $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module FA0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % cin $end
$var wire 1 + cout $end
$var wire 1 . sum $end
$upscope $end
$scope module FA1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 + cin $end
$var wire 1 * cout $end
$var wire 1 1 sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 * cin $end
$var wire 1 ) cout $end
$var wire 1 4 sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ) cin $end
$var wire 1 " cout $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
15
14
13
12
01
10
0/
0.
1-
1,
1+
1*
1)
b100 (
b111 '
b1101 &
0%
b111 $
b1101 #
1"
b100 !
$end
#10
0"
17
0)
0*
11
0+
14
b1111 !
b1111 (
1.
00
03
0,
1/
b1 $
b1 '
b1110 #
b1110 &
#20
1"
07
1)
04
1*
01
1+
b0 !
b0 (
0.
10
13
1,
0/
02
b111 $
b111 '
b1001 #
b1001 &
#30
