Copyright (c) 2012-2025 Anlogic Inc., All Rights Reserved.
----------------------------------------------------------------------------
| Tool Version : Tang Dynasty v6.2.168116 Jul 10 2025 19:20:51              
| Date         : Wed Nov  5 17:58:24 2025                                   
| Command      : report_clock_utilization -file place_clock_utilization.txt 
| Design       : system_top                                                 
| Device       : ph1_180-PH1A180SFG676                                      
| Speed        : 2                                                          
----------------------------------------------------------------------------

Table of Contents
-----------------
A. Clock Utilization Report.
B. Clock Buffer Info.
C. IP Stat.


------------------------------------------------------------------------------------------------------------
----------------------------------------A. Clock Utilization Report.----------------------------------------
------------------------------------------------------------------------------------------------------------

1. Clock Buffer Utilization
+------------------+------+-----------+
| Type             | Used | Available |
+------------------+------+-----------+
| PH1_PHY_GCLK_V2  |   10 |        32 |
| PH1_PHY_HP_IOCLK |    4 |        12 |
| PH1_PHY_HP_MLCLK |    2 |        12 |
| PH1_PHY_IOCLK    |    0 |        12 |
| PH1_PHY_LCLK_V2  |    0 |        44 |
| PH1_PHY_MLCLK_V2 |    0 |        10 |
| PH1_PHY_SCLK_V2  |    2 |       120 |
+------------------+------+-----------+


2. Global Clock Resource Stat.
+------------+------------+-----------------+------------------------------------------------------------------------------------------+------------+------+-----------+-------------------+-------------+-------------+--------------+-----------------------+------------------------------------------------------------------------+
| Global Idx | Source Idx | Global Type     | Inst.Pin                                                                                 | Constraint | site | Location  | Load Clock Region | Clock Loads | Total Loads | Clock Period | Clock                 | Net                                                                    |
+------------+------------+-----------------+------------------------------------------------------------------------------------------+------------+------+-----------+-------------------+-------------+-------------+--------------+-----------------------+------------------------------------------------------------------------+
| gclk_0     | src_0      | PH1_PHY_GCLK_V2 | S_hs_rx_clk_created_gclkinst.clkout                                                      | None       | B    | x51y99z3  |                 8 |       11304 |       11305 |        6.000 | S_hs_rx_clk           | S_hs_rx_clk_syn_5                                                      |
| gclk_1     | src_1      | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout                            | None       | B    | x51y99z1  |                 5 |        6003 |        6003 |        5.000 | u_ddr_phy/dfi_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg                |
| gclk_2     | src_2      | PH1_PHY_GCLK_V2 | cwc_jtck_created_gclkinst.clkout                                                         | None       | T    | x51y99z20 |                 7 |        3193 |        3193 |      100.000 | config_inst.cwc_tck_o | cwc_jtck_syn_1                                                         |
| gclk_3     | src_3      | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst.clkout | None       | B    | x51y99z2  |                 2 |         723 |         723 |       20.000 | u_ddr_phy/mcu_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1 |
| gclk_4     | src_4      | PH1_PHY_GCLK_V2 | u_pll/bufg_c0.clkout                                                                     | None       | T    | x51y99z16 |                 2 |         680 |         680 |        7.272 | pclkx1                | u_hdmi_tx/I_pixel_clk                                                  |
| gclk_5     | src_5      | PH1_PHY_GCLK_V2 | u_pll/bufg_c3.clkout                                                                     | None       | T    | x51y99z17 |                 2 |         107 |         107 |       41.456 | cam_clk_24m           | u_ae_set/I_clk                                                         |
| gclk_6     | src_6      | PH1_PHY_GCLK_V2 | u_pll/bufg_c1.clkout                                                                     | None       | T    | x51y99z18 |                 1 |          34 |          34 |        1.454 | pclkx5                | u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk            |
| gclk_7     | src_7      | PH1_PHY_GCLK_V2 | u_imx_415_inst/uii2c_inst/scl_clk_created_gclkinst.clkout                                | None       | B    | x51y99z4  |                 1 |          18 |          18 |              |                       | u_imx_415_inst/uii2c_inst/scl_clk_syn_9                                |
| gclk_8     | src_8      | PH1_PHY_GCLK_V2 | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst.clkout                      | None       | T    | x51y99z19 |                 1 |           7 |           7 |       14.545 | cpu_clk_70m           | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1                      |
| gclk_9     | src_9      | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout                     | None       | B    | x51y99z0  |                 2 |           2 |           2 |        5.000 | u_ddr_phy/fbk_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int                 |
+------------+------------+-----------------+------------------------------------------------------------------------------------------+------------+------+-----------+-------------------+-------------+-------------+--------------+-----------------------+------------------------------------------------------------------------+


3. Global Clock Source Stat.
+------------+------------+-------------------+--------------------------------------------------------------------------------------------------+------------+------+------------+-------------+-----------------+---------------------+-----------------------+------------------------------------------------------------------+
| Source Idx | Global Idx | Source Type       | Inst.Pin                                                                                         | Constraint | Site | Location   | Clock Loads | Non Clock Loads | Source Clock Period | Source Clock          | Net                                                              |
+------------+------------+-------------------+--------------------------------------------------------------------------------------------------+------------+------+------------+-------------+-----------------+---------------------+-----------------------+------------------------------------------------------------------+
| src_0      | gclk_0     | PH1_PHY_MIPIIO    | u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric | X5Y0Z0     | N/A  | x5y0z0     |           1 |               0 |               6.000 | S_hs_rx_clk           | S_hs_rx_clk                                                      |
| src_1      | gclk_1     | PH1_PHY_GCLK_V2   | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout                             | None       | B    | x51y99z0   |           2 |               0 |               5.000 | u_ddr_phy/fbk_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int           |
| src_2      | gclk_2     | PH1_PHY_CONFIG_V2 | config_inst.cwc_tck_o                                                                            | None       | N/A  | x5y119z0   |           1 |               0 |             100.000 | config_inst.cwc_tck_o | cwc_jtck                                                         |
| src_3      | gclk_3     | PH1_PHY_PLL       | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]                                 | X113Y79Z0  | N/A  | x113y79z0  |           1 |               0 |              20.000 | u_ddr_phy/mcu_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk |
| src_4      | gclk_4     | PH1_PHY_PLL       | u_pll/pll_inst.clkc[0]                                                                           | None       | N/A  | x113y119z0 |           1 |               0 |               7.272 | pclkx1                | u_pll/clk0_buf                                                   |
| src_5      | gclk_5     | PH1_PHY_PLL       | u_pll/pll_inst.clkc[3]                                                                           | None       | N/A  | x113y119z0 |           1 |               0 |              41.456 | cam_clk_24m           | u_pll/clk3_buf                                                   |
| src_6      | gclk_6     | PH1_PHY_PLL       | u_pll/pll_inst.clkc[1]                                                                           | None       | N/A  | x113y119z0 |           1 |               0 |               1.454 | pclkx5                | u_pll/clk1_buf                                                   |
| src_7      | gclk_7     | PH1_PHY_LSLICE    | u_imx_415_inst/uii2c_inst/scl_clk_reg_syn_10.oqa                                                 | None       | N/A  | x1y18z1    |           1 |               2 |                     |                       | u_imx_415_inst/uii2c_inst/scl_clk                                |
| src_8      | gclk_8     | PH1_PHY_PLL       | u_pll/pll_inst.clkc[2]                                                                           | None       | N/A  | x113y119z0 |           1 |               0 |              14.545 | cpu_clk_70m           | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk                      |
| src_9      | gclk_9     | PH1_PHY_PLL       | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]                                 | X113Y40Z0  | N/A  | x113y40z0  |           1 |               0 |               5.000 | u_ddr_phy/usr_clk     | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf         |
+------------+------------+-------------------+--------------------------------------------------------------------------------------------------+------------+------+------------+-------------+-----------------+---------------------+-----------------------+------------------------------------------------------------------+


4. Local Clock Resource Stat.
+-----------+------+----------+------------+------+----------+-------------+-------------+--------------+-------+-----+
| Local Idx | Type | Inst.Pin | Constraint | site | Location | Clock Loads | Total Loads | Clock Period | Clock | Net |
+-----------+------+----------+------------+------+----------+-------------+-------------+--------------+-------+-----+


5. Clock Region Resource Stat.
+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   | PH1_PHY_SCLK_V2  | PH1_PHY_LCLK_V2  | PH1_PHY_MLCLK_V2 | PH1_PHY_HP_MLCLK |  PH1_PHY_IOCLK   | PH1_PHY_HP_IOCLK |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      12 |      0 |      12 |      0 |       8 |      0 |       2 |      0 |       0 |      0 |       4 |      0 |       0 |
| X1Y0              |      0 |      12 |      1 |      12 |      0 |       4 |      0 |       0 |      0 |       4 |      0 |       0 |      2 |       4 |
| X0Y1              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       2 |      0 |       0 |      0 |       2 |      0 |       0 |
| X1Y1              |      0 |      12 |      1 |      12 |      0 |       4 |      0 |       0 |      2 |       4 |      0 |       0 |      2 |       4 |
| X0Y2              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       2 |      0 |       0 |      0 |       2 |      0 |       0 |
| X1Y2              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       0 |      0 |       4 |      0 |       0 |      0 |       4 |
| X0Y3              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       2 |      0 |       0 |      0 |       2 |      0 |       0 |
| X1Y3              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X0Y4              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       2 |      0 |       0 |      0 |       2 |      0 |       0 |
| X1Y4              |      0 |      12 |      0 |      12 |      0 |       4 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+


6. Track Utilization.
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


7. Global Clock gclk_0 Stat.
+------------+-----------------+-------------------------------------+-------------------+-------------+-------------+---------------+----------+-------------------+-----------------------+---------------------+-------------------+---------------------+----------------------------+-------------------+
| Global Idx | Type            | Driver.Pin                          | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | Net               | FanoutGroup1          | FanoutGroup2        | FanoutGroup3      | FanoutGroup4        | FanoutGroup5               | FanoutGroup6      |
+------------+-----------------+-------------------------------------+-------------------+-------------+-------------+---------------+----------+-------------------+-----------------------+---------------------+-------------------+---------------------+----------------------------+-------------------+
| gclk_0     | PH1_PHY_GCLK_V2 | S_hs_rx_clk_created_gclkinst.clkout | B                 | S_hs_rx_clk |       6.000 | {0.000 3.000} | N/A      | S_hs_rx_clk_syn_5 | PH1_PHY_LSLICE(10729) | PH1_PHY_MSLICE(320) | PH1_PHY_ERAM(143) | PH1_PHY_DSPSIOU(72) | PH1_PHY_SHIFTERHARDCON(40) | PH1_PHY_MIPIIO(1) |
+------------+-----------------+-------------------------------------+-------------------+-------------+-------------+---------------+----------+-------------------+-----------------------+---------------------+-------------------+---------------------+----------------------------+-------------------+
+----+------+------+
|    | X0   | X1   |
+----+------+------+
| Y4 |    0 |    0 |
| Y3 |  857 |  672 |
| Y2 | 3340 | 1675 |
| Y1 | 3493 | 1085 |
| Y0 |  165 |   18 |
+----+------+------+


8. Global Clock gclk_1 Stat.
+------------+-----------------+---------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+---------------------------------------------------------+----------------------+---------------------+------------------+-------------------------+----------------------------+----------------------+---------------------+
| Global Idx | Type            | Driver.Pin                                                    | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Net                                                     | FanoutGroup1         | FanoutGroup2        | FanoutGroup3     | FanoutGroup4            | FanoutGroup5               | FanoutGroup6         | FanoutGroup7        |
+------------+-----------------+---------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+---------------------------------------------------------+----------------------+---------------------+------------------+-------------------------+----------------------------+----------------------+---------------------+
| gclk_1     | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout | B                 | u_ddr_phy/dfi_clk |       5.000 | {0.236 2.736} | N/A      | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg | PH1_PHY_LSLICE(5659) | PH1_PHY_MSLICE(252) | PH1_PHY_ERAM(31) | PH1_PHY_DRAMHARDCON(31) | PH1_PHY_SHIFTERHARDCON(19) | PH1_PHY_DDR_BANK(10) | PH1_PHY_DDR4_CAL(1) |
+------------+-----------------+---------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+---------------------------------------------------------+----------------------+---------------------+------------------+-------------------------+----------------------------+----------------------+---------------------+
+----+-----+------+
|    | X0  | X1   |
+----+-----+------+
| Y4 |   0 |    0 |
| Y3 |   0 |    0 |
| Y2 |  27 | 1501 |
| Y1 | 640 | 3825 |
| Y0 |   0 |   10 |
+----+-----+------+


9. Global Clock gclk_2 Stat.
+------------+-----------------+----------------------------------+-------------------+-----------------------+-------------+----------------+----------+----------------+----------------------+
| Global Idx | Type            | Driver.Pin                       | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns)  | Root (R) | Net            | FanoutGroup1         |
+------------+-----------------+----------------------------------+-------------------+-----------------------+-------------+----------------+----------+----------------+----------------------+
| gclk_2     | PH1_PHY_GCLK_V2 | cwc_jtck_created_gclkinst.clkout | T                 | config_inst.cwc_tck_o |     100.000 | {0.000 50.000} | N/A      | cwc_jtck_syn_1 | PH1_PHY_LSLICE(3193) |
+------------+-----------------+----------------------------------+-------------------+-----------------------+-------------+----------------+----------+----------------+----------------------+
+----+------+-----+
|    | X0   | X1  |
+----+------+-----+
| Y4 |    0 |   0 |
| Y3 |  290 |   0 |
| Y2 |  864 | 170 |
| Y1 | 1259 | 431 |
| Y0 |  143 |  36 |
+----+------+-----+


10. Global Clock gclk_3 Stat.
+------------+-----------------+------------------------------------------------------------------------------------------+-------------------+-------------------+-------------+----------------+----------+------------------------------------------------------------------------+---------------------+--------------------+-------------------------+------------------+----------------------+---------------------+
| Global Idx | Type            | Driver.Pin                                                                               | Driver Region (D) | Clock             | Period (ns) | Waveform (ns)  | Root (R) | Net                                                                    | FanoutGroup1        | FanoutGroup2       | FanoutGroup3            | FanoutGroup4     | FanoutGroup5         | FanoutGroup6        |
+------------+-----------------+------------------------------------------------------------------------------------------+-------------------+-------------------+-------------+----------------+----------+------------------------------------------------------------------------+---------------------+--------------------+-------------------------+------------------+----------------------+---------------------+
| gclk_3     | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst.clkout | B                 | u_ddr_phy/mcu_clk |      20.000 | {0.000 10.000} | N/A      | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1 | PH1_PHY_LSLICE(644) | PH1_PHY_MSLICE(32) | PH1_PHY_DRAMHARDCON(20) | PH1_PHY_ERAM(16) | PH1_PHY_DDR_BANK(10) | PH1_PHY_DDR4_CAL(1) |
+------------+-----------------+------------------------------------------------------------------------------------------+-------------------+-------------------+-------------+----------------+----------+------------------------------------------------------------------------+---------------------+--------------------+-------------------------+------------------+----------------------+---------------------+
+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y4 |  0 |   0 |
| Y3 |  0 |   0 |
| Y2 |  0 |   0 |
| Y1 |  0 |  29 |
| Y0 |  0 | 694 |
+----+----+-----+


11. Global Clock gclk_4 Stat.
+------------+-----------------+----------------------+-------------------+--------+-------------+---------------+----------+-----------------------+---------------------+--------------------+------------------+---------------------------+
| Global Idx | Type            | Driver.Pin           | Driver Region (D) | Clock  | Period (ns) | Waveform (ns) | Root (R) | Net                   | FanoutGroup1        | FanoutGroup2       | FanoutGroup3     | FanoutGroup4              |
+------------+-----------------+----------------------+-------------------+--------+-------------+---------------+----------+-----------------------+---------------------+--------------------+------------------+---------------------------+
| gclk_4     | PH1_PHY_GCLK_V2 | u_pll/bufg_c0.clkout | T                 | pclkx1 |       7.272 | {0.000 3.636} | N/A      | u_hdmi_tx/I_pixel_clk | PH1_PHY_LSLICE(649) | PH1_PHY_MSLICE(16) | PH1_PHY_ERAM(13) | PH1_PHY_SHIFTERHARDCON(2) |
+------------+-----------------+----------------------+-------------------+--------+-------------+---------------+----------+-----------------------+---------------------+--------------------+------------------+---------------------------+
+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y4 |  0 |   0 |
| Y3 |  0 |   0 |
| Y2 |  0 | 583 |
| Y1 |  0 |  97 |
| Y0 |  0 |   0 |
+----+----+-----+


12. Global Clock gclk_5 Stat.
+------------+-----------------+----------------------+-------------------+-------------+-------------+----------------+----------+----------------+---------------------+----------------+
| Global Idx | Type            | Driver.Pin           | Driver Region (D) | Clock       | Period (ns) | Waveform (ns)  | Root (R) | Net            | FanoutGroup1        | FanoutGroup2   |
+------------+-----------------+----------------------+-------------------+-------------+-------------+----------------+----------+----------------+---------------------+----------------+
| gclk_5     | PH1_PHY_GCLK_V2 | u_pll/bufg_c3.clkout | T                 | cam_clk_24m |      41.456 | {0.000 20.728} | N/A      | u_ae_set/I_clk | PH1_PHY_LSLICE(106) | PH1_PHY_PAD(1) |
+------------+-----------------+----------------------+-------------------+-------------+-------------+----------------+----------+----------------+---------------------+----------------+
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 | 17 |  0 |
| Y0 | 90 |  0 |
+----+----+----+


13. Global Clock gclk_6 Stat.
+------------+-----------------+----------------------+-------------------+--------+-------------+---------------+----------+-------------------------------------------------------------+--------------------+-------------------+
| Global Idx | Type            | Driver.Pin           | Driver Region (D) | Clock  | Period (ns) | Waveform (ns) | Root (R) | Net                                                         | FanoutGroup1       | FanoutGroup2      |
+------------+-----------------+----------------------+-------------------+--------+-------------+---------------+----------+-------------------------------------------------------------+--------------------+-------------------+
| gclk_6     | PH1_PHY_GCLK_V2 | u_pll/bufg_c1.clkout | T                 | pclkx5 |       1.454 | {0.000 0.727} | N/A      | u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk | PH1_PHY_LSLICE(26) | PH1_PHY_HP_PAD(8) |
+------------+-----------------+----------------------+-------------------+--------+-------------+---------------+----------+-------------------------------------------------------------+--------------------+-------------------+
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 | 34 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


14. Global Clock gclk_7 Stat.
+------------+-----------------+-----------------------------------------------------------+-------------------+-------+-------------+---------------+----------+-----------------------------------------+--------------------+
| Global Idx | Type            | Driver.Pin                                                | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Net                                     | FanoutGroup1       |
+------------+-----------------+-----------------------------------------------------------+-------------------+-------+-------------+---------------+----------+-----------------------------------------+--------------------+
| gclk_7     | PH1_PHY_GCLK_V2 | u_imx_415_inst/uii2c_inst/scl_clk_created_gclkinst.clkout | B                 |       |             |               | N/A      | u_imx_415_inst/uii2c_inst/scl_clk_syn_9 | PH1_PHY_LSLICE(18) |
+------------+-----------------+-----------------------------------------------------------+-------------------+-------+-------------+---------------+----------+-----------------------------------------+--------------------+
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 | 18 |  0 |
+----+----+----+


15. Global Clock gclk_8 Stat.
+------------+-----------------+---------------------------------------------------------------------+-------------------+-------------+-------------+---------------+----------+---------------------------------------------------+-------------------+
| Global Idx | Type            | Driver.Pin                                                          | Driver Region (D) | Clock       | Period (ns) | Waveform (ns) | Root (R) | Net                                               | FanoutGroup1      |
+------------+-----------------+---------------------------------------------------------------------+-------------------+-------------+-------------+---------------+----------+---------------------------------------------------+-------------------+
| gclk_8     | PH1_PHY_GCLK_V2 | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst.clkout | T                 | cpu_clk_70m |      14.545 | {0.000 7.272} | N/A      | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1 | PH1_PHY_LSLICE(7) |
+------------+-----------------+---------------------------------------------------------------------+-------------------+-------------+-------------+---------------+----------+---------------------------------------------------+-------------------+
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  7 |  0 |
+----+----+----+


16. Global Clock gclk_9 Stat.
+------------+-----------------+----------------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+--------------------------------------------------------+--------------------+----------------+
| Global Idx | Type            | Driver.Pin                                                           | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Net                                                    | FanoutGroup1       | FanoutGroup2   |
+------------+-----------------+----------------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+--------------------------------------------------------+--------------------+----------------+
| gclk_9     | PH1_PHY_GCLK_V2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout | B                 | u_ddr_phy/fbk_clk |       5.000 | {0.236 2.736} | N/A      | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int | PH1_PHY_GCLK_V2(1) | PH1_PHY_PLL(1) |
+------------+-----------------+----------------------------------------------------------------------+-------------------+-------------------+-------------+---------------+----------+--------------------------------------------------------+--------------------+----------------+
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  1 |  0 |
| Y1 |  0 |  1 |
| Y0 |  0 |  0 |
+----+----+----+


17. Region X0Y0
+---------+-------+-----------------+------------+-------------+-------------+---------------------------------------------------+---------------------+-------------------+
| Idx     | Track | Type            | Constraint | Clock Loads | Total Loads | Net                                               | FanoutGroup1        | FanoutGroup2      |
+---------+-------+-----------------+------------+-------------+-------------+---------------------------------------------------+---------------------+-------------------+
| gclk_0  | N/A   | PH1_PHY_GCLK_V2 | None       |         164 |         165 | S_hs_rx_clk_syn_5                                 | PH1_PHY_LSLICE(164) | PH1_PHY_MIPIIO(1) |
| gclk_2  | N/A   | PH1_PHY_GCLK_V2 | None       |         143 |         143 | cwc_jtck_syn_1                                    | PH1_PHY_LSLICE(143) |                   |
| gclk_5  | N/A   | PH1_PHY_GCLK_V2 | None       |          90 |          90 | u_ae_set/I_clk                                    | PH1_PHY_LSLICE(89)  | PH1_PHY_PAD(1)    |
| gclk_7  | N/A   | PH1_PHY_GCLK_V2 | None       |          18 |          18 | u_imx_415_inst/uii2c_inst/scl_clk_syn_9           | PH1_PHY_LSLICE(18)  |                   |
| gclk_8  | N/A   | PH1_PHY_GCLK_V2 | None       |           7 |           7 | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1 | PH1_PHY_LSLICE(7)   |                   |
|         |       |                 |            |             |             |                                                   |                     |                   |
| local_6 | N/A   | PH1_PHY_LSLICE  | None       |           0 |           2 | u_imx_415_inst/uii2c_inst/scl_clk                 | PH1_PHY_LSLICE(2)   |                   |
+---------+-------+-----------------+------------+-------------+-------------+---------------------------------------------------+---------------------+-------------------+


18. Region X1Y0
+---------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+---------------------+---------------------+-------------------------+------------------+---------------------+
| Idx     | Track | Type             | Constraint | Clock Loads | Total Loads | Net                                                                           | FanoutGroup1        | FanoutGroup2        | FanoutGroup3            | FanoutGroup4     | FanoutGroup5        |
+---------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+---------------------+---------------------+-------------------------+------------------+---------------------+
| gclk_0  | N/A   | PH1_PHY_GCLK_V2  | None       |          18 |          18 | S_hs_rx_clk_syn_5                                                             | PH1_PHY_LSLICE(18)  |                     |                         |                  |                     |
| gclk_1  | N/A   | PH1_PHY_GCLK_V2  | None       |          10 |          10 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg                       | PH1_PHY_LSLICE(5)   | PH1_PHY_DDR_BANK(5) |                         |                  |                     |
| gclk_2  | N/A   | PH1_PHY_GCLK_V2  | None       |          36 |          36 | cwc_jtck_syn_1                                                                | PH1_PHY_LSLICE(36)  |                     |                         |                  |                     |
| gclk_3  | N/A   | PH1_PHY_GCLK_V2  | None       |         694 |         694 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1        | PH1_PHY_LSLICE(621) | PH1_PHY_MSLICE(32)  | PH1_PHY_DRAMHARDCON(20) | PH1_PHY_ERAM(16) | PH1_PHY_DDR_BANK(5) |
|         |       |                  |            |             |             |                                                                               |                     |                     |                         |                  |                     |
| local_1 | N/A   | PH1_PHY_SCLK_V2  | None       |           5 |           5 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2] | PH1_PHY_DDR_BANK(5) |                     |                         |                  |                     |
| local_4 | N/A   | PH1_PHY_HP_IOCLK | None       |           4 |           4 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]    | PH1_PHY_DDR_BANK(4) |                     |                         |                  |                     |
| local_5 | N/A   | PH1_PHY_HP_IOCLK | None       |           4 |           4 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]    | PH1_PHY_DDR_BANK(4) |                     |                         |                  |                     |
| local_7 | N/A   | PH1_PHY_HP_MLCLK | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk                         | PH1_PHY_HP_IOCLK(1) |                     |                         |                  |                     |
| local_8 | N/A   | PH1_PHY_HP_MLCLK | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk                         | PH1_PHY_HP_IOCLK(1) |                     |                         |                  |                     |
+---------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+---------------------+---------------------+-------------------------+------------------+---------------------+


19. Region X0Y1
+--------+-------+-----------------+------------+-------------+-------------+---------------------------------------------------------+----------------------+--------------------+------------------+---------------------+----------------------------+
| Idx    | Track | Type            | Constraint | Clock Loads | Total Loads | Net                                                     | FanoutGroup1         | FanoutGroup2       | FanoutGroup3     | FanoutGroup4        | FanoutGroup5               |
+--------+-------+-----------------+------------+-------------+-------------+---------------------------------------------------------+----------------------+--------------------+------------------+---------------------+----------------------------+
| gclk_0 | N/A   | PH1_PHY_GCLK_V2 | None       |        3493 |        3493 | S_hs_rx_clk_syn_5                                       | PH1_PHY_LSLICE(3320) | PH1_PHY_MSLICE(80) | PH1_PHY_ERAM(64) | PH1_PHY_DSPSIOU(19) | PH1_PHY_SHIFTERHARDCON(10) |
| gclk_1 | N/A   | PH1_PHY_GCLK_V2 | None       |         640 |         640 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg | PH1_PHY_LSLICE(638)  | PH1_PHY_ERAM(2)    |                  |                     |                            |
| gclk_2 | N/A   | PH1_PHY_GCLK_V2 | None       |        1259 |        1259 | cwc_jtck_syn_1                                          | PH1_PHY_LSLICE(1259) |                    |                  |                     |                            |
| gclk_5 | N/A   | PH1_PHY_GCLK_V2 | None       |          17 |          17 | u_ae_set/I_clk                                          | PH1_PHY_LSLICE(17)   |                    |                  |                     |                            |
+--------+-------+-----------------+------------+-------------+-------------+---------------------------------------------------------+----------------------+--------------------+------------------+---------------------+----------------------------+


20. Region X1Y1
+----------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+----------------------+---------------------+-------------------------+------------------+----------------------------+---------------------+---------------------+
| Idx      | Track | Type             | Constraint | Clock Loads | Total Loads | Net                                                                           | FanoutGroup1         | FanoutGroup2        | FanoutGroup3            | FanoutGroup4     | FanoutGroup5               | FanoutGroup6        | FanoutGroup7        |
+----------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+----------------------+---------------------+-------------------------+------------------+----------------------------+---------------------+---------------------+
| gclk_0   | N/A   | PH1_PHY_GCLK_V2  | None       |        1085 |        1085 | S_hs_rx_clk_syn_5                                                             | PH1_PHY_LSLICE(1012) | PH1_PHY_MSLICE(24)  | PH1_PHY_DSPSIOU(23)     | PH1_PHY_ERAM(23) | PH1_PHY_SHIFTERHARDCON(3)  |                     |                     |
| gclk_1   | N/A   | PH1_PHY_GCLK_V2  | None       |        3825 |        3825 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg                       | PH1_PHY_LSLICE(3488) | PH1_PHY_MSLICE(252) | PH1_PHY_DRAMHARDCON(31) | PH1_PHY_ERAM(29) | PH1_PHY_SHIFTERHARDCON(19) | PH1_PHY_DDR_BANK(5) | PH1_PHY_DDR4_CAL(1) |
| gclk_2   | N/A   | PH1_PHY_GCLK_V2  | None       |         431 |         431 | cwc_jtck_syn_1                                                                | PH1_PHY_LSLICE(431)  |                     |                         |                  |                            |                     |                     |
| gclk_3   | N/A   | PH1_PHY_GCLK_V2  | None       |          29 |          29 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1        | PH1_PHY_LSLICE(23)   | PH1_PHY_DDR_BANK(5) | PH1_PHY_DDR4_CAL(1)     |                  |                            |                     |                     |
| gclk_4   | N/A   | PH1_PHY_GCLK_V2  | None       |          97 |          97 | u_hdmi_tx/I_pixel_clk                                                         | PH1_PHY_LSLICE(92)   | PH1_PHY_ERAM(5)     |                         |                  |                            |                     |                     |
| gclk_9   | N/A   | PH1_PHY_GCLK_V2  | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int                        | PH1_PHY_PLL(1)       |                     |                         |                  |                            |                     |                     |
|          |       |                  |            |             |             |                                                                               |                      |                     |                         |                  |                            |                     |                     |
| local_0  | N/A   | PH1_PHY_SCLK_V2  | None       |        1039 |        1039 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1] | PH1_PHY_LSLICE(1033) | PH1_PHY_DDR_BANK(5) | PH1_PHY_DDR4_CAL(1)     |                  |                            |                     |                     |
| local_2  | N/A   | PH1_PHY_HP_IOCLK | None       |           4 |           4 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]    | PH1_PHY_DDR_BANK(4)  |                     |                         |                  |                            |                     |                     |
| local_3  | N/A   | PH1_PHY_HP_IOCLK | None       |           4 |           4 | u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]    | PH1_PHY_DDR_BANK(4)  |                     |                         |                  |                            |                     |                     |
| local_7  | N/A   | PH1_PHY_HP_MLCLK | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk                         | PH1_PHY_HP_IOCLK(1)  |                     |                         |                  |                            |                     |                     |
| local_8  | N/A   | PH1_PHY_HP_MLCLK | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk                         | PH1_PHY_HP_IOCLK(1)  |                     |                         |                  |                            |                     |                     |
| local_9  | N/A   | PH1_PHY_HP_PAD   | None       |           1 |           1 | I_ddr_clk_dup_1                                                               | PH1_PHY_PLL(1)       |                     |                         |                  |                            |                     |                     |
| local_12 | N/A   | PH1_PHY_PLL      | X113Y79Z0  |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1                                | PH1_PHY_HP_MLCLK(1)  |                     |                         |                  |                            |                     |                     |
| local_13 | N/A   | PH1_PHY_PLL      | X113Y79Z0  |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2                                | PH1_PHY_HP_MLCLK(1)  |                     |                         |                  |                            |                     |                     |
| local_15 | N/A   | PH1_PHY_PLL      | X113Y79Z0  |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk                        | PH1_PHY_PLL(1)       |                     |                         |                  |                            |                     |                     |
+----------+-------+------------------+------------+-------------+-------------+-------------------------------------------------------------------------------+----------------------+---------------------+-------------------------+------------------+----------------------------+---------------------+---------------------+


21. Region X0Y2
+----------+-------+-------------------+------------+-------------+-------------+------------------------------------------------------------------+----------------------+---------------------+------------------+----------------------------+---------------------+
| Idx      | Track | Type              | Constraint | Clock Loads | Total Loads | Net                                                              | FanoutGroup1         | FanoutGroup2        | FanoutGroup3     | FanoutGroup4               | FanoutGroup5        |
+----------+-------+-------------------+------------+-------------+-------------+------------------------------------------------------------------+----------------------+---------------------+------------------+----------------------------+---------------------+
| gclk_0   | N/A   | PH1_PHY_GCLK_V2   | None       |        3340 |        3340 | S_hs_rx_clk_syn_5                                                | PH1_PHY_LSLICE(3160) | PH1_PHY_MSLICE(120) | PH1_PHY_ERAM(34) | PH1_PHY_SHIFTERHARDCON(15) | PH1_PHY_DSPSIOU(11) |
| gclk_1   | N/A   | PH1_PHY_GCLK_V2   | None       |          27 |          27 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          | PH1_PHY_LSLICE(27)   |                     |                  |                            |                     |
| gclk_2   | N/A   | PH1_PHY_GCLK_V2   | None       |         864 |         864 | cwc_jtck_syn_1                                                   | PH1_PHY_LSLICE(864)  |                     |                  |                            |                     |
| gclk_9   | N/A   | PH1_PHY_GCLK_V2   | None       |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int           | PH1_PHY_GCLK_V2(1)   |                     |                  |                            |                     |
|          |       |                   |            |             |             |                                                                  |                      |                     |                  |                            |                     |
| local_6  | N/A   | PH1_PHY_LSLICE    | None       |           1 |           1 | u_imx_415_inst/uii2c_inst/scl_clk                                | PH1_PHY_GCLK_V2(1)   |                     |                  |                            |                     |
| local_11 | N/A   | PH1_PHY_MIPIIO    | X5Y0Z0     |           1 |           1 | S_hs_rx_clk                                                      | PH1_PHY_GCLK_V2(1)   |                     |                  |                            |                     |
| local_14 | N/A   | PH1_PHY_PLL       | X113Y40Z0  |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf         | PH1_PHY_GCLK_V2(1)   |                     |                  |                            |                     |
| local_16 | N/A   | PH1_PHY_PLL       | X113Y79Z0  |           1 |           1 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk | PH1_PHY_GCLK_V2(1)   |                     |                  |                            |                     |
| local_17 | N/A   | PH1_PHY_PLL       | None       |           1 |           1 | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk                      | PH1_PHY_GCLK_V2(1)   |                     |                  |                            |                     |
| local_18 | N/A   | PH1_PHY_PLL       | None       |           1 |           1 | u_pll/clk0_buf                                                   | PH1_PHY_GCLK_V2(1)   |                     |                  |                            |                     |
| local_19 | N/A   | PH1_PHY_PLL       | None       |           1 |           1 | u_pll/clk1_buf                                                   | PH1_PHY_GCLK_V2(1)   |                     |                  |                            |                     |
| local_20 | N/A   | PH1_PHY_PLL       | None       |           1 |           1 | u_pll/clk3_buf                                                   | PH1_PHY_GCLK_V2(1)   |                     |                  |                            |                     |
| local_21 | N/A   | PH1_PHY_CONFIG_V2 | None       |           1 |           1 | cwc_jtck                                                         | PH1_PHY_GCLK_V2(1)   |                     |                  |                            |                     |
+----------+-------+-------------------+------------+-------------+-------------+------------------------------------------------------------------+----------------------+---------------------+------------------+----------------------------+---------------------+


22. Region X1Y2
+----------+-------+-----------------+------------+-------------+-------------+-------------------------------------------------------------+----------------------+--------------------+------------------+---------------------------+----------------------------+
| Idx      | Track | Type            | Constraint | Clock Loads | Total Loads | Net                                                         | FanoutGroup1         | FanoutGroup2       | FanoutGroup3     | FanoutGroup4              | FanoutGroup5               |
+----------+-------+-----------------+------------+-------------+-------------+-------------------------------------------------------------+----------------------+--------------------+------------------+---------------------------+----------------------------+
| gclk_0   | N/A   | PH1_PHY_GCLK_V2 | None       |        1675 |        1675 | S_hs_rx_clk_syn_5                                           | PH1_PHY_LSLICE(1526) | PH1_PHY_MSLICE(96) | PH1_PHY_ERAM(22) | PH1_PHY_DSPSIOU(19)       | PH1_PHY_SHIFTERHARDCON(12) |
| gclk_1   | N/A   | PH1_PHY_GCLK_V2 | None       |        1501 |        1501 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg     | PH1_PHY_LSLICE(1501) |                    |                  |                           |                            |
| gclk_2   | N/A   | PH1_PHY_GCLK_V2 | None       |         170 |         170 | cwc_jtck_syn_1                                              | PH1_PHY_LSLICE(170)  |                    |                  |                           |                            |
| gclk_4   | N/A   | PH1_PHY_GCLK_V2 | None       |         583 |         583 | u_hdmi_tx/I_pixel_clk                                       | PH1_PHY_LSLICE(557)  | PH1_PHY_MSLICE(16) | PH1_PHY_ERAM(8)  | PH1_PHY_SHIFTERHARDCON(2) |                            |
| gclk_6   | N/A   | PH1_PHY_GCLK_V2 | None       |          34 |          34 | u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk | PH1_PHY_LSLICE(26)   | PH1_PHY_HP_PAD(8)  |                  |                           |                            |
|          |       |                 |            |             |             |                                                             |                      |                    |                  |                           |                            |
| local_10 | N/A   | PH1_PHY_PAD     | None       |           1 |           1 | I_sys_clk_25m_dup_1                                         | PH1_PHY_PLL(1)       |                    |                  |                           |                            |
+----------+-------+-----------------+------------+-------------+-------------+-------------------------------------------------------------+----------------------+--------------------+------------------+---------------------------+----------------------------+


23. Region X0Y3
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+
| Idx    | Track | Type            | Constraint | Clock Loads | Total Loads | Net               | FanoutGroup1        |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+
| gclk_0 | N/A   | PH1_PHY_GCLK_V2 | None       |         857 |         857 | S_hs_rx_clk_syn_5 | PH1_PHY_LSLICE(857) |
| gclk_2 | N/A   | PH1_PHY_GCLK_V2 | None       |         290 |         290 | cwc_jtck_syn_1    | PH1_PHY_LSLICE(290) |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+


24. Region X1Y3
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+
| Idx    | Track | Type            | Constraint | Clock Loads | Total Loads | Net               | FanoutGroup1        |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+
| gclk_0 | N/A   | PH1_PHY_GCLK_V2 | None       |         672 |         672 | S_hs_rx_clk_syn_5 | PH1_PHY_LSLICE(672) |
+--------+-------+-----------------+------------+-------------+-------------+-------------------+---------------------+


25. Region X0Y4
+-----+-------+------+------------+-------------+-------------+-----+
| Idx | Track | Type | Constraint | Clock Loads | Total Loads | Net |
+-----+-------+------+------------+-------------+-------------+-----+


26. Region X1Y4
+-----+-------+------+------------+-------------+-------------+-----+
| Idx | Track | Type | Constraint | Clock Loads | Total Loads | Net |
+-----+-------+------+------------+-------------+-------------+-----+



-----------------------------------------------------------------------------------------------------
----------------------------------------B. Clock Buffer Info.----------------------------------------
-----------------------------------------------------------------------------------------------------

1.Clock Buffer Index.
+---------+------------------+-----------+--------+--------+-----------------------------------------------------------------------------------+
| Index   | Type             | Location  | Sector | Fanout | Buffer                                                                            |
+---------+------------------+-----------+--------+--------+-----------------------------------------------------------------------------------+
| gclk_1  | PH1_PHY_GCLK_V2  | x51y99z3  |      2 |  11305 | S_hs_rx_clk_created_gclkinst                                                      |
| gclk_2  | PH1_PHY_GCLK_V2  | x51y99z1  |      2 |   4961 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk                            |
| gclk_3  | PH1_PHY_GCLK_V2  | x51y99z20 |      2 |   3193 | cwc_jtck_created_gclkinst                                                         |
| gclk_4  | PH1_PHY_GCLK_V2  | x51y99z2  |      2 |    723 | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst |
| gclk_5  | PH1_PHY_GCLK_V2  | x51y99z16 |      2 |    680 | u_pll/bufg_c0                                                                     |
| gclk_6  | PH1_PHY_GCLK_V2  | x51y99z17 |      2 |    107 | u_pll/bufg_c3                                                                     |
| gclk_7  | PH1_PHY_GCLK_V2  | x51y99z18 |      2 |     34 | u_pll/bufg_c1                                                                     |
| gclk_8  | PH1_PHY_GCLK_V2  | x51y99z4  |      2 |     18 | u_imx_415_inst/uii2c_inst/scl_clk_created_gclkinst                                |
| gclk_9  | PH1_PHY_GCLK_V2  | x51y99z19 |      2 |      7 | u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst                      |
| gclk_10 | PH1_PHY_GCLK_V2  | x51y99z0  |      2 |      2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback                     |
|         |                  |           |        |        |                                                                                   |
| sclk_1  | PH1_PHY_SCLK_V2  | x51y59z23 |      1 |   1039 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk  |
| sclk_2  | PH1_PHY_SCLK_V2  | x51y19z23 |      0 |      5 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk  |
|         |                  |           |        |        |                                                                                   |
| lclk_1  | PH1_PHY_HP_MLCLK | x113y59z0 |      1 |      2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0                                 |
| lclk_2  | PH1_PHY_HP_MLCLK | x113y59z1 |      1 |      2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1                                 |
|         |                  |           |        |        |                                                                                   |
| mlclk_1 | PH1_PHY_HP_MLCLK | x113y59z0 |      1 |      2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0                                 |
| mlclk_2 | PH1_PHY_HP_MLCLK | x113y59z1 |      1 |      2 | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1                                 |
+---------+------------------+-----------+--------+--------+-----------------------------------------------------------------------------------+

2.Clock Buffer Driver Stat.
+---------+-----------+------+---------------------------------------+----------------+------------+
| Index   | Location  | Site | DriverType.Pin                        | DriverLocation | DriverSite |
+---------+-----------+------+---------------------------------------+----------------+------------+
| gclk_1  | x51y99z3  | B    | PH1_PHY_MIPIIO.hsrx_byteclk_to_fabric | x5y0z0         | S0 L       |
| gclk_2  | x51y99z1  | B    | PH1_PHY_GCLK_V2.clkout                | x51y99z0       | S2 L       |
| gclk_3  | x51y99z20 | T    | PH1_PHY_CONFIG_V2.cwc_tck_o           | x5y119z0       | S2 L       |
| gclk_4  | x51y99z2  | B    | PH1_PHY_PLL.clkc[3]                   | x113y79z0      | S1 R       |
| gclk_5  | x51y99z16 | T    | PH1_PHY_PLL.clkc[0]                   | x113y119z0     | S2 R       |
| gclk_6  | x51y99z17 | T    | PH1_PHY_PLL.clkc[3]                   | x113y119z0     | S2 R       |
| gclk_7  | x51y99z18 | T    | PH1_PHY_PLL.clkc[1]                   | x113y119z0     | S2 R       |
| gclk_8  | x51y99z4  | B    | PH1_PHY_LSLICE.oqa                    | x1y18z1        | S0 L       |
| gclk_9  | x51y99z19 | T    | PH1_PHY_PLL.clkc[2]                   | x113y119z0     | S2 R       |
| gclk_10 | x51y99z0  | B    | PH1_PHY_PLL.clkc[0]                   | x113y40z0      | S1 R       |
|         |           |      |                                       |                |            |
| sclk_1  | x51y59z23 | S1 R | PH1_PHY_GCLK_V2.clkout                | x51y99z1       | S2 L       |
| sclk_2  | x51y19z23 | S0 R | PH1_PHY_GCLK_V2.clkout                | x51y99z1       | S2 L       |
|         |           |      |                                       |                |            |
| lclk_1  | x113y59z0 | S1 R | PH1_PHY_PLL.clkc[1]                   | x113y79z0      | S1 R       |
| lclk_2  | x113y59z1 | S1 R | PH1_PHY_PLL.clkc[2]                   | x113y79z0      | S1 R       |
|         |           |      |                                       |                |            |
| lclk_1  | x113y59z0 | S1 R | PH1_PHY_PLL.clkc[1]                   | x113y79z0      | S1 R       |
| lclk_2  | x113y59z1 | S1 R | PH1_PHY_PLL.clkc[2]                   | x113y79z0      | S1 R       |
+---------+-----------+------+---------------------------------------+----------------+------------+

3.Clock Buffer Fanout Stat.
+---------+-----------------------+---------------------+-------------------------+---------------------------+----------------------------+---------------------+
| Index   | FanoutGroup1          | FanoutGroup2        | FanoutGroup3            | FanoutGroup4              | FanoutGroup5               | FanoutGroup6        |
+---------+-----------------------+---------------------+-------------------------+---------------------------+----------------------------+---------------------+
| gclk_1  | PH1_PHY_LSLICE(10729) | PH1_PHY_MSLICE(320) | PH1_PHY_ERAM(143)       | PH1_PHY_DSPSIOU(72)       | PH1_PHY_SHIFTERHARDCON(40) | PH1_PHY_MIPIIO(1)   |
| gclk_2  | PH1_PHY_LSLICE(4626)  | PH1_PHY_MSLICE(252) | PH1_PHY_ERAM(31)        | PH1_PHY_DRAMHARDCON(31)   | PH1_PHY_SHIFTERHARDCON(19) | PH1_PHY_SCLK_V2(2)  |
| gclk_3  | PH1_PHY_LSLICE(3193)  |                     |                         |                           |                            |                     |
| gclk_4  | PH1_PHY_LSLICE(644)   | PH1_PHY_MSLICE(32)  | PH1_PHY_DRAMHARDCON(20) | PH1_PHY_ERAM(16)          | PH1_PHY_DDR_BANK(10)       | PH1_PHY_DDR4_CAL(1) |
| gclk_5  | PH1_PHY_LSLICE(649)   | PH1_PHY_MSLICE(16)  | PH1_PHY_ERAM(13)        | PH1_PHY_SHIFTERHARDCON(2) |                            |                     |
| gclk_6  | PH1_PHY_LSLICE(106)   | PH1_PHY_PAD(1)      |                         |                           |                            |                     |
| gclk_7  | PH1_PHY_LSLICE(26)    | PH1_PHY_HP_PAD(8)   |                         |                           |                            |                     |
| gclk_8  | PH1_PHY_LSLICE(18)    |                     |                         |                           |                            |                     |
| gclk_9  | PH1_PHY_LSLICE(7)     |                     |                         |                           |                            |                     |
| gclk_10 | PH1_PHY_GCLK_V2(1)    | PH1_PHY_PLL(1)      |                         |                           |                            |                     |
|         |                       |                     |                         |                           |                            |                     |
| sclk_1  | PH1_PHY_LSLICE(1033)  | PH1_PHY_DDR_BANK(5) | PH1_PHY_DDR4_CAL(1)     |                           |                            |                     |
| sclk_2  | PH1_PHY_DDR_BANK(5)   |                     |                         |                           |                            |                     |
|         |                       |                     |                         |                           |                            |                     |
| lclk_1  | PH1_PHY_HP_IOCLK(2)   |                     |                         |                           |                            |                     |
| lclk_2  | PH1_PHY_HP_IOCLK(2)   |                     |                         |                           |                            |                     |
|         |                       |                     |                         |                           |                            |                     |
| lclk_1  | PH1_PHY_HP_IOCLK(2)   |                     |                         |                           |                            |                     |
| lclk_2  | PH1_PHY_HP_IOCLK(2)   |                     |                         |                           |                            |                     |
+---------+-----------------------+---------------------+-------------------------+---------------------------+----------------------------+---------------------+


-------------------------------------------------------------------------------------------
----------------------------------------C. IP Stat.----------------------------------------
-------------------------------------------------------------------------------------------

1.IP List.
+-------+------+----------+------+----------+
| Index | Bank | Location | Side | Instance |
+-------+------+----------+------+----------+

2.IP Clock Topo Stat.
+--------+--------+-------+----+--------+--------+---------+
| Driver | Buffer | Inpin | IP | Outpin | Buffer | Fanouts |
+--------+--------+-------+----+--------+--------+---------+
