ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB72:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 2


  34:Core/Src/main.c **** #define STD_READY 0xF0
  35:Core/Src/main.c **** #define STD_STARTUP 0xE0
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** #define NST_INSTR 0xC0
  38:Core/Src/main.c **** #define NST_STARTUP 0xE0
  39:Core/Src/main.c **** #define NST_FAILED 0xD0
  40:Core/Src/main.c **** #define NST_READY 0xF0
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c **** CAN_HandleTypeDef hcan;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  54:Core/Src/main.c **** TIM_HandleTypeDef htim14;
  55:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** // standard transmission (1ksps) - configured once and not modified
  59:Core/Src/main.c **** // transmit only, no receive defined
  60:Core/Src/main.c **** // format: 29-bit extended identifier
  61:Core/Src/main.c **** // id[28:16] = 0x0001 
  62:Core/Src/main.c **** // id[15:12] = 0x0
  63:Core/Src/main.c **** // id[11:8] = addr
  64:Core/Src/main.c **** // id[7:4] = 0xF if successful, 0xE if setting up
  65:Core/Src/main.c **** // id[3:0] = sensor # 
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** // new format: 11-bit standard identifier
  68:Core/Src/main.c **** // id[10:8] = 0x1
  69:Core/Src/main.c **** // id[7:4] = addr
  70:Core/Src/main.c **** // id[3:0] = sensor #
  71:Core/Src/main.c **** CAN_TxHeaderTypeDef txh_std[4];
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** // non standard transmission (higher priority than data)
  74:Core/Src/main.c **** // transmit and receive - receive means control signals, transmit for feedback
  75:Core/Src/main.c **** // id[28:16] = 0x0000
  76:Core/Src/main.c **** // id[15:12] = 0x0
  77:Core/Src/main.c **** // id[11:8] = addr
  78:Core/Src/main.c **** // id[7:4] = 0xF if successful, 0xE if setting up, 0xD if failed, 0xC if instruction
  79:Core/Src/main.c **** // id[3:0] = instruction
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** // new format: 11-bit standard identifier
  82:Core/Src/main.c **** // id[10:8] = 0x0
  83:Core/Src/main.c **** // id[7:4] = addr
  84:Core/Src/main.c **** // id[3:0] = instruction
  85:Core/Src/main.c **** CAN_TxHeaderTypeDef txh_nst;
  86:Core/Src/main.c **** CAN_RxHeaderTypeDef rxh_nst;
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** CAN_FilterTypeDef filter;
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** // ADC data array
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 3


  91:Core/Src/main.c **** int32_t adc_data[4];
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** // configuration
  94:Core/Src/main.c **** uint8_t adc_configured = 0;
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** // address
  97:Core/Src/main.c **** uint8_t addr = 0x00;
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** // for CAN
 100:Core/Src/main.c **** uint32_t std_addr_base = 0x100;
 101:Core/Src/main.c **** uint8_t std_state = STD_READY;
 102:Core/Src/main.c **** uint32_t nst_addr_base = 0x000;
 103:Core/Src/main.c **** uint8_t nst_state = NST_READY;
 104:Core/Src/main.c **** uint32_t txMailbox;
 105:Core/Src/main.c **** uint8_t can_std_channel = 0x00;
 106:Core/Src/main.c **** uint8_t rx_nst_data[8];
 107:Core/Src/main.c **** uint8_t tx_nst_data[8];
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /* USER CODE END PV */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 112:Core/Src/main.c **** void SystemClock_Config(void);
 113:Core/Src/main.c **** static void MX_GPIO_Init(void);
 114:Core/Src/main.c **** static void MX_CAN_Init(void);
 115:Core/Src/main.c **** static void MX_SPI1_Init(void);
 116:Core/Src/main.c **** static void MX_TIM3_Init(void);
 117:Core/Src/main.c **** static void MX_TIM16_Init(void);
 118:Core/Src/main.c **** static void MX_TIM14_Init(void);
 119:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** /* USER CODE END PFP */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 124:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** void delay_us (uint16_t us)
 127:Core/Src/main.c **** {
 128:Core/Src/main.c **** 	__HAL_TIM_SET_COUNTER(&htim16,0);  
 129:Core/Src/main.c **** 	while (__HAL_TIM_GET_COUNTER(&htim16) < us);  
 130:Core/Src/main.c **** }
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** void addr_setup() {  
 133:Core/Src/main.c ****   uint8_t a0 = HAL_GPIO_ReadPin(A0_GPIO_Port, A0_Pin) & 1;
 134:Core/Src/main.c ****   uint8_t a1 = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin) & 1;
 135:Core/Src/main.c ****   uint8_t a2 = HAL_GPIO_ReadPin(A2_GPIO_Port, A2_Pin) & 1;
 136:Core/Src/main.c ****   uint8_t a3 = HAL_GPIO_ReadPin(A3_GPIO_Port, A3_Pin) & 1;
 137:Core/Src/main.c ****   addr = (a3 << 3) | (a2 << 2) | (a1 << 1) | a0;
 138:Core/Src/main.c ****   addr = (~addr) & 0x0F; // remove if dip s
 139:Core/Src/main.c ****   std_addr_base = 0x100 | (addr << 4);
 140:Core/Src/main.c **** }
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** void can_setup() {
 143:Core/Src/main.c ****   // txh std
 144:Core/Src/main.c ****   for (int j = 0; j < 4; j++) {
 145:Core/Src/main.c ****     txh_std[j].DLC = 8; // send only top 16 bits of ADC data
 146:Core/Src/main.c ****     txh_std[j].StdId = std_addr_base | (addr << 4) | j; // not used
 147:Core/Src/main.c ****     txh_std[j].ExtId = 0; // not used std_addr_base | std_state | j;
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 4


 148:Core/Src/main.c ****     txh_std[j].IDE = CAN_ID_STD;
 149:Core/Src/main.c ****     txh_std[j].RTR = CAN_RTR_DATA;
 150:Core/Src/main.c ****     txh_std[j].TransmitGlobalTime = DISABLE;
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   // txh nst
 154:Core/Src/main.c ****   txh_nst.DLC = 4; // default
 155:Core/Src/main.c ****   txh_nst.StdId = nst_addr_base; // not used
 156:Core/Src/main.c ****   txh_nst.ExtId = 0; // not used nst_addr_base ;
 157:Core/Src/main.c ****   txh_nst.IDE = CAN_ID_STD;
 158:Core/Src/main.c ****   txh_nst.RTR = CAN_RTR_DATA;
 159:Core/Src/main.c ****   txh_nst.TransmitGlobalTime = DISABLE;
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   // filter config
 162:Core/Src/main.c ****   filter.FilterMaskIdHigh = 0x07F0;
 163:Core/Src/main.c ****   filter.FilterMaskIdLow = 0x07F0;
 164:Core/Src/main.c ****   filter.FilterIdHigh = 0x0000;
 165:Core/Src/main.c ****   filter.FilterIdLow = 0x0000 | (addr << 4);
 166:Core/Src/main.c ****   filter.FilterMode = CAN_FILTERMODE_IDMASK;
 167:Core/Src/main.c ****   filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 168:Core/Src/main.c ****   filter.FilterScale = CAN_FILTERSCALE_16BIT;
 169:Core/Src/main.c ****   filter.FilterActivation = CAN_FILTER_ENABLE;
 170:Core/Src/main.c ****   filter.FilterBank = 0x00; // use first filter bank
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   HAL_CAN_ConfigFilter(&hcan, &filter);
 173:Core/Src/main.c **** }
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** void can_std_transmit(uint8_t sensor) {
 176:Core/Src/main.c ****   uint8_t* adc_ptr = (uint8_t*) adc_data;
 177:Core/Src/main.c ****   uint8_t adc_data_conv[8];
 178:Core/Src/main.c ****   adc_data_conv[0] = adc_ptr[1];
 179:Core/Src/main.c ****   adc_data_conv[1] = adc_ptr[2];
 180:Core/Src/main.c ****   adc_data_conv[2] = adc_ptr[5];
 181:Core/Src/main.c ****   adc_data_conv[3] = adc_ptr[6];
 182:Core/Src/main.c ****   adc_data_conv[4] = adc_ptr[9];
 183:Core/Src/main.c ****   adc_data_conv[5] = adc_ptr[10];
 184:Core/Src/main.c ****   adc_data_conv[6] = adc_ptr[13];
 185:Core/Src/main.c ****   adc_data_conv[7] = adc_ptr[14];
 186:Core/Src/main.c ****   
 187:Core/Src/main.c ****     while (HAL_CAN_AddTxMessage(&hcan, &(txh_std[sensor]), adc_data_conv, &txMailbox) != HAL_OK) {
 188:Core/Src/main.c ****     // too many messages! FIXME
 189:Core/Src/main.c ****     delay_us(256); // delay one message
 190:Core/Src/main.c ****   } 
 191:Core/Src/main.c **** }
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** void can_nst_transmit(uint8_t cmd, uint8_t len) {
 194:Core/Src/main.c ****   txh_nst.ExtId = nst_addr_base | nst_state | cmd;
 195:Core/Src/main.c ****   // right now we can't transmit too many messages too quickly or they will be lost
 196:Core/Src/main.c ****   // we can use TX completion interrupts and a FIFO to fix this, but it may not be necessary
 197:Core/Src/main.c ****   if (HAL_CAN_AddTxMessage(&hcan, &txh_nst, tx_nst_data, &txMailbox) != HAL_OK) {
 198:Core/Src/main.c ****     // too many messages! FIXME
 199:Core/Src/main.c ****     while (1);
 200:Core/Src/main.c ****   }
 201:Core/Src/main.c **** }
 202:Core/Src/main.c **** 
 203:Core/Src/main.c **** void can_tx_transmit_timer_handler() {
 204:Core/Src/main.c ****   can_std_transmit(can_std_channel);
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 5


 205:Core/Src/main.c ****   //can_std_channel++;
 206:Core/Src/main.c ****   //can_std_channel %= 4;
 207:Core/Src/main.c **** }
 208:Core/Src/main.c **** 
 209:Core/Src/main.c **** void can_rx_handler() {
 210:Core/Src/main.c ****   // handle various commands
 211:Core/Src/main.c ****   // parameters are in rxh and rx_nst_data
 212:Core/Src/main.c **** }
 213:Core/Src/main.c **** 
 214:Core/Src/main.c **** uint32_t ads131m04_transfer_word(uint16_t word) {
 215:Core/Src/main.c ****   uint8_t lower = word & 0xff;
 216:Core/Src/main.c ****   uint8_t upper = word >> 8;
 217:Core/Src/main.c ****   uint8_t zero = 0;
 218:Core/Src/main.c ****   uint8_t recv[3];
 219:Core/Src/main.c ****   HAL_SPI_TransmitReceive(&hspi1, &upper, recv, 1, 0.1); // CMD
 220:Core/Src/main.c ****   HAL_SPI_TransmitReceive(&hspi1, &lower, recv+1, 1, 0.1);
 221:Core/Src/main.c ****   HAL_SPI_TransmitReceive(&hspi1, &zero, recv+2, 1, 0.1);
 222:Core/Src/main.c ****   return (recv[0] << 16) | (recv[1] << 8) | recv[2];
 223:Core/Src/main.c **** }
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** void ads131m04_transfer_frame(uint32_t* out, uint16_t* words, uint16_t tx_rx_delay) {
 226:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 227:Core/Src/main.c ****   
 228:Core/Src/main.c ****   for (uint8_t i = 0; i < 6; i++) {
 229:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(words[i]);
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c ****   // need to wait length of one word. at 6mhz this is 4us
 232:Core/Src/main.c ****   delay_us(4);
 233:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 234:Core/Src/main.c **** }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** int32_t ads131m04_adc_format_convert(int32_t data){
 237:Core/Src/main.c ****   return ((data & 0x8000) ? -0x8000 : 0x0000) + (data & 0x7FFF);
 238:Core/Src/main.c **** }
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** void ads131m04_read_adc_nonblocking(int32_t* out) {
 241:Core/Src/main.c ****   uint32_t recv[24];
 242:Core/Src/main.c ****   uint16_t words[6] = {0, 0, 0, 0, 0, 0};
 243:Core/Src/main.c ****   ads131m04_transfer_frame(recv, words, 0);
 244:Core/Src/main.c ****   ads131m04_transfer_frame(recv+12, words, 0);
 245:Core/Src/main.c ****   out[0] = ads131m04_adc_format_convert(recv[1]);
 246:Core/Src/main.c ****   out[1] = ads131m04_adc_format_convert(recv[2]);
 247:Core/Src/main.c ****   out[2] = ads131m04_adc_format_convert(recv[3]);
 248:Core/Src/main.c ****   out[3] = ads131m04_adc_format_convert(recv[4]);
 249:Core/Src/main.c **** }
 250:Core/Src/main.c **** 
 251:Core/Src/main.c **** void ads131m04_drdy_exti_handler() {
 252:Core/Src/main.c ****   if (adc_configured)
 253:Core/Src/main.c ****     ads131m04_read_adc_nonblocking(adc_data);
 254:Core/Src/main.c **** }
 255:Core/Src/main.c **** 
 256:Core/Src/main.c **** void ads131m04_cmd(uint16_t cmd, uint32_t* out, uint16_t tx_rx_delay) {
 257:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 258:Core/Src/main.c ****   uint16_t words[6] = {cmd, 0, 0, 0, 0, 0};
 259:Core/Src/main.c ****   uint16_t zeros[6] = {0, 0, 0, 0, 0, 0};
 260:Core/Src/main.c ****   ads131m04_transfer_frame(out, words, tx_rx_delay);
 261:Core/Src/main.c ****   ads131m04_transfer_frame(out+6, zeros, 0);
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 6


 262:Core/Src/main.c ****   if (tx_rx_delay) delay_us(tx_rx_delay); 
 263:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 264:Core/Src/main.c **** }
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** uint16_t ads131m04_reset() {
 267:Core/Src/main.c ****     uint32_t recv[12];
 268:Core/Src/main.c ****     ads131m04_cmd(0x0011, recv, 12); // reset time
 269:Core/Src/main.c ****     return recv[9];
 270:Core/Src/main.c **** }
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** uint16_t ads131m04_status() {
 273:Core/Src/main.c ****     uint32_t recv[12];
 274:Core/Src/main.c ****     ads131m04_cmd(0x0000, recv, 0);
 275:Core/Src/main.c ****     return recv[6] >> 8;
 276:Core/Src/main.c **** }
 277:Core/Src/main.c **** 
 278:Core/Src/main.c **** uint16_t ads131m04_standby() {
 279:Core/Src/main.c ****     uint32_t recv[12];
 280:Core/Src/main.c ****     ads131m04_cmd(0x0022, recv, 0);
 281:Core/Src/main.c ****     return recv[6] >> 8;
 282:Core/Src/main.c **** }
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** uint16_t ads131m04_wake() {
 285:Core/Src/main.c ****     uint32_t recv[12];
 286:Core/Src/main.c ****     ads131m04_cmd(0x0033, recv, 0);
 287:Core/Src/main.c ****     return recv[6] >> 8;
 288:Core/Src/main.c **** }
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** uint16_t ads131m04_lock() {
 291:Core/Src/main.c ****     uint32_t recv[12];
 292:Core/Src/main.c ****     ads131m04_cmd(0x0555, recv, 0);
 293:Core/Src/main.c ****     return recv[6] >> 8;
 294:Core/Src/main.c **** }
 295:Core/Src/main.c **** 
 296:Core/Src/main.c **** uint16_t ads131m04_unlock() {
 297:Core/Src/main.c ****     uint32_t recv[12];
 298:Core/Src/main.c ****     ads131m04_cmd(0x0655, recv, 0);
 299:Core/Src/main.c ****     return recv[6] >> 8;
 300:Core/Src/main.c **** }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** // returns register value
 303:Core/Src/main.c **** uint16_t ads131m04_rreg(uint8_t reg) {
 304:Core/Src/main.c ****     uint16_t cmd = 0xA000 | ((reg & 0x3F) << 7);
 305:Core/Src/main.c ****     uint32_t recv[12];
 306:Core/Src/main.c ****     ads131m04_cmd(cmd, recv, 0);
 307:Core/Src/main.c ****     return recv[6] >> 8;
 308:Core/Src/main.c **** }
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** // read multiple registers
 311:Core/Src/main.c **** // returns read acknowledgement in out[0]
 312:Core/Src/main.c **** // returns register i in out[1+i]
 313:Core/Src/main.c **** void ads131m04_rreg_multiple(uint8_t start_reg, uint8_t count, uint32_t* out) {
 314:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 315:Core/Src/main.c ****   // if count is 1 then just use regular rreg and duplicate out[6] to out[7]
 316:Core/Src/main.c ****   if (count == 0) return;
 317:Core/Src/main.c ****   if (count == 1) {
 318:Core/Src/main.c ****     uint16_t cmd = 0xA000 | ((start_reg & 0x3F) << 7);
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 7


 319:Core/Src/main.c ****     ads131m04_cmd(cmd, out, 0);
 320:Core/Src/main.c ****     out[7] = out[6];
 321:Core/Src/main.c ****     return;
 322:Core/Src/main.c ****   }
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   // write first frame asking to read
 325:Core/Src/main.c ****   uint16_t cmd = 0xA000 | ((start_reg & 0x3F) << 7) | ((count - 1) & 0x7F);
 326:Core/Src/main.c ****   uint16_t words[6] = {cmd, 0, 0, 0, 0, 0};
 327:Core/Src/main.c ****   ads131m04_transfer_frame(out, words, 0);
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   // manually transfer the second frame
 330:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 331:Core/Src/main.c ****   
 332:Core/Src/main.c ****   // write min(6, count + 2) zero words
 333:Core/Src/main.c ****   uint8_t max = (count < 4) ? 6 : (count + 2);
 334:Core/Src/main.c ****   for (uint8_t i = 0; i < max; i++) {
 335:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(0);
 336:Core/Src/main.c ****   }
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   delay_us(4); // need to wait length of one word. at 6mhz this is 4us
 339:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 342:Core/Src/main.c **** }
 343:Core/Src/main.c **** 
 344:Core/Src/main.c **** // returns write acknowledgement
 345:Core/Src/main.c **** uint16_t ads131m04_wreg(uint8_t reg, uint16_t data) {
 346:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 347:Core/Src/main.c ****   uint16_t cmd = 0x6000 | ((reg & 0x3F) << 7);
 348:Core/Src/main.c ****   uint32_t recv[12];
 349:Core/Src/main.c ****   uint16_t words[6] = {cmd, data, 0, 0, 0, 0};
 350:Core/Src/main.c ****   uint16_t zeros[6] = {0, 0, 0, 0, 0, 0};
 351:Core/Src/main.c ****   ads131m04_transfer_frame(recv, words, 0);
 352:Core/Src/main.c ****   ads131m04_transfer_frame(recv+6, zeros, 0);
 353:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 354:Core/Src/main.c ****   return recv[6] >> 8;
 355:Core/Src/main.c **** }
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** // returns write acknowledgement
 358:Core/Src/main.c **** uint16_t ads131m04_wreg_multiple(uint8_t start_reg, uint8_t count, uint16_t* data) {
 359:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 360:Core/Src/main.c ****   if (count == 0) return 0;
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   uint16_t cmd = 0x6000 | ((start_reg & 0x3F) << 7) | ((count - 1) & 0x7F);
 363:Core/Src/main.c ****   // manually transfer the first frame
 364:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   // write the command
 367:Core/Src/main.c ****   ads131m04_transfer_word(cmd);
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   // write all registers to write
 370:Core/Src/main.c ****   for (uint8_t i = 0; i < count; i++) {
 371:Core/Src/main.c ****     ads131m04_transfer_word(data[i]);
 372:Core/Src/main.c ****   }
 373:Core/Src/main.c **** 
 374:Core/Src/main.c ****   // pad if not written enough (need to have written at least 6 words)
 375:Core/Src/main.c ****   for (int8_t i = 0; i < 4 - count; i++) {
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 8


 376:Core/Src/main.c ****     ads131m04_transfer_word(0);
 377:Core/Src/main.c ****   }
 378:Core/Src/main.c **** 
 379:Core/Src/main.c ****   // write one zero word
 380:Core/Src/main.c ****   ads131m04_transfer_word(0);
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   delay_us(4); // need to wait length of one word. at 6mhz this is 4us
 383:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   // transfer the second frame to get the write acknowledgement
 386:Core/Src/main.c ****   uint16_t zeros[6] = {0, 0, 0, 0, 0, 0};
 387:Core/Src/main.c ****   uint32_t recv[12];
 388:Core/Src/main.c ****   ads131m04_transfer_frame(recv, zeros, 0);
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 391:Core/Src/main.c ****   return recv[6] >> 8;  
 392:Core/Src/main.c **** }
 393:Core/Src/main.c **** 
 394:Core/Src/main.c **** // returns 1 if success, 0 if failed
 395:Core/Src/main.c **** uint8_t ads131m04_test() {
 396:Core/Src/main.c ****   uint16_t id = ads131m04_rreg(0x00);
 397:Core/Src/main.c ****   return id == 0x24;
 398:Core/Src/main.c **** }
 399:Core/Src/main.c **** 
 400:Core/Src/main.c **** // returns 1 if success, 0 if failed
 401:Core/Src/main.c **** uint8_t adc_configure() {
 402:Core/Src/main.c ****   uint8_t attempts = 0;
 403:Core/Src/main.c ****   while (ads131m04_reset()) {
 404:Core/Src/main.c ****     delay_us(10);
 405:Core/Src/main.c ****     attempts++;
 406:Core/Src/main.c ****     if (attempts > 64) break;
 407:Core/Src/main.c ****   };
 408:Core/Src/main.c ****   while (!ads131m04_test()) {
 409:Core/Src/main.c ****     delay_us(10);
 410:Core/Src/main.c ****     attempts++;
 411:Core/Src/main.c ****     if (attempts > 128) break;
 412:Core/Src/main.c ****   };
 413:Core/Src/main.c ****   uint16_t mode = 0x0110; // clear reset bit, disable all CRCs
 414:Core/Src/main.c ****   ads131m04_wreg(0x02, mode);
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   uint8_t osr = 0b100; // 2048, results in a data rate of ~1.4ksps
 417:Core/Src/main.c ****   uint16_t clock = 0x0F03 | (osr << 2); // enable all, highest precision
 418:Core/Src/main.c ****   ads131m04_wreg(0x03, clock);
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   uint8_t gain = 0b110; // 64
 421:Core/Src/main.c ****   uint16_t gain1 = (gain << 12) | (gain << 8) | (gain << 4) | gain;
 422:Core/Src/main.c ****   ads131m04_wreg(0x04, gain1);
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   uint16_t cfg = 0x0000; // disable global chop and current detect
 425:Core/Src/main.c ****   ads131m04_wreg(0x06, cfg);
 426:Core/Src/main.c ****   
 427:Core/Src/main.c ****   adc_configured = 1;
 428:Core/Src/main.c **** 
 429:Core/Src/main.c ****   // add calibration here if we want to do that
 430:Core/Src/main.c ****   return 1;
 431:Core/Src/main.c **** }
 432:Core/Src/main.c **** 
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 9


 433:Core/Src/main.c **** /* USER CODE END 0 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c **** /**
 436:Core/Src/main.c ****   * @brief  The application entry point.
 437:Core/Src/main.c ****   * @retval int
 438:Core/Src/main.c ****   */
 439:Core/Src/main.c **** int main(void)
 440:Core/Src/main.c **** {
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 443:Core/Src/main.c ****   // disable IRQ until it's ready
 444:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 445:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(TIM14_IRQn);
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /* USER CODE END 1 */
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 452:Core/Src/main.c ****   HAL_Init();
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /* USER CODE END Init */
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* Configure the system clock */
 459:Core/Src/main.c ****   SystemClock_Config();
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /* USER CODE END SysInit */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* Initialize all configured peripherals */
 466:Core/Src/main.c ****   MX_GPIO_Init();
 467:Core/Src/main.c ****   MX_CAN_Init();
 468:Core/Src/main.c ****   MX_SPI1_Init();
 469:Core/Src/main.c ****   MX_TIM3_Init();
 470:Core/Src/main.c ****   MX_TIM16_Init();
 471:Core/Src/main.c ****   MX_TIM14_Init();
 472:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 473:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 474:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim16);
 475:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 476:Core/Src/main.c ****   
 477:Core/Src/main.c ****   addr_setup();
 478:Core/Src/main.c ****   can_setup();
 479:Core/Src/main.c ****   adc_configure();
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   HAL_CAN_Start(&hcan);
 482:Core/Src/main.c ****   HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 483:Core/Src/main.c **** 
 484:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 485:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim14);
 486:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(TIM14_IRQn);
 487:Core/Src/main.c **** 
 488:Core/Src/main.c ****   /* USER CODE END 2 */
 489:Core/Src/main.c **** 
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 10


 490:Core/Src/main.c ****   /* Infinite loop */
 491:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 492:Core/Src/main.c ****   while (1)
 493:Core/Src/main.c ****   {
 494:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 495:Core/Src/main.c ****     HAL_Delay(500);
 496:Core/Src/main.c ****     /* USER CODE END WHILE */
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 499:Core/Src/main.c ****   }
 500:Core/Src/main.c ****   /* USER CODE END 3 */
 501:Core/Src/main.c **** }
 502:Core/Src/main.c **** 
 503:Core/Src/main.c **** /**
 504:Core/Src/main.c ****   * @brief System Clock Configuration
 505:Core/Src/main.c ****   * @retval None
 506:Core/Src/main.c ****   */
 507:Core/Src/main.c **** void SystemClock_Config(void)
 508:Core/Src/main.c **** {
 509:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 510:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 513:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 514:Core/Src/main.c ****   */
 515:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 516:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 517:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 518:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 519:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 520:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 521:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 522:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 523:Core/Src/main.c ****   {
 524:Core/Src/main.c ****     Error_Handler();
 525:Core/Src/main.c ****   }
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 528:Core/Src/main.c ****   */
 529:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 530:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 531:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 532:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 533:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 536:Core/Src/main.c ****   {
 537:Core/Src/main.c ****     Error_Handler();
 538:Core/Src/main.c ****   }
 539:Core/Src/main.c **** }
 540:Core/Src/main.c **** 
 541:Core/Src/main.c **** /**
 542:Core/Src/main.c ****   * @brief CAN Initialization Function
 543:Core/Src/main.c ****   * @param None
 544:Core/Src/main.c ****   * @retval None
 545:Core/Src/main.c ****   */
 546:Core/Src/main.c **** static void MX_CAN_Init(void)
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 11


 547:Core/Src/main.c **** {
 548:Core/Src/main.c **** 
 549:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 0 */
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /* USER CODE END CAN_Init 0 */
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 1 */
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   /* USER CODE END CAN_Init 1 */
 556:Core/Src/main.c ****   hcan.Instance = CAN;
 557:Core/Src/main.c ****   hcan.Init.Prescaler = 3;
 558:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 559:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 560:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 561:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 562:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 563:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 564:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 565:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 566:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 567:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 568:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 569:Core/Src/main.c ****   {
 570:Core/Src/main.c ****     Error_Handler();
 571:Core/Src/main.c ****   }
 572:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 2 */
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /* USER CODE END CAN_Init 2 */
 575:Core/Src/main.c **** 
 576:Core/Src/main.c **** }
 577:Core/Src/main.c **** 
 578:Core/Src/main.c **** /**
 579:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 580:Core/Src/main.c ****   * @param None
 581:Core/Src/main.c ****   * @retval None
 582:Core/Src/main.c ****   */
 583:Core/Src/main.c **** static void MX_SPI1_Init(void)
 584:Core/Src/main.c **** {
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 593:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 594:Core/Src/main.c ****   hspi1.Instance = SPI1;
 595:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 596:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 597:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 598:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 599:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 600:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 601:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 602:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 603:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 12


 604:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 605:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 606:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 607:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 608:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 609:Core/Src/main.c ****   {
 610:Core/Src/main.c ****     Error_Handler();
 611:Core/Src/main.c ****   }
 612:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 613:Core/Src/main.c **** 
 614:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 615:Core/Src/main.c **** 
 616:Core/Src/main.c **** }
 617:Core/Src/main.c **** 
 618:Core/Src/main.c **** /**
 619:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 620:Core/Src/main.c ****   * @param None
 621:Core/Src/main.c ****   * @retval None
 622:Core/Src/main.c ****   */
 623:Core/Src/main.c **** static void MX_TIM3_Init(void)
 624:Core/Src/main.c **** {
 625:Core/Src/main.c **** 
 626:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 629:Core/Src/main.c **** 
 630:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 631:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 632:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 633:Core/Src/main.c **** 
 634:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 637:Core/Src/main.c ****   htim3.Instance = TIM3;
 638:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 639:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 640:Core/Src/main.c ****   htim3.Init.Period = 7;
 641:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 642:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 643:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 644:Core/Src/main.c ****   {
 645:Core/Src/main.c ****     Error_Handler();
 646:Core/Src/main.c ****   }
 647:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 648:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 649:Core/Src/main.c ****   {
 650:Core/Src/main.c ****     Error_Handler();
 651:Core/Src/main.c ****   }
 652:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 653:Core/Src/main.c ****   {
 654:Core/Src/main.c ****     Error_Handler();
 655:Core/Src/main.c ****   }
 656:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 657:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 658:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 659:Core/Src/main.c ****   {
 660:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 13


 661:Core/Src/main.c ****   }
 662:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 663:Core/Src/main.c ****   sConfigOC.Pulse = 4;
 664:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 665:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 666:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 667:Core/Src/main.c ****   {
 668:Core/Src/main.c ****     Error_Handler();
 669:Core/Src/main.c ****   }
 670:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 671:Core/Src/main.c **** 
 672:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 673:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 674:Core/Src/main.c **** 
 675:Core/Src/main.c **** }
 676:Core/Src/main.c **** 
 677:Core/Src/main.c **** /**
 678:Core/Src/main.c ****   * @brief TIM14 Initialization Function
 679:Core/Src/main.c ****   * @param None
 680:Core/Src/main.c ****   * @retval None
 681:Core/Src/main.c ****   */
 682:Core/Src/main.c **** static void MX_TIM14_Init(void)
 683:Core/Src/main.c **** {
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 0 */
 686:Core/Src/main.c **** 
 687:Core/Src/main.c ****   /* USER CODE END TIM14_Init 0 */
 688:Core/Src/main.c **** 
 689:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 1 */
 690:Core/Src/main.c **** 
 691:Core/Src/main.c ****   /* USER CODE END TIM14_Init 1 */
 692:Core/Src/main.c ****   htim14.Instance = TIM14;
 693:Core/Src/main.c ****   htim14.Init.Prescaler = 47;
 694:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 695:Core/Src/main.c ****   htim14.Init.Period = 1000;
 696:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 697:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 698:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 699:Core/Src/main.c ****   {
 700:Core/Src/main.c ****     Error_Handler();
 701:Core/Src/main.c ****   }
 702:Core/Src/main.c ****   /* USER CODE BEGIN TIM14_Init 2 */
 703:Core/Src/main.c **** 
 704:Core/Src/main.c ****   /* USER CODE END TIM14_Init 2 */
 705:Core/Src/main.c **** 
 706:Core/Src/main.c **** }
 707:Core/Src/main.c **** 
 708:Core/Src/main.c **** /**
 709:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 710:Core/Src/main.c ****   * @param None
 711:Core/Src/main.c ****   * @retval None
 712:Core/Src/main.c ****   */
 713:Core/Src/main.c **** static void MX_TIM16_Init(void)
 714:Core/Src/main.c **** {
 715:Core/Src/main.c **** 
 716:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 717:Core/Src/main.c **** 
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 14


 718:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 721:Core/Src/main.c **** 
 722:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 723:Core/Src/main.c ****   htim16.Instance = TIM16;
 724:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 725:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 726:Core/Src/main.c ****   htim16.Init.Period = 65535;
 727:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 728:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 729:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 730:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 731:Core/Src/main.c ****   {
 732:Core/Src/main.c ****     Error_Handler();
 733:Core/Src/main.c ****   }
 734:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 735:Core/Src/main.c **** 
 736:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 737:Core/Src/main.c **** 
 738:Core/Src/main.c **** }
 739:Core/Src/main.c **** 
 740:Core/Src/main.c **** /**
 741:Core/Src/main.c ****   * @brief GPIO Initialization Function
 742:Core/Src/main.c ****   * @param None
 743:Core/Src/main.c ****   * @retval None
 744:Core/Src/main.c ****   */
 745:Core/Src/main.c **** static void MX_GPIO_Init(void)
 746:Core/Src/main.c **** {
  26              		.loc 1 746 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  31              		.cfi_def_cfa_offset 20
  32              		.cfi_offset 4, -20
  33              		.cfi_offset 5, -16
  34              		.cfi_offset 6, -12
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              		.cfi_def_cfa_offset 56
 747:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 747 3 view .LVU1
  40              		.loc 1 747 20 is_stmt 0 view .LVU2
  41 0004 1422     		movs	r2, #20
  42 0006 0021     		movs	r1, #0
  43 0008 03A8     		add	r0, sp, #12
  44 000a FFF7FEFF 		bl	memset
  45              	.LVL0:
 748:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 749:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 750:Core/Src/main.c **** 
 751:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 752:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  46              		.loc 1 752 3 is_stmt 1 view .LVU3
  47              	.LBB4:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 15


  48              		.loc 1 752 3 view .LVU4
  49              		.loc 1 752 3 view .LVU5
  50 000e 304B     		ldr	r3, .L2
  51 0010 5A69     		ldr	r2, [r3, #20]
  52 0012 8021     		movs	r1, #128
  53 0014 C903     		lsls	r1, r1, #15
  54 0016 0A43     		orrs	r2, r1
  55 0018 5A61     		str	r2, [r3, #20]
  56              		.loc 1 752 3 view .LVU6
  57 001a 5A69     		ldr	r2, [r3, #20]
  58 001c 0A40     		ands	r2, r1
  59 001e 0092     		str	r2, [sp]
  60              		.loc 1 752 3 view .LVU7
  61 0020 009A     		ldr	r2, [sp]
  62              	.LBE4:
  63              		.loc 1 752 3 view .LVU8
 753:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  64              		.loc 1 753 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 753 3 view .LVU10
  67              		.loc 1 753 3 view .LVU11
  68 0022 5A69     		ldr	r2, [r3, #20]
  69 0024 8021     		movs	r1, #128
  70 0026 8902     		lsls	r1, r1, #10
  71 0028 0A43     		orrs	r2, r1
  72 002a 5A61     		str	r2, [r3, #20]
  73              		.loc 1 753 3 view .LVU12
  74 002c 5A69     		ldr	r2, [r3, #20]
  75 002e 0A40     		ands	r2, r1
  76 0030 0192     		str	r2, [sp, #4]
  77              		.loc 1 753 3 view .LVU13
  78 0032 019A     		ldr	r2, [sp, #4]
  79              	.LBE5:
  80              		.loc 1 753 3 view .LVU14
 754:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  81              		.loc 1 754 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 754 3 view .LVU16
  84              		.loc 1 754 3 view .LVU17
  85 0034 5A69     		ldr	r2, [r3, #20]
  86 0036 8021     		movs	r1, #128
  87 0038 C902     		lsls	r1, r1, #11
  88 003a 0A43     		orrs	r2, r1
  89 003c 5A61     		str	r2, [r3, #20]
  90              		.loc 1 754 3 view .LVU18
  91 003e 5B69     		ldr	r3, [r3, #20]
  92 0040 0B40     		ands	r3, r1
  93 0042 0293     		str	r3, [sp, #8]
  94              		.loc 1 754 3 view .LVU19
  95 0044 029B     		ldr	r3, [sp, #8]
  96              	.LBE6:
  97              		.loc 1 754 3 view .LVU20
 755:Core/Src/main.c **** 
 756:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 757:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
  98              		.loc 1 757 3 view .LVU21
  99 0046 234F     		ldr	r7, .L2+4
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 16


 100 0048 0022     		movs	r2, #0
 101 004a 0121     		movs	r1, #1
 102 004c 3800     		movs	r0, r7
 103 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 104              	.LVL1:
 758:Core/Src/main.c **** 
 759:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 760:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 105              		.loc 1 760 3 view .LVU22
 106 0052 9026     		movs	r6, #144
 107 0054 F605     		lsls	r6, r6, #23
 108 0056 0022     		movs	r2, #0
 109 0058 1021     		movs	r1, #16
 110 005a 3000     		movs	r0, r6
 111 005c FFF7FEFF 		bl	HAL_GPIO_WritePin
 112              	.LVL2:
 761:Core/Src/main.c **** 
 762:Core/Src/main.c ****   /*Configure GPIO pin : LED_Pin */
 763:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_Pin;
 113              		.loc 1 763 3 view .LVU23
 114              		.loc 1 763 23 is_stmt 0 view .LVU24
 115 0060 0125     		movs	r5, #1
 116 0062 0395     		str	r5, [sp, #12]
 764:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 117              		.loc 1 764 3 is_stmt 1 view .LVU25
 118              		.loc 1 764 24 is_stmt 0 view .LVU26
 119 0064 0495     		str	r5, [sp, #16]
 765:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 120              		.loc 1 765 3 is_stmt 1 view .LVU27
 121              		.loc 1 765 24 is_stmt 0 view .LVU28
 122 0066 0024     		movs	r4, #0
 123 0068 0594     		str	r4, [sp, #20]
 766:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 124              		.loc 1 766 3 is_stmt 1 view .LVU29
 125              		.loc 1 766 25 is_stmt 0 view .LVU30
 126 006a 0694     		str	r4, [sp, #24]
 767:Core/Src/main.c ****   HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 127              		.loc 1 767 3 is_stmt 1 view .LVU31
 128 006c 03A9     		add	r1, sp, #12
 129 006e 3800     		movs	r0, r7
 130 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 131              	.LVL3:
 768:Core/Src/main.c **** 
 769:Core/Src/main.c ****   /*Configure GPIO pin : A3_Pin */
 770:Core/Src/main.c ****   GPIO_InitStruct.Pin = A3_Pin;
 132              		.loc 1 770 3 view .LVU32
 133              		.loc 1 770 23 is_stmt 0 view .LVU33
 134 0074 0223     		movs	r3, #2
 135 0076 0393     		str	r3, [sp, #12]
 771:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 136              		.loc 1 771 3 is_stmt 1 view .LVU34
 137              		.loc 1 771 24 is_stmt 0 view .LVU35
 138 0078 0494     		str	r4, [sp, #16]
 772:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 139              		.loc 1 772 3 is_stmt 1 view .LVU36
 140              		.loc 1 772 24 is_stmt 0 view .LVU37
 141 007a 0595     		str	r5, [sp, #20]
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 17


 773:Core/Src/main.c ****   HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 142              		.loc 1 773 3 is_stmt 1 view .LVU38
 143 007c 03A9     		add	r1, sp, #12
 144 007e 3800     		movs	r0, r7
 145 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 146              	.LVL4:
 774:Core/Src/main.c **** 
 775:Core/Src/main.c ****   /*Configure GPIO pins : A2_Pin A1_Pin A0_Pin */
 776:Core/Src/main.c ****   GPIO_InitStruct.Pin = A2_Pin|A1_Pin|A0_Pin;
 147              		.loc 1 776 3 view .LVU39
 148              		.loc 1 776 23 is_stmt 0 view .LVU40
 149 0084 0723     		movs	r3, #7
 150 0086 0393     		str	r3, [sp, #12]
 777:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 151              		.loc 1 777 3 is_stmt 1 view .LVU41
 152              		.loc 1 777 24 is_stmt 0 view .LVU42
 153 0088 0494     		str	r4, [sp, #16]
 778:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 154              		.loc 1 778 3 is_stmt 1 view .LVU43
 155              		.loc 1 778 24 is_stmt 0 view .LVU44
 156 008a 0595     		str	r5, [sp, #20]
 779:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 157              		.loc 1 779 3 is_stmt 1 view .LVU45
 158 008c 03A9     		add	r1, sp, #12
 159 008e 3000     		movs	r0, r6
 160 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 161              	.LVL5:
 780:Core/Src/main.c **** 
 781:Core/Src/main.c ****   /*Configure GPIO pin : DRDY_Pin */
 782:Core/Src/main.c ****   GPIO_InitStruct.Pin = DRDY_Pin;
 162              		.loc 1 782 3 view .LVU46
 163              		.loc 1 782 23 is_stmt 0 view .LVU47
 164 0094 0823     		movs	r3, #8
 165 0096 0393     		str	r3, [sp, #12]
 783:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 166              		.loc 1 783 3 is_stmt 1 view .LVU48
 167              		.loc 1 783 24 is_stmt 0 view .LVU49
 168 0098 8423     		movs	r3, #132
 169 009a 9B03     		lsls	r3, r3, #14
 170 009c 0493     		str	r3, [sp, #16]
 784:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 784 3 is_stmt 1 view .LVU50
 172              		.loc 1 784 24 is_stmt 0 view .LVU51
 173 009e 0594     		str	r4, [sp, #20]
 785:Core/Src/main.c ****   HAL_GPIO_Init(DRDY_GPIO_Port, &GPIO_InitStruct);
 174              		.loc 1 785 3 is_stmt 1 view .LVU52
 175 00a0 03A9     		add	r1, sp, #12
 176 00a2 3000     		movs	r0, r6
 177 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL6:
 786:Core/Src/main.c **** 
 787:Core/Src/main.c ****   /*Configure GPIO pin : CS_Pin */
 788:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_Pin;
 179              		.loc 1 788 3 view .LVU53
 180              		.loc 1 788 23 is_stmt 0 view .LVU54
 181 00a8 1023     		movs	r3, #16
 182 00aa 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 18


 789:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 183              		.loc 1 789 3 is_stmt 1 view .LVU55
 184              		.loc 1 789 24 is_stmt 0 view .LVU56
 185 00ac 0495     		str	r5, [sp, #16]
 790:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 790 3 is_stmt 1 view .LVU57
 187              		.loc 1 790 24 is_stmt 0 view .LVU58
 188 00ae 0594     		str	r4, [sp, #20]
 791:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189              		.loc 1 791 3 is_stmt 1 view .LVU59
 190              		.loc 1 791 25 is_stmt 0 view .LVU60
 191 00b0 0694     		str	r4, [sp, #24]
 792:Core/Src/main.c ****   HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 792 3 is_stmt 1 view .LVU61
 193 00b2 03A9     		add	r1, sp, #12
 194 00b4 3000     		movs	r0, r6
 195 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL7:
 793:Core/Src/main.c **** 
 794:Core/Src/main.c ****   /* EXTI interrupt init*/
 795:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 197              		.loc 1 795 3 view .LVU62
 198 00ba 0022     		movs	r2, #0
 199 00bc 0021     		movs	r1, #0
 200 00be 0620     		movs	r0, #6
 201 00c0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 202              	.LVL8:
 796:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 203              		.loc 1 796 3 view .LVU63
 204 00c4 0620     		movs	r0, #6
 205 00c6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 206              	.LVL9:
 797:Core/Src/main.c **** 
 798:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 799:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 800:Core/Src/main.c **** }
 207              		.loc 1 800 1 is_stmt 0 view .LVU64
 208 00ca 09B0     		add	sp, sp, #36
 209              		@ sp needed
 210 00cc F0BD     		pop	{r4, r5, r6, r7, pc}
 211              	.L3:
 212 00ce C046     		.align	2
 213              	.L2:
 214 00d0 00100240 		.word	1073876992
 215 00d4 00140048 		.word	1207964672
 216              		.cfi_endproc
 217              	.LFE72:
 219              		.section	.text.delay_us,"ax",%progbits
 220              		.align	1
 221              		.global	delay_us
 222              		.syntax unified
 223              		.code	16
 224              		.thumb_func
 226              	delay_us:
 227              	.LVL10:
 228              	.LFB40:
 127:Core/Src/main.c **** 	__HAL_TIM_SET_COUNTER(&htim16,0);  
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 19


 229              		.loc 1 127 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		@ link register save eliminated.
 128:Core/Src/main.c **** 	while (__HAL_TIM_GET_COUNTER(&htim16) < us);  
 234              		.loc 1 128 2 view .LVU66
 235 0000 034B     		ldr	r3, .L6
 236 0002 1A68     		ldr	r2, [r3]
 237 0004 0023     		movs	r3, #0
 238 0006 5362     		str	r3, [r2, #36]
 129:Core/Src/main.c **** }
 239              		.loc 1 129 2 view .LVU67
 240              	.L5:
 129:Core/Src/main.c **** }
 241              		.loc 1 129 40 discriminator 1 view .LVU68
 129:Core/Src/main.c **** }
 242              		.loc 1 129 9 is_stmt 0 discriminator 1 view .LVU69
 243 0008 536A     		ldr	r3, [r2, #36]
 129:Core/Src/main.c **** }
 244              		.loc 1 129 40 discriminator 1 view .LVU70
 245 000a 8342     		cmp	r3, r0
 246 000c FCD3     		bcc	.L5
 130:Core/Src/main.c **** 
 247              		.loc 1 130 1 view .LVU71
 248              		@ sp needed
 249 000e 7047     		bx	lr
 250              	.L7:
 251              		.align	2
 252              	.L6:
 253 0010 00000000 		.word	htim16
 254              		.cfi_endproc
 255              	.LFE40:
 257              		.section	.text.addr_setup,"ax",%progbits
 258              		.align	1
 259              		.global	addr_setup
 260              		.syntax unified
 261              		.code	16
 262              		.thumb_func
 264              	addr_setup:
 265              	.LFB41:
 132:Core/Src/main.c ****   uint8_t a0 = HAL_GPIO_ReadPin(A0_GPIO_Port, A0_Pin) & 1;
 266              		.loc 1 132 19 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270 0000 70B5     		push	{r4, r5, r6, lr}
 271              		.cfi_def_cfa_offset 16
 272              		.cfi_offset 4, -16
 273              		.cfi_offset 5, -12
 274              		.cfi_offset 6, -8
 275              		.cfi_offset 14, -4
 133:Core/Src/main.c ****   uint8_t a1 = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin) & 1;
 276              		.loc 1 133 3 view .LVU73
 133:Core/Src/main.c ****   uint8_t a1 = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin) & 1;
 277              		.loc 1 133 16 is_stmt 0 view .LVU74
 278 0002 9026     		movs	r6, #144
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 20


 279 0004 F605     		lsls	r6, r6, #23
 280 0006 0421     		movs	r1, #4
 281 0008 3000     		movs	r0, r6
 282 000a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 283              	.LVL11:
 133:Core/Src/main.c ****   uint8_t a1 = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin) & 1;
 284              		.loc 1 133 11 discriminator 1 view .LVU75
 285 000e 0124     		movs	r4, #1
 286 0010 0440     		ands	r4, r0
 287              	.LVL12:
 134:Core/Src/main.c ****   uint8_t a2 = HAL_GPIO_ReadPin(A2_GPIO_Port, A2_Pin) & 1;
 288              		.loc 1 134 3 is_stmt 1 view .LVU76
 134:Core/Src/main.c ****   uint8_t a2 = HAL_GPIO_ReadPin(A2_GPIO_Port, A2_Pin) & 1;
 289              		.loc 1 134 16 is_stmt 0 view .LVU77
 290 0012 0221     		movs	r1, #2
 291 0014 3000     		movs	r0, r6
 292 0016 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 293              	.LVL13:
 294 001a 0500     		movs	r5, r0
 295              	.LVL14:
 135:Core/Src/main.c ****   uint8_t a3 = HAL_GPIO_ReadPin(A3_GPIO_Port, A3_Pin) & 1;
 296              		.loc 1 135 3 is_stmt 1 view .LVU78
 135:Core/Src/main.c ****   uint8_t a3 = HAL_GPIO_ReadPin(A3_GPIO_Port, A3_Pin) & 1;
 297              		.loc 1 135 16 is_stmt 0 view .LVU79
 298 001c 0121     		movs	r1, #1
 299 001e 3000     		movs	r0, r6
 300 0020 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 301              	.LVL15:
 302 0024 0600     		movs	r6, r0
 303              	.LVL16:
 136:Core/Src/main.c ****   addr = (a3 << 3) | (a2 << 2) | (a1 << 1) | a0;
 304              		.loc 1 136 3 is_stmt 1 view .LVU80
 136:Core/Src/main.c ****   addr = (a3 << 3) | (a2 << 2) | (a1 << 1) | a0;
 305              		.loc 1 136 16 is_stmt 0 view .LVU81
 306 0026 0221     		movs	r1, #2
 307 0028 0D48     		ldr	r0, .L9
 308 002a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 309              	.LVL17:
 137:Core/Src/main.c ****   addr = (~addr) & 0x0F; // remove if dip s
 310              		.loc 1 137 3 is_stmt 1 view .LVU82
 137:Core/Src/main.c ****   addr = (~addr) & 0x0F; // remove if dip s
 311              		.loc 1 137 20 is_stmt 0 view .LVU83
 312 002e C000     		lsls	r0, r0, #3
 313              	.LVL18:
 137:Core/Src/main.c ****   addr = (~addr) & 0x0F; // remove if dip s
 314              		.loc 1 137 20 view .LVU84
 315 0030 0823     		movs	r3, #8
 316 0032 0340     		ands	r3, r0
 317 0034 B600     		lsls	r6, r6, #2
 318              	.LVL19:
 137:Core/Src/main.c ****   addr = (~addr) & 0x0F; // remove if dip s
 319              		.loc 1 137 20 view .LVU85
 320 0036 0422     		movs	r2, #4
 321 0038 3240     		ands	r2, r6
 322 003a 1343     		orrs	r3, r2
 137:Core/Src/main.c ****   addr = (~addr) & 0x0F; // remove if dip s
 323              		.loc 1 137 32 view .LVU86
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 21


 324 003c 6A00     		lsls	r2, r5, #1
 325 003e 0225     		movs	r5, #2
 326              	.LVL20:
 137:Core/Src/main.c ****   addr = (~addr) & 0x0F; // remove if dip s
 327              		.loc 1 137 32 view .LVU87
 328 0040 1540     		ands	r5, r2
 329 0042 2B43     		orrs	r3, r5
 137:Core/Src/main.c ****   addr = (~addr) & 0x0F; // remove if dip s
 330              		.loc 1 137 44 view .LVU88
 331 0044 1C43     		orrs	r4, r3
 332              	.LVL21:
 137:Core/Src/main.c ****   addr = (~addr) & 0x0F; // remove if dip s
 333              		.loc 1 137 8 view .LVU89
 334 0046 074A     		ldr	r2, .L9+4
 335 0048 1470     		strb	r4, [r2]
 138:Core/Src/main.c ****   std_addr_base = 0x100 | (addr << 4);
 336              		.loc 1 138 3 is_stmt 1 view .LVU90
 138:Core/Src/main.c ****   std_addr_base = 0x100 | (addr << 4);
 337              		.loc 1 138 18 is_stmt 0 view .LVU91
 338 004a 0F23     		movs	r3, #15
 339 004c A343     		bics	r3, r4
 138:Core/Src/main.c ****   std_addr_base = 0x100 | (addr << 4);
 340              		.loc 1 138 8 view .LVU92
 341 004e 1370     		strb	r3, [r2]
 139:Core/Src/main.c **** }
 342              		.loc 1 139 3 is_stmt 1 view .LVU93
 139:Core/Src/main.c **** }
 343              		.loc 1 139 33 is_stmt 0 view .LVU94
 344 0050 1B01     		lsls	r3, r3, #4
 139:Core/Src/main.c **** }
 345              		.loc 1 139 25 view .LVU95
 346 0052 8022     		movs	r2, #128
 347 0054 5200     		lsls	r2, r2, #1
 348 0056 1343     		orrs	r3, r2
 139:Core/Src/main.c **** }
 349              		.loc 1 139 17 view .LVU96
 350 0058 034A     		ldr	r2, .L9+8
 351 005a 1360     		str	r3, [r2]
 140:Core/Src/main.c **** 
 352              		.loc 1 140 1 view .LVU97
 353              		@ sp needed
 354 005c 70BD     		pop	{r4, r5, r6, pc}
 355              	.L10:
 356 005e C046     		.align	2
 357              	.L9:
 358 0060 00140048 		.word	1207964672
 359 0064 00000000 		.word	addr
 360 0068 00000000 		.word	std_addr_base
 361              		.cfi_endproc
 362              	.LFE41:
 364              		.section	.text.can_setup,"ax",%progbits
 365              		.align	1
 366              		.global	can_setup
 367              		.syntax unified
 368              		.code	16
 369              		.thumb_func
 371              	can_setup:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 22


 372              	.LFB42:
 142:Core/Src/main.c ****   // txh std
 373              		.loc 1 142 18 is_stmt 1 view -0
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 0
 376              		@ frame_needed = 0, uses_anonymous_args = 0
 377 0000 70B5     		push	{r4, r5, r6, lr}
 378              		.cfi_def_cfa_offset 16
 379              		.cfi_offset 4, -16
 380              		.cfi_offset 5, -12
 381              		.cfi_offset 6, -8
 382              		.cfi_offset 14, -4
 144:Core/Src/main.c ****     txh_std[j].DLC = 8; // send only top 16 bits of ADC data
 383              		.loc 1 144 3 view .LVU99
 384              	.LBB7:
 144:Core/Src/main.c ****     txh_std[j].DLC = 8; // send only top 16 bits of ADC data
 385              		.loc 1 144 8 view .LVU100
 386              	.LVL22:
 144:Core/Src/main.c ****     txh_std[j].DLC = 8; // send only top 16 bits of ADC data
 387              		.loc 1 144 12 is_stmt 0 view .LVU101
 388 0002 0024     		movs	r4, #0
 144:Core/Src/main.c ****     txh_std[j].DLC = 8; // send only top 16 bits of ADC data
 389              		.loc 1 144 3 view .LVU102
 390 0004 16E0     		b	.L12
 391              	.LVL23:
 392              	.L13:
 145:Core/Src/main.c ****     txh_std[j].StdId = std_addr_base | (addr << 4) | j; // not used
 393              		.loc 1 145 5 is_stmt 1 view .LVU103
 145:Core/Src/main.c ****     txh_std[j].StdId = std_addr_base | (addr << 4) | j; // not used
 394              		.loc 1 145 20 is_stmt 0 view .LVU104
 395 0006 1C4D     		ldr	r5, .L14
 396 0008 6100     		lsls	r1, r4, #1
 397 000a 0A19     		adds	r2, r1, r4
 398 000c D300     		lsls	r3, r2, #3
 399 000e EB18     		adds	r3, r5, r3
 400 0010 0822     		movs	r2, #8
 401 0012 1A61     		str	r2, [r3, #16]
 146:Core/Src/main.c ****     txh_std[j].ExtId = 0; // not used std_addr_base | std_state | j;
 402              		.loc 1 146 5 is_stmt 1 view .LVU105
 146:Core/Src/main.c ****     txh_std[j].ExtId = 0; // not used std_addr_base | std_state | j;
 403              		.loc 1 146 46 is_stmt 0 view .LVU106
 404 0014 194A     		ldr	r2, .L14+4
 405 0016 1278     		ldrb	r2, [r2]
 406 0018 1201     		lsls	r2, r2, #4
 146:Core/Src/main.c ****     txh_std[j].ExtId = 0; // not used std_addr_base | std_state | j;
 407              		.loc 1 146 38 view .LVU107
 408 001a 1948     		ldr	r0, .L14+8
 409 001c 0068     		ldr	r0, [r0]
 410 001e 0243     		orrs	r2, r0
 146:Core/Src/main.c ****     txh_std[j].ExtId = 0; // not used std_addr_base | std_state | j;
 411              		.loc 1 146 52 view .LVU108
 412 0020 2243     		orrs	r2, r4
 146:Core/Src/main.c ****     txh_std[j].ExtId = 0; // not used std_addr_base | std_state | j;
 413              		.loc 1 146 22 view .LVU109
 414 0022 0919     		adds	r1, r1, r4
 415 0024 C800     		lsls	r0, r1, #3
 416 0026 4251     		str	r2, [r0, r5]
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 23


 147:Core/Src/main.c ****     txh_std[j].IDE = CAN_ID_STD;
 417              		.loc 1 147 5 is_stmt 1 view .LVU110
 147:Core/Src/main.c ****     txh_std[j].IDE = CAN_ID_STD;
 418              		.loc 1 147 22 is_stmt 0 view .LVU111
 419 0028 0022     		movs	r2, #0
 420 002a 5A60     		str	r2, [r3, #4]
 148:Core/Src/main.c ****     txh_std[j].RTR = CAN_RTR_DATA;
 421              		.loc 1 148 5 is_stmt 1 view .LVU112
 148:Core/Src/main.c ****     txh_std[j].RTR = CAN_RTR_DATA;
 422              		.loc 1 148 20 is_stmt 0 view .LVU113
 423 002c 9A60     		str	r2, [r3, #8]
 149:Core/Src/main.c ****     txh_std[j].TransmitGlobalTime = DISABLE;
 424              		.loc 1 149 5 is_stmt 1 view .LVU114
 149:Core/Src/main.c ****     txh_std[j].TransmitGlobalTime = DISABLE;
 425              		.loc 1 149 20 is_stmt 0 view .LVU115
 426 002e DA60     		str	r2, [r3, #12]
 150:Core/Src/main.c ****   }
 427              		.loc 1 150 5 is_stmt 1 view .LVU116
 150:Core/Src/main.c ****   }
 428              		.loc 1 150 35 is_stmt 0 view .LVU117
 429 0030 1A75     		strb	r2, [r3, #20]
 144:Core/Src/main.c ****     txh_std[j].DLC = 8; // send only top 16 bits of ADC data
 430              		.loc 1 144 27 is_stmt 1 discriminator 3 view .LVU118
 431 0032 0134     		adds	r4, r4, #1
 432              	.LVL24:
 433              	.L12:
 144:Core/Src/main.c ****     txh_std[j].DLC = 8; // send only top 16 bits of ADC data
 434              		.loc 1 144 21 discriminator 1 view .LVU119
 435 0034 032C     		cmp	r4, #3
 436 0036 E6DD     		ble	.L13
 437              	.LBE7:
 154:Core/Src/main.c ****   txh_nst.StdId = nst_addr_base; // not used
 438              		.loc 1 154 3 view .LVU120
 154:Core/Src/main.c ****   txh_nst.StdId = nst_addr_base; // not used
 439              		.loc 1 154 15 is_stmt 0 view .LVU121
 440 0038 124A     		ldr	r2, .L14+12
 441 003a 0423     		movs	r3, #4
 442 003c 1361     		str	r3, [r2, #16]
 155:Core/Src/main.c ****   txh_nst.ExtId = 0; // not used nst_addr_base ;
 443              		.loc 1 155 3 is_stmt 1 view .LVU122
 155:Core/Src/main.c ****   txh_nst.ExtId = 0; // not used nst_addr_base ;
 444              		.loc 1 155 17 is_stmt 0 view .LVU123
 445 003e 124B     		ldr	r3, .L14+16
 446 0040 1B68     		ldr	r3, [r3]
 447 0042 1360     		str	r3, [r2]
 156:Core/Src/main.c ****   txh_nst.IDE = CAN_ID_STD;
 448              		.loc 1 156 3 is_stmt 1 view .LVU124
 156:Core/Src/main.c ****   txh_nst.IDE = CAN_ID_STD;
 449              		.loc 1 156 17 is_stmt 0 view .LVU125
 450 0044 0023     		movs	r3, #0
 451 0046 5360     		str	r3, [r2, #4]
 157:Core/Src/main.c ****   txh_nst.RTR = CAN_RTR_DATA;
 452              		.loc 1 157 3 is_stmt 1 view .LVU126
 157:Core/Src/main.c ****   txh_nst.RTR = CAN_RTR_DATA;
 453              		.loc 1 157 15 is_stmt 0 view .LVU127
 454 0048 9360     		str	r3, [r2, #8]
 158:Core/Src/main.c ****   txh_nst.TransmitGlobalTime = DISABLE;
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 24


 455              		.loc 1 158 3 is_stmt 1 view .LVU128
 158:Core/Src/main.c ****   txh_nst.TransmitGlobalTime = DISABLE;
 456              		.loc 1 158 15 is_stmt 0 view .LVU129
 457 004a D360     		str	r3, [r2, #12]
 159:Core/Src/main.c **** 
 458              		.loc 1 159 3 is_stmt 1 view .LVU130
 159:Core/Src/main.c **** 
 459              		.loc 1 159 30 is_stmt 0 view .LVU131
 460 004c 1375     		strb	r3, [r2, #20]
 162:Core/Src/main.c ****   filter.FilterMaskIdLow = 0x07F0;
 461              		.loc 1 162 3 is_stmt 1 view .LVU132
 162:Core/Src/main.c ****   filter.FilterMaskIdLow = 0x07F0;
 462              		.loc 1 162 27 is_stmt 0 view .LVU133
 463 004e 0F49     		ldr	r1, .L14+20
 464 0050 FE22     		movs	r2, #254
 465 0052 D200     		lsls	r2, r2, #3
 466 0054 8A60     		str	r2, [r1, #8]
 163:Core/Src/main.c ****   filter.FilterIdHigh = 0x0000;
 467              		.loc 1 163 3 is_stmt 1 view .LVU134
 163:Core/Src/main.c ****   filter.FilterIdHigh = 0x0000;
 468              		.loc 1 163 26 is_stmt 0 view .LVU135
 469 0056 CA60     		str	r2, [r1, #12]
 164:Core/Src/main.c ****   filter.FilterIdLow = 0x0000 | (addr << 4);
 470              		.loc 1 164 3 is_stmt 1 view .LVU136
 164:Core/Src/main.c ****   filter.FilterIdLow = 0x0000 | (addr << 4);
 471              		.loc 1 164 23 is_stmt 0 view .LVU137
 472 0058 0B60     		str	r3, [r1]
 165:Core/Src/main.c ****   filter.FilterMode = CAN_FILTERMODE_IDMASK;
 473              		.loc 1 165 3 is_stmt 1 view .LVU138
 165:Core/Src/main.c ****   filter.FilterMode = CAN_FILTERMODE_IDMASK;
 474              		.loc 1 165 31 is_stmt 0 view .LVU139
 475 005a 084A     		ldr	r2, .L14+4
 476 005c 1278     		ldrb	r2, [r2]
 477 005e 1201     		lsls	r2, r2, #4
 165:Core/Src/main.c ****   filter.FilterMode = CAN_FILTERMODE_IDMASK;
 478              		.loc 1 165 22 view .LVU140
 479 0060 4A60     		str	r2, [r1, #4]
 166:Core/Src/main.c ****   filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 480              		.loc 1 166 3 is_stmt 1 view .LVU141
 166:Core/Src/main.c ****   filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 481              		.loc 1 166 21 is_stmt 0 view .LVU142
 482 0062 8B61     		str	r3, [r1, #24]
 167:Core/Src/main.c ****   filter.FilterScale = CAN_FILTERSCALE_16BIT;
 483              		.loc 1 167 3 is_stmt 1 view .LVU143
 167:Core/Src/main.c ****   filter.FilterScale = CAN_FILTERSCALE_16BIT;
 484              		.loc 1 167 31 is_stmt 0 view .LVU144
 485 0064 0B61     		str	r3, [r1, #16]
 168:Core/Src/main.c ****   filter.FilterActivation = CAN_FILTER_ENABLE;
 486              		.loc 1 168 3 is_stmt 1 view .LVU145
 168:Core/Src/main.c ****   filter.FilterActivation = CAN_FILTER_ENABLE;
 487              		.loc 1 168 22 is_stmt 0 view .LVU146
 488 0066 CB61     		str	r3, [r1, #28]
 169:Core/Src/main.c ****   filter.FilterBank = 0x00; // use first filter bank
 489              		.loc 1 169 3 is_stmt 1 view .LVU147
 169:Core/Src/main.c ****   filter.FilterBank = 0x00; // use first filter bank
 490              		.loc 1 169 27 is_stmt 0 view .LVU148
 491 0068 0122     		movs	r2, #1
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 25


 492 006a 0A62     		str	r2, [r1, #32]
 170:Core/Src/main.c **** 
 493              		.loc 1 170 3 is_stmt 1 view .LVU149
 170:Core/Src/main.c **** 
 494              		.loc 1 170 21 is_stmt 0 view .LVU150
 495 006c 4B61     		str	r3, [r1, #20]
 172:Core/Src/main.c **** }
 496              		.loc 1 172 3 is_stmt 1 view .LVU151
 497 006e 0848     		ldr	r0, .L14+24
 498 0070 FFF7FEFF 		bl	HAL_CAN_ConfigFilter
 499              	.LVL25:
 173:Core/Src/main.c **** 
 500              		.loc 1 173 1 is_stmt 0 view .LVU152
 501              		@ sp needed
 502              	.LVL26:
 173:Core/Src/main.c **** 
 503              		.loc 1 173 1 view .LVU153
 504 0074 70BD     		pop	{r4, r5, r6, pc}
 505              	.L15:
 506 0076 C046     		.align	2
 507              	.L14:
 508 0078 00000000 		.word	txh_std
 509 007c 00000000 		.word	addr
 510 0080 00000000 		.word	std_addr_base
 511 0084 00000000 		.word	txh_nst
 512 0088 00000000 		.word	nst_addr_base
 513 008c 00000000 		.word	filter
 514 0090 00000000 		.word	hcan
 515              		.cfi_endproc
 516              	.LFE42:
 518              		.section	.text.can_std_transmit,"ax",%progbits
 519              		.align	1
 520              		.global	can_std_transmit
 521              		.syntax unified
 522              		.code	16
 523              		.thumb_func
 525              	can_std_transmit:
 526              	.LVL27:
 527              	.LFB43:
 175:Core/Src/main.c ****   uint8_t* adc_ptr = (uint8_t*) adc_data;
 528              		.loc 1 175 39 is_stmt 1 view -0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 8
 531              		@ frame_needed = 0, uses_anonymous_args = 0
 175:Core/Src/main.c ****   uint8_t* adc_ptr = (uint8_t*) adc_data;
 532              		.loc 1 175 39 is_stmt 0 view .LVU155
 533 0000 10B5     		push	{r4, lr}
 534              		.cfi_def_cfa_offset 8
 535              		.cfi_offset 4, -8
 536              		.cfi_offset 14, -4
 537 0002 82B0     		sub	sp, sp, #8
 538              		.cfi_def_cfa_offset 16
 539 0004 0400     		movs	r4, r0
 176:Core/Src/main.c ****   uint8_t adc_data_conv[8];
 540              		.loc 1 176 3 is_stmt 1 view .LVU156
 541              	.LVL28:
 177:Core/Src/main.c ****   adc_data_conv[0] = adc_ptr[1];
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 26


 542              		.loc 1 177 3 view .LVU157
 178:Core/Src/main.c ****   adc_data_conv[1] = adc_ptr[2];
 543              		.loc 1 178 3 view .LVU158
 178:Core/Src/main.c ****   adc_data_conv[1] = adc_ptr[2];
 544              		.loc 1 178 20 is_stmt 0 view .LVU159
 545 0006 124B     		ldr	r3, .L19
 546 0008 5A78     		ldrb	r2, [r3, #1]
 547 000a 6946     		mov	r1, sp
 548 000c 0A70     		strb	r2, [r1]
 179:Core/Src/main.c ****   adc_data_conv[2] = adc_ptr[5];
 549              		.loc 1 179 3 is_stmt 1 view .LVU160
 179:Core/Src/main.c ****   adc_data_conv[2] = adc_ptr[5];
 550              		.loc 1 179 20 is_stmt 0 view .LVU161
 551 000e 9A78     		ldrb	r2, [r3, #2]
 552 0010 4A70     		strb	r2, [r1, #1]
 180:Core/Src/main.c ****   adc_data_conv[3] = adc_ptr[6];
 553              		.loc 1 180 3 is_stmt 1 view .LVU162
 180:Core/Src/main.c ****   adc_data_conv[3] = adc_ptr[6];
 554              		.loc 1 180 20 is_stmt 0 view .LVU163
 555 0012 5A79     		ldrb	r2, [r3, #5]
 556 0014 8A70     		strb	r2, [r1, #2]
 181:Core/Src/main.c ****   adc_data_conv[4] = adc_ptr[9];
 557              		.loc 1 181 3 is_stmt 1 view .LVU164
 181:Core/Src/main.c ****   adc_data_conv[4] = adc_ptr[9];
 558              		.loc 1 181 20 is_stmt 0 view .LVU165
 559 0016 9A79     		ldrb	r2, [r3, #6]
 560 0018 CA70     		strb	r2, [r1, #3]
 182:Core/Src/main.c ****   adc_data_conv[5] = adc_ptr[10];
 561              		.loc 1 182 3 is_stmt 1 view .LVU166
 182:Core/Src/main.c ****   adc_data_conv[5] = adc_ptr[10];
 562              		.loc 1 182 20 is_stmt 0 view .LVU167
 563 001a 5A7A     		ldrb	r2, [r3, #9]
 564 001c 0A71     		strb	r2, [r1, #4]
 183:Core/Src/main.c ****   adc_data_conv[6] = adc_ptr[13];
 565              		.loc 1 183 3 is_stmt 1 view .LVU168
 183:Core/Src/main.c ****   adc_data_conv[6] = adc_ptr[13];
 566              		.loc 1 183 20 is_stmt 0 view .LVU169
 567 001e 9A7A     		ldrb	r2, [r3, #10]
 568 0020 4A71     		strb	r2, [r1, #5]
 184:Core/Src/main.c ****   adc_data_conv[7] = adc_ptr[14];
 569              		.loc 1 184 3 is_stmt 1 view .LVU170
 184:Core/Src/main.c ****   adc_data_conv[7] = adc_ptr[14];
 570              		.loc 1 184 20 is_stmt 0 view .LVU171
 571 0022 5A7B     		ldrb	r2, [r3, #13]
 572 0024 8A71     		strb	r2, [r1, #6]
 185:Core/Src/main.c ****   
 573              		.loc 1 185 3 is_stmt 1 view .LVU172
 185:Core/Src/main.c ****   
 574              		.loc 1 185 20 is_stmt 0 view .LVU173
 575 0026 9B7B     		ldrb	r3, [r3, #14]
 576 0028 CB71     		strb	r3, [r1, #7]
 187:Core/Src/main.c ****     // too many messages! FIXME
 577              		.loc 1 187 5 is_stmt 1 view .LVU174
 187:Core/Src/main.c ****     // too many messages! FIXME
 578              		.loc 1 187 11 is_stmt 0 view .LVU175
 579 002a 03E0     		b	.L17
 580              	.LVL29:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 27


 581              	.L18:
 189:Core/Src/main.c ****   } 
 582              		.loc 1 189 5 is_stmt 1 view .LVU176
 583 002c 8020     		movs	r0, #128
 584 002e 4000     		lsls	r0, r0, #1
 585 0030 FFF7FEFF 		bl	delay_us
 586              	.LVL30:
 587              	.L17:
 187:Core/Src/main.c ****     // too many messages! FIXME
 588              		.loc 1 187 87 view .LVU177
 187:Core/Src/main.c ****     // too many messages! FIXME
 589              		.loc 1 187 40 is_stmt 0 view .LVU178
 590 0034 6100     		lsls	r1, r4, #1
 591 0036 0919     		adds	r1, r1, r4
 592 0038 C900     		lsls	r1, r1, #3
 593 003a 064B     		ldr	r3, .L19+4
 594 003c C918     		adds	r1, r1, r3
 187:Core/Src/main.c ****     // too many messages! FIXME
 595              		.loc 1 187 12 view .LVU179
 596 003e 064B     		ldr	r3, .L19+8
 597 0040 0648     		ldr	r0, .L19+12
 598 0042 6A46     		mov	r2, sp
 599 0044 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 600              	.LVL31:
 187:Core/Src/main.c ****     // too many messages! FIXME
 601              		.loc 1 187 87 discriminator 1 view .LVU180
 602 0048 0028     		cmp	r0, #0
 603 004a EFD1     		bne	.L18
 191:Core/Src/main.c **** 
 604              		.loc 1 191 1 view .LVU181
 605 004c 02B0     		add	sp, sp, #8
 606              		@ sp needed
 607              	.LVL32:
 191:Core/Src/main.c **** 
 608              		.loc 1 191 1 view .LVU182
 609 004e 10BD     		pop	{r4, pc}
 610              	.L20:
 611              		.align	2
 612              	.L19:
 613 0050 00000000 		.word	adc_data
 614 0054 00000000 		.word	txh_std
 615 0058 00000000 		.word	txMailbox
 616 005c 00000000 		.word	hcan
 617              		.cfi_endproc
 618              	.LFE43:
 620              		.section	.text.can_nst_transmit,"ax",%progbits
 621              		.align	1
 622              		.global	can_nst_transmit
 623              		.syntax unified
 624              		.code	16
 625              		.thumb_func
 627              	can_nst_transmit:
 628              	.LVL33:
 629              	.LFB44:
 193:Core/Src/main.c ****   txh_nst.ExtId = nst_addr_base | nst_state | cmd;
 630              		.loc 1 193 49 is_stmt 1 view -0
 631              		.cfi_startproc
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 28


 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 193:Core/Src/main.c ****   txh_nst.ExtId = nst_addr_base | nst_state | cmd;
 634              		.loc 1 193 49 is_stmt 0 view .LVU184
 635 0000 10B5     		push	{r4, lr}
 636              		.cfi_def_cfa_offset 8
 637              		.cfi_offset 4, -8
 638              		.cfi_offset 14, -4
 194:Core/Src/main.c ****   // right now we can't transmit too many messages too quickly or they will be lost
 639              		.loc 1 194 3 is_stmt 1 view .LVU185
 194:Core/Src/main.c ****   // right now we can't transmit too many messages too quickly or they will be lost
 640              		.loc 1 194 33 is_stmt 0 view .LVU186
 641 0002 084B     		ldr	r3, .L24
 642 0004 1B78     		ldrb	r3, [r3]
 643 0006 084A     		ldr	r2, .L24+4
 644 0008 1268     		ldr	r2, [r2]
 645 000a 1343     		orrs	r3, r2
 194:Core/Src/main.c ****   // right now we can't transmit too many messages too quickly or they will be lost
 646              		.loc 1 194 45 view .LVU187
 647 000c 1843     		orrs	r0, r3
 648              	.LVL34:
 194:Core/Src/main.c ****   // right now we can't transmit too many messages too quickly or they will be lost
 649              		.loc 1 194 17 view .LVU188
 650 000e 0749     		ldr	r1, .L24+8
 651              	.LVL35:
 194:Core/Src/main.c ****   // right now we can't transmit too many messages too quickly or they will be lost
 652              		.loc 1 194 17 view .LVU189
 653 0010 4860     		str	r0, [r1, #4]
 197:Core/Src/main.c ****     // too many messages! FIXME
 654              		.loc 1 197 3 is_stmt 1 view .LVU190
 197:Core/Src/main.c ****     // too many messages! FIXME
 655              		.loc 1 197 7 is_stmt 0 view .LVU191
 656 0012 074B     		ldr	r3, .L24+12
 657 0014 074A     		ldr	r2, .L24+16
 658 0016 0848     		ldr	r0, .L24+20
 659 0018 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 660              	.LVL36:
 197:Core/Src/main.c ****     // too many messages! FIXME
 661              		.loc 1 197 6 discriminator 1 view .LVU192
 662 001c 0028     		cmp	r0, #0
 663 001e 00D0     		beq	.L21
 664              	.L23:
 199:Core/Src/main.c ****   }
 665              		.loc 1 199 5 is_stmt 1 view .LVU193
 199:Core/Src/main.c ****   }
 666              		.loc 1 199 11 view .LVU194
 667 0020 FEE7     		b	.L23
 668              	.L21:
 201:Core/Src/main.c **** 
 669              		.loc 1 201 1 is_stmt 0 view .LVU195
 670              		@ sp needed
 671 0022 10BD     		pop	{r4, pc}
 672              	.L25:
 673              		.align	2
 674              	.L24:
 675 0024 00000000 		.word	nst_state
 676 0028 00000000 		.word	nst_addr_base
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 29


 677 002c 00000000 		.word	txh_nst
 678 0030 00000000 		.word	txMailbox
 679 0034 00000000 		.word	tx_nst_data
 680 0038 00000000 		.word	hcan
 681              		.cfi_endproc
 682              	.LFE44:
 684              		.section	.text.can_tx_transmit_timer_handler,"ax",%progbits
 685              		.align	1
 686              		.global	can_tx_transmit_timer_handler
 687              		.syntax unified
 688              		.code	16
 689              		.thumb_func
 691              	can_tx_transmit_timer_handler:
 692              	.LFB45:
 203:Core/Src/main.c ****   can_std_transmit(can_std_channel);
 693              		.loc 1 203 38 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697 0000 10B5     		push	{r4, lr}
 698              		.cfi_def_cfa_offset 8
 699              		.cfi_offset 4, -8
 700              		.cfi_offset 14, -4
 204:Core/Src/main.c ****   //can_std_channel++;
 701              		.loc 1 204 3 view .LVU197
 702 0002 024B     		ldr	r3, .L27
 703 0004 1878     		ldrb	r0, [r3]
 704 0006 FFF7FEFF 		bl	can_std_transmit
 705              	.LVL37:
 207:Core/Src/main.c **** 
 706              		.loc 1 207 1 is_stmt 0 view .LVU198
 707              		@ sp needed
 708 000a 10BD     		pop	{r4, pc}
 709              	.L28:
 710              		.align	2
 711              	.L27:
 712 000c 00000000 		.word	can_std_channel
 713              		.cfi_endproc
 714              	.LFE45:
 716              		.section	.text.can_rx_handler,"ax",%progbits
 717              		.align	1
 718              		.global	can_rx_handler
 719              		.syntax unified
 720              		.code	16
 721              		.thumb_func
 723              	can_rx_handler:
 724              	.LFB46:
 209:Core/Src/main.c ****   // handle various commands
 725              		.loc 1 209 23 is_stmt 1 view -0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 212:Core/Src/main.c **** 
 730              		.loc 1 212 1 view .LVU200
 731              		@ sp needed
 732 0000 7047     		bx	lr
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 30


 733              		.cfi_endproc
 734              	.LFE46:
 736              		.section	.text.ads131m04_transfer_word,"ax",%progbits
 737              		.align	1
 738              		.global	ads131m04_transfer_word
 739              		.syntax unified
 740              		.code	16
 741              		.thumb_func
 743              	ads131m04_transfer_word:
 744              	.LVL38:
 745              	.LFB47:
 214:Core/Src/main.c ****   uint8_t lower = word & 0xff;
 746              		.loc 1 214 49 view -0
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 8
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 214:Core/Src/main.c ****   uint8_t lower = word & 0xff;
 750              		.loc 1 214 49 is_stmt 0 view .LVU202
 751 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 752              		.cfi_def_cfa_offset 20
 753              		.cfi_offset 4, -20
 754              		.cfi_offset 5, -16
 755              		.cfi_offset 6, -12
 756              		.cfi_offset 7, -8
 757              		.cfi_offset 14, -4
 758 0002 C646     		mov	lr, r8
 759 0004 00B5     		push	{lr}
 760              		.cfi_def_cfa_offset 24
 761              		.cfi_offset 8, -24
 762 0006 84B0     		sub	sp, sp, #16
 763              		.cfi_def_cfa_offset 40
 215:Core/Src/main.c ****   uint8_t upper = word >> 8;
 764              		.loc 1 215 3 is_stmt 1 view .LVU203
 215:Core/Src/main.c ****   uint8_t upper = word >> 8;
 765              		.loc 1 215 11 is_stmt 0 view .LVU204
 766 0008 0F23     		movs	r3, #15
 767 000a 6B44     		add	r3, r3, sp
 768 000c 9846     		mov	r8, r3
 769 000e 1870     		strb	r0, [r3]
 216:Core/Src/main.c ****   uint8_t zero = 0;
 770              		.loc 1 216 3 is_stmt 1 view .LVU205
 216:Core/Src/main.c ****   uint8_t zero = 0;
 771              		.loc 1 216 11 is_stmt 0 view .LVU206
 772 0010 0E21     		movs	r1, #14
 773 0012 6944     		add	r1, r1, sp
 774 0014 000A     		lsrs	r0, r0, #8
 775              	.LVL39:
 216:Core/Src/main.c ****   uint8_t zero = 0;
 776              		.loc 1 216 11 view .LVU207
 777 0016 0870     		strb	r0, [r1]
 217:Core/Src/main.c ****   uint8_t recv[3];
 778              		.loc 1 217 3 is_stmt 1 view .LVU208
 217:Core/Src/main.c ****   uint8_t recv[3];
 779              		.loc 1 217 11 is_stmt 0 view .LVU209
 780 0018 0D27     		movs	r7, #13
 781 001a 6F44     		add	r7, r7, sp
 782 001c 0026     		movs	r6, #0
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 31


 783 001e 3E70     		strb	r6, [r7]
 218:Core/Src/main.c ****   HAL_SPI_TransmitReceive(&hspi1, &upper, recv, 1, 0.1); // CMD
 784              		.loc 1 218 3 is_stmt 1 view .LVU210
 219:Core/Src/main.c ****   HAL_SPI_TransmitReceive(&hspi1, &lower, recv+1, 1, 0.1);
 785              		.loc 1 219 3 view .LVU211
 786 0020 02AC     		add	r4, sp, #8
 787 0022 114D     		ldr	r5, .L31
 788 0024 0096     		str	r6, [sp]
 789 0026 0123     		movs	r3, #1
 790 0028 2200     		movs	r2, r4
 791 002a 2800     		movs	r0, r5
 792 002c FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 793              	.LVL40:
 220:Core/Src/main.c ****   HAL_SPI_TransmitReceive(&hspi1, &zero, recv+2, 1, 0.1);
 794              		.loc 1 220 3 view .LVU212
 795 0030 0096     		str	r6, [sp]
 796 0032 0123     		movs	r3, #1
 797 0034 0922     		movs	r2, #9
 798 0036 6A44     		add	r2, r2, sp
 799 0038 4146     		mov	r1, r8
 800 003a 2800     		movs	r0, r5
 801 003c FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 802              	.LVL41:
 221:Core/Src/main.c ****   return (recv[0] << 16) | (recv[1] << 8) | recv[2];
 803              		.loc 1 221 3 view .LVU213
 804 0040 0096     		str	r6, [sp]
 805 0042 0123     		movs	r3, #1
 806 0044 0A22     		movs	r2, #10
 807 0046 6A44     		add	r2, r2, sp
 808 0048 3900     		movs	r1, r7
 809 004a 2800     		movs	r0, r5
 810 004c FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 811              	.LVL42:
 222:Core/Src/main.c **** }
 812              		.loc 1 222 3 view .LVU214
 222:Core/Src/main.c **** }
 813              		.loc 1 222 15 is_stmt 0 view .LVU215
 814 0050 2078     		ldrb	r0, [r4]
 222:Core/Src/main.c **** }
 815              		.loc 1 222 19 view .LVU216
 816 0052 0004     		lsls	r0, r0, #16
 222:Core/Src/main.c **** }
 817              		.loc 1 222 33 view .LVU217
 818 0054 6378     		ldrb	r3, [r4, #1]
 222:Core/Src/main.c **** }
 819              		.loc 1 222 37 view .LVU218
 820 0056 1B02     		lsls	r3, r3, #8
 222:Core/Src/main.c **** }
 821              		.loc 1 222 26 view .LVU219
 822 0058 1843     		orrs	r0, r3
 222:Core/Src/main.c **** }
 823              		.loc 1 222 49 view .LVU220
 824 005a A378     		ldrb	r3, [r4, #2]
 222:Core/Src/main.c **** }
 825              		.loc 1 222 43 view .LVU221
 826 005c 1843     		orrs	r0, r3
 223:Core/Src/main.c **** 
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 32


 827              		.loc 1 223 1 view .LVU222
 828 005e 04B0     		add	sp, sp, #16
 829              		@ sp needed
 830 0060 80BC     		pop	{r7}
 831 0062 B846     		mov	r8, r7
 832 0064 F0BD     		pop	{r4, r5, r6, r7, pc}
 833              	.L32:
 834 0066 C046     		.align	2
 835              	.L31:
 836 0068 00000000 		.word	hspi1
 837              		.cfi_endproc
 838              	.LFE47:
 840              		.section	.text.ads131m04_transfer_frame,"ax",%progbits
 841              		.align	1
 842              		.global	ads131m04_transfer_frame
 843              		.syntax unified
 844              		.code	16
 845              		.thumb_func
 847              	ads131m04_transfer_frame:
 848              	.LVL43:
 849              	.LFB48:
 225:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 850              		.loc 1 225 85 is_stmt 1 view -0
 851              		.cfi_startproc
 852              		@ args = 0, pretend = 0, frame = 0
 853              		@ frame_needed = 0, uses_anonymous_args = 0
 225:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 854              		.loc 1 225 85 is_stmt 0 view .LVU224
 855 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 856              		.cfi_def_cfa_offset 24
 857              		.cfi_offset 3, -24
 858              		.cfi_offset 4, -20
 859              		.cfi_offset 5, -16
 860              		.cfi_offset 6, -12
 861              		.cfi_offset 7, -8
 862              		.cfi_offset 14, -4
 863 0002 0700     		movs	r7, r0
 864 0004 0E00     		movs	r6, r1
 226:Core/Src/main.c ****   
 865              		.loc 1 226 3 is_stmt 1 view .LVU225
 866 0006 9020     		movs	r0, #144
 867              	.LVL44:
 226:Core/Src/main.c ****   
 868              		.loc 1 226 3 is_stmt 0 view .LVU226
 869 0008 0022     		movs	r2, #0
 870              	.LVL45:
 226:Core/Src/main.c ****   
 871              		.loc 1 226 3 view .LVU227
 872 000a 1021     		movs	r1, #16
 873              	.LVL46:
 226:Core/Src/main.c ****   
 874              		.loc 1 226 3 view .LVU228
 875 000c C005     		lsls	r0, r0, #23
 876 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 877              	.LVL47:
 228:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(words[i]);
 878              		.loc 1 228 3 is_stmt 1 view .LVU229
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 33


 879              	.LBB8:
 228:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(words[i]);
 880              		.loc 1 228 8 view .LVU230
 228:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(words[i]);
 881              		.loc 1 228 16 is_stmt 0 view .LVU231
 882 0012 0024     		movs	r4, #0
 228:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(words[i]);
 883              		.loc 1 228 3 view .LVU232
 884 0014 08E0     		b	.L34
 885              	.LVL48:
 886              	.L35:
 229:Core/Src/main.c ****   }
 887              		.loc 1 229 5 is_stmt 1 view .LVU233
 229:Core/Src/main.c ****   }
 888              		.loc 1 229 43 is_stmt 0 view .LVU234
 889 0016 6300     		lsls	r3, r4, #1
 229:Core/Src/main.c ****   }
 890              		.loc 1 229 8 view .LVU235
 891 0018 A500     		lsls	r5, r4, #2
 892 001a 7D19     		adds	r5, r7, r5
 229:Core/Src/main.c ****   }
 893              		.loc 1 229 14 view .LVU236
 894 001c F05A     		ldrh	r0, [r6, r3]
 895 001e FFF7FEFF 		bl	ads131m04_transfer_word
 896              	.LVL49:
 229:Core/Src/main.c ****   }
 897              		.loc 1 229 12 discriminator 1 view .LVU237
 898 0022 2860     		str	r0, [r5]
 228:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(words[i]);
 899              		.loc 1 228 31 is_stmt 1 discriminator 3 view .LVU238
 900 0024 0134     		adds	r4, r4, #1
 901              	.LVL50:
 228:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(words[i]);
 902              		.loc 1 228 31 is_stmt 0 discriminator 3 view .LVU239
 903 0026 E4B2     		uxtb	r4, r4
 904              	.LVL51:
 905              	.L34:
 228:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(words[i]);
 906              		.loc 1 228 25 is_stmt 1 discriminator 1 view .LVU240
 907 0028 052C     		cmp	r4, #5
 908 002a F4D9     		bls	.L35
 909              	.LBE8:
 232:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 910              		.loc 1 232 3 view .LVU241
 911 002c 0420     		movs	r0, #4
 912 002e FFF7FEFF 		bl	delay_us
 913              	.LVL52:
 233:Core/Src/main.c **** }
 914              		.loc 1 233 3 view .LVU242
 915 0032 9020     		movs	r0, #144
 916 0034 0122     		movs	r2, #1
 917 0036 1021     		movs	r1, #16
 918 0038 C005     		lsls	r0, r0, #23
 919 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 920              	.LVL53:
 234:Core/Src/main.c **** 
 921              		.loc 1 234 1 is_stmt 0 view .LVU243
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 34


 922              		@ sp needed
 923              	.LVL54:
 924              	.LVL55:
 925              	.LVL56:
 234:Core/Src/main.c **** 
 926              		.loc 1 234 1 view .LVU244
 927 003e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 928              		.cfi_endproc
 929              	.LFE48:
 931              		.section	.text.ads131m04_adc_format_convert,"ax",%progbits
 932              		.align	1
 933              		.global	ads131m04_adc_format_convert
 934              		.syntax unified
 935              		.code	16
 936              		.thumb_func
 938              	ads131m04_adc_format_convert:
 939              	.LVL57:
 940              	.LFB49:
 236:Core/Src/main.c ****   return ((data & 0x8000) ? -0x8000 : 0x0000) + (data & 0x7FFF);
 941              		.loc 1 236 51 is_stmt 1 view -0
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 0
 944              		@ frame_needed = 0, uses_anonymous_args = 0
 945              		@ link register save eliminated.
 237:Core/Src/main.c **** }
 946              		.loc 1 237 3 view .LVU246
 237:Core/Src/main.c **** }
 947              		.loc 1 237 17 is_stmt 0 view .LVU247
 948 0000 8023     		movs	r3, #128
 949 0002 1B02     		lsls	r3, r3, #8
 950 0004 0200     		movs	r2, r0
 951 0006 1A40     		ands	r2, r3
 237:Core/Src/main.c **** }
 952              		.loc 1 237 37 view .LVU248
 953 0008 1842     		tst	r0, r3
 954 000a 00D0     		beq	.L37
 237:Core/Src/main.c **** }
 955              		.loc 1 237 37 discriminator 1 view .LVU249
 956 000c 024A     		ldr	r2, .L38
 957              	.L37:
 237:Core/Src/main.c **** }
 958              		.loc 1 237 55 discriminator 4 view .LVU250
 959 000e 4004     		lsls	r0, r0, #17
 960              	.LVL58:
 237:Core/Src/main.c **** }
 961              		.loc 1 237 55 discriminator 4 view .LVU251
 962 0010 400C     		lsrs	r0, r0, #17
 237:Core/Src/main.c **** }
 963              		.loc 1 237 47 discriminator 4 view .LVU252
 964 0012 8018     		adds	r0, r0, r2
 238:Core/Src/main.c **** 
 965              		.loc 1 238 1 view .LVU253
 966              		@ sp needed
 967 0014 7047     		bx	lr
 968              	.L39:
 969 0016 C046     		.align	2
 970              	.L38:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 35


 971 0018 0080FFFF 		.word	-32768
 972              		.cfi_endproc
 973              	.LFE49:
 975              		.section	.text.ads131m04_read_adc_nonblocking,"ax",%progbits
 976              		.align	1
 977              		.global	ads131m04_read_adc_nonblocking
 978              		.syntax unified
 979              		.code	16
 980              		.thumb_func
 982              	ads131m04_read_adc_nonblocking:
 983              	.LVL59:
 984              	.LFB50:
 240:Core/Src/main.c ****   uint32_t recv[24];
 985              		.loc 1 240 51 is_stmt 1 view -0
 986              		.cfi_startproc
 987              		@ args = 0, pretend = 0, frame = 112
 988              		@ frame_needed = 0, uses_anonymous_args = 0
 240:Core/Src/main.c ****   uint32_t recv[24];
 989              		.loc 1 240 51 is_stmt 0 view .LVU255
 990 0000 10B5     		push	{r4, lr}
 991              		.cfi_def_cfa_offset 8
 992              		.cfi_offset 4, -8
 993              		.cfi_offset 14, -4
 994 0002 9CB0     		sub	sp, sp, #112
 995              		.cfi_def_cfa_offset 120
 996 0004 0400     		movs	r4, r0
 241:Core/Src/main.c ****   uint16_t words[6] = {0, 0, 0, 0, 0, 0};
 997              		.loc 1 241 3 is_stmt 1 view .LVU256
 242:Core/Src/main.c ****   ads131m04_transfer_frame(recv, words, 0);
 998              		.loc 1 242 3 view .LVU257
 242:Core/Src/main.c ****   ads131m04_transfer_frame(recv, words, 0);
 999              		.loc 1 242 12 is_stmt 0 view .LVU258
 1000 0006 0C22     		movs	r2, #12
 1001 0008 0021     		movs	r1, #0
 1002 000a 01A8     		add	r0, sp, #4
 1003              	.LVL60:
 242:Core/Src/main.c ****   ads131m04_transfer_frame(recv, words, 0);
 1004              		.loc 1 242 12 view .LVU259
 1005 000c FFF7FEFF 		bl	memset
 1006              	.LVL61:
 243:Core/Src/main.c ****   ads131m04_transfer_frame(recv+12, words, 0);
 1007              		.loc 1 243 3 is_stmt 1 view .LVU260
 1008 0010 0022     		movs	r2, #0
 1009 0012 01A9     		add	r1, sp, #4
 1010 0014 04A8     		add	r0, sp, #16
 1011 0016 FFF7FEFF 		bl	ads131m04_transfer_frame
 1012              	.LVL62:
 244:Core/Src/main.c ****   out[0] = ads131m04_adc_format_convert(recv[1]);
 1013              		.loc 1 244 3 view .LVU261
 1014 001a 0022     		movs	r2, #0
 1015 001c 01A9     		add	r1, sp, #4
 1016 001e 10A8     		add	r0, sp, #64
 1017 0020 FFF7FEFF 		bl	ads131m04_transfer_frame
 1018              	.LVL63:
 245:Core/Src/main.c ****   out[1] = ads131m04_adc_format_convert(recv[2]);
 1019              		.loc 1 245 3 view .LVU262
 245:Core/Src/main.c ****   out[1] = ads131m04_adc_format_convert(recv[2]);
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 36


 1020              		.loc 1 245 45 is_stmt 0 view .LVU263
 1021 0024 0598     		ldr	r0, [sp, #20]
 245:Core/Src/main.c ****   out[1] = ads131m04_adc_format_convert(recv[2]);
 1022              		.loc 1 245 12 view .LVU264
 1023 0026 FFF7FEFF 		bl	ads131m04_adc_format_convert
 1024              	.LVL64:
 245:Core/Src/main.c ****   out[1] = ads131m04_adc_format_convert(recv[2]);
 1025              		.loc 1 245 10 discriminator 1 view .LVU265
 1026 002a 2060     		str	r0, [r4]
 246:Core/Src/main.c ****   out[2] = ads131m04_adc_format_convert(recv[3]);
 1027              		.loc 1 246 3 is_stmt 1 view .LVU266
 246:Core/Src/main.c ****   out[2] = ads131m04_adc_format_convert(recv[3]);
 1028              		.loc 1 246 45 is_stmt 0 view .LVU267
 1029 002c 0698     		ldr	r0, [sp, #24]
 246:Core/Src/main.c ****   out[2] = ads131m04_adc_format_convert(recv[3]);
 1030              		.loc 1 246 12 view .LVU268
 1031 002e FFF7FEFF 		bl	ads131m04_adc_format_convert
 1032              	.LVL65:
 246:Core/Src/main.c ****   out[2] = ads131m04_adc_format_convert(recv[3]);
 1033              		.loc 1 246 10 discriminator 1 view .LVU269
 1034 0032 6060     		str	r0, [r4, #4]
 247:Core/Src/main.c ****   out[3] = ads131m04_adc_format_convert(recv[4]);
 1035              		.loc 1 247 3 is_stmt 1 view .LVU270
 247:Core/Src/main.c ****   out[3] = ads131m04_adc_format_convert(recv[4]);
 1036              		.loc 1 247 45 is_stmt 0 view .LVU271
 1037 0034 0798     		ldr	r0, [sp, #28]
 247:Core/Src/main.c ****   out[3] = ads131m04_adc_format_convert(recv[4]);
 1038              		.loc 1 247 12 view .LVU272
 1039 0036 FFF7FEFF 		bl	ads131m04_adc_format_convert
 1040              	.LVL66:
 247:Core/Src/main.c ****   out[3] = ads131m04_adc_format_convert(recv[4]);
 1041              		.loc 1 247 10 discriminator 1 view .LVU273
 1042 003a A060     		str	r0, [r4, #8]
 248:Core/Src/main.c **** }
 1043              		.loc 1 248 3 is_stmt 1 view .LVU274
 248:Core/Src/main.c **** }
 1044              		.loc 1 248 45 is_stmt 0 view .LVU275
 1045 003c 0898     		ldr	r0, [sp, #32]
 248:Core/Src/main.c **** }
 1046              		.loc 1 248 12 view .LVU276
 1047 003e FFF7FEFF 		bl	ads131m04_adc_format_convert
 1048              	.LVL67:
 248:Core/Src/main.c **** }
 1049              		.loc 1 248 10 discriminator 1 view .LVU277
 1050 0042 E060     		str	r0, [r4, #12]
 249:Core/Src/main.c **** 
 1051              		.loc 1 249 1 view .LVU278
 1052 0044 1CB0     		add	sp, sp, #112
 1053              		@ sp needed
 1054              	.LVL68:
 249:Core/Src/main.c **** 
 1055              		.loc 1 249 1 view .LVU279
 1056 0046 10BD     		pop	{r4, pc}
 1057              		.cfi_endproc
 1058              	.LFE50:
 1060              		.section	.text.ads131m04_drdy_exti_handler,"ax",%progbits
 1061              		.align	1
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 37


 1062              		.global	ads131m04_drdy_exti_handler
 1063              		.syntax unified
 1064              		.code	16
 1065              		.thumb_func
 1067              	ads131m04_drdy_exti_handler:
 1068              	.LFB51:
 251:Core/Src/main.c ****   if (adc_configured)
 1069              		.loc 1 251 36 is_stmt 1 view -0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073 0000 10B5     		push	{r4, lr}
 1074              		.cfi_def_cfa_offset 8
 1075              		.cfi_offset 4, -8
 1076              		.cfi_offset 14, -4
 252:Core/Src/main.c ****     ads131m04_read_adc_nonblocking(adc_data);
 1077              		.loc 1 252 3 view .LVU281
 252:Core/Src/main.c ****     ads131m04_read_adc_nonblocking(adc_data);
 1078              		.loc 1 252 7 is_stmt 0 view .LVU282
 1079 0002 044B     		ldr	r3, .L44
 1080 0004 1B78     		ldrb	r3, [r3]
 252:Core/Src/main.c ****     ads131m04_read_adc_nonblocking(adc_data);
 1081              		.loc 1 252 6 view .LVU283
 1082 0006 002B     		cmp	r3, #0
 1083 0008 00D1     		bne	.L43
 1084              	.L41:
 254:Core/Src/main.c **** 
 1085              		.loc 1 254 1 view .LVU284
 1086              		@ sp needed
 1087 000a 10BD     		pop	{r4, pc}
 1088              	.L43:
 253:Core/Src/main.c **** }
 1089              		.loc 1 253 5 is_stmt 1 view .LVU285
 1090 000c 0248     		ldr	r0, .L44+4
 1091 000e FFF7FEFF 		bl	ads131m04_read_adc_nonblocking
 1092              	.LVL69:
 254:Core/Src/main.c **** 
 1093              		.loc 1 254 1 is_stmt 0 view .LVU286
 1094 0012 FAE7     		b	.L41
 1095              	.L45:
 1096              		.align	2
 1097              	.L44:
 1098 0014 00000000 		.word	adc_configured
 1099 0018 00000000 		.word	adc_data
 1100              		.cfi_endproc
 1101              	.LFE51:
 1103              		.section	.text.ads131m04_cmd,"ax",%progbits
 1104              		.align	1
 1105              		.global	ads131m04_cmd
 1106              		.syntax unified
 1107              		.code	16
 1108              		.thumb_func
 1110              	ads131m04_cmd:
 1111              	.LVL70:
 1112              	.LFB52:
 256:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 1113              		.loc 1 256 71 is_stmt 1 view -0
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 38


 1114              		.cfi_startproc
 1115              		@ args = 0, pretend = 0, frame = 24
 1116              		@ frame_needed = 0, uses_anonymous_args = 0
 256:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 1117              		.loc 1 256 71 is_stmt 0 view .LVU288
 1118 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1119              		.cfi_def_cfa_offset 20
 1120              		.cfi_offset 4, -20
 1121              		.cfi_offset 5, -16
 1122              		.cfi_offset 6, -12
 1123              		.cfi_offset 7, -8
 1124              		.cfi_offset 14, -4
 1125 0002 87B0     		sub	sp, sp, #28
 1126              		.cfi_def_cfa_offset 48
 1127 0004 0700     		movs	r7, r0
 1128 0006 0D00     		movs	r5, r1
 1129 0008 1600     		movs	r6, r2
 257:Core/Src/main.c ****   uint16_t words[6] = {cmd, 0, 0, 0, 0, 0};
 1130              		.loc 1 257 3 is_stmt 1 view .LVU289
 1131 000a 0620     		movs	r0, #6
 1132              	.LVL71:
 257:Core/Src/main.c ****   uint16_t words[6] = {cmd, 0, 0, 0, 0, 0};
 1133              		.loc 1 257 3 is_stmt 0 view .LVU290
 1134 000c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1135              	.LVL72:
 258:Core/Src/main.c ****   uint16_t zeros[6] = {0, 0, 0, 0, 0, 0};
 1136              		.loc 1 258 3 is_stmt 1 view .LVU291
 258:Core/Src/main.c ****   uint16_t zeros[6] = {0, 0, 0, 0, 0, 0};
 1137              		.loc 1 258 12 is_stmt 0 view .LVU292
 1138 0010 03AC     		add	r4, sp, #12
 1139 0012 2780     		strh	r7, [r4]
 1140 0014 0023     		movs	r3, #0
 1141 0016 6380     		strh	r3, [r4, #2]
 1142 0018 A380     		strh	r3, [r4, #4]
 1143 001a E380     		strh	r3, [r4, #6]
 1144 001c 2381     		strh	r3, [r4, #8]
 1145 001e 6381     		strh	r3, [r4, #10]
 259:Core/Src/main.c ****   ads131m04_transfer_frame(out, words, tx_rx_delay);
 1146              		.loc 1 259 3 is_stmt 1 view .LVU293
 259:Core/Src/main.c ****   ads131m04_transfer_frame(out, words, tx_rx_delay);
 1147              		.loc 1 259 12 is_stmt 0 view .LVU294
 1148 0020 0C22     		movs	r2, #12
 1149 0022 0021     		movs	r1, #0
 1150 0024 6846     		mov	r0, sp
 1151 0026 FFF7FEFF 		bl	memset
 1152              	.LVL73:
 260:Core/Src/main.c ****   ads131m04_transfer_frame(out+6, zeros, 0);
 1153              		.loc 1 260 3 is_stmt 1 view .LVU295
 1154 002a 3200     		movs	r2, r6
 1155 002c 2100     		movs	r1, r4
 1156 002e 2800     		movs	r0, r5
 1157 0030 FFF7FEFF 		bl	ads131m04_transfer_frame
 1158              	.LVL74:
 261:Core/Src/main.c ****   if (tx_rx_delay) delay_us(tx_rx_delay); 
 1159              		.loc 1 261 3 view .LVU296
 1160 0034 2800     		movs	r0, r5
 1161 0036 1830     		adds	r0, r0, #24
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 39


 1162 0038 0022     		movs	r2, #0
 1163 003a 6946     		mov	r1, sp
 1164 003c FFF7FEFF 		bl	ads131m04_transfer_frame
 1165              	.LVL75:
 262:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 1166              		.loc 1 262 3 view .LVU297
 262:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 1167              		.loc 1 262 6 is_stmt 0 view .LVU298
 1168 0040 002E     		cmp	r6, #0
 1169 0042 04D1     		bne	.L48
 1170              	.L47:
 263:Core/Src/main.c **** }
 1171              		.loc 1 263 3 is_stmt 1 view .LVU299
 1172 0044 0620     		movs	r0, #6
 1173 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1174              	.LVL76:
 264:Core/Src/main.c **** 
 1175              		.loc 1 264 1 is_stmt 0 view .LVU300
 1176 004a 07B0     		add	sp, sp, #28
 1177              		@ sp needed
 1178              	.LVL77:
 1179              	.LVL78:
 1180              	.LVL79:
 264:Core/Src/main.c **** 
 1181              		.loc 1 264 1 view .LVU301
 1182 004c F0BD     		pop	{r4, r5, r6, r7, pc}
 1183              	.LVL80:
 1184              	.L48:
 262:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 1185              		.loc 1 262 20 is_stmt 1 discriminator 1 view .LVU302
 1186 004e 3000     		movs	r0, r6
 1187 0050 FFF7FEFF 		bl	delay_us
 1188              	.LVL81:
 1189 0054 F6E7     		b	.L47
 1190              		.cfi_endproc
 1191              	.LFE52:
 1193              		.section	.text.ads131m04_reset,"ax",%progbits
 1194              		.align	1
 1195              		.global	ads131m04_reset
 1196              		.syntax unified
 1197              		.code	16
 1198              		.thumb_func
 1200              	ads131m04_reset:
 1201              	.LFB53:
 266:Core/Src/main.c ****     uint32_t recv[12];
 1202              		.loc 1 266 28 view -0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 48
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 1206 0000 00B5     		push	{lr}
 1207              		.cfi_def_cfa_offset 4
 1208              		.cfi_offset 14, -4
 1209 0002 8DB0     		sub	sp, sp, #52
 1210              		.cfi_def_cfa_offset 56
 267:Core/Src/main.c ****     ads131m04_cmd(0x0011, recv, 12); // reset time
 1211              		.loc 1 267 5 view .LVU304
 268:Core/Src/main.c ****     return recv[9];
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 40


 1212              		.loc 1 268 5 view .LVU305
 1213 0004 0C22     		movs	r2, #12
 1214 0006 6946     		mov	r1, sp
 1215 0008 1120     		movs	r0, #17
 1216 000a FFF7FEFF 		bl	ads131m04_cmd
 1217              	.LVL82:
 269:Core/Src/main.c **** }
 1218              		.loc 1 269 5 view .LVU306
 269:Core/Src/main.c **** }
 1219              		.loc 1 269 16 is_stmt 0 view .LVU307
 1220 000e 6B46     		mov	r3, sp
 1221 0010 988C     		ldrh	r0, [r3, #36]
 270:Core/Src/main.c **** 
 1222              		.loc 1 270 1 view .LVU308
 1223 0012 0DB0     		add	sp, sp, #52
 1224              		@ sp needed
 1225 0014 00BD     		pop	{pc}
 1226              		.cfi_endproc
 1227              	.LFE53:
 1229              		.section	.text.ads131m04_status,"ax",%progbits
 1230              		.align	1
 1231              		.global	ads131m04_status
 1232              		.syntax unified
 1233              		.code	16
 1234              		.thumb_func
 1236              	ads131m04_status:
 1237              	.LFB54:
 272:Core/Src/main.c ****     uint32_t recv[12];
 1238              		.loc 1 272 29 is_stmt 1 view -0
 1239              		.cfi_startproc
 1240              		@ args = 0, pretend = 0, frame = 48
 1241              		@ frame_needed = 0, uses_anonymous_args = 0
 1242 0000 00B5     		push	{lr}
 1243              		.cfi_def_cfa_offset 4
 1244              		.cfi_offset 14, -4
 1245 0002 8DB0     		sub	sp, sp, #52
 1246              		.cfi_def_cfa_offset 56
 273:Core/Src/main.c ****     ads131m04_cmd(0x0000, recv, 0);
 1247              		.loc 1 273 5 view .LVU310
 274:Core/Src/main.c ****     return recv[6] >> 8;
 1248              		.loc 1 274 5 view .LVU311
 1249 0004 0022     		movs	r2, #0
 1250 0006 6946     		mov	r1, sp
 1251 0008 0020     		movs	r0, #0
 1252 000a FFF7FEFF 		bl	ads131m04_cmd
 1253              	.LVL83:
 275:Core/Src/main.c **** }
 1254              		.loc 1 275 5 view .LVU312
 275:Core/Src/main.c **** }
 1255              		.loc 1 275 16 is_stmt 0 view .LVU313
 1256 000e 0698     		ldr	r0, [sp, #24]
 275:Core/Src/main.c **** }
 1257              		.loc 1 275 20 view .LVU314
 1258 0010 000A     		lsrs	r0, r0, #8
 1259 0012 80B2     		uxth	r0, r0
 276:Core/Src/main.c **** 
 1260              		.loc 1 276 1 view .LVU315
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 41


 1261 0014 0DB0     		add	sp, sp, #52
 1262              		@ sp needed
 1263 0016 00BD     		pop	{pc}
 1264              		.cfi_endproc
 1265              	.LFE54:
 1267              		.section	.text.ads131m04_standby,"ax",%progbits
 1268              		.align	1
 1269              		.global	ads131m04_standby
 1270              		.syntax unified
 1271              		.code	16
 1272              		.thumb_func
 1274              	ads131m04_standby:
 1275              	.LFB55:
 278:Core/Src/main.c ****     uint32_t recv[12];
 1276              		.loc 1 278 30 is_stmt 1 view -0
 1277              		.cfi_startproc
 1278              		@ args = 0, pretend = 0, frame = 48
 1279              		@ frame_needed = 0, uses_anonymous_args = 0
 1280 0000 00B5     		push	{lr}
 1281              		.cfi_def_cfa_offset 4
 1282              		.cfi_offset 14, -4
 1283 0002 8DB0     		sub	sp, sp, #52
 1284              		.cfi_def_cfa_offset 56
 279:Core/Src/main.c ****     ads131m04_cmd(0x0022, recv, 0);
 1285              		.loc 1 279 5 view .LVU317
 280:Core/Src/main.c ****     return recv[6] >> 8;
 1286              		.loc 1 280 5 view .LVU318
 1287 0004 0022     		movs	r2, #0
 1288 0006 6946     		mov	r1, sp
 1289 0008 2220     		movs	r0, #34
 1290 000a FFF7FEFF 		bl	ads131m04_cmd
 1291              	.LVL84:
 281:Core/Src/main.c **** }
 1292              		.loc 1 281 5 view .LVU319
 281:Core/Src/main.c **** }
 1293              		.loc 1 281 16 is_stmt 0 view .LVU320
 1294 000e 0698     		ldr	r0, [sp, #24]
 281:Core/Src/main.c **** }
 1295              		.loc 1 281 20 view .LVU321
 1296 0010 000A     		lsrs	r0, r0, #8
 1297 0012 80B2     		uxth	r0, r0
 282:Core/Src/main.c **** 
 1298              		.loc 1 282 1 view .LVU322
 1299 0014 0DB0     		add	sp, sp, #52
 1300              		@ sp needed
 1301 0016 00BD     		pop	{pc}
 1302              		.cfi_endproc
 1303              	.LFE55:
 1305              		.section	.text.ads131m04_wake,"ax",%progbits
 1306              		.align	1
 1307              		.global	ads131m04_wake
 1308              		.syntax unified
 1309              		.code	16
 1310              		.thumb_func
 1312              	ads131m04_wake:
 1313              	.LFB56:
 284:Core/Src/main.c ****     uint32_t recv[12];
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 42


 1314              		.loc 1 284 27 is_stmt 1 view -0
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 48
 1317              		@ frame_needed = 0, uses_anonymous_args = 0
 1318 0000 00B5     		push	{lr}
 1319              		.cfi_def_cfa_offset 4
 1320              		.cfi_offset 14, -4
 1321 0002 8DB0     		sub	sp, sp, #52
 1322              		.cfi_def_cfa_offset 56
 285:Core/Src/main.c ****     ads131m04_cmd(0x0033, recv, 0);
 1323              		.loc 1 285 5 view .LVU324
 286:Core/Src/main.c ****     return recv[6] >> 8;
 1324              		.loc 1 286 5 view .LVU325
 1325 0004 0022     		movs	r2, #0
 1326 0006 6946     		mov	r1, sp
 1327 0008 3320     		movs	r0, #51
 1328 000a FFF7FEFF 		bl	ads131m04_cmd
 1329              	.LVL85:
 287:Core/Src/main.c **** }
 1330              		.loc 1 287 5 view .LVU326
 287:Core/Src/main.c **** }
 1331              		.loc 1 287 16 is_stmt 0 view .LVU327
 1332 000e 0698     		ldr	r0, [sp, #24]
 287:Core/Src/main.c **** }
 1333              		.loc 1 287 20 view .LVU328
 1334 0010 000A     		lsrs	r0, r0, #8
 1335 0012 80B2     		uxth	r0, r0
 288:Core/Src/main.c **** 
 1336              		.loc 1 288 1 view .LVU329
 1337 0014 0DB0     		add	sp, sp, #52
 1338              		@ sp needed
 1339 0016 00BD     		pop	{pc}
 1340              		.cfi_endproc
 1341              	.LFE56:
 1343              		.section	.text.ads131m04_lock,"ax",%progbits
 1344              		.align	1
 1345              		.global	ads131m04_lock
 1346              		.syntax unified
 1347              		.code	16
 1348              		.thumb_func
 1350              	ads131m04_lock:
 1351              	.LFB57:
 290:Core/Src/main.c ****     uint32_t recv[12];
 1352              		.loc 1 290 27 is_stmt 1 view -0
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 48
 1355              		@ frame_needed = 0, uses_anonymous_args = 0
 1356 0000 00B5     		push	{lr}
 1357              		.cfi_def_cfa_offset 4
 1358              		.cfi_offset 14, -4
 1359 0002 8DB0     		sub	sp, sp, #52
 1360              		.cfi_def_cfa_offset 56
 291:Core/Src/main.c ****     ads131m04_cmd(0x0555, recv, 0);
 1361              		.loc 1 291 5 view .LVU331
 292:Core/Src/main.c ****     return recv[6] >> 8;
 1362              		.loc 1 292 5 view .LVU332
 1363 0004 0022     		movs	r2, #0
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 43


 1364 0006 6946     		mov	r1, sp
 1365 0008 0348     		ldr	r0, .L54
 1366 000a FFF7FEFF 		bl	ads131m04_cmd
 1367              	.LVL86:
 293:Core/Src/main.c **** }
 1368              		.loc 1 293 5 view .LVU333
 293:Core/Src/main.c **** }
 1369              		.loc 1 293 16 is_stmt 0 view .LVU334
 1370 000e 0698     		ldr	r0, [sp, #24]
 293:Core/Src/main.c **** }
 1371              		.loc 1 293 20 view .LVU335
 1372 0010 000A     		lsrs	r0, r0, #8
 1373 0012 80B2     		uxth	r0, r0
 294:Core/Src/main.c **** 
 1374              		.loc 1 294 1 view .LVU336
 1375 0014 0DB0     		add	sp, sp, #52
 1376              		@ sp needed
 1377 0016 00BD     		pop	{pc}
 1378              	.L55:
 1379              		.align	2
 1380              	.L54:
 1381 0018 55050000 		.word	1365
 1382              		.cfi_endproc
 1383              	.LFE57:
 1385              		.section	.text.ads131m04_unlock,"ax",%progbits
 1386              		.align	1
 1387              		.global	ads131m04_unlock
 1388              		.syntax unified
 1389              		.code	16
 1390              		.thumb_func
 1392              	ads131m04_unlock:
 1393              	.LFB58:
 296:Core/Src/main.c ****     uint32_t recv[12];
 1394              		.loc 1 296 29 is_stmt 1 view -0
 1395              		.cfi_startproc
 1396              		@ args = 0, pretend = 0, frame = 48
 1397              		@ frame_needed = 0, uses_anonymous_args = 0
 1398 0000 00B5     		push	{lr}
 1399              		.cfi_def_cfa_offset 4
 1400              		.cfi_offset 14, -4
 1401 0002 8DB0     		sub	sp, sp, #52
 1402              		.cfi_def_cfa_offset 56
 297:Core/Src/main.c ****     ads131m04_cmd(0x0655, recv, 0);
 1403              		.loc 1 297 5 view .LVU338
 298:Core/Src/main.c ****     return recv[6] >> 8;
 1404              		.loc 1 298 5 view .LVU339
 1405 0004 0022     		movs	r2, #0
 1406 0006 6946     		mov	r1, sp
 1407 0008 0348     		ldr	r0, .L57
 1408 000a FFF7FEFF 		bl	ads131m04_cmd
 1409              	.LVL87:
 299:Core/Src/main.c **** }
 1410              		.loc 1 299 5 view .LVU340
 299:Core/Src/main.c **** }
 1411              		.loc 1 299 16 is_stmt 0 view .LVU341
 1412 000e 0698     		ldr	r0, [sp, #24]
 299:Core/Src/main.c **** }
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 44


 1413              		.loc 1 299 20 view .LVU342
 1414 0010 000A     		lsrs	r0, r0, #8
 1415 0012 80B2     		uxth	r0, r0
 300:Core/Src/main.c **** 
 1416              		.loc 1 300 1 view .LVU343
 1417 0014 0DB0     		add	sp, sp, #52
 1418              		@ sp needed
 1419 0016 00BD     		pop	{pc}
 1420              	.L58:
 1421              		.align	2
 1422              	.L57:
 1423 0018 55060000 		.word	1621
 1424              		.cfi_endproc
 1425              	.LFE58:
 1427              		.section	.text.ads131m04_rreg,"ax",%progbits
 1428              		.align	1
 1429              		.global	ads131m04_rreg
 1430              		.syntax unified
 1431              		.code	16
 1432              		.thumb_func
 1434              	ads131m04_rreg:
 1435              	.LVL88:
 1436              	.LFB59:
 303:Core/Src/main.c ****     uint16_t cmd = 0xA000 | ((reg & 0x3F) << 7);
 1437              		.loc 1 303 38 is_stmt 1 view -0
 1438              		.cfi_startproc
 1439              		@ args = 0, pretend = 0, frame = 48
 1440              		@ frame_needed = 0, uses_anonymous_args = 0
 303:Core/Src/main.c ****     uint16_t cmd = 0xA000 | ((reg & 0x3F) << 7);
 1441              		.loc 1 303 38 is_stmt 0 view .LVU345
 1442 0000 00B5     		push	{lr}
 1443              		.cfi_def_cfa_offset 4
 1444              		.cfi_offset 14, -4
 1445 0002 8DB0     		sub	sp, sp, #52
 1446              		.cfi_def_cfa_offset 56
 304:Core/Src/main.c ****     uint32_t recv[12];
 1447              		.loc 1 304 5 is_stmt 1 view .LVU346
 304:Core/Src/main.c ****     uint32_t recv[12];
 1448              		.loc 1 304 43 is_stmt 0 view .LVU347
 1449 0004 C301     		lsls	r3, r0, #7
 1450 0006 FC22     		movs	r2, #252
 1451 0008 5201     		lsls	r2, r2, #5
 1452 000a 1340     		ands	r3, r2
 304:Core/Src/main.c ****     uint32_t recv[12];
 1453              		.loc 1 304 27 view .LVU348
 1454 000c 0548     		ldr	r0, .L60
 1455              	.LVL89:
 304:Core/Src/main.c ****     uint32_t recv[12];
 1456              		.loc 1 304 27 view .LVU349
 1457 000e 1843     		orrs	r0, r3
 304:Core/Src/main.c ****     uint32_t recv[12];
 1458              		.loc 1 304 14 view .LVU350
 1459 0010 80B2     		uxth	r0, r0
 1460              	.LVL90:
 305:Core/Src/main.c ****     ads131m04_cmd(cmd, recv, 0);
 1461              		.loc 1 305 5 is_stmt 1 view .LVU351
 306:Core/Src/main.c ****     return recv[6] >> 8;
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 45


 1462              		.loc 1 306 5 view .LVU352
 1463 0012 0022     		movs	r2, #0
 1464 0014 6946     		mov	r1, sp
 1465 0016 FFF7FEFF 		bl	ads131m04_cmd
 1466              	.LVL91:
 307:Core/Src/main.c **** }
 1467              		.loc 1 307 5 view .LVU353
 307:Core/Src/main.c **** }
 1468              		.loc 1 307 16 is_stmt 0 view .LVU354
 1469 001a 0698     		ldr	r0, [sp, #24]
 307:Core/Src/main.c **** }
 1470              		.loc 1 307 20 view .LVU355
 1471 001c 000A     		lsrs	r0, r0, #8
 1472 001e 80B2     		uxth	r0, r0
 308:Core/Src/main.c **** 
 1473              		.loc 1 308 1 view .LVU356
 1474 0020 0DB0     		add	sp, sp, #52
 1475              		@ sp needed
 1476 0022 00BD     		pop	{pc}
 1477              	.L61:
 1478              		.align	2
 1479              	.L60:
 1480 0024 00A0FFFF 		.word	-24576
 1481              		.cfi_endproc
 1482              	.LFE59:
 1484              		.section	.text.ads131m04_rreg_multiple,"ax",%progbits
 1485              		.align	1
 1486              		.global	ads131m04_rreg_multiple
 1487              		.syntax unified
 1488              		.code	16
 1489              		.thumb_func
 1491              	ads131m04_rreg_multiple:
 1492              	.LVL92:
 1493              	.LFB60:
 313:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 1494              		.loc 1 313 79 is_stmt 1 view -0
 1495              		.cfi_startproc
 1496              		@ args = 0, pretend = 0, frame = 16
 1497              		@ frame_needed = 0, uses_anonymous_args = 0
 313:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 1498              		.loc 1 313 79 is_stmt 0 view .LVU358
 1499 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1500              		.cfi_def_cfa_offset 20
 1501              		.cfi_offset 4, -20
 1502              		.cfi_offset 5, -16
 1503              		.cfi_offset 6, -12
 1504              		.cfi_offset 7, -8
 1505              		.cfi_offset 14, -4
 1506 0002 85B0     		sub	sp, sp, #20
 1507              		.cfi_def_cfa_offset 40
 1508 0004 0400     		movs	r4, r0
 1509 0006 0D00     		movs	r5, r1
 1510 0008 1600     		movs	r6, r2
 314:Core/Src/main.c ****   // if count is 1 then just use regular rreg and duplicate out[6] to out[7]
 1511              		.loc 1 314 3 is_stmt 1 view .LVU359
 1512 000a 0620     		movs	r0, #6
 1513              	.LVL93:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 46


 314:Core/Src/main.c ****   // if count is 1 then just use regular rreg and duplicate out[6] to out[7]
 1514              		.loc 1 314 3 is_stmt 0 view .LVU360
 1515 000c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1516              	.LVL94:
 316:Core/Src/main.c ****   if (count == 1) {
 1517              		.loc 1 316 3 is_stmt 1 view .LVU361
 316:Core/Src/main.c ****   if (count == 1) {
 1518              		.loc 1 316 6 is_stmt 0 view .LVU362
 1519 0010 002D     		cmp	r5, #0
 1520 0012 49D0     		beq	.L62
 317:Core/Src/main.c ****     uint16_t cmd = 0xA000 | ((start_reg & 0x3F) << 7);
 1521              		.loc 1 317 3 is_stmt 1 view .LVU363
 317:Core/Src/main.c ****     uint16_t cmd = 0xA000 | ((start_reg & 0x3F) << 7);
 1522              		.loc 1 317 6 is_stmt 0 view .LVU364
 1523 0014 012D     		cmp	r5, #1
 1524 0016 23D0     		beq	.L69
 325:Core/Src/main.c ****   uint16_t words[6] = {cmd, 0, 0, 0, 0, 0};
 1525              		.loc 1 325 3 is_stmt 1 view .LVU365
 325:Core/Src/main.c ****   uint16_t words[6] = {cmd, 0, 0, 0, 0, 0};
 1526              		.loc 1 325 47 is_stmt 0 view .LVU366
 1527 0018 E401     		lsls	r4, r4, #7
 1528              	.LVL95:
 325:Core/Src/main.c ****   uint16_t words[6] = {cmd, 0, 0, 0, 0, 0};
 1529              		.loc 1 325 47 view .LVU367
 1530 001a FC23     		movs	r3, #252
 1531 001c 5B01     		lsls	r3, r3, #5
 1532 001e 1C40     		ands	r4, r3
 325:Core/Src/main.c ****   uint16_t words[6] = {cmd, 0, 0, 0, 0, 0};
 1533              		.loc 1 325 25 view .LVU368
 1534 0020 224A     		ldr	r2, .L70
 1535 0022 2243     		orrs	r2, r4
 325:Core/Src/main.c ****   uint16_t words[6] = {cmd, 0, 0, 0, 0, 0};
 1536              		.loc 1 325 63 view .LVU369
 1537 0024 6B1E     		subs	r3, r5, #1
 325:Core/Src/main.c ****   uint16_t words[6] = {cmd, 0, 0, 0, 0, 0};
 1538              		.loc 1 325 12 view .LVU370
 1539 0026 7F21     		movs	r1, #127
 1540 0028 0B40     		ands	r3, r1
 1541 002a 1343     		orrs	r3, r2
 1542              	.LVL96:
 326:Core/Src/main.c ****   ads131m04_transfer_frame(out, words, 0);
 1543              		.loc 1 326 3 is_stmt 1 view .LVU371
 326:Core/Src/main.c ****   ads131m04_transfer_frame(out, words, 0);
 1544              		.loc 1 326 12 is_stmt 0 view .LVU372
 1545 002c 01A9     		add	r1, sp, #4
 1546 002e 0B80     		strh	r3, [r1]
 1547 0030 0023     		movs	r3, #0
 1548              	.LVL97:
 326:Core/Src/main.c ****   ads131m04_transfer_frame(out, words, 0);
 1549              		.loc 1 326 12 view .LVU373
 1550 0032 4B80     		strh	r3, [r1, #2]
 1551 0034 8B80     		strh	r3, [r1, #4]
 1552 0036 CB80     		strh	r3, [r1, #6]
 1553 0038 0B81     		strh	r3, [r1, #8]
 1554 003a 4B81     		strh	r3, [r1, #10]
 327:Core/Src/main.c **** 
 1555              		.loc 1 327 3 is_stmt 1 view .LVU374
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 47


 1556 003c 0022     		movs	r2, #0
 1557 003e 3000     		movs	r0, r6
 1558 0040 FFF7FEFF 		bl	ads131m04_transfer_frame
 1559              	.LVL98:
 330:Core/Src/main.c ****   
 1560              		.loc 1 330 3 view .LVU375
 1561 0044 9020     		movs	r0, #144
 1562 0046 0022     		movs	r2, #0
 1563 0048 1021     		movs	r1, #16
 1564 004a C005     		lsls	r0, r0, #23
 1565 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 1566              	.LVL99:
 333:Core/Src/main.c ****   for (uint8_t i = 0; i < max; i++) {
 1567              		.loc 1 333 3 view .LVU376
 333:Core/Src/main.c ****   for (uint8_t i = 0; i < max; i++) {
 1568              		.loc 1 333 11 is_stmt 0 view .LVU377
 1569 0050 2F1C     		adds	r7, r5, #0
 1570 0052 032D     		cmp	r5, #3
 1571 0054 00D8     		bhi	.L65
 1572 0056 0427     		movs	r7, #4
 1573              	.L65:
 1574 0058 0237     		adds	r7, r7, #2
 1575 005a FFB2     		uxtb	r7, r7
 1576              	.LVL100:
 334:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(0);
 1577              		.loc 1 334 3 is_stmt 1 view .LVU378
 1578              	.LBB9:
 334:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(0);
 1579              		.loc 1 334 8 view .LVU379
 334:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(0);
 1580              		.loc 1 334 16 is_stmt 0 view .LVU380
 1581 005c 0024     		movs	r4, #0
 1582              	.LVL101:
 334:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(0);
 1583              		.loc 1 334 3 view .LVU381
 1584 005e 15E0     		b	.L66
 1585              	.LVL102:
 1586              	.L69:
 334:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(0);
 1587              		.loc 1 334 3 view .LVU382
 1588              	.LBE9:
 1589              	.LBB10:
 318:Core/Src/main.c ****     ads131m04_cmd(cmd, out, 0);
 1590              		.loc 1 318 5 is_stmt 1 view .LVU383
 318:Core/Src/main.c ****     ads131m04_cmd(cmd, out, 0);
 1591              		.loc 1 318 49 is_stmt 0 view .LVU384
 1592 0060 E401     		lsls	r4, r4, #7
 1593 0062 FC23     		movs	r3, #252
 1594 0064 5B01     		lsls	r3, r3, #5
 1595 0066 1C40     		ands	r4, r3
 318:Core/Src/main.c ****     ads131m04_cmd(cmd, out, 0);
 1596              		.loc 1 318 27 view .LVU385
 1597 0068 1048     		ldr	r0, .L70
 1598 006a 2043     		orrs	r0, r4
 318:Core/Src/main.c ****     ads131m04_cmd(cmd, out, 0);
 1599              		.loc 1 318 14 view .LVU386
 1600 006c 80B2     		uxth	r0, r0
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 48


 1601              	.LVL103:
 319:Core/Src/main.c ****     out[7] = out[6];
 1602              		.loc 1 319 5 is_stmt 1 view .LVU387
 1603 006e 0022     		movs	r2, #0
 1604 0070 3100     		movs	r1, r6
 1605 0072 FFF7FEFF 		bl	ads131m04_cmd
 1606              	.LVL104:
 320:Core/Src/main.c ****     return;
 1607              		.loc 1 320 5 view .LVU388
 320:Core/Src/main.c ****     return;
 1608              		.loc 1 320 12 is_stmt 0 view .LVU389
 1609 0076 B369     		ldr	r3, [r6, #24]
 1610 0078 F361     		str	r3, [r6, #28]
 321:Core/Src/main.c ****   }
 1611              		.loc 1 321 5 is_stmt 1 view .LVU390
 1612 007a 15E0     		b	.L62
 1613              	.LVL105:
 1614              	.L67:
 321:Core/Src/main.c ****   }
 1615              		.loc 1 321 5 is_stmt 0 view .LVU391
 1616              	.LBE10:
 1617              	.LBB11:
 335:Core/Src/main.c ****   }
 1618              		.loc 1 335 5 is_stmt 1 view .LVU392
 335:Core/Src/main.c ****   }
 1619              		.loc 1 335 8 is_stmt 0 view .LVU393
 1620 007c A500     		lsls	r5, r4, #2
 1621 007e 7519     		adds	r5, r6, r5
 335:Core/Src/main.c ****   }
 1622              		.loc 1 335 14 view .LVU394
 1623 0080 0020     		movs	r0, #0
 1624 0082 FFF7FEFF 		bl	ads131m04_transfer_word
 1625              	.LVL106:
 335:Core/Src/main.c ****   }
 1626              		.loc 1 335 12 discriminator 1 view .LVU395
 1627 0086 2860     		str	r0, [r5]
 334:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(0);
 1628              		.loc 1 334 33 is_stmt 1 discriminator 3 view .LVU396
 1629 0088 0134     		adds	r4, r4, #1
 1630              	.LVL107:
 334:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(0);
 1631              		.loc 1 334 33 is_stmt 0 discriminator 3 view .LVU397
 1632 008a E4B2     		uxtb	r4, r4
 1633              	.LVL108:
 1634              	.L66:
 334:Core/Src/main.c ****     out[i] = ads131m04_transfer_word(0);
 1635              		.loc 1 334 25 is_stmt 1 discriminator 1 view .LVU398
 1636 008c BC42     		cmp	r4, r7
 1637 008e F5D3     		bcc	.L67
 1638              	.LBE11:
 338:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 1639              		.loc 1 338 3 view .LVU399
 1640 0090 0420     		movs	r0, #4
 1641 0092 FFF7FEFF 		bl	delay_us
 1642              	.LVL109:
 339:Core/Src/main.c **** 
 1643              		.loc 1 339 3 view .LVU400
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 49


 1644 0096 9020     		movs	r0, #144
 1645 0098 0122     		movs	r2, #1
 1646 009a 1021     		movs	r1, #16
 1647 009c C005     		lsls	r0, r0, #23
 1648 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1649              	.LVL110:
 341:Core/Src/main.c **** }
 1650              		.loc 1 341 3 view .LVU401
 1651 00a2 0620     		movs	r0, #6
 1652 00a4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1653              	.LVL111:
 1654              	.L62:
 342:Core/Src/main.c **** 
 1655              		.loc 1 342 1 is_stmt 0 view .LVU402
 1656 00a8 05B0     		add	sp, sp, #20
 1657              		@ sp needed
 1658              	.LVL112:
 342:Core/Src/main.c **** 
 1659              		.loc 1 342 1 view .LVU403
 1660 00aa F0BD     		pop	{r4, r5, r6, r7, pc}
 1661              	.L71:
 1662              		.align	2
 1663              	.L70:
 1664 00ac 00A0FFFF 		.word	-24576
 1665              		.cfi_endproc
 1666              	.LFE60:
 1668              		.section	.text.ads131m04_wreg,"ax",%progbits
 1669              		.align	1
 1670              		.global	ads131m04_wreg
 1671              		.syntax unified
 1672              		.code	16
 1673              		.thumb_func
 1675              	ads131m04_wreg:
 1676              	.LVL113:
 1677              	.LFB61:
 345:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 1678              		.loc 1 345 53 is_stmt 1 view -0
 1679              		.cfi_startproc
 1680              		@ args = 0, pretend = 0, frame = 72
 1681              		@ frame_needed = 0, uses_anonymous_args = 0
 345:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 1682              		.loc 1 345 53 is_stmt 0 view .LVU405
 1683 0000 30B5     		push	{r4, r5, lr}
 1684              		.cfi_def_cfa_offset 12
 1685              		.cfi_offset 4, -12
 1686              		.cfi_offset 5, -8
 1687              		.cfi_offset 14, -4
 1688 0002 93B0     		sub	sp, sp, #76
 1689              		.cfi_def_cfa_offset 88
 1690 0004 0400     		movs	r4, r0
 1691 0006 0D00     		movs	r5, r1
 346:Core/Src/main.c ****   uint16_t cmd = 0x6000 | ((reg & 0x3F) << 7);
 1692              		.loc 1 346 3 is_stmt 1 view .LVU406
 1693 0008 0620     		movs	r0, #6
 1694              	.LVL114:
 346:Core/Src/main.c ****   uint16_t cmd = 0x6000 | ((reg & 0x3F) << 7);
 1695              		.loc 1 346 3 is_stmt 0 view .LVU407
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 50


 1696 000a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1697              	.LVL115:
 347:Core/Src/main.c ****   uint32_t recv[12];
 1698              		.loc 1 347 3 is_stmt 1 view .LVU408
 347:Core/Src/main.c ****   uint32_t recv[12];
 1699              		.loc 1 347 41 is_stmt 0 view .LVU409
 1700 000e E401     		lsls	r4, r4, #7
 1701              	.LVL116:
 347:Core/Src/main.c ****   uint32_t recv[12];
 1702              		.loc 1 347 41 view .LVU410
 1703 0010 FC23     		movs	r3, #252
 1704 0012 5B01     		lsls	r3, r3, #5
 1705 0014 1C40     		ands	r4, r3
 347:Core/Src/main.c ****   uint32_t recv[12];
 1706              		.loc 1 347 12 view .LVU411
 1707 0016 C023     		movs	r3, #192
 1708 0018 DB01     		lsls	r3, r3, #7
 1709 001a 2343     		orrs	r3, r4
 1710              	.LVL117:
 348:Core/Src/main.c ****   uint16_t words[6] = {cmd, data, 0, 0, 0, 0};
 1711              		.loc 1 348 3 is_stmt 1 view .LVU412
 349:Core/Src/main.c ****   uint16_t zeros[6] = {0, 0, 0, 0, 0, 0};
 1712              		.loc 1 349 3 view .LVU413
 349:Core/Src/main.c ****   uint16_t zeros[6] = {0, 0, 0, 0, 0, 0};
 1713              		.loc 1 349 12 is_stmt 0 view .LVU414
 1714 001c 03AC     		add	r4, sp, #12
 1715 001e 2380     		strh	r3, [r4]
 1716 0020 6580     		strh	r5, [r4, #2]
 1717 0022 0023     		movs	r3, #0
 1718              	.LVL118:
 349:Core/Src/main.c ****   uint16_t zeros[6] = {0, 0, 0, 0, 0, 0};
 1719              		.loc 1 349 12 view .LVU415
 1720 0024 A380     		strh	r3, [r4, #4]
 1721 0026 E380     		strh	r3, [r4, #6]
 1722 0028 2381     		strh	r3, [r4, #8]
 1723 002a 6381     		strh	r3, [r4, #10]
 350:Core/Src/main.c ****   ads131m04_transfer_frame(recv, words, 0);
 1724              		.loc 1 350 3 is_stmt 1 view .LVU416
 350:Core/Src/main.c ****   ads131m04_transfer_frame(recv, words, 0);
 1725              		.loc 1 350 12 is_stmt 0 view .LVU417
 1726 002c 0C22     		movs	r2, #12
 1727 002e 0021     		movs	r1, #0
 1728 0030 6846     		mov	r0, sp
 1729 0032 FFF7FEFF 		bl	memset
 1730              	.LVL119:
 351:Core/Src/main.c ****   ads131m04_transfer_frame(recv+6, zeros, 0);
 1731              		.loc 1 351 3 is_stmt 1 view .LVU418
 1732 0036 0022     		movs	r2, #0
 1733 0038 2100     		movs	r1, r4
 1734 003a 06A8     		add	r0, sp, #24
 1735 003c FFF7FEFF 		bl	ads131m04_transfer_frame
 1736              	.LVL120:
 352:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 1737              		.loc 1 352 3 view .LVU419
 1738 0040 0022     		movs	r2, #0
 1739 0042 6946     		mov	r1, sp
 1740 0044 0CA8     		add	r0, sp, #48
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 51


 1741 0046 FFF7FEFF 		bl	ads131m04_transfer_frame
 1742              	.LVL121:
 353:Core/Src/main.c ****   return recv[6] >> 8;
 1743              		.loc 1 353 3 view .LVU420
 1744 004a 0620     		movs	r0, #6
 1745 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1746              	.LVL122:
 354:Core/Src/main.c **** }
 1747              		.loc 1 354 3 view .LVU421
 354:Core/Src/main.c **** }
 1748              		.loc 1 354 14 is_stmt 0 view .LVU422
 1749 0050 0C98     		ldr	r0, [sp, #48]
 354:Core/Src/main.c **** }
 1750              		.loc 1 354 18 view .LVU423
 1751 0052 000A     		lsrs	r0, r0, #8
 1752 0054 80B2     		uxth	r0, r0
 355:Core/Src/main.c **** 
 1753              		.loc 1 355 1 view .LVU424
 1754 0056 13B0     		add	sp, sp, #76
 1755              		@ sp needed
 1756              	.LVL123:
 355:Core/Src/main.c **** 
 1757              		.loc 1 355 1 view .LVU425
 1758 0058 30BD     		pop	{r4, r5, pc}
 1759              		.cfi_endproc
 1760              	.LFE61:
 1762              		.section	.text.ads131m04_wreg_multiple,"ax",%progbits
 1763              		.align	1
 1764              		.global	ads131m04_wreg_multiple
 1765              		.syntax unified
 1766              		.code	16
 1767              		.thumb_func
 1769              	ads131m04_wreg_multiple:
 1770              	.LVL124:
 1771              	.LFB62:
 358:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 1772              		.loc 1 358 84 is_stmt 1 view -0
 1773              		.cfi_startproc
 1774              		@ args = 0, pretend = 0, frame = 64
 1775              		@ frame_needed = 0, uses_anonymous_args = 0
 358:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(EXTI2_3_IRQn);
 1776              		.loc 1 358 84 is_stmt 0 view .LVU427
 1777 0000 70B5     		push	{r4, r5, r6, lr}
 1778              		.cfi_def_cfa_offset 16
 1779              		.cfi_offset 4, -16
 1780              		.cfi_offset 5, -12
 1781              		.cfi_offset 6, -8
 1782              		.cfi_offset 14, -4
 1783 0002 90B0     		sub	sp, sp, #64
 1784              		.cfi_def_cfa_offset 80
 1785 0004 0400     		movs	r4, r0
 1786 0006 0D00     		movs	r5, r1
 1787 0008 1600     		movs	r6, r2
 359:Core/Src/main.c ****   if (count == 0) return 0;
 1788              		.loc 1 359 3 is_stmt 1 view .LVU428
 1789 000a 0620     		movs	r0, #6
 1790              	.LVL125:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 52


 359:Core/Src/main.c ****   if (count == 0) return 0;
 1791              		.loc 1 359 3 is_stmt 0 view .LVU429
 1792 000c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1793              	.LVL126:
 360:Core/Src/main.c **** 
 1794              		.loc 1 360 3 is_stmt 1 view .LVU430
 360:Core/Src/main.c **** 
 1795              		.loc 1 360 6 is_stmt 0 view .LVU431
 1796 0010 002D     		cmp	r5, #0
 1797 0012 02D1     		bne	.L80
 360:Core/Src/main.c **** 
 1798              		.loc 1 360 26 discriminator 1 view .LVU432
 1799 0014 0020     		movs	r0, #0
 1800              	.LVL127:
 1801              	.L74:
 392:Core/Src/main.c **** 
 1802              		.loc 1 392 1 view .LVU433
 1803 0016 10B0     		add	sp, sp, #64
 1804              		@ sp needed
 1805              	.LVL128:
 1806              	.LVL129:
 392:Core/Src/main.c **** 
 1807              		.loc 1 392 1 view .LVU434
 1808 0018 70BD     		pop	{r4, r5, r6, pc}
 1809              	.LVL130:
 1810              	.L80:
 362:Core/Src/main.c ****   // manually transfer the first frame
 1811              		.loc 1 362 3 is_stmt 1 view .LVU435
 362:Core/Src/main.c ****   // manually transfer the first frame
 1812              		.loc 1 362 47 is_stmt 0 view .LVU436
 1813 001a E401     		lsls	r4, r4, #7
 1814 001c FC23     		movs	r3, #252
 1815 001e 5B01     		lsls	r3, r3, #5
 1816 0020 1C40     		ands	r4, r3
 362:Core/Src/main.c ****   // manually transfer the first frame
 1817              		.loc 1 362 25 view .LVU437
 1818 0022 C022     		movs	r2, #192
 1819 0024 D201     		lsls	r2, r2, #7
 1820 0026 2243     		orrs	r2, r4
 362:Core/Src/main.c ****   // manually transfer the first frame
 1821              		.loc 1 362 63 view .LVU438
 1822 0028 6B1E     		subs	r3, r5, #1
 362:Core/Src/main.c ****   // manually transfer the first frame
 1823              		.loc 1 362 12 view .LVU439
 1824 002a 7F21     		movs	r1, #127
 1825 002c 1C00     		movs	r4, r3
 1826 002e 0C40     		ands	r4, r1
 1827 0030 1443     		orrs	r4, r2
 1828              	.LVL131:
 364:Core/Src/main.c **** 
 1829              		.loc 1 364 3 is_stmt 1 view .LVU440
 1830 0032 9020     		movs	r0, #144
 1831 0034 0022     		movs	r2, #0
 1832 0036 6F39     		subs	r1, r1, #111
 1833 0038 C005     		lsls	r0, r0, #23
 1834 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1835              	.LVL132:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 53


 367:Core/Src/main.c **** 
 1836              		.loc 1 367 3 view .LVU441
 1837 003e 2000     		movs	r0, r4
 1838 0040 FFF7FEFF 		bl	ads131m04_transfer_word
 1839              	.LVL133:
 370:Core/Src/main.c ****     ads131m04_transfer_word(data[i]);
 1840              		.loc 1 370 3 view .LVU442
 1841              	.LBB12:
 370:Core/Src/main.c ****     ads131m04_transfer_word(data[i]);
 1842              		.loc 1 370 8 view .LVU443
 370:Core/Src/main.c ****     ads131m04_transfer_word(data[i]);
 1843              		.loc 1 370 16 is_stmt 0 view .LVU444
 1844 0044 0024     		movs	r4, #0
 1845              	.LVL134:
 370:Core/Src/main.c ****     ads131m04_transfer_word(data[i]);
 1846              		.loc 1 370 3 view .LVU445
 1847 0046 05E0     		b	.L75
 1848              	.LVL135:
 1849              	.L76:
 371:Core/Src/main.c ****   }
 1850              		.loc 1 371 5 is_stmt 1 view .LVU446
 371:Core/Src/main.c ****   }
 1851              		.loc 1 371 33 is_stmt 0 view .LVU447
 1852 0048 6300     		lsls	r3, r4, #1
 371:Core/Src/main.c ****   }
 1853              		.loc 1 371 5 view .LVU448
 1854 004a F05A     		ldrh	r0, [r6, r3]
 1855 004c FFF7FEFF 		bl	ads131m04_transfer_word
 1856              	.LVL136:
 370:Core/Src/main.c ****     ads131m04_transfer_word(data[i]);
 1857              		.loc 1 370 35 is_stmt 1 discriminator 3 view .LVU449
 1858 0050 0134     		adds	r4, r4, #1
 1859              	.LVL137:
 370:Core/Src/main.c ****     ads131m04_transfer_word(data[i]);
 1860              		.loc 1 370 35 is_stmt 0 discriminator 3 view .LVU450
 1861 0052 E4B2     		uxtb	r4, r4
 1862              	.LVL138:
 1863              	.L75:
 370:Core/Src/main.c ****     ads131m04_transfer_word(data[i]);
 1864              		.loc 1 370 25 is_stmt 1 discriminator 1 view .LVU451
 1865 0054 AC42     		cmp	r4, r5
 1866 0056 F7D3     		bcc	.L76
 1867              	.LBE12:
 1868              	.LBB13:
 375:Core/Src/main.c ****     ads131m04_transfer_word(0);
 1869              		.loc 1 375 15 is_stmt 0 view .LVU452
 1870 0058 0024     		movs	r4, #0
 1871              	.LVL139:
 375:Core/Src/main.c ****     ads131m04_transfer_word(0);
 1872              		.loc 1 375 15 view .LVU453
 1873 005a 04E0     		b	.L77
 1874              	.LVL140:
 1875              	.L78:
 376:Core/Src/main.c ****   }
 1876              		.loc 1 376 5 is_stmt 1 view .LVU454
 1877 005c 0020     		movs	r0, #0
 1878 005e FFF7FEFF 		bl	ads131m04_transfer_word
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 54


 1879              	.LVL141:
 375:Core/Src/main.c ****     ads131m04_transfer_word(0);
 1880              		.loc 1 375 38 discriminator 3 view .LVU455
 1881 0062 0134     		adds	r4, r4, #1
 1882              	.LVL142:
 375:Core/Src/main.c ****     ads131m04_transfer_word(0);
 1883              		.loc 1 375 38 is_stmt 0 discriminator 3 view .LVU456
 1884 0064 64B2     		sxtb	r4, r4
 1885              	.LVL143:
 1886              	.L77:
 375:Core/Src/main.c ****     ads131m04_transfer_word(0);
 1887              		.loc 1 375 24 is_stmt 1 discriminator 1 view .LVU457
 375:Core/Src/main.c ****     ads131m04_transfer_word(0);
 1888              		.loc 1 375 28 is_stmt 0 discriminator 1 view .LVU458
 1889 0066 0423     		movs	r3, #4
 1890 0068 5B1B     		subs	r3, r3, r5
 375:Core/Src/main.c ****     ads131m04_transfer_word(0);
 1891              		.loc 1 375 24 discriminator 1 view .LVU459
 1892 006a 9C42     		cmp	r4, r3
 1893 006c F6DB     		blt	.L78
 1894              	.LBE13:
 380:Core/Src/main.c **** 
 1895              		.loc 1 380 3 is_stmt 1 view .LVU460
 1896 006e 0020     		movs	r0, #0
 1897 0070 FFF7FEFF 		bl	ads131m04_transfer_word
 1898              	.LVL144:
 382:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 1899              		.loc 1 382 3 view .LVU461
 1900 0074 0420     		movs	r0, #4
 1901 0076 FFF7FEFF 		bl	delay_us
 1902              	.LVL145:
 383:Core/Src/main.c **** 
 1903              		.loc 1 383 3 view .LVU462
 1904 007a 9020     		movs	r0, #144
 1905 007c 0122     		movs	r2, #1
 1906 007e 1021     		movs	r1, #16
 1907 0080 C005     		lsls	r0, r0, #23
 1908 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1909              	.LVL146:
 386:Core/Src/main.c ****   uint32_t recv[12];
 1910              		.loc 1 386 3 view .LVU463
 386:Core/Src/main.c ****   uint32_t recv[12];
 1911              		.loc 1 386 12 is_stmt 0 view .LVU464
 1912 0086 0C22     		movs	r2, #12
 1913 0088 0021     		movs	r1, #0
 1914 008a 0DA8     		add	r0, sp, #52
 1915 008c FFF7FEFF 		bl	memset
 1916              	.LVL147:
 387:Core/Src/main.c ****   ads131m04_transfer_frame(recv, zeros, 0);
 1917              		.loc 1 387 3 is_stmt 1 view .LVU465
 388:Core/Src/main.c **** 
 1918              		.loc 1 388 3 view .LVU466
 1919 0090 0022     		movs	r2, #0
 1920 0092 0DA9     		add	r1, sp, #52
 1921 0094 01A8     		add	r0, sp, #4
 1922 0096 FFF7FEFF 		bl	ads131m04_transfer_frame
 1923              	.LVL148:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 55


 390:Core/Src/main.c ****   return recv[6] >> 8;  
 1924              		.loc 1 390 3 view .LVU467
 1925 009a 0620     		movs	r0, #6
 1926 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1927              	.LVL149:
 391:Core/Src/main.c **** }
 1928              		.loc 1 391 3 view .LVU468
 391:Core/Src/main.c **** }
 1929              		.loc 1 391 14 is_stmt 0 view .LVU469
 1930 00a0 0798     		ldr	r0, [sp, #28]
 391:Core/Src/main.c **** }
 1931              		.loc 1 391 18 view .LVU470
 1932 00a2 000A     		lsrs	r0, r0, #8
 1933 00a4 80B2     		uxth	r0, r0
 1934 00a6 B6E7     		b	.L74
 1935              		.cfi_endproc
 1936              	.LFE62:
 1938              		.section	.text.ads131m04_test,"ax",%progbits
 1939              		.align	1
 1940              		.global	ads131m04_test
 1941              		.syntax unified
 1942              		.code	16
 1943              		.thumb_func
 1945              	ads131m04_test:
 1946              	.LFB63:
 395:Core/Src/main.c ****   uint16_t id = ads131m04_rreg(0x00);
 1947              		.loc 1 395 26 is_stmt 1 view -0
 1948              		.cfi_startproc
 1949              		@ args = 0, pretend = 0, frame = 0
 1950              		@ frame_needed = 0, uses_anonymous_args = 0
 1951 0000 10B5     		push	{r4, lr}
 1952              		.cfi_def_cfa_offset 8
 1953              		.cfi_offset 4, -8
 1954              		.cfi_offset 14, -4
 396:Core/Src/main.c ****   return id == 0x24;
 1955              		.loc 1 396 3 view .LVU472
 396:Core/Src/main.c ****   return id == 0x24;
 1956              		.loc 1 396 17 is_stmt 0 view .LVU473
 1957 0002 0020     		movs	r0, #0
 1958 0004 FFF7FEFF 		bl	ads131m04_rreg
 1959              	.LVL150:
 397:Core/Src/main.c **** }
 1960              		.loc 1 397 3 is_stmt 1 view .LVU474
 397:Core/Src/main.c **** }
 1961              		.loc 1 397 13 is_stmt 0 view .LVU475
 1962 0008 2438     		subs	r0, r0, #36
 1963              	.LVL151:
 397:Core/Src/main.c **** }
 1964              		.loc 1 397 13 view .LVU476
 1965 000a 4342     		rsbs	r3, r0, #0
 1966 000c 5841     		adcs	r0, r0, r3
 1967              	.LVL152:
 397:Core/Src/main.c **** }
 1968              		.loc 1 397 13 discriminator 1 view .LVU477
 1969 000e C0B2     		uxtb	r0, r0
 398:Core/Src/main.c **** 
 1970              		.loc 1 398 1 view .LVU478
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 56


 1971              		@ sp needed
 1972 0010 10BD     		pop	{r4, pc}
 1973              		.cfi_endproc
 1974              	.LFE63:
 1976              		.section	.text.adc_configure,"ax",%progbits
 1977              		.align	1
 1978              		.global	adc_configure
 1979              		.syntax unified
 1980              		.code	16
 1981              		.thumb_func
 1983              	adc_configure:
 1984              	.LFB64:
 401:Core/Src/main.c ****   uint8_t attempts = 0;
 1985              		.loc 1 401 25 is_stmt 1 view -0
 1986              		.cfi_startproc
 1987              		@ args = 0, pretend = 0, frame = 0
 1988              		@ frame_needed = 0, uses_anonymous_args = 0
 1989 0000 10B5     		push	{r4, lr}
 1990              		.cfi_def_cfa_offset 8
 1991              		.cfi_offset 4, -8
 1992              		.cfi_offset 14, -4
 402:Core/Src/main.c ****   while (ads131m04_reset()) {
 1993              		.loc 1 402 3 view .LVU480
 1994              	.LVL153:
 403:Core/Src/main.c ****     delay_us(10);
 1995              		.loc 1 403 3 view .LVU481
 402:Core/Src/main.c ****   while (ads131m04_reset()) {
 1996              		.loc 1 402 11 is_stmt 0 view .LVU482
 1997 0002 0024     		movs	r4, #0
 1998              	.LVL154:
 1999              	.L83:
 403:Core/Src/main.c ****     delay_us(10);
 2000              		.loc 1 403 10 is_stmt 1 view .LVU483
 2001 0004 FFF7FEFF 		bl	ads131m04_reset
 2002              	.LVL155:
 403:Core/Src/main.c ****     delay_us(10);
 2003              		.loc 1 403 10 is_stmt 0 discriminator 1 view .LVU484
 2004 0008 0028     		cmp	r0, #0
 2005 000a 06D0     		beq	.L87
 404:Core/Src/main.c ****     attempts++;
 2006              		.loc 1 404 5 is_stmt 1 view .LVU485
 2007 000c 0A20     		movs	r0, #10
 2008 000e FFF7FEFF 		bl	delay_us
 2009              	.LVL156:
 405:Core/Src/main.c ****     if (attempts > 64) break;
 2010              		.loc 1 405 5 view .LVU486
 405:Core/Src/main.c ****     if (attempts > 64) break;
 2011              		.loc 1 405 13 is_stmt 0 view .LVU487
 2012 0012 0134     		adds	r4, r4, #1
 2013              	.LVL157:
 405:Core/Src/main.c ****     if (attempts > 64) break;
 2014              		.loc 1 405 13 view .LVU488
 2015 0014 E4B2     		uxtb	r4, r4
 2016              	.LVL158:
 406:Core/Src/main.c ****   };
 2017              		.loc 1 406 5 is_stmt 1 view .LVU489
 406:Core/Src/main.c ****   };
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 57


 2018              		.loc 1 406 8 is_stmt 0 view .LVU490
 2019 0016 402C     		cmp	r4, #64
 2020 0018 F4D9     		bls	.L83
 2021              	.L87:
 408:Core/Src/main.c ****     delay_us(10);
 2022              		.loc 1 408 10 is_stmt 1 view .LVU491
 408:Core/Src/main.c ****     delay_us(10);
 2023              		.loc 1 408 11 is_stmt 0 view .LVU492
 2024 001a FFF7FEFF 		bl	ads131m04_test
 2025              	.LVL159:
 408:Core/Src/main.c ****     delay_us(10);
 2026              		.loc 1 408 10 discriminator 1 view .LVU493
 2027 001e 0028     		cmp	r0, #0
 2028 0020 06D1     		bne	.L86
 409:Core/Src/main.c ****     attempts++;
 2029              		.loc 1 409 5 is_stmt 1 view .LVU494
 2030 0022 0A20     		movs	r0, #10
 2031 0024 FFF7FEFF 		bl	delay_us
 2032              	.LVL160:
 410:Core/Src/main.c ****     if (attempts > 128) break;
 2033              		.loc 1 410 5 view .LVU495
 410:Core/Src/main.c ****     if (attempts > 128) break;
 2034              		.loc 1 410 13 is_stmt 0 view .LVU496
 2035 0028 0134     		adds	r4, r4, #1
 2036              	.LVL161:
 410:Core/Src/main.c ****     if (attempts > 128) break;
 2037              		.loc 1 410 13 view .LVU497
 2038 002a E4B2     		uxtb	r4, r4
 2039              	.LVL162:
 411:Core/Src/main.c ****   };
 2040              		.loc 1 411 5 is_stmt 1 view .LVU498
 411:Core/Src/main.c ****   };
 2041              		.loc 1 411 8 is_stmt 0 view .LVU499
 2042 002c 802C     		cmp	r4, #128
 2043 002e F4D9     		bls	.L87
 2044              	.L86:
 412:Core/Src/main.c ****   uint16_t mode = 0x0110; // clear reset bit, disable all CRCs
 2045              		.loc 1 412 4 is_stmt 1 view .LVU500
 413:Core/Src/main.c ****   ads131m04_wreg(0x02, mode);
 2046              		.loc 1 413 3 view .LVU501
 2047              	.LVL163:
 414:Core/Src/main.c **** 
 2048              		.loc 1 414 3 view .LVU502
 2049 0030 8821     		movs	r1, #136
 2050 0032 4900     		lsls	r1, r1, #1
 2051 0034 0220     		movs	r0, #2
 2052 0036 FFF7FEFF 		bl	ads131m04_wreg
 2053              	.LVL164:
 416:Core/Src/main.c ****   uint16_t clock = 0x0F03 | (osr << 2); // enable all, highest precision
 2054              		.loc 1 416 3 view .LVU503
 417:Core/Src/main.c ****   ads131m04_wreg(0x03, clock);
 2055              		.loc 1 417 3 view .LVU504
 418:Core/Src/main.c **** 
 2056              		.loc 1 418 3 view .LVU505
 2057 003a 0849     		ldr	r1, .L89
 2058 003c 0320     		movs	r0, #3
 2059 003e FFF7FEFF 		bl	ads131m04_wreg
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 58


 2060              	.LVL165:
 420:Core/Src/main.c ****   uint16_t gain1 = (gain << 12) | (gain << 8) | (gain << 4) | gain;
 2061              		.loc 1 420 3 view .LVU506
 421:Core/Src/main.c ****   ads131m04_wreg(0x04, gain1);
 2062              		.loc 1 421 3 view .LVU507
 422:Core/Src/main.c **** 
 2063              		.loc 1 422 3 view .LVU508
 2064 0042 0749     		ldr	r1, .L89+4
 2065 0044 0420     		movs	r0, #4
 2066 0046 FFF7FEFF 		bl	ads131m04_wreg
 2067              	.LVL166:
 424:Core/Src/main.c ****   ads131m04_wreg(0x06, cfg);
 2068              		.loc 1 424 3 view .LVU509
 425:Core/Src/main.c ****   
 2069              		.loc 1 425 3 view .LVU510
 2070 004a 0021     		movs	r1, #0
 2071 004c 0620     		movs	r0, #6
 2072 004e FFF7FEFF 		bl	ads131m04_wreg
 2073              	.LVL167:
 427:Core/Src/main.c **** 
 2074              		.loc 1 427 3 view .LVU511
 427:Core/Src/main.c **** 
 2075              		.loc 1 427 18 is_stmt 0 view .LVU512
 2076 0052 044B     		ldr	r3, .L89+8
 2077 0054 0122     		movs	r2, #1
 2078 0056 1A70     		strb	r2, [r3]
 430:Core/Src/main.c **** }
 2079              		.loc 1 430 3 is_stmt 1 view .LVU513
 431:Core/Src/main.c **** 
 2080              		.loc 1 431 1 is_stmt 0 view .LVU514
 2081 0058 0120     		movs	r0, #1
 2082              		@ sp needed
 2083              	.LVL168:
 431:Core/Src/main.c **** 
 2084              		.loc 1 431 1 view .LVU515
 2085 005a 10BD     		pop	{r4, pc}
 2086              	.L90:
 2087              		.align	2
 2088              	.L89:
 2089 005c 130F0000 		.word	3859
 2090 0060 66660000 		.word	26214
 2091 0064 00000000 		.word	adc_configured
 2092              		.cfi_endproc
 2093              	.LFE64:
 2095              		.section	.text.HAL_CAN_RxFifo0MsgPendingCallback,"ax",%progbits
 2096              		.align	1
 2097              		.global	HAL_CAN_RxFifo0MsgPendingCallback
 2098              		.syntax unified
 2099              		.code	16
 2100              		.thumb_func
 2102              	HAL_CAN_RxFifo0MsgPendingCallback:
 2103              	.LVL169:
 2104              	.LFB73:
 801:Core/Src/main.c **** 
 802:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 803:Core/Src/main.c **** void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 2105              		.loc 1 803 65 is_stmt 1 view -0
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 59


 2106              		.cfi_startproc
 2107              		@ args = 0, pretend = 0, frame = 0
 2108              		@ frame_needed = 0, uses_anonymous_args = 0
 2109              		.loc 1 803 65 is_stmt 0 view .LVU517
 2110 0000 10B5     		push	{r4, lr}
 2111              		.cfi_def_cfa_offset 8
 2112              		.cfi_offset 4, -8
 2113              		.cfi_offset 14, -4
 804:Core/Src/main.c ****   HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxh_nst, rx_nst_data);
 2114              		.loc 1 804 3 is_stmt 1 view .LVU518
 2115 0002 034B     		ldr	r3, .L92
 2116 0004 034A     		ldr	r2, .L92+4
 2117 0006 0021     		movs	r1, #0
 2118 0008 FFF7FEFF 		bl	HAL_CAN_GetRxMessage
 2119              	.LVL170:
 805:Core/Src/main.c ****   can_rx_handler();
 2120              		.loc 1 805 3 view .LVU519
 806:Core/Src/main.c **** }
 2121              		.loc 1 806 1 is_stmt 0 view .LVU520
 2122              		@ sp needed
 2123 000c 10BD     		pop	{r4, pc}
 2124              	.L93:
 2125 000e C046     		.align	2
 2126              	.L92:
 2127 0010 00000000 		.word	rx_nst_data
 2128 0014 00000000 		.word	rxh_nst
 2129              		.cfi_endproc
 2130              	.LFE73:
 2132              		.section	.text.Error_Handler,"ax",%progbits
 2133              		.align	1
 2134              		.global	Error_Handler
 2135              		.syntax unified
 2136              		.code	16
 2137              		.thumb_func
 2139              	Error_Handler:
 2140              	.LFB74:
 807:Core/Src/main.c **** /* USER CODE END 4 */
 808:Core/Src/main.c **** 
 809:Core/Src/main.c **** /**
 810:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 811:Core/Src/main.c ****   * @retval None
 812:Core/Src/main.c ****   */
 813:Core/Src/main.c **** void Error_Handler(void)
 814:Core/Src/main.c **** {
 2141              		.loc 1 814 1 is_stmt 1 view -0
 2142              		.cfi_startproc
 2143              		@ Volatile: function does not return.
 2144              		@ args = 0, pretend = 0, frame = 0
 2145              		@ frame_needed = 0, uses_anonymous_args = 0
 2146              		@ link register save eliminated.
 815:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 816:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 817:Core/Src/main.c ****   __disable_irq();
 2147              		.loc 1 817 3 view .LVU522
 2148              	.LBB14:
 2149              	.LBI14:
 2150              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 60


   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 61


  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 62


 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 2151              		.loc 2 140 27 view .LVU523
 2152              	.LBB15:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 2153              		.loc 2 142 3 view .LVU524
 2154              		.syntax divided
 2155              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2156 0000 72B6     		cpsid i
 2157              	@ 0 "" 2
 2158              		.thumb
 2159              		.syntax unified
 2160              	.L95:
 2161              	.LBE15:
 2162              	.LBE14:
 818:Core/Src/main.c ****   while (1)
 2163              		.loc 1 818 3 view .LVU525
 819:Core/Src/main.c ****   {
 820:Core/Src/main.c ****   }
 2164              		.loc 1 820 3 view .LVU526
 818:Core/Src/main.c ****   while (1)
 2165              		.loc 1 818 9 view .LVU527
 2166 0002 FEE7     		b	.L95
 2167              		.cfi_endproc
 2168              	.LFE74:
 2170              		.section	.text.MX_CAN_Init,"ax",%progbits
 2171              		.align	1
 2172              		.syntax unified
 2173              		.code	16
 2174              		.thumb_func
 2176              	MX_CAN_Init:
 2177              	.LFB67:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 63


 547:Core/Src/main.c **** 
 2178              		.loc 1 547 1 view -0
 2179              		.cfi_startproc
 2180              		@ args = 0, pretend = 0, frame = 0
 2181              		@ frame_needed = 0, uses_anonymous_args = 0
 2182 0000 10B5     		push	{r4, lr}
 2183              		.cfi_def_cfa_offset 8
 2184              		.cfi_offset 4, -8
 2185              		.cfi_offset 14, -4
 556:Core/Src/main.c ****   hcan.Init.Prescaler = 3;
 2186              		.loc 1 556 3 view .LVU529
 556:Core/Src/main.c ****   hcan.Init.Prescaler = 3;
 2187              		.loc 1 556 17 is_stmt 0 view .LVU530
 2188 0002 0E48     		ldr	r0, .L99
 2189 0004 0E4B     		ldr	r3, .L99+4
 2190 0006 0360     		str	r3, [r0]
 557:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 2191              		.loc 1 557 3 is_stmt 1 view .LVU531
 557:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 2192              		.loc 1 557 23 is_stmt 0 view .LVU532
 2193 0008 0323     		movs	r3, #3
 2194 000a 4360     		str	r3, [r0, #4]
 558:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 2195              		.loc 1 558 3 is_stmt 1 view .LVU533
 558:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 2196              		.loc 1 558 18 is_stmt 0 view .LVU534
 2197 000c 0023     		movs	r3, #0
 2198 000e 8360     		str	r3, [r0, #8]
 559:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 2199              		.loc 1 559 3 is_stmt 1 view .LVU535
 559:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 2200              		.loc 1 559 27 is_stmt 0 view .LVU536
 2201 0010 8022     		movs	r2, #128
 2202 0012 5204     		lsls	r2, r2, #17
 2203 0014 C260     		str	r2, [r0, #12]
 560:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 2204              		.loc 1 560 3 is_stmt 1 view .LVU537
 560:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 2205              		.loc 1 560 22 is_stmt 0 view .LVU538
 2206 0016 C022     		movs	r2, #192
 2207 0018 1203     		lsls	r2, r2, #12
 2208 001a 0261     		str	r2, [r0, #16]
 561:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 2209              		.loc 1 561 3 is_stmt 1 view .LVU539
 561:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 2210              		.loc 1 561 22 is_stmt 0 view .LVU540
 2211 001c 8022     		movs	r2, #128
 2212 001e 5203     		lsls	r2, r2, #13
 2213 0020 4261     		str	r2, [r0, #20]
 562:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 2214              		.loc 1 562 3 is_stmt 1 view .LVU541
 562:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 2215              		.loc 1 562 31 is_stmt 0 view .LVU542
 2216 0022 0376     		strb	r3, [r0, #24]
 563:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 2217              		.loc 1 563 3 is_stmt 1 view .LVU543
 563:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 64


 2218              		.loc 1 563 24 is_stmt 0 view .LVU544
 2219 0024 4376     		strb	r3, [r0, #25]
 564:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 2220              		.loc 1 564 3 is_stmt 1 view .LVU545
 564:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 2221              		.loc 1 564 24 is_stmt 0 view .LVU546
 2222 0026 8376     		strb	r3, [r0, #26]
 565:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 2223              		.loc 1 565 3 is_stmt 1 view .LVU547
 565:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 2224              		.loc 1 565 32 is_stmt 0 view .LVU548
 2225 0028 C376     		strb	r3, [r0, #27]
 566:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 2226              		.loc 1 566 3 is_stmt 1 view .LVU549
 566:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 2227              		.loc 1 566 31 is_stmt 0 view .LVU550
 2228 002a 0377     		strb	r3, [r0, #28]
 567:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 2229              		.loc 1 567 3 is_stmt 1 view .LVU551
 567:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 2230              		.loc 1 567 34 is_stmt 0 view .LVU552
 2231 002c 4377     		strb	r3, [r0, #29]
 568:Core/Src/main.c ****   {
 2232              		.loc 1 568 3 is_stmt 1 view .LVU553
 568:Core/Src/main.c ****   {
 2233              		.loc 1 568 7 is_stmt 0 view .LVU554
 2234 002e FFF7FEFF 		bl	HAL_CAN_Init
 2235              	.LVL171:
 568:Core/Src/main.c ****   {
 2236              		.loc 1 568 6 discriminator 1 view .LVU555
 2237 0032 0028     		cmp	r0, #0
 2238 0034 00D1     		bne	.L98
 576:Core/Src/main.c **** 
 2239              		.loc 1 576 1 view .LVU556
 2240              		@ sp needed
 2241 0036 10BD     		pop	{r4, pc}
 2242              	.L98:
 570:Core/Src/main.c ****   }
 2243              		.loc 1 570 5 is_stmt 1 view .LVU557
 2244 0038 FFF7FEFF 		bl	Error_Handler
 2245              	.LVL172:
 2246              	.L100:
 2247              		.align	2
 2248              	.L99:
 2249 003c 00000000 		.word	hcan
 2250 0040 00640040 		.word	1073767424
 2251              		.cfi_endproc
 2252              	.LFE67:
 2254              		.section	.text.MX_SPI1_Init,"ax",%progbits
 2255              		.align	1
 2256              		.syntax unified
 2257              		.code	16
 2258              		.thumb_func
 2260              	MX_SPI1_Init:
 2261              	.LFB68:
 584:Core/Src/main.c **** 
 2262              		.loc 1 584 1 view -0
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 65


 2263              		.cfi_startproc
 2264              		@ args = 0, pretend = 0, frame = 0
 2265              		@ frame_needed = 0, uses_anonymous_args = 0
 2266 0000 10B5     		push	{r4, lr}
 2267              		.cfi_def_cfa_offset 8
 2268              		.cfi_offset 4, -8
 2269              		.cfi_offset 14, -4
 594:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 2270              		.loc 1 594 3 view .LVU559
 594:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 2271              		.loc 1 594 18 is_stmt 0 view .LVU560
 2272 0002 1148     		ldr	r0, .L104
 2273 0004 114B     		ldr	r3, .L104+4
 2274 0006 0360     		str	r3, [r0]
 595:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 2275              		.loc 1 595 3 is_stmt 1 view .LVU561
 595:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 2276              		.loc 1 595 19 is_stmt 0 view .LVU562
 2277 0008 8223     		movs	r3, #130
 2278 000a 5B00     		lsls	r3, r3, #1
 2279 000c 4360     		str	r3, [r0, #4]
 596:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 2280              		.loc 1 596 3 is_stmt 1 view .LVU563
 596:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 2281              		.loc 1 596 24 is_stmt 0 view .LVU564
 2282 000e 0023     		movs	r3, #0
 2283 0010 8360     		str	r3, [r0, #8]
 597:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2284              		.loc 1 597 3 is_stmt 1 view .LVU565
 597:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 2285              		.loc 1 597 23 is_stmt 0 view .LVU566
 2286 0012 E022     		movs	r2, #224
 2287 0014 D200     		lsls	r2, r2, #3
 2288 0016 C260     		str	r2, [r0, #12]
 598:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 2289              		.loc 1 598 3 is_stmt 1 view .LVU567
 598:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 2290              		.loc 1 598 26 is_stmt 0 view .LVU568
 2291 0018 0361     		str	r3, [r0, #16]
 599:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 2292              		.loc 1 599 3 is_stmt 1 view .LVU569
 599:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 2293              		.loc 1 599 23 is_stmt 0 view .LVU570
 2294 001a 0122     		movs	r2, #1
 2295 001c 4261     		str	r2, [r0, #20]
 600:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 2296              		.loc 1 600 3 is_stmt 1 view .LVU571
 600:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 2297              		.loc 1 600 18 is_stmt 0 view .LVU572
 2298 001e 8022     		movs	r2, #128
 2299 0020 9200     		lsls	r2, r2, #2
 2300 0022 8261     		str	r2, [r0, #24]
 601:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2301              		.loc 1 601 3 is_stmt 1 view .LVU573
 601:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2302              		.loc 1 601 32 is_stmt 0 view .LVU574
 2303 0024 E93A     		subs	r2, r2, #233
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 66


 2304 0026 FF3A     		subs	r2, r2, #255
 2305 0028 C261     		str	r2, [r0, #28]
 602:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 2306              		.loc 1 602 3 is_stmt 1 view .LVU575
 602:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 2307              		.loc 1 602 23 is_stmt 0 view .LVU576
 2308 002a 0362     		str	r3, [r0, #32]
 603:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2309              		.loc 1 603 3 is_stmt 1 view .LVU577
 603:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2310              		.loc 1 603 21 is_stmt 0 view .LVU578
 2311 002c 4362     		str	r3, [r0, #36]
 604:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 2312              		.loc 1 604 3 is_stmt 1 view .LVU579
 604:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 2313              		.loc 1 604 29 is_stmt 0 view .LVU580
 2314 002e 8362     		str	r3, [r0, #40]
 605:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2315              		.loc 1 605 3 is_stmt 1 view .LVU581
 605:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2316              		.loc 1 605 28 is_stmt 0 view .LVU582
 2317 0030 113A     		subs	r2, r2, #17
 2318 0032 C262     		str	r2, [r0, #44]
 606:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 2319              		.loc 1 606 3 is_stmt 1 view .LVU583
 606:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 2320              		.loc 1 606 24 is_stmt 0 view .LVU584
 2321 0034 0363     		str	r3, [r0, #48]
 607:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 2322              		.loc 1 607 3 is_stmt 1 view .LVU585
 607:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 2323              		.loc 1 607 23 is_stmt 0 view .LVU586
 2324 0036 4363     		str	r3, [r0, #52]
 608:Core/Src/main.c ****   {
 2325              		.loc 1 608 3 is_stmt 1 view .LVU587
 608:Core/Src/main.c ****   {
 2326              		.loc 1 608 7 is_stmt 0 view .LVU588
 2327 0038 FFF7FEFF 		bl	HAL_SPI_Init
 2328              	.LVL173:
 608:Core/Src/main.c ****   {
 2329              		.loc 1 608 6 discriminator 1 view .LVU589
 2330 003c 0028     		cmp	r0, #0
 2331 003e 00D1     		bne	.L103
 616:Core/Src/main.c **** 
 2332              		.loc 1 616 1 view .LVU590
 2333              		@ sp needed
 2334 0040 10BD     		pop	{r4, pc}
 2335              	.L103:
 610:Core/Src/main.c ****   }
 2336              		.loc 1 610 5 is_stmt 1 view .LVU591
 2337 0042 FFF7FEFF 		bl	Error_Handler
 2338              	.LVL174:
 2339              	.L105:
 2340 0046 C046     		.align	2
 2341              	.L104:
 2342 0048 00000000 		.word	hspi1
 2343 004c 00300140 		.word	1073819648
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 67


 2344              		.cfi_endproc
 2345              	.LFE68:
 2347              		.section	.text.MX_TIM3_Init,"ax",%progbits
 2348              		.align	1
 2349              		.syntax unified
 2350              		.code	16
 2351              		.thumb_func
 2353              	MX_TIM3_Init:
 2354              	.LFB69:
 624:Core/Src/main.c **** 
 2355              		.loc 1 624 1 view -0
 2356              		.cfi_startproc
 2357              		@ args = 0, pretend = 0, frame = 56
 2358              		@ frame_needed = 0, uses_anonymous_args = 0
 2359 0000 00B5     		push	{lr}
 2360              		.cfi_def_cfa_offset 4
 2361              		.cfi_offset 14, -4
 2362 0002 8FB0     		sub	sp, sp, #60
 2363              		.cfi_def_cfa_offset 64
 630:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2364              		.loc 1 630 3 view .LVU593
 630:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2365              		.loc 1 630 26 is_stmt 0 view .LVU594
 2366 0004 1022     		movs	r2, #16
 2367 0006 0021     		movs	r1, #0
 2368 0008 0AA8     		add	r0, sp, #40
 2369 000a FFF7FEFF 		bl	memset
 2370              	.LVL175:
 631:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2371              		.loc 1 631 3 is_stmt 1 view .LVU595
 631:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2372              		.loc 1 631 27 is_stmt 0 view .LVU596
 2373 000e 0822     		movs	r2, #8
 2374 0010 0021     		movs	r1, #0
 2375 0012 08A8     		add	r0, sp, #32
 2376 0014 FFF7FEFF 		bl	memset
 2377              	.LVL176:
 632:Core/Src/main.c **** 
 2378              		.loc 1 632 3 is_stmt 1 view .LVU597
 632:Core/Src/main.c **** 
 2379              		.loc 1 632 22 is_stmt 0 view .LVU598
 2380 0018 1C22     		movs	r2, #28
 2381 001a 0021     		movs	r1, #0
 2382 001c 01A8     		add	r0, sp, #4
 2383 001e FFF7FEFF 		bl	memset
 2384              	.LVL177:
 637:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 2385              		.loc 1 637 3 is_stmt 1 view .LVU599
 637:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 2386              		.loc 1 637 18 is_stmt 0 view .LVU600
 2387 0022 2148     		ldr	r0, .L117
 2388 0024 214B     		ldr	r3, .L117+4
 2389 0026 0360     		str	r3, [r0]
 638:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2390              		.loc 1 638 3 is_stmt 1 view .LVU601
 638:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2391              		.loc 1 638 24 is_stmt 0 view .LVU602
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 68


 2392 0028 0023     		movs	r3, #0
 2393 002a 4360     		str	r3, [r0, #4]
 639:Core/Src/main.c ****   htim3.Init.Period = 7;
 2394              		.loc 1 639 3 is_stmt 1 view .LVU603
 639:Core/Src/main.c ****   htim3.Init.Period = 7;
 2395              		.loc 1 639 26 is_stmt 0 view .LVU604
 2396 002c 8360     		str	r3, [r0, #8]
 640:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2397              		.loc 1 640 3 is_stmt 1 view .LVU605
 640:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2398              		.loc 1 640 21 is_stmt 0 view .LVU606
 2399 002e 0722     		movs	r2, #7
 2400 0030 C260     		str	r2, [r0, #12]
 641:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2401              		.loc 1 641 3 is_stmt 1 view .LVU607
 641:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2402              		.loc 1 641 28 is_stmt 0 view .LVU608
 2403 0032 0361     		str	r3, [r0, #16]
 642:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2404              		.loc 1 642 3 is_stmt 1 view .LVU609
 642:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2405              		.loc 1 642 32 is_stmt 0 view .LVU610
 2406 0034 8361     		str	r3, [r0, #24]
 643:Core/Src/main.c ****   {
 2407              		.loc 1 643 3 is_stmt 1 view .LVU611
 643:Core/Src/main.c ****   {
 2408              		.loc 1 643 7 is_stmt 0 view .LVU612
 2409 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2410              	.LVL178:
 643:Core/Src/main.c ****   {
 2411              		.loc 1 643 6 discriminator 1 view .LVU613
 2412 003a 0028     		cmp	r0, #0
 2413 003c 29D1     		bne	.L112
 647:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2414              		.loc 1 647 3 is_stmt 1 view .LVU614
 647:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2415              		.loc 1 647 34 is_stmt 0 view .LVU615
 2416 003e 8023     		movs	r3, #128
 2417 0040 5B01     		lsls	r3, r3, #5
 2418 0042 0A93     		str	r3, [sp, #40]
 648:Core/Src/main.c ****   {
 2419              		.loc 1 648 3 is_stmt 1 view .LVU616
 648:Core/Src/main.c ****   {
 2420              		.loc 1 648 7 is_stmt 0 view .LVU617
 2421 0044 1848     		ldr	r0, .L117
 2422 0046 0AA9     		add	r1, sp, #40
 2423 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2424              	.LVL179:
 648:Core/Src/main.c ****   {
 2425              		.loc 1 648 6 discriminator 1 view .LVU618
 2426 004c 0028     		cmp	r0, #0
 2427 004e 22D1     		bne	.L113
 652:Core/Src/main.c ****   {
 2428              		.loc 1 652 3 is_stmt 1 view .LVU619
 652:Core/Src/main.c ****   {
 2429              		.loc 1 652 7 is_stmt 0 view .LVU620
 2430 0050 1548     		ldr	r0, .L117
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 69


 2431 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2432              	.LVL180:
 652:Core/Src/main.c ****   {
 2433              		.loc 1 652 6 discriminator 1 view .LVU621
 2434 0056 0028     		cmp	r0, #0
 2435 0058 1FD1     		bne	.L114
 656:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2436              		.loc 1 656 3 is_stmt 1 view .LVU622
 656:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2437              		.loc 1 656 37 is_stmt 0 view .LVU623
 2438 005a 0023     		movs	r3, #0
 2439 005c 0893     		str	r3, [sp, #32]
 657:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2440              		.loc 1 657 3 is_stmt 1 view .LVU624
 657:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2441              		.loc 1 657 33 is_stmt 0 view .LVU625
 2442 005e 0993     		str	r3, [sp, #36]
 658:Core/Src/main.c ****   {
 2443              		.loc 1 658 3 is_stmt 1 view .LVU626
 658:Core/Src/main.c ****   {
 2444              		.loc 1 658 7 is_stmt 0 view .LVU627
 2445 0060 1148     		ldr	r0, .L117
 2446 0062 08A9     		add	r1, sp, #32
 2447 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2448              	.LVL181:
 658:Core/Src/main.c ****   {
 2449              		.loc 1 658 6 discriminator 1 view .LVU628
 2450 0068 0028     		cmp	r0, #0
 2451 006a 18D1     		bne	.L115
 662:Core/Src/main.c ****   sConfigOC.Pulse = 4;
 2452              		.loc 1 662 3 is_stmt 1 view .LVU629
 662:Core/Src/main.c ****   sConfigOC.Pulse = 4;
 2453              		.loc 1 662 20 is_stmt 0 view .LVU630
 2454 006c 6023     		movs	r3, #96
 2455 006e 0193     		str	r3, [sp, #4]
 663:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2456              		.loc 1 663 3 is_stmt 1 view .LVU631
 663:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2457              		.loc 1 663 19 is_stmt 0 view .LVU632
 2458 0070 5C3B     		subs	r3, r3, #92
 2459 0072 0293     		str	r3, [sp, #8]
 664:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 2460              		.loc 1 664 3 is_stmt 1 view .LVU633
 664:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 2461              		.loc 1 664 24 is_stmt 0 view .LVU634
 2462 0074 0022     		movs	r2, #0
 2463 0076 0392     		str	r2, [sp, #12]
 665:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 2464              		.loc 1 665 3 is_stmt 1 view .LVU635
 665:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 2465              		.loc 1 665 24 is_stmt 0 view .LVU636
 2466 0078 0593     		str	r3, [sp, #20]
 666:Core/Src/main.c ****   {
 2467              		.loc 1 666 3 is_stmt 1 view .LVU637
 666:Core/Src/main.c ****   {
 2468              		.loc 1 666 7 is_stmt 0 view .LVU638
 2469 007a 0B48     		ldr	r0, .L117
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 70


 2470 007c 0C32     		adds	r2, r2, #12
 2471 007e 01A9     		add	r1, sp, #4
 2472 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2473              	.LVL182:
 666:Core/Src/main.c ****   {
 2474              		.loc 1 666 6 discriminator 1 view .LVU639
 2475 0084 0028     		cmp	r0, #0
 2476 0086 0CD1     		bne	.L116
 673:Core/Src/main.c **** 
 2477              		.loc 1 673 3 is_stmt 1 view .LVU640
 2478 0088 0748     		ldr	r0, .L117
 2479 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2480              	.LVL183:
 675:Core/Src/main.c **** 
 2481              		.loc 1 675 1 is_stmt 0 view .LVU641
 2482 008e 0FB0     		add	sp, sp, #60
 2483              		@ sp needed
 2484 0090 00BD     		pop	{pc}
 2485              	.L112:
 645:Core/Src/main.c ****   }
 2486              		.loc 1 645 5 is_stmt 1 view .LVU642
 2487 0092 FFF7FEFF 		bl	Error_Handler
 2488              	.LVL184:
 2489              	.L113:
 650:Core/Src/main.c ****   }
 2490              		.loc 1 650 5 view .LVU643
 2491 0096 FFF7FEFF 		bl	Error_Handler
 2492              	.LVL185:
 2493              	.L114:
 654:Core/Src/main.c ****   }
 2494              		.loc 1 654 5 view .LVU644
 2495 009a FFF7FEFF 		bl	Error_Handler
 2496              	.LVL186:
 2497              	.L115:
 660:Core/Src/main.c ****   }
 2498              		.loc 1 660 5 view .LVU645
 2499 009e FFF7FEFF 		bl	Error_Handler
 2500              	.LVL187:
 2501              	.L116:
 668:Core/Src/main.c ****   }
 2502              		.loc 1 668 5 view .LVU646
 2503 00a2 FFF7FEFF 		bl	Error_Handler
 2504              	.LVL188:
 2505              	.L118:
 2506 00a6 C046     		.align	2
 2507              	.L117:
 2508 00a8 00000000 		.word	htim3
 2509 00ac 00040040 		.word	1073742848
 2510              		.cfi_endproc
 2511              	.LFE69:
 2513              		.section	.text.MX_TIM16_Init,"ax",%progbits
 2514              		.align	1
 2515              		.syntax unified
 2516              		.code	16
 2517              		.thumb_func
 2519              	MX_TIM16_Init:
 2520              	.LFB71:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 71


 714:Core/Src/main.c **** 
 2521              		.loc 1 714 1 view -0
 2522              		.cfi_startproc
 2523              		@ args = 0, pretend = 0, frame = 0
 2524              		@ frame_needed = 0, uses_anonymous_args = 0
 2525 0000 10B5     		push	{r4, lr}
 2526              		.cfi_def_cfa_offset 8
 2527              		.cfi_offset 4, -8
 2528              		.cfi_offset 14, -4
 723:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 2529              		.loc 1 723 3 view .LVU648
 723:Core/Src/main.c ****   htim16.Init.Prescaler = 47;
 2530              		.loc 1 723 19 is_stmt 0 view .LVU649
 2531 0002 0948     		ldr	r0, .L122
 2532 0004 094B     		ldr	r3, .L122+4
 2533 0006 0360     		str	r3, [r0]
 724:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 2534              		.loc 1 724 3 is_stmt 1 view .LVU650
 724:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 2535              		.loc 1 724 25 is_stmt 0 view .LVU651
 2536 0008 2F23     		movs	r3, #47
 2537 000a 4360     		str	r3, [r0, #4]
 725:Core/Src/main.c ****   htim16.Init.Period = 65535;
 2538              		.loc 1 725 3 is_stmt 1 view .LVU652
 725:Core/Src/main.c ****   htim16.Init.Period = 65535;
 2539              		.loc 1 725 27 is_stmt 0 view .LVU653
 2540 000c 0023     		movs	r3, #0
 2541 000e 8360     		str	r3, [r0, #8]
 726:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2542              		.loc 1 726 3 is_stmt 1 view .LVU654
 726:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2543              		.loc 1 726 22 is_stmt 0 view .LVU655
 2544 0010 074A     		ldr	r2, .L122+8
 2545 0012 C260     		str	r2, [r0, #12]
 727:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 2546              		.loc 1 727 3 is_stmt 1 view .LVU656
 727:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 2547              		.loc 1 727 29 is_stmt 0 view .LVU657
 2548 0014 0361     		str	r3, [r0, #16]
 728:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2549              		.loc 1 728 3 is_stmt 1 view .LVU658
 728:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2550              		.loc 1 728 33 is_stmt 0 view .LVU659
 2551 0016 4361     		str	r3, [r0, #20]
 729:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 2552              		.loc 1 729 3 is_stmt 1 view .LVU660
 729:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 2553              		.loc 1 729 33 is_stmt 0 view .LVU661
 2554 0018 8361     		str	r3, [r0, #24]
 730:Core/Src/main.c ****   {
 2555              		.loc 1 730 3 is_stmt 1 view .LVU662
 730:Core/Src/main.c ****   {
 2556              		.loc 1 730 7 is_stmt 0 view .LVU663
 2557 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2558              	.LVL189:
 730:Core/Src/main.c ****   {
 2559              		.loc 1 730 6 discriminator 1 view .LVU664
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 72


 2560 001e 0028     		cmp	r0, #0
 2561 0020 00D1     		bne	.L121
 738:Core/Src/main.c **** 
 2562              		.loc 1 738 1 view .LVU665
 2563              		@ sp needed
 2564 0022 10BD     		pop	{r4, pc}
 2565              	.L121:
 732:Core/Src/main.c ****   }
 2566              		.loc 1 732 5 is_stmt 1 view .LVU666
 2567 0024 FFF7FEFF 		bl	Error_Handler
 2568              	.LVL190:
 2569              	.L123:
 2570              		.align	2
 2571              	.L122:
 2572 0028 00000000 		.word	htim16
 2573 002c 00440140 		.word	1073824768
 2574 0030 FFFF0000 		.word	65535
 2575              		.cfi_endproc
 2576              	.LFE71:
 2578              		.section	.text.MX_TIM14_Init,"ax",%progbits
 2579              		.align	1
 2580              		.syntax unified
 2581              		.code	16
 2582              		.thumb_func
 2584              	MX_TIM14_Init:
 2585              	.LFB70:
 683:Core/Src/main.c **** 
 2586              		.loc 1 683 1 view -0
 2587              		.cfi_startproc
 2588              		@ args = 0, pretend = 0, frame = 0
 2589              		@ frame_needed = 0, uses_anonymous_args = 0
 2590 0000 10B5     		push	{r4, lr}
 2591              		.cfi_def_cfa_offset 8
 2592              		.cfi_offset 4, -8
 2593              		.cfi_offset 14, -4
 692:Core/Src/main.c ****   htim14.Init.Prescaler = 47;
 2594              		.loc 1 692 3 view .LVU668
 692:Core/Src/main.c ****   htim14.Init.Prescaler = 47;
 2595              		.loc 1 692 19 is_stmt 0 view .LVU669
 2596 0002 0948     		ldr	r0, .L127
 2597 0004 094B     		ldr	r3, .L127+4
 2598 0006 0360     		str	r3, [r0]
 693:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 2599              		.loc 1 693 3 is_stmt 1 view .LVU670
 693:Core/Src/main.c ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 2600              		.loc 1 693 25 is_stmt 0 view .LVU671
 2601 0008 2F23     		movs	r3, #47
 2602 000a 4360     		str	r3, [r0, #4]
 694:Core/Src/main.c ****   htim14.Init.Period = 1000;
 2603              		.loc 1 694 3 is_stmt 1 view .LVU672
 694:Core/Src/main.c ****   htim14.Init.Period = 1000;
 2604              		.loc 1 694 27 is_stmt 0 view .LVU673
 2605 000c 0023     		movs	r3, #0
 2606 000e 8360     		str	r3, [r0, #8]
 695:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2607              		.loc 1 695 3 is_stmt 1 view .LVU674
 695:Core/Src/main.c ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 73


 2608              		.loc 1 695 22 is_stmt 0 view .LVU675
 2609 0010 FA22     		movs	r2, #250
 2610 0012 9200     		lsls	r2, r2, #2
 2611 0014 C260     		str	r2, [r0, #12]
 696:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2612              		.loc 1 696 3 is_stmt 1 view .LVU676
 696:Core/Src/main.c ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2613              		.loc 1 696 29 is_stmt 0 view .LVU677
 2614 0016 0361     		str	r3, [r0, #16]
 697:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 2615              		.loc 1 697 3 is_stmt 1 view .LVU678
 697:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 2616              		.loc 1 697 33 is_stmt 0 view .LVU679
 2617 0018 8361     		str	r3, [r0, #24]
 698:Core/Src/main.c ****   {
 2618              		.loc 1 698 3 is_stmt 1 view .LVU680
 698:Core/Src/main.c ****   {
 2619              		.loc 1 698 7 is_stmt 0 view .LVU681
 2620 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2621              	.LVL191:
 698:Core/Src/main.c ****   {
 2622              		.loc 1 698 6 discriminator 1 view .LVU682
 2623 001e 0028     		cmp	r0, #0
 2624 0020 00D1     		bne	.L126
 706:Core/Src/main.c **** 
 2625              		.loc 1 706 1 view .LVU683
 2626              		@ sp needed
 2627 0022 10BD     		pop	{r4, pc}
 2628              	.L126:
 700:Core/Src/main.c ****   }
 2629              		.loc 1 700 5 is_stmt 1 view .LVU684
 2630 0024 FFF7FEFF 		bl	Error_Handler
 2631              	.LVL192:
 2632              	.L128:
 2633              		.align	2
 2634              	.L127:
 2635 0028 00000000 		.word	htim14
 2636 002c 00200040 		.word	1073750016
 2637              		.cfi_endproc
 2638              	.LFE70:
 2640              		.section	.text.SystemClock_Config,"ax",%progbits
 2641              		.align	1
 2642              		.global	SystemClock_Config
 2643              		.syntax unified
 2644              		.code	16
 2645              		.thumb_func
 2647              	SystemClock_Config:
 2648              	.LFB66:
 508:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2649              		.loc 1 508 1 view -0
 2650              		.cfi_startproc
 2651              		@ args = 0, pretend = 0, frame = 72
 2652              		@ frame_needed = 0, uses_anonymous_args = 0
 2653 0000 00B5     		push	{lr}
 2654              		.cfi_def_cfa_offset 4
 2655              		.cfi_offset 14, -4
 2656 0002 93B0     		sub	sp, sp, #76
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 74


 2657              		.cfi_def_cfa_offset 80
 509:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2658              		.loc 1 509 3 view .LVU686
 509:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2659              		.loc 1 509 22 is_stmt 0 view .LVU687
 2660 0004 3422     		movs	r2, #52
 2661 0006 0021     		movs	r1, #0
 2662 0008 05A8     		add	r0, sp, #20
 2663 000a FFF7FEFF 		bl	memset
 2664              	.LVL193:
 510:Core/Src/main.c **** 
 2665              		.loc 1 510 3 is_stmt 1 view .LVU688
 510:Core/Src/main.c **** 
 2666              		.loc 1 510 22 is_stmt 0 view .LVU689
 2667 000e 1022     		movs	r2, #16
 2668 0010 0021     		movs	r1, #0
 2669 0012 01A8     		add	r0, sp, #4
 2670 0014 FFF7FEFF 		bl	memset
 2671              	.LVL194:
 515:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2672              		.loc 1 515 3 is_stmt 1 view .LVU690
 515:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2673              		.loc 1 515 36 is_stmt 0 view .LVU691
 2674 0018 0223     		movs	r3, #2
 2675 001a 0593     		str	r3, [sp, #20]
 516:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2676              		.loc 1 516 3 is_stmt 1 view .LVU692
 516:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2677              		.loc 1 516 30 is_stmt 0 view .LVU693
 2678 001c 0122     		movs	r2, #1
 2679 001e 0892     		str	r2, [sp, #32]
 517:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2680              		.loc 1 517 3 is_stmt 1 view .LVU694
 517:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2681              		.loc 1 517 41 is_stmt 0 view .LVU695
 2682 0020 0F32     		adds	r2, r2, #15
 2683 0022 0992     		str	r2, [sp, #36]
 518:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2684              		.loc 1 518 3 is_stmt 1 view .LVU696
 518:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2685              		.loc 1 518 34 is_stmt 0 view .LVU697
 2686 0024 0E93     		str	r3, [sp, #56]
 519:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2687              		.loc 1 519 3 is_stmt 1 view .LVU698
 519:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2688              		.loc 1 519 35 is_stmt 0 view .LVU699
 2689 0026 8023     		movs	r3, #128
 2690 0028 1B02     		lsls	r3, r3, #8
 2691 002a 0F93     		str	r3, [sp, #60]
 520:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 2692              		.loc 1 520 3 is_stmt 1 view .LVU700
 520:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 2693              		.loc 1 520 32 is_stmt 0 view .LVU701
 2694 002c 8023     		movs	r3, #128
 2695 002e 5B03     		lsls	r3, r3, #13
 2696 0030 1093     		str	r3, [sp, #64]
 521:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 75


 2697              		.loc 1 521 3 is_stmt 1 view .LVU702
 522:Core/Src/main.c ****   {
 2698              		.loc 1 522 3 view .LVU703
 522:Core/Src/main.c ****   {
 2699              		.loc 1 522 7 is_stmt 0 view .LVU704
 2700 0032 05A8     		add	r0, sp, #20
 2701 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2702              	.LVL195:
 522:Core/Src/main.c ****   {
 2703              		.loc 1 522 6 discriminator 1 view .LVU705
 2704 0038 0028     		cmp	r0, #0
 2705 003a 0ED1     		bne	.L132
 529:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 2706              		.loc 1 529 3 is_stmt 1 view .LVU706
 529:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 2707              		.loc 1 529 31 is_stmt 0 view .LVU707
 2708 003c 0723     		movs	r3, #7
 2709 003e 0193     		str	r3, [sp, #4]
 531:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2710              		.loc 1 531 3 is_stmt 1 view .LVU708
 531:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2711              		.loc 1 531 34 is_stmt 0 view .LVU709
 2712 0040 053B     		subs	r3, r3, #5
 2713 0042 0293     		str	r3, [sp, #8]
 532:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2714              		.loc 1 532 3 is_stmt 1 view .LVU710
 532:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2715              		.loc 1 532 35 is_stmt 0 view .LVU711
 2716 0044 0023     		movs	r3, #0
 2717 0046 0393     		str	r3, [sp, #12]
 533:Core/Src/main.c **** 
 2718              		.loc 1 533 3 is_stmt 1 view .LVU712
 533:Core/Src/main.c **** 
 2719              		.loc 1 533 36 is_stmt 0 view .LVU713
 2720 0048 0493     		str	r3, [sp, #16]
 535:Core/Src/main.c ****   {
 2721              		.loc 1 535 3 is_stmt 1 view .LVU714
 535:Core/Src/main.c ****   {
 2722              		.loc 1 535 7 is_stmt 0 view .LVU715
 2723 004a 0121     		movs	r1, #1
 2724 004c 01A8     		add	r0, sp, #4
 2725 004e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2726              	.LVL196:
 535:Core/Src/main.c ****   {
 2727              		.loc 1 535 6 discriminator 1 view .LVU716
 2728 0052 0028     		cmp	r0, #0
 2729 0054 03D1     		bne	.L133
 539:Core/Src/main.c **** 
 2730              		.loc 1 539 1 view .LVU717
 2731 0056 13B0     		add	sp, sp, #76
 2732              		@ sp needed
 2733 0058 00BD     		pop	{pc}
 2734              	.L132:
 524:Core/Src/main.c ****   }
 2735              		.loc 1 524 5 is_stmt 1 view .LVU718
 2736 005a FFF7FEFF 		bl	Error_Handler
 2737              	.LVL197:
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 76


 2738              	.L133:
 537:Core/Src/main.c ****   }
 2739              		.loc 1 537 5 view .LVU719
 2740 005e FFF7FEFF 		bl	Error_Handler
 2741              	.LVL198:
 2742              		.cfi_endproc
 2743              	.LFE66:
 2745              		.section	.text.main,"ax",%progbits
 2746              		.align	1
 2747              		.global	main
 2748              		.syntax unified
 2749              		.code	16
 2750              		.thumb_func
 2752              	main:
 2753              	.LFB65:
 440:Core/Src/main.c **** 
 2754              		.loc 1 440 1 view -0
 2755              		.cfi_startproc
 2756              		@ Volatile: function does not return.
 2757              		@ args = 0, pretend = 0, frame = 0
 2758              		@ frame_needed = 0, uses_anonymous_args = 0
 2759 0000 10B5     		push	{r4, lr}
 2760              		.cfi_def_cfa_offset 8
 2761              		.cfi_offset 4, -8
 2762              		.cfi_offset 14, -4
 444:Core/Src/main.c ****   HAL_NVIC_DisableIRQ(TIM14_IRQn);
 2763              		.loc 1 444 3 view .LVU721
 2764 0002 0620     		movs	r0, #6
 2765 0004 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2766              	.LVL199:
 445:Core/Src/main.c **** 
 2767              		.loc 1 445 3 view .LVU722
 2768 0008 1320     		movs	r0, #19
 2769 000a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2770              	.LVL200:
 452:Core/Src/main.c **** 
 2771              		.loc 1 452 3 view .LVU723
 2772 000e FFF7FEFF 		bl	HAL_Init
 2773              	.LVL201:
 459:Core/Src/main.c **** 
 2774              		.loc 1 459 3 view .LVU724
 2775 0012 FFF7FEFF 		bl	SystemClock_Config
 2776              	.LVL202:
 466:Core/Src/main.c ****   MX_CAN_Init();
 2777              		.loc 1 466 3 view .LVU725
 2778 0016 FFF7FEFF 		bl	MX_GPIO_Init
 2779              	.LVL203:
 467:Core/Src/main.c ****   MX_SPI1_Init();
 2780              		.loc 1 467 3 view .LVU726
 2781 001a FFF7FEFF 		bl	MX_CAN_Init
 2782              	.LVL204:
 468:Core/Src/main.c ****   MX_TIM3_Init();
 2783              		.loc 1 468 3 view .LVU727
 2784 001e FFF7FEFF 		bl	MX_SPI1_Init
 2785              	.LVL205:
 469:Core/Src/main.c ****   MX_TIM16_Init();
 2786              		.loc 1 469 3 view .LVU728
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 77


 2787 0022 FFF7FEFF 		bl	MX_TIM3_Init
 2788              	.LVL206:
 470:Core/Src/main.c ****   MX_TIM14_Init();
 2789              		.loc 1 470 3 view .LVU729
 2790 0026 FFF7FEFF 		bl	MX_TIM16_Init
 2791              	.LVL207:
 471:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2792              		.loc 1 471 3 view .LVU730
 2793 002a FFF7FEFF 		bl	MX_TIM14_Init
 2794              	.LVL208:
 473:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim16);
 2795              		.loc 1 473 3 view .LVU731
 2796 002e 1648     		ldr	r0, .L136
 2797 0030 0C21     		movs	r1, #12
 2798 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2799              	.LVL209:
 474:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 2800              		.loc 1 474 3 view .LVU732
 2801 0036 1548     		ldr	r0, .L136+4
 2802 0038 FFF7FEFF 		bl	HAL_TIM_Base_Start
 2803              	.LVL210:
 475:Core/Src/main.c ****   
 2804              		.loc 1 475 3 view .LVU733
 2805 003c 9020     		movs	r0, #144
 2806 003e 0122     		movs	r2, #1
 2807 0040 1021     		movs	r1, #16
 2808 0042 C005     		lsls	r0, r0, #23
 2809 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2810              	.LVL211:
 477:Core/Src/main.c ****   can_setup();
 2811              		.loc 1 477 3 view .LVU734
 2812 0048 FFF7FEFF 		bl	addr_setup
 2813              	.LVL212:
 478:Core/Src/main.c ****   adc_configure();
 2814              		.loc 1 478 3 view .LVU735
 2815 004c FFF7FEFF 		bl	can_setup
 2816              	.LVL213:
 479:Core/Src/main.c **** 
 2817              		.loc 1 479 3 view .LVU736
 2818 0050 FFF7FEFF 		bl	adc_configure
 2819              	.LVL214:
 481:Core/Src/main.c ****   HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 2820              		.loc 1 481 3 view .LVU737
 2821 0054 0E4C     		ldr	r4, .L136+8
 2822 0056 2000     		movs	r0, r4
 2823 0058 FFF7FEFF 		bl	HAL_CAN_Start
 2824              	.LVL215:
 482:Core/Src/main.c **** 
 2825              		.loc 1 482 3 view .LVU738
 2826 005c 0221     		movs	r1, #2
 2827 005e 2000     		movs	r0, r4
 2828 0060 FFF7FEFF 		bl	HAL_CAN_ActivateNotification
 2829              	.LVL216:
 484:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim14);
 2830              		.loc 1 484 3 view .LVU739
 2831 0064 0620     		movs	r0, #6
 2832 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 78


 2833              	.LVL217:
 485:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(TIM14_IRQn);
 2834              		.loc 1 485 3 view .LVU740
 2835 006a 0A48     		ldr	r0, .L136+12
 2836 006c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2837              	.LVL218:
 486:Core/Src/main.c **** 
 2838              		.loc 1 486 3 view .LVU741
 2839 0070 1320     		movs	r0, #19
 2840 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 2841              	.LVL219:
 2842              	.L135:
 492:Core/Src/main.c ****   {
 2843              		.loc 1 492 3 view .LVU742
 494:Core/Src/main.c ****     HAL_Delay(500);
 2844              		.loc 1 494 5 view .LVU743
 2845 0076 0121     		movs	r1, #1
 2846 0078 0748     		ldr	r0, .L136+16
 2847 007a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 2848              	.LVL220:
 495:Core/Src/main.c ****     /* USER CODE END WHILE */
 2849              		.loc 1 495 5 discriminator 1 view .LVU744
 2850 007e FA20     		movs	r0, #250
 2851 0080 4000     		lsls	r0, r0, #1
 2852 0082 FFF7FEFF 		bl	HAL_Delay
 2853              	.LVL221:
 492:Core/Src/main.c ****   {
 2854              		.loc 1 492 9 view .LVU745
 2855 0086 F6E7     		b	.L135
 2856              	.L137:
 2857              		.align	2
 2858              	.L136:
 2859 0088 00000000 		.word	htim3
 2860 008c 00000000 		.word	htim16
 2861 0090 00000000 		.word	hcan
 2862 0094 00000000 		.word	htim14
 2863 0098 00140048 		.word	1207964672
 2864              		.cfi_endproc
 2865              	.LFE65:
 2867              		.global	tx_nst_data
 2868              		.section	.bss.tx_nst_data,"aw",%nobits
 2869              		.align	2
 2872              	tx_nst_data:
 2873 0000 00000000 		.space	8
 2873      00000000 
 2874              		.global	rx_nst_data
 2875              		.section	.bss.rx_nst_data,"aw",%nobits
 2876              		.align	2
 2879              	rx_nst_data:
 2880 0000 00000000 		.space	8
 2880      00000000 
 2881              		.global	can_std_channel
 2882              		.section	.bss.can_std_channel,"aw",%nobits
 2885              	can_std_channel:
 2886 0000 00       		.space	1
 2887              		.global	txMailbox
 2888              		.section	.bss.txMailbox,"aw",%nobits
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 79


 2889              		.align	2
 2892              	txMailbox:
 2893 0000 00000000 		.space	4
 2894              		.global	nst_state
 2895              		.section	.data.nst_state,"aw"
 2898              	nst_state:
 2899 0000 F0       		.byte	-16
 2900              		.global	nst_addr_base
 2901              		.section	.bss.nst_addr_base,"aw",%nobits
 2902              		.align	2
 2905              	nst_addr_base:
 2906 0000 00000000 		.space	4
 2907              		.global	std_state
 2908              		.section	.data.std_state,"aw"
 2911              	std_state:
 2912 0000 F0       		.byte	-16
 2913              		.global	std_addr_base
 2914              		.section	.data.std_addr_base,"aw"
 2915              		.align	2
 2918              	std_addr_base:
 2919 0000 00010000 		.word	256
 2920              		.global	addr
 2921              		.section	.bss.addr,"aw",%nobits
 2924              	addr:
 2925 0000 00       		.space	1
 2926              		.global	adc_configured
 2927              		.section	.bss.adc_configured,"aw",%nobits
 2930              	adc_configured:
 2931 0000 00       		.space	1
 2932              		.global	adc_data
 2933              		.section	.bss.adc_data,"aw",%nobits
 2934              		.align	2
 2937              	adc_data:
 2938 0000 00000000 		.space	16
 2938      00000000 
 2938      00000000 
 2938      00000000 
 2939              		.global	filter
 2940              		.section	.bss.filter,"aw",%nobits
 2941              		.align	2
 2944              	filter:
 2945 0000 00000000 		.space	40
 2945      00000000 
 2945      00000000 
 2945      00000000 
 2945      00000000 
 2946              		.global	rxh_nst
 2947              		.section	.bss.rxh_nst,"aw",%nobits
 2948              		.align	2
 2951              	rxh_nst:
 2952 0000 00000000 		.space	28
 2952      00000000 
 2952      00000000 
 2952      00000000 
 2952      00000000 
 2953              		.global	txh_nst
 2954              		.section	.bss.txh_nst,"aw",%nobits
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 80


 2955              		.align	2
 2958              	txh_nst:
 2959 0000 00000000 		.space	24
 2959      00000000 
 2959      00000000 
 2959      00000000 
 2959      00000000 
 2960              		.global	txh_std
 2961              		.section	.bss.txh_std,"aw",%nobits
 2962              		.align	2
 2965              	txh_std:
 2966 0000 00000000 		.space	96
 2966      00000000 
 2966      00000000 
 2966      00000000 
 2966      00000000 
 2967              		.global	htim16
 2968              		.section	.bss.htim16,"aw",%nobits
 2969              		.align	2
 2972              	htim16:
 2973 0000 00000000 		.space	72
 2973      00000000 
 2973      00000000 
 2973      00000000 
 2973      00000000 
 2974              		.global	htim14
 2975              		.section	.bss.htim14,"aw",%nobits
 2976              		.align	2
 2979              	htim14:
 2980 0000 00000000 		.space	72
 2980      00000000 
 2980      00000000 
 2980      00000000 
 2980      00000000 
 2981              		.global	htim3
 2982              		.section	.bss.htim3,"aw",%nobits
 2983              		.align	2
 2986              	htim3:
 2987 0000 00000000 		.space	72
 2987      00000000 
 2987      00000000 
 2987      00000000 
 2987      00000000 
 2988              		.global	hspi1
 2989              		.section	.bss.hspi1,"aw",%nobits
 2990              		.align	2
 2993              	hspi1:
 2994 0000 00000000 		.space	100
 2994      00000000 
 2994      00000000 
 2994      00000000 
 2994      00000000 
 2995              		.global	hcan
 2996              		.section	.bss.hcan,"aw",%nobits
 2997              		.align	2
 3000              	hcan:
 3001 0000 00000000 		.space	40
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 81


 3001      00000000 
 3001      00000000 
 3001      00000000 
 3001      00000000 
 3002              		.text
 3003              	.Letext0:
 3004              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 3005              		.file 4 "C:/Users/sapph/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 3006              		.file 5 "C:/Users/sapph/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 3007              		.file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 3008              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 3009              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 3010              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 3011              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 3012              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_can.h"
 3013              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 3014              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 3015              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 3016              		.file 15 "Core/Inc/main.h"
 3017              		.file 16 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 3018              		.file 17 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 3019              		.file 18 "<built-in>"
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 82


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:214    .text.MX_GPIO_Init:000000d0 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:220    .text.delay_us:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:226    .text.delay_us:00000000 delay_us
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:253    .text.delay_us:00000010 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2972   .bss.htim16:00000000 htim16
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:258    .text.addr_setup:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:264    .text.addr_setup:00000000 addr_setup
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:358    .text.addr_setup:00000060 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2924   .bss.addr:00000000 addr
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2918   .data.std_addr_base:00000000 std_addr_base
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:365    .text.can_setup:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:371    .text.can_setup:00000000 can_setup
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:508    .text.can_setup:00000078 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2965   .bss.txh_std:00000000 txh_std
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2958   .bss.txh_nst:00000000 txh_nst
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2905   .bss.nst_addr_base:00000000 nst_addr_base
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2944   .bss.filter:00000000 filter
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:3000   .bss.hcan:00000000 hcan
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:519    .text.can_std_transmit:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:525    .text.can_std_transmit:00000000 can_std_transmit
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:613    .text.can_std_transmit:00000050 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2937   .bss.adc_data:00000000 adc_data
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2892   .bss.txMailbox:00000000 txMailbox
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:621    .text.can_nst_transmit:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:627    .text.can_nst_transmit:00000000 can_nst_transmit
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:675    .text.can_nst_transmit:00000024 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2898   .data.nst_state:00000000 nst_state
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2872   .bss.tx_nst_data:00000000 tx_nst_data
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:685    .text.can_tx_transmit_timer_handler:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:691    .text.can_tx_transmit_timer_handler:00000000 can_tx_transmit_timer_handler
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:712    .text.can_tx_transmit_timer_handler:0000000c $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2885   .bss.can_std_channel:00000000 can_std_channel
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:717    .text.can_rx_handler:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:723    .text.can_rx_handler:00000000 can_rx_handler
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:737    .text.ads131m04_transfer_word:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:743    .text.ads131m04_transfer_word:00000000 ads131m04_transfer_word
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:836    .text.ads131m04_transfer_word:00000068 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2993   .bss.hspi1:00000000 hspi1
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:841    .text.ads131m04_transfer_frame:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:847    .text.ads131m04_transfer_frame:00000000 ads131m04_transfer_frame
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:932    .text.ads131m04_adc_format_convert:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:938    .text.ads131m04_adc_format_convert:00000000 ads131m04_adc_format_convert
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:971    .text.ads131m04_adc_format_convert:00000018 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:976    .text.ads131m04_read_adc_nonblocking:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:982    .text.ads131m04_read_adc_nonblocking:00000000 ads131m04_read_adc_nonblocking
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1061   .text.ads131m04_drdy_exti_handler:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1067   .text.ads131m04_drdy_exti_handler:00000000 ads131m04_drdy_exti_handler
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1098   .text.ads131m04_drdy_exti_handler:00000014 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2930   .bss.adc_configured:00000000 adc_configured
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1104   .text.ads131m04_cmd:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1110   .text.ads131m04_cmd:00000000 ads131m04_cmd
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1194   .text.ads131m04_reset:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1200   .text.ads131m04_reset:00000000 ads131m04_reset
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 83


C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1230   .text.ads131m04_status:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1236   .text.ads131m04_status:00000000 ads131m04_status
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1268   .text.ads131m04_standby:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1274   .text.ads131m04_standby:00000000 ads131m04_standby
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1306   .text.ads131m04_wake:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1312   .text.ads131m04_wake:00000000 ads131m04_wake
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1344   .text.ads131m04_lock:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1350   .text.ads131m04_lock:00000000 ads131m04_lock
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1381   .text.ads131m04_lock:00000018 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1386   .text.ads131m04_unlock:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1392   .text.ads131m04_unlock:00000000 ads131m04_unlock
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1423   .text.ads131m04_unlock:00000018 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1428   .text.ads131m04_rreg:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1434   .text.ads131m04_rreg:00000000 ads131m04_rreg
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1480   .text.ads131m04_rreg:00000024 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1485   .text.ads131m04_rreg_multiple:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1491   .text.ads131m04_rreg_multiple:00000000 ads131m04_rreg_multiple
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1664   .text.ads131m04_rreg_multiple:000000ac $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1669   .text.ads131m04_wreg:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1675   .text.ads131m04_wreg:00000000 ads131m04_wreg
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1763   .text.ads131m04_wreg_multiple:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1769   .text.ads131m04_wreg_multiple:00000000 ads131m04_wreg_multiple
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1939   .text.ads131m04_test:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1945   .text.ads131m04_test:00000000 ads131m04_test
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1977   .text.adc_configure:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:1983   .text.adc_configure:00000000 adc_configure
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2089   .text.adc_configure:0000005c $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2096   .text.HAL_CAN_RxFifo0MsgPendingCallback:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2102   .text.HAL_CAN_RxFifo0MsgPendingCallback:00000000 HAL_CAN_RxFifo0MsgPendingCallback
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2127   .text.HAL_CAN_RxFifo0MsgPendingCallback:00000010 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2879   .bss.rx_nst_data:00000000 rx_nst_data
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2951   .bss.rxh_nst:00000000 rxh_nst
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2133   .text.Error_Handler:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2139   .text.Error_Handler:00000000 Error_Handler
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2171   .text.MX_CAN_Init:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2176   .text.MX_CAN_Init:00000000 MX_CAN_Init
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2249   .text.MX_CAN_Init:0000003c $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2255   .text.MX_SPI1_Init:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2260   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2342   .text.MX_SPI1_Init:00000048 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2348   .text.MX_TIM3_Init:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2353   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2508   .text.MX_TIM3_Init:000000a8 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2986   .bss.htim3:00000000 htim3
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2514   .text.MX_TIM16_Init:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2519   .text.MX_TIM16_Init:00000000 MX_TIM16_Init
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2572   .text.MX_TIM16_Init:00000028 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2579   .text.MX_TIM14_Init:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2584   .text.MX_TIM14_Init:00000000 MX_TIM14_Init
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2635   .text.MX_TIM14_Init:00000028 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2979   .bss.htim14:00000000 htim14
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2641   .text.SystemClock_Config:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2647   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2746   .text.main:00000000 $t
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2752   .text.main:00000000 main
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2859   .text.main:00000088 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2869   .bss.tx_nst_data:00000000 $d
ARM GAS  C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s 			page 84


C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2876   .bss.rx_nst_data:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2886   .bss.can_std_channel:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2889   .bss.txMailbox:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2902   .bss.nst_addr_base:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2911   .data.std_state:00000000 std_state
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2915   .data.std_addr_base:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2925   .bss.addr:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2931   .bss.adc_configured:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2934   .bss.adc_data:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2941   .bss.filter:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2948   .bss.rxh_nst:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2955   .bss.txh_nst:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2962   .bss.txh_std:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2969   .bss.htim16:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2976   .bss.htim14:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2983   .bss.htim3:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2990   .bss.hspi1:00000000 $d
C:\Users\sapph\AppData\Local\Temp\cc8bsqOa.s:2997   .bss.hcan:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_ReadPin
HAL_CAN_ConfigFilter
HAL_CAN_AddTxMessage
HAL_SPI_TransmitReceive
HAL_NVIC_DisableIRQ
HAL_CAN_GetRxMessage
HAL_CAN_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_TIM_Base_Start
HAL_CAN_Start
HAL_CAN_ActivateNotification
HAL_TIM_Base_Start_IT
HAL_GPIO_TogglePin
HAL_Delay
