Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a5ca22a2d71d487fab3fdee5aa5fc5db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_main_TB_behav xil_defaultlib.CPU_main_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioural of entity xil_defaultlib.IR_16bit [ir_16bit_default]
Compiling architecture behavioural of entity xil_defaultlib.IF_ID_buf [if_id_buf_default]
Compiling architecture behavioural of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioural of entity xil_defaultlib.ID_EX_buf [id_ex_buf_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_main [cpu_main_default]
Compiling architecture behavioral of entity xil_defaultlib.cpu_main_tb
Built simulation snapshot CPU_main_TB_behav
