$date
	Fri Jan  9 01:13:21 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # clk $end
$var wire 5 $ y [4:0] $end
$var reg 5 % y_t [4:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1100 %
b1100 $
1#
b110 "
b110 !
$end
#5000
0#
#10000
1#
#15000
b1001 "
b1000 !
0#
#20000
b10001 $
b10001 %
1#
#25000
0#
#30000
1#
#35000
b1001 !
0#
#40000
b10010 $
b10010 %
1#
#45000
0#
#50000
1#
#55000
b0 "
b1000 !
0#
#60000
b1000 $
b1000 %
1#
#65000
0#
#70000
1#
#75000
b110 "
0#
#80000
b1110 $
b1110 %
1#
#85000
0#
#90000
1#
#95000
b0 "
b0 !
0#
#100000
b0 $
b0 %
1#
#105000
0#
#110000
1#
#115000
b1001 "
b1000 !
0#
#120000
b10001 $
b10001 %
1#
#125000
0#
#130000
1#
#135000
b0 "
b101 !
0#
#140000
b101 $
b101 %
1#
#145000
0#
#150000
1#
#155000
b110 "
b100 !
0#
#160000
b1010 $
b1010 %
1#
#165000
0#
#170000
1#
#175000
b1 "
b11 !
0#
#180000
b100 $
b100 %
1#
#185000
0#
#190000
1#
#195000
0#
#200000
