From c23a454ad1ca157a7dc7c2944ad826c4be911704 Mon Sep 17 00:00:00 2001
From: OpenEmbedded <oe.patch@oe>
Date: Fri, 27 Jun 2025 17:52:12 +0530
Subject: [PATCH] Device tree overlay

---
 arch/arm64/boot/dts/Makefile                  |    1 +
 .../sl1680-dct-bothcsi-without-expander.dts   |  210 +++
 ...i0-with-expander-csi1-without-expander.dts |  134 ++
 .../dts/dct/sl1680-dct-csi0-with-expander.dts |   33 +
 .../dct/sl1680-dct-csi1-without-expander.dts  |  117 ++
 .../dct/sl1680-dct-haier-panel-overlay.dts    |  259 ++++
 arch/arm64/boot/dts/dct/sl1680-dct-rdk.dts    |  986 +++++++++++++
 .../dct/sl1680-dct-ws-1080p-panel-overlay.dts |  100 ++
 .../dts/dct/sl1680-dct-ws-panel-overlay.dts   |   89 ++
 arch/arm64/boot/dts/dct/sl1680-dct.dtsi       | 1277 +++++++++++++++++
 10 files changed, 3206 insertions(+)
 create mode 100644 arch/arm64/boot/dts/dct/sl1680-dct-bothcsi-without-expander.dts
 create mode 100644 arch/arm64/boot/dts/dct/sl1680-dct-csi0-with-expander-csi1-without-expander.dts
 create mode 100644 arch/arm64/boot/dts/dct/sl1680-dct-csi0-with-expander.dts
 create mode 100644 arch/arm64/boot/dts/dct/sl1680-dct-csi1-without-expander.dts
 create mode 100644 arch/arm64/boot/dts/dct/sl1680-dct-haier-panel-overlay.dts
 create mode 100644 arch/arm64/boot/dts/dct/sl1680-dct-rdk.dts
 create mode 100644 arch/arm64/boot/dts/dct/sl1680-dct-ws-1080p-panel-overlay.dts
 create mode 100644 arch/arm64/boot/dts/dct/sl1680-dct-ws-panel-overlay.dts
 create mode 100644 arch/arm64/boot/dts/dct/sl1680-dct.dtsi

diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile
index 639e01a4d855..f26db5a92cdd 100644
--- a/arch/arm64/boot/dts/Makefile
+++ b/arch/arm64/boot/dts/Makefile
@@ -30,3 +30,4 @@ subdir-y += synaptics
 subdir-y += ti
 subdir-y += toshiba
 subdir-y += xilinx
+subdir-y += dct
diff --git a/arch/arm64/boot/dts/dct/sl1680-dct-bothcsi-without-expander.dts b/arch/arm64/boot/dts/dct/sl1680-dct-bothcsi-without-expander.dts
new file mode 100644
index 000000000000..c100dd30a270
--- /dev/null
+++ b/arch/arm64/boot/dts/dct/sl1680-dct-bothcsi-without-expander.dts
@@ -0,0 +1,210 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+
+/ {
+
+	fragment@0 {
+		target-path = "/soc";
+		__overlay__ {
+			isp_vsi: isp_vsi@f9100000 {
+				/delete-property/reset-gpios;
+				/delete-property/enable-gpio;
+				status = "okay";
+				//en-gpios = <&expander1 4 GPIO_ACTIVE_HIGH>, <&expander1 7 GPIO_ACTIVE_HIGH>;
+				//reset-gpios = <&expander1 0 GPIO_ACTIVE_HIGH>, <&expander1 6 GPIO_ACTIVE_HIGH>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target-path = "/soc";
+		__overlay__ {
+			isp_vsi_video: isp_vsi_video {
+				status = "okay";
+				compatible = "verisilicon,video";
+				ports {
+					/delete-property/port@0;
+					/delete-property/port@1;
+					/delete-property/port@2;
+					/delete-property/port@3;
+					/delete-property/port@4;
+					/delete-property/port@5;
+					/delete-property/port@6;
+					/delete-property/port@7;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						reg = <0>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep0: endpoint@0 {
+							reg = <0>;
+							remote-endpoint = <&isp_vsi_subdev_ep1>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep1: endpoint@1 {
+							reg = <1>;
+							remote-endpoint = <&isp_vsi_subdev_ep2>;
+						};
+					};
+					port@2 {
+						reg = <2>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep2: endpoint@2 {
+							reg = <2>;
+							remote-endpoint = <&isp_vsi_subdev_ep3>;
+						};
+					};
+					port@3 {
+						reg = <3>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep3: endpoint@3 {
+							reg = <3>;
+							remote-endpoint = <&isp_vsi_subdev_ep4>;
+						};
+					};
+					port@4 {
+						reg = <4>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep4: endpoint@4 {
+							reg = <4>;
+							remote-endpoint = <&isp_vsi_subdev_ep6>;
+						};
+					};
+					port@5 {
+						reg = <5>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep5: endpoint@5 {
+							reg = <5>;
+							remote-endpoint = <&isp_vsi_subdev_ep7>;
+						};
+					};
+					port@6 {
+						reg = <6>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep6: endpoint@6 {
+							reg = <6>;
+							remote-endpoint = <&isp_vsi_subdev_ep8>;
+						};
+					};
+					port@7 {
+						reg = <7>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep7: endpoint@7 {
+							reg = <7>;
+							remote-endpoint = <&isp_vsi_subdev_ep9>;
+						};
+					};
+				};
+			};
+       };
+	};
+
+	fragment@2 {
+		target-path = "/soc";
+		__overlay__ {
+			isp_vsi_subdev: isp_vsi_subdev {
+				id = <0>;
+				status = "okay";
+				compatible = "verisilicon,isp";
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					/delete-property/port@1;
+					/delete-property/port@2;
+					/delete-property/port@3;
+					/delete-property/port@4;
+					/delete-property/port@6;
+					/delete-property/port@7;
+					/delete-property/port@8;
+					/delete-property/port@9;
+					port@1 {
+						reg = <1>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep1: endpoint@1 {
+							reg = <1>;
+							remote-endpoint = <&isp_vsi_video_ep0>;
+						};
+					};
+					port@2 {
+						reg = <2>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep2: endpoint@2 {
+							reg = <2>;
+							remote-endpoint = <&isp_vsi_video_ep1>;
+						};
+					};
+					port@3 {
+						reg = <3>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep3: endpoint@3 {
+							reg = <3>;
+							remote-endpoint = <&isp_vsi_video_ep2>;
+						};
+					};
+					port@4 {
+						reg = <4>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep4: endpoint@4 {
+							reg = <4>;
+							remote-endpoint = <&isp_vsi_video_ep3>;
+						};
+					};
+					port@6 {
+						reg = <6>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep6: endpoint@6 {
+							reg = <6>;
+							remote-endpoint = <&isp_vsi_video_ep4>;
+						};
+					};
+					port@7 {
+						reg = <7>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep7: endpoint@7 {
+							reg = <7>;
+							remote-endpoint = <&isp_vsi_video_ep5>;
+						};
+					};
+					port@8 {
+						reg = <8>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep8: endpoint@8 {
+							reg = <8>;
+							remote-endpoint = <&isp_vsi_video_ep6>;
+						};
+					};
+					port@9 {
+						reg = <9>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep9: endpoint@9 {
+							reg = <9>;
+							remote-endpoint = <&isp_vsi_video_ep7>;
+						};
+					};
+				};
+        	};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/dct/sl1680-dct-csi0-with-expander-csi1-without-expander.dts b/arch/arm64/boot/dts/dct/sl1680-dct-csi0-with-expander-csi1-without-expander.dts
new file mode 100644
index 000000000000..15b85bf0fa9e
--- /dev/null
+++ b/arch/arm64/boot/dts/dct/sl1680-dct-csi0-with-expander-csi1-without-expander.dts
@@ -0,0 +1,134 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+
+/ {
+	fragment@0 {
+		target-path = "/i2cdemux3/i2c@0";
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			expander2: gpio@49 {
+				compatible = "ti,pca9536";
+				reg = <0x49>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				reset-gpios = <&expander1 4 GPIO_ACTIVE_LOW>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target-path = "/soc";
+		__overlay__ {
+			isp_vsi: isp_vsi@f9100000 {
+				status = "okay";
+				reset-gpios = <&expander2 1 0>, <&expander1 6 0>;
+			    enable-gpios = <&expander2 0 0>, <&expander1 7 0>;
+
+			};
+		};
+	};
+	fragment@2 {
+		target-path = "/soc";
+		__overlay__ {
+			isp_vsi_video: isp_vsi_video {
+				status = "okay";
+				compatible = "verisilicon,video";
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@4 {
+						reg = <4>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep4: endpoint@4 {
+							reg = <4>;
+							remote-endpoint = <&isp_vsi_subdev_ep6>;
+						};
+					};
+					port@5 {
+						reg = <5>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep5: endpoint@5 {
+							reg = <5>;
+							remote-endpoint = <&isp_vsi_subdev_ep7>;
+						};
+					};
+					port@6 {
+						reg = <6>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep6: endpoint@6 {
+							reg = <6>;
+							remote-endpoint = <&isp_vsi_subdev_ep8>;
+						};
+					};
+					port@7 {
+						reg = <7>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep7: endpoint@7 {
+							reg = <7>;
+							remote-endpoint = <&isp_vsi_subdev_ep9>;
+						};
+					};
+				};
+			};
+		};
+	};
+
+	fragment@3 {
+		target-path = "/soc";
+		__overlay__ {
+			isp_vsi_subdev: isp_vsi_subdev {
+				id = <0>;
+				status = "okay";
+				compatible = "verisilicon,isp";
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@6 {
+						reg = <6>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep6: endpoint@6 {
+							reg = <6>;
+							remote-endpoint = <&isp_vsi_video_ep4>;
+						};
+					};
+					port@7 {
+						reg = <7>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep7: endpoint@7 {
+							reg = <7>;
+							remote-endpoint = <&isp_vsi_video_ep5>;
+						};
+					};
+					port@8 {
+						reg = <8>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep8: endpoint@8 {
+							reg = <8>;
+							remote-endpoint = <&isp_vsi_video_ep6>;
+						};
+					};
+					port@9 {
+						reg = <9>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep9: endpoint@9 {
+							reg = <9>;
+							remote-endpoint = <&isp_vsi_video_ep7>;
+						};
+					};
+				};
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/dct/sl1680-dct-csi0-with-expander.dts b/arch/arm64/boot/dts/dct/sl1680-dct-csi0-with-expander.dts
new file mode 100644
index 000000000000..55cecea990bc
--- /dev/null
+++ b/arch/arm64/boot/dts/dct/sl1680-dct-csi0-with-expander.dts
@@ -0,0 +1,33 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+
+/ {
+	fragment@0 {
+		target-path = "/i2cdemux3/i2c@0";
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			expander2: gpio@49 {
+				compatible = "ti,pca9536";
+				reg = <0x49>;
+				gpio-controller;
+				#gpio-cells = <2>;
+				reset-gpios = <&expander1 4 GPIO_ACTIVE_LOW>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target-path = "/soc";
+		__overlay__ {
+			isp_vsi: isp_vsi@f9100000 {
+				status = "okay";
+				reset-gpios = <&expander2 1 0>, <&expander1 6 0>;
+				enable-gpios = <&expander2 0 0>, <&expander1 7 0>;
+			};
+		};
+    	};
+};
diff --git a/arch/arm64/boot/dts/dct/sl1680-dct-csi1-without-expander.dts b/arch/arm64/boot/dts/dct/sl1680-dct-csi1-without-expander.dts
new file mode 100644
index 000000000000..8572caa8b17f
--- /dev/null
+++ b/arch/arm64/boot/dts/dct/sl1680-dct-csi1-without-expander.dts
@@ -0,0 +1,117 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+
+/ {
+
+	fragment@0 {
+		target-path = "/soc";
+		__overlay__ {
+			isp_vsi_video: isp_vsi_video {
+				status = "okay";
+				compatible = "verisilicon,video";
+				ports {
+					/delete-property/port@0;
+					/delete-property/port@1;
+					/delete-property/port@2;
+					/delete-property/port@3;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					port@0 {
+						reg = <0>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep0: endpoint@0 {
+							reg = <0>;
+							remote-endpoint = <&isp_vsi_subdev_ep6>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep1: endpoint@1 {
+							reg = <1>;
+							remote-endpoint = <&isp_vsi_subdev_ep7>;
+						};
+					};
+					port@2 {
+						reg = <2>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep2: endpoint@2 {
+							reg = <2>;
+							remote-endpoint = <&isp_vsi_subdev_ep8>;
+						};
+					};
+					port@3 {
+						reg = <3>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_video_ep3: endpoint@3 {
+							reg = <3>;
+							remote-endpoint = <&isp_vsi_subdev_ep9>;
+						};
+					};
+				};
+			};
+        	};
+	};
+
+	fragment@1 {
+		target-path = "/soc";
+		__overlay__ {
+			isp_vsi_subdev: isp_vsi_subdev {
+				id = <0>;
+				status = "okay";
+				compatible = "verisilicon,isp";
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					/delete-property/port@1;
+					/delete-property/port@2;
+					/delete-property/port@3;
+					/delete-property/port@4;
+					port@6 {
+						reg = <6>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep6: endpoint@6 {
+							reg = <6>;
+							remote-endpoint = <&isp_vsi_video_ep0>;
+						};
+					};
+					port@7 {
+						reg = <7>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep7: endpoint@7 {
+							reg = <7>;
+							remote-endpoint = <&isp_vsi_video_ep1>;
+						};
+					};
+					port@8 {
+						reg = <8>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep8: endpoint@8 {
+							reg = <8>;
+							remote-endpoint = <&isp_vsi_video_ep2>;
+						};
+					};
+					port@9 {
+						reg = <9>;
+						#address-cells = <1>;
+						#size-cells = <0>;
+						isp_vsi_subdev_ep9: endpoint@9 {
+							reg = <9>;
+							remote-endpoint = <&isp_vsi_video_ep3>;
+						};
+					};
+				};
+        		};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/dct/sl1680-dct-haier-panel-overlay.dts b/arch/arm64/boot/dts/dct/sl1680-dct-haier-panel-overlay.dts
new file mode 100644
index 000000000000..dca6546300cb
--- /dev/null
+++ b/arch/arm64/boot/dts/dct/sl1680-dct-haier-panel-overlay.dts
@@ -0,0 +1,259 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+* Copyright (C) 2016~2025 Synaptics Incorporated. All rights reserved.
+*
+* This program is free software; you can redistribute it and/or modify
+* it under the terms of the GNU General Public License version 2 or
+* later as published by the Free Software Foundation.
+
+* INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS-IS," AND
+* SYNAPTICS EXPRESSLY DISCLAIMS ALL EXPRESS AND IMPLIED WARRANTIES,
+* INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+* A PARTICULAR PURPOSE, AND ANY WARRANTIES OF NON-INFRINGEMENT OF ANY
+* INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT SHALL SYNAPTICS BE LIABLE
+* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, OR
+* CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE
+* OF THE INFORMATION CONTAINED IN THIS DOCUMENT, HOWEVER CAUSED AND
+* BASED ON ANY THEORY OF LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
+* NEGLIGENCE OR OTHER TORTIOUS ACTION, AND EVEN IF SYNAPTICS WAS
+* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. IF A TRIBUNAL OF
+* COMPETENT JURISDICTION DOES NOT PERMIT THE DISCLAIMER OF DIRECT
+* DAMAGES OR ANY OTHER DAMAGES, SYNAPTICS' TOTAL CUMULATIVE LIABILITY
+* TO ANY PARTY SHALL NOT EXCEED ONE HUNDRED U.S. DOLLARS.
+*/
+
+// config for Mipi-only Haier display
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target-path = "/soc/apb@f7e80000";
+		__overlay__ {
+			i2c0: i2c@1800 {
+				clock-frequency = <400000>;
+			};
+		};
+	};
+
+	fragment@1 {
+
+		target-path = "/soc";
+
+		__overlay__ {
+			drm: drm {
+
+				dsi_panel {
+					power-supply = <>;
+					backlight = <>;
+					HFP = <60>;
+					HSYNCWIDTH = <32>;
+					HBP = <60>;
+					ACTIVE_HEIGHT = <1280>;
+					VFP = <16>;
+					VBP = <14>;
+					FREQ = <75000>;
+					PIXEL_CLOCK = <75000>;
+					HTOTAL = <952>;
+					Lanes = /bits/ 8 <4>;
+					non-Continuous_clk = /bits/ 8 <1>;
+					Byte_clk = <56250>;
+					command = /bits/ 8 <0x39 0x04 0xFF 0x98 0x81 0x03
+						0x15 0x02 0x01 0x00
+						0x15 0x02 0x02 0x00
+						0x15 0x02 0x03 0x73
+						0x15 0x02 0x04 0xD7
+						0x15 0x02 0x05 0x00
+						0x15 0x02 0x06 0x08
+						0x15 0x02 0x07 0x11
+						0x15 0x02 0x08 0x00
+						0x15 0x02 0x09 0x3F
+						0x15 0x02 0x0a 0x00
+						0x15 0x02 0x0b 0x00
+						0x15 0x02 0x0c 0x00
+						0x15 0x02 0x0d 0x00
+						0x15 0x02 0x0e 0x00
+						0x15 0x02 0x0f 0x3F
+						0x15 0x02 0x10 0x3F
+						0x15 0x02 0x11 0x00
+						0x15 0x02 0x12 0x00
+						0x15 0x02 0x13 0x00
+						0x15 0x02 0x14 0x00
+						0x15 0x02 0x15 0x00
+						0x15 0x02 0x16 0x00
+						0x15 0x02 0x17 0x00
+						0x15 0x02 0x18 0x00
+						0x15 0x02 0x19 0x00
+						0x15 0x02 0x1a 0x00
+						0x15 0x02 0x1b 0x00
+						0x15 0x02 0x1c 0x00
+						0x15 0x02 0x1d 0x00
+						0x15 0x02 0x1e 0x40
+						0x15 0x02 0x1f 0x80
+						0x15 0x02 0x20 0x06
+						0x15 0x02 0x21 0x01
+						0x15 0x02 0x22 0x00
+						0x15 0x02 0x23 0x00
+						0x15 0x02 0x24 0x00
+						0x15 0x02 0x25 0x00
+						0x15 0x02 0x26 0x00
+						0x15 0x02 0x27 0x00
+						0x15 0x02 0x28 0x33
+						0x15 0x02 0x29 0x33
+						0x15 0x02 0x2a 0x00
+						0x15 0x02 0x2b 0x00
+						0x15 0x02 0x2c 0x00
+						0x15 0x02 0x2d 0x00
+						0x15 0x02 0x2e 0x00
+						0x15 0x02 0x2f 0x00
+						0x15 0x02 0x30 0x00
+						0x15 0x02 0x31 0x00
+						0x15 0x02 0x32 0x00
+						0x15 0x02 0x33 0x00
+						0x15 0x02 0x34 0x00
+						0x15 0x02 0x35 0x00
+						0x15 0x02 0x36 0x00
+						0x15 0x02 0x37 0x00
+						0x15 0x02 0x38 0x00
+						0x15 0x02 0x39 0x00
+						0x15 0x02 0x3a 0x00
+						0x15 0x02 0x3b 0x00
+						0x15 0x02 0x3c 0x00
+						0x15 0x02 0x3d 0x00
+						0x15 0x02 0x3e 0x00
+						0x15 0x02 0x3f 0x00
+						0x15 0x02 0x40 0x00
+						0x15 0x02 0x41 0x00
+						0x15 0x02 0x42 0x00
+						0x15 0x02 0x43 0x00
+						0x15 0x02 0x44 0x00
+						0x15 0x02 0x50 0x01
+						0x15 0x02 0x51 0x23
+						0x15 0x02 0x52 0x44
+						0x15 0x02 0x53 0x67
+						0x15 0x02 0x54 0x89
+						0x15 0x02 0x55 0xab
+						0x15 0x02 0x56 0x01
+						0x15 0x02 0x57 0x23
+						0x15 0x02 0x58 0x45
+						0x15 0x02 0x59 0x67
+						0x15 0x02 0x5a 0x89
+						0x15 0x02 0x5b 0xab
+						0x15 0x02 0x5c 0xcd
+						0x15 0x02 0x5d 0xef
+						0x15 0x02 0x5e 0x00
+						0x15 0x02 0x5f 0x0C
+						0x15 0x02 0x60 0x0C
+						0x15 0x02 0x61 0x0F
+						0x15 0x02 0x62 0x0F
+						0x15 0x02 0x63 0x0E
+						0x15 0x02 0x64 0x0E
+						0x15 0x02 0x65 0x06
+						0x15 0x02 0x66 0x07
+						0x15 0x02 0x67 0x0D
+						0x15 0x02 0x68 0x02
+						0x15 0x02 0x69 0x02
+						0x15 0x02 0x6a 0x02
+						0x15 0x02 0x6b 0x02
+						0x15 0x02 0x6c 0x02
+						0x15 0x02 0x6d 0x02
+						0x15 0x02 0x6e 0x0D
+						0x15 0x02 0x6f 0x02
+						0x15 0x02 0x70 0x02
+						0x15 0x02 0x71 0x05
+						0x15 0x02 0x72 0x01
+						0x15 0x02 0x73 0x08
+						0x15 0x02 0x74 0x00
+						0x15 0x02 0x75 0x0C
+						0x15 0x02 0x76 0x0C
+						0x15 0x02 0x77 0x0F
+						0x15 0x02 0x78 0x0F
+						0x15 0x02 0x79 0x0E
+						0x15 0x02 0x7a 0x0E
+						0x15 0x02 0x7b 0x06
+						0x15 0x02 0x7c 0x07
+						0x15 0x02 0x7d 0x0D
+						0x15 0x02 0x7e 0x02
+						0x15 0x02 0x7f 0x02
+						0x15 0x02 0x80 0x02
+						0x15 0x02 0x81 0x02
+						0x15 0x02 0x82 0x02
+						0x15 0x02 0x83 0x02
+						0x15 0x02 0x84 0x0D
+						0x15 0x02 0x85 0x02
+						0x15 0x02 0x86 0x02
+						0x15 0x02 0x87 0x05
+						0x15 0x02 0x88 0x01
+						0x15 0x02 0x89 0x08
+						0x15 0x02 0x8A 0x00
+						0x39 0x04 0xFF 0x98 0x81 0x04
+						0x15 0x02 0x6E 0x3B
+						0x15 0x02 0x6F 0x57
+						0x15 0x02 0x3A 0xA4
+						0x15 0x02 0x35 0x17
+						0x15 0x02 0x8D 0x1F
+						0x15 0x02 0x87 0xBA
+						0x15 0x02 0xB2 0xD1
+						0x15 0x02 0x88 0x0B
+						0x15 0x02 0x38 0x01
+						0x15 0x02 0x39 0x00
+						0x15 0x02 0xB5 0x07
+						0x15 0x02 0x31 0x75
+						0x39 0x04 0xFF 0x98 0x81 0x01
+						0x15 0x02 0x22 0x0A
+						0x15 0x02 0x31 0x09
+						0x15 0x02 0x50 0x86
+						0x15 0x02 0x51 0x82
+						0x15 0x02 0x60 0x27
+						0x15 0x02 0x62 0x20
+						0x15 0x02 0xA0 0x00
+						0x15 0x02 0xA1 0x12
+						0x15 0x02 0xA2 0x21
+						0x15 0x02 0xA3 0x12
+						0x15 0x02 0xA4 0x15
+						0x15 0x02 0xA5 0x27
+						0x15 0x02 0xA6 0x1C
+						0x15 0x02 0xA7 0x1E
+						0x15 0x02 0xA8 0x7D
+						0x15 0x02 0xA9 0x1C
+						0x15 0x02 0xAA 0x2B
+						0x15 0x02 0xAB 0x6C
+						0x15 0x02 0xAC 0x1B
+						0x15 0x02 0xAD 0x19
+						0x15 0x02 0xAE 0x4D
+						0x15 0x02 0xAF 0x29
+						0x15 0x02 0xB0 0x2A
+						0x15 0x02 0xB1 0x4D
+						0x15 0x02 0xB2 0x5A
+						0x15 0x02 0xB3 0x23
+						0x15 0x02 0xC0 0x00
+						0x15 0x02 0xC1 0x14
+						0x15 0x02 0xC2 0x21
+						0x15 0x02 0xC3 0x11
+						0x15 0x02 0xC4 0x16
+						0x15 0x02 0xC5 0x28
+						0x15 0x02 0xC6 0x1C
+						0x15 0x02 0xC7 0x1D
+						0x15 0x02 0xC8 0x7B
+						0x15 0x02 0xC9 0x1D
+						0x15 0x02 0xCA 0x29
+						0x15 0x02 0xCB 0x6B
+						0x15 0x02 0xCC 0x19
+						0x15 0x02 0xCD 0x18
+						0x15 0x02 0xCE 0x4B
+						0x15 0x02 0xCF 0x21
+						0x15 0x02 0xD0 0x29
+						0x15 0x02 0xD1 0x4D
+						0x15 0x02 0xD2 0x5B
+						0x15 0x02 0xD3 0x23
+						0x39 0x04 0xFF 0x98 0x81 0x00
+						0x05 0x01 0x11
+						0xFF 0xC0 0xD4 0x01 0x00
+						0x05 0x01 0x29
+						0xFF 0x10 0x27 0x00 0x00>;
+				};
+                        };
+                };
+	};
+};
diff --git a/arch/arm64/boot/dts/dct/sl1680-dct-rdk.dts b/arch/arm64/boot/dts/dct/sl1680-dct-rdk.dts
new file mode 100644
index 000000000000..b032e18f1c9d
--- /dev/null
+++ b/arch/arm64/boot/dts/dct/sl1680-dct-rdk.dts
@@ -0,0 +1,986 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+* Copyright (C) 2016~2023 Synaptics Incorporated. All rights reserved.
+*
+* This program is free software; you can redistribute it and/or modify
+* it under the terms of the GNU General Public License version 2 or
+* later as published by the Free Software Foundation.
+*
+* INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS-IS," AND
+* SYNAPTICS EXPRESSLY DISCLAIMS ALL EXPRESS AND IMPLIED WARRANTIES,
+* INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+* A PARTICULAR PURPOSE, AND ANY WARRANTIES OF NON-INFRINGEMENT OF ANY
+* INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT SHALL SYNAPTICS BE LIABLE
+* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, OR
+* CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE
+* OF THE INFORMATION CONTAINED IN THIS DOCUMENT, HOWEVER CAUSED AND
+* BASED ON ANY THEORY OF LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
+* NEGLIGENCE OR OTHER TORTIOUS ACTION, AND EVEN IF SYNAPTICS WAS
+* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. IF A TRIBUNAL OF
+* COMPETENT JURISDICTION DOES NOT PERMIT THE DISCLAIMER OF DIRECT
+* DAMAGES OR ANY OTHER DAMAGES, SYNAPTICS' TOTAL CUMULATIVE LIABILITY
+* TO ANY PARTY SHALL NOT EXCEED ONE HUNDRED U.S. DOLLARS.
+*/
+
+/dts-v1/;
+
+/memreserve/ 0x7f000000 0x01000000;
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/linux-event-codes.h>
+
+#include "sl1680-dct.dtsi"
+
+/ {
+	model = "sl1680_dct RDK";
+	compatible = "dct,sl1680_dct";
+
+	aliases {
+		i2c3 = &i2cdemux3_i2c;
+	};
+
+	cpus {
+		cpu@0 {
+			cpu0-supply = <&vcpu>;
+		};
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0 0x01000000 0 0x7f000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		ramoops@f901c000{
+			compatible = "ramoops";
+			reg = <0x0 0xf901c000 0x0 0x4000>;
+			record-size = <0x4000>;
+		};
+	};
+
+	panel0-backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm0 1 1000000 0>;
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <6>;
+		enable-gpio = <&expander0 1 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	dmabuf_heap {
+		compatible = "syna,berlin-heaps";
+		pool-num = <2>;
+		reg-names = "NonSecure", "Secure";
+		reg = <0 0x7f000000 0 0x00800000>,
+		      <0 0x7f800000 0 0x00800000>;
+		attributes-num-per-pool = <2>;
+		pool-attributes = <0x00000105 0x00000F3A 0x00000102 0x00000F3D>;
+	};
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		vmmc_sdhci1: vmmc_sdhci1 {
+			compatible = "regulator-fixed";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-name = "vmmc_sdio";
+			enable-active-high;
+			gpio = <&portb 12 GPIO_ACTIVE_HIGH>;
+		};
+
+		reg_usb0_vbus: usb0_vbus {
+			compatible = "regulator-fixed";
+			regulator-name = "usb0_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&expander0 5 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+	};
+
+	bt_reg_on: bt_reg_on {
+		compatible = "syna,rfkill";
+		bt-power-gpio = <&expander1 5 GPIO_ACTIVE_HIGH>;
+	};
+
+	bluesleep: bluesleep {
+		compatible = "syna,bluesleep";
+		bt-dev-wake-gpio = <&expander1 3 GPIO_ACTIVE_HIGH>;
+	};
+
+	gpio_keys {
+		compatible = "gpio-keys";
+		label = "gpio-keys";
+		pinctrl-names = "default";
+		pinctrl-0 = <&vol_key_pmux>;
+
+		vol_up {
+			label = "volume_up";
+			gpio = <&portb 6 GPIO_ACTIVE_HIGH>;
+			linux,code = <KEY_VOLUMEUP>;
+			linux,can-disable;
+			debounce-interval = <15>;
+		};
+
+		vol_down {
+			label = "volume_down";
+			gpio = <&portb 7 GPIO_ACTIVE_HIGH>;
+			linux,code = <KEY_VOLUMEDOWN>;
+			linux,can-disable;
+			debounce-interval = <15>;
+		};
+	};
+
+	gpioi2c3: gpioi2c3 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "i2c-gpio";
+		gpios = <&portd 10 GPIO_ACTIVE_HIGH /* sda */
+			 &portd 9 GPIO_ACTIVE_HIGH /* scl */
+			>;
+		i2c-gpio,delay-us = <5>;
+	};
+
+	i2cdemux3 {
+		compatible = "i2c-dyndmx-pinctrl";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		i2c-parent = <&i2c3>, <&gpioi2c3>;
+
+		pinctrl-names = "i2c3", "gpioi2c3";
+		pinctrl-0 = <&i2c3_pmux>;
+		pinctrl-1 = <&gpioi2c3_pmux>;
+
+		i2cdemux3_i2c: i2c@0 {
+			reg = <0>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			expander0: gpio@43 {
+				compatible = "fcs,fxl6408";
+				reg = <0x43>;
+				gpio-controller;
+				#gpio-cells = <2>;
+			};
+
+			expander1: gpio@44 {
+				compatible = "fcs,fxl6408";
+				reg = <0x44>;
+				gpio-controller;
+				#gpio-cells = <2>;
+			};
+
+			rtc0: rtc@68 {
+				compatible = "dallas,ds1339";
+				wakeup-source;
+				reg = <0x68>;
+			};
+
+			ina220@40 {
+				compatible = "ti,ina220";
+				reg = <0x40>;
+			};
+
+			ina220@41 {
+				compatible = "ti,ina220";
+				reg = <0x41>;
+			};
+		};
+
+		i2c@1 {
+			reg = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+	};
+};
+
+&pinctrl {
+	gmac0_pmux: gmac0-pmux {
+		groups = "RGMII_MDC", "RGMII_MDIO", "RGMII_TXC", "RGMII_TXD0", "RGMII_TXD1", "RGMII_TXD2", "RGMII_TXD3", "RGMII_TXCTL", "RGMII_RXC", "RGMII_RXD0", "RGMII_RXD1", "RGMII_RXD2", "RGMII_RXD3", "RGMII_RXCTL";
+		function = "rgmii";
+		drive-strength = <3>;
+	};
+
+	i2c0_pmux: i2c0-pmux {
+		groups = "TW0_SCL", "TW0_SDA";
+		function = "tw0";
+		drive-strength = <7>;
+	};
+
+	i2c1_pmux: i2c1-pmux {
+		groups = "SPI1_SS2n", "SPI1_SS3n";
+		function = "tw1b";
+		drive-strength = <3>;
+	};
+
+	sdhci1_pmux: sdhci1-pmux {
+		groups = "SDIO_CDn";
+		function = "sdio";
+		drive-strength = <7>;
+	};
+
+	sdhci1_gpio_pmux: sdhci1-gpio-pmux {
+		groups = "SDIO_WP";
+		function = "gpio";
+	};
+
+	hdmitx5v_pmux: hdmitx5v-pmux {
+		groups = "USB2_DRV_VBUS";
+		function = "gpio";
+	};
+	uart3_pmux: uart3-pmux {
+		groups = "STS0_CLK", "STS0_SOP", "STS0_SD", "STS0_VALD";
+		function = "uart3";
+		drive-strength = <3>;
+	};
+	vol_key_pmux: vol-key-pmux {
+		groups = "STS1_SOP", "STS1_CLK";
+		function = "gpio";
+	};
+
+};
+
+&sm_pinctrl {
+	i2c2_pmux: i2c2-pmux {
+		groups = "SM_URT1_TXD", "SM_URT1_RXD";
+		function = "tw2b";
+		drive-strength = <7>;
+	};
+
+	i2c3_pmux: i2c3-pmux {
+		groups = "SM_TW3_SCL", "SM_TW3_SDA";
+		function = "tw3";
+		drive-strength = <7>;
+	};
+
+	uart2_pmux: uart2-pmux {
+		groups = "SM_SPI2_SS2n", "SM_SPI2_SS3n", "SM_SPI2_SDI", "SM_SPI2_SDO";
+		function = "uart2";
+		drive-strength = <3>;
+	};
+
+	gpioi2c3_pmux: gpioi2c3-pmux {
+		groups = "SM_TW3_SCL", "SM_TW3_SDA";
+		function = "gpio";
+		drive-strength = <7>;
+	};
+
+	hrx5v_pmux: hrx5v-pmux {
+		groups = "SM_HDMIRX_PWR5V";
+		function = "gpio";
+		drive-strength = <7>;
+	};
+
+	hrxhpd_pmux: hrxhpd-pmux {
+		groups = "SM_HDMI_HPD";
+		function = "gpio";
+	};
+
+	hrxedid_pmux: hrxedid-pmux {
+		groups = "SM_TW2_SCL", "SM_TW2_SDA";
+		function = "rx_edid";
+		drive-strength = <7>;
+	};
+
+	gmac_gpio_pmux: gmac_gpio_pmux {
+		groups = "SM_TDO";
+		function = "gpio";
+	};
+
+	levelshift_pmux: levelshift-pmux {
+		groups = "SM_HDMIRX_HPD";
+		function = "gpio";
+	};
+};
+
+&avio_pinctrl {
+	pwm2_pmux: pwm2-pmux {
+		groups = "I2S1_DO2";
+		function = "pwm";
+        };
+
+	i2s1_pmux: i2s1-pmux {
+		groups = "I2S1_BCLKIO", "I2S1_LRCKIO", "I2S1_DO0", "I2S1_MCLK";
+		function = "i2s1";
+	};
+
+	i2s2_pmux: i2s2-pmux {
+		groups = "I2S2_BCLKIO", "I2S2_LRCKIO", "I2S2_DI0";
+		function = "i2s2";
+	};
+
+	falcon_gpio_pmux: falcon_gpio-pmux {
+		groups = "I2S1_DO1";
+		function = "gpio";
+	};
+
+	i2s3_pmux: i2s3-pmux {
+		groups = "I2S3_LRCKIO", "I2S3_BCLKIO", "I2S3_DI", "I2S3_DO";
+		function = "i2s3";
+	};
+
+	pdm_pmux: pdm-pmux {
+		groups = "I2S2_MCLK", "I2S2_DI3", "I2S2_DI2";
+		function = "pdm";
+	};
+
+	spdifo_pmux: spdifo-pmux {
+		groups = "SPDIFO";
+		function = "spdifo";
+	};
+
+	spdifi_pmux: spdifi-pmux {
+		groups = "SPDIFI";
+		function = "spdifi";
+	};
+};
+
+&sdhci0 {
+	status = "okay";
+	sdclkdl-dc = /bits/ 8 <26>;
+	mmc-ddr-1_8v;
+	mmc-hs200-1_8v;
+	mmc-hs400-1_8v;
+	dll-calibration;
+	pad-sp = /bits/ 8 <14>;
+	pad-sn = /bits/ 8 <14>;
+};
+
+&sdhci1 {
+	status = "okay";
+	pinctrl-0 = <&sdhci1_pmux>, <&sdhci1_gpio_pmux>;
+	pinctrl-names = "default";
+	no-sdio;
+	no-mmc;
+	disable-wp;
+	sdclkdl-dc = /bits/ 8 <75>;
+	pad-sp = /bits/ 8 <4>;
+	pad-sn = /bits/ 8 <4>;
+	vmmc-supply = <&vmmc_sdhci1>;
+};
+
+&pcie_phy0 {
+	status = "okay";
+};
+
+&pcie0 {
+	status = "okay";
+	reset-gpios = <&expander1 1 GPIO_ACTIVE_LOW>;
+};
+
+&i2c0 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c0_pmux>;
+	clock-frequency = <100000>;
+	no-irq-suspend;
+
+	expander_dummy: gpio_dummy {
+		compatible = "fcs,fxl6408";
+		reg = <0x43>;
+		gpio-controller;
+		#gpio-cells = <2>;
+	};
+
+	rpi_panel_regulator: rpi_panel_regulator@45 {
+		compatible = "raspberrypi,7inch-touchscreen-panel-regulator";
+		reg = <0x45>;
+		gpio-controller;
+		#gpio-cells = <2>;
+	};
+
+	ina3221@40{
+		compatible = "ti,ina3221";
+		reg = <0x40>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		input@0 {
+			reg = <0x0>;
+			label = "VCORE";
+		};
+
+		input@1 {
+			reg = <0x1>;
+			label = "VCPU";
+		};
+
+		input@2 {
+			reg = <0x2>;
+			label = "VDDM";
+		};
+	};
+
+	ina3221@41{
+		compatible = "ti,ina3221";
+		reg = <0x41>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		input@0 {
+			reg = <0x0>;
+			label = "PWR_3V3";
+		};
+
+		input@1 {
+			reg = <0x1>;
+			label = "VDDM_1V8";
+		};
+
+		input@2 {
+			reg = <0x2>;
+			label = "VDDM_1V1";
+		};
+	};
+};
+
+&i2c1 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c1_pmux>;
+
+	vcpu: regulator@40 {
+		compatible = "ti,tps62870";
+		reg = <0x40>;
+		status = "okay";
+		regulator-boot-on;
+		regulator-always-on;
+		regulator-active-discharge = <0>;
+		regulator-name = "vcpu";
+		regulator-min-microvolt = <700000>;
+		regulator-max-microvolt = <987500>;
+	};
+};
+
+&i2c2 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c2_pmux>;
+
+	vcore: regulator@40 {
+		compatible = "ti,tps62870";
+		reg = <0x40>;
+		status = "okay";
+		regulator-boot-on;
+		regulator-always-on;
+		regulator-active-discharge = <0>;
+		regulator-name = "vcore";
+		regulator-min-microvolt = <700000>;
+		regulator-max-microvolt = <987500>;
+	};
+};
+
+&i2c3 {
+	status = "okay";
+	no-irq-suspend;
+};
+
+&uart0 {
+	status = "okay";
+};
+
+&uart2 {
+	status = "okay";
+	pinctrl-0 = <&uart2_pmux>;
+	pinctrl-names = "default";
+};
+
+&uart3 {
+	status = "okay";
+	pinctrl-0 = <&uart3_pmux>;
+	pinctrl-names = "default";
+};
+
+&npu {
+	status = "okay";
+};
+
+&usb0 {
+	vbus-supply = <&reg_usb0_vbus>;
+	status = "okay";
+};
+
+&usb_phy0  {
+	status = "okay";
+};
+
+&xhci0 {
+	status = "okay";
+};
+
+&usb_phy1  {
+	status = "okay";
+};
+
+&mdio0 {
+	phy0: ethernet-phy@0 {
+		reg = <0>;
+		realtek,clkout-disable;
+		realtek,rxc-ssc-enable;
+		realtek,sysclk-ssc-enable;
+	};
+};
+
+&gmac0 {
+	status = "okay";
+	pinctrl-0 = <&gmac0_pmux>, <&gmac_gpio_pmux>;
+	pinctrl-names = "default";
+	phy-handle = <&phy0>;
+	phy-mode = "rgmii-id";
+	snps,reset-gpio = <&portd 8 GPIO_ACTIVE_HIGH>;
+	snps,reset-delays-us = <0 10000 50000>;
+};
+
+&sm {
+	status = "okay";
+};
+
+&ir {
+	status = "okay";
+};
+
+&isp {
+	status = "okay";
+	i2c-bus = <&i2c3>;
+	dev-addr = <112>;
+};
+
+&isp_be {
+	status = "okay";
+};
+
+&isp_scaler {
+	status = "okay";
+};
+
+&vpp {
+        status = "okay";
+};
+
+&isp_vsi {
+	status = "okay";
+	reset-gpios = <&expander1 0 0>, <&expander1 6 0>;
+	enable-gpios = <&expander1 4 0>, <&expander1 7 0>;
+};
+
+&isp_vsi_video {
+	status = "okay";
+};
+
+&isp_vsi_vb {
+	status = "okay";
+};
+
+&isp_vsi_mipi {
+	status = "okay";
+};
+
+&isp_vsi_subdev {
+	status = "okay";
+};
+
+&fb {
+	status = "okay";
+};
+
+&tsp {
+	status = "okay";
+};
+
+&h1 {
+	status = "okay";
+};
+
+&vxg {
+	status = "okay";
+};
+
+&shm {
+	status = "okay";
+};
+
+&bm {
+	status = "okay";
+};
+
+&drm {
+	status = "okay";
+
+	/* Supported Modes:	0 - HDMI only
+	 * 			1 - MIPI Only
+	 *			2 - Dual Mode PIP
+	 *
+ 	 * Supported types:	0 - HDMI
+	 * 		  	3 - MIPI-DSI
+	 */
+	disp-mode = <2>;
+	disp1-res-id = <24>;
+	disp1-type = <0>;
+	disp2-res-id = <102>;
+	disp2-type = <3>;
+
+	dsi_panel {
+		status= "okay";
+
+		power-supply= <&rpi_panel_regulator>;
+		backlight = <&rpi_panel_regulator>;
+
+		NO_OF_RESID =  <1>;
+		DSI_RES =  <102>;
+		ACTIVE_WIDTH = <800>;
+		HFP = <70>;
+		HSYNCWIDTH = <20>;
+		HBP = <26>;
+		ACTIVE_HEIGHT = <480>;
+		VFP = <7>;
+		VSYNCWIDTH = <2>;
+		VBP = <21>;
+		FREQ = <28030>;
+		TYPE = <1>;
+		SCAN = <0>;
+		FRAME_RATE = <9>;
+		FLAG_3D = <0>;
+		FREQ = <28030>;
+		PTS_PER_4 = <6000>;
+
+		bits_per_pixel = <24>;
+		busformat = <0>;
+
+		VB_MIN =  /bits/ 8 <6>;
+		HB_MIN =  /bits/ 8 <30>;
+		V_OFF = /bits/ 8 <6>;
+		H_OFF = /bits/ 8 <20>;
+		HB_VOP_OFF = /bits/ 8 <8>;
+		VB_VOP_OFF = /bits/ 8 <3>;
+		HB_BE = /bits/ 8 <7>;
+		VB_BE = /bits/ 8 <2>;
+		VB_FP = /bits/ 8 <2>;
+		HB_FP = /bits/ 8 <10>;
+		PIXEL_CLOCK = <28030>;
+
+		HTOTAL = <916>;
+		Lanes = /bits/ 8 <1>;
+		Vid_mode = /bits/ 8 <2>;
+		virtual_chan = /bits/ 8 <0>;
+		Clk_Lane_Polarity = /bits/ 8 <0>;
+		Data_Lane_Polarity = /bits/ 8 <0>;
+		Recv_ack = /bits/ 8 <0>;
+		Loosely_18 = /bits/ 8 <0>;
+		H_polarity = /bits/ 8 <1>;
+		V_Polarity = /bits/ 8 <1>;
+		Data_Polarity = /bits/ 8 <1>;
+		Eotp_tx = /bits/ 8 <1>;
+		Eotp_rx = /bits/ 8 <0>;
+		non-Continuous_clk = /bits/ 8 <0>;
+		dpi_lp_cmd =  /bits/ 8 <1>;
+		Color_coding = /bits/ 8 <5>;
+		Chunks = <0>;
+		Null_Pkt = <0>;
+		Byte_clk = <84090>;
+
+	/*  COMMAND= Command for initialisation
+	*  Format - <CMD> <Payloadlength-n> <BYTE1> <...> <BYTEn>
+	*  Long write Ex: 39 04 FF 98 81 03
+
+	*  Delay in micro seconds Command format: 0xFF <4BYTE delay>
+	*  Delay for 100ms(100000us => 0x000186A0)
+	*  	- FF A0 86 01 00
+	*/
+		command = /bits/ 8 <0x29  0x06 0x10  0x02  0x03  0x00  0x00 0x00
+				0x29  0x06 0x64  0x01  0x0C  0x00  0x00 0x00
+				0x29  0x06 0x68  0x01  0x0C  0x00  0x00 0x00
+				0x29  0x06 0x44  0x01  0x00  0x00  0x00 0x00
+				0x29  0x06 0x48  0x01  0x00  0x00  0x00 0x00
+				0x29  0x06 0x14  0x01  0x15  0x00  0x00 0x00
+				0x29  0x06 0x50  0x04  0x60  0x00  0x00 0x00
+				0x29  0x06 0x20  0x04  0x52  0x01  0x10 0x00
+				0x29  0x06 0x28  0x04  0x20  0x03  0x69 0x00
+				0x29  0x06 0x2C  0x04  0x02  0x00  0x15 0x00
+				0x29  0x06 0x30  0x04  0xe0  0x01  0x07 0x00
+				0x29  0x06 0x34  0x04  0x0f  0x04  0x00 0x00
+				0x29  0x06 0x64  0x04  0x0f  0x04  0x00 0x00
+				0x29  0x06 0x04  0x01  0x01  0x00  0x00 0x00
+				0x29  0x06 0x04  0x02  0x01  0x00  0x00 0x00
+				0xFF 0xC0 0xD4 0x01 0x00
+				0xFF 0x10 0x27 0x00 0x00>;
+	};
+
+	hdmi_tx {
+		status= "okay";
+		/* HDMI_Tx core config array with fields as in below order -
+		   HPD handling - 1:enable sink hotplug handling 0:disable sink hotplug handling
+		   FixedModeset - 1:Enable mode config from within drm driver(on HPD), disable modeset interface to user
+				  0:Expose user interface to set mode, don't control from within drm driver
+		 */
+		hdtx-core-config = /bits/ 8 <1 1>;
+		/* Select format IDs enabled for profile. enter number of entries (inclusive) followed by entries <size, n1, n2..>
+		   ID to res mapping as below
+		   1280x720P30=10 1280x720P60=13
+		   1920x1080P24=22 1920x1080P25=21 1920x1080P30=19 1920x1080P50=26 1920x1080P59.94=25 1920x1080P60=24
+		   3840x2160P24=57 3840x2160P25=59 3840x2160P30=61 3840x2160P50=62 3840x2160P59.94=63 3840x2160P60=64 */
+		hdtx-supported-formats = /bits/ 8 <12 10 13 22 21 19 26 25 24 61 62 64>;
+	};
+};
+
+&avio {
+	status = "okay";
+	pinctrl-0 = <&hdmitx5v_pmux>;
+	pinctrl-names = "default";
+	vpp {
+		hdtx5v-gpio = <&portb 23 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&cec {
+	status = "okay";
+};
+
+&axi_mc0 {
+	status = "okay";
+};
+
+&gpu {
+	status = "okay";
+};
+
+&aout {
+	status = "okay";
+};
+
+&hrx {
+	status = "okay";
+	pinctrl-0 = <&hrx5v_pmux>, <&hrxhpd_pmux>, <&hrxedid_pmux>;
+	pinctrl-names = "default";
+	hrxhpd-gpio = <&portd 2 GPIO_ACTIVE_HIGH>;
+	hrx5v-gpio = <&portd 21 GPIO_ACTIVE_HIGH>;
+};
+
+&i2s_pri {
+	status = "okay";
+	pinctrl-0 = <&i2s1_pmux>;
+	pinctrl-names = "default";
+};
+
+&spdif_out {
+	status = "disabled";
+	pinctrl-0 = <&spdifo_pmux>;
+	pinctrl-names = "default";
+};
+
+&i2s_mic1 {
+	status = "okay";
+	pinctrl-0 = <&i2s2_pmux>;
+	pinctrl-names = "default";
+	intlmode;
+};
+
+&dmic {
+	status = "okay";
+	pinctrl-0 = <&pdm_pmux>;
+	pinctrl-names = "default";
+	pdm-type = <1>;
+	pdm-clk-sel = <2>;
+	ch-shift-check;
+};
+
+&i2s_mic2 {
+	status = "okay";
+	pinctrl-0 = <&i2s3_pmux>;
+	pinctrl-names = "default";
+	duplex;
+	disablemicmute;
+	sample-period = <16>;
+};
+
+&i2s_mic6 {
+	status = "okay";
+};
+
+&i2s_pri_lpbk {
+	status = "okay";
+};
+
+&i2s_hdmi_lpbk {
+	status = "okay";
+};
+
+&hdmi_out {
+	status = "okay";
+};
+
+&hdmi_in {
+	status = "okay";
+};
+
+&dolphin_spdifi {
+	status = "disabled";
+	//pinctrl-0 = <&spdifi_pmux>;
+	//pinctrl-names = "default";
+	//gate-gpio = <&expander2 4 GPIO_ACTIVE_HIGH>;
+	//enable-gpio = <&expander3 7 GPIO_ACTIVE_LOW>;
+	dynamic-src-ctrl;
+};
+
+&dolphin_pcm {
+	status = "okay";
+};
+
+&i2s_sec {
+	status = "okay";
+	pinctrl-0 = <&i2s3_pmux>;
+	pinctrl-names = "default";
+	duplex;
+	sample-period = <16>;
+};
+
+
+&dolphin_asoc {
+	status = "okay";
+
+	soc_i2so1: soc-i2so1 {
+		status = "okay";
+		stream-name = "soc-i2so1";
+		link-name = "soc-i2so1";
+		format = "i2s";
+		continuous-clock;
+		bitclock-inversion;
+		frame-inversion;
+		cpu-node = <&i2s_pri>;
+		codec-name = "snd-soc-dummy";
+		codec-dai-name = "snd-soc-dummy-dai";
+		platform-node = <&dolphin_pcm>;
+	};
+
+	soc_i2so3: soc-i2so3 {
+		status = "okay";
+		stream-name = "soc-i2so3";
+		link-name = "soc-i2so3";
+		format = "dsp_b";
+		bitclock-master;
+		frame-master;
+		cpu-node = <&i2s_sec>;
+		codec-name = "snd-soc-dummy";
+		codec-dai-name = "snd-soc-dummy-dai";
+		platform-node = <&dolphin_pcm>;
+	};
+
+	soc_dmic: soc-dmic {
+		status = "okay";
+		stream-name = "soc-dmic";
+		link-name = "soc-dmic";
+		cpu-node = <&dmic>;
+		codec-name = "snd-soc-dummy";
+		codec-dai-name = "snd-soc-dummy-dai";
+		platform-node = <&dolphin_pcm>;
+	};
+
+	soc_i2si: soc-i2si2 {
+		status = "okay";
+		stream-name = "soc-i2si2";
+		link-name = "soc-i2si2";
+		format = "i2s";
+		bitclock-master;
+		frame-master;
+		cpu-node = <&i2s_mic1>;
+		codec-name = "snd-soc-dummy";
+		codec-dai-name = "snd-soc-dummy-dai";
+		platform-node = <&dolphin_pcm>;
+	};
+
+	soc_i2si3: soc-i2si3 {
+		status = "okay";
+		stream-name = "btsco-in";
+		link-name = "btsco-in";
+		format = "dsp_b";
+		bitclock-master;
+		frame-master;
+		continuous-clock;
+		cpu-node = <&i2s_mic2>;
+		codec-name = "snd-soc-dummy";
+		codec-dai-name = "snd-soc-dummy-dai";
+		platform-node = <&dolphin_pcm>;
+	};
+
+	soc_i2s_pri_lpbk: soc-i2s-pri-lpbk {
+		status = "okay";
+		stream-name = "soc-i2s-pri-lpbk";
+		link-name = "soc-i2s-pri-lpbk";
+		format = "i2s";
+		cpu-node = <&i2s_pri_lpbk>;
+		codec-name = "snd-soc-dummy";
+		codec-dai-name = "snd-soc-dummy-dai";
+		platform-node = <&dolphin_pcm>;
+	};
+
+	soc_i2s_hdmi_lpbk: soc-i2s-hdmi-lpbk {
+		status = "okay";
+		stream-name = "soc-i2s-hdmi-lpbk";
+		link-name = "soc-i2s-hdmi-lpbk";
+		format = "i2s";
+		cpu-node = <&i2s_hdmi_lpbk>;
+		codec-name = "snd-soc-dummy";
+		codec-dai-name = "snd-soc-dummy-dai";
+		platform-node = <&dolphin_pcm>;
+	};
+
+	soc_hdmio: soc-hdmio {
+		status = "okay";
+		stream-name = "soc-hdmio";
+		link-name = "soc-hdmio";
+		format = "i2s";
+		cpu-node = <&hdmi_out>;
+		codec-name = "snd-soc-dummy";
+		codec-dai-name = "snd-soc-dummy-dai";
+		platform-node = <&dolphin_pcm>;
+	};
+
+	soc_hdmii: soc-hdmii {
+		status = "okay";
+		stream-name = "soc-hdmii";
+		link-name = "soc-hdmii";
+		cpu-node = <&hdmi_in>;
+		codec-name = "snd-soc-dummy";
+		codec-dai-name = "snd-soc-dummy-dai";
+		platform-node = <&dolphin_pcm>;
+	};
+};
+
+&ovp {
+	status = "okay";
+};
+
+&pwm0 {
+	pinctrl-0 = <&pwm2_pmux>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&mc_dfc {
+	status = "okay";
+};
+
+&sm_gpio0 {
+	pinctrl-0 = <&levelshift_pmux>;
+	pinctrl-names = "default";
+
+	portd: gpio-port@4 {
+		levelshift_en {
+			gpio-hog;
+			gpios = <20 GPIO_ACTIVE_HIGH>;
+			output-low;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/dct/sl1680-dct-ws-1080p-panel-overlay.dts b/arch/arm64/boot/dts/dct/sl1680-dct-ws-1080p-panel-overlay.dts
new file mode 100644
index 000000000000..19333a13c2a5
--- /dev/null
+++ b/arch/arm64/boot/dts/dct/sl1680-dct-ws-1080p-panel-overlay.dts
@@ -0,0 +1,100 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+* Copyright (C) 2016~2025 Synaptics Incorporated. All rights reserved.
+*
+* This program is free software; you can redistribute it and/or modify
+* it under the terms of the GNU General Public License version 2 or
+* later as published by the Free Software Foundation.
+*
+* INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS-IS," AND
+* SYNAPTICS EXPRESSLY DISCLAIMS ALL EXPRESS AND IMPLIED WARRANTIES,
+* INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+* A PARTICULAR PURPOSE, AND ANY WARRANTIES OF NON-INFRINGEMENT OF ANY
+* INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT SHALL SYNAPTICS BE LIABLE
+* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, OR
+* CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE
+* OF THE INFORMATION CONTAINED IN THIS DOCUMENT, HOWEVER CAUSED AND
+* BASED ON ANY THEORY OF LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
+* NEGLIGENCE OR OTHER TORTIOUS ACTION, AND EVEN IF SYNAPTICS WAS
+* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. IF A TRIBUNAL OF
+* COMPETENT JURISDICTION DOES NOT PERMIT THE DISCLAIMER OF DIRECT
+* DAMAGES OR ANY OTHER DAMAGES, SYNAPTICS' TOTAL CUMULATIVE LIABILITY
+* TO ANY PARTY SHALL NOT EXCEED ONE HUNDRED U.S. DOLLARS.
+*/
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+
+		target-path = "/soc/apb@f7e80000";
+
+		__overlay__ {
+			i2c0: i2c@1800 {
+				rpi_panel_regulator: rpi_panel_regulator@45 {
+					status= "disabled";
+				};
+
+				waveshare: waveshare@45 {
+					compatible = "waveshare,13.3inch-4lane-panel";
+					reg = <0x45>;
+					status= "okay";
+				};
+			};
+		};
+	};
+
+	fragment@1 {
+
+		target-path = "/soc";
+
+		__overlay__ {
+			drm: drm {
+				dsi_panel {
+					power-supply = <>;
+
+					backlight = <&waveshare>;
+					compatible_panel="waveshare,13.3inch-4lane-panel";
+					ACTIVE_WIDTH = <1920>;
+					HFP = <88>;
+					HSYNCWIDTH = <44>;
+					HBP = <148>;
+					ACTIVE_HEIGHT = <1080>;
+					VFP = <4>;
+					VSYNCWIDTH = <5>;
+					VBP = <36>;
+					FREQ = <148500>;
+					bits_per_pixel = <24>;
+					busformat = <0>;
+
+					HTOTAL = <2200>;
+					Lanes = /bits/ 8 <4>;
+					Vid_mode = /bits/ 8 <2>;
+					virtual_chan = /bits/ 8 <0>;
+					Clk_Lane_Polarity = /bits/ 8 <0>;
+					Data_Lane_Polarity = /bits/ 8 <0>;
+					Recv_ack = /bits/ 8 <0>;
+					Loosely_18 = /bits/ 8 <0>;
+					H_polarity = /bits/ 8 <1>;
+					V_Polarity = /bits/ 8 <1>;
+					Data_Polarity = /bits/ 8 <1>;
+					Eotp_tx = /bits/ 8 <1>;
+					Eotp_rx = /bits/ 8 <0>;
+					non-Continuous_clk = /bits/ 8 <0>;
+					dpi_lp_cmd = /bits/ 8 <1>;
+					Color_coding = /bits/ 8 <5>;
+					Chunks = <0>;
+					Null_Pkt = <0>;
+					Byte_clk = <148500>;
+
+					command = /bits/ 8 <0xFF  0x10 0x27  0x00  0x00>;
+				};
+
+				dsi_hdmi_lt9611_bridge {
+					status = "disabled";
+				};
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/dct/sl1680-dct-ws-panel-overlay.dts b/arch/arm64/boot/dts/dct/sl1680-dct-ws-panel-overlay.dts
new file mode 100644
index 000000000000..73306b7700a2
--- /dev/null
+++ b/arch/arm64/boot/dts/dct/sl1680-dct-ws-panel-overlay.dts
@@ -0,0 +1,89 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+* Copyright (C) 2016~2025 Synaptics Incorporated. All rights reserved.
+*
+* This program is free software; you can redistribute it and/or modify
+* it under the terms of the GNU General Public License version 2 or
+* later as published by the Free Software Foundation.
+*
+* INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS-IS," AND
+* SYNAPTICS EXPRESSLY DISCLAIMS ALL EXPRESS AND IMPLIED WARRANTIES,
+* INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+* A PARTICULAR PURPOSE, AND ANY WARRANTIES OF NON-INFRINGEMENT OF ANY
+* INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT SHALL SYNAPTICS BE LIABLE
+* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, OR
+* CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE
+* OF THE INFORMATION CONTAINED IN THIS DOCUMENT, HOWEVER CAUSED AND
+* BASED ON ANY THEORY OF LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
+* NEGLIGENCE OR OTHER TORTIOUS ACTION, AND EVEN IF SYNAPTICS WAS
+* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. IF A TRIBUNAL OF
+* COMPETENT JURISDICTION DOES NOT PERMIT THE DISCLAIMER OF DIRECT
+* DAMAGES OR ANY OTHER DAMAGES, SYNAPTICS' TOTAL CUMULATIVE LIABILITY
+* TO ANY PARTY SHALL NOT EXCEED ONE HUNDRED U.S. DOLLARS.
+*/
+
+// config for Mipi-only with Waveshare panel
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	fragment@0 {
+		target-path = "/soc/apb@f7e80000";
+		__overlay__ {
+			i2c0: i2c@1800 {
+				clock-frequency = <100000>;
+
+				rpi_panel_regulator: rpi_panel_regulator@45 {
+					compatible = "raspberrypi,7inch-touchscreen-panel-regulator";
+					reg = <0x45>;
+					gpio-controller;
+					#gpio-cells = <2>;
+				};
+			};
+		};
+	};
+
+	fragment@1 {
+
+		target-path = "/soc";
+
+		__overlay__ {
+			drm: drm {
+				dsi_panel {
+					power-supply = <&rpi_panel_regulator>;
+					backlight = <&rpi_panel_regulator>;
+					HFP = <70>;
+					HSYNCWIDTH = <20>;
+					HBP = <26>;
+					ACTIVE_HEIGHT = <480>;
+					VFP = <7>;
+					VBP = <21>;
+					FREQ = <28030>;
+					PIXEL_CLOCK = <28030>;
+					HTOTAL = <916>;
+					Lanes = /bits/ 8 <1>;
+					non-Continuous_clk = /bits/ 8 <0>;
+					Byte_clk = <84090>;
+					command = /bits/ 8 <0x29  0x06 0x10  0x02  0x03  0x00  0x00 0x00
+						0x29  0x06 0x64  0x01  0x0C  0x00  0x00 0x00
+						0x29  0x06 0x68  0x01  0x0C  0x00  0x00 0x00
+						0x29  0x06 0x44  0x01  0x00  0x00  0x00 0x00
+						0x29  0x06 0x48  0x01  0x00  0x00  0x00 0x00
+						0x29  0x06 0x14  0x01  0x15  0x00  0x00 0x00
+						0x29  0x06 0x50  0x04  0x60  0x00  0x00 0x00
+						0x29  0x06 0x20  0x04  0x52  0x01  0x10 0x00
+						0x29  0x06 0x28  0x04  0x20  0x03  0x69 0x00
+						0x29  0x06 0x2C  0x04  0x02  0x00  0x15 0x00
+						0x29  0x06 0x30  0x04  0xe0  0x01  0x07 0x00
+						0x29  0x06 0x34  0x04  0x0f  0x04  0x00 0x00
+						0x29  0x06 0x64  0x04  0x0f  0x04  0x00 0x00
+						0x29  0x06 0x04  0x01  0x01  0x00  0x00 0x00
+						0x29  0x06 0x04  0x02  0x01  0x00  0x00 0x00
+						0xFF  0xC0 0xD4  0x01  0x00
+						0xFF  0x10 0x27  0x00  0x00>;
+				};
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/dct/sl1680-dct.dtsi b/arch/arm64/boot/dts/dct/sl1680-dct.dtsi
new file mode 100644
index 000000000000..5a97bac7d019
--- /dev/null
+++ b/arch/arm64/boot/dts/dct/sl1680-dct.dtsi
@@ -0,0 +1,1277 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+* Copyright (C) 2016~2023 Synaptics Incorporated. All rights reserved.
+*
+* This program is free software; you can redistribute it and/or modify
+* it under the terms of the GNU General Public License version 2 or
+* later as published by the Free Software Foundation.
+*
+* INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS-IS," AND
+* SYNAPTICS EXPRESSLY DISCLAIMS ALL EXPRESS AND IMPLIED WARRANTIES,
+* INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+* A PARTICULAR PURPOSE, AND ANY WARRANTIES OF NON-INFRINGEMENT OF ANY
+* INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT SHALL SYNAPTICS BE LIABLE
+* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, OR
+* CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE
+* OF THE INFORMATION CONTAINED IN THIS DOCUMENT, HOWEVER CAUSED AND
+* BASED ON ANY THEORY OF LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
+* NEGLIGENCE OR OTHER TORTIOUS ACTION, AND EVEN IF SYNAPTICS WAS
+* ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. IF A TRIBUNAL OF
+* COMPETENT JURISDICTION DOES NOT PERMIT THE DISCLAIMER OF DIRECT
+* DAMAGES OR ANY OTHER DAMAGES, SYNAPTICS' TOTAL CUMULATIVE LIABILITY
+* TO ANY PARTY SHALL NOT EXCEED ONE HUNDRED U.S. DOLLARS.
+*/
+
+#include <dt-bindings/clock/dolphin.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/thermal/thermal.h>
+
+/ {
+	compatible = "dct,sl1680_dct";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &uart0;
+		serial1 = &uart1;
+		serial2 = &uart2;
+		serial3 = &uart3;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		mmc0 = &sdhci0;
+		mmc1 = &sdhci1;
+	};
+
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+	};
+
+	optee {
+		compatible = "linaro,optee-tz";
+		method = "smc";
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			compatible = "arm,cortex-a73";
+			device_type = "cpu";
+			reg = <0x0>;
+			enable-method = "psci";
+			next-level-cache = <&l2>;
+			cpu-idle-states = <&CPU_SLEEP_0>;
+			operating-points-v2 = <&cpu_opp_table>;
+			clocks = <&cpupll 0>;
+			#cooling-cells = <2>;
+		};
+
+		cpu1: cpu@1 {
+			compatible = "arm,cortex-a73";
+			device_type = "cpu";
+			reg = <0x1>;
+			enable-method = "psci";
+			next-level-cache = <&l2>;
+			cpu-idle-states = <&CPU_SLEEP_0>;
+			operating-points-v2 = <&cpu_opp_table>;
+			clocks = <&cpupll 0>;
+		};
+
+		cpu2: cpu@2 {
+			compatible = "arm,cortex-a73";
+			device_type = "cpu";
+			reg = <0x2>;
+			enable-method = "psci";
+			next-level-cache = <&l2>;
+			cpu-idle-states = <&CPU_SLEEP_0>;
+			operating-points-v2 = <&cpu_opp_table>;
+			clocks = <&cpupll 0>;
+		};
+
+		cpu3: cpu@3 {
+			compatible = "arm,cortex-a73";
+			device_type = "cpu";
+			reg = <0x3>;
+			enable-method = "psci";
+			next-level-cache = <&l2>;
+			cpu-idle-states = <&CPU_SLEEP_0>;
+			operating-points-v2 = <&cpu_opp_table>;
+			clocks = <&cpupll 0>;
+		};
+
+		l2: l2-cache0 {
+			compatible = "cache";
+		};
+
+		idle-states {
+			entry-method = "psci";
+			CPU_SLEEP_0: cpu-sleep-0 {
+				compatible = "arm,idle-state";
+				local-timer-stop;
+				arm,psci-suspend-param = <0x0010000>;
+				entry-latency-us = <75>;
+				exit-latency-us = <155>;
+				min-residency-us = <50000>;
+			};
+		};
+
+		cpu_opp_table: opp_table0 {
+			compatible = "operating-points-v2";
+			opp-shared;
+
+			opp@800000000 {
+				opp-hz = /bits/ 64 <800000000>;
+				opp-microvolt = <800000 800000 900000>;
+				clock-latency-ns = <12600000>;
+			};
+
+			opp@1400000000 {
+				opp-hz = /bits/ 64 <1400000000>;
+				opp-microvolt = <800000 800000 900000>;
+				clock-latency-ns = <12600000>;
+			};
+
+			opp@1800000000 {
+				opp-hz = /bits/ 64 <1800000000>;
+				opp-microvolt = <800000 800000 900000>;
+				clock-latency-ns = <12600000>;
+				opp-suspend;
+			};
+
+			opp@2100000000 {
+				opp-hz = /bits/ 64 <2100000000>;
+				opp-microvolt = <900000 900000 900000>;
+				clock-latency-ns = <12600000>;
+			};
+		};
+	};
+
+	osc: osc {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <25000000>;
+	};
+
+	pmu {
+		compatible = "arm,cortex-a73-pmu";
+		interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-affinity = <&cpu0>,
+				     <&cpu1>,
+				     <&cpu2>,
+				     <&cpu3>;
+	};
+
+	timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
+	};
+
+	soc {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0 0 0 0xffffffff>;
+
+		h1: h1@f7000000 {
+			compatible = "syna,berlin-h1";
+			reg = <0xf7000000 0x400000>;
+			interrupts = <GIC_SPI 29 IRQ_TYPE_EDGE_RISING>;
+			clocks = <&clk CLK_ENCODER>;
+			status = "disabled";
+		};
+
+		avio: avio@f7400000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "syna,berlin-avio";
+			reg = <0xf7400000 0x200000>;
+			ranges = <0 0xf7400000 0x200000>;
+			status = "disabled";
+
+			dhub {
+				compatible = "syna,berlin-dhub";
+				frame-rate = <60>;
+				interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
+				interrupt-names = "vpp_dhub";
+			};
+
+			aio {
+				compatible = "syna,berlin-aio";
+				reg = <0xAC000 0x400>, <0x98000 0x8000>;
+				reg-names = "aio_base", "gbl_base";
+				clocks = <&clk CLK_AIOSYS>, <&apll0 0>, <&apll1 0>;
+				clock-names = "aio_sysclk", "audio0_clk", "audio1_clk";
+			};
+
+			vpp {
+				compatible = "syna,berlin-vpp";
+				clocks = <&vpll0 0>, <&vpll1 0>,
+					<&clk CLK_AIOSYS>, <&clk CLK_TXESC>;
+				clock-names = "avio_vclk0", "avio_dpiclk",
+					"aio_sysclk", "avio_txescclk";
+			};
+		};
+
+		vpll0: vpll0 {
+			compatible = "syna,dolphin-pll";
+			reg = <0xf749c004 0x20>, <0xf749c138 0x4>;
+			#clock-cells = <1>;
+			clocks = <&osc>;
+			bypass-shift = /bits/ 8 <0>;
+			pd-bypass;
+		};
+
+		apll0: apll0 {
+			compatible = "syna,dolphin-pll";
+			reg = <0xf749c028 0x20>, <0xf749c138 0x4>;
+			#clock-cells = <1>;
+			clocks = <&osc>;
+			bypass-shift = /bits/ 8 <2>;
+			pd-bypass;
+		};
+
+		apll1: apll1 {
+			compatible = "syna,dolphin-pll";
+			reg = <0xf749c04c 0x20>, <0xf749c138 0x4>;
+			#clock-cells = <1>;
+			clocks = <&osc>;
+			bypass-shift = /bits/ 8 <3>;
+			pd-bypass;
+		};
+
+		vpll1: vpll1 {
+			compatible = "syna,dolphin-pll";
+			reg = <0xf749c070 0x20>, <0xf749c138 0x4>;
+			#clock-cells = <1>;
+			clocks = <&osc>;
+			bypass-shift = /bits/ 8 <1>;
+			pd-bypass;
+		};
+
+		dhubctr_a: interrupt-controller@f74b8000 {
+			compatible = "syna,dolphin-dhub-irq";
+			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0xf74b8000 0x418>;
+			interrupt-controller;
+			#interrupt-cells = <1>;
+			#address-cells = <0>;
+		};
+
+		aout: aout@f74ac000 {
+			compatible = "syna,berlin-aout";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <0>, <2>, <7>, <14>;
+			interrupt-names = "ma0", "loro", "hdmi", "spdif";
+			status = "disabled";
+		};
+
+		i2s_pri: i2s-pri {
+			compatible = "syna,dolphin-i2s-pri";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <0>;
+			interrupt-names = "pri";
+		};
+
+		i2s_sec: i2s-sec {
+			compatible = "syna,dolphin-i2s-sec";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <2>;
+		};
+
+		spdif_out: spdif-out {
+			compatible = "syna,dolphin-spdifo";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <14>;
+			interrupt-names = "spdifo";
+		};
+
+		hdmi_out: hdmi-out {
+			compatible = "syna,dolphin-hdmi";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <7>;
+			interrupt-names = "hdmi";
+		};
+
+		hdmi_in: hdmi-in {
+			 compatible = "syna,dolphin-hdmi-indai";
+			 status = "disabled";
+		};
+
+		i2s_mic1: i2s-mic1 {
+			compatible = "syna,dolphin-i2s-mic1";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <5>;
+		};
+
+		i2s_mic2: i2s-mic2 {
+			compatible = "syna,dolphin-i2s-mic2";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <6>;
+		};
+
+		i2s_mic6: i2s-mic6 {
+			compatible = "syna,dolphin-i2s-mic6";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <15>;
+		};
+
+		i2s_pri_lpbk: i2s_pri_lpbk {
+			compatible = "syna,dolphin-i2s-pri-lpbk";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <10>;
+		};
+
+		i2s_hdmi_lpbk: i2s_hdmi_lpbk {
+			compatible = "syna,dolphin-i2s-hdmi-lpbk";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <11>;
+		};
+
+		pdm_pdmi: pdm-pdmi {
+			compatible = "syna,dolphin-pdm-pdmi";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <4>;
+		};
+
+		dmic: dmic-pdm {
+			compatible = "syna,dolphin-dmic-pdm";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <4>;
+			interleaved-mode;
+			interleaved-dummy-data;
+		};
+
+		dolphin_spdifi: dolphin-spdifi {
+			compatible = "syna,dolphin-spdifi";
+			status = "disabled";
+			interrupt-parent = <&dhubctr_a>;
+			/*Set spdif input margin value
+			 *for different sample rate.
+			 */
+			sample-rate-32000-margin = <0x1F171717>;
+			sample-rate-44100-margin = <0x1F171717>;
+			sample-rate-48000-margin = <0x1F171717>;
+			sample-rate-88000-margin = <0x1A101010>;
+			sample-rate-96000-margin = <0x1A101010>;
+			sample-rate-17600-margin = <0x0F080808>;
+			sample-rate-192000-margin = <0x0F070707>;
+			interrupts = <15>;
+		};
+
+		dolphin_pcm: dolphin-pcm {
+			compatible = "syna,dolphin-pcm";
+			status = "disabled";
+		};
+
+		dolphin_asoc: dolphin-asoc {
+			compatible = "syna,dolphin-asoc";
+			status = "disabled";
+		};
+
+		hrx: hrx@f74a0000 {
+			compatible = "syna,berlin-hrx";
+			interrupt-parent = <&dhubctr_a>;
+			interrupts = <9>, <23>, <24>, <25>, <26>, <27>;
+			interrupt-names = "mic3", "otg", "hdmirx", "ytg", "uvtg", "itg";
+			reg = <0xf74a0000 0x8000>, <0xf7fe2400 0x404>, <0xf74ac400 0x03f0>;
+			reg-names = "hrx_base", "edid_base", "vip_base";
+			status = "disabled";
+
+			/* EDID with 4K@60Hz support */
+			edid = [
+				00 FF FF FF FF FF FF 00 4F 2E 30 00 01 00 00 00
+				0B 1F 01 03 80 73 41 78 0A CF 74 A3 57 4C B0 23
+				09 48 4C 21 08 00 81 C0 81 40 81 80 01 01 01 01
+				01 01 01 01 01 01 02 3A 80 18 71 38 2D 40 58 2C
+				45 00 80 88 42 00 00 1A 02 3A 80 D0 72 38 2D 40
+				10 2C 45 80 20 C2 31 00 00 1E 00 00 00 FC 00 48
+				44 4D 49 0A 20 20 20 20 20 20 20 20 00 00 00 FD
+				00 32 4B 0F 45 3C 00 0A 20 20 20 20 20 20 01 5C
+				02 03 38 71 52 61 60 5F 5D 5E 10 1F 22 21 20 05
+				14 04 13 12 11 02 01 23 0F 07 07 83 01 00 00 6D
+				03 0C 00 10 00 38 3C 20 00 60 01 02 03 67 D8 5D
+				C4 01 78 80 00 E2 00 CB 01 1D 00 72 51 D0 1A 20
+				6E 28 55 00 C4 8E 21 00 00 18 00 00 00 00 00 00
+				00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+				00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
+				00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 8C
+			];
+		};
+
+		vxg: vxg@f7600000 {
+			compatible = "syna,berlin-vxg";
+			reg = <0xf7600000 0x200000>;
+			interrupts = <GIC_SPI 1 IRQ_TYPE_EDGE_RISING>;
+			clocks = <&clk CLK_DECODER>;
+			status = "disabled";
+		};
+
+		ovp: ovp@f78c0000 {
+			compatible = "syna,berlin-ovp";
+			reg = <0xf78c0000 0x10000>;
+			clocks = <&clk CLK_OVPCORE>;
+			clock-names = "ovp_coreclk";
+			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "ovp_intr";
+			status = "disabled";
+		};
+
+		gic: interrupt-controller@f7901000 {
+			compatible = "arm,gic-400";
+			#interrupt-cells = <3>;
+			#address-cells = <0>;
+			interrupt-controller;
+			reg = <0xf7901000 0x1000>,
+			      <0xf7902000 0x2000>,
+			      <0xf7904000 0x2000>,
+			      <0xf7906000 0x2000>;
+			interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
+		};
+
+		hwmon: hwmon@f7920100 {
+			compatible = "syna,dolphin-hwmon";
+			reg = <0xf7920100 0x14>;
+			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
+			#thermal-sensor-cells = <0>;
+		};
+
+		cpupll: cpupll@f7922000 {
+			compatible = "syna,dolphin-pll";
+			reg = <0xf7922000 0x20>, <0xf7ea0710 0x4>;
+			#clock-cells = <1>;
+			clocks = <&osc>, <&clk CLK_CPUFASTREF>;
+			bypass-shift = /bits/ 8 <4>;
+			suspend-resume;
+		};
+
+		axi_mc0: axi_meter@f7940000 {
+			compatible = "syna,dolphin-axi-meter";
+			reg = <0xF7940000 0x1000>;
+			status = "disabled";
+		};
+
+		gpu: gpu@0xf7980000 {
+			compatible = "img,powervr";
+			reg = <0xf7980000 0x80000>;
+			clocks = <&clk CLK_GFX3DCORE>, <&clk CLK_GFX3DSYS>;
+			clock-names = "gfx3dcore", "gfx3dsys";
+			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
+			operating-points-v2 = <&gpu_opp_table>;
+			status = "disabled";
+		};
+
+		gpu_opp_table: opp_table1 {
+			compatible = "operating-points-v2";
+			opp-shared;
+
+			opp@700000000 {
+				opp-hz = /bits/ 64 <700000000>;
+				clock-latency-ns = <500000>;
+			};
+		};
+
+		tsp: tsp@f7a40000 {
+			compatible = "syna,berlin-tsp";
+			clocks = <&clk CLK_TSP>, <&clk CLK_TSPREF>;
+			clock-names = "core", "ref";
+			interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
+			reg = <0xf7a40000 0x40000>;
+			status = "disabled";
+		};
+
+		shm: shm {
+			compatible = "syna,berlin-shm";
+			status = "disabled";
+		};
+
+		bm: bm {
+			compatible = "syna,berlin-bm";
+			status = "disabled";
+		};
+
+		drm: drm {
+			compatible = "syna,berlin-drm";
+			status = "disabled";
+
+			dsi_panel {
+				compatible = "syna,drm-dsi";
+				status = "disabled";
+			};
+
+			hdmi_tx {
+				compatible = "syna,drm-hdmi";
+				status= "disabled";
+			};
+		};
+
+		sdhci0: sdhci@f7aa0000 {
+			compatible = "snps,dwcmshc-sdhci";
+			reg = <0xf7aa0000 0x1000>;
+			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk CLK_EMMC>, <&gateclk CLK_EMMCSYS>;
+			clock-names = "core", "bus";
+			resets = <&chip 0x680 12 0 0>, <&chip 0x688 6 1 0>;
+			reset-names = "host", "phy";
+			phy-offset = <0x300>;
+			bus-width = <8>;
+			non-removable;
+			no-sd;
+			no-sdio;
+			status = "disabled";
+		};
+
+		sdhci1: sdhci@f7ab0000 {
+			compatible = "snps,dwcmshc-sdhci";
+			reg = <0xf7ab0000 0x1000>;
+			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk CLK_SD0>, <&gateclk CLK_SDIOSYS>;
+			clock-names = "core", "bus";
+			resets = <&chip 0x680 2 0 0 >, <&chip 0x688 5 1 0>;
+			reset-names = "host", "phy";
+			phy-offset = <0x300>;
+			bus-width = <4>;
+			status = "disabled";
+		};
+
+		gmac0: ethernet@f7b60000 {
+			compatible = "snps,dwmac";
+			reg = <0xf7b60000 0x2000>;
+			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "macirq";
+			clocks = <&clk CLK_GETHRGMII>, <&gateclk CLK_GETHRGMIISYS>;
+			clock-names = "stmmaceth", "pclk";
+			clk_csr = <1>;
+			snps,multicast-filter-bins = <128>;
+			snps,perfect-filter-entries = <16>;
+			snps,pbl = <32>;
+			rx-fifo-depth = <4096>;
+			tx-fifo-depth = <4096>;
+			snps,axi-config = <&gmac0_stmmac_axi_setup>;
+			status = "disabled";
+
+			mdio0: mdio0 {
+				compatible = "snps,dwmac-mdio";
+				#address-cells = <1>;
+				#size-cells = <0>;
+			};
+
+			gmac0_stmmac_axi_setup: stmmac-axi-config {
+				snps,wr_osr_lmt = <7>;
+				snps,rd_osr_lmt = <7>;
+			};
+		};
+
+		npu: npu@f7bc0000 {
+			compatible = "syna,synap", "vivante,galcore";
+			reg = <0xf7bc0000 0x40000>;
+			resets = <&chip 0x668 0 1 0>;
+			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gateclk CLK_NPUAXI>, <&clk CLK_NPU>;
+			clock-names = "sys", "core";
+			status = "disabled";
+		};
+
+		usb0: usb@f7c00000 {
+			compatible = "syna,berlin-usb";
+			reg = <0xf7c00000 0x40000>;
+			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gateclk 0>;
+			clock-names = "otg";
+			phys = <&usb_phy0>;
+			phy-names = "usb2-phy";
+			resets = <&chip 0x688 3 1 0>, <&chip 0x688 4 1 0>, <&chip 0x680 9 0 0>;
+			reset-names = "dwc2", "dwc2-ecc", "dwc2-sync";
+			dr_mode = "otg";
+			g-rx-fifo-size = <512>;
+			g-np-tx-fifo-size = <64>;
+			g-tx-fifo-size = <256 256 256 256 256 128  64 64
+			                   64  64  64  64  64  64  64>;
+			status = "disabled";
+		};
+
+		usb_phy0: phy@f7c40000 {
+			compatible = "syna,dolphin-usb2-phy";
+			reg = <0xf7c40000 0x100>;
+			#phy-cells = <0>;
+			resets = <&chip 0x688 2 1 0>;
+			reset-names = "phy";
+			status = "disabled";
+		};
+
+		mc_dfc: mc_dfc@f7cb0000 {
+			compatible = "syna,dolphin-mc-dfc";
+			reg = <0xf7cb0000 0x400>, <0xf7940000 0x400>;
+			interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
+			status = "disabled";
+		};
+
+		xhci0: xhci@f7d00000 {
+			compatible = "syna,dolphin-dwusb3";
+			clocks = <&clk CLK_USB3CORE>;
+			clock-names = "core_clk";
+			resets = <&chip 0x680 10 0 0>;
+			reset-names = "rst-sync";
+			phys = <&usb_phy1>;
+			phy-names = "usb-phy";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
+			status = "disabled";
+			usb_dwc3: dwc3@f7d00000 {
+				compatible = "snps,dwc3";
+				reg = <0xf7d00000 0x20000>;
+				interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
+				dr_mode = "host";
+			};
+		};
+
+		usb_phy1: phy@f7d20100 {
+			compatible = "syna,dolphin-usb3-phy";
+			reg = <0xf7d20100 0x20>;
+			#phy-cells = <0>;
+			resets = <&chip 0x688 0 1 0>;
+			reset-names = "phy";
+			status = "disabled";
+		};
+
+		pcie0: pcie@f7e40000 {
+			compatible = "syna,dolphin-pcie";
+			reg = <0xf7e40000 0x8000>, <0xf7e4a000 0x28>, <0xe0000000 0x00800000>;
+			reg-names = "dbi", "ctrl", "config";
+			interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&gateclk CLK_PCIE0SYS>;
+			resets = <&chip 0x688 1 1 0>;
+			#address-cells = <3>;
+			#size-cells = <2>;
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 0>;
+			interrupt-map = <0 0 0 0 &gic GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
+			num-lanes = <2>;
+			num-viewport = <4>;
+			device_type = "pci";
+			ranges = <0x81000000 0 0          0xe0800000 0 0x00800000
+				  0x82000000 0 0xe1000000 0xe1000000 0 0x07000000>;
+			phys = <&pcie_phy0>;
+			phy-names = "pcie-phy";
+			status = "disabled";
+		};
+
+		pcie_phy0: phy@f7e4a02c {
+			compatible = "syna,dolphin-pcie-phy";
+			reg = <0xf7e4a02c 0x1c>;
+			resets = <&chip 0x688 7 1 0>;
+			#phy-cells = <0>;
+			status = "disabled";
+		};
+
+		apb@f7e80000 {
+			compatible = "simple-bus";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges = <0 0xf7e80000 0x10000>;
+
+			timer0: timer@0400 {
+				compatible = "snps,dw-apb-timer";
+				reg = <0x0400 0x14>;
+				clocks = <&clk CLK_APBCORE>;
+				clock-names = "timer";
+				clock-freq = <200000000>;
+				interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
+			};
+
+			timer1: timer@0414 {
+				compatible = "snps,dw-apb-timer";
+				reg = <0x0414 0x14>;
+				clocks = <&clk CLK_APBCORE>;
+				clock-names = "timer";
+				clock-freq = <200000000>;
+				status = "disabled";
+			};
+
+			timer2: timer@0428 {
+				compatible = "snps,dw-apb-timer";
+				reg = <0x0428 0x14>;
+				clocks = <&clk CLK_APBCORE>;
+				clock-names = "timer";
+				clock-freq = <200000000>;
+				status = "disabled";
+			};
+
+			timer3: timer@043c {
+				compatible = "snps,dw-apb-timer";
+				reg = <0x043c 0x14>;
+				clocks = <&clk CLK_APBCORE>;
+				clock-names = "timer";
+				clock-freq = <200000000>;
+				status = "disabled";
+			};
+
+			timer4: timer@0450 {
+				compatible = "snps,dw-apb-timer";
+				reg = <0x0450 0x14>;
+				clocks = <&clk CLK_APBCORE>;
+				clock-names = "timer";
+				clock-freq = <200000000>;
+				status = "disabled";
+			};
+
+			timer5: timer@0464 {
+				compatible = "snps,dw-apb-timer";
+				reg = <0x0464 0x14>;
+				clocks = <&clk CLK_APBCORE>;
+				clock-names = "timer";
+				clock-freq = <200000000>;
+				status = "disabled";
+			};
+
+			timer6: timer@0478 {
+				compatible = "snps,dw-apb-timer";
+				reg = <0x0478 0x14>;
+				clocks = <&clk CLK_APBCORE>;
+				clock-names = "timer";
+				clock-freq = <200000000>;
+				status = "disabled";
+			};
+
+			timer7: timer@048c {
+				compatible = "snps,dw-apb-timer";
+				reg = <0x048c 0x14>;
+				clocks = <&clk CLK_APBCORE>;
+				clock-names = "timer";
+				clock-freq = <200000000>;
+				status = "disabled";
+			};
+
+			gpio1: gpio@0800 {
+				compatible = "snps,dw-apb-gpio";
+				dev_name = "gpio_soc_1";
+				reg = <0x0800 0x400>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				portb: gpio-port@1 {
+					gpio-controller;
+					#gpio-cells = <2>;
+					ngpios = <32>;
+					reg = <0>;
+					interrupt-controller;
+					#interrupt-cells = <2>;
+					#address-cells = <0>;
+					interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
+				};
+			};
+
+			gpio2: gpio@0c00 {
+				compatible = "snps,dw-apb-gpio";
+				dev_name = "gpio_soc_2";
+				reg = <0x0c00 0x400>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				portc: gpio-port@1 {
+					gpio-controller;
+					#gpio-cells = <2>;
+					ngpios = <32>;
+					reg = <0>;
+					interrupt-controller;
+					#interrupt-cells = <2>;
+					#address-cells = <0>;
+					interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
+				};
+			};
+
+			uart2: uart@1000 {
+				compatible = "snps,dw-apb-uart";
+				reg = <0x1000 0x100>;
+				interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk CLK_APBCORE>;
+				reg-shift = <2>;
+				status = "disabled";
+			};
+
+			uart3: uart@1400 {
+				compatible = "snps,dw-apb-uart";
+				reg = <0x1400 0x100>;
+				interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
+				clocks = <&clk CLK_APBCORE>;
+				reg-shift = <2>;
+				status = "disabled";
+			};
+
+			i2c0: i2c@1800 {
+				compatible = "snps,designware-i2c";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x1800 0x100>;
+				clocks = <&clk CLK_APBCORE>;
+				i2c-sda-hold-time-ns = <449>;
+				i2c-sda-falling-time-ns = <425>;
+				i2c-scl-falling-time-ns = <205>;
+				interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
+				status = "disabled";
+			};
+
+			spi1: spi@1c00 {
+				compatible = "snps,dw-apb-ssi";
+				reg = <0x1c00 0x100>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				num-cs = <4>;
+				clocks = <&clk CLK_APBCORE>;
+				interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
+				status = "disabled";
+			};
+
+			i2c1: i2c@2000 {
+				compatible = "snps,designware-i2c";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x2000 0x100>;
+				clocks = <&clk CLK_APBCORE>;
+				i2c-sda-hold-time-ns = <449>;
+				i2c-sda-falling-time-ns = <425>;
+				i2c-scl-falling-time-ns = <205>;
+				interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
+				status = "disabled";
+			};
+
+			gpio0: gpio@2400 {
+				compatible = "snps,dw-apb-gpio";
+				dev_name = "gpio_soc_0";
+				reg = <0x2400 0x400>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				porta: gpio-port@0 {
+					gpio-controller;
+					#gpio-cells = <2>;
+					ngpios = <32>;
+					reg = <0>;
+					interrupt-controller;
+					#interrupt-cells = <2>;
+					#address-cells = <0>;
+					interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
+				};
+			};
+		};
+
+		chipid@f7ea0000 {
+			compatible = "marvell,berlin-chipid";
+			reg = <0xf7ea0000 12>;
+		};
+
+		chip: chip-control@f7ea0000 {
+			compatible = "marvell,berlin4ct-chip-ctrl";
+			reg = <0xf7ea0000 0x700>;
+			#reset-cells = <4>;
+		};
+
+		syspll0: syspll0 {
+			compatible = "syna,dolphin-pll";
+			reg = <0xf7ea0200 0x20>, <0xf7ea0710 0x4>;
+			#clock-cells = <1>;
+			clocks = <&osc>;
+			bypass-shift = /bits/ 8 <0>;
+		};
+
+		syspll1: syspll1 {
+			compatible = "syna,dolphin-pll";
+			reg = <0xf7ea0220 0x20>, <0xf7ea0710 0x4>;
+			#clock-cells = <1>;
+			clocks = <&osc>;
+			bypass-shift = /bits/ 8 <1>;
+		};
+
+		syspll2: syspll2 {
+			compatible = "syna,dolphin-pll";
+			reg = <0xf7ea0240 0x20>, <0xf7ea0710 0x4>;
+			#clock-cells = <1>;
+			clocks = <&osc>;
+			bypass-shift = /bits/ 8 <2>;
+		};
+
+		gateclk: gateclk {
+			compatible = "syna,dolphin-gateclk";
+			reg = <0xf7ea0700 0x4>;
+			#clock-cells = <1>;
+		};
+
+		clk: clk {
+			compatible = "syna,dolphin-clk";
+			reg = <0xf7ea0720 0xf8>;
+			#clock-cells = <1>;
+			clocks = <&syspll0 0>, <&syspll2 0>, <&syspll0 1>, <&syspll1 1>, <&syspll2 1>, <&syspll1 0>;
+		};
+
+		pinctrl: pinctrl@f7ea8000 {
+			compatible = "syna,dolphin-soc-pinctrl";
+			reg = <0xf7ea8000 0x10>, <0xf7ea8800 0x88>;
+		};
+
+		avio_pinctrl: pinctrl@f7ea8400 {
+			compatible = "syna,dolphin-avio-pinctrl";
+			reg = <0xf7ea8400 0xc>, <0xf7ea8c00 0x58>;
+		};
+
+		pwm0: pwm@f7f20000 {
+			compatible = "marvell,berlin-pwm";
+			reg = <0xf7f20000 0x40>;
+			clocks = <&clk CLK_CFG>;
+			#pwm-cells = <3>;
+			status = "disabled";
+		};
+
+		sm: sm@f7f80000 {
+			compatible = "marvell,berlin-sm";
+			reg = <0xf7f80000 0x20000>, <0xf7fe2014 4>;
+			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+			mode-bootloader = <0x29012002>;
+			mode-recovery = <0x11092017>;
+			mode-fastboot = <0x12510399>;
+			mode-recovery,quiescent = <0x06012021>;
+			mode-quiescent = <0x01112021>;
+			status = "disabled";
+		};
+
+		ir: ir {
+			compatible = "marvell,berlin-ir";
+			status = "disabled";
+		};
+
+		apb@f7fc0000 {
+			compatible = "simple-bus";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges = <0 0xf7fc0000 0x10000>;
+			interrupt-parent = <&sic>;
+
+			sic: interrupt-controller@1000 {
+				compatible = "snps,dw-apb-ictl";
+				reg = <0x1000 0x30>;
+				interrupt-controller;
+				#interrupt-cells = <1>;
+				#address-cells = <0>;
+				interrupt-parent = <&gic>;
+				interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+			};
+
+			watchdog0: watchdog@3000 {
+				compatible = "snps,dw-wdt";
+				reg = <0x3000 0x100>;
+				clocks = <&osc>;
+				status = "disabled";
+			};
+
+			watchdog1: watchdog@4000 {
+				compatible = "snps,dw-wdt";
+				reg = <0x4000 0x100>;
+				clocks = <&osc>;
+				status = "disabled";
+			};
+
+			watchdog2: watchdog@5000 {
+				compatible = "snps,dw-wdt";
+				reg = <0x5000 0x100>;
+				clocks = <&osc>;
+				status = "disabled";
+			};
+
+			sm_gpio0: gpio@8000 {
+				compatible = "snps,dw-apb-gpio";
+				dev_name = "gpio_sm_0";
+				reg = <0x8000 0x400>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				no-suspend-resume;
+
+				portd: gpio-port@4 {
+					gpio-controller;
+					#gpio-cells = <2>;
+					ngpios = <32>;
+					reg = <0>;
+				};
+			};
+
+			spi0: spi@a000 {
+				compatible = "snps,dw-apb-ssi";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0xa000 0x100>;
+				num-cs = <4>;
+				clocks = <&osc>;
+				interrupts = <5>;
+				status = "disabled";
+			};
+
+			i2c2: i2c@b000 {
+				compatible = "snps,designware-i2c";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0xb000 0x100>;
+				clocks = <&osc>;
+				i2c-sda-hold-time-ns = <420>;
+				i2c-sda-falling-time-ns = <500>;
+				i2c-scl-falling-time-ns = <220>;
+				interrupts = <6>;
+				status = "disabled";
+			};
+
+			i2c3: i2c@c000 {
+				compatible = "snps,designware-i2c";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0xc000 0x100>;
+				clocks = <&osc>;
+				i2c-sda-hold-time-ns = <420>;
+				i2c-sda-falling-time-ns = <500>;
+				i2c-scl-falling-time-ns = <220>;
+				interrupts = <7>;
+				status = "disabled";
+			};
+
+			uart0: uart@d000 {
+				compatible = "snps,dw-apb-uart";
+				reg = <0xd000 0x100>;
+				interrupts = <8>;
+				clocks = <&osc>;
+				reg-shift = <2>;
+				status = "disabled";
+			};
+
+			uart1: uart@e000 {
+				compatible = "snps,dw-apb-uart";
+				reg = <0xe000 0x100>;
+				interrupts = <9>;
+				clocks = <&osc>;
+				reg-shift = <2>;
+				status = "disabled";
+			};
+		};
+
+		sm_pinctrl: pinctrl@f7fe2c10 {
+			compatible = "syna,dolphin-system-pinctrl";
+			reg = <0xf7fe2c10 0xc>, <0xf7fe2c1c 0x5c>;
+		};
+
+		isp: isp@f9100000 {
+			status = "disabled";
+			compatible = "syna,dolphin-isp";
+			reg = <0xf9100000 0x100000>;
+			clocks = <&clk CLK_TXESC>, <&clk CLK_ISP>, <&clk CLK_ISSSYS>, <&clk CLK_ISPBE>,
+				 <&clk CLK_ISPDSC>, <&clk CLK_ISPCSI0>, <&clk CLK_ISPCSI1>;
+			clock-names = "txescclk", "ispclk", "isssysclk", "ispbeclk",
+				      "ispdscclk", "ispcsi0clk", "ispcsi1clk";
+			resets = <&chip 0x688 8 1 0>;
+			reset-names = "isprst";
+			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "isp_core",
+					  "isp_tsb_dhub";
+		};
+
+		isp_scaler: isp_scaler {
+			status = "disabled";
+			compatible = "syna,dolphin-isp-scaler";
+		};
+
+		isp_be: isp_be {
+			status = "disabled";
+			compatible = "syna,dolphin-isp-be";
+		};
+
+		isp_vsi: isp_vsi@f9100000{
+			id = <0>;
+			status = "disabled";
+			compatible = "verislicon,isp";
+			reg = <0xf9100000 0x100000>;
+			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "isp_core";
+		};
+
+		isp_vsi_video: isp_vsi_video{
+			status = "disabled";
+			compatible = "verisilicon,video";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				port@0 {
+					reg = <0>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					isp_vsi_video_ep0: endpoint@0 {
+						reg = <0>;
+						remote-endpoint = <&isp_vsi_subdev_ep0>;
+					};
+				};
+
+				port@1 {
+					reg = <1>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					isp_vsi_video_ep1: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&isp_vsi_subdev_ep1>;
+					};
+				};
+
+				port@2 {
+					reg = <2>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					isp_vsi_video_ep2: endpoint@2 {
+						reg = <2>;
+						remote-endpoint = <&isp_vsi_subdev_ep2>;
+					};
+				};
+
+				port@3 {
+					reg = <3>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					isp_vsi_video_ep3: endpoint@3 {
+						reg = <3>;
+						remote-endpoint = <&isp_vsi_subdev_ep3>;
+					};
+				};
+			};
+		};
+
+		isp_vsi_vb: isp_vsi_vb{
+			id = <0>;
+			status = "disabled";
+			compatible = "verislicon,vb";
+		};
+
+		isp_vsi_mipi: isp_vsi_mipi{
+			status = "disabled";
+			compatible = "verisilicon,mipi";
+			reg = <0xf9150000 0x10000>;
+		};
+
+		isp_vsi_subdev: isp_vsi_subdev{
+			id = <0>;
+			status = "disabled";
+			compatible = "verisilicon,isp";
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				port@1 {
+					reg = <1>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					isp_vsi_subdev_ep0: endpoint@1 {
+						reg = <1>;
+						remote-endpoint = <&isp_vsi_video_ep0>;
+					};
+				};
+
+				port@2 {
+					reg = <2>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					isp_vsi_subdev_ep1: endpoint@2 {
+						reg = <2>;
+						remote-endpoint = <&isp_vsi_video_ep1>;
+					};
+				};
+
+				port@3 {
+					reg = <3>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					isp_vsi_subdev_ep2: endpoint@3 {
+						reg = <3>;
+						remote-endpoint = <&isp_vsi_video_ep2>;
+					};
+				};
+
+				port@4 {
+					reg = <4>;
+					#address-cells = <1>;
+					#size-cells = <0>;
+					isp_vsi_subdev_ep3: endpoint@4 {
+						reg = <4>;
+						remote-endpoint = <&isp_vsi_video_ep3>;
+					};
+				};
+			};
+		};
+
+		cec: cec@f7fe1000 {
+			compatible = "syna,berlin-cec";
+			interrupt-parent = <&sic>;
+			interrupts = <16>;
+			reg = <0xf7fe1000 0x1000>;
+			status = "disabled";
+		};
+
+		vpp: vpp {
+			status = "disabled";
+			compatible = "syna,vpp-drv";
+			clocks = <&vpll0 0>, <&vpll1 0>;
+			clock-names = "avio_vclk0", "avio_dpiclk";
+			enable_ampless_boot = <1>;
+		};
+
+		fb: fb {
+			compatible = "marvell,berlin-fb";
+			status = "disabled";
+			frame-size-ndx = <1>;
+			disp-mode = <0>;
+			disp1-res-id = <24>;
+			disp1-type = <0>;
+		};
+	};
+
+	thermal-zones {
+		cpu_thermal: cpu-thermal {
+			polling-delay-passive = <250>;
+			polling-delay = <1000>;
+
+			thermal-sensors = <&hwmon>;
+
+			trips {
+				cpu_alert: cpu-alert {
+					temperature = <105000>;
+					hysteresis = <2000>;
+					type = "passive";
+				};
+				cpu_crit: cpu-crit {
+					temperature = <110000>;
+					hysteresis = <2000>;
+					type = "critical";
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpu_alert>;
+					cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
+				};
+			};
+		};
+	};
+};
-- 
2.25.1

