<root><simulation><result_generated_time />2023-05-16 18:11:45<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 50, 'OX': 50, 'IY': 150, 'IX': 150, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 36864, 'I': 5760000, 'O': 40000}<total_data_reuse />{'W': 2500, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />7/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [12, 1, 1], 'I': [150, 1, 1], 'O': [200, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], [('OY', 2)]], [[], [('FY', 3), ('K', 4)]], [], []]<I />[[[], [('K', 4)]], [[('OY', 25)], [('FY', 3), ('OY', 2)]], [], []]<O />[[[], [('FY', 3)]], [[('OY', 25)], [('OY', 2), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 2), ('OX', 2)], [('C', 16), ('FX', 3), ('C', 16), ('OX', 25)], []]<I />[[('K', 2), ('K', 2), ('OX', 2), ('C', 16)], [('FX', 3), ('C', 16)], [('OX', 25)]]<O />[[('K', 2), ('K', 2), ('OX', 2), ('C', 16), ('FX', 3), ('C', 16)], [], [('OX', 25)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [50.0, 2, 25, 1], 'I': [11.54, 1.39, 1.0, 1.0], 'O': [3.0, 768, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [32, 294912, 294912], 'I': [256, 1843200, 46080000], 'O': [64, 12800, 320000], 'O_partial': [64, 0, 0], 'O_final': [0, 12800, 320000]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [0.5, 0.05, 0.0], 'O': [0.12, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.06, 0.0], 'I': [0.5, 0.06, 0.0], 'O': [0.12, 0.06, 0.0]}<effective_mem_size_bit />{'W': [32, 294912, 294912], 'I': [16, 115200, 46080000], 'O': [64, 12800, 12800], 'O_partial': [64, 0, 0], 'O_final': [0, 12800, 12800]}<total_unit_count />{'W': [600, 12, 1, 1], 'I': [600, 150, 1, 1], 'O': [600, 200, 1, 1]}<unique_unit_count />{'W': [12, 12, 1, 1], 'I': [52, 150, 1, 1], 'O': [200, 200, 1, 1]}<duplicate_unit_count />{'W': [50.0, 1.0, 1.0, 1.0], 'I': [11.538461538461538, 1.0, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1843200, 921600], [921600, 36864], [36864, 0]]<I />[[1996800, 5760000], [5760000, 5760000], [5760000, 0]]<O />[[(30680000, 30720000), (40000, 0)], [(0, 40000), (40000, 0)], [(0, 40000), (0, 0)]]<O_partial />[[(30680000, 30720000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (40000, 0)], [(0, 40000), (40000, 0)], [(0, 40000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[230400, 115200], [14400, 576], [144, 0]]<I />[[249600, 720000], [90000, 90000], [22500, 0]]<O />[[(3835000, 3840000), (5000, 0)], [(0, 625), (625, 0)], [(0, 156), (0, 0)]]<O_partial />[([3835000, 3840000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [5000, 0]), ([0, 625], [625, 0]), ([0, 156], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />65126400</mac_count></basic_info><energy><total_energy />204771132.8<mem_energy_breakdown><W />[119.4, 1569.5, 191.8]<I />[346.4, 17836.9, 29966.6]<O />[2690.2, 123.9, 208.1]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />3256320.0<total />204718080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5704<utilization_without_data_loading />0.5859<utilization_spatial />0.5859<utilization_temporal_with_data_loading />0.9735<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />157777<latency_cycle_without_data_loading />153600<ideal_computing_cycle />153600<data_loading><load_cycle_total />4177<load_cycle_individual />{'W': [1, 576, 0], 'I': [75, 3600, 0]}<load_cycle_combined />{'W': 576, 'I': 3600}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-153599], [-153592, -134393], [-153600, -153600]], 'I': [[-153599], [-148676, -63547], [-61056, -125856]], 'O': [[-153600], [-153575, -152975], [-152975, -153450]]}<mem_stall_cycle_shared />{'W': [[-153599], [-153592, 0], [0, 0]], 'I': [[-153599], [-148676, 0], [0, 0]], 'O': [[-153600], [-153575, -152975], [-152975, -153450]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 294912, 294912], 'I': [256, 1843200, 46080000], 'O': [64, 12800, 320000], 'O_partial': [64, 0, 0], 'O_final': [0, 12800, 320000]}<data_size_each_level_total />{'W': [384, 294912, 294912], 'I': [38400, 1843200, 46080000], 'O': [12800, 12800, 320000]}<loop_cycles_each_level />{'W': [8, 153600, 153600], 'I': [128, 6144, 153600], 'O': [6144, 6144, 153600]}<top_ir_loop_size />{'W': [2, 25, 1], 'I': [1, 1, 1], 'O': [768, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [48.0, 1.9], [1.9, 1.9]], 'I': [[2.8, 2.0], [300.0, 300.0], [300.0, 300.0]], 'O': [[8.0, 0.0], [2.1, 2.1], [2.1, 2.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [96.0, 48.0], [48.0, 1.9]], 'I': [[2.8, 2.0], [300.0, 300.0], [300.0, 300.0]], 'O': [[8.0, 8.0], [1600.0, 2.1], [2.1, 2.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [48.0, 1.9], [1.9, 0]], 'I': [[2.8, 2.0], [300.0, 300.0], [300.0, 0]], 'O': [[8.0, 0.0], [2.1, 2.1], [2.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [350.1, 304.0], [301.9, 2.1]], 'I': [[2.8, 2.0], [350.1, 304.0], [301.9, 2.1]], 'O': [[8.0, 0.0], [350.1, 304.0], [301.9, 2.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 153600], [8, 8, 19200], [153600, 153600, 1]], 'I': [[1, 1, 153600], [128, 128, 1200], [6144, 6144, 25]], 'O': [[1, 1, 153600], [6144, 6144, 25], [6144, 6144, 25]]}<trans_time_real />{'W': [[0, 1, 153600], [[0, 8, 19200], [1, 8, 19200]], [[576, 153600, 1], [144, 153600, 1]]], 'I': [[0, 1, 153600], [[4, 128, 1200], [75, 128, 1200]], [[3600, 6144, 25], [900, 6144, 25]]], 'O': [[0, 1, 153600], [[1, 6144, 25], [25, 6144, 25]], [[25, 6144, 25], [6, 6144, 25]]]}<single_stall_cycle />{'W': [[-1], [-8, -7], [-153024, -153456]], 'I': [[-1], [-124, -53], [-2544, -5244]], 'O': [[-1], [-6143, -6119], [-6119, -6138]]}<single_stall_count />{'W': [153599, 19199, 0], 'I': [153599, 1199, 24], 'O': [153600, 25, 25]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [86400, 0], 'O': [625, 0]}, 1: {'W': [19199, 0], 'I': [89925, 86400], 'O': [625, 625]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-67200, -153600], [-152975, -153600]], 1: [[-44476, -67200], [-152975, -152975]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>