Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 8ed3df3fb83d4271a5715784429cee70 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_reg_file_behav xil_defaultlib.sim_reg_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:31]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:32]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:33]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:34]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:35]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:36]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:39]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port in1 [C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder3_8
Compiling module xil_defaultlib.Decoder4_16
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.MUX_16bit
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.MUX16x16_1
Compiling module xil_defaultlib.reg_file_default
Compiling module xil_defaultlib.sim_reg_file
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot sim_reg_file_behav
