
build-optee/imx8mn/release/bl31/bl31.elf:     file format elf64-littleaarch64
build-optee/imx8mn/release/bl31/bl31.elf
architecture: aarch64, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000000000960000

Program Header:
    LOAD off    0x0000000000010000 vaddr 0x0000000000960000 paddr 0x0000000000960000 align 2**16
         filesz 0x000000000000b1b0 memsz 0x000000000001c000 flags rwx
   STACK off    0x0000000000000000 vaddr 0x0000000000000000 paddr 0x0000000000000000 align 2**4
         filesz 0x0000000000000000 memsz 0x0000000000000000 flags rw-
private flags = 0:

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 ro            0000b000  0000000000960000  0000000000960000  00010000  2**11
                  CONTENTS, ALLOC, LOAD, CODE
  1 .data         000001b0  000000000096b000  000000000096b000  0001b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 stacks        00002c00  000000000096b1c0  000000000096b1c0  0001b1b0  2**6
                  ALLOC
  3 .bss          000042b8  000000000096ddc0  000000000096ddc0  0001b1b0  2**6
                  ALLOC
  4 xlat_table    00008000  0000000000973000  0000000000973000  0001b1b0  2**12
                  ALLOC
  5 coherent_ram  00001000  000000000097b000  000000000097b000  0001b1b0  2**12
                  ALLOC
  6 .debug_info   0002ff5f  0000000000000000  0000000000000000  0001b1b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00009beb  0000000000000000  0000000000000000  0004b10f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00001ee0  0000000000000000  0000000000000000  00054cfa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00014788  0000000000000000  0000000000000000  00056bda  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000064f7  0000000000000000  0000000000000000  0006b362  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000011  0000000000000000  0000000000000000  00071859  2**0
                  CONTENTS, READONLY
 12 .debug_loc    0002fc32  0000000000000000  0000000000000000  0007186a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 0000e070  0000000000000000  0000000000000000  000a149c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000c88  0000000000000000  0000000000000000  000af510  2**3
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
0000000000960000 l    d  ro	0000000000000000 ro
000000000096b000 l    d  .data	0000000000000000 .data
000000000096b1c0 l    d  stacks	0000000000000000 stacks
000000000096ddc0 l    d  .bss	0000000000000000 .bss
0000000000973000 l    d  xlat_table	0000000000000000 xlat_table
000000000097b000 l    d  coherent_ram	0000000000000000 coherent_ram
0000000000000000 l    d  .debug_info	0000000000000000 .debug_info
0000000000000000 l    d  .debug_abbrev	0000000000000000 .debug_abbrev
0000000000000000 l    d  .debug_aranges	0000000000000000 .debug_aranges
0000000000000000 l    d  .debug_line	0000000000000000 .debug_line
0000000000000000 l    d  .debug_str	0000000000000000 .debug_str
0000000000000000 l    d  .comment	0000000000000000 .comment
0000000000000000 l    d  .debug_loc	0000000000000000 .debug_loc
0000000000000000 l    d  .debug_ranges	0000000000000000 .debug_ranges
0000000000000000 l    d  .debug_frame	0000000000000000 .debug_frame
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/bl31_entrypoint.o
000000000096002c l       ro	0000000000000000 do_cold_boot
00000000009600a4 l       ro	0000000000000000 do_primary_cold_boot
0000000000960144 l       ro	0000000000000000 stm
0000000000000000 l    df *ABS*	0000000000000000 gpc_common.c
00000000009694f8 l     O ro	0000000000000010 gpc_imr_offset
0000000000000000 l    df *ABS*	0000000000000000 hab.c
0000000000000000 l    df *ABS*	0000000000000000 imx_aipstz.c
0000000000000000 l    df *ABS*	0000000000000000 imx_rdc.c
0000000000000000 l    df *ABS*	0000000000000000 imx8m_caam.c
0000000000000000 l    df *ABS*	0000000000000000 imx8m_csu.c
0000000000000000 l    df *ABS*	0000000000000000 imx8m_psci_common.c
0000000000000000 l    df *ABS*	0000000000000000 imx8mn_bl31_setup.c
000000000096ddc0 l     O .bss	0000000000000058 bl32_image_ep_info
000000000096de18 l     O .bss	0000000000000058 bl33_image_ep_info
000000000096de70 l     O .bss	0000000000000030 console.3458
0000000000969508 l     O ro	00000000000000c8 aipstz
00000000009695d0 l     O ro	0000000000000018 csu_cfg
00000000009695e8 l     O ro	0000000000000168 imx_mmap
0000000000969750 l     O ro	000000000000008c rdc
0000000000000000 l    df *ABS*	0000000000000000 imx8mn_psci.c
00000000009697e0 l     O ro	00000000000000a8 imx_plat_psci_ops
0000000000000000 l    df *ABS*	0000000000000000 gpc.c
000000000096dea0 l     O .bss	0000000000000004 pu_domain_status
000000000096b050 l     O .data	00000000000000dc pu_domains
0000000000000000 l    df *ABS*	0000000000000000 imx8_topology.c
0000000000000000 l    df *ABS*	0000000000000000 imx_sip_handler.c
0000000000000000 l    df *ABS*	0000000000000000 imx_sip_svc.c
0000000000961a00 l     F ro	0000000000000008 imx_sip_setup
0000000000961a08 l     F ro	0000000000000108 imx_sip_handler
0000000000969c50 l     O ro	0000000000000020 __svc_desc_imx_sip_svc
0000000000000000 l    df *ABS*	0000000000000000 tzc380.c
0000000000000000 l    df *ABS*	0000000000000000 delay_timer.c
000000000096dea8 l     O .bss	0000000000000008 timer_ops
0000000000000000 l    df *ABS*	0000000000000000 generic_delay_timer.c
0000000000961bf0 l     F ro	000000000000000c get_timer_value
000000000096deb0 l     O .bss	0000000000000010 ops
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_arch.c
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_context.c
000000000096dec0 l     O .bss	0000000000000020 tf_base_xlat_table
000000000096dee0 l     O .bss	00000000000002a8 tf_mmap
000000000096b130 l     O .data	0000000000000060 tf_xlat_ctx
0000000000973000 l     O xlat_table	0000000000008000 tf_xlat_tables
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_core.c
0000000000961f40 l     F ro	00000000000002a8 xlat_tables_map_region
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_utils.c
0000000000000000 l    df *ABS*	0000000000000000 dram.c
00000000009625f8 l     F ro	0000000000000098 waiting_dvfs
000000000096e188 l     O .bss	0000000000000004 wfe_done
000000000096b190 l     O .data	0000000000000004 dev_fsp
000000000096b194 l     O .data	0000000000000001 wait_ddrc_hwffc_done
0000000000969920 l     O ro	0000000000000030 fsp_init_reg
0000000000000000 l    df *ABS*	0000000000000000 clock.c
0000000000000000 l    df *ABS*	0000000000000000 dram_retention.c
0000000000000000 l    df *ABS*	0000000000000000 ddr4_dvfs.c
0000000000000000 l    df *ABS*	0000000000000000 lpddr4_dvfs.c
0000000000000000 l    df *ABS*	0000000000000000 gicv3_helpers.c
0000000000000000 l    df *ABS*	0000000000000000 arm_gicv3_common.c
0000000000000000 l    df *ABS*	0000000000000000 gic500.c
0000000000000000 l    df *ABS*	0000000000000000 gicv3_main.c
0000000000000000 l    df *ABS*	0000000000000000 gic_common.c
0000000000000000 l    df *ABS*	0000000000000000 plat_gicv3.c
0000000000969980 l     O ro	0000000000000010 CSWTCH.10
0000000000000000 l    df *ABS*	0000000000000000 plat_psci_common.c
0000000000000000 l    df *ABS*	0000000000000000 plat_imx8_gic.c
0000000000964da0 l     F ro	0000000000000004 plat_imx_mpidr_to_core_pos
00000000009699c0 l     O ro	0000000000000004 g01s_interrupt_props
0000000000000000 l    df *ABS*	0000000000000000 bl31_main.c
000000000096e190 l     O .bss	0000000000000008 bl32_init
000000000096b198 l     O .data	0000000000000004 next_image_type
0000000000969a28 l     O ro	0000000000000010 psci_args.2914
0000000000000000 l    df *ABS*	0000000000000000 interrupt_mgmt.c
0000000000964ff8 l     F ro	000000000000008c set_scr_el3_from_rm
000000000096e198 l     O .bss	0000000000000048 intr_type_descs
0000000000000000 l    df *ABS*	0000000000000000 bl31_context_mgmt.c
0000000000000000 l    df *ABS*	0000000000000000 runtime_svc.c
0000000000000000 l    df *ABS*	0000000000000000 arm_arch_svc_setup.c
00000000009653d8 l     F ro	00000000000000bc arm_arch_svc_smc_handler
0000000000969c70 l     O ro	0000000000000020 __svc_desc_arm_arch_svc
0000000000000000 l    df *ABS*	0000000000000000 std_svc_setup.c
0000000000965498 l     F ro	0000000000000024 std_svc_setup
00000000009654c0 l     F ro	00000000000000c8 std_svc_smc_handler
0000000000969c90 l     O ro	0000000000000020 __svc_desc_std_svc
0000000000000000 l    df *ABS*	0000000000000000 context_mgmt.c
0000000000000000 l    df *ABS*	0000000000000000 psci_off.c
0000000000000000 l    df *ABS*	0000000000000000 psci_on.c
0000000000000000 l    df *ABS*	0000000000000000 psci_suspend.c
0000000000000000 l    df *ABS*	0000000000000000 psci_common.c
000000000096e1e0 l     O .bss	0000000000000008 psci_req_local_pwr_states
0000000000000000 l    df *ABS*	0000000000000000 psci_main.c
0000000000000000 l    df *ABS*	0000000000000000 psci_setup.c
000000000096e1f0 l     O .bss	0000000000000940 psci_ns_context
0000000000000000 l    df *ABS*	0000000000000000 psci_system_off.c
0000000000000000 l    df *ABS*	0000000000000000 psci_mem_protect.c
0000000000000000 l    df *ABS*	0000000000000000 bakery_lock_coherent.c
0000000000000000 l    df *ABS*	0000000000000000 spe.c
0000000000967640 l     F ro	0000000000000028 spe_drain_buffers_hook
0000000000000000 l    df *ABS*	0000000000000000 sve.c
00000000009676a8 l     F ro	0000000000000034 disable_sve_hook
00000000009676e0 l     F ro	0000000000000034 enable_sve_hook
0000000000000000 l    df *ABS*	0000000000000000 opteed_common.c
0000000000000000 l    df *ABS*	0000000000000000 opteed_main.c
0000000000967860 l     F ro	000000000000007c opteed_sel1_interrupt_handler
00000000009678e0 l     F ro	0000000000000248 opteed_smc_handler
0000000000967b28 l     F ro	0000000000000098 opteed_setup
0000000000967bc0 l     F ro	0000000000000040 opteed_init
0000000000969cb0 l     O ro	0000000000000020 __svc_desc_opteed_std
0000000000969cd0 l     O ro	0000000000000020 __svc_desc_opteed_fast
0000000000000000 l    df *ABS*	0000000000000000 opteed_pm.c
0000000000967c00 l     F ro	0000000000000004 opteed_cpu_on_handler
0000000000967c08 l     F ro	0000000000000008 opteed_cpu_migrate_info
0000000000967c10 l     F ro	0000000000000044 opteed_system_reset
0000000000967c58 l     F ro	0000000000000044 opteed_system_off
0000000000967ca0 l     F ro	000000000000008c opteed_cpu_suspend_finish_handler
0000000000967d30 l     F ro	000000000000008c opteed_cpu_suspend_handler
0000000000967dc0 l     F ro	0000000000000078 opteed_cpu_off_handler
0000000000967e38 l     F ro	00000000000000a8 opteed_cpu_on_finish_handler
0000000000000000 l    df *ABS*	0000000000000000 bl_common.c
0000000000000000 l    df *ABS*	0000000000000000 tf_log.c
000000000096b19c l     O .data	0000000000000004 max_log_level
0000000000000000 l    df *ABS*	0000000000000000 multi_console.c
0000000000000000 l    df *ABS*	0000000000000000 plat_log_common.c
0000000000969bb0 l     O ro	0000000000000028 plat_prefix_str
0000000000000000 l    df *ABS*	0000000000000000 plat_common.c
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/imx8_helpers.o
000000000096b1a8 l       .data	0000000000000000 mailbox_base
0000000000968204 l       ro	0000000000000000 A72
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/imx_uart_console.o
000000000096829c l       ro	0000000000000000 register_fail
00000000009682d8 l       ro	0000000000000000 putc_error
00000000009682fc l       ro	0000000000000000 getc_error
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/cortex_a53.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC
0000000000000028 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000038 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000038 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000038 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000038 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000038 l       *ABS*	0000000000000000 CPU_OPS_SIZE
000000000096830c l     F ro	0000000000000014 cortex_a53_disable_dcache
0000000000968320 l     F ro	0000000000000018 cortex_a53_disable_smp
0000000000968338 l     F ro	000000000000001c errata_a53_855873_wa
0000000000968354 l     F ro	0000000000000008 check_errata_855873
000000000096835c l     F ro	0000000000000028 cortex_a53_reset_func
0000000000968384 l     F ro	0000000000000018 cortex_a53_core_pwr_dwn
000000000096839c l     F ro	0000000000000024 cortex_a53_cluster_pwr_dwn
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/enable_mmu.o
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/crash_reporting.o
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/ea_delegate.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC
0000000000000028 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000038 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000038 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000038 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000038 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000038 l       *ABS*	0000000000000000 CPU_OPS_SIZE
00000000009684b0 l     F ro	0000000000000068 ea_proceed
00000000009684a8 l     F ro	0000000000000004 delegate_sync_ea
00000000009684ac l     F ro	0000000000000004 delegate_async_ea
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/runtime_exceptions.o
0000000000968518 l       ro	0000000000000000 smc_handler32
000000000096851c l       ro	0000000000000000 smc_handler64
000000000096a4d8 l       ro	0000000000000000 interrupt_exit_irq_aarch64
000000000096a558 l       ro	0000000000000000 interrupt_exit_fiq_aarch64
000000000096a6d8 l       ro	0000000000000000 interrupt_exit_irq_aarch32
000000000096a758 l       ro	0000000000000000 interrupt_exit_fiq_aarch32
0000000000968518 l     F ro	0000000000000078 smc_handler
0000000000968584 l       ro	0000000000000000 smc_prohibited
0000000000968578 l       ro	0000000000000000 smc_unknown
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/platform_mp_stack.o
000000000096b1c0 l       stacks	0000000000000000 platform_normal_stacks
0000000000000006 l       *ABS*	0000000000000000 TZ_COUNT
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/cpu_data.o
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/cpu_helpers.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC
0000000000000028 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000038 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000038 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000038 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000038 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000038 l       *ABS*	0000000000000000 CPU_OPS_SIZE
0000000000968680 l       ro	0000000000000000 error_exit
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/spinlock.o
00000000009686d0 l       ro	0000000000000000 l1
00000000009686d4 l       ro	0000000000000000 l2
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/psci_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/context.o
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/opteed_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/debug.o
0000000000969c37 l       ro	0000000000000000 panic_msg
0000000000968aa0 l       ro	0000000000000000 panic_common
0000000000968ac4 l       ro	0000000000000000 _panic_handler
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/cache_helpers.o
0000000000968b00 l       ro	0000000000000000 exit_loop_civac
0000000000968aec l       ro	0000000000000000 loop_civac
0000000000968b38 l       ro	0000000000000000 exit_loop_cvac
0000000000968b24 l       ro	0000000000000000 loop_cvac
0000000000968b70 l       ro	0000000000000000 exit_loop_ivac
0000000000968b5c l       ro	0000000000000000 loop_ivac
0000000000968b74 l     F ro	000000000000007c do_dcsw_op
0000000000968bec l       ro	0000000000000000 exit
0000000000968bf0 l       ro	0000000000000000 dcsw_loop_table
0000000000968b88 l       ro	0000000000000000 loop1
0000000000968bd4 l       ro	0000000000000000 level_done
0000000000968bf0 l       ro	0000000000000000 loop2_isw
0000000000968bf4 l       ro	0000000000000000 loop3_isw
0000000000968c10 l       ro	0000000000000000 loop2_cisw
0000000000968c14 l       ro	0000000000000000 loop3_cisw
0000000000968c30 l       ro	0000000000000000 loop2_csw
0000000000968c34 l       ro	0000000000000000 loop3_csw
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/misc_helpers.o
0000000000968c8c l     F ro	00000000000000e8 zeromem_dczva
0000000000000000 l    df *ABS*	0000000000000000 build-optee/imx8mn/release/bl31/platform_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 memcpy.c
0000000000000000 l    df *ABS*	0000000000000000 memmove.c
0000000000000000 l    df *ABS*	0000000000000000 memset.c
0000000000000000 l    df *ABS*	0000000000000000 printf.c
0000000000968e20 l     F ro	00000000000000dc unsigned_num_print
0000000000000000 l    df *ABS*	0000000000000000 putchar.c
0000000000000000 l    df *ABS*	0000000000000000 strchr.c
0000000000000000 l    df *ABS*	0000000000000000 
0000000000000000 l    df *ABS*	0000000000000000 cpu_data_array.c
0000000000964b80 g     F ro	0000000000000014 gicd_read_nsacr
0000000000969448  w    F ro	000000000000002c putchar
0000000000965898 g     F ro	00000000000000f4 cm_prepare_el3_exit
0000000000967fd8 g     F ro	0000000000000018 console_set_scope
0000000000961680 g     F ro	00000000000000a8 imx_noc_wrapper_pre_suspend
0000000000964cc8  w    F ro	0000000000000030 plat_ic_get_pending_interrupt_type
0000000000963cf8 g     F ro	0000000000000014 gicd_write_igrpmodr
00000000009657d8 g     F ro	00000000000000c0 cm_el1_sysregs_context_restore
00000000009682a8 g     F ro	0000000000000038 console_imx_uart_putc
0000000000969d38 g     O ro	0000000000000008 __cb_func_disable_sve_hookcm_exited_normal_world
000000000097c000 g       coherent_ram	0000000000000000 __BL31_END__
00000000009713b0 g     O .bss	0000000000000010 tzc380
0000000000967f88 g     F ro	000000000000003c console_register
0000000000966960 g     F ro	000000000000011c psci_cpu_suspend
000000000097c000 g       coherent_ram	0000000000000000 __COHERENT_RAM_END__
00000000009685e4 g     F ro	0000000000000020 reset_handler
000000000096a600 g     F ro	0000000000000000 sync_exception_aarch32
0000000000968c84 g     F ro	0000000000000008 zeromem
00000000009694c8 g     O ro	000000000000002a version_string
0000000000969d28 g       ro	0000000000000000 __pubsub_psci_suspend_pwrdown_finish_end
0000000000966600 g     F ro	0000000000000110 psci_validate_entry_point
0000000000962468 g     F ro	0000000000000044 mmap_add_ctx
0000000000967ee0 g     F ro	0000000000000004 print_entry_point_info
0000000000965210 g     F ro	000000000000000c cm_get_context
00000000009693f8 g     F ro	0000000000000050 printf
00000000009713c0 g     O .bss	0000000000000018 mmu_cfg_params
00000000009625f0 g     F ro	0000000000000004 xlat_tables_print
0000000000966578 g     F ro	0000000000000064 psci_release_pwr_domain_locks
0000000000966050 g     F ro	0000000000000028 psci_validate_power_state
0000000000961960 g     F ro	000000000000003c plat_core_pos_by_mpidr
000000000096b000 g       ro	0000000000000000 __RW_START__
0000000000965f88 g     F ro	00000000000000c4 psci_cpu_suspend_finish
0000000000969990 g     O ro	0000000000000030 arm_gic_data
0000000000961438 g     F ro	0000000000000028 bl31_plat_get_next_image_ep_info
0000000000968c64 g     F ro	0000000000000010 dcsw_op_level1
0000000000968aa0 g     F ro	000000000000002c do_panic
0000000000960838 g     F ro	000000000000001c imx_set_rbc_count
0000000000968db0 g     F ro	0000000000000050 memmove
00000000009714b0 g     O .bss	0000000000000080 rt_svc_descs_indices
0000000000964bb0 g     F ro	0000000000000014 gicd_write_isenabler
0000000000961470 g     F ro	0000000000000030 plat_setup_psci_ops
000000000096a200 g     F ro	0000000000000000 sync_exception_sp_elx
0000000000964bc8 g     F ro	0000000000000014 gicd_write_ispendr
0000000000961d40 g     F ro	0000000000000080 setup_mmu_cfg
000000000096a000 g     F ro	0000000000000000 sync_exception_sp_el0
000000000096824c g     F ro	0000000000000054 console_imx_uart_register
0000000000968760 g     F ro	000000000000000c psci_power_down_wfi
0000000000964eb0 g     F ro	0000000000000044 plat_gic_restore
00000000009643d8 g     F ro	000000000000003c gicv3_cpuif_disable
000000000096872c g     F ro	0000000000000034 psci_do_pwrup_cache_maintenance
0000000000966b08 g     F ro	0000000000000058 psci_affinity_info
0000000000964fe8 g     F ro	000000000000000c bl31_register_bl32_init
0000000000968130  w    F ro	000000000000003c plat_log_get_prefix
0000000000966b60 g     F ro	0000000000000084 psci_migrate
0000000000962c20 g     F ro	00000000000000d0 dram_pll_init
0000000000963da0 g     F ro	000000000000006c gicv3_rdistif_base_addrs_probe
00000000009694a8 g     O ro	000000000000001e build_message
0000000000960fb0  w    F ro	00000000000000dc imx_domain_suspend
00000000009689e0 g     F ro	000000000000002c el3_exit
0000000000966fe0 g     F ro	0000000000000368 psci_setup
0000000000965220 g     F ro	000000000000000c cm_set_context
0000000000961e10 g     F ro	0000000000000038 init_xlat_tables
0000000000968170  w    F ro	0000000000000008 bl31_plat_runtime_setup
000000000096b000 g       .data	0000000000000000 __DATA_START__
000000000097b008 g     O coherent_ram	0000000000000020 psci_locks
0000000000968d74  w    F ro	0000000000000004 plat_disable_acp
00000000009664c8 g     F ro	0000000000000034 psci_find_target_suspend_lvl
0000000000961d18 g     F ro	0000000000000014 xlat_arch_regime_get_xn_desc
0000000000964c60 g     F ro	000000000000001c gicd_set_isenabler
0000000000967348 g     F ro	000000000000001c psci_arch_setup
00000000009686a8 g     F ro	0000000000000020 check_wa_cve_2017_5715
0000000000960ef0 g     F ro	0000000000000014 imx_pwr_domain_on_finish
0000000000968904 g     F ro	0000000000000074 save_gp_pmcr_pauth_regs
00000000009673a0 g     F ro	0000000000000038 psci_system_reset
0000000000964c80 g     F ro	0000000000000010 gicd_set_ipriorityr
0000000000968d90 g     F ro	0000000000000020 memcpy
00000000009665e0 g     F ro	0000000000000020 psci_validate_mpidr
0000000000966a80 g     F ro	0000000000000088 psci_system_suspend
000000000096a380 g     F ro	0000000000000000 serror_sp_elx
00000000009656b8 g     F ro	000000000000002c cm_init_context_by_index
0000000000962f70 g     F ro	0000000000000244 dram_exit_retention
0000000000964230 g     F ro	000000000000008c gicv3_distif_init
0000000000963578 g     F ro	0000000000000768 lpddr4_swffc
0000000000960ca0 g     F ro	000000000000007c imx8m_caam_init
000000000096a080 g     F ro	0000000000000000 irq_sp_el0
0000000000968c8c g     F ro	00000000000000e8 zero_normalmem
0000000000966198 g     F ro	0000000000000048 psci_get_parent_pwr_domain_nodes
00000000009641c0 g     F ro	0000000000000070 gicv3_driver_init
00000000009713d8 g     O .bss	0000000000000004 dfs_lock
0000000000969d28 g     O ro	0000000000000008 __cb_func_spe_drain_buffers_hookcm_entering_secure_world
0000000000968178  w    F ro	0000000000000040 plat_ea_handler
0000000000968304 g     F ro	0000000000000008 console_imx_uart_flush
0000000000967368 g     F ro	0000000000000038 psci_system_off
0000000000968248 g     F ro	0000000000000004 platform_mem_init
000000000096b000 g     O .data	0000000000000050 pll
0000000000969d30 g       ro	0000000000000000 __pubsub_cm_exited_secure_world_end
0000000000961e00 g     F ro	0000000000000010 mmap_add
000000000096014c g     F ro	0000000000000080 bl31_warm_entrypoint
0000000000962780 g     F ro	0000000000000244 dram_info_init
0000000000961460 g     F ro	000000000000000c plat_get_syscnt_freq2
0000000000968d78  w    F ro	0000000000000008 plat_panic_handler
0000000000968224 g     F ro	000000000000000c imx_mailbox_init
0000000000969c50 g       ro	0000000000000000 __RT_SVC_DESCS_START__
0000000000961168  w    F ro	0000000000000014 imx_get_sys_suspend_power_state
000000000096ddc0 g       stacks	0000000000000000 __STACKS_END__
0000000000963d80 g     F ro	000000000000001c gicv3_rdistif_mark_core_asleep
0000000000969d28 g       ro	0000000000000000 __pubsub_psci_suspend_pwrdown_start_end
0000000000968b04 g     F ro	0000000000000038 clean_dcache_range
0000000000968604 g     F ro	0000000000000024 prepare_cpu_pwr_dwn
00000000009601d0 g     F ro	000000000000001c imx_m4_lpa_active
0000000000967760 g     F ro	00000000000000a4 opteed_init_optee_ep_state
0000000000968978 g     F ro	0000000000000068 restore_gp_pmcr_pauth_regs
00000000009641b8 g     F ro	0000000000000004 gicv3_distif_post_restore
0000000000966710 g     F ro	0000000000000178 psci_warmboot_entrypoint
0000000000963d40 g     F ro	000000000000003c gicv3_rdistif_mark_core_awake
0000000000969d38 g       ro	0000000000000000 __pubsub_cm_exited_normal_world_start
00000000009685ac  w    F ro	0000000000000010 plat_set_my_stack
0000000000965258 g     F ro	0000000000000028 cm_set_context_by_index
0000000000969cf0 g       ro	0000000000000000 __RT_SVC_DESCS_END__
0000000000964d18  w    F ro	000000000000004c plat_interrupt_type_to_line
0000000000963d10 g     F ro	0000000000000014 gicr_read_ipriorityr
0000000000965718 g     F ro	00000000000000c0 cm_el1_sysregs_context_save
0000000000968a70 g     F ro	0000000000000030 asm_print_hex
0000000000961350 g     F ro	000000000000008c bl31_plat_arch_setup
0000000000964f80 g     F ro	0000000000000064 bl31_main
0000000000971640 g     O .bss	0000000000000040 psci_cpu_pd_nodes
0000000000968a58 g     F ro	0000000000000018 asm_print_str
00000000009602a8  w    F ro	00000000000000e8 imx_set_cpu_pwr_on
0000000000960730 g     F ro	00000000000000b0 imx_noc_slot_config
0000000000967838 g     F ro	0000000000000028 opteed_synchronous_sp_exit
0000000000968d80  w    F ro	0000000000000004 bl31_plat_enable_mmu
0000000000960ba0 g     F ro	000000000000004c imx_aipstz_init
0000000000965588 g     F ro	0000000000000004 cm_init
00000000009614a0 g     F ro	00000000000001dc imx_gpc_pm_domain_enable
0000000000968240 g     F ro	0000000000000008 plat_crash_console_flush
000000000096a000 g       ro	0000000000000000 runtime_exceptions
00000000009608f0  w    F ro	0000000000000034 imx_gpc_handler
0000000000971490 g     O .bss	0000000000000020 rdistif_base_addrs
0000000000964c20 g     F ro	0000000000000014 gicd_write_nsacr
0000000000965990 g     F ro	0000000000000024 cm_set_elr_el3
0000000000963d28 g     F ro	0000000000000014 gicr_write_ipriorityr
0000000000969d30 g       ro	0000000000000000 __pubsub_cm_exited_secure_world_start
00000000009668c8 g     F ro	0000000000000024 psci_spd_migrate_info
00000000009611b8 g     F ro	0000000000000014 imx_system_off
00000000009685d0 g     F ro	0000000000000014 _cpu_data_by_index
0000000000960a90 g     F ro	000000000000010c imx_hab_handler
00000000009668f0 g     F ro	0000000000000004 psci_print_power_domain_map
000000000096a800 g       ro	0000000000000000 __RO_END_UNALIGNED__
0000000000964d70 g     F ro	000000000000002c plat_get_target_pwr_state
0000000000967ff0 g     F ro	00000000000000b8 console_putc
0000000000968230 g     F ro	0000000000000004 plat_secondary_cold_boot_setup
0000000000969b18 g     O ro	0000000000000048 opteed_pm
0000000000964668 g     F ro	0000000000000210 gicv3_distif_save
0000000000964c08 g     F ro	0000000000000014 gicd_write_icfgr
0000000000968d88  w    F ro	0000000000000004 plat_handle_el3_ea
0000000000960858 g     F ro	0000000000000018 imx_clear_rbc_count
0000000000960d20 g     F ro	000000000000017c imx_csu_init
0000000000966090 g     F ro	0000000000000060 psci_is_last_on_cpu
0000000000968234 g     F ro	0000000000000008 plat_crash_console_init
0000000000964ab0 g     F ro	0000000000000048 gicv3_raise_secure_g0_sgi
000000000096a680 g     F ro	0000000000000000 irq_aarch32
0000000000961728 g     F ro	00000000000000ac imx_noc_wrapper_post_resume
0000000000968acc g     F ro	0000000000000038 flush_dcache_range
0000000000968a0c g     F ro	0000000000000028 opteed_enter_sp
0000000000961be0 g     F ro	000000000000000c timer_init
0000000000961210 g     F ro	000000000000013c bl31_early_platform_setup2
000000000096b1b0 g       stacks	0000000000000000 __RELA_END__
0000000000960928  w    F ro	0000000000000164 imx_src_handler
000000000096b1b0 g       stacks	0000000000000000 __RELA_START__
0000000000964528 g     F ro	0000000000000140 gicv3_rdistif_init_restore
0000000000969d30 g     O ro	0000000000000008 __cb_func_enable_sve_hookcm_entering_normal_world
000000000096a180 g     F ro	0000000000000000 serror_sp_el0
0000000000968f00 g     F ro	00000000000004f4 vprintf
0000000000960f80 g     F ro	0000000000000030 imx_cpu_standby
0000000000963338 g     F ro	00000000000000f8 sw_pstate
00000000009650b0 g     F ro	00000000000000ac set_routing_model
0000000000961cd8 g     F ro	000000000000003c is_dcache_enabled
0000000000968418 g     F ro	0000000000000004 report_unhandled_exception
0000000000965ca0 g     F ro	00000000000000f4 psci_cpu_on_finish
0000000000968c50 g     F ro	0000000000000014 dcsw_op_all
00000000009681e0 g     F ro	0000000000000038 plat_reset_handler
00000000009683c0 g     F ro	0000000000000058 enable_mmu_direct_el3
00000000009601f0 g     F ro	0000000000000030 imx_set_cpu_secure_entry
00000000009642c8 g     F ro	0000000000000088 gicv3_rdistif_init
0000000000969d38 g       ro	0000000000000000 __pubsub_cm_entering_normal_world_end
0000000000968648 g     F ro	000000000000003c get_cpu_ops_ptr
0000000000960000 g     F ro	0000000000000144 bl31_entrypoint
0000000000965230 g     F ro	0000000000000024 cm_get_context_by_index
00000000009656e8 g     F ro	000000000000002c cm_init_my_context
000000000096a580 g     F ro	0000000000000000 serror_aarch64
0000000000964cf8  w    F ro	000000000000000c plat_ic_acknowledge_interrupt
00000000009685bc g     F ro	0000000000000014 init_cpu_data_ptr
000000000096841c g     F ro	0000000000000074 enter_lower_el_sync_ea
0000000000961d30 g     F ro	000000000000000c xlat_arch_current_el
0000000000963ea8 g     F ro	0000000000000130 gicv3_secure_spis_config_props
0000000000964b68 g     F ro	0000000000000014 gicd_read_icfgr
0000000000964b58 g     F ro	0000000000000010 gicd_read_ipriorityr
0000000000965a18 g     F ro	0000000000000100 psci_do_cpu_off
0000000000971690 g     O .bss	0000000000000004 psci_caps
0000000000960f08  w    F ro	0000000000000024 imx_pwr_domain_off
0000000000965590 g     F ro	0000000000000128 cm_setup_context
0000000000960000 g       ro	0000000000000000 __BL31_START__
000000000096a280 g     F ro	0000000000000000 irq_sp_elx
000000000096a100 g     F ro	0000000000000000 fiq_sp_el0
000000000096b1b0 g       .data	0000000000000000 __DATA_END__
00000000009617d8 g     F ro	0000000000000174 imx_gpc_init
0000000000968a74 g       ro	0000000000000000 asm_print_hex_bits
0000000000960390  w    F ro	0000000000000120 imx_set_cpu_lpm
0000000000969cf0 g       ro	0000000000000000 __CPU_OPS_START__
0000000000961b70 g     F ro	000000000000006c udelay
0000000000961c98 g     F ro	0000000000000040 tcr_physical_addr_size_bits
0000000000963fd8 g     F ro	000000000000005c gicv3_ppi_sgi_config_defaults
0000000000968b3c g     F ro	0000000000000038 inv_dcache_range
000000000096b1a0 g     O .data	0000000000000001 console_state
00000000009632b0 g     F ro	0000000000000084 dram_cfg_all_mr
0000000000960bf0 g     F ro	00000000000000ac imx_rdc_init
0000000000960eb8 g     F ro	0000000000000034 imx_pwr_domain_on
0000000000966cb0 g     F ro	000000000000032c psci_smc_handler
0000000000961c00 g     F ro	0000000000000094 generic_delay_timer_init
0000000000965d98 g     F ro	00000000000001ec psci_cpu_suspend_start
00000000009660f0 g     F ro	0000000000000010 psci_init_req_local_pwr_states
0000000000969d30 g       ro	0000000000000000 __pubsub_cm_entering_secure_world_end
0000000000961090  w    F ro	00000000000000d8 imx_domain_suspend_finish
0000000000968684 g     F ro	0000000000000010 cpu_get_rev_var
0000000000965b18 g     F ro	0000000000000188 psci_cpu_on_start
0000000000966478 g     F ro	0000000000000050 psci_find_max_off_lvl
0000000000961e90 g     F ro	00000000000000b0 xlat_desc
00000000009681b8 g     F ro	0000000000000014 plat_is_my_cpu_primary
0000000000964c90 g     F ro	0000000000000034 gicd_set_icfgr
000000000097b028 g     O coherent_ram	0000000000000040 psci_non_cpu_pd_nodes
0000000000962cf0 g     F ro	00000000000000e0 dram_clock_switch
0000000000972078 g       .bss	0000000000000000 __BSS_END__
0000000000969d28 g       ro	0000000000000000 __CPU_OPS_END__
00000000009668f8 g     F ro	0000000000000004 psci_do_pwrdown_sequence
00000000009686f0 g     F ro	000000000000003c psci_do_pwrdown_cache_maintenance
0000000000964db8 g     F ro	0000000000000060 plat_gic_init
0000000000968218 g     F ro	000000000000000c plat_get_my_entrypoint
0000000000963ce0 g     F ro	0000000000000014 gicd_read_igrpmodr
00000000009659f8 g     F ro	0000000000000020 cm_set_next_eret_context
0000000000969d28 g       ro	0000000000000000 __pubsub_cm_entering_secure_world_start
0000000000964b10 g     F ro	0000000000000014 gicd_read_isenabler
0000000000966900 g     F ro	000000000000005c psci_cpu_on
0000000000964f20 g     F ro	0000000000000060 bl31_prepare_next_image_entry
000000000097b000 g       coherent_ram	0000000000000000 __COHERENT_RAM_START__
0000000000961180 g     F ro	0000000000000034 imx_system_reset
0000000000961b10 g     F ro	000000000000002c tzc380_init
0000000000966c40 g     F ro	000000000000006c psci_features
0000000000969d28 g       ro	0000000000000000 __GOT_END__
0000000000968e00 g     F ro	0000000000000020 memset
0000000000966100 g     F ro	0000000000000094 psci_get_target_local_pwr_states
0000000000960f30  w    F ro	0000000000000050 imx_validate_power_state
00000000009659b8 g     F ro	0000000000000040 cm_write_scr_el3_bit
0000000000969d40 g       ro	0000000000000000 __pubsub_cm_exited_normal_world_end
00000000009716a0 g     O .bss	0000000000000008 optee_vector_table
0000000000968490 g     F ro	0000000000000018 enter_lower_el_async_ea
0000000000971680 g     O .bss	0000000000000008 psci_plat_pm_ops
0000000000964f08 g     F ro	0000000000000014 bl31_setup
0000000000969d28 g       ro	0000000000000000 __pubsub_psci_suspend_pwrdown_start_start
0000000000964d08  w    F ro	000000000000000c plat_ic_end_of_interrupt
0000000000969d28 g       ro	0000000000000000 __GOT_START__
0000000000964ef8 g     F ro	000000000000000c get_arm_std_svc_args
0000000000969d30 g       ro	0000000000000000 __pubsub_cm_entering_normal_world_start
0000000000967530 g     F ro	00000000000000d8 bakery_lock_get
0000000000960638  w    F ro	00000000000000f8 imx_set_sys_wakeup
0000000000961b40 g     F ro	000000000000002c tzc380_configure_region
0000000000967478 g     F ro	0000000000000064 psci_mem_protect
0000000000967608 g     F ro	0000000000000034 bakery_lock_release
00000000009651e8 g     F ro	0000000000000028 get_interrupt_type_handler
0000000000961950 g     F ro	000000000000000c plat_get_power_domain_tree_desc
0000000000964bf8 g     F ro	0000000000000010 gicd_write_ipriorityr
0000000000963430 g     F ro	0000000000000144 ddr4_swffc
000000000096eb30 g     O .bss	0000000000002880 imx_gicv3_ctx
0000000000966be8 g     F ro	0000000000000058 psci_node_hw_state
000000000096876c g     F ro	00000000000000cc el1_sysregs_context_save
0000000000960ea0 g     F ro	0000000000000014 imx_validate_ns_entrypoint
0000000000964be0 g     F ro	0000000000000014 gicd_write_isactiver
0000000000968c74 g     F ro	0000000000000010 dcsw_op_level2
0000000000968628 g     F ro	0000000000000020 init_cpu_ops
00000000009629c8 g     F ro	00000000000000d4 dram_dvfs_get_freq_info
00000000009680a8 g     F ro	0000000000000084 console_flush
000000000096a300 g     F ro	0000000000000000 fiq_sp_elx
000000000096b000 g       ro	0000000000000000 __RO_END__
000000000096a400 g     F ro	0000000000000000 sync_exception_aarch64
000000000097b000 g     O coherent_ram	0000000000000008 gpc_lock
000000000096a500 g     F ro	0000000000000000 fiq_aarch64
0000000000964af8 g     F ro	0000000000000014 gicd_read_igroupr
0000000000967fc8 g     F ro	000000000000000c console_switch_state
0000000000960870  w    F ro	000000000000007c imx_anamix_override
00000000009686e8 g     F ro	0000000000000008 spin_unlock
000000000096ddc0 g       .bss	0000000000000000 __BSS_START__
0000000000960000 g       ro	0000000000000000 __RO_START__
00000000009621e8 g     F ro	0000000000000280 mmap_add_region_ctx
0000000000967668 g     F ro	000000000000003c spe_enable
00000000009716a8 g     O .bss	0000000000000004 opteed_rw
000000000096823c g     F ro	0000000000000004 plat_crash_console_putc
0000000000971540 g     O .bss	0000000000000100 percpu_data
0000000000960220  w    F ro	0000000000000088 imx_set_cpu_pwr_off
0000000000966888 g     F ro	000000000000003c psci_register_spd_pm_hook
0000000000968694 g     F ro	0000000000000014 cpu_rev_var_hs
00000000009642c0  w    F ro	0000000000000004 gicv3_rdistif_on
00000000009686c8 g     F ro	0000000000000020 spin_lock
0000000000964418 g     F ro	000000000000000c gicv3_get_pending_interrupt_type
0000000000968a34 g     F ro	0000000000000024 opteed_exit_sp
0000000000962dd0 g     F ro	000000000000019c dram_enter_retention
0000000000964e60 g     F ro	000000000000004c plat_gic_save
0000000000966078 g     F ro	0000000000000014 psci_query_sys_suspend_pwrstate
0000000000969888 g     O ro	0000000000000004 imx_power_domain_tree_desc
0000000000964e48 g     F ro	0000000000000014 plat_gic_pcpu_init
0000000000967ee8 g     F ro	00000000000000a0 tf_log
0000000000969d28 g       ro	0000000000000000 __pubsub_psci_cpu_on_finish_start
0000000000965088 g     F ro	0000000000000028 get_scr_el3_from_routing_model
00000000009631b8 g     F ro	00000000000000f4 ddr4_mr_write
000000000097c000 g       coherent_ram	0000000000000000 __RW_END__
000000000097b068 g       coherent_ram	0000000000000000 __COHERENT_RAM_END_UNALIGNED__
00000000009613e0 g     F ro	0000000000000058 bl31_platform_setup
000000000096b1c0 g       stacks	0000000000000000 __STACKS_START__
00000000009716b0 g     O .bss	00000000000009c0 opteed_sp_context
0000000000964878 g     F ro	0000000000000238 gicv3_distif_init_restore
00000000009662a0 g     F ro	00000000000001d4 psci_do_state_coordination
00000000009673d8 g     F ro	000000000000009c psci_system_reset2
0000000000961e48 g     F ro	0000000000000048 enable_mmu_el3
000000000096a780 g     F ro	0000000000000000 serror_aarch32
0000000000968d84  w    F ro	0000000000000004 plat_handle_double_fault
0000000000967718 g     F ro	0000000000000048 sve_enable
0000000000967808 g     F ro	0000000000000030 opteed_synchronous_sp_entry
00000000009611d0 g     F ro	000000000000003c imx_pwr_domain_pwr_down_wfi
00000000009624b0 g     F ro	0000000000000134 init_xlat_tables_ctx
00000000009682a0 g     F ro	0000000000000008 console_imx_uart_init
0000000000964148 g     F ro	000000000000002c arm_gicv3_distif_pre_save
0000000000969d28 g       ro	0000000000000000 __pubsub_psci_suspend_pwrdown_finish_start
0000000000963e10 g     F ro	0000000000000094 gicv3_spis_config_defaults
00000000009607e0 g     F ro	0000000000000058 imx_set_sys_lpm
00000000009681cc g     F ro	0000000000000014 plat_my_core_pos
0000000000964038 g     F ro	000000000000010c gicv3_secure_ppi_sgi_config_props
0000000000965280 g     F ro	0000000000000158 runtime_svc_init
0000000000964b28 g     F ro	0000000000000014 gicd_read_ispendr
000000000096a480 g     F ro	0000000000000000 irq_aarch64
00000000009713e0 g     O .bss	00000000000000a8 dram_info
00000000009641b0 g     F ro	0000000000000004 gicv3_distif_pre_save
0000000000964d68  w    F ro	0000000000000004 plat_ic_raise_el3_sgi
00000000009626d0 g     F ro	00000000000000b0 dram_phy_init
00000000009674e0 g     F ro	000000000000004c psci_mem_chk_range
0000000000968aa0  w      ro	0000000000000000 el3_panic
0000000000964c38 g     F ro	0000000000000024 gicd_clr_igroupr
0000000000964e30 g     F ro	0000000000000014 plat_gic_cpuif_disable
0000000000965160 g     F ro	0000000000000084 register_interrupt_type_handler
0000000000969478 g     F ro	000000000000002c strchr
0000000000971488 g     O .bss	0000000000000008 gicv3_driver_data
00000000009625e8 g     F ro	0000000000000004 xlat_mmap_print
00000000009604b0  w    F ro	0000000000000188 imx_set_cluster_powerdown
0000000000966500 g     F ro	0000000000000074 psci_acquire_pwr_domain_locks
0000000000962690 g     F ro	000000000000003c dram_umctl2_init
0000000000962aa0 g     F ro	0000000000000180 dram_dvfs_handler
0000000000969d28 g       ro	0000000000000000 __pubsub_psci_cpu_on_finish_end
0000000000968838 g     F ro	00000000000000cc el1_sysregs_context_restore
00000000009682e0 g     F ro	0000000000000024 console_imx_uart_getc
0000000000972070 g     O .bss	0000000000000008 console_list
00000000009661e0 g     F ro	00000000000000bc psci_set_pwr_domains_to_run
0000000000964350 g     F ro	0000000000000088 gicv3_cpuif_enable
0000000000964178 g     F ro	0000000000000034 arm_gicv3_distif_post_restore
0000000000964b98 g     F ro	0000000000000014 gicd_write_igroupr
0000000000968418 g       ro	0000000000000000 report_unhandled_interrupt
00000000009619a0 g     F ro	000000000000005c imx_buildinfo_handler
000000000096a700 g     F ro	0000000000000000 fiq_aarch32
0000000000968590  w    F ro	000000000000001c plat_get_my_stack
0000000000961dc0 g     F ro	000000000000003c mmap_add_region
0000000000964b40 g     F ro	0000000000000014 gicd_read_isactiver
0000000000964428 g     F ro	0000000000000100 gicv3_rdistif_save
0000000000971688 g     O .bss	0000000000000008 psci_spd_pm
0000000000964da8 g     F ro	000000000000000c plat_gic_driver_init
0000000000964e18 g     F ro	0000000000000014 plat_gic_cpuif_enable



Disassembly of section ro:

0000000000960000 <bl31_entrypoint>:
  960000:	aa0003f4 	mov	x20, x0
  960004:	aa0103f5 	mov	x21, x1
  960008:	aa0203f6 	mov	x22, x2
  96000c:	aa0303f7 	mov	x23, x3
  960010:	d2810600 	mov	x0, #0x830                 	// #2096
  960014:	f2a618a0 	movk	x0, #0x30c5, lsl #16
  960018:	d51e1000 	msr	sctlr_el3, x0
  96001c:	d5033fdf 	isb
  960020:	9400207e 	bl	968218 <plat_get_my_entrypoint>
  960024:	b4000040 	cbz	x0, 96002c <do_cold_boot>
  960028:	d61f0000 	br	x0

000000000096002c <do_cold_boot>:
  96002c:	1004fea0 	adr	x0, 96a000 <sync_exception_sp_el0>
  960030:	d51ec000 	msr	vbar_el3, x0
  960034:	d5033fdf 	isb
  960038:	9400216b 	bl	9685e4 <reset_handler>
  96003c:	d2820141 	mov	x1, #0x100a                	// #4106
  960040:	d53e1000 	mrs	x0, sctlr_el3
  960044:	aa010000 	orr	x0, x0, x1
  960048:	d51e1000 	msr	sctlr_el3, x0
  96004c:	d5033fdf 	isb
  960050:	9400215b 	bl	9685bc <init_cpu_data_ptr>
  960054:	d2804700 	mov	x0, #0x238                 	// #568
  960058:	d51e1100 	msr	scr_el3, x0
  96005c:	d2900000 	mov	x0, #0x8000                	// #32768
  960060:	f2a01020 	movk	x0, #0x81, lsl #16
  960064:	d51e1320 	msr	mdcr_el3, x0
  960068:	d2801c00 	mov	x0, #0xe0                  	// #224
  96006c:	d51b9c00 	msr	pmcr_el0, x0
  960070:	d50344ff 	msr	daifclr, #0x4
  960074:	d2800000 	mov	x0, #0x0                   	// #0
  960078:	d51e1140 	msr	cptr_el3, x0
  96007c:	d5380400 	mrs	x0, id_aa64pfr0_el1
  960080:	d370cc00 	ubfx	x0, x0, #48, #4
  960084:	f100041f 	cmp	x0, #0x1
  960088:	54000061 	b.ne	960094 <do_cold_boot+0x68>  // b.any
  96008c:	d2a02000 	mov	x0, #0x1000000             	// #16777216
  960090:	d51b42a0 	msr	dit, x0
  960094:	94002049 	bl	9681b8 <plat_is_my_cpu_primary>
  960098:	35000060 	cbnz	w0, 9600a4 <do_primary_cold_boot>
  96009c:	94002065 	bl	968230 <plat_secondary_cold_boot_setup>
  9600a0:	94002280 	bl	968aa0 <do_panic>

00000000009600a4 <do_primary_cold_boot>:
  9600a4:	94002069 	bl	968248 <platform_mem_init>
  9600a8:	f0000040 	adrp	x0, 96b000 <__RO_END__>
  9600ac:	91000000 	add	x0, x0, #0x0
  9600b0:	900000e1 	adrp	x1, 97c000 <__BL31_END__>
  9600b4:	91000021 	add	x1, x1, #0x0
  9600b8:	cb000021 	sub	x1, x1, x0
  9600bc:	940022a0 	bl	968b3c <inv_dcache_range>
  9600c0:	b0000060 	adrp	x0, 96d000 <__STACKS_START__+0x1e40>
  9600c4:	91370000 	add	x0, x0, #0xdc0
  9600c8:	d0000081 	adrp	x1, 972000 <opteed_sp_context+0x950>
  9600cc:	9101e021 	add	x1, x1, #0x78
  9600d0:	cb000021 	sub	x1, x1, x0
  9600d4:	940022ec 	bl	968c84 <zeromem>
  9600d8:	f00000c0 	adrp	x0, 97b000 <gpc_lock>
  9600dc:	91000000 	add	x0, x0, #0x0
  9600e0:	f00000c1 	adrp	x1, 97b000 <gpc_lock>
  9600e4:	9101a021 	add	x1, x1, #0x68
  9600e8:	cb000021 	sub	x1, x1, x0
  9600ec:	940022e6 	bl	968c84 <zeromem>
  9600f0:	d50040bf 	msr	spsel, #0x0
  9600f4:	9400212e 	bl	9685ac <plat_set_my_stack>
  9600f8:	d2800014 	mov	x20, #0x0                   	// #0
  9600fc:	d2800015 	mov	x21, #0x0                   	// #0
  960100:	d2800016 	mov	x22, #0x0                   	// #0
  960104:	d2800017 	mov	x23, #0x0                   	// #0
  960108:	aa1403e0 	mov	x0, x20
  96010c:	aa1503e1 	mov	x1, x21
  960110:	aa1603e2 	mov	x2, x22
  960114:	aa1703e3 	mov	x3, x23
  960118:	9400137c 	bl	964f08 <bl31_setup>
  96011c:	94001399 	bl	964f80 <bl31_main>
  960120:	10057700 	adr	x0, 96b000 <__RO_END__>
  960124:	10058461 	adr	x1, 96b1b0 <__DATA_END__>
  960128:	cb000021 	sub	x1, x1, x0
  96012c:	94002276 	bl	968b04 <clean_dcache_range>
  960130:	1006e480 	adr	x0, 96ddc0 <__STACKS_END__>
  960134:	1008fa21 	adr	x1, 972078 <__BSS_END__>
  960138:	cb000021 	sub	x1, x1, x0
  96013c:	94002272 	bl	968b04 <clean_dcache_range>
  960140:	14002228 	b	9689e0 <el3_exit>

0000000000960144 <stm>:
  960144:	5d1b0020 	.word	0x5d1b0020
  960148:	00000000 	.word	0x00000000

000000000096014c <bl31_warm_entrypoint>:
  96014c:	1004f5a0 	adr	x0, 96a000 <sync_exception_sp_el0>
  960150:	d51ec000 	msr	vbar_el3, x0
  960154:	d5033fdf 	isb
  960158:	94002123 	bl	9685e4 <reset_handler>
  96015c:	d2820141 	mov	x1, #0x100a                	// #4106
  960160:	d53e1000 	mrs	x0, sctlr_el3
  960164:	aa010000 	orr	x0, x0, x1
  960168:	d51e1000 	msr	sctlr_el3, x0
  96016c:	d5033fdf 	isb
  960170:	94002113 	bl	9685bc <init_cpu_data_ptr>
  960174:	d2804700 	mov	x0, #0x238                 	// #568
  960178:	d51e1100 	msr	scr_el3, x0
  96017c:	d2900000 	mov	x0, #0x8000                	// #32768
  960180:	f2a01020 	movk	x0, #0x81, lsl #16
  960184:	d51e1320 	msr	mdcr_el3, x0
  960188:	d2801c00 	mov	x0, #0xe0                  	// #224
  96018c:	d51b9c00 	msr	pmcr_el0, x0
  960190:	d50344ff 	msr	daifclr, #0x4
  960194:	d2800000 	mov	x0, #0x0                   	// #0
  960198:	d51e1140 	msr	cptr_el3, x0
  96019c:	d5380400 	mrs	x0, id_aa64pfr0_el1
  9601a0:	d370cc00 	ubfx	x0, x0, #48, #4
  9601a4:	f100041f 	cmp	x0, #0x1
  9601a8:	54000061 	b.ne	9601b4 <bl31_warm_entrypoint+0x68>  // b.any
  9601ac:	d2a02000 	mov	x0, #0x1000000             	// #16777216
  9601b0:	d51b42a0 	msr	dit, x0
  9601b4:	d50040bf 	msr	spsel, #0x0
  9601b8:	940020fd 	bl	9685ac <plat_set_my_stack>
  9601bc:	d2800020 	mov	x0, #0x1                   	// #1
  9601c0:	940022f0 	bl	968d80 <bl31_plat_enable_mmu>
  9601c4:	94001953 	bl	966710 <psci_warmboot_entrypoint>
  9601c8:	14002206 	b	9689e0 <el3_exit>
  9601cc:	00000000 	.inst	0x00000000 ; undefined

00000000009601d0 <imx_m4_lpa_active>:
  9601d0:	d2801281 	mov	x1, #0x94                  	// #148
  9601d4:	528aaaa0 	mov	w0, #0x5555                	// #21845
  9601d8:	f2a60721 	movk	x1, #0x3039, lsl #16
  9601dc:	b9400021 	ldr	w1, [x1]
  9601e0:	6b00003f 	cmp	w1, w0
  9601e4:	1a9f17e0 	cset	w0, eq  // eq = none
  9601e8:	d65f03c0 	ret
  9601ec:	00000000 	.inst	0x00000000 ; undefined

00000000009601f0 <imx_set_cpu_secure_entry>:
  9601f0:	531d7000 	lsl	w0, w0, #3
  9601f4:	52800e82 	mov	w2, #0x74                  	// #116
  9601f8:	72a60722 	movk	w2, #0x3039, lsl #16
  9601fc:	52800f03 	mov	w3, #0x78                  	// #120
  960200:	0b020002 	add	w2, w0, w2
  960204:	72a60723 	movk	w3, #0x3039, lsl #16
  960208:	0b030000 	add	w0, w0, w3
  96020c:	d3589c23 	ubfx	x3, x1, #24, #16
  960210:	53025c21 	ubfx	w1, w1, #2, #22
  960214:	b9000043 	str	w3, [x2]
  960218:	b9000001 	str	w1, [x0]
  96021c:	d65f03c0 	ret

0000000000960220 <imx_set_cpu_pwr_off>:
  960220:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  960224:	910003fd 	mov	x29, sp
  960228:	a90153f3 	stp	x19, x20, [sp, #16]
  96022c:	f00000d4 	adrp	x20, 97b000 <gpc_lock>
  960230:	91000294 	add	x20, x20, #0x0
  960234:	2a0003f3 	mov	w19, w0
  960238:	aa1403e0 	mov	x0, x20
  96023c:	94001cbd 	bl	967530 <bakery_lock_get>
  960240:	7100067f 	cmp	w19, #0x1
  960244:	540002a9 	b.ls	960298 <imx_set_cpu_pwr_off+0x78>  // b.plast
  960248:	11001a61 	add	w1, w19, #0x6
  96024c:	52800022 	mov	w2, #0x1                   	// #1
  960250:	531f7821 	lsl	w1, w1, #1
  960254:	1ac12041 	lsl	w1, w2, w1
  960258:	d2800082 	mov	x2, #0x4                   	// #4
  96025c:	11703a73 	add	w19, w19, #0xc0e, lsl #12
  960260:	f2a60742 	movk	x2, #0x303a, lsl #16
  960264:	11208273 	add	w19, w19, #0x820
  960268:	aa1403e0 	mov	x0, x20
  96026c:	b9400043 	ldr	w3, [x2]
  960270:	531a6673 	lsl	w19, w19, #6
  960274:	2a030021 	orr	w1, w1, w3
  960278:	b9000041 	str	w1, [x2]
  96027c:	94001ce3 	bl	967608 <bakery_lock_release>
  960280:	b9400260 	ldr	w0, [x19]
  960284:	32000000 	orr	w0, w0, #0x1
  960288:	b9000260 	str	w0, [x19]
  96028c:	a94153f3 	ldp	x19, x20, [sp, #16]
  960290:	a8c27bfd 	ldp	x29, x30, [sp], #32
  960294:	d65f03c0 	ret
  960298:	531f7a60 	lsl	w0, w19, #1
  96029c:	52800021 	mov	w1, #0x1                   	// #1
  9602a0:	1ac02021 	lsl	w1, w1, w0
  9602a4:	17ffffed 	b	960258 <imx_set_cpu_pwr_off+0x38>

00000000009602a8 <imx_set_cpu_pwr_on>:
  9602a8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9602ac:	910003fd 	mov	x29, sp
  9602b0:	a90153f3 	stp	x19, x20, [sp, #16]
  9602b4:	f00000d4 	adrp	x20, 97b000 <gpc_lock>
  9602b8:	91000294 	add	x20, x20, #0x0
  9602bc:	2a0003f3 	mov	w19, w0
  9602c0:	aa1403e0 	mov	x0, x20
  9602c4:	94001c9b 	bl	967530 <bakery_lock_get>
  9602c8:	7100067f 	cmp	w19, #0x1
  9602cc:	540005a9 	b.ls	960380 <imx_set_cpu_pwr_on+0xd8>  // b.plast
  9602d0:	11001a60 	add	w0, w19, #0x6
  9602d4:	52800021 	mov	w1, #0x1                   	// #1
  9602d8:	531f7800 	lsl	w0, w0, #1
  9602dc:	1ac02021 	lsl	w1, w1, w0
  9602e0:	d2800082 	mov	x2, #0x4                   	// #4
  9602e4:	aa1403e0 	mov	x0, x20
  9602e8:	f2a60742 	movk	x2, #0x303a, lsl #16
  9602ec:	b9400043 	ldr	w3, [x2]
  9602f0:	0a210061 	bic	w1, w3, w1
  9602f4:	b9000041 	str	w1, [x2]
  9602f8:	94001cc4 	bl	967608 <bakery_lock_release>
  9602fc:	d2800104 	mov	x4, #0x8                   	// #8
  960300:	11703a63 	add	w3, w19, #0xc0e, lsl #12
  960304:	f2a60724 	movk	x4, #0x3039, lsl #16
  960308:	11208063 	add	w3, w3, #0x820
  96030c:	52800021 	mov	w1, #0x1                   	// #1
  960310:	d2801e00 	mov	x0, #0xf0                  	// #240
  960314:	b9400082 	ldr	w2, [x4]
  960318:	531a6463 	lsl	w3, w3, #6
  96031c:	1ad32021 	lsl	w1, w1, w19
  960320:	f2a60740 	movk	x0, #0x303a, lsl #16
  960324:	0a210042 	bic	w2, w2, w1
  960328:	b9000082 	str	w2, [x4]
  96032c:	aa0003e2 	mov	x2, x0
  960330:	b9400064 	ldr	w4, [x3]
  960334:	32000084 	orr	w4, w4, #0x1
  960338:	b9000064 	str	w4, [x3]
  96033c:	b9400004 	ldr	w4, [x0]
  960340:	2a040024 	orr	w4, w1, w4
  960344:	b9000004 	str	w4, [x0]
  960348:	b9400040 	ldr	w0, [x2]
  96034c:	6a00003f 	tst	w1, w0
  960350:	54ffffc1 	b.ne	960348 <imx_set_cpu_pwr_on+0xa0>  // b.any
  960354:	b9400060 	ldr	w0, [x3]
  960358:	d2800102 	mov	x2, #0x8                   	// #8
  96035c:	f2a60722 	movk	x2, #0x3039, lsl #16
  960360:	121f7800 	and	w0, w0, #0xfffffffe
  960364:	a94153f3 	ldp	x19, x20, [sp, #16]
  960368:	b9000060 	str	w0, [x3]
  96036c:	b9400040 	ldr	w0, [x2]
  960370:	2a000021 	orr	w1, w1, w0
  960374:	b9000041 	str	w1, [x2]
  960378:	a8c27bfd 	ldp	x29, x30, [sp], #32
  96037c:	d65f03c0 	ret
  960380:	531f7a60 	lsl	w0, w19, #1
  960384:	52800021 	mov	w1, #0x1                   	// #1
  960388:	1ac02021 	lsl	w1, w1, w0
  96038c:	17ffffd5 	b	9602e0 <imx_set_cpu_pwr_on+0x38>

0000000000960390 <imx_set_cpu_lpm>:
  960390:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  960394:	910003fd 	mov	x29, sp
  960398:	a90153f3 	stp	x19, x20, [sp, #16]
  96039c:	f00000d4 	adrp	x20, 97b000 <gpc_lock>
  9603a0:	91000294 	add	x20, x20, #0x0
  9603a4:	2a0003f3 	mov	w19, w0
  9603a8:	aa1403e0 	mov	x0, x20
  9603ac:	f90013f5 	str	x21, [sp, #32]
  9603b0:	12001c35 	and	w21, w1, #0xff
  9603b4:	94001c5f 	bl	967530 <bakery_lock_get>
  9603b8:	7100067f 	cmp	w19, #0x1
  9603bc:	34000335 	cbz	w21, 960420 <imx_set_cpu_lpm+0x90>
  9603c0:	540006c9 	b.ls	960498 <imx_set_cpu_lpm+0x108>  // b.plast
  9603c4:	11001a61 	add	w1, w19, #0x6
  9603c8:	52800020 	mov	w0, #0x1                   	// #1
  9603cc:	531f7821 	lsl	w1, w1, #1
  9603d0:	11002022 	add	w2, w1, #0x8
  9603d4:	1ac12001 	lsl	w1, w0, w1
  9603d8:	1ac22000 	lsl	w0, w0, w2
  9603dc:	d2800082 	mov	x2, #0x4                   	// #4
  9603e0:	11703a73 	add	w19, w19, #0xc0e, lsl #12
  9603e4:	f2a60742 	movk	x2, #0x303a, lsl #16
  9603e8:	11208273 	add	w19, w19, #0x820
  9603ec:	2a010000 	orr	w0, w0, w1
  9603f0:	b9400041 	ldr	w1, [x2]
  9603f4:	531a6673 	lsl	w19, w19, #6
  9603f8:	f94013f5 	ldr	x21, [sp, #32]
  9603fc:	2a010000 	orr	w0, w0, w1
  960400:	b9000040 	str	w0, [x2]
  960404:	b9400260 	ldr	w0, [x19]
  960408:	32000000 	orr	w0, w0, #0x1
  96040c:	b9000260 	str	w0, [x19]
  960410:	aa1403e0 	mov	x0, x20
  960414:	a94153f3 	ldp	x19, x20, [sp, #16]
  960418:	a8c37bfd 	ldp	x29, x30, [sp], #48
  96041c:	14001c7b 	b	967608 <bakery_lock_release>
  960420:	54000309 	b.ls	960480 <imx_set_cpu_lpm+0xf0>  // b.plast
  960424:	11001a61 	add	w1, w19, #0x6
  960428:	52800020 	mov	w0, #0x1                   	// #1
  96042c:	531f7821 	lsl	w1, w1, #1
  960430:	11002022 	add	w2, w1, #0x8
  960434:	1ac12001 	lsl	w1, w0, w1
  960438:	1ac22000 	lsl	w0, w0, w2
  96043c:	d2800082 	mov	x2, #0x4                   	// #4
  960440:	11703a73 	add	w19, w19, #0xc0e, lsl #12
  960444:	f2a60742 	movk	x2, #0x303a, lsl #16
  960448:	11208273 	add	w19, w19, #0x820
  96044c:	2a010000 	orr	w0, w0, w1
  960450:	b9400041 	ldr	w1, [x2]
  960454:	531a6673 	lsl	w19, w19, #6
  960458:	f94013f5 	ldr	x21, [sp, #32]
  96045c:	0a200020 	bic	w0, w1, w0
  960460:	b9000040 	str	w0, [x2]
  960464:	b9400260 	ldr	w0, [x19]
  960468:	121f7800 	and	w0, w0, #0xfffffffe
  96046c:	b9000260 	str	w0, [x19]
  960470:	aa1403e0 	mov	x0, x20
  960474:	a94153f3 	ldp	x19, x20, [sp, #16]
  960478:	a8c37bfd 	ldp	x29, x30, [sp], #48
  96047c:	14001c63 	b	967608 <bakery_lock_release>
  960480:	531f7a61 	lsl	w1, w19, #1
  960484:	52800020 	mov	w0, #0x1                   	// #1
  960488:	11002022 	add	w2, w1, #0x8
  96048c:	1ac12001 	lsl	w1, w0, w1
  960490:	1ac22000 	lsl	w0, w0, w2
  960494:	17ffffea 	b	96043c <imx_set_cpu_lpm+0xac>
  960498:	531f7a61 	lsl	w1, w19, #1
  96049c:	52800020 	mov	w0, #0x1                   	// #1
  9604a0:	11002022 	add	w2, w1, #0x8
  9604a4:	1ac12001 	lsl	w1, w0, w1
  9604a8:	1ac22000 	lsl	w0, w0, w2
  9604ac:	17ffffcc 	b	9603dc <imx_set_cpu_lpm+0x4c>

00000000009604b0 <imx_set_cluster_powerdown>:
  9604b0:	72001c21 	ands	w1, w1, #0xff
  9604b4:	54000780 	b.eq	9605a4 <imx_set_cluster_powerdown+0xf4>  // b.none
  9604b8:	7100043f 	cmp	w1, #0x1
  9604bc:	540004e0 	b.eq	960558 <imx_set_cluster_powerdown+0xa8>  // b.none
  9604c0:	d2a60744 	mov	x4, #0x303a0000            	// #809107456
  9604c4:	d2802102 	mov	x2, #0x108                 	// #264
  9604c8:	52800143 	mov	w3, #0xa                   	// #10
  9604cc:	f2a60742 	movk	x2, #0x303a, lsl #16
  9604d0:	b9400080 	ldr	w0, [x4]
  9604d4:	d2800085 	mov	x5, #0x4                   	// #4
  9604d8:	f2a60745 	movk	x5, #0x303a, lsl #16
  9604dc:	51000c21 	sub	w1, w1, #0x3
  9604e0:	12117800 	and	w0, w0, #0xffffbfff
  9604e4:	7100043f 	cmp	w1, #0x1
  9604e8:	2a030000 	orr	w0, w0, w3
  9604ec:	b9000080 	str	w0, [x4]
  9604f0:	b9400040 	ldr	w0, [x2]
  9604f4:	2a030000 	orr	w0, w0, w3
  9604f8:	b9000040 	str	w0, [x2]
  9604fc:	b94000a0 	ldr	w0, [x5]
  960500:	121a7800 	and	w0, w0, #0xffffffdf
  960504:	54000488 	b.hi	960594 <imx_set_cluster_powerdown+0xe4>  // b.pmore
  960508:	b940b081 	ldr	w1, [x4, #176]
  96050c:	d2801783 	mov	x3, #0xbc                  	// #188
  960510:	f2a60743 	movk	x3, #0x303a, lsl #16
  960514:	320e83e6 	mov	w6, #0x40004               	// #262148
  960518:	32180021 	orr	w1, w1, #0x100
  96051c:	b900b081 	str	w1, [x4, #176]
  960520:	52800207 	mov	w7, #0x10                  	// #16
  960524:	b9400061 	ldr	w1, [x3]
  960528:	72b00007 	movk	w7, #0x8000, lsl #16
  96052c:	2a070000 	orr	w0, w0, w7
  960530:	32170021 	orr	w1, w1, #0x200
  960534:	b9000061 	str	w1, [x3]
  960538:	b90020a6 	str	w6, [x5, #32]
  96053c:	b947f841 	ldr	w1, [x2, #2040]
  960540:	32000021 	orr	w1, w1, #0x1
  960544:	b907f841 	str	w1, [x2, #2040]
  960548:	d2800081 	mov	x1, #0x4                   	// #4
  96054c:	f2a60741 	movk	x1, #0x303a, lsl #16
  960550:	b9000020 	str	w0, [x1]
  960554:	d65f03c0 	ret
  960558:	d2a60743 	mov	x3, #0x303a0000            	// #809107456
  96055c:	d2802101 	mov	x1, #0x108                 	// #264
  960560:	528000a2 	mov	w2, #0x5                   	// #5
  960564:	f2a60741 	movk	x1, #0x303a, lsl #16
  960568:	b9400060 	ldr	w0, [x3]
  96056c:	d2800084 	mov	x4, #0x4                   	// #4
  960570:	f2a60744 	movk	x4, #0x303a, lsl #16
  960574:	12117800 	and	w0, w0, #0xffffbfff
  960578:	2a020000 	orr	w0, w0, w2
  96057c:	b9000060 	str	w0, [x3]
  960580:	b9400020 	ldr	w0, [x1]
  960584:	2a020000 	orr	w0, w0, w2
  960588:	b9000020 	str	w0, [x1]
  96058c:	b9400080 	ldr	w0, [x4]
  960590:	121a7800 	and	w0, w0, #0xffffffdf
  960594:	d2800081 	mov	x1, #0x4                   	// #4
  960598:	f2a60741 	movk	x1, #0x303a, lsl #16
  96059c:	b9000020 	str	w0, [x1]
  9605a0:	d65f03c0 	ret
  9605a4:	d2801601 	mov	x1, #0xb0                  	// #176
  9605a8:	d2801785 	mov	x5, #0xbc                  	// #188
  9605ac:	f2a60741 	movk	x1, #0x303a, lsl #16
  9605b0:	f2a60745 	movk	x5, #0x303a, lsl #16
  9605b4:	d2800486 	mov	x6, #0x24                  	// #36
  9605b8:	d2812004 	mov	x4, #0x900                 	// #2304
  9605bc:	b9400020 	ldr	w0, [x1]
  9605c0:	f2a60746 	movk	x6, #0x303a, lsl #16
  9605c4:	f2a60744 	movk	x4, #0x303a, lsl #16
  9605c8:	320183e7 	mov	w7, #0x80008000            	// #-2147450880
  9605cc:	12177800 	and	w0, w0, #0xfffffeff
  9605d0:	b9000020 	str	w0, [x1]
  9605d4:	d2a60743 	mov	x3, #0x303a0000            	// #809107456
  9605d8:	d2802102 	mov	x2, #0x108                 	// #264
  9605dc:	b94000a0 	ldr	w0, [x5]
  9605e0:	f2a60742 	movk	x2, #0x303a, lsl #16
  9605e4:	d2800081 	mov	x1, #0x4                   	// #4
  9605e8:	12167800 	and	w0, w0, #0xfffffdff
  9605ec:	b90000a0 	str	w0, [x5]
  9605f0:	b90000c7 	str	w7, [x6]
  9605f4:	f2a60741 	movk	x1, #0x303a, lsl #16
  9605f8:	b9400080 	ldr	w0, [x4]
  9605fc:	121f7800 	and	w0, w0, #0xfffffffe
  960600:	b9000080 	str	w0, [x4]
  960604:	b9400060 	ldr	w0, [x3]
  960608:	121c6c00 	and	w0, w0, #0xfffffff0
  96060c:	32120000 	orr	w0, w0, #0x4000
  960610:	b9000060 	str	w0, [x3]
  960614:	b9400040 	ldr	w0, [x2]
  960618:	121c6c00 	and	w0, w0, #0xfffffff0
  96061c:	b9000040 	str	w0, [x2]
  960620:	b9400020 	ldr	w0, [x1]
  960624:	12007800 	and	w0, w0, #0x7fffffff
  960628:	121b7800 	and	w0, w0, #0xffffffef
  96062c:	321b0000 	orr	w0, w0, #0x20
  960630:	b9000020 	str	w0, [x1]
  960634:	d65f03c0 	ret

0000000000960638 <imx_set_sys_wakeup>:
  960638:	72001c21 	ands	w1, w1, #0xff
  96063c:	54000180 	b.eq	96066c <imx_set_sys_wakeup+0x34>  // b.none
  960640:	7100041f 	cmp	w0, #0x1
  960644:	540006e9 	b.ls	960720 <imx_set_sys_wakeup+0xe8>  // b.plast
  960648:	11005003 	add	w3, w0, #0x14
  96064c:	52800022 	mov	w2, #0x1                   	// #1
  960650:	1ac32042 	lsl	w2, w2, w3
  960654:	d2a60743 	mov	x3, #0x303a0000            	// #809107456
  960658:	b9400064 	ldr	w4, [x3]
  96065c:	0a220082 	bic	w2, w4, w2
  960660:	32020042 	orr	w2, w2, #0x40000000
  960664:	b9000062 	str	w2, [x3]
  960668:	1400000b 	b	960694 <imx_set_sys_wakeup+0x5c>
  96066c:	7100041f 	cmp	w0, #0x1
  960670:	54000509 	b.ls	960710 <imx_set_sys_wakeup+0xd8>  // b.plast
  960674:	11005003 	add	w3, w0, #0x14
  960678:	52800022 	mov	w2, #0x1                   	// #1
  96067c:	1ac32043 	lsl	w3, w2, w3
  960680:	d2a60744 	mov	x4, #0x303a0000            	// #809107456
  960684:	b9400082 	ldr	w2, [x4]
  960688:	12017842 	and	w2, w2, #0xbfffffff
  96068c:	2a030042 	orr	w2, w2, w3
  960690:	b9000082 	str	w2, [x4]
  960694:	b0000044 	adrp	x4, 969000 <vprintf+0x100>
  960698:	9113e084 	add	x4, x4, #0x4f8
  96069c:	52a60743 	mov	w3, #0x303a0000            	// #809107456
  9606a0:	d2802007 	mov	x7, #0x100                 	// #256
  9606a4:	52800402 	mov	w2, #0x20                  	// #32
  9606a8:	f2a71007 	movk	x7, #0x3880, lsl #16
  9606ac:	b8605886 	ldr	w6, [x4, w0, uxtw #2]
  9606b0:	0b0300c3 	add	w3, w6, w3
  9606b4:	53057c40 	lsr	w0, w2, #5
  9606b8:	2a0303e5 	mov	w5, w3
  9606bc:	11008042 	add	w2, w2, #0x20
  9606c0:	12800004 	mov	w4, #0xffffffff            	// #-1
  9606c4:	531e7400 	lsl	w0, w0, #2
  9606c8:	34000061 	cbz	w1, 9606d4 <imx_set_sys_wakeup+0x9c>
  9606cc:	b86048e4 	ldr	w4, [x7, w0, uxtw]
  9606d0:	2a2403e4 	mvn	w4, w4
  9606d4:	b90000a4 	str	w4, [x5]
  9606d8:	11001063 	add	w3, w3, #0x4
  9606dc:	7102805f 	cmp	w2, #0xa0
  9606e0:	54fffea1 	b.ne	9606b4 <imx_set_sys_wakeup+0x7c>  // b.any
  9606e4:	d2800b00 	mov	x0, #0x58                  	// #88
  9606e8:	f2a60680 	movk	x0, #0x3034, lsl #16
  9606ec:	b9400000 	ldr	w0, [x0]
  9606f0:	370000e0 	tbnz	w0, #0, 96070c <imx_set_sys_wakeup+0xd4>
  9606f4:	52800100 	mov	w0, #0x8                   	// #8
  9606f8:	72a60740 	movk	w0, #0x303a, lsl #16
  9606fc:	0b0000c6 	add	w6, w6, w0
  960700:	b94000c0 	ldr	w0, [x6]
  960704:	12077800 	and	w0, w0, #0xfeffffff
  960708:	b90000c0 	str	w0, [x6]
  96070c:	d65f03c0 	ret
  960710:	11007003 	add	w3, w0, #0x1c
  960714:	52800022 	mov	w2, #0x1                   	// #1
  960718:	1ac32043 	lsl	w3, w2, w3
  96071c:	17ffffd9 	b	960680 <imx_set_sys_wakeup+0x48>
  960720:	11007003 	add	w3, w0, #0x1c
  960724:	52800022 	mov	w2, #0x1                   	// #1
  960728:	1ac32042 	lsl	w2, w2, w3
  96072c:	17ffffca 	b	960654 <imx_set_sys_wakeup+0x1c>

0000000000960730 <imx_noc_slot_config>:
  960730:	72001c1f 	tst	w0, #0xff
  960734:	540002e0 	b.eq	960790 <imx_noc_slot_config+0x60>  // b.none
  960738:	d2801684 	mov	x4, #0xb4                  	// #180
  96073c:	d2801703 	mov	x3, #0xb8                  	// #184
  960740:	f2a60744 	movk	x4, #0x303a, lsl #16
  960744:	f2a60743 	movk	x3, #0x303a, lsl #16
  960748:	d2800482 	mov	x2, #0x24                  	// #36
  96074c:	d2814801 	mov	x1, #0xa40                 	// #2624
  960750:	b9400080 	ldr	w0, [x4]
  960754:	f2a60742 	movk	x2, #0x303a, lsl #16
  960758:	f2a60741 	movk	x1, #0x303a, lsl #16
  96075c:	32160000 	orr	w0, w0, #0x400
  960760:	b9000080 	str	w0, [x4]
  960764:	b9400060 	ldr	w0, [x3]
  960768:	32150000 	orr	w0, w0, #0x800
  96076c:	b9000060 	str	w0, [x3]
  960770:	b9400040 	ldr	w0, [x2]
  960774:	121d7800 	and	w0, w0, #0xfffffffb
  960778:	321d0000 	orr	w0, w0, #0x8
  96077c:	b9000040 	str	w0, [x2]
  960780:	b9400020 	ldr	w0, [x1]
  960784:	32000000 	orr	w0, w0, #0x1
  960788:	b9000020 	str	w0, [x1]
  96078c:	d65f03c0 	ret
  960790:	d2801683 	mov	x3, #0xb4                  	// #180
  960794:	d2801702 	mov	x2, #0xb8                  	// #184
  960798:	f2a60743 	movk	x3, #0x303a, lsl #16
  96079c:	f2a60742 	movk	x2, #0x303a, lsl #16
  9607a0:	d2800484 	mov	x4, #0x24                  	// #36
  9607a4:	d2814801 	mov	x1, #0xa40                 	// #2624
  9607a8:	b9400060 	ldr	w0, [x3]
  9607ac:	f2a60744 	movk	x4, #0x303a, lsl #16
  9607b0:	f2a60741 	movk	x1, #0x303a, lsl #16
  9607b4:	320183e5 	mov	w5, #0x80008000            	// #-2147450880
  9607b8:	12157800 	and	w0, w0, #0xfffffbff
  9607bc:	b9000060 	str	w0, [x3]
  9607c0:	b9400040 	ldr	w0, [x2]
  9607c4:	12147800 	and	w0, w0, #0xfffff7ff
  9607c8:	b9000040 	str	w0, [x2]
  9607cc:	b9000085 	str	w5, [x4]
  9607d0:	b9400020 	ldr	w0, [x1]
  9607d4:	121f7800 	and	w0, w0, #0xfffffffe
  9607d8:	b9000020 	str	w0, [x1]
  9607dc:	d65f03c0 	ret

00000000009607e0 <imx_set_sys_lpm>:
  9607e0:	d2800283 	mov	x3, #0x14                  	// #20
  9607e4:	72001c21 	ands	w1, w1, #0xff
  9607e8:	f2a60743 	movk	x3, #0x303a, lsl #16
  9607ec:	b9400062 	ldr	w2, [x3]
  9607f0:	540001c0 	b.eq	960828 <imx_set_sys_lpm+0x48>  // b.none
  9607f4:	120e7842 	and	w2, w2, #0xfffdffff
  9607f8:	32010c42 	orr	w2, w2, #0x80000007
  9607fc:	b9000062 	str	w2, [x3]
  960800:	d2800b02 	mov	x2, #0x58                  	// #88
  960804:	f2a60682 	movk	x2, #0x3034, lsl #16
  960808:	b9400042 	ldr	w2, [x2]
  96080c:	360000c2 	tbz	w2, #0, 960824 <imx_set_sys_lpm+0x44>
  960810:	d2800103 	mov	x3, #0x8                   	// #8
  960814:	f2a60743 	movk	x3, #0x303a, lsl #16
  960818:	b9400062 	ldr	w2, [x3]
  96081c:	32010042 	orr	w2, w2, #0x80000000
  960820:	b9000062 	str	w2, [x3]
  960824:	17ffff85 	b	960638 <imx_set_sys_wakeup>
  960828:	121d6c42 	and	w2, w2, #0x7ffffff8
  96082c:	320f0042 	orr	w2, w2, #0x20000
  960830:	b9000062 	str	w2, [x3]
  960834:	17fffff3 	b	960800 <imx_set_sys_lpm+0x20>

0000000000960838 <imx_set_rbc_count>:
  960838:	d2800281 	mov	x1, #0x14                  	// #20
  96083c:	52a90002 	mov	w2, #0x48000000            	// #1207959552
  960840:	f2a60741 	movk	x1, #0x303a, lsl #16
  960844:	b9400020 	ldr	w0, [x1]
  960848:	2a020000 	orr	w0, w0, w2
  96084c:	b9000020 	str	w0, [x1]
  960850:	d65f03c0 	ret
  960854:	00000000 	.inst	0x00000000 ; undefined

0000000000960858 <imx_clear_rbc_count>:
  960858:	d2800281 	mov	x1, #0x14                  	// #20
  96085c:	f2a60741 	movk	x1, #0x303a, lsl #16
  960860:	b9400020 	ldr	w0, [x1]
  960864:	12016000 	and	w0, w0, #0x80ffffff
  960868:	b9000020 	str	w0, [x1]
  96086c:	d65f03c0 	ret

0000000000960870 <imx_anamix_override>:
  960870:	f0000041 	adrp	x1, 96b000 <__RO_END__>
  960874:	91000021 	add	x1, x1, #0x0
  960878:	12001c00 	and	w0, w0, #0xff
  96087c:	91014025 	add	x5, x1, #0x50
  960880:	52a606c3 	mov	w3, #0x30360000            	// #808845312
  960884:	1400000b 	b	9608b0 <imx_anamix_override+0x40>
  960888:	321c0084 	orr	w4, w4, #0x10
  96088c:	b9000044 	str	w4, [x2]
  960890:	29401822 	ldp	w2, w6, [x1]
  960894:	91002021 	add	x1, x1, #0x8
  960898:	eb0100bf 	cmp	x5, x1
  96089c:	0b030042 	add	w2, w2, w3
  9608a0:	b9400044 	ldr	w4, [x2]
  9608a4:	2a060084 	orr	w4, w4, w6
  9608a8:	b9000044 	str	w4, [x2]
  9608ac:	540001e0 	b.eq	9608e8 <imx_anamix_override+0x78>  // b.none
  9608b0:	b9400022 	ldr	w2, [x1]
  9608b4:	0b030042 	add	w2, w2, w3
  9608b8:	b9400044 	ldr	w4, [x2]
  9608bc:	35fffe60 	cbnz	w0, 960888 <imx_anamix_override+0x18>
  9608c0:	121b7884 	and	w4, w4, #0xffffffef
  9608c4:	b9000044 	str	w4, [x2]
  9608c8:	29401022 	ldp	w2, w4, [x1]
  9608cc:	91002021 	add	x1, x1, #0x8
  9608d0:	eb0100bf 	cmp	x5, x1
  9608d4:	0b030042 	add	w2, w2, w3
  9608d8:	b9400046 	ldr	w6, [x2]
  9608dc:	0a2400c4 	bic	w4, w6, w4
  9608e0:	b9000044 	str	w4, [x2]
  9608e4:	54fffe61 	b.ne	9608b0 <imx_anamix_override+0x40>  // b.any
  9608e8:	d65f03c0 	ret
  9608ec:	00000000 	.inst	0x00000000 ; undefined

00000000009608f0 <imx_gpc_handler>:
  9608f0:	f1000c3f 	cmp	x1, #0x3
  9608f4:	54000141 	b.ne	96091c <imx_gpc_handler+0x2c>  // b.any
  9608f8:	f100007f 	cmp	x3, #0x0
  9608fc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  960900:	2a0203e0 	mov	w0, w2
  960904:	910003fd 	mov	x29, sp
  960908:	1a9f07e1 	cset	w1, ne  // ne = any
  96090c:	940002e5 	bl	9614a0 <imx_gpc_pm_domain_enable>
  960910:	52800000 	mov	w0, #0x0                   	// #0
  960914:	a8c17bfd 	ldp	x29, x30, [sp], #16
  960918:	d65f03c0 	ret
  96091c:	12800000 	mov	w0, #0xffffffff            	// #-1
  960920:	d65f03c0 	ret
  960924:	00000000 	.inst	0x00000000 ; undefined

0000000000960928 <imx_src_handler>:
  960928:	f100043f 	cmp	x1, #0x1
  96092c:	54000700 	b.eq	960a0c <imx_src_handler+0xe4>  // b.none
  960930:	f100083f 	cmp	x1, #0x2
  960934:	54000160 	b.eq	960960 <imx_src_handler+0x38>  // b.none
  960938:	12800000 	mov	w0, #0xffffffff            	// #-1
  96093c:	b4000041 	cbz	x1, 960944 <imx_src_handler+0x1c>
  960940:	d65f03c0 	ret
  960944:	d2800b02 	mov	x2, #0x58                  	// #88
  960948:	52800000 	mov	w0, #0x0                   	// #0
  96094c:	f2a60682 	movk	x2, #0x3034, lsl #16
  960950:	b9400041 	ldr	w1, [x2]
  960954:	121f7821 	and	w1, w1, #0xfffffffe
  960958:	b9000041 	str	w1, [x2]
  96095c:	d65f03c0 	ret
  960960:	d2802282 	mov	x2, #0x114                 	// #276
  960964:	f2a60742 	movk	x2, #0x303a, lsl #16
  960968:	b9400040 	ldr	w0, [x2]
  96096c:	7208041f 	tst	w0, #0x3000000
  960970:	540005a0 	b.eq	960a24 <imx_src_handler+0xfc>  // b.none
  960974:	d2800005 	mov	x5, #0x0                   	// #0
  960978:	d2800b03 	mov	x3, #0x58                  	// #88
  96097c:	d2800581 	mov	x1, #0x2c                  	// #44
  960980:	f2a60683 	movk	x3, #0x3034, lsl #16
  960984:	f2a60741 	movk	x1, #0x303a, lsl #16
  960988:	d2800182 	mov	x2, #0xc                   	// #12
  96098c:	b9400060 	ldr	w0, [x3]
  960990:	f2a60722 	movk	x2, #0x3039, lsl #16
  960994:	32000000 	orr	w0, w0, #0x1
  960998:	b9000060 	str	w0, [x3]
  96099c:	b9400020 	ldr	w0, [x1]
  9609a0:	32000000 	orr	w0, w0, #0x1
  9609a4:	b9000020 	str	w0, [x1]
  9609a8:	b9400040 	ldr	w0, [x2]
  9609ac:	321f0800 	orr	w0, w0, #0xe
  9609b0:	b9000040 	str	w0, [x2]
  9609b4:	d53be001 	mrs	x1, cntfrq_el0
  9609b8:	d53be020 	mrs	x0, cntpct_el0
  9609bc:	d284e206 	mov	x6, #0x2710                	// #10000
  9609c0:	d2869b63 	mov	x3, #0x34db                	// #13531
  9609c4:	f2baf6c3 	movk	x3, #0xd7b6, lsl #16
  9609c8:	9b067c21 	mul	x1, x1, x6
  9609cc:	f2dbd043 	movk	x3, #0xde82, lsl #32
  9609d0:	f2e86363 	movk	x3, #0x431b, lsl #48
  9609d4:	9bc37c21 	umulh	x1, x1, x3
  9609d8:	8b414801 	add	x1, x0, x1, lsr #18
  9609dc:	14000004 	b	9609ec <imx_src_handler+0xc4>
  9609e0:	d53be020 	mrs	x0, cntpct_el0
  9609e4:	eb00003f 	cmp	x1, x0
  9609e8:	540004a3 	b.cc	960a7c <imx_src_handler+0x154>  // b.lo, b.ul, b.last
  9609ec:	b9400040 	ldr	w0, [x2]
  9609f0:	12000c00 	and	w0, w0, #0xf
  9609f4:	7100201f 	cmp	w0, #0x8
  9609f8:	54ffff41 	b.ne	9609e0 <imx_src_handler+0xb8>  // b.any
  9609fc:	d2800001 	mov	x1, #0x0                   	// #0
  960a00:	52800000 	mov	w0, #0x0                   	// #0
  960a04:	a9008485 	stp	x5, x1, [x4, #8]
  960a08:	d65f03c0 	ret
  960a0c:	d2800b00 	mov	x0, #0x58                  	// #88
  960a10:	f2a60680 	movk	x0, #0x3034, lsl #16
  960a14:	b9400000 	ldr	w0, [x0]
  960a18:	2a2003e0 	mvn	w0, w0
  960a1c:	12000000 	and	w0, w0, #0x1
  960a20:	d65f03c0 	ret
  960a24:	d2800581 	mov	x1, #0x2c                  	// #44
  960a28:	f2a60741 	movk	x1, #0x303a, lsl #16
  960a2c:	b9400020 	ldr	w0, [x1]
  960a30:	121f7800 	and	w0, w0, #0xfffffffe
  960a34:	b9000020 	str	w0, [x1]
  960a38:	d53be001 	mrs	x1, cntfrq_el0
  960a3c:	d53be020 	mrs	x0, cntpct_el0
  960a40:	d284e205 	mov	x5, #0x2710                	// #10000
  960a44:	d2869b63 	mov	x3, #0x34db                	// #13531
  960a48:	f2baf6c3 	movk	x3, #0xd7b6, lsl #16
  960a4c:	9b057c21 	mul	x1, x1, x5
  960a50:	f2dbd043 	movk	x3, #0xde82, lsl #32
  960a54:	f2e86363 	movk	x3, #0x431b, lsl #48
  960a58:	9bc37c21 	umulh	x1, x1, x3
  960a5c:	8b414801 	add	x1, x0, x1, lsr #18
  960a60:	14000004 	b	960a70 <imx_src_handler+0x148>
  960a64:	d53be020 	mrs	x0, cntpct_el0
  960a68:	eb00003f 	cmp	x1, x0
  960a6c:	540000c3 	b.cc	960a84 <imx_src_handler+0x15c>  // b.lo, b.ul, b.last
  960a70:	b9400040 	ldr	w0, [x2]
  960a74:	370fff80 	tbnz	w0, #1, 960a64 <imx_src_handler+0x13c>
  960a78:	17ffffbf 	b	960974 <imx_src_handler+0x4c>
  960a7c:	92800761 	mov	x1, #0xffffffffffffffc4    	// #-60
  960a80:	17ffffe0 	b	960a00 <imx_src_handler+0xd8>
  960a84:	92800765 	mov	x5, #0xffffffffffffffc4    	// #-60
  960a88:	17ffffbc 	b	960978 <imx_src_handler+0x50>
  960a8c:	00000000 	.inst	0x00000000 ; undefined

0000000000960a90 <imx_hab_handler>:
  960a90:	aa0103e5 	mov	x5, x1
  960a94:	f1000c3f 	cmp	x1, #0x3
  960a98:	aa0203e0 	mov	x0, x2
  960a9c:	aa0303e1 	mov	x1, x3
  960aa0:	54000640 	b.eq	960b68 <imx_hab_handler+0xd8>  // b.none
  960aa4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  960aa8:	910003fd 	mov	x29, sp
  960aac:	54000148 	b.hi	960ad4 <imx_hab_handler+0x44>  // b.pmore
  960ab0:	f10004bf 	cmp	x5, #0x1
  960ab4:	540006a0 	b.eq	960b88 <imx_hab_handler+0xf8>  // b.none
  960ab8:	f10008bf 	cmp	x5, #0x2
  960abc:	54000201 	b.ne	960afc <imx_hab_handler+0x6c>  // b.any
  960ac0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  960ac4:	d2812200 	mov	x0, #0x910                 	// #2320
  960ac8:	b9400000 	ldr	w0, [x0]
  960acc:	aa0003f0 	mov	x16, x0
  960ad0:	d61f0200 	br	x16
  960ad4:	f10014bf 	cmp	x5, #0x5
  960ad8:	540003c0 	b.eq	960b50 <imx_hab_handler+0xc0>  // b.none
  960adc:	f10018bf 	cmp	x5, #0x6
  960ae0:	54000241 	b.ne	960b28 <imx_hab_handler+0x98>  // b.any
  960ae4:	a8c17bfd 	ldp	x29, x30, [sp], #16
  960ae8:	d2812303 	mov	x3, #0x918                 	// #2328
  960aec:	aa0403e2 	mov	x2, x4
  960af0:	b9400063 	ldr	w3, [x3]
  960af4:	aa0303f0 	mov	x16, x3
  960af8:	d61f0200 	br	x16
  960afc:	b5000245 	cbnz	x5, 960b44 <imx_hab_handler+0xb4>
  960b00:	d2812405 	mov	x5, #0x920                 	// #2336
  960b04:	aa0403e3 	mov	x3, x4
  960b08:	aa0103e2 	mov	x2, x1
  960b0c:	d2800004 	mov	x4, #0x0                   	// #0
  960b10:	b94000a5 	ldr	w5, [x5]
  960b14:	aa0003e1 	mov	x1, x0
  960b18:	52800040 	mov	w0, #0x2                   	// #2
  960b1c:	d63f00a0 	blr	x5
  960b20:	a8c17bfd 	ldp	x29, x30, [sp], #16
  960b24:	d65f03c0 	ret
  960b28:	f10010bf 	cmp	x5, #0x4
  960b2c:	540000c1 	b.ne	960b44 <imx_hab_handler+0xb4>  // b.any
  960b30:	a8c17bfd 	ldp	x29, x30, [sp], #16
  960b34:	d2812902 	mov	x2, #0x948                 	// #2376
  960b38:	b9400042 	ldr	w2, [x2]
  960b3c:	aa0203f0 	mov	x16, x2
  960b40:	d61f0200 	br	x16
  960b44:	12800000 	mov	w0, #0xffffffff            	// #-1
  960b48:	a8c17bfd 	ldp	x29, x30, [sp], #16
  960b4c:	d65f03c0 	ret
  960b50:	d2812a00 	mov	x0, #0x950                 	// #2384
  960b54:	b9400000 	ldr	w0, [x0]
  960b58:	d63f0000 	blr	x0
  960b5c:	52800000 	mov	w0, #0x0                   	// #0
  960b60:	a8c17bfd 	ldp	x29, x30, [sp], #16
  960b64:	d65f03c0 	ret
  960b68:	d2812805 	mov	x5, #0x940                 	// #2368
  960b6c:	aa0403e3 	mov	x3, x4
  960b70:	aa0103e2 	mov	x2, x1
  960b74:	2a0003e1 	mov	w1, w0
  960b78:	b94000a4 	ldr	w4, [x5]
  960b7c:	52800660 	mov	w0, #0x33                  	// #51
  960b80:	aa0403f0 	mov	x16, x4
  960b84:	d61f0200 	br	x16
  960b88:	a8c17bfd 	ldp	x29, x30, [sp], #16
  960b8c:	d2812100 	mov	x0, #0x908                 	// #2312
  960b90:	b9400000 	ldr	w0, [x0]
  960b94:	aa0003f0 	mov	x16, x0
  960b98:	d61f0200 	br	x16
  960b9c:	00000000 	.inst	0x00000000 ; undefined

0000000000960ba0 <imx_aipstz_init>:
  960ba0:	f9400002 	ldr	x2, [x0]
  960ba4:	b4000222 	cbz	x2, 960be8 <imx_aipstz_init+0x48>
  960ba8:	928005e6 	mov	x6, #0xffffffffffffffd0    	// #-48
  960bac:	d503201f 	nop
  960bb0:	b9400801 	ldr	w1, [x0, #8]
  960bb4:	cb0200c3 	sub	x3, x6, x2
  960bb8:	b9000041 	str	w1, [x2]
  960bbc:	8b030003 	add	x3, x0, x3
  960bc0:	91015044 	add	x4, x2, #0x54
  960bc4:	91010041 	add	x1, x2, #0x40
  960bc8:	b9400c05 	ldr	w5, [x0, #12]
  960bcc:	b9000445 	str	w5, [x2, #4]
  960bd0:	b8616862 	ldr	w2, [x3, x1]
  960bd4:	b8004422 	str	w2, [x1], #4
  960bd8:	eb01009f 	cmp	x4, x1
  960bdc:	54ffffa1 	b.ne	960bd0 <imx_aipstz_init+0x30>  // b.any
  960be0:	f8428c02 	ldr	x2, [x0, #40]!
  960be4:	b5fffe62 	cbnz	x2, 960bb0 <imx_aipstz_init+0x10>
  960be8:	d65f03c0 	ret
  960bec:	00000000 	.inst	0x00000000 ; undefined

0000000000960bf0 <imx_rdc_init>:
  960bf0:	b9400001 	ldr	w1, [x0]
  960bf4:	34000421 	cbz	w1, 960c78 <imx_rdc_init+0x88>
  960bf8:	52808007 	mov	w7, #0x400                 	// #1024
  960bfc:	52810006 	mov	w6, #0x800                 	// #2048
  960c00:	52810085 	mov	w5, #0x804                 	// #2052
  960c04:	52810104 	mov	w4, #0x808                 	// #2056
  960c08:	52804003 	mov	w3, #0x200                 	// #512
  960c0c:	72a607a7 	movk	w7, #0x303d, lsl #16
  960c10:	72a607a6 	movk	w6, #0x303d, lsl #16
  960c14:	72a607a5 	movk	w5, #0x303d, lsl #16
  960c18:	72a607a4 	movk	w4, #0x303d, lsl #16
  960c1c:	72a607a3 	movk	w3, #0x303d, lsl #16
  960c20:	14000005 	b	960c34 <imx_rdc_init+0x44>
  960c24:	7100043f 	cmp	w1, #0x1
  960c28:	54000320 	b.eq	960c8c <imx_rdc_init+0x9c>  // b.none
  960c2c:	b8414c01 	ldr	w1, [x0, #20]!
  960c30:	34000241 	cbz	w1, 960c78 <imx_rdc_init+0x88>
  960c34:	7100083f 	cmp	w1, #0x2
  960c38:	54000220 	b.eq	960c7c <imx_rdc_init+0x8c>  // b.none
  960c3c:	71000c3f 	cmp	w1, #0x3
  960c40:	54ffff21 	b.ne	960c24 <imx_rdc_init+0x34>  // b.any
  960c44:	29408801 	ldp	w1, w2, [x0, #4]
  960c48:	0b0110c1 	add	w1, w6, w1, lsl #4
  960c4c:	b9000022 	str	w2, [x1]
  960c50:	b9400401 	ldr	w1, [x0, #4]
  960c54:	b9400c02 	ldr	w2, [x0, #12]
  960c58:	0b0110a1 	add	w1, w5, w1, lsl #4
  960c5c:	b9000022 	str	w2, [x1]
  960c60:	b9400401 	ldr	w1, [x0, #4]
  960c64:	b9401002 	ldr	w2, [x0, #16]
  960c68:	0b011081 	add	w1, w4, w1, lsl #4
  960c6c:	b9000022 	str	w2, [x1]
  960c70:	b8414c01 	ldr	w1, [x0, #20]!
  960c74:	35fffe01 	cbnz	w1, 960c34 <imx_rdc_init+0x44>
  960c78:	d65f03c0 	ret
  960c7c:	29408801 	ldp	w1, w2, [x0, #4]
  960c80:	0b0108e1 	add	w1, w7, w1, lsl #2
  960c84:	b9000022 	str	w2, [x1]
  960c88:	17ffffe9 	b	960c2c <imx_rdc_init+0x3c>
  960c8c:	29408801 	ldp	w1, w2, [x0, #4]
  960c90:	0b010861 	add	w1, w3, w1, lsl #2
  960c94:	b9000022 	str	w2, [x1]
  960c98:	17ffffe5 	b	960c2c <imx_rdc_init+0x3c>
  960c9c:	00000000 	.inst	0x00000000 ; undefined

0000000000960ca0 <imx8m_caam_init>:
  960ca0:	d2837c80 	mov	x0, #0x1be4                	// #7140
  960ca4:	52800063 	mov	w3, #0x3                   	// #3
  960ca8:	f2a61200 	movk	x0, #0x3090, lsl #16
  960cac:	d2800202 	mov	x2, #0x10                  	// #16
  960cb0:	f2a61202 	movk	x2, #0x3090, lsl #16
  960cb4:	52804061 	mov	w1, #0x203                 	// #515
  960cb8:	b9000003 	str	w3, [x0]
  960cbc:	d2800303 	mov	x3, #0x18                  	// #24
  960cc0:	f2a61203 	movk	x3, #0x3090, lsl #16
  960cc4:	d2800404 	mov	x4, #0x20                  	// #32
  960cc8:	b9000001 	str	w1, [x0]
  960ccc:	f2a61204 	movk	x4, #0x3090, lsl #16
  960cd0:	52800021 	mov	w1, #0x1                   	// #1
  960cd4:	b9000041 	str	w1, [x2]
  960cd8:	d2834082 	mov	x2, #0x1a04                	// #6660
  960cdc:	b9000061 	str	w1, [x3]
  960ce0:	f2a61202 	movk	x2, #0x3090, lsl #16
  960ce4:	d2834103 	mov	x3, #0x1a08                	// #6664
  960ce8:	f2a61203 	movk	x3, #0x3090, lsl #16
  960cec:	b9000081 	str	w1, [x4]
  960cf0:	d2834184 	mov	x4, #0x1a0c                	// #6668
  960cf4:	52801fe5 	mov	w5, #0xff                  	// #255
  960cf8:	f2a61204 	movk	x4, #0x3090, lsl #16
  960cfc:	b9000045 	str	w5, [x2]
  960d00:	12800002 	mov	w2, #0xffffffff            	// #-1
  960d04:	b9000062 	str	w2, [x3]
  960d08:	b9000082 	str	w2, [x4]
  960d0c:	320083e3 	mov	w3, #0x10001               	// #65537
  960d10:	b9000001 	str	w1, [x0]
  960d14:	b9000003 	str	w3, [x0]
  960d18:	d65f03c0 	ret
  960d1c:	00000000 	.inst	0x00000000 ; undefined

0000000000960d20 <imx_csu_init>:
  960d20:	b9400001 	ldr	w1, [x0]
  960d24:	340007c1 	cbz	w1, 960e1c <imx_csu_init+0xfc>
  960d28:	d2804305 	mov	x5, #0x218                 	// #536
  960d2c:	52806b08 	mov	w8, #0x358                 	// #856
  960d30:	52804006 	mov	w6, #0x200                 	// #512
  960d34:	f2a607c5 	movk	x5, #0x303e, lsl #16
  960d38:	52800024 	mov	w4, #0x1                   	// #1
  960d3c:	72a607c8 	movk	w8, #0x303e, lsl #16
  960d40:	52a607c7 	mov	w7, #0x303e0000            	// #809369600
  960d44:	52801fe9 	mov	w9, #0xff                  	// #255
  960d48:	72a607c6 	movk	w6, #0x303e, lsl #16
  960d4c:	14000019 	b	960db0 <imx_csu_init+0x90>
  960d50:	7100083f 	cmp	w1, #0x2
  960d54:	540002a1 	b.ne	960da8 <imx_csu_init+0x88>  // b.any
  960d58:	79400802 	ldrh	w2, [x0, #4]
  960d5c:	53047c41 	lsr	w1, w2, #4
  960d60:	531f0c42 	ubfiz	w2, w2, #1, #4
  960d64:	11000443 	add	w3, w2, #0x1
  960d68:	0b0108c1 	add	w1, w6, w1, lsl #2
  960d6c:	1ac32083 	lsl	w3, w4, w3
  960d70:	b940002a 	ldr	w10, [x1]
  960d74:	6a0a007f 	tst	w3, w10
  960d78:	54000181 	b.ne	960da8 <imx_csu_init+0x88>  // b.any
  960d7c:	39401803 	ldrb	w3, [x0, #6]
  960d80:	1ac2208a 	lsl	w10, w4, w2
  960d84:	39401c0b 	ldrb	w11, [x0, #7]
  960d88:	b940002c 	ldr	w12, [x1]
  960d8c:	531f0063 	ubfiz	w3, w3, #1, #1
  960d90:	d341056b 	ubfx	x11, x11, #1, #1
  960d94:	0a2a018a 	bic	w10, w12, w10
  960d98:	2a0b0063 	orr	w3, w3, w11
  960d9c:	1ac22062 	lsl	w2, w3, w2
  960da0:	2a0a0042 	orr	w2, w2, w10
  960da4:	b9000022 	str	w2, [x1]
  960da8:	b8408c01 	ldr	w1, [x0, #8]!
  960dac:	34000381 	cbz	w1, 960e1c <imx_csu_init+0xfc>
  960db0:	71000c3f 	cmp	w1, #0x3
  960db4:	540004e0 	b.eq	960e50 <imx_csu_init+0x130>  // b.none
  960db8:	54000348 	b.hi	960e20 <imx_csu_init+0x100>  // b.pmore
  960dbc:	7100043f 	cmp	w1, #0x1
  960dc0:	54fffc81 	b.ne	960d50 <imx_csu_init+0x30>  // b.any
  960dc4:	79400803 	ldrh	w3, [x0, #4]
  960dc8:	53017c62 	lsr	w2, w3, #1
  960dcc:	531c0063 	ubfiz	w3, w3, #4, #1
  960dd0:	1100206a 	add	w10, w3, #0x8
  960dd4:	0b0208e2 	add	w2, w7, w2, lsl #2
  960dd8:	1aca2021 	lsl	w1, w1, w10
  960ddc:	b940004a 	ldr	w10, [x2]
  960de0:	6a0a003f 	tst	w1, w10
  960de4:	54fffe21 	b.ne	960da8 <imx_csu_init+0x88>  // b.any
  960de8:	39401801 	ldrb	w1, [x0, #6]
  960dec:	1ac3212a 	lsl	w10, w9, w3
  960df0:	79400c0b 	ldrh	w11, [x0, #6]
  960df4:	b940004c 	ldr	w12, [x2]
  960df8:	53180021 	ubfiz	w1, w1, #8, #1
  960dfc:	d341216b 	ubfx	x11, x11, #1, #8
  960e00:	0a2a018a 	bic	w10, w12, w10
  960e04:	2a0b0021 	orr	w1, w1, w11
  960e08:	1ac32023 	lsl	w3, w1, w3
  960e0c:	2a0a0063 	orr	w3, w3, w10
  960e10:	b9000043 	str	w3, [x2]
  960e14:	b8408c01 	ldr	w1, [x0, #8]!
  960e18:	35fffcc1 	cbnz	w1, 960db0 <imx_csu_init+0x90>
  960e1c:	d65f03c0 	ret
  960e20:	7100103f 	cmp	w1, #0x4
  960e24:	54fffc21 	b.ne	960da8 <imx_csu_init+0x88>  // b.any
  960e28:	79400802 	ldrh	w2, [x0, #4]
  960e2c:	53047c41 	lsr	w1, w2, #4
  960e30:	531f0c42 	ubfiz	w2, w2, #1, #4
  960e34:	11000443 	add	w3, w2, #0x1
  960e38:	0b010901 	add	w1, w8, w1, lsl #2
  960e3c:	1ac32083 	lsl	w3, w4, w3
  960e40:	b940002a 	ldr	w10, [x1]
  960e44:	6a0a007f 	tst	w3, w10
  960e48:	54fffb01 	b.ne	960da8 <imx_csu_init+0x88>  // b.any
  960e4c:	17ffffcc 	b	960d7c <imx_csu_init+0x5c>
  960e50:	79400801 	ldrh	w1, [x0, #4]
  960e54:	b94000a3 	ldr	w3, [x5]
  960e58:	531f0c22 	ubfiz	w2, w1, #1, #4
  960e5c:	11000441 	add	w1, w2, #0x1
  960e60:	1ac12081 	lsl	w1, w4, w1
  960e64:	6a03003f 	tst	w1, w3
  960e68:	54fffa01 	b.ne	960da8 <imx_csu_init+0x88>  // b.any
  960e6c:	39401801 	ldrb	w1, [x0, #6]
  960e70:	1ac22083 	lsl	w3, w4, w2
  960e74:	39401c0a 	ldrb	w10, [x0, #7]
  960e78:	b94000ab 	ldr	w11, [x5]
  960e7c:	531f0021 	ubfiz	w1, w1, #1, #1
  960e80:	d341054a 	ubfx	x10, x10, #1, #1
  960e84:	0a230163 	bic	w3, w11, w3
  960e88:	2a0a0021 	orr	w1, w1, w10
  960e8c:	1ac22021 	lsl	w1, w1, w2
  960e90:	2a030021 	orr	w1, w1, w3
  960e94:	b90000a1 	str	w1, [x5]
  960e98:	17ffffc4 	b	960da8 <imx_csu_init+0x88>
  960e9c:	00000000 	.inst	0x00000000 ; undefined

0000000000960ea0 <imx_validate_ns_entrypoint>:
  960ea0:	12b7fc01 	mov	w1, #0x401fffff            	// #1075838975
  960ea4:	eb01001f 	cmp	x0, x1
  960ea8:	12800020 	mov	w0, #0xfffffffe            	// #-2
  960eac:	1a9f9000 	csel	w0, w0, wzr, ls  // ls = plast
  960eb0:	d65f03c0 	ret
  960eb4:	00000000 	.inst	0x00000000 ; undefined

0000000000960eb8 <imx_pwr_domain_on>:
  960eb8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  960ebc:	d2a012c1 	mov	x1, #0x960000              	// #9830400
  960ec0:	910003fd 	mov	x29, sp
  960ec4:	f9000bf3 	str	x19, [sp, #16]
  960ec8:	12001c13 	and	w19, w0, #0xff
  960ecc:	2a1303e0 	mov	w0, w19
  960ed0:	97fffcc8 	bl	9601f0 <imx_set_cpu_secure_entry>
  960ed4:	2a1303e0 	mov	w0, w19
  960ed8:	97fffcf4 	bl	9602a8 <imx_set_cpu_pwr_on>
  960edc:	52800000 	mov	w0, #0x0                   	// #0
  960ee0:	f9400bf3 	ldr	x19, [sp, #16]
  960ee4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  960ee8:	d65f03c0 	ret
  960eec:	00000000 	.inst	0x00000000 ; undefined

0000000000960ef0 <imx_pwr_domain_on_finish>:
  960ef0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  960ef4:	910003fd 	mov	x29, sp
  960ef8:	94000fd4 	bl	964e48 <plat_gic_pcpu_init>
  960efc:	a8c17bfd 	ldp	x29, x30, [sp], #16
  960f00:	14000fc6 	b	964e18 <plat_gic_cpuif_enable>
  960f04:	00000000 	.inst	0x00000000 ; undefined

0000000000960f08 <imx_pwr_domain_off>:
  960f08:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  960f0c:	910003fd 	mov	x29, sp
  960f10:	f9000bf3 	str	x19, [sp, #16]
  960f14:	d53800b3 	mrs	x19, mpidr_el1
  960f18:	94000fc6 	bl	964e30 <plat_gic_cpuif_disable>
  960f1c:	12001e60 	and	w0, w19, #0xff
  960f20:	f9400bf3 	ldr	x19, [sp, #16]
  960f24:	a8c27bfd 	ldp	x29, x30, [sp], #32
  960f28:	17fffcbe 	b	960220 <imx_set_cpu_pwr_off>
  960f2c:	00000000 	.inst	0x00000000 ; undefined

0000000000960f30 <imx_validate_power_state>:
  960f30:	d3586403 	ubfx	x3, x0, #24, #2
  960f34:	12003c04 	and	w4, w0, #0xffff
  960f38:	d3504002 	ubfx	x2, x0, #16, #1
  960f3c:	71000c7f 	cmp	w3, #0x3
  960f40:	540001c0 	b.eq	960f78 <imx_validate_power_state+0x48>  // b.none
  960f44:	35000082 	cbnz	w2, 960f54 <imx_validate_power_state+0x24>
  960f48:	52800040 	mov	w0, #0x2                   	// #2
  960f4c:	39000020 	strb	w0, [x1]
  960f50:	39000420 	strb	w0, [x1, #1]
  960f54:	7100cc9f 	cmp	w4, #0x33
  960f58:	52800000 	mov	w0, #0x0                   	// #0
  960f5c:	1a9f0042 	csel	w2, w2, wzr, eq  // eq = none
  960f60:	340000a2 	cbz	w2, 960f74 <imx_validate_power_state+0x44>
  960f64:	52800083 	mov	w3, #0x4                   	// #4
  960f68:	52800022 	mov	w2, #0x1                   	// #1
  960f6c:	39000023 	strb	w3, [x1]
  960f70:	39000422 	strb	w2, [x1, #1]
  960f74:	d65f03c0 	ret
  960f78:	12800020 	mov	w0, #0xfffffffe            	// #-2
  960f7c:	d65f03c0 	ret

0000000000960f80 <imx_cpu_standby>:
  960f80:	d5033f9f 	dsb	sy
  960f84:	d53e1100 	mrs	x0, scr_el3
  960f88:	b27e0000 	orr	x0, x0, #0x4
  960f8c:	d51e1100 	msr	scr_el3, x0
  960f90:	d5033fdf 	isb
  960f94:	d503207f 	wfi
  960f98:	d53e1100 	mrs	x0, scr_el3
  960f9c:	92407c00 	and	x0, x0, #0xffffffff
  960fa0:	927df800 	and	x0, x0, #0xfffffffffffffffb
  960fa4:	d51e1100 	msr	scr_el3, x0
  960fa8:	d5033fdf 	isb
  960fac:	d65f03c0 	ret

0000000000960fb0 <imx_domain_suspend>:
  960fb0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  960fb4:	910003fd 	mov	x29, sp
  960fb8:	a90153f3 	stp	x19, x20, [sp, #16]
  960fbc:	aa0003f3 	mov	x19, x0
  960fc0:	d53800b4 	mrs	x20, mpidr_el1
  960fc4:	39400000 	ldrb	w0, [x0]
  960fc8:	12001e94 	and	w20, w20, #0xff
  960fcc:	51000c00 	sub	w0, w0, #0x3
  960fd0:	7100041f 	cmp	w0, #0x1
  960fd4:	540003a9 	b.ls	961048 <imx_domain_suspend+0x98>  // b.plast
  960fd8:	d5033f9f 	dsb	sy
  960fdc:	d53e1100 	mrs	x0, scr_el3
  960fe0:	b27e0000 	orr	x0, x0, #0x4
  960fe4:	d51e1100 	msr	scr_el3, x0
  960fe8:	d5033fdf 	isb
  960fec:	39400661 	ldrb	w1, [x19, #1]
  960ff0:	35000101 	cbnz	w1, 961010 <imx_domain_suspend+0x60>
  960ff4:	39400a60 	ldrb	w0, [x19, #2]
  960ff8:	51000c00 	sub	w0, w0, #0x3
  960ffc:	7100041f 	cmp	w0, #0x1
  961000:	54000149 	b.ls	961028 <imx_domain_suspend+0x78>  // b.plast
  961004:	a94153f3 	ldp	x19, x20, [sp, #16]
  961008:	a8c27bfd 	ldp	x29, x30, [sp], #32
  96100c:	d65f03c0 	ret
  961010:	2a1403e0 	mov	w0, w20
  961014:	97fffd27 	bl	9604b0 <imx_set_cluster_powerdown>
  961018:	39400a60 	ldrb	w0, [x19, #2]
  96101c:	51000c00 	sub	w0, w0, #0x3
  961020:	7100041f 	cmp	w0, #0x1
  961024:	54ffff08 	b.hi	961004 <imx_domain_suspend+0x54>  // b.pmore
  961028:	97fffc6a 	bl	9601d0 <imx_m4_lpa_active>
  96102c:	72001c1f 	tst	w0, #0xff
  961030:	540001c0 	b.eq	961068 <imx_domain_suspend+0xb8>  // b.none
  961034:	2a1403e0 	mov	w0, w20
  961038:	52800021 	mov	w1, #0x1                   	// #1
  96103c:	a94153f3 	ldp	x19, x20, [sp, #16]
  961040:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961044:	17fffd7d 	b	960638 <imx_set_sys_wakeup>
  961048:	94000f7a 	bl	964e30 <plat_gic_cpuif_disable>
  96104c:	2a1403e0 	mov	w0, w20
  961050:	d2a012c1 	mov	x1, #0x960000              	// #9830400
  961054:	97fffc67 	bl	9601f0 <imx_set_cpu_secure_entry>
  961058:	2a1403e0 	mov	w0, w20
  96105c:	52800021 	mov	w1, #0x1                   	// #1
  961060:	97fffccc 	bl	960390 <imx_set_cpu_lpm>
  961064:	17ffffe2 	b	960fec <imx_domain_suspend+0x3c>
  961068:	2a1403e0 	mov	w0, w20
  96106c:	52800021 	mov	w1, #0x1                   	// #1
  961070:	97fffddc 	bl	9607e0 <imx_set_sys_lpm>
  961074:	94000757 	bl	962dd0 <dram_enter_retention>
  961078:	52800020 	mov	w0, #0x1                   	// #1
  96107c:	97fffdfd 	bl	960870 <imx_anamix_override>
  961080:	2a1403e0 	mov	w0, w20
  961084:	9400017f 	bl	961680 <imx_noc_wrapper_pre_suspend>
  961088:	17ffffeb 	b	961034 <imx_domain_suspend+0x84>
  96108c:	00000000 	.inst	0x00000000 ; undefined

0000000000961090 <imx_domain_suspend_finish>:
  961090:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  961094:	910003fd 	mov	x29, sp
  961098:	a90153f3 	stp	x19, x20, [sp, #16]
  96109c:	aa0003f3 	mov	x19, x0
  9610a0:	d53800b4 	mrs	x20, mpidr_el1
  9610a4:	39400800 	ldrb	w0, [x0, #2]
  9610a8:	12001e94 	and	w20, w20, #0xff
  9610ac:	51000c00 	sub	w0, w0, #0x3
  9610b0:	7100041f 	cmp	w0, #0x1
  9610b4:	540003a9 	b.ls	961128 <imx_domain_suspend_finish+0x98>  // b.plast
  9610b8:	39400660 	ldrb	w0, [x19, #1]
  9610bc:	350001a0 	cbnz	w0, 9610f0 <imx_domain_suspend_finish+0x60>
  9610c0:	39400260 	ldrb	w0, [x19]
  9610c4:	51000c00 	sub	w0, w0, #0x3
  9610c8:	7100041f 	cmp	w0, #0x1
  9610cc:	54000229 	b.ls	961110 <imx_domain_suspend_finish+0x80>  // b.plast
  9610d0:	d53e1100 	mrs	x0, scr_el3
  9610d4:	92407c00 	and	x0, x0, #0xffffffff
  9610d8:	927df800 	and	x0, x0, #0xfffffffffffffffb
  9610dc:	d51e1100 	msr	scr_el3, x0
  9610e0:	d5033fdf 	isb
  9610e4:	a94153f3 	ldp	x19, x20, [sp, #16]
  9610e8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9610ec:	d65f03c0 	ret
  9610f0:	97fffdda 	bl	960858 <imx_clear_rbc_count>
  9610f4:	2a1403e0 	mov	w0, w20
  9610f8:	52800001 	mov	w1, #0x0                   	// #0
  9610fc:	97fffced 	bl	9604b0 <imx_set_cluster_powerdown>
  961100:	39400260 	ldrb	w0, [x19]
  961104:	51000c00 	sub	w0, w0, #0x3
  961108:	7100041f 	cmp	w0, #0x1
  96110c:	54fffe28 	b.hi	9610d0 <imx_domain_suspend_finish+0x40>  // b.pmore
  961110:	2a1403e0 	mov	w0, w20
  961114:	52800001 	mov	w1, #0x0                   	// #0
  961118:	97fffc9e 	bl	960390 <imx_set_cpu_lpm>
  96111c:	a94153f3 	ldp	x19, x20, [sp, #16]
  961120:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961124:	14000f3d 	b	964e18 <plat_gic_cpuif_enable>
  961128:	97fffc2a 	bl	9601d0 <imx_m4_lpa_active>
  96112c:	72001c1f 	tst	w0, #0xff
  961130:	540000a0 	b.eq	961144 <imx_domain_suspend_finish+0xb4>  // b.none
  961134:	2a1403e0 	mov	w0, w20
  961138:	52800001 	mov	w1, #0x0                   	// #0
  96113c:	97fffd3f 	bl	960638 <imx_set_sys_wakeup>
  961140:	17ffffde 	b	9610b8 <imx_domain_suspend_finish+0x28>
  961144:	2a1403e0 	mov	w0, w20
  961148:	94000178 	bl	961728 <imx_noc_wrapper_post_resume>
  96114c:	52800000 	mov	w0, #0x0                   	// #0
  961150:	97fffdc8 	bl	960870 <imx_anamix_override>
  961154:	94000787 	bl	962f70 <dram_exit_retention>
  961158:	2a1403e0 	mov	w0, w20
  96115c:	52800001 	mov	w1, #0x0                   	// #0
  961160:	97fffda0 	bl	9607e0 <imx_set_sys_lpm>
  961164:	17fffff4 	b	961134 <imx_domain_suspend_finish+0xa4>

0000000000961168 <imx_get_sys_suspend_power_state>:
  961168:	52800061 	mov	w1, #0x3                   	// #3
  96116c:	39000001 	strb	w1, [x0]
  961170:	39000401 	strb	w1, [x0, #1]
  961174:	39000801 	strb	w1, [x0, #2]
  961178:	d65f03c0 	ret
  96117c:	00000000 	.inst	0x00000000 ; undefined

0000000000961180 <imx_system_reset>:
  961180:	d2a60502 	mov	x2, #0x30280000            	// #807927808
  961184:	d2800041 	mov	x1, #0x2                   	// #2
  961188:	f2a60501 	movk	x1, #0x3028, lsl #16
  96118c:	528023a5 	mov	w5, #0x11d                 	// #285
  961190:	79400040 	ldrh	w0, [x2]
  961194:	528aaaa4 	mov	w4, #0x5555                	// #21845
  961198:	128aaaa3 	mov	w3, #0xffffaaaa            	// #-21846
  96119c:	121f0000 	and	w0, w0, #0x2
  9611a0:	2a050000 	orr	w0, w0, w5
  9611a4:	79000040 	strh	w0, [x2]
  9611a8:	79000024 	strh	w4, [x1]
  9611ac:	79000023 	strh	w3, [x1]
  9611b0:	14000000 	b	9611b0 <imx_system_reset+0x30>
  9611b4:	00000000 	.inst	0x00000000 ; undefined

00000000009611b8 <imx_system_off>:
  9611b8:	d2800700 	mov	x0, #0x38                  	// #56
  9611bc:	52800c21 	mov	w1, #0x61                  	// #97
  9611c0:	f2a606e0 	movk	x0, #0x3037, lsl #16
  9611c4:	b9000001 	str	w1, [x0]
  9611c8:	14000000 	b	9611c8 <imx_system_off+0x10>
  9611cc:	00000000 	.inst	0x00000000 ; undefined

00000000009611d0 <imx_pwr_domain_pwr_down_wfi>:
  9611d0:	39400400 	ldrb	w0, [x0, #1]
  9611d4:	51000c00 	sub	w0, w0, #0x3
  9611d8:	7100041f 	cmp	w0, #0x1
  9611dc:	54000089 	b.ls	9611ec <imx_pwr_domain_pwr_down_wfi+0x1c>  // b.plast
  9611e0:	d503207f 	wfi
  9611e4:	d503207f 	wfi
  9611e8:	17fffffe 	b	9611e0 <imx_pwr_domain_pwr_down_wfi+0x10>
  9611ec:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9611f0:	910003fd 	mov	x29, sp
  9611f4:	97fffd91 	bl	960838 <imx_set_rbc_count>
  9611f8:	528003c0 	mov	w0, #0x1e                  	// #30
  9611fc:	9400025d 	bl	961b70 <udelay>
  961200:	d503207f 	wfi
  961204:	d503207f 	wfi
  961208:	17fffffe 	b	961200 <imx_pwr_domain_pwr_down_wfi+0x30>
  96120c:	00000000 	.inst	0x00000000 ; undefined

0000000000961210 <bl31_early_platform_setup2>:
  961210:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  961214:	d2802001 	mov	x1, #0x100                 	// #256
  961218:	d2a607c0 	mov	x0, #0x303e0000            	// #809369600
  96121c:	910003fd 	mov	x29, sp
  961220:	32009fe2 	mov	w2, #0xff00ff              	// #16711935
  961224:	f2a607c1 	movk	x1, #0x303e, lsl #16
  961228:	f9000bf3 	str	x19, [sp, #16]
  96122c:	d503201f 	nop
  961230:	b8004402 	str	w2, [x0], #4
  961234:	eb01001f 	cmp	x0, x1
  961238:	54ffffc1 	b.ne	961230 <bl31_early_platform_setup2+0x20>  // b.any
  96123c:	90000040 	adrp	x0, 969000 <vprintf+0x100>
  961240:	91142000 	add	x0, x0, #0x508
  961244:	97fffe57 	bl	960ba0 <imx_aipstz_init>
  961248:	90000073 	adrp	x19, 96d000 <__STACKS_START__+0x1e40>
  96124c:	90000040 	adrp	x0, 969000 <vprintf+0x100>
  961250:	911d4000 	add	x0, x0, #0x750
  961254:	97fffe67 	bl	960bf0 <imx_rdc_init>
  961258:	9139c273 	add	x19, x19, #0xe70
  96125c:	90000040 	adrp	x0, 969000 <vprintf+0x100>
  961260:	91174000 	add	x0, x0, #0x5d0
  961264:	97fffeaf 	bl	960d20 <imx_csu_init>
  961268:	d2800580 	mov	x0, #0x2c                  	// #44
  96126c:	52801821 	mov	w1, #0xc1                  	// #193
  961270:	f2a60680 	movk	x0, #0x3034, lsl #16
  961274:	b9000001 	str	w1, [x0]
  961278:	97fffe8a 	bl	960ca0 <imx8m_caam_init>
  96127c:	aa1303e3 	mov	x3, x19
  961280:	52984002 	mov	w2, #0xc200                	// #49664
  961284:	72a00022 	movk	w2, #0x1, lsl #16
  961288:	5286c001 	mov	w1, #0x3600                	// #13824
  96128c:	72a02dc1 	movk	w1, #0x16e, lsl #16
  961290:	d2a61120 	mov	x0, #0x30890000            	// #814284800
  961294:	94001bee 	bl	96824c <console_imx_uart_register>
  961298:	aa1303e0 	mov	x0, x19
  96129c:	52800021 	mov	w1, #0x1                   	// #1
  9612a0:	94001b4e 	bl	967fd8 <console_set_scope>
  9612a4:	90000060 	adrp	x0, 96d000 <__STACKS_START__+0x1e40>
  9612a8:	91386000 	add	x0, x0, #0xe18
  9612ac:	d2a80401 	mov	x1, #0x40200000            	// #1075838976
  9612b0:	f9000401 	str	x1, [x0, #8]
  9612b4:	d5380403 	mrs	x3, id_aa64pfr0_el1
  9612b8:	90000061 	adrp	x1, 96d000 <__STACKS_START__+0x1e40>
  9612bc:	d2a86402 	mov	x2, #0x43200000            	// #1126170624
  9612c0:	d2802024 	mov	x4, #0x101                 	// #257
  9612c4:	d2800505 	mov	x5, #0x28                  	// #40
  9612c8:	f2a00b04 	movk	x4, #0x58, lsl #16
  9612cc:	f906e024 	str	x4, [x1, #3520]
  9612d0:	f2a60685 	movk	x5, #0x3034, lsl #16
  9612d4:	b900005f 	str	wzr, [x2]
  9612d8:	91370021 	add	x1, x1, #0xdc0
  9612dc:	f2780c7f 	tst	x3, #0xf00
  9612e0:	b94000a6 	ldr	w6, [x5]
  9612e4:	528078a5 	mov	w5, #0x3c5                 	// #965
  9612e8:	b9400404 	ldr	w4, [x0, #4]
  9612ec:	52807923 	mov	w3, #0x3c9                 	// #969
  9612f0:	d2a04007 	mov	x7, #0x2000000             	// #33554432
  9612f4:	1a851063 	csel	w3, w3, w5, ne  // ne = any
  9612f8:	32000084 	orr	w4, w4, #0x1
  9612fc:	d2b7c005 	mov	x5, #0xbe000000            	// #3187671040
  961300:	b9000404 	str	w4, [x0, #4]
  961304:	f9000425 	str	x5, [x1, #8]
  961308:	b9001003 	str	w3, [x0, #16]
  96130c:	b900103f 	str	wzr, [x1, #16]
  961310:	a9021c05 	stp	x5, x7, [x0, #32]
  961314:	f9001802 	str	x2, [x0, #48]
  961318:	f9001822 	str	x2, [x1, #48]
  96131c:	37000086 	tbnz	w6, #0, 96132c <bl31_early_platform_setup2+0x11c>
  961320:	f9400bf3 	ldr	x19, [sp, #16]
  961324:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961328:	d65f03c0 	ret
  96132c:	d2a65f00 	mov	x0, #0x32f80000            	// #855113728
  961330:	940001f8 	bl	961b10 <tzc380_init>
  961334:	f9400bf3 	ldr	x19, [sp, #16]
  961338:	320427e2 	mov	w2, #0xf000003f            	// #-268435393
  96133c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961340:	d2800001 	mov	x1, #0x0                   	// #0
  961344:	52800000 	mov	w0, #0x0                   	// #0
  961348:	140001fe 	b	961b40 <tzc380_configure_region>
  96134c:	00000000 	.inst	0x00000000 ; undefined

0000000000961350 <bl31_plat_arch_setup>:
  961350:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  961354:	d2a012c1 	mov	x1, #0x960000              	// #9830400
  961358:	52800143 	mov	w3, #0xa                   	// #10
  96135c:	910003fd 	mov	x29, sp
  961360:	aa0103e0 	mov	x0, x1
  961364:	d2a00042 	mov	x2, #0x20000               	// #131072
  961368:	94000296 	bl	961dc0 <mmap_add_region>
  96136c:	f0ffffe1 	adrp	x1, 960000 <bl31_entrypoint>
  961370:	d0000042 	adrp	x2, 96b000 <__RO_END__>
  961374:	91000021 	add	x1, x1, #0x0
  961378:	91000042 	add	x2, x2, #0x0
  96137c:	cb010042 	sub	x2, x2, x1
  961380:	aa0103e0 	mov	x0, x1
  961384:	52800043 	mov	w3, #0x2                   	// #2
  961388:	9400028e 	bl	961dc0 <mmap_add_region>
  96138c:	d00000c1 	adrp	x1, 97b000 <gpc_lock>
  961390:	f00000c2 	adrp	x2, 97c000 <__BL31_END__>
  961394:	91000021 	add	x1, x1, #0x0
  961398:	91000042 	add	x2, x2, #0x0
  96139c:	cb010042 	sub	x2, x2, x1
  9613a0:	aa0103e0 	mov	x0, x1
  9613a4:	52800103 	mov	w3, #0x8                   	// #8
  9613a8:	94000286 	bl	961dc0 <mmap_add_region>
  9613ac:	d2b7c001 	mov	x1, #0xbe000000            	// #3187671040
  9613b0:	52800143 	mov	w3, #0xa                   	// #10
  9613b4:	aa0103e0 	mov	x0, x1
  9613b8:	d2a04002 	mov	x2, #0x2000000             	// #33554432
  9613bc:	94000281 	bl	961dc0 <mmap_add_region>
  9613c0:	90000040 	adrp	x0, 969000 <vprintf+0x100>
  9613c4:	9117a000 	add	x0, x0, #0x5e8
  9613c8:	9400028e 	bl	961e00 <mmap_add>
  9613cc:	94000291 	bl	961e10 <init_xlat_tables>
  9613d0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9613d4:	52800000 	mov	w0, #0x0                   	// #0
  9613d8:	1400029c 	b	961e48 <enable_mmu_el3>
  9613dc:	00000000 	.inst	0x00000000 ; undefined

00000000009613e0 <bl31_platform_setup>:
  9613e0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9613e4:	910003fd 	mov	x29, sp
  9613e8:	94000206 	bl	961c00 <generic_delay_timer_init>
  9613ec:	d2802481 	mov	x1, #0x124                 	// #292
  9613f0:	52800022 	mov	w2, #0x1                   	// #1
  9613f4:	f2a606c1 	movk	x1, #0x3036, lsl #16
  9613f8:	d2a00300 	mov	x0, #0x180000              	// #1572864
  9613fc:	b9000022 	str	w2, [x1]
  961400:	940004e0 	bl	962780 <dram_info_init>
  961404:	94000e69 	bl	964da8 <plat_gic_driver_init>
  961408:	94000e6c 	bl	964db8 <plat_gic_init>
  96140c:	940000f3 	bl	9617d8 <imx_gpc_init>
  961410:	d2800180 	mov	x0, #0xc                   	// #12
  961414:	f2a60720 	movk	x0, #0x3039, lsl #16
  961418:	b9400001 	ldr	w1, [x0]
  96141c:	321d0021 	orr	w1, w1, #0x8
  961420:	b9000001 	str	w1, [x0]
  961424:	b9400001 	ldr	w1, [x0]
  961428:	121f7821 	and	w1, w1, #0xfffffffe
  96142c:	b9000001 	str	w1, [x0]
  961430:	a8c17bfd 	ldp	x29, x30, [sp], #16
  961434:	d65f03c0 	ret

0000000000961438 <bl31_plat_get_next_image_ep_info>:
  961438:	7100041f 	cmp	w0, #0x1
  96143c:	540000c0 	b.eq	961454 <bl31_plat_get_next_image_ep_info+0x1c>  // b.none
  961440:	7100001f 	cmp	w0, #0x0
  961444:	90000060 	adrp	x0, 96d000 <__STACKS_START__+0x1e40>
  961448:	91370000 	add	x0, x0, #0xdc0
  96144c:	9a9f0000 	csel	x0, x0, xzr, eq  // eq = none
  961450:	d65f03c0 	ret
  961454:	90000060 	adrp	x0, 96d000 <__STACKS_START__+0x1e40>
  961458:	91386000 	add	x0, x0, #0xe18
  96145c:	d65f03c0 	ret

0000000000961460 <plat_get_syscnt_freq2>:
  961460:	52824000 	mov	w0, #0x1200                	// #4608
  961464:	72a00f40 	movk	w0, #0x7a, lsl #16
  961468:	d65f03c0 	ret
  96146c:	00000000 	.inst	0x00000000 ; undefined

0000000000961470 <plat_setup_psci_ops>:
  961470:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  961474:	910003fd 	mov	x29, sp
  961478:	f9000bf3 	str	x19, [sp, #16]
  96147c:	aa0103f3 	mov	x19, x1
  961480:	94001b69 	bl	968224 <imx_mailbox_init>
  961484:	90000041 	adrp	x1, 969000 <vprintf+0x100>
  961488:	911f8021 	add	x1, x1, #0x7e0
  96148c:	f9000261 	str	x1, [x19]
  961490:	52800000 	mov	w0, #0x0                   	// #0
  961494:	f9400bf3 	ldr	x19, [sp, #16]
  961498:	a8c27bfd 	ldp	x29, x30, [sp], #32
  96149c:	d65f03c0 	ret

00000000009614a0 <imx_gpc_pm_domain_enable>:
  9614a0:	90000063 	adrp	x3, 96d000 <__STACKS_START__+0x1e40>
  9614a4:	52800022 	mov	w2, #0x1                   	// #1
  9614a8:	72001c3f 	tst	w1, #0xff
  9614ac:	1ac02042 	lsl	w2, w2, w0
  9614b0:	b94ea061 	ldr	w1, [x3, #3744]
  9614b4:	540003a0 	b.eq	961528 <imx_gpc_pm_domain_enable+0x88>  // b.none
  9614b8:	2a010042 	orr	w2, w2, w1
  9614bc:	b90ea062 	str	w2, [x3, #3744]
  9614c0:	350009a0 	cbnz	w0, 9615f4 <imx_gpc_pm_domain_enable+0x154>
  9614c4:	d0000045 	adrp	x5, 96b000 <__RO_END__>
  9614c8:	910140a5 	add	x5, x5, #0x50
  9614cc:	d2800001 	mov	x1, #0x0                   	// #0
  9614d0:	8b010820 	add	x0, x1, x1, lsl #2
  9614d4:	8b0008a0 	add	x0, x5, x0, lsl #2
  9614d8:	39404402 	ldrb	w2, [x0, #17]
  9614dc:	350001e2 	cbnz	w2, 961518 <imx_gpc_pm_domain_enable+0x78>
  9614e0:	39404002 	ldrb	w2, [x0, #16]
  9614e4:	340001a2 	cbz	w2, 961518 <imx_gpc_pm_domain_enable+0x78>
  9614e8:	d2803f82 	mov	x2, #0x1fc                 	// #508
  9614ec:	b9400406 	ldr	w6, [x0, #4]
  9614f0:	f2a60742 	movk	x2, #0x303a, lsl #16
  9614f4:	aa0203e3 	mov	x3, x2
  9614f8:	b9400044 	ldr	w4, [x2]
  9614fc:	2a060084 	orr	w4, w4, w6
  961500:	b9000044 	str	w4, [x2]
  961504:	b9400802 	ldr	w2, [x0, #8]
  961508:	b9400060 	ldr	w0, [x3]
  96150c:	6a00005f 	tst	w2, w0
  961510:	54ffffc0 	b.eq	961508 <imx_gpc_pm_domain_enable+0x68>  // b.none
  961514:	d503201f 	nop
  961518:	8b010821 	add	x1, x1, x1, lsl #2
  96151c:	8b0108a1 	add	x1, x5, x1, lsl #2
  961520:	3900443f 	strb	wzr, [x1, #17]
  961524:	d65f03c0 	ret
  961528:	0a220022 	bic	w2, w1, w2
  96152c:	b90ea062 	str	w2, [x3, #3744]
  961530:	7100081f 	cmp	w0, #0x2
  961534:	54ffff80 	b.eq	961524 <imx_gpc_pm_domain_enable+0x84>  // b.none
  961538:	2a0003e1 	mov	w1, w0
  96153c:	d0000045 	adrp	x5, 96b000 <__RO_END__>
  961540:	8b204822 	add	x2, x1, w0, uxtw #2
  961544:	910140a5 	add	x5, x5, #0x50
  961548:	8b0208a2 	add	x2, x5, x2, lsl #2
  96154c:	39404443 	ldrb	w3, [x2, #17]
  961550:	350001e3 	cbnz	w3, 96158c <imx_gpc_pm_domain_enable+0xec>
  961554:	39404043 	ldrb	w3, [x2, #16]
  961558:	340001a3 	cbz	w3, 96158c <imx_gpc_pm_domain_enable+0xec>
  96155c:	d2803f83 	mov	x3, #0x1fc                 	// #508
  961560:	b9400446 	ldr	w6, [x2, #4]
  961564:	f2a60743 	movk	x3, #0x303a, lsl #16
  961568:	aa0303e4 	mov	x4, x3
  96156c:	b9400067 	ldr	w7, [x3]
  961570:	0a2600e6 	bic	w6, w7, w6
  961574:	b9000066 	str	w6, [x3]
  961578:	b9400843 	ldr	w3, [x2, #8]
  96157c:	d503201f 	nop
  961580:	b9400082 	ldr	w2, [x4]
  961584:	6a02007f 	tst	w3, w2
  961588:	54ffffc1 	b.ne	961580 <imx_gpc_pm_domain_enable+0xe0>  // b.any
  96158c:	34fffc60 	cbz	w0, 961518 <imx_gpc_pm_domain_enable+0x78>
  961590:	8b010820 	add	x0, x1, x1, lsl #2
  961594:	52a60746 	mov	w6, #0x303a0000            	// #809107456
  961598:	d2802084 	mov	x4, #0x104                 	// #260
  96159c:	d37ef400 	lsl	x0, x0, #2
  9615a0:	f2a60744 	movk	x4, #0x303a, lsl #16
  9615a4:	8b0000a2 	add	x2, x5, x0
  9615a8:	aa0403e3 	mov	x3, x4
  9615ac:	b86068a7 	ldr	w7, [x5, x0]
  9615b0:	b9400c42 	ldr	w2, [x2, #12]
  9615b4:	0b060042 	add	w2, w2, w6
  9615b8:	b9400046 	ldr	w6, [x2]
  9615bc:	320000c6 	orr	w6, w6, #0x1
  9615c0:	b9000046 	str	w6, [x2]
  9615c4:	b9400082 	ldr	w2, [x4]
  9615c8:	2a070042 	orr	w2, w2, w7
  9615cc:	b9000082 	str	w2, [x4]
  9615d0:	b86068a2 	ldr	w2, [x5, x0]
  9615d4:	d503201f 	nop
  9615d8:	b9400060 	ldr	w0, [x3]
  9615dc:	6a00005f 	tst	w2, w0
  9615e0:	54ffffc1 	b.ne	9615d8 <imx_gpc_pm_domain_enable+0x138>  // b.any
  9615e4:	8b010821 	add	x1, x1, x1, lsl #2
  9615e8:	8b0108a1 	add	x1, x5, x1, lsl #2
  9615ec:	3900443f 	strb	wzr, [x1, #17]
  9615f0:	17ffffcd 	b	961524 <imx_gpc_pm_domain_enable+0x84>
  9615f4:	2a0003e1 	mov	w1, w0
  9615f8:	d0000045 	adrp	x5, 96b000 <__RO_END__>
  9615fc:	8b204822 	add	x2, x1, w0, uxtw #2
  961600:	910140a5 	add	x5, x5, #0x50
  961604:	52a60747 	mov	w7, #0x303a0000            	// #809107456
  961608:	d2801f06 	mov	x6, #0xf8                  	// #248
  96160c:	d37ef442 	lsl	x2, x2, #2
  961610:	f2a60746 	movk	x6, #0x303a, lsl #16
  961614:	8b0200a3 	add	x3, x5, x2
  961618:	aa0603e4 	mov	x4, x6
  96161c:	b86268a8 	ldr	w8, [x5, x2]
  961620:	b9400c63 	ldr	w3, [x3, #12]
  961624:	0b070063 	add	w3, w3, w7
  961628:	b9400067 	ldr	w7, [x3]
  96162c:	121f78e7 	and	w7, w7, #0xfffffffe
  961630:	b9000067 	str	w7, [x3]
  961634:	b94000c3 	ldr	w3, [x6]
  961638:	2a080063 	orr	w3, w3, w8
  96163c:	b90000c3 	str	w3, [x6]
  961640:	b86268a3 	ldr	w3, [x5, x2]
  961644:	d503201f 	nop
  961648:	b9400082 	ldr	w2, [x4]
  96164c:	6a02007f 	tst	w3, w2
  961650:	54ffffc1 	b.ne	961648 <imx_gpc_pm_domain_enable+0x1a8>  // b.any
  961654:	7100241f 	cmp	w0, #0x9
  961658:	54fff3c1 	b.ne	9614d0 <imx_gpc_pm_domain_enable+0x30>  // b.any
  96165c:	d2900003 	mov	x3, #0x8000                	// #32768
  961660:	d2900082 	mov	x2, #0x8004                	// #32772
  961664:	f2a65c43 	movk	x3, #0x32e2, lsl #16
  961668:	f2a65c42 	movk	x2, #0x32e2, lsl #16
  96166c:	52802000 	mov	w0, #0x100                 	// #256
  961670:	b9000060 	str	w0, [x3]
  961674:	b9000040 	str	w0, [x2]
  961678:	17ffff96 	b	9614d0 <imx_gpc_pm_domain_enable+0x30>
  96167c:	00000000 	.inst	0x00000000 ; undefined

0000000000961680 <imx_noc_wrapper_pre_suspend>:
  961680:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  961684:	d2a60743 	mov	x3, #0x303a0000            	// #809107456
  961688:	d2800302 	mov	x2, #0x18                  	// #24
  96168c:	910003fd 	mov	x29, sp
  961690:	b9400061 	ldr	w1, [x3]
  961694:	f2a60742 	movk	x2, #0x303a, lsl #16
  961698:	f9000bf3 	str	x19, [sp, #16]
  96169c:	2a0003f3 	mov	w19, w0
  9616a0:	12177421 	and	w1, w1, #0xfffffe7f
  9616a4:	b9000061 	str	w1, [x3]
  9616a8:	90000064 	adrp	x4, 96d000 <__STACKS_START__+0x1e40>
  9616ac:	b9400040 	ldr	w0, [x2]
  9616b0:	321f0400 	orr	w0, w0, #0x6
  9616b4:	b9000040 	str	w0, [x2]
  9616b8:	b94ea080 	ldr	w0, [x4, #3744]
  9616bc:	340000e0 	cbz	w0, 9616d8 <imx_noc_wrapper_pre_suspend+0x58>
  9616c0:	2a1303e0 	mov	w0, w19
  9616c4:	b0000061 	adrp	x1, 96e000 <tf_mmap+0x120>
  9616c8:	f9400bf3 	ldr	x19, [sp, #16]
  9616cc:	912cc021 	add	x1, x1, #0xb30
  9616d0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9616d4:	14000de3 	b	964e60 <plat_gic_save>
  9616d8:	52800020 	mov	w0, #0x1                   	// #1
  9616dc:	97fffc15 	bl	960730 <imx_noc_slot_config>
  9616e0:	d2946002 	mov	x2, #0xa300                	// #41728
  9616e4:	d2880a04 	mov	x4, #0x4050                	// #16464
  9616e8:	f2a60702 	movk	x2, #0x3038, lsl #16
  9616ec:	f2a60704 	movk	x4, #0x3038, lsl #16
  9616f0:	d288ae03 	mov	x3, #0x4570                	// #17776
  9616f4:	52800061 	mov	w1, #0x3                   	// #3
  9616f8:	b9400040 	ldr	w0, [x2]
  9616fc:	f2a60703 	movk	x3, #0x3038, lsl #16
  961700:	32040000 	orr	w0, w0, #0x10000000
  961704:	b9000040 	str	w0, [x2]
  961708:	b9000081 	str	w1, [x4]
  96170c:	2a1303e0 	mov	w0, w19
  961710:	b9000061 	str	w1, [x3]
  961714:	b0000061 	adrp	x1, 96e000 <tf_mmap+0x120>
  961718:	f9400bf3 	ldr	x19, [sp, #16]
  96171c:	912cc021 	add	x1, x1, #0xb30
  961720:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961724:	14000dcf 	b	964e60 <plat_gic_save>

0000000000961728 <imx_noc_wrapper_post_resume>:
  961728:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96172c:	d2a60743 	mov	x3, #0x303a0000            	// #809107456
  961730:	d2800302 	mov	x2, #0x18                  	// #24
  961734:	910003fd 	mov	x29, sp
  961738:	b9400061 	ldr	w1, [x3]
  96173c:	f2a60742 	movk	x2, #0x303a, lsl #16
  961740:	f9000bf3 	str	x19, [sp, #16]
  961744:	2a0003f3 	mov	w19, w0
  961748:	32190421 	orr	w1, w1, #0x180
  96174c:	b9000061 	str	w1, [x3]
  961750:	90000064 	adrp	x4, 96d000 <__STACKS_START__+0x1e40>
  961754:	b9400040 	ldr	w0, [x2]
  961758:	121d7400 	and	w0, w0, #0xfffffff9
  96175c:	b9000040 	str	w0, [x2]
  961760:	b94ea080 	ldr	w0, [x4, #3744]
  961764:	340000e0 	cbz	w0, 961780 <imx_noc_wrapper_post_resume+0x58>
  961768:	2a1303e0 	mov	w0, w19
  96176c:	b0000061 	adrp	x1, 96e000 <tf_mmap+0x120>
  961770:	f9400bf3 	ldr	x19, [sp, #16]
  961774:	912cc021 	add	x1, x1, #0xb30
  961778:	a8c27bfd 	ldp	x29, x30, [sp], #32
  96177c:	14000dcd 	b	964eb0 <plat_gic_restore>
  961780:	d2800500 	mov	x0, #0x28                  	// #40
  961784:	f2a60680 	movk	x0, #0x3034, lsl #16
  961788:	b9400000 	ldr	w0, [x0]
  96178c:	37000120 	tbnz	w0, #0, 9617b0 <imx_noc_wrapper_post_resume+0x88>
  961790:	52800000 	mov	w0, #0x0                   	// #0
  961794:	97fffbe7 	bl	960730 <imx_noc_slot_config>
  961798:	2a1303e0 	mov	w0, w19
  96179c:	b0000061 	adrp	x1, 96e000 <tf_mmap+0x120>
  9617a0:	f9400bf3 	ldr	x19, [sp, #16]
  9617a4:	912cc021 	add	x1, x1, #0xb30
  9617a8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9617ac:	14000dc1 	b	964eb0 <plat_gic_restore>
  9617b0:	d2a65f00 	mov	x0, #0x32f80000            	// #855113728
  9617b4:	940000d7 	bl	961b10 <tzc380_init>
  9617b8:	320427e2 	mov	w2, #0xf000003f            	// #-268435393
  9617bc:	d2800001 	mov	x1, #0x0                   	// #0
  9617c0:	52800000 	mov	w0, #0x0                   	// #0
  9617c4:	940000df 	bl	961b40 <tzc380_configure_region>
  9617c8:	52800000 	mov	w0, #0x0                   	// #0
  9617cc:	97fffbd9 	bl	960730 <imx_noc_slot_config>
  9617d0:	17fffff2 	b	961798 <imx_noc_wrapper_post_resume+0x70>
  9617d4:	00000000 	.inst	0x00000000 ; undefined

00000000009617d8 <imx_gpc_init>:
  9617d8:	d2800602 	mov	x2, #0x30                  	// #48
  9617dc:	d2800801 	mov	x1, #0x40                  	// #64
  9617e0:	f2a60742 	movk	x2, #0x303a, lsl #16
  9617e4:	f2a60741 	movk	x1, #0x303a, lsl #16
  9617e8:	d2803803 	mov	x3, #0x1c0                 	// #448
  9617ec:	12800000 	mov	w0, #0xffffffff            	// #-1
  9617f0:	f2a60743 	movk	x3, #0x303a, lsl #16
  9617f4:	b9000040 	str	w0, [x2]
  9617f8:	b9000020 	str	w0, [x1]
  9617fc:	52a61806 	mov	w6, #0x30c00000            	// #817889280
  961800:	b9000060 	str	w0, [x3]
  961804:	d2800683 	mov	x3, #0x34                  	// #52
  961808:	f2a60743 	movk	x3, #0x303a, lsl #16
  96180c:	b901a040 	str	w0, [x2, #416]
  961810:	d2800882 	mov	x2, #0x44                  	// #68
  961814:	b9001020 	str	w0, [x1, #16]
  961818:	f2a60742 	movk	x2, #0x303a, lsl #16
  96181c:	b9000060 	str	w0, [x3]
  961820:	d2801d8c 	mov	x12, #0xec                  	// #236
  961824:	d281008b 	mov	x11, #0x804                 	// #2052
  961828:	b9000040 	str	w0, [x2]
  96182c:	f2a6074c 	movk	x12, #0x303a, lsl #16
  961830:	b9018420 	str	w0, [x1, #388]
  961834:	d2800701 	mov	x1, #0x38                  	// #56
  961838:	f2a60741 	movk	x1, #0x303a, lsl #16
  96183c:	b901a060 	str	w0, [x3, #416]
  961840:	d2800903 	mov	x3, #0x48                  	// #72
  961844:	b9001040 	str	w0, [x2, #16]
  961848:	f2a60743 	movk	x3, #0x303a, lsl #16
  96184c:	b9000020 	str	w0, [x1]
  961850:	f2a6074b 	movk	x11, #0x303a, lsl #16
  961854:	d2810885 	mov	x5, #0x844                 	// #2116
  961858:	b9000060 	str	w0, [x3]
  96185c:	529fffed 	mov	w13, #0xffff                	// #65535
  961860:	b9018440 	str	w0, [x2, #388]
  961864:	d2800782 	mov	x2, #0x3c                  	// #60
  961868:	f2a60742 	movk	x2, #0x303a, lsl #16
  96186c:	b901a020 	str	w0, [x1, #416]
  961870:	d2800981 	mov	x1, #0x4c                  	// #76
  961874:	b9001060 	str	w0, [x3, #16]
  961878:	f2a60741 	movk	x1, #0x303a, lsl #16
  96187c:	b9000040 	str	w0, [x2]
  961880:	f2a60745 	movk	x5, #0x303a, lsl #16
  961884:	d2811084 	mov	x4, #0x884                 	// #2180
  961888:	b9000020 	str	w0, [x1]
  96188c:	f2a60744 	movk	x4, #0x303a, lsl #16
  961890:	b9018460 	str	w0, [x3, #388]
  961894:	d2a60743 	mov	x3, #0x303a0000            	// #809107456
  961898:	b901a040 	str	w0, [x2, #416]
  96189c:	d2800302 	mov	x2, #0x18                  	// #24
  9618a0:	b9001020 	str	w0, [x1, #16]
  9618a4:	f2a60742 	movk	x2, #0x303a, lsl #16
  9618a8:	52808021 	mov	w1, #0x401                 	// #1025
  9618ac:	d281188a 	mov	x10, #0x8c4                 	// #2244
  9618b0:	b9400060 	ldr	w0, [x3]
  9618b4:	f2a6074a 	movk	x10, #0x303a, lsl #16
  9618b8:	d2812089 	mov	x9, #0x904                 	// #2308
  9618bc:	d2812207 	mov	x7, #0x910                 	// #2320
  9618c0:	12197800 	and	w0, w0, #0xffffffbf
  9618c4:	f2a60749 	movk	x9, #0x303a, lsl #16
  9618c8:	2a060000 	orr	w0, w0, w6
  9618cc:	b9000060 	str	w0, [x3]
  9618d0:	f2a60747 	movk	x7, #0x303a, lsl #16
  9618d4:	d2800486 	mov	x6, #0x24                  	// #36
  9618d8:	b9400040 	ldr	w0, [x2]
  9618dc:	f2a60746 	movk	x6, #0x303a, lsl #16
  9618e0:	528c8b68 	mov	w8, #0x645b                	// #25691
  9618e4:	121d7400 	and	w0, w0, #0xfffffff9
  9618e8:	b9000040 	str	w0, [x2]
  9618ec:	b900018d 	str	w13, [x12]
  9618f0:	72a00428 	movk	w8, #0x21, lsl #16
  9618f4:	b9000161 	str	w1, [x11]
  9618f8:	320183e0 	mov	w0, #0x80008000            	// #-2147450880
  9618fc:	b90000a1 	str	w1, [x5]
  961900:	529ff8e5 	mov	w5, #0xffc7                	// #65479
  961904:	b9000081 	str	w1, [x4]
  961908:	72a81fe5 	movk	w5, #0x40ff, lsl #16
  96190c:	b9000141 	str	w1, [x10]
  961910:	d2800402 	mov	x2, #0x20                  	// #32
  961914:	b9000121 	str	w1, [x9]
  961918:	52800504 	mov	w4, #0x28                  	// #40
  96191c:	b90000e8 	str	w8, [x7]
  961920:	f2a60722 	movk	x2, #0x3039, lsl #16
  961924:	b90000c0 	str	w0, [x6]
  961928:	72a00064 	movk	w4, #0x3, lsl #16
  96192c:	b9401460 	ldr	w0, [x3, #20]
  961930:	0a050000 	and	w0, w0, w5
  961934:	2a040000 	orr	w0, w0, w4
  961938:	b9001460 	str	w0, [x3, #20]
  96193c:	b9400040 	ldr	w0, [x2]
  961940:	121f7800 	and	w0, w0, #0xfffffffe
  961944:	b9000040 	str	w0, [x2]
  961948:	d65f03c0 	ret
  96194c:	00000000 	.inst	0x00000000 ; undefined

0000000000961950 <plat_get_power_domain_tree_desc>:
  961950:	90000040 	adrp	x0, 969000 <vprintf+0x100>
  961954:	91222000 	add	x0, x0, #0x888
  961958:	d65f03c0 	ret
  96195c:	00000000 	.inst	0x00000000 ; undefined

0000000000961960 <plat_core_pos_by_mpidr>:
  961960:	92409c01 	and	x1, x0, #0xffffffffff
  961964:	92705c00 	and	x0, x0, #0xffffff0000
  961968:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
  96196c:	9260dc00 	and	x0, x0, #0xffffffff00ffffff
  961970:	b5000120 	cbnz	x0, 961994 <plat_core_pos_by_mpidr+0x34>
  961974:	d348fc22 	lsr	x2, x1, #8
  961978:	12001c20 	and	w0, w1, #0xff
  96197c:	f27f185f 	tst	x2, #0xfe
  961980:	53083c21 	ubfx	w1, w1, #8, #8
  961984:	7a440802 	ccmp	w0, #0x4, #0x2, eq  // eq = none
  961988:	54000068 	b.hi	961994 <plat_core_pos_by_mpidr+0x34>  // b.pmore
  96198c:	0b010800 	add	w0, w0, w1, lsl #2
  961990:	d65f03c0 	ret
  961994:	12800000 	mov	w0, #0xffffffff            	// #-1
  961998:	d65f03c0 	ret
  96199c:	00000000 	.inst	0x00000000 ; undefined

00000000009619a0 <imx_buildinfo_handler>:
  9619a0:	b4000061 	cbz	x1, 9619ac <imx_buildinfo_handler+0xc>
  9619a4:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  9619a8:	d65f03c0 	ret
  9619ac:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9619b0:	90000040 	adrp	x0, 969000 <vprintf+0x100>
  9619b4:	91132000 	add	x0, x0, #0x4c8
  9619b8:	910003fd 	mov	x29, sp
  9619bc:	f9000fff 	str	xzr, [sp, #24]
  9619c0:	528005a1 	mov	w1, #0x2d                  	// #45
  9619c4:	94001ead 	bl	969478 <strchr>
  9619c8:	aa0003e1 	mov	x1, x0
  9619cc:	b4000120 	cbz	x0, 9619f0 <imx_buildinfo_handler+0x50>
  9619d0:	39400422 	ldrb	w2, [x1, #1]
  9619d4:	91000400 	add	x0, x0, #0x1
  9619d8:	71019c5f 	cmp	w2, #0x67
  9619dc:	54ffff21 	b.ne	9619c0 <imx_buildinfo_handler+0x20>  // b.any
  9619e0:	91000821 	add	x1, x1, #0x2
  9619e4:	910063e0 	add	x0, sp, #0x18
  9619e8:	d28000e2 	mov	x2, #0x7                   	// #7
  9619ec:	94001ce9 	bl	968d90 <memcpy>
  9619f0:	f9400fe0 	ldr	x0, [sp, #24]
  9619f4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9619f8:	d65f03c0 	ret
  9619fc:	00000000 	.inst	0x00000000 ; undefined

0000000000961a00 <imx_sip_setup>:
  961a00:	52800000 	mov	w0, #0x0                   	// #0
  961a04:	d65f03c0 	ret

0000000000961a08 <imx_sip_handler>:
  961a08:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  961a0c:	52800087 	mov	w7, #0x4                   	// #4
  961a10:	72b84007 	movk	w7, #0xc200, lsl #16
  961a14:	910003fd 	mov	x29, sp
  961a18:	f9000bf3 	str	x19, [sp, #16]
  961a1c:	6b07001f 	cmp	w0, w7
  961a20:	aa0603f3 	mov	x19, x6
  961a24:	540003a0 	b.eq	961a98 <imx_sip_handler+0x90>  // b.none
  961a28:	540001e9 	b.ls	961a64 <imx_sip_handler+0x5c>  // b.plast
  961a2c:	528000a6 	mov	w6, #0x5                   	// #5
  961a30:	72b84006 	movk	w6, #0xc200, lsl #16
  961a34:	6b06001f 	cmp	w0, w6
  961a38:	54000420 	b.eq	961abc <imx_sip_handler+0xb4>  // b.none
  961a3c:	110008c6 	add	w6, w6, #0x2
  961a40:	6b06001f 	cmp	w0, w6
  961a44:	540004c1 	b.ne	961adc <imx_sip_handler+0xd4>  // b.any
  961a48:	97fffc12 	bl	960a90 <imx_hab_handler>
  961a4c:	93407c01 	sxtw	x1, w0
  961a50:	f9000261 	str	x1, [x19]
  961a54:	aa1303e0 	mov	x0, x19
  961a58:	f9400bf3 	ldr	x19, [sp, #16]
  961a5c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961a60:	d65f03c0 	ret
  961a64:	52b84006 	mov	w6, #0xc2000000            	// #-1040187392
  961a68:	6b06001f 	cmp	w0, w6
  961a6c:	54000440 	b.eq	961af4 <imx_sip_handler+0xec>  // b.none
  961a70:	11000cc6 	add	w6, w6, #0x3
  961a74:	6b06001f 	cmp	w0, w6
  961a78:	54000321 	b.ne	961adc <imx_sip_handler+0xd4>  // b.any
  961a7c:	97ffffc9 	bl	9619a0 <imx_buildinfo_handler>
  961a80:	aa0003e1 	mov	x1, x0
  961a84:	f9000261 	str	x1, [x19]
  961a88:	aa1303e0 	mov	x0, x19
  961a8c:	f9400bf3 	ldr	x19, [sp, #16]
  961a90:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961a94:	d65f03c0 	ret
  961a98:	aa0303e4 	mov	x4, x3
  961a9c:	aa0203e3 	mov	x3, x2
  961aa0:	aa0103e2 	mov	x2, x1
  961aa4:	aa1303e1 	mov	x1, x19
  961aa8:	940003fe 	bl	962aa0 <dram_dvfs_handler>
  961aac:	93407c00 	sxtw	x0, w0
  961ab0:	f9400bf3 	ldr	x19, [sp, #16]
  961ab4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961ab8:	d65f03c0 	ret
  961abc:	aa1303e4 	mov	x4, x19
  961ac0:	97fffb9a 	bl	960928 <imx_src_handler>
  961ac4:	93407c01 	sxtw	x1, w0
  961ac8:	f9000261 	str	x1, [x19]
  961acc:	aa1303e0 	mov	x0, x19
  961ad0:	f9400bf3 	ldr	x19, [sp, #16]
  961ad4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961ad8:	d65f03c0 	ret
  961adc:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
  961ae0:	f9000261 	str	x1, [x19]
  961ae4:	aa1303e0 	mov	x0, x19
  961ae8:	f9400bf3 	ldr	x19, [sp, #16]
  961aec:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961af0:	d65f03c0 	ret
  961af4:	97fffb7f 	bl	9608f0 <imx_gpc_handler>
  961af8:	93407c01 	sxtw	x1, w0
  961afc:	f9000261 	str	x1, [x19]
  961b00:	aa1303e0 	mov	x0, x19
  961b04:	f9400bf3 	ldr	x19, [sp, #16]
  961b08:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961b0c:	d65f03c0 	ret

0000000000961b10 <tzc380_init>:
  961b10:	90000081 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  961b14:	910ec022 	add	x2, x1, #0x3b0
  961b18:	f901d820 	str	x0, [x1, #944]
  961b1c:	b9400000 	ldr	w0, [x0]
  961b20:	12000c01 	and	w1, w0, #0xf
  961b24:	d3483400 	ubfx	x0, x0, #8, #6
  961b28:	11000421 	add	w1, w1, #0x1
  961b2c:	11000400 	add	w0, w0, #0x1
  961b30:	39002040 	strb	w0, [x2, #8]
  961b34:	39002441 	strb	w1, [x2, #9]
  961b38:	d65f03c0 	ret
  961b3c:	00000000 	.inst	0x00000000 ; undefined

0000000000961b40 <tzc380_configure_region>:
  961b40:	90000083 	adrp	x3, 971000 <imx_gicv3_ctx+0x24d0>
  961b44:	531c1c00 	ubfiz	w0, w0, #4, #8
  961b48:	11040000 	add	w0, w0, #0x100
  961b4c:	f941d863 	ldr	x3, [x3, #944]
  961b50:	11001005 	add	w5, w0, #0x4
  961b54:	11002004 	add	w4, w0, #0x8
  961b58:	b8204861 	str	w1, [x3, w0, uxtw]
  961b5c:	d360fc21 	lsr	x1, x1, #32
  961b60:	b8254861 	str	w1, [x3, w5, uxtw]
  961b64:	b8244862 	str	w2, [x3, w4, uxtw]
  961b68:	d65f03c0 	ret
  961b6c:	00000000 	.inst	0x00000000 ; undefined

0000000000961b70 <udelay>:
  961b70:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  961b74:	910003fd 	mov	x29, sp
  961b78:	a90153f3 	stp	x19, x20, [sp, #16]
  961b7c:	90000074 	adrp	x20, 96d000 <__STACKS_START__+0x1e40>
  961b80:	2a0003f3 	mov	w19, w0
  961b84:	f9475680 	ldr	x0, [x20, #3752]
  961b88:	f9400000 	ldr	x0, [x0]
  961b8c:	f90013f5 	str	x21, [sp, #32]
  961b90:	d63f0000 	blr	x0
  961b94:	2a0003f5 	mov	w21, w0
  961b98:	f9475681 	ldr	x1, [x20, #3752]
  961b9c:	29410c20 	ldp	w0, w3, [x1, #8]
  961ba0:	51000402 	sub	w2, w0, #0x1
  961ba4:	1b030a73 	madd	w19, w19, w3, w2
  961ba8:	1ac00a73 	udiv	w19, w19, w0
  961bac:	11000673 	add	w19, w19, #0x1
  961bb0:	14000002 	b	961bb8 <udelay+0x48>
  961bb4:	f9475681 	ldr	x1, [x20, #3752]
  961bb8:	f9400021 	ldr	x1, [x1]
  961bbc:	d63f0020 	blr	x1
  961bc0:	4b0002a0 	sub	w0, w21, w0
  961bc4:	6b00027f 	cmp	w19, w0
  961bc8:	54ffff68 	b.hi	961bb4 <udelay+0x44>  // b.pmore
  961bcc:	a94153f3 	ldp	x19, x20, [sp, #16]
  961bd0:	f94013f5 	ldr	x21, [sp, #32]
  961bd4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  961bd8:	d65f03c0 	ret
  961bdc:	00000000 	.inst	0x00000000 ; undefined

0000000000961be0 <timer_init>:
  961be0:	90000061 	adrp	x1, 96d000 <__STACKS_START__+0x1e40>
  961be4:	f9075420 	str	x0, [x1, #3752]
  961be8:	d65f03c0 	ret
  961bec:	00000000 	.inst	0x00000000 ; undefined

0000000000961bf0 <get_timer_value>:
  961bf0:	d53be020 	mrs	x0, cntpct_el0
  961bf4:	2a2003e0 	mvn	w0, w0
  961bf8:	d65f03c0 	ret
  961bfc:	00000000 	.inst	0x00000000 ; undefined

0000000000961c00 <generic_delay_timer_init>:
  961c00:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  961c04:	910003fd 	mov	x29, sp
  961c08:	97fffe16 	bl	961460 <plat_get_syscnt_freq2>
  961c0c:	2a0003e2 	mov	w2, w0
  961c10:	529999a0 	mov	w0, #0xcccd                	// #52429
  961c14:	52933325 	mov	w5, #0x9999                	// #39321
  961c18:	72b99980 	movk	w0, #0xcccc, lsl #16
  961c1c:	52884804 	mov	w4, #0x4240                	// #16960
  961c20:	72a33325 	movk	w5, #0x1999, lsl #16
  961c24:	72a001e4 	movk	w4, #0xf, lsl #16
  961c28:	1b007c41 	mul	w1, w2, w0
  961c2c:	13810421 	ror	w1, w1, #1
  961c30:	6b05003f 	cmp	w1, w5
  961c34:	54000208 	b.hi	961c74 <generic_delay_timer_init+0x74>  // b.pmore
  961c38:	9ba07c42 	umull	x2, w2, w0
  961c3c:	5290d404 	mov	w4, #0x86a0                	// #34464
  961c40:	528000a3 	mov	w3, #0x5                   	// #5
  961c44:	72a00024 	movk	w4, #0x1, lsl #16
  961c48:	d363fc42 	lsr	x2, x2, #35
  961c4c:	1b007c41 	mul	w1, w2, w0
  961c50:	9ba07c87 	umull	x7, w4, w0
  961c54:	9ba07c46 	umull	x6, w2, w0
  961c58:	13810421 	ror	w1, w1, #1
  961c5c:	6b05003f 	cmp	w1, w5
  961c60:	540000a8 	b.hi	961c74 <generic_delay_timer_init+0x74>  // b.pmore
  961c64:	d363fce4 	lsr	x4, x7, #35
  961c68:	d363fcc2 	lsr	x2, x6, #35
  961c6c:	71000463 	subs	w3, w3, #0x1
  961c70:	54fffee1 	b.ne	961c4c <generic_delay_timer_init+0x4c>  // b.any
  961c74:	90000063 	adrp	x3, 96d000 <__STACKS_START__+0x1e40>
  961c78:	913ac060 	add	x0, x3, #0xeb0
  961c7c:	90000001 	adrp	x1, 961000 <imx_domain_suspend+0x50>
  961c80:	912fc021 	add	x1, x1, #0xbf0
  961c84:	f9075861 	str	x1, [x3, #3760]
  961c88:	29010804 	stp	w4, w2, [x0, #8]
  961c8c:	a8c17bfd 	ldp	x29, x30, [sp], #16
  961c90:	17ffffd4 	b	961be0 <timer_init>
  961c94:	00000000 	.inst	0x00000000 ; undefined

0000000000961c98 <tcr_physical_addr_size_bits>:
  961c98:	aa0003e1 	mov	x1, x0
  961c9c:	d28000a0 	mov	x0, #0x5                   	// #5
  961ca0:	f2540c3f 	tst	x1, #0xf00000000000
  961ca4:	54000181 	b.ne	961cd4 <tcr_physical_addr_size_bits+0x3c>  // b.any
  961ca8:	f256043f 	tst	x1, #0xc0000000000
  961cac:	d2800080 	mov	x0, #0x4                   	// #4
  961cb0:	54000121 	b.ne	961cd4 <tcr_physical_addr_size_bits+0x3c>  // b.any
  961cb4:	f258043f 	tst	x1, #0x30000000000
  961cb8:	d2800060 	mov	x0, #0x3                   	// #3
  961cbc:	540000c1 	b.ne	961cd4 <tcr_physical_addr_size_bits+0x3c>  // b.any
  961cc0:	f25c0c3f 	tst	x1, #0xf000000000
  961cc4:	d2800040 	mov	x0, #0x2                   	// #2
  961cc8:	54000061 	b.ne	961cd4 <tcr_physical_addr_size_bits+0x3c>  // b.any
  961ccc:	f2600c3f 	tst	x1, #0xf00000000
  961cd0:	9a9f07e0 	cset	x0, ne  // ne = any
  961cd4:	d65f03c0 	ret

0000000000961cd8 <is_dcache_enabled>:
  961cd8:	d5384240 	mrs	x0, currentel
  961cdc:	53020c00 	ubfx	w0, w0, #2, #2
  961ce0:	7100041f 	cmp	w0, #0x1
  961ce4:	54000120 	b.eq	961d08 <is_dcache_enabled+0x30>  // b.none
  961ce8:	7100081f 	cmp	w0, #0x2
  961cec:	54000080 	b.eq	961cfc <is_dcache_enabled+0x24>  // b.none
  961cf0:	d53e1000 	mrs	x0, sctlr_el3
  961cf4:	53020800 	ubfx	w0, w0, #2, #1
  961cf8:	d65f03c0 	ret
  961cfc:	d53c1000 	mrs	x0, sctlr_el2
  961d00:	53020800 	ubfx	w0, w0, #2, #1
  961d04:	d65f03c0 	ret
  961d08:	d5381000 	mrs	x0, sctlr_el1
  961d0c:	53020800 	ubfx	w0, w0, #2, #1
  961d10:	d65f03c0 	ret
  961d14:	00000000 	.inst	0x00000000 ; undefined

0000000000961d18 <xlat_arch_regime_get_xn_desc>:
  961d18:	7100041f 	cmp	w0, #0x1
  961d1c:	d2e00c01 	mov	x1, #0x60000000000000      	// #27021597764222976
  961d20:	d2e00800 	mov	x0, #0x40000000000000      	// #18014398509481984
  961d24:	9a800020 	csel	x0, x1, x0, eq  // eq = none
  961d28:	d65f03c0 	ret
  961d2c:	00000000 	.inst	0x00000000 ; undefined

0000000000961d30 <xlat_arch_current_el>:
  961d30:	d5384240 	mrs	x0, currentel
  961d34:	53020c00 	ubfx	w0, w0, #2, #2
  961d38:	d65f03c0 	ret
  961d3c:	00000000 	.inst	0x00000000 ; undefined

0000000000961d40 <setup_mmu_cfg>:
  961d40:	91000486 	add	x6, x4, #0x1
  961d44:	52800804 	mov	w4, #0x40                  	// #64
  961d48:	dac000c6 	rbit	x6, x6
  961d4c:	f27f003f 	tst	x1, #0x2
  961d50:	dac010c6 	clz	x6, x6
  961d54:	5286a001 	mov	w1, #0x3500                	// #13568
  961d58:	4b060084 	sub	w4, w4, w6
  961d5c:	aa0003e6 	mov	x6, x0
  961d60:	2a010081 	orr	w1, w4, w1
  961d64:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  961d68:	1a840024 	csel	w4, w1, w4, eq  // eq = none
  961d6c:	910003fd 	mov	x29, sp
  961d70:	aa0303e0 	mov	x0, x3
  961d74:	93407c84 	sxtw	x4, w4
  961d78:	97ffffc8 	bl	961c98 <tcr_physical_addr_size_bits>
  961d7c:	aa004081 	orr	x1, x4, x0, lsl #16
  961d80:	aa008083 	orr	x3, x4, x0, lsl #32
  961d84:	710004bf 	cmp	w5, #0x1
  961d88:	b2690060 	orr	x0, x3, #0x800000
  961d8c:	d2b01005 	mov	x5, #0x80800000            	// #2155872256
  961d90:	aa050021 	orr	x1, x1, x5
  961d94:	9a801021 	csel	x1, x1, x0, ne  // ne = any
  961d98:	d5380740 	mrs	x0, id_aa64mmfr2_el1
  961d9c:	d2809fe3 	mov	x3, #0x4ff                 	// #1279
  961da0:	f2400c1f 	tst	x0, #0xf
  961da4:	b2400040 	orr	x0, x2, #0x1
  961da8:	f2a00883 	movk	x3, #0x44, lsl #16
  961dac:	9a821002 	csel	x2, x0, x2, ne  // ne = any
  961db0:	a90004c3 	stp	x3, x1, [x6]
  961db4:	f90008c2 	str	x2, [x6, #16]
  961db8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  961dbc:	d65f03c0 	ret

0000000000961dc0 <mmap_add_region>:
  961dc0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  961dc4:	aa0003e6 	mov	x6, x0
  961dc8:	aa0103e5 	mov	x5, x1
  961dcc:	d2a80004 	mov	x4, #0x40000000            	// #1073741824
  961dd0:	910003fd 	mov	x29, sp
  961dd4:	910063e1 	add	x1, sp, #0x18
  961dd8:	d0000040 	adrp	x0, 96b000 <__RO_END__>
  961ddc:	9104c000 	add	x0, x0, #0x130
  961de0:	a90197e6 	stp	x6, x5, [sp, #24]
  961de4:	f90017e2 	str	x2, [sp, #40]
  961de8:	b90033e3 	str	w3, [sp, #48]
  961dec:	f9001fe4 	str	x4, [sp, #56]
  961df0:	940000fe 	bl	9621e8 <mmap_add_region_ctx>
  961df4:	a8c47bfd 	ldp	x29, x30, [sp], #64
  961df8:	d65f03c0 	ret
  961dfc:	00000000 	.inst	0x00000000 ; undefined

0000000000961e00 <mmap_add>:
  961e00:	aa0003e1 	mov	x1, x0
  961e04:	d0000042 	adrp	x2, 96b000 <__RO_END__>
  961e08:	9104c040 	add	x0, x2, #0x130
  961e0c:	14000197 	b	962468 <mmap_add_ctx>

0000000000961e10 <init_xlat_tables>:
  961e10:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  961e14:	910003fd 	mov	x29, sp
  961e18:	97ffffc6 	bl	961d30 <xlat_arch_current_el>
  961e1c:	2a0003e1 	mov	w1, w0
  961e20:	7100041f 	cmp	w0, #0x1
  961e24:	d0000040 	adrp	x0, 96b000 <__RO_END__>
  961e28:	9104c000 	add	x0, x0, #0x130
  961e2c:	54000080 	b.eq	961e3c <init_xlat_tables+0x2c>  // b.none
  961e30:	7100083f 	cmp	w1, #0x2
  961e34:	54000040 	b.eq	961e3c <init_xlat_tables+0x2c>  // b.none
  961e38:	52800061 	mov	w1, #0x3                   	// #3
  961e3c:	b9005801 	str	w1, [x0, #88]
  961e40:	a8c17bfd 	ldp	x29, x30, [sp], #16
  961e44:	1400019b 	b	9624b0 <init_xlat_tables_ctx>

0000000000961e48 <enable_mmu_el3>:
  961e48:	d0000043 	adrp	x3, 96b000 <__RO_END__>
  961e4c:	9104c063 	add	x3, x3, #0x130
  961e50:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  961e54:	90000081 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  961e58:	52800065 	mov	w5, #0x3                   	// #3
  961e5c:	910003fd 	mov	x29, sp
  961e60:	f9400464 	ldr	x4, [x3, #8]
  961e64:	f9401862 	ldr	x2, [x3, #48]
  961e68:	f9402063 	ldr	x3, [x3, #64]
  961e6c:	f9000bf3 	str	x19, [sp, #16]
  961e70:	2a0003f3 	mov	w19, w0
  961e74:	910f0020 	add	x0, x1, #0x3c0
  961e78:	2a1303e1 	mov	w1, w19
  961e7c:	97ffffb1 	bl	961d40 <setup_mmu_cfg>
  961e80:	2a1303e0 	mov	w0, w19
  961e84:	f9400bf3 	ldr	x19, [sp, #16]
  961e88:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961e8c:	1400194d 	b	9683c0 <enable_mmu_direct_el3>

0000000000961e90 <xlat_desc>:
  961e90:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  961e94:	71000c7f 	cmp	w3, #0x3
  961e98:	d37f7c23 	ubfiz	x3, x1, #1, #32
  961e9c:	910003fd 	mov	x29, sp
  961ea0:	927b0063 	and	x3, x3, #0x20
  961ea4:	b2790045 	orr	x5, x2, #0x80
  961ea8:	d2800064 	mov	x4, #0x3                   	// #3
  961eac:	9a9f0484 	csinc	x4, x4, xzr, eq  // eq = none
  961eb0:	f27d003f 	tst	x1, #0x8
  961eb4:	b9405800 	ldr	w0, [x0, #88]
  961eb8:	9a8200a2 	csel	x2, x5, x2, eq  // eq = none
  961ebc:	aa040063 	orr	x3, x3, x4
  961ec0:	a90153f3 	stp	x19, x20, [sp, #16]
  961ec4:	aa030042 	orr	x2, x2, x3
  961ec8:	d2808813 	mov	x19, #0x440                 	// #1088
  961ecc:	7100041f 	cmp	w0, #0x1
  961ed0:	aa130053 	orr	x19, x2, x19
  961ed4:	54000081 	b.ne	961ee4 <xlat_desc+0x54>  // b.any
  961ed8:	b2760042 	orr	x2, x2, #0x400
  961edc:	f27a003f 	tst	x1, #0x40
  961ee0:	9a821273 	csel	x19, x19, x2, ne  // ne = any
  961ee4:	72000834 	ands	w20, w1, #0x7
  961ee8:	540001e0 	b.eq	961f24 <xlat_desc+0x94>  // b.none
  961eec:	52800502 	mov	w2, #0x28                  	// #40
  961ef0:	6a02003f 	tst	w1, w2
  961ef4:	54000121 	b.ne	961f18 <xlat_desc+0x88>  // b.any
  961ef8:	71000a9f 	cmp	w20, #0x2
  961efc:	b2780660 	orr	x0, x19, #0x300
  961f00:	d2804101 	mov	x1, #0x208                 	// #520
  961f04:	aa010273 	orr	x19, x19, x1
  961f08:	9a801260 	csel	x0, x19, x0, ne  // ne = any
  961f0c:	a94153f3 	ldp	x19, x20, [sp, #16]
  961f10:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961f14:	d65f03c0 	ret
  961f18:	97ffff80 	bl	961d18 <xlat_arch_regime_get_xn_desc>
  961f1c:	aa000273 	orr	x19, x19, x0
  961f20:	17fffff6 	b	961ef8 <xlat_desc+0x68>
  961f24:	97ffff7d 	bl	961d18 <xlat_arch_regime_get_xn_desc>
  961f28:	aa000260 	orr	x0, x19, x0
  961f2c:	d2804081 	mov	x1, #0x204                 	// #516
  961f30:	aa010000 	orr	x0, x0, x1
  961f34:	a94153f3 	ldp	x19, x20, [sp, #16]
  961f38:	a8c27bfd 	ldp	x29, x30, [sp], #32
  961f3c:	d65f03c0 	ret

0000000000961f40 <xlat_tables_map_region>:
  961f40:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
  961f44:	910003fd 	mov	x29, sp
  961f48:	a9046bf9 	stp	x25, x26, [sp, #64]
  961f4c:	aa0103f9 	mov	x25, x1
  961f50:	a90153f3 	stp	x19, x20, [sp, #16]
  961f54:	d2800034 	mov	x20, #0x1                   	// #1
  961f58:	a90363f7 	stp	x23, x24, [sp, #48]
  961f5c:	0b050cb7 	add	w23, w5, w5, lsl #3
  961f60:	4b1703f7 	neg	w23, w23
  961f64:	f9400421 	ldr	x1, [x1, #8]
  961f68:	a9025bf5 	stp	x21, x22, [sp, #32]
  961f6c:	2a0503f6 	mov	w22, w5
  961f70:	f9400b33 	ldr	x19, [x25, #16]
  961f74:	11009ee5 	add	w5, w23, #0x27
  961f78:	a90573fb 	stp	x27, x28, [sp, #80]
  961f7c:	2a0403f5 	mov	w21, w4
  961f80:	8b130033 	add	x19, x1, x19
  961f84:	b90077e5 	str	w5, [sp, #116]
  961f88:	aa0003fc 	mov	x28, x0
  961f8c:	eb02003f 	cmp	x1, x2
  961f90:	d1000673 	sub	x19, x19, #0x1
  961f94:	9ac52294 	lsl	x20, x20, x5
  961f98:	52800017 	mov	w23, #0x0                   	// #0
  961f9c:	540000c9 	b.ls	961fb4 <xlat_tables_map_region+0x74>  // b.plast
  961fa0:	cb1403e0 	neg	x0, x20
  961fa4:	8a010001 	and	x1, x0, x1
  961fa8:	cb020028 	sub	x8, x1, x2
  961fac:	aa0103e2 	mov	x2, x1
  961fb0:	9ac52517 	lsr	x23, x8, x5
  961fb4:	3941d3e0 	ldrb	w0, [sp, #116]
  961fb8:	92800018 	mov	x24, #0xffffffffffffffff    	// #-1
  961fbc:	8b374c7a 	add	x26, x3, w23, uxtw #3
  961fc0:	9ac02318 	lsl	x24, x24, x0
  961fc4:	110006c0 	add	w0, w22, #0x1
  961fc8:	b90073e0 	str	w0, [sp, #112]
  961fcc:	aa3803e0 	mvn	x0, x24
  961fd0:	f9003fe0 	str	x0, [sp, #120]
  961fd4:	14000019 	b	962038 <xlat_tables_map_region+0xf8>
  961fd8:	eb06005f 	cmp	x2, x6
  961fdc:	fa588080 	ccmp	x4, x24, #0x0, hi  // hi = pmore
  961fe0:	54000228 	b.hi	962024 <xlat_tables_map_region+0xe4>  // b.pmore
  961fe4:	34000860 	cbz	w0, 9620f0 <xlat_tables_map_region+0x1b0>
  961fe8:	b94073e5 	ldr	w5, [sp, #112]
  961fec:	92748c63 	and	x3, x3, #0xfffffffff000
  961ff0:	aa1903e1 	mov	x1, x25
  961ff4:	52804004 	mov	w4, #0x200                 	// #512
  961ff8:	aa1c03e0 	mov	x0, x28
  961ffc:	f90037e3 	str	x3, [sp, #104]
  962000:	97ffffd0 	bl	961f40 <xlat_tables_map_region>
  962004:	f90033e0 	str	x0, [sp, #96]
  962008:	97ffff34 	bl	961cd8 <is_dcache_enabled>
  96200c:	72001c1f 	tst	w0, #0xff
  962010:	f94037e3 	ldr	x3, [sp, #104]
  962014:	54000961 	b.ne	962140 <xlat_tables_map_region+0x200>  // b.any
  962018:	f94033e0 	ldr	x0, [sp, #96]
  96201c:	eb18001f 	cmp	x0, x24
  962020:	540009c1 	b.ne	962158 <xlat_tables_map_region+0x218>  // b.any
  962024:	110006f7 	add	w23, w23, #0x1
  962028:	9100235a 	add	x26, x26, #0x8
  96202c:	eb1b027f 	cmp	x19, x27
  962030:	54000509 	b.ls	9620d0 <xlat_tables_map_region+0x190>  // b.plast
  962034:	aa1b03e2 	mov	x2, x27
  962038:	6b1502ff 	cmp	w23, w21
  96203c:	54000b22 	b.cs	9621a0 <xlat_tables_map_region+0x260>  // b.hs, b.nlast
  962040:	a9409b24 	ldp	x4, x6, [x25, #8]
  962044:	8b14005b 	add	x27, x2, x20
  962048:	f9400343 	ldr	x3, [x26]
  96204c:	d1000778 	sub	x24, x27, #0x1
  962050:	12000460 	and	w0, w3, #0x3
  962054:	8b060086 	add	x6, x4, x6
  962058:	eb02009f 	cmp	x4, x2
  96205c:	d10004c6 	sub	x6, x6, #0x1
  962060:	fa469302 	ccmp	x24, x6, #0x2, ls  // ls = plast
  962064:	54fffba8 	b.hi	961fd8 <xlat_tables_map_region+0x98>  // b.pmore
  962068:	f9400321 	ldr	x1, [x25]
  96206c:	71000edf 	cmp	w22, #0x3
  962070:	cb040024 	sub	x4, x1, x4
  962074:	8b020084 	add	x4, x4, x2
  962078:	54000820 	b.eq	96217c <xlat_tables_map_region+0x23c>  // b.none
  96207c:	71000c1f 	cmp	w0, #0x3
  962080:	54fffb40 	b.eq	961fe8 <xlat_tables_map_region+0xa8>  // b.none
  962084:	35fffd00 	cbnz	w0, 962024 <xlat_tables_map_region+0xe4>
  962088:	f9403fe0 	ldr	x0, [sp, #120]
  96208c:	ea00009f 	tst	x4, x0
  962090:	7a400ac4 	ccmp	w22, #0x0, #0x4, eq  // eq = none
  962094:	540002e0 	b.eq	9620f0 <xlat_tables_map_region+0x1b0>  // b.none
  962098:	f9401320 	ldr	x0, [x25, #32]
  96209c:	3941d3e1 	ldrb	w1, [sp, #116]
  9620a0:	9ac12400 	lsr	x0, x0, x1
  9620a4:	b4000260 	cbz	x0, 9620f0 <xlat_tables_map_region+0x1b0>
  9620a8:	b9401b21 	ldr	w1, [x25, #24]
  9620ac:	aa0403e2 	mov	x2, x4
  9620b0:	2a1603e3 	mov	w3, w22
  9620b4:	aa1c03e0 	mov	x0, x28
  9620b8:	97ffff76 	bl	961e90 <xlat_desc>
  9620bc:	f9000340 	str	x0, [x26]
  9620c0:	110006f7 	add	w23, w23, #0x1
  9620c4:	9100235a 	add	x26, x26, #0x8
  9620c8:	eb1b027f 	cmp	x19, x27
  9620cc:	54fffb48 	b.hi	962034 <xlat_tables_map_region+0xf4>  // b.pmore
  9620d0:	aa1803e0 	mov	x0, x24
  9620d4:	a94153f3 	ldp	x19, x20, [sp, #16]
  9620d8:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9620dc:	a94363f7 	ldp	x23, x24, [sp, #48]
  9620e0:	a9446bf9 	ldp	x25, x26, [sp, #64]
  9620e4:	a94573fb 	ldp	x27, x28, [sp, #80]
  9620e8:	a8c87bfd 	ldp	x29, x30, [sp], #128
  9620ec:	d65f03c0 	ret
  9620f0:	b9402f80 	ldr	w0, [x28, #44]
  9620f4:	f9401383 	ldr	x3, [x28, #32]
  9620f8:	11000401 	add	w1, w0, #0x1
  9620fc:	b9002f81 	str	w1, [x28, #44]
  962100:	93747c00 	sbfiz	x0, x0, #12, #32
  962104:	ab000063 	adds	x3, x3, x0
  962108:	540005e0 	b.eq	9621c4 <xlat_tables_map_region+0x284>  // b.none
  96210c:	b94073e5 	ldr	w5, [sp, #112]
  962110:	b2400460 	orr	x0, x3, #0x3
  962114:	aa1903e1 	mov	x1, x25
  962118:	f9000340 	str	x0, [x26]
  96211c:	52804004 	mov	w4, #0x200                 	// #512
  962120:	aa1c03e0 	mov	x0, x28
  962124:	f90037e3 	str	x3, [sp, #104]
  962128:	97ffff86 	bl	961f40 <xlat_tables_map_region>
  96212c:	f90033e0 	str	x0, [sp, #96]
  962130:	97fffeea 	bl	961cd8 <is_dcache_enabled>
  962134:	72001c1f 	tst	w0, #0xff
  962138:	f94037e3 	ldr	x3, [sp, #104]
  96213c:	54fff6e0 	b.eq	962018 <xlat_tables_map_region+0xd8>  // b.none
  962140:	aa0303e0 	mov	x0, x3
  962144:	d2820001 	mov	x1, #0x1000                	// #4096
  962148:	94001a6f 	bl	968b04 <clean_dcache_range>
  96214c:	f94033e0 	ldr	x0, [sp, #96]
  962150:	eb18001f 	cmp	x0, x24
  962154:	54fff680 	b.eq	962024 <xlat_tables_map_region+0xe4>  // b.none
  962158:	f94033f8 	ldr	x24, [sp, #96]
  96215c:	a94153f3 	ldp	x19, x20, [sp, #16]
  962160:	aa1803e0 	mov	x0, x24
  962164:	a9425bf5 	ldp	x21, x22, [sp, #32]
  962168:	a94363f7 	ldp	x23, x24, [sp, #48]
  96216c:	a9446bf9 	ldp	x25, x26, [sp, #64]
  962170:	a94573fb 	ldp	x27, x28, [sp, #80]
  962174:	a8c87bfd 	ldp	x29, x30, [sp], #128
  962178:	d65f03c0 	ret
  96217c:	71000c1f 	cmp	w0, #0x3
  962180:	54fff520 	b.eq	962024 <xlat_tables_map_region+0xe4>  // b.none
  962184:	b9401b21 	ldr	w1, [x25, #24]
  962188:	aa0403e2 	mov	x2, x4
  96218c:	2a1603e3 	mov	w3, w22
  962190:	aa1c03e0 	mov	x0, x28
  962194:	97ffff3f 	bl	961e90 <xlat_desc>
  962198:	f9000340 	str	x0, [x26]
  96219c:	17ffffc9 	b	9620c0 <xlat_tables_map_region+0x180>
  9621a0:	d1000458 	sub	x24, x2, #0x1
  9621a4:	aa1803e0 	mov	x0, x24
  9621a8:	a94153f3 	ldp	x19, x20, [sp, #16]
  9621ac:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9621b0:	a94363f7 	ldp	x23, x24, [sp, #48]
  9621b4:	a9446bf9 	ldp	x25, x26, [sp, #64]
  9621b8:	a94573fb 	ldp	x27, x28, [sp, #80]
  9621bc:	a8c87bfd 	ldp	x29, x30, [sp], #128
  9621c0:	d65f03c0 	ret
  9621c4:	aa0203f8 	mov	x24, x2
  9621c8:	aa1803e0 	mov	x0, x24
  9621cc:	a94153f3 	ldp	x19, x20, [sp, #16]
  9621d0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9621d4:	a94363f7 	ldp	x23, x24, [sp, #48]
  9621d8:	a9446bf9 	ldp	x25, x26, [sp, #64]
  9621dc:	a94573fb 	ldp	x27, x28, [sp, #80]
  9621e0:	a8c87bfd 	ldp	x29, x30, [sp], #128
  9621e4:	d65f03c0 	ret

00000000009621e8 <mmap_add_region_ctx>:
  9621e8:	f940082c 	ldr	x12, [x1, #16]
  9621ec:	b500004c 	cbnz	x12, 9621f4 <mmap_add_region_ctx+0xc>
  9621f0:	d65f03c0 	ret
  9621f4:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  9621f8:	910003fd 	mov	x29, sp
  9621fc:	a9025bf5 	stp	x21, x22, [sp, #32]
  962200:	aa0103f6 	mov	x22, x1
  962204:	a9401c21 	ldp	x1, x7, [x1]
  962208:	f94012c2 	ldr	x2, [x22, #32]
  96220c:	f9001bf7 	str	x23, [sp, #48]
  962210:	aa0003f7 	mov	x23, x0
  962214:	aa0c0020 	orr	x0, x1, x12
  962218:	aa070000 	orr	x0, x0, x7
  96221c:	f2402c1f 	tst	x0, #0xfff
  962220:	540011a1 	b.ne	962454 <mmap_add_region_ctx+0x26c>  // b.any
  962224:	f148005f 	cmp	x2, #0x200, lsl #12
  962228:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
  96222c:	fa401044 	ccmp	x2, x0, #0x4, ne  // ne = any
  962230:	d2820000 	mov	x0, #0x1000                	// #4096
  962234:	fa401044 	ccmp	x2, x0, #0x4, ne  // ne = any
  962238:	540010e1 	b.ne	962454 <mmap_add_region_ctx+0x26c>  // b.any
  96223c:	8b0c0035 	add	x21, x1, x12
  962240:	8b07018e 	add	x14, x12, x7
  962244:	d10006b5 	sub	x21, x21, #0x1
  962248:	a90153f3 	stp	x19, x20, [sp, #16]
  96224c:	eb15003f 	cmp	x1, x21
  962250:	d10005d4 	sub	x20, x14, #0x1
  962254:	fa5490e2 	ccmp	x7, x20, #0x2, ls  // ls = plast
  962258:	54000f08 	b.hi	962438 <mmap_add_region_ctx+0x250>  // b.pmore
  96225c:	f94006e0 	ldr	x0, [x23, #8]
  962260:	eb00029f 	cmp	x20, x0
  962264:	54000ea8 	b.hi	962438 <mmap_add_region_ctx+0x250>  // b.pmore
  962268:	f94002e0 	ldr	x0, [x23]
  96226c:	eb0002bf 	cmp	x21, x0
  962270:	54000e48 	b.hi	962438 <mmap_add_region_ctx+0x250>  // b.pmore
  962274:	b9401aed 	ldr	w13, [x23, #24]
  962278:	52800500 	mov	w0, #0x28                  	// #40
  96227c:	f9400ae2 	ldr	x2, [x23, #16]
  962280:	9b2009ad 	smaddl	x13, w13, w0, x2
  962284:	f85e81a0 	ldur	x0, [x13, #-24]
  962288:	b5000ea0 	cbnz	x0, 96245c <mmap_add_region_ctx+0x274>
  96228c:	a940ac48 	ldp	x8, x11, [x2, #8]
  962290:	b4000dab 	cbz	x11, 962444 <mmap_add_region_ctx+0x25c>
  962294:	aa0803e3 	mov	x3, x8
  962298:	aa0b03e9 	mov	x9, x11
  96229c:	aa0203e5 	mov	x5, x2
  9622a0:	cb0100ef 	sub	x15, x7, x1
  9622a4:	14000012 	b	9622ec <mmap_add_region_ctx+0x104>
  9622a8:	eb0a029f 	cmp	x20, x10
  9622ac:	8b0400c6 	add	x6, x6, x4
  9622b0:	fa4320e2 	ccmp	x7, x3, #0x2, cs  // cs = hs, nlast
  9622b4:	54000289 	b.ls	962304 <mmap_add_region_ctx+0x11c>  // b.plast
  9622b8:	eb06003f 	cmp	x1, x6
  9622bc:	1a9f97e6 	cset	w6, hi  // hi = pmore
  9622c0:	eb0402bf 	cmp	x21, x4
  9622c4:	1a9f27e0 	cset	w0, cc  // cc = lo, ul, last
  9622c8:	eb0a00ff 	cmp	x7, x10
  9622cc:	2a0000c6 	orr	w6, w6, w0
  9622d0:	fa439280 	ccmp	x20, x3, #0x0, ls  // ls = plast
  9622d4:	54000262 	b.cs	962320 <mmap_add_region_ctx+0x138>  // b.hs, b.nlast
  9622d8:	34000246 	cbz	w6, 962320 <mmap_add_region_ctx+0x138>
  9622dc:	f9401ca9 	ldr	x9, [x5, #56]
  9622e0:	9100a0a5 	add	x5, x5, #0x28
  9622e4:	b40002e9 	cbz	x9, 962340 <mmap_add_region_ctx+0x158>
  9622e8:	f94004a3 	ldr	x3, [x5, #8]
  9622ec:	d1000526 	sub	x6, x9, #0x1
  9622f0:	8b0300ca 	add	x10, x6, x3
  9622f4:	eb0a029f 	cmp	x20, x10
  9622f8:	fa4390e0 	ccmp	x7, x3, #0x0, ls  // ls = plast
  9622fc:	f94000a4 	ldr	x4, [x5]
  962300:	54fffd43 	b.cc	9622a8 <mmap_add_region_ctx+0xc0>  // b.lo, b.ul, b.last
  962304:	cb040064 	sub	x4, x3, x4
  962308:	eb0f009f 	cmp	x4, x15
  96230c:	540000a1 	b.ne	962320 <mmap_add_region_ctx+0x138>  // b.any
  962310:	eb09019f 	cmp	x12, x9
  962314:	fa4300e0 	ccmp	x7, x3, #0x0, eq  // eq = none
  962318:	54fffe21 	b.ne	9622dc <mmap_add_region_ctx+0xf4>  // b.any
  96231c:	d503201f 	nop
  962320:	a94153f3 	ldp	x19, x20, [sp, #16]
  962324:	12800001 	mov	w1, #0xffffffff            	// #-1
  962328:	a9425bf5 	ldp	x21, x22, [sp, #32]
  96232c:	f0000020 	adrp	x0, 969000 <vprintf+0x100>
  962330:	f9401bf7 	ldr	x23, [sp, #48]
  962334:	91228000 	add	x0, x0, #0x8a0
  962338:	a8c47bfd 	ldp	x29, x30, [sp], #64
  96233c:	140016eb 	b	967ee8 <tf_log>
  962340:	8b080163 	add	x3, x11, x8
  962344:	aa0203f3 	mov	x19, x2
  962348:	d1000460 	sub	x0, x3, #0x1
  96234c:	eb00029f 	cmp	x20, x0
  962350:	540007e9 	b.ls	96244c <mmap_add_region_ctx+0x264>  // b.plast
  962354:	d503201f 	nop
  962358:	9100a273 	add	x19, x19, #0x28
  96235c:	a940ae63 	ldp	x3, x11, [x19, #8]
  962360:	f100017f 	cmp	x11, #0x0
  962364:	8b030163 	add	x3, x11, x3
  962368:	1a9f07e0 	cset	w0, ne  // ne = any
  96236c:	d1000461 	sub	x1, x3, #0x1
  962370:	7100001f 	cmp	w0, #0x0
  962374:	fa541022 	ccmp	x1, x20, #0x2, ne  // ne = any
  962378:	54ffff03 	b.cc	962358 <mmap_add_region_ctx+0x170>  // b.lo, b.ul, b.last
  96237c:	eb0301df 	cmp	x14, x3
  962380:	fa4b0180 	ccmp	x12, x11, #0x0, eq  // eq = none
  962384:	7a408804 	ccmp	w0, #0x0, #0x4, hi  // hi = pmore
  962388:	54000120 	b.eq	9623ac <mmap_add_region_ctx+0x1c4>  // b.none
  96238c:	d503201f 	nop
  962390:	9100a273 	add	x19, x19, #0x28
  962394:	a9408e60 	ldp	x0, x3, [x19, #8]
  962398:	f100007f 	cmp	x3, #0x0
  96239c:	fa431180 	ccmp	x12, x3, #0x0, ne  // ne = any
  9623a0:	8b000063 	add	x3, x3, x0
  9623a4:	fa4e8060 	ccmp	x3, x14, #0x0, hi  // hi = pmore
  9623a8:	54ffff40 	b.eq	962390 <mmap_add_region_ctx+0x1a8>  // b.none
  9623ac:	eb0d005f 	cmp	x2, x13
  9623b0:	540000e2 	b.cs	9623cc <mmap_add_region_ctx+0x1e4>  // b.hs, b.nlast
  9623b4:	d503201f 	nop
  9623b8:	f9401c40 	ldr	x0, [x2, #56]
  9623bc:	9100a042 	add	x2, x2, #0x28
  9623c0:	f100001f 	cmp	x0, #0x0
  9623c4:	fa4211a0 	ccmp	x13, x2, #0x0, ne  // ne = any
  9623c8:	54ffff88 	b.hi	9623b8 <mmap_add_region_ctx+0x1d0>  // b.pmore
  9623cc:	aa1303e1 	mov	x1, x19
  9623d0:	cb130042 	sub	x2, x2, x19
  9623d4:	9100a260 	add	x0, x19, #0x28
  9623d8:	94001a76 	bl	968db0 <memmove>
  9623dc:	f94002c0 	ldr	x0, [x22]
  9623e0:	f9000260 	str	x0, [x19]
  9623e4:	f94022e0 	ldr	x0, [x23, #64]
  9623e8:	f94006c1 	ldr	x1, [x22, #8]
  9623ec:	f9000661 	str	x1, [x19, #8]
  9623f0:	eb15001f 	cmp	x0, x21
  9623f4:	f9400ac0 	ldr	x0, [x22, #16]
  9623f8:	f9000a60 	str	x0, [x19, #16]
  9623fc:	f9400ec0 	ldr	x0, [x22, #24]
  962400:	f9000e60 	str	x0, [x19, #24]
  962404:	f94012c0 	ldr	x0, [x22, #32]
  962408:	f9001260 	str	x0, [x19, #32]
  96240c:	54000042 	b.cs	962414 <mmap_add_region_ctx+0x22c>  // b.hs, b.nlast
  962410:	f90022f5 	str	x21, [x23, #64]
  962414:	f94026e0 	ldr	x0, [x23, #72]
  962418:	eb14001f 	cmp	x0, x20
  96241c:	54000042 	b.cs	962424 <mmap_add_region_ctx+0x23c>  // b.hs, b.nlast
  962420:	f90026f4 	str	x20, [x23, #72]
  962424:	a94153f3 	ldp	x19, x20, [sp, #16]
  962428:	a9425bf5 	ldp	x21, x22, [sp, #32]
  96242c:	f9401bf7 	ldr	x23, [sp, #48]
  962430:	a8c47bfd 	ldp	x29, x30, [sp], #64
  962434:	d65f03c0 	ret
  962438:	12800421 	mov	w1, #0xffffffde            	// #-34
  96243c:	a94153f3 	ldp	x19, x20, [sp, #16]
  962440:	17ffffba 	b	962328 <mmap_add_region_ctx+0x140>
  962444:	aa0203f3 	mov	x19, x2
  962448:	17ffffe1 	b	9623cc <mmap_add_region_ctx+0x1e4>
  96244c:	52800020 	mov	w0, #0x1                   	// #1
  962450:	17ffffcb 	b	96237c <mmap_add_region_ctx+0x194>
  962454:	128002a1 	mov	w1, #0xffffffea            	// #-22
  962458:	17ffffb4 	b	962328 <mmap_add_region_ctx+0x140>
  96245c:	12800161 	mov	w1, #0xfffffff4            	// #-12
  962460:	a94153f3 	ldp	x19, x20, [sp, #16]
  962464:	17ffffb1 	b	962328 <mmap_add_region_ctx+0x140>

0000000000962468 <mmap_add_ctx>:
  962468:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96246c:	910003fd 	mov	x29, sp
  962470:	a90153f3 	stp	x19, x20, [sp, #16]
  962474:	aa0003f4 	mov	x20, x0
  962478:	f9401020 	ldr	x0, [x1, #32]
  96247c:	b4000120 	cbz	x0, 9624a0 <mmap_add_ctx+0x38>
  962480:	aa0103f3 	mov	x19, x1
  962484:	d503201f 	nop
  962488:	aa1303e1 	mov	x1, x19
  96248c:	9100a273 	add	x19, x19, #0x28
  962490:	aa1403e0 	mov	x0, x20
  962494:	97ffff55 	bl	9621e8 <mmap_add_region_ctx>
  962498:	f9401261 	ldr	x1, [x19, #32]
  96249c:	b5ffff61 	cbnz	x1, 962488 <mmap_add_ctx+0x20>
  9624a0:	a94153f3 	ldp	x19, x20, [sp, #16]
  9624a4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9624a8:	d65f03c0 	ret
  9624ac:	00000000 	.inst	0x00000000 ; undefined

00000000009624b0 <init_xlat_tables_ctx>:
  9624b0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  9624b4:	910003fd 	mov	x29, sp
  9624b8:	a90153f3 	stp	x19, x20, [sp, #16]
  9624bc:	aa0003f3 	mov	x19, x0
  9624c0:	f9400814 	ldr	x20, [x0, #16]
  9624c4:	aa1403e0 	mov	x0, x20
  9624c8:	94000048 	bl	9625e8 <xlat_mmap_print>
  9624cc:	b9403a64 	ldr	w4, [x19, #56]
  9624d0:	340000e4 	cbz	w4, 9624ec <init_xlat_tables_ctx+0x3c>
  9624d4:	f9401a61 	ldr	x1, [x19, #48]
  9624d8:	d2800000 	mov	x0, #0x0                   	// #0
  9624dc:	f820783f 	str	xzr, [x1, x0, lsl #3]
  9624e0:	91000400 	add	x0, x0, #0x1
  9624e4:	6b00009f 	cmp	w4, w0
  9624e8:	54ffffa8 	b.hi	9624dc <init_xlat_tables_ctx+0x2c>  // b.pmore
  9624ec:	b9402a60 	ldr	w0, [x19, #40]
  9624f0:	7100001f 	cmp	w0, #0x0
  9624f4:	540001ed 	b.le	962530 <init_xlat_tables_ctx+0x80>
  9624f8:	f9401261 	ldr	x1, [x19, #32]
  9624fc:	51000400 	sub	w0, w0, #0x1
  962500:	52820003 	mov	w3, #0x1000                	// #4096
  962504:	91400822 	add	x2, x1, #0x2, lsl #12
  962508:	91400421 	add	x1, x1, #0x1, lsl #12
  96250c:	9ba30802 	umaddl	x2, w0, w3, x2
  962510:	d1400420 	sub	x0, x1, #0x1, lsl #12
  962514:	d503201f 	nop
  962518:	f800841f 	str	xzr, [x0], #8
  96251c:	eb00003f 	cmp	x1, x0
  962520:	54ffffc1 	b.ne	962518 <init_xlat_tables_ctx+0x68>  // b.any
  962524:	91400421 	add	x1, x1, #0x1, lsl #12
  962528:	eb02003f 	cmp	x1, x2
  96252c:	54ffff21 	b.ne	962510 <init_xlat_tables_ctx+0x60>  // b.any
  962530:	f9400a80 	ldr	x0, [x20, #16]
  962534:	b40003e0 	cbz	x0, 9625b0 <init_xlat_tables_ctx+0x100>
  962538:	a9025bf5 	stp	x21, x22, [sp, #32]
  96253c:	f9001bf7 	str	x23, [sp, #48]
  962540:	1400000a 	b	962568 <init_xlat_tables_ctx+0xb8>
  962544:	a9408e81 	ldp	x1, x3, [x20, #8]
  962548:	8b030020 	add	x0, x1, x3
  96254c:	d1000400 	sub	x0, x0, #0x1
  962550:	eb15001f 	cmp	x0, x21
  962554:	540003a1 	b.ne	9625c8 <init_xlat_tables_ctx+0x118>  // b.any
  962558:	f9401e80 	ldr	x0, [x20, #56]
  96255c:	9100a294 	add	x20, x20, #0x28
  962560:	b4000240 	cbz	x0, 9625a8 <init_xlat_tables_ctx+0xf8>
  962564:	b9403a64 	ldr	w4, [x19, #56]
  962568:	b9405265 	ldr	w5, [x19, #80]
  96256c:	aa1403e1 	mov	x1, x20
  962570:	f9401a63 	ldr	x3, [x19, #48]
  962574:	d2800002 	mov	x2, #0x0                   	// #0
  962578:	aa1303e0 	mov	x0, x19
  96257c:	97fffe71 	bl	961f40 <xlat_tables_map_region>
  962580:	b9403a77 	ldr	w23, [x19, #56]
  962584:	aa0003f5 	mov	x21, x0
  962588:	f9401a76 	ldr	x22, [x19, #48]
  96258c:	97fffdd3 	bl	961cd8 <is_dcache_enabled>
  962590:	72001c1f 	tst	w0, #0xff
  962594:	54fffd80 	b.eq	962544 <init_xlat_tables_ctx+0x94>  // b.none
  962598:	d37d7ee1 	ubfiz	x1, x23, #3, #32
  96259c:	aa1603e0 	mov	x0, x22
  9625a0:	94001959 	bl	968b04 <clean_dcache_range>
  9625a4:	17ffffe8 	b	962544 <init_xlat_tables_ctx+0x94>
  9625a8:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9625ac:	f9401bf7 	ldr	x23, [sp, #48]
  9625b0:	52800020 	mov	w0, #0x1                   	// #1
  9625b4:	39015260 	strb	w0, [x19, #84]
  9625b8:	aa1303e0 	mov	x0, x19
  9625bc:	a94153f3 	ldp	x19, x20, [sp, #16]
  9625c0:	a8c47bfd 	ldp	x29, x30, [sp], #64
  9625c4:	1400000b 	b	9625f0 <xlat_tables_print>
  9625c8:	b9401a84 	ldr	w4, [x20, #24]
  9625cc:	f0000020 	adrp	x0, 969000 <vprintf+0x100>
  9625d0:	f9400282 	ldr	x2, [x20]
  9625d4:	91234000 	add	x0, x0, #0x8d0
  9625d8:	94001644 	bl	967ee8 <tf_log>
  9625dc:	940016b3 	bl	9680a8 <console_flush>
  9625e0:	94001930 	bl	968aa0 <do_panic>
  9625e4:	00000000 	.inst	0x00000000 ; undefined

00000000009625e8 <xlat_mmap_print>:
  9625e8:	d65f03c0 	ret
  9625ec:	00000000 	.inst	0x00000000 ; undefined

00000000009625f0 <xlat_tables_print>:
  9625f0:	d65f03c0 	ret
  9625f4:	00000000 	.inst	0x00000000 ; undefined

00000000009625f8 <waiting_dvfs>:
  9625f8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9625fc:	910003fd 	mov	x29, sp
  962600:	a90153f3 	stp	x19, x20, [sp, #16]
  962604:	d53800b3 	mrs	x19, mpidr_el1
  962608:	940009bc 	bl	964cf8 <plat_ic_acknowledge_interrupt>
  96260c:	12001e73 	and	w19, w19, #0xff
  962610:	710ff41f 	cmp	w0, #0x3fd
  962614:	540003a9 	b.ls	962688 <waiting_dvfs+0x90>  // b.plast
  962618:	f0000074 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  96261c:	910f6294 	add	x20, x20, #0x3d8
  962620:	aa1403e0 	mov	x0, x20
  962624:	94001829 	bl	9686c8 <spin_lock>
  962628:	90000060 	adrp	x0, 96e000 <tf_mmap+0x120>
  96262c:	531d7273 	lsl	w19, w19, #3
  962630:	52800021 	mov	w1, #0x1                   	// #1
  962634:	b9418802 	ldr	w2, [x0, #392]
  962638:	1ad32021 	lsl	w1, w1, w19
  96263c:	2a020021 	orr	w1, w1, w2
  962640:	b9018801 	str	w1, [x0, #392]
  962644:	d5033f9f 	dsb	sy
  962648:	aa1403e0 	mov	x0, x20
  96264c:	94001827 	bl	9686e8 <spin_unlock>
  962650:	b0000041 	adrp	x1, 96b000 <__RO_END__>
  962654:	39465020 	ldrb	w0, [x1, #404]
  962658:	72001c1f 	tst	w0, #0xff
  96265c:	540000e0 	b.eq	962678 <waiting_dvfs+0x80>  // b.none
  962660:	91065021 	add	x1, x1, #0x194
  962664:	d503201f 	nop
  962668:	d503205f 	wfe
  96266c:	39400020 	ldrb	w0, [x1]
  962670:	72001c1f 	tst	w0, #0xff
  962674:	54ffffa1 	b.ne	962668 <waiting_dvfs+0x70>  // b.any
  962678:	d2800000 	mov	x0, #0x0                   	// #0
  96267c:	a94153f3 	ldp	x19, x20, [sp, #16]
  962680:	a8c27bfd 	ldp	x29, x30, [sp], #32
  962684:	d65f03c0 	ret
  962688:	940009a0 	bl	964d08 <plat_ic_end_of_interrupt>
  96268c:	17ffffe3 	b	962618 <waiting_dvfs+0x20>

0000000000962690 <dram_umctl2_init>:
  962690:	b9400802 	ldr	w2, [x0, #8]
  962694:	f9400001 	ldr	x1, [x0]
  962698:	34000122 	cbz	w2, 9626bc <dram_umctl2_init+0x2c>
  96269c:	52800002 	mov	w2, #0x0                   	// #0
  9626a0:	b9400424 	ldr	w4, [x1, #4]
  9626a4:	11000442 	add	w2, w2, #0x1
  9626a8:	b8408423 	ldr	w3, [x1], #8
  9626ac:	b9000064 	str	w4, [x3]
  9626b0:	b9400803 	ldr	w3, [x0, #8]
  9626b4:	6b02007f 	cmp	w3, w2
  9626b8:	54ffff48 	b.hi	9626a0 <dram_umctl2_init+0x10>  // b.pmore
  9626bc:	d2800500 	mov	x0, #0x28                  	// #40
  9626c0:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9626c4:	b900001f 	str	wzr, [x0]
  9626c8:	d65f03c0 	ret
  9626cc:	00000000 	.inst	0x00000000 ; undefined

00000000009626d0 <dram_phy_init>:
  9626d0:	b9401801 	ldr	w1, [x0, #24]
  9626d4:	f9400802 	ldr	x2, [x0, #16]
  9626d8:	340001a1 	cbz	w1, 96270c <dram_phy_init+0x3c>
  9626dc:	52800003 	mov	w3, #0x0                   	// #0
  9626e0:	52a1e005 	mov	w5, #0xf000000             	// #251658240
  9626e4:	d503201f 	nop
  9626e8:	b9400444 	ldr	w4, [x2, #4]
  9626ec:	11000463 	add	w3, w3, #0x1
  9626f0:	b8408441 	ldr	w1, [x2], #8
  9626f4:	0b050021 	add	w1, w1, w5
  9626f8:	531e7421 	lsl	w1, w1, #2
  9626fc:	b9000024 	str	w4, [x1]
  962700:	b9401801 	ldr	w1, [x0, #24]
  962704:	6b03003f 	cmp	w1, w3
  962708:	54ffff08 	b.hi	9626e8 <dram_phy_init+0x18>  // b.pmore
  96270c:	b9403801 	ldr	w1, [x0, #56]
  962710:	f9401802 	ldr	x2, [x0, #48]
  962714:	34000181 	cbz	w1, 962744 <dram_phy_init+0x74>
  962718:	52800003 	mov	w3, #0x0                   	// #0
  96271c:	52a1e005 	mov	w5, #0xf000000             	// #251658240
  962720:	b9400444 	ldr	w4, [x2, #4]
  962724:	11000463 	add	w3, w3, #0x1
  962728:	b8408441 	ldr	w1, [x2], #8
  96272c:	0b050021 	add	w1, w1, w5
  962730:	531e7421 	lsl	w1, w1, #2
  962734:	b9000024 	str	w4, [x1]
  962738:	b9403801 	ldr	w1, [x0, #56]
  96273c:	6b03003f 	cmp	w1, w3
  962740:	54ffff08 	b.hi	962720 <dram_phy_init+0x50>  // b.pmore
  962744:	b9404801 	ldr	w1, [x0, #72]
  962748:	f9402002 	ldr	x2, [x0, #64]
  96274c:	34000181 	cbz	w1, 96277c <dram_phy_init+0xac>
  962750:	52800003 	mov	w3, #0x0                   	// #0
  962754:	52a1e005 	mov	w5, #0xf000000             	// #251658240
  962758:	b9400444 	ldr	w4, [x2, #4]
  96275c:	11000463 	add	w3, w3, #0x1
  962760:	b8408441 	ldr	w1, [x2], #8
  962764:	0b050021 	add	w1, w1, w5
  962768:	531e7421 	lsl	w1, w1, #2
  96276c:	b9000024 	str	w4, [x1]
  962770:	b9404801 	ldr	w1, [x0, #72]
  962774:	6b03003f 	cmp	w1, w3
  962778:	54ffff08 	b.hi	962758 <dram_phy_init+0x88>  // b.pmore
  96277c:	d65f03c0 	ret

0000000000962780 <dram_info_init>:
  962780:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  962784:	d2a7a801 	mov	x1, #0x3d400000            	// #1027604480
  962788:	d2803602 	mov	x2, #0x1b0                 	// #432
  96278c:	910003fd 	mov	x29, sp
  962790:	b9400021 	ldr	w1, [x1]
  962794:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  962798:	f90013f5 	str	x21, [sp, #32]
  96279c:	f0000075 	adrp	x21, 971000 <imx_gicv3_ctx+0x24d0>
  9627a0:	12001423 	and	w3, w1, #0x3f
  9627a4:	a90153f3 	stp	x19, x20, [sp, #16]
  9627a8:	d3586421 	ubfx	x1, x1, #24, #2
  9627ac:	b903e2a3 	str	w3, [x21, #992]
  9627b0:	910f82b3 	add	x19, x21, #0x3e0
  9627b4:	71000c3f 	cmp	w1, #0x3
  9627b8:	f0000027 	adrp	x7, 969000 <vprintf+0x100>
  9627bc:	b9400054 	ldr	w20, [x2]
  9627c0:	1a9f17e1 	cset	w1, eq  // eq = none
  9627c4:	52801b82 	mov	w2, #0xdc                  	// #220
  9627c8:	912480e7 	add	x7, x7, #0x920
  9627cc:	aa1303e6 	mov	x6, x19
  9627d0:	91010264 	add	x4, x19, #0x40
  9627d4:	91028268 	add	x8, x19, #0xa0
  9627d8:	11000421 	add	w1, w1, #0x1
  9627dc:	12000e94 	and	w20, w20, #0xf
  9627e0:	72a7a802 	movk	w2, #0x3d40, lsl #16
  9627e4:	b9000661 	str	w1, [x19, #4]
  9627e8:	2901d274 	stp	w20, w20, [x19, #12]
  9627ec:	d1008081 	sub	x1, x4, #0x20
  9627f0:	aa0703e3 	mov	x3, x7
  9627f4:	2a0203e2 	mov	w2, w2
  9627f8:	91001063 	add	x3, x3, #0x4
  9627fc:	b9400042 	ldr	w2, [x2]
  962800:	12003c45 	and	w5, w2, #0xffff
  962804:	53107c42 	lsr	w2, w2, #16
  962808:	29001422 	stp	w2, w5, [x1]
  96280c:	91002021 	add	x1, x1, #0x8
  962810:	eb01009f 	cmp	x4, x1
  962814:	54000060 	b.eq	962820 <dram_info_init+0xa0>  // b.none
  962818:	b9400062 	ldr	w2, [x3]
  96281c:	17fffff6 	b	9627f4 <dram_info_init+0x74>
  962820:	91008084 	add	x4, x4, #0x20
  962824:	910040e7 	add	x7, x7, #0x10
  962828:	eb04011f 	cmp	x8, x4
  96282c:	54000060 	b.eq	962838 <dram_info_init+0xb8>  // b.none
  962830:	b94000e2 	ldr	w2, [x7]
  962834:	17ffffee 	b	9627ec <dram_info_init+0x6c>
  962838:	91013003 	add	x3, x0, #0x4c
  96283c:	d2800001 	mov	x1, #0x0                   	// #0
  962840:	f9000e60 	str	x0, [x19, #24]
  962844:	b8617862 	ldr	w2, [x3, x1, lsl #2]
  962848:	34000b02 	cbz	w2, 9629a8 <dram_info_init+0x228>
  96284c:	91000421 	add	x1, x1, #0x1
  962850:	f100103f 	cmp	x1, #0x4
  962854:	54ffff81 	b.ne	962844 <dram_info_init+0xc4>  // b.any
  962858:	2a0103e7 	mov	w7, w1
  96285c:	52800068 	mov	w8, #0x3                   	// #3
  962860:	b9000a61 	str	w1, [x19, #8]
  962864:	b943e2a9 	ldr	w9, [x21, #992]
  962868:	d2822102 	mov	x2, #0x1108                	// #4360
  96286c:	d2801e8d 	mov	x13, #0xf4                  	// #244
  962870:	d280210c 	mov	x12, #0x108                 	// #264
  962874:	529fdf0b 	mov	w11, #0xfef8                	// #65272
  962878:	5280248a 	mov	w10, #0x124                 	// #292
  96287c:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  962880:	52800001 	mov	w1, #0x0                   	// #0
  962884:	f2a7a80d 	movk	x13, #0x3d40, lsl #16
  962888:	f2a7a80c 	movk	x12, #0x3d40, lsl #16
  96288c:	72b857eb 	movk	w11, #0xc2bf, lsl #16
  962890:	72a7a80a 	movk	w10, #0x3d40, lsl #16
  962894:	340004a1 	cbz	w1, 962928 <dram_info_init+0x1a8>
  962898:	0b0b0043 	add	w3, w2, w11
  96289c:	aa0203e5 	mov	x5, x2
  9628a0:	d1005044 	sub	x4, x2, #0x14
  9628a4:	7100813f 	cmp	w9, #0x20
  9628a8:	540004a0 	b.eq	96293c <dram_info_init+0x1bc>  // b.none
  9628ac:	b94000a5 	ldr	w5, [x5]
  9628b0:	0b0a0063 	add	w3, w3, w10
  9628b4:	b90080c5 	str	w5, [x6, #128]
  9628b8:	b9400063 	ldr	w3, [x3]
  9628bc:	b90084c3 	str	w3, [x6, #132]
  9628c0:	b9400083 	ldr	w3, [x4]
  9628c4:	11000421 	add	w1, w1, #0x1
  9628c8:	b90088c3 	str	w3, [x6, #136]
  9628cc:	6b0100ff 	cmp	w7, w1
  9628d0:	91400442 	add	x2, x2, #0x1, lsl #12
  9628d4:	910030c6 	add	x6, x6, #0xc
  9628d8:	54fffde8 	b.hi	962894 <dram_info_init+0x114>  // b.pmore
  9628dc:	8b28c803 	add	x3, x0, w8, sxtw #2
  9628e0:	90000001 	adrp	x1, 962000 <xlat_tables_map_region+0xc0>
  9628e4:	52800042 	mov	w2, #0x2                   	// #2
  9628e8:	9117e021 	add	x1, x1, #0x5f8
  9628ec:	52800020 	mov	w0, #0x1                   	// #1
  9628f0:	b9404c63 	ldr	w3, [x3, #76]
  9628f4:	710a647f 	cmp	w3, #0x299
  9628f8:	1a9f87e3 	cset	w3, ls  // ls = plast
  9628fc:	39005263 	strb	w3, [x19, #20]
  962900:	94000a18 	bl	965160 <register_interrupt_type_handler>
  962904:	350005c0 	cbnz	w0, 9629bc <dram_info_init+0x23c>
  962908:	b943e2a0 	ldr	w0, [x21, #992]
  96290c:	7100801f 	cmp	w0, #0x20
  962910:	540002c0 	b.eq	962968 <dram_info_init+0x1e8>  // b.none
  962914:	350001b4 	cbnz	w20, 962948 <dram_info_init+0x1c8>
  962918:	a94153f3 	ldp	x19, x20, [sp, #16]
  96291c:	f94013f5 	ldr	x21, [sp, #32]
  962920:	a8c37bfd 	ldp	x29, x30, [sp], #48
  962924:	d65f03c0 	ret
  962928:	aa0d03e4 	mov	x4, x13
  96292c:	aa0c03e5 	mov	x5, x12
  962930:	7100813f 	cmp	w9, #0x20
  962934:	52800003 	mov	w3, #0x0                   	// #0
  962938:	54fffba1 	b.ne	9628ac <dram_info_init+0x12c>  // b.any
  96293c:	b94000a3 	ldr	w3, [x5]
  962940:	b90080c3 	str	w3, [x6, #128]
  962944:	17ffffdf 	b	9628c0 <dram_info_init+0x140>
  962948:	d2800040 	mov	x0, #0x2                   	// #2
  96294c:	940018c1 	bl	968c50 <dcsw_op_all>
  962950:	aa1303e0 	mov	x0, x19
  962954:	52800001 	mov	w1, #0x0                   	// #0
  962958:	a94153f3 	ldp	x19, x20, [sp, #16]
  96295c:	f94013f5 	ldr	x21, [sp, #32]
  962960:	a8c37bfd 	ldp	x29, x30, [sp], #48
  962964:	140002b3 	b	963430 <ddr4_swffc>
  962968:	34fffd94 	cbz	w20, 962918 <dram_info_init+0x198>
  96296c:	b0000054 	adrp	x20, 96b000 <__RO_END__>
  962970:	d2800040 	mov	x0, #0x2                   	// #2
  962974:	940018b7 	bl	968c50 <dcsw_op_all>
  962978:	b9419281 	ldr	w1, [x20, #400]
  96297c:	aa1303e0 	mov	x0, x19
  962980:	52800002 	mov	w2, #0x0                   	// #0
  962984:	940002fd 	bl	963578 <lpddr4_swffc>
  962988:	b9419280 	ldr	w0, [x20, #400]
  96298c:	f94013f5 	ldr	x21, [sp, #32]
  962990:	2a2003e0 	mvn	w0, w0
  962994:	12000000 	and	w0, w0, #0x1
  962998:	b9019280 	str	w0, [x20, #400]
  96299c:	a94153f3 	ldp	x19, x20, [sp, #16]
  9629a0:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9629a4:	d65f03c0 	ret
  9629a8:	b9000a61 	str	w1, [x19, #8]
  9629ac:	2a0103e7 	mov	w7, w1
  9629b0:	51000428 	sub	w8, w1, #0x1
  9629b4:	34fff941 	cbz	w1, 9628dc <dram_info_init+0x15c>
  9629b8:	17ffffab 	b	962864 <dram_info_init+0xe4>
  9629bc:	940015bb 	bl	9680a8 <console_flush>
  9629c0:	94001838 	bl	968aa0 <do_panic>
  9629c4:	00000000 	.inst	0x00000000 ; undefined

00000000009629c8 <dram_dvfs_get_freq_info>:
  9629c8:	f100083f 	cmp	x1, #0x2
  9629cc:	540004c0 	b.eq	962a64 <dram_dvfs_get_freq_info+0x9c>  // b.none
  9629d0:	540001a8 	b.hi	962a04 <dram_dvfs_get_freq_info+0x3c>  // b.pmore
  9629d4:	b4000321 	cbz	x1, 962a38 <dram_dvfs_get_freq_info+0x70>
  9629d8:	f0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  9629dc:	910f8021 	add	x1, x1, #0x3e0
  9629e0:	39405022 	ldrb	w2, [x1, #20]
  9629e4:	f9400c21 	ldr	x1, [x1, #24]
  9629e8:	b9405021 	ldr	w1, [x1, #80]
  9629ec:	340001e2 	cbz	w2, 962a28 <dram_dvfs_get_freq_info+0x60>
  9629f0:	d2800042 	mov	x2, #0x2                   	// #2
  9629f4:	d2800083 	mov	x3, #0x4                   	// #4
  9629f8:	a9000801 	stp	x1, x2, [x0]
  9629fc:	a9010c02 	stp	x2, x3, [x0, #16]
  962a00:	d65f03c0 	ret
  962a04:	f1000c3f 	cmp	x1, #0x3
  962a08:	54000281 	b.ne	962a58 <dram_dvfs_get_freq_info+0x90>  // b.any
  962a0c:	f0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  962a10:	d2800022 	mov	x2, #0x1                   	// #1
  962a14:	f941fc21 	ldr	x1, [x1, #1016]
  962a18:	b9405821 	ldr	w1, [x1, #88]
  962a1c:	a9000801 	stp	x1, x2, [x0]
  962a20:	a9017c1f 	stp	xzr, xzr, [x0, #16]
  962a24:	d65f03c0 	ret
  962a28:	d2800022 	mov	x2, #0x1                   	// #1
  962a2c:	a9000801 	stp	x1, x2, [x0]
  962a30:	a9017c1f 	stp	xzr, xzr, [x0, #16]
  962a34:	d65f03c0 	ret
  962a38:	f0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  962a3c:	d28000a2 	mov	x2, #0x5                   	// #5
  962a40:	d2800023 	mov	x3, #0x1                   	// #1
  962a44:	f941fc21 	ldr	x1, [x1, #1016]
  962a48:	b9404c21 	ldr	w1, [x1, #76]
  962a4c:	a9000c01 	stp	x1, x3, [x0]
  962a50:	a901081f 	stp	xzr, x2, [x0, #16]
  962a54:	d65f03c0 	ret
  962a58:	92800041 	mov	x1, #0xfffffffffffffffd    	// #-3
  962a5c:	f9000001 	str	x1, [x0]
  962a60:	d65f03c0 	ret
  962a64:	f0000062 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  962a68:	910f8042 	add	x2, x2, #0x3e0
  962a6c:	39405043 	ldrb	w3, [x2, #20]
  962a70:	f9400c42 	ldr	x2, [x2, #24]
  962a74:	b9405442 	ldr	w2, [x2, #84]
  962a78:	340000a3 	cbz	w3, 962a8c <dram_dvfs_get_freq_info+0xc4>
  962a7c:	d2800063 	mov	x3, #0x3                   	// #3
  962a80:	a9000402 	stp	x2, x1, [x0]
  962a84:	a9010c03 	stp	x3, x3, [x0, #16]
  962a88:	d65f03c0 	ret
  962a8c:	d2800021 	mov	x1, #0x1                   	// #1
  962a90:	a9000402 	stp	x2, x1, [x0]
  962a94:	a9017c1f 	stp	xzr, xzr, [x0, #16]
  962a98:	d65f03c0 	ret
  962a9c:	00000000 	.inst	0x00000000 ; undefined

0000000000962aa0 <dram_dvfs_handler>:
  962aa0:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
  962aa4:	910003fd 	mov	x29, sp
  962aa8:	a9025bf5 	stp	x21, x22, [sp, #32]
  962aac:	a90363f7 	stp	x23, x24, [sp, #48]
  962ab0:	aa0103f8 	mov	x24, x1
  962ab4:	d53800b5 	mrs	x21, mpidr_el1
  962ab8:	f100405f 	cmp	x2, #0x10
  962abc:	54000800 	b.eq	962bbc <dram_dvfs_handler+0x11c>  // b.none
  962ac0:	a90153f3 	stp	x19, x20, [sp, #16]
  962ac4:	aa0303f7 	mov	x23, x3
  962ac8:	aa0203f4 	mov	x20, x2
  962acc:	f100445f 	cmp	x2, #0x11
  962ad0:	540009a0 	b.eq	962c04 <dram_dvfs_handler+0x164>  // b.none
  962ad4:	f1000c5f 	cmp	x2, #0x3
  962ad8:	540005c8 	b.hi	962b90 <dram_dvfs_handler+0xf0>  // b.pmore
  962adc:	b0000056 	adrp	x22, 96b000 <__RO_END__>
  962ae0:	52800020 	mov	w0, #0x1                   	// #1
  962ae4:	12001eb5 	and	w21, w21, #0xff
  962ae8:	a9046bf9 	stp	x25, x26, [sp, #64]
  962aec:	2a0303fa 	mov	w26, w3
  962af0:	390652c0 	strb	w0, [x22, #404]
  962af4:	d5033f9f 	dsb	sy
  962af8:	d2800013 	mov	x19, #0x0                   	// #0
  962afc:	52800039 	mov	w25, #0x1                   	// #1
  962b00:	531d7260 	lsl	w0, w19, #3
  962b04:	6b1302bf 	cmp	w21, w19
  962b08:	54000080 	b.eq	962b18 <dram_dvfs_handler+0x78>  // b.none
  962b0c:	1ac02320 	lsl	w0, w25, w0
  962b10:	6a1a001f 	tst	w0, w26
  962b14:	540004c1 	b.ne	962bac <dram_dvfs_handler+0x10c>  // b.any
  962b18:	91000673 	add	x19, x19, #0x1
  962b1c:	f100127f 	cmp	x19, #0x4
  962b20:	54ffff01 	b.ne	962b00 <dram_dvfs_handler+0x60>  // b.any
  962b24:	531d72b5 	lsl	w21, w21, #3
  962b28:	52800022 	mov	w2, #0x1                   	// #1
  962b2c:	90000073 	adrp	x19, 96e000 <tf_mmap+0x120>
  962b30:	91062263 	add	x3, x19, #0x188
  962b34:	1ad52042 	lsl	w2, w2, w21
  962b38:	0a2202e2 	bic	w2, w23, w2
  962b3c:	d503201f 	nop
  962b40:	b9400060 	ldr	w0, [x3]
  962b44:	6b02001f 	cmp	w0, w2
  962b48:	54ffffc1 	b.ne	962b40 <dram_dvfs_handler+0xa0>  // b.any
  962b4c:	d2800040 	mov	x0, #0x2                   	// #2
  962b50:	94001840 	bl	968c50 <dcsw_op_all>
  962b54:	f0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  962b58:	910f8035 	add	x21, x1, #0x3e0
  962b5c:	b943e020 	ldr	w0, [x1, #992]
  962b60:	7100801f 	cmp	w0, #0x20
  962b64:	540003c0 	b.eq	962bdc <dram_dvfs_handler+0x13c>  // b.none
  962b68:	2a1403e1 	mov	w1, w20
  962b6c:	aa1503e0 	mov	x0, x21
  962b70:	94000230 	bl	963430 <ddr4_swffc>
  962b74:	390652df 	strb	wzr, [x22, #404]
  962b78:	b9018a7f 	str	wzr, [x19, #392]
  962b7c:	b9000eb4 	str	w20, [x21, #12]
  962b80:	d5033f9f 	dsb	sy
  962b84:	d503209f 	sev
  962b88:	d5033fdf 	isb
  962b8c:	a9446bf9 	ldp	x25, x26, [sp, #64]
  962b90:	2a1803e0 	mov	w0, w24
  962b94:	a94153f3 	ldp	x19, x20, [sp, #16]
  962b98:	f900031f 	str	xzr, [x24]
  962b9c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  962ba0:	a94363f7 	ldp	x23, x24, [sp, #48]
  962ba4:	a8c57bfd 	ldp	x29, x30, [sp], #80
  962ba8:	d65f03c0 	ret
  962bac:	aa1303e1 	mov	x1, x19
  962bb0:	52800100 	mov	w0, #0x8                   	// #8
  962bb4:	9400086d 	bl	964d68 <plat_ic_raise_el3_sgi>
  962bb8:	17ffffd8 	b	962b18 <dram_dvfs_handler+0x78>
  962bbc:	f0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  962bc0:	2a1803e0 	mov	w0, w24
  962bc4:	a9425bf5 	ldp	x21, x22, [sp, #32]
  962bc8:	b943e821 	ldr	w1, [x1, #1000]
  962bcc:	f9000301 	str	x1, [x24]
  962bd0:	a94363f7 	ldp	x23, x24, [sp, #48]
  962bd4:	a8c57bfd 	ldp	x29, x30, [sp], #80
  962bd8:	d65f03c0 	ret
  962bdc:	b0000057 	adrp	x23, 96b000 <__RO_END__>
  962be0:	aa1503e0 	mov	x0, x21
  962be4:	2a1403e2 	mov	w2, w20
  962be8:	b94192e1 	ldr	w1, [x23, #400]
  962bec:	94000263 	bl	963578 <lpddr4_swffc>
  962bf0:	b94192e0 	ldr	w0, [x23, #400]
  962bf4:	2a2003e0 	mvn	w0, w0
  962bf8:	12000000 	and	w0, w0, #0x1
  962bfc:	b90192e0 	str	w0, [x23, #400]
  962c00:	17ffffdd 	b	962b74 <dram_dvfs_handler+0xd4>
  962c04:	aa1803e0 	mov	x0, x24
  962c08:	aa0303e1 	mov	x1, x3
  962c0c:	a94153f3 	ldp	x19, x20, [sp, #16]
  962c10:	a9425bf5 	ldp	x21, x22, [sp, #32]
  962c14:	a94363f7 	ldp	x23, x24, [sp, #48]
  962c18:	a8c57bfd 	ldp	x29, x30, [sp], #80
  962c1c:	17ffff6b 	b	9629c8 <dram_dvfs_get_freq_info>

0000000000962c20 <dram_pll_init>:
  962c20:	d2800a01 	mov	x1, #0x50                  	// #80
  962c24:	7119001f 	cmp	w0, #0x640
  962c28:	f2a606c1 	movk	x1, #0x3036, lsl #16
  962c2c:	b9400022 	ldr	w2, [x1]
  962c30:	32100042 	orr	w2, w2, #0x10000
  962c34:	b9000022 	str	w2, [x1]
  962c38:	b9400022 	ldr	w2, [x1]
  962c3c:	12167842 	and	w2, w2, #0xfffffdff
  962c40:	b9000022 	str	w2, [x1]
  962c44:	540003e0 	b.eq	962cc0 <dram_pll_init+0xa0>  // b.none
  962c48:	540002c8 	b.hi	962ca0 <dram_pll_init+0x80>  // b.pmore
  962c4c:	710a6c1f 	cmp	w0, #0x29b
  962c50:	54000440 	b.eq	962cd8 <dram_pll_init+0xb8>  // b.none
  962c54:	7110a81f 	cmp	w0, #0x42a
  962c58:	540000c1 	b.ne	962c70 <dram_pll_init+0x50>  // b.any
  962c5c:	d2800a80 	mov	x0, #0x54                  	// #84
  962c60:	52940661 	mov	w1, #0xa033                	// #41011
  962c64:	f2a606c0 	movk	x0, #0x3036, lsl #16
  962c68:	72a00201 	movk	w1, #0x10, lsl #16
  962c6c:	b9000001 	str	w1, [x0]
  962c70:	d2800a00 	mov	x0, #0x50                  	// #80
  962c74:	f2a606c0 	movk	x0, #0x3036, lsl #16
  962c78:	aa0003e1 	mov	x1, x0
  962c7c:	b9400002 	ldr	w2, [x0]
  962c80:	32170042 	orr	w2, w2, #0x200
  962c84:	b9000002 	str	w2, [x0]
  962c88:	b9400020 	ldr	w0, [x1]
  962c8c:	36ffffe0 	tbz	w0, #31, 962c88 <dram_pll_init+0x68>
  962c90:	b9400020 	ldr	w0, [x1]
  962c94:	120f7800 	and	w0, w0, #0xfffeffff
  962c98:	b9000020 	str	w0, [x1]
  962c9c:	d65f03c0 	ret
  962ca0:	7125801f 	cmp	w0, #0x960
  962ca4:	54fffe61 	b.ne	962c70 <dram_pll_init+0x50>  // b.any
  962ca8:	d2800a80 	mov	x0, #0x54                  	// #84
  962cac:	52980641 	mov	w1, #0xc032                	// #49202
  962cb0:	f2a606c0 	movk	x0, #0x3036, lsl #16
  962cb4:	72a00241 	movk	w1, #0x12, lsl #16
  962cb8:	b9000001 	str	w1, [x0]
  962cbc:	17ffffed 	b	962c70 <dram_pll_init+0x50>
  962cc0:	d2800a80 	mov	x0, #0x54                  	// #84
  962cc4:	52800661 	mov	w1, #0x33                  	// #51
  962cc8:	f2a606c0 	movk	x0, #0x3036, lsl #16
  962ccc:	72a00321 	movk	w1, #0x19, lsl #16
  962cd0:	b9000001 	str	w1, [x0]
  962cd4:	17ffffe7 	b	962c70 <dram_pll_init+0x50>
  962cd8:	d2800a80 	mov	x0, #0x54                  	// #84
  962cdc:	529c0681 	mov	w1, #0xe034                	// #57396
  962ce0:	f2a606c0 	movk	x0, #0x3036, lsl #16
  962ce4:	72a00281 	movk	w1, #0x14, lsl #16
  962ce8:	b9000001 	str	w1, [x0]
  962cec:	17ffffe1 	b	962c70 <dram_pll_init+0x50>

0000000000962cf0 <dram_clock_switch>:
  962cf0:	72001c3f 	tst	w1, #0xff
  962cf4:	540006c0 	b.eq	962dcc <dram_clock_switch+0xdc>  // b.none
  962cf8:	7101901f 	cmp	w0, #0x64
  962cfc:	54000440 	b.eq	962d84 <dram_clock_switch+0x94>  // b.none
  962d00:	7106401f 	cmp	w0, #0x190
  962d04:	540001c0 	b.eq	962d3c <dram_clock_switch+0x4c>  // b.none
  962d08:	d2930102 	mov	x2, #0x9808                	// #38920
  962d0c:	d2941101 	mov	x1, #0xa088                	// #41096
  962d10:	f2a60702 	movk	x2, #0x3038, lsl #16
  962d14:	f2a60701 	movk	x1, #0x3038, lsl #16
  962d18:	d2941080 	mov	x0, #0xa084                	// #41092
  962d1c:	52a02003 	mov	w3, #0x1000000             	// #16777216
  962d20:	f2a60700 	movk	x0, #0x3038, lsl #16
  962d24:	b9000043 	str	w3, [x2]
  962d28:	52a0e0e2 	mov	w2, #0x7070000             	// #117899264
  962d2c:	b9000022 	str	w2, [x1]
  962d30:	52a08081 	mov	w1, #0x4040000             	// #67371008
  962d34:	b9000001 	str	w1, [x0]
  962d38:	d65f03c0 	ret
  962d3c:	d2940102 	mov	x2, #0xa008                	// #40968
  962d40:	d2940081 	mov	x1, #0xa004                	// #40964
  962d44:	f2a60702 	movk	x2, #0x3038, lsl #16
  962d48:	f2a60701 	movk	x1, #0x3038, lsl #16
  962d4c:	d2941103 	mov	x3, #0xa088                	// #41096
  962d50:	52a0e0e0 	mov	w0, #0x7070000             	// #117899264
  962d54:	f2a60703 	movk	x3, #0x3038, lsl #16
  962d58:	b9000040 	str	w0, [x2]
  962d5c:	52a02024 	mov	w4, #0x1010000             	// #16842752
  962d60:	b9000024 	str	w4, [x1]
  962d64:	d2930081 	mov	x1, #0x9804                	// #38916
  962d68:	b9000060 	str	w0, [x3]
  962d6c:	f2a60701 	movk	x1, #0x3038, lsl #16
  962d70:	52a06020 	mov	w0, #0x3010000             	// #50397184
  962d74:	b9007c40 	str	w0, [x2, #124]
  962d78:	52a02000 	mov	w0, #0x1000000             	// #16777216
  962d7c:	b9000020 	str	w0, [x1]
  962d80:	d65f03c0 	ret
  962d84:	d2940102 	mov	x2, #0xa008                	// #40968
  962d88:	d2940081 	mov	x1, #0xa004                	// #40964
  962d8c:	f2a60702 	movk	x2, #0x3038, lsl #16
  962d90:	f2a60701 	movk	x1, #0x3038, lsl #16
  962d94:	d2941103 	mov	x3, #0xa088                	// #41096
  962d98:	52a0e0e0 	mov	w0, #0x7070000             	// #117899264
  962d9c:	f2a60703 	movk	x3, #0x3038, lsl #16
  962da0:	b9000040 	str	w0, [x2]
  962da4:	52a04004 	mov	w4, #0x2000000             	// #33554432
  962da8:	b9000024 	str	w4, [x1]
  962dac:	d2930081 	mov	x1, #0x9804                	// #38916
  962db0:	b9000060 	str	w0, [x3]
  962db4:	f2a60701 	movk	x1, #0x3038, lsl #16
  962db8:	52a04020 	mov	w0, #0x2010000             	// #33619968
  962dbc:	b9007c40 	str	w0, [x2, #124]
  962dc0:	52a02000 	mov	w0, #0x1000000             	// #16777216
  962dc4:	b9000020 	str	w0, [x1]
  962dc8:	d65f03c0 	ret
  962dcc:	17ffff95 	b	962c20 <dram_pll_init>

0000000000962dd0 <dram_enter_retention>:
  962dd0:	d2806102 	mov	x2, #0x308                 	// #776
  962dd4:	52a6c001 	mov	w1, #0x36000000            	// #905969664
  962dd8:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  962ddc:	d503201f 	nop
  962de0:	b9400040 	ldr	w0, [x2]
  962de4:	6b01001f 	cmp	w0, w1
  962de8:	54ffffc1 	b.ne	962de0 <dram_enter_retention+0x10>  // b.any
  962dec:	d2809200 	mov	x0, #0x490                 	// #1168
  962df0:	d2807f81 	mov	x1, #0x3fc                 	// #1020
  962df4:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  962df8:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  962dfc:	b900001f 	str	wzr, [x0]
  962e00:	b9400020 	ldr	w0, [x1]
  962e04:	7200801f 	tst	w0, #0x10001
  962e08:	54ffffc1 	b.ne	962e00 <dram_enter_retention+0x30>  // b.any
  962e0c:	d2800602 	mov	x2, #0x30                  	// #48
  962e10:	52801543 	mov	w3, #0xaa                  	// #170
  962e14:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  962e18:	f0000060 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  962e1c:	d2800081 	mov	x1, #0x4                   	// #4
  962e20:	b9000043 	str	w3, [x2]
  962e24:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  962e28:	b943e000 	ldr	w0, [x0, #992]
  962e2c:	7100801f 	cmp	w0, #0x20
  962e30:	54000900 	b.eq	962f50 <dram_enter_retention+0x180>  // b.none
  962e34:	d503201f 	nop
  962e38:	b9400020 	ldr	w0, [x1]
  962e3c:	12001400 	and	w0, w0, #0x3f
  962e40:	71008c1f 	cmp	w0, #0x23
  962e44:	54ffffa1 	b.ne	962e38 <dram_enter_retention+0x68>  // b.any
  962e48:	d2803600 	mov	x0, #0x1b0                 	// #432
  962e4c:	d2806404 	mov	x4, #0x320                 	// #800
  962e50:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  962e54:	f2a7a804 	movk	x4, #0x3d40, lsl #16
  962e58:	5283e003 	mov	w3, #0x1f00                	// #7936
  962e5c:	d2803781 	mov	x1, #0x1bc                 	// #444
  962e60:	b900001f 	str	wzr, [x0]
  962e64:	5283e402 	mov	w2, #0x1f20                	// #7968
  962e68:	b900009f 	str	wzr, [x4]
  962e6c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  962e70:	b9000003 	str	w3, [x0]
  962e74:	b9000002 	str	w2, [x0]
  962e78:	b9400020 	ldr	w0, [x1]
  962e7c:	3707ffe0 	tbnz	w0, #0, 962e78 <dram_enter_retention+0xa8>
  962e80:	d2803600 	mov	x0, #0x1b0                 	// #432
  962e84:	d2803781 	mov	x1, #0x1bc                 	// #444
  962e88:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  962e8c:	5283e002 	mov	w2, #0x1f00                	// #7936
  962e90:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  962e94:	b9000002 	str	w2, [x0]
  962e98:	b9400020 	ldr	w0, [x1]
  962e9c:	3607ffe0 	tbz	w0, #0, 962e98 <dram_enter_retention+0xc8>
  962ea0:	d2806400 	mov	x0, #0x320                 	// #800
  962ea4:	d2a78682 	mov	x2, #0x3c340000            	// #1010040832
  962ea8:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  962eac:	52800023 	mov	w3, #0x1                   	// #1
  962eb0:	d2801404 	mov	x4, #0xa0                  	// #160
  962eb4:	b9000003 	str	w3, [x0]
  962eb8:	f2a78484 	movk	x4, #0x3c24, lsl #16
  962ebc:	b900005f 	str	wzr, [x2]
  962ec0:	d2803f80 	mov	x0, #0x1fc                 	// #508
  962ec4:	f2a60740 	movk	x0, #0x303a, lsl #16
  962ec8:	aa0003e1 	mov	x1, x0
  962ecc:	b9400084 	ldr	w4, [x4]
  962ed0:	b9000043 	str	w3, [x2]
  962ed4:	b9400002 	ldr	w2, [x0]
  962ed8:	121d7842 	and	w2, w2, #0xfffffffb
  962edc:	b9000002 	str	w2, [x0]
  962ee0:	b9400020 	ldr	w0, [x1]
  962ee4:	37a7ffe0 	tbnz	w0, #20, 962ee0 <dram_enter_retention+0x110>
  962ee8:	b9400020 	ldr	w0, [x1]
  962eec:	d2820003 	mov	x3, #0x1000                	// #4096
  962ef0:	f2a60723 	movk	x3, #0x3039, lsl #16
  962ef4:	d2880a02 	mov	x2, #0x4050                	// #16464
  962ef8:	321e0000 	orr	w0, w0, #0x4
  962efc:	f2a60702 	movk	x2, #0x3038, lsl #16
  962f00:	52800104 	mov	w4, #0x8                   	// #8
  962f04:	b9000020 	str	w0, [x1]
  962f08:	d2811e00 	mov	x0, #0x8f0                 	// #2288
  962f0c:	72b1e004 	movk	w4, #0x8f00, lsl #16
  962f10:	f2a60700 	movk	x0, #0x3038, lsl #16
  962f14:	b9000064 	str	w4, [x3]
  962f18:	b900005f 	str	wzr, [x2]
  962f1c:	d281a802 	mov	x2, #0xd40                 	// #3392
  962f20:	f2a60742 	movk	x2, #0x303a, lsl #16
  962f24:	52800041 	mov	w1, #0x2                   	// #2
  962f28:	b9000001 	str	w1, [x0]
  962f2c:	d2802081 	mov	x1, #0x104                 	// #260
  962f30:	f2a60741 	movk	x1, #0x303a, lsl #16
  962f34:	b9400040 	ldr	w0, [x2]
  962f38:	32000000 	orr	w0, w0, #0x1
  962f3c:	b9000040 	str	w0, [x2]
  962f40:	b9400020 	ldr	w0, [x1]
  962f44:	321b0000 	orr	w0, w0, #0x20
  962f48:	b9000020 	str	w0, [x1]
  962f4c:	d65f03c0 	ret
  962f50:	aa0103e2 	mov	x2, x1
  962f54:	528067e1 	mov	w1, #0x33f                 	// #831
  962f58:	b9400040 	ldr	w0, [x2]
  962f5c:	0a010000 	and	w0, w0, w1
  962f60:	71088c1f 	cmp	w0, #0x223
  962f64:	54ffffa1 	b.ne	962f58 <dram_enter_retention+0x188>  // b.any
  962f68:	17ffffb8 	b	962e48 <dram_enter_retention+0x78>
  962f6c:	00000000 	.inst	0x00000000 ; undefined

0000000000962f70 <dram_exit_retention>:
  962f70:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  962f74:	d2820000 	mov	x0, #0x1000                	// #4096
  962f78:	f2a60720 	movk	x0, #0x3039, lsl #16
  962f7c:	910003fd 	mov	x29, sp
  962f80:	528003e2 	mov	w2, #0x1f                  	// #31
  962f84:	72b1e002 	movk	w2, #0x8f00, lsl #16
  962f88:	d2880a03 	mov	x3, #0x4050                	// #16464
  962f8c:	f9000bf3 	str	x19, [sp, #16]
  962f90:	f2a60703 	movk	x3, #0x3038, lsl #16
  962f94:	528001e1 	mov	w1, #0xf                   	// #15
  962f98:	b9000002 	str	w2, [x0]
  962f9c:	d2811e02 	mov	x2, #0x8f0                 	// #2288
  962fa0:	72b1e001 	movk	w1, #0x8f00, lsl #16
  962fa4:	f2a60702 	movk	x2, #0x3038, lsl #16
  962fa8:	b9000001 	str	w1, [x0]
  962fac:	52800041 	mov	w1, #0x2                   	// #2
  962fb0:	b9000061 	str	w1, [x3]
  962fb4:	d2801f03 	mov	x3, #0xf8                  	// #248
  962fb8:	f2a60743 	movk	x3, #0x303a, lsl #16
  962fbc:	b9000041 	str	w1, [x2]
  962fc0:	528000c4 	mov	w4, #0x6                   	// #6
  962fc4:	d2800a01 	mov	x1, #0x50                  	// #80
  962fc8:	b9400062 	ldr	w2, [x3]
  962fcc:	72b1e004 	movk	w4, #0x8f00, lsl #16
  962fd0:	f2a606c1 	movk	x1, #0x3036, lsl #16
  962fd4:	321b0042 	orr	w2, w2, #0x20
  962fd8:	b9000062 	str	w2, [x3]
  962fdc:	b9000004 	str	w4, [x0]
  962fe0:	b9400020 	ldr	w0, [x1]
  962fe4:	36ffffe0 	tbz	w0, #31, 962fe0 <dram_exit_retention+0x70>
  962fe8:	f0000073 	adrp	x19, 971000 <imx_gicv3_ctx+0x24d0>
  962fec:	910f8273 	add	x19, x19, #0x3e0
  962ff0:	f9400e60 	ldr	x0, [x19, #24]
  962ff4:	97fffda7 	bl	962690 <dram_umctl2_init>
  962ff8:	d2801a02 	mov	x2, #0xd0                  	// #208
  962ffc:	d2800603 	mov	x3, #0x30                  	// #48
  963000:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963004:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963008:	d2806085 	mov	x5, #0x304                 	// #772
  96300c:	d2820001 	mov	x1, #0x1000                	// #4096
  963010:	b9400040 	ldr	w0, [x2]
  963014:	f2a7a805 	movk	x5, #0x3d40, lsl #16
  963018:	f2a60721 	movk	x1, #0x3039, lsl #16
  96301c:	52801546 	mov	w6, #0xaa                  	// #170
  963020:	32020400 	orr	w0, w0, #0xc0000000
  963024:	b9000040 	str	w0, [x2]
  963028:	b9000066 	str	w6, [x3]
  96302c:	52800084 	mov	w4, #0x4                   	// #4
  963030:	b90000bf 	str	wzr, [x5]
  963034:	72b1e004 	movk	w4, #0x8f00, lsl #16
  963038:	52b1e000 	mov	w0, #0x8f000000            	// #-1895825408
  96303c:	b9000024 	str	w4, [x1]
  963040:	b9000020 	str	w0, [x1]
  963044:	f9400e60 	ldr	x0, [x19, #24]
  963048:	b902f07f 	str	wzr, [x3, #752]
  96304c:	b900e05f 	str	wzr, [x2, #224]
  963050:	97fffda0 	bl	9626d0 <dram_phy_init>
  963054:	b9400a63 	ldr	w3, [x19, #8]
  963058:	340003a3 	cbz	w3, 9630cc <dram_exit_retention+0x15c>
  96305c:	11000463 	add	w3, w3, #0x1
  963060:	5280210a 	mov	w10, #0x108                 	// #264
  963064:	52802489 	mov	w9, #0x124                 	// #292
  963068:	52801e88 	mov	w8, #0xf4                  	// #244
  96306c:	aa1303e0 	mov	x0, x19
  963070:	53144c63 	lsl	w3, w3, #12
  963074:	52840002 	mov	w2, #0x2000                	// #8192
  963078:	52800001 	mov	w1, #0x0                   	// #0
  96307c:	72a7a80a 	movk	w10, #0x3d40, lsl #16
  963080:	72a7a809 	movk	w9, #0x3d40, lsl #16
  963084:	72a7a808 	movk	w8, #0x3d40, lsl #16
  963088:	0b0a0025 	add	w5, w1, w10
  96308c:	b9408006 	ldr	w6, [x0, #128]
  963090:	b9400264 	ldr	w4, [x19]
  963094:	0b090027 	add	w7, w1, w9
  963098:	b90000a6 	str	w6, [x5]
  96309c:	7100809f 	cmp	w4, #0x20
  9630a0:	54000060 	b.eq	9630ac <dram_exit_retention+0x13c>  // b.none
  9630a4:	b9408404 	ldr	w4, [x0, #132]
  9630a8:	b90000e4 	str	w4, [x7]
  9630ac:	0b080024 	add	w4, w1, w8
  9630b0:	b9408805 	ldr	w5, [x0, #136]
  9630b4:	2a0203e1 	mov	w1, w2
  9630b8:	6b02007f 	cmp	w3, w2
  9630bc:	91003000 	add	x0, x0, #0xc
  9630c0:	11400442 	add	w2, w2, #0x1, lsl #12
  9630c4:	b9000085 	str	w5, [x4]
  9630c8:	54fffe01 	b.ne	963088 <dram_exit_retention+0x118>  // b.any
  9630cc:	d2a78680 	mov	x0, #0x3c340000            	// #1010040832
  9630d0:	d2804b81 	mov	x1, #0x25c                 	// #604
  9630d4:	f2a78101 	movk	x1, #0x3c08, lsl #16
  9630d8:	b900001f 	str	wzr, [x0]
  9630dc:	d503201f 	nop
  9630e0:	b9400020 	ldr	w0, [x1]
  9630e4:	35ffffe0 	cbnz	w0, 9630e0 <dram_exit_retention+0x170>
  9630e8:	d2a78682 	mov	x2, #0x3c340000            	// #1010040832
  9630ec:	d2806401 	mov	x1, #0x320                 	// #800
  9630f0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9630f4:	d2803600 	mov	x0, #0x1b0                 	// #432
  9630f8:	52800023 	mov	w3, #0x1                   	// #1
  9630fc:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  963100:	b9000043 	str	w3, [x2]
  963104:	52800402 	mov	w2, #0x20                  	// #32
  963108:	b900003f 	str	wzr, [x1]
  96310c:	d2803781 	mov	x1, #0x1bc                 	// #444
  963110:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963114:	b9000002 	str	w2, [x0]
  963118:	b9400020 	ldr	w0, [x1]
  96311c:	3607ffe0 	tbz	w0, #0, 963118 <dram_exit_retention+0x1a8>
  963120:	d2803602 	mov	x2, #0x1b0                 	// #432
  963124:	d2806403 	mov	x3, #0x320                 	// #800
  963128:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  96312c:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963130:	52800020 	mov	w0, #0x1                   	// #1
  963134:	d2806481 	mov	x1, #0x324                 	// #804
  963138:	b900005f 	str	wzr, [x2]
  96313c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963140:	b9000040 	str	w0, [x2]
  963144:	b9000060 	str	w0, [x3]
  963148:	b9400020 	ldr	w0, [x1]
  96314c:	3607ffe0 	tbz	w0, #0, 963148 <dram_exit_retention+0x1d8>
  963150:	d2800600 	mov	x0, #0x30                  	// #48
  963154:	d2800081 	mov	x1, #0x4                   	// #4
  963158:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  96315c:	52801102 	mov	w2, #0x88                  	// #136
  963160:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963164:	b9000002 	str	w2, [x0]
  963168:	b9400020 	ldr	w0, [x1]
  96316c:	12000800 	and	w0, w0, #0x7
  963170:	7100041f 	cmp	w0, #0x1
  963174:	54ffffa1 	b.ne	963168 <dram_exit_retention+0x1f8>  // b.any
  963178:	d2809204 	mov	x4, #0x490                 	// #1168
  96317c:	d2800c03 	mov	x3, #0x60                  	// #96
  963180:	f2a7a804 	movk	x4, #0x3d40, lsl #16
  963184:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963188:	d2a78681 	mov	x1, #0x3c340000            	// #1010040832
  96318c:	d2801402 	mov	x2, #0xa0                  	// #160
  963190:	f9400bf3 	ldr	x19, [sp, #16]
  963194:	b9000080 	str	w0, [x4]
  963198:	b900007f 	str	wzr, [x3]
  96319c:	f2a78482 	movk	x2, #0x3c24, lsl #16
  9631a0:	b900003f 	str	wzr, [x1]
  9631a4:	b9400042 	ldr	w2, [x2]
  9631a8:	b9000020 	str	w0, [x1]
  9631ac:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9631b0:	d65f03c0 	ret
  9631b4:	00000000 	.inst	0x00000000 ; undefined

00000000009631b8 <ddr4_mr_write>:
  9631b8:	d2800306 	mov	x6, #0x18                  	// #24
  9631bc:	f2a7a806 	movk	x6, #0x3d40, lsl #16
  9631c0:	b94000c5 	ldr	w5, [x6]
  9631c4:	3707ffe5 	tbnz	w5, #0, 9631c0 <ddr4_mr_write+0x8>
  9631c8:	d2801e05 	mov	x5, #0xf0                  	// #240
  9631cc:	f2a7a805 	movk	x5, #0x3d40, lsl #16
  9631d0:	b94000a5 	ldr	w5, [x5]
  9631d4:	f27f00bf 	tst	x5, #0x2
  9631d8:	7a421860 	ccmp	w3, #0x2, #0x0, ne  // ne = any
  9631dc:	54000240 	b.eq	963224 <ddr4_mr_write+0x6c>  // b.none
  9631e0:	d2800204 	mov	x4, #0x10                  	// #16
  9631e4:	d2800285 	mov	x5, #0x14                  	// #20
  9631e8:	f2a7a804 	movk	x4, #0x3d40, lsl #16
  9631ec:	2a031043 	orr	w3, w2, w3, lsl #4
  9631f0:	f2a7a805 	movk	x5, #0x3d40, lsl #16
  9631f4:	2a003063 	orr	w3, w3, w0, lsl #12
  9631f8:	b9000083 	str	w3, [x4]
  9631fc:	d2800302 	mov	x2, #0x18                  	// #24
  963200:	b90000a1 	str	w1, [x5]
  963204:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963208:	b9400080 	ldr	w0, [x4]
  96320c:	32010000 	orr	w0, w0, #0x80000000
  963210:	b9000080 	str	w0, [x4]
  963214:	d503201f 	nop
  963218:	b9400040 	ldr	w0, [x2]
  96321c:	35ffffe0 	cbnz	w0, 963218 <ddr4_mr_write+0x60>
  963220:	d65f03c0 	ret
  963224:	531f7825 	lsl	w5, w1, #1
  963228:	53017c27 	lsr	w7, w1, #1
  96322c:	121d00ea 	and	w10, w7, #0x8
  963230:	121b00e8 	and	w8, w7, #0x20
  963234:	121c00a6 	and	w6, w5, #0x10
  963238:	121a00a9 	and	w9, w5, #0x40
  96323c:	2a0a00c6 	orr	w6, w6, w10
  963240:	2a080129 	orr	w9, w9, w8
  963244:	121900e7 	and	w7, w7, #0x80
  963248:	531f0008 	ubfiz	w8, w0, #1, #1
  96324c:	d341040a 	ubfx	x10, x0, #1, #1
  963250:	121800a5 	and	w5, w5, #0x100
  963254:	2a0700a5 	orr	w5, w5, w7
  963258:	2a0900c6 	orr	w6, w6, w9
  96325c:	2a0a0107 	orr	w7, w8, w10
  963260:	121e0000 	and	w0, w0, #0x4
  963264:	7100409f 	cmp	w4, #0x10
  963268:	2a0500c5 	orr	w5, w6, w5
  96326c:	2a0000e0 	orr	w0, w7, w0
  963270:	540000a0 	b.eq	963284 <ddr4_mr_write+0xcc>  // b.none
  963274:	529fc0e4 	mov	w4, #0xfe07                	// #65031
  963278:	0a040021 	and	w1, w1, w4
  96327c:	2a050021 	orr	w1, w1, w5
  963280:	17ffffd8 	b	9631e0 <ddr4_mr_write+0x28>
  963284:	531e7424 	lsl	w4, w1, #2
  963288:	53027c27 	lsr	w7, w1, #2
  96328c:	12130086 	and	w6, w4, #0x2000
  963290:	121500e7 	and	w7, w7, #0x800
  963294:	5282c0e4 	mov	w4, #0x1607                	// #5639
  963298:	0a040021 	and	w1, w1, w4
  96329c:	2a050021 	orr	w1, w1, w5
  9632a0:	2a0700c4 	orr	w4, w6, w7
  9632a4:	2a010081 	orr	w1, w4, w1
  9632a8:	17ffffce 	b	9631e0 <ddr4_mr_write+0x28>
  9632ac:	00000000 	.inst	0x00000000 ; undefined

00000000009632b0 <dram_cfg_all_mr>:
  9632b0:	2940480d 	ldp	w13, w18, [x0]
  9632b4:	340003f2 	cbz	w18, 963330 <dram_cfg_all_mr+0x80>
  9632b8:	2a0103ef 	mov	w15, w1
  9632bc:	11000652 	add	w18, w18, #0x1
  9632c0:	910005ee 	add	x14, x15, #0x1
  9632c4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9632c8:	8b0f140f 	add	x15, x0, x15, lsl #5
  9632cc:	8b0e140e 	add	x14, x0, x14, lsl #5
  9632d0:	5280002c 	mov	w12, #0x1                   	// #1
  9632d4:	910003fd 	mov	x29, sp
  9632d8:	d280000b 	mov	x11, #0x0                   	// #0
  9632dc:	d503201f 	nop
  9632e0:	b86b79c1 	ldr	w1, [x14, x11, lsl #2]
  9632e4:	2a0b03e0 	mov	w0, w11
  9632e8:	9100056b 	add	x11, x11, #0x1
  9632ec:	2a0d03e4 	mov	w4, w13
  9632f0:	2a0c03e3 	mov	w3, w12
  9632f4:	52800002 	mov	w2, #0x0                   	// #0
  9632f8:	97ffffb0 	bl	9631b8 <ddr4_mr_write>
  9632fc:	f100197f 	cmp	x11, #0x6
  963300:	54ffff01 	b.ne	9632e0 <dram_cfg_all_mr+0x30>  // b.any
  963304:	b9403de1 	ldr	w1, [x15, #60]
  963308:	2a0c03e3 	mov	w3, w12
  96330c:	1100058c 	add	w12, w12, #0x1
  963310:	2a0b03e0 	mov	w0, w11
  963314:	2a0d03e4 	mov	w4, w13
  963318:	52800002 	mov	w2, #0x0                   	// #0
  96331c:	97ffffa7 	bl	9631b8 <ddr4_mr_write>
  963320:	6b12019f 	cmp	w12, w18
  963324:	54fffda1 	b.ne	9632d8 <dram_cfg_all_mr+0x28>  // b.any
  963328:	a8c17bfd 	ldp	x29, x30, [sp], #16
  96332c:	d65f03c0 	ret
  963330:	d65f03c0 	ret
  963334:	00000000 	.inst	0x00000000 ; undefined

0000000000963338 <sw_pstate>:
  963338:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96333c:	d2806403 	mov	x3, #0x320                 	// #800
  963340:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963344:	910003fd 	mov	x29, sp
  963348:	d2800502 	mov	x2, #0x28                  	// #40
  96334c:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963350:	f9000bf3 	str	x19, [sp, #16]
  963354:	d2a7a804 	mov	x4, #0x3d400000            	// #1027604480
  963358:	b900007f 	str	wzr, [x3]
  96335c:	d2800c03 	mov	x3, #0x60                  	// #96
  963360:	b9000040 	str	w0, [x2]
  963364:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963368:	2a0003f3 	mov	w19, w0
  96336c:	2a0103e0 	mov	w0, w1
  963370:	b9400082 	ldr	w2, [x4]
  963374:	32030042 	orr	w2, w2, #0x20000000
  963378:	b9000082 	str	w2, [x4]
  96337c:	b9400062 	ldr	w2, [x3]
  963380:	36080522 	tbz	w2, #1, 963424 <sw_pstate+0xec>
  963384:	121e7842 	and	w2, w2, #0xfffffffd
  963388:	b9000062 	str	w2, [x3]
  96338c:	d2803601 	mov	x1, #0x1b0                 	// #432
  963390:	53185e73 	lsl	w19, w19, #8
  963394:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963398:	d2803783 	mov	x3, #0x1bc                 	// #444
  96339c:	321b0262 	orr	w2, w19, #0x20
  9633a0:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  9633a4:	b9000033 	str	w19, [x1]
  9633a8:	b9000022 	str	w2, [x1]
  9633ac:	d503201f 	nop
  9633b0:	b9400062 	ldr	w2, [x3]
  9633b4:	3707ffe2 	tbnz	w2, #0, 9633b0 <sw_pstate+0x78>
  9633b8:	52800001 	mov	w1, #0x0                   	// #0
  9633bc:	97fffe4d 	bl	962cf0 <dram_clock_switch>
  9633c0:	d2803600 	mov	x0, #0x1b0                 	// #432
  9633c4:	d2803781 	mov	x1, #0x1bc                 	// #444
  9633c8:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9633cc:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9633d0:	b9000013 	str	w19, [x0]
  9633d4:	d503201f 	nop
  9633d8:	b9400020 	ldr	w0, [x1]
  9633dc:	3607ffe0 	tbz	w0, #0, 9633d8 <sw_pstate+0xa0>
  9633e0:	528001c0 	mov	w0, #0xe                   	// #14
  9633e4:	97fff9e3 	bl	961b70 <udelay>
  9633e8:	d2800602 	mov	x2, #0x30                  	// #48
  9633ec:	d2800081 	mov	x1, #0x4                   	// #4
  9633f0:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9633f4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9633f8:	b9400040 	ldr	w0, [x2]
  9633fc:	121a7800 	and	w0, w0, #0xffffffdf
  963400:	b9000040 	str	w0, [x2]
  963404:	d503201f 	nop
  963408:	b9400020 	ldr	w0, [x1]
  96340c:	12001400 	and	w0, w0, #0x3f
  963410:	71008c1f 	cmp	w0, #0x23
  963414:	54ffffa0 	b.eq	963408 <sw_pstate+0xd0>  // b.none
  963418:	f9400bf3 	ldr	x19, [sp, #16]
  96341c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  963420:	d65f03c0 	ret
  963424:	321f0042 	orr	w2, w2, #0x2
  963428:	b9000062 	str	w2, [x3]
  96342c:	17ffffd8 	b	96338c <sw_pstate+0x54>

0000000000963430 <ddr4_swffc>:
  963430:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  963434:	d2806404 	mov	x4, #0x320                 	// #800
  963438:	f2a7a804 	movk	x4, #0x3d40, lsl #16
  96343c:	910003fd 	mov	x29, sp
  963440:	a90153f3 	stp	x19, x20, [sp, #16]
  963444:	aa0003f4 	mov	x20, x0
  963448:	2a0103f3 	mov	w19, w1
  96344c:	f9400c00 	ldr	x0, [x0, #24]
  963450:	d2809202 	mov	x2, #0x490                 	// #1168
  963454:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963458:	d2807f83 	mov	x3, #0x3fc                 	// #1020
  96345c:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963460:	8b334800 	add	x0, x0, w19, uxtw #2
  963464:	b9404c01 	ldr	w1, [x0, #76]
  963468:	b900009f 	str	wzr, [x4]
  96346c:	b900005f 	str	wzr, [x2]
  963470:	b9400062 	ldr	w2, [x3]
  963474:	7200805f 	tst	w2, #0x10001
  963478:	54ffffc1 	b.ne	963470 <ddr4_swffc+0x40>  // b.any
  96347c:	d2806082 	mov	x2, #0x304                 	// #772
  963480:	d2806104 	mov	x4, #0x308                 	// #776
  963484:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963488:	f2a7a804 	movk	x4, #0x3d40, lsl #16
  96348c:	52a0c003 	mov	w3, #0x6000000             	// #100663296
  963490:	b9400040 	ldr	w0, [x2]
  963494:	321f0000 	orr	w0, w0, #0x2
  963498:	b9000040 	str	w0, [x2]
  96349c:	d503201f 	nop
  9634a0:	b9400082 	ldr	w2, [x4]
  9634a4:	12070442 	and	w2, w2, #0x6000000
  9634a8:	6b03005f 	cmp	w2, w3
  9634ac:	54ffffa1 	b.ne	9634a0 <ddr4_swffc+0x70>  // b.any
  9634b0:	d2800080 	mov	x0, #0x4                   	// #4
  9634b4:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  9634b8:	b9400000 	ldr	w0, [x0]
  9634bc:	12000400 	and	w0, w0, #0x3
  9634c0:	71000c1f 	cmp	w0, #0x3
  9634c4:	540004c0 	b.eq	96355c <ddr4_swffc+0x12c>  // b.none
  9634c8:	d2800602 	mov	x2, #0x30                  	// #48
  9634cc:	d2800083 	mov	x3, #0x4                   	// #4
  9634d0:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9634d4:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  9634d8:	b9400040 	ldr	w0, [x2]
  9634dc:	321b0000 	orr	w0, w0, #0x20
  9634e0:	b9000040 	str	w0, [x2]
  9634e4:	d503201f 	nop
  9634e8:	b9400062 	ldr	w2, [x3]
  9634ec:	12001442 	and	w2, w2, #0x3f
  9634f0:	71008c5f 	cmp	w2, #0x23
  9634f4:	54ffffa1 	b.ne	9634e8 <ddr4_swffc+0xb8>  // b.any
  9634f8:	2a1303e0 	mov	w0, w19
  9634fc:	97ffff8f 	bl	963338 <sw_pstate>
  963500:	2a1303e1 	mov	w1, w19
  963504:	aa1403e0 	mov	x0, x20
  963508:	97ffff6a 	bl	9632b0 <dram_cfg_all_mr>
  96350c:	d2806083 	mov	x3, #0x304                 	// #772
  963510:	d2809205 	mov	x5, #0x490                 	// #1168
  963514:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963518:	f2a7a805 	movk	x5, #0x3d40, lsl #16
  96351c:	d2806404 	mov	x4, #0x320                 	// #800
  963520:	52800022 	mov	w2, #0x1                   	// #1
  963524:	b9400060 	ldr	w0, [x3]
  963528:	f2a7a804 	movk	x4, #0x3d40, lsl #16
  96352c:	d2806481 	mov	x1, #0x324                 	// #804
  963530:	121e7800 	and	w0, w0, #0xfffffffd
  963534:	b9000060 	str	w0, [x3]
  963538:	b90000a2 	str	w2, [x5]
  96353c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963540:	b9000082 	str	w2, [x4]
  963544:	d503201f 	nop
  963548:	b9400020 	ldr	w0, [x1]
  96354c:	3607ffe0 	tbz	w0, #0, 963548 <ddr4_swffc+0x118>
  963550:	a94153f3 	ldp	x19, x20, [sp, #16]
  963554:	a8c37bfd 	ldp	x29, x30, [sp], #48
  963558:	d65f03c0 	ret
  96355c:	d0000020 	adrp	x0, 969000 <vprintf+0x100>
  963560:	91254000 	add	x0, x0, #0x950
  963564:	b9002fe1 	str	w1, [sp, #44]
  963568:	940017a4 	bl	9693f8 <printf>
  96356c:	b9402fe1 	ldr	w1, [sp, #44]
  963570:	17ffffd6 	b	9634c8 <ddr4_swffc+0x98>
  963574:	00000000 	.inst	0x00000000 ; undefined

0000000000963578 <lpddr4_swffc>:
  963578:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  96357c:	91008007 	add	x7, x0, #0x20
  963580:	d280060f 	mov	x15, #0x30                  	// #48
  963584:	910003fd 	mov	x29, sp
  963588:	a90153f3 	stp	x19, x20, [sp, #16]
  96358c:	2a0203f3 	mov	w19, w2
  963590:	f2a7a80f 	movk	x15, #0x3d40, lsl #16
  963594:	d37b7e66 	ubfiz	x6, x19, #5, #32
  963598:	7100043f 	cmp	w1, #0x1
  96359c:	8b0600e2 	add	x2, x7, x6
  9635a0:	b94001e3 	ldr	w3, [x15]
  9635a4:	d280388e 	mov	x14, #0x1c4                 	// #452
  9635a8:	a9025bf5 	stp	x21, x22, [sp, #32]
  9635ac:	b86668ec 	ldr	w12, [x7, x6]
  9635b0:	2941a445 	ldp	w5, w9, [x2, #12]
  9635b4:	52800806 	mov	w6, #0x40                  	// #64
  9635b8:	a90363f7 	stp	x23, x24, [sp, #48]
  9635bc:	f2a7a80e 	movk	x14, #0x3d40, lsl #16
  9635c0:	b9401c47 	ldr	w7, [x2, #28]
  9635c4:	2940a84b 	ldp	w11, w10, [x2, #4]
  9635c8:	121c6c63 	and	w3, w3, #0xfffffff0
  9635cc:	52801004 	mov	w4, #0x80                  	// #128
  9635d0:	1a860084 	csel	w4, w4, w6, eq  // eq = none
  9635d4:	29429848 	ldp	w8, w6, [x2, #20]
  9635d8:	b90001e3 	str	w3, [x15]
  9635dc:	120014a5 	and	w5, w5, #0x3f
  9635e0:	5281a00d 	mov	w13, #0xd00                 	// #3328
  9635e4:	b94001d4 	ldr	w20, [x14]
  9635e8:	2a0400a5 	orr	w5, w5, w4
  9635ec:	b94001c2 	ldr	w2, [x14]
  9635f0:	d2800303 	mov	x3, #0x18                  	// #24
  9635f4:	2a0d00ad 	orr	w13, w5, w13
  9635f8:	2a1303e4 	mov	w4, w19
  9635fc:	121f7842 	and	w2, w2, #0xfffffffe
  963600:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963604:	b90001c2 	str	w2, [x14]
  963608:	b9400062 	ldr	w2, [x3]
  96360c:	3707ffe2 	tbnz	w2, #0, 963608 <lpddr4_swffc+0x90>
  963610:	d2800202 	mov	x2, #0x10                  	// #16
  963614:	d280028e 	mov	x14, #0x14                  	// #20
  963618:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  96361c:	f2a7a80e 	movk	x14, #0x3d40, lsl #16
  963620:	5280060f 	mov	w15, #0x30                  	// #48
  963624:	d2800303 	mov	x3, #0x18                  	// #24
  963628:	b900004f 	str	w15, [x2]
  96362c:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963630:	b90001cd 	str	w13, [x14]
  963634:	b940004d 	ldr	w13, [x2]
  963638:	320101ad 	orr	w13, w13, #0x80000000
  96363c:	b900004d 	str	w13, [x2]
  963640:	b9400062 	ldr	w2, [x3]
  963644:	3707ffe2 	tbnz	w2, #0, 963640 <lpddr4_swffc+0xc8>
  963648:	d2800202 	mov	x2, #0x10                  	// #16
  96364c:	d280028d 	mov	x13, #0x14                  	// #20
  963650:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963654:	f2a7a80d 	movk	x13, #0x3d40, lsl #16
  963658:	52800603 	mov	w3, #0x30                  	// #48
  96365c:	3218018c 	orr	w12, w12, #0x100
  963660:	b9000043 	str	w3, [x2]
  963664:	d2800303 	mov	x3, #0x18                  	// #24
  963668:	b90001ac 	str	w12, [x13]
  96366c:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963670:	b940004c 	ldr	w12, [x2]
  963674:	3201018c 	orr	w12, w12, #0x80000000
  963678:	b900004c 	str	w12, [x2]
  96367c:	d503201f 	nop
  963680:	b9400062 	ldr	w2, [x3]
  963684:	3707ffe2 	tbnz	w2, #0, 963680 <lpddr4_swffc+0x108>
  963688:	d2800202 	mov	x2, #0x10                  	// #16
  96368c:	d280028c 	mov	x12, #0x14                  	// #20
  963690:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963694:	f2a7a80c 	movk	x12, #0x3d40, lsl #16
  963698:	52800603 	mov	w3, #0x30                  	// #48
  96369c:	3217016b 	orr	w11, w11, #0x200
  9636a0:	b9000043 	str	w3, [x2]
  9636a4:	d2800303 	mov	x3, #0x18                  	// #24
  9636a8:	b900018b 	str	w11, [x12]
  9636ac:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  9636b0:	b940004b 	ldr	w11, [x2]
  9636b4:	3201016b 	orr	w11, w11, #0x80000000
  9636b8:	b900004b 	str	w11, [x2]
  9636bc:	d503201f 	nop
  9636c0:	b9400062 	ldr	w2, [x3]
  9636c4:	3707ffe2 	tbnz	w2, #0, 9636c0 <lpddr4_swffc+0x148>
  9636c8:	d2800202 	mov	x2, #0x10                  	// #16
  9636cc:	d280028b 	mov	x11, #0x14                  	// #20
  9636d0:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9636d4:	f2a7a80b 	movk	x11, #0x3d40, lsl #16
  9636d8:	52800603 	mov	w3, #0x30                  	// #48
  9636dc:	3218054a 	orr	w10, w10, #0x300
  9636e0:	b9000043 	str	w3, [x2]
  9636e4:	d2800303 	mov	x3, #0x18                  	// #24
  9636e8:	b900016a 	str	w10, [x11]
  9636ec:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  9636f0:	b940004a 	ldr	w10, [x2]
  9636f4:	3201014a 	orr	w10, w10, #0x80000000
  9636f8:	b900004a 	str	w10, [x2]
  9636fc:	d503201f 	nop
  963700:	b9400062 	ldr	w2, [x3]
  963704:	3707ffe2 	tbnz	w2, #0, 963700 <lpddr4_swffc+0x188>
  963708:	d2800202 	mov	x2, #0x10                  	// #16
  96370c:	d280028a 	mov	x10, #0x14                  	// #20
  963710:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963714:	f2a7a80a 	movk	x10, #0x3d40, lsl #16
  963718:	5280060b 	mov	w11, #0x30                  	// #48
  96371c:	52816003 	mov	w3, #0xb00                 	// #2816
  963720:	b900004b 	str	w11, [x2]
  963724:	2a030123 	orr	w3, w9, w3
  963728:	b9000143 	str	w3, [x10]
  96372c:	d2800303 	mov	x3, #0x18                  	// #24
  963730:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963734:	b9400049 	ldr	w9, [x2]
  963738:	32010129 	orr	w9, w9, #0x80000000
  96373c:	b9000049 	str	w9, [x2]
  963740:	b9400062 	ldr	w2, [x3]
  963744:	3707ffe2 	tbnz	w2, #0, 963740 <lpddr4_swffc+0x1c8>
  963748:	d2800202 	mov	x2, #0x10                  	// #16
  96374c:	d2800289 	mov	x9, #0x14                  	// #20
  963750:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963754:	f2a7a809 	movk	x9, #0x3d40, lsl #16
  963758:	52800603 	mov	w3, #0x30                  	// #48
  96375c:	32160508 	orr	w8, w8, #0xc00
  963760:	b9000043 	str	w3, [x2]
  963764:	d2800303 	mov	x3, #0x18                  	// #24
  963768:	b9000128 	str	w8, [x9]
  96376c:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963770:	b9400048 	ldr	w8, [x2]
  963774:	32010108 	orr	w8, w8, #0x80000000
  963778:	b9000048 	str	w8, [x2]
  96377c:	d503201f 	nop
  963780:	b9400062 	ldr	w2, [x3]
  963784:	3707ffe2 	tbnz	w2, #0, 963780 <lpddr4_swffc+0x208>
  963788:	d2800203 	mov	x3, #0x10                  	// #16
  96378c:	d2800288 	mov	x8, #0x14                  	// #20
  963790:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963794:	f2a7a808 	movk	x8, #0x3d40, lsl #16
  963798:	52800602 	mov	w2, #0x30                  	// #48
  96379c:	321708e7 	orr	w7, w7, #0xe00
  9637a0:	b9000062 	str	w2, [x3]
  9637a4:	d2800302 	mov	x2, #0x18                  	// #24
  9637a8:	b9000107 	str	w7, [x8]
  9637ac:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9637b0:	b9400067 	ldr	w7, [x3]
  9637b4:	320100e7 	orr	w7, w7, #0x80000000
  9637b8:	b9000067 	str	w7, [x3]
  9637bc:	d503201f 	nop
  9637c0:	b9400043 	ldr	w3, [x2]
  9637c4:	3707ffe3 	tbnz	w3, #0, 9637c0 <lpddr4_swffc+0x248>
  9637c8:	d2800203 	mov	x3, #0x10                  	// #16
  9637cc:	d2800287 	mov	x7, #0x14                  	// #20
  9637d0:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  9637d4:	f2a7a807 	movk	x7, #0x3d40, lsl #16
  9637d8:	52800608 	mov	w8, #0x30                  	// #48
  9637dc:	5282c002 	mov	w2, #0x1600                	// #5632
  9637e0:	b9000068 	str	w8, [x3]
  9637e4:	2a0200c2 	orr	w2, w6, w2
  9637e8:	b90000e2 	str	w2, [x7]
  9637ec:	d2800302 	mov	x2, #0x18                  	// #24
  9637f0:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9637f4:	b9400066 	ldr	w6, [x3]
  9637f8:	320100c6 	orr	w6, w6, #0x80000000
  9637fc:	b9000066 	str	w6, [x3]
  963800:	b9400043 	ldr	w3, [x2]
  963804:	3707ffe3 	tbnz	w3, #0, 963800 <lpddr4_swffc+0x288>
  963808:	d2809203 	mov	x3, #0x490                 	// #1168
  96380c:	d2807f82 	mov	x2, #0x3fc                 	// #1020
  963810:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963814:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963818:	b900007f 	str	wzr, [x3]
  96381c:	d503201f 	nop
  963820:	b9400043 	ldr	w3, [x2]
  963824:	35ffffe3 	cbnz	w3, 963820 <lpddr4_swffc+0x2a8>
  963828:	d2800082 	mov	x2, #0x4                   	// #4
  96382c:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963830:	b9400043 	ldr	w3, [x2]
  963834:	12000863 	and	w3, w3, #0x7
  963838:	51000463 	sub	w3, w3, #0x1
  96383c:	7100047f 	cmp	w3, #0x1
  963840:	54ffff88 	b.hi	963830 <lpddr4_swffc+0x2b8>  // b.pmore
  963844:	d2800407 	mov	x7, #0x20                  	// #32
  963848:	d2840406 	mov	x6, #0x2020                	// #8224
  96384c:	f2a7a807 	movk	x7, #0x3d40, lsl #16
  963850:	f2a7a806 	movk	x6, #0x3d40, lsl #16
  963854:	d2860403 	mov	x3, #0x3020                	// #12320
  963858:	d280300c 	mov	x12, #0x180                 	// #384
  96385c:	b94000f7 	ldr	w23, [x7]
  963860:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963864:	b94000e8 	ldr	w8, [x7]
  963868:	f2a7a80c 	movk	x12, #0x3d40, lsl #16
  96386c:	d284300b 	mov	x11, #0x2180                	// #8576
  963870:	d286300a 	mov	x10, #0x3180                	// #12672
  963874:	121f7908 	and	w8, w8, #0xfffffffe
  963878:	b90000e8 	str	w8, [x7]
  96387c:	f2a7a80b 	movk	x11, #0x3d40, lsl #16
  963880:	f2a7a80a 	movk	x10, #0x3d40, lsl #16
  963884:	b94000d6 	ldr	w22, [x6]
  963888:	d2800609 	mov	x9, #0x30                  	// #48
  96388c:	b94000c7 	ldr	w7, [x6]
  963890:	f2a7a809 	movk	x9, #0x3d40, lsl #16
  963894:	d2800082 	mov	x2, #0x4                   	// #4
  963898:	121f78e7 	and	w7, w7, #0xfffffffe
  96389c:	b90000c7 	str	w7, [x6]
  9638a0:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9638a4:	b9400075 	ldr	w21, [x3]
  9638a8:	b9400066 	ldr	w6, [x3]
  9638ac:	121f78c6 	and	w6, w6, #0xfffffffe
  9638b0:	b9000066 	str	w6, [x3]
  9638b4:	b9400183 	ldr	w3, [x12]
  9638b8:	32010063 	orr	w3, w3, #0x80000000
  9638bc:	b9000183 	str	w3, [x12]
  9638c0:	b9400163 	ldr	w3, [x11]
  9638c4:	32010063 	orr	w3, w3, #0x80000000
  9638c8:	b9000163 	str	w3, [x11]
  9638cc:	b9400143 	ldr	w3, [x10]
  9638d0:	32010063 	orr	w3, w3, #0x80000000
  9638d4:	b9000143 	str	w3, [x10]
  9638d8:	b9400123 	ldr	w3, [x9]
  9638dc:	121f7863 	and	w3, w3, #0xfffffffe
  9638e0:	b9000123 	str	w3, [x9]
  9638e4:	d503201f 	nop
  9638e8:	b9400043 	ldr	w3, [x2]
  9638ec:	12000863 	and	w3, w3, #0x7
  9638f0:	51000463 	sub	w3, w3, #0x1
  9638f4:	7100047f 	cmp	w3, #0x1
  9638f8:	54ffff88 	b.hi	9638e8 <lpddr4_swffc+0x370>  // b.pmore
  9638fc:	d2800606 	mov	x6, #0x30                  	// #48
  963900:	d2800082 	mov	x2, #0x4                   	// #4
  963904:	f2a7a806 	movk	x6, #0x3d40, lsl #16
  963908:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  96390c:	b94000c3 	ldr	w3, [x6]
  963910:	321b0463 	orr	w3, w3, #0x60
  963914:	b90000c3 	str	w3, [x6]
  963918:	b9400043 	ldr	w3, [x2]
  96391c:	12180463 	and	w3, w3, #0x300
  963920:	7104007f 	cmp	w3, #0x100
  963924:	54ffffa1 	b.ne	963918 <lpddr4_swffc+0x3a0>  // b.any
  963928:	d2806087 	mov	x7, #0x304                 	// #772
  96392c:	d2806106 	mov	x6, #0x308                 	// #776
  963930:	f2a7a807 	movk	x7, #0x3d40, lsl #16
  963934:	f2a7a806 	movk	x6, #0x3d40, lsl #16
  963938:	52a60002 	mov	w2, #0x30000000            	// #805306368
  96393c:	b94000e3 	ldr	w3, [x7]
  963940:	32000063 	orr	w3, w3, #0x1
  963944:	b90000e3 	str	w3, [x7]
  963948:	b94000c3 	ldr	w3, [x6]
  96394c:	12040463 	and	w3, w3, #0x30000000
  963950:	6b02007f 	cmp	w3, w2
  963954:	54ffffa1 	b.ne	963948 <lpddr4_swffc+0x3d0>  // b.any
  963958:	f240003f 	tst	x1, #0x1
  96395c:	52800102 	mov	w2, #0x8                   	// #8
  963960:	52801118 	mov	w24, #0x88                  	// #136
  963964:	52800ee1 	mov	w1, #0x77                  	// #119
  963968:	1a820318 	csel	w24, w24, w2, eq  // eq = none
  96396c:	0a0100a5 	and	w5, w5, w1
  963970:	2a1800b8 	orr	w24, w5, w24
  963974:	5281a003 	mov	w3, #0xd00                 	// #3328
  963978:	d2800302 	mov	x2, #0x18                  	// #24
  96397c:	2a030303 	orr	w3, w24, w3
  963980:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963984:	d503201f 	nop
  963988:	b9400041 	ldr	w1, [x2]
  96398c:	3707ffe1 	tbnz	w1, #0, 963988 <lpddr4_swffc+0x410>
  963990:	d2800201 	mov	x1, #0x10                  	// #16
  963994:	d2800286 	mov	x6, #0x14                  	// #20
  963998:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  96399c:	f2a7a806 	movk	x6, #0x3d40, lsl #16
  9639a0:	52800602 	mov	w2, #0x30                  	// #48
  9639a4:	d2800605 	mov	x5, #0x30                  	// #48
  9639a8:	b9000022 	str	w2, [x1]
  9639ac:	f2a7a805 	movk	x5, #0x3d40, lsl #16
  9639b0:	b90000c3 	str	w3, [x6]
  9639b4:	d2800082 	mov	x2, #0x4                   	// #4
  9639b8:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9639bc:	b9400023 	ldr	w3, [x1]
  9639c0:	32010063 	orr	w3, w3, #0x80000000
  9639c4:	b9000023 	str	w3, [x1]
  9639c8:	b94000a1 	ldr	w1, [x5]
  9639cc:	12197421 	and	w1, w1, #0xffffff9f
  9639d0:	321b0021 	orr	w1, w1, #0x20
  9639d4:	b90000a1 	str	w1, [x5]
  9639d8:	b9400041 	ldr	w1, [x2]
  9639dc:	12180421 	and	w1, w1, #0x300
  9639e0:	7108003f 	cmp	w1, #0x200
  9639e4:	54ffffa1 	b.ne	9639d8 <lpddr4_swffc+0x460>  // b.any
  9639e8:	d2806402 	mov	x2, #0x320                 	// #800
  9639ec:	d2800501 	mov	x1, #0x28                  	// #40
  9639f0:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  9639f4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  9639f8:	d2800c05 	mov	x5, #0x60                  	// #96
  9639fc:	d2803603 	mov	x3, #0x1b0                 	// #432
  963a00:	b900005f 	str	wzr, [x2]
  963a04:	f2a7a805 	movk	x5, #0x3d40, lsl #16
  963a08:	b9000033 	str	w19, [x1]
  963a0c:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963a10:	d2803782 	mov	x2, #0x1bc                 	// #444
  963a14:	b94000a1 	ldr	w1, [x5]
  963a18:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963a1c:	521f0021 	eor	w1, w1, #0x2
  963a20:	b90000a1 	str	w1, [x5]
  963a24:	b9400061 	ldr	w1, [x3]
  963a28:	121f1821 	and	w1, w1, #0xfe
  963a2c:	2a132021 	orr	w1, w1, w19, lsl #8
  963a30:	b9000061 	str	w1, [x3]
  963a34:	321b0021 	orr	w1, w1, #0x20
  963a38:	b9000061 	str	w1, [x3]
  963a3c:	d503201f 	nop
  963a40:	b9400041 	ldr	w1, [x2]
  963a44:	3707ffe1 	tbnz	w1, #0, 963a40 <lpddr4_swffc+0x4c8>
  963a48:	f9400c02 	ldr	x2, [x0, #24]
  963a4c:	39405001 	ldrb	w1, [x0, #20]
  963a50:	8b040844 	add	x4, x2, x4, lsl #2
  963a54:	b9404c80 	ldr	w0, [x4, #76]
  963a58:	97fffca6 	bl	962cf0 <dram_clock_switch>
  963a5c:	d2803602 	mov	x2, #0x1b0                 	// #432
  963a60:	d2803781 	mov	x1, #0x1bc                 	// #444
  963a64:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963a68:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963a6c:	b9400040 	ldr	w0, [x2]
  963a70:	121a7800 	and	w0, w0, #0xffffffdf
  963a74:	b9000040 	str	w0, [x2]
  963a78:	b9400020 	ldr	w0, [x1]
  963a7c:	3607ffe0 	tbz	w0, #0, 963a78 <lpddr4_swffc+0x500>
  963a80:	35000e53 	cbnz	w19, 963c48 <lpddr4_swffc+0x6d0>
  963a84:	d2803001 	mov	x1, #0x180                 	// #384
  963a88:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963a8c:	b9400020 	ldr	w0, [x1]
  963a90:	32020000 	orr	w0, w0, #0x40000000
  963a94:	b9000020 	str	w0, [x1]
  963a98:	d2800602 	mov	x2, #0x30                  	// #48
  963a9c:	d2800081 	mov	x1, #0x4                   	// #4
  963aa0:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963aa4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963aa8:	b9400040 	ldr	w0, [x2]
  963aac:	12197400 	and	w0, w0, #0xffffff9f
  963ab0:	321a0000 	orr	w0, w0, #0x40
  963ab4:	b9000040 	str	w0, [x2]
  963ab8:	b9400020 	ldr	w0, [x1]
  963abc:	12180400 	and	w0, w0, #0x300
  963ac0:	710c001f 	cmp	w0, #0x300
  963ac4:	54ffffa1 	b.ne	963ab8 <lpddr4_swffc+0x540>  // b.any
  963ac8:	52801ee0 	mov	w0, #0xf7                  	// #247
  963acc:	0a000318 	and	w24, w24, w0
  963ad0:	d2800301 	mov	x1, #0x18                  	// #24
  963ad4:	5281a000 	mov	w0, #0xd00                 	// #3328
  963ad8:	2a000318 	orr	w24, w24, w0
  963adc:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963ae0:	b9400020 	ldr	w0, [x1]
  963ae4:	3707ffe0 	tbnz	w0, #0, 963ae0 <lpddr4_swffc+0x568>
  963ae8:	d2800200 	mov	x0, #0x10                  	// #16
  963aec:	d2800281 	mov	x1, #0x14                  	// #20
  963af0:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  963af4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963af8:	52800602 	mov	w2, #0x30                  	// #48
  963afc:	d2803884 	mov	x4, #0x1c4                 	// #452
  963b00:	b9000002 	str	w2, [x0]
  963b04:	f2a7a804 	movk	x4, #0x3d40, lsl #16
  963b08:	b9000038 	str	w24, [x1]
  963b0c:	d2806183 	mov	x3, #0x30c                 	// #780
  963b10:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963b14:	910bf021 	add	x1, x1, #0x2fc
  963b18:	b9400002 	ldr	w2, [x0]
  963b1c:	32010042 	orr	w2, w2, #0x80000000
  963b20:	b9000002 	str	w2, [x0]
  963b24:	b9000094 	str	w20, [x4]
  963b28:	b9400060 	ldr	w0, [x3]
  963b2c:	321c0000 	orr	w0, w0, #0x10
  963b30:	b9000060 	str	w0, [x3]
  963b34:	d503201f 	nop
  963b38:	b9400020 	ldr	w0, [x1]
  963b3c:	3727ffe0 	tbnz	w0, #4, 963b38 <lpddr4_swffc+0x5c0>
  963b40:	7100067f 	cmp	w19, #0x1
  963b44:	540009e0 	b.eq	963c80 <lpddr4_swffc+0x708>  // b.none
  963b48:	71000a7f 	cmp	w19, #0x2
  963b4c:	540008e0 	b.eq	963c68 <lpddr4_swffc+0x6f0>  // b.none
  963b50:	d2803001 	mov	x1, #0x180                 	// #384
  963b54:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963b58:	b9400020 	ldr	w0, [x1]
  963b5c:	12017800 	and	w0, w0, #0xbfffffff
  963b60:	b9000020 	str	w0, [x1]
  963b64:	d2806400 	mov	x0, #0x320                 	// #800
  963b68:	d2806481 	mov	x1, #0x324                 	// #804
  963b6c:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  963b70:	52800022 	mov	w2, #0x1                   	// #1
  963b74:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963b78:	b9000002 	str	w2, [x0]
  963b7c:	d503201f 	nop
  963b80:	b9400020 	ldr	w0, [x1]
  963b84:	3607ffe0 	tbz	w0, #0, 963b80 <lpddr4_swffc+0x608>
  963b88:	d2800602 	mov	x2, #0x30                  	// #48
  963b8c:	d2800081 	mov	x1, #0x4                   	// #4
  963b90:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963b94:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963b98:	b9400040 	ldr	w0, [x2]
  963b9c:	12197800 	and	w0, w0, #0xffffffbf
  963ba0:	b9000040 	str	w0, [x2]
  963ba4:	d503201f 	nop
  963ba8:	b9400020 	ldr	w0, [x1]
  963bac:	7218041f 	tst	w0, #0x300
  963bb0:	54ffffc1 	b.ne	963ba8 <lpddr4_swffc+0x630>  // b.any
  963bb4:	d2806082 	mov	x2, #0x304                 	// #772
  963bb8:	d2800601 	mov	x1, #0x30                  	// #48
  963bbc:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963bc0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963bc4:	7100067f 	cmp	w19, #0x1
  963bc8:	b9400040 	ldr	w0, [x2]
  963bcc:	121f7800 	and	w0, w0, #0xfffffffe
  963bd0:	b9000040 	str	w0, [x2]
  963bd4:	b9400020 	ldr	w0, [x1]
  963bd8:	32000000 	orr	w0, w0, #0x1
  963bdc:	b9000020 	str	w0, [x1]
  963be0:	540005c0 	b.eq	963c98 <lpddr4_swffc+0x720>  // b.none
  963be4:	71000a7f 	cmp	w19, #0x2
  963be8:	54000640 	b.eq	963cb0 <lpddr4_swffc+0x738>  // b.none
  963bec:	d2803001 	mov	x1, #0x180                 	// #384
  963bf0:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963bf4:	b9400020 	ldr	w0, [x1]
  963bf8:	12007800 	and	w0, w0, #0x7fffffff
  963bfc:	b9000020 	str	w0, [x1]
  963c00:	d2800401 	mov	x1, #0x20                  	// #32
  963c04:	d2840403 	mov	x3, #0x2020                	// #8224
  963c08:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963c0c:	f2a7a803 	movk	x3, #0x3d40, lsl #16
  963c10:	d2860402 	mov	x2, #0x3020                	// #12320
  963c14:	d2809200 	mov	x0, #0x490                 	// #1168
  963c18:	f2a7a802 	movk	x2, #0x3d40, lsl #16
  963c1c:	f2a7a800 	movk	x0, #0x3d40, lsl #16
  963c20:	a94153f3 	ldp	x19, x20, [sp, #16]
  963c24:	b9000037 	str	w23, [x1]
  963c28:	a94363f7 	ldp	x23, x24, [sp, #48]
  963c2c:	b9000076 	str	w22, [x3]
  963c30:	b9000055 	str	w21, [x2]
  963c34:	52800021 	mov	w1, #0x1                   	// #1
  963c38:	a9425bf5 	ldp	x21, x22, [sp, #32]
  963c3c:	b9000001 	str	w1, [x0]
  963c40:	a8c47bfd 	ldp	x29, x30, [sp], #64
  963c44:	d65f03c0 	ret
  963c48:	7100067f 	cmp	w19, #0x1
  963c4c:	540003e0 	b.eq	963cc8 <lpddr4_swffc+0x750>  // b.none
  963c50:	d2863001 	mov	x1, #0x3180                	// #12672
  963c54:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963c58:	b9400020 	ldr	w0, [x1]
  963c5c:	32020000 	orr	w0, w0, #0x40000000
  963c60:	b9000020 	str	w0, [x1]
  963c64:	17ffff8d 	b	963a98 <lpddr4_swffc+0x520>
  963c68:	d2863001 	mov	x1, #0x3180                	// #12672
  963c6c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963c70:	b9400020 	ldr	w0, [x1]
  963c74:	12017800 	and	w0, w0, #0xbfffffff
  963c78:	b9000020 	str	w0, [x1]
  963c7c:	17ffffba 	b	963b64 <lpddr4_swffc+0x5ec>
  963c80:	d2843001 	mov	x1, #0x2180                	// #8576
  963c84:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963c88:	b9400020 	ldr	w0, [x1]
  963c8c:	12017800 	and	w0, w0, #0xbfffffff
  963c90:	b9000020 	str	w0, [x1]
  963c94:	17ffffb4 	b	963b64 <lpddr4_swffc+0x5ec>
  963c98:	d2843001 	mov	x1, #0x2180                	// #8576
  963c9c:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963ca0:	b9400020 	ldr	w0, [x1]
  963ca4:	12007800 	and	w0, w0, #0x7fffffff
  963ca8:	b9000020 	str	w0, [x1]
  963cac:	17ffffd5 	b	963c00 <lpddr4_swffc+0x688>
  963cb0:	d2863001 	mov	x1, #0x3180                	// #12672
  963cb4:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963cb8:	b9400020 	ldr	w0, [x1]
  963cbc:	12007800 	and	w0, w0, #0x7fffffff
  963cc0:	b9000020 	str	w0, [x1]
  963cc4:	17ffffcf 	b	963c00 <lpddr4_swffc+0x688>
  963cc8:	d2843001 	mov	x1, #0x2180                	// #8576
  963ccc:	f2a7a801 	movk	x1, #0x3d40, lsl #16
  963cd0:	b9400020 	ldr	w0, [x1]
  963cd4:	32020000 	orr	w0, w0, #0x40000000
  963cd8:	b9000020 	str	w0, [x1]
  963cdc:	17ffff6f 	b	963a98 <lpddr4_swffc+0x520>

0000000000963ce0 <gicd_read_igrpmodr>:
  963ce0:	53057c21 	lsr	w1, w1, #5
  963ce4:	91340000 	add	x0, x0, #0xd00
  963ce8:	531e7421 	lsl	w1, w1, #2
  963cec:	b8614800 	ldr	w0, [x0, w1, uxtw]
  963cf0:	d65f03c0 	ret
  963cf4:	00000000 	.inst	0x00000000 ; undefined

0000000000963cf8 <gicd_write_igrpmodr>:
  963cf8:	53057c21 	lsr	w1, w1, #5
  963cfc:	91340000 	add	x0, x0, #0xd00
  963d00:	531e7421 	lsl	w1, w1, #2
  963d04:	b8214802 	str	w2, [x0, w1, uxtw]
  963d08:	d65f03c0 	ret
  963d0c:	00000000 	.inst	0x00000000 ; undefined

0000000000963d10 <gicr_read_ipriorityr>:
  963d10:	91404000 	add	x0, x0, #0x10, lsl #12
  963d14:	121e7421 	and	w1, w1, #0xfffffffc
  963d18:	91100000 	add	x0, x0, #0x400
  963d1c:	b8614800 	ldr	w0, [x0, w1, uxtw]
  963d20:	d65f03c0 	ret
  963d24:	00000000 	.inst	0x00000000 ; undefined

0000000000963d28 <gicr_write_ipriorityr>:
  963d28:	91404000 	add	x0, x0, #0x10, lsl #12
  963d2c:	121e7421 	and	w1, w1, #0xfffffffc
  963d30:	91100000 	add	x0, x0, #0x400
  963d34:	b8214802 	str	w2, [x0, w1, uxtw]
  963d38:	d65f03c0 	ret
  963d3c:	00000000 	.inst	0x00000000 ; undefined

0000000000963d40 <gicv3_rdistif_mark_core_awake>:
  963d40:	b9401402 	ldr	w2, [x0, #20]
  963d44:	91005001 	add	x1, x0, #0x14
  963d48:	37f800e2 	tbnz	w2, #31, 963d64 <gicv3_rdistif_mark_core_awake+0x24>
  963d4c:	b9401402 	ldr	w2, [x0, #20]
  963d50:	121e7842 	and	w2, w2, #0xfffffffd
  963d54:	b9001402 	str	w2, [x0, #20]
  963d58:	b9400020 	ldr	w0, [x1]
  963d5c:	3717ffe0 	tbnz	w0, #2, 963d58 <gicv3_rdistif_mark_core_awake+0x18>
  963d60:	d65f03c0 	ret
  963d64:	b9401402 	ldr	w2, [x0, #20]
  963d68:	121f7842 	and	w2, w2, #0xfffffffe
  963d6c:	b9001402 	str	w2, [x0, #20]
  963d70:	b9400022 	ldr	w2, [x1]
  963d74:	37ffffe2 	tbnz	w2, #31, 963d70 <gicv3_rdistif_mark_core_awake+0x30>
  963d78:	17fffff5 	b	963d4c <gicv3_rdistif_mark_core_awake+0xc>
  963d7c:	00000000 	.inst	0x00000000 ; undefined

0000000000963d80 <gicv3_rdistif_mark_core_asleep>:
  963d80:	b9401402 	ldr	w2, [x0, #20]
  963d84:	91005001 	add	x1, x0, #0x14
  963d88:	321f0042 	orr	w2, w2, #0x2
  963d8c:	b9001402 	str	w2, [x0, #20]
  963d90:	b9400020 	ldr	w0, [x1]
  963d94:	3617ffe0 	tbz	w0, #2, 963d90 <gicv3_rdistif_mark_core_asleep+0x10>
  963d98:	d65f03c0 	ret
  963d9c:	00000000 	.inst	0x00000000 ; undefined

0000000000963da0 <gicv3_rdistif_base_addrs_probe>:
  963da0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  963da4:	910003fd 	mov	x29, sp
  963da8:	a90153f3 	stp	x19, x20, [sp, #16]
  963dac:	aa0203f4 	mov	x20, x2
  963db0:	a9025bf5 	stp	x21, x22, [sp, #32]
  963db4:	2a0103f6 	mov	w22, w1
  963db8:	aa0303f5 	mov	x21, x3
  963dbc:	f9001bf7 	str	x23, [sp, #48]
  963dc0:	aa0003f7 	mov	x23, x0
  963dc4:	d503201f 	nop
  963dc8:	f9400693 	ldr	x19, [x20, #8]
  963dcc:	d378fe61 	lsr	x1, x19, #56
  963dd0:	d360de62 	ubfx	x2, x19, #32, #24
  963dd4:	53085e60 	ubfx	w0, w19, #8, #16
  963dd8:	b4000075 	cbz	x21, 963de4 <gicv3_rdistif_base_addrs_probe+0x44>
  963ddc:	aa018040 	orr	x0, x2, x1, lsl #32
  963de0:	d63f02a0 	blr	x21
  963de4:	6b16001f 	cmp	w0, w22
  963de8:	54000042 	b.cs	963df0 <gicv3_rdistif_base_addrs_probe+0x50>  // b.hs, b.nlast
  963dec:	f8205af4 	str	x20, [x23, w0, uxtw #3]
  963df0:	91408294 	add	x20, x20, #0x20, lsl #12
  963df4:	3627feb3 	tbz	w19, #4, 963dc8 <gicv3_rdistif_base_addrs_probe+0x28>
  963df8:	a94153f3 	ldp	x19, x20, [sp, #16]
  963dfc:	a9425bf5 	ldp	x21, x22, [sp, #32]
  963e00:	f9401bf7 	ldr	x23, [sp, #48]
  963e04:	a8c47bfd 	ldp	x29, x30, [sp], #64
  963e08:	d65f03c0 	ret
  963e0c:	00000000 	.inst	0x00000000 ; undefined

0000000000963e10 <gicv3_spis_config_defaults>:
  963e10:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  963e14:	910003fd 	mov	x29, sp
  963e18:	a90153f3 	stp	x19, x20, [sp, #16]
  963e1c:	aa0003f4 	mov	x20, x0
  963e20:	b9400400 	ldr	w0, [x0, #4]
  963e24:	531b1000 	ubfiz	w0, w0, #5, #5
  963e28:	34000380 	cbz	w0, 963e98 <gicv3_spis_config_defaults+0x88>
  963e2c:	f90013f5 	str	x21, [sp, #32]
  963e30:	11008015 	add	w21, w0, #0x20
  963e34:	52800413 	mov	w19, #0x20                  	// #32
  963e38:	2a1303e1 	mov	w1, w19
  963e3c:	aa1403e0 	mov	x0, x20
  963e40:	11008273 	add	w19, w19, #0x20
  963e44:	12800002 	mov	w2, #0xffffffff            	// #-1
  963e48:	94000354 	bl	964b98 <gicd_write_igroupr>
  963e4c:	6b1302bf 	cmp	w21, w19
  963e50:	54ffff48 	b.hi	963e38 <gicv3_spis_config_defaults+0x28>  // b.pmore
  963e54:	52800413 	mov	w19, #0x20                  	// #32
  963e58:	2a1303e1 	mov	w1, w19
  963e5c:	aa1403e0 	mov	x0, x20
  963e60:	11001273 	add	w19, w19, #0x4
  963e64:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
  963e68:	94000364 	bl	964bf8 <gicd_write_ipriorityr>
  963e6c:	6b1302bf 	cmp	w21, w19
  963e70:	54ffff48 	b.hi	963e58 <gicv3_spis_config_defaults+0x48>  // b.pmore
  963e74:	52800413 	mov	w19, #0x20                  	// #32
  963e78:	2a1303e1 	mov	w1, w19
  963e7c:	aa1403e0 	mov	x0, x20
  963e80:	11004273 	add	w19, w19, #0x10
  963e84:	52800002 	mov	w2, #0x0                   	// #0
  963e88:	94000360 	bl	964c08 <gicd_write_icfgr>
  963e8c:	6b1302bf 	cmp	w21, w19
  963e90:	54ffff48 	b.hi	963e78 <gicv3_spis_config_defaults+0x68>  // b.pmore
  963e94:	f94013f5 	ldr	x21, [sp, #32]
  963e98:	a94153f3 	ldp	x19, x20, [sp, #16]
  963e9c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  963ea0:	d65f03c0 	ret
  963ea4:	00000000 	.inst	0x00000000 ; undefined

0000000000963ea8 <gicv3_secure_spis_config_props>:
  963ea8:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
  963eac:	910003fd 	mov	x29, sp
  963eb0:	a9025bf5 	stp	x21, x22, [sp, #32]
  963eb4:	34000882 	cbz	w2, 963fc4 <gicv3_secure_spis_config_props+0x11c>
  963eb8:	51000442 	sub	w2, w2, #0x1
  963ebc:	91001035 	add	x21, x1, #0x4
  963ec0:	52800016 	mov	w22, #0x0                   	// #0
  963ec4:	a90153f3 	stp	x19, x20, [sp, #16]
  963ec8:	8b224ab5 	add	x21, x21, w2, uxtw #2
  963ecc:	aa0003f4 	mov	x20, x0
  963ed0:	aa0103f3 	mov	x19, x1
  963ed4:	a90363f7 	stp	x23, x24, [sp, #48]
  963ed8:	91340017 	add	x23, x0, #0xd00
  963edc:	91401818 	add	x24, x0, #0x6, lsl #12
  963ee0:	f90023f9 	str	x25, [sp, #64]
  963ee4:	52800039 	mov	w25, #0x1                   	// #1
  963ee8:	1400001d 	b	963f5c <gicv3_secure_spis_config_props+0xb4>
  963eec:	d3452403 	ubfx	x3, x0, #5, #5
  963ef0:	321e02d6 	orr	w22, w22, #0x4
  963ef4:	12002401 	and	w1, w0, #0x3ff
  963ef8:	1ac02320 	lsl	w0, w25, w0
  963efc:	531e7463 	lsl	w3, w3, #2
  963f00:	b8634ae4 	ldr	w4, [x23, w3, uxtw]
  963f04:	2a040000 	orr	w0, w0, w4
  963f08:	b8234ae0 	str	w0, [x23, w3, uxtw]
  963f0c:	aa1403e0 	mov	x0, x20
  963f10:	d3441442 	ubfx	x2, x2, #4, #2
  963f14:	9400035f 	bl	964c90 <gicd_set_icfgr>
  963f18:	b9400262 	ldr	w2, [x19]
  963f1c:	aa1403e0 	mov	x0, x20
  963f20:	79400261 	ldrh	w1, [x19]
  963f24:	d34a4442 	ubfx	x2, x2, #10, #8
  963f28:	12002421 	and	w1, w1, #0x3ff
  963f2c:	94000355 	bl	964c80 <gicd_set_ipriorityr>
  963f30:	d53800a3 	mrs	x3, mpidr_el1
  963f34:	79400262 	ldrh	w2, [x19]
  963f38:	92405c63 	and	x3, x3, #0xffffff
  963f3c:	aa1403e0 	mov	x0, x20
  963f40:	12002441 	and	w1, w2, #0x3ff
  963f44:	531d2442 	ubfiz	w2, w2, #3, #10
  963f48:	f8224b03 	str	x3, [x24, w2, uxtw]
  963f4c:	94000345 	bl	964c60 <gicd_set_isenabler>
  963f50:	91001273 	add	x19, x19, #0x4
  963f54:	eb1302bf 	cmp	x21, x19
  963f58:	54000280 	b.eq	963fa8 <gicv3_secure_spis_config_props+0x100>  // b.none
  963f5c:	79400261 	ldrh	w1, [x19]
  963f60:	aa1403e0 	mov	x0, x20
  963f64:	12002421 	and	w1, w1, #0x3ff
  963f68:	71007c3f 	cmp	w1, #0x1f
  963f6c:	54ffff29 	b.ls	963f50 <gicv3_secure_spis_config_props+0xa8>  // b.plast
  963f70:	94000332 	bl	964c38 <gicd_clr_igroupr>
  963f74:	39400a62 	ldrb	w2, [x19, #2]
  963f78:	79400260 	ldrh	w0, [x19]
  963f7c:	721e045f 	tst	w2, #0xc
  963f80:	54fffb60 	b.eq	963eec <gicv3_secure_spis_config_props+0x44>  // b.none
  963f84:	d3452403 	ubfx	x3, x0, #5, #5
  963f88:	12002401 	and	w1, w0, #0x3ff
  963f8c:	320002d6 	orr	w22, w22, #0x1
  963f90:	1ac02320 	lsl	w0, w25, w0
  963f94:	531e7463 	lsl	w3, w3, #2
  963f98:	b8634ae4 	ldr	w4, [x23, w3, uxtw]
  963f9c:	0a200080 	bic	w0, w4, w0
  963fa0:	b8234ae0 	str	w0, [x23, w3, uxtw]
  963fa4:	17ffffda 	b	963f0c <gicv3_secure_spis_config_props+0x64>
  963fa8:	2a1603e0 	mov	w0, w22
  963fac:	a94153f3 	ldp	x19, x20, [sp, #16]
  963fb0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  963fb4:	a94363f7 	ldp	x23, x24, [sp, #48]
  963fb8:	f94023f9 	ldr	x25, [sp, #64]
  963fbc:	a8c57bfd 	ldp	x29, x30, [sp], #80
  963fc0:	d65f03c0 	ret
  963fc4:	52800016 	mov	w22, #0x0                   	// #0
  963fc8:	2a1603e0 	mov	w0, w22
  963fcc:	a9425bf5 	ldp	x21, x22, [sp, #32]
  963fd0:	a8c57bfd 	ldp	x29, x30, [sp], #80
  963fd4:	d65f03c0 	ret

0000000000963fd8 <gicv3_ppi_sgi_config_defaults>:
  963fd8:	d2803001 	mov	x1, #0x180                 	// #384
  963fdc:	12800002 	mov	w2, #0xffffffff            	// #-1
  963fe0:	f2a00021 	movk	x1, #0x1, lsl #16
  963fe4:	b8216802 	str	w2, [x0, x1]
  963fe8:	b9400001 	ldr	w1, [x0]
  963fec:	371fffe1 	tbnz	w1, #3, 963fe8 <gicv3_ppi_sgi_config_defaults+0x10>
  963ff0:	d2801004 	mov	x4, #0x80                  	// #128
  963ff4:	91404001 	add	x1, x0, #0x10, lsl #12
  963ff8:	91404003 	add	x3, x0, #0x10, lsl #12
  963ffc:	f2a00024 	movk	x4, #0x1, lsl #16
  964000:	91100021 	add	x1, x1, #0x400
  964004:	91108063 	add	x3, x3, #0x420
  964008:	12800005 	mov	w5, #0xffffffff            	// #-1
  96400c:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
  964010:	b8246805 	str	w5, [x0, x4]
  964014:	d503201f 	nop
  964018:	b8004422 	str	w2, [x1], #4
  96401c:	eb01007f 	cmp	x3, x1
  964020:	54ffffc1 	b.ne	964018 <gicv3_ppi_sgi_config_defaults+0x40>  // b.any
  964024:	d2818081 	mov	x1, #0xc04                 	// #3076
  964028:	f2a00021 	movk	x1, #0x1, lsl #16
  96402c:	b821681f 	str	wzr, [x0, x1]
  964030:	d65f03c0 	ret
  964034:	00000000 	.inst	0x00000000 ; undefined

0000000000964038 <gicv3_secure_ppi_sgi_config_props>:
  964038:	aa0003e4 	mov	x4, x0
  96403c:	34000802 	cbz	w2, 96413c <gicv3_secure_ppi_sgi_config_props+0x104>
  964040:	51000442 	sub	w2, w2, #0x1
  964044:	9140400d 	add	x13, x0, #0x10, lsl #12
  964048:	91001026 	add	x6, x1, #0x4
  96404c:	d2801009 	mov	x9, #0x80                  	// #128
  964050:	d281a008 	mov	x8, #0xd00                 	// #3328
  964054:	d280200c 	mov	x12, #0x100                 	// #256
  964058:	d281808b 	mov	x11, #0xc04                 	// #3076
  96405c:	911001ad 	add	x13, x13, #0x400
  964060:	8b2248c6 	add	x6, x6, w2, uxtw #2
  964064:	52800000 	mov	w0, #0x0                   	// #0
  964068:	f2a00029 	movk	x9, #0x1, lsl #16
  96406c:	52800027 	mov	w7, #0x1                   	// #1
  964070:	f2a00028 	movk	x8, #0x1, lsl #16
  964074:	f2a0002c 	movk	x12, #0x1, lsl #16
  964078:	f2a0002b 	movk	x11, #0x1, lsl #16
  96407c:	5280006a 	mov	w10, #0x3                   	// #3
  964080:	79400023 	ldrh	w3, [x1]
  964084:	12002462 	and	w2, w3, #0x3ff
  964088:	71007c5f 	cmp	w2, #0x1f
  96408c:	d3402463 	ubfx	x3, x3, #0, #10
  964090:	1ac220e2 	lsl	w2, w7, w2
  964094:	54000428 	b.hi	964118 <gicv3_secure_ppi_sgi_config_props+0xe0>  // b.pmore
  964098:	b8696885 	ldr	w5, [x4, x9]
  96409c:	2a2203ee 	mvn	w14, w2
  9640a0:	3940082f 	ldrb	w15, [x1, #2]
  9640a4:	0a2200a5 	bic	w5, w5, w2
  9640a8:	b8296885 	str	w5, [x4, x9]
  9640ac:	721e05ff 	tst	w15, #0xc
  9640b0:	540003c1 	b.ne	964128 <gicv3_secure_ppi_sgi_config_props+0xf0>  // b.any
  9640b4:	b8686885 	ldr	w5, [x4, x8]
  9640b8:	321e0000 	orr	w0, w0, #0x4
  9640bc:	2a050042 	orr	w2, w2, w5
  9640c0:	b8286882 	str	w2, [x4, x8]
  9640c4:	b9400022 	ldr	w2, [x1]
  9640c8:	92403c63 	and	x3, x3, #0xffff
  9640cc:	d34a4442 	ubfx	x2, x2, #10, #8
  9640d0:	382369a2 	strb	w2, [x13, x3]
  9640d4:	79400022 	ldrh	w2, [x1]
  9640d8:	12002442 	and	w2, w2, #0x3ff
  9640dc:	110fc045 	add	w5, w2, #0x3f0
  9640e0:	531f0c4f 	ubfiz	w15, w2, #1, #4
  9640e4:	120024a5 	and	w5, w5, #0x3ff
  9640e8:	71003cbf 	cmp	w5, #0xf
  9640ec:	1ac220e2 	lsl	w2, w7, w2
  9640f0:	1acf214e 	lsl	w14, w10, w15
  9640f4:	54000108 	b.hi	964114 <gicv3_secure_ppi_sgi_config_props+0xdc>  // b.pmore
  9640f8:	39400823 	ldrb	w3, [x1, #2]
  9640fc:	b86b6885 	ldr	w5, [x4, x11]
  964100:	d3441463 	ubfx	x3, x3, #4, #2
  964104:	0a2e00ae 	bic	w14, w5, w14
  964108:	1acf2063 	lsl	w3, w3, w15
  96410c:	2a0e0063 	orr	w3, w3, w14
  964110:	b82b6883 	str	w3, [x4, x11]
  964114:	b82c6882 	str	w2, [x4, x12]
  964118:	91001021 	add	x1, x1, #0x4
  96411c:	eb06003f 	cmp	x1, x6
  964120:	54fffb01 	b.ne	964080 <gicv3_secure_ppi_sgi_config_props+0x48>  // b.any
  964124:	d65f03c0 	ret
  964128:	b8686882 	ldr	w2, [x4, x8]
  96412c:	32000000 	orr	w0, w0, #0x1
  964130:	0a0201ce 	and	w14, w14, w2
  964134:	b828688e 	str	w14, [x4, x8]
  964138:	17ffffe3 	b	9640c4 <gicv3_secure_ppi_sgi_config_props+0x8c>
  96413c:	52800000 	mov	w0, #0x0                   	// #0
  964140:	d65f03c0 	ret
  964144:	00000000 	.inst	0x00000000 ; undefined

0000000000964148 <arm_gicv3_distif_pre_save>:
  964148:	b0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  96414c:	f9424421 	ldr	x1, [x1, #1160]
  964150:	f9401021 	ldr	x1, [x1, #32]
  964154:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
  964158:	91005001 	add	x1, x0, #0x14
  96415c:	b9401402 	ldr	w2, [x0, #20]
  964160:	32000042 	orr	w2, w2, #0x1
  964164:	b9001402 	str	w2, [x0, #20]
  964168:	b9400020 	ldr	w0, [x1]
  96416c:	36ffffe0 	tbz	w0, #31, 964168 <arm_gicv3_distif_pre_save+0x20>
  964170:	d65f03c0 	ret
  964174:	00000000 	.inst	0x00000000 ; undefined

0000000000964178 <arm_gicv3_distif_post_restore>:
  964178:	b0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  96417c:	f9424421 	ldr	x1, [x1, #1160]
  964180:	f9401021 	ldr	x1, [x1, #32]
  964184:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
  964188:	91005001 	add	x1, x0, #0x14
  96418c:	b9401402 	ldr	w2, [x0, #20]
  964190:	360000c2 	tbz	w2, #0, 9641a8 <arm_gicv3_distif_post_restore+0x30>
  964194:	b9401402 	ldr	w2, [x0, #20]
  964198:	121f7842 	and	w2, w2, #0xfffffffe
  96419c:	b9001402 	str	w2, [x0, #20]
  9641a0:	b9400020 	ldr	w0, [x1]
  9641a4:	37ffffe0 	tbnz	w0, #31, 9641a0 <arm_gicv3_distif_post_restore+0x28>
  9641a8:	d65f03c0 	ret
  9641ac:	00000000 	.inst	0x00000000 ; undefined

00000000009641b0 <gicv3_distif_pre_save>:
  9641b0:	17ffffe6 	b	964148 <arm_gicv3_distif_pre_save>
  9641b4:	00000000 	.inst	0x00000000 ; undefined

00000000009641b8 <gicv3_distif_post_restore>:
  9641b8:	17fffff0 	b	964178 <arm_gicv3_distif_post_restore>
  9641bc:	00000000 	.inst	0x00000000 ; undefined

00000000009641c0 <gicv3_driver_init>:
  9641c0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9641c4:	d29ffd01 	mov	x1, #0xffe8                	// #65512
  9641c8:	910003fd 	mov	x29, sp
  9641cc:	a90153f3 	stp	x19, x20, [sp, #16]
  9641d0:	aa0003f3 	mov	x19, x0
  9641d4:	f9400000 	ldr	x0, [x0]
  9641d8:	f9400662 	ldr	x2, [x19, #8]
  9641dc:	b8616801 	ldr	w1, [x0, x1]
  9641e0:	b9400000 	ldr	w0, [x0]
  9641e4:	b5000162 	cbnz	x2, 964210 <gicv3_driver_init+0x50>
  9641e8:	b0000074 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  9641ec:	d2800101 	mov	x1, #0x8                   	// #8
  9641f0:	91122280 	add	x0, x20, #0x488
  9641f4:	f9024693 	str	x19, [x20, #1160]
  9641f8:	94001235 	bl	968acc <flush_dcache_range>
  9641fc:	f9424680 	ldr	x0, [x20, #1160]
  964200:	d2800601 	mov	x1, #0x30                  	// #48
  964204:	a94153f3 	ldp	x19, x20, [sp, #16]
  964208:	a8c27bfd 	ldp	x29, x30, [sp], #32
  96420c:	14001230 	b	968acc <flush_dcache_range>
  964210:	a9420e60 	ldp	x0, x3, [x19, #32]
  964214:	b9401e61 	ldr	w1, [x19, #28]
  964218:	97fffee2 	bl	963da0 <gicv3_rdistif_base_addrs_probe>
  96421c:	f9401260 	ldr	x0, [x19, #32]
  964220:	b9401e61 	ldr	w1, [x19, #28]
  964224:	d37df021 	lsl	x1, x1, #3
  964228:	94001229 	bl	968acc <flush_dcache_range>
  96422c:	17ffffef 	b	9641e8 <gicv3_driver_init+0x28>

0000000000964230 <gicv3_distif_init>:
  964230:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  964234:	910003fd 	mov	x29, sp
  964238:	f9000bf3 	str	x19, [sp, #16]
  96423c:	b0000073 	adrp	x19, 971000 <imx_gicv3_ctx+0x24d0>
  964240:	f9424660 	ldr	x0, [x19, #1160]
  964244:	f9400000 	ldr	x0, [x0]
  964248:	b9400001 	ldr	w1, [x0]
  96424c:	121d7021 	and	w1, w1, #0xfffffff8
  964250:	b9000001 	str	w1, [x0]
  964254:	d503201f 	nop
  964258:	b9400001 	ldr	w1, [x0]
  96425c:	37ffffe1 	tbnz	w1, #31, 964258 <gicv3_distif_init+0x28>
  964260:	b9400001 	ldr	w1, [x0]
  964264:	321c0421 	orr	w1, w1, #0x30
  964268:	b9000001 	str	w1, [x0]
  96426c:	d503201f 	nop
  964270:	b9400001 	ldr	w1, [x0]
  964274:	37ffffe1 	tbnz	w1, #31, 964270 <gicv3_distif_init+0x40>
  964278:	97fffee6 	bl	963e10 <gicv3_spis_config_defaults>
  96427c:	f9424662 	ldr	x2, [x19, #1160]
  964280:	f9400040 	ldr	x0, [x2]
  964284:	f9400841 	ldr	x1, [x2, #16]
  964288:	b9401842 	ldr	w2, [x2, #24]
  96428c:	97ffff07 	bl	963ea8 <gicv3_secure_spis_config_props>
  964290:	f9424661 	ldr	x1, [x19, #1160]
  964294:	f9400021 	ldr	x1, [x1]
  964298:	b9400022 	ldr	w2, [x1]
  96429c:	2a020000 	orr	w0, w0, w2
  9642a0:	b9000020 	str	w0, [x1]
  9642a4:	d503201f 	nop
  9642a8:	b9400020 	ldr	w0, [x1]
  9642ac:	37ffffe0 	tbnz	w0, #31, 9642a8 <gicv3_distif_init+0x78>
  9642b0:	f9400bf3 	ldr	x19, [sp, #16]
  9642b4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9642b8:	d65f03c0 	ret
  9642bc:	00000000 	.inst	0x00000000 ; undefined

00000000009642c0 <gicv3_rdistif_on>:
  9642c0:	d65f03c0 	ret
  9642c4:	00000000 	.inst	0x00000000 ; undefined

00000000009642c8 <gicv3_rdistif_init>:
  9642c8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  9642cc:	910003fd 	mov	x29, sp
  9642d0:	a90153f3 	stp	x19, x20, [sp, #16]
  9642d4:	b0000073 	adrp	x19, 971000 <imx_gicv3_ctx+0x24d0>
  9642d8:	2a0003f4 	mov	w20, w0
  9642dc:	f9424661 	ldr	x1, [x19, #1160]
  9642e0:	f9400021 	ldr	x1, [x1]
  9642e4:	f90013f5 	str	x21, [sp, #32]
  9642e8:	b9400035 	ldr	w21, [x1]
  9642ec:	97fffff5 	bl	9642c0 <gicv3_rdistif_on>
  9642f0:	f9424660 	ldr	x0, [x19, #1160]
  9642f4:	f9401000 	ldr	x0, [x0, #32]
  9642f8:	f8745814 	ldr	x20, [x0, w20, uxtw #3]
  9642fc:	aa1403e0 	mov	x0, x20
  964300:	97ffff36 	bl	963fd8 <gicv3_ppi_sgi_config_defaults>
  964304:	f9424662 	ldr	x2, [x19, #1160]
  964308:	aa1403e0 	mov	x0, x20
  96430c:	f9400841 	ldr	x1, [x2, #16]
  964310:	b9401842 	ldr	w2, [x2, #24]
  964314:	97ffff49 	bl	964038 <gicv3_secure_ppi_sgi_config_props>
  964318:	6a35001f 	bics	wzr, w0, w21
  96431c:	54000120 	b.eq	964340 <gicv3_rdistif_init+0x78>  // b.none
  964320:	f9424661 	ldr	x1, [x19, #1160]
  964324:	f9400021 	ldr	x1, [x1]
  964328:	b9400022 	ldr	w2, [x1]
  96432c:	2a020000 	orr	w0, w0, w2
  964330:	b9000020 	str	w0, [x1]
  964334:	d503201f 	nop
  964338:	b9400020 	ldr	w0, [x1]
  96433c:	37ffffe0 	tbnz	w0, #31, 964338 <gicv3_rdistif_init+0x70>
  964340:	a94153f3 	ldp	x19, x20, [sp, #16]
  964344:	f94013f5 	ldr	x21, [sp, #32]
  964348:	a8c37bfd 	ldp	x29, x30, [sp], #48
  96434c:	d65f03c0 	ret

0000000000964350 <gicv3_cpuif_enable>:
  964350:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  964354:	b0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  964358:	910003fd 	mov	x29, sp
  96435c:	f9424421 	ldr	x1, [x1, #1160]
  964360:	f9401021 	ldr	x1, [x1, #32]
  964364:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
  964368:	97fffe76 	bl	963d40 <gicv3_rdistif_mark_core_awake>
  96436c:	d53ecca0 	mrs	x0, s3_6_c12_c12_5
  964370:	b2400c00 	orr	x0, x0, #0xf
  964374:	d51ecca0 	msr	s3_6_c12_c12_5, x0
  964378:	d53e1100 	mrs	x0, scr_el3
  96437c:	32000001 	orr	w1, w0, #0x1
  964380:	d51e1101 	msr	scr_el3, x1
  964384:	d5033fdf 	isb
  964388:	d53cc9a1 	mrs	x1, s3_4_c12_c9_5
  96438c:	b2400c21 	orr	x1, x1, #0xf
  964390:	d51cc9a1 	msr	s3_4_c12_c9_5, x1
  964394:	d2800021 	mov	x1, #0x1                   	// #1
  964398:	d518cca1 	msr	s3_0_c12_c12_5, x1
  96439c:	d5033fdf 	isb
  9643a0:	927f7800 	and	x0, x0, #0xfffffffe
  9643a4:	d51e1100 	msr	scr_el3, x0
  9643a8:	d5033fdf 	isb
  9643ac:	d518cca1 	msr	s3_0_c12_c12_5, x1
  9643b0:	d5033fdf 	isb
  9643b4:	d2801fe0 	mov	x0, #0xff                  	// #255
  9643b8:	d5184600 	msr	s3_0_c4_c6_0, x0
  9643bc:	d518ccc1 	msr	s3_0_c12_c12_6, x1
  9643c0:	d53ecce0 	mrs	x0, s3_6_c12_c12_7
  9643c4:	b27f0000 	orr	x0, x0, #0x2
  9643c8:	d51ecce0 	msr	s3_6_c12_c12_7, x0
  9643cc:	d5033fdf 	isb
  9643d0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9643d4:	d65f03c0 	ret

00000000009643d8 <gicv3_cpuif_disable>:
  9643d8:	d53ecca1 	mrs	x1, s3_6_c12_c12_5
  9643dc:	b27f0421 	orr	x1, x1, #0x6
  9643e0:	d51ecca1 	msr	s3_6_c12_c12_5, x1
  9643e4:	d538ccc1 	mrs	x1, s3_0_c12_c12_6
  9643e8:	927f7821 	and	x1, x1, #0xfffffffe
  9643ec:	d518ccc1 	msr	s3_0_c12_c12_6, x1
  9643f0:	d53ecce1 	mrs	x1, s3_6_c12_c12_7
  9643f4:	927e7421 	and	x1, x1, #0xfffffffc
  9643f8:	d51ecce1 	msr	s3_6_c12_c12_7, x1
  9643fc:	d5033fdf 	isb
  964400:	b0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  964404:	f9424421 	ldr	x1, [x1, #1160]
  964408:	f9401021 	ldr	x1, [x1, #32]
  96440c:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
  964410:	17fffe5c 	b	963d80 <gicv3_rdistif_mark_core_asleep>
  964414:	00000000 	.inst	0x00000000 ; undefined

0000000000964418 <gicv3_get_pending_interrupt_type>:
  964418:	d538c840 	mrs	x0, s3_0_c12_c8_2
  96441c:	12005c00 	and	w0, w0, #0xffffff
  964420:	d65f03c0 	ret
  964424:	00000000 	.inst	0x00000000 ; undefined

0000000000964428 <gicv3_rdistif_save>:
  964428:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  96442c:	b0000062 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  964430:	910003fd 	mov	x29, sp
  964434:	a9025bf5 	stp	x21, x22, [sp, #32]
  964438:	2a0003f6 	mov	w22, w0
  96443c:	aa0103f5 	mov	x21, x1
  964440:	f9424440 	ldr	x0, [x2, #1160]
  964444:	a90153f3 	stp	x19, x20, [sp, #16]
  964448:	f9401000 	ldr	x0, [x0, #32]
  96444c:	f8765814 	ldr	x20, [x0, w22, uxtw #3]
  964450:	b9400282 	ldr	w2, [x20]
  964454:	121d0053 	and	w19, w2, #0x8
  964458:	371fffc2 	tbnz	w2, #3, 964450 <gicv3_rdistif_save+0x28>
  96445c:	b9400280 	ldr	w0, [x20]
  964460:	d2801001 	mov	x1, #0x80                  	// #128
  964464:	f9403a82 	ldr	x2, [x20, #112]
  964468:	f2a00021 	movk	x1, #0x1, lsl #16
  96446c:	f90002a2 	str	x2, [x21]
  964470:	d2804005 	mov	x5, #0x200                 	// #512
  964474:	b90012a0 	str	w0, [x21, #16]
  964478:	d2802000 	mov	x0, #0x100                 	// #256
  96447c:	f9403e86 	ldr	x6, [x20, #120]
  964480:	f2a00020 	movk	x0, #0x1, lsl #16
  964484:	b8616a81 	ldr	w1, [x20, x1]
  964488:	f2a00025 	movk	x5, #0x1, lsl #16
  96448c:	b90016a1 	str	w1, [x21, #20]
  964490:	d2806004 	mov	x4, #0x300                 	// #768
  964494:	f2a00024 	movk	x4, #0x1, lsl #16
  964498:	d2818003 	mov	x3, #0xc00                 	// #3072
  96449c:	b8606a87 	ldr	w7, [x20, x0]
  9644a0:	f2a00023 	movk	x3, #0x1, lsl #16
  9644a4:	b9001aa7 	str	w7, [x21, #24]
  9644a8:	d2818082 	mov	x2, #0xc04                 	// #3076
  9644ac:	f2a00022 	movk	x2, #0x1, lsl #16
  9644b0:	d281a001 	mov	x1, #0xd00                 	// #3328
  9644b4:	b8656a85 	ldr	w5, [x20, x5]
  9644b8:	f2a00021 	movk	x1, #0x1, lsl #16
  9644bc:	b9001ea5 	str	w5, [x21, #28]
  9644c0:	91340000 	add	x0, x0, #0xd00
  9644c4:	f90006a6 	str	x6, [x21, #8]
  9644c8:	b8646a84 	ldr	w4, [x20, x4]
  9644cc:	b90022a4 	str	w4, [x21, #32]
  9644d0:	b8636a83 	ldr	w3, [x20, x3]
  9644d4:	b90046a3 	str	w3, [x21, #68]
  9644d8:	b8626a82 	ldr	w2, [x20, x2]
  9644dc:	b9004aa2 	str	w2, [x21, #72]
  9644e0:	b8616a81 	ldr	w1, [x20, x1]
  9644e4:	b9004ea1 	str	w1, [x21, #76]
  9644e8:	b8606a80 	ldr	w0, [x20, x0]
  9644ec:	b90052a0 	str	w0, [x21, #80]
  9644f0:	2a1303e1 	mov	w1, w19
  9644f4:	aa1403e0 	mov	x0, x20
  9644f8:	97fffe06 	bl	963d10 <gicr_read_ipriorityr>
  9644fc:	927e7662 	and	x2, x19, #0xfffffffc
  964500:	11001273 	add	w19, w19, #0x4
  964504:	8b0202a2 	add	x2, x21, x2
  964508:	7100827f 	cmp	w19, #0x20
  96450c:	b9002440 	str	w0, [x2, #36]
  964510:	54ffff01 	b.ne	9644f0 <gicv3_rdistif_save+0xc8>  // b.any
  964514:	2a1603e0 	mov	w0, w22
  964518:	a94153f3 	ldp	x19, x20, [sp, #16]
  96451c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  964520:	a8c37bfd 	ldp	x29, x30, [sp], #48
  964524:	17ffff23 	b	9641b0 <gicv3_distif_pre_save>

0000000000964528 <gicv3_rdistif_init_restore>:
  964528:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  96452c:	b0000062 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  964530:	910003fd 	mov	x29, sp
  964534:	f9424442 	ldr	x2, [x2, #1160]
  964538:	f90013f5 	str	x21, [sp, #32]
  96453c:	aa0103f5 	mov	x21, x1
  964540:	a90153f3 	stp	x19, x20, [sp, #16]
  964544:	2a0003f4 	mov	w20, w0
  964548:	f9401041 	ldr	x1, [x2, #32]
  96454c:	f8745833 	ldr	x19, [x1, w20, uxtw #3]
  964550:	97ffff5c 	bl	9642c0 <gicv3_rdistif_on>
  964554:	2a1403e0 	mov	w0, w20
  964558:	97ffff18 	bl	9641b8 <gicv3_distif_post_restore>
  96455c:	d2803000 	mov	x0, #0x180                 	// #384
  964560:	12800001 	mov	w1, #0xffffffff            	// #-1
  964564:	f2a00020 	movk	x0, #0x1, lsl #16
  964568:	b8206a61 	str	w1, [x19, x0]
  96456c:	d503201f 	nop
  964570:	b9400260 	ldr	w0, [x19]
  964574:	121d0014 	and	w20, w0, #0x8
  964578:	371fffc0 	tbnz	w0, #3, 964570 <gicv3_rdistif_init_restore+0x48>
  96457c:	b94012a0 	ldr	w0, [x21, #16]
  964580:	d2801001 	mov	x1, #0x80                  	// #128
  964584:	f94002a2 	ldr	x2, [x21]
  964588:	121f7800 	and	w0, w0, #0xfffffffe
  96458c:	b9000260 	str	w0, [x19]
  964590:	f2a00021 	movk	x1, #0x1, lsl #16
  964594:	f9003a62 	str	x2, [x19, #112]
  964598:	b94016a0 	ldr	w0, [x21, #20]
  96459c:	f94006a2 	ldr	x2, [x21, #8]
  9645a0:	f9003e62 	str	x2, [x19, #120]
  9645a4:	b8216a60 	str	w0, [x19, x1]
  9645a8:	927e7682 	and	x2, x20, #0xfffffffc
  9645ac:	2a1403e1 	mov	w1, w20
  9645b0:	8b0202a2 	add	x2, x21, x2
  9645b4:	11001294 	add	w20, w20, #0x4
  9645b8:	aa1303e0 	mov	x0, x19
  9645bc:	b9402442 	ldr	w2, [x2, #36]
  9645c0:	97fffdda 	bl	963d28 <gicr_write_ipriorityr>
  9645c4:	7100829f 	cmp	w20, #0x20
  9645c8:	54ffff01 	b.ne	9645a8 <gicv3_rdistif_init_restore+0x80>  // b.any
  9645cc:	d2818000 	mov	x0, #0xc00                 	// #3072
  9645d0:	b94046a1 	ldr	w1, [x21, #68]
  9645d4:	f2a00020 	movk	x0, #0x1, lsl #16
  9645d8:	d2818084 	mov	x4, #0xc04                 	// #3076
  9645dc:	f2a00024 	movk	x4, #0x1, lsl #16
  9645e0:	d281a003 	mov	x3, #0xd00                 	// #3328
  9645e4:	b8206a61 	str	w1, [x19, x0]
  9645e8:	f2a00023 	movk	x3, #0x1, lsl #16
  9645ec:	d281c002 	mov	x2, #0xe00                 	// #3584
  9645f0:	d2804001 	mov	x1, #0x200                 	// #512
  9645f4:	b9404aa5 	ldr	w5, [x21, #72]
  9645f8:	f2a00022 	movk	x2, #0x1, lsl #16
  9645fc:	b8246a65 	str	w5, [x19, x4]
  964600:	f2a00021 	movk	x1, #0x1, lsl #16
  964604:	d2806000 	mov	x0, #0x300                 	// #768
  964608:	b9404ea4 	ldr	w4, [x21, #76]
  96460c:	f2a00020 	movk	x0, #0x1, lsl #16
  964610:	b8236a64 	str	w4, [x19, x3]
  964614:	b94052a3 	ldr	w3, [x21, #80]
  964618:	b8226a63 	str	w3, [x19, x2]
  96461c:	b9401ea2 	ldr	w2, [x21, #28]
  964620:	b8216a62 	str	w2, [x19, x1]
  964624:	b94022a1 	ldr	w1, [x21, #32]
  964628:	b8206a61 	str	w1, [x19, x0]
  96462c:	d503201f 	nop
  964630:	b9400260 	ldr	w0, [x19]
  964634:	37ffffe0 	tbnz	w0, #31, 964630 <gicv3_rdistif_init_restore+0x108>
  964638:	d2802000 	mov	x0, #0x100                 	// #256
  96463c:	b9401aa1 	ldr	w1, [x21, #24]
  964640:	f2a00020 	movk	x0, #0x1, lsl #16
  964644:	b8206a61 	str	w1, [x19, x0]
  964648:	b94012a0 	ldr	w0, [x21, #16]
  96464c:	b9000260 	str	w0, [x19]
  964650:	b9400260 	ldr	w0, [x19]
  964654:	371fffe0 	tbnz	w0, #3, 964650 <gicv3_rdistif_init_restore+0x128>
  964658:	a94153f3 	ldp	x19, x20, [sp, #16]
  96465c:	f94013f5 	ldr	x21, [sp, #32]
  964660:	a8c37bfd 	ldp	x29, x30, [sp], #48
  964664:	d65f03c0 	ret

0000000000964668 <gicv3_distif_save>:
  964668:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  96466c:	b0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  964670:	910003fd 	mov	x29, sp
  964674:	a90153f3 	stp	x19, x20, [sp, #16]
  964678:	aa0003f4 	mov	x20, x0
  96467c:	f9424420 	ldr	x0, [x1, #1160]
  964680:	a9025bf5 	stp	x21, x22, [sp, #32]
  964684:	52807f95 	mov	w21, #0x3fc                 	// #1020
  964688:	f9400013 	ldr	x19, [x0]
  96468c:	b9400661 	ldr	w1, [x19, #4]
  964690:	531b1021 	ubfiz	w1, w1, #5, #5
  964694:	11008021 	add	w1, w1, #0x20
  964698:	6b15003f 	cmp	w1, w21
  96469c:	1a959035 	csel	w21, w1, w21, ls  // ls = plast
  9646a0:	b9400260 	ldr	w0, [x19]
  9646a4:	37ffffe0 	tbnz	w0, #31, 9646a0 <gicv3_distif_save+0x38>
  9646a8:	b9400260 	ldr	w0, [x19]
  9646ac:	7100803f 	cmp	w1, #0x20
  9646b0:	b91ee280 	str	w0, [x20, #7904]
  9646b4:	52800416 	mov	w22, #0x20                  	// #32
  9646b8:	54000d80 	b.eq	964868 <gicv3_distif_save+0x200>  // b.none
  9646bc:	d503201f 	nop
  9646c0:	2a1603e1 	mov	w1, w22
  9646c4:	aa1303e0 	mov	x0, x19
  9646c8:	9400010c 	bl	964af8 <gicd_read_igroupr>
  9646cc:	510082c2 	sub	w2, w22, #0x20
  9646d0:	110082d6 	add	w22, w22, #0x20
  9646d4:	6b1502df 	cmp	w22, w21
  9646d8:	53057c42 	lsr	w2, w2, #5
  9646dc:	8b020a82 	add	x2, x20, x2, lsl #2
  9646e0:	b91ee440 	str	w0, [x2, #7908]
  9646e4:	54fffee3 	b.cc	9646c0 <gicv3_distif_save+0x58>  // b.lo, b.ul, b.last
  9646e8:	52800416 	mov	w22, #0x20                  	// #32
  9646ec:	d503201f 	nop
  9646f0:	2a1603e1 	mov	w1, w22
  9646f4:	aa1303e0 	mov	x0, x19
  9646f8:	94000106 	bl	964b10 <gicd_read_isenabler>
  9646fc:	510082c2 	sub	w2, w22, #0x20
  964700:	110082d6 	add	w22, w22, #0x20
  964704:	6b1502df 	cmp	w22, w21
  964708:	53057c42 	lsr	w2, w2, #5
  96470c:	911f6042 	add	x2, x2, #0x7d8
  964710:	b8227a80 	str	w0, [x20, x2, lsl #2]
  964714:	54fffee3 	b.cc	9646f0 <gicv3_distif_save+0x88>  // b.lo, b.ul, b.last
  964718:	52800416 	mov	w22, #0x20                  	// #32
  96471c:	d503201f 	nop
  964720:	2a1603e1 	mov	w1, w22
  964724:	aa1303e0 	mov	x0, x19
  964728:	94000100 	bl	964b28 <gicd_read_ispendr>
  96472c:	510082c2 	sub	w2, w22, #0x20
  964730:	110082d6 	add	w22, w22, #0x20
  964734:	6b1502df 	cmp	w22, w21
  964738:	53057c42 	lsr	w2, w2, #5
  96473c:	8b020a82 	add	x2, x20, x2, lsl #2
  964740:	b91fdc40 	str	w0, [x2, #8156]
  964744:	54fffee3 	b.cc	964720 <gicv3_distif_save+0xb8>  // b.lo, b.ul, b.last
  964748:	52800416 	mov	w22, #0x20                  	// #32
  96474c:	d503201f 	nop
  964750:	2a1603e1 	mov	w1, w22
  964754:	aa1303e0 	mov	x0, x19
  964758:	940000fa 	bl	964b40 <gicd_read_isactiver>
  96475c:	510082c2 	sub	w2, w22, #0x20
  964760:	110082d6 	add	w22, w22, #0x20
  964764:	6b1502df 	cmp	w22, w21
  964768:	53057c42 	lsr	w2, w2, #5
  96476c:	8b020a82 	add	x2, x20, x2, lsl #2
  964770:	b9205840 	str	w0, [x2, #8280]
  964774:	54fffee3 	b.cc	964750 <gicv3_distif_save+0xe8>  // b.lo, b.ul, b.last
  964778:	52800416 	mov	w22, #0x20                  	// #32
  96477c:	d503201f 	nop
  964780:	2a1603e1 	mov	w1, w22
  964784:	aa1303e0 	mov	x0, x19
  964788:	940000f4 	bl	964b58 <gicd_read_ipriorityr>
  96478c:	510082c2 	sub	w2, w22, #0x20
  964790:	110012d6 	add	w22, w22, #0x4
  964794:	927e7442 	and	x2, x2, #0xfffffffc
  964798:	6b1502df 	cmp	w22, w21
  96479c:	8b020282 	add	x2, x20, x2
  9647a0:	b920d440 	str	w0, [x2, #8404]
  9647a4:	54fffee3 	b.cc	964780 <gicv3_distif_save+0x118>  // b.lo, b.ul, b.last
  9647a8:	52800416 	mov	w22, #0x20                  	// #32
  9647ac:	d503201f 	nop
  9647b0:	2a1603e1 	mov	w1, w22
  9647b4:	aa1303e0 	mov	x0, x19
  9647b8:	940000ec 	bl	964b68 <gicd_read_icfgr>
  9647bc:	510082c2 	sub	w2, w22, #0x20
  9647c0:	110042d6 	add	w22, w22, #0x10
  9647c4:	6b1502df 	cmp	w22, w21
  9647c8:	53047c42 	lsr	w2, w2, #4
  9647cc:	9124b042 	add	x2, x2, #0x92c
  9647d0:	b8227a80 	str	w0, [x20, x2, lsl #2]
  9647d4:	54fffee3 	b.cc	9647b0 <gicv3_distif_save+0x148>  // b.lo, b.ul, b.last
  9647d8:	52800416 	mov	w22, #0x20                  	// #32
  9647dc:	d503201f 	nop
  9647e0:	2a1603e1 	mov	w1, w22
  9647e4:	aa1303e0 	mov	x0, x19
  9647e8:	97fffd3e 	bl	963ce0 <gicd_read_igrpmodr>
  9647ec:	510082c2 	sub	w2, w22, #0x20
  9647f0:	110082d6 	add	w22, w22, #0x20
  9647f4:	6b1502df 	cmp	w22, w21
  9647f8:	53057c42 	lsr	w2, w2, #5
  9647fc:	8b020a82 	add	x2, x20, x2, lsl #2
  964800:	b925a840 	str	w0, [x2, #9640]
  964804:	54fffee3 	b.cc	9647e0 <gicv3_distif_save+0x178>  // b.lo, b.ul, b.last
  964808:	52800416 	mov	w22, #0x20                  	// #32
  96480c:	d503201f 	nop
  964810:	2a1603e1 	mov	w1, w22
  964814:	aa1303e0 	mov	x0, x19
  964818:	940000da 	bl	964b80 <gicd_read_nsacr>
  96481c:	510082c2 	sub	w2, w22, #0x20
  964820:	110042d6 	add	w22, w22, #0x10
  964824:	6b1502df 	cmp	w22, w21
  964828:	53047c42 	lsr	w2, w2, #4
  96482c:	8b020a82 	add	x2, x20, x2, lsl #2
  964830:	b9262440 	str	w0, [x2, #9764]
  964834:	54fffee3 	b.cc	964810 <gicv3_distif_save+0x1a8>  // b.lo, b.ul, b.last
  964838:	cb130294 	sub	x20, x20, x19
  96483c:	d28c2000 	mov	x0, #0x6100                	// #24832
  964840:	928c1fe1 	mov	x1, #0xffffffffffff9f00    	// #-24832
  964844:	8b010294 	add	x20, x20, x1
  964848:	8b000273 	add	x19, x19, x0
  96484c:	52800400 	mov	w0, #0x20                  	// #32
  964850:	f9400261 	ldr	x1, [x19]
  964854:	f8336a81 	str	x1, [x20, x19]
  964858:	11000400 	add	w0, w0, #0x1
  96485c:	91002273 	add	x19, x19, #0x8
  964860:	6b15001f 	cmp	w0, w21
  964864:	54ffff63 	b.cc	964850 <gicv3_distif_save+0x1e8>  // b.lo, b.ul, b.last
  964868:	a94153f3 	ldp	x19, x20, [sp, #16]
  96486c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  964870:	a8c37bfd 	ldp	x29, x30, [sp], #48
  964874:	d65f03c0 	ret

0000000000964878 <gicv3_distif_init_restore>:
  964878:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  96487c:	b0000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  964880:	910003fd 	mov	x29, sp
  964884:	a9025bf5 	stp	x21, x22, [sp, #32]
  964888:	aa0003f5 	mov	x21, x0
  96488c:	f9424420 	ldr	x0, [x1, #1160]
  964890:	a90153f3 	stp	x19, x20, [sp, #16]
  964894:	f9400013 	ldr	x19, [x0]
  964898:	b9400260 	ldr	w0, [x19]
  96489c:	121d7000 	and	w0, w0, #0xfffffff8
  9648a0:	b9000260 	str	w0, [x19]
  9648a4:	d503201f 	nop
  9648a8:	b9400260 	ldr	w0, [x19]
  9648ac:	37ffffe0 	tbnz	w0, #31, 9648a8 <gicv3_distif_init_restore+0x30>
  9648b0:	b9400260 	ldr	w0, [x19]
  9648b4:	321c0400 	orr	w0, w0, #0x30
  9648b8:	b9000260 	str	w0, [x19]
  9648bc:	d503201f 	nop
  9648c0:	b9400260 	ldr	w0, [x19]
  9648c4:	37ffffe0 	tbnz	w0, #31, 9648c0 <gicv3_distif_init_restore+0x48>
  9648c8:	b9400660 	ldr	w0, [x19, #4]
  9648cc:	52800416 	mov	w22, #0x20                  	// #32
  9648d0:	52807f94 	mov	w20, #0x3fc                 	// #1020
  9648d4:	531b1000 	ubfiz	w0, w0, #5, #5
  9648d8:	0b160000 	add	w0, w0, w22
  9648dc:	6b14001f 	cmp	w0, w20
  9648e0:	1a949014 	csel	w20, w0, w20, ls  // ls = plast
  9648e4:	6b16001f 	cmp	w0, w22
  9648e8:	54000d40 	b.eq	964a90 <gicv3_distif_init_restore+0x218>  // b.none
  9648ec:	d503201f 	nop
  9648f0:	510082c2 	sub	w2, w22, #0x20
  9648f4:	2a1603e1 	mov	w1, w22
  9648f8:	aa1303e0 	mov	x0, x19
  9648fc:	110082d6 	add	w22, w22, #0x20
  964900:	53057c42 	lsr	w2, w2, #5
  964904:	8b020aa2 	add	x2, x21, x2, lsl #2
  964908:	b95ee442 	ldr	w2, [x2, #7908]
  96490c:	940000a3 	bl	964b98 <gicd_write_igroupr>
  964910:	6b1402df 	cmp	w22, w20
  964914:	54fffee3 	b.cc	9648f0 <gicv3_distif_init_restore+0x78>  // b.lo, b.ul, b.last
  964918:	52800416 	mov	w22, #0x20                  	// #32
  96491c:	d503201f 	nop
  964920:	510082c2 	sub	w2, w22, #0x20
  964924:	2a1603e1 	mov	w1, w22
  964928:	927e7442 	and	x2, x2, #0xfffffffc
  96492c:	110012d6 	add	w22, w22, #0x4
  964930:	8b0202a2 	add	x2, x21, x2
  964934:	aa1303e0 	mov	x0, x19
  964938:	b960d442 	ldr	w2, [x2, #8404]
  96493c:	940000af 	bl	964bf8 <gicd_write_ipriorityr>
  964940:	6b1402df 	cmp	w22, w20
  964944:	54fffee3 	b.cc	964920 <gicv3_distif_init_restore+0xa8>  // b.lo, b.ul, b.last
  964948:	52800416 	mov	w22, #0x20                  	// #32
  96494c:	d503201f 	nop
  964950:	510082c2 	sub	w2, w22, #0x20
  964954:	2a1603e1 	mov	w1, w22
  964958:	aa1303e0 	mov	x0, x19
  96495c:	110042d6 	add	w22, w22, #0x10
  964960:	53047c42 	lsr	w2, w2, #4
  964964:	9124b042 	add	x2, x2, #0x92c
  964968:	b8627aa2 	ldr	w2, [x21, x2, lsl #2]
  96496c:	940000a7 	bl	964c08 <gicd_write_icfgr>
  964970:	6b1402df 	cmp	w22, w20
  964974:	54fffee3 	b.cc	964950 <gicv3_distif_init_restore+0xd8>  // b.lo, b.ul, b.last
  964978:	52800416 	mov	w22, #0x20                  	// #32
  96497c:	d503201f 	nop
  964980:	510082c2 	sub	w2, w22, #0x20
  964984:	2a1603e1 	mov	w1, w22
  964988:	aa1303e0 	mov	x0, x19
  96498c:	110082d6 	add	w22, w22, #0x20
  964990:	53057c42 	lsr	w2, w2, #5
  964994:	8b020aa2 	add	x2, x21, x2, lsl #2
  964998:	b965a842 	ldr	w2, [x2, #9640]
  96499c:	97fffcd7 	bl	963cf8 <gicd_write_igrpmodr>
  9649a0:	6b1402df 	cmp	w22, w20
  9649a4:	54fffee3 	b.cc	964980 <gicv3_distif_init_restore+0x108>  // b.lo, b.ul, b.last
  9649a8:	52800416 	mov	w22, #0x20                  	// #32
  9649ac:	d503201f 	nop
  9649b0:	510082c2 	sub	w2, w22, #0x20
  9649b4:	2a1603e1 	mov	w1, w22
  9649b8:	aa1303e0 	mov	x0, x19
  9649bc:	110042d6 	add	w22, w22, #0x10
  9649c0:	53047c42 	lsr	w2, w2, #4
  9649c4:	8b020aa2 	add	x2, x21, x2, lsl #2
  9649c8:	b9662442 	ldr	w2, [x2, #9764]
  9649cc:	94000095 	bl	964c20 <gicd_write_nsacr>
  9649d0:	6b1402df 	cmp	w22, w20
  9649d4:	54fffee3 	b.cc	9649b0 <gicv3_distif_init_restore+0x138>  // b.lo, b.ul, b.last
  9649d8:	cb1302a3 	sub	x3, x21, x19
  9649dc:	d28c2000 	mov	x0, #0x6100                	// #24832
  9649e0:	928c1fe2 	mov	x2, #0xffffffffffff9f00    	// #-24832
  9649e4:	8b020063 	add	x3, x3, x2
  9649e8:	8b000261 	add	x1, x19, x0
  9649ec:	52800400 	mov	w0, #0x20                  	// #32
  9649f0:	f8616862 	ldr	x2, [x3, x1]
  9649f4:	f8008422 	str	x2, [x1], #8
  9649f8:	11000400 	add	w0, w0, #0x1
  9649fc:	6b14001f 	cmp	w0, w20
  964a00:	54ffff83 	b.cc	9649f0 <gicv3_distif_init_restore+0x178>  // b.lo, b.ul, b.last
  964a04:	52800416 	mov	w22, #0x20                  	// #32
  964a08:	510082c2 	sub	w2, w22, #0x20
  964a0c:	2a1603e1 	mov	w1, w22
  964a10:	aa1303e0 	mov	x0, x19
  964a14:	110082d6 	add	w22, w22, #0x20
  964a18:	53057c42 	lsr	w2, w2, #5
  964a1c:	911f6042 	add	x2, x2, #0x7d8
  964a20:	b8627aa2 	ldr	w2, [x21, x2, lsl #2]
  964a24:	94000063 	bl	964bb0 <gicd_write_isenabler>
  964a28:	6b1402df 	cmp	w22, w20
  964a2c:	54fffee3 	b.cc	964a08 <gicv3_distif_init_restore+0x190>  // b.lo, b.ul, b.last
  964a30:	52800416 	mov	w22, #0x20                  	// #32
  964a34:	d503201f 	nop
  964a38:	510082c2 	sub	w2, w22, #0x20
  964a3c:	2a1603e1 	mov	w1, w22
  964a40:	aa1303e0 	mov	x0, x19
  964a44:	110082d6 	add	w22, w22, #0x20
  964a48:	53057c42 	lsr	w2, w2, #5
  964a4c:	8b020aa2 	add	x2, x21, x2, lsl #2
  964a50:	b95fdc42 	ldr	w2, [x2, #8156]
  964a54:	9400005d 	bl	964bc8 <gicd_write_ispendr>
  964a58:	6b1402df 	cmp	w22, w20
  964a5c:	54fffee3 	b.cc	964a38 <gicv3_distif_init_restore+0x1c0>  // b.lo, b.ul, b.last
  964a60:	52800416 	mov	w22, #0x20                  	// #32
  964a64:	d503201f 	nop
  964a68:	510082c2 	sub	w2, w22, #0x20
  964a6c:	2a1603e1 	mov	w1, w22
  964a70:	aa1303e0 	mov	x0, x19
  964a74:	110082d6 	add	w22, w22, #0x20
  964a78:	53057c42 	lsr	w2, w2, #5
  964a7c:	8b020aa2 	add	x2, x21, x2, lsl #2
  964a80:	b9605842 	ldr	w2, [x2, #8280]
  964a84:	94000057 	bl	964be0 <gicd_write_isactiver>
  964a88:	6b1402df 	cmp	w22, w20
  964a8c:	54fffee3 	b.cc	964a68 <gicv3_distif_init_restore+0x1f0>  // b.lo, b.ul, b.last
  964a90:	b95ee2a0 	ldr	w0, [x21, #7904]
  964a94:	b9000260 	str	w0, [x19]
  964a98:	b9400260 	ldr	w0, [x19]
  964a9c:	37ffffe0 	tbnz	w0, #31, 964a98 <gicv3_distif_init_restore+0x220>
  964aa0:	a94153f3 	ldp	x19, x20, [sp, #16]
  964aa4:	a9425bf5 	ldp	x21, x22, [sp, #32]
  964aa8:	a8c37bfd 	ldp	x29, x30, [sp], #48
  964aac:	d65f03c0 	ret

0000000000964ab0 <gicv3_raise_secure_g0_sgi>:
  964ab0:	d5033a9f 	dsb	ishst
  964ab4:	52800023 	mov	w3, #0x1                   	// #1
  964ab8:	d3609c22 	ubfx	x2, x1, #32, #8
  964abc:	d3505c25 	ubfx	x5, x1, #16, #8
  964ac0:	1ac12063 	lsl	w3, w3, w1
  964ac4:	d3680c04 	ubfiz	x4, x0, #24, #4
  964ac8:	d3483c21 	ubfx	x1, x1, #8, #8
  964acc:	d3500c40 	ubfiz	x0, x2, #48, #4
  964ad0:	92403c62 	and	x2, x3, #0xffff
  964ad4:	d3600ca3 	ubfiz	x3, x5, #32, #4
  964ad8:	aa040042 	orr	x2, x2, x4
  964adc:	aa030000 	orr	x0, x0, x3
  964ae0:	d3700c21 	ubfiz	x1, x1, #16, #4
  964ae4:	aa020000 	orr	x0, x0, x2
  964ae8:	aa010001 	orr	x1, x0, x1
  964aec:	d518cbe1 	msr	s3_0_c12_c11_7, x1
  964af0:	d5033fdf 	isb
  964af4:	d65f03c0 	ret

0000000000964af8 <gicd_read_igroupr>:
  964af8:	53057c21 	lsr	w1, w1, #5
  964afc:	91020000 	add	x0, x0, #0x80
  964b00:	531e7421 	lsl	w1, w1, #2
  964b04:	b8614800 	ldr	w0, [x0, w1, uxtw]
  964b08:	d65f03c0 	ret
  964b0c:	00000000 	.inst	0x00000000 ; undefined

0000000000964b10 <gicd_read_isenabler>:
  964b10:	53057c21 	lsr	w1, w1, #5
  964b14:	91040000 	add	x0, x0, #0x100
  964b18:	531e7421 	lsl	w1, w1, #2
  964b1c:	b8614800 	ldr	w0, [x0, w1, uxtw]
  964b20:	d65f03c0 	ret
  964b24:	00000000 	.inst	0x00000000 ; undefined

0000000000964b28 <gicd_read_ispendr>:
  964b28:	53057c21 	lsr	w1, w1, #5
  964b2c:	91080000 	add	x0, x0, #0x200
  964b30:	531e7421 	lsl	w1, w1, #2
  964b34:	b8614800 	ldr	w0, [x0, w1, uxtw]
  964b38:	d65f03c0 	ret
  964b3c:	00000000 	.inst	0x00000000 ; undefined

0000000000964b40 <gicd_read_isactiver>:
  964b40:	53057c21 	lsr	w1, w1, #5
  964b44:	910c0000 	add	x0, x0, #0x300
  964b48:	531e7421 	lsl	w1, w1, #2
  964b4c:	b8614800 	ldr	w0, [x0, w1, uxtw]
  964b50:	d65f03c0 	ret
  964b54:	00000000 	.inst	0x00000000 ; undefined

0000000000964b58 <gicd_read_ipriorityr>:
  964b58:	121e7421 	and	w1, w1, #0xfffffffc
  964b5c:	91100000 	add	x0, x0, #0x400
  964b60:	b8614800 	ldr	w0, [x0, w1, uxtw]
  964b64:	d65f03c0 	ret

0000000000964b68 <gicd_read_icfgr>:
  964b68:	53047c21 	lsr	w1, w1, #4
  964b6c:	91300000 	add	x0, x0, #0xc00
  964b70:	531e7421 	lsl	w1, w1, #2
  964b74:	b8614800 	ldr	w0, [x0, w1, uxtw]
  964b78:	d65f03c0 	ret
  964b7c:	00000000 	.inst	0x00000000 ; undefined

0000000000964b80 <gicd_read_nsacr>:
  964b80:	53047c21 	lsr	w1, w1, #4
  964b84:	91380000 	add	x0, x0, #0xe00
  964b88:	531e7421 	lsl	w1, w1, #2
  964b8c:	b8614800 	ldr	w0, [x0, w1, uxtw]
  964b90:	d65f03c0 	ret
  964b94:	00000000 	.inst	0x00000000 ; undefined

0000000000964b98 <gicd_write_igroupr>:
  964b98:	53057c21 	lsr	w1, w1, #5
  964b9c:	91020000 	add	x0, x0, #0x80
  964ba0:	531e7421 	lsl	w1, w1, #2
  964ba4:	b8214802 	str	w2, [x0, w1, uxtw]
  964ba8:	d65f03c0 	ret
  964bac:	00000000 	.inst	0x00000000 ; undefined

0000000000964bb0 <gicd_write_isenabler>:
  964bb0:	53057c21 	lsr	w1, w1, #5
  964bb4:	91040000 	add	x0, x0, #0x100
  964bb8:	531e7421 	lsl	w1, w1, #2
  964bbc:	b8214802 	str	w2, [x0, w1, uxtw]
  964bc0:	d65f03c0 	ret
  964bc4:	00000000 	.inst	0x00000000 ; undefined

0000000000964bc8 <gicd_write_ispendr>:
  964bc8:	53057c21 	lsr	w1, w1, #5
  964bcc:	91080000 	add	x0, x0, #0x200
  964bd0:	531e7421 	lsl	w1, w1, #2
  964bd4:	b8214802 	str	w2, [x0, w1, uxtw]
  964bd8:	d65f03c0 	ret
  964bdc:	00000000 	.inst	0x00000000 ; undefined

0000000000964be0 <gicd_write_isactiver>:
  964be0:	53057c21 	lsr	w1, w1, #5
  964be4:	910c0000 	add	x0, x0, #0x300
  964be8:	531e7421 	lsl	w1, w1, #2
  964bec:	b8214802 	str	w2, [x0, w1, uxtw]
  964bf0:	d65f03c0 	ret
  964bf4:	00000000 	.inst	0x00000000 ; undefined

0000000000964bf8 <gicd_write_ipriorityr>:
  964bf8:	91100000 	add	x0, x0, #0x400
  964bfc:	121e7421 	and	w1, w1, #0xfffffffc
  964c00:	b8214802 	str	w2, [x0, w1, uxtw]
  964c04:	d65f03c0 	ret

0000000000964c08 <gicd_write_icfgr>:
  964c08:	53047c21 	lsr	w1, w1, #4
  964c0c:	91300000 	add	x0, x0, #0xc00
  964c10:	531e7421 	lsl	w1, w1, #2
  964c14:	b8214802 	str	w2, [x0, w1, uxtw]
  964c18:	d65f03c0 	ret
  964c1c:	00000000 	.inst	0x00000000 ; undefined

0000000000964c20 <gicd_write_nsacr>:
  964c20:	53047c21 	lsr	w1, w1, #4
  964c24:	91380000 	add	x0, x0, #0xe00
  964c28:	531e7421 	lsl	w1, w1, #2
  964c2c:	b8214802 	str	w2, [x0, w1, uxtw]
  964c30:	d65f03c0 	ret
  964c34:	00000000 	.inst	0x00000000 ; undefined

0000000000964c38 <gicd_clr_igroupr>:
  964c38:	53057c23 	lsr	w3, w1, #5
  964c3c:	52800022 	mov	w2, #0x1                   	// #1
  964c40:	91020000 	add	x0, x0, #0x80
  964c44:	1ac12041 	lsl	w1, w2, w1
  964c48:	531e7462 	lsl	w2, w3, #2
  964c4c:	b8624803 	ldr	w3, [x0, w2, uxtw]
  964c50:	0a210061 	bic	w1, w3, w1
  964c54:	b8224801 	str	w1, [x0, w2, uxtw]
  964c58:	d65f03c0 	ret
  964c5c:	00000000 	.inst	0x00000000 ; undefined

0000000000964c60 <gicd_set_isenabler>:
  964c60:	53057c22 	lsr	w2, w1, #5
  964c64:	91040000 	add	x0, x0, #0x100
  964c68:	52800023 	mov	w3, #0x1                   	// #1
  964c6c:	531e7442 	lsl	w2, w2, #2
  964c70:	1ac12061 	lsl	w1, w3, w1
  964c74:	b8224801 	str	w1, [x0, w2, uxtw]
  964c78:	d65f03c0 	ret
  964c7c:	00000000 	.inst	0x00000000 ; undefined

0000000000964c80 <gicd_set_ipriorityr>:
  964c80:	91100000 	add	x0, x0, #0x400
  964c84:	12001c42 	and	w2, w2, #0xff
  964c88:	38214802 	strb	w2, [x0, w1, uxtw]
  964c8c:	d65f03c0 	ret

0000000000964c90 <gicd_set_icfgr>:
  964c90:	53047c24 	lsr	w4, w1, #4
  964c94:	91300000 	add	x0, x0, #0xc00
  964c98:	531f0c21 	ubfiz	w1, w1, #1, #4
  964c9c:	52800063 	mov	w3, #0x3                   	// #3
  964ca0:	531e7484 	lsl	w4, w4, #2
  964ca4:	0a030042 	and	w2, w2, w3
  964ca8:	1ac12063 	lsl	w3, w3, w1
  964cac:	1ac12042 	lsl	w2, w2, w1
  964cb0:	b8644801 	ldr	w1, [x0, w4, uxtw]
  964cb4:	0a230023 	bic	w3, w1, w3
  964cb8:	2a030042 	orr	w2, w2, w3
  964cbc:	b8244802 	str	w2, [x0, w4, uxtw]
  964cc0:	d65f03c0 	ret
  964cc4:	00000000 	.inst	0x00000000 ; undefined

0000000000964cc8 <plat_ic_get_pending_interrupt_type>:
  964cc8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  964ccc:	910003fd 	mov	x29, sp
  964cd0:	97fffdd2 	bl	964418 <gicv3_get_pending_interrupt_type>
  964cd4:	510ff001 	sub	w1, w0, #0x3fc
  964cd8:	71000c3f 	cmp	w1, #0x3
  964cdc:	52800020 	mov	w0, #0x1                   	// #1
  964ce0:	54000088 	b.hi	964cf0 <plat_ic_get_pending_interrupt_type+0x28>  // b.pmore
  964ce4:	b0000020 	adrp	x0, 969000 <vprintf+0x100>
  964ce8:	91260000 	add	x0, x0, #0x980
  964cec:	b8615800 	ldr	w0, [x0, w1, uxtw #2]
  964cf0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  964cf4:	d65f03c0 	ret

0000000000964cf8 <plat_ic_acknowledge_interrupt>:
  964cf8:	d538c800 	mrs	x0, s3_0_c12_c8_0
  964cfc:	12005c00 	and	w0, w0, #0xffffff
  964d00:	d65f03c0 	ret
  964d04:	00000000 	.inst	0x00000000 ; undefined

0000000000964d08 <plat_ic_end_of_interrupt>:
  964d08:	2a0003e0 	mov	w0, w0
  964d0c:	d518c820 	msr	s3_0_c12_c8_1, x0
  964d10:	d65f03c0 	ret
  964d14:	00000000 	.inst	0x00000000 ; undefined

0000000000964d18 <plat_interrupt_type_to_line>:
  964d18:	7100041f 	cmp	w0, #0x1
  964d1c:	54000100 	b.eq	964d3c <plat_interrupt_type_to_line+0x24>  // b.none
  964d20:	7100081f 	cmp	w0, #0x2
  964d24:	54000180 	b.eq	964d54 <plat_interrupt_type_to_line+0x3c>  // b.none
  964d28:	340000e0 	cbz	w0, 964d44 <plat_interrupt_type_to_line+0x2c>
  964d2c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  964d30:	910003fd 	mov	x29, sp
  964d34:	94000cdd 	bl	9680a8 <console_flush>
  964d38:	94000f5a 	bl	968aa0 <do_panic>
  964d3c:	52800040 	mov	w0, #0x2                   	// #2
  964d40:	d65f03c0 	ret
  964d44:	7100003f 	cmp	w1, #0x0
  964d48:	1a9f07e0 	cset	w0, ne  // ne = any
  964d4c:	11000400 	add	w0, w0, #0x1
  964d50:	d65f03c0 	ret
  964d54:	7100003f 	cmp	w1, #0x0
  964d58:	1a9f17e0 	cset	w0, eq  // eq = none
  964d5c:	11000400 	add	w0, w0, #0x1
  964d60:	d65f03c0 	ret
  964d64:	00000000 	.inst	0x00000000 ; undefined

0000000000964d68 <plat_ic_raise_el3_sgi>:
  964d68:	17ffff52 	b	964ab0 <gicv3_raise_secure_g0_sgi>
  964d6c:	00000000 	.inst	0x00000000 ; undefined

0000000000964d70 <plat_get_target_pwr_state>:
  964d70:	51000442 	sub	w2, w2, #0x1
  964d74:	52800080 	mov	w0, #0x4                   	// #4
  964d78:	91000442 	add	x2, x2, #0x1
  964d7c:	8b020023 	add	x3, x1, x2
  964d80:	38401422 	ldrb	w2, [x1], #1
  964d84:	6b00005f 	cmp	w2, w0
  964d88:	1a803040 	csel	w0, w2, w0, cc  // cc = lo, ul, last
  964d8c:	eb03003f 	cmp	x1, x3
  964d90:	12001c00 	and	w0, w0, #0xff
  964d94:	54ffff61 	b.ne	964d80 <plat_get_target_pwr_state+0x10>  // b.any
  964d98:	d65f03c0 	ret
  964d9c:	00000000 	.inst	0x00000000 ; undefined

0000000000964da0 <plat_imx_mpidr_to_core_pos>:
  964da0:	17fff2f0 	b	961960 <plat_core_pos_by_mpidr>
  964da4:	00000000 	.inst	0x00000000 ; undefined

0000000000964da8 <plat_gic_driver_init>:
  964da8:	b0000020 	adrp	x0, 969000 <vprintf+0x100>
  964dac:	91264000 	add	x0, x0, #0x990
  964db0:	17fffd04 	b	9641c0 <gicv3_driver_init>
  964db4:	00000000 	.inst	0x00000000 ; undefined

0000000000964db8 <plat_gic_init>:
  964db8:	d2800282 	mov	x2, #0x14                  	// #20
  964dbc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  964dc0:	f2a71102 	movk	x2, #0x3888, lsl #16
  964dc4:	910003fd 	mov	x29, sp
  964dc8:	b9400040 	ldr	w0, [x2]
  964dcc:	37f800e0 	tbnz	w0, #31, 964de8 <plat_gic_init+0x30>
  964dd0:	97fffd18 	bl	964230 <gicv3_distif_init>
  964dd4:	94000cfe 	bl	9681cc <plat_my_core_pos>
  964dd8:	97fffd3c 	bl	9642c8 <gicv3_rdistif_init>
  964ddc:	94000cfc 	bl	9681cc <plat_my_core_pos>
  964de0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  964de4:	17fffd5b 	b	964350 <gicv3_cpuif_enable>
  964de8:	aa0203e1 	mov	x1, x2
  964dec:	121f7800 	and	w0, w0, #0xfffffffe
  964df0:	b9000040 	str	w0, [x2]
  964df4:	d503201f 	nop
  964df8:	b9400020 	ldr	w0, [x1]
  964dfc:	37ffffe0 	tbnz	w0, #31, 964df8 <plat_gic_init+0x40>
  964e00:	97fffd0c 	bl	964230 <gicv3_distif_init>
  964e04:	94000cf2 	bl	9681cc <plat_my_core_pos>
  964e08:	97fffd30 	bl	9642c8 <gicv3_rdistif_init>
  964e0c:	94000cf0 	bl	9681cc <plat_my_core_pos>
  964e10:	a8c17bfd 	ldp	x29, x30, [sp], #16
  964e14:	17fffd4f 	b	964350 <gicv3_cpuif_enable>

0000000000964e18 <plat_gic_cpuif_enable>:
  964e18:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  964e1c:	910003fd 	mov	x29, sp
  964e20:	94000ceb 	bl	9681cc <plat_my_core_pos>
  964e24:	a8c17bfd 	ldp	x29, x30, [sp], #16
  964e28:	17fffd4a 	b	964350 <gicv3_cpuif_enable>
  964e2c:	00000000 	.inst	0x00000000 ; undefined

0000000000964e30 <plat_gic_cpuif_disable>:
  964e30:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  964e34:	910003fd 	mov	x29, sp
  964e38:	94000ce5 	bl	9681cc <plat_my_core_pos>
  964e3c:	a8c17bfd 	ldp	x29, x30, [sp], #16
  964e40:	17fffd66 	b	9643d8 <gicv3_cpuif_disable>
  964e44:	00000000 	.inst	0x00000000 ; undefined

0000000000964e48 <plat_gic_pcpu_init>:
  964e48:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  964e4c:	910003fd 	mov	x29, sp
  964e50:	94000cdf 	bl	9681cc <plat_my_core_pos>
  964e54:	a8c17bfd 	ldp	x29, x30, [sp], #16
  964e58:	17fffd1c 	b	9642c8 <gicv3_rdistif_init>
  964e5c:	00000000 	.inst	0x00000000 ; undefined

0000000000964e60 <plat_gic_save>:
  964e60:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  964e64:	910003fd 	mov	x29, sp
  964e68:	a90153f3 	stp	x19, x20, [sp, #16]
  964e6c:	aa0103f4 	mov	x20, x1
  964e70:	52800013 	mov	w19, #0x0                   	// #0
  964e74:	f90013f5 	str	x21, [sp, #32]
  964e78:	aa0103f5 	mov	x21, x1
  964e7c:	aa1403e1 	mov	x1, x20
  964e80:	2a1303e0 	mov	w0, w19
  964e84:	11000673 	add	w19, w19, #0x1
  964e88:	97fffd68 	bl	964428 <gicv3_rdistif_save>
  964e8c:	91016294 	add	x20, x20, #0x58
  964e90:	7100127f 	cmp	w19, #0x4
  964e94:	54ffff41 	b.ne	964e7c <plat_gic_save+0x1c>  // b.any
  964e98:	910582a0 	add	x0, x21, #0x160
  964e9c:	a94153f3 	ldp	x19, x20, [sp, #16]
  964ea0:	f94013f5 	ldr	x21, [sp, #32]
  964ea4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  964ea8:	17fffdf0 	b	964668 <gicv3_distif_save>
  964eac:	00000000 	.inst	0x00000000 ; undefined

0000000000964eb0 <plat_gic_restore>:
  964eb0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  964eb4:	91058020 	add	x0, x1, #0x160
  964eb8:	910003fd 	mov	x29, sp
  964ebc:	a90153f3 	stp	x19, x20, [sp, #16]
  964ec0:	aa0103f4 	mov	x20, x1
  964ec4:	52800013 	mov	w19, #0x0                   	// #0
  964ec8:	97fffe6c 	bl	964878 <gicv3_distif_init_restore>
  964ecc:	aa1403e1 	mov	x1, x20
  964ed0:	2a1303e0 	mov	w0, w19
  964ed4:	11000673 	add	w19, w19, #0x1
  964ed8:	97fffd94 	bl	964528 <gicv3_rdistif_init_restore>
  964edc:	91016294 	add	x20, x20, #0x58
  964ee0:	7100127f 	cmp	w19, #0x4
  964ee4:	54ffff41 	b.ne	964ecc <plat_gic_restore+0x1c>  // b.any
  964ee8:	a94153f3 	ldp	x19, x20, [sp, #16]
  964eec:	a8c27bfd 	ldp	x29, x30, [sp], #32
  964ef0:	d65f03c0 	ret
  964ef4:	00000000 	.inst	0x00000000 ; undefined

0000000000964ef8 <get_arm_std_svc_args>:
  964ef8:	b0000020 	adrp	x0, 969000 <vprintf+0x100>
  964efc:	9128a000 	add	x0, x0, #0xa28
  964f00:	d65f03c0 	ret
  964f04:	00000000 	.inst	0x00000000 ; undefined

0000000000964f08 <bl31_setup>:
  964f08:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  964f0c:	910003fd 	mov	x29, sp
  964f10:	97fff0c0 	bl	961210 <bl31_early_platform_setup2>
  964f14:	a8c17bfd 	ldp	x29, x30, [sp], #16
  964f18:	17fff10e 	b	961350 <bl31_plat_arch_setup>
  964f1c:	00000000 	.inst	0x00000000 ; undefined

0000000000964f20 <bl31_prepare_next_image_entry>:
  964f20:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  964f24:	910003fd 	mov	x29, sp
  964f28:	a90153f3 	stp	x19, x20, [sp, #16]
  964f2c:	d5380400 	mrs	x0, id_aa64pfr0_el1
  964f30:	d3441c00 	ubfx	x0, x0, #4, #4
  964f34:	f100041f 	cmp	x0, #0x1
  964f38:	540001a0 	b.eq	964f6c <bl31_prepare_next_image_entry+0x4c>  // b.none
  964f3c:	f0000020 	adrp	x0, 96b000 <__RO_END__>
  964f40:	b9419814 	ldr	w20, [x0, #408]
  964f44:	2a1403e0 	mov	w0, w20
  964f48:	97fff13c 	bl	961438 <bl31_plat_get_next_image_ep_info>
  964f4c:	aa0003f3 	mov	x19, x0
  964f50:	94000be4 	bl	967ee0 <print_entry_point_info>
  964f54:	aa1303e0 	mov	x0, x19
  964f58:	940001e4 	bl	9656e8 <cm_init_my_context>
  964f5c:	2a1403e0 	mov	w0, w20
  964f60:	a94153f3 	ldp	x19, x20, [sp, #16]
  964f64:	a8c27bfd 	ldp	x29, x30, [sp], #32
  964f68:	1400024c 	b	965898 <cm_prepare_el3_exit>
  964f6c:	b0000020 	adrp	x0, 969000 <vprintf+0x100>
  964f70:	91272000 	add	x0, x0, #0x9c8
  964f74:	94000bdd 	bl	967ee8 <tf_log>
  964f78:	94000c4c 	bl	9680a8 <console_flush>
  964f7c:	94000ec9 	bl	968aa0 <do_panic>

0000000000964f80 <bl31_main>:
  964f80:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  964f84:	b0000021 	adrp	x1, 969000 <vprintf+0x100>
  964f88:	91132021 	add	x1, x1, #0x4c8
  964f8c:	910003fd 	mov	x29, sp
  964f90:	f9000bf3 	str	x19, [sp, #16]
  964f94:	b0000033 	adrp	x19, 969000 <vprintf+0x100>
  964f98:	91286273 	add	x19, x19, #0xa18
  964f9c:	aa1303e0 	mov	x0, x19
  964fa0:	94000bd2 	bl	967ee8 <tf_log>
  964fa4:	aa1303e0 	mov	x0, x19
  964fa8:	b0000021 	adrp	x1, 969000 <vprintf+0x100>
  964fac:	9112a021 	add	x1, x1, #0x4a8
  964fb0:	94000bce 	bl	967ee8 <tf_log>
  964fb4:	97fff10b 	bl	9613e0 <bl31_platform_setup>
  964fb8:	94000174 	bl	965588 <cm_init>
  964fbc:	940000b1 	bl	965280 <runtime_svc_init>
  964fc0:	d0000040 	adrp	x0, 96e000 <tf_mmap+0x120>
  964fc4:	f940c800 	ldr	x0, [x0, #400]
  964fc8:	b4000040 	cbz	x0, 964fd0 <bl31_main+0x50>
  964fcc:	d63f0000 	blr	x0
  964fd0:	97ffffd4 	bl	964f20 <bl31_prepare_next_image_entry>
  964fd4:	94000c35 	bl	9680a8 <console_flush>
  964fd8:	f9400bf3 	ldr	x19, [sp, #16]
  964fdc:	a8c27bfd 	ldp	x29, x30, [sp], #32
  964fe0:	14000c64 	b	968170 <bl31_plat_runtime_setup>
  964fe4:	00000000 	.inst	0x00000000 ; undefined

0000000000964fe8 <bl31_register_bl32_init>:
  964fe8:	d0000041 	adrp	x1, 96e000 <tf_mmap+0x120>
  964fec:	f900c820 	str	x0, [x1, #400]
  964ff0:	d65f03c0 	ret
  964ff4:	00000000 	.inst	0x00000000 ; undefined

0000000000964ff8 <set_scr_el3_from_rm>:
  964ff8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  964ffc:	910003fd 	mov	x29, sp
  965000:	a9025bf5 	stp	x21, x22, [sp, #32]
  965004:	2a0103f5 	mov	w21, w1
  965008:	2a0203e1 	mov	w1, w2
  96500c:	a90153f3 	stp	x19, x20, [sp, #16]
  965010:	2a0003f3 	mov	w19, w0
  965014:	2a0203f4 	mov	w20, w2
  965018:	1ac226b5 	lsr	w21, w21, w2
  96501c:	97ffff3f 	bl	964d18 <plat_interrupt_type_to_line>
  965020:	d37f7e62 	ubfiz	x2, x19, #1, #32
  965024:	b0000041 	adrp	x1, 96e000 <tf_mmap+0x120>
  965028:	8b334053 	add	x19, x2, w19, uxtw
  96502c:	91066021 	add	x1, x1, #0x198
  965030:	2a0003f6 	mov	w22, w0
  965034:	120002b5 	and	w21, w21, #0x1
  965038:	d37ffa73 	lsl	x19, x19, #1
  96503c:	2a1403e0 	mov	w0, w20
  965040:	8b344273 	add	x19, x19, w20, uxtw
  965044:	1ad622a2 	lsl	w2, w21, w22
  965048:	8b130833 	add	x19, x1, x19, lsl #2
  96504c:	b9000e62 	str	w2, [x19, #12]
  965050:	94000070 	bl	965210 <cm_get_context>
  965054:	b4000100 	cbz	x0, 965074 <set_scr_el3_from_rm+0x7c>
  965058:	2a1503e2 	mov	w2, w21
  96505c:	2a1603e1 	mov	w1, w22
  965060:	2a1403e0 	mov	w0, w20
  965064:	a94153f3 	ldp	x19, x20, [sp, #16]
  965068:	a9425bf5 	ldp	x21, x22, [sp, #32]
  96506c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  965070:	14000252 	b	9659b8 <cm_write_scr_el3_bit>
  965074:	a94153f3 	ldp	x19, x20, [sp, #16]
  965078:	a9425bf5 	ldp	x21, x22, [sp, #32]
  96507c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  965080:	d65f03c0 	ret
  965084:	00000000 	.inst	0x00000000 ; undefined

0000000000965088 <get_scr_el3_from_routing_model>:
  965088:	b0000041 	adrp	x1, 96e000 <tf_mmap+0x120>
  96508c:	91066021 	add	x1, x1, #0x198
  965090:	8b204822 	add	x2, x1, w0, uxtw #2
  965094:	aa0203e3 	mov	x3, x2
  965098:	b9403c41 	ldr	w1, [x2, #60]
  96509c:	b9400c63 	ldr	w3, [x3, #12]
  9650a0:	b9402442 	ldr	w2, [x2, #36]
  9650a4:	2a030020 	orr	w0, w1, w3
  9650a8:	2a020000 	orr	w0, w0, w2
  9650ac:	d65f03c0 	ret

00000000009650b0 <set_routing_model>:
  9650b0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9650b4:	721e781f 	tst	w0, #0xfffffffd
  9650b8:	910003fd 	mov	x29, sp
  9650bc:	a90153f3 	stp	x19, x20, [sp, #16]
  9650c0:	2a0003f3 	mov	w19, w0
  9650c4:	2a0103f4 	mov	w20, w1
  9650c8:	54000320 	b.eq	96512c <set_routing_model+0x7c>  // b.none
  9650cc:	7100041f 	cmp	w0, #0x1
  9650d0:	54000381 	b.ne	965140 <set_routing_model+0x90>  // b.any
  9650d4:	12000420 	and	w0, w1, #0x3
  9650d8:	51000800 	sub	w0, w0, #0x2
  9650dc:	7100041f 	cmp	w0, #0x1
  9650e0:	54000308 	b.hi	965140 <set_routing_model+0x90>  // b.pmore
  9650e4:	d37f7e63 	ubfiz	x3, x19, #1, #32
  9650e8:	b0000040 	adrp	x0, 96e000 <tf_mmap+0x120>
  9650ec:	8b334063 	add	x3, x3, w19, uxtw
  9650f0:	91066000 	add	x0, x0, #0x198
  9650f4:	2a1403e1 	mov	w1, w20
  9650f8:	52800002 	mov	w2, #0x0                   	// #0
  9650fc:	8b030c03 	add	x3, x0, x3, lsl #3
  965100:	2a1303e0 	mov	w0, w19
  965104:	b9000874 	str	w20, [x3, #8]
  965108:	97ffffbc 	bl	964ff8 <set_scr_el3_from_rm>
  96510c:	2a1403e1 	mov	w1, w20
  965110:	2a1303e0 	mov	w0, w19
  965114:	52800022 	mov	w2, #0x1                   	// #1
  965118:	97ffffb8 	bl	964ff8 <set_scr_el3_from_rm>
  96511c:	52800000 	mov	w0, #0x0                   	// #0
  965120:	a94153f3 	ldp	x19, x20, [sp, #16]
  965124:	a8c27bfd 	ldp	x29, x30, [sp], #32
  965128:	d65f03c0 	ret
  96512c:	12000420 	and	w0, w1, #0x3
  965130:	35000113 	cbnz	w19, 965150 <set_routing_model+0xa0>
  965134:	51000800 	sub	w0, w0, #0x2
  965138:	7100041f 	cmp	w0, #0x1
  96513c:	54fffd49 	b.ls	9650e4 <set_routing_model+0x34>  // b.plast
  965140:	128002a0 	mov	w0, #0xffffffea            	// #-22
  965144:	a94153f3 	ldp	x19, x20, [sp, #16]
  965148:	a8c27bfd 	ldp	x29, x30, [sp], #32
  96514c:	d65f03c0 	ret
  965150:	360ffcb4 	tbz	w20, #1, 9650e4 <set_routing_model+0x34>
  965154:	128002a0 	mov	w0, #0xffffffea            	// #-22
  965158:	17fffffb 	b	965144 <set_routing_model+0x94>
  96515c:	00000000 	.inst	0x00000000 ; undefined

0000000000965160 <register_interrupt_type_handler>:
  965160:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  965164:	910003fd 	mov	x29, sp
  965168:	a90153f3 	stp	x19, x20, [sp, #16]
  96516c:	aa0103f4 	mov	x20, x1
  965170:	b4000361 	cbz	x1, 9651dc <register_interrupt_type_handler+0x7c>
  965174:	2a0203e1 	mov	w1, w2
  965178:	721e745f 	tst	w2, #0xfffffffc
  96517c:	54000301 	b.ne	9651dc <register_interrupt_type_handler+0x7c>  // b.any
  965180:	2a0003e3 	mov	w3, w0
  965184:	f90013f5 	str	x21, [sp, #32]
  965188:	b0000055 	adrp	x21, 96e000 <tf_mmap+0x120>
  96518c:	910662b5 	add	x21, x21, #0x198
  965190:	d37f7c73 	ubfiz	x19, x3, #1, #32
  965194:	8b204263 	add	x3, x19, w0, uxtw
  965198:	d37df073 	lsl	x19, x3, #3
  96519c:	f8736aa2 	ldr	x2, [x21, x19]
  9651a0:	b5000182 	cbnz	x2, 9651d0 <register_interrupt_type_handler+0x70>
  9651a4:	97ffffc3 	bl	9650b0 <set_routing_model>
  9651a8:	350000c0 	cbnz	w0, 9651c0 <register_interrupt_type_handler+0x60>
  9651ac:	f8336ab4 	str	x20, [x21, x19]
  9651b0:	f94013f5 	ldr	x21, [sp, #32]
  9651b4:	a94153f3 	ldp	x19, x20, [sp, #16]
  9651b8:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9651bc:	d65f03c0 	ret
  9651c0:	a94153f3 	ldp	x19, x20, [sp, #16]
  9651c4:	f94013f5 	ldr	x21, [sp, #32]
  9651c8:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9651cc:	d65f03c0 	ret
  9651d0:	12800480 	mov	w0, #0xffffffdb            	// #-37
  9651d4:	f94013f5 	ldr	x21, [sp, #32]
  9651d8:	17fffff7 	b	9651b4 <register_interrupt_type_handler+0x54>
  9651dc:	128002a0 	mov	w0, #0xffffffea            	// #-22
  9651e0:	17fffff5 	b	9651b4 <register_interrupt_type_handler+0x54>
  9651e4:	00000000 	.inst	0x00000000 ; undefined

00000000009651e8 <get_interrupt_type_handler>:
  9651e8:	7100081f 	cmp	w0, #0x2
  9651ec:	540000e8 	b.hi	965208 <get_interrupt_type_handler+0x20>  // b.pmore
  9651f0:	d37f7c02 	ubfiz	x2, x0, #1, #32
  9651f4:	b0000041 	adrp	x1, 96e000 <tf_mmap+0x120>
  9651f8:	8b204040 	add	x0, x2, w0, uxtw
  9651fc:	91066021 	add	x1, x1, #0x198
  965200:	f8607820 	ldr	x0, [x1, x0, lsl #3]
  965204:	d65f03c0 	ret
  965208:	d2800000 	mov	x0, #0x0                   	// #0
  96520c:	d65f03c0 	ret

0000000000965210 <cm_get_context>:
  965210:	d53ed041 	mrs	x1, tpidr_el3
  965214:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
  965218:	d65f03c0 	ret
  96521c:	00000000 	.inst	0x00000000 ; undefined

0000000000965220 <cm_set_context>:
  965220:	d53ed042 	mrs	x2, tpidr_el3
  965224:	f8215840 	str	x0, [x2, w1, uxtw #3]
  965228:	d65f03c0 	ret
  96522c:	00000000 	.inst	0x00000000 ; undefined

0000000000965230 <cm_get_context_by_index>:
  965230:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  965234:	910003fd 	mov	x29, sp
  965238:	f9000bf3 	str	x19, [sp, #16]
  96523c:	2a0103f3 	mov	w19, w1
  965240:	94000ce4 	bl	9685d0 <_cpu_data_by_index>
  965244:	f8735800 	ldr	x0, [x0, w19, uxtw #3]
  965248:	f9400bf3 	ldr	x19, [sp, #16]
  96524c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  965250:	d65f03c0 	ret
  965254:	00000000 	.inst	0x00000000 ; undefined

0000000000965258 <cm_set_context_by_index>:
  965258:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96525c:	910003fd 	mov	x29, sp
  965260:	a90153f3 	stp	x19, x20, [sp, #16]
  965264:	2a0203f3 	mov	w19, w2
  965268:	aa0103f4 	mov	x20, x1
  96526c:	94000cd9 	bl	9685d0 <_cpu_data_by_index>
  965270:	f8335814 	str	x20, [x0, w19, uxtw #3]
  965274:	a94153f3 	ldp	x19, x20, [sp, #16]
  965278:	a8c27bfd 	ldp	x29, x30, [sp], #32
  96527c:	d65f03c0 	ret

0000000000965280 <runtime_svc_init>:
  965280:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
  965284:	910003fd 	mov	x29, sp
  965288:	a90153f3 	stp	x19, x20, [sp, #16]
  96528c:	90000034 	adrp	x20, 969000 <vprintf+0x100>
  965290:	9133c294 	add	x20, x20, #0xcf0
  965294:	f90023f9 	str	x25, [sp, #64]
  965298:	90000039 	adrp	x25, 969000 <vprintf+0x100>
  96529c:	91314339 	add	x25, x25, #0xc50
  9652a0:	cb190294 	sub	x20, x20, x25
  9652a4:	f1007e9f 	cmp	x20, #0x1f
  9652a8:	540000a8 	b.hi	9652bc <runtime_svc_init+0x3c>  // b.pmore
  9652ac:	a94153f3 	ldp	x19, x20, [sp, #16]
  9652b0:	f94023f9 	ldr	x25, [sp, #64]
  9652b4:	a8c57bfd 	ldp	x29, x30, [sp], #80
  9652b8:	d65f03c0 	ret
  9652bc:	d345fe94 	lsr	x20, x20, #5
  9652c0:	a9025bf5 	stp	x21, x22, [sp, #32]
  9652c4:	90000035 	adrp	x21, 969000 <vprintf+0x100>
  9652c8:	912982b5 	add	x21, x21, #0xa60
  9652cc:	52800013 	mov	w19, #0x0                   	// #0
  9652d0:	a90363f7 	stp	x23, x24, [sp, #48]
  9652d4:	d2800017 	mov	x23, #0x0                   	// #0
  9652d8:	90000078 	adrp	x24, 971000 <imx_gicv3_ctx+0x24d0>
  9652dc:	9112c318 	add	x24, x24, #0x4b0
  9652e0:	d2801002 	mov	x2, #0x80                  	// #128
  9652e4:	aa1803e0 	mov	x0, x24
  9652e8:	12800001 	mov	w1, #0xffffffff            	// #-1
  9652ec:	94000ec5 	bl	968e00 <memset>
  9652f0:	d37beaf7 	lsl	x23, x23, #5
  9652f4:	8b170336 	add	x22, x25, x23
  9652f8:	38776b22 	ldrb	w2, [x25, x23]
  9652fc:	394006c0 	ldrb	w0, [x22, #1]
  965300:	7100fc1f 	cmp	w0, #0x3f
  965304:	7a429000 	ccmp	w0, w2, #0x0, ls  // ls = plast
  965308:	540005c3 	b.cc	9653c0 <runtime_svc_init+0x140>  // b.lo, b.ul, b.last
  96530c:	39400ac1 	ldrb	w1, [x22, #2]
  965310:	7100043f 	cmp	w1, #0x1
  965314:	54000568 	b.hi	9653c0 <runtime_svc_init+0x140>  // b.pmore
  965318:	f9400ac3 	ldr	x3, [x22, #16]
  96531c:	b40004e3 	cbz	x3, 9653b8 <runtime_svc_init+0x138>
  965320:	d63f0060 	blr	x3
  965324:	35000380 	cbnz	w0, 965394 <runtime_svc_init+0x114>
  965328:	38776b22 	ldrb	w2, [x25, x23]
  96532c:	39400ac1 	ldrb	w1, [x22, #2]
  965330:	394006c0 	ldrb	w0, [x22, #1]
  965334:	531a0021 	ubfiz	w1, w1, #6, #1
  965338:	12001400 	and	w0, w0, #0x3f
  96533c:	12001442 	and	w2, w2, #0x3f
  965340:	2a010042 	orr	w2, w2, w1
  965344:	2a010001 	orr	w1, w0, w1
  965348:	6b01005f 	cmp	w2, w1
  96534c:	92401c40 	and	x0, x2, #0xff
  965350:	540000c8 	b.hi	965368 <runtime_svc_init+0xe8>  // b.pmore
  965354:	d503201f 	nop
  965358:	38206b13 	strb	w19, [x24, x0]
  96535c:	91000400 	add	x0, x0, #0x1
  965360:	6b20003f 	cmp	w1, w0, uxtb
  965364:	54ffffa2 	b.cs	965358 <runtime_svc_init+0xd8>  // b.hs, b.nlast
  965368:	11000660 	add	w0, w19, #0x1
  96536c:	12001c13 	and	w19, w0, #0xff
  965370:	92401c17 	and	x23, x0, #0xff
  965374:	eb20029f 	cmp	x20, w0, uxtb
  965378:	54fffbc8 	b.hi	9652f0 <runtime_svc_init+0x70>  // b.pmore
  96537c:	a94153f3 	ldp	x19, x20, [sp, #16]
  965380:	a9425bf5 	ldp	x21, x22, [sp, #32]
  965384:	a94363f7 	ldp	x23, x24, [sp, #48]
  965388:	f94023f9 	ldr	x25, [sp, #64]
  96538c:	a8c57bfd 	ldp	x29, x30, [sp], #80
  965390:	d65f03c0 	ret
  965394:	f94006c1 	ldr	x1, [x22, #8]
  965398:	aa1503e0 	mov	x0, x21
  96539c:	94000ad3 	bl	967ee8 <tf_log>
  9653a0:	11000660 	add	w0, w19, #0x1
  9653a4:	12001c13 	and	w19, w0, #0xff
  9653a8:	92401c17 	and	x23, x0, #0xff
  9653ac:	eb20029f 	cmp	x20, w0, uxtb
  9653b0:	54fffa08 	b.hi	9652f0 <runtime_svc_init+0x70>  // b.pmore
  9653b4:	17fffff2 	b	96537c <runtime_svc_init+0xfc>
  9653b8:	f9400ec3 	ldr	x3, [x22, #24]
  9653bc:	b5fffbc3 	cbnz	x3, 965334 <runtime_svc_init+0xb4>
  9653c0:	aa1603e1 	mov	x1, x22
  9653c4:	90000020 	adrp	x0, 969000 <vprintf+0x100>
  9653c8:	9128e000 	add	x0, x0, #0xa38
  9653cc:	94000ac7 	bl	967ee8 <tf_log>
  9653d0:	94000b36 	bl	9680a8 <console_flush>
  9653d4:	94000db3 	bl	968aa0 <do_panic>

00000000009653d8 <arm_arch_svc_smc_handler>:
  9653d8:	320183e2 	mov	w2, #0x80008000            	// #-2147450880
  9653dc:	6b02001f 	cmp	w0, w2
  9653e0:	54000348 	b.hi	965448 <arm_arch_svc_smc_handler+0x70>  // b.pmore
  9653e4:	32013fe2 	mov	w2, #0x80007fff            	// #-2147450881
  9653e8:	6b02001f 	cmp	w0, w2
  9653ec:	54000222 	b.cs	965430 <arm_arch_svc_smc_handler+0x58>  // b.hs, b.nlast
  9653f0:	52b00002 	mov	w2, #0x80000000            	// #-2147483648
  9653f4:	6b02001f 	cmp	w0, w2
  9653f8:	54000200 	b.eq	965438 <arm_arch_svc_smc_handler+0x60>  // b.none
  9653fc:	320107e2 	mov	w2, #0x80000001            	// #-2147483647
  965400:	6b02001f 	cmp	w0, w2
  965404:	54000221 	b.ne	965448 <arm_arch_svc_smc_handler+0x70>  // b.any
  965408:	32013fe2 	mov	w2, #0x80007fff            	// #-2147450881
  96540c:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
  965410:	eb02003f 	cmp	x1, x2
  965414:	540000c0 	b.eq	96542c <arm_arch_svc_smc_handler+0x54>  // b.none
  965418:	54000208 	b.hi	965458 <arm_arch_svc_smc_handler+0x80>  // b.pmore
  96541c:	b26183e0 	mov	x0, #0xffffffff80000000    	// #-2147483648
  965420:	8b000021 	add	x1, x1, x0
  965424:	f100043f 	cmp	x1, #0x1
  965428:	da9f93e0 	csetm	x0, hi  // hi = pmore
  96542c:	f90000c0 	str	x0, [x6]
  965430:	aa0603e0 	mov	x0, x6
  965434:	d65f03c0 	ret
  965438:	320083e0 	mov	w0, #0x10001               	// #65537
  96543c:	f90000c0 	str	x0, [x6]
  965440:	aa0603e0 	mov	x0, x6
  965444:	d65f03c0 	ret
  965448:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  96544c:	f90000c0 	str	x0, [x6]
  965450:	aa0603e0 	mov	x0, x6
  965454:	d65f03c0 	ret
  965458:	320183e2 	mov	w2, #0x80008000            	// #-2147450880
  96545c:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  965460:	eb02003f 	cmp	x1, x2
  965464:	54fffe41 	b.ne	96542c <arm_arch_svc_smc_handler+0x54>  // b.any
  965468:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96546c:	910003fd 	mov	x29, sp
  965470:	f9000fe6 	str	x6, [sp, #24]
  965474:	94000c8d 	bl	9686a8 <check_wa_cve_2017_5715>
  965478:	f9400fe6 	ldr	x6, [sp, #24]
  96547c:	7100001f 	cmp	w0, #0x0
  965480:	9a9f17e0 	cset	x0, eq  // eq = none
  965484:	f90000c0 	str	x0, [x6]
  965488:	aa0603e0 	mov	x0, x6
  96548c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  965490:	d65f03c0 	ret
  965494:	00000000 	.inst	0x00000000 ; undefined

0000000000965498 <std_svc_setup>:
  965498:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  96549c:	529ffc00 	mov	w0, #0xffe0                	// #65504
  9654a0:	910003fd 	mov	x29, sp
  9654a4:	97fffe95 	bl	964ef8 <get_arm_std_svc_args>
  9654a8:	940006ce 	bl	966fe0 <psci_setup>
  9654ac:	7100001f 	cmp	w0, #0x0
  9654b0:	1a9f07e0 	cset	w0, ne  // ne = any
  9654b4:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9654b8:	d65f03c0 	ret
  9654bc:	00000000 	.inst	0x00000000 ; undefined

00000000009654c0 <std_svc_smc_handler>:
  9654c0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9654c4:	721b281f 	tst	w0, #0xffe0
  9654c8:	910003fd 	mov	x29, sp
  9654cc:	f9000bf3 	str	x19, [sp, #16]
  9654d0:	aa0603f3 	mov	x19, x6
  9654d4:	54000260 	b.eq	965520 <std_svc_smc_handler+0x60>  // b.none
  9654d8:	2a0003e8 	mov	w8, w0
  9654dc:	529fe020 	mov	w0, #0xff01                	// #65281
  9654e0:	72b08000 	movk	w0, #0x8400, lsl #16
  9654e4:	6b00011f 	cmp	w8, w0
  9654e8:	54000340 	b.eq	965550 <std_svc_smc_handler+0x90>  // b.none
  9654ec:	11000800 	add	w0, w0, #0x2
  9654f0:	6b00011f 	cmp	w8, w0
  9654f4:	54000220 	b.eq	965538 <std_svc_smc_handler+0x78>  // b.none
  9654f8:	529fe000 	mov	w0, #0xff00                	// #65280
  9654fc:	72b08000 	movk	w0, #0x8400, lsl #16
  965500:	6b00011f 	cmp	w8, w0
  965504:	d2800240 	mov	x0, #0x12                  	// #18
  965508:	da9f0000 	csinv	x0, x0, xzr, eq  // eq = none
  96550c:	f90000c0 	str	x0, [x6]
  965510:	aa1303e0 	mov	x0, x19
  965514:	f9400bf3 	ldr	x19, [sp, #16]
  965518:	a8c27bfd 	ldp	x29, x30, [sp], #32
  96551c:	d65f03c0 	ret
  965520:	940005e4 	bl	966cb0 <psci_smc_handler>
  965524:	f9000260 	str	x0, [x19]
  965528:	aa1303e0 	mov	x0, x19
  96552c:	f9400bf3 	ldr	x19, [sp, #16]
  965530:	a8c27bfd 	ldp	x29, x30, [sp], #32
  965534:	d65f03c0 	ret
  965538:	d2800020 	mov	x0, #0x1                   	// #1
  96553c:	a90000df 	stp	xzr, x0, [x6]
  965540:	aa1303e0 	mov	x0, x19
  965544:	f9400bf3 	ldr	x19, [sp, #16]
  965548:	a8c27bfd 	ldp	x29, x30, [sp], #32
  96554c:	d65f03c0 	ret
  965550:	d2882ac0 	mov	x0, #0x4156                	// #16726
  965554:	d285b5c1 	mov	x1, #0x2dae                	// #11694
  965558:	f2bc5ec0 	movk	x0, #0xe2f6, lsl #16
  96555c:	d29f0c62 	mov	x2, #0xf863                	// #63587
  965560:	d2920b63 	mov	x3, #0x905b                	// #36955
  965564:	f2bf7801 	movk	x1, #0xfbc0, lsl #16
  965568:	f2a8fd02 	movk	x2, #0x47e8, lsl #16
  96556c:	f2a211a3 	movk	x3, #0x108d, lsl #16
  965570:	a90008c3 	stp	x3, x2, [x6]
  965574:	a90100c1 	stp	x1, x0, [x6, #16]
  965578:	aa1303e0 	mov	x0, x19
  96557c:	f9400bf3 	ldr	x19, [sp, #16]
  965580:	a8c27bfd 	ldp	x29, x30, [sp], #32
  965584:	d65f03c0 	ret

0000000000965588 <cm_init>:
  965588:	d65f03c0 	ret
  96558c:	00000000 	.inst	0x00000000 ; undefined

0000000000965590 <cm_setup_context>:
  965590:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  965594:	910003fd 	mov	x29, sp
  965598:	a90153f3 	stp	x19, x20, [sp, #16]
  96559c:	aa0103f4 	mov	x20, x1
  9655a0:	d2804a01 	mov	x1, #0x250                 	// #592
  9655a4:	a9025bf5 	stp	x21, x22, [sp, #32]
  9655a8:	aa0003f5 	mov	x21, x0
  9655ac:	b9400696 	ldr	w22, [x20, #4]
  9655b0:	94000db5 	bl	968c84 <zeromem>
  9655b4:	120002d6 	and	w22, w22, #0x1
  9655b8:	d53e1100 	mrs	x0, scr_el3
  9655bc:	b9401283 	ldr	w3, [x20, #16]
  9655c0:	1281a0e2 	mov	w2, #0xfffff2f8            	// #-3336
  9655c4:	0a000042 	and	w2, w2, w0
  9655c8:	b9400680 	ldr	w0, [x20, #4]
  9655cc:	2a160042 	orr	w2, w2, w22
  9655d0:	f27c007f 	tst	x3, #0x10
  9655d4:	32160041 	orr	w1, w2, #0x400
  9655d8:	1a820022 	csel	w2, w1, w2, eq  // eq = none
  9655dc:	f27e001f 	tst	x0, #0x4
  9655e0:	32150040 	orr	w0, w2, #0x800
  9655e4:	1a821002 	csel	w2, w0, w2, ne  // ne = any
  9655e8:	710002df 	cmp	w22, #0x0
  9655ec:	121c7853 	and	w19, w2, #0xfffffff7
  9655f0:	32100660 	orr	w0, w19, #0x30000
  9655f4:	1a931013 	csel	w19, w0, w19, ne  // ne = any
  9655f8:	d5380420 	mrs	x0, id_aa64pfr1_el1
  9655fc:	53082c00 	ubfx	w0, w0, #8, #4
  965600:	7100041f 	cmp	w0, #0x1
  965604:	54000560 	b.eq	9656b0 <cm_setup_context+0x120>  // b.none
  965608:	7100081f 	cmp	w0, #0x2
  96560c:	1a9f02c0 	csel	w0, w22, wzr, eq  // eq = none
  965610:	2a006a73 	orr	w19, w19, w0, lsl #26
  965614:	2a1603e0 	mov	w0, w22
  965618:	97fffe9c 	bl	965088 <get_scr_el3_from_routing_model>
  96561c:	b9401281 	ldr	w1, [x20, #16]
  965620:	2a000262 	orr	w2, w19, w0
  965624:	b9400680 	ldr	w0, [x20, #4]
  965628:	36200301 	tbz	w1, #4, 965688 <cm_setup_context+0xf8>
  96562c:	12000c23 	and	w3, w1, #0xf
  965630:	d3689c00 	lsl	x0, x0, #24
  965634:	7100287f 	cmp	w3, #0xa
  965638:	32180044 	orr	w4, w2, #0x100
  96563c:	92670000 	and	x0, x0, #0x2000000
  965640:	d2810703 	mov	x3, #0x838                 	// #2104
  965644:	f2a018a3 	movk	x3, #0xc5, lsl #16
  965648:	9a820082 	csel	x2, x4, x2, eq  // eq = none
  96564c:	aa030000 	orr	x0, x0, x3
  965650:	f900a2a0 	str	x0, [x21, #320]
  965654:	d5381020 	mrs	x0, actlr_el1
  965658:	f9400684 	ldr	x4, [x20, #8]
  96565c:	2a0103e1 	mov	w1, w1
  965660:	f90082a2 	str	x2, [x21, #256]
  965664:	d2800802 	mov	x2, #0x40                  	// #64
  965668:	a91192a1 	stp	x1, x4, [x21, #280]
  96566c:	91006281 	add	x1, x20, #0x18
  965670:	f900a6a0 	str	x0, [x21, #328]
  965674:	aa1503e0 	mov	x0, x21
  965678:	a94153f3 	ldp	x19, x20, [sp, #16]
  96567c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  965680:	a8c37bfd 	ldp	x29, x30, [sp], #48
  965684:	14000dc3 	b	968d90 <memcpy>
  965688:	d3420c23 	ubfx	x3, x1, #2, #2
  96568c:	d3689c00 	lsl	x0, x0, #24
  965690:	7100087f 	cmp	w3, #0x2
  965694:	32180044 	orr	w4, w2, #0x100
  965698:	92670000 	and	x0, x0, #0x2000000
  96569c:	d2810003 	mov	x3, #0x800                 	// #2048
  9656a0:	f2a61a03 	movk	x3, #0x30d0, lsl #16
  9656a4:	9a820082 	csel	x2, x4, x2, eq  // eq = none
  9656a8:	aa030000 	orr	x0, x0, x3
  9656ac:	17ffffe9 	b	965650 <cm_setup_context+0xc0>
  9656b0:	32060273 	orr	w19, w19, #0x4000000
  9656b4:	17ffffd8 	b	965614 <cm_setup_context+0x84>

00000000009656b8 <cm_init_context_by_index>:
  9656b8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9656bc:	910003fd 	mov	x29, sp
  9656c0:	f9000bf3 	str	x19, [sp, #16]
  9656c4:	aa0103f3 	mov	x19, x1
  9656c8:	b9400421 	ldr	w1, [x1, #4]
  9656cc:	12000021 	and	w1, w1, #0x1
  9656d0:	97fffed8 	bl	965230 <cm_get_context_by_index>
  9656d4:	aa1303e1 	mov	x1, x19
  9656d8:	f9400bf3 	ldr	x19, [sp, #16]
  9656dc:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9656e0:	17ffffac 	b	965590 <cm_setup_context>
  9656e4:	00000000 	.inst	0x00000000 ; undefined

00000000009656e8 <cm_init_my_context>:
  9656e8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9656ec:	910003fd 	mov	x29, sp
  9656f0:	f9000bf3 	str	x19, [sp, #16]
  9656f4:	aa0003f3 	mov	x19, x0
  9656f8:	b9400400 	ldr	w0, [x0, #4]
  9656fc:	12000000 	and	w0, w0, #0x1
  965700:	97fffec4 	bl	965210 <cm_get_context>
  965704:	aa1303e1 	mov	x1, x19
  965708:	f9400bf3 	ldr	x19, [sp, #16]
  96570c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  965710:	17ffffa0 	b	965590 <cm_setup_context>
  965714:	00000000 	.inst	0x00000000 ; undefined

0000000000965718 <cm_el1_sysregs_context_save>:
  965718:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96571c:	910003fd 	mov	x29, sp
  965720:	a90153f3 	stp	x19, x20, [sp, #16]
  965724:	2a0003f3 	mov	w19, w0
  965728:	97fffeba 	bl	965210 <cm_get_context>
  96572c:	9104c000 	add	x0, x0, #0x130
  965730:	94000c0f 	bl	96876c <el1_sysregs_context_save>
  965734:	340002b3 	cbz	w19, 965788 <cm_el1_sysregs_context_save+0x70>
  965738:	90000034 	adrp	x20, 969000 <vprintf+0x100>
  96573c:	90000020 	adrp	x0, 969000 <vprintf+0x100>
  965740:	9134e281 	add	x1, x20, #0xd38
  965744:	91350000 	add	x0, x0, #0xd40
  965748:	eb00003f 	cmp	x1, x0
  96574c:	54000182 	b.cs	96577c <cm_el1_sysregs_context_save+0x64>  // b.hs, b.nlast
  965750:	d1000414 	sub	x20, x0, #0x1
  965754:	aa0103f3 	mov	x19, x1
  965758:	cb010294 	sub	x20, x20, x1
  96575c:	927df294 	and	x20, x20, #0xfffffffffffffff8
  965760:	91002294 	add	x20, x20, #0x8
  965764:	8b010294 	add	x20, x20, x1
  965768:	f8408661 	ldr	x1, [x19], #8
  96576c:	d2800000 	mov	x0, #0x0                   	// #0
  965770:	d63f0020 	blr	x1
  965774:	eb14027f 	cmp	x19, x20
  965778:	54ffff81 	b.ne	965768 <cm_el1_sysregs_context_save+0x50>  // b.any
  96577c:	a94153f3 	ldp	x19, x20, [sp, #16]
  965780:	a8c27bfd 	ldp	x29, x30, [sp], #32
  965784:	d65f03c0 	ret
  965788:	90000034 	adrp	x20, 969000 <vprintf+0x100>
  96578c:	90000020 	adrp	x0, 969000 <vprintf+0x100>
  965790:	9134c281 	add	x1, x20, #0xd30
  965794:	9134c000 	add	x0, x0, #0xd30
  965798:	eb00003f 	cmp	x1, x0
  96579c:	54ffff02 	b.cs	96577c <cm_el1_sysregs_context_save+0x64>  // b.hs, b.nlast
  9657a0:	d1000414 	sub	x20, x0, #0x1
  9657a4:	aa0103f3 	mov	x19, x1
  9657a8:	cb010294 	sub	x20, x20, x1
  9657ac:	927df294 	and	x20, x20, #0xfffffffffffffff8
  9657b0:	91002294 	add	x20, x20, #0x8
  9657b4:	8b010294 	add	x20, x20, x1
  9657b8:	f8408661 	ldr	x1, [x19], #8
  9657bc:	d2800000 	mov	x0, #0x0                   	// #0
  9657c0:	d63f0020 	blr	x1
  9657c4:	eb14027f 	cmp	x19, x20
  9657c8:	54ffff81 	b.ne	9657b8 <cm_el1_sysregs_context_save+0xa0>  // b.any
  9657cc:	a94153f3 	ldp	x19, x20, [sp, #16]
  9657d0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9657d4:	d65f03c0 	ret

00000000009657d8 <cm_el1_sysregs_context_restore>:
  9657d8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9657dc:	910003fd 	mov	x29, sp
  9657e0:	a90153f3 	stp	x19, x20, [sp, #16]
  9657e4:	2a0003f3 	mov	w19, w0
  9657e8:	97fffe8a 	bl	965210 <cm_get_context>
  9657ec:	9104c000 	add	x0, x0, #0x130
  9657f0:	94000c12 	bl	968838 <el1_sysregs_context_restore>
  9657f4:	340002b3 	cbz	w19, 965848 <cm_el1_sysregs_context_restore+0x70>
  9657f8:	90000034 	adrp	x20, 969000 <vprintf+0x100>
  9657fc:	90000020 	adrp	x0, 969000 <vprintf+0x100>
  965800:	9134c281 	add	x1, x20, #0xd30
  965804:	9134e000 	add	x0, x0, #0xd38
  965808:	eb00003f 	cmp	x1, x0
  96580c:	54000182 	b.cs	96583c <cm_el1_sysregs_context_restore+0x64>  // b.hs, b.nlast
  965810:	d1000414 	sub	x20, x0, #0x1
  965814:	aa0103f3 	mov	x19, x1
  965818:	cb010294 	sub	x20, x20, x1
  96581c:	927df294 	and	x20, x20, #0xfffffffffffffff8
  965820:	91002294 	add	x20, x20, #0x8
  965824:	8b010294 	add	x20, x20, x1
  965828:	f8408661 	ldr	x1, [x19], #8
  96582c:	d2800000 	mov	x0, #0x0                   	// #0
  965830:	d63f0020 	blr	x1
  965834:	eb14027f 	cmp	x19, x20
  965838:	54ffff81 	b.ne	965828 <cm_el1_sysregs_context_restore+0x50>  // b.any
  96583c:	a94153f3 	ldp	x19, x20, [sp, #16]
  965840:	a8c27bfd 	ldp	x29, x30, [sp], #32
  965844:	d65f03c0 	ret
  965848:	90000034 	adrp	x20, 969000 <vprintf+0x100>
  96584c:	90000020 	adrp	x0, 969000 <vprintf+0x100>
  965850:	9134a281 	add	x1, x20, #0xd28
  965854:	9134c000 	add	x0, x0, #0xd30
  965858:	eb00003f 	cmp	x1, x0
  96585c:	54ffff02 	b.cs	96583c <cm_el1_sysregs_context_restore+0x64>  // b.hs, b.nlast
  965860:	d1000414 	sub	x20, x0, #0x1
  965864:	aa0103f3 	mov	x19, x1
  965868:	cb010294 	sub	x20, x20, x1
  96586c:	927df294 	and	x20, x20, #0xfffffffffffffff8
  965870:	91002294 	add	x20, x20, #0x8
  965874:	8b010294 	add	x20, x20, x1
  965878:	f8408661 	ldr	x1, [x19], #8
  96587c:	d2800000 	mov	x0, #0x0                   	// #0
  965880:	d63f0020 	blr	x1
  965884:	eb13029f 	cmp	x20, x19
  965888:	54ffff81 	b.ne	965878 <cm_el1_sysregs_context_restore+0xa0>  // b.any
  96588c:	a94153f3 	ldp	x19, x20, [sp, #16]
  965890:	a8c27bfd 	ldp	x29, x30, [sp], #32
  965894:	d65f03c0 	ret

0000000000965898 <cm_prepare_el3_exit>:
  965898:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96589c:	910003fd 	mov	x29, sp
  9658a0:	a90153f3 	stp	x19, x20, [sp, #16]
  9658a4:	2a0003f3 	mov	w19, w0
  9658a8:	97fffe5a 	bl	965210 <cm_get_context>
  9658ac:	7100067f 	cmp	w19, #0x1
  9658b0:	54000160 	b.eq	9658dc <cm_prepare_el3_exit+0x44>  // b.none
  9658b4:	2a1303e0 	mov	w0, w19
  9658b8:	97ffffc8 	bl	9657d8 <cm_el1_sysregs_context_restore>
  9658bc:	2a1303e0 	mov	w0, w19
  9658c0:	97fffe54 	bl	965210 <cm_get_context>
  9658c4:	d50041bf 	msr	spsel, #0x1
  9658c8:	9100001f 	mov	sp, x0
  9658cc:	d50040bf 	msr	spsel, #0x0
  9658d0:	a94153f3 	ldp	x19, x20, [sp, #16]
  9658d4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9658d8:	d65f03c0 	ret
  9658dc:	f9408001 	ldr	x1, [x0, #256]
  9658e0:	37400461 	tbnz	w1, #8, 96596c <cm_prepare_el3_exit+0xd4>
  9658e4:	d5380400 	mrs	x0, id_aa64pfr0_el1
  9658e8:	52800014 	mov	w20, #0x0                   	// #0
  9658ec:	f2780c1f 	tst	x0, #0xf00
  9658f0:	54000340 	b.eq	965958 <cm_prepare_el3_exit+0xc0>  // b.none
  9658f4:	f276003f 	tst	x1, #0x400
  9658f8:	d2b00001 	mov	x1, #0x80000000            	// #2147483648
  9658fc:	f2c06001 	movk	x1, #0x300, lsl #32
  965900:	d2c06000 	mov	x0, #0x30000000000         	// #3298534883328
  965904:	9a810000 	csel	x0, x0, x1, eq  // eq = none
  965908:	d51c1100 	msr	hcr_el2, x0
  96590c:	d2867fe0 	mov	x0, #0x33ff                	// #13311
  965910:	d51c1140 	msr	cptr_el2, x0
  965914:	d2800060 	mov	x0, #0x3                   	// #3
  965918:	d51ce100 	msr	cnthctl_el2, x0
  96591c:	d2800001 	mov	x1, #0x0                   	// #0
  965920:	d51ce061 	msr	cntvoff_el2, x1
  965924:	d5380000 	mrs	x0, midr_el1
  965928:	d51c0000 	msr	vpidr_el2, x0
  96592c:	d53800a0 	mrs	x0, mpidr_el1
  965930:	d51c00a0 	msr	vmpidr_el2, x0
  965934:	d51c2101 	msr	vttbr_el2, x1
  965938:	d53b9c00 	mrs	x0, pmcr_el0
  96593c:	530b3c00 	ubfx	w0, w0, #11, #5
  965940:	52a08042 	mov	w2, #0x4020000             	// #67239936
  965944:	2a020000 	orr	w0, w0, w2
  965948:	d51c1120 	msr	mdcr_el2, x0
  96594c:	d51c1161 	msr	hstr_el2, x1
  965950:	d51ce221 	msr	cnthp_ctl_el2, x1
  965954:	2a1303f4 	mov	w20, w19
  965958:	2a1403e0 	mov	w0, w20
  96595c:	94000743 	bl	967668 <spe_enable>
  965960:	2a1403e0 	mov	w0, w20
  965964:	9400076d 	bl	967718 <sve_enable>
  965968:	17ffffd3 	b	9658b4 <cm_prepare_el3_exit+0x1c>
  96596c:	f940a000 	ldr	x0, [x0, #320]
  965970:	52810601 	mov	w1, #0x830                 	// #2096
  965974:	72a618a1 	movk	w1, #0x30c5, lsl #16
  965978:	12070000 	and	w0, w0, #0x2000000
  96597c:	2a010000 	orr	w0, w0, w1
  965980:	d51c1000 	msr	sctlr_el2, x0
  965984:	52800014 	mov	w20, #0x0                   	// #0
  965988:	17fffff4 	b	965958 <cm_prepare_el3_exit+0xc0>
  96598c:	00000000 	.inst	0x00000000 ; undefined

0000000000965990 <cm_set_elr_el3>:
  965990:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  965994:	910003fd 	mov	x29, sp
  965998:	f9000bf3 	str	x19, [sp, #16]
  96599c:	aa0103f3 	mov	x19, x1
  9659a0:	97fffe1c 	bl	965210 <cm_get_context>
  9659a4:	f9009013 	str	x19, [x0, #288]
  9659a8:	f9400bf3 	ldr	x19, [sp, #16]
  9659ac:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9659b0:	d65f03c0 	ret
  9659b4:	00000000 	.inst	0x00000000 ; undefined

00000000009659b8 <cm_write_scr_el3_bit>:
  9659b8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9659bc:	910003fd 	mov	x29, sp
  9659c0:	a90153f3 	stp	x19, x20, [sp, #16]
  9659c4:	2a0103f4 	mov	w20, w1
  9659c8:	2a0203f3 	mov	w19, w2
  9659cc:	97fffe11 	bl	965210 <cm_get_context>
  9659d0:	f9408001 	ldr	x1, [x0, #256]
  9659d4:	52800023 	mov	w3, #0x1                   	// #1
  9659d8:	1ad42063 	lsl	w3, w3, w20
  9659dc:	0a230021 	bic	w1, w1, w3
  9659e0:	1ad42273 	lsl	w19, w19, w20
  9659e4:	2a010273 	orr	w19, w19, w1
  9659e8:	f9008013 	str	x19, [x0, #256]
  9659ec:	a94153f3 	ldp	x19, x20, [sp, #16]
  9659f0:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9659f4:	d65f03c0 	ret

00000000009659f8 <cm_set_next_eret_context>:
  9659f8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9659fc:	910003fd 	mov	x29, sp
  965a00:	97fffe04 	bl	965210 <cm_get_context>
  965a04:	d50041bf 	msr	spsel, #0x1
  965a08:	9100001f 	mov	sp, x0
  965a0c:	d50040bf 	msr	spsel, #0x0
  965a10:	a8c17bfd 	ldp	x29, x30, [sp], #16
  965a14:	d65f03c0 	ret

0000000000965a18 <psci_do_cpu_off>:
  965a18:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  965a1c:	910003fd 	mov	x29, sp
  965a20:	a90153f3 	stp	x19, x20, [sp, #16]
  965a24:	2a0003f3 	mov	w19, w0
  965a28:	940009e9 	bl	9681cc <plat_my_core_pos>
  965a2c:	52808084 	mov	w4, #0x404                 	// #1028
  965a30:	52800083 	mov	w3, #0x4                   	// #4
  965a34:	9100a3e2 	add	x2, sp, #0x28
  965a38:	2a1303e1 	mov	w1, w19
  965a3c:	790043e4 	strh	w4, [sp, #32]
  965a40:	39008be3 	strb	w3, [sp, #34]
  965a44:	f90017ff 	str	xzr, [sp, #40]
  965a48:	940001d4 	bl	966198 <psci_get_parent_pwr_domain_nodes>
  965a4c:	2a1303e0 	mov	w0, w19
  965a50:	9100a3e1 	add	x1, sp, #0x28
  965a54:	940002ab 	bl	966500 <psci_acquire_pwr_domain_locks>
  965a58:	90000060 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  965a5c:	f9434400 	ldr	x0, [x0, #1672]
  965a60:	b40000e0 	cbz	x0, 965a7c <psci_do_cpu_off+0x64>
  965a64:	f9400401 	ldr	x1, [x0, #8]
  965a68:	b40000a1 	cbz	x1, 965a7c <psci_do_cpu_off+0x64>
  965a6c:	d2800000 	mov	x0, #0x0                   	// #0
  965a70:	d63f0020 	blr	x1
  965a74:	2a0003f4 	mov	w20, w0
  965a78:	35000400 	cbnz	w0, 965af8 <psci_do_cpu_off+0xe0>
  965a7c:	910083e1 	add	x1, sp, #0x20
  965a80:	2a1303e0 	mov	w0, w19
  965a84:	90000074 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  965a88:	94000206 	bl	9662a0 <psci_do_state_coordination>
  965a8c:	910083e0 	add	x0, sp, #0x20
  965a90:	9400027a 	bl	966478 <psci_find_max_off_lvl>
  965a94:	94000399 	bl	9668f8 <psci_do_pwrdown_sequence>
  965a98:	f9434281 	ldr	x1, [x20, #1664]
  965a9c:	910083e0 	add	x0, sp, #0x20
  965aa0:	f9400821 	ldr	x1, [x1, #16]
  965aa4:	d63f0020 	blr	x1
  965aa8:	9100a3e1 	add	x1, sp, #0x28
  965aac:	2a1303e0 	mov	w0, w19
  965ab0:	940002b2 	bl	966578 <psci_release_pwr_domain_locks>
  965ab4:	d53ed040 	mrs	x0, tpidr_el3
  965ab8:	d2800081 	mov	x1, #0x4                   	// #4
  965abc:	91006000 	add	x0, x0, #0x18
  965ac0:	94000c03 	bl	968acc <flush_dcache_range>
  965ac4:	d53ed040 	mrs	x0, tpidr_el3
  965ac8:	52800021 	mov	w1, #0x1                   	// #1
  965acc:	b9001801 	str	w1, [x0, #24]
  965ad0:	d5033b9f 	dsb	ish
  965ad4:	d53ed040 	mrs	x0, tpidr_el3
  965ad8:	d2800081 	mov	x1, #0x4                   	// #4
  965adc:	91006000 	add	x0, x0, #0x18
  965ae0:	94000c17 	bl	968b3c <inv_dcache_range>
  965ae4:	f9434280 	ldr	x0, [x20, #1664]
  965ae8:	f9402001 	ldr	x1, [x0, #64]
  965aec:	b4000141 	cbz	x1, 965b14 <psci_do_cpu_off+0xfc>
  965af0:	910083e0 	add	x0, sp, #0x20
  965af4:	d63f0020 	blr	x1
  965af8:	9100a3e1 	add	x1, sp, #0x28
  965afc:	2a1303e0 	mov	w0, w19
  965b00:	9400029e 	bl	966578 <psci_release_pwr_domain_locks>
  965b04:	2a1403e0 	mov	w0, w20
  965b08:	a94153f3 	ldp	x19, x20, [sp, #16]
  965b0c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  965b10:	d65f03c0 	ret
  965b14:	94000b13 	bl	968760 <psci_power_down_wfi>

0000000000965b18 <psci_cpu_on_start>:
  965b18:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  965b1c:	910003fd 	mov	x29, sp
  965b20:	a90153f3 	stp	x19, x20, [sp, #16]
  965b24:	d2800194 	mov	x20, #0xc                   	// #12
  965b28:	a9025bf5 	stp	x21, x22, [sp, #32]
  965b2c:	aa0103f6 	mov	x22, x1
  965b30:	aa0003f5 	mov	x21, x0
  965b34:	97ffef8b 	bl	961960 <plat_core_pos_by_mpidr>
  965b38:	8b20d294 	add	x20, x20, w0, sxtw #4
  965b3c:	90000062 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  965b40:	91190042 	add	x2, x2, #0x640
  965b44:	8b020294 	add	x20, x20, x2
  965b48:	2a0003f3 	mov	w19, w0
  965b4c:	aa1403e0 	mov	x0, x20
  965b50:	94000ade 	bl	9686c8 <spin_lock>
  965b54:	2a1303e0 	mov	w0, w19
  965b58:	94000a9e 	bl	9685d0 <_cpu_data_by_index>
  965b5c:	d2800081 	mov	x1, #0x4                   	// #4
  965b60:	91006000 	add	x0, x0, #0x18
  965b64:	94000bda 	bl	968acc <flush_dcache_range>
  965b68:	2a1303e0 	mov	w0, w19
  965b6c:	94000a99 	bl	9685d0 <_cpu_data_by_index>
  965b70:	b9401800 	ldr	w0, [x0, #24]
  965b74:	340008e0 	cbz	w0, 965c90 <psci_cpu_on_start+0x178>
  965b78:	7100081f 	cmp	w0, #0x2
  965b7c:	540008e0 	b.eq	965c98 <psci_cpu_on_start+0x180>  // b.none
  965b80:	90000060 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  965b84:	f9001bf7 	str	x23, [sp, #48]
  965b88:	f9434400 	ldr	x0, [x0, #1672]
  965b8c:	b40000a0 	cbz	x0, 965ba0 <psci_cpu_on_start+0x88>
  965b90:	f9400001 	ldr	x1, [x0]
  965b94:	b4000061 	cbz	x1, 965ba0 <psci_cpu_on_start+0x88>
  965b98:	aa1503e0 	mov	x0, x21
  965b9c:	d63f0020 	blr	x1
  965ba0:	2a1303e0 	mov	w0, w19
  965ba4:	94000a8b 	bl	9685d0 <_cpu_data_by_index>
  965ba8:	aa0003e1 	mov	x1, x0
  965bac:	52800057 	mov	w23, #0x2                   	// #2
  965bb0:	2a1303e0 	mov	w0, w19
  965bb4:	b9001837 	str	w23, [x1, #24]
  965bb8:	94000a86 	bl	9685d0 <_cpu_data_by_index>
  965bbc:	91006000 	add	x0, x0, #0x18
  965bc0:	d2800081 	mov	x1, #0x4                   	// #4
  965bc4:	94000bc2 	bl	968acc <flush_dcache_range>
  965bc8:	2a1303e0 	mov	w0, w19
  965bcc:	94000a81 	bl	9685d0 <_cpu_data_by_index>
  965bd0:	b9401800 	ldr	w0, [x0, #24]
  965bd4:	6b17001f 	cmp	w0, w23
  965bd8:	54000140 	b.eq	965c00 <psci_cpu_on_start+0xe8>  // b.none
  965bdc:	2a1303e0 	mov	w0, w19
  965be0:	94000a7c 	bl	9685d0 <_cpu_data_by_index>
  965be4:	aa0003e1 	mov	x1, x0
  965be8:	2a1303e0 	mov	w0, w19
  965bec:	b9001837 	str	w23, [x1, #24]
  965bf0:	94000a78 	bl	9685d0 <_cpu_data_by_index>
  965bf4:	91006000 	add	x0, x0, #0x18
  965bf8:	d2800081 	mov	x1, #0x4                   	// #4
  965bfc:	94000bb4 	bl	968acc <flush_dcache_range>
  965c00:	90000061 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  965c04:	aa1503e0 	mov	x0, x21
  965c08:	f9434021 	ldr	x1, [x1, #1664]
  965c0c:	f9400421 	ldr	x1, [x1, #8]
  965c10:	d63f0020 	blr	x1
  965c14:	2a0003f5 	mov	w21, w0
  965c18:	34000260 	cbz	w0, 965c64 <psci_cpu_on_start+0x14c>
  965c1c:	2a1303e0 	mov	w0, w19
  965c20:	94000a6c 	bl	9685d0 <_cpu_data_by_index>
  965c24:	aa0003e1 	mov	x1, x0
  965c28:	52800022 	mov	w2, #0x1                   	// #1
  965c2c:	2a1303e0 	mov	w0, w19
  965c30:	b9001822 	str	w2, [x1, #24]
  965c34:	94000a67 	bl	9685d0 <_cpu_data_by_index>
  965c38:	91006000 	add	x0, x0, #0x18
  965c3c:	d2800081 	mov	x1, #0x4                   	// #4
  965c40:	94000ba3 	bl	968acc <flush_dcache_range>
  965c44:	f9401bf7 	ldr	x23, [sp, #48]
  965c48:	aa1403e0 	mov	x0, x20
  965c4c:	94000aa7 	bl	9686e8 <spin_unlock>
  965c50:	2a1503e0 	mov	w0, w21
  965c54:	a94153f3 	ldp	x19, x20, [sp, #16]
  965c58:	a9425bf5 	ldp	x21, x22, [sp, #32]
  965c5c:	a8c47bfd 	ldp	x29, x30, [sp], #64
  965c60:	d65f03c0 	ret
  965c64:	aa1603e1 	mov	x1, x22
  965c68:	2a1303e0 	mov	w0, w19
  965c6c:	97fffe93 	bl	9656b8 <cm_init_context_by_index>
  965c70:	aa1403e0 	mov	x0, x20
  965c74:	f9401bf7 	ldr	x23, [sp, #48]
  965c78:	94000a9c 	bl	9686e8 <spin_unlock>
  965c7c:	2a1503e0 	mov	w0, w21
  965c80:	a94153f3 	ldp	x19, x20, [sp, #16]
  965c84:	a9425bf5 	ldp	x21, x22, [sp, #32]
  965c88:	a8c47bfd 	ldp	x29, x30, [sp], #64
  965c8c:	d65f03c0 	ret
  965c90:	12800075 	mov	w21, #0xfffffffc            	// #-4
  965c94:	17ffffed 	b	965c48 <psci_cpu_on_start+0x130>
  965c98:	12800095 	mov	w21, #0xfffffffb            	// #-5
  965c9c:	17ffffeb 	b	965c48 <psci_cpu_on_start+0x130>

0000000000965ca0 <psci_cpu_on_finish>:
  965ca0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  965ca4:	910003fd 	mov	x29, sp
  965ca8:	a90153f3 	stp	x19, x20, [sp, #16]
  965cac:	90000074 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  965cb0:	aa0103f3 	mov	x19, x1
  965cb4:	f9434281 	ldr	x1, [x20, #1664]
  965cb8:	a9025bf5 	stp	x21, x22, [sp, #32]
  965cbc:	2a0003f5 	mov	w21, w0
  965cc0:	aa1303e0 	mov	x0, x19
  965cc4:	f9401421 	ldr	x1, [x1, #40]
  965cc8:	d63f0020 	blr	x1
  965ccc:	94000a98 	bl	96872c <psci_do_pwrup_cache_maintenance>
  965cd0:	f9434280 	ldr	x0, [x20, #1664]
  965cd4:	f9401801 	ldr	x1, [x0, #48]
  965cd8:	b4000061 	cbz	x1, 965ce4 <psci_cpu_on_finish+0x44>
  965cdc:	aa1303e0 	mov	x0, x19
  965ce0:	d63f0020 	blr	x1
  965ce4:	d2800193 	mov	x19, #0xc                   	// #12
  965ce8:	90000076 	adrp	x22, 971000 <imx_gicv3_ctx+0x24d0>
  965cec:	8b35d273 	add	x19, x19, w21, sxtw #4
  965cf0:	911902d6 	add	x22, x22, #0x640
  965cf4:	8b1302d3 	add	x19, x22, x19
  965cf8:	94000594 	bl	967348 <psci_arch_setup>
  965cfc:	aa1303e0 	mov	x0, x19
  965d00:	94000a72 	bl	9686c8 <spin_lock>
  965d04:	aa1303e0 	mov	x0, x19
  965d08:	94000a78 	bl	9686e8 <spin_unlock>
  965d0c:	90000060 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  965d10:	f9434400 	ldr	x0, [x0, #1672]
  965d14:	b40000a0 	cbz	x0, 965d28 <psci_cpu_on_finish+0x88>
  965d18:	f9400c01 	ldr	x1, [x0, #24]
  965d1c:	b4000061 	cbz	x1, 965d28 <psci_cpu_on_finish+0x88>
  965d20:	d2800000 	mov	x0, #0x0                   	// #0
  965d24:	d63f0020 	blr	x1
  965d28:	90000034 	adrp	x20, 969000 <vprintf+0x100>
  965d2c:	90000021 	adrp	x1, 969000 <vprintf+0x100>
  965d30:	9134a280 	add	x0, x20, #0xd28
  965d34:	9134a021 	add	x1, x1, #0xd28
  965d38:	eb01001f 	cmp	x0, x1
  965d3c:	54000182 	b.cs	965d6c <psci_cpu_on_finish+0xcc>  // b.hs, b.nlast
  965d40:	d1000434 	sub	x20, x1, #0x1
  965d44:	aa0003f3 	mov	x19, x0
  965d48:	cb000294 	sub	x20, x20, x0
  965d4c:	927df294 	and	x20, x20, #0xfffffffffffffff8
  965d50:	91002294 	add	x20, x20, #0x8
  965d54:	8b000294 	add	x20, x20, x0
  965d58:	f8408661 	ldr	x1, [x19], #8
  965d5c:	d2800000 	mov	x0, #0x0                   	// #0
  965d60:	d63f0020 	blr	x1
  965d64:	eb14027f 	cmp	x19, x20
  965d68:	54ffff81 	b.ne	965d58 <psci_cpu_on_finish+0xb8>  // b.any
  965d6c:	d53800a1 	mrs	x1, mpidr_el1
  965d70:	937c7eb5 	sbfiz	x21, x21, #4, #32
  965d74:	92409c21 	and	x1, x1, #0xffffffffff
  965d78:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
  965d7c:	52800020 	mov	w0, #0x1                   	// #1
  965d80:	a94153f3 	ldp	x19, x20, [sp, #16]
  965d84:	f8356ac1 	str	x1, [x22, x21]
  965d88:	a9425bf5 	ldp	x21, x22, [sp, #32]
  965d8c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  965d90:	17fffec2 	b	965898 <cm_prepare_el3_exit>
  965d94:	00000000 	.inst	0x00000000 ; undefined

0000000000965d98 <psci_cpu_suspend_start>:
  965d98:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
  965d9c:	910003fd 	mov	x29, sp
  965da0:	a90153f3 	stp	x19, x20, [sp, #16]
  965da4:	2a0103f3 	mov	w19, w1
  965da8:	aa0203f4 	mov	x20, x2
  965dac:	a9025bf5 	stp	x21, x22, [sp, #32]
  965db0:	2a0303f6 	mov	w22, w3
  965db4:	aa0003f5 	mov	x21, x0
  965db8:	a90363f7 	stp	x23, x24, [sp, #48]
  965dbc:	94000904 	bl	9681cc <plat_my_core_pos>
  965dc0:	910143e2 	add	x2, sp, #0x50
  965dc4:	2a1303e1 	mov	w1, w19
  965dc8:	2a0003f7 	mov	w23, w0
  965dcc:	f9002bff 	str	xzr, [sp, #80]
  965dd0:	940000f2 	bl	966198 <psci_get_parent_pwr_domain_nodes>
  965dd4:	910143e1 	add	x1, sp, #0x50
  965dd8:	2a1303e0 	mov	w0, w19
  965ddc:	940001c9 	bl	966500 <psci_acquire_pwr_domain_locks>
  965de0:	d538c100 	mrs	x0, isr_el1
  965de4:	b4000120 	cbz	x0, 965e08 <psci_cpu_suspend_start+0x70>
  965de8:	910143e1 	add	x1, sp, #0x50
  965dec:	2a1303e0 	mov	w0, w19
  965df0:	940001e2 	bl	966578 <psci_release_pwr_domain_locks>
  965df4:	a94153f3 	ldp	x19, x20, [sp, #16]
  965df8:	a9425bf5 	ldp	x21, x22, [sp, #32]
  965dfc:	a94363f7 	ldp	x23, x24, [sp, #48]
  965e00:	a8c67bfd 	ldp	x29, x30, [sp], #96
  965e04:	d65f03c0 	ret
  965e08:	aa1403e1 	mov	x1, x20
  965e0c:	2a1303e0 	mov	w0, w19
  965e10:	94000124 	bl	9662a0 <psci_do_state_coordination>
  965e14:	35000476 	cbnz	w22, 965ea0 <psci_cpu_suspend_start+0x108>
  965e18:	90000075 	adrp	x21, 971000 <imx_gicv3_ctx+0x24d0>
  965e1c:	aa1403e0 	mov	x0, x20
  965e20:	f94342a1 	ldr	x1, [x21, #1664]
  965e24:	f9401021 	ldr	x1, [x1, #32]
  965e28:	d63f0020 	blr	x1
  965e2c:	910143e1 	add	x1, sp, #0x50
  965e30:	2a1303e0 	mov	w0, w19
  965e34:	940001d1 	bl	966578 <psci_release_pwr_domain_locks>
  965e38:	d503207f 	wfi
  965e3c:	910163e2 	add	x2, sp, #0x58
  965e40:	2a1703e0 	mov	w0, w23
  965e44:	2a1303e1 	mov	w1, w19
  965e48:	f9002fff 	str	xzr, [sp, #88]
  965e4c:	940000d3 	bl	966198 <psci_get_parent_pwr_domain_nodes>
  965e50:	910163e1 	add	x1, sp, #0x58
  965e54:	2a1303e0 	mov	w0, w19
  965e58:	940001aa 	bl	966500 <psci_acquire_pwr_domain_locks>
  965e5c:	910123e1 	add	x1, sp, #0x48
  965e60:	2a1303e0 	mov	w0, w19
  965e64:	940000a7 	bl	966100 <psci_get_target_local_pwr_states>
  965e68:	f94342a1 	ldr	x1, [x21, #1664]
  965e6c:	910123e0 	add	x0, sp, #0x48
  965e70:	f9401c21 	ldr	x1, [x1, #56]
  965e74:	d63f0020 	blr	x1
  965e78:	2a1303e0 	mov	w0, w19
  965e7c:	940000d9 	bl	9661e0 <psci_set_pwr_domains_to_run>
  965e80:	910163e1 	add	x1, sp, #0x58
  965e84:	2a1303e0 	mov	w0, w19
  965e88:	940001bc 	bl	966578 <psci_release_pwr_domain_locks>
  965e8c:	a94153f3 	ldp	x19, x20, [sp, #16]
  965e90:	a9425bf5 	ldp	x21, x22, [sp, #32]
  965e94:	a94363f7 	ldp	x23, x24, [sp, #48]
  965e98:	a8c67bfd 	ldp	x29, x30, [sp], #96
  965e9c:	d65f03c0 	ret
  965ea0:	aa1403e0 	mov	x0, x20
  965ea4:	94000175 	bl	966478 <psci_find_max_off_lvl>
  965ea8:	90000037 	adrp	x23, 969000 <vprintf+0x100>
  965eac:	90000021 	adrp	x1, 969000 <vprintf+0x100>
  965eb0:	9134a2e2 	add	x2, x23, #0xd28
  965eb4:	9134a021 	add	x1, x1, #0xd28
  965eb8:	2a0003f8 	mov	w24, w0
  965ebc:	eb01005f 	cmp	x2, x1
  965ec0:	540001a2 	b.cs	965ef4 <psci_cpu_suspend_start+0x15c>  // b.hs, b.nlast
  965ec4:	d1000437 	sub	x23, x1, #0x1
  965ec8:	aa0203f6 	mov	x22, x2
  965ecc:	cb0202f7 	sub	x23, x23, x2
  965ed0:	927df2f7 	and	x23, x23, #0xfffffffffffffff8
  965ed4:	910022f7 	add	x23, x23, #0x8
  965ed8:	8b0202f7 	add	x23, x23, x2
  965edc:	d503201f 	nop
  965ee0:	f84086c1 	ldr	x1, [x22], #8
  965ee4:	d2800000 	mov	x0, #0x0                   	// #0
  965ee8:	d63f0020 	blr	x1
  965eec:	eb1602ff 	cmp	x23, x22
  965ef0:	54ffff81 	b.ne	965ee0 <psci_cpu_suspend_start+0x148>  // b.any
  965ef4:	d53ed040 	mrs	x0, tpidr_el3
  965ef8:	b9001c13 	str	w19, [x0, #28]
  965efc:	d53ed040 	mrs	x0, tpidr_el3
  965f00:	d2800081 	mov	x1, #0x4                   	// #4
  965f04:	91007000 	add	x0, x0, #0x1c
  965f08:	94000af1 	bl	968acc <flush_dcache_range>
  965f0c:	90000060 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  965f10:	f9434400 	ldr	x0, [x0, #1672]
  965f14:	b40000a0 	cbz	x0, 965f28 <psci_cpu_suspend_start+0x190>
  965f18:	f9400801 	ldr	x1, [x0, #16]
  965f1c:	b4000061 	cbz	x1, 965f28 <psci_cpu_suspend_start+0x190>
  965f20:	2a1803e0 	mov	w0, w24
  965f24:	d63f0020 	blr	x1
  965f28:	90000076 	adrp	x22, 971000 <imx_gicv3_ctx+0x24d0>
  965f2c:	f94342c0 	ldr	x0, [x22, #1664]
  965f30:	f9400c01 	ldr	x1, [x0, #24]
  965f34:	b4000061 	cbz	x1, 965f40 <psci_cpu_suspend_start+0x1a8>
  965f38:	aa1403e0 	mov	x0, x20
  965f3c:	d63f0020 	blr	x1
  965f40:	aa1503e0 	mov	x0, x21
  965f44:	97fffde9 	bl	9656e8 <cm_init_my_context>
  965f48:	2a1803e0 	mov	w0, w24
  965f4c:	9400026b 	bl	9668f8 <psci_do_pwrdown_sequence>
  965f50:	f94342c1 	ldr	x1, [x22, #1664]
  965f54:	aa1403e0 	mov	x0, x20
  965f58:	f9401021 	ldr	x1, [x1, #32]
  965f5c:	d63f0020 	blr	x1
  965f60:	910143e1 	add	x1, sp, #0x50
  965f64:	2a1303e0 	mov	w0, w19
  965f68:	94000184 	bl	966578 <psci_release_pwr_domain_locks>
  965f6c:	f94342c0 	ldr	x0, [x22, #1664]
  965f70:	f9402001 	ldr	x1, [x0, #64]
  965f74:	b4000061 	cbz	x1, 965f80 <psci_cpu_suspend_start+0x1e8>
  965f78:	aa1403e0 	mov	x0, x20
  965f7c:	d63f0020 	blr	x1
  965f80:	940009f8 	bl	968760 <psci_power_down_wfi>
  965f84:	00000000 	.inst	0x00000000 ; undefined

0000000000965f88 <psci_cpu_suspend_finish>:
  965f88:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  965f8c:	90000060 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  965f90:	910003fd 	mov	x29, sp
  965f94:	a90153f3 	stp	x19, x20, [sp, #16]
  965f98:	aa0103f3 	mov	x19, x1
  965f9c:	f9434001 	ldr	x1, [x0, #1664]
  965fa0:	aa1303e0 	mov	x0, x19
  965fa4:	f9401c21 	ldr	x1, [x1, #56]
  965fa8:	d63f0020 	blr	x1
  965fac:	940009e0 	bl	96872c <psci_do_pwrup_cache_maintenance>
  965fb0:	97ffed2c 	bl	961460 <plat_get_syscnt_freq2>
  965fb4:	2a0003e0 	mov	w0, w0
  965fb8:	d51be000 	msr	cntfrq_el0, x0
  965fbc:	90000074 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  965fc0:	f9434680 	ldr	x0, [x20, #1672]
  965fc4:	b4000120 	cbz	x0, 965fe8 <psci_cpu_suspend_finish+0x60>
  965fc8:	f9401000 	ldr	x0, [x0, #32]
  965fcc:	b40000e0 	cbz	x0, 965fe8 <psci_cpu_suspend_finish+0x60>
  965fd0:	aa1303e0 	mov	x0, x19
  965fd4:	94000129 	bl	966478 <psci_find_max_off_lvl>
  965fd8:	f9434681 	ldr	x1, [x20, #1672]
  965fdc:	2a0003e0 	mov	w0, w0
  965fe0:	f9401021 	ldr	x1, [x1, #32]
  965fe4:	d63f0020 	blr	x1
  965fe8:	d53ed040 	mrs	x0, tpidr_el3
  965fec:	52800061 	mov	w1, #0x3                   	// #3
  965ff0:	b9001c01 	str	w1, [x0, #28]
  965ff4:	90000034 	adrp	x20, 969000 <vprintf+0x100>
  965ff8:	90000020 	adrp	x0, 969000 <vprintf+0x100>
  965ffc:	9134a281 	add	x1, x20, #0xd28
  966000:	9134a000 	add	x0, x0, #0xd28
  966004:	eb00003f 	cmp	x1, x0
  966008:	540001a2 	b.cs	96603c <psci_cpu_suspend_finish+0xb4>  // b.hs, b.nlast
  96600c:	d1000414 	sub	x20, x0, #0x1
  966010:	aa0103f3 	mov	x19, x1
  966014:	cb010294 	sub	x20, x20, x1
  966018:	927df294 	and	x20, x20, #0xfffffffffffffff8
  96601c:	91002294 	add	x20, x20, #0x8
  966020:	8b010294 	add	x20, x20, x1
  966024:	d503201f 	nop
  966028:	f8408661 	ldr	x1, [x19], #8
  96602c:	d2800000 	mov	x0, #0x0                   	// #0
  966030:	d63f0020 	blr	x1
  966034:	eb14027f 	cmp	x19, x20
  966038:	54ffff81 	b.ne	966028 <psci_cpu_suspend_finish+0xa0>  // b.any
  96603c:	a94153f3 	ldp	x19, x20, [sp, #16]
  966040:	52800020 	mov	w0, #0x1                   	// #1
  966044:	a8c27bfd 	ldp	x29, x30, [sp], #32
  966048:	17fffe14 	b	965898 <cm_prepare_el3_exit>
  96604c:	00000000 	.inst	0x00000000 ; undefined

0000000000966050 <psci_validate_power_state>:
  966050:	52bf9fc2 	mov	w2, #0xfcfe0000            	// #-50462720
  966054:	6a02001f 	tst	w0, w2
  966058:	540000c1 	b.ne	966070 <psci_validate_power_state+0x20>  // b.any
  96605c:	f0000042 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  966060:	f9434042 	ldr	x2, [x2, #1664]
  966064:	f9402c42 	ldr	x2, [x2, #88]
  966068:	aa0203f0 	mov	x16, x2
  96606c:	d61f0200 	br	x16
  966070:	12800020 	mov	w0, #0xfffffffe            	// #-2
  966074:	d65f03c0 	ret

0000000000966078 <psci_query_sys_suspend_pwrstate>:
  966078:	f0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  96607c:	f9434021 	ldr	x1, [x1, #1664]
  966080:	f9403421 	ldr	x1, [x1, #104]
  966084:	aa0103f0 	mov	x16, x1
  966088:	d61f0200 	br	x16
  96608c:	00000000 	.inst	0x00000000 ; undefined

0000000000966090 <psci_is_last_on_cpu>:
  966090:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  966094:	910003fd 	mov	x29, sp
  966098:	a90153f3 	stp	x19, x20, [sp, #16]
  96609c:	9400084c 	bl	9681cc <plat_my_core_pos>
  9660a0:	2a0003f4 	mov	w20, w0
  9660a4:	52800013 	mov	w19, #0x0                   	// #0
  9660a8:	2a1303e0 	mov	w0, w19
  9660ac:	6b13029f 	cmp	w20, w19
  9660b0:	11000673 	add	w19, w19, #0x1
  9660b4:	540000a0 	b.eq	9660c8 <psci_is_last_on_cpu+0x38>  // b.none
  9660b8:	94000946 	bl	9685d0 <_cpu_data_by_index>
  9660bc:	b9401800 	ldr	w0, [x0, #24]
  9660c0:	7100041f 	cmp	w0, #0x1
  9660c4:	540000e1 	b.ne	9660e0 <psci_is_last_on_cpu+0x50>  // b.any
  9660c8:	7100127f 	cmp	w19, #0x4
  9660cc:	54fffee1 	b.ne	9660a8 <psci_is_last_on_cpu+0x18>  // b.any
  9660d0:	52800020 	mov	w0, #0x1                   	// #1
  9660d4:	a94153f3 	ldp	x19, x20, [sp, #16]
  9660d8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9660dc:	d65f03c0 	ret
  9660e0:	52800000 	mov	w0, #0x0                   	// #0
  9660e4:	a94153f3 	ldp	x19, x20, [sp, #16]
  9660e8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9660ec:	d65f03c0 	ret

00000000009660f0 <psci_init_req_local_pwr_states>:
  9660f0:	90000040 	adrp	x0, 96e000 <tf_mmap+0x120>
  9660f4:	b206c3e1 	mov	x1, #0x404040404040404     	// #289360691352306692
  9660f8:	f900f001 	str	x1, [x0, #480]
  9660fc:	d65f03c0 	ret

0000000000966100 <psci_get_target_local_pwr_states>:
  966100:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  966104:	910003fd 	mov	x29, sp
  966108:	a90153f3 	stp	x19, x20, [sp, #16]
  96610c:	2a0003f4 	mov	w20, w0
  966110:	aa0103f3 	mov	x19, x1
  966114:	d53ed040 	mrs	x0, tpidr_el3
  966118:	39408000 	ldrb	w0, [x0, #32]
  96611c:	39000020 	strb	w0, [x1]
  966120:	9400082b 	bl	9681cc <plat_my_core_pos>
  966124:	d37c7c00 	ubfiz	x0, x0, #4, #32
  966128:	f0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  96612c:	91190021 	add	x1, x1, #0x640
  966130:	8b000021 	add	x1, x1, x0
  966134:	b9400822 	ldr	w2, [x1, #8]
  966138:	340002b4 	cbz	w20, 96618c <psci_get_target_local_pwr_states+0x8c>
  96613c:	b00000a0 	adrp	x0, 97b000 <gpc_lock>
  966140:	9100a000 	add	x0, x0, #0x28
  966144:	52800023 	mov	w3, #0x1                   	// #1
  966148:	d37c7c42 	ubfiz	x2, x2, #4, #32
  96614c:	8b020002 	add	x2, x0, x2
  966150:	39403044 	ldrb	w4, [x2, #12]
  966154:	38234a64 	strb	w4, [x19, w3, uxtw]
  966158:	11000463 	add	w3, w3, #0x1
  96615c:	6b03029f 	cmp	w20, w3
  966160:	b9400842 	ldr	w2, [x2, #8]
  966164:	54ffff22 	b.cs	966148 <psci_get_target_local_pwr_states+0x48>  // b.hs, b.nlast
  966168:	7100087f 	cmp	w3, #0x2
  96616c:	540000a8 	b.hi	966180 <psci_get_target_local_pwr_states+0x80>  // b.pmore
  966170:	38234a7f 	strb	wzr, [x19, w3, uxtw]
  966174:	11000463 	add	w3, w3, #0x1
  966178:	71000c7f 	cmp	w3, #0x3
  96617c:	54ffffa1 	b.ne	966170 <psci_get_target_local_pwr_states+0x70>  // b.any
  966180:	a94153f3 	ldp	x19, x20, [sp, #16]
  966184:	a8c27bfd 	ldp	x29, x30, [sp], #32
  966188:	d65f03c0 	ret
  96618c:	52800023 	mov	w3, #0x1                   	// #1
  966190:	17fffff8 	b	966170 <psci_get_target_local_pwr_states+0x70>
  966194:	00000000 	.inst	0x00000000 ; undefined

0000000000966198 <psci_get_parent_pwr_domain_nodes>:
  966198:	d37c7c00 	ubfiz	x0, x0, #4, #32
  96619c:	f0000043 	adrp	x3, 971000 <imx_gicv3_ctx+0x24d0>
  9661a0:	91190063 	add	x3, x3, #0x640
  9661a4:	8b000063 	add	x3, x3, x0
  9661a8:	b9400863 	ldr	w3, [x3, #8]
  9661ac:	34000181 	cbz	w1, 9661dc <psci_get_parent_pwr_domain_nodes+0x44>
  9661b0:	b00000a5 	adrp	x5, 97b000 <gpc_lock>
  9661b4:	9100a0a5 	add	x5, x5, #0x28
  9661b8:	52800024 	mov	w4, #0x1                   	// #1
  9661bc:	d503201f 	nop
  9661c0:	d37c7c60 	ubfiz	x0, x3, #4, #32
  9661c4:	b8004443 	str	w3, [x2], #4
  9661c8:	8b0000a0 	add	x0, x5, x0
  9661cc:	11000484 	add	w4, w4, #0x1
  9661d0:	6b04003f 	cmp	w1, w4
  9661d4:	b9400803 	ldr	w3, [x0, #8]
  9661d8:	54ffff42 	b.cs	9661c0 <psci_get_parent_pwr_domain_nodes+0x28>  // b.hs, b.nlast
  9661dc:	d65f03c0 	ret

00000000009661e0 <psci_set_pwr_domains_to_run>:
  9661e0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  9661e4:	910003fd 	mov	x29, sp
  9661e8:	f9000bf3 	str	x19, [sp, #16]
  9661ec:	2a0003f3 	mov	w19, w0
  9661f0:	940007f7 	bl	9681cc <plat_my_core_pos>
  9661f4:	340003b3 	cbz	w19, 966268 <psci_set_pwr_domains_to_run+0x88>
  9661f8:	d37c7c02 	ubfiz	x2, x0, #4, #32
  9661fc:	f0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  966200:	91190021 	add	x1, x1, #0x640
  966204:	71000c1f 	cmp	w0, #0x3
  966208:	8b020021 	add	x1, x1, x2
  96620c:	2a0003e4 	mov	w4, w0
  966210:	b00000a5 	adrp	x5, 97b000 <gpc_lock>
  966214:	90000040 	adrp	x0, 96e000 <tf_mmap+0x120>
  966218:	1a9f87e7 	cset	w7, ls  // ls = plast
  96621c:	9100a0a5 	add	x5, x5, #0x28
  966220:	b9400821 	ldr	w1, [x1, #8]
  966224:	91078008 	add	x8, x0, #0x1e0
  966228:	52800002 	mov	w2, #0x0                   	// #0
  96622c:	d37c7c23 	ubfiz	x3, x1, #4, #32
  966230:	2a0103e1 	mov	w1, w1
  966234:	8b0300a3 	add	x3, x5, x3
  966238:	710000ff 	cmp	w7, #0x0
  96623c:	11000846 	add	w6, w2, #0x2
  966240:	7a411842 	ccmp	w2, #0x1, #0x2, ne  // ne = any
  966244:	11000440 	add	w0, w2, #0x1
  966248:	8b0110a1 	add	x1, x5, x1, lsl #4
  96624c:	3900307f 	strb	wzr, [x3, #12]
  966250:	54000209 	b.ls	966290 <psci_set_pwr_domains_to_run+0xb0>  // b.plast
  966254:	6b1300df 	cmp	w6, w19
  966258:	2a0003e2 	mov	w2, w0
  96625c:	54000068 	b.hi	966268 <psci_set_pwr_domains_to_run+0x88>  // b.pmore
  966260:	b9400821 	ldr	w1, [x1, #8]
  966264:	17fffff2 	b	96622c <psci_set_pwr_domains_to_run+0x4c>
  966268:	d53ed040 	mrs	x0, tpidr_el3
  96626c:	b900181f 	str	wzr, [x0, #24]
  966270:	d53ed040 	mrs	x0, tpidr_el3
  966274:	3900801f 	strb	wzr, [x0, #32]
  966278:	d53ed040 	mrs	x0, tpidr_el3
  96627c:	f9400bf3 	ldr	x19, [sp, #16]
  966280:	91006000 	add	x0, x0, #0x18
  966284:	a8c27bfd 	ldp	x29, x30, [sp], #32
  966288:	d2800181 	mov	x1, #0xc                   	// #12
  96628c:	14000a10 	b	968acc <flush_dcache_range>
  966290:	8b224902 	add	x2, x8, w2, uxtw #2
  966294:	3824685f 	strb	wzr, [x2, x4]
  966298:	17ffffef 	b	966254 <psci_set_pwr_domains_to_run+0x74>
  96629c:	00000000 	.inst	0x00000000 ; undefined

00000000009662a0 <psci_do_state_coordination>:
  9662a0:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
  9662a4:	910003fd 	mov	x29, sp
  9662a8:	a90363f7 	stp	x23, x24, [sp, #48]
  9662ac:	f0000057 	adrp	x23, 971000 <imx_gicv3_ctx+0x24d0>
  9662b0:	911902f7 	add	x23, x23, #0x640
  9662b4:	a9046bf9 	stp	x25, x26, [sp, #64]
  9662b8:	a90573fb 	stp	x27, x28, [sp, #80]
  9662bc:	2a0003fc 	mov	w28, w0
  9662c0:	aa0103fb 	mov	x27, x1
  9662c4:	940007c2 	bl	9681cc <plat_my_core_pos>
  9662c8:	2a0003f8 	mov	w24, w0
  9662cc:	d37c7f00 	ubfiz	x0, x24, #4, #32
  9662d0:	8b0002e0 	add	x0, x23, x0
  9662d4:	b9400802 	ldr	w2, [x0, #8]
  9662d8:	340008bc 	cbz	w28, 9663ec <psci_do_state_coordination+0x14c>
  9662dc:	a90153f3 	stp	x19, x20, [sp, #16]
  9662e0:	52800039 	mov	w25, #0x1                   	// #1
  9662e4:	51000723 	sub	w3, w25, #0x1
  9662e8:	a9025bf5 	stp	x21, x22, [sp, #32]
  9662ec:	b00000ba 	adrp	x26, 97b000 <gpc_lock>
  9662f0:	90000055 	adrp	x21, 96e000 <tf_mmap+0x120>
  9662f4:	aa1803f6 	mov	x22, x24
  9662f8:	9100a35a 	add	x26, x26, #0x28
  9662fc:	910782b5 	add	x21, x21, #0x1e0
  966300:	7100047f 	cmp	w3, #0x1
  966304:	54000269 	b.ls	966350 <psci_do_state_coordination+0xb0>  // b.plast
  966308:	2a0203e2 	mov	w2, w2
  96630c:	2a1903f4 	mov	w20, w25
  966310:	8b021353 	add	x19, x26, x2, lsl #4
  966314:	2a1903e0 	mov	w0, w25
  966318:	d2800001 	mov	x1, #0x0                   	// #0
  96631c:	b9400662 	ldr	w2, [x19, #4]
  966320:	97fffa94 	bl	964d70 <plat_get_target_pwr_state>
  966324:	38346b60 	strb	w0, [x27, x20]
  966328:	72001c1f 	tst	w0, #0xff
  96632c:	11000723 	add	w3, w25, #0x1
  966330:	540003c0 	b.eq	9663a8 <psci_do_state_coordination+0x108>  // b.none
  966334:	b9400a62 	ldr	w2, [x19, #8]
  966338:	6b1c007f 	cmp	w3, w28
  96633c:	54000988 	b.hi	96646c <psci_do_state_coordination+0x1cc>  // b.pmore
  966340:	2a0303f9 	mov	w25, w3
  966344:	51000723 	sub	w3, w25, #0x1
  966348:	7100047f 	cmp	w3, #0x1
  96634c:	54fffde8 	b.hi	966308 <psci_do_state_coordination+0x68>  // b.pmore
  966350:	71000edf 	cmp	w22, #0x3
  966354:	2a1903f4 	mov	w20, w25
  966358:	54000088 	b.hi	966368 <psci_do_state_coordination+0xc8>  // b.pmore
  96635c:	8b234aa0 	add	x0, x21, w3, uxtw #2
  966360:	38794b61 	ldrb	w1, [x27, w25, uxtw]
  966364:	38386801 	strb	w1, [x0, x24]
  966368:	d37c7c40 	ubfiz	x0, x2, #4, #32
  96636c:	2a0203e2 	mov	w2, w2
  966370:	b8606b44 	ldr	w4, [x26, x0]
  966374:	71000c9f 	cmp	w4, #0x3
  966378:	54fffcc8 	b.hi	966310 <psci_do_state_coordination+0x70>  // b.pmore
  96637c:	8b021353 	add	x19, x26, x2, lsl #4
  966380:	2a0403e1 	mov	w1, w4
  966384:	8b234823 	add	x3, x1, w3, uxtw #2
  966388:	2a1903e0 	mov	w0, w25
  96638c:	8b0302a1 	add	x1, x21, x3
  966390:	b9400662 	ldr	w2, [x19, #4]
  966394:	97fffa77 	bl	964d70 <plat_get_target_pwr_state>
  966398:	38346b60 	strb	w0, [x27, x20]
  96639c:	72001c1f 	tst	w0, #0xff
  9663a0:	11000723 	add	w3, w25, #0x1
  9663a4:	54fffc81 	b.ne	966334 <psci_do_state_coordination+0x94>  // b.any
  9663a8:	6b03039f 	cmp	w28, w3
  9663ac:	540001c3 	b.cc	9663e4 <psci_do_state_coordination+0x144>  // b.lo, b.ul, b.last
  9663b0:	71000edf 	cmp	w22, #0x3
  9663b4:	90000040 	adrp	x0, 96e000 <tf_mmap+0x120>
  9663b8:	1a9f87e2 	cset	w2, ls  // ls = plast
  9663bc:	91078004 	add	x4, x0, #0x1e0
  9663c0:	7100005f 	cmp	w2, #0x0
  9663c4:	51000460 	sub	w0, w3, #0x1
  9663c8:	7a411802 	ccmp	w0, #0x1, #0x2, ne  // ne = any
  9663cc:	2a0303e1 	mov	w1, w3
  9663d0:	54000469 	b.ls	96645c <psci_do_state_coordination+0x1bc>  // b.plast
  9663d4:	38216b7f 	strb	wzr, [x27, x1]
  9663d8:	11000463 	add	w3, w3, #0x1
  9663dc:	6b03039f 	cmp	w28, w3
  9663e0:	54ffff02 	b.cs	9663c0 <psci_do_state_coordination+0x120>  // b.hs, b.nlast
  9663e4:	a94153f3 	ldp	x19, x20, [sp, #16]
  9663e8:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9663ec:	39400361 	ldrb	w1, [x27]
  9663f0:	d53ed040 	mrs	x0, tpidr_el3
  9663f4:	39008001 	strb	w1, [x0, #32]
  9663f8:	d53ed040 	mrs	x0, tpidr_el3
  9663fc:	91008000 	add	x0, x0, #0x20
  966400:	d2800021 	mov	x1, #0x1                   	// #1
  966404:	940009b2 	bl	968acc <flush_dcache_range>
  966408:	b00000ba 	adrp	x26, 97b000 <gpc_lock>
  96640c:	9100a35a 	add	x26, x26, #0x28
  966410:	9400076f 	bl	9681cc <plat_my_core_pos>
  966414:	d37c7c00 	ubfiz	x0, x0, #4, #32
  966418:	8b0002f7 	add	x23, x23, x0
  96641c:	52800023 	mov	w3, #0x1                   	// #1
  966420:	b9400ae2 	ldr	w2, [x23, #8]
  966424:	3400013c 	cbz	w28, 966448 <psci_do_state_coordination+0x1a8>
  966428:	d37c7c42 	ubfiz	x2, x2, #4, #32
  96642c:	38634b60 	ldrb	w0, [x27, w3, uxtw]
  966430:	8b020342 	add	x2, x26, x2
  966434:	11000463 	add	w3, w3, #0x1
  966438:	6b03039f 	cmp	w28, w3
  96643c:	39003040 	strb	w0, [x2, #12]
  966440:	b9400842 	ldr	w2, [x2, #8]
  966444:	54ffff22 	b.cs	966428 <psci_do_state_coordination+0x188>  // b.hs, b.nlast
  966448:	a94363f7 	ldp	x23, x24, [sp, #48]
  96644c:	a9446bf9 	ldp	x25, x26, [sp, #64]
  966450:	a94573fb 	ldp	x27, x28, [sp, #80]
  966454:	a8c67bfd 	ldp	x29, x30, [sp], #96
  966458:	d65f03c0 	ret
  96645c:	8b204880 	add	x0, x4, w0, uxtw #2
  966460:	38634b65 	ldrb	w5, [x27, w3, uxtw]
  966464:	38386805 	strb	w5, [x0, x24]
  966468:	17ffffdb 	b	9663d4 <psci_do_state_coordination+0x134>
  96646c:	11000b23 	add	w3, w25, #0x2
  966470:	17ffffce 	b	9663a8 <psci_do_state_coordination+0x108>
  966474:	00000000 	.inst	0x00000000 ; undefined

0000000000966478 <psci_find_max_off_lvl>:
  966478:	39400801 	ldrb	w1, [x0, #2]
  96647c:	51000c21 	sub	w1, w1, #0x3
  966480:	7100043f 	cmp	w1, #0x1
  966484:	54000169 	b.ls	9664b0 <psci_find_max_off_lvl+0x38>  // b.plast
  966488:	39400401 	ldrb	w1, [x0, #1]
  96648c:	51000c21 	sub	w1, w1, #0x3
  966490:	7100043f 	cmp	w1, #0x1
  966494:	54000129 	b.ls	9664b8 <psci_find_max_off_lvl+0x40>  // b.plast
  966498:	39400001 	ldrb	w1, [x0]
  96649c:	52800060 	mov	w0, #0x3                   	// #3
  9664a0:	51000c21 	sub	w1, w1, #0x3
  9664a4:	7100043f 	cmp	w1, #0x1
  9664a8:	540000c9 	b.ls	9664c0 <psci_find_max_off_lvl+0x48>  // b.plast
  9664ac:	d65f03c0 	ret
  9664b0:	52800040 	mov	w0, #0x2                   	// #2
  9664b4:	d65f03c0 	ret
  9664b8:	52800020 	mov	w0, #0x1                   	// #1
  9664bc:	d65f03c0 	ret
  9664c0:	52800000 	mov	w0, #0x0                   	// #0
  9664c4:	d65f03c0 	ret

00000000009664c8 <psci_find_target_suspend_lvl>:
  9664c8:	39400801 	ldrb	w1, [x0, #2]
  9664cc:	35000101 	cbnz	w1, 9664ec <psci_find_target_suspend_lvl+0x24>
  9664d0:	39400401 	ldrb	w1, [x0, #1]
  9664d4:	35000101 	cbnz	w1, 9664f4 <psci_find_target_suspend_lvl+0x2c>
  9664d8:	39400001 	ldrb	w1, [x0]
  9664dc:	52800060 	mov	w0, #0x3                   	// #3
  9664e0:	7100003f 	cmp	w1, #0x0
  9664e4:	1a9f0000 	csel	w0, w0, wzr, eq  // eq = none
  9664e8:	d65f03c0 	ret
  9664ec:	52800040 	mov	w0, #0x2                   	// #2
  9664f0:	d65f03c0 	ret
  9664f4:	52800020 	mov	w0, #0x1                   	// #1
  9664f8:	d65f03c0 	ret
  9664fc:	00000000 	.inst	0x00000000 ; undefined

0000000000966500 <psci_acquire_pwr_domain_locks>:
  966500:	34000380 	cbz	w0, 966570 <psci_acquire_pwr_domain_locks+0x70>
  966504:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  966508:	910003fd 	mov	x29, sp
  96650c:	a90153f3 	stp	x19, x20, [sp, #16]
  966510:	2a0003f4 	mov	w20, w0
  966514:	52800033 	mov	w19, #0x1                   	// #1
  966518:	a9025bf5 	stp	x21, x22, [sp, #32]
  96651c:	b00000b6 	adrp	x22, 97b000 <gpc_lock>
  966520:	aa0103f5 	mov	x21, x1
  966524:	9100a2d6 	add	x22, x22, #0x28
  966528:	f9001bf7 	str	x23, [sp, #48]
  96652c:	b00000b7 	adrp	x23, 97b000 <gpc_lock>
  966530:	910022f7 	add	x23, x23, #0x8
  966534:	d503201f 	nop
  966538:	51000662 	sub	w2, w19, #0x1
  96653c:	11000673 	add	w19, w19, #0x1
  966540:	b8627aa2 	ldr	w2, [x21, x2, lsl #2]
  966544:	8b0212c2 	add	x2, x22, x2, lsl #4
  966548:	39403840 	ldrb	w0, [x2, #14]
  96654c:	8b000ee0 	add	x0, x23, x0, lsl #3
  966550:	940003f8 	bl	967530 <bakery_lock_get>
  966554:	6b13029f 	cmp	w20, w19
  966558:	54ffff02 	b.cs	966538 <psci_acquire_pwr_domain_locks+0x38>  // b.hs, b.nlast
  96655c:	a94153f3 	ldp	x19, x20, [sp, #16]
  966560:	a9425bf5 	ldp	x21, x22, [sp, #32]
  966564:	f9401bf7 	ldr	x23, [sp, #48]
  966568:	a8c47bfd 	ldp	x29, x30, [sp], #64
  96656c:	d65f03c0 	ret
  966570:	d65f03c0 	ret
  966574:	00000000 	.inst	0x00000000 ; undefined

0000000000966578 <psci_release_pwr_domain_locks>:
  966578:	34000300 	cbz	w0, 9665d8 <psci_release_pwr_domain_locks+0x60>
  96657c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  966580:	51000400 	sub	w0, w0, #0x1
  966584:	910003fd 	mov	x29, sp
  966588:	a90153f3 	stp	x19, x20, [sp, #16]
  96658c:	aa0103f4 	mov	x20, x1
  966590:	8b000833 	add	x19, x1, x0, lsl #2
  966594:	a9025bf5 	stp	x21, x22, [sp, #32]
  966598:	b00000b6 	adrp	x22, 97b000 <gpc_lock>
  96659c:	b00000b5 	adrp	x21, 97b000 <gpc_lock>
  9665a0:	910022d6 	add	x22, x22, #0x8
  9665a4:	9100a2b5 	add	x21, x21, #0x28
  9665a8:	b9400260 	ldr	w0, [x19]
  9665ac:	8b0012a0 	add	x0, x21, x0, lsl #4
  9665b0:	39403800 	ldrb	w0, [x0, #14]
  9665b4:	8b000ec0 	add	x0, x22, x0, lsl #3
  9665b8:	94000414 	bl	967608 <bakery_lock_release>
  9665bc:	eb14027f 	cmp	x19, x20
  9665c0:	d1001273 	sub	x19, x19, #0x4
  9665c4:	54ffff21 	b.ne	9665a8 <psci_release_pwr_domain_locks+0x30>  // b.any
  9665c8:	a94153f3 	ldp	x19, x20, [sp, #16]
  9665cc:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9665d0:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9665d4:	d65f03c0 	ret
  9665d8:	d65f03c0 	ret
  9665dc:	00000000 	.inst	0x00000000 ; undefined

00000000009665e0 <psci_validate_mpidr>:
  9665e0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9665e4:	910003fd 	mov	x29, sp
  9665e8:	97ffecde 	bl	961960 <plat_core_pos_by_mpidr>
  9665ec:	7100001f 	cmp	w0, #0x0
  9665f0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  9665f4:	12800020 	mov	w0, #0xfffffffe            	// #-2
  9665f8:	1a9fb000 	csel	w0, w0, wzr, lt  // lt = tstop
  9665fc:	d65f03c0 	ret

0000000000966600 <psci_validate_entry_point>:
  966600:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
  966604:	f0000043 	adrp	x3, 971000 <imx_gicv3_ctx+0x24d0>
  966608:	910003fd 	mov	x29, sp
  96660c:	f9434063 	ldr	x3, [x3, #1664]
  966610:	a90153f3 	stp	x19, x20, [sp, #16]
  966614:	aa0103f4 	mov	x20, x1
  966618:	a90363f7 	stp	x23, x24, [sp, #48]
  96661c:	aa0003f3 	mov	x19, x0
  966620:	aa0203f7 	mov	x23, x2
  966624:	f9403061 	ldr	x1, [x3, #96]
  966628:	b4000081 	cbz	x1, 966638 <psci_validate_entry_point+0x38>
  96662c:	aa1403e0 	mov	x0, x20
  966630:	d63f0020 	blr	x1
  966634:	350006a0 	cbnz	w0, 966708 <psci_validate_entry_point+0x108>
  966638:	a9025bf5 	stp	x21, x22, [sp, #32]
  96663c:	f90023f9 	str	x25, [sp, #64]
  966640:	d53e1115 	mrs	x21, scr_el3
  966644:	d5381000 	mrs	x0, sctlr_el1
  966648:	927802b9 	and	x25, x21, #0x100
  96664c:	36400055 	tbz	w21, #8, 966654 <psci_validate_entry_point+0x54>
  966650:	d53c1000 	mrs	x0, sctlr_el2
  966654:	f2670000 	ands	x0, x0, #0x2000000
  966658:	52800076 	mov	w22, #0x3                   	// #3
  96665c:	1a9f16c1 	csinc	w1, w22, wzr, ne  // ne = any
  966660:	f100001f 	cmp	x0, #0x0
  966664:	52802020 	mov	w0, #0x101                 	// #257
  966668:	f9000674 	str	x20, [x19, #8]
  96666c:	72a00b00 	movk	w0, #0x58, lsl #16
  966670:	29000660 	stp	w0, w1, [x19]
  966674:	1a9f07f8 	cset	w24, ne  // ne = any
  966678:	91006260 	add	x0, x19, #0x18
  96667c:	d2800801 	mov	x1, #0x40                  	// #64
  966680:	94000981 	bl	968c84 <zeromem>
  966684:	f9000e77 	str	x23, [x19, #24]
  966688:	365001d5 	tbz	w21, #10, 9666c0 <psci_validate_entry_point+0xc0>
  96668c:	370003b4 	tbnz	w20, #0, 966700 <psci_validate_entry_point+0x100>
  966690:	f100033f 	cmp	x25, #0x0
  966694:	528078a2 	mov	w2, #0x3c5                 	// #965
  966698:	52807921 	mov	w1, #0x3c9                 	// #969
  96669c:	1a821021 	csel	w1, w1, w2, ne  // ne = any
  9666a0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9666a4:	52800000 	mov	w0, #0x0                   	// #0
  9666a8:	f94023f9 	ldr	x25, [sp, #64]
  9666ac:	b9001261 	str	w1, [x19, #16]
  9666b0:	a94153f3 	ldp	x19, x20, [sp, #16]
  9666b4:	a94363f7 	ldp	x23, x24, [sp, #48]
  9666b8:	a8c57bfd 	ldp	x29, x30, [sp], #80
  9666bc:	d65f03c0 	ret
  9666c0:	f100033f 	cmp	x25, #0x0
  9666c4:	52800140 	mov	w0, #0xa                   	// #10
  9666c8:	531b0294 	ubfiz	w20, w20, #5, #1
  9666cc:	1a961016 	csel	w22, w0, w22, ne  // ne = any
  9666d0:	52803a01 	mov	w1, #0x1d0                 	// #464
  9666d4:	2a160294 	orr	w20, w20, w22
  9666d8:	2a182421 	orr	w1, w1, w24, lsl #9
  9666dc:	52800000 	mov	w0, #0x0                   	// #0
  9666e0:	2a010294 	orr	w20, w20, w1
  9666e4:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9666e8:	f94023f9 	ldr	x25, [sp, #64]
  9666ec:	b9001274 	str	w20, [x19, #16]
  9666f0:	a94153f3 	ldp	x19, x20, [sp, #16]
  9666f4:	a94363f7 	ldp	x23, x24, [sp, #48]
  9666f8:	a8c57bfd 	ldp	x29, x30, [sp], #80
  9666fc:	d65f03c0 	ret
  966700:	a9425bf5 	ldp	x21, x22, [sp, #32]
  966704:	f94023f9 	ldr	x25, [sp, #64]
  966708:	12800100 	mov	w0, #0xfffffff7            	// #-9
  96670c:	17fffff9 	b	9666f0 <psci_validate_entry_point+0xf0>

0000000000966710 <psci_warmboot_entrypoint>:
  966710:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
  966714:	910003fd 	mov	x29, sp
  966718:	a90153f3 	stp	x19, x20, [sp, #16]
  96671c:	a9025bf5 	stp	x21, x22, [sp, #32]
  966720:	a90363f7 	stp	x23, x24, [sp, #48]
  966724:	940006aa 	bl	9681cc <plat_my_core_pos>
  966728:	2a0003f7 	mov	w23, w0
  96672c:	790083ff 	strh	wzr, [sp, #64]
  966730:	39010bff 	strb	wzr, [sp, #66]
  966734:	f90027ff 	str	xzr, [sp, #72]
  966738:	d53ed040 	mrs	x0, tpidr_el3
  96673c:	b9401800 	ldr	w0, [x0, #24]
  966740:	7100041f 	cmp	w0, #0x1
  966744:	54000980 	b.eq	966874 <psci_warmboot_entrypoint+0x164>  // b.none
  966748:	d53ed042 	mrs	x2, tpidr_el3
  96674c:	f0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  966750:	d37c7ee0 	ubfiz	x0, x23, #4, #32
  966754:	91190021 	add	x1, x1, #0x640
  966758:	b9401c53 	ldr	w19, [x2, #28]
  96675c:	8b000020 	add	x0, x1, x0
  966760:	71000e7f 	cmp	w19, #0x3
  966764:	b9400802 	ldr	w2, [x0, #8]
  966768:	54000820 	b.eq	96686c <psci_warmboot_entrypoint+0x15c>  // b.none
  96676c:	34000393 	cbz	w19, 9667dc <psci_warmboot_entrypoint+0xcc>
  966770:	b00000b4 	adrp	x20, 97b000 <gpc_lock>
  966774:	910123e3 	add	x3, sp, #0x48
  966778:	9100a294 	add	x20, x20, #0x28
  96677c:	52800020 	mov	w0, #0x1                   	// #1
  966780:	d37c7c41 	ubfiz	x1, x2, #4, #32
  966784:	b8004462 	str	w2, [x3], #4
  966788:	8b010281 	add	x1, x20, x1
  96678c:	11000400 	add	w0, w0, #0x1
  966790:	6b13001f 	cmp	w0, w19
  966794:	b9400822 	ldr	w2, [x1, #8]
  966798:	54ffff49 	b.ls	966780 <psci_warmboot_entrypoint+0x70>  // b.plast
  96679c:	51000678 	sub	w24, w19, #0x1
  9667a0:	910133f6 	add	x22, sp, #0x4c
  9667a4:	b00000b5 	adrp	x21, 97b000 <gpc_lock>
  9667a8:	910123e0 	add	x0, sp, #0x48
  9667ac:	8b384ad8 	add	x24, x22, w24, uxtw #2
  9667b0:	910022b5 	add	x21, x21, #0x8
  9667b4:	14000002 	b	9667bc <psci_warmboot_entrypoint+0xac>
  9667b8:	910012d6 	add	x22, x22, #0x4
  9667bc:	b9400001 	ldr	w1, [x0]
  9667c0:	8b011281 	add	x1, x20, x1, lsl #4
  9667c4:	39403820 	ldrb	w0, [x1, #14]
  9667c8:	8b000ea0 	add	x0, x21, x0, lsl #3
  9667cc:	94000359 	bl	967530 <bakery_lock_get>
  9667d0:	eb16031f 	cmp	x24, x22
  9667d4:	aa1603e0 	mov	x0, x22
  9667d8:	54ffff01 	b.ne	9667b8 <psci_warmboot_entrypoint+0xa8>  // b.any
  9667dc:	2a1303e0 	mov	w0, w19
  9667e0:	910103e1 	add	x1, sp, #0x40
  9667e4:	97fffe47 	bl	966100 <psci_get_target_local_pwr_states>
  9667e8:	d53ed040 	mrs	x0, tpidr_el3
  9667ec:	b9401800 	ldr	w0, [x0, #24]
  9667f0:	910103e1 	add	x1, sp, #0x40
  9667f4:	7100081f 	cmp	w0, #0x2
  9667f8:	2a1703e0 	mov	w0, w23
  9667fc:	54000340 	b.eq	966864 <psci_warmboot_entrypoint+0x154>  // b.none
  966800:	97fffde2 	bl	965f88 <psci_cpu_suspend_finish>
  966804:	2a1303e0 	mov	w0, w19
  966808:	97fffe76 	bl	9661e0 <psci_set_pwr_domains_to_run>
  96680c:	34000233 	cbz	w19, 966850 <psci_warmboot_entrypoint+0x140>
  966810:	51000673 	sub	w19, w19, #0x1
  966814:	910123f6 	add	x22, sp, #0x48
  966818:	b00000b4 	adrp	x20, 97b000 <gpc_lock>
  96681c:	b00000b5 	adrp	x21, 97b000 <gpc_lock>
  966820:	8b130ad3 	add	x19, x22, x19, lsl #2
  966824:	9100a294 	add	x20, x20, #0x28
  966828:	910022b5 	add	x21, x21, #0x8
  96682c:	d503201f 	nop
  966830:	b9400260 	ldr	w0, [x19]
  966834:	8b001280 	add	x0, x20, x0, lsl #4
  966838:	39403800 	ldrb	w0, [x0, #14]
  96683c:	8b000ea0 	add	x0, x21, x0, lsl #3
  966840:	94000372 	bl	967608 <bakery_lock_release>
  966844:	eb16027f 	cmp	x19, x22
  966848:	d1001273 	sub	x19, x19, #0x4
  96684c:	54ffff21 	b.ne	966830 <psci_warmboot_entrypoint+0x120>  // b.any
  966850:	a94153f3 	ldp	x19, x20, [sp, #16]
  966854:	a9425bf5 	ldp	x21, x22, [sp, #32]
  966858:	a94363f7 	ldp	x23, x24, [sp, #48]
  96685c:	a8c57bfd 	ldp	x29, x30, [sp], #80
  966860:	d65f03c0 	ret
  966864:	97fffd0f 	bl	965ca0 <psci_cpu_on_finish>
  966868:	17ffffe7 	b	966804 <psci_warmboot_entrypoint+0xf4>
  96686c:	52800053 	mov	w19, #0x2                   	// #2
  966870:	17ffffc0 	b	966770 <psci_warmboot_entrypoint+0x60>
  966874:	f0000000 	adrp	x0, 969000 <vprintf+0x100>
  966878:	912a8000 	add	x0, x0, #0xaa0
  96687c:	9400059b 	bl	967ee8 <tf_log>
  966880:	9400060a 	bl	9680a8 <console_flush>
  966884:	94000887 	bl	968aa0 <do_panic>

0000000000966888 <psci_register_spd_pm_hook>:
  966888:	f0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  96688c:	f9034420 	str	x0, [x1, #1672]
  966890:	f9401401 	ldr	x1, [x0, #40]
  966894:	b40000a1 	cbz	x1, 9668a8 <psci_register_spd_pm_hook+0x20>
  966898:	f0000042 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  96689c:	b9469041 	ldr	w1, [x2, #1680]
  9668a0:	321b0021 	orr	w1, w1, #0x20
  9668a4:	b9069041 	str	w1, [x2, #1680]
  9668a8:	f9401800 	ldr	x0, [x0, #48]
  9668ac:	b40000a0 	cbz	x0, 9668c0 <psci_register_spd_pm_hook+0x38>
  9668b0:	f0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  9668b4:	b9469020 	ldr	w0, [x1, #1680]
  9668b8:	321a0400 	orr	w0, w0, #0xc0
  9668bc:	b9069020 	str	w0, [x1, #1680]
  9668c0:	d65f03c0 	ret
  9668c4:	00000000 	.inst	0x00000000 ; undefined

00000000009668c8 <psci_spd_migrate_info>:
  9668c8:	f0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  9668cc:	f9434421 	ldr	x1, [x1, #1672]
  9668d0:	b40000a1 	cbz	x1, 9668e4 <psci_spd_migrate_info+0x1c>
  9668d4:	f9401821 	ldr	x1, [x1, #48]
  9668d8:	b4000061 	cbz	x1, 9668e4 <psci_spd_migrate_info+0x1c>
  9668dc:	aa0103f0 	mov	x16, x1
  9668e0:	d61f0200 	br	x16
  9668e4:	12800000 	mov	w0, #0xffffffff            	// #-1
  9668e8:	d65f03c0 	ret
  9668ec:	00000000 	.inst	0x00000000 ; undefined

00000000009668f0 <psci_print_power_domain_map>:
  9668f0:	d65f03c0 	ret
  9668f4:	00000000 	.inst	0x00000000 ; undefined

00000000009668f8 <psci_do_pwrdown_sequence>:
  9668f8:	1400077e 	b	9686f0 <psci_do_pwrdown_cache_maintenance>
  9668fc:	00000000 	.inst	0x00000000 ; undefined

0000000000966900 <psci_cpu_on>:
  966900:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
  966904:	910003fd 	mov	x29, sp
  966908:	a90153f3 	stp	x19, x20, [sp, #16]
  96690c:	aa0103f3 	mov	x19, x1
  966910:	aa0203f4 	mov	x20, x2
  966914:	f90013f5 	str	x21, [sp, #32]
  966918:	aa0003f5 	mov	x21, x0
  96691c:	97ffff31 	bl	9665e0 <psci_validate_mpidr>
  966920:	350001a0 	cbnz	w0, 966954 <psci_cpu_on+0x54>
  966924:	aa1403e2 	mov	x2, x20
  966928:	aa1303e1 	mov	x1, x19
  96692c:	9100e3e0 	add	x0, sp, #0x38
  966930:	97ffff34 	bl	966600 <psci_validate_entry_point>
  966934:	35000080 	cbnz	w0, 966944 <psci_cpu_on+0x44>
  966938:	9100e3e1 	add	x1, sp, #0x38
  96693c:	aa1503e0 	mov	x0, x21
  966940:	97fffc76 	bl	965b18 <psci_cpu_on_start>
  966944:	a94153f3 	ldp	x19, x20, [sp, #16]
  966948:	f94013f5 	ldr	x21, [sp, #32]
  96694c:	a8c97bfd 	ldp	x29, x30, [sp], #144
  966950:	d65f03c0 	ret
  966954:	12800020 	mov	w0, #0xfffffffe            	// #-2
  966958:	17fffffb 	b	966944 <psci_cpu_on+0x44>
  96695c:	00000000 	.inst	0x00000000 ; undefined

0000000000966960 <psci_cpu_suspend>:
  966960:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
  966964:	910003fd 	mov	x29, sp
  966968:	a90153f3 	stp	x19, x20, [sp, #16]
  96696c:	2a0003f4 	mov	w20, w0
  966970:	a9025bf5 	stp	x21, x22, [sp, #32]
  966974:	aa0203f6 	mov	x22, x2
  966978:	a90363f7 	stp	x23, x24, [sp, #48]
  96697c:	aa0103f7 	mov	x23, x1
  966980:	910103e1 	add	x1, sp, #0x40
  966984:	790083ff 	strh	wzr, [sp, #64]
  966988:	39010bff 	strb	wzr, [sp, #66]
  96698c:	97fffdb1 	bl	966050 <psci_validate_power_state>
  966990:	2a0003f3 	mov	w19, w0
  966994:	340000e0 	cbz	w0, 9669b0 <psci_cpu_suspend+0x50>
  966998:	2a1303e0 	mov	w0, w19
  96699c:	a94153f3 	ldp	x19, x20, [sp, #16]
  9669a0:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9669a4:	a94363f7 	ldp	x23, x24, [sp, #48]
  9669a8:	a8ca7bfd 	ldp	x29, x30, [sp], #160
  9669ac:	d65f03c0 	ret
  9669b0:	910103e0 	add	x0, sp, #0x40
  9669b4:	d3504294 	ubfx	x20, x20, #16, #1
  9669b8:	97fffec4 	bl	9664c8 <psci_find_target_suspend_lvl>
  9669bc:	2a0003f5 	mov	w21, w0
  9669c0:	71000c1f 	cmp	w0, #0x3
  9669c4:	54000520 	b.eq	966a68 <psci_cpu_suspend+0x108>  // b.none
  9669c8:	2a000280 	orr	w0, w20, w0
  9669cc:	35000220 	cbnz	w0, 966a10 <psci_cpu_suspend+0xb0>
  9669d0:	f0000040 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  9669d4:	f9434000 	ldr	x0, [x0, #1664]
  9669d8:	f9400001 	ldr	x1, [x0]
  9669dc:	b4000421 	cbz	x1, 966a60 <psci_cpu_suspend+0x100>
  9669e0:	394103e0 	ldrb	w0, [sp, #64]
  9669e4:	d53ed042 	mrs	x2, tpidr_el3
  9669e8:	39008040 	strb	w0, [x2, #32]
  9669ec:	d63f0020 	blr	x1
  9669f0:	d53ed040 	mrs	x0, tpidr_el3
  9669f4:	3900801f 	strb	wzr, [x0, #32]
  9669f8:	2a1303e0 	mov	w0, w19
  9669fc:	a94153f3 	ldp	x19, x20, [sp, #16]
  966a00:	a9425bf5 	ldp	x21, x22, [sp, #32]
  966a04:	a94363f7 	ldp	x23, x24, [sp, #48]
  966a08:	a8ca7bfd 	ldp	x29, x30, [sp], #160
  966a0c:	d65f03c0 	ret
  966a10:	910123f8 	add	x24, sp, #0x48
  966a14:	340000d4 	cbz	w20, 966a2c <psci_cpu_suspend+0xcc>
  966a18:	aa1603e2 	mov	x2, x22
  966a1c:	aa1703e1 	mov	x1, x23
  966a20:	aa1803e0 	mov	x0, x24
  966a24:	97fffef7 	bl	966600 <psci_validate_entry_point>
  966a28:	35000180 	cbnz	w0, 966a58 <psci_cpu_suspend+0xf8>
  966a2c:	2a1403e3 	mov	w3, w20
  966a30:	910103e2 	add	x2, sp, #0x40
  966a34:	2a1503e1 	mov	w1, w21
  966a38:	aa1803e0 	mov	x0, x24
  966a3c:	97fffcd7 	bl	965d98 <psci_cpu_suspend_start>
  966a40:	2a1303e0 	mov	w0, w19
  966a44:	a94153f3 	ldp	x19, x20, [sp, #16]
  966a48:	a9425bf5 	ldp	x21, x22, [sp, #32]
  966a4c:	a94363f7 	ldp	x23, x24, [sp, #48]
  966a50:	a8ca7bfd 	ldp	x29, x30, [sp], #160
  966a54:	d65f03c0 	ret
  966a58:	2a0003f3 	mov	w19, w0
  966a5c:	17ffffcf 	b	966998 <psci_cpu_suspend+0x38>
  966a60:	12800033 	mov	w19, #0xfffffffe            	// #-2
  966a64:	17ffffcd 	b	966998 <psci_cpu_suspend+0x38>
  966a68:	f0000000 	adrp	x0, 969000 <vprintf+0x100>
  966a6c:	912b0000 	add	x0, x0, #0xac0
  966a70:	9400051e 	bl	967ee8 <tf_log>
  966a74:	9400058d 	bl	9680a8 <console_flush>
  966a78:	9400080a 	bl	968aa0 <do_panic>
  966a7c:	00000000 	.inst	0x00000000 ; undefined

0000000000966a80 <psci_system_suspend>:
  966a80:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
  966a84:	910003fd 	mov	x29, sp
  966a88:	a90153f3 	stp	x19, x20, [sp, #16]
  966a8c:	aa0003f3 	mov	x19, x0
  966a90:	aa0103f4 	mov	x20, x1
  966a94:	97fffd7f 	bl	966090 <psci_is_last_on_cpu>
  966a98:	34000340 	cbz	w0, 966b00 <psci_system_suspend+0x80>
  966a9c:	aa1303e1 	mov	x1, x19
  966aa0:	aa1403e2 	mov	x2, x20
  966aa4:	9100a3e0 	add	x0, sp, #0x28
  966aa8:	97fffed6 	bl	966600 <psci_validate_entry_point>
  966aac:	2a0003f3 	mov	w19, w0
  966ab0:	340000a0 	cbz	w0, 966ac4 <psci_system_suspend+0x44>
  966ab4:	2a1303e0 	mov	w0, w19
  966ab8:	a94153f3 	ldp	x19, x20, [sp, #16]
  966abc:	a8c87bfd 	ldp	x29, x30, [sp], #128
  966ac0:	d65f03c0 	ret
  966ac4:	910083e0 	add	x0, sp, #0x20
  966ac8:	97fffd6c 	bl	966078 <psci_query_sys_suspend_pwrstate>
  966acc:	910083e0 	add	x0, sp, #0x20
  966ad0:	97fffe7e 	bl	9664c8 <psci_find_target_suspend_lvl>
  966ad4:	7100041f 	cmp	w0, #0x1
  966ad8:	54000149 	b.ls	966b00 <psci_system_suspend+0x80>  // b.plast
  966adc:	910083e2 	add	x2, sp, #0x20
  966ae0:	9100a3e0 	add	x0, sp, #0x28
  966ae4:	52800023 	mov	w3, #0x1                   	// #1
  966ae8:	52800041 	mov	w1, #0x2                   	// #2
  966aec:	97fffcab 	bl	965d98 <psci_cpu_suspend_start>
  966af0:	2a1303e0 	mov	w0, w19
  966af4:	a94153f3 	ldp	x19, x20, [sp, #16]
  966af8:	a8c87bfd 	ldp	x29, x30, [sp], #128
  966afc:	d65f03c0 	ret
  966b00:	12800053 	mov	w19, #0xfffffffd            	// #-3
  966b04:	17ffffec 	b	966ab4 <psci_system_suspend+0x34>

0000000000966b08 <psci_affinity_info>:
  966b08:	35000281 	cbnz	w1, 966b58 <psci_affinity_info+0x50>
  966b0c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  966b10:	910003fd 	mov	x29, sp
  966b14:	f9000bf3 	str	x19, [sp, #16]
  966b18:	97ffeb92 	bl	961960 <plat_core_pos_by_mpidr>
  966b1c:	2a0003f3 	mov	w19, w0
  966b20:	3100041f 	cmn	w0, #0x1
  966b24:	54000160 	b.eq	966b50 <psci_affinity_info+0x48>  // b.none
  966b28:	940006aa 	bl	9685d0 <_cpu_data_by_index>
  966b2c:	91006000 	add	x0, x0, #0x18
  966b30:	d2800081 	mov	x1, #0x4                   	// #4
  966b34:	940007e6 	bl	968acc <flush_dcache_range>
  966b38:	2a1303e0 	mov	w0, w19
  966b3c:	940006a5 	bl	9685d0 <_cpu_data_by_index>
  966b40:	b9401800 	ldr	w0, [x0, #24]
  966b44:	f9400bf3 	ldr	x19, [sp, #16]
  966b48:	a8c27bfd 	ldp	x29, x30, [sp], #32
  966b4c:	d65f03c0 	ret
  966b50:	12800020 	mov	w0, #0xfffffffe            	// #-2
  966b54:	17fffffc 	b	966b44 <psci_affinity_info+0x3c>
  966b58:	12800020 	mov	w0, #0xfffffffe            	// #-2
  966b5c:	d65f03c0 	ret

0000000000966b60 <psci_migrate>:
  966b60:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  966b64:	910003fd 	mov	x29, sp
  966b68:	f9000bf3 	str	x19, [sp, #16]
  966b6c:	aa0003f3 	mov	x19, x0
  966b70:	9100a3e0 	add	x0, sp, #0x28
  966b74:	97ffff55 	bl	9668c8 <psci_spd_migrate_info>
  966b78:	35000220 	cbnz	w0, 966bbc <psci_migrate+0x5c>
  966b7c:	d53800a0 	mrs	x0, mpidr_el1
  966b80:	f94017e1 	ldr	x1, [sp, #40]
  966b84:	eb00003f 	cmp	x1, x0
  966b88:	54000261 	b.ne	966bd4 <psci_migrate+0x74>  // b.any
  966b8c:	aa1303e0 	mov	x0, x19
  966b90:	97fffe94 	bl	9665e0 <psci_validate_mpidr>
  966b94:	35000240 	cbnz	w0, 966bdc <psci_migrate+0x7c>
  966b98:	d53800a0 	mrs	x0, mpidr_el1
  966b9c:	f0000042 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  966ba0:	aa1303e1 	mov	x1, x19
  966ba4:	f9434442 	ldr	x2, [x2, #1672]
  966ba8:	f9401442 	ldr	x2, [x2, #40]
  966bac:	d63f0040 	blr	x2
  966bb0:	f9400bf3 	ldr	x19, [sp, #16]
  966bb4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  966bb8:	d65f03c0 	ret
  966bbc:	7100041f 	cmp	w0, #0x1
  966bc0:	12800040 	mov	w0, #0xfffffffd            	// #-3
  966bc4:	5a9f0000 	csinv	w0, w0, wzr, eq  // eq = none
  966bc8:	f9400bf3 	ldr	x19, [sp, #16]
  966bcc:	a8c37bfd 	ldp	x29, x30, [sp], #48
  966bd0:	d65f03c0 	ret
  966bd4:	128000c0 	mov	w0, #0xfffffff9            	// #-7
  966bd8:	17fffff6 	b	966bb0 <psci_migrate+0x50>
  966bdc:	12800020 	mov	w0, #0xfffffffe            	// #-2
  966be0:	17fffff4 	b	966bb0 <psci_migrate+0x50>
  966be4:	00000000 	.inst	0x00000000 ; undefined

0000000000966be8 <psci_node_hw_state>:
  966be8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  966bec:	910003fd 	mov	x29, sp
  966bf0:	a90153f3 	stp	x19, x20, [sp, #16]
  966bf4:	2a0103f3 	mov	w19, w1
  966bf8:	aa0003f4 	mov	x20, x0
  966bfc:	97fffe79 	bl	9665e0 <psci_validate_mpidr>
  966c00:	7100001f 	cmp	w0, #0x0
  966c04:	7a420a62 	ccmp	w19, #0x2, #0x2, eq  // eq = none
  966c08:	54000148 	b.hi	966c30 <psci_node_hw_state+0x48>  // b.pmore
  966c0c:	f0000042 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  966c10:	2a1303e1 	mov	w1, w19
  966c14:	aa1403e0 	mov	x0, x20
  966c18:	f9434042 	ldr	x2, [x2, #1664]
  966c1c:	a94153f3 	ldp	x19, x20, [sp, #16]
  966c20:	a8c27bfd 	ldp	x29, x30, [sp], #32
  966c24:	f9404042 	ldr	x2, [x2, #128]
  966c28:	aa0203f0 	mov	x16, x2
  966c2c:	d61f0200 	br	x16
  966c30:	12800020 	mov	w0, #0xfffffffe            	// #-2
  966c34:	a94153f3 	ldp	x19, x20, [sp, #16]
  966c38:	a8c27bfd 	ldp	x29, x30, [sp], #32
  966c3c:	d65f03c0 	ret

0000000000966c40 <psci_features>:
  966c40:	f0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  966c44:	52b00002 	mov	w2, #0x80000000            	// #-2147483648
  966c48:	6b02001f 	cmp	w0, w2
  966c4c:	b9469021 	ldr	w1, [x1, #1680]
  966c50:	54000260 	b.eq	966c9c <psci_features+0x5c>  // b.none
  966c54:	528c1742 	mov	w2, #0x60ba                	// #24762
  966c58:	f262001f 	tst	x0, #0x40000000
  966c5c:	d3587403 	ubfx	x3, x0, #24, #6
  966c60:	72a002e2 	movk	w2, #0x17, lsl #16
  966c64:	0a020022 	and	w2, w1, w2
  966c68:	1a811041 	csel	w1, w2, w1, ne  // ne = any
  966c6c:	7100107f 	cmp	w3, #0x4
  966c70:	540001a1 	b.ne	966ca4 <psci_features+0x64>  // b.any
  966c74:	d3505c04 	ubfx	x4, x0, #16, #8
  966c78:	531f7c03 	lsr	w3, w0, #31
  966c7c:	36f80140 	tbz	w0, #31, 966ca4 <psci_features+0x64>
  966c80:	121b2802 	and	w2, w0, #0xffe0
  966c84:	2a040042 	orr	w2, w2, w4
  966c88:	350000e2 	cbnz	w2, 966ca4 <psci_features+0x64>
  966c8c:	1ac02060 	lsl	w0, w3, w0
  966c90:	6a01001f 	tst	w0, w1
  966c94:	5a9f13e0 	csetm	w0, eq  // eq = none
  966c98:	d65f03c0 	ret
  966c9c:	52800000 	mov	w0, #0x0                   	// #0
  966ca0:	d65f03c0 	ret
  966ca4:	12800000 	mov	w0, #0xffffffff            	// #-1
  966ca8:	d65f03c0 	ret
  966cac:	00000000 	.inst	0x00000000 ; undefined

0000000000966cb0 <psci_smc_handler>:
  966cb0:	36000f27 	tbz	w7, #0, 966e94 <psci_smc_handler+0x1e4>
  966cb4:	2a0003e4 	mov	w4, w0
  966cb8:	aa0103e0 	mov	x0, x1
  966cbc:	aa0203e1 	mov	x1, x2
  966cc0:	f0000042 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  966cc4:	52800025 	mov	w5, #0x1                   	// #1
  966cc8:	b9469042 	ldr	w2, [x2, #1680]
  966ccc:	1ac420a5 	lsl	w5, w5, w4
  966cd0:	6a0200bf 	tst	w5, w2
  966cd4:	54000e00 	b.eq	966e94 <psci_smc_handler+0x1e4>  // b.none
  966cd8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  966cdc:	528000e2 	mov	w2, #0x7                   	// #7
  966ce0:	910003fd 	mov	x29, sp
  966ce4:	37f002a4 	tbnz	w4, #30, 966d38 <psci_smc_handler+0x88>
  966ce8:	72b08002 	movk	w2, #0x8400, lsl #16
  966cec:	6b02009f 	cmp	w4, w2
  966cf0:	540011a0 	b.eq	966f24 <psci_smc_handler+0x274>  // b.none
  966cf4:	540005a8 	b.hi	966da8 <psci_smc_handler+0xf8>  // b.pmore
  966cf8:	52800062 	mov	w2, #0x3                   	// #3
  966cfc:	72b08002 	movk	w2, #0x8400, lsl #16
  966d00:	6b02009f 	cmp	w4, w2
  966d04:	540014c0 	b.eq	966f9c <psci_smc_handler+0x2ec>  // b.none
  966d08:	540009a9 	b.ls	966e3c <psci_smc_handler+0x18c>  // b.plast
  966d0c:	528000a2 	mov	w2, #0x5                   	// #5
  966d10:	72b08002 	movk	w2, #0x8400, lsl #16
  966d14:	6b02009f 	cmp	w4, w2
  966d18:	54001580 	b.eq	966fc8 <psci_smc_handler+0x318>  // b.none
  966d1c:	11000442 	add	w2, w2, #0x1
  966d20:	6b02009f 	cmp	w4, w2
  966d24:	54000c81 	b.ne	966eb4 <psci_smc_handler+0x204>  // b.any
  966d28:	910063e0 	add	x0, sp, #0x18
  966d2c:	97fffee7 	bl	9668c8 <psci_spd_migrate_info>
  966d30:	93407c00 	sxtw	x0, w0
  966d34:	1400000f 	b	966d70 <psci_smc_handler+0xc0>
  966d38:	72b88002 	movk	w2, #0xc400, lsl #16
  966d3c:	6b02009f 	cmp	w4, w2
  966d40:	54000f20 	b.eq	966f24 <psci_smc_handler+0x274>  // b.none
  966d44:	540001a9 	b.ls	966d78 <psci_smc_handler+0xc8>  // b.plast
  966d48:	52800242 	mov	w2, #0x12                  	// #18
  966d4c:	72b88002 	movk	w2, #0xc400, lsl #16
  966d50:	6b02009f 	cmp	w4, w2
  966d54:	540010c0 	b.eq	966f6c <psci_smc_handler+0x2bc>  // b.none
  966d58:	540005e9 	b.ls	966e14 <psci_smc_handler+0x164>  // b.plast
  966d5c:	52800282 	mov	w2, #0x14                  	// #20
  966d60:	72b88002 	movk	w2, #0xc400, lsl #16
  966d64:	6b02009f 	cmp	w4, w2
  966d68:	54000901 	b.ne	966e88 <psci_smc_handler+0x1d8>  // b.any
  966d6c:	940001dd 	bl	9674e0 <psci_mem_chk_range>
  966d70:	a8c27bfd 	ldp	x29, x30, [sp], #32
  966d74:	d65f03c0 	ret
  966d78:	52800082 	mov	w2, #0x4                   	// #4
  966d7c:	72b88002 	movk	w2, #0xc400, lsl #16
  966d80:	6b02009f 	cmp	w4, w2
  966d84:	54000f80 	b.eq	966f74 <psci_smc_handler+0x2c4>  // b.none
  966d88:	54000309 	b.ls	966de8 <psci_smc_handler+0x138>  // b.plast
  966d8c:	528000a1 	mov	w1, #0x5                   	// #5
  966d90:	72b88001 	movk	w1, #0xc400, lsl #16
  966d94:	6b01009f 	cmp	w4, w1
  966d98:	54000781 	b.ne	966e88 <psci_smc_handler+0x1d8>  // b.any
  966d9c:	97ffff71 	bl	966b60 <psci_migrate>
  966da0:	93407c00 	sxtw	x0, w0
  966da4:	17fffff3 	b	966d70 <psci_smc_handler+0xc0>
  966da8:	528001c2 	mov	w2, #0xe                   	// #14
  966dac:	72b08002 	movk	w2, #0x8400, lsl #16
  966db0:	6b02009f 	cmp	w4, w2
  966db4:	54001000 	b.eq	966fb4 <psci_smc_handler+0x304>  // b.none
  966db8:	540009c9 	b.ls	966ef0 <psci_smc_handler+0x240>  // b.plast
  966dbc:	52800262 	mov	w2, #0x13                  	// #19
  966dc0:	72b08002 	movk	w2, #0x8400, lsl #16
  966dc4:	6b02009f 	cmp	w4, w2
  966dc8:	54000e60 	b.eq	966f94 <psci_smc_handler+0x2e4>  // b.none
  966dcc:	11000442 	add	w2, w2, #0x1
  966dd0:	6b02009f 	cmp	w4, w2
  966dd4:	54000801 	b.ne	966ed4 <psci_smc_handler+0x224>  // b.any
  966dd8:	2a0103e1 	mov	w1, w1
  966ddc:	2a0003e0 	mov	w0, w0
  966de0:	940001c0 	bl	9674e0 <psci_mem_chk_range>
  966de4:	17ffffe3 	b	966d70 <psci_smc_handler+0xc0>
  966de8:	52800022 	mov	w2, #0x1                   	// #1
  966dec:	72b88002 	movk	w2, #0xc400, lsl #16
  966df0:	6b02009f 	cmp	w4, w2
  966df4:	54000ac0 	b.eq	966f4c <psci_smc_handler+0x29c>  // b.none
  966df8:	11000842 	add	w2, w2, #0x2
  966dfc:	6b02009f 	cmp	w4, w2
  966e00:	54000441 	b.ne	966e88 <psci_smc_handler+0x1d8>  // b.any
  966e04:	aa0303e2 	mov	x2, x3
  966e08:	97fffebe 	bl	966900 <psci_cpu_on>
  966e0c:	93407c00 	sxtw	x0, w0
  966e10:	17ffffd8 	b	966d70 <psci_smc_handler+0xc0>
  966e14:	528001a2 	mov	w2, #0xd                   	// #13
  966e18:	72b88002 	movk	w2, #0xc400, lsl #16
  966e1c:	6b02009f 	cmp	w4, w2
  966e20:	54000900 	b.eq	966f40 <psci_smc_handler+0x290>  // b.none
  966e24:	11000442 	add	w2, w2, #0x1
  966e28:	6b02009f 	cmp	w4, w2
  966e2c:	540002e1 	b.ne	966e88 <psci_smc_handler+0x1d8>  // b.any
  966e30:	97ffff14 	bl	966a80 <psci_system_suspend>
  966e34:	93407c00 	sxtw	x0, w0
  966e38:	17ffffce 	b	966d70 <psci_smc_handler+0xc0>
  966e3c:	52800022 	mov	w2, #0x1                   	// #1
  966e40:	72b08002 	movk	w2, #0x8400, lsl #16
  966e44:	6b02009f 	cmp	w4, w2
  966e48:	540009c0 	b.eq	966f80 <psci_smc_handler+0x2d0>  // b.none
  966e4c:	52800040 	mov	w0, #0x2                   	// #2
  966e50:	72b08000 	movk	w0, #0x8400, lsl #16
  966e54:	6b00009f 	cmp	w4, w0
  966e58:	54000221 	b.ne	966e9c <psci_smc_handler+0x1ec>  // b.any
  966e5c:	52800040 	mov	w0, #0x2                   	// #2
  966e60:	97fffaee 	bl	965a18 <psci_do_cpu_off>
  966e64:	93407c00 	sxtw	x0, w0
  966e68:	17ffffc2 	b	966d70 <psci_smc_handler+0xc0>
  966e6c:	52800100 	mov	w0, #0x8                   	// #8
  966e70:	72b08000 	movk	w0, #0x8400, lsl #16
  966e74:	6b00009f 	cmp	w4, w0
  966e78:	54000b00 	b.eq	966fd8 <psci_smc_handler+0x328>  // b.none
  966e7c:	11000400 	add	w0, w0, #0x1
  966e80:	6b00009f 	cmp	w4, w0
  966e84:	54000720 	b.eq	966f68 <psci_smc_handler+0x2b8>  // b.none
  966e88:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  966e8c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  966e90:	d65f03c0 	ret
  966e94:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  966e98:	d65f03c0 	ret
  966e9c:	52b08000 	mov	w0, #0x84000000            	// #-2080374784
  966ea0:	6b00009f 	cmp	w4, w0
  966ea4:	320083e0 	mov	w0, #0x10001               	// #65537
  966ea8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  966eac:	da9f0000 	csinv	x0, x0, xzr, eq  // eq = none
  966eb0:	d65f03c0 	ret
  966eb4:	52800082 	mov	w2, #0x4                   	// #4
  966eb8:	72b08002 	movk	w2, #0x8400, lsl #16
  966ebc:	6b02009f 	cmp	w4, w2
  966ec0:	54fffe41 	b.ne	966e88 <psci_smc_handler+0x1d8>  // b.any
  966ec4:	2a0003e0 	mov	w0, w0
  966ec8:	97ffff10 	bl	966b08 <psci_affinity_info>
  966ecc:	93407c00 	sxtw	x0, w0
  966ed0:	17ffffa8 	b	966d70 <psci_smc_handler+0xc0>
  966ed4:	52800242 	mov	w2, #0x12                  	// #18
  966ed8:	72b08002 	movk	w2, #0x8400, lsl #16
  966edc:	6b02009f 	cmp	w4, w2
  966ee0:	54fffd41 	b.ne	966e88 <psci_smc_handler+0x1d8>  // b.any
  966ee4:	2a0103e1 	mov	w1, w1
  966ee8:	9400013c 	bl	9673d8 <psci_system_reset2>
  966eec:	17ffffa1 	b	966d70 <psci_smc_handler+0xc0>
  966ef0:	52800142 	mov	w2, #0xa                   	// #10
  966ef4:	72b08002 	movk	w2, #0x8400, lsl #16
  966ef8:	6b02009f 	cmp	w4, w2
  966efc:	54000300 	b.eq	966f5c <psci_smc_handler+0x2ac>  // b.none
  966f00:	54fffb69 	b.ls	966e6c <psci_smc_handler+0x1bc>  // b.plast
  966f04:	528001a2 	mov	w2, #0xd                   	// #13
  966f08:	72b08002 	movk	w2, #0x8400, lsl #16
  966f0c:	6b02009f 	cmp	w4, w2
  966f10:	54fffbc1 	b.ne	966e88 <psci_smc_handler+0x1d8>  // b.any
  966f14:	2a0003e0 	mov	w0, w0
  966f18:	97ffff34 	bl	966be8 <psci_node_hw_state>
  966f1c:	93407c00 	sxtw	x0, w0
  966f20:	17ffff94 	b	966d70 <psci_smc_handler+0xc0>
  966f24:	910063e0 	add	x0, sp, #0x18
  966f28:	97fffe68 	bl	9668c8 <psci_spd_migrate_info>
  966f2c:	f9400fe1 	ldr	x1, [sp, #24]
  966f30:	7100041f 	cmp	w0, #0x1
  966f34:	92800022 	mov	x2, #0xfffffffffffffffe    	// #-2
  966f38:	9a829020 	csel	x0, x1, x2, ls  // ls = plast
  966f3c:	17ffff8d 	b	966d70 <psci_smc_handler+0xc0>
  966f40:	97ffff2a 	bl	966be8 <psci_node_hw_state>
  966f44:	93407c00 	sxtw	x0, w0
  966f48:	17ffff8a 	b	966d70 <psci_smc_handler+0xc0>
  966f4c:	aa0303e2 	mov	x2, x3
  966f50:	97fffe84 	bl	966960 <psci_cpu_suspend>
  966f54:	93407c00 	sxtw	x0, w0
  966f58:	17ffff86 	b	966d70 <psci_smc_handler+0xc0>
  966f5c:	97ffff39 	bl	966c40 <psci_features>
  966f60:	93407c00 	sxtw	x0, w0
  966f64:	17ffff83 	b	966d70 <psci_smc_handler+0xc0>
  966f68:	9400010e 	bl	9673a0 <psci_system_reset>
  966f6c:	9400011b 	bl	9673d8 <psci_system_reset2>
  966f70:	17ffff80 	b	966d70 <psci_smc_handler+0xc0>
  966f74:	97fffee5 	bl	966b08 <psci_affinity_info>
  966f78:	93407c00 	sxtw	x0, w0
  966f7c:	17ffff7d 	b	966d70 <psci_smc_handler+0xc0>
  966f80:	2a0303e2 	mov	w2, w3
  966f84:	2a0103e1 	mov	w1, w1
  966f88:	97fffe76 	bl	966960 <psci_cpu_suspend>
  966f8c:	93407c00 	sxtw	x0, w0
  966f90:	17ffff78 	b	966d70 <psci_smc_handler+0xc0>
  966f94:	94000139 	bl	967478 <psci_mem_protect>
  966f98:	17ffff76 	b	966d70 <psci_smc_handler+0xc0>
  966f9c:	2a0303e2 	mov	w2, w3
  966fa0:	2a0103e1 	mov	w1, w1
  966fa4:	2a0003e0 	mov	w0, w0
  966fa8:	97fffe56 	bl	966900 <psci_cpu_on>
  966fac:	93407c00 	sxtw	x0, w0
  966fb0:	17ffff70 	b	966d70 <psci_smc_handler+0xc0>
  966fb4:	2a0103e1 	mov	w1, w1
  966fb8:	2a0003e0 	mov	w0, w0
  966fbc:	97fffeb1 	bl	966a80 <psci_system_suspend>
  966fc0:	93407c00 	sxtw	x0, w0
  966fc4:	17ffff6b 	b	966d70 <psci_smc_handler+0xc0>
  966fc8:	2a0003e0 	mov	w0, w0
  966fcc:	97fffee5 	bl	966b60 <psci_migrate>
  966fd0:	93407c00 	sxtw	x0, w0
  966fd4:	17ffff67 	b	966d70 <psci_smc_handler+0xc0>
  966fd8:	940000e4 	bl	967368 <psci_system_off>
  966fdc:	00000000 	.inst	0x00000000 ; undefined

0000000000966fe0 <psci_setup>:
  966fe0:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
  966fe4:	910003fd 	mov	x29, sp
  966fe8:	a90153f3 	stp	x19, x20, [sp, #16]
  966fec:	a9025bf5 	stp	x21, x22, [sp, #32]
  966ff0:	aa0003f6 	mov	x22, x0
  966ff4:	a90363f7 	stp	x23, x24, [sp, #48]
  966ff8:	a9046bf9 	stp	x25, x26, [sp, #64]
  966ffc:	a90573fb 	stp	x27, x28, [sp, #80]
  967000:	97ffe918 	bl	961460 <plat_get_syscnt_freq2>
  967004:	2a0003e0 	mov	w0, w0
  967008:	d51be000 	msr	cntfrq_el0, x0
  96700c:	94000587 	bl	968628 <init_cpu_ops>
  967010:	900000b4 	adrp	x20, 97b000 <gpc_lock>
  967014:	97ffea4f 	bl	961950 <plat_get_power_domain_tree_desc>
  967018:	d0000055 	adrp	x21, 971000 <imx_gicv3_ctx+0x24d0>
  96701c:	f0000037 	adrp	x23, 96e000 <tf_mmap+0x120>
  967020:	aa0003e6 	mov	x6, x0
  967024:	9100a294 	add	x20, x20, #0x28
  967028:	911902b5 	add	x21, x21, #0x640
  96702c:	9107c2f7 	add	x23, x23, #0x1f0
  967030:	5280001b 	mov	w27, #0x0                   	// #0
  967034:	52800013 	mov	w19, #0x0                   	// #0
  967038:	52800025 	mov	w5, #0x1                   	// #1
  96703c:	5280005a 	mov	w26, #0x2                   	// #2
  967040:	9280000b 	mov	x11, #0xffffffffffffffff    	// #-1
  967044:	2a1303e0 	mov	w0, w19
  967048:	340008a5 	cbz	w5, 96715c <psci_setup+0x17c>
  96704c:	510004a3 	sub	w3, w5, #0x1
  967050:	8b3bc0c8 	add	x8, x6, w27, sxtw
  967054:	0b1b0063 	add	w3, w3, w27
  967058:	5100077c 	sub	w28, w27, #0x1
  96705c:	52800007 	mov	w7, #0x0                   	// #0
  967060:	39400109 	ldrb	w9, [x8]
  967064:	0b13012a 	add	w10, w9, w19
  967068:	6b13015f 	cmp	w10, w19
  96706c:	54000689 	b.ls	96713c <psci_setup+0x15c>  // b.plast
  967070:	12001f4c 	and	w12, w26, #0xff
  967074:	52800039 	mov	w25, #0x1                   	// #1
  967078:	52800078 	mov	w24, #0x3                   	// #3
  96707c:	14000009 	b	9670a0 <psci_setup+0xc0>
  967080:	52800080 	mov	w0, #0x4                   	// #4
  967084:	b900083c 	str	w28, [x1, #8]
  967088:	39003020 	strb	w0, [x1, #12]
  96708c:	3900342c 	strb	w12, [x1, #13]
  967090:	39003833 	strb	w19, [x1, #14]
  967094:	11000673 	add	w19, w19, #0x1
  967098:	6b0a027f 	cmp	w19, w10
  96709c:	54000500 	b.eq	96713c <psci_setup+0x15c>  // b.none
  9670a0:	d37c1e61 	ubfiz	x1, x19, #4, #8
  9670a4:	8b010281 	add	x1, x20, x1
  9670a8:	35fffeda 	cbnz	w26, 967080 <psci_setup+0xa0>
  9670ac:	d37c1e61 	ubfiz	x1, x19, #4, #8
  9670b0:	12001e64 	and	w4, w19, #0xff
  9670b4:	8b0102a2 	add	x2, x21, x1
  9670b8:	2a0403e0 	mov	w0, w4
  9670bc:	b90067e4 	str	w4, [sp, #100]
  9670c0:	11000673 	add	w19, w19, #0x1
  9670c4:	f8216aab 	str	x11, [x21, x1]
  9670c8:	b900085c 	str	w28, [x2, #8]
  9670cc:	f90037e6 	str	x6, [sp, #104]
  9670d0:	290e27e5 	stp	w5, w9, [sp, #112]
  9670d4:	f9003fe8 	str	x8, [sp, #120]
  9670d8:	291033e7 	stp	w7, w12, [sp, #128]
  9670dc:	29110fea 	stp	w10, w3, [sp, #136]
  9670e0:	9400053c 	bl	9685d0 <_cpu_data_by_index>
  9670e4:	aa0003e2 	mov	x2, x0
  9670e8:	91006000 	add	x0, x0, #0x18
  9670ec:	5280008d 	mov	w13, #0x4                   	// #4
  9670f0:	d2800181 	mov	x1, #0xc                   	// #12
  9670f4:	b9001859 	str	w25, [x2, #24]
  9670f8:	b9000418 	str	w24, [x0, #4]
  9670fc:	3900200d 	strb	w13, [x0, #8]
  967100:	94000673 	bl	968acc <flush_dcache_range>
  967104:	b94067e4 	ldr	w4, [sp, #100]
  967108:	52804a01 	mov	w1, #0x250                 	// #592
  96710c:	52800022 	mov	w2, #0x1                   	// #1
  967110:	2a0403e0 	mov	w0, w4
  967114:	9ba15c81 	umaddl	x1, w4, w1, x23
  967118:	97fff850 	bl	965258 <cm_set_context_by_index>
  96711c:	29510fea 	ldp	w10, w3, [sp, #136]
  967120:	9280000b 	mov	x11, #0xffffffffffffffff    	// #-1
  967124:	294e27e5 	ldp	w5, w9, [sp, #112]
  967128:	6b0a027f 	cmp	w19, w10
  96712c:	295033e7 	ldp	w7, w12, [sp, #128]
  967130:	f94037e6 	ldr	x6, [sp, #104]
  967134:	f9403fe8 	ldr	x8, [sp, #120]
  967138:	54fffb41 	b.ne	9670a0 <psci_setup+0xc0>  // b.any
  96713c:	1100079c 	add	w28, w28, #0x1
  967140:	0b0900e7 	add	w7, w7, w9
  967144:	6b03039f 	cmp	w28, w3
  967148:	91000508 	add	x8, x8, #0x1
  96714c:	54fff8a1 	b.ne	967060 <psci_setup+0x80>  // b.any
  967150:	0b05037b 	add	w27, w27, w5
  967154:	2a1303e0 	mov	w0, w19
  967158:	2a0703e5 	mov	w5, w7
  96715c:	7100075a 	subs	w26, w26, #0x1
  967160:	52800013 	mov	w19, #0x0                   	// #0
  967164:	54fff700 	b.eq	967044 <psci_setup+0x64>  // b.none
  967168:	3100075f 	cmn	w26, #0x1
  96716c:	54000ea1 	b.ne	967340 <psci_setup+0x360>  // b.any
  967170:	52800017 	mov	w23, #0x0                   	// #0
  967174:	52800018 	mov	w24, #0x0                   	// #0
  967178:	52800013 	mov	w19, #0x0                   	// #0
  96717c:	2a1303e0 	mov	w0, w19
  967180:	910263e2 	add	x2, sp, #0x98
  967184:	52800041 	mov	w1, #0x2                   	// #2
  967188:	97fffc04 	bl	966198 <psci_get_parent_pwr_domain_nodes>
  96718c:	2a1703e0 	mov	w0, w23
  967190:	b9409ff7 	ldr	w23, [sp, #156]
  967194:	6b17001f 	cmp	w0, w23
  967198:	2a1703e0 	mov	w0, w23
  96719c:	54000060 	b.eq	9671a8 <psci_setup+0x1c8>  // b.none
  9671a0:	d37cec01 	lsl	x1, x0, #4
  9671a4:	b8216a93 	str	w19, [x20, x1]
  9671a8:	8b001280 	add	x0, x20, x0, lsl #4
  9671ac:	b9409be1 	ldr	w1, [sp, #152]
  9671b0:	6b01031f 	cmp	w24, w1
  9671b4:	2a0103f8 	mov	w24, w1
  9671b8:	b9400402 	ldr	w2, [x0, #4]
  9671bc:	2a0103e1 	mov	w1, w1
  9671c0:	11000442 	add	w2, w2, #0x1
  9671c4:	b9000402 	str	w2, [x0, #4]
  9671c8:	8b011283 	add	x3, x20, x1, lsl #4
  9671cc:	d37cec21 	lsl	x1, x1, #4
  9671d0:	54000040 	b.eq	9671d8 <psci_setup+0x1f8>  // b.none
  9671d4:	b8216a93 	str	w19, [x20, x1]
  9671d8:	b9400460 	ldr	w0, [x3, #4]
  9671dc:	11000673 	add	w19, w19, #0x1
  9671e0:	7100127f 	cmp	w19, #0x4
  9671e4:	11000400 	add	w0, w0, #0x1
  9671e8:	b9000460 	str	w0, [x3, #4]
  9671ec:	54fffc81 	b.ne	96717c <psci_setup+0x19c>  // b.any
  9671f0:	d53800b3 	mrs	x19, mpidr_el1
  9671f4:	940003f6 	bl	9681cc <plat_my_core_pos>
  9671f8:	d37c7c00 	ubfiz	x0, x0, #4, #32
  9671fc:	92409e62 	and	x2, x19, #0xffffffffff
  967200:	d0000053 	adrp	x19, 971000 <imx_gicv3_ctx+0x24d0>
  967204:	9260dc42 	and	x2, x2, #0xffffffff00ffffff
  967208:	911a0274 	add	x20, x19, #0x680
  96720c:	f8206aa2 	str	x2, [x21, x0]
  967210:	97fffbb8 	bl	9660f0 <psci_init_req_local_pwr_states>
  967214:	52800040 	mov	w0, #0x2                   	// #2
  967218:	97fffbf2 	bl	9661e0 <psci_set_pwr_domains_to_run>
  96721c:	f94006c0 	ldr	x0, [x22, #8]
  967220:	aa1403e1 	mov	x1, x20
  967224:	97ffe893 	bl	961470 <plat_setup_psci_ops>
  967228:	aa1403e0 	mov	x0, x20
  96722c:	d2800101 	mov	x1, #0x8                   	// #8
  967230:	94000627 	bl	968acc <flush_dcache_range>
  967234:	f9434261 	ldr	x1, [x19, #1664]
  967238:	52808223 	mov	w3, #0x411                 	// #1041
  96723c:	2a0303e4 	mov	w4, w3
  967240:	d0000040 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  967244:	528082a2 	mov	w2, #0x415                 	// #1045
  967248:	a9409423 	ldp	x3, x5, [x1, #8]
  96724c:	f10000bf 	cmp	x5, #0x0
  967250:	1a841042 	csel	w2, w2, w4, ne  // ne = any
  967254:	b9069002 	str	w2, [x0, #1680]
  967258:	b40000c3 	cbz	x3, 967270 <psci_setup+0x290>
  96725c:	f9401422 	ldr	x2, [x1, #40]
  967260:	b4000082 	cbz	x2, 967270 <psci_setup+0x290>
  967264:	b9469002 	ldr	w2, [x0, #1680]
  967268:	321d0042 	orr	w2, w2, #0x8
  96726c:	b9069002 	str	w2, [x0, #1680]
  967270:	f9401022 	ldr	x2, [x1, #32]
  967274:	b4000162 	cbz	x2, 9672a0 <psci_setup+0x2c0>
  967278:	f9401c22 	ldr	x2, [x1, #56]
  96727c:	b4000122 	cbz	x2, 9672a0 <psci_setup+0x2c0>
  967280:	f9403423 	ldr	x3, [x1, #104]
  967284:	52880044 	mov	w4, #0x4002                	// #16386
  967288:	b9469002 	ldr	w2, [x0, #1680]
  96728c:	f100007f 	cmp	x3, #0x0
  967290:	321f0043 	orr	w3, w2, #0x2
  967294:	2a040042 	orr	w2, w2, w4
  967298:	1a831042 	csel	w2, w2, w3, ne  // ne = any
  96729c:	b9069002 	str	w2, [x0, #1680]
  9672a0:	f9402422 	ldr	x2, [x1, #72]
  9672a4:	b4000082 	cbz	x2, 9672b4 <psci_setup+0x2d4>
  9672a8:	b9469002 	ldr	w2, [x0, #1680]
  9672ac:	32180042 	orr	w2, w2, #0x100
  9672b0:	b9069002 	str	w2, [x0, #1680]
  9672b4:	f9402822 	ldr	x2, [x1, #80]
  9672b8:	b4000082 	cbz	x2, 9672c8 <psci_setup+0x2e8>
  9672bc:	b9469002 	ldr	w2, [x0, #1680]
  9672c0:	32170042 	orr	w2, w2, #0x200
  9672c4:	b9069002 	str	w2, [x0, #1680]
  9672c8:	f9404022 	ldr	x2, [x1, #128]
  9672cc:	b4000082 	cbz	x2, 9672dc <psci_setup+0x2fc>
  9672d0:	b9469002 	ldr	w2, [x0, #1680]
  9672d4:	32130042 	orr	w2, w2, #0x2000
  9672d8:	b9069002 	str	w2, [x0, #1680]
  9672dc:	f9404822 	ldr	x2, [x1, #144]
  9672e0:	b40000c2 	cbz	x2, 9672f8 <psci_setup+0x318>
  9672e4:	f9404c22 	ldr	x2, [x1, #152]
  9672e8:	b4000082 	cbz	x2, 9672f8 <psci_setup+0x318>
  9672ec:	b9469002 	ldr	w2, [x0, #1680]
  9672f0:	320d0042 	orr	w2, w2, #0x80000
  9672f4:	b9069002 	str	w2, [x0, #1680]
  9672f8:	f9404422 	ldr	x2, [x1, #136]
  9672fc:	b4000082 	cbz	x2, 96730c <psci_setup+0x32c>
  967300:	b9469002 	ldr	w2, [x0, #1680]
  967304:	320c0042 	orr	w2, w2, #0x100000
  967308:	b9069002 	str	w2, [x0, #1680]
  96730c:	f9405021 	ldr	x1, [x1, #160]
  967310:	b4000081 	cbz	x1, 967320 <psci_setup+0x340>
  967314:	b9469001 	ldr	w1, [x0, #1680]
  967318:	320e0021 	orr	w1, w1, #0x40000
  96731c:	b9069001 	str	w1, [x0, #1680]
  967320:	52800000 	mov	w0, #0x0                   	// #0
  967324:	a94153f3 	ldp	x19, x20, [sp, #16]
  967328:	a9425bf5 	ldp	x21, x22, [sp, #32]
  96732c:	a94363f7 	ldp	x23, x24, [sp, #48]
  967330:	a9446bf9 	ldp	x25, x26, [sp, #64]
  967334:	a94573fb 	ldp	x27, x28, [sp, #80]
  967338:	a8ca7bfd 	ldp	x29, x30, [sp], #160
  96733c:	d65f03c0 	ret
  967340:	2a0003f3 	mov	w19, w0
  967344:	17ffff40 	b	967044 <psci_setup+0x64>

0000000000967348 <psci_arch_setup>:
  967348:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  96734c:	910003fd 	mov	x29, sp
  967350:	97ffe844 	bl	961460 <plat_get_syscnt_freq2>
  967354:	2a0003e0 	mov	w0, w0
  967358:	d51be000 	msr	cntfrq_el0, x0
  96735c:	a8c17bfd 	ldp	x29, x30, [sp], #16
  967360:	140004b2 	b	968628 <init_cpu_ops>
  967364:	00000000 	.inst	0x00000000 ; undefined

0000000000967368 <psci_system_off>:
  967368:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  96736c:	910003fd 	mov	x29, sp
  967370:	97fffd60 	bl	9668f0 <psci_print_power_domain_map>
  967374:	d0000040 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  967378:	f9434400 	ldr	x0, [x0, #1672]
  96737c:	b4000080 	cbz	x0, 96738c <psci_system_off+0x24>
  967380:	f9401c00 	ldr	x0, [x0, #56]
  967384:	b4000040 	cbz	x0, 96738c <psci_system_off+0x24>
  967388:	d63f0000 	blr	x0
  96738c:	94000347 	bl	9680a8 <console_flush>
  967390:	d0000040 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  967394:	f9434000 	ldr	x0, [x0, #1664]
  967398:	f9402400 	ldr	x0, [x0, #72]
  96739c:	d63f0000 	blr	x0

00000000009673a0 <psci_system_reset>:
  9673a0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9673a4:	910003fd 	mov	x29, sp
  9673a8:	97fffd52 	bl	9668f0 <psci_print_power_domain_map>
  9673ac:	d0000040 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  9673b0:	f9434400 	ldr	x0, [x0, #1672]
  9673b4:	b4000080 	cbz	x0, 9673c4 <psci_system_reset+0x24>
  9673b8:	f9402000 	ldr	x0, [x0, #64]
  9673bc:	b4000040 	cbz	x0, 9673c4 <psci_system_reset+0x24>
  9673c0:	d63f0000 	blr	x0
  9673c4:	94000339 	bl	9680a8 <console_flush>
  9673c8:	d0000040 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  9673cc:	f9434000 	ldr	x0, [x0, #1664]
  9673d0:	f9402800 	ldr	x0, [x0, #80]
  9673d4:	d63f0000 	blr	x0

00000000009673d8 <psci_system_reset2>:
  9673d8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  9673dc:	910003fd 	mov	x29, sp
  9673e0:	a90153f3 	stp	x19, x20, [sp, #16]
  9673e4:	2a0003f3 	mov	w19, w0
  9673e8:	a9025bf5 	stp	x21, x22, [sp, #32]
  9673ec:	aa0103f5 	mov	x21, x1
  9673f0:	531f7e76 	lsr	w22, w19, #31
  9673f4:	97fffd3f 	bl	9668f0 <psci_print_power_domain_map>
  9673f8:	36f80293 	tbz	w19, #31, 967448 <psci_system_reset2+0x70>
  9673fc:	d0000054 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  967400:	d0000040 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  967404:	f9434400 	ldr	x0, [x0, #1672]
  967408:	b4000080 	cbz	x0, 967418 <psci_system_reset2+0x40>
  96740c:	f9402000 	ldr	x0, [x0, #64]
  967410:	b4000040 	cbz	x0, 967418 <psci_system_reset2+0x40>
  967414:	d63f0000 	blr	x0
  967418:	94000324 	bl	9680a8 <console_flush>
  96741c:	f9434283 	ldr	x3, [x20, #1664]
  967420:	aa1503e2 	mov	x2, x21
  967424:	2a1303e1 	mov	w1, w19
  967428:	2a1603e0 	mov	w0, w22
  96742c:	f9405063 	ldr	x3, [x3, #160]
  967430:	d63f0060 	blr	x3
  967434:	93407c00 	sxtw	x0, w0
  967438:	a94153f3 	ldp	x19, x20, [sp, #16]
  96743c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  967440:	a8c37bfd 	ldp	x29, x30, [sp], #48
  967444:	d65f03c0 	ret
  967448:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
  96744c:	35ffff73 	cbnz	w19, 967438 <psci_system_reset2+0x60>
  967450:	d0000054 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  967454:	f9434280 	ldr	x0, [x20, #1664]
  967458:	f9404c01 	ldr	x1, [x0, #152]
  96745c:	b4fffd21 	cbz	x1, 967400 <psci_system_reset2+0x28>
  967460:	52800000 	mov	w0, #0x0                   	// #0
  967464:	d63f0020 	blr	x1
  967468:	36fffcc0 	tbz	w0, #31, 967400 <psci_system_reset2+0x28>
  96746c:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  967470:	17fffff2 	b	967438 <psci_system_reset2+0x60>
  967474:	00000000 	.inst	0x00000000 ; undefined

0000000000967478 <psci_mem_protect>:
  967478:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  96747c:	910003fd 	mov	x29, sp
  967480:	a90153f3 	stp	x19, x20, [sp, #16]
  967484:	d0000054 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  967488:	2a0003f3 	mov	w19, w0
  96748c:	f9434281 	ldr	x1, [x20, #1664]
  967490:	9100b3e0 	add	x0, sp, #0x2c
  967494:	f9404821 	ldr	x1, [x1, #144]
  967498:	d63f0020 	blr	x1
  96749c:	37f80180 	tbnz	w0, #31, 9674cc <psci_mem_protect+0x54>
  9674a0:	f9434281 	ldr	x1, [x20, #1664]
  9674a4:	2a1303e0 	mov	w0, w19
  9674a8:	f9404c21 	ldr	x1, [x1, #152]
  9674ac:	d63f0020 	blr	x1
  9674b0:	37f800e0 	tbnz	w0, #31, 9674cc <psci_mem_protect+0x54>
  9674b4:	b9402fe0 	ldr	w0, [sp, #44]
  9674b8:	a94153f3 	ldp	x19, x20, [sp, #16]
  9674bc:	7100001f 	cmp	w0, #0x0
  9674c0:	9a9f07e0 	cset	x0, ne  // ne = any
  9674c4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9674c8:	d65f03c0 	ret
  9674cc:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  9674d0:	a94153f3 	ldp	x19, x20, [sp, #16]
  9674d4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9674d8:	d65f03c0 	ret
  9674dc:	00000000 	.inst	0x00000000 ; undefined

00000000009674e0 <psci_mem_chk_range>:
  9674e0:	b4000221 	cbz	x1, 967524 <psci_mem_chk_range+0x44>
  9674e4:	cb0103e2 	neg	x2, x1
  9674e8:	eb00005f 	cmp	x2, x0
  9674ec:	540001c3 	b.cc	967524 <psci_mem_chk_range+0x44>  // b.lo, b.ul, b.last
  9674f0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9674f4:	d0000042 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  9674f8:	910003fd 	mov	x29, sp
  9674fc:	f9434042 	ldr	x2, [x2, #1664]
  967500:	f9404442 	ldr	x2, [x2, #136]
  967504:	d63f0040 	blr	x2
  967508:	37f80080 	tbnz	w0, #31, 967518 <psci_mem_chk_range+0x38>
  96750c:	d2800000 	mov	x0, #0x0                   	// #0
  967510:	a8c17bfd 	ldp	x29, x30, [sp], #16
  967514:	d65f03c0 	ret
  967518:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
  96751c:	a8c17bfd 	ldp	x29, x30, [sp], #16
  967520:	d65f03c0 	ret
  967524:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
  967528:	d65f03c0 	ret
  96752c:	00000000 	.inst	0x00000000 ; undefined

0000000000967530 <bakery_lock_get>:
  967530:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  967534:	910003fd 	mov	x29, sp
  967538:	f9000bf3 	str	x19, [sp, #16]
  96753c:	aa0003f3 	mov	x19, x0
  967540:	94000323 	bl	9681cc <plat_my_core_pos>
  967544:	d37f7c04 	ubfiz	x4, x0, #1, #32
  967548:	52800021 	mov	w1, #0x1                   	// #1
  96754c:	52800002 	mov	w2, #0x0                   	// #0
  967550:	52800003 	mov	w3, #0x0                   	// #0
  967554:	78246a61 	strh	w1, [x19, x4]
  967558:	2a0303e1 	mov	w1, w3
  96755c:	11000463 	add	w3, w3, #0x1
  967560:	78617a61 	ldrh	w1, [x19, x1, lsl #1]
  967564:	d3413c21 	ubfx	x1, x1, #1, #15
  967568:	6b01005f 	cmp	w2, w1
  96756c:	1a812042 	csel	w2, w2, w1, cs  // cs = hs, nlast
  967570:	7100107f 	cmp	w3, #0x4
  967574:	54ffff21 	b.ne	967558 <bakery_lock_get+0x28>  // b.any
  967578:	11000442 	add	w2, w2, #0x1
  96757c:	52800005 	mov	w5, #0x0                   	// #0
  967580:	2a022006 	orr	w6, w0, w2, lsl #8
  967584:	531f3842 	ubfiz	w2, w2, #1, #15
  967588:	78246a62 	strh	w2, [x19, x4]
  96758c:	6b05001f 	cmp	w0, w5
  967590:	54000180 	b.eq	9675c0 <bakery_lock_get+0x90>  // b.none
  967594:	d37f7ca2 	ubfiz	x2, x5, #1, #32
  967598:	78626a61 	ldrh	w1, [x19, x2]
  96759c:	8b020264 	add	x4, x19, x2
  9675a0:	12003c23 	and	w3, w1, #0xffff
  9675a4:	3707ffa1 	tbnz	w1, #0, 967598 <bakery_lock_get+0x68>
  9675a8:	6b4307ff 	cmp	wzr, w3, lsr #1
  9675ac:	53017c63 	lsr	w3, w3, #1
  9675b0:	54000080 	b.eq	9675c0 <bakery_lock_get+0x90>  // b.none
  9675b4:	2a0320a1 	orr	w1, w5, w3, lsl #8
  9675b8:	6b0100df 	cmp	w6, w1
  9675bc:	54000108 	b.hi	9675dc <bakery_lock_get+0xac>  // b.pmore
  9675c0:	110004a5 	add	w5, w5, #0x1
  9675c4:	710010bf 	cmp	w5, #0x4
  9675c8:	54fffe21 	b.ne	96758c <bakery_lock_get+0x5c>  // b.any
  9675cc:	d5033dbf 	dmb	ld
  9675d0:	f9400bf3 	ldr	x19, [sp, #16]
  9675d4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9675d8:	d65f03c0 	ret
  9675dc:	d503205f 	wfe
  9675e0:	79400081 	ldrh	w1, [x4]
  9675e4:	d3413c21 	ubfx	x1, x1, #1, #15
  9675e8:	6b01007f 	cmp	w3, w1
  9675ec:	54fffea1 	b.ne	9675c0 <bakery_lock_get+0x90>  // b.any
  9675f0:	d503205f 	wfe
  9675f4:	79400081 	ldrh	w1, [x4]
  9675f8:	d3413c21 	ubfx	x1, x1, #1, #15
  9675fc:	6b01007f 	cmp	w3, w1
  967600:	54fffee0 	b.eq	9675dc <bakery_lock_get+0xac>  // b.none
  967604:	17ffffef 	b	9675c0 <bakery_lock_get+0x90>

0000000000967608 <bakery_lock_release>:
  967608:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96760c:	910003fd 	mov	x29, sp
  967610:	f9000bf3 	str	x19, [sp, #16]
  967614:	aa0003f3 	mov	x19, x0
  967618:	940002ed 	bl	9681cc <plat_my_core_pos>
  96761c:	d5033ebf 	dmb	st
  967620:	2a0003e1 	mov	w1, w0
  967624:	78217a7f 	strh	wzr, [x19, x1, lsl #1]
  967628:	d5033f9f 	dsb	sy
  96762c:	d503209f 	sev
  967630:	f9400bf3 	ldr	x19, [sp, #16]
  967634:	a8c27bfd 	ldp	x29, x30, [sp], #32
  967638:	d65f03c0 	ret
  96763c:	00000000 	.inst	0x00000000 ; undefined

0000000000967640 <spe_drain_buffers_hook>:
  967640:	d5380501 	mrs	x1, id_aa64dfr0_el1
  967644:	d3608c21 	ubfx	x1, x1, #32, #4
  967648:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  96764c:	f100043f 	cmp	x1, #0x1
  967650:	54000040 	b.eq	967658 <spe_drain_buffers_hook+0x18>  // b.none
  967654:	d65f03c0 	ret
  967658:	d503223f 	psb	csync
  96765c:	d503379f 	dsb	nsh
  967660:	d2800000 	mov	x0, #0x0                   	// #0
  967664:	d65f03c0 	ret

0000000000967668 <spe_enable>:
  967668:	12001c00 	and	w0, w0, #0xff
  96766c:	d5380501 	mrs	x1, id_aa64dfr0_el1
  967670:	d3608c21 	ubfx	x1, x1, #32, #4
  967674:	f100043f 	cmp	x1, #0x1
  967678:	54000141 	b.ne	9676a0 <spe_enable+0x38>  // b.any
  96767c:	340000c0 	cbz	w0, 967694 <spe_enable+0x2c>
  967680:	d53c1120 	mrs	x0, mdcr_el2
  967684:	92407c00 	and	x0, x0, #0xffffffff
  967688:	9271f800 	and	x0, x0, #0xffffffffffffbfff
  96768c:	b2740400 	orr	x0, x0, #0x3000
  967690:	d51c1120 	msr	mdcr_el2, x0
  967694:	d53e1320 	mrs	x0, mdcr_el3
  967698:	b2740400 	orr	x0, x0, #0x3000
  96769c:	d51e1320 	msr	mdcr_el3, x0
  9676a0:	d65f03c0 	ret
  9676a4:	00000000 	.inst	0x00000000 ; undefined

00000000009676a8 <disable_sve_hook>:
  9676a8:	d5380401 	mrs	x1, id_aa64pfr0_el1
  9676ac:	d3608c21 	ubfx	x1, x1, #32, #4
  9676b0:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  9676b4:	f100043f 	cmp	x1, #0x1
  9676b8:	54000040 	b.eq	9676c0 <disable_sve_hook+0x18>  // b.none
  9676bc:	d65f03c0 	ret
  9676c0:	d53e1140 	mrs	x0, cptr_el3
  9676c4:	1280a001 	mov	w1, #0xfffffaff            	// #-1281
  9676c8:	8a010000 	and	x0, x0, x1
  9676cc:	b2760000 	orr	x0, x0, #0x400
  9676d0:	d51e1140 	msr	cptr_el3, x0
  9676d4:	d2800000 	mov	x0, #0x0                   	// #0
  9676d8:	d65f03c0 	ret
  9676dc:	00000000 	.inst	0x00000000 ; undefined

00000000009676e0 <enable_sve_hook>:
  9676e0:	d5380401 	mrs	x1, id_aa64pfr0_el1
  9676e4:	d3608c21 	ubfx	x1, x1, #32, #4
  9676e8:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  9676ec:	f100043f 	cmp	x1, #0x1
  9676f0:	54000040 	b.eq	9676f8 <enable_sve_hook+0x18>  // b.none
  9676f4:	d65f03c0 	ret
  9676f8:	d53e1140 	mrs	x0, cptr_el3
  9676fc:	1280a001 	mov	w1, #0xfffffaff            	// #-1281
  967700:	8a010000 	and	x0, x0, x1
  967704:	b2780000 	orr	x0, x0, #0x100
  967708:	d51e1140 	msr	cptr_el3, x0
  96770c:	d2800000 	mov	x0, #0x0                   	// #0
  967710:	d65f03c0 	ret
  967714:	00000000 	.inst	0x00000000 ; undefined

0000000000967718 <sve_enable>:
  967718:	12001c00 	and	w0, w0, #0xff
  96771c:	d5380401 	mrs	x1, id_aa64pfr0_el1
  967720:	d3608c21 	ubfx	x1, x1, #32, #4
  967724:	f100043f 	cmp	x1, #0x1
  967728:	540001a1 	b.ne	96775c <sve_enable+0x44>  // b.any
  96772c:	d53e1141 	mrs	x1, cptr_el3
  967730:	b2780021 	orr	x1, x1, #0x100
  967734:	d51e1141 	msr	cptr_el3, x1
  967738:	d5033fdf 	isb
  96773c:	d28001e1 	mov	x1, #0xf                   	// #15
  967740:	d51e1201 	msr	zcr_el3, x1
  967744:	340000c0 	cbz	w0, 96775c <sve_enable+0x44>
  967748:	d53c1140 	mrs	x0, cptr_el2
  96774c:	92407c00 	and	x0, x0, #0xffffffff
  967750:	9277f800 	and	x0, x0, #0xfffffffffffffeff
  967754:	d51c1140 	msr	cptr_el2, x0
  967758:	d51c1201 	msr	zcr_el2, x1
  96775c:	d65f03c0 	ret

0000000000967760 <opteed_init_optee_ep_state>:
  967760:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
  967764:	910003fd 	mov	x29, sp
  967768:	a90153f3 	stp	x19, x20, [sp, #16]
  96776c:	aa0003f3 	mov	x19, x0
  967770:	aa0503f4 	mov	x20, x5
  967774:	a9025bf5 	stp	x21, x22, [sp, #32]
  967778:	aa0303f6 	mov	x22, x3
  96777c:	aa0403f5 	mov	x21, x4
  967780:	a90363f7 	stp	x23, x24, [sp, #48]
  967784:	2a0103f8 	mov	w24, w1
  967788:	aa0203f7 	mov	x23, x2
  96778c:	d53800a1 	mrs	x1, mpidr_el1
  967790:	aa0603e0 	mov	x0, x6
  967794:	f90004c1 	str	x1, [x6, #8]
  967798:	52800001 	mov	w1, #0x0                   	// #0
  96779c:	b802041f 	str	wzr, [x0], #32
  9677a0:	97fff6a0 	bl	965220 <cm_set_context>
  9677a4:	d53e1000 	mrs	x0, sctlr_el3
  9677a8:	f267001f 	tst	x0, #0x2000000
  9677ac:	528000c1 	mov	w1, #0x6                   	// #6
  9677b0:	52800080 	mov	w0, #0x4                   	// #4
  9677b4:	1a810000 	csel	w0, w0, w1, eq  // eq = none
  9677b8:	7100031f 	cmp	w24, #0x0
  9677bc:	52803a62 	mov	w2, #0x1d3                 	// #467
  9677c0:	528078a3 	mov	w3, #0x3c5                 	// #965
  9677c4:	52802021 	mov	w1, #0x101                 	// #257
  9677c8:	1a820063 	csel	w3, w3, w2, eq  // eq = none
  9677cc:	72a00b01 	movk	w1, #0x58, lsl #16
  9677d0:	29000261 	stp	w1, w0, [x19]
  9677d4:	91006260 	add	x0, x19, #0x18
  9677d8:	f9000677 	str	x23, [x19, #8]
  9677dc:	d2800801 	mov	x1, #0x40                  	// #64
  9677e0:	b9001263 	str	w3, [x19, #16]
  9677e4:	94000528 	bl	968c84 <zeromem>
  9677e8:	a94363f7 	ldp	x23, x24, [sp, #48]
  9677ec:	a901d676 	stp	x22, x21, [x19, #24]
  9677f0:	f9001674 	str	x20, [x19, #40]
  9677f4:	a94153f3 	ldp	x19, x20, [sp, #16]
  9677f8:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9677fc:	a8c47bfd 	ldp	x29, x30, [sp], #64
  967800:	d65f03c0 	ret
  967804:	00000000 	.inst	0x00000000 ; undefined

0000000000967808 <opteed_synchronous_sp_entry>:
  967808:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96780c:	910003fd 	mov	x29, sp
  967810:	f9000bf3 	str	x19, [sp, #16]
  967814:	aa0003f3 	mov	x19, x0
  967818:	52800000 	mov	w0, #0x0                   	// #0
  96781c:	97fff7ef 	bl	9657d8 <cm_el1_sysregs_context_restore>
  967820:	52800000 	mov	w0, #0x0                   	// #0
  967824:	97fff875 	bl	9659f8 <cm_set_next_eret_context>
  967828:	91004260 	add	x0, x19, #0x10
  96782c:	f9400bf3 	ldr	x19, [sp, #16]
  967830:	a8c27bfd 	ldp	x29, x30, [sp], #32
  967834:	14000476 	b	968a0c <opteed_enter_sp>

0000000000967838 <opteed_synchronous_sp_exit>:
  967838:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96783c:	910003fd 	mov	x29, sp
  967840:	a90153f3 	stp	x19, x20, [sp, #16]
  967844:	aa0003f3 	mov	x19, x0
  967848:	aa0103f4 	mov	x20, x1
  96784c:	52800000 	mov	w0, #0x0                   	// #0
  967850:	97fff7b2 	bl	965718 <cm_el1_sysregs_context_save>
  967854:	f9400a60 	ldr	x0, [x19, #16]
  967858:	aa1403e1 	mov	x1, x20
  96785c:	94000476 	bl	968a34 <opteed_exit_sp>

0000000000967860 <opteed_sel1_interrupt_handler>:
  967860:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  967864:	52800020 	mov	w0, #0x1                   	// #1
  967868:	910003fd 	mov	x29, sp
  96786c:	f9000bf3 	str	x19, [sp, #16]
  967870:	97fff7aa 	bl	965718 <cm_el1_sysregs_context_save>
  967874:	94000256 	bl	9681cc <plat_my_core_pos>
  967878:	2a0003f3 	mov	w19, w0
  96787c:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967880:	52800000 	mov	w0, #0x0                   	// #0
  967884:	f9435021 	ldr	x1, [x1, #1696]
  967888:	91006021 	add	x1, x1, #0x18
  96788c:	97fff841 	bl	965990 <cm_set_elr_el3>
  967890:	52800000 	mov	w0, #0x0                   	// #0
  967894:	97fff7d1 	bl	9657d8 <cm_el1_sysregs_context_restore>
  967898:	52800000 	mov	w0, #0x0                   	// #0
  96789c:	97fff857 	bl	9659f8 <cm_set_next_eret_context>
  9678a0:	d53e4024 	mrs	x4, elr_el3
  9678a4:	2a1303e3 	mov	w3, w19
  9678a8:	d0000042 	adrp	x2, 971000 <imx_gicv3_ctx+0x24d0>
  9678ac:	8b334861 	add	x1, x3, w19, uxtw #2
  9678b0:	911ac042 	add	x2, x2, #0x6b0
  9678b4:	52804e00 	mov	w0, #0x270                 	// #624
  9678b8:	d37df021 	lsl	x1, x1, #3
  9678bc:	cb030021 	sub	x1, x1, x3
  9678c0:	9ba00a60 	umaddl	x0, w19, w0, x2
  9678c4:	f9400bf3 	ldr	x19, [sp, #16]
  9678c8:	8b011041 	add	x1, x2, x1, lsl #4
  9678cc:	91008000 	add	x0, x0, #0x20
  9678d0:	f9001024 	str	x4, [x1, #32]
  9678d4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  9678d8:	d65f03c0 	ret
  9678dc:	00000000 	.inst	0x00000000 ; undefined

00000000009678e0 <opteed_smc_handler>:
  9678e0:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
  9678e4:	910003fd 	mov	x29, sp
  9678e8:	a9046bf9 	stp	x25, x26, [sp, #64]
  9678ec:	52804e19 	mov	w25, #0x270                 	// #624
  9678f0:	aa0403fa 	mov	x26, x4
  9678f4:	a90153f3 	stp	x19, x20, [sp, #16]
  9678f8:	aa0103f4 	mov	x20, x1
  9678fc:	a9025bf5 	stp	x21, x22, [sp, #32]
  967900:	aa0303f6 	mov	x22, x3
  967904:	aa0603f5 	mov	x21, x6
  967908:	a90363f7 	stp	x23, x24, [sp, #48]
  96790c:	2a0003f8 	mov	w24, w0
  967910:	aa0203f7 	mov	x23, x2
  967914:	a90573fb 	stp	x27, x28, [sp, #80]
  967918:	aa0703fc 	mov	x28, x7
  96791c:	9400022c 	bl	9681cc <plat_my_core_pos>
  967920:	9bb97c19 	umull	x25, w0, w25
  967924:	d0000044 	adrp	x4, 971000 <imx_gicv3_ctx+0x24d0>
  967928:	911ac09b 	add	x27, x4, #0x6b0
  96792c:	2a0003f3 	mov	w19, w0
  967930:	8b190363 	add	x3, x27, x25
  967934:	37000afc 	tbnz	w28, #0, 967a90 <opteed_smc_handler+0x1b0>
  967938:	528000a0 	mov	w0, #0x5                   	// #5
  96793c:	72b7c000 	movk	w0, #0xbe00, lsl #16
  967940:	6b00031f 	cmp	w24, w0
  967944:	54000800 	b.eq	967a44 <opteed_smc_handler+0x164>  // b.none
  967948:	540003c8 	b.hi	9679c0 <opteed_smc_handler+0xe0>  // b.pmore
  96794c:	52b7c000 	mov	w0, #0xbe000000            	// #-1107296256
  967950:	6b00031f 	cmp	w24, w0
  967954:	540006a1 	b.ne	967a28 <opteed_smc_handler+0x148>  // b.any
  967958:	d0000040 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  96795c:	f9035014 	str	x20, [x0, #1696]
  967960:	b40002b4 	cbz	x20, 9679b4 <opteed_smc_handler+0xd4>
  967964:	2a1303e2 	mov	w2, w19
  967968:	d0000000 	adrp	x0, 969000 <vprintf+0x100>
  96796c:	8b334853 	add	x19, x2, w19, uxtw #2
  967970:	912c6000 	add	x0, x0, #0xb18
  967974:	f90037e3 	str	x3, [sp, #104]
  967978:	d37df273 	lsl	x19, x19, #3
  96797c:	cb020262 	sub	x2, x19, x2
  967980:	d37cec42 	lsl	x2, x2, #4
  967984:	b8626b61 	ldr	w1, [x27, x2]
  967988:	121e7421 	and	w1, w1, #0xfffffffc
  96798c:	32000021 	orr	w1, w1, #0x1
  967990:	b8226b61 	str	w1, [x27, x2]
  967994:	97fffbbd 	bl	966888 <psci_register_spd_pm_hook>
  967998:	90000001 	adrp	x1, 967000 <psci_setup+0x20>
  96799c:	52800042 	mov	w2, #0x2                   	// #2
  9679a0:	91218021 	add	x1, x1, #0x860
  9679a4:	52800000 	mov	w0, #0x0                   	// #0
  9679a8:	97fff5ee 	bl	965160 <register_interrupt_type_handler>
  9679ac:	f94037e3 	ldr	x3, [sp, #104]
  9679b0:	35000380 	cbnz	w0, 967a20 <opteed_smc_handler+0x140>
  9679b4:	aa1403e1 	mov	x1, x20
  9679b8:	aa0303e0 	mov	x0, x3
  9679bc:	97ffff9f 	bl	967838 <opteed_synchronous_sp_exit>
  9679c0:	528000c0 	mov	w0, #0x6                   	// #6
  9679c4:	72b7c000 	movk	w0, #0xbe00, lsl #16
  9679c8:	6b00031f 	cmp	w24, w0
  9679cc:	54000201 	b.ne	967a0c <opteed_smc_handler+0x12c>  // b.any
  9679d0:	52800020 	mov	w0, #0x1                   	// #1
  9679d4:	97fff60f 	bl	965210 <cm_get_context>
  9679d8:	aa0003f9 	mov	x25, x0
  9679dc:	52800020 	mov	w0, #0x1                   	// #1
  9679e0:	97fff77e 	bl	9657d8 <cm_el1_sysregs_context_restore>
  9679e4:	52800020 	mov	w0, #0x1                   	// #1
  9679e8:	97fff804 	bl	9659f8 <cm_set_next_eret_context>
  9679ec:	aa1903e0 	mov	x0, x25
  9679f0:	a94153f3 	ldp	x19, x20, [sp, #16]
  9679f4:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9679f8:	a94363f7 	ldp	x23, x24, [sp, #48]
  9679fc:	a9446bf9 	ldp	x25, x26, [sp, #64]
  967a00:	a94573fb 	ldp	x27, x28, [sp, #80]
  967a04:	a8c77bfd 	ldp	x29, x30, [sp], #112
  967a08:	d65f03c0 	ret
  967a0c:	529fff20 	mov	w0, #0xfff9                	// #65529
  967a10:	72a83fe0 	movk	w0, #0x41ff, lsl #16
  967a14:	0b000318 	add	w24, w24, w0
  967a18:	7100071f 	cmp	w24, #0x1
  967a1c:	54fffcc9 	b.ls	9679b4 <opteed_smc_handler+0xd4>  // b.plast
  967a20:	940001a2 	bl	9680a8 <console_flush>
  967a24:	9400041f 	bl	968aa0 <do_panic>
  967a28:	12b7c000 	mov	w0, #0x41ffffff            	// #1107296255
  967a2c:	0b000318 	add	w24, w24, w0
  967a30:	71000f1f 	cmp	w24, #0x3
  967a34:	54ffff68 	b.hi	967a20 <opteed_smc_handler+0x140>  // b.pmore
  967a38:	aa1403e1 	mov	x1, x20
  967a3c:	aa0303e0 	mov	x0, x3
  967a40:	97ffff7e 	bl	967838 <opteed_synchronous_sp_exit>
  967a44:	52800000 	mov	w0, #0x0                   	// #0
  967a48:	97fff734 	bl	965718 <cm_el1_sysregs_context_save>
  967a4c:	52800020 	mov	w0, #0x1                   	// #1
  967a50:	97fff5f0 	bl	965210 <cm_get_context>
  967a54:	aa0003f3 	mov	x19, x0
  967a58:	52800020 	mov	w0, #0x1                   	// #1
  967a5c:	97fff75f 	bl	9657d8 <cm_el1_sysregs_context_restore>
  967a60:	52800020 	mov	w0, #0x1                   	// #1
  967a64:	97fff7e5 	bl	9659f8 <cm_set_next_eret_context>
  967a68:	a9005e74 	stp	x20, x23, [x19]
  967a6c:	aa1303e0 	mov	x0, x19
  967a70:	a9016a76 	stp	x22, x26, [x19, #16]
  967a74:	a94153f3 	ldp	x19, x20, [sp, #16]
  967a78:	a9425bf5 	ldp	x21, x22, [sp, #32]
  967a7c:	a94363f7 	ldp	x23, x24, [sp, #48]
  967a80:	a9446bf9 	ldp	x25, x26, [sp, #64]
  967a84:	a94573fb 	ldp	x27, x28, [sp, #80]
  967a88:	a8c77bfd 	ldp	x29, x30, [sp], #112
  967a8c:	d65f03c0 	ret
  967a90:	52800020 	mov	w0, #0x1                   	// #1
  967a94:	97fff721 	bl	965718 <cm_el1_sysregs_context_save>
  967a98:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967a9c:	52800000 	mov	w0, #0x0                   	// #0
  967aa0:	f9435021 	ldr	x1, [x1, #1696]
  967aa4:	37f803d8 	tbnz	w24, #31, 967b1c <opteed_smc_handler+0x23c>
  967aa8:	97fff7ba 	bl	965990 <cm_set_elr_el3>
  967aac:	52800000 	mov	w0, #0x0                   	// #0
  967ab0:	97fff74a 	bl	9657d8 <cm_el1_sysregs_context_restore>
  967ab4:	52800000 	mov	w0, #0x0                   	// #0
  967ab8:	97fff7d0 	bl	9659f8 <cm_set_next_eret_context>
  967abc:	2a1303e1 	mov	w1, w19
  967ac0:	91008320 	add	x0, x25, #0x20
  967ac4:	8b334824 	add	x4, x1, w19, uxtw #2
  967ac8:	8b000360 	add	x0, x27, x0
  967acc:	f94012a2 	ldr	x2, [x21, #32]
  967ad0:	d37df084 	lsl	x4, x4, #3
  967ad4:	cb010084 	sub	x4, x4, x1
  967ad8:	a9446bf9 	ldp	x25, x26, [sp, #64]
  967adc:	8b041364 	add	x4, x27, x4, lsl #4
  967ae0:	a94573fb 	ldp	x27, x28, [sp, #80]
  967ae4:	f9002082 	str	x2, [x4, #64]
  967ae8:	f94016a1 	ldr	x1, [x21, #40]
  967aec:	f9002481 	str	x1, [x4, #72]
  967af0:	f9401aa1 	ldr	x1, [x21, #48]
  967af4:	f9002881 	str	x1, [x4, #80]
  967af8:	f9401ea1 	ldr	x1, [x21, #56]
  967afc:	a9025098 	stp	x24, x20, [x4, #32]
  967b00:	a9035897 	stp	x23, x22, [x4, #48]
  967b04:	f9002c81 	str	x1, [x4, #88]
  967b08:	a94153f3 	ldp	x19, x20, [sp, #16]
  967b0c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  967b10:	a94363f7 	ldp	x23, x24, [sp, #48]
  967b14:	a8c77bfd 	ldp	x29, x30, [sp], #112
  967b18:	d65f03c0 	ret
  967b1c:	91001021 	add	x1, x1, #0x4
  967b20:	97fff79c 	bl	965990 <cm_set_elr_el3>
  967b24:	17ffffe2 	b	967aac <opteed_smc_handler+0x1cc>

0000000000967b28 <opteed_setup>:
  967b28:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  967b2c:	910003fd 	mov	x29, sp
  967b30:	f9000bf3 	str	x19, [sp, #16]
  967b34:	940001a6 	bl	9681cc <plat_my_core_pos>
  967b38:	2a0003f3 	mov	w19, w0
  967b3c:	52800000 	mov	w0, #0x0                   	// #0
  967b40:	97ffe63e 	bl	961438 <bl31_plat_get_next_image_ep_info>
  967b44:	b4000340 	cbz	x0, 967bac <opteed_setup+0x84>
  967b48:	f9400402 	ldr	x2, [x0, #8]
  967b4c:	52800021 	mov	w1, #0x1                   	// #1
  967b50:	b50000a2 	cbnz	x2, 967b64 <opteed_setup+0x3c>
  967b54:	2a0103e0 	mov	w0, w1
  967b58:	f9400bf3 	ldr	x19, [sp, #16]
  967b5c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  967b60:	d65f03c0 	ret
  967b64:	a9418c07 	ldp	x7, x3, [x0, #24]
  967b68:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967b6c:	911ac021 	add	x1, x1, #0x6b0
  967b70:	52804e06 	mov	w6, #0x270                 	// #624
  967b74:	a9429404 	ldp	x4, x5, [x0, #40]
  967b78:	d0000048 	adrp	x8, 971000 <imx_gicv3_ctx+0x24d0>
  967b7c:	9ba60666 	umaddl	x6, w19, w6, x1
  967b80:	2a0703e1 	mov	w1, w7
  967b84:	b906a907 	str	w7, [x8, #1704]
  967b88:	97fffef6 	bl	967760 <opteed_init_optee_ep_state>
  967b8c:	90000000 	adrp	x0, 967000 <psci_setup+0x20>
  967b90:	912f0000 	add	x0, x0, #0xbc0
  967b94:	97fff515 	bl	964fe8 <bl31_register_bl32_init>
  967b98:	52800001 	mov	w1, #0x0                   	// #0
  967b9c:	2a0103e0 	mov	w0, w1
  967ba0:	f9400bf3 	ldr	x19, [sp, #16]
  967ba4:	a8c27bfd 	ldp	x29, x30, [sp], #32
  967ba8:	d65f03c0 	ret
  967bac:	52800021 	mov	w1, #0x1                   	// #1
  967bb0:	2a0103e0 	mov	w0, w1
  967bb4:	f9400bf3 	ldr	x19, [sp, #16]
  967bb8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  967bbc:	d65f03c0 	ret

0000000000967bc0 <opteed_init>:
  967bc0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  967bc4:	910003fd 	mov	x29, sp
  967bc8:	f9000bf3 	str	x19, [sp, #16]
  967bcc:	94000180 	bl	9681cc <plat_my_core_pos>
  967bd0:	2a0003f3 	mov	w19, w0
  967bd4:	52800000 	mov	w0, #0x0                   	// #0
  967bd8:	97ffe618 	bl	961438 <bl31_plat_get_next_image_ep_info>
  967bdc:	97fff6c3 	bl	9656e8 <cm_init_my_context>
  967be0:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967be4:	911ac021 	add	x1, x1, #0x6b0
  967be8:	52804e00 	mov	w0, #0x270                 	// #624
  967bec:	9ba00660 	umaddl	x0, w19, w0, x1
  967bf0:	97ffff06 	bl	967808 <opteed_synchronous_sp_entry>
  967bf4:	f9400bf3 	ldr	x19, [sp, #16]
  967bf8:	a8c27bfd 	ldp	x29, x30, [sp], #32
  967bfc:	d65f03c0 	ret

0000000000967c00 <opteed_cpu_on_handler>:
  967c00:	d65f03c0 	ret
  967c04:	00000000 	.inst	0x00000000 ; undefined

0000000000967c08 <opteed_cpu_migrate_info>:
  967c08:	52800040 	mov	w0, #0x2                   	// #2
  967c0c:	d65f03c0 	ret

0000000000967c10 <opteed_system_reset>:
  967c10:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  967c14:	910003fd 	mov	x29, sp
  967c18:	f9000bf3 	str	x19, [sp, #16]
  967c1c:	9400016c 	bl	9681cc <plat_my_core_pos>
  967c20:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967c24:	2a0003f3 	mov	w19, w0
  967c28:	52800000 	mov	w0, #0x0                   	// #0
  967c2c:	f9435021 	ldr	x1, [x1, #1696]
  967c30:	91008021 	add	x1, x1, #0x20
  967c34:	97fff757 	bl	965990 <cm_set_elr_el3>
  967c38:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967c3c:	911ac021 	add	x1, x1, #0x6b0
  967c40:	52804e00 	mov	w0, #0x270                 	// #624
  967c44:	9ba00660 	umaddl	x0, w19, w0, x1
  967c48:	f9400bf3 	ldr	x19, [sp, #16]
  967c4c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  967c50:	17fffeee 	b	967808 <opteed_synchronous_sp_entry>
  967c54:	00000000 	.inst	0x00000000 ; undefined

0000000000967c58 <opteed_system_off>:
  967c58:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  967c5c:	910003fd 	mov	x29, sp
  967c60:	f9000bf3 	str	x19, [sp, #16]
  967c64:	9400015a 	bl	9681cc <plat_my_core_pos>
  967c68:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967c6c:	2a0003f3 	mov	w19, w0
  967c70:	52800000 	mov	w0, #0x0                   	// #0
  967c74:	f9435021 	ldr	x1, [x1, #1696]
  967c78:	91007021 	add	x1, x1, #0x1c
  967c7c:	97fff745 	bl	965990 <cm_set_elr_el3>
  967c80:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967c84:	911ac021 	add	x1, x1, #0x6b0
  967c88:	52804e00 	mov	w0, #0x270                 	// #624
  967c8c:	9ba00660 	umaddl	x0, w19, w0, x1
  967c90:	f9400bf3 	ldr	x19, [sp, #16]
  967c94:	a8c27bfd 	ldp	x29, x30, [sp], #32
  967c98:	17fffedc 	b	967808 <opteed_synchronous_sp_entry>
  967c9c:	00000000 	.inst	0x00000000 ; undefined

0000000000967ca0 <opteed_cpu_suspend_finish_handler>:
  967ca0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  967ca4:	910003fd 	mov	x29, sp
  967ca8:	a90153f3 	stp	x19, x20, [sp, #16]
  967cac:	d0000054 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  967cb0:	911ac294 	add	x20, x20, #0x6b0
  967cb4:	a9025bf5 	stp	x21, x22, [sp, #32]
  967cb8:	aa0003f6 	mov	x22, x0
  967cbc:	94000144 	bl	9681cc <plat_my_core_pos>
  967cc0:	2a0003e2 	mov	w2, w0
  967cc4:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967cc8:	aa0203f5 	mov	x21, x2
  967ccc:	52800000 	mov	w0, #0x0                   	// #0
  967cd0:	8b224853 	add	x19, x2, w2, uxtw #2
  967cd4:	f9435021 	ldr	x1, [x1, #1696]
  967cd8:	d37df273 	lsl	x19, x19, #3
  967cdc:	cb020273 	sub	x19, x19, x2
  967ce0:	91004021 	add	x1, x1, #0x10
  967ce4:	d37cee73 	lsl	x19, x19, #4
  967ce8:	8b130282 	add	x2, x20, x19
  967cec:	f9001056 	str	x22, [x2, #32]
  967cf0:	97fff728 	bl	965990 <cm_set_elr_el3>
  967cf4:	52804e00 	mov	w0, #0x270                 	// #624
  967cf8:	9ba052a0 	umaddl	x0, w21, w0, x20
  967cfc:	97fffec3 	bl	967808 <opteed_synchronous_sp_entry>
  967d00:	35000120 	cbnz	w0, 967d24 <opteed_cpu_suspend_finish_handler+0x84>
  967d04:	b8736a80 	ldr	w0, [x20, x19]
  967d08:	a9425bf5 	ldp	x21, x22, [sp, #32]
  967d0c:	121e7400 	and	w0, w0, #0xfffffffc
  967d10:	32000000 	orr	w0, w0, #0x1
  967d14:	b8336a80 	str	w0, [x20, x19]
  967d18:	a94153f3 	ldp	x19, x20, [sp, #16]
  967d1c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  967d20:	d65f03c0 	ret
  967d24:	940000e1 	bl	9680a8 <console_flush>
  967d28:	9400035e 	bl	968aa0 <do_panic>
  967d2c:	00000000 	.inst	0x00000000 ; undefined

0000000000967d30 <opteed_cpu_suspend_handler>:
  967d30:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  967d34:	910003fd 	mov	x29, sp
  967d38:	a90153f3 	stp	x19, x20, [sp, #16]
  967d3c:	d0000054 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  967d40:	911ac294 	add	x20, x20, #0x6b0
  967d44:	a9025bf5 	stp	x21, x22, [sp, #32]
  967d48:	aa0003f6 	mov	x22, x0
  967d4c:	94000120 	bl	9681cc <plat_my_core_pos>
  967d50:	2a0003e2 	mov	w2, w0
  967d54:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967d58:	aa0203f5 	mov	x21, x2
  967d5c:	52800000 	mov	w0, #0x0                   	// #0
  967d60:	8b224853 	add	x19, x2, w2, uxtw #2
  967d64:	f9435021 	ldr	x1, [x1, #1696]
  967d68:	d37df273 	lsl	x19, x19, #3
  967d6c:	cb020273 	sub	x19, x19, x2
  967d70:	91005021 	add	x1, x1, #0x14
  967d74:	d37cee73 	lsl	x19, x19, #4
  967d78:	8b130282 	add	x2, x20, x19
  967d7c:	f9001056 	str	x22, [x2, #32]
  967d80:	97fff704 	bl	965990 <cm_set_elr_el3>
  967d84:	52804e00 	mov	w0, #0x270                 	// #624
  967d88:	9ba052a0 	umaddl	x0, w21, w0, x20
  967d8c:	97fffe9f 	bl	967808 <opteed_synchronous_sp_entry>
  967d90:	35000120 	cbnz	w0, 967db4 <opteed_cpu_suspend_handler+0x84>
  967d94:	b8736a80 	ldr	w0, [x20, x19]
  967d98:	a9425bf5 	ldp	x21, x22, [sp, #32]
  967d9c:	121e7400 	and	w0, w0, #0xfffffffc
  967da0:	321f0000 	orr	w0, w0, #0x2
  967da4:	b8336a80 	str	w0, [x20, x19]
  967da8:	a94153f3 	ldp	x19, x20, [sp, #16]
  967dac:	a8c37bfd 	ldp	x29, x30, [sp], #48
  967db0:	d65f03c0 	ret
  967db4:	940000bd 	bl	9680a8 <console_flush>
  967db8:	9400033a 	bl	968aa0 <do_panic>
  967dbc:	00000000 	.inst	0x00000000 ; undefined

0000000000967dc0 <opteed_cpu_off_handler>:
  967dc0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  967dc4:	910003fd 	mov	x29, sp
  967dc8:	a90153f3 	stp	x19, x20, [sp, #16]
  967dcc:	94000100 	bl	9681cc <plat_my_core_pos>
  967dd0:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967dd4:	2a0003f3 	mov	w19, w0
  967dd8:	d0000054 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  967ddc:	f9435021 	ldr	x1, [x1, #1696]
  967de0:	52800000 	mov	w0, #0x0                   	// #0
  967de4:	911ac294 	add	x20, x20, #0x6b0
  967de8:	91003021 	add	x1, x1, #0xc
  967dec:	97fff6e9 	bl	965990 <cm_set_elr_el3>
  967df0:	52804e00 	mov	w0, #0x270                 	// #624
  967df4:	9ba05260 	umaddl	x0, w19, w0, x20
  967df8:	97fffe84 	bl	967808 <opteed_synchronous_sp_entry>
  967dfc:	350001a0 	cbnz	w0, 967e30 <opteed_cpu_off_handler+0x70>
  967e00:	2a1303e1 	mov	w1, w19
  967e04:	52800000 	mov	w0, #0x0                   	// #0
  967e08:	8b334833 	add	x19, x1, w19, uxtw #2
  967e0c:	d37df273 	lsl	x19, x19, #3
  967e10:	cb010273 	sub	x19, x19, x1
  967e14:	d37cee73 	lsl	x19, x19, #4
  967e18:	b8736a81 	ldr	w1, [x20, x19]
  967e1c:	121e7421 	and	w1, w1, #0xfffffffc
  967e20:	b8336a81 	str	w1, [x20, x19]
  967e24:	a94153f3 	ldp	x19, x20, [sp, #16]
  967e28:	a8c27bfd 	ldp	x29, x30, [sp], #32
  967e2c:	d65f03c0 	ret
  967e30:	9400009e 	bl	9680a8 <console_flush>
  967e34:	9400031b 	bl	968aa0 <do_panic>

0000000000967e38 <opteed_cpu_on_finish_handler>:
  967e38:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
  967e3c:	910003fd 	mov	x29, sp
  967e40:	a90153f3 	stp	x19, x20, [sp, #16]
  967e44:	d0000054 	adrp	x20, 971000 <imx_gicv3_ctx+0x24d0>
  967e48:	911ac294 	add	x20, x20, #0x6b0
  967e4c:	f90013f5 	str	x21, [sp, #32]
  967e50:	940000df 	bl	9681cc <plat_my_core_pos>
  967e54:	d0000041 	adrp	x1, 971000 <imx_gicv3_ctx+0x24d0>
  967e58:	2a0003f3 	mov	w19, w0
  967e5c:	52804e15 	mov	w21, #0x270                 	// #624
  967e60:	d0000040 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  967e64:	f9435022 	ldr	x2, [x1, #1696]
  967e68:	d503201f 	nop
  967e6c:	9bb55275 	umaddl	x21, w19, w21, x20
  967e70:	b946a801 	ldr	w1, [x0, #1704]
  967e74:	d2800005 	mov	x5, #0x0                   	// #0
  967e78:	aa1503e6 	mov	x6, x21
  967e7c:	91002042 	add	x2, x2, #0x8
  967e80:	d2800004 	mov	x4, #0x0                   	// #0
  967e84:	d2800003 	mov	x3, #0x0                   	// #0
  967e88:	9100e3e0 	add	x0, sp, #0x38
  967e8c:	97fffe35 	bl	967760 <opteed_init_optee_ep_state>
  967e90:	9100e3e0 	add	x0, sp, #0x38
  967e94:	97fff615 	bl	9656e8 <cm_init_my_context>
  967e98:	aa1503e0 	mov	x0, x21
  967e9c:	97fffe5b 	bl	967808 <opteed_synchronous_sp_entry>
  967ea0:	350001c0 	cbnz	w0, 967ed8 <opteed_cpu_on_finish_handler+0xa0>
  967ea4:	2a1303e0 	mov	w0, w19
  967ea8:	8b334813 	add	x19, x0, w19, uxtw #2
  967eac:	f94013f5 	ldr	x21, [sp, #32]
  967eb0:	d37df273 	lsl	x19, x19, #3
  967eb4:	cb000273 	sub	x19, x19, x0
  967eb8:	d37cee73 	lsl	x19, x19, #4
  967ebc:	b8736a80 	ldr	w0, [x20, x19]
  967ec0:	121e7400 	and	w0, w0, #0xfffffffc
  967ec4:	32000000 	orr	w0, w0, #0x1
  967ec8:	b8336a80 	str	w0, [x20, x19]
  967ecc:	a94153f3 	ldp	x19, x20, [sp, #16]
  967ed0:	a8c97bfd 	ldp	x29, x30, [sp], #144
  967ed4:	d65f03c0 	ret
  967ed8:	94000074 	bl	9680a8 <console_flush>
  967edc:	940002f1 	bl	968aa0 <do_panic>

0000000000967ee0 <print_entry_point_info>:
  967ee0:	d65f03c0 	ret
  967ee4:	00000000 	.inst	0x00000000 ; undefined

0000000000967ee8 <tf_log>:
  967ee8:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
  967eec:	90000028 	adrp	x8, 96b000 <__RO_END__>
  967ef0:	910003fd 	mov	x29, sp
  967ef4:	a90153f3 	stp	x19, x20, [sp, #16]
  967ef8:	aa0003f4 	mov	x20, x0
  967efc:	a9068be1 	stp	x1, x2, [sp, #104]
  967f00:	b9419d01 	ldr	w1, [x8, #412]
  967f04:	39400000 	ldrb	w0, [x0]
  967f08:	a90793e3 	stp	x3, x4, [sp, #120]
  967f0c:	6b00003f 	cmp	w1, w0
  967f10:	a9089be5 	stp	x5, x6, [sp, #136]
  967f14:	f9004fe7 	str	x7, [sp, #152]
  967f18:	54000082 	b.cs	967f28 <tf_log+0x40>  // b.hs, b.nlast
  967f1c:	a94153f3 	ldp	x19, x20, [sp, #16]
  967f20:	a8ca7bfd 	ldp	x29, x30, [sp], #160
  967f24:	d65f03c0 	ret
  967f28:	94000082 	bl	968130 <plat_log_get_prefix>
  967f2c:	aa0003f3 	mov	x19, x0
  967f30:	39400000 	ldrb	w0, [x0]
  967f34:	34000080 	cbz	w0, 967f44 <tf_log+0x5c>
  967f38:	94000544 	bl	969448 <putchar>
  967f3c:	38401e60 	ldrb	w0, [x19, #1]!
  967f40:	35ffffc0 	cbnz	w0, 967f38 <tf_log+0x50>
  967f44:	910283e0 	add	x0, sp, #0xa0
  967f48:	910283e1 	add	x1, sp, #0xa0
  967f4c:	a90407e0 	stp	x0, x1, [sp, #64]
  967f50:	910183e3 	add	x3, sp, #0x60
  967f54:	128006e2 	mov	w2, #0xffffffc8            	// #-56
  967f58:	f9002be3 	str	x3, [sp, #80]
  967f5c:	910083e1 	add	x1, sp, #0x20
  967f60:	290b7fe2 	stp	w2, wzr, [sp, #88]
  967f64:	91000680 	add	x0, x20, #0x1
  967f68:	a9440fe2 	ldp	x2, x3, [sp, #64]
  967f6c:	a9020fe2 	stp	x2, x3, [sp, #32]
  967f70:	a9450fe2 	ldp	x2, x3, [sp, #80]
  967f74:	a9030fe2 	stp	x2, x3, [sp, #48]
  967f78:	940003e2 	bl	968f00 <vprintf>
  967f7c:	a94153f3 	ldp	x19, x20, [sp, #16]
  967f80:	a8ca7bfd 	ldp	x29, x30, [sp], #160
  967f84:	d65f03c0 	ret

0000000000967f88 <console_register>:
  967f88:	f0000043 	adrp	x3, 972000 <opteed_sp_context+0x950>
  967f8c:	f9403862 	ldr	x2, [x3, #112]
  967f90:	b4000122 	cbz	x2, 967fb4 <console_register+0x2c>
  967f94:	eb02001f 	cmp	x0, x2
  967f98:	54000120 	b.eq	967fbc <console_register+0x34>  // b.none
  967f9c:	aa0203e1 	mov	x1, x2
  967fa0:	14000002 	b	967fa8 <console_register+0x20>
  967fa4:	540000c0 	b.eq	967fbc <console_register+0x34>  // b.none
  967fa8:	f9400021 	ldr	x1, [x1]
  967fac:	eb01001f 	cmp	x0, x1
  967fb0:	b5ffffa1 	cbnz	x1, 967fa4 <console_register+0x1c>
  967fb4:	f9000002 	str	x2, [x0]
  967fb8:	f9003860 	str	x0, [x3, #112]
  967fbc:	52800020 	mov	w0, #0x1                   	// #1
  967fc0:	d65f03c0 	ret
  967fc4:	00000000 	.inst	0x00000000 ; undefined

0000000000967fc8 <console_switch_state>:
  967fc8:	90000021 	adrp	x1, 96b000 <__RO_END__>
  967fcc:	39068020 	strb	w0, [x1, #416]
  967fd0:	d65f03c0 	ret
  967fd4:	00000000 	.inst	0x00000000 ; undefined

0000000000967fd8 <console_set_scope>:
  967fd8:	2a0103e2 	mov	w2, w1
  967fdc:	f9400401 	ldr	x1, [x0, #8]
  967fe0:	92785c21 	and	x1, x1, #0xffffff00
  967fe4:	aa020021 	orr	x1, x1, x2
  967fe8:	f9000401 	str	x1, [x0, #8]
  967fec:	d65f03c0 	ret

0000000000967ff0 <console_putc>:
  967ff0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  967ff4:	f0000041 	adrp	x1, 972000 <opteed_sp_context+0x950>
  967ff8:	910003fd 	mov	x29, sp
  967ffc:	a90153f3 	stp	x19, x20, [sp, #16]
  968000:	f9403833 	ldr	x19, [x1, #112]
  968004:	a9025bf5 	stp	x21, x22, [sp, #32]
  968008:	b4000453 	cbz	x19, 968090 <console_putc+0xa0>
  96800c:	f0000014 	adrp	x20, 96b000 <__RO_END__>
  968010:	2a0003f6 	mov	w22, w0
  968014:	91068294 	add	x20, x20, #0x1a0
  968018:	12800ff5 	mov	w21, #0xffffff80            	// #-128
  96801c:	d503201f 	nop
  968020:	f9400662 	ldr	x2, [x19, #8]
  968024:	39400281 	ldrb	w1, [x20]
  968028:	ea02003f 	tst	x1, x2
  96802c:	54000160 	b.eq	968058 <console_putc+0x68>  // b.none
  968030:	f9400a63 	ldr	x3, [x19, #16]
  968034:	71002adf 	cmp	w22, #0xa
  968038:	b4000103 	cbz	x3, 968058 <console_putc+0x68>
  96803c:	540001c0 	b.eq	968074 <console_putc+0x84>  // b.none
  968040:	aa1303e1 	mov	x1, x19
  968044:	2a1603e0 	mov	w0, w22
  968048:	d63f0060 	blr	x3
  96804c:	310202bf 	cmn	w21, #0x80
  968050:	7a551001 	ccmp	w0, w21, #0x1, ne  // ne = any
  968054:	1a80a2b5 	csel	w21, w21, w0, ge  // ge = tcont
  968058:	f9400273 	ldr	x19, [x19]
  96805c:	b5fffe33 	cbnz	x19, 968020 <console_putc+0x30>
  968060:	2a1503e0 	mov	w0, w21
  968064:	a94153f3 	ldp	x19, x20, [sp, #16]
  968068:	a9425bf5 	ldp	x21, x22, [sp, #32]
  96806c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  968070:	d65f03c0 	ret
  968074:	aa1303e1 	mov	x1, x19
  968078:	528001a0 	mov	w0, #0xd                   	// #13
  96807c:	3647fe22 	tbz	w2, #8, 968040 <console_putc+0x50>
  968080:	d63f0060 	blr	x3
  968084:	37fffe40 	tbnz	w0, #31, 96804c <console_putc+0x5c>
  968088:	f9400a63 	ldr	x3, [x19, #16]
  96808c:	17ffffed 	b	968040 <console_putc+0x50>
  968090:	12800ff5 	mov	w21, #0xffffff80            	// #-128
  968094:	2a1503e0 	mov	w0, w21
  968098:	a94153f3 	ldp	x19, x20, [sp, #16]
  96809c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  9680a0:	a8c37bfd 	ldp	x29, x30, [sp], #48
  9680a4:	d65f03c0 	ret

00000000009680a8 <console_flush>:
  9680a8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  9680ac:	d0000040 	adrp	x0, 972000 <opteed_sp_context+0x950>
  9680b0:	910003fd 	mov	x29, sp
  9680b4:	a90153f3 	stp	x19, x20, [sp, #16]
  9680b8:	f9403813 	ldr	x19, [x0, #112]
  9680bc:	b40002f3 	cbz	x19, 968118 <console_flush+0x70>
  9680c0:	f90013f5 	str	x21, [sp, #32]
  9680c4:	f0000015 	adrp	x21, 96b000 <__RO_END__>
  9680c8:	910682b5 	add	x21, x21, #0x1a0
  9680cc:	12800ff4 	mov	w20, #0xffffff80            	// #-128
  9680d0:	f9400660 	ldr	x0, [x19, #8]
  9680d4:	394002a1 	ldrb	w1, [x21]
  9680d8:	ea00003f 	tst	x1, x0
  9680dc:	54000100 	b.eq	9680fc <console_flush+0x54>  // b.none
  9680e0:	f9401261 	ldr	x1, [x19, #32]
  9680e4:	aa1303e0 	mov	x0, x19
  9680e8:	b40000a1 	cbz	x1, 9680fc <console_flush+0x54>
  9680ec:	d63f0020 	blr	x1
  9680f0:	3102029f 	cmn	w20, #0x80
  9680f4:	7a541001 	ccmp	w0, w20, #0x1, ne  // ne = any
  9680f8:	1a80a294 	csel	w20, w20, w0, ge  // ge = tcont
  9680fc:	f9400273 	ldr	x19, [x19]
  968100:	b5fffe93 	cbnz	x19, 9680d0 <console_flush+0x28>
  968104:	2a1403e0 	mov	w0, w20
  968108:	a94153f3 	ldp	x19, x20, [sp, #16]
  96810c:	f94013f5 	ldr	x21, [sp, #32]
  968110:	a8c37bfd 	ldp	x29, x30, [sp], #48
  968114:	d65f03c0 	ret
  968118:	12800ff4 	mov	w20, #0xffffff80            	// #-128
  96811c:	2a1403e0 	mov	w0, w20
  968120:	a94153f3 	ldp	x19, x20, [sp, #16]
  968124:	a8c37bfd 	ldp	x29, x30, [sp], #48
  968128:	d65f03c0 	ret
  96812c:	00000000 	.inst	0x00000000 ; undefined

0000000000968130 <plat_log_get_prefix>:
  968130:	52800641 	mov	w1, #0x32                  	// #50
  968134:	6b01001f 	cmp	w0, w1
  968138:	1a819000 	csel	w0, w0, w1, ls  // ls = plast
  96813c:	52800143 	mov	w3, #0xa                   	// #10
  968140:	6b03001f 	cmp	w0, w3
  968144:	529999a2 	mov	w2, #0xcccd                	// #52429
  968148:	1a832000 	csel	w0, w0, w3, cs  // cs = hs, nlast
  96814c:	72b99982 	movk	w2, #0xcccc, lsl #16
  968150:	b0000001 	adrp	x1, 969000 <vprintf+0x100>
  968154:	912ec021 	add	x1, x1, #0xbb0
  968158:	9ba27c00 	umull	x0, w0, w2
  96815c:	d363fc00 	lsr	x0, x0, #35
  968160:	51000400 	sub	w0, w0, #0x1
  968164:	f8607820 	ldr	x0, [x1, x0, lsl #3]
  968168:	d65f03c0 	ret
  96816c:	00000000 	.inst	0x00000000 ; undefined

0000000000968170 <bl31_plat_runtime_setup>:
  968170:	52800040 	mov	w0, #0x2                   	// #2
  968174:	17ffff95 	b	967fc8 <console_switch_state>

0000000000968178 <plat_ea_handler>:
  968178:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96817c:	910003fd 	mov	x29, sp
  968180:	a90153f3 	stp	x19, x20, [sp, #16]
  968184:	2a0003f3 	mov	w19, w0
  968188:	aa0103f4 	mov	x20, x1
  96818c:	d53800a1 	mrs	x1, mpidr_el1
  968190:	b0000000 	adrp	x0, 969000 <vprintf+0x100>
  968194:	912f6000 	add	x0, x0, #0xbd8
  968198:	97ffff54 	bl	967ee8 <tf_log>
  96819c:	aa1403e2 	mov	x2, x20
  9681a0:	2a1303e1 	mov	w1, w19
  9681a4:	b0000000 	adrp	x0, 969000 <vprintf+0x100>
  9681a8:	91304000 	add	x0, x0, #0xc10
  9681ac:	97ffff4f 	bl	967ee8 <tf_log>
  9681b0:	97ffffbe 	bl	9680a8 <console_flush>
  9681b4:	9400023b 	bl	968aa0 <do_panic>

00000000009681b8 <plat_is_my_cpu_primary>:
  9681b8:	d53800a0 	mrs	x0, mpidr_el1
  9681bc:	92401c00 	and	x0, x0, #0xff
  9681c0:	f100001f 	cmp	x0, #0x0
  9681c4:	9a9f17e0 	cset	x0, eq  // eq = none
  9681c8:	d65f03c0 	ret

00000000009681cc <plat_my_core_pos>:
  9681cc:	d53800a0 	mrs	x0, mpidr_el1
  9681d0:	92401c01 	and	x1, x0, #0xff
  9681d4:	92781c00 	and	x0, x0, #0xff00
  9681d8:	8b401820 	add	x0, x1, x0, lsr #6
  9681dc:	d65f03c0 	ret

00000000009681e0 <plat_reset_handler>:
  9681e0:	d2800e60 	mov	x0, #0x73                  	// #115
  9681e4:	d51e1020 	msr	actlr_el3, x0
  9681e8:	d51c1020 	msr	actlr_el2, x0
  9681ec:	d5033fdf 	isb
  9681f0:	d5380000 	mrs	x0, midr_el1
  9681f4:	d3443c00 	ubfx	x0, x0, #4, #12
  9681f8:	7134201f 	cmp	w0, #0xd08
  9681fc:	54000040 	b.eq	968204 <A72>  // b.none
  968200:	d65f03c0 	ret

0000000000968204 <A72>:
  968204:	d2800040 	mov	x0, #0x2                   	// #2
  968208:	b26b0000 	orr	x0, x0, #0x200000
  96820c:	d519b040 	msr	s3_1_c11_c0_2, x0
  968210:	d5033fdf 	isb
  968214:	d65f03c0 	ret

0000000000968218 <plat_get_my_entrypoint>:
  968218:	f0000001 	adrp	x1, 96b000 <__RO_END__>
  96821c:	f940d420 	ldr	x0, [x1, #424]
  968220:	d65f03c0 	ret

0000000000968224 <imx_mailbox_init>:
  968224:	f0000001 	adrp	x1, 96b000 <__RO_END__>
  968228:	f900d420 	str	x0, [x1, #424]
  96822c:	d65f03c0 	ret

0000000000968230 <plat_secondary_cold_boot_setup>:
  968230:	14000000 	b	968230 <plat_secondary_cold_boot_setup>

0000000000968234 <plat_crash_console_init>:
  968234:	d2800020 	mov	x0, #0x1                   	// #1
  968238:	d65f03c0 	ret

000000000096823c <plat_crash_console_putc>:
  96823c:	d65f03c0 	ret

0000000000968240 <plat_crash_console_flush>:
  968240:	d2800000 	mov	x0, #0x0                   	// #0
  968244:	d65f03c0 	ret

0000000000968248 <platform_mem_init>:
  968248:	d65f03c0 	ret

000000000096824c <console_imx_uart_register>:
  96824c:	aa1e03e7 	mov	x7, x30
  968250:	aa0303e6 	mov	x6, x3
  968254:	b4000246 	cbz	x6, 96829c <register_fail>
  968258:	f90014c0 	str	x0, [x6, #40]
  96825c:	94000011 	bl	9682a0 <console_imx_uart_init>
  968260:	b40001e0 	cbz	x0, 96829c <register_fail>
  968264:	aa0603e0 	mov	x0, x6
  968268:	aa0703fe 	mov	x30, x7
  96826c:	90000001 	adrp	x1, 968000 <console_putc+0x10>
  968270:	910aa021 	add	x1, x1, #0x2a8
  968274:	f9000801 	str	x1, [x0, #16]
  968278:	90000001 	adrp	x1, 968000 <console_putc+0x10>
  96827c:	910b8021 	add	x1, x1, #0x2e0
  968280:	f9000c01 	str	x1, [x0, #24]
  968284:	90000001 	adrp	x1, 968000 <console_putc+0x10>
  968288:	910c1021 	add	x1, x1, #0x304
  96828c:	f9001001 	str	x1, [x0, #32]
  968290:	d28000a1 	mov	x1, #0x5                   	// #5
  968294:	f9000401 	str	x1, [x0, #8]
  968298:	17ffff3c 	b	967f88 <console_register>

000000000096829c <register_fail>:
  96829c:	d65f00e0 	ret	x7

00000000009682a0 <console_imx_uart_init>:
  9682a0:	52800020 	mov	w0, #0x1                   	// #1
  9682a4:	d65f03c0 	ret

00000000009682a8 <console_imx_uart_putc>:
  9682a8:	f9401421 	ldr	x1, [x1, #40]
  9682ac:	b4000161 	cbz	x1, 9682d8 <putc_error>
  9682b0:	7100281f 	cmp	w0, #0xa
  9682b4:	540000a1 	b.ne	9682c8 <console_imx_uart_putc+0x20>  // b.any
  9682b8:	b940b422 	ldr	w2, [x1, #180]
  9682bc:	3637ffe2 	tbz	w2, #6, 9682b8 <console_imx_uart_putc+0x10>
  9682c0:	528001a2 	mov	w2, #0xd                   	// #13
  9682c4:	b9004022 	str	w2, [x1, #64]
  9682c8:	b940b422 	ldr	w2, [x1, #180]
  9682cc:	3637ffe2 	tbz	w2, #6, 9682c8 <console_imx_uart_putc+0x20>
  9682d0:	b9004020 	str	w0, [x1, #64]
  9682d4:	d65f03c0 	ret

00000000009682d8 <putc_error>:
  9682d8:	12800000 	mov	w0, #0xffffffff            	// #-1
  9682dc:	d65f03c0 	ret

00000000009682e0 <console_imx_uart_getc>:
  9682e0:	f9401400 	ldr	x0, [x0, #40]
  9682e4:	b40000c0 	cbz	x0, 9682fc <getc_error>
  9682e8:	b940b401 	ldr	w1, [x0, #180]
  9682ec:	372fffe1 	tbnz	w1, #5, 9682e8 <console_imx_uart_getc+0x8>
  9682f0:	b9400001 	ldr	w1, [x0]
  9682f4:	12001c20 	and	w0, w1, #0xff
  9682f8:	d65f03c0 	ret

00000000009682fc <getc_error>:
  9682fc:	12800000 	mov	w0, #0xffffffff            	// #-1
  968300:	d65f03c0 	ret

0000000000968304 <console_imx_uart_flush>:
  968304:	d2800000 	mov	x0, #0x0                   	// #0
  968308:	d65f03c0 	ret

000000000096830c <cortex_a53_disable_dcache>:
  96830c:	d53e1001 	mrs	x1, sctlr_el3
  968310:	927df821 	and	x1, x1, #0xfffffffffffffffb
  968314:	d51e1001 	msr	sctlr_el3, x1
  968318:	d5033fdf 	isb
  96831c:	d65f03c0 	ret

0000000000968320 <cortex_a53_disable_smp>:
  968320:	d539f220 	mrs	x0, s3_1_c15_c2_1
  968324:	9279f800 	and	x0, x0, #0xffffffffffffffbf
  968328:	d519f220 	msr	s3_1_c15_c2_1, x0
  96832c:	d5033fdf 	isb
  968330:	d5033f9f 	dsb	sy
  968334:	d65f03c0 	ret

0000000000968338 <errata_a53_855873_wa>:
  968338:	aa1e03f1 	mov	x17, x30
  96833c:	94000006 	bl	968354 <check_errata_855873>
  968340:	b4000080 	cbz	x0, 968350 <errata_a53_855873_wa+0x18>
  968344:	d539f201 	mrs	x1, s3_1_c15_c2_0
  968348:	b2540021 	orr	x1, x1, #0x100000000000
  96834c:	d519f201 	msr	s3_1_c15_c2_0, x1
  968350:	d65f0220 	ret	x17

0000000000968354 <check_errata_855873>:
  968354:	d2800061 	mov	x1, #0x3                   	// #3
  968358:	140000cf 	b	968694 <cpu_rev_var_hs>

000000000096835c <cortex_a53_reset_func>:
  96835c:	aa1e03f3 	mov	x19, x30
  968360:	940000c9 	bl	968684 <cpu_get_rev_var>
  968364:	aa0003f2 	mov	x18, x0
  968368:	aa1203e0 	mov	x0, x18
  96836c:	97fffff3 	bl	968338 <errata_a53_855873_wa>
  968370:	d539f220 	mrs	x0, s3_1_c15_c2_1
  968374:	b27a0000 	orr	x0, x0, #0x40
  968378:	d519f220 	msr	s3_1_c15_c2_1, x0
  96837c:	d5033fdf 	isb
  968380:	d65f0260 	ret	x19

0000000000968384 <cortex_a53_core_pwr_dwn>:
  968384:	aa1e03f2 	mov	x18, x30
  968388:	97ffffe1 	bl	96830c <cortex_a53_disable_dcache>
  96838c:	d2800020 	mov	x0, #0x1                   	// #1
  968390:	94000235 	bl	968c64 <dcsw_op_level1>
  968394:	aa1203fe 	mov	x30, x18
  968398:	17ffffe2 	b	968320 <cortex_a53_disable_smp>

000000000096839c <cortex_a53_cluster_pwr_dwn>:
  96839c:	aa1e03f2 	mov	x18, x30
  9683a0:	97ffffdb 	bl	96830c <cortex_a53_disable_dcache>
  9683a4:	d2800020 	mov	x0, #0x1                   	// #1
  9683a8:	9400022f 	bl	968c64 <dcsw_op_level1>
  9683ac:	94000272 	bl	968d74 <plat_disable_acp>
  9683b0:	d2800020 	mov	x0, #0x1                   	// #1
  9683b4:	94000230 	bl	968c74 <dcsw_op_level2>
  9683b8:	aa1203fe 	mov	x30, x18
  9683bc:	17ffffd9 	b	968320 <cortex_a53_disable_smp>

00000000009683c0 <enable_mmu_direct_el3>:
  9683c0:	d50e871f 	tlbi	alle3
  9683c4:	aa0003e7 	mov	x7, x0
  9683c8:	b0000040 	adrp	x0, 971000 <imx_gicv3_ctx+0x24d0>
  9683cc:	910f0000 	add	x0, x0, #0x3c0
  9683d0:	f9400001 	ldr	x1, [x0]
  9683d4:	d51ea201 	msr	mair_el3, x1
  9683d8:	f9400402 	ldr	x2, [x0, #8]
  9683dc:	d51e2042 	msr	tcr_el3, x2
  9683e0:	f9400803 	ldr	x3, [x0, #16]
  9683e4:	d51e2003 	msr	ttbr0_el3, x3
  9683e8:	d5033b9f 	dsb	ish
  9683ec:	d5033fdf 	isb
  9683f0:	d53e1004 	mrs	x4, sctlr_el3
  9683f4:	d28000a5 	mov	x5, #0x5                   	// #5
  9683f8:	f2a00105 	movk	x5, #0x8, lsl #16
  9683fc:	aa050084 	orr	x4, x4, x5
  968400:	927df885 	and	x5, x4, #0xfffffffffffffffb
  968404:	f24000ff 	tst	x7, #0x1
  968408:	9a8410a4 	csel	x4, x5, x4, ne  // ne = any
  96840c:	d51e1004 	msr	sctlr_el3, x4
  968410:	d5033fdf 	isb
  968414:	d65f03c0 	ret

0000000000968418 <report_unhandled_exception>:
  968418:	94000258 	bl	968d78 <plat_panic_handler>

000000000096841c <enter_lower_el_sync_ea>:
  96841c:	f9007bfe 	str	x30, [sp, #240]
  968420:	d53e521e 	mrs	x30, esr_el3
  968424:	d35a7fde 	ubfx	x30, x30, #26, #6
  968428:	f10083df 	cmp	x30, #0x20
  96842c:	540001a0 	b.eq	968460 <enter_lower_el_sync_ea+0x44>  // b.none
  968430:	f10093df 	cmp	x30, #0x24
  968434:	54000160 	b.eq	968460 <enter_lower_el_sync_ea+0x44>  // b.none
  968438:	a90007e0 	stp	x0, x1, [sp]
  96843c:	a9010fe2 	stp	x2, x3, [sp, #16]
  968440:	a90217e4 	stp	x4, x5, [sp, #32]
  968444:	94000081 	bl	968648 <get_cpu_ops_ptr>
  968448:	f9401000 	ldr	x0, [x0, #32]
  96844c:	b4000180 	cbz	x0, 96847c <enter_lower_el_sync_ea+0x60>
  968450:	d53e5201 	mrs	x1, esr_el3
  968454:	d35a7c21 	ubfx	x1, x1, #26, #6
  968458:	d63f0000 	blr	x0
  96845c:	14000008 	b	96847c <enter_lower_el_sync_ea+0x60>
  968460:	d53e521e 	mrs	x30, esr_el3
  968464:	3648013e 	tbz	w30, #9, 968488 <enter_lower_el_sync_ea+0x6c>
  968468:	94000127 	bl	968904 <save_gp_pmcr_pauth_regs>
  96846c:	d2800020 	mov	x0, #0x1                   	// #1
  968470:	d53e5201 	mrs	x1, esr_el3
  968474:	10002b7e 	adr	x30, 9689e0 <el3_exit>
  968478:	1400000c 	b	9684a8 <delegate_sync_ea>
  96847c:	a94007e0 	ldp	x0, x1, [sp]
  968480:	a9410fe2 	ldp	x2, x3, [sp, #16]
  968484:	a94217e4 	ldp	x4, x5, [sp, #32]
  968488:	f9407bfe 	ldr	x30, [sp, #240]
  96848c:	97ffffe3 	bl	968418 <report_unhandled_exception>

0000000000968490 <enter_lower_el_async_ea>:
  968490:	f9007bfe 	str	x30, [sp, #240]
  968494:	9400011c 	bl	968904 <save_gp_pmcr_pauth_regs>
  968498:	d2800000 	mov	x0, #0x0                   	// #0
  96849c:	d53e5201 	mrs	x1, esr_el3
  9684a0:	10002a1e 	adr	x30, 9689e0 <el3_exit>
  9684a4:	14000002 	b	9684ac <delegate_async_ea>

00000000009684a8 <delegate_sync_ea>:
  9684a8:	14000002 	b	9684b0 <ea_proceed>

00000000009684ac <delegate_async_ea>:
  9684ac:	14000001 	b	9684b0 <ea_proceed>

00000000009684b0 <ea_proceed>:
  9684b0:	f94087e5 	ldr	x5, [sp, #264]
  9684b4:	b4000045 	cbz	x5, 9684bc <ea_proceed+0xc>
  9684b8:	94000233 	bl	968d84 <plat_handle_double_fault>
  9684bc:	d53e4002 	mrs	x2, spsr_el3
  9684c0:	d53e4023 	mrs	x3, elr_el3
  9684c4:	a9118fe2 	stp	x2, x3, [sp, #280]
  9684c8:	d53e1104 	mrs	x4, scr_el3
  9684cc:	d53e5205 	mrs	x5, esr_el3
  9684d0:	a91017e4 	stp	x4, x5, [sp, #256]
  9684d4:	aa1f03e2 	mov	x2, xzr
  9684d8:	910003e3 	mov	x3, sp
  9684dc:	d3400084 	ubfx	x4, x4, #0, #1
  9684e0:	f9408be5 	ldr	x5, [sp, #272]
  9684e4:	d50040bf 	msr	spsel, #0x0
  9684e8:	910000bf 	mov	sp, x5
  9684ec:	aa1e03fd 	mov	x29, x30
  9684f0:	97ffff22 	bl	968178 <plat_ea_handler>
  9684f4:	d50041bf 	msr	spsel, #0x1
  9684f8:	a9518be1 	ldp	x1, x2, [sp, #280]
  9684fc:	d51e4001 	msr	spsr_el3, x1
  968500:	d51e4022 	msr	elr_el3, x2
  968504:	a95013e3 	ldp	x3, x4, [sp, #256]
  968508:	d51e1103 	msr	scr_el3, x3
  96850c:	d51e5204 	msr	esr_el3, x4
  968510:	f90087ff 	str	xzr, [sp, #264]
  968514:	d65f03a0 	ret	x29

0000000000968518 <smc_handler>:
  968518:	37f00360 	tbnz	w0, #30, 968584 <smc_prohibited>

000000000096851c <smc_handler64>:
  96851c:	940000fa 	bl	968904 <save_gp_pmcr_pauth_regs>
  968520:	aa1f03e5 	mov	x5, xzr
  968524:	910003e6 	mov	x6, sp
  968528:	f94088cc 	ldr	x12, [x6, #272]
  96852c:	d50040bf 	msr	spsel, #0x0
  968530:	d53e4010 	mrs	x16, spsr_el3
  968534:	d53e4031 	mrs	x17, elr_el3
  968538:	d53e1112 	mrs	x18, scr_el3
  96853c:	a911c4d0 	stp	x16, x17, [x6, #280]
  968540:	f90080d2 	str	x18, [x6, #256]
  968544:	b3400247 	bfxil	x7, x18, #0, #1
  968548:	9100019f 	mov	sp, x12
  96854c:	d3587410 	ubfx	x16, x0, #24, #6
  968550:	d35f7c0f 	ubfx	x15, x0, #31, #1
  968554:	aa0f1a10 	orr	x16, x16, x15, lsl #6
  968558:	10047ace 	adr	x14, 9714b0 <rt_svc_descs_indices>
  96855c:	387069cf 	ldrb	w15, [x14, x16]
  968560:	373800cf 	tbnz	w15, #7, 968578 <smc_unknown>
  968564:	1000b82b 	adr	x11, 969c68 <__RT_SVC_DESCS_START__+0x18>
  968568:	531b69ea 	lsl	w10, w15, #5
  96856c:	f86a496f 	ldr	x15, [x11, w10, uxtw]
  968570:	d63f01e0 	blr	x15
  968574:	1400011b 	b	9689e0 <el3_exit>

0000000000968578 <smc_unknown>:
  968578:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  96857c:	f90000c0 	str	x0, [x6]
  968580:	14000118 	b	9689e0 <el3_exit>

0000000000968584 <smc_prohibited>:
  968584:	f9407bfe 	ldr	x30, [sp, #240]
  968588:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
  96858c:	d69f03e0 	eret

0000000000968590 <plat_get_my_stack>:
  968590:	aa1e03ea 	mov	x10, x30
  968594:	97ffff0e 	bl	9681cc <plat_my_core_pos>
  968598:	f0000002 	adrp	x2, 96b000 <__RO_END__>
  96859c:	91330042 	add	x2, x2, #0xcc0
  9685a0:	d2816001 	mov	x1, #0xb00                 	// #2816
  9685a4:	9b010800 	madd	x0, x0, x1, x2
  9685a8:	d65f0140 	ret	x10

00000000009685ac <plat_set_my_stack>:
  9685ac:	aa1e03e9 	mov	x9, x30
  9685b0:	97fffff8 	bl	968590 <plat_get_my_stack>
  9685b4:	9100001f 	mov	sp, x0
  9685b8:	d65f0120 	ret	x9

00000000009685bc <init_cpu_data_ptr>:
  9685bc:	aa1e03ea 	mov	x10, x30
  9685c0:	97ffff03 	bl	9681cc <plat_my_core_pos>
  9685c4:	94000003 	bl	9685d0 <_cpu_data_by_index>
  9685c8:	d51ed040 	msr	tpidr_el3, x0
  9685cc:	d65f0140 	ret	x10

00000000009685d0 <_cpu_data_by_index>:
  9685d0:	d2800801 	mov	x1, #0x40                  	// #64
  9685d4:	9b017c00 	mul	x0, x0, x1
  9685d8:	10047b41 	adr	x1, 971540 <percpu_data>
  9685dc:	8b010000 	add	x0, x0, x1
  9685e0:	d65f03c0 	ret

00000000009685e4 <reset_handler>:
  9685e4:	aa1e03f3 	mov	x19, x30
  9685e8:	97fffefe 	bl	9681e0 <plat_reset_handler>
  9685ec:	94000017 	bl	968648 <get_cpu_ops_ptr>
  9685f0:	f9400402 	ldr	x2, [x0, #8]
  9685f4:	aa1303fe 	mov	x30, x19
  9685f8:	b4000042 	cbz	x2, 968600 <reset_handler+0x1c>
  9685fc:	d61f0040 	br	x2
  968600:	d65f03c0 	ret

0000000000968604 <prepare_cpu_pwr_dwn>:
  968604:	d2800022 	mov	x2, #0x1                   	// #1
  968608:	eb02001f 	cmp	x0, x2
  96860c:	9a808042 	csel	x2, x2, x0, hi  // hi = pmore
  968610:	d53ed041 	mrs	x1, tpidr_el3
  968614:	f9400820 	ldr	x0, [x1, #16]
  968618:	d2800501 	mov	x1, #0x28                  	// #40
  96861c:	8b020c21 	add	x1, x1, x2, lsl #3
  968620:	f8616801 	ldr	x1, [x0, x1]
  968624:	d61f0020 	br	x1

0000000000968628 <init_cpu_ops>:
  968628:	d53ed046 	mrs	x6, tpidr_el3
  96862c:	f94008c0 	ldr	x0, [x6, #16]
  968630:	b50000a0 	cbnz	x0, 968644 <init_cpu_ops+0x1c>
  968634:	aa1e03ea 	mov	x10, x30
  968638:	94000004 	bl	968648 <get_cpu_ops_ptr>
  96863c:	f8010cc0 	str	x0, [x6, #16]!
  968640:	aa0a03fe 	mov	x30, x10
  968644:	d65f03c0 	ret

0000000000968648 <get_cpu_ops_ptr>:
  968648:	1000b544 	adr	x4, 969cf0 <__CPU_OPS_START__>
  96864c:	1000b6e5 	adr	x5, 969d28 <__cb_func_spe_drain_buffers_hookcm_entering_secure_world>
  968650:	d2800000 	mov	x0, #0x0                   	// #0
  968654:	d5380002 	mrs	x2, midr_el1
  968658:	d29ffe03 	mov	x3, #0xfff0                	// #65520
  96865c:	f2bfe003 	movk	x3, #0xff00, lsl #16
  968660:	0a030042 	and	w2, w2, w3
  968664:	eb05009f 	cmp	x4, x5
  968668:	540000c0 	b.eq	968680 <error_exit>  // b.none
  96866c:	f8438481 	ldr	x1, [x4], #56
  968670:	0a030021 	and	w1, w1, w3
  968674:	6b02003f 	cmp	w1, w2
  968678:	54ffff61 	b.ne	968664 <get_cpu_ops_ptr+0x1c>  // b.any
  96867c:	d100e080 	sub	x0, x4, #0x38

0000000000968680 <error_exit>:
  968680:	d65f03c0 	ret

0000000000968684 <cpu_get_rev_var>:
  968684:	d5380001 	mrs	x1, midr_el1
  968688:	d3505c20 	ubfx	x0, x1, #16, #8
  96868c:	b3400c20 	bfxil	x0, x1, #0, #4
  968690:	d65f03c0 	ret

0000000000968694 <cpu_rev_var_hs>:
  968694:	d2800022 	mov	x2, #0x1                   	// #1
  968698:	d2800003 	mov	x3, #0x0                   	// #0
  96869c:	eb01001f 	cmp	x0, x1
  9686a0:	9a832040 	csel	x0, x2, x3, cs  // cs = hs, nlast
  9686a4:	d65f03c0 	ret

00000000009686a8 <check_wa_cve_2017_5715>:
  9686a8:	d53ed040 	mrs	x0, tpidr_el3
  9686ac:	f9400800 	ldr	x0, [x0, #16]
  9686b0:	f9400800 	ldr	x0, [x0, #16]
  9686b4:	f100001f 	cmp	x0, #0x0
  9686b8:	54000040 	b.eq	9686c0 <check_wa_cve_2017_5715+0x18>  // b.none
  9686bc:	d61f0000 	br	x0
  9686c0:	d2800000 	mov	x0, #0x0                   	// #0
  9686c4:	d65f03c0 	ret

00000000009686c8 <spin_lock>:
  9686c8:	52800022 	mov	w2, #0x1                   	// #1
  9686cc:	d50320bf 	sevl

00000000009686d0 <l1>:
  9686d0:	d503205f 	wfe

00000000009686d4 <l2>:
  9686d4:	885ffc01 	ldaxr	w1, [x0]
  9686d8:	35ffffc1 	cbnz	w1, 9686d0 <l1>
  9686dc:	88017c02 	stxr	w1, w2, [x0]
  9686e0:	35ffffa1 	cbnz	w1, 9686d4 <l2>
  9686e4:	d65f03c0 	ret

00000000009686e8 <spin_unlock>:
  9686e8:	889ffc1f 	stlr	wzr, [x0]
  9686ec:	d65f03c0 	ret

00000000009686f0 <psci_do_pwrdown_cache_maintenance>:
  9686f0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  9686f4:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
  9686f8:	97ffffc3 	bl	968604 <prepare_cpu_pwr_dwn>
  9686fc:	97ffffa5 	bl	968590 <plat_get_my_stack>
  968700:	aa0003f3 	mov	x19, x0
  968704:	910003e1 	mov	x1, sp
  968708:	cb010001 	sub	x1, x0, x1
  96870c:	910003e0 	mov	x0, sp
  968710:	940000ef 	bl	968acc <flush_dcache_range>
  968714:	d12c0260 	sub	x0, x19, #0xb00
  968718:	cb2063e1 	sub	x1, sp, x0
  96871c:	94000108 	bl	968b3c <inv_dcache_range>
  968720:	a8c153f3 	ldp	x19, x20, [sp], #16
  968724:	a8c17bfd 	ldp	x29, x30, [sp], #16
  968728:	d65f03c0 	ret

000000000096872c <psci_do_pwrup_cache_maintenance>:
  96872c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  968730:	d5033ebf 	dmb	st
  968734:	97ffff97 	bl	968590 <plat_get_my_stack>
  968738:	910003e1 	mov	x1, sp
  96873c:	cb010001 	sub	x1, x0, x1
  968740:	910003e0 	mov	x0, sp
  968744:	940000fe 	bl	968b3c <inv_dcache_range>
  968748:	d53e1000 	mrs	x0, sctlr_el3
  96874c:	b27e0000 	orr	x0, x0, #0x4
  968750:	d51e1000 	msr	sctlr_el3, x0
  968754:	d5033fdf 	isb
  968758:	a8c17bfd 	ldp	x29, x30, [sp], #16
  96875c:	d65f03c0 	ret

0000000000968760 <psci_power_down_wfi>:
  968760:	d5033f9f 	dsb	sy
  968764:	d503207f 	wfi
  968768:	94000184 	bl	968d78 <plat_panic_handler>

000000000096876c <el1_sysregs_context_save>:
  96876c:	d5384009 	mrs	x9, spsr_el1
  968770:	d538402a 	mrs	x10, elr_el1
  968774:	a9002809 	stp	x9, x10, [x0]
  968778:	d538100f 	mrs	x15, sctlr_el1
  96877c:	d5381030 	mrs	x16, actlr_el1
  968780:	a901400f 	stp	x15, x16, [x0, #16]
  968784:	d5381051 	mrs	x17, cpacr_el1
  968788:	d53a0009 	mrs	x9, csselr_el1
  96878c:	a9022411 	stp	x17, x9, [x0, #32]
  968790:	d53c410a 	mrs	x10, sp_el1
  968794:	d538520b 	mrs	x11, esr_el1
  968798:	a9032c0a 	stp	x10, x11, [x0, #48]
  96879c:	d538200c 	mrs	x12, ttbr0_el1
  9687a0:	d538202d 	mrs	x13, ttbr1_el1
  9687a4:	a904340c 	stp	x12, x13, [x0, #64]
  9687a8:	d538a20e 	mrs	x14, mair_el1
  9687ac:	d538a30f 	mrs	x15, amair_el1
  9687b0:	a9053c0e 	stp	x14, x15, [x0, #80]
  9687b4:	d5382050 	mrs	x16, tcr_el1
  9687b8:	d538d091 	mrs	x17, tpidr_el1
  9687bc:	a9064410 	stp	x16, x17, [x0, #96]
  9687c0:	d53bd049 	mrs	x9, tpidr_el0
  9687c4:	d53bd06a 	mrs	x10, tpidrro_el0
  9687c8:	a9072809 	stp	x9, x10, [x0, #112]
  9687cc:	d538740d 	mrs	x13, par_el1
  9687d0:	d538600e 	mrs	x14, far_el1
  9687d4:	a908380d 	stp	x13, x14, [x0, #128]
  9687d8:	d538510f 	mrs	x15, afsr0_el1
  9687dc:	d5385130 	mrs	x16, afsr1_el1
  9687e0:	a909400f 	stp	x15, x16, [x0, #144]
  9687e4:	d538d031 	mrs	x17, contextidr_el1
  9687e8:	d538c009 	mrs	x9, vbar_el1
  9687ec:	a90a2411 	stp	x17, x9, [x0, #160]
  9687f0:	d53c432b 	mrs	x11, spsr_abt
  9687f4:	d53c434c 	mrs	x12, spsr_und
  9687f8:	a90b300b 	stp	x11, x12, [x0, #176]
  9687fc:	d53c430d 	mrs	x13, spsr_irq
  968800:	d53c436e 	mrs	x14, spsr_fiq
  968804:	a90c380d 	stp	x13, x14, [x0, #192]
  968808:	d53c300f 	mrs	x15, dacr32_el2
  96880c:	d53c5030 	mrs	x16, ifsr32_el2
  968810:	a90d400f 	stp	x15, x16, [x0, #208]
  968814:	d53be22a 	mrs	x10, cntp_ctl_el0
  968818:	d53be24b 	mrs	x11, cntp_cval_el0
  96881c:	a90e2c0a 	stp	x10, x11, [x0, #224]
  968820:	d53be32c 	mrs	x12, cntv_ctl_el0
  968824:	d53be34d 	mrs	x13, cntv_cval_el0
  968828:	a90f340c 	stp	x12, x13, [x0, #240]
  96882c:	d538e10e 	mrs	x14, cntkctl_el1
  968830:	f900800e 	str	x14, [x0, #256]
  968834:	d65f03c0 	ret

0000000000968838 <el1_sysregs_context_restore>:
  968838:	a9402809 	ldp	x9, x10, [x0]
  96883c:	d5184009 	msr	spsr_el1, x9
  968840:	d518402a 	msr	elr_el1, x10
  968844:	a941400f 	ldp	x15, x16, [x0, #16]
  968848:	d518100f 	msr	sctlr_el1, x15
  96884c:	d5181030 	msr	actlr_el1, x16
  968850:	a9422411 	ldp	x17, x9, [x0, #32]
  968854:	d5181051 	msr	cpacr_el1, x17
  968858:	d51a0009 	msr	csselr_el1, x9
  96885c:	a9432c0a 	ldp	x10, x11, [x0, #48]
  968860:	d51c410a 	msr	sp_el1, x10
  968864:	d518520b 	msr	esr_el1, x11
  968868:	a944340c 	ldp	x12, x13, [x0, #64]
  96886c:	d518200c 	msr	ttbr0_el1, x12
  968870:	d518202d 	msr	ttbr1_el1, x13
  968874:	a9453c0e 	ldp	x14, x15, [x0, #80]
  968878:	d518a20e 	msr	mair_el1, x14
  96887c:	d518a30f 	msr	amair_el1, x15
  968880:	a9464410 	ldp	x16, x17, [x0, #96]
  968884:	d5182050 	msr	tcr_el1, x16
  968888:	d518d091 	msr	tpidr_el1, x17
  96888c:	a9472809 	ldp	x9, x10, [x0, #112]
  968890:	d51bd049 	msr	tpidr_el0, x9
  968894:	d51bd06a 	msr	tpidrro_el0, x10
  968898:	a948380d 	ldp	x13, x14, [x0, #128]
  96889c:	d518740d 	msr	par_el1, x13
  9688a0:	d518600e 	msr	far_el1, x14
  9688a4:	a949400f 	ldp	x15, x16, [x0, #144]
  9688a8:	d518510f 	msr	afsr0_el1, x15
  9688ac:	d5185130 	msr	afsr1_el1, x16
  9688b0:	a94a2411 	ldp	x17, x9, [x0, #160]
  9688b4:	d518d031 	msr	contextidr_el1, x17
  9688b8:	d518c009 	msr	vbar_el1, x9
  9688bc:	a94b300b 	ldp	x11, x12, [x0, #176]
  9688c0:	d51c432b 	msr	spsr_abt, x11
  9688c4:	d51c434c 	msr	spsr_und, x12
  9688c8:	a94c380d 	ldp	x13, x14, [x0, #192]
  9688cc:	d51c430d 	msr	spsr_irq, x13
  9688d0:	d51c436e 	msr	spsr_fiq, x14
  9688d4:	a94d400f 	ldp	x15, x16, [x0, #208]
  9688d8:	d51c300f 	msr	dacr32_el2, x15
  9688dc:	d51c5030 	msr	ifsr32_el2, x16
  9688e0:	a94e2c0a 	ldp	x10, x11, [x0, #224]
  9688e4:	d51be22a 	msr	cntp_ctl_el0, x10
  9688e8:	d51be24b 	msr	cntp_cval_el0, x11
  9688ec:	a94f340c 	ldp	x12, x13, [x0, #240]
  9688f0:	d51be32c 	msr	cntv_ctl_el0, x12
  9688f4:	d51be34d 	msr	cntv_cval_el0, x13
  9688f8:	f940800e 	ldr	x14, [x0, #256]
  9688fc:	d518e10e 	msr	cntkctl_el1, x14
  968900:	d65f03c0 	ret

0000000000968904 <save_gp_pmcr_pauth_regs>:
  968904:	a90007e0 	stp	x0, x1, [sp]
  968908:	a9010fe2 	stp	x2, x3, [sp, #16]
  96890c:	a90217e4 	stp	x4, x5, [sp, #32]
  968910:	a9031fe6 	stp	x6, x7, [sp, #48]
  968914:	a90427e8 	stp	x8, x9, [sp, #64]
  968918:	a9052fea 	stp	x10, x11, [sp, #80]
  96891c:	a90637ec 	stp	x12, x13, [sp, #96]
  968920:	a9073fee 	stp	x14, x15, [sp, #112]
  968924:	a90847f0 	stp	x16, x17, [sp, #128]
  968928:	a9094ff2 	stp	x18, x19, [sp, #144]
  96892c:	a90a57f4 	stp	x20, x21, [sp, #160]
  968930:	a90b5ff6 	stp	x22, x23, [sp, #176]
  968934:	a90c67f8 	stp	x24, x25, [sp, #192]
  968938:	a90d6ffa 	stp	x26, x27, [sp, #208]
  96893c:	a90e77fc 	stp	x28, x29, [sp, #224]
  968940:	d5384112 	mrs	x18, sp_el0
  968944:	f9007ff2 	str	x18, [sp, #248]
  968948:	d53e1329 	mrs	x9, mdcr_el3
  96894c:	f269013f 	tst	x9, #0x800000
  968950:	54000121 	b.ne	968974 <save_gp_pmcr_pauth_regs+0x70>  // b.any
  968954:	d53b9c09 	mrs	x9, pmcr_el0
  968958:	d53e110a 	mrs	x10, scr_el3
  96895c:	f240015f 	tst	x10, #0x1
  968960:	54000040 	b.eq	968968 <save_gp_pmcr_pauth_regs+0x64>  // b.none
  968964:	f90097e9 	str	x9, [sp, #296]
  968968:	b27b0129 	orr	x9, x9, #0x20
  96896c:	d51b9c09 	msr	pmcr_el0, x9
  968970:	d5033fdf 	isb
  968974:	d65f03c0 	ret

0000000000968978 <restore_gp_pmcr_pauth_regs>:
  968978:	d53e1100 	mrs	x0, scr_el3
  96897c:	f240001f 	tst	x0, #0x1
  968980:	540000c0 	b.eq	968998 <restore_gp_pmcr_pauth_regs+0x20>  // b.none
  968984:	d53e1320 	mrs	x0, mdcr_el3
  968988:	f269001f 	tst	x0, #0x800000
  96898c:	54000061 	b.ne	968998 <restore_gp_pmcr_pauth_regs+0x20>  // b.any
  968990:	f94097e0 	ldr	x0, [sp, #296]
  968994:	d51b9c00 	msr	pmcr_el0, x0
  968998:	a94007e0 	ldp	x0, x1, [sp]
  96899c:	a9410fe2 	ldp	x2, x3, [sp, #16]
  9689a0:	a94217e4 	ldp	x4, x5, [sp, #32]
  9689a4:	a9431fe6 	ldp	x6, x7, [sp, #48]
  9689a8:	a94427e8 	ldp	x8, x9, [sp, #64]
  9689ac:	a9452fea 	ldp	x10, x11, [sp, #80]
  9689b0:	a94637ec 	ldp	x12, x13, [sp, #96]
  9689b4:	a9473fee 	ldp	x14, x15, [sp, #112]
  9689b8:	a94847f0 	ldp	x16, x17, [sp, #128]
  9689bc:	a9494ff2 	ldp	x18, x19, [sp, #144]
  9689c0:	a94a57f4 	ldp	x20, x21, [sp, #160]
  9689c4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
  9689c8:	a94c67f8 	ldp	x24, x25, [sp, #192]
  9689cc:	a94d6ffa 	ldp	x26, x27, [sp, #208]
  9689d0:	f9407ffc 	ldr	x28, [sp, #248]
  9689d4:	d518411c 	msr	sp_el0, x28
  9689d8:	a94e77fc 	ldp	x28, x29, [sp, #224]
  9689dc:	d65f03c0 	ret

00000000009689e0 <el3_exit>:
  9689e0:	910003f1 	mov	x17, sp
  9689e4:	d50041bf 	msr	spsel, #0x1
  9689e8:	f9008bf1 	str	x17, [sp, #272]
  9689ec:	f94083f2 	ldr	x18, [sp, #256]
  9689f0:	a951c7f0 	ldp	x16, x17, [sp, #280]
  9689f4:	d51e1112 	msr	scr_el3, x18
  9689f8:	d51e4010 	msr	spsr_el3, x16
  9689fc:	d51e4031 	msr	elr_el3, x17
  968a00:	97ffffde 	bl	968978 <restore_gp_pmcr_pauth_regs>
  968a04:	f9407bfe 	ldr	x30, [sp, #240]
  968a08:	d69f03e0 	eret

0000000000968a0c <opteed_enter_sp>:
  968a0c:	910003e3 	mov	x3, sp
  968a10:	f9000003 	str	x3, [x0]
  968a14:	d10183ff 	sub	sp, sp, #0x60
  968a18:	a90053f3 	stp	x19, x20, [sp]
  968a1c:	a9015bf5 	stp	x21, x22, [sp, #16]
  968a20:	a90263f7 	stp	x23, x24, [sp, #32]
  968a24:	a9036bf9 	stp	x25, x26, [sp, #48]
  968a28:	a90473fb 	stp	x27, x28, [sp, #64]
  968a2c:	a9057bfd 	stp	x29, x30, [sp, #80]
  968a30:	17ffffec 	b	9689e0 <el3_exit>

0000000000968a34 <opteed_exit_sp>:
  968a34:	9100001f 	mov	sp, x0
  968a38:	a97a5013 	ldp	x19, x20, [x0, #-96]
  968a3c:	a97b5815 	ldp	x21, x22, [x0, #-80]
  968a40:	a97c6017 	ldp	x23, x24, [x0, #-64]
  968a44:	a97d6819 	ldp	x25, x26, [x0, #-48]
  968a48:	a97e701b 	ldp	x27, x28, [x0, #-32]
  968a4c:	a97f781d 	ldp	x29, x30, [x0, #-16]
  968a50:	aa0103e0 	mov	x0, x1
  968a54:	d65f03c0 	ret

0000000000968a58 <asm_print_str>:
  968a58:	aa1e03e3 	mov	x3, x30
  968a5c:	38401480 	ldrb	w0, [x4], #1
  968a60:	b4000060 	cbz	x0, 968a6c <asm_print_str+0x14>
  968a64:	97fffdf6 	bl	96823c <plat_crash_console_putc>
  968a68:	17fffffd 	b	968a5c <asm_print_str+0x4>
  968a6c:	d65f0060 	ret	x3

0000000000968a70 <asm_print_hex>:
  968a70:	d2800805 	mov	x5, #0x40                  	// #64

0000000000968a74 <asm_print_hex_bits>:
  968a74:	aa1e03e3 	mov	x3, x30
  968a78:	d10010a5 	sub	x5, x5, #0x4
  968a7c:	9ac52480 	lsr	x0, x4, x5
  968a80:	92400c00 	and	x0, x0, #0xf
  968a84:	f100281f 	cmp	x0, #0xa
  968a88:	54000043 	b.cc	968a90 <asm_print_hex_bits+0x1c>  // b.lo, b.ul, b.last
  968a8c:	91009c00 	add	x0, x0, #0x27
  968a90:	9100c000 	add	x0, x0, #0x30
  968a94:	97fffdea 	bl	96823c <plat_crash_console_putc>
  968a98:	b5ffff05 	cbnz	x5, 968a78 <asm_print_hex_bits+0x4>
  968a9c:	d65f0060 	ret	x3

0000000000968aa0 <do_panic>:
  968aa0:	aa1e03e6 	mov	x6, x30
  968aa4:	97fffde4 	bl	968234 <plat_crash_console_init>
  968aa8:	b40000e0 	cbz	x0, 968ac4 <_panic_handler>
  968aac:	70008c44 	adr	x4, 969c37 <panic_msg>
  968ab0:	97ffffea 	bl	968a58 <asm_print_str>
  968ab4:	aa0603e4 	mov	x4, x6
  968ab8:	d1001084 	sub	x4, x4, #0x4
  968abc:	97ffffed 	bl	968a70 <asm_print_hex>
  968ac0:	97fffde0 	bl	968240 <plat_crash_console_flush>

0000000000968ac4 <_panic_handler>:
  968ac4:	aa0603fe 	mov	x30, x6
  968ac8:	140000ac 	b	968d78 <plat_panic_handler>

0000000000968acc <flush_dcache_range>:
  968acc:	b40001a1 	cbz	x1, 968b00 <exit_loop_civac>
  968ad0:	d53b0023 	mrs	x3, ctr_el0
  968ad4:	d3504c63 	ubfx	x3, x3, #16, #4
  968ad8:	d2800082 	mov	x2, #0x4                   	// #4
  968adc:	9ac32042 	lsl	x2, x2, x3
  968ae0:	8b010001 	add	x1, x0, x1
  968ae4:	d1000443 	sub	x3, x2, #0x1
  968ae8:	8a230000 	bic	x0, x0, x3

0000000000968aec <loop_civac>:
  968aec:	d50b7e20 	dc	civac, x0
  968af0:	8b020000 	add	x0, x0, x2
  968af4:	eb01001f 	cmp	x0, x1
  968af8:	54ffffa3 	b.cc	968aec <loop_civac>  // b.lo, b.ul, b.last
  968afc:	d5033f9f 	dsb	sy

0000000000968b00 <exit_loop_civac>:
  968b00:	d65f03c0 	ret

0000000000968b04 <clean_dcache_range>:
  968b04:	b40001a1 	cbz	x1, 968b38 <exit_loop_cvac>
  968b08:	d53b0023 	mrs	x3, ctr_el0
  968b0c:	d3504c63 	ubfx	x3, x3, #16, #4
  968b10:	d2800082 	mov	x2, #0x4                   	// #4
  968b14:	9ac32042 	lsl	x2, x2, x3
  968b18:	8b010001 	add	x1, x0, x1
  968b1c:	d1000443 	sub	x3, x2, #0x1
  968b20:	8a230000 	bic	x0, x0, x3

0000000000968b24 <loop_cvac>:
  968b24:	d50b7a20 	dc	cvac, x0
  968b28:	8b020000 	add	x0, x0, x2
  968b2c:	eb01001f 	cmp	x0, x1
  968b30:	54ffffa3 	b.cc	968b24 <loop_cvac>  // b.lo, b.ul, b.last
  968b34:	d5033f9f 	dsb	sy

0000000000968b38 <exit_loop_cvac>:
  968b38:	d65f03c0 	ret

0000000000968b3c <inv_dcache_range>:
  968b3c:	b40001a1 	cbz	x1, 968b70 <exit_loop_ivac>
  968b40:	d53b0023 	mrs	x3, ctr_el0
  968b44:	d3504c63 	ubfx	x3, x3, #16, #4
  968b48:	d2800082 	mov	x2, #0x4                   	// #4
  968b4c:	9ac32042 	lsl	x2, x2, x3
  968b50:	8b010001 	add	x1, x0, x1
  968b54:	d1000443 	sub	x3, x2, #0x1
  968b58:	8a230000 	bic	x0, x0, x3

0000000000968b5c <loop_ivac>:
  968b5c:	d5087620 	dc	ivac, x0
  968b60:	8b020000 	add	x0, x0, x2
  968b64:	eb01001f 	cmp	x0, x1
  968b68:	54ffffa3 	b.cc	968b5c <loop_ivac>  // b.lo, b.ul, b.last
  968b6c:	d5033f9f 	dsb	sy

0000000000968b70 <exit_loop_ivac>:
  968b70:	d65f03c0 	ret

0000000000968b74 <do_dcsw_op>:
  968b74:	b40003c3 	cbz	x3, 968bec <exit>
  968b78:	100003ce 	adr	x14, 968bf0 <dcsw_loop_table>
  968b7c:	8b0015ce 	add	x14, x14, x0, lsl #5
  968b80:	aa0903e0 	mov	x0, x9
  968b84:	52800028 	mov	w8, #0x1                   	// #1

0000000000968b88 <loop1>:
  968b88:	8b4a0542 	add	x2, x10, x10, lsr #1
  968b8c:	9ac22401 	lsr	x1, x0, x2
  968b90:	92400821 	and	x1, x1, #0x7
  968b94:	f100083f 	cmp	x1, #0x2
  968b98:	540001e3 	b.cc	968bd4 <level_done>  // b.lo, b.ul, b.last
  968b9c:	d51a000a 	msr	csselr_el1, x10
  968ba0:	d5033fdf 	isb
  968ba4:	d5390001 	mrs	x1, ccsidr_el1
  968ba8:	92400822 	and	x2, x1, #0x7
  968bac:	91001042 	add	x2, x2, #0x4
  968bb0:	d3433024 	ubfx	x4, x1, #3, #10
  968bb4:	5ac01085 	clz	w5, w4
  968bb8:	1ac52089 	lsl	w9, w4, w5
  968bbc:	1ac52110 	lsl	w16, w8, w5
  968bc0:	2a090149 	orr	w9, w10, w9
  968bc4:	530d6c26 	ubfx	w6, w1, #13, #15
  968bc8:	1ac22111 	lsl	w17, w8, w2
  968bcc:	d5033f9f 	dsb	sy
  968bd0:	d61f01c0 	br	x14

0000000000968bd4 <level_done>:
  968bd4:	9100094a 	add	x10, x10, #0x2
  968bd8:	eb0a007f 	cmp	x3, x10
  968bdc:	54fffd68 	b.hi	968b88 <loop1>  // b.pmore
  968be0:	d51a001f 	msr	csselr_el1, xzr
  968be4:	d5033f9f 	dsb	sy
  968be8:	d5033fdf 	isb

0000000000968bec <exit>:
  968bec:	d65f03c0 	ret

0000000000968bf0 <dcsw_loop_table>:
  968bf0:	1ac220c7 	lsl	w7, w6, w2

0000000000968bf4 <loop3_isw>:
  968bf4:	2a07012b 	orr	w11, w9, w7
  968bf8:	d508764b 	dc	isw, x11
  968bfc:	6b1100e7 	subs	w7, w7, w17
  968c00:	54ffffa2 	b.cs	968bf4 <loop3_isw>  // b.hs, b.nlast
  968c04:	eb100129 	subs	x9, x9, x16
  968c08:	54ffff42 	b.cs	968bf0 <dcsw_loop_table>  // b.hs, b.nlast
  968c0c:	17fffff2 	b	968bd4 <level_done>

0000000000968c10 <loop2_cisw>:
  968c10:	1ac220c7 	lsl	w7, w6, w2

0000000000968c14 <loop3_cisw>:
  968c14:	2a07012b 	orr	w11, w9, w7
  968c18:	d5087e4b 	dc	cisw, x11
  968c1c:	6b1100e7 	subs	w7, w7, w17
  968c20:	54ffffa2 	b.cs	968c14 <loop3_cisw>  // b.hs, b.nlast
  968c24:	eb100129 	subs	x9, x9, x16
  968c28:	54ffff42 	b.cs	968c10 <loop2_cisw>  // b.hs, b.nlast
  968c2c:	17ffffea 	b	968bd4 <level_done>

0000000000968c30 <loop2_csw>:
  968c30:	1ac220c7 	lsl	w7, w6, w2

0000000000968c34 <loop3_csw>:
  968c34:	2a07012b 	orr	w11, w9, w7
  968c38:	d5087a4b 	dc	csw, x11
  968c3c:	6b1100e7 	subs	w7, w7, w17
  968c40:	54ffffa2 	b.cs	968c34 <loop3_csw>  // b.hs, b.nlast
  968c44:	eb100129 	subs	x9, x9, x16
  968c48:	54ffff42 	b.cs	968c30 <loop2_csw>  // b.hs, b.nlast
  968c4c:	17ffffe2 	b	968bd4 <level_done>

0000000000968c50 <dcsw_op_all>:
  968c50:	d5390029 	mrs	x9, clidr_el1
  968c54:	d3586923 	ubfx	x3, x9, #24, #3
  968c58:	d37ff863 	lsl	x3, x3, #1
  968c5c:	aa1f03ea 	mov	x10, xzr
  968c60:	17ffffc5 	b	968b74 <do_dcsw_op>

0000000000968c64 <dcsw_op_level1>:
  968c64:	d5390029 	mrs	x9, clidr_el1
  968c68:	d2800043 	mov	x3, #0x2                   	// #2
  968c6c:	d100086a 	sub	x10, x3, #0x2
  968c70:	17ffffc1 	b	968b74 <do_dcsw_op>

0000000000968c74 <dcsw_op_level2>:
  968c74:	d5390029 	mrs	x9, clidr_el1
  968c78:	d2800083 	mov	x3, #0x4                   	// #4
  968c7c:	d100086a 	sub	x10, x3, #0x2
  968c80:	17ffffbd 	b	968b74 <do_dcsw_op>

0000000000968c84 <zeromem>:
  968c84:	8b010002 	add	x2, x0, x1
  968c88:	14000030 	b	968d48 <zero_normalmem+0xbc>

0000000000968c8c <zero_normalmem>:
  968c8c:	8b010002 	add	x2, x0, x1
  968c90:	d53b00e3 	mrs	x3, dczid_el0
  968c94:	d3400c63 	ubfx	x3, x3, #0, #4
  968c98:	d2800085 	mov	x5, #0x4                   	// #4
  968c9c:	9ac320a3 	lsl	x3, x5, x3
  968ca0:	eb03003f 	cmp	x1, x3
  968ca4:	54000523 	b.cc	968d48 <zero_normalmem+0xbc>  // b.lo, b.ul, b.last
  968ca8:	d1000461 	sub	x1, x3, #0x1
  968cac:	ea01001f 	tst	x0, x1
  968cb0:	54000260 	b.eq	968cfc <zero_normalmem+0x70>  // b.none
  968cb4:	aa010004 	orr	x4, x0, x1
  968cb8:	91000484 	add	x4, x4, #0x1
  968cbc:	b4000464 	cbz	x4, 968d48 <zero_normalmem+0xbc>
  968cc0:	eb02009f 	cmp	x4, x2
  968cc4:	54000428 	b.hi	968d48 <zero_normalmem+0xbc>  // b.pmore
  968cc8:	f2400c1f 	tst	x0, #0xf
  968ccc:	540000e0 	b.eq	968ce8 <zero_normalmem+0x5c>  // b.none
  968cd0:	b2400c05 	orr	x5, x0, #0xf
  968cd4:	910004a5 	add	x5, x5, #0x1
  968cd8:	b4000385 	cbz	x5, 968d48 <zero_normalmem+0xbc>
  968cdc:	3800141f 	strb	wzr, [x0], #1
  968ce0:	eb05001f 	cmp	x0, x5
  968ce4:	54ffffc1 	b.ne	968cdc <zero_normalmem+0x50>  // b.any
  968ce8:	eb04001f 	cmp	x0, x4
  968cec:	54000082 	b.cs	968cfc <zero_normalmem+0x70>  // b.hs, b.nlast
  968cf0:	a8817c1f 	stp	xzr, xzr, [x0], #16
  968cf4:	eb04001f 	cmp	x0, x4
  968cf8:	54ffffc3 	b.cc	968cf0 <zero_normalmem+0x64>  // b.lo, b.ul, b.last
  968cfc:	8a210044 	bic	x4, x2, x1
  968d00:	eb04001f 	cmp	x0, x4
  968d04:	540000a2 	b.cs	968d18 <zero_normalmem+0x8c>  // b.hs, b.nlast
  968d08:	d50b7420 	dc	zva, x0
  968d0c:	8b030000 	add	x0, x0, x3
  968d10:	eb04001f 	cmp	x0, x4
  968d14:	54ffffa3 	b.cc	968d08 <zero_normalmem+0x7c>  // b.lo, b.ul, b.last
  968d18:	927cec44 	and	x4, x2, #0xfffffffffffffff0
  968d1c:	eb04001f 	cmp	x0, x4
  968d20:	54000082 	b.cs	968d30 <zero_normalmem+0xa4>  // b.hs, b.nlast
  968d24:	a8817c1f 	stp	xzr, xzr, [x0], #16
  968d28:	eb04001f 	cmp	x0, x4
  968d2c:	54ffffc3 	b.cc	968d24 <zero_normalmem+0x98>  // b.lo, b.ul, b.last
  968d30:	eb02001f 	cmp	x0, x2
  968d34:	54000080 	b.eq	968d44 <zero_normalmem+0xb8>  // b.none
  968d38:	3800141f 	strb	wzr, [x0], #1
  968d3c:	eb02001f 	cmp	x0, x2
  968d40:	54ffffc1 	b.ne	968d38 <zero_normalmem+0xac>  // b.any
  968d44:	d65f03c0 	ret
  968d48:	f2400c1f 	tst	x0, #0xf
  968d4c:	54fffe60 	b.eq	968d18 <zero_normalmem+0x8c>  // b.none
  968d50:	b2400c04 	orr	x4, x0, #0xf
  968d54:	91000484 	add	x4, x4, #0x1
  968d58:	b4fffec4 	cbz	x4, 968d30 <zero_normalmem+0xa4>
  968d5c:	eb02009f 	cmp	x4, x2
  968d60:	54fffe82 	b.cs	968d30 <zero_normalmem+0xa4>  // b.hs, b.nlast
  968d64:	3800141f 	strb	wzr, [x0], #1
  968d68:	eb04001f 	cmp	x0, x4
  968d6c:	54ffffc1 	b.ne	968d64 <zero_normalmem+0xd8>  // b.any
  968d70:	17ffffea 	b	968d18 <zero_normalmem+0x8c>

0000000000968d74 <plat_disable_acp>:
  968d74:	d65f03c0 	ret

0000000000968d78 <plat_panic_handler>:
  968d78:	d503207f 	wfi
  968d7c:	17ffffff 	b	968d78 <plat_panic_handler>

0000000000968d80 <bl31_plat_enable_mmu>:
  968d80:	17fffd90 	b	9683c0 <enable_mmu_direct_el3>

0000000000968d84 <plat_handle_double_fault>:
  968d84:	17fffda5 	b	968418 <report_unhandled_exception>

0000000000968d88 <plat_handle_el3_ea>:
  968d88:	17fffda4 	b	968418 <report_unhandled_exception>
  968d8c:	00000000 	.inst	0x00000000 ; undefined

0000000000968d90 <memcpy>:
  968d90:	b40000e2 	cbz	x2, 968dac <memcpy+0x1c>
  968d94:	d2800003 	mov	x3, #0x0                   	// #0
  968d98:	38636824 	ldrb	w4, [x1, x3]
  968d9c:	38236804 	strb	w4, [x0, x3]
  968da0:	91000463 	add	x3, x3, #0x1
  968da4:	eb02007f 	cmp	x3, x2
  968da8:	54ffff81 	b.ne	968d98 <memcpy+0x8>  // b.any
  968dac:	d65f03c0 	ret

0000000000968db0 <memmove>:
  968db0:	cb010005 	sub	x5, x0, x1
  968db4:	aa0003e6 	mov	x6, x0
  968db8:	eb0200bf 	cmp	x5, x2
  968dbc:	54000202 	b.cs	968dfc <memmove+0x4c>  // b.hs, b.nlast
  968dc0:	8b020005 	add	x5, x0, x2
  968dc4:	8b020023 	add	x3, x1, x2
  968dc8:	eb05001f 	cmp	x0, x5
  968dcc:	54000140 	b.eq	968df4 <memmove+0x44>  // b.none
  968dd0:	d1000404 	sub	x4, x0, #0x1
  968dd4:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
  968dd8:	cb050084 	sub	x4, x4, x5
  968ddc:	d503201f 	nop
  968de0:	38616862 	ldrb	w2, [x3, x1]
  968de4:	382168a2 	strb	w2, [x5, x1]
  968de8:	d1000421 	sub	x1, x1, #0x1
  968dec:	eb04003f 	cmp	x1, x4
  968df0:	54ffff81 	b.ne	968de0 <memmove+0x30>  // b.any
  968df4:	aa0603e0 	mov	x0, x6
  968df8:	d65f03c0 	ret
  968dfc:	17ffffe5 	b	968d90 <memcpy>

0000000000968e00 <memset>:
  968e00:	8b020004 	add	x4, x0, x2
  968e04:	12001c21 	and	w1, w1, #0xff
  968e08:	aa0003e3 	mov	x3, x0
  968e0c:	b4000082 	cbz	x2, 968e1c <memset+0x1c>
  968e10:	38001461 	strb	w1, [x3], #1
  968e14:	eb04007f 	cmp	x3, x4
  968e18:	54ffffc1 	b.ne	968e10 <memset+0x10>  // b.any
  968e1c:	d65f03c0 	ret

0000000000968e20 <unsigned_num_print>:
  968e20:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
  968e24:	2a0103e1 	mov	w1, w1
  968e28:	910003fd 	mov	x29, sp
  968e2c:	910123e5 	add	x5, sp, #0x48
  968e30:	a90153f3 	stp	x19, x20, [sp, #16]
  968e34:	12001c54 	and	w20, w2, #0xff
  968e38:	a9025bf5 	stp	x21, x22, [sp, #32]
  968e3c:	2a0303f6 	mov	w22, w3
  968e40:	52800015 	mov	w21, #0x0                   	// #0
  968e44:	a90363f7 	stp	x23, x24, [sp, #48]
  968e48:	14000002 	b	968e50 <unsigned_num_print+0x30>
  968e4c:	2a1703f5 	mov	w21, w23
  968e50:	9ac10803 	udiv	x3, x0, x1
  968e54:	110006b7 	add	w23, w21, #0x1
  968e58:	9b018064 	msub	x4, x3, x1, x0
  968e5c:	12001c82 	and	w2, w4, #0xff
  968e60:	f100249f 	cmp	x4, #0x9
  968e64:	11015c53 	add	w19, w2, #0x57
  968e68:	1100c044 	add	w4, w2, #0x30
  968e6c:	12001c82 	and	w2, w4, #0xff
  968e70:	12001e73 	and	w19, w19, #0xff
  968e74:	1a828273 	csel	w19, w19, w2, hi  // hi = pmore
  968e78:	380014b3 	strb	w19, [x5], #1
  968e7c:	eb01001f 	cmp	x0, x1
  968e80:	aa0303e0 	mov	x0, x3
  968e84:	54fffe42 	b.cs	968e4c <unsigned_num_print+0x2c>  // b.hs, b.nlast
  968e88:	710002df 	cmp	w22, #0x0
  968e8c:	52800018 	mov	w24, #0x0                   	// #0
  968e90:	5400014d 	b.le	968eb8 <unsigned_num_print+0x98>
  968e94:	6b1602ff 	cmp	w23, w22
  968e98:	5400010a 	b.ge	968eb8 <unsigned_num_print+0x98>  // b.tcont
  968e9c:	2a1603f8 	mov	w24, w22
  968ea0:	51000718 	sub	w24, w24, #0x1
  968ea4:	2a1403e0 	mov	w0, w20
  968ea8:	94000168 	bl	969448 <putchar>
  968eac:	6b1802ff 	cmp	w23, w24
  968eb0:	54ffff81 	b.ne	968ea0 <unsigned_num_print+0x80>  // b.any
  968eb4:	4b1702d8 	sub	w24, w22, w23
  968eb8:	910123e0 	add	x0, sp, #0x48
  968ebc:	8b35c014 	add	x20, x0, w21, sxtw
  968ec0:	d1000416 	sub	x22, x0, #0x1
  968ec4:	14000002 	b	968ecc <unsigned_num_print+0xac>
  968ec8:	39400293 	ldrb	w19, [x20]
  968ecc:	2a1303e0 	mov	w0, w19
  968ed0:	d1000694 	sub	x20, x20, #0x1
  968ed4:	9400015d 	bl	969448 <putchar>
  968ed8:	eb1402df 	cmp	x22, x20
  968edc:	54ffff61 	b.ne	968ec8 <unsigned_num_print+0xa8>  // b.any
  968ee0:	11000700 	add	w0, w24, #0x1
  968ee4:	0b0002a0 	add	w0, w21, w0
  968ee8:	a94153f3 	ldp	x19, x20, [sp, #16]
  968eec:	a9425bf5 	ldp	x21, x22, [sp, #32]
  968ef0:	a94363f7 	ldp	x23, x24, [sp, #48]
  968ef4:	a8c67bfd 	ldp	x29, x30, [sp], #96
  968ef8:	d65f03c0 	ret
  968efc:	00000000 	.inst	0x00000000 ; undefined

0000000000968f00 <vprintf>:
  968f00:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
  968f04:	aa0003e2 	mov	x2, x0
  968f08:	910003fd 	mov	x29, sp
  968f0c:	a90153f3 	stp	x19, x20, [sp, #16]
  968f10:	a9025bf5 	stp	x21, x22, [sp, #32]
  968f14:	b9401835 	ldr	w21, [x1, #24]
  968f18:	39400000 	ldrb	w0, [x0]
  968f1c:	a9400c34 	ldp	x20, x3, [x1]
  968f20:	f90033e3 	str	x3, [sp, #96]
  968f24:	34002080 	cbz	w0, 969334 <vprintf+0x434>
  968f28:	b0000016 	adrp	x22, 969000 <vprintf+0x100>
  968f2c:	913122d6 	add	x22, x22, #0xc48
  968f30:	52800013 	mov	w19, #0x0                   	// #0
  968f34:	a90363f7 	stp	x23, x24, [sp, #48]
  968f38:	52800017 	mov	w23, #0x0                   	// #0
  968f3c:	a9046bf9 	stp	x25, x26, [sp, #64]
  968f40:	52800039 	mov	w25, #0x1                   	// #1
  968f44:	4b160338 	sub	w24, w25, w22
  968f48:	a90573fb 	stp	x27, x28, [sp, #80]
  968f4c:	14000006 	b	968f64 <vprintf+0x64>
  968f50:	9400013e 	bl	969448 <putchar>
  968f54:	11000673 	add	w19, w19, #0x1
  968f58:	aa1b03e2 	mov	x2, x27
  968f5c:	39400040 	ldrb	w0, [x2]
  968f60:	34000400 	cbz	w0, 968fe0 <vprintf+0xe0>
  968f64:	7100941f 	cmp	w0, #0x25
  968f68:	9100045b 	add	x27, x2, #0x1
  968f6c:	54ffff21 	b.ne	968f50 <vprintf+0x50>  // b.any
  968f70:	39400440 	ldrb	w0, [x2, #1]
  968f74:	5280001a 	mov	w26, #0x0                   	// #0
  968f78:	52800004 	mov	w4, #0x0                   	// #0
  968f7c:	7101c01f 	cmp	w0, #0x70
  968f80:	54000540 	b.eq	969028 <vprintf+0x128>  // b.none
  968f84:	540003e9 	b.ls	969000 <vprintf+0x100>  // b.plast
  968f88:	7101e01f 	cmp	w0, #0x78
  968f8c:	54000d40 	b.eq	969134 <vprintf+0x234>  // b.none
  968f90:	540006a8 	b.hi	969064 <vprintf+0x164>  // b.pmore
  968f94:	7101cc1f 	cmp	w0, #0x73
  968f98:	54000ea0 	b.eq	96916c <vprintf+0x26c>  // b.none
  968f9c:	7101d41f 	cmp	w0, #0x75
  968fa0:	54000b81 	b.ne	969110 <vprintf+0x210>  // b.any
  968fa4:	7100049f 	cmp	w4, #0x1
  968fa8:	5400124d 	b.le	9691f0 <vprintf+0x2f0>
  968fac:	37f81495 	tbnz	w21, #31, 96923c <vprintf+0x33c>
  968fb0:	91003e81 	add	x1, x20, #0xf
  968fb4:	aa1403e0 	mov	x0, x20
  968fb8:	927df034 	and	x20, x1, #0xfffffffffffffff8
  968fbc:	f9400000 	ldr	x0, [x0]
  968fc0:	2a1a03e3 	mov	w3, w26
  968fc4:	2a1703e2 	mov	w2, w23
  968fc8:	52800141 	mov	w1, #0xa                   	// #10
  968fcc:	97ffff95 	bl	968e20 <unsigned_num_print>
  968fd0:	0b000273 	add	w19, w19, w0
  968fd4:	91000762 	add	x2, x27, #0x1
  968fd8:	39400040 	ldrb	w0, [x2]
  968fdc:	35fffc40 	cbnz	w0, 968f64 <vprintf+0x64>
  968fe0:	2a1303e0 	mov	w0, w19
  968fe4:	a94153f3 	ldp	x19, x20, [sp, #16]
  968fe8:	a9425bf5 	ldp	x21, x22, [sp, #32]
  968fec:	a94363f7 	ldp	x23, x24, [sp, #48]
  968ff0:	a9446bf9 	ldp	x25, x26, [sp, #64]
  968ff4:	a94573fb 	ldp	x27, x28, [sp, #80]
  968ff8:	a8c77bfd 	ldp	x29, x30, [sp], #112
  968ffc:	d65f03c0 	ret
  969000:	7101a41f 	cmp	w0, #0x69
  969004:	54000660 	b.eq	9690d0 <vprintf+0x1d0>  // b.none
  969008:	540003a9 	b.ls	96907c <vprintf+0x17c>  // b.plast
  96900c:	7101b01f 	cmp	w0, #0x6c
  969010:	54000801 	b.ne	969110 <vprintf+0x210>  // b.any
  969014:	39400760 	ldrb	w0, [x27, #1]
  969018:	11000484 	add	w4, w4, #0x1
  96901c:	9100077b 	add	x27, x27, #0x1
  969020:	7101c01f 	cmp	w0, #0x70
  969024:	54fffb01 	b.ne	968f84 <vprintf+0x84>  // b.any
  969028:	37f813d5 	tbnz	w21, #31, 9692a0 <vprintf+0x3a0>
  96902c:	91003e81 	add	x1, x20, #0xf
  969030:	aa1403e0 	mov	x0, x20
  969034:	927df034 	and	x20, x1, #0xfffffffffffffff8
  969038:	f9400000 	ldr	x0, [x0]
  96903c:	f90037e0 	str	x0, [sp, #104]
  969040:	b5000b60 	cbnz	x0, 9691ac <vprintf+0x2ac>
  969044:	f94037e0 	ldr	x0, [sp, #104]
  969048:	2a1703e2 	mov	w2, w23
  96904c:	2a1a03e3 	mov	w3, w26
  969050:	52800201 	mov	w1, #0x10                  	// #16
  969054:	97ffff73 	bl	968e20 <unsigned_num_print>
  969058:	0b000273 	add	w19, w19, w0
  96905c:	91000762 	add	x2, x27, #0x1
  969060:	17ffffde 	b	968fd8 <vprintf+0xd8>
  969064:	7101e81f 	cmp	w0, #0x7a
  969068:	54000541 	b.ne	969110 <vprintf+0x210>  // b.any
  96906c:	39400760 	ldrb	w0, [x27, #1]
  969070:	52800044 	mov	w4, #0x2                   	// #2
  969074:	9100077b 	add	x27, x27, #0x1
  969078:	17ffffc1 	b	968f7c <vprintf+0x7c>
  96907c:	7100c01f 	cmp	w0, #0x30
  969080:	54000241 	b.ne	9690c8 <vprintf+0x1c8>  // b.any
  969084:	39400762 	ldrb	w2, [x27, #1]
  969088:	9100077b 	add	x27, x27, #0x1
  96908c:	5100c041 	sub	w1, w2, #0x30
  969090:	12001c23 	and	w3, w1, #0xff
  969094:	7100247f 	cmp	w3, #0x9
  969098:	54001528 	b.hi	96933c <vprintf+0x43c>  // b.pmore
  96909c:	5280001a 	mov	w26, #0x0                   	// #0
  9690a0:	38401f62 	ldrb	w2, [x27, #1]!
  9690a4:	0b1a0b43 	add	w3, w26, w26, lsl #2
  9690a8:	0b03043a 	add	w26, w1, w3, lsl #1
  9690ac:	5100c041 	sub	w1, w2, #0x30
  9690b0:	12001c20 	and	w0, w1, #0xff
  9690b4:	7100241f 	cmp	w0, #0x9
  9690b8:	54ffff49 	b.ls	9690a0 <vprintf+0x1a0>  // b.plast
  9690bc:	2a0203e0 	mov	w0, w2
  9690c0:	52800617 	mov	w23, #0x30                  	// #48
  9690c4:	17ffffae 	b	968f7c <vprintf+0x7c>
  9690c8:	7101901f 	cmp	w0, #0x64
  9690cc:	54000221 	b.ne	969110 <vprintf+0x210>  // b.any
  9690d0:	7100049f 	cmp	w4, #0x1
  9690d4:	540009cd 	b.le	96920c <vprintf+0x30c>
  9690d8:	37f80d35 	tbnz	w21, #31, 96927c <vprintf+0x37c>
  9690dc:	aa1403e0 	mov	x0, x20
  9690e0:	91003e81 	add	x1, x20, #0xf
  9690e4:	927df034 	and	x20, x1, #0xfffffffffffffff8
  9690e8:	f940001c 	ldr	x28, [x0]
  9690ec:	b7f809fc 	tbnz	x28, #63, 969228 <vprintf+0x328>
  9690f0:	2a1703e2 	mov	w2, w23
  9690f4:	2a1a03e3 	mov	w3, w26
  9690f8:	aa1c03e0 	mov	x0, x28
  9690fc:	52800141 	mov	w1, #0xa                   	// #10
  969100:	97ffff48 	bl	968e20 <unsigned_num_print>
  969104:	0b000273 	add	w19, w19, w0
  969108:	91000762 	add	x2, x27, #0x1
  96910c:	17ffffb3 	b	968fd8 <vprintf+0xd8>
  969110:	a94363f7 	ldp	x23, x24, [sp, #48]
  969114:	12800013 	mov	w19, #0xffffffff            	// #-1
  969118:	a9446bf9 	ldp	x25, x26, [sp, #64]
  96911c:	a94573fb 	ldp	x27, x28, [sp, #80]
  969120:	2a1303e0 	mov	w0, w19
  969124:	a94153f3 	ldp	x19, x20, [sp, #16]
  969128:	a9425bf5 	ldp	x21, x22, [sp, #32]
  96912c:	a8c77bfd 	ldp	x29, x30, [sp], #112
  969130:	d65f03c0 	ret
  969134:	7100049f 	cmp	w4, #0x1
  969138:	540004ed 	b.le	9691d4 <vprintf+0x2d4>
  96913c:	37f80915 	tbnz	w21, #31, 96925c <vprintf+0x35c>
  969140:	91003e81 	add	x1, x20, #0xf
  969144:	aa1403e0 	mov	x0, x20
  969148:	927df034 	and	x20, x1, #0xfffffffffffffff8
  96914c:	f9400000 	ldr	x0, [x0]
  969150:	2a1703e2 	mov	w2, w23
  969154:	2a1a03e3 	mov	w3, w26
  969158:	52800201 	mov	w1, #0x10                  	// #16
  96915c:	97ffff31 	bl	968e20 <unsigned_num_print>
  969160:	0b000273 	add	w19, w19, w0
  969164:	91000762 	add	x2, x27, #0x1
  969168:	17ffff9c 	b	968fd8 <vprintf+0xd8>
  96916c:	37f80ab5 	tbnz	w21, #31, 9692c0 <vprintf+0x3c0>
  969170:	91003e81 	add	x1, x20, #0xf
  969174:	aa1403e0 	mov	x0, x20
  969178:	927df034 	and	x20, x1, #0xfffffffffffffff8
  96917c:	f9400001 	ldr	x1, [x0]
  969180:	39400020 	ldrb	w0, [x1]
  969184:	34fff280 	cbz	w0, 968fd4 <vprintf+0xd4>
  969188:	aa0103fa 	mov	x26, x1
  96918c:	4b01033c 	sub	w28, w25, w1
  969190:	940000ae 	bl	969448 <putchar>
  969194:	0b1a0382 	add	w2, w28, w26
  969198:	38401f40 	ldrb	w0, [x26, #1]!
  96919c:	35ffffa0 	cbnz	w0, 969190 <vprintf+0x290>
  9691a0:	0b020273 	add	w19, w19, w2
  9691a4:	91000762 	add	x2, x27, #0x1
  9691a8:	17ffff8c 	b	968fd8 <vprintf+0xd8>
  9691ac:	aa1603fc 	mov	x28, x22
  9691b0:	52800600 	mov	w0, #0x30                  	// #48
  9691b4:	d503201f 	nop
  9691b8:	940000a4 	bl	969448 <putchar>
  9691bc:	0b1c0302 	add	w2, w24, w28
  9691c0:	38401f80 	ldrb	w0, [x28, #1]!
  9691c4:	35ffffa0 	cbnz	w0, 9691b8 <vprintf+0x2b8>
  9691c8:	0b020273 	add	w19, w19, w2
  9691cc:	51000b5a 	sub	w26, w26, #0x2
  9691d0:	17ffff9d 	b	969044 <vprintf+0x144>
  9691d4:	54fffb40 	b.eq	96913c <vprintf+0x23c>  // b.none
  9691d8:	37f80df5 	tbnz	w21, #31, 969394 <vprintf+0x494>
  9691dc:	aa1403e0 	mov	x0, x20
  9691e0:	91002e81 	add	x1, x20, #0xb
  9691e4:	927df034 	and	x20, x1, #0xfffffffffffffff8
  9691e8:	b9400000 	ldr	w0, [x0]
  9691ec:	17ffffd9 	b	969150 <vprintf+0x250>
  9691f0:	54ffede0 	b.eq	968fac <vprintf+0xac>  // b.none
  9691f4:	37f80bf5 	tbnz	w21, #31, 969370 <vprintf+0x470>
  9691f8:	aa1403e0 	mov	x0, x20
  9691fc:	91002e81 	add	x1, x20, #0xb
  969200:	927df034 	and	x20, x1, #0xfffffffffffffff8
  969204:	b9400000 	ldr	w0, [x0]
  969208:	17ffff6e 	b	968fc0 <vprintf+0xc0>
  96920c:	54fff660 	b.eq	9690d8 <vprintf+0x1d8>  // b.none
  969210:	37f809f5 	tbnz	w21, #31, 96934c <vprintf+0x44c>
  969214:	aa1403e0 	mov	x0, x20
  969218:	91002e81 	add	x1, x20, #0xb
  96921c:	927df034 	and	x20, x1, #0xfffffffffffffff8
  969220:	b980001c 	ldrsw	x28, [x0]
  969224:	b6fff67c 	tbz	x28, #63, 9690f0 <vprintf+0x1f0>
  969228:	cb1c03fc 	neg	x28, x28
  96922c:	5100075a 	sub	w26, w26, #0x1
  969230:	528005a0 	mov	w0, #0x2d                  	// #45
  969234:	94000085 	bl	969448 <putchar>
  969238:	17ffffae 	b	9690f0 <vprintf+0x1f0>
  96923c:	110022a1 	add	w1, w21, #0x8
  969240:	7100003f 	cmp	w1, #0x0
  969244:	5400068d 	b.le	969314 <vprintf+0x414>
  969248:	91003e82 	add	x2, x20, #0xf
  96924c:	aa1403e0 	mov	x0, x20
  969250:	2a0103f5 	mov	w21, w1
  969254:	927df054 	and	x20, x2, #0xfffffffffffffff8
  969258:	17ffff59 	b	968fbc <vprintf+0xbc>
  96925c:	110022a1 	add	w1, w21, #0x8
  969260:	7100003f 	cmp	w1, #0x0
  969264:	5400060d 	b.le	969324 <vprintf+0x424>
  969268:	91003e82 	add	x2, x20, #0xf
  96926c:	aa1403e0 	mov	x0, x20
  969270:	2a0103f5 	mov	w21, w1
  969274:	927df054 	and	x20, x2, #0xfffffffffffffff8
  969278:	17ffffb5 	b	96914c <vprintf+0x24c>
  96927c:	110022a1 	add	w1, w21, #0x8
  969280:	7100003f 	cmp	w1, #0x0
  969284:	540003ed 	b.le	969300 <vprintf+0x400>
  969288:	aa1403e0 	mov	x0, x20
  96928c:	91003e82 	add	x2, x20, #0xf
  969290:	2a0103f5 	mov	w21, w1
  969294:	927df054 	and	x20, x2, #0xfffffffffffffff8
  969298:	f940001c 	ldr	x28, [x0]
  96929c:	17ffff94 	b	9690ec <vprintf+0x1ec>
  9692a0:	110022a1 	add	w1, w21, #0x8
  9692a4:	7100003f 	cmp	w1, #0x0
  9692a8:	5400024d 	b.le	9692f0 <vprintf+0x3f0>
  9692ac:	91003e82 	add	x2, x20, #0xf
  9692b0:	aa1403e0 	mov	x0, x20
  9692b4:	2a0103f5 	mov	w21, w1
  9692b8:	927df054 	and	x20, x2, #0xfffffffffffffff8
  9692bc:	17ffff5f 	b	969038 <vprintf+0x138>
  9692c0:	110022a1 	add	w1, w21, #0x8
  9692c4:	7100003f 	cmp	w1, #0x0
  9692c8:	540000cd 	b.le	9692e0 <vprintf+0x3e0>
  9692cc:	91003e82 	add	x2, x20, #0xf
  9692d0:	aa1403e0 	mov	x0, x20
  9692d4:	2a0103f5 	mov	w21, w1
  9692d8:	927df054 	and	x20, x2, #0xfffffffffffffff8
  9692dc:	17ffffa8 	b	96917c <vprintf+0x27c>
  9692e0:	f94033e0 	ldr	x0, [sp, #96]
  9692e4:	8b35c000 	add	x0, x0, w21, sxtw
  9692e8:	2a0103f5 	mov	w21, w1
  9692ec:	17ffffa4 	b	96917c <vprintf+0x27c>
  9692f0:	f94033e0 	ldr	x0, [sp, #96]
  9692f4:	8b35c000 	add	x0, x0, w21, sxtw
  9692f8:	2a0103f5 	mov	w21, w1
  9692fc:	17ffff4f 	b	969038 <vprintf+0x138>
  969300:	f94033e0 	ldr	x0, [sp, #96]
  969304:	8b35c000 	add	x0, x0, w21, sxtw
  969308:	2a0103f5 	mov	w21, w1
  96930c:	f940001c 	ldr	x28, [x0]
  969310:	17ffff77 	b	9690ec <vprintf+0x1ec>
  969314:	f94033e0 	ldr	x0, [sp, #96]
  969318:	8b35c000 	add	x0, x0, w21, sxtw
  96931c:	2a0103f5 	mov	w21, w1
  969320:	17ffff27 	b	968fbc <vprintf+0xbc>
  969324:	f94033e0 	ldr	x0, [sp, #96]
  969328:	8b35c000 	add	x0, x0, w21, sxtw
  96932c:	2a0103f5 	mov	w21, w1
  969330:	17ffff87 	b	96914c <vprintf+0x24c>
  969334:	52800013 	mov	w19, #0x0                   	// #0
  969338:	17ffff7a 	b	969120 <vprintf+0x220>
  96933c:	2a0003f7 	mov	w23, w0
  969340:	5280001a 	mov	w26, #0x0                   	// #0
  969344:	2a0203e0 	mov	w0, w2
  969348:	17ffff0d 	b	968f7c <vprintf+0x7c>
  96934c:	110022a1 	add	w1, w21, #0x8
  969350:	7100003f 	cmp	w1, #0x0
  969354:	5400032d 	b.le	9693b8 <vprintf+0x4b8>
  969358:	aa1403e0 	mov	x0, x20
  96935c:	91002e82 	add	x2, x20, #0xb
  969360:	2a0103f5 	mov	w21, w1
  969364:	927df054 	and	x20, x2, #0xfffffffffffffff8
  969368:	b980001c 	ldrsw	x28, [x0]
  96936c:	17ffffae 	b	969224 <vprintf+0x324>
  969370:	110022a1 	add	w1, w21, #0x8
  969374:	7100003f 	cmp	w1, #0x0
  969378:	540002ad 	b.le	9693cc <vprintf+0x4cc>
  96937c:	aa1403e0 	mov	x0, x20
  969380:	91002e82 	add	x2, x20, #0xb
  969384:	2a0103f5 	mov	w21, w1
  969388:	927df054 	and	x20, x2, #0xfffffffffffffff8
  96938c:	b9400000 	ldr	w0, [x0]
  969390:	17ffff0c 	b	968fc0 <vprintf+0xc0>
  969394:	110022a1 	add	w1, w21, #0x8
  969398:	7100003f 	cmp	w1, #0x0
  96939c:	5400022d 	b.le	9693e0 <vprintf+0x4e0>
  9693a0:	aa1403e0 	mov	x0, x20
  9693a4:	91002e82 	add	x2, x20, #0xb
  9693a8:	2a0103f5 	mov	w21, w1
  9693ac:	927df054 	and	x20, x2, #0xfffffffffffffff8
  9693b0:	b9400000 	ldr	w0, [x0]
  9693b4:	17ffff67 	b	969150 <vprintf+0x250>
  9693b8:	f94033e0 	ldr	x0, [sp, #96]
  9693bc:	8b35c000 	add	x0, x0, w21, sxtw
  9693c0:	2a0103f5 	mov	w21, w1
  9693c4:	b980001c 	ldrsw	x28, [x0]
  9693c8:	17ffff97 	b	969224 <vprintf+0x324>
  9693cc:	f94033e0 	ldr	x0, [sp, #96]
  9693d0:	8b35c000 	add	x0, x0, w21, sxtw
  9693d4:	2a0103f5 	mov	w21, w1
  9693d8:	b9400000 	ldr	w0, [x0]
  9693dc:	17fffef9 	b	968fc0 <vprintf+0xc0>
  9693e0:	f94033e0 	ldr	x0, [sp, #96]
  9693e4:	8b35c000 	add	x0, x0, w21, sxtw
  9693e8:	2a0103f5 	mov	w21, w1
  9693ec:	b9400000 	ldr	w0, [x0]
  9693f0:	17ffff58 	b	969150 <vprintf+0x250>
  9693f4:	00000000 	.inst	0x00000000 ; undefined

00000000009693f8 <printf>:
  9693f8:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
  9693fc:	128006e8 	mov	w8, #0xffffffc8            	// #-56
  969400:	910003fd 	mov	x29, sp
  969404:	910243ea 	add	x10, sp, #0x90
  969408:	a9032bea 	stp	x10, x10, [sp, #48]
  96940c:	910143e9 	add	x9, sp, #0x50
  969410:	f90023e9 	str	x9, [sp, #64]
  969414:	29097fe8 	stp	w8, wzr, [sp, #72]
  969418:	a94327e8 	ldp	x8, x9, [sp, #48]
  96941c:	a90127e8 	stp	x8, x9, [sp, #16]
  969420:	a94427e8 	ldp	x8, x9, [sp, #64]
  969424:	a90227e8 	stp	x8, x9, [sp, #32]
  969428:	a9058be1 	stp	x1, x2, [sp, #88]
  96942c:	910043e1 	add	x1, sp, #0x10
  969430:	a90693e3 	stp	x3, x4, [sp, #104]
  969434:	a9079be5 	stp	x5, x6, [sp, #120]
  969438:	f90047e7 	str	x7, [sp, #136]
  96943c:	97fffeb1 	bl	968f00 <vprintf>
  969440:	a8c97bfd 	ldp	x29, x30, [sp], #144
  969444:	d65f03c0 	ret

0000000000969448 <putchar>:
  969448:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  96944c:	910003fd 	mov	x29, sp
  969450:	f9000bf3 	str	x19, [sp, #16]
  969454:	2a0003f3 	mov	w19, w0
  969458:	12001c00 	and	w0, w0, #0xff
  96945c:	97fffae5 	bl	967ff0 <console_putc>
  969460:	7100001f 	cmp	w0, #0x0
  969464:	5a9fa260 	csinv	w0, w19, wzr, ge  // ge = tcont
  969468:	f9400bf3 	ldr	x19, [sp, #16]
  96946c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  969470:	d65f03c0 	ret
  969474:	00000000 	.inst	0x00000000 ; undefined

0000000000969478 <strchr>:
  969478:	39400002 	ldrb	w2, [x0]
  96947c:	12001c23 	and	w3, w1, #0xff
  969480:	6b21005f 	cmp	w2, w1, uxtb
  969484:	540000a0 	b.eq	969498 <strchr+0x20>  // b.none
  969488:	340000a2 	cbz	w2, 96949c <strchr+0x24>
  96948c:	38401c02 	ldrb	w2, [x0, #1]!
  969490:	6b03005f 	cmp	w2, w3
  969494:	54ffffa1 	b.ne	969488 <strchr+0x10>  // b.any
  969498:	d65f03c0 	ret
  96949c:	d2800000 	mov	x0, #0x0                   	// #0
  9694a0:	d65f03c0 	ret
  9694a4:	00000000 	.inst	0x00000000 ; undefined

00000000009694a8 <build_message>:
  9694a8:	6c697542 203a2074 323a3230 34323a31     Built : 02:21:24
  9694b8:	6553202c 35312070 32303220 00000030     , Sep 15 2020...

00000000009694c8 <version_string>:
  9694c8:	322e3276 6c657228 65736165 6d693a29     v2.2(release):im
  9694d8:	2e355f78 34322e34 3372655f 672d302d     x_5.4.24_er3-0-g
  9694e8:	30613062 32326630 00000062 00000000     b0a00f22b.......

00000000009694f8 <gpc_imr_offset>:
  9694f8:	00000030 00000040 000001c0 000001d0     0...@...........

0000000000969508 <aipstz>:
  969508:	301f0000 00000000 77777777 77777777     ...0....wwwwwwww
	...
  969530:	305f0000 00000000 77777777 77777777     .._0....wwwwwwww
	...
  969558:	309f0000 00000000 77777777 77777777     ...0....wwwwwwww
	...
  969580:	32df0000 00000000 77777777 77777777     ...2....wwwwwwww
	...

00000000009695d0 <csu_cfg>:
  9695d0:	00000001 007e0076 00000001 007e0077     ....v.~.....w.~.
	...

00000000009695e8 <imx_mmap>:
  9695e8:	38800000 00000000 38800000 00000000     ...8.......8....
  9695f8:	00200000 00000000 00000008 00000000     .. .............
  969608:	40000000 00000000 30000000 00000000     ...@.......0....
  969618:	30000000 00000000 03000000 00000000     ...0............
  969628:	00000008 00000000 40000000 00000000     ...........@....
  969638:	00180000 00000000 00180000 00000000     ................
  969648:	00008000 00000000 00000008 00000000     ................
  969658:	40000000 00000000 3c000000 00000000     ...@.......<....
  969668:	3c000000 00000000 01800000 00000000     ...<............
  969678:	00000008 00000000 40000000 00000000     ...........@....
  969688:	00100000 00000000 00100000 00000000     ................
  969698:	00010000 00000000 0000000a 00000000     ................
  9696a8:	40000000 00000000 00900000 00000000     ...@............
  9696b8:	00900000 00000000 00060000 00000000     ................
  9696c8:	0000000a 00000000 40000000 00000000     ...........@....
	...
  9696e8:	00040000 00000000 00000002 00000000     ................
  9696f8:	40000000 00000000 40000000 00000000     ...@.......@....
  969708:	40000000 00000000 c0000000 00000000     ...@............
  969718:	0000001a 00000000 40000000 00000000     ...........@....
	...

0000000000969750 <rdc>:
  969750:	00000001 00000001 00000001 00000000     ................
  969760:	00000000 00000002 00000046 0000000c     ........F.......
	...
  969778:	00000002 00000069 00000003 00000000     ....i...........
  969788:	00000000 00000003 00000010 00000000     ................
  969798:	00000000 000000ff 00000003 00000011     ................
	...
  9697b0:	000000ff 00000003 00000012 00000000     ................
  9697c0:	00000000 000000ff 00000000 00000000     ................
	...

00000000009697e0 <imx_plat_psci_ops>:
  9697e0:	00960f80 00000000 00960eb8 00000000     ................
  9697f0:	00960f08 00000000 00000000 00000000     ................
  969800:	00960fb0 00000000 00960ef0 00000000     ................
	...
  969818:	00961090 00000000 009611d0 00000000     ................
  969828:	009611b8 00000000 00961180 00000000     ................
  969838:	00960f30 00000000 00960ea0 00000000     0...............
  969848:	00961168 00000000 00000000 00000000     h...............
	...

0000000000969888 <imx_power_domain_tree_desc>:
  969888:	00040101 00000000 5f786d69 5f706973     ........imx_sip_
  969898:	00637673 00000000 616d6d0a 64615f70     svc......mmap_ad
  9698a8:	65725f64 6e6f6967 6568635f 29286b63     d_region_check()
  9698b8:	69616620 2e64656c 72726520 2520726f      failed. error %
  9698c8:	00000a64 00000000 746f4e0a 6f6e6520     d........Not eno
  9698d8:	20686775 6f6d656d 74207972 616d206f     ugh memory to ma
  9698e8:	65722070 6e6f6967 56200a3a 78303a41     p region:. VA:0x
  9698f8:	20786c25 3a415020 6c257830 2020786c     %lx  PA:0x%llx  
  969908:	657a6973 2578303a 2020787a 72747461     size:0x%zx  attr
  969918:	2578303a 00000a78                       :0x%x...

0000000000969920 <fsp_init_reg>:
  969920:	3d4000dc 3d4000e0 3d4000e8 3d4000ec     ..@=..@=..@=..@=
  969930:	3d4020dc 3d4020e0 3d4020e8 3d4020ec     . @=. @=. @=. @=
  969940:	3d4030dc 3d4030e0 3d4030e8 3d4030ec     .0@=.0@=.0@=.0@=
  969950:	45203a43 726f7272 41524420 6873204d     C: Error DRAM sh
  969960:	646c756f 746f6e20 206e6920 666c6553     ould not in Self
  969970:	66655220 68736572 0000000a 00000000      Refresh........

0000000000969980 <CSWTCH.10>:
  969980:	00000000 00000002 00000001 00000003     ................

0000000000969990 <arm_gic_data>:
  969990:	38800000 00000000 38880000 00000000     ...8.......8....
  9699a0:	009699c0 00000000 00000001 00000004     ................
  9699b0:	00971490 00000000 00964da0 00000000     .........M......

00000000009699c0 <g01s_interrupt_props>:
  9699c0:	00040008 00000000 314c450a 70757320     .........EL1 sup
  9699d0:	74726f70 41412073 36686372 6e6f2d34     ports AArch64-on
  9699e0:	202e796c 61656c50 73206573 62207465     ly. Please set b
  9699f0:	646c6975 616c6620 54432067 4e495f58     uild flag CTX_IN
  969a00:	44554c43 41415f45 33484352 45525f32     CLUDE_AARCH32_RE
  969a10:	3d205347 000a3020 334c4214 25203a31     GS = 0...BL31: %
  969a20:	00000a73 00000000                       s.......

0000000000969a28 <psci_args.2914>:
  969a28:	00100106 00000000 0096014c 00000000     ........L.......
  969a38:	766e490a 64696c61 6e757220 656d6974     .Invalid runtime
  969a48:	72657320 65636976 73656420 70697263      service descrip
  969a58:	20726f74 000a7025 7272450a 6920726f     tor %p...Error i
  969a68:	6974696e 7a696c61 20676e69 746e7572     nitializing runt
  969a78:	20656d69 76726573 20656369 000a7325     ime service %s..
  969a88:	5f6d7261 68637261 6376735f 00000000     arm_arch_svc....
  969a98:	5f647473 00637673 656e550a 63657078     std_svc..Unexpec
  969aa8:	20646574 69666661 7974696e 666e6920     ted affinity inf
  969ab8:	7473206f 00657461 766e490a 64696c61     o state..Invalid
  969ac8:	72617420 20746567 65776f70 656c2072      target power le
  969ad8:	206c6576 20726f66 70737573 20646e65     vel for suspend 
  969ae8:	7265706f 6f697461 00000a6e 00000000     operation.......
  969af8:	6574706f 735f6465 00006474 00000000     opteed_std......
  969b08:	6574706f 665f6465 00747361 00000000     opteed_fast.....

0000000000969b18 <opteed_pm>:
  969b18:	00967c00 00000000 00967dc0 00000000     .|.......}......
  969b28:	00967d30 00000000 00967e38 00000000     0}......8~......
  969b38:	00967ca0 00000000 00000000 00000000     .|..............
  969b48:	00967c08 00000000 00967c58 00000000     .|......X|......
  969b58:	00967c10 00000000 4f525245 20203a52     .|......ERROR:  
  969b68:	00000020 00000000 49544f4e 203a4543      .......NOTICE: 
  969b78:	00000020 00000000 4e524157 3a474e49      .......WARNING:
  969b88:	00000020 00000000 4f464e49 2020203a      .......INFO:   
  969b98:	00000020 00000000 42524556 3a45534f      .......VERBOSE:
  969ba8:	00000020 00000000                        .......

0000000000969bb0 <plat_prefix_str>:
  969bb0:	00969b60 00000000 00969b70 00000000     `.......p.......
  969bc0:	00969b80 00000000 00969b90 00000000     ................
  969bd0:	00969ba0 00000000 686e550a 6c646e61     .........Unhandl
  969be0:	45206465 72657478 206c616e 726f6241     ed External Abor
  969bf0:	65722074 76696563 6f206465 7830206e     t received on 0x
  969c00:	20786c25 45207461 0a21334c 00000000     %lx at EL3!.....
  969c10:	7865200a 74706563 206e6f69 73616572     . exception reas
  969c20:	253d6e6f 79732075 6f72646e 303d656d     on=%u syndrome=0
  969c30:	6c6c2578                                 x%llx..

0000000000969c37 <panic_msg>:
  969c37:	50          	.byte	0x50
  969c38:	43494e41 	.word	0x43494e41
  969c3c:	20746120 	.word	0x20746120
  969c40:	3a204350 	.word	0x3a204350
  969c44:	00783020 	.word	0x00783020
  969c48:	00007830 	.word	0x00007830
  969c4c:	00000000 	.word	0x00000000

0000000000969c50 <__RT_SVC_DESCS_START__>:
  969c50:	00010202 	.word	0x00010202
  969c54:	00000000 	.word	0x00000000
  969c58:	00969890 	.word	0x00969890
  969c5c:	00000000 	.word	0x00000000
  969c60:	00961a00 	.word	0x00961a00
  969c64:	00000000 	.word	0x00000000
  969c68:	00961a08 	.word	0x00961a08
  969c6c:	00000000 	.word	0x00000000

0000000000969c70 <__svc_desc_arm_arch_svc>:
  969c70:	00010000 00000000 00969a88 00000000     ................
	...
  969c88:	009653d8 00000000                       .S......

0000000000969c90 <__svc_desc_std_svc>:
  969c90:	00010404 00000000 00969a98 00000000     ................
  969ca0:	00965498 00000000 009654c0 00000000     .T.......T......

0000000000969cb0 <__svc_desc_opteed_std>:
  969cb0:	00003f32 00000000 00969af8 00000000     2?..............
	...
  969cc8:	009678e0 00000000                       .x......

0000000000969cd0 <__svc_desc_opteed_fast>:
  969cd0:	00013f32 00000000 00969b08 00000000     2?..............
  969ce0:	00967b28 00000000 009678e0 00000000     ({.......x......

0000000000969cf0 <__CPU_OPS_START__>:
  969cf0:	410fd030 	.word	0x410fd030
  969cf4:	00000000 	.word	0x00000000
  969cf8:	0096835c 	.word	0x0096835c
	...
  969d18:	00968384 	.word	0x00968384
  969d1c:	00000000 	.word	0x00000000
  969d20:	0096839c 	.word	0x0096839c
  969d24:	00000000 	.word	0x00000000

0000000000969d28 <__cb_func_spe_drain_buffers_hookcm_entering_secure_world>:
  969d28:	00967640 00000000                       @v......

0000000000969d30 <__cb_func_enable_sve_hookcm_entering_normal_world>:
  969d30:	009676e0 00000000                       .v......

0000000000969d38 <__cb_func_disable_sve_hookcm_exited_normal_world>:
  969d38:	009676a8 00000000                       .v......

0000000000969d40 <__pubsub_cm_exited_normal_world_end>:
	...

000000000096a000 <sync_exception_sp_el0>:
  96a000:	17fff906 	b	968418 <report_unhandled_exception>
	...

000000000096a080 <irq_sp_el0>:
  96a080:	17fff8e6 	b	968418 <report_unhandled_exception>
	...

000000000096a100 <fiq_sp_el0>:
  96a100:	17fff8c6 	b	968418 <report_unhandled_exception>
	...

000000000096a180 <serror_sp_el0>:
  96a180:	97fffb02 	bl	968d88 <plat_handle_el3_ea>
	...

000000000096a200 <sync_exception_sp_elx>:
  96a200:	17fff886 	b	968418 <report_unhandled_exception>
	...

000000000096a280 <irq_sp_elx>:
  96a280:	17fff866 	b	968418 <report_unhandled_exception>
	...

000000000096a300 <fiq_sp_elx>:
  96a300:	17fff846 	b	968418 <report_unhandled_exception>
	...

000000000096a380 <serror_sp_elx>:
  96a380:	97fffa82 	bl	968d88 <plat_handle_el3_ea>
	...

000000000096a400 <sync_exception_aarch64>:
  96a400:	d50344ff 	msr	daifclr, #0x4
  96a404:	f9007bfe 	str	x30, [sp, #240]
  96a408:	d53e521e 	mrs	x30, esr_el3
  96a40c:	d35a7fde 	ubfx	x30, x30, #26, #6
  96a410:	f1004fdf 	cmp	x30, #0x13
  96a414:	54ff0820 	b.eq	968518 <smc_handler>  // b.none
  96a418:	f1005fdf 	cmp	x30, #0x17
  96a41c:	54ff0800 	b.eq	96851c <smc_handler64>  // b.none
  96a420:	f9407bfe 	ldr	x30, [sp, #240]
  96a424:	17fff7fe 	b	96841c <enter_lower_el_sync_ea>
	...

000000000096a480 <irq_aarch64>:
  96a480:	d50344ff 	msr	daifclr, #0x4
  96a484:	f9007bfe 	str	x30, [sp, #240]
  96a488:	97fff91f 	bl	968904 <save_gp_pmcr_pauth_regs>
  96a48c:	d53e4000 	mrs	x0, spsr_el3
  96a490:	d53e4021 	mrs	x1, elr_el3
  96a494:	a91187e0 	stp	x0, x1, [sp, #280]
  96a498:	f9408be2 	ldr	x2, [sp, #272]
  96a49c:	910003f4 	mov	x20, sp
  96a4a0:	d50040bf 	msr	spsel, #0x0
  96a4a4:	9100005f 	mov	sp, x2
  96a4a8:	97ffea08 	bl	964cc8 <plat_ic_get_pending_interrupt_type>
  96a4ac:	f1000c1f 	cmp	x0, #0x3
  96a4b0:	54000140 	b.eq	96a4d8 <interrupt_exit_irq_aarch64>  // b.none
  96a4b4:	97ffeb4d 	bl	9651e8 <get_interrupt_type_handler>
  96a4b8:	b4000100 	cbz	x0, 96a4d8 <interrupt_exit_irq_aarch64>
  96a4bc:	aa0003f5 	mov	x21, x0
  96a4c0:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
  96a4c4:	d53e1102 	mrs	x2, scr_el3
  96a4c8:	d3400041 	ubfx	x1, x2, #0, #1
  96a4cc:	aa1403e2 	mov	x2, x20
  96a4d0:	aa1f03e3 	mov	x3, xzr
  96a4d4:	d63f02a0 	blr	x21

000000000096a4d8 <interrupt_exit_irq_aarch64>:
  96a4d8:	17fff942 	b	9689e0 <el3_exit>
	...

000000000096a500 <fiq_aarch64>:
  96a500:	d50344ff 	msr	daifclr, #0x4
  96a504:	f9007bfe 	str	x30, [sp, #240]
  96a508:	97fff8ff 	bl	968904 <save_gp_pmcr_pauth_regs>
  96a50c:	d53e4000 	mrs	x0, spsr_el3
  96a510:	d53e4021 	mrs	x1, elr_el3
  96a514:	a91187e0 	stp	x0, x1, [sp, #280]
  96a518:	f9408be2 	ldr	x2, [sp, #272]
  96a51c:	910003f4 	mov	x20, sp
  96a520:	d50040bf 	msr	spsel, #0x0
  96a524:	9100005f 	mov	sp, x2
  96a528:	97ffe9e8 	bl	964cc8 <plat_ic_get_pending_interrupt_type>
  96a52c:	f1000c1f 	cmp	x0, #0x3
  96a530:	54000140 	b.eq	96a558 <interrupt_exit_fiq_aarch64>  // b.none
  96a534:	97ffeb2d 	bl	9651e8 <get_interrupt_type_handler>
  96a538:	b4000100 	cbz	x0, 96a558 <interrupt_exit_fiq_aarch64>
  96a53c:	aa0003f5 	mov	x21, x0
  96a540:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
  96a544:	d53e1102 	mrs	x2, scr_el3
  96a548:	d3400041 	ubfx	x1, x2, #0, #1
  96a54c:	aa1403e2 	mov	x2, x20
  96a550:	aa1f03e3 	mov	x3, xzr
  96a554:	d63f02a0 	blr	x21

000000000096a558 <interrupt_exit_fiq_aarch64>:
  96a558:	17fff922 	b	9689e0 <el3_exit>
	...

000000000096a580 <serror_aarch64>:
  96a580:	d50344ff 	msr	daifclr, #0x4
  96a584:	17fff7c3 	b	968490 <enter_lower_el_async_ea>
	...

000000000096a600 <sync_exception_aarch32>:
  96a600:	d50344ff 	msr	daifclr, #0x4
  96a604:	f9007bfe 	str	x30, [sp, #240]
  96a608:	d53e521e 	mrs	x30, esr_el3
  96a60c:	d35a7fde 	ubfx	x30, x30, #26, #6
  96a610:	f1004fdf 	cmp	x30, #0x13
  96a614:	54fef820 	b.eq	968518 <smc_handler>  // b.none
  96a618:	f1005fdf 	cmp	x30, #0x17
  96a61c:	54fef800 	b.eq	96851c <smc_handler64>  // b.none
  96a620:	f9407bfe 	ldr	x30, [sp, #240]
  96a624:	17fff77e 	b	96841c <enter_lower_el_sync_ea>
	...

000000000096a680 <irq_aarch32>:
  96a680:	d50344ff 	msr	daifclr, #0x4
  96a684:	f9007bfe 	str	x30, [sp, #240]
  96a688:	97fff89f 	bl	968904 <save_gp_pmcr_pauth_regs>
  96a68c:	d53e4000 	mrs	x0, spsr_el3
  96a690:	d53e4021 	mrs	x1, elr_el3
  96a694:	a91187e0 	stp	x0, x1, [sp, #280]
  96a698:	f9408be2 	ldr	x2, [sp, #272]
  96a69c:	910003f4 	mov	x20, sp
  96a6a0:	d50040bf 	msr	spsel, #0x0
  96a6a4:	9100005f 	mov	sp, x2
  96a6a8:	97ffe988 	bl	964cc8 <plat_ic_get_pending_interrupt_type>
  96a6ac:	f1000c1f 	cmp	x0, #0x3
  96a6b0:	54000140 	b.eq	96a6d8 <interrupt_exit_irq_aarch32>  // b.none
  96a6b4:	97ffeacd 	bl	9651e8 <get_interrupt_type_handler>
  96a6b8:	b4000100 	cbz	x0, 96a6d8 <interrupt_exit_irq_aarch32>
  96a6bc:	aa0003f5 	mov	x21, x0
  96a6c0:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
  96a6c4:	d53e1102 	mrs	x2, scr_el3
  96a6c8:	d3400041 	ubfx	x1, x2, #0, #1
  96a6cc:	aa1403e2 	mov	x2, x20
  96a6d0:	aa1f03e3 	mov	x3, xzr
  96a6d4:	d63f02a0 	blr	x21

000000000096a6d8 <interrupt_exit_irq_aarch32>:
  96a6d8:	17fff8c2 	b	9689e0 <el3_exit>
	...

000000000096a700 <fiq_aarch32>:
  96a700:	d50344ff 	msr	daifclr, #0x4
  96a704:	f9007bfe 	str	x30, [sp, #240]
  96a708:	97fff87f 	bl	968904 <save_gp_pmcr_pauth_regs>
  96a70c:	d53e4000 	mrs	x0, spsr_el3
  96a710:	d53e4021 	mrs	x1, elr_el3
  96a714:	a91187e0 	stp	x0, x1, [sp, #280]
  96a718:	f9408be2 	ldr	x2, [sp, #272]
  96a71c:	910003f4 	mov	x20, sp
  96a720:	d50040bf 	msr	spsel, #0x0
  96a724:	9100005f 	mov	sp, x2
  96a728:	97ffe968 	bl	964cc8 <plat_ic_get_pending_interrupt_type>
  96a72c:	f1000c1f 	cmp	x0, #0x3
  96a730:	54000140 	b.eq	96a758 <interrupt_exit_fiq_aarch32>  // b.none
  96a734:	97ffeaad 	bl	9651e8 <get_interrupt_type_handler>
  96a738:	b4000100 	cbz	x0, 96a758 <interrupt_exit_fiq_aarch32>
  96a73c:	aa0003f5 	mov	x21, x0
  96a740:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
  96a744:	d53e1102 	mrs	x2, scr_el3
  96a748:	d3400041 	ubfx	x1, x2, #0, #1
  96a74c:	aa1403e2 	mov	x2, x20
  96a750:	aa1f03e3 	mov	x3, xzr
  96a754:	d63f02a0 	blr	x21

000000000096a758 <interrupt_exit_fiq_aarch32>:
  96a758:	17fff8a2 	b	9689e0 <el3_exit>
	...

000000000096a780 <serror_aarch32>:
  96a780:	d50344ff 	msr	daifclr, #0x4
  96a784:	17fff743 	b	968490 <enter_lower_el_async_ea>
	...

000000000096a800 <__RO_END_UNALIGNED__>:
	...
