# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do asip_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/ex_stage_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:59 on Jul 10,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/ex_stage_test.sv 
# -- Compiling module ex_stage_test
# 
# Top level modules:
# 	ex_stage_test
# End time: 19:36:00 on Jul 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/opb_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:00 on Jul 10,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/opb_mux.sv 
# -- Compiling module opb_mux
# 
# Top level modules:
# 	opb_mux
# End time: 19:36:00 on Jul 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:00 on Jul 10,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:36:00 on Jul 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/ex_stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:00 on Jul 10,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/ex_stage.sv 
# -- Compiling module ex_stage
# 
# Top level modules:
# 	ex_stage
# End time: 19:36:00 on Jul 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ex_stage_test
# vsim work.ex_stage_test 
# Start time: 19:36:05 on Jul 10,2020
# Loading sv_std.std
# Loading work.ex_stage_test
# Loading work.ex_stage
# Loading work.opb_mux
# Loading work.alu
add wave -position end  sim:/ex_stage_test/alu_func
add wave -position end  sim:/ex_stage_test/opb_selector
add wave -position end  sim:/ex_stage_test/Z
add wave -position end  sim:/ex_stage_test/C
add wave -position end  sim:/ex_stage_test/rda
add wave -position end  sim:/ex_stage_test/rdb
add wave -position end  sim:/ex_stage_test/extended
add wave -position end  sim:/ex_stage_test/alu_result
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: erick  Hostname: DESKTOP-4PN9CM5  ProcessID: 12636
#           Attempting to use alternate WLF file "./wlft86gh1y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft86gh1y
run 300
# rda=aa00aa00, rdb=00aa00aa, extended=00004444, alu_func=0, opb_selector=0, result=aaaaaaaa, Z=0
# 
# rda=aa00aa01, rdb=00aa00aa, extended=00004444, alu_func=0, opb_selector=0, result=aaaaaaab, Z=0
# 
# rda=aa00aa00, rdb=00aa00aa, extended=00004444, alu_func=0, opb_selector=1, result=aa00ee44, Z=0
# 
# rda=aa00aa01, rdb=00aa00aa, extended=00004444, alu_func=0, opb_selector=1, result=aa00ee45, Z=0
# 
# rda=aa00aa00, rdb=00aa00aa, extended=00004444, alu_func=1, opb_selector=0, result=a956a956, Z=0
# 
# rda=aa00aa00, rdb=aa00aa00, extended=00004444, alu_func=1, opb_selector=0, result=00000000, Z=1
# 
# rda=aa00aa00, rdb=00aa00aa, extended=00004444, alu_func=1, opb_selector=1, result=aa0065bc, Z=0
# 
# rda=00004444, rdb=aa00aa00, extended=00004444, alu_func=1, opb_selector=1, result=00000000, Z=1
# 
# rda=00004444, rdb=aa00aa00, extended=00004444, alu_func=1, opb_selector=0, result=55ff9a44, Z=0
# 
# rda=00004444, rdb=aa00aa00, extended=00004444, alu_func=1, opb_selector=1, result=00000000, Z=1
# 
# End time: 19:41:51 on Jul 10,2020, Elapsed time: 0:05:46
# Errors: 0, Warnings: 2
