
TP_PdM_Emma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004520  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001cc  080046d0  080046d0  000146d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800489c  0800489c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800489c  0800489c  0001489c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048a4  080048a4  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048a4  080048a4  000148a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048a8  080048a8  000148a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080048ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
 10 .bss          00000134  2000008c  2000008c  0002008c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001c0  200001c0  0002008c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c46c  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002489  00000000  00000000  0002c528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a40  00000000  00000000  0002e9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000928  00000000  00000000  0002f3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028672  00000000  00000000  0002fd20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010f32  00000000  00000000  00058392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f00ac  00000000  00000000  000692c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00159370  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002f10  00000000  00000000  001593c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080046b8 	.word	0x080046b8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000090 	.word	0x20000090
 80001ec:	080046b8 	.word	0x080046b8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <iniciaADC>:

/* Variable used to get converted value */
__IO uint16_t uhADCxConvertedValue = 0;

void iniciaADC()
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig;

	//##-1- Configure the ADC peripheral #######################################
	AdcHandle.Instance                   = ADC1;
 800059a:	4b1e      	ldr	r3, [pc, #120]	; (8000614 <iniciaADC+0x80>)
 800059c:	4a1e      	ldr	r2, [pc, #120]	; (8000618 <iniciaADC+0x84>)
 800059e:	601a      	str	r2, [r3, #0]
	AdcHandle.Init.ClockPrescaler        = ADC_CLOCKPRESCALER_PCLK_DIV2;
 80005a0:	4b1c      	ldr	r3, [pc, #112]	; (8000614 <iniciaADC+0x80>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	605a      	str	r2, [r3, #4]
	AdcHandle.Init.Resolution            = ADC_RESOLUTION12b;
 80005a6:	4b1b      	ldr	r3, [pc, #108]	; (8000614 <iniciaADC+0x80>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	609a      	str	r2, [r3, #8]
	AdcHandle.Init.ScanConvMode          = DISABLE;                       // Sequencer disabled (ADC conversion on only 1 channel: channel set on rank 1)
 80005ac:	4b19      	ldr	r3, [pc, #100]	; (8000614 <iniciaADC+0x80>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	611a      	str	r2, [r3, #16]
	AdcHandle.Init.ContinuousConvMode    = ENABLE;                        // Continuous mode disabled to have only 1 conversion at each conversion trig
 80005b2:	4b18      	ldr	r3, [pc, #96]	; (8000614 <iniciaADC+0x80>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	761a      	strb	r2, [r3, #24]
	AdcHandle.Init.DiscontinuousConvMode = DISABLE;                       // Parameter discarded because sequencer is disabled
 80005b8:	4b16      	ldr	r3, [pc, #88]	; (8000614 <iniciaADC+0x80>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	f883 2020 	strb.w	r2, [r3, #32]
	AdcHandle.Init.NbrOfDiscConversion   = 0;
 80005c0:	4b14      	ldr	r3, [pc, #80]	; (8000614 <iniciaADC+0x80>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	625a      	str	r2, [r3, #36]	; 0x24
	AdcHandle.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;        // Conversion start trigged at each external event
 80005c6:	4b13      	ldr	r3, [pc, #76]	; (8000614 <iniciaADC+0x80>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	62da      	str	r2, [r3, #44]	; 0x2c
	AdcHandle.Init.ExternalTrigConv      = ADC_EXTERNALTRIGCONV_T1_CC1;
 80005cc:	4b11      	ldr	r3, [pc, #68]	; (8000614 <iniciaADC+0x80>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	629a      	str	r2, [r3, #40]	; 0x28
	AdcHandle.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 80005d2:	4b10      	ldr	r3, [pc, #64]	; (8000614 <iniciaADC+0x80>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	60da      	str	r2, [r3, #12]
	AdcHandle.Init.NbrOfConversion       = 1;
 80005d8:	4b0e      	ldr	r3, [pc, #56]	; (8000614 <iniciaADC+0x80>)
 80005da:	2201      	movs	r2, #1
 80005dc:	61da      	str	r2, [r3, #28]
	AdcHandle.Init.DMAContinuousRequests = ENABLE;
 80005de:	4b0d      	ldr	r3, [pc, #52]	; (8000614 <iniciaADC+0x80>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	AdcHandle.Init.EOCSelection          = DISABLE;
 80005e6:	4b0b      	ldr	r3, [pc, #44]	; (8000614 <iniciaADC+0x80>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	615a      	str	r2, [r3, #20]

	if (HAL_ADC_Init(&AdcHandle) != HAL_OK)
 80005ec:	4809      	ldr	r0, [pc, #36]	; (8000614 <iniciaADC+0x80>)
 80005ee:	f000 fc15 	bl	8000e1c <HAL_ADC_Init>
	}

	//printf("HAL_ADC_Init OK\r\n");

	//##-2- Configure ADC regular channel ######################################
	sConfig.Channel      = ADC_CHANNEL_3;
 80005f2:	2303      	movs	r3, #3
 80005f4:	603b      	str	r3, [r7, #0]
	sConfig.Rank         = 1;
 80005f6:	2301      	movs	r3, #1
 80005f8:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005fa:	2300      	movs	r3, #0
 80005fc:	60bb      	str	r3, [r7, #8]
	sConfig.Offset       = 0;
 80005fe:	2300      	movs	r3, #0
 8000600:	60fb      	str	r3, [r7, #12]

	if (HAL_ADC_ConfigChannel(&AdcHandle, &sConfig) != HAL_OK)
 8000602:	463b      	mov	r3, r7
 8000604:	4619      	mov	r1, r3
 8000606:	4803      	ldr	r0, [pc, #12]	; (8000614 <iniciaADC+0x80>)
 8000608:	f000 fdea 	bl	80011e0 <HAL_ADC_ConfigChannel>
	//{
		 //Start Conversation Error
		//Error_Handler();
	//}
	//printf("HAL_ADC_Start_DMA OK\r\n");
}
 800060c:	bf00      	nop
 800060e:	3710      	adds	r7, #16
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	200000a8 	.word	0x200000a8
 8000618:	40012000 	.word	0x40012000

0800061c <myADCread>:

uint32_t myADCread()
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
	uint32_t valorLeidoADC;
	valorLeidoADC = HAL_ADC_GetValue(&AdcHandle);
 8000622:	480c      	ldr	r0, [pc, #48]	; (8000654 <myADCread+0x38>)
 8000624:	f000 fdce 	bl	80011c4 <HAL_ADC_GetValue>
 8000628:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(&AdcHandle);
 800062a:	480a      	ldr	r0, [pc, #40]	; (8000654 <myADCread+0x38>)
 800062c:	f000 fc3a 	bl	8000ea4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&AdcHandle,0xFFF);
 8000630:	f640 71ff 	movw	r1, #4095	; 0xfff
 8000634:	4807      	ldr	r0, [pc, #28]	; (8000654 <myADCread+0x38>)
 8000636:	f000 fd3a 	bl	80010ae <HAL_ADC_PollForConversion>
	valorLeidoADC = HAL_ADC_GetValue(&AdcHandle);
 800063a:	4806      	ldr	r0, [pc, #24]	; (8000654 <myADCread+0x38>)
 800063c:	f000 fdc2 	bl	80011c4 <HAL_ADC_GetValue>
 8000640:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop(&AdcHandle);
 8000642:	4804      	ldr	r0, [pc, #16]	; (8000654 <myADCread+0x38>)
 8000644:	f000 fd00 	bl	8001048 <HAL_ADC_Stop>
	return valorLeidoADC;
 8000648:	687b      	ldr	r3, [r7, #4]
}
 800064a:	4618      	mov	r0, r3
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	200000a8 	.word	0x200000a8

08000658 <debounceFSM_init>:
//Función: carga el estado inicial
//Entrada: ninguna
//Salida:  ninguna
//Nota: es una función pública porque se llama desde fuera del módulo (main)
void debounceFSM_init()
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
	delayInit(&delayAntiRebote, TIME_ANTIREBOTE);
 800065c:	2128      	movs	r1, #40	; 0x28
 800065e:	4804      	ldr	r0, [pc, #16]	; (8000670 <debounceFSM_init+0x18>)
 8000660:	f000 f80a 	bl	8000678 <delayInit>
	actualState = BUTTON_UP;
 8000664:	4b03      	ldr	r3, [pc, #12]	; (8000674 <debounceFSM_init+0x1c>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	200000f0 	.word	0x200000f0
 8000674:	200000fc 	.word	0x200000fc

08000678 <delayInit>:

// Entrada: Puntero al delay y su duración en ms
// Salida: Ninguna
// Función: Inicializa los parámetros internos del delay
void delayInit( delay_t * delay, tick_t duration )
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	6039      	str	r1, [r7, #0]
	if((delay != NULL) && (duration > 0))			// Verifica que el puntero sea valido y que la duracion sea un valor positivo
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d00b      	beq.n	80006a0 <delayInit+0x28>
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d008      	beq.n	80006a0 <delayInit+0x28>
	{
		delay->startTime = 0;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
		delay->duration = duration;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	683a      	ldr	r2, [r7, #0]
 8000698:	605a      	str	r2, [r3, #4]
		delay->running = false;						// Inicializa el delay detenido
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2200      	movs	r2, #0
 800069e:	721a      	strb	r2, [r3, #8]
	}
}
 80006a0:	bf00      	nop
 80006a2:	370c      	adds	r7, #12
 80006a4:	46bd      	mov	sp, r7
 80006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006aa:	4770      	bx	lr

080006ac <inputsInit>:

// Entrada: Ninguna
// Salida: Ninguna
// Función: Inicialización de los leds de mi placa (diferente a Nucleo)
void inputsInit()
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= (1<<0); //Habilita puerto A <-- para user Button PA0 (EMMA)
 80006b0:	4ba9      	ldr	r3, [pc, #676]	; (8000958 <inputsInit+0x2ac>)
 80006b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b4:	4aa8      	ldr	r2, [pc, #672]	; (8000958 <inputsInit+0x2ac>)
 80006b6:	f043 0301 	orr.w	r3, r3, #1
 80006ba:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= (1<<1); //Habilita puerto B <-- para leds externos
 80006bc:	4ba6      	ldr	r3, [pc, #664]	; (8000958 <inputsInit+0x2ac>)
 80006be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c0:	4aa5      	ldr	r2, [pc, #660]	; (8000958 <inputsInit+0x2ac>)
 80006c2:	f043 0302 	orr.w	r3, r3, #2
 80006c6:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= (1<<2); //Habilita puerto C <-- para user Button PC13 (CESE)
 80006c8:	4ba3      	ldr	r3, [pc, #652]	; (8000958 <inputsInit+0x2ac>)
 80006ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006cc:	4aa2      	ldr	r2, [pc, #648]	; (8000958 <inputsInit+0x2ac>)
 80006ce:	f043 0304 	orr.w	r3, r3, #4
 80006d2:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= (1<<6); //Habilita puerto G <-- para leds 3 y 4 (PG13 y PG14)
 80006d4:	4ba0      	ldr	r3, [pc, #640]	; (8000958 <inputsInit+0x2ac>)
 80006d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d8:	4a9f      	ldr	r2, [pc, #636]	; (8000958 <inputsInit+0x2ac>)
 80006da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006de:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->MODER   &=~ (3<<0);   			//00 --> entrada
 80006e0:	4b9e      	ldr	r3, [pc, #632]	; (800095c <inputsInit+0x2b0>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a9d      	ldr	r2, [pc, #628]	; (800095c <inputsInit+0x2b0>)
 80006e6:	f023 0303 	bic.w	r3, r3, #3
 80006ea:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR   &=~ (1<<0);				//10 --> pull down
 80006ec:	4b9b      	ldr	r3, [pc, #620]	; (800095c <inputsInit+0x2b0>)
 80006ee:	68db      	ldr	r3, [r3, #12]
 80006f0:	4a9a      	ldr	r2, [pc, #616]	; (800095c <inputsInit+0x2b0>)
 80006f2:	f023 0301 	bic.w	r3, r3, #1
 80006f6:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR   |=  (1<<1);
 80006f8:	4b98      	ldr	r3, [pc, #608]	; (800095c <inputsInit+0x2b0>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	4a97      	ldr	r2, [pc, #604]	; (800095c <inputsInit+0x2b0>)
 80006fe:	f043 0302 	orr.w	r3, r3, #2
 8000702:	60d3      	str	r3, [r2, #12]

	GPIOC->MODER   &=~ (3<<0);   			//00 --> entrada
 8000704:	4b96      	ldr	r3, [pc, #600]	; (8000960 <inputsInit+0x2b4>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a95      	ldr	r2, [pc, #596]	; (8000960 <inputsInit+0x2b4>)
 800070a:	f023 0303 	bic.w	r3, r3, #3
 800070e:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR   &=~ (1<<0);				//10 --> pull down
 8000710:	4b93      	ldr	r3, [pc, #588]	; (8000960 <inputsInit+0x2b4>)
 8000712:	68db      	ldr	r3, [r3, #12]
 8000714:	4a92      	ldr	r2, [pc, #584]	; (8000960 <inputsInit+0x2b4>)
 8000716:	f023 0301 	bic.w	r3, r3, #1
 800071a:	60d3      	str	r3, [r2, #12]
	GPIOC->PUPDR   |=  (1<<1);
 800071c:	4b90      	ldr	r3, [pc, #576]	; (8000960 <inputsInit+0x2b4>)
 800071e:	68db      	ldr	r3, [r3, #12]
 8000720:	4a8f      	ldr	r2, [pc, #572]	; (8000960 <inputsInit+0x2b4>)
 8000722:	f043 0302 	orr.w	r3, r3, #2
 8000726:	60d3      	str	r3, [r2, #12]

	GPIOB->MODER   &=~ (1<<(miLD1*2+1));
 8000728:	4b8e      	ldr	r3, [pc, #568]	; (8000964 <inputsInit+0x2b8>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a8e      	ldr	r2, [pc, #568]	; (8000968 <inputsInit+0x2bc>)
 800072e:	6812      	ldr	r2, [r2, #0]
 8000730:	0052      	lsls	r2, r2, #1
 8000732:	3201      	adds	r2, #1
 8000734:	2101      	movs	r1, #1
 8000736:	fa01 f202 	lsl.w	r2, r1, r2
 800073a:	43d2      	mvns	r2, r2
 800073c:	4611      	mov	r1, r2
 800073e:	4a89      	ldr	r2, [pc, #548]	; (8000964 <inputsInit+0x2b8>)
 8000740:	400b      	ands	r3, r1
 8000742:	6013      	str	r3, [r2, #0]
	GPIOB->MODER   |=  (1<<miLD1*2);
 8000744:	4b87      	ldr	r3, [pc, #540]	; (8000964 <inputsInit+0x2b8>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a87      	ldr	r2, [pc, #540]	; (8000968 <inputsInit+0x2bc>)
 800074a:	6812      	ldr	r2, [r2, #0]
 800074c:	0052      	lsls	r2, r2, #1
 800074e:	2101      	movs	r1, #1
 8000750:	fa01 f202 	lsl.w	r2, r1, r2
 8000754:	4611      	mov	r1, r2
 8000756:	4a83      	ldr	r2, [pc, #524]	; (8000964 <inputsInit+0x2b8>)
 8000758:	430b      	orrs	r3, r1
 800075a:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER  &=~ (1<<miLD1);
 800075c:	4b81      	ldr	r3, [pc, #516]	; (8000964 <inputsInit+0x2b8>)
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	4a81      	ldr	r2, [pc, #516]	; (8000968 <inputsInit+0x2bc>)
 8000762:	6812      	ldr	r2, [r2, #0]
 8000764:	2101      	movs	r1, #1
 8000766:	fa01 f202 	lsl.w	r2, r1, r2
 800076a:	43d2      	mvns	r2, r2
 800076c:	4611      	mov	r1, r2
 800076e:	4a7d      	ldr	r2, [pc, #500]	; (8000964 <inputsInit+0x2b8>)
 8000770:	400b      	ands	r3, r1
 8000772:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR &=~ (3<<miLD1*3);
 8000774:	4b7b      	ldr	r3, [pc, #492]	; (8000964 <inputsInit+0x2b8>)
 8000776:	6899      	ldr	r1, [r3, #8]
 8000778:	4b7b      	ldr	r3, [pc, #492]	; (8000968 <inputsInit+0x2bc>)
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	4613      	mov	r3, r2
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	4413      	add	r3, r2
 8000782:	2203      	movs	r2, #3
 8000784:	fa02 f303 	lsl.w	r3, r2, r3
 8000788:	43db      	mvns	r3, r3
 800078a:	4a76      	ldr	r2, [pc, #472]	; (8000964 <inputsInit+0x2b8>)
 800078c:	400b      	ands	r3, r1
 800078e:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR   &=~ (3<<miLD1*3);
 8000790:	4b74      	ldr	r3, [pc, #464]	; (8000964 <inputsInit+0x2b8>)
 8000792:	68d9      	ldr	r1, [r3, #12]
 8000794:	4b74      	ldr	r3, [pc, #464]	; (8000968 <inputsInit+0x2bc>)
 8000796:	681a      	ldr	r2, [r3, #0]
 8000798:	4613      	mov	r3, r2
 800079a:	005b      	lsls	r3, r3, #1
 800079c:	4413      	add	r3, r2
 800079e:	2203      	movs	r2, #3
 80007a0:	fa02 f303 	lsl.w	r3, r2, r3
 80007a4:	43db      	mvns	r3, r3
 80007a6:	4a6f      	ldr	r2, [pc, #444]	; (8000964 <inputsInit+0x2b8>)
 80007a8:	400b      	ands	r3, r1
 80007aa:	60d3      	str	r3, [r2, #12]

	GPIOB->MODER   &=~ (1<<(miLD2*2+1));
 80007ac:	4b6d      	ldr	r3, [pc, #436]	; (8000964 <inputsInit+0x2b8>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a6e      	ldr	r2, [pc, #440]	; (800096c <inputsInit+0x2c0>)
 80007b2:	6812      	ldr	r2, [r2, #0]
 80007b4:	0052      	lsls	r2, r2, #1
 80007b6:	3201      	adds	r2, #1
 80007b8:	2101      	movs	r1, #1
 80007ba:	fa01 f202 	lsl.w	r2, r1, r2
 80007be:	43d2      	mvns	r2, r2
 80007c0:	4611      	mov	r1, r2
 80007c2:	4a68      	ldr	r2, [pc, #416]	; (8000964 <inputsInit+0x2b8>)
 80007c4:	400b      	ands	r3, r1
 80007c6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER   |=  (1<<miLD2*2);
 80007c8:	4b66      	ldr	r3, [pc, #408]	; (8000964 <inputsInit+0x2b8>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a67      	ldr	r2, [pc, #412]	; (800096c <inputsInit+0x2c0>)
 80007ce:	6812      	ldr	r2, [r2, #0]
 80007d0:	0052      	lsls	r2, r2, #1
 80007d2:	2101      	movs	r1, #1
 80007d4:	fa01 f202 	lsl.w	r2, r1, r2
 80007d8:	4611      	mov	r1, r2
 80007da:	4a62      	ldr	r2, [pc, #392]	; (8000964 <inputsInit+0x2b8>)
 80007dc:	430b      	orrs	r3, r1
 80007de:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER  &=~ (1<<miLD2);
 80007e0:	4b60      	ldr	r3, [pc, #384]	; (8000964 <inputsInit+0x2b8>)
 80007e2:	685b      	ldr	r3, [r3, #4]
 80007e4:	4a61      	ldr	r2, [pc, #388]	; (800096c <inputsInit+0x2c0>)
 80007e6:	6812      	ldr	r2, [r2, #0]
 80007e8:	2101      	movs	r1, #1
 80007ea:	fa01 f202 	lsl.w	r2, r1, r2
 80007ee:	43d2      	mvns	r2, r2
 80007f0:	4611      	mov	r1, r2
 80007f2:	4a5c      	ldr	r2, [pc, #368]	; (8000964 <inputsInit+0x2b8>)
 80007f4:	400b      	ands	r3, r1
 80007f6:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR &=~ (3<<miLD2*2);
 80007f8:	4b5a      	ldr	r3, [pc, #360]	; (8000964 <inputsInit+0x2b8>)
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	4a5b      	ldr	r2, [pc, #364]	; (800096c <inputsInit+0x2c0>)
 80007fe:	6812      	ldr	r2, [r2, #0]
 8000800:	0052      	lsls	r2, r2, #1
 8000802:	2103      	movs	r1, #3
 8000804:	fa01 f202 	lsl.w	r2, r1, r2
 8000808:	43d2      	mvns	r2, r2
 800080a:	4611      	mov	r1, r2
 800080c:	4a55      	ldr	r2, [pc, #340]	; (8000964 <inputsInit+0x2b8>)
 800080e:	400b      	ands	r3, r1
 8000810:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR   &=~ (3<<miLD2*2);
 8000812:	4b54      	ldr	r3, [pc, #336]	; (8000964 <inputsInit+0x2b8>)
 8000814:	68db      	ldr	r3, [r3, #12]
 8000816:	4a55      	ldr	r2, [pc, #340]	; (800096c <inputsInit+0x2c0>)
 8000818:	6812      	ldr	r2, [r2, #0]
 800081a:	0052      	lsls	r2, r2, #1
 800081c:	2103      	movs	r1, #3
 800081e:	fa01 f202 	lsl.w	r2, r1, r2
 8000822:	43d2      	mvns	r2, r2
 8000824:	4611      	mov	r1, r2
 8000826:	4a4f      	ldr	r2, [pc, #316]	; (8000964 <inputsInit+0x2b8>)
 8000828:	400b      	ands	r3, r1
 800082a:	60d3      	str	r3, [r2, #12]

	GPIOG->MODER   &=~ (1<<(miLD2bis*2+1));
 800082c:	4b50      	ldr	r3, [pc, #320]	; (8000970 <inputsInit+0x2c4>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a50      	ldr	r2, [pc, #320]	; (8000974 <inputsInit+0x2c8>)
 8000832:	6812      	ldr	r2, [r2, #0]
 8000834:	0052      	lsls	r2, r2, #1
 8000836:	3201      	adds	r2, #1
 8000838:	2101      	movs	r1, #1
 800083a:	fa01 f202 	lsl.w	r2, r1, r2
 800083e:	43d2      	mvns	r2, r2
 8000840:	4611      	mov	r1, r2
 8000842:	4a4b      	ldr	r2, [pc, #300]	; (8000970 <inputsInit+0x2c4>)
 8000844:	400b      	ands	r3, r1
 8000846:	6013      	str	r3, [r2, #0]
	GPIOG->MODER   |=  (1<<miLD2bis*2);
 8000848:	4b49      	ldr	r3, [pc, #292]	; (8000970 <inputsInit+0x2c4>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a49      	ldr	r2, [pc, #292]	; (8000974 <inputsInit+0x2c8>)
 800084e:	6812      	ldr	r2, [r2, #0]
 8000850:	0052      	lsls	r2, r2, #1
 8000852:	2101      	movs	r1, #1
 8000854:	fa01 f202 	lsl.w	r2, r1, r2
 8000858:	4611      	mov	r1, r2
 800085a:	4a45      	ldr	r2, [pc, #276]	; (8000970 <inputsInit+0x2c4>)
 800085c:	430b      	orrs	r3, r1
 800085e:	6013      	str	r3, [r2, #0]
	GPIOG->OTYPER  &=~ (1<<miLD2bis);
 8000860:	4b43      	ldr	r3, [pc, #268]	; (8000970 <inputsInit+0x2c4>)
 8000862:	685b      	ldr	r3, [r3, #4]
 8000864:	4a43      	ldr	r2, [pc, #268]	; (8000974 <inputsInit+0x2c8>)
 8000866:	6812      	ldr	r2, [r2, #0]
 8000868:	2101      	movs	r1, #1
 800086a:	fa01 f202 	lsl.w	r2, r1, r2
 800086e:	43d2      	mvns	r2, r2
 8000870:	4611      	mov	r1, r2
 8000872:	4a3f      	ldr	r2, [pc, #252]	; (8000970 <inputsInit+0x2c4>)
 8000874:	400b      	ands	r3, r1
 8000876:	6053      	str	r3, [r2, #4]
	GPIOG->OSPEEDR &=~ (3<<miLD2bis*2);
 8000878:	4b3d      	ldr	r3, [pc, #244]	; (8000970 <inputsInit+0x2c4>)
 800087a:	689b      	ldr	r3, [r3, #8]
 800087c:	4a3d      	ldr	r2, [pc, #244]	; (8000974 <inputsInit+0x2c8>)
 800087e:	6812      	ldr	r2, [r2, #0]
 8000880:	0052      	lsls	r2, r2, #1
 8000882:	2103      	movs	r1, #3
 8000884:	fa01 f202 	lsl.w	r2, r1, r2
 8000888:	43d2      	mvns	r2, r2
 800088a:	4611      	mov	r1, r2
 800088c:	4a38      	ldr	r2, [pc, #224]	; (8000970 <inputsInit+0x2c4>)
 800088e:	400b      	ands	r3, r1
 8000890:	6093      	str	r3, [r2, #8]
	GPIOG->PUPDR   &=~ (3<<miLD2bis*2);
 8000892:	4b37      	ldr	r3, [pc, #220]	; (8000970 <inputsInit+0x2c4>)
 8000894:	68db      	ldr	r3, [r3, #12]
 8000896:	4a37      	ldr	r2, [pc, #220]	; (8000974 <inputsInit+0x2c8>)
 8000898:	6812      	ldr	r2, [r2, #0]
 800089a:	0052      	lsls	r2, r2, #1
 800089c:	2103      	movs	r1, #3
 800089e:	fa01 f202 	lsl.w	r2, r1, r2
 80008a2:	43d2      	mvns	r2, r2
 80008a4:	4611      	mov	r1, r2
 80008a6:	4a32      	ldr	r2, [pc, #200]	; (8000970 <inputsInit+0x2c4>)
 80008a8:	400b      	ands	r3, r1
 80008aa:	60d3      	str	r3, [r2, #12]

	GPIOB->MODER   &=~ (1<<(miLD3*2+1));
 80008ac:	4b2d      	ldr	r3, [pc, #180]	; (8000964 <inputsInit+0x2b8>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a31      	ldr	r2, [pc, #196]	; (8000978 <inputsInit+0x2cc>)
 80008b2:	6812      	ldr	r2, [r2, #0]
 80008b4:	0052      	lsls	r2, r2, #1
 80008b6:	3201      	adds	r2, #1
 80008b8:	2101      	movs	r1, #1
 80008ba:	fa01 f202 	lsl.w	r2, r1, r2
 80008be:	43d2      	mvns	r2, r2
 80008c0:	4611      	mov	r1, r2
 80008c2:	4a28      	ldr	r2, [pc, #160]	; (8000964 <inputsInit+0x2b8>)
 80008c4:	400b      	ands	r3, r1
 80008c6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER   |=  (1<<miLD3*2);
 80008c8:	4b26      	ldr	r3, [pc, #152]	; (8000964 <inputsInit+0x2b8>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a2a      	ldr	r2, [pc, #168]	; (8000978 <inputsInit+0x2cc>)
 80008ce:	6812      	ldr	r2, [r2, #0]
 80008d0:	0052      	lsls	r2, r2, #1
 80008d2:	2101      	movs	r1, #1
 80008d4:	fa01 f202 	lsl.w	r2, r1, r2
 80008d8:	4611      	mov	r1, r2
 80008da:	4a22      	ldr	r2, [pc, #136]	; (8000964 <inputsInit+0x2b8>)
 80008dc:	430b      	orrs	r3, r1
 80008de:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER  &=~ (1<<miLD3);
 80008e0:	4b20      	ldr	r3, [pc, #128]	; (8000964 <inputsInit+0x2b8>)
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	4a24      	ldr	r2, [pc, #144]	; (8000978 <inputsInit+0x2cc>)
 80008e6:	6812      	ldr	r2, [r2, #0]
 80008e8:	2101      	movs	r1, #1
 80008ea:	fa01 f202 	lsl.w	r2, r1, r2
 80008ee:	43d2      	mvns	r2, r2
 80008f0:	4611      	mov	r1, r2
 80008f2:	4a1c      	ldr	r2, [pc, #112]	; (8000964 <inputsInit+0x2b8>)
 80008f4:	400b      	ands	r3, r1
 80008f6:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR &=~ (3<<miLD3*2);
 80008f8:	4b1a      	ldr	r3, [pc, #104]	; (8000964 <inputsInit+0x2b8>)
 80008fa:	689b      	ldr	r3, [r3, #8]
 80008fc:	4a1e      	ldr	r2, [pc, #120]	; (8000978 <inputsInit+0x2cc>)
 80008fe:	6812      	ldr	r2, [r2, #0]
 8000900:	0052      	lsls	r2, r2, #1
 8000902:	2103      	movs	r1, #3
 8000904:	fa01 f202 	lsl.w	r2, r1, r2
 8000908:	43d2      	mvns	r2, r2
 800090a:	4611      	mov	r1, r2
 800090c:	4a15      	ldr	r2, [pc, #84]	; (8000964 <inputsInit+0x2b8>)
 800090e:	400b      	ands	r3, r1
 8000910:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR   &=~ (3<<miLD3*2);
 8000912:	4b14      	ldr	r3, [pc, #80]	; (8000964 <inputsInit+0x2b8>)
 8000914:	68db      	ldr	r3, [r3, #12]
 8000916:	4a18      	ldr	r2, [pc, #96]	; (8000978 <inputsInit+0x2cc>)
 8000918:	6812      	ldr	r2, [r2, #0]
 800091a:	0052      	lsls	r2, r2, #1
 800091c:	2103      	movs	r1, #3
 800091e:	fa01 f202 	lsl.w	r2, r1, r2
 8000922:	43d2      	mvns	r2, r2
 8000924:	4611      	mov	r1, r2
 8000926:	4a0f      	ldr	r2, [pc, #60]	; (8000964 <inputsInit+0x2b8>)
 8000928:	400b      	ands	r3, r1
 800092a:	60d3      	str	r3, [r2, #12]

	GPIOB->MODER   &=~ (1<<(miLD3bis*2+1));
 800092c:	4b0d      	ldr	r3, [pc, #52]	; (8000964 <inputsInit+0x2b8>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a12      	ldr	r2, [pc, #72]	; (800097c <inputsInit+0x2d0>)
 8000932:	6812      	ldr	r2, [r2, #0]
 8000934:	0052      	lsls	r2, r2, #1
 8000936:	3201      	adds	r2, #1
 8000938:	2101      	movs	r1, #1
 800093a:	fa01 f202 	lsl.w	r2, r1, r2
 800093e:	43d2      	mvns	r2, r2
 8000940:	4611      	mov	r1, r2
 8000942:	4a08      	ldr	r2, [pc, #32]	; (8000964 <inputsInit+0x2b8>)
 8000944:	400b      	ands	r3, r1
 8000946:	6013      	str	r3, [r2, #0]
	GPIOB->MODER   |=  (1<<miLD3bis*2);
 8000948:	4b06      	ldr	r3, [pc, #24]	; (8000964 <inputsInit+0x2b8>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a0b      	ldr	r2, [pc, #44]	; (800097c <inputsInit+0x2d0>)
 800094e:	6812      	ldr	r2, [r2, #0]
 8000950:	0052      	lsls	r2, r2, #1
 8000952:	2101      	movs	r1, #1
 8000954:	e014      	b.n	8000980 <inputsInit+0x2d4>
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800
 800095c:	40020000 	.word	0x40020000
 8000960:	40020800 	.word	0x40020800
 8000964:	40020400 	.word	0x40020400
 8000968:	20000100 	.word	0x20000100
 800096c:	20000000 	.word	0x20000000
 8000970:	40021800 	.word	0x40021800
 8000974:	20000004 	.word	0x20000004
 8000978:	20000008 	.word	0x20000008
 800097c:	2000000c 	.word	0x2000000c
 8000980:	fa01 f202 	lsl.w	r2, r1, r2
 8000984:	4611      	mov	r1, r2
 8000986:	4a17      	ldr	r2, [pc, #92]	; (80009e4 <inputsInit+0x338>)
 8000988:	430b      	orrs	r3, r1
 800098a:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER  &=~ (1<<miLD3bis);
 800098c:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <inputsInit+0x338>)
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	4a15      	ldr	r2, [pc, #84]	; (80009e8 <inputsInit+0x33c>)
 8000992:	6812      	ldr	r2, [r2, #0]
 8000994:	2101      	movs	r1, #1
 8000996:	fa01 f202 	lsl.w	r2, r1, r2
 800099a:	43d2      	mvns	r2, r2
 800099c:	4611      	mov	r1, r2
 800099e:	4a11      	ldr	r2, [pc, #68]	; (80009e4 <inputsInit+0x338>)
 80009a0:	400b      	ands	r3, r1
 80009a2:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR &=~ (3<<miLD3bis*2);
 80009a4:	4b0f      	ldr	r3, [pc, #60]	; (80009e4 <inputsInit+0x338>)
 80009a6:	689b      	ldr	r3, [r3, #8]
 80009a8:	4a0f      	ldr	r2, [pc, #60]	; (80009e8 <inputsInit+0x33c>)
 80009aa:	6812      	ldr	r2, [r2, #0]
 80009ac:	0052      	lsls	r2, r2, #1
 80009ae:	2103      	movs	r1, #3
 80009b0:	fa01 f202 	lsl.w	r2, r1, r2
 80009b4:	43d2      	mvns	r2, r2
 80009b6:	4611      	mov	r1, r2
 80009b8:	4a0a      	ldr	r2, [pc, #40]	; (80009e4 <inputsInit+0x338>)
 80009ba:	400b      	ands	r3, r1
 80009bc:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR   &=~ (3<<miLD3bis*2);
 80009be:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <inputsInit+0x338>)
 80009c0:	68db      	ldr	r3, [r3, #12]
 80009c2:	4a09      	ldr	r2, [pc, #36]	; (80009e8 <inputsInit+0x33c>)
 80009c4:	6812      	ldr	r2, [r2, #0]
 80009c6:	0052      	lsls	r2, r2, #1
 80009c8:	2103      	movs	r1, #3
 80009ca:	fa01 f202 	lsl.w	r2, r1, r2
 80009ce:	43d2      	mvns	r2, r2
 80009d0:	4611      	mov	r1, r2
 80009d2:	4a04      	ldr	r2, [pc, #16]	; (80009e4 <inputsInit+0x338>)
 80009d4:	400b      	ands	r3, r1
 80009d6:	60d3      	str	r3, [r2, #12]
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	40020400 	.word	0x40020400
 80009e8:	2000000c 	.word	0x2000000c

080009ec <uartinit>:
 	 Salida: booleando TRUE si se inicializó correctamente, FALSE si falló
*/
#define myBaudRate 9600
#define UARTn 3
bool_t uartinit()
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
	UartHandle.Instance        = USART3; //uart 1 para placa discovery
 80009f0:	4b1b      	ldr	r3, [pc, #108]	; (8000a60 <uartinit+0x74>)
 80009f2:	4a1c      	ldr	r2, [pc, #112]	; (8000a64 <uartinit+0x78>)
 80009f4:	601a      	str	r2, [r3, #0]
	UartHandle.Init.BaudRate   = myBaudRate;
 80009f6:	4b1a      	ldr	r3, [pc, #104]	; (8000a60 <uartinit+0x74>)
 80009f8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80009fc:	605a      	str	r2, [r3, #4]
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80009fe:	4b18      	ldr	r3, [pc, #96]	; (8000a60 <uartinit+0x74>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8000a04:	4b16      	ldr	r3, [pc, #88]	; (8000a60 <uartinit+0x74>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	60da      	str	r2, [r3, #12]
	UartHandle.Init.Parity     = UART_PARITY_ODD;
 8000a0a:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <uartinit+0x74>)
 8000a0c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000a10:	611a      	str	r2, [r3, #16]
	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8000a12:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <uartinit+0x74>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <uartinit+0x74>)
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	615a      	str	r2, [r3, #20]
	UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a1e:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <uartinit+0x74>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&UartHandle) != HAL_OK)
 8000a24:	480e      	ldr	r0, [pc, #56]	; (8000a60 <uartinit+0x74>)
 8000a26:	f002 f991 	bl	8002d4c <HAL_UART_Init>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d004      	beq.n	8000a3a <uartinit+0x4e>
	{
		/* Initialization Error */
		//Error_Handler();
		printf("Error en la inicializacion de la UART\n\r");
 8000a30:	480d      	ldr	r0, [pc, #52]	; (8000a68 <uartinit+0x7c>)
 8000a32:	f002 fe3d 	bl	80036b0 <iprintf>
		return false;
 8000a36:	2300      	movs	r3, #0
 8000a38:	e00f      	b.n	8000a5a <uartinit+0x6e>
	}
	printf("UART inicializada correctamente\n\r");
 8000a3a:	480c      	ldr	r0, [pc, #48]	; (8000a6c <uartinit+0x80>)
 8000a3c:	f002 fe38 	bl	80036b0 <iprintf>
	printf("Parametros de configuracion:\n\r");
 8000a40:	480b      	ldr	r0, [pc, #44]	; (8000a70 <uartinit+0x84>)
 8000a42:	f002 fe35 	bl	80036b0 <iprintf>
	printf("Instancia: USART%d\n\r",UARTn);
 8000a46:	2103      	movs	r1, #3
 8000a48:	480a      	ldr	r0, [pc, #40]	; (8000a74 <uartinit+0x88>)
 8000a4a:	f002 fe31 	bl	80036b0 <iprintf>
	printf("Baudrate: %d\n\r",myBaudRate);
 8000a4e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8000a52:	4809      	ldr	r0, [pc, #36]	; (8000a78 <uartinit+0x8c>)
 8000a54:	f002 fe2c 	bl	80036b0 <iprintf>

	return true;
 8000a58:	2301      	movs	r3, #1
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000104 	.word	0x20000104
 8000a64:	40004800 	.word	0x40004800
 8000a68:	080046d0 	.word	0x080046d0
 8000a6c:	080046f8 	.word	0x080046f8
 8000a70:	0800471c 	.word	0x0800471c
 8000a74:	0800473c 	.word	0x0800473c
 8000a78:	08004754 	.word	0x08004754

08000a7c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  // Place your implementation of fputc here
  // e.g. write a character to the USART3 and Loop until the end of transmission
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);
 8000a84:	1d39      	adds	r1, r7, #4
 8000a86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	4803      	ldr	r0, [pc, #12]	; (8000a9c <__io_putchar+0x20>)
 8000a8e:	f002 f9aa 	bl	8002de6 <HAL_UART_Transmit>

  return ch;
 8000a92:	687b      	ldr	r3, [r7, #4]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000104 	.word	0x20000104

08000aa0 <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	4a07      	ldr	r2, [pc, #28]	; (8000acc <BSP_LED_On+0x2c>)
 8000aae:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	4a06      	ldr	r2, [pc, #24]	; (8000ad0 <BSP_LED_On+0x30>)
 8000ab6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000aba:	2201      	movs	r2, #1
 8000abc:	4619      	mov	r1, r3
 8000abe:	f001 fb65 	bl	800218c <HAL_GPIO_WritePin>
}
 8000ac2:	bf00      	nop
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	20000010 	.word	0x20000010
 8000ad0:	080047dc 	.word	0x080047dc

08000ad4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ad8:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <SystemInit+0x60>)
 8000ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ade:	4a15      	ldr	r2, [pc, #84]	; (8000b34 <SystemInit+0x60>)
 8000ae0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ae4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000ae8:	4b13      	ldr	r3, [pc, #76]	; (8000b38 <SystemInit+0x64>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a12      	ldr	r2, [pc, #72]	; (8000b38 <SystemInit+0x64>)
 8000aee:	f043 0301 	orr.w	r3, r3, #1
 8000af2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000af4:	4b10      	ldr	r3, [pc, #64]	; (8000b38 <SystemInit+0x64>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000afa:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <SystemInit+0x64>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a0e      	ldr	r2, [pc, #56]	; (8000b38 <SystemInit+0x64>)
 8000b00:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000b04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b08:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000b0a:	4b0b      	ldr	r3, [pc, #44]	; (8000b38 <SystemInit+0x64>)
 8000b0c:	4a0b      	ldr	r2, [pc, #44]	; (8000b3c <SystemInit+0x68>)
 8000b0e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000b10:	4b09      	ldr	r3, [pc, #36]	; (8000b38 <SystemInit+0x64>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a08      	ldr	r2, [pc, #32]	; (8000b38 <SystemInit+0x64>)
 8000b16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b1a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <SystemInit+0x64>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b22:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <SystemInit+0x60>)
 8000b24:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b28:	609a      	str	r2, [r3, #8]
#endif
}
 8000b2a:	bf00      	nop
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr
 8000b34:	e000ed00 	.word	0xe000ed00
 8000b38:	40023800 	.word	0x40023800
 8000b3c:	24003010 	.word	0x24003010

08000b40 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr

08000b4e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000b52:	e7fe      	b.n	8000b52 <HardFault_Handler+0x4>

08000b54 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000b58:	e7fe      	b.n	8000b58 <MemManage_Handler+0x4>

08000b5a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000b5e:	e7fe      	b.n	8000b5e <BusFault_Handler+0x4>

08000b60 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000b64:	e7fe      	b.n	8000b64 <UsageFault_Handler+0x4>

08000b66 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000b66:	b480      	push	{r7}
 8000b68:	af00      	add	r7, sp, #0
}
 8000b6a:	bf00      	nop
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
}
 8000b78:	bf00      	nop
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
}
 8000b86:	bf00      	nop
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000b94:	f000 f8fe 	bl	8000d94 <HAL_IncTick>
}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <DMA2_Stream0_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void ADCx_DMA_IRQHandler(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(AdcHandle.DMA_Handle);
 8000ba0:	4b03      	ldr	r3, [pc, #12]	; (8000bb0 <DMA2_Stream0_IRQHandler+0x14>)
 8000ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f000 ff09 	bl	80019bc <HAL_DMA_IRQHandler>
}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	200000a8 	.word	0x200000a8

08000bb4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]
 8000bc4:	e00a      	b.n	8000bdc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000bc6:	f3af 8000 	nop.w
 8000bca:	4601      	mov	r1, r0
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	1c5a      	adds	r2, r3, #1
 8000bd0:	60ba      	str	r2, [r7, #8]
 8000bd2:	b2ca      	uxtb	r2, r1
 8000bd4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	617b      	str	r3, [r7, #20]
 8000bdc:	697a      	ldr	r2, [r7, #20]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	dbf0      	blt.n	8000bc6 <_read+0x12>
	}

return len;
 8000be4:	687b      	ldr	r3, [r7, #4]
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3718      	adds	r7, #24
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	b086      	sub	sp, #24
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	60f8      	str	r0, [r7, #12]
 8000bf6:	60b9      	str	r1, [r7, #8]
 8000bf8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	617b      	str	r3, [r7, #20]
 8000bfe:	e009      	b.n	8000c14 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	1c5a      	adds	r2, r3, #1
 8000c04:	60ba      	str	r2, [r7, #8]
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff ff37 	bl	8000a7c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	3301      	adds	r3, #1
 8000c12:	617b      	str	r3, [r7, #20]
 8000c14:	697a      	ldr	r2, [r7, #20]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	dbf1      	blt.n	8000c00 <_write+0x12>
	}
	return len;
 8000c1c:	687b      	ldr	r3, [r7, #4]
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3718      	adds	r7, #24
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <_close>:

int _close(int file)
{
 8000c26:	b480      	push	{r7}
 8000c28:	b083      	sub	sp, #12
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
	return -1;
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	b083      	sub	sp, #12
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]
 8000c46:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c4e:	605a      	str	r2, [r3, #4]
	return 0;
 8000c50:	2300      	movs	r3, #0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr

08000c5e <_isatty>:

int _isatty(int file)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	b083      	sub	sp, #12
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
	return 1;
 8000c66:	2301      	movs	r3, #1
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b085      	sub	sp, #20
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	60f8      	str	r0, [r7, #12]
 8000c7c:	60b9      	str	r1, [r7, #8]
 8000c7e:	607a      	str	r2, [r7, #4]
	return 0;
 8000c80:	2300      	movs	r3, #0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3714      	adds	r7, #20
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
	...

08000c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c98:	4a14      	ldr	r2, [pc, #80]	; (8000cec <_sbrk+0x5c>)
 8000c9a:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <_sbrk+0x60>)
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca4:	4b13      	ldr	r3, [pc, #76]	; (8000cf4 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cac:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <_sbrk+0x64>)
 8000cae:	4a12      	ldr	r2, [pc, #72]	; (8000cf8 <_sbrk+0x68>)
 8000cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cb2:	4b10      	ldr	r3, [pc, #64]	; (8000cf4 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d207      	bcs.n	8000cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc0:	f002 fcc4 	bl	800364c <__errno>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cca:	f04f 33ff 	mov.w	r3, #4294967295
 8000cce:	e009      	b.n	8000ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	; (8000cf4 <_sbrk+0x64>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	4a05      	ldr	r2, [pc, #20]	; (8000cf4 <_sbrk+0x64>)
 8000ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20030000 	.word	0x20030000
 8000cf0:	00000400 	.word	0x00000400
 8000cf4:	20000148 	.word	0x20000148
 8000cf8:	200001c0 	.word	0x200001c0

08000cfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d00:	4b0b      	ldr	r3, [pc, #44]	; (8000d30 <HAL_Init+0x34>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a0a      	ldr	r2, [pc, #40]	; (8000d30 <HAL_Init+0x34>)
 8000d06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d0a:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d0c:	4b08      	ldr	r3, [pc, #32]	; (8000d30 <HAL_Init+0x34>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a07      	ldr	r2, [pc, #28]	; (8000d30 <HAL_Init+0x34>)
 8000d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d18:	2003      	movs	r0, #3
 8000d1a:	f000 fd5f 	bl	80017dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d1e:	200f      	movs	r0, #15
 8000d20:	f000 f808 	bl	8000d34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d24:	f001 fb22 	bl	800236c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d28:	2300      	movs	r3, #0
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40023c00 	.word	0x40023c00

08000d34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d3c:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <HAL_InitTick+0x54>)
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	4b12      	ldr	r3, [pc, #72]	; (8000d8c <HAL_InitTick+0x58>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	4619      	mov	r1, r3
 8000d46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 fd77 	bl	8001846 <HAL_SYSTICK_Config>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	e00e      	b.n	8000d80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2b0f      	cmp	r3, #15
 8000d66:	d80a      	bhi.n	8000d7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	6879      	ldr	r1, [r7, #4]
 8000d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d70:	f000 fd3f 	bl	80017f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d74:	4a06      	ldr	r2, [pc, #24]	; (8000d90 <HAL_InitTick+0x5c>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	e000      	b.n	8000d80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3708      	adds	r7, #8
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	2000001c 	.word	0x2000001c
 8000d8c:	20000024 	.word	0x20000024
 8000d90:	20000020 	.word	0x20000020

08000d94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <HAL_IncTick+0x20>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <HAL_IncTick+0x24>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4413      	add	r3, r2
 8000da4:	4a04      	ldr	r2, [pc, #16]	; (8000db8 <HAL_IncTick+0x24>)
 8000da6:	6013      	str	r3, [r2, #0]
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	20000024 	.word	0x20000024
 8000db8:	2000014c 	.word	0x2000014c

08000dbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000dc0:	4b03      	ldr	r3, [pc, #12]	; (8000dd0 <HAL_GetTick+0x14>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	2000014c 	.word	0x2000014c

08000dd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ddc:	f7ff ffee 	bl	8000dbc <HAL_GetTick>
 8000de0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dec:	d005      	beq.n	8000dfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dee:	4b0a      	ldr	r3, [pc, #40]	; (8000e18 <HAL_Delay+0x44>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	461a      	mov	r2, r3
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	4413      	add	r3, r2
 8000df8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dfa:	bf00      	nop
 8000dfc:	f7ff ffde 	bl	8000dbc <HAL_GetTick>
 8000e00:	4602      	mov	r2, r0
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	68fa      	ldr	r2, [r7, #12]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d8f7      	bhi.n	8000dfc <HAL_Delay+0x28>
  {
  }
}
 8000e0c:	bf00      	nop
 8000e0e:	bf00      	nop
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000024 	.word	0x20000024

08000e1c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e24:	2300      	movs	r3, #0
 8000e26:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d101      	bne.n	8000e32 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e033      	b.n	8000e9a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d109      	bne.n	8000e4e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f001 f9c0 	bl	80021c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2200      	movs	r2, #0
 8000e44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e52:	f003 0310 	and.w	r3, r3, #16
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d118      	bne.n	8000e8c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e62:	f023 0302 	bic.w	r3, r3, #2
 8000e66:	f043 0202 	orr.w	r2, r3, #2
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f000 fae8 	bl	8001444 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2200      	movs	r2, #0
 8000e78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7e:	f023 0303 	bic.w	r3, r3, #3
 8000e82:	f043 0201 	orr.w	r2, r3, #1
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	641a      	str	r2, [r3, #64]	; 0x40
 8000e8a:	e001      	b.n	8000e90 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
	...

08000ea4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d101      	bne.n	8000ebe <HAL_ADC_Start+0x1a>
 8000eba:	2302      	movs	r3, #2
 8000ebc:	e0b2      	b.n	8001024 <HAL_ADC_Start+0x180>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	f003 0301 	and.w	r3, r3, #1
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d018      	beq.n	8000f06 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	689a      	ldr	r2, [r3, #8]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f042 0201 	orr.w	r2, r2, #1
 8000ee2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000ee4:	4b52      	ldr	r3, [pc, #328]	; (8001030 <HAL_ADC_Start+0x18c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a52      	ldr	r2, [pc, #328]	; (8001034 <HAL_ADC_Start+0x190>)
 8000eea:	fba2 2303 	umull	r2, r3, r2, r3
 8000eee:	0c9a      	lsrs	r2, r3, #18
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	4413      	add	r3, r2
 8000ef6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000ef8:	e002      	b.n	8000f00 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000efa:	68bb      	ldr	r3, [r7, #8]
 8000efc:	3b01      	subs	r3, #1
 8000efe:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d1f9      	bne.n	8000efa <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	689b      	ldr	r3, [r3, #8]
 8000f0c:	f003 0301 	and.w	r3, r3, #1
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d17a      	bne.n	800100a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f18:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f1c:	f023 0301 	bic.w	r3, r3, #1
 8000f20:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d007      	beq.n	8000f46 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f3e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f52:	d106      	bne.n	8000f62 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f58:	f023 0206 	bic.w	r2, r3, #6
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	645a      	str	r2, [r3, #68]	; 0x44
 8000f60:	e002      	b.n	8000f68 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000f70:	4b31      	ldr	r3, [pc, #196]	; (8001038 <HAL_ADC_Start+0x194>)
 8000f72:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000f7c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f003 031f 	and.w	r3, r3, #31
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d12a      	bne.n	8000fe0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a2b      	ldr	r2, [pc, #172]	; (800103c <HAL_ADC_Start+0x198>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d015      	beq.n	8000fc0 <HAL_ADC_Start+0x11c>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a29      	ldr	r2, [pc, #164]	; (8001040 <HAL_ADC_Start+0x19c>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d105      	bne.n	8000faa <HAL_ADC_Start+0x106>
 8000f9e:	4b26      	ldr	r3, [pc, #152]	; (8001038 <HAL_ADC_Start+0x194>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 031f 	and.w	r3, r3, #31
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d00a      	beq.n	8000fc0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a25      	ldr	r2, [pc, #148]	; (8001044 <HAL_ADC_Start+0x1a0>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d136      	bne.n	8001022 <HAL_ADC_Start+0x17e>
 8000fb4:	4b20      	ldr	r3, [pc, #128]	; (8001038 <HAL_ADC_Start+0x194>)
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f003 0310 	and.w	r3, r3, #16
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d130      	bne.n	8001022 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d129      	bne.n	8001022 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	689a      	ldr	r2, [r3, #8]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	e020      	b.n	8001022 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a15      	ldr	r2, [pc, #84]	; (800103c <HAL_ADC_Start+0x198>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d11b      	bne.n	8001022 <HAL_ADC_Start+0x17e>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d114      	bne.n	8001022 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	689a      	ldr	r2, [r3, #8]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	e00b      	b.n	8001022 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100e:	f043 0210 	orr.w	r2, r3, #16
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101a:	f043 0201 	orr.w	r2, r3, #1
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
}
 8001024:	4618      	mov	r0, r3
 8001026:	3714      	adds	r7, #20
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	2000001c 	.word	0x2000001c
 8001034:	431bde83 	.word	0x431bde83
 8001038:	40012300 	.word	0x40012300
 800103c:	40012000 	.word	0x40012000
 8001040:	40012100 	.word	0x40012100
 8001044:	40012200 	.word	0x40012200

08001048 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001056:	2b01      	cmp	r3, #1
 8001058:	d101      	bne.n	800105e <HAL_ADC_Stop+0x16>
 800105a:	2302      	movs	r3, #2
 800105c:	e021      	b.n	80010a2 <HAL_ADC_Stop+0x5a>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2201      	movs	r2, #1
 8001062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	689a      	ldr	r2, [r3, #8]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f022 0201 	bic.w	r2, r2, #1
 8001074:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	2b00      	cmp	r3, #0
 8001082:	d109      	bne.n	8001098 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001088:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800108c:	f023 0301 	bic.w	r3, r3, #1
 8001090:	f043 0201 	orr.w	r2, r3, #1
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b084      	sub	sp, #16
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80010b8:	2300      	movs	r3, #0
 80010ba:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010ca:	d113      	bne.n	80010f4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80010d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80010da:	d10b      	bne.n	80010f4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e0:	f043 0220 	orr.w	r2, r3, #32
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2200      	movs	r2, #0
 80010ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e063      	b.n	80011bc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80010f4:	f7ff fe62 	bl	8000dbc <HAL_GetTick>
 80010f8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80010fa:	e021      	b.n	8001140 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001102:	d01d      	beq.n	8001140 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d007      	beq.n	800111a <HAL_ADC_PollForConversion+0x6c>
 800110a:	f7ff fe57 	bl	8000dbc <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	683a      	ldr	r2, [r7, #0]
 8001116:	429a      	cmp	r2, r3
 8001118:	d212      	bcs.n	8001140 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0302 	and.w	r3, r3, #2
 8001124:	2b02      	cmp	r3, #2
 8001126:	d00b      	beq.n	8001140 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112c:	f043 0204 	orr.w	r2, r3, #4
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2200      	movs	r2, #0
 8001138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800113c:	2303      	movs	r3, #3
 800113e:	e03d      	b.n	80011bc <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	2b02      	cmp	r3, #2
 800114c:	d1d6      	bne.n	80010fc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f06f 0212 	mvn.w	r2, #18
 8001156:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d123      	bne.n	80011ba <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001176:	2b00      	cmp	r3, #0
 8001178:	d11f      	bne.n	80011ba <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001180:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001184:	2b00      	cmp	r3, #0
 8001186:	d006      	beq.n	8001196 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001192:	2b00      	cmp	r3, #0
 8001194:	d111      	bne.n	80011ba <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800119a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d105      	bne.n	80011ba <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	f043 0201 	orr.w	r2, r3, #1
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
	...

080011e0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b085      	sub	sp, #20
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d101      	bne.n	80011fc <HAL_ADC_ConfigChannel+0x1c>
 80011f8:	2302      	movs	r3, #2
 80011fa:	e113      	b.n	8001424 <HAL_ADC_ConfigChannel+0x244>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2201      	movs	r2, #1
 8001200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2b09      	cmp	r3, #9
 800120a:	d925      	bls.n	8001258 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	68d9      	ldr	r1, [r3, #12]
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	b29b      	uxth	r3, r3
 8001218:	461a      	mov	r2, r3
 800121a:	4613      	mov	r3, r2
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	4413      	add	r3, r2
 8001220:	3b1e      	subs	r3, #30
 8001222:	2207      	movs	r2, #7
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	43da      	mvns	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	400a      	ands	r2, r1
 8001230:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	68d9      	ldr	r1, [r3, #12]
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	689a      	ldr	r2, [r3, #8]
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	b29b      	uxth	r3, r3
 8001242:	4618      	mov	r0, r3
 8001244:	4603      	mov	r3, r0
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	4403      	add	r3, r0
 800124a:	3b1e      	subs	r3, #30
 800124c:	409a      	lsls	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	430a      	orrs	r2, r1
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	e022      	b.n	800129e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	6919      	ldr	r1, [r3, #16]
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	b29b      	uxth	r3, r3
 8001264:	461a      	mov	r2, r3
 8001266:	4613      	mov	r3, r2
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	4413      	add	r3, r2
 800126c:	2207      	movs	r2, #7
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
 8001272:	43da      	mvns	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	400a      	ands	r2, r1
 800127a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	6919      	ldr	r1, [r3, #16]
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	689a      	ldr	r2, [r3, #8]
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	b29b      	uxth	r3, r3
 800128c:	4618      	mov	r0, r3
 800128e:	4603      	mov	r3, r0
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	4403      	add	r3, r0
 8001294:	409a      	lsls	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	430a      	orrs	r2, r1
 800129c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2b06      	cmp	r3, #6
 80012a4:	d824      	bhi.n	80012f0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	4613      	mov	r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	4413      	add	r3, r2
 80012b6:	3b05      	subs	r3, #5
 80012b8:	221f      	movs	r2, #31
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	43da      	mvns	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	400a      	ands	r2, r1
 80012c6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	4618      	mov	r0, r3
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	685a      	ldr	r2, [r3, #4]
 80012da:	4613      	mov	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	3b05      	subs	r3, #5
 80012e2:	fa00 f203 	lsl.w	r2, r0, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	430a      	orrs	r2, r1
 80012ec:	635a      	str	r2, [r3, #52]	; 0x34
 80012ee:	e04c      	b.n	800138a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	2b0c      	cmp	r3, #12
 80012f6:	d824      	bhi.n	8001342 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	4613      	mov	r3, r2
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	4413      	add	r3, r2
 8001308:	3b23      	subs	r3, #35	; 0x23
 800130a:	221f      	movs	r2, #31
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43da      	mvns	r2, r3
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	400a      	ands	r2, r1
 8001318:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	b29b      	uxth	r3, r3
 8001326:	4618      	mov	r0, r3
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685a      	ldr	r2, [r3, #4]
 800132c:	4613      	mov	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	4413      	add	r3, r2
 8001332:	3b23      	subs	r3, #35	; 0x23
 8001334:	fa00 f203 	lsl.w	r2, r0, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	430a      	orrs	r2, r1
 800133e:	631a      	str	r2, [r3, #48]	; 0x30
 8001340:	e023      	b.n	800138a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685a      	ldr	r2, [r3, #4]
 800134c:	4613      	mov	r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4413      	add	r3, r2
 8001352:	3b41      	subs	r3, #65	; 0x41
 8001354:	221f      	movs	r2, #31
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	43da      	mvns	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	400a      	ands	r2, r1
 8001362:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	b29b      	uxth	r3, r3
 8001370:	4618      	mov	r0, r3
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685a      	ldr	r2, [r3, #4]
 8001376:	4613      	mov	r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	3b41      	subs	r3, #65	; 0x41
 800137e:	fa00 f203 	lsl.w	r2, r0, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	430a      	orrs	r2, r1
 8001388:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800138a:	4b29      	ldr	r3, [pc, #164]	; (8001430 <HAL_ADC_ConfigChannel+0x250>)
 800138c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a28      	ldr	r2, [pc, #160]	; (8001434 <HAL_ADC_ConfigChannel+0x254>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d10f      	bne.n	80013b8 <HAL_ADC_ConfigChannel+0x1d8>
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b12      	cmp	r3, #18
 800139e:	d10b      	bne.n	80013b8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a1d      	ldr	r2, [pc, #116]	; (8001434 <HAL_ADC_ConfigChannel+0x254>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d12b      	bne.n	800141a <HAL_ADC_ConfigChannel+0x23a>
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a1c      	ldr	r2, [pc, #112]	; (8001438 <HAL_ADC_ConfigChannel+0x258>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d003      	beq.n	80013d4 <HAL_ADC_ConfigChannel+0x1f4>
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b11      	cmp	r3, #17
 80013d2:	d122      	bne.n	800141a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a11      	ldr	r2, [pc, #68]	; (8001438 <HAL_ADC_ConfigChannel+0x258>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d111      	bne.n	800141a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80013f6:	4b11      	ldr	r3, [pc, #68]	; (800143c <HAL_ADC_ConfigChannel+0x25c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a11      	ldr	r2, [pc, #68]	; (8001440 <HAL_ADC_ConfigChannel+0x260>)
 80013fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001400:	0c9a      	lsrs	r2, r3, #18
 8001402:	4613      	mov	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800140c:	e002      	b.n	8001414 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	3b01      	subs	r3, #1
 8001412:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f9      	bne.n	800140e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001422:	2300      	movs	r3, #0
}
 8001424:	4618      	mov	r0, r3
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	40012300 	.word	0x40012300
 8001434:	40012000 	.word	0x40012000
 8001438:	10000012 	.word	0x10000012
 800143c:	2000001c 	.word	0x2000001c
 8001440:	431bde83 	.word	0x431bde83

08001444 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800144c:	4b79      	ldr	r3, [pc, #484]	; (8001634 <ADC_Init+0x1f0>)
 800144e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	431a      	orrs	r2, r3
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	685a      	ldr	r2, [r3, #4]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001478:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	6859      	ldr	r1, [r3, #4]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	691b      	ldr	r3, [r3, #16]
 8001484:	021a      	lsls	r2, r3, #8
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	430a      	orrs	r2, r1
 800148c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800149c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	6859      	ldr	r1, [r3, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	689a      	ldr	r2, [r3, #8]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	430a      	orrs	r2, r1
 80014ae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	689a      	ldr	r2, [r3, #8]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6899      	ldr	r1, [r3, #8]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	68da      	ldr	r2, [r3, #12]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d6:	4a58      	ldr	r2, [pc, #352]	; (8001638 <ADC_Init+0x1f4>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d022      	beq.n	8001522 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	689a      	ldr	r2, [r3, #8]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6899      	ldr	r1, [r3, #8]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	430a      	orrs	r2, r1
 80014fc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800150c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6899      	ldr	r1, [r3, #8]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	430a      	orrs	r2, r1
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	e00f      	b.n	8001542 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	689a      	ldr	r2, [r3, #8]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001530:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001540:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f022 0202 	bic.w	r2, r2, #2
 8001550:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6899      	ldr	r1, [r3, #8]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	7e1b      	ldrb	r3, [r3, #24]
 800155c:	005a      	lsls	r2, r3, #1
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	430a      	orrs	r2, r1
 8001564:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f893 3020 	ldrb.w	r3, [r3, #32]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d01b      	beq.n	80015a8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	685a      	ldr	r2, [r3, #4]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800157e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800158e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6859      	ldr	r1, [r3, #4]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800159a:	3b01      	subs	r3, #1
 800159c:	035a      	lsls	r2, r3, #13
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	430a      	orrs	r2, r1
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	e007      	b.n	80015b8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	685a      	ldr	r2, [r3, #4]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80015c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	69db      	ldr	r3, [r3, #28]
 80015d2:	3b01      	subs	r3, #1
 80015d4:	051a      	lsls	r2, r3, #20
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	430a      	orrs	r2, r1
 80015dc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	689a      	ldr	r2, [r3, #8]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80015ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6899      	ldr	r1, [r3, #8]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80015fa:	025a      	lsls	r2, r3, #9
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	430a      	orrs	r2, r1
 8001602:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	689a      	ldr	r2, [r3, #8]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001612:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	6899      	ldr	r1, [r3, #8]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	695b      	ldr	r3, [r3, #20]
 800161e:	029a      	lsls	r2, r3, #10
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	430a      	orrs	r2, r1
 8001626:	609a      	str	r2, [r3, #8]
}
 8001628:	bf00      	nop
 800162a:	3714      	adds	r7, #20
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr
 8001634:	40012300 	.word	0x40012300
 8001638:	0f000001 	.word	0x0f000001

0800163c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800164c:	4b0c      	ldr	r3, [pc, #48]	; (8001680 <__NVIC_SetPriorityGrouping+0x44>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001652:	68ba      	ldr	r2, [r7, #8]
 8001654:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001658:	4013      	ands	r3, r2
 800165a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001664:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001668:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800166c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800166e:	4a04      	ldr	r2, [pc, #16]	; (8001680 <__NVIC_SetPriorityGrouping+0x44>)
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	60d3      	str	r3, [r2, #12]
}
 8001674:	bf00      	nop
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001688:	4b04      	ldr	r3, [pc, #16]	; (800169c <__NVIC_GetPriorityGrouping+0x18>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	0a1b      	lsrs	r3, r3, #8
 800168e:	f003 0307 	and.w	r3, r3, #7
}
 8001692:	4618      	mov	r0, r3
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	db0b      	blt.n	80016ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	f003 021f 	and.w	r2, r3, #31
 80016b8:	4907      	ldr	r1, [pc, #28]	; (80016d8 <__NVIC_EnableIRQ+0x38>)
 80016ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016be:	095b      	lsrs	r3, r3, #5
 80016c0:	2001      	movs	r0, #1
 80016c2:	fa00 f202 	lsl.w	r2, r0, r2
 80016c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	e000e100 	.word	0xe000e100

080016dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	6039      	str	r1, [r7, #0]
 80016e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	db0a      	blt.n	8001706 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	b2da      	uxtb	r2, r3
 80016f4:	490c      	ldr	r1, [pc, #48]	; (8001728 <__NVIC_SetPriority+0x4c>)
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	0112      	lsls	r2, r2, #4
 80016fc:	b2d2      	uxtb	r2, r2
 80016fe:	440b      	add	r3, r1
 8001700:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001704:	e00a      	b.n	800171c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	b2da      	uxtb	r2, r3
 800170a:	4908      	ldr	r1, [pc, #32]	; (800172c <__NVIC_SetPriority+0x50>)
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	f003 030f 	and.w	r3, r3, #15
 8001712:	3b04      	subs	r3, #4
 8001714:	0112      	lsls	r2, r2, #4
 8001716:	b2d2      	uxtb	r2, r2
 8001718:	440b      	add	r3, r1
 800171a:	761a      	strb	r2, [r3, #24]
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr
 8001728:	e000e100 	.word	0xe000e100
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001730:	b480      	push	{r7}
 8001732:	b089      	sub	sp, #36	; 0x24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	f1c3 0307 	rsb	r3, r3, #7
 800174a:	2b04      	cmp	r3, #4
 800174c:	bf28      	it	cs
 800174e:	2304      	movcs	r3, #4
 8001750:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	3304      	adds	r3, #4
 8001756:	2b06      	cmp	r3, #6
 8001758:	d902      	bls.n	8001760 <NVIC_EncodePriority+0x30>
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	3b03      	subs	r3, #3
 800175e:	e000      	b.n	8001762 <NVIC_EncodePriority+0x32>
 8001760:	2300      	movs	r3, #0
 8001762:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001764:	f04f 32ff 	mov.w	r2, #4294967295
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	43da      	mvns	r2, r3
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	401a      	ands	r2, r3
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001778:	f04f 31ff 	mov.w	r1, #4294967295
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	fa01 f303 	lsl.w	r3, r1, r3
 8001782:	43d9      	mvns	r1, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001788:	4313      	orrs	r3, r2
         );
}
 800178a:	4618      	mov	r0, r3
 800178c:	3724      	adds	r7, #36	; 0x24
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
	...

08001798 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	3b01      	subs	r3, #1
 80017a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017a8:	d301      	bcc.n	80017ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00f      	b.n	80017ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ae:	4a0a      	ldr	r2, [pc, #40]	; (80017d8 <SysTick_Config+0x40>)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3b01      	subs	r3, #1
 80017b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017b6:	210f      	movs	r1, #15
 80017b8:	f04f 30ff 	mov.w	r0, #4294967295
 80017bc:	f7ff ff8e 	bl	80016dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017c0:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <SysTick_Config+0x40>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017c6:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <SysTick_Config+0x40>)
 80017c8:	2207      	movs	r2, #7
 80017ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	e000e010 	.word	0xe000e010

080017dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f7ff ff29 	bl	800163c <__NVIC_SetPriorityGrouping>
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b086      	sub	sp, #24
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	4603      	mov	r3, r0
 80017fa:	60b9      	str	r1, [r7, #8]
 80017fc:	607a      	str	r2, [r7, #4]
 80017fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001804:	f7ff ff3e 	bl	8001684 <__NVIC_GetPriorityGrouping>
 8001808:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	68b9      	ldr	r1, [r7, #8]
 800180e:	6978      	ldr	r0, [r7, #20]
 8001810:	f7ff ff8e 	bl	8001730 <NVIC_EncodePriority>
 8001814:	4602      	mov	r2, r0
 8001816:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800181a:	4611      	mov	r1, r2
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ff5d 	bl	80016dc <__NVIC_SetPriority>
}
 8001822:	bf00      	nop
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	4603      	mov	r3, r0
 8001832:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff ff31 	bl	80016a0 <__NVIC_EnableIRQ>
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}

08001846 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff ffa2 	bl	8001798 <SysTick_Config>
 8001854:	4603      	mov	r3, r0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
	...

08001860 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800186c:	f7ff faa6 	bl	8000dbc <HAL_GetTick>
 8001870:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d101      	bne.n	800187c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e099      	b.n	80019b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2202      	movs	r2, #2
 8001880:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 0201 	bic.w	r2, r2, #1
 800189a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800189c:	e00f      	b.n	80018be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800189e:	f7ff fa8d 	bl	8000dbc <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b05      	cmp	r3, #5
 80018aa:	d908      	bls.n	80018be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2220      	movs	r2, #32
 80018b0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2203      	movs	r2, #3
 80018b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e078      	b.n	80019b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d1e8      	bne.n	800189e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80018d4:	697a      	ldr	r2, [r7, #20]
 80018d6:	4b38      	ldr	r3, [pc, #224]	; (80019b8 <HAL_DMA_Init+0x158>)
 80018d8:	4013      	ands	r3, r2
 80018da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685a      	ldr	r2, [r3, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001902:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6a1b      	ldr	r3, [r3, #32]
 8001908:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	4313      	orrs	r3, r2
 800190e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001914:	2b04      	cmp	r3, #4
 8001916:	d107      	bne.n	8001928 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001920:	4313      	orrs	r3, r2
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	4313      	orrs	r3, r2
 8001926:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	697a      	ldr	r2, [r7, #20]
 800192e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	695b      	ldr	r3, [r3, #20]
 8001936:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	f023 0307 	bic.w	r3, r3, #7
 800193e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001944:	697a      	ldr	r2, [r7, #20]
 8001946:	4313      	orrs	r3, r2
 8001948:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194e:	2b04      	cmp	r3, #4
 8001950:	d117      	bne.n	8001982 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001956:	697a      	ldr	r2, [r7, #20]
 8001958:	4313      	orrs	r3, r2
 800195a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001960:	2b00      	cmp	r3, #0
 8001962:	d00e      	beq.n	8001982 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f000 f9e9 	bl	8001d3c <DMA_CheckFifoParam>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d008      	beq.n	8001982 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2240      	movs	r2, #64	; 0x40
 8001974:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2201      	movs	r2, #1
 800197a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800197e:	2301      	movs	r3, #1
 8001980:	e016      	b.n	80019b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	697a      	ldr	r2, [r7, #20]
 8001988:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f000 f9a0 	bl	8001cd0 <DMA_CalcBaseAndBitshift>
 8001990:	4603      	mov	r3, r0
 8001992:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001998:	223f      	movs	r2, #63	; 0x3f
 800199a:	409a      	lsls	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2201      	movs	r2, #1
 80019aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80019ae:	2300      	movs	r3, #0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3718      	adds	r7, #24
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	f010803f 	.word	0xf010803f

080019bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80019c4:	2300      	movs	r3, #0
 80019c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80019c8:	4b8e      	ldr	r3, [pc, #568]	; (8001c04 <HAL_DMA_IRQHandler+0x248>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a8e      	ldr	r2, [pc, #568]	; (8001c08 <HAL_DMA_IRQHandler+0x24c>)
 80019ce:	fba2 2303 	umull	r2, r3, r2, r3
 80019d2:	0a9b      	lsrs	r3, r3, #10
 80019d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019e6:	2208      	movs	r2, #8
 80019e8:	409a      	lsls	r2, r3
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	4013      	ands	r3, r2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d01a      	beq.n	8001a28 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0304 	and.w	r3, r3, #4
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d013      	beq.n	8001a28 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f022 0204 	bic.w	r2, r2, #4
 8001a0e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a14:	2208      	movs	r2, #8
 8001a16:	409a      	lsls	r2, r3
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a20:	f043 0201 	orr.w	r2, r3, #1
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	409a      	lsls	r2, r3
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4013      	ands	r3, r2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d012      	beq.n	8001a5e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d00b      	beq.n	8001a5e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	409a      	lsls	r2, r3
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a56:	f043 0202 	orr.w	r2, r3, #2
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a62:	2204      	movs	r2, #4
 8001a64:	409a      	lsls	r2, r3
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d012      	beq.n	8001a94 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0302 	and.w	r3, r3, #2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d00b      	beq.n	8001a94 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a80:	2204      	movs	r2, #4
 8001a82:	409a      	lsls	r2, r3
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a8c:	f043 0204 	orr.w	r2, r3, #4
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a98:	2210      	movs	r2, #16
 8001a9a:	409a      	lsls	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d043      	beq.n	8001b2c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0308 	and.w	r3, r3, #8
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d03c      	beq.n	8001b2c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ab6:	2210      	movs	r2, #16
 8001ab8:	409a      	lsls	r2, r3
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d018      	beq.n	8001afe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d108      	bne.n	8001aec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d024      	beq.n	8001b2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	4798      	blx	r3
 8001aea:	e01f      	b.n	8001b2c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d01b      	beq.n	8001b2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	4798      	blx	r3
 8001afc:	e016      	b.n	8001b2c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d107      	bne.n	8001b1c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f022 0208 	bic.w	r2, r2, #8
 8001b1a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d003      	beq.n	8001b2c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b30:	2220      	movs	r2, #32
 8001b32:	409a      	lsls	r2, r3
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	4013      	ands	r3, r2
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	f000 808f 	beq.w	8001c5c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0310 	and.w	r3, r3, #16
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f000 8087 	beq.w	8001c5c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b52:	2220      	movs	r2, #32
 8001b54:	409a      	lsls	r2, r3
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b05      	cmp	r3, #5
 8001b64:	d136      	bne.n	8001bd4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 0216 	bic.w	r2, r2, #22
 8001b74:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	695a      	ldr	r2, [r3, #20]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b84:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d103      	bne.n	8001b96 <HAL_DMA_IRQHandler+0x1da>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d007      	beq.n	8001ba6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 0208 	bic.w	r2, r2, #8
 8001ba4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001baa:	223f      	movs	r2, #63	; 0x3f
 8001bac:	409a      	lsls	r2, r3
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d07e      	beq.n	8001cc8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	4798      	blx	r3
        }
        return;
 8001bd2:	e079      	b.n	8001cc8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d01d      	beq.n	8001c1e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d10d      	bne.n	8001c0c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d031      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	4798      	blx	r3
 8001c00:	e02c      	b.n	8001c5c <HAL_DMA_IRQHandler+0x2a0>
 8001c02:	bf00      	nop
 8001c04:	2000001c 	.word	0x2000001c
 8001c08:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d023      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	4798      	blx	r3
 8001c1c:	e01e      	b.n	8001c5c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d10f      	bne.n	8001c4c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f022 0210 	bic.w	r2, r2, #16
 8001c3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d032      	beq.n	8001cca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d022      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2205      	movs	r2, #5
 8001c74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0201 	bic.w	r2, r2, #1
 8001c86:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	60bb      	str	r3, [r7, #8]
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d307      	bcc.n	8001ca4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d1f2      	bne.n	8001c88 <HAL_DMA_IRQHandler+0x2cc>
 8001ca2:	e000      	b.n	8001ca6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001ca4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d005      	beq.n	8001cca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	4798      	blx	r3
 8001cc6:	e000      	b.n	8001cca <HAL_DMA_IRQHandler+0x30e>
        return;
 8001cc8:	bf00      	nop
    }
  }
}
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	3b10      	subs	r3, #16
 8001ce0:	4a14      	ldr	r2, [pc, #80]	; (8001d34 <DMA_CalcBaseAndBitshift+0x64>)
 8001ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce6:	091b      	lsrs	r3, r3, #4
 8001ce8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001cea:	4a13      	ldr	r2, [pc, #76]	; (8001d38 <DMA_CalcBaseAndBitshift+0x68>)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4413      	add	r3, r2
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2b03      	cmp	r3, #3
 8001cfc:	d909      	bls.n	8001d12 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d06:	f023 0303 	bic.w	r3, r3, #3
 8001d0a:	1d1a      	adds	r2, r3, #4
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	659a      	str	r2, [r3, #88]	; 0x58
 8001d10:	e007      	b.n	8001d22 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d1a:	f023 0303 	bic.w	r3, r3, #3
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3714      	adds	r7, #20
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	aaaaaaab 	.word	0xaaaaaaab
 8001d38:	080047fc 	.word	0x080047fc

08001d3c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d4c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	699b      	ldr	r3, [r3, #24]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d11f      	bne.n	8001d96 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	2b03      	cmp	r3, #3
 8001d5a:	d856      	bhi.n	8001e0a <DMA_CheckFifoParam+0xce>
 8001d5c:	a201      	add	r2, pc, #4	; (adr r2, 8001d64 <DMA_CheckFifoParam+0x28>)
 8001d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d62:	bf00      	nop
 8001d64:	08001d75 	.word	0x08001d75
 8001d68:	08001d87 	.word	0x08001d87
 8001d6c:	08001d75 	.word	0x08001d75
 8001d70:	08001e0b 	.word	0x08001e0b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d046      	beq.n	8001e0e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d84:	e043      	b.n	8001e0e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d8a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001d8e:	d140      	bne.n	8001e12 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d94:	e03d      	b.n	8001e12 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d9e:	d121      	bne.n	8001de4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2b03      	cmp	r3, #3
 8001da4:	d837      	bhi.n	8001e16 <DMA_CheckFifoParam+0xda>
 8001da6:	a201      	add	r2, pc, #4	; (adr r2, 8001dac <DMA_CheckFifoParam+0x70>)
 8001da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dac:	08001dbd 	.word	0x08001dbd
 8001db0:	08001dc3 	.word	0x08001dc3
 8001db4:	08001dbd 	.word	0x08001dbd
 8001db8:	08001dd5 	.word	0x08001dd5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
      break;
 8001dc0:	e030      	b.n	8001e24 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d025      	beq.n	8001e1a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001dd2:	e022      	b.n	8001e1a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001ddc:	d11f      	bne.n	8001e1e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001de2:	e01c      	b.n	8001e1e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d903      	bls.n	8001df2 <DMA_CheckFifoParam+0xb6>
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	2b03      	cmp	r3, #3
 8001dee:	d003      	beq.n	8001df8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001df0:	e018      	b.n	8001e24 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	73fb      	strb	r3, [r7, #15]
      break;
 8001df6:	e015      	b.n	8001e24 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d00e      	beq.n	8001e22 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	73fb      	strb	r3, [r7, #15]
      break;
 8001e08:	e00b      	b.n	8001e22 <DMA_CheckFifoParam+0xe6>
      break;
 8001e0a:	bf00      	nop
 8001e0c:	e00a      	b.n	8001e24 <DMA_CheckFifoParam+0xe8>
      break;
 8001e0e:	bf00      	nop
 8001e10:	e008      	b.n	8001e24 <DMA_CheckFifoParam+0xe8>
      break;
 8001e12:	bf00      	nop
 8001e14:	e006      	b.n	8001e24 <DMA_CheckFifoParam+0xe8>
      break;
 8001e16:	bf00      	nop
 8001e18:	e004      	b.n	8001e24 <DMA_CheckFifoParam+0xe8>
      break;
 8001e1a:	bf00      	nop
 8001e1c:	e002      	b.n	8001e24 <DMA_CheckFifoParam+0xe8>
      break;   
 8001e1e:	bf00      	nop
 8001e20:	e000      	b.n	8001e24 <DMA_CheckFifoParam+0xe8>
      break;
 8001e22:	bf00      	nop
    }
  } 
  
  return status; 
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3714      	adds	r7, #20
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop

08001e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b089      	sub	sp, #36	; 0x24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e42:	2300      	movs	r3, #0
 8001e44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61fb      	str	r3, [r7, #28]
 8001e4e:	e177      	b.n	8002140 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e50:	2201      	movs	r2, #1
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	4013      	ands	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	f040 8166 	bne.w	800213a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	f003 0303 	and.w	r3, r3, #3
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d005      	beq.n	8001e86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d130      	bne.n	8001ee8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	2203      	movs	r2, #3
 8001e92:	fa02 f303 	lsl.w	r3, r2, r3
 8001e96:	43db      	mvns	r3, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	68da      	ldr	r2, [r3, #12]
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	69ba      	ldr	r2, [r7, #24]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	091b      	lsrs	r3, r3, #4
 8001ed2:	f003 0201 	and.w	r2, r3, #1
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 0303 	and.w	r3, r3, #3
 8001ef0:	2b03      	cmp	r3, #3
 8001ef2:	d017      	beq.n	8001f24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	2203      	movs	r2, #3
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	43db      	mvns	r3, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	689a      	ldr	r2, [r3, #8]
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 0303 	and.w	r3, r3, #3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d123      	bne.n	8001f78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	08da      	lsrs	r2, r3, #3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	3208      	adds	r2, #8
 8001f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	f003 0307 	and.w	r3, r3, #7
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	220f      	movs	r2, #15
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4013      	ands	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	691a      	ldr	r2, [r3, #16]
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	08da      	lsrs	r2, r3, #3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	3208      	adds	r2, #8
 8001f72:	69b9      	ldr	r1, [r7, #24]
 8001f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	2203      	movs	r2, #3
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f003 0203 	and.w	r2, r3, #3
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f000 80c0 	beq.w	800213a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	4b66      	ldr	r3, [pc, #408]	; (8002158 <HAL_GPIO_Init+0x324>)
 8001fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc2:	4a65      	ldr	r2, [pc, #404]	; (8002158 <HAL_GPIO_Init+0x324>)
 8001fc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001fca:	4b63      	ldr	r3, [pc, #396]	; (8002158 <HAL_GPIO_Init+0x324>)
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fd6:	4a61      	ldr	r2, [pc, #388]	; (800215c <HAL_GPIO_Init+0x328>)
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	089b      	lsrs	r3, r3, #2
 8001fdc:	3302      	adds	r3, #2
 8001fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	f003 0303 	and.w	r3, r3, #3
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	220f      	movs	r2, #15
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a58      	ldr	r2, [pc, #352]	; (8002160 <HAL_GPIO_Init+0x32c>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d037      	beq.n	8002072 <HAL_GPIO_Init+0x23e>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a57      	ldr	r2, [pc, #348]	; (8002164 <HAL_GPIO_Init+0x330>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d031      	beq.n	800206e <HAL_GPIO_Init+0x23a>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a56      	ldr	r2, [pc, #344]	; (8002168 <HAL_GPIO_Init+0x334>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d02b      	beq.n	800206a <HAL_GPIO_Init+0x236>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a55      	ldr	r2, [pc, #340]	; (800216c <HAL_GPIO_Init+0x338>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d025      	beq.n	8002066 <HAL_GPIO_Init+0x232>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a54      	ldr	r2, [pc, #336]	; (8002170 <HAL_GPIO_Init+0x33c>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d01f      	beq.n	8002062 <HAL_GPIO_Init+0x22e>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a53      	ldr	r2, [pc, #332]	; (8002174 <HAL_GPIO_Init+0x340>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d019      	beq.n	800205e <HAL_GPIO_Init+0x22a>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a52      	ldr	r2, [pc, #328]	; (8002178 <HAL_GPIO_Init+0x344>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d013      	beq.n	800205a <HAL_GPIO_Init+0x226>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a51      	ldr	r2, [pc, #324]	; (800217c <HAL_GPIO_Init+0x348>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d00d      	beq.n	8002056 <HAL_GPIO_Init+0x222>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a50      	ldr	r2, [pc, #320]	; (8002180 <HAL_GPIO_Init+0x34c>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d007      	beq.n	8002052 <HAL_GPIO_Init+0x21e>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a4f      	ldr	r2, [pc, #316]	; (8002184 <HAL_GPIO_Init+0x350>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d101      	bne.n	800204e <HAL_GPIO_Init+0x21a>
 800204a:	2309      	movs	r3, #9
 800204c:	e012      	b.n	8002074 <HAL_GPIO_Init+0x240>
 800204e:	230a      	movs	r3, #10
 8002050:	e010      	b.n	8002074 <HAL_GPIO_Init+0x240>
 8002052:	2308      	movs	r3, #8
 8002054:	e00e      	b.n	8002074 <HAL_GPIO_Init+0x240>
 8002056:	2307      	movs	r3, #7
 8002058:	e00c      	b.n	8002074 <HAL_GPIO_Init+0x240>
 800205a:	2306      	movs	r3, #6
 800205c:	e00a      	b.n	8002074 <HAL_GPIO_Init+0x240>
 800205e:	2305      	movs	r3, #5
 8002060:	e008      	b.n	8002074 <HAL_GPIO_Init+0x240>
 8002062:	2304      	movs	r3, #4
 8002064:	e006      	b.n	8002074 <HAL_GPIO_Init+0x240>
 8002066:	2303      	movs	r3, #3
 8002068:	e004      	b.n	8002074 <HAL_GPIO_Init+0x240>
 800206a:	2302      	movs	r3, #2
 800206c:	e002      	b.n	8002074 <HAL_GPIO_Init+0x240>
 800206e:	2301      	movs	r3, #1
 8002070:	e000      	b.n	8002074 <HAL_GPIO_Init+0x240>
 8002072:	2300      	movs	r3, #0
 8002074:	69fa      	ldr	r2, [r7, #28]
 8002076:	f002 0203 	and.w	r2, r2, #3
 800207a:	0092      	lsls	r2, r2, #2
 800207c:	4093      	lsls	r3, r2
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	4313      	orrs	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002084:	4935      	ldr	r1, [pc, #212]	; (800215c <HAL_GPIO_Init+0x328>)
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	089b      	lsrs	r3, r3, #2
 800208a:	3302      	adds	r3, #2
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002092:	4b3d      	ldr	r3, [pc, #244]	; (8002188 <HAL_GPIO_Init+0x354>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	43db      	mvns	r3, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4013      	ands	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d003      	beq.n	80020b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020b6:	4a34      	ldr	r2, [pc, #208]	; (8002188 <HAL_GPIO_Init+0x354>)
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80020bc:	4b32      	ldr	r3, [pc, #200]	; (8002188 <HAL_GPIO_Init+0x354>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	43db      	mvns	r3, r3
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	4013      	ands	r3, r2
 80020ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	4313      	orrs	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020e0:	4a29      	ldr	r2, [pc, #164]	; (8002188 <HAL_GPIO_Init+0x354>)
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020e6:	4b28      	ldr	r3, [pc, #160]	; (8002188 <HAL_GPIO_Init+0x354>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	43db      	mvns	r3, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4013      	ands	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	4313      	orrs	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800210a:	4a1f      	ldr	r2, [pc, #124]	; (8002188 <HAL_GPIO_Init+0x354>)
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002110:	4b1d      	ldr	r3, [pc, #116]	; (8002188 <HAL_GPIO_Init+0x354>)
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	43db      	mvns	r3, r3
 800211a:	69ba      	ldr	r2, [r7, #24]
 800211c:	4013      	ands	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d003      	beq.n	8002134 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	4313      	orrs	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002134:	4a14      	ldr	r2, [pc, #80]	; (8002188 <HAL_GPIO_Init+0x354>)
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3301      	adds	r3, #1
 800213e:	61fb      	str	r3, [r7, #28]
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	2b0f      	cmp	r3, #15
 8002144:	f67f ae84 	bls.w	8001e50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002148:	bf00      	nop
 800214a:	bf00      	nop
 800214c:	3724      	adds	r7, #36	; 0x24
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	40023800 	.word	0x40023800
 800215c:	40013800 	.word	0x40013800
 8002160:	40020000 	.word	0x40020000
 8002164:	40020400 	.word	0x40020400
 8002168:	40020800 	.word	0x40020800
 800216c:	40020c00 	.word	0x40020c00
 8002170:	40021000 	.word	0x40021000
 8002174:	40021400 	.word	0x40021400
 8002178:	40021800 	.word	0x40021800
 800217c:	40021c00 	.word	0x40021c00
 8002180:	40022000 	.word	0x40022000
 8002184:	40022400 	.word	0x40022400
 8002188:	40013c00 	.word	0x40013c00

0800218c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	807b      	strh	r3, [r7, #2]
 8002198:	4613      	mov	r3, r2
 800219a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800219c:	787b      	ldrb	r3, [r7, #1]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021a2:	887a      	ldrh	r2, [r7, #2]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021a8:	e003      	b.n	80021b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021aa:	887b      	ldrh	r3, [r7, #2]
 80021ac:	041a      	lsls	r2, r3, #16
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	619a      	str	r2, [r3, #24]
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
	...

080021c0 <HAL_ADC_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08a      	sub	sp, #40	; 0x28
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef          GPIO_InitStruct;
  static DMA_HandleTypeDef  hdma_adc;

  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* ADC1 Periph clock enable */
  ADCx_CLK_ENABLE();
 80021c8:	2300      	movs	r3, #0
 80021ca:	613b      	str	r3, [r7, #16]
 80021cc:	4b3a      	ldr	r3, [pc, #232]	; (80022b8 <HAL_ADC_MspInit+0xf8>)
 80021ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d0:	4a39      	ldr	r2, [pc, #228]	; (80022b8 <HAL_ADC_MspInit+0xf8>)
 80021d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d6:	6453      	str	r3, [r2, #68]	; 0x44
 80021d8:	4b37      	ldr	r3, [pc, #220]	; (80022b8 <HAL_ADC_MspInit+0xf8>)
 80021da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021e0:	613b      	str	r3, [r7, #16]
 80021e2:	693b      	ldr	r3, [r7, #16]
  /* Enable GPIO clock ****************************************/
  ADCx_CHANNEL_GPIO_CLK_ENABLE();
 80021e4:	2300      	movs	r3, #0
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	4b33      	ldr	r3, [pc, #204]	; (80022b8 <HAL_ADC_MspInit+0xf8>)
 80021ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ec:	4a32      	ldr	r2, [pc, #200]	; (80022b8 <HAL_ADC_MspInit+0xf8>)
 80021ee:	f043 0301 	orr.w	r3, r3, #1
 80021f2:	6313      	str	r3, [r2, #48]	; 0x30
 80021f4:	4b30      	ldr	r3, [pc, #192]	; (80022b8 <HAL_ADC_MspInit+0xf8>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	68fb      	ldr	r3, [r7, #12]
  /* Enable DMA2 clock */
  DMAx_CLK_ENABLE();
 8002200:	2300      	movs	r3, #0
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	4b2c      	ldr	r3, [pc, #176]	; (80022b8 <HAL_ADC_MspInit+0xf8>)
 8002206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002208:	4a2b      	ldr	r2, [pc, #172]	; (80022b8 <HAL_ADC_MspInit+0xf8>)
 800220a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800220e:	6313      	str	r3, [r2, #48]	; 0x30
 8002210:	4b29      	ldr	r3, [pc, #164]	; (80022b8 <HAL_ADC_MspInit+0xf8>)
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002218:	60bb      	str	r3, [r7, #8]
 800221a:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* ADC Channel GPIO pin configuration */
  GPIO_InitStruct.Pin = ADCx_CHANNEL_PIN;
 800221c:	2308      	movs	r3, #8
 800221e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002220:	2303      	movs	r3, #3
 8002222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002224:	2300      	movs	r3, #0
 8002226:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADCx_CHANNEL_GPIO_PORT, &GPIO_InitStruct);
 8002228:	f107 0314 	add.w	r3, r7, #20
 800222c:	4619      	mov	r1, r3
 800222e:	4823      	ldr	r0, [pc, #140]	; (80022bc <HAL_ADC_MspInit+0xfc>)
 8002230:	f7ff fe00 	bl	8001e34 <HAL_GPIO_Init>

  /*##-3- Configure the DMA streams ##########################################*/
  /* Set the parameters to be configured */
  hdma_adc.Instance = ADCx_DMA_STREAM;
 8002234:	4b22      	ldr	r3, [pc, #136]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 8002236:	4a23      	ldr	r2, [pc, #140]	; (80022c4 <HAL_ADC_MspInit+0x104>)
 8002238:	601a      	str	r2, [r3, #0]
  hdma_adc.Init.Channel  = ADCx_DMA_CHANNEL;
 800223a:	4b21      	ldr	r3, [pc, #132]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 800223c:	2200      	movs	r2, #0
 800223e:	605a      	str	r2, [r3, #4]
  hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002240:	4b1f      	ldr	r3, [pc, #124]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 8002242:	2200      	movs	r2, #0
 8002244:	609a      	str	r2, [r3, #8]
  hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002246:	4b1e      	ldr	r3, [pc, #120]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 8002248:	2200      	movs	r2, #0
 800224a:	60da      	str	r2, [r3, #12]
  hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800224c:	4b1c      	ldr	r3, [pc, #112]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 800224e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002252:	611a      	str	r2, [r3, #16]
  hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002254:	4b1a      	ldr	r3, [pc, #104]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 8002256:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800225a:	615a      	str	r2, [r3, #20]
  hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800225c:	4b18      	ldr	r3, [pc, #96]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 800225e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002262:	619a      	str	r2, [r3, #24]
  hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002264:	4b16      	ldr	r3, [pc, #88]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 8002266:	f44f 7280 	mov.w	r2, #256	; 0x100
 800226a:	61da      	str	r2, [r3, #28]
  hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 800226c:	4b14      	ldr	r3, [pc, #80]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 800226e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002272:	621a      	str	r2, [r3, #32]
  hdma_adc.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002274:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 8002276:	2200      	movs	r2, #0
 8002278:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_adc.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 800227a:	4b11      	ldr	r3, [pc, #68]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 800227c:	2201      	movs	r2, #1
 800227e:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_adc.Init.MemBurst = DMA_MBURST_SINGLE;
 8002280:	4b0f      	ldr	r3, [pc, #60]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 8002282:	2200      	movs	r2, #0
 8002284:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_adc.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002286:	4b0e      	ldr	r3, [pc, #56]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 8002288:	2200      	movs	r2, #0
 800228a:	631a      	str	r2, [r3, #48]	; 0x30

  HAL_DMA_Init(&hdma_adc);
 800228c:	480c      	ldr	r0, [pc, #48]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 800228e:	f7ff fae7 	bl	8001860 <HAL_DMA_Init>

  /* Associate the initialized DMA handle to the ADC handle */
  __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a0a      	ldr	r2, [pc, #40]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 8002296:	639a      	str	r2, [r3, #56]	; 0x38
 8002298:	4a09      	ldr	r2, [pc, #36]	; (80022c0 <HAL_ADC_MspInit+0x100>)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6393      	str	r3, [r2, #56]	; 0x38

  /*##-4- Configure the NVIC for DMA #########################################*/
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(ADCx_DMA_IRQn, 0, 0);
 800229e:	2200      	movs	r2, #0
 80022a0:	2100      	movs	r1, #0
 80022a2:	2038      	movs	r0, #56	; 0x38
 80022a4:	f7ff faa5 	bl	80017f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADCx_DMA_IRQn);
 80022a8:	2038      	movs	r0, #56	; 0x38
 80022aa:	f7ff fabe 	bl	800182a <HAL_NVIC_EnableIRQ>
}
 80022ae:	bf00      	nop
 80022b0:	3728      	adds	r7, #40	; 0x28
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40020000 	.word	0x40020000
 80022c0:	20000150 	.word	0x20000150
 80022c4:	40026410 	.word	0x40026410

080022c8 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08a      	sub	sp, #40	; 0x28
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 80022d0:	2300      	movs	r3, #0
 80022d2:	613b      	str	r3, [r7, #16]
 80022d4:	4b23      	ldr	r3, [pc, #140]	; (8002364 <HAL_UART_MspInit+0x9c>)
 80022d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d8:	4a22      	ldr	r2, [pc, #136]	; (8002364 <HAL_UART_MspInit+0x9c>)
 80022da:	f043 0308 	orr.w	r3, r3, #8
 80022de:	6313      	str	r3, [r2, #48]	; 0x30
 80022e0:	4b20      	ldr	r3, [pc, #128]	; (8002364 <HAL_UART_MspInit+0x9c>)
 80022e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e4:	f003 0308 	and.w	r3, r3, #8
 80022e8:	613b      	str	r3, [r7, #16]
 80022ea:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 80022ec:	2300      	movs	r3, #0
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	4b1c      	ldr	r3, [pc, #112]	; (8002364 <HAL_UART_MspInit+0x9c>)
 80022f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f4:	4a1b      	ldr	r2, [pc, #108]	; (8002364 <HAL_UART_MspInit+0x9c>)
 80022f6:	f043 0308 	orr.w	r3, r3, #8
 80022fa:	6313      	str	r3, [r2, #48]	; 0x30
 80022fc:	4b19      	ldr	r3, [pc, #100]	; (8002364 <HAL_UART_MspInit+0x9c>)
 80022fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002300:	f003 0308 	and.w	r3, r3, #8
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 8002308:	2300      	movs	r3, #0
 800230a:	60bb      	str	r3, [r7, #8]
 800230c:	4b15      	ldr	r3, [pc, #84]	; (8002364 <HAL_UART_MspInit+0x9c>)
 800230e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002310:	4a14      	ldr	r2, [pc, #80]	; (8002364 <HAL_UART_MspInit+0x9c>)
 8002312:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002316:	6413      	str	r3, [r2, #64]	; 0x40
 8002318:	4b12      	ldr	r3, [pc, #72]	; (8002364 <HAL_UART_MspInit+0x9c>)
 800231a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8002324:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002328:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800232a:	2302      	movs	r3, #2
 800232c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800232e:	2301      	movs	r3, #1
 8002330:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002332:	2303      	movs	r3, #3
 8002334:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8002336:	2307      	movs	r3, #7
 8002338:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 800233a:	f107 0314 	add.w	r3, r7, #20
 800233e:	4619      	mov	r1, r3
 8002340:	4809      	ldr	r0, [pc, #36]	; (8002368 <HAL_UART_MspInit+0xa0>)
 8002342:	f7ff fd77 	bl	8001e34 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8002346:	f44f 7300 	mov.w	r3, #512	; 0x200
 800234a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 800234c:	2307      	movs	r3, #7
 800234e:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8002350:	f107 0314 	add.w	r3, r7, #20
 8002354:	4619      	mov	r1, r3
 8002356:	4804      	ldr	r0, [pc, #16]	; (8002368 <HAL_UART_MspInit+0xa0>)
 8002358:	f7ff fd6c 	bl	8001e34 <HAL_GPIO_Init>
}
 800235c:	bf00      	nop
 800235e:	3728      	adds	r7, #40	; 0x28
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40023800 	.word	0x40023800
 8002368:	40020c00 	.word	0x40020c00

0800236c <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0

}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
	...

0800237c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002382:	2300      	movs	r3, #0
 8002384:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	603b      	str	r3, [r7, #0]
 800238a:	4b20      	ldr	r3, [pc, #128]	; (800240c <HAL_PWREx_EnableOverDrive+0x90>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238e:	4a1f      	ldr	r2, [pc, #124]	; (800240c <HAL_PWREx_EnableOverDrive+0x90>)
 8002390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002394:	6413      	str	r3, [r2, #64]	; 0x40
 8002396:	4b1d      	ldr	r3, [pc, #116]	; (800240c <HAL_PWREx_EnableOverDrive+0x90>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239e:	603b      	str	r3, [r7, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80023a2:	4b1b      	ldr	r3, [pc, #108]	; (8002410 <HAL_PWREx_EnableOverDrive+0x94>)
 80023a4:	2201      	movs	r2, #1
 80023a6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023a8:	f7fe fd08 	bl	8000dbc <HAL_GetTick>
 80023ac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80023ae:	e009      	b.n	80023c4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80023b0:	f7fe fd04 	bl	8000dbc <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023be:	d901      	bls.n	80023c4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e01f      	b.n	8002404 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80023c4:	4b13      	ldr	r3, [pc, #76]	; (8002414 <HAL_PWREx_EnableOverDrive+0x98>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023d0:	d1ee      	bne.n	80023b0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80023d2:	4b11      	ldr	r3, [pc, #68]	; (8002418 <HAL_PWREx_EnableOverDrive+0x9c>)
 80023d4:	2201      	movs	r2, #1
 80023d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023d8:	f7fe fcf0 	bl	8000dbc <HAL_GetTick>
 80023dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80023de:	e009      	b.n	80023f4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80023e0:	f7fe fcec 	bl	8000dbc <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023ee:	d901      	bls.n	80023f4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e007      	b.n	8002404 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80023f4:	4b07      	ldr	r3, [pc, #28]	; (8002414 <HAL_PWREx_EnableOverDrive+0x98>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002400:	d1ee      	bne.n	80023e0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40023800 	.word	0x40023800
 8002410:	420e0040 	.word	0x420e0040
 8002414:	40007000 	.word	0x40007000
 8002418:	420e0044 	.word	0x420e0044

0800241c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e267      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	2b00      	cmp	r3, #0
 8002438:	d075      	beq.n	8002526 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800243a:	4b88      	ldr	r3, [pc, #544]	; (800265c <HAL_RCC_OscConfig+0x240>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f003 030c 	and.w	r3, r3, #12
 8002442:	2b04      	cmp	r3, #4
 8002444:	d00c      	beq.n	8002460 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002446:	4b85      	ldr	r3, [pc, #532]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800244e:	2b08      	cmp	r3, #8
 8002450:	d112      	bne.n	8002478 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002452:	4b82      	ldr	r3, [pc, #520]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800245a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800245e:	d10b      	bne.n	8002478 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002460:	4b7e      	ldr	r3, [pc, #504]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d05b      	beq.n	8002524 <HAL_RCC_OscConfig+0x108>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d157      	bne.n	8002524 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e242      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002480:	d106      	bne.n	8002490 <HAL_RCC_OscConfig+0x74>
 8002482:	4b76      	ldr	r3, [pc, #472]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a75      	ldr	r2, [pc, #468]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002488:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800248c:	6013      	str	r3, [r2, #0]
 800248e:	e01d      	b.n	80024cc <HAL_RCC_OscConfig+0xb0>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002498:	d10c      	bne.n	80024b4 <HAL_RCC_OscConfig+0x98>
 800249a:	4b70      	ldr	r3, [pc, #448]	; (800265c <HAL_RCC_OscConfig+0x240>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a6f      	ldr	r2, [pc, #444]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	4b6d      	ldr	r3, [pc, #436]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a6c      	ldr	r2, [pc, #432]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	e00b      	b.n	80024cc <HAL_RCC_OscConfig+0xb0>
 80024b4:	4b69      	ldr	r3, [pc, #420]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a68      	ldr	r2, [pc, #416]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	4b66      	ldr	r3, [pc, #408]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a65      	ldr	r2, [pc, #404]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d013      	beq.n	80024fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d4:	f7fe fc72 	bl	8000dbc <HAL_GetTick>
 80024d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024da:	e008      	b.n	80024ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024dc:	f7fe fc6e 	bl	8000dbc <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b64      	cmp	r3, #100	; 0x64
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e207      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ee:	4b5b      	ldr	r3, [pc, #364]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d0f0      	beq.n	80024dc <HAL_RCC_OscConfig+0xc0>
 80024fa:	e014      	b.n	8002526 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fc:	f7fe fc5e 	bl	8000dbc <HAL_GetTick>
 8002500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002502:	e008      	b.n	8002516 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002504:	f7fe fc5a 	bl	8000dbc <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b64      	cmp	r3, #100	; 0x64
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e1f3      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002516:	4b51      	ldr	r3, [pc, #324]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1f0      	bne.n	8002504 <HAL_RCC_OscConfig+0xe8>
 8002522:	e000      	b.n	8002526 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002524:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d063      	beq.n	80025fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002532:	4b4a      	ldr	r3, [pc, #296]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 030c 	and.w	r3, r3, #12
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00b      	beq.n	8002556 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800253e:	4b47      	ldr	r3, [pc, #284]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002546:	2b08      	cmp	r3, #8
 8002548:	d11c      	bne.n	8002584 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800254a:	4b44      	ldr	r3, [pc, #272]	; (800265c <HAL_RCC_OscConfig+0x240>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d116      	bne.n	8002584 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002556:	4b41      	ldr	r3, [pc, #260]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d005      	beq.n	800256e <HAL_RCC_OscConfig+0x152>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d001      	beq.n	800256e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e1c7      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800256e:	4b3b      	ldr	r3, [pc, #236]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	4937      	ldr	r1, [pc, #220]	; (800265c <HAL_RCC_OscConfig+0x240>)
 800257e:	4313      	orrs	r3, r2
 8002580:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002582:	e03a      	b.n	80025fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d020      	beq.n	80025ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800258c:	4b34      	ldr	r3, [pc, #208]	; (8002660 <HAL_RCC_OscConfig+0x244>)
 800258e:	2201      	movs	r2, #1
 8002590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002592:	f7fe fc13 	bl	8000dbc <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002598:	e008      	b.n	80025ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800259a:	f7fe fc0f 	bl	8000dbc <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e1a8      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ac:	4b2b      	ldr	r3, [pc, #172]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d0f0      	beq.n	800259a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b8:	4b28      	ldr	r3, [pc, #160]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	4925      	ldr	r1, [pc, #148]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	600b      	str	r3, [r1, #0]
 80025cc:	e015      	b.n	80025fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ce:	4b24      	ldr	r3, [pc, #144]	; (8002660 <HAL_RCC_OscConfig+0x244>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d4:	f7fe fbf2 	bl	8000dbc <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025dc:	f7fe fbee 	bl	8000dbc <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e187      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ee:	4b1b      	ldr	r3, [pc, #108]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1f0      	bne.n	80025dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	2b00      	cmp	r3, #0
 8002604:	d036      	beq.n	8002674 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d016      	beq.n	800263c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800260e:	4b15      	ldr	r3, [pc, #84]	; (8002664 <HAL_RCC_OscConfig+0x248>)
 8002610:	2201      	movs	r2, #1
 8002612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002614:	f7fe fbd2 	bl	8000dbc <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800261c:	f7fe fbce 	bl	8000dbc <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e167      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800262e:	4b0b      	ldr	r3, [pc, #44]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002630:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0f0      	beq.n	800261c <HAL_RCC_OscConfig+0x200>
 800263a:	e01b      	b.n	8002674 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800263c:	4b09      	ldr	r3, [pc, #36]	; (8002664 <HAL_RCC_OscConfig+0x248>)
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002642:	f7fe fbbb 	bl	8000dbc <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002648:	e00e      	b.n	8002668 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800264a:	f7fe fbb7 	bl	8000dbc <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d907      	bls.n	8002668 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e150      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
 800265c:	40023800 	.word	0x40023800
 8002660:	42470000 	.word	0x42470000
 8002664:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002668:	4b88      	ldr	r3, [pc, #544]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800266a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800266c:	f003 0302 	and.w	r3, r3, #2
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1ea      	bne.n	800264a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	2b00      	cmp	r3, #0
 800267e:	f000 8097 	beq.w	80027b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002682:	2300      	movs	r3, #0
 8002684:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002686:	4b81      	ldr	r3, [pc, #516]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d10f      	bne.n	80026b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
 8002696:	4b7d      	ldr	r3, [pc, #500]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269a:	4a7c      	ldr	r2, [pc, #496]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800269c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026a0:	6413      	str	r3, [r2, #64]	; 0x40
 80026a2:	4b7a      	ldr	r3, [pc, #488]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026aa:	60bb      	str	r3, [r7, #8]
 80026ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ae:	2301      	movs	r3, #1
 80026b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b2:	4b77      	ldr	r3, [pc, #476]	; (8002890 <HAL_RCC_OscConfig+0x474>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d118      	bne.n	80026f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026be:	4b74      	ldr	r3, [pc, #464]	; (8002890 <HAL_RCC_OscConfig+0x474>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a73      	ldr	r2, [pc, #460]	; (8002890 <HAL_RCC_OscConfig+0x474>)
 80026c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ca:	f7fe fb77 	bl	8000dbc <HAL_GetTick>
 80026ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d0:	e008      	b.n	80026e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026d2:	f7fe fb73 	bl	8000dbc <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e10c      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e4:	4b6a      	ldr	r3, [pc, #424]	; (8002890 <HAL_RCC_OscConfig+0x474>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0f0      	beq.n	80026d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d106      	bne.n	8002706 <HAL_RCC_OscConfig+0x2ea>
 80026f8:	4b64      	ldr	r3, [pc, #400]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80026fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026fc:	4a63      	ldr	r2, [pc, #396]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	6713      	str	r3, [r2, #112]	; 0x70
 8002704:	e01c      	b.n	8002740 <HAL_RCC_OscConfig+0x324>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	2b05      	cmp	r3, #5
 800270c:	d10c      	bne.n	8002728 <HAL_RCC_OscConfig+0x30c>
 800270e:	4b5f      	ldr	r3, [pc, #380]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002712:	4a5e      	ldr	r2, [pc, #376]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002714:	f043 0304 	orr.w	r3, r3, #4
 8002718:	6713      	str	r3, [r2, #112]	; 0x70
 800271a:	4b5c      	ldr	r3, [pc, #368]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800271c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800271e:	4a5b      	ldr	r2, [pc, #364]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002720:	f043 0301 	orr.w	r3, r3, #1
 8002724:	6713      	str	r3, [r2, #112]	; 0x70
 8002726:	e00b      	b.n	8002740 <HAL_RCC_OscConfig+0x324>
 8002728:	4b58      	ldr	r3, [pc, #352]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800272a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800272c:	4a57      	ldr	r2, [pc, #348]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800272e:	f023 0301 	bic.w	r3, r3, #1
 8002732:	6713      	str	r3, [r2, #112]	; 0x70
 8002734:	4b55      	ldr	r3, [pc, #340]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002738:	4a54      	ldr	r2, [pc, #336]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800273a:	f023 0304 	bic.w	r3, r3, #4
 800273e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d015      	beq.n	8002774 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002748:	f7fe fb38 	bl	8000dbc <HAL_GetTick>
 800274c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800274e:	e00a      	b.n	8002766 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002750:	f7fe fb34 	bl	8000dbc <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	f241 3288 	movw	r2, #5000	; 0x1388
 800275e:	4293      	cmp	r3, r2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e0cb      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002766:	4b49      	ldr	r3, [pc, #292]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0ee      	beq.n	8002750 <HAL_RCC_OscConfig+0x334>
 8002772:	e014      	b.n	800279e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002774:	f7fe fb22 	bl	8000dbc <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800277a:	e00a      	b.n	8002792 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800277c:	f7fe fb1e 	bl	8000dbc <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	f241 3288 	movw	r2, #5000	; 0x1388
 800278a:	4293      	cmp	r3, r2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e0b5      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002792:	4b3e      	ldr	r3, [pc, #248]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1ee      	bne.n	800277c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800279e:	7dfb      	ldrb	r3, [r7, #23]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d105      	bne.n	80027b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027a4:	4b39      	ldr	r3, [pc, #228]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80027a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a8:	4a38      	ldr	r2, [pc, #224]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80027aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 80a1 	beq.w	80028fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027ba:	4b34      	ldr	r3, [pc, #208]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f003 030c 	and.w	r3, r3, #12
 80027c2:	2b08      	cmp	r3, #8
 80027c4:	d05c      	beq.n	8002880 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d141      	bne.n	8002852 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ce:	4b31      	ldr	r3, [pc, #196]	; (8002894 <HAL_RCC_OscConfig+0x478>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d4:	f7fe faf2 	bl	8000dbc <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027da:	e008      	b.n	80027ee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027dc:	f7fe faee 	bl	8000dbc <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e087      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ee:	4b27      	ldr	r3, [pc, #156]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d1f0      	bne.n	80027dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	69da      	ldr	r2, [r3, #28]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002808:	019b      	lsls	r3, r3, #6
 800280a:	431a      	orrs	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002810:	085b      	lsrs	r3, r3, #1
 8002812:	3b01      	subs	r3, #1
 8002814:	041b      	lsls	r3, r3, #16
 8002816:	431a      	orrs	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281c:	061b      	lsls	r3, r3, #24
 800281e:	491b      	ldr	r1, [pc, #108]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002820:	4313      	orrs	r3, r2
 8002822:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002824:	4b1b      	ldr	r3, [pc, #108]	; (8002894 <HAL_RCC_OscConfig+0x478>)
 8002826:	2201      	movs	r2, #1
 8002828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282a:	f7fe fac7 	bl	8000dbc <HAL_GetTick>
 800282e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002830:	e008      	b.n	8002844 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002832:	f7fe fac3 	bl	8000dbc <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e05c      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002844:	4b11      	ldr	r3, [pc, #68]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0f0      	beq.n	8002832 <HAL_RCC_OscConfig+0x416>
 8002850:	e054      	b.n	80028fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002852:	4b10      	ldr	r3, [pc, #64]	; (8002894 <HAL_RCC_OscConfig+0x478>)
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002858:	f7fe fab0 	bl	8000dbc <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002860:	f7fe faac 	bl	8000dbc <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e045      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002872:	4b06      	ldr	r3, [pc, #24]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1f0      	bne.n	8002860 <HAL_RCC_OscConfig+0x444>
 800287e:	e03d      	b.n	80028fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d107      	bne.n	8002898 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e038      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
 800288c:	40023800 	.word	0x40023800
 8002890:	40007000 	.word	0x40007000
 8002894:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002898:	4b1b      	ldr	r3, [pc, #108]	; (8002908 <HAL_RCC_OscConfig+0x4ec>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d028      	beq.n	80028f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d121      	bne.n	80028f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028be:	429a      	cmp	r2, r3
 80028c0:	d11a      	bne.n	80028f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028c8:	4013      	ands	r3, r2
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d111      	bne.n	80028f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028de:	085b      	lsrs	r3, r3, #1
 80028e0:	3b01      	subs	r3, #1
 80028e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d107      	bne.n	80028f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d001      	beq.n	80028fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e000      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40023800 	.word	0x40023800

0800290c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d101      	bne.n	8002920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e0cc      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002920:	4b68      	ldr	r3, [pc, #416]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 030f 	and.w	r3, r3, #15
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	429a      	cmp	r2, r3
 800292c:	d90c      	bls.n	8002948 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800292e:	4b65      	ldr	r3, [pc, #404]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	b2d2      	uxtb	r2, r2
 8002934:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002936:	4b63      	ldr	r3, [pc, #396]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 030f 	and.w	r3, r3, #15
 800293e:	683a      	ldr	r2, [r7, #0]
 8002940:	429a      	cmp	r2, r3
 8002942:	d001      	beq.n	8002948 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e0b8      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d020      	beq.n	8002996 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002960:	4b59      	ldr	r3, [pc, #356]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	4a58      	ldr	r2, [pc, #352]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002966:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800296a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0308 	and.w	r3, r3, #8
 8002974:	2b00      	cmp	r3, #0
 8002976:	d005      	beq.n	8002984 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002978:	4b53      	ldr	r3, [pc, #332]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	4a52      	ldr	r2, [pc, #328]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800297e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002982:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002984:	4b50      	ldr	r3, [pc, #320]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	494d      	ldr	r1, [pc, #308]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002992:	4313      	orrs	r3, r2
 8002994:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d044      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d107      	bne.n	80029ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029aa:	4b47      	ldr	r3, [pc, #284]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d119      	bne.n	80029ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e07f      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d003      	beq.n	80029ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029c6:	2b03      	cmp	r3, #3
 80029c8:	d107      	bne.n	80029da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ca:	4b3f      	ldr	r3, [pc, #252]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d109      	bne.n	80029ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e06f      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029da:	4b3b      	ldr	r3, [pc, #236]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e067      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029ea:	4b37      	ldr	r3, [pc, #220]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f023 0203 	bic.w	r2, r3, #3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4934      	ldr	r1, [pc, #208]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029fc:	f7fe f9de 	bl	8000dbc <HAL_GetTick>
 8002a00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a02:	e00a      	b.n	8002a1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a04:	f7fe f9da 	bl	8000dbc <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e04f      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a1a:	4b2b      	ldr	r3, [pc, #172]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 020c 	and.w	r2, r3, #12
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d1eb      	bne.n	8002a04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a2c:	4b25      	ldr	r3, [pc, #148]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 030f 	and.w	r3, r3, #15
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d20c      	bcs.n	8002a54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3a:	4b22      	ldr	r3, [pc, #136]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	b2d2      	uxtb	r2, r2
 8002a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a42:	4b20      	ldr	r3, [pc, #128]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 030f 	and.w	r3, r3, #15
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d001      	beq.n	8002a54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e032      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0304 	and.w	r3, r3, #4
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d008      	beq.n	8002a72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a60:	4b19      	ldr	r3, [pc, #100]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	4916      	ldr	r1, [pc, #88]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0308 	and.w	r3, r3, #8
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d009      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a7e:	4b12      	ldr	r3, [pc, #72]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	691b      	ldr	r3, [r3, #16]
 8002a8a:	00db      	lsls	r3, r3, #3
 8002a8c:	490e      	ldr	r1, [pc, #56]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a92:	f000 f821 	bl	8002ad8 <HAL_RCC_GetSysClockFreq>
 8002a96:	4602      	mov	r2, r0
 8002a98:	4b0b      	ldr	r3, [pc, #44]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	091b      	lsrs	r3, r3, #4
 8002a9e:	f003 030f 	and.w	r3, r3, #15
 8002aa2:	490a      	ldr	r1, [pc, #40]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002aa4:	5ccb      	ldrb	r3, [r1, r3]
 8002aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aaa:	4a09      	ldr	r2, [pc, #36]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8002aac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002aae:	4b09      	ldr	r3, [pc, #36]	; (8002ad4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fe f93e 	bl	8000d34 <HAL_InitTick>

  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40023c00 	.word	0x40023c00
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	080047e4 	.word	0x080047e4
 8002ad0:	2000001c 	.word	0x2000001c
 8002ad4:	20000020 	.word	0x20000020

08002ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ad8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002adc:	b094      	sub	sp, #80	; 0x50
 8002ade:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	647b      	str	r3, [r7, #68]	; 0x44
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ae8:	2300      	movs	r3, #0
 8002aea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002af0:	4b79      	ldr	r3, [pc, #484]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f003 030c 	and.w	r3, r3, #12
 8002af8:	2b08      	cmp	r3, #8
 8002afa:	d00d      	beq.n	8002b18 <HAL_RCC_GetSysClockFreq+0x40>
 8002afc:	2b08      	cmp	r3, #8
 8002afe:	f200 80e1 	bhi.w	8002cc4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d002      	beq.n	8002b0c <HAL_RCC_GetSysClockFreq+0x34>
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d003      	beq.n	8002b12 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b0a:	e0db      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b0c:	4b73      	ldr	r3, [pc, #460]	; (8002cdc <HAL_RCC_GetSysClockFreq+0x204>)
 8002b0e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002b10:	e0db      	b.n	8002cca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b12:	4b73      	ldr	r3, [pc, #460]	; (8002ce0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b14:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b16:	e0d8      	b.n	8002cca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b18:	4b6f      	ldr	r3, [pc, #444]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b20:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b22:	4b6d      	ldr	r3, [pc, #436]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d063      	beq.n	8002bf6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b2e:	4b6a      	ldr	r3, [pc, #424]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	099b      	lsrs	r3, r3, #6
 8002b34:	2200      	movs	r2, #0
 8002b36:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b38:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b40:	633b      	str	r3, [r7, #48]	; 0x30
 8002b42:	2300      	movs	r3, #0
 8002b44:	637b      	str	r3, [r7, #52]	; 0x34
 8002b46:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002b4a:	4622      	mov	r2, r4
 8002b4c:	462b      	mov	r3, r5
 8002b4e:	f04f 0000 	mov.w	r0, #0
 8002b52:	f04f 0100 	mov.w	r1, #0
 8002b56:	0159      	lsls	r1, r3, #5
 8002b58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b5c:	0150      	lsls	r0, r2, #5
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4621      	mov	r1, r4
 8002b64:	1a51      	subs	r1, r2, r1
 8002b66:	6139      	str	r1, [r7, #16]
 8002b68:	4629      	mov	r1, r5
 8002b6a:	eb63 0301 	sbc.w	r3, r3, r1
 8002b6e:	617b      	str	r3, [r7, #20]
 8002b70:	f04f 0200 	mov.w	r2, #0
 8002b74:	f04f 0300 	mov.w	r3, #0
 8002b78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b7c:	4659      	mov	r1, fp
 8002b7e:	018b      	lsls	r3, r1, #6
 8002b80:	4651      	mov	r1, sl
 8002b82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b86:	4651      	mov	r1, sl
 8002b88:	018a      	lsls	r2, r1, #6
 8002b8a:	4651      	mov	r1, sl
 8002b8c:	ebb2 0801 	subs.w	r8, r2, r1
 8002b90:	4659      	mov	r1, fp
 8002b92:	eb63 0901 	sbc.w	r9, r3, r1
 8002b96:	f04f 0200 	mov.w	r2, #0
 8002b9a:	f04f 0300 	mov.w	r3, #0
 8002b9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ba2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ba6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002baa:	4690      	mov	r8, r2
 8002bac:	4699      	mov	r9, r3
 8002bae:	4623      	mov	r3, r4
 8002bb0:	eb18 0303 	adds.w	r3, r8, r3
 8002bb4:	60bb      	str	r3, [r7, #8]
 8002bb6:	462b      	mov	r3, r5
 8002bb8:	eb49 0303 	adc.w	r3, r9, r3
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	f04f 0200 	mov.w	r2, #0
 8002bc2:	f04f 0300 	mov.w	r3, #0
 8002bc6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002bca:	4629      	mov	r1, r5
 8002bcc:	024b      	lsls	r3, r1, #9
 8002bce:	4621      	mov	r1, r4
 8002bd0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bd4:	4621      	mov	r1, r4
 8002bd6:	024a      	lsls	r2, r1, #9
 8002bd8:	4610      	mov	r0, r2
 8002bda:	4619      	mov	r1, r3
 8002bdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bde:	2200      	movs	r2, #0
 8002be0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002be2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002be4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002be8:	f7fd fb52 	bl	8000290 <__aeabi_uldivmod>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bf4:	e058      	b.n	8002ca8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bf6:	4b38      	ldr	r3, [pc, #224]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	099b      	lsrs	r3, r3, #6
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	4618      	mov	r0, r3
 8002c00:	4611      	mov	r1, r2
 8002c02:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c06:	623b      	str	r3, [r7, #32]
 8002c08:	2300      	movs	r3, #0
 8002c0a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c0c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c10:	4642      	mov	r2, r8
 8002c12:	464b      	mov	r3, r9
 8002c14:	f04f 0000 	mov.w	r0, #0
 8002c18:	f04f 0100 	mov.w	r1, #0
 8002c1c:	0159      	lsls	r1, r3, #5
 8002c1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c22:	0150      	lsls	r0, r2, #5
 8002c24:	4602      	mov	r2, r0
 8002c26:	460b      	mov	r3, r1
 8002c28:	4641      	mov	r1, r8
 8002c2a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c2e:	4649      	mov	r1, r9
 8002c30:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c34:	f04f 0200 	mov.w	r2, #0
 8002c38:	f04f 0300 	mov.w	r3, #0
 8002c3c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c40:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c44:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c48:	ebb2 040a 	subs.w	r4, r2, sl
 8002c4c:	eb63 050b 	sbc.w	r5, r3, fp
 8002c50:	f04f 0200 	mov.w	r2, #0
 8002c54:	f04f 0300 	mov.w	r3, #0
 8002c58:	00eb      	lsls	r3, r5, #3
 8002c5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c5e:	00e2      	lsls	r2, r4, #3
 8002c60:	4614      	mov	r4, r2
 8002c62:	461d      	mov	r5, r3
 8002c64:	4643      	mov	r3, r8
 8002c66:	18e3      	adds	r3, r4, r3
 8002c68:	603b      	str	r3, [r7, #0]
 8002c6a:	464b      	mov	r3, r9
 8002c6c:	eb45 0303 	adc.w	r3, r5, r3
 8002c70:	607b      	str	r3, [r7, #4]
 8002c72:	f04f 0200 	mov.w	r2, #0
 8002c76:	f04f 0300 	mov.w	r3, #0
 8002c7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c7e:	4629      	mov	r1, r5
 8002c80:	028b      	lsls	r3, r1, #10
 8002c82:	4621      	mov	r1, r4
 8002c84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c88:	4621      	mov	r1, r4
 8002c8a:	028a      	lsls	r2, r1, #10
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c92:	2200      	movs	r2, #0
 8002c94:	61bb      	str	r3, [r7, #24]
 8002c96:	61fa      	str	r2, [r7, #28]
 8002c98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c9c:	f7fd faf8 	bl	8000290 <__aeabi_uldivmod>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ca8:	4b0b      	ldr	r3, [pc, #44]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	0c1b      	lsrs	r3, r3, #16
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002cb8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002cc2:	e002      	b.n	8002cca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002cc4:	4b05      	ldr	r3, [pc, #20]	; (8002cdc <HAL_RCC_GetSysClockFreq+0x204>)
 8002cc6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002cc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3750      	adds	r7, #80	; 0x50
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40023800 	.word	0x40023800
 8002cdc:	00f42400 	.word	0x00f42400
 8002ce0:	007a1200 	.word	0x007a1200

08002ce4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce8:	4b03      	ldr	r3, [pc, #12]	; (8002cf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cea:	681b      	ldr	r3, [r3, #0]
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	2000001c 	.word	0x2000001c

08002cfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d00:	f7ff fff0 	bl	8002ce4 <HAL_RCC_GetHCLKFreq>
 8002d04:	4602      	mov	r2, r0
 8002d06:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	0a9b      	lsrs	r3, r3, #10
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	4903      	ldr	r1, [pc, #12]	; (8002d20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d12:	5ccb      	ldrb	r3, [r1, r3]
 8002d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40023800 	.word	0x40023800
 8002d20:	080047f4 	.word	0x080047f4

08002d24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d28:	f7ff ffdc 	bl	8002ce4 <HAL_RCC_GetHCLKFreq>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	4b05      	ldr	r3, [pc, #20]	; (8002d44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	0b5b      	lsrs	r3, r3, #13
 8002d34:	f003 0307 	and.w	r3, r3, #7
 8002d38:	4903      	ldr	r1, [pc, #12]	; (8002d48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d3a:	5ccb      	ldrb	r3, [r1, r3]
 8002d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40023800 	.word	0x40023800
 8002d48:	080047f4 	.word	0x080047f4

08002d4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e03f      	b.n	8002dde <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d106      	bne.n	8002d78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7ff faa8 	bl	80022c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2224      	movs	r2, #36	; 0x24
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68da      	ldr	r2, [r3, #12]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 f929 	bl	8002fe8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	691a      	ldr	r2, [r3, #16]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002da4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	695a      	ldr	r2, [r3, #20]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002db4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002dc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2220      	movs	r2, #32
 8002dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b08a      	sub	sp, #40	; 0x28
 8002dea:	af02      	add	r7, sp, #8
 8002dec:	60f8      	str	r0, [r7, #12]
 8002dee:	60b9      	str	r1, [r7, #8]
 8002df0:	603b      	str	r3, [r7, #0]
 8002df2:	4613      	mov	r3, r2
 8002df4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002df6:	2300      	movs	r3, #0
 8002df8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b20      	cmp	r3, #32
 8002e04:	d17c      	bne.n	8002f00 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d002      	beq.n	8002e12 <HAL_UART_Transmit+0x2c>
 8002e0c:	88fb      	ldrh	r3, [r7, #6]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e075      	b.n	8002f02 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d101      	bne.n	8002e24 <HAL_UART_Transmit+0x3e>
 8002e20:	2302      	movs	r3, #2
 8002e22:	e06e      	b.n	8002f02 <HAL_UART_Transmit+0x11c>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2221      	movs	r2, #33	; 0x21
 8002e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e3a:	f7fd ffbf 	bl	8000dbc <HAL_GetTick>
 8002e3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	88fa      	ldrh	r2, [r7, #6]
 8002e44:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	88fa      	ldrh	r2, [r7, #6]
 8002e4a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e54:	d108      	bne.n	8002e68 <HAL_UART_Transmit+0x82>
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d104      	bne.n	8002e68 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	61bb      	str	r3, [r7, #24]
 8002e66:	e003      	b.n	8002e70 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002e78:	e02a      	b.n	8002ed0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	2200      	movs	r2, #0
 8002e82:	2180      	movs	r1, #128	; 0x80
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f000 f840 	bl	8002f0a <UART_WaitOnFlagUntilTimeout>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d001      	beq.n	8002e94 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e036      	b.n	8002f02 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d10b      	bne.n	8002eb2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	881b      	ldrh	r3, [r3, #0]
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ea8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	3302      	adds	r3, #2
 8002eae:	61bb      	str	r3, [r7, #24]
 8002eb0:	e007      	b.n	8002ec2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	781a      	ldrb	r2, [r3, #0]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	b29a      	uxth	r2, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1cf      	bne.n	8002e7a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	2140      	movs	r1, #64	; 0x40
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 f810 	bl	8002f0a <UART_WaitOnFlagUntilTimeout>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e006      	b.n	8002f02 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002efc:	2300      	movs	r3, #0
 8002efe:	e000      	b.n	8002f02 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002f00:	2302      	movs	r3, #2
  }
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3720      	adds	r7, #32
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b090      	sub	sp, #64	; 0x40
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	60f8      	str	r0, [r7, #12]
 8002f12:	60b9      	str	r1, [r7, #8]
 8002f14:	603b      	str	r3, [r7, #0]
 8002f16:	4613      	mov	r3, r2
 8002f18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f1a:	e050      	b.n	8002fbe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f22:	d04c      	beq.n	8002fbe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002f24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d007      	beq.n	8002f3a <UART_WaitOnFlagUntilTimeout+0x30>
 8002f2a:	f7fd ff47 	bl	8000dbc <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d241      	bcs.n	8002fbe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	330c      	adds	r3, #12
 8002f40:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f44:	e853 3f00 	ldrex	r3, [r3]
 8002f48:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002f50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	330c      	adds	r3, #12
 8002f58:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f5a:	637a      	str	r2, [r7, #52]	; 0x34
 8002f5c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f5e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f62:	e841 2300 	strex	r3, r2, [r1]
 8002f66:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1e5      	bne.n	8002f3a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	3314      	adds	r3, #20
 8002f74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	e853 3f00 	ldrex	r3, [r3]
 8002f7c:	613b      	str	r3, [r7, #16]
   return(result);
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	f023 0301 	bic.w	r3, r3, #1
 8002f84:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	3314      	adds	r3, #20
 8002f8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f8e:	623a      	str	r2, [r7, #32]
 8002f90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f92:	69f9      	ldr	r1, [r7, #28]
 8002f94:	6a3a      	ldr	r2, [r7, #32]
 8002f96:	e841 2300 	strex	r3, r2, [r1]
 8002f9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1e5      	bne.n	8002f6e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2220      	movs	r2, #32
 8002fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e00f      	b.n	8002fde <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	68ba      	ldr	r2, [r7, #8]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	bf0c      	ite	eq
 8002fce:	2301      	moveq	r3, #1
 8002fd0:	2300      	movne	r3, #0
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d09f      	beq.n	8002f1c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3740      	adds	r7, #64	; 0x40
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
	...

08002fe8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fe8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fec:	b0c0      	sub	sp, #256	; 0x100
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003004:	68d9      	ldr	r1, [r3, #12]
 8003006:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	ea40 0301 	orr.w	r3, r0, r1
 8003010:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	431a      	orrs	r2, r3
 8003020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	431a      	orrs	r2, r3
 8003028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800302c:	69db      	ldr	r3, [r3, #28]
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003040:	f021 010c 	bic.w	r1, r1, #12
 8003044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800304e:	430b      	orrs	r3, r1
 8003050:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800305e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003062:	6999      	ldr	r1, [r3, #24]
 8003064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	ea40 0301 	orr.w	r3, r0, r1
 800306e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	4b8f      	ldr	r3, [pc, #572]	; (80032b4 <UART_SetConfig+0x2cc>)
 8003078:	429a      	cmp	r2, r3
 800307a:	d005      	beq.n	8003088 <UART_SetConfig+0xa0>
 800307c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	4b8d      	ldr	r3, [pc, #564]	; (80032b8 <UART_SetConfig+0x2d0>)
 8003084:	429a      	cmp	r2, r3
 8003086:	d104      	bne.n	8003092 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003088:	f7ff fe4c 	bl	8002d24 <HAL_RCC_GetPCLK2Freq>
 800308c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003090:	e003      	b.n	800309a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003092:	f7ff fe33 	bl	8002cfc <HAL_RCC_GetPCLK1Freq>
 8003096:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800309a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800309e:	69db      	ldr	r3, [r3, #28]
 80030a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030a4:	f040 810c 	bne.w	80032c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030ac:	2200      	movs	r2, #0
 80030ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80030b2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80030b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80030ba:	4622      	mov	r2, r4
 80030bc:	462b      	mov	r3, r5
 80030be:	1891      	adds	r1, r2, r2
 80030c0:	65b9      	str	r1, [r7, #88]	; 0x58
 80030c2:	415b      	adcs	r3, r3
 80030c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80030c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80030ca:	4621      	mov	r1, r4
 80030cc:	eb12 0801 	adds.w	r8, r2, r1
 80030d0:	4629      	mov	r1, r5
 80030d2:	eb43 0901 	adc.w	r9, r3, r1
 80030d6:	f04f 0200 	mov.w	r2, #0
 80030da:	f04f 0300 	mov.w	r3, #0
 80030de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030ea:	4690      	mov	r8, r2
 80030ec:	4699      	mov	r9, r3
 80030ee:	4623      	mov	r3, r4
 80030f0:	eb18 0303 	adds.w	r3, r8, r3
 80030f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80030f8:	462b      	mov	r3, r5
 80030fa:	eb49 0303 	adc.w	r3, r9, r3
 80030fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800310e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003112:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003116:	460b      	mov	r3, r1
 8003118:	18db      	adds	r3, r3, r3
 800311a:	653b      	str	r3, [r7, #80]	; 0x50
 800311c:	4613      	mov	r3, r2
 800311e:	eb42 0303 	adc.w	r3, r2, r3
 8003122:	657b      	str	r3, [r7, #84]	; 0x54
 8003124:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003128:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800312c:	f7fd f8b0 	bl	8000290 <__aeabi_uldivmod>
 8003130:	4602      	mov	r2, r0
 8003132:	460b      	mov	r3, r1
 8003134:	4b61      	ldr	r3, [pc, #388]	; (80032bc <UART_SetConfig+0x2d4>)
 8003136:	fba3 2302 	umull	r2, r3, r3, r2
 800313a:	095b      	lsrs	r3, r3, #5
 800313c:	011c      	lsls	r4, r3, #4
 800313e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003142:	2200      	movs	r2, #0
 8003144:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003148:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800314c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003150:	4642      	mov	r2, r8
 8003152:	464b      	mov	r3, r9
 8003154:	1891      	adds	r1, r2, r2
 8003156:	64b9      	str	r1, [r7, #72]	; 0x48
 8003158:	415b      	adcs	r3, r3
 800315a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800315c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003160:	4641      	mov	r1, r8
 8003162:	eb12 0a01 	adds.w	sl, r2, r1
 8003166:	4649      	mov	r1, r9
 8003168:	eb43 0b01 	adc.w	fp, r3, r1
 800316c:	f04f 0200 	mov.w	r2, #0
 8003170:	f04f 0300 	mov.w	r3, #0
 8003174:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003178:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800317c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003180:	4692      	mov	sl, r2
 8003182:	469b      	mov	fp, r3
 8003184:	4643      	mov	r3, r8
 8003186:	eb1a 0303 	adds.w	r3, sl, r3
 800318a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800318e:	464b      	mov	r3, r9
 8003190:	eb4b 0303 	adc.w	r3, fp, r3
 8003194:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80031a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80031a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80031ac:	460b      	mov	r3, r1
 80031ae:	18db      	adds	r3, r3, r3
 80031b0:	643b      	str	r3, [r7, #64]	; 0x40
 80031b2:	4613      	mov	r3, r2
 80031b4:	eb42 0303 	adc.w	r3, r2, r3
 80031b8:	647b      	str	r3, [r7, #68]	; 0x44
 80031ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80031be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80031c2:	f7fd f865 	bl	8000290 <__aeabi_uldivmod>
 80031c6:	4602      	mov	r2, r0
 80031c8:	460b      	mov	r3, r1
 80031ca:	4611      	mov	r1, r2
 80031cc:	4b3b      	ldr	r3, [pc, #236]	; (80032bc <UART_SetConfig+0x2d4>)
 80031ce:	fba3 2301 	umull	r2, r3, r3, r1
 80031d2:	095b      	lsrs	r3, r3, #5
 80031d4:	2264      	movs	r2, #100	; 0x64
 80031d6:	fb02 f303 	mul.w	r3, r2, r3
 80031da:	1acb      	subs	r3, r1, r3
 80031dc:	00db      	lsls	r3, r3, #3
 80031de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80031e2:	4b36      	ldr	r3, [pc, #216]	; (80032bc <UART_SetConfig+0x2d4>)
 80031e4:	fba3 2302 	umull	r2, r3, r3, r2
 80031e8:	095b      	lsrs	r3, r3, #5
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80031f0:	441c      	add	r4, r3
 80031f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031f6:	2200      	movs	r2, #0
 80031f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80031fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003200:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003204:	4642      	mov	r2, r8
 8003206:	464b      	mov	r3, r9
 8003208:	1891      	adds	r1, r2, r2
 800320a:	63b9      	str	r1, [r7, #56]	; 0x38
 800320c:	415b      	adcs	r3, r3
 800320e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003210:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003214:	4641      	mov	r1, r8
 8003216:	1851      	adds	r1, r2, r1
 8003218:	6339      	str	r1, [r7, #48]	; 0x30
 800321a:	4649      	mov	r1, r9
 800321c:	414b      	adcs	r3, r1
 800321e:	637b      	str	r3, [r7, #52]	; 0x34
 8003220:	f04f 0200 	mov.w	r2, #0
 8003224:	f04f 0300 	mov.w	r3, #0
 8003228:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800322c:	4659      	mov	r1, fp
 800322e:	00cb      	lsls	r3, r1, #3
 8003230:	4651      	mov	r1, sl
 8003232:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003236:	4651      	mov	r1, sl
 8003238:	00ca      	lsls	r2, r1, #3
 800323a:	4610      	mov	r0, r2
 800323c:	4619      	mov	r1, r3
 800323e:	4603      	mov	r3, r0
 8003240:	4642      	mov	r2, r8
 8003242:	189b      	adds	r3, r3, r2
 8003244:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003248:	464b      	mov	r3, r9
 800324a:	460a      	mov	r2, r1
 800324c:	eb42 0303 	adc.w	r3, r2, r3
 8003250:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003260:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003264:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003268:	460b      	mov	r3, r1
 800326a:	18db      	adds	r3, r3, r3
 800326c:	62bb      	str	r3, [r7, #40]	; 0x28
 800326e:	4613      	mov	r3, r2
 8003270:	eb42 0303 	adc.w	r3, r2, r3
 8003274:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003276:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800327a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800327e:	f7fd f807 	bl	8000290 <__aeabi_uldivmod>
 8003282:	4602      	mov	r2, r0
 8003284:	460b      	mov	r3, r1
 8003286:	4b0d      	ldr	r3, [pc, #52]	; (80032bc <UART_SetConfig+0x2d4>)
 8003288:	fba3 1302 	umull	r1, r3, r3, r2
 800328c:	095b      	lsrs	r3, r3, #5
 800328e:	2164      	movs	r1, #100	; 0x64
 8003290:	fb01 f303 	mul.w	r3, r1, r3
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	3332      	adds	r3, #50	; 0x32
 800329a:	4a08      	ldr	r2, [pc, #32]	; (80032bc <UART_SetConfig+0x2d4>)
 800329c:	fba2 2303 	umull	r2, r3, r2, r3
 80032a0:	095b      	lsrs	r3, r3, #5
 80032a2:	f003 0207 	and.w	r2, r3, #7
 80032a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4422      	add	r2, r4
 80032ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80032b0:	e105      	b.n	80034be <UART_SetConfig+0x4d6>
 80032b2:	bf00      	nop
 80032b4:	40011000 	.word	0x40011000
 80032b8:	40011400 	.word	0x40011400
 80032bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032c4:	2200      	movs	r2, #0
 80032c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80032ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80032ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80032d2:	4642      	mov	r2, r8
 80032d4:	464b      	mov	r3, r9
 80032d6:	1891      	adds	r1, r2, r2
 80032d8:	6239      	str	r1, [r7, #32]
 80032da:	415b      	adcs	r3, r3
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
 80032de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80032e2:	4641      	mov	r1, r8
 80032e4:	1854      	adds	r4, r2, r1
 80032e6:	4649      	mov	r1, r9
 80032e8:	eb43 0501 	adc.w	r5, r3, r1
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	00eb      	lsls	r3, r5, #3
 80032f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032fa:	00e2      	lsls	r2, r4, #3
 80032fc:	4614      	mov	r4, r2
 80032fe:	461d      	mov	r5, r3
 8003300:	4643      	mov	r3, r8
 8003302:	18e3      	adds	r3, r4, r3
 8003304:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003308:	464b      	mov	r3, r9
 800330a:	eb45 0303 	adc.w	r3, r5, r3
 800330e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800331e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003322:	f04f 0200 	mov.w	r2, #0
 8003326:	f04f 0300 	mov.w	r3, #0
 800332a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800332e:	4629      	mov	r1, r5
 8003330:	008b      	lsls	r3, r1, #2
 8003332:	4621      	mov	r1, r4
 8003334:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003338:	4621      	mov	r1, r4
 800333a:	008a      	lsls	r2, r1, #2
 800333c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003340:	f7fc ffa6 	bl	8000290 <__aeabi_uldivmod>
 8003344:	4602      	mov	r2, r0
 8003346:	460b      	mov	r3, r1
 8003348:	4b60      	ldr	r3, [pc, #384]	; (80034cc <UART_SetConfig+0x4e4>)
 800334a:	fba3 2302 	umull	r2, r3, r3, r2
 800334e:	095b      	lsrs	r3, r3, #5
 8003350:	011c      	lsls	r4, r3, #4
 8003352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003356:	2200      	movs	r2, #0
 8003358:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800335c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003360:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003364:	4642      	mov	r2, r8
 8003366:	464b      	mov	r3, r9
 8003368:	1891      	adds	r1, r2, r2
 800336a:	61b9      	str	r1, [r7, #24]
 800336c:	415b      	adcs	r3, r3
 800336e:	61fb      	str	r3, [r7, #28]
 8003370:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003374:	4641      	mov	r1, r8
 8003376:	1851      	adds	r1, r2, r1
 8003378:	6139      	str	r1, [r7, #16]
 800337a:	4649      	mov	r1, r9
 800337c:	414b      	adcs	r3, r1
 800337e:	617b      	str	r3, [r7, #20]
 8003380:	f04f 0200 	mov.w	r2, #0
 8003384:	f04f 0300 	mov.w	r3, #0
 8003388:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800338c:	4659      	mov	r1, fp
 800338e:	00cb      	lsls	r3, r1, #3
 8003390:	4651      	mov	r1, sl
 8003392:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003396:	4651      	mov	r1, sl
 8003398:	00ca      	lsls	r2, r1, #3
 800339a:	4610      	mov	r0, r2
 800339c:	4619      	mov	r1, r3
 800339e:	4603      	mov	r3, r0
 80033a0:	4642      	mov	r2, r8
 80033a2:	189b      	adds	r3, r3, r2
 80033a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80033a8:	464b      	mov	r3, r9
 80033aa:	460a      	mov	r2, r1
 80033ac:	eb42 0303 	adc.w	r3, r2, r3
 80033b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80033b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80033be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80033c0:	f04f 0200 	mov.w	r2, #0
 80033c4:	f04f 0300 	mov.w	r3, #0
 80033c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80033cc:	4649      	mov	r1, r9
 80033ce:	008b      	lsls	r3, r1, #2
 80033d0:	4641      	mov	r1, r8
 80033d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033d6:	4641      	mov	r1, r8
 80033d8:	008a      	lsls	r2, r1, #2
 80033da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80033de:	f7fc ff57 	bl	8000290 <__aeabi_uldivmod>
 80033e2:	4602      	mov	r2, r0
 80033e4:	460b      	mov	r3, r1
 80033e6:	4b39      	ldr	r3, [pc, #228]	; (80034cc <UART_SetConfig+0x4e4>)
 80033e8:	fba3 1302 	umull	r1, r3, r3, r2
 80033ec:	095b      	lsrs	r3, r3, #5
 80033ee:	2164      	movs	r1, #100	; 0x64
 80033f0:	fb01 f303 	mul.w	r3, r1, r3
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	3332      	adds	r3, #50	; 0x32
 80033fa:	4a34      	ldr	r2, [pc, #208]	; (80034cc <UART_SetConfig+0x4e4>)
 80033fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003400:	095b      	lsrs	r3, r3, #5
 8003402:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003406:	441c      	add	r4, r3
 8003408:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800340c:	2200      	movs	r2, #0
 800340e:	673b      	str	r3, [r7, #112]	; 0x70
 8003410:	677a      	str	r2, [r7, #116]	; 0x74
 8003412:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003416:	4642      	mov	r2, r8
 8003418:	464b      	mov	r3, r9
 800341a:	1891      	adds	r1, r2, r2
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	415b      	adcs	r3, r3
 8003420:	60fb      	str	r3, [r7, #12]
 8003422:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003426:	4641      	mov	r1, r8
 8003428:	1851      	adds	r1, r2, r1
 800342a:	6039      	str	r1, [r7, #0]
 800342c:	4649      	mov	r1, r9
 800342e:	414b      	adcs	r3, r1
 8003430:	607b      	str	r3, [r7, #4]
 8003432:	f04f 0200 	mov.w	r2, #0
 8003436:	f04f 0300 	mov.w	r3, #0
 800343a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800343e:	4659      	mov	r1, fp
 8003440:	00cb      	lsls	r3, r1, #3
 8003442:	4651      	mov	r1, sl
 8003444:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003448:	4651      	mov	r1, sl
 800344a:	00ca      	lsls	r2, r1, #3
 800344c:	4610      	mov	r0, r2
 800344e:	4619      	mov	r1, r3
 8003450:	4603      	mov	r3, r0
 8003452:	4642      	mov	r2, r8
 8003454:	189b      	adds	r3, r3, r2
 8003456:	66bb      	str	r3, [r7, #104]	; 0x68
 8003458:	464b      	mov	r3, r9
 800345a:	460a      	mov	r2, r1
 800345c:	eb42 0303 	adc.w	r3, r2, r3
 8003460:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	663b      	str	r3, [r7, #96]	; 0x60
 800346c:	667a      	str	r2, [r7, #100]	; 0x64
 800346e:	f04f 0200 	mov.w	r2, #0
 8003472:	f04f 0300 	mov.w	r3, #0
 8003476:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800347a:	4649      	mov	r1, r9
 800347c:	008b      	lsls	r3, r1, #2
 800347e:	4641      	mov	r1, r8
 8003480:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003484:	4641      	mov	r1, r8
 8003486:	008a      	lsls	r2, r1, #2
 8003488:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800348c:	f7fc ff00 	bl	8000290 <__aeabi_uldivmod>
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	4b0d      	ldr	r3, [pc, #52]	; (80034cc <UART_SetConfig+0x4e4>)
 8003496:	fba3 1302 	umull	r1, r3, r3, r2
 800349a:	095b      	lsrs	r3, r3, #5
 800349c:	2164      	movs	r1, #100	; 0x64
 800349e:	fb01 f303 	mul.w	r3, r1, r3
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	3332      	adds	r3, #50	; 0x32
 80034a8:	4a08      	ldr	r2, [pc, #32]	; (80034cc <UART_SetConfig+0x4e4>)
 80034aa:	fba2 2303 	umull	r2, r3, r2, r3
 80034ae:	095b      	lsrs	r3, r3, #5
 80034b0:	f003 020f 	and.w	r2, r3, #15
 80034b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4422      	add	r2, r4
 80034bc:	609a      	str	r2, [r3, #8]
}
 80034be:	bf00      	nop
 80034c0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80034c4:	46bd      	mov	sp, r7
 80034c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034ca:	bf00      	nop
 80034cc:	51eb851f 	.word	0x51eb851f

080034d0 <main>:

#define TIME1 100
#define TIME2 500

int main(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b086      	sub	sp, #24
 80034d4:	af00      	add	r7, sp, #0
		 handled in milliseconds basis.
	   - Set NVIC Group Priority to 4
	   - Low Level Initialization
	 */

	HAL_Init();
 80034d6:	f7fd fc11 	bl	8000cfc <HAL_Init>

	/* Configure the system clock to 180 MHz */
	SystemClock_Config();
 80034da:	f000 f825 	bl	8003528 <SystemClock_Config>

	/* Initialize Inputs */
	inputsInit();
 80034de:	f7fd f8e5 	bl	80006ac <inputsInit>

	delay_t delayLED2;
	tick_t  timeLED2 = 100;
 80034e2:	2364      	movs	r3, #100	; 0x64
 80034e4:	617b      	str	r3, [r7, #20]
	delayInit(&delayLED2, timeLED2);
 80034e6:	1d3b      	adds	r3, r7, #4
 80034e8:	6979      	ldr	r1, [r7, #20]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fd f8c4 	bl	8000678 <delayInit>

	/* Initialize FSM */
	debounceFSM_init();
 80034f0:	f7fd f8b2 	bl	8000658 <debounceFSM_init>
					  BE CAREFUL : Program 7 data bits + 1 parity bit in PC HyperTerminal
	  - Stop Bit    = One Stop bit
	  - Parity      = ODD parity
	  - BaudRate    = 9600 baud
	  - Hardware flow control disabled (RTS and CTS signals) */
	uartinit();
 80034f4:	f7fd fa7a 	bl	80009ec <uartinit>
	printf("UART TP PdM Jordan OK\r\n");
 80034f8:	4809      	ldr	r0, [pc, #36]	; (8003520 <main+0x50>)
 80034fa:	f000 f95f 	bl	80037bc <puts>

	iniciaADC();
 80034fe:	f7fd f849 	bl	8000594 <iniciaADC>

/* Infinite loop */
	uint32_t valorLeidoADC = 0;
 8003502:	2300      	movs	r3, #0
 8003504:	613b      	str	r3, [r7, #16]
	while (1)
	{
		valorLeidoADC = myADCread();
 8003506:	f7fd f889 	bl	800061c <myADCread>
 800350a:	6138      	str	r0, [r7, #16]

		printf("Valor leido = %lu\r\n", valorLeidoADC);
 800350c:	6939      	ldr	r1, [r7, #16]
 800350e:	4805      	ldr	r0, [pc, #20]	; (8003524 <main+0x54>)
 8003510:	f000 f8ce 	bl	80036b0 <iprintf>
		HAL_Delay(500);
 8003514:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003518:	f7fd fc5c 	bl	8000dd4 <HAL_Delay>
		valorLeidoADC = myADCread();
 800351c:	e7f3      	b.n	8003506 <main+0x36>
 800351e:	bf00      	nop
 8003520:	080047b0 	.word	0x080047b0
 8003524:	080047c8 	.word	0x080047c8

08003528 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b094      	sub	sp, #80	; 0x50
 800352c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 800352e:	2300      	movs	r3, #0
 8003530:	60bb      	str	r3, [r7, #8]
 8003532:	4b2c      	ldr	r3, [pc, #176]	; (80035e4 <SystemClock_Config+0xbc>)
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	4a2b      	ldr	r2, [pc, #172]	; (80035e4 <SystemClock_Config+0xbc>)
 8003538:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800353c:	6413      	str	r3, [r2, #64]	; 0x40
 800353e:	4b29      	ldr	r3, [pc, #164]	; (80035e4 <SystemClock_Config+0xbc>)
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003546:	60bb      	str	r3, [r7, #8]
 8003548:	68bb      	ldr	r3, [r7, #8]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800354a:	2300      	movs	r3, #0
 800354c:	607b      	str	r3, [r7, #4]
 800354e:	4b26      	ldr	r3, [pc, #152]	; (80035e8 <SystemClock_Config+0xc0>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a25      	ldr	r2, [pc, #148]	; (80035e8 <SystemClock_Config+0xc0>)
 8003554:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003558:	6013      	str	r3, [r2, #0]
 800355a:	4b23      	ldr	r3, [pc, #140]	; (80035e8 <SystemClock_Config+0xc0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003562:	607b      	str	r3, [r7, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003566:	2301      	movs	r3, #1
 8003568:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800356a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800356e:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003570:	2302      	movs	r3, #2
 8003572:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003574:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003578:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 8;
 800357a:	2308      	movs	r3, #8
 800357c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 360;
 800357e:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8003582:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003584:	2302      	movs	r3, #2
 8003586:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003588:	2307      	movs	r3, #7
 800358a:	63bb      	str	r3, [r7, #56]	; 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800358c:	f107 030c 	add.w	r3, r7, #12
 8003590:	4618      	mov	r0, r3
 8003592:	f7fe ff43 	bl	800241c <HAL_RCC_OscConfig>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <SystemClock_Config+0x78>
  {
    /* Initialization Error */
    Error_Handler();
 800359c:	f000 f826 	bl	80035ec <Error_Handler>
  }
  
  if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 80035a0:	f7fe feec 	bl	800237c <HAL_PWREx_EnableOverDrive>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <SystemClock_Config+0x86>
  {
    /* Initialization Error */
    Error_Handler();
 80035aa:	f000 f81f 	bl	80035ec <Error_Handler>
  }
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80035ae:	230f      	movs	r3, #15
 80035b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035b2:	2302      	movs	r3, #2
 80035b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035b6:	2300      	movs	r3, #0
 80035b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
 80035ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80035be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;  
 80035c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80035c6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80035ca:	2105      	movs	r1, #5
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff f99d 	bl	800290c <HAL_RCC_ClockConfig>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <SystemClock_Config+0xb4>
  {
    /* Initialization Error */
    Error_Handler();
 80035d8:	f000 f808 	bl	80035ec <Error_Handler>
  }
}
 80035dc:	bf00      	nop
 80035de:	3750      	adds	r7, #80	; 0x50
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	40023800 	.word	0x40023800
 80035e8:	40007000 	.word	0x40007000

080035ec <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* Turn LED2 on */
  BSP_LED_On(LED2);
 80035f0:	2001      	movs	r0, #1
 80035f2:	f7fd fa55 	bl	8000aa0 <BSP_LED_On>
  while (1)
 80035f6:	e7fe      	b.n	80035f6 <Error_Handler+0xa>

080035f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80035f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003630 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80035fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80035fe:	e003      	b.n	8003608 <LoopCopyDataInit>

08003600 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003600:	4b0c      	ldr	r3, [pc, #48]	; (8003634 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003602:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003604:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003606:	3104      	adds	r1, #4

08003608 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003608:	480b      	ldr	r0, [pc, #44]	; (8003638 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800360a:	4b0c      	ldr	r3, [pc, #48]	; (800363c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800360c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800360e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003610:	d3f6      	bcc.n	8003600 <CopyDataInit>
  ldr  r2, =_sbss
 8003612:	4a0b      	ldr	r2, [pc, #44]	; (8003640 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003614:	e002      	b.n	800361c <LoopFillZerobss>

08003616 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003616:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003618:	f842 3b04 	str.w	r3, [r2], #4

0800361c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800361c:	4b09      	ldr	r3, [pc, #36]	; (8003644 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800361e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003620:	d3f9      	bcc.n	8003616 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003622:	f7fd fa57 	bl	8000ad4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003626:	f000 f817 	bl	8003658 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800362a:	f7ff ff51 	bl	80034d0 <main>
  bx  lr    
 800362e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003630:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003634:	080048ac 	.word	0x080048ac
  ldr  r0, =_sdata
 8003638:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800363c:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 8003640:	2000008c 	.word	0x2000008c
  ldr  r3, = _ebss
 8003644:	200001c0 	.word	0x200001c0

08003648 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003648:	e7fe      	b.n	8003648 <ADC_IRQHandler>
	...

0800364c <__errno>:
 800364c:	4b01      	ldr	r3, [pc, #4]	; (8003654 <__errno+0x8>)
 800364e:	6818      	ldr	r0, [r3, #0]
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	20000028 	.word	0x20000028

08003658 <__libc_init_array>:
 8003658:	b570      	push	{r4, r5, r6, lr}
 800365a:	4d0d      	ldr	r5, [pc, #52]	; (8003690 <__libc_init_array+0x38>)
 800365c:	4c0d      	ldr	r4, [pc, #52]	; (8003694 <__libc_init_array+0x3c>)
 800365e:	1b64      	subs	r4, r4, r5
 8003660:	10a4      	asrs	r4, r4, #2
 8003662:	2600      	movs	r6, #0
 8003664:	42a6      	cmp	r6, r4
 8003666:	d109      	bne.n	800367c <__libc_init_array+0x24>
 8003668:	4d0b      	ldr	r5, [pc, #44]	; (8003698 <__libc_init_array+0x40>)
 800366a:	4c0c      	ldr	r4, [pc, #48]	; (800369c <__libc_init_array+0x44>)
 800366c:	f001 f824 	bl	80046b8 <_init>
 8003670:	1b64      	subs	r4, r4, r5
 8003672:	10a4      	asrs	r4, r4, #2
 8003674:	2600      	movs	r6, #0
 8003676:	42a6      	cmp	r6, r4
 8003678:	d105      	bne.n	8003686 <__libc_init_array+0x2e>
 800367a:	bd70      	pop	{r4, r5, r6, pc}
 800367c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003680:	4798      	blx	r3
 8003682:	3601      	adds	r6, #1
 8003684:	e7ee      	b.n	8003664 <__libc_init_array+0xc>
 8003686:	f855 3b04 	ldr.w	r3, [r5], #4
 800368a:	4798      	blx	r3
 800368c:	3601      	adds	r6, #1
 800368e:	e7f2      	b.n	8003676 <__libc_init_array+0x1e>
 8003690:	080048a4 	.word	0x080048a4
 8003694:	080048a4 	.word	0x080048a4
 8003698:	080048a4 	.word	0x080048a4
 800369c:	080048a8 	.word	0x080048a8

080036a0 <memset>:
 80036a0:	4402      	add	r2, r0
 80036a2:	4603      	mov	r3, r0
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d100      	bne.n	80036aa <memset+0xa>
 80036a8:	4770      	bx	lr
 80036aa:	f803 1b01 	strb.w	r1, [r3], #1
 80036ae:	e7f9      	b.n	80036a4 <memset+0x4>

080036b0 <iprintf>:
 80036b0:	b40f      	push	{r0, r1, r2, r3}
 80036b2:	4b0a      	ldr	r3, [pc, #40]	; (80036dc <iprintf+0x2c>)
 80036b4:	b513      	push	{r0, r1, r4, lr}
 80036b6:	681c      	ldr	r4, [r3, #0]
 80036b8:	b124      	cbz	r4, 80036c4 <iprintf+0x14>
 80036ba:	69a3      	ldr	r3, [r4, #24]
 80036bc:	b913      	cbnz	r3, 80036c4 <iprintf+0x14>
 80036be:	4620      	mov	r0, r4
 80036c0:	f000 fa5e 	bl	8003b80 <__sinit>
 80036c4:	ab05      	add	r3, sp, #20
 80036c6:	9a04      	ldr	r2, [sp, #16]
 80036c8:	68a1      	ldr	r1, [r4, #8]
 80036ca:	9301      	str	r3, [sp, #4]
 80036cc:	4620      	mov	r0, r4
 80036ce:	f000 fc67 	bl	8003fa0 <_vfiprintf_r>
 80036d2:	b002      	add	sp, #8
 80036d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036d8:	b004      	add	sp, #16
 80036da:	4770      	bx	lr
 80036dc:	20000028 	.word	0x20000028

080036e0 <_puts_r>:
 80036e0:	b570      	push	{r4, r5, r6, lr}
 80036e2:	460e      	mov	r6, r1
 80036e4:	4605      	mov	r5, r0
 80036e6:	b118      	cbz	r0, 80036f0 <_puts_r+0x10>
 80036e8:	6983      	ldr	r3, [r0, #24]
 80036ea:	b90b      	cbnz	r3, 80036f0 <_puts_r+0x10>
 80036ec:	f000 fa48 	bl	8003b80 <__sinit>
 80036f0:	69ab      	ldr	r3, [r5, #24]
 80036f2:	68ac      	ldr	r4, [r5, #8]
 80036f4:	b913      	cbnz	r3, 80036fc <_puts_r+0x1c>
 80036f6:	4628      	mov	r0, r5
 80036f8:	f000 fa42 	bl	8003b80 <__sinit>
 80036fc:	4b2c      	ldr	r3, [pc, #176]	; (80037b0 <_puts_r+0xd0>)
 80036fe:	429c      	cmp	r4, r3
 8003700:	d120      	bne.n	8003744 <_puts_r+0x64>
 8003702:	686c      	ldr	r4, [r5, #4]
 8003704:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003706:	07db      	lsls	r3, r3, #31
 8003708:	d405      	bmi.n	8003716 <_puts_r+0x36>
 800370a:	89a3      	ldrh	r3, [r4, #12]
 800370c:	0598      	lsls	r0, r3, #22
 800370e:	d402      	bmi.n	8003716 <_puts_r+0x36>
 8003710:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003712:	f000 fad3 	bl	8003cbc <__retarget_lock_acquire_recursive>
 8003716:	89a3      	ldrh	r3, [r4, #12]
 8003718:	0719      	lsls	r1, r3, #28
 800371a:	d51d      	bpl.n	8003758 <_puts_r+0x78>
 800371c:	6923      	ldr	r3, [r4, #16]
 800371e:	b1db      	cbz	r3, 8003758 <_puts_r+0x78>
 8003720:	3e01      	subs	r6, #1
 8003722:	68a3      	ldr	r3, [r4, #8]
 8003724:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003728:	3b01      	subs	r3, #1
 800372a:	60a3      	str	r3, [r4, #8]
 800372c:	bb39      	cbnz	r1, 800377e <_puts_r+0x9e>
 800372e:	2b00      	cmp	r3, #0
 8003730:	da38      	bge.n	80037a4 <_puts_r+0xc4>
 8003732:	4622      	mov	r2, r4
 8003734:	210a      	movs	r1, #10
 8003736:	4628      	mov	r0, r5
 8003738:	f000 f848 	bl	80037cc <__swbuf_r>
 800373c:	3001      	adds	r0, #1
 800373e:	d011      	beq.n	8003764 <_puts_r+0x84>
 8003740:	250a      	movs	r5, #10
 8003742:	e011      	b.n	8003768 <_puts_r+0x88>
 8003744:	4b1b      	ldr	r3, [pc, #108]	; (80037b4 <_puts_r+0xd4>)
 8003746:	429c      	cmp	r4, r3
 8003748:	d101      	bne.n	800374e <_puts_r+0x6e>
 800374a:	68ac      	ldr	r4, [r5, #8]
 800374c:	e7da      	b.n	8003704 <_puts_r+0x24>
 800374e:	4b1a      	ldr	r3, [pc, #104]	; (80037b8 <_puts_r+0xd8>)
 8003750:	429c      	cmp	r4, r3
 8003752:	bf08      	it	eq
 8003754:	68ec      	ldreq	r4, [r5, #12]
 8003756:	e7d5      	b.n	8003704 <_puts_r+0x24>
 8003758:	4621      	mov	r1, r4
 800375a:	4628      	mov	r0, r5
 800375c:	f000 f888 	bl	8003870 <__swsetup_r>
 8003760:	2800      	cmp	r0, #0
 8003762:	d0dd      	beq.n	8003720 <_puts_r+0x40>
 8003764:	f04f 35ff 	mov.w	r5, #4294967295
 8003768:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800376a:	07da      	lsls	r2, r3, #31
 800376c:	d405      	bmi.n	800377a <_puts_r+0x9a>
 800376e:	89a3      	ldrh	r3, [r4, #12]
 8003770:	059b      	lsls	r3, r3, #22
 8003772:	d402      	bmi.n	800377a <_puts_r+0x9a>
 8003774:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003776:	f000 faa2 	bl	8003cbe <__retarget_lock_release_recursive>
 800377a:	4628      	mov	r0, r5
 800377c:	bd70      	pop	{r4, r5, r6, pc}
 800377e:	2b00      	cmp	r3, #0
 8003780:	da04      	bge.n	800378c <_puts_r+0xac>
 8003782:	69a2      	ldr	r2, [r4, #24]
 8003784:	429a      	cmp	r2, r3
 8003786:	dc06      	bgt.n	8003796 <_puts_r+0xb6>
 8003788:	290a      	cmp	r1, #10
 800378a:	d004      	beq.n	8003796 <_puts_r+0xb6>
 800378c:	6823      	ldr	r3, [r4, #0]
 800378e:	1c5a      	adds	r2, r3, #1
 8003790:	6022      	str	r2, [r4, #0]
 8003792:	7019      	strb	r1, [r3, #0]
 8003794:	e7c5      	b.n	8003722 <_puts_r+0x42>
 8003796:	4622      	mov	r2, r4
 8003798:	4628      	mov	r0, r5
 800379a:	f000 f817 	bl	80037cc <__swbuf_r>
 800379e:	3001      	adds	r0, #1
 80037a0:	d1bf      	bne.n	8003722 <_puts_r+0x42>
 80037a2:	e7df      	b.n	8003764 <_puts_r+0x84>
 80037a4:	6823      	ldr	r3, [r4, #0]
 80037a6:	250a      	movs	r5, #10
 80037a8:	1c5a      	adds	r2, r3, #1
 80037aa:	6022      	str	r2, [r4, #0]
 80037ac:	701d      	strb	r5, [r3, #0]
 80037ae:	e7db      	b.n	8003768 <_puts_r+0x88>
 80037b0:	08004828 	.word	0x08004828
 80037b4:	08004848 	.word	0x08004848
 80037b8:	08004808 	.word	0x08004808

080037bc <puts>:
 80037bc:	4b02      	ldr	r3, [pc, #8]	; (80037c8 <puts+0xc>)
 80037be:	4601      	mov	r1, r0
 80037c0:	6818      	ldr	r0, [r3, #0]
 80037c2:	f7ff bf8d 	b.w	80036e0 <_puts_r>
 80037c6:	bf00      	nop
 80037c8:	20000028 	.word	0x20000028

080037cc <__swbuf_r>:
 80037cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ce:	460e      	mov	r6, r1
 80037d0:	4614      	mov	r4, r2
 80037d2:	4605      	mov	r5, r0
 80037d4:	b118      	cbz	r0, 80037de <__swbuf_r+0x12>
 80037d6:	6983      	ldr	r3, [r0, #24]
 80037d8:	b90b      	cbnz	r3, 80037de <__swbuf_r+0x12>
 80037da:	f000 f9d1 	bl	8003b80 <__sinit>
 80037de:	4b21      	ldr	r3, [pc, #132]	; (8003864 <__swbuf_r+0x98>)
 80037e0:	429c      	cmp	r4, r3
 80037e2:	d12b      	bne.n	800383c <__swbuf_r+0x70>
 80037e4:	686c      	ldr	r4, [r5, #4]
 80037e6:	69a3      	ldr	r3, [r4, #24]
 80037e8:	60a3      	str	r3, [r4, #8]
 80037ea:	89a3      	ldrh	r3, [r4, #12]
 80037ec:	071a      	lsls	r2, r3, #28
 80037ee:	d52f      	bpl.n	8003850 <__swbuf_r+0x84>
 80037f0:	6923      	ldr	r3, [r4, #16]
 80037f2:	b36b      	cbz	r3, 8003850 <__swbuf_r+0x84>
 80037f4:	6923      	ldr	r3, [r4, #16]
 80037f6:	6820      	ldr	r0, [r4, #0]
 80037f8:	1ac0      	subs	r0, r0, r3
 80037fa:	6963      	ldr	r3, [r4, #20]
 80037fc:	b2f6      	uxtb	r6, r6
 80037fe:	4283      	cmp	r3, r0
 8003800:	4637      	mov	r7, r6
 8003802:	dc04      	bgt.n	800380e <__swbuf_r+0x42>
 8003804:	4621      	mov	r1, r4
 8003806:	4628      	mov	r0, r5
 8003808:	f000 f926 	bl	8003a58 <_fflush_r>
 800380c:	bb30      	cbnz	r0, 800385c <__swbuf_r+0x90>
 800380e:	68a3      	ldr	r3, [r4, #8]
 8003810:	3b01      	subs	r3, #1
 8003812:	60a3      	str	r3, [r4, #8]
 8003814:	6823      	ldr	r3, [r4, #0]
 8003816:	1c5a      	adds	r2, r3, #1
 8003818:	6022      	str	r2, [r4, #0]
 800381a:	701e      	strb	r6, [r3, #0]
 800381c:	6963      	ldr	r3, [r4, #20]
 800381e:	3001      	adds	r0, #1
 8003820:	4283      	cmp	r3, r0
 8003822:	d004      	beq.n	800382e <__swbuf_r+0x62>
 8003824:	89a3      	ldrh	r3, [r4, #12]
 8003826:	07db      	lsls	r3, r3, #31
 8003828:	d506      	bpl.n	8003838 <__swbuf_r+0x6c>
 800382a:	2e0a      	cmp	r6, #10
 800382c:	d104      	bne.n	8003838 <__swbuf_r+0x6c>
 800382e:	4621      	mov	r1, r4
 8003830:	4628      	mov	r0, r5
 8003832:	f000 f911 	bl	8003a58 <_fflush_r>
 8003836:	b988      	cbnz	r0, 800385c <__swbuf_r+0x90>
 8003838:	4638      	mov	r0, r7
 800383a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800383c:	4b0a      	ldr	r3, [pc, #40]	; (8003868 <__swbuf_r+0x9c>)
 800383e:	429c      	cmp	r4, r3
 8003840:	d101      	bne.n	8003846 <__swbuf_r+0x7a>
 8003842:	68ac      	ldr	r4, [r5, #8]
 8003844:	e7cf      	b.n	80037e6 <__swbuf_r+0x1a>
 8003846:	4b09      	ldr	r3, [pc, #36]	; (800386c <__swbuf_r+0xa0>)
 8003848:	429c      	cmp	r4, r3
 800384a:	bf08      	it	eq
 800384c:	68ec      	ldreq	r4, [r5, #12]
 800384e:	e7ca      	b.n	80037e6 <__swbuf_r+0x1a>
 8003850:	4621      	mov	r1, r4
 8003852:	4628      	mov	r0, r5
 8003854:	f000 f80c 	bl	8003870 <__swsetup_r>
 8003858:	2800      	cmp	r0, #0
 800385a:	d0cb      	beq.n	80037f4 <__swbuf_r+0x28>
 800385c:	f04f 37ff 	mov.w	r7, #4294967295
 8003860:	e7ea      	b.n	8003838 <__swbuf_r+0x6c>
 8003862:	bf00      	nop
 8003864:	08004828 	.word	0x08004828
 8003868:	08004848 	.word	0x08004848
 800386c:	08004808 	.word	0x08004808

08003870 <__swsetup_r>:
 8003870:	4b32      	ldr	r3, [pc, #200]	; (800393c <__swsetup_r+0xcc>)
 8003872:	b570      	push	{r4, r5, r6, lr}
 8003874:	681d      	ldr	r5, [r3, #0]
 8003876:	4606      	mov	r6, r0
 8003878:	460c      	mov	r4, r1
 800387a:	b125      	cbz	r5, 8003886 <__swsetup_r+0x16>
 800387c:	69ab      	ldr	r3, [r5, #24]
 800387e:	b913      	cbnz	r3, 8003886 <__swsetup_r+0x16>
 8003880:	4628      	mov	r0, r5
 8003882:	f000 f97d 	bl	8003b80 <__sinit>
 8003886:	4b2e      	ldr	r3, [pc, #184]	; (8003940 <__swsetup_r+0xd0>)
 8003888:	429c      	cmp	r4, r3
 800388a:	d10f      	bne.n	80038ac <__swsetup_r+0x3c>
 800388c:	686c      	ldr	r4, [r5, #4]
 800388e:	89a3      	ldrh	r3, [r4, #12]
 8003890:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003894:	0719      	lsls	r1, r3, #28
 8003896:	d42c      	bmi.n	80038f2 <__swsetup_r+0x82>
 8003898:	06dd      	lsls	r5, r3, #27
 800389a:	d411      	bmi.n	80038c0 <__swsetup_r+0x50>
 800389c:	2309      	movs	r3, #9
 800389e:	6033      	str	r3, [r6, #0]
 80038a0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80038a4:	81a3      	strh	r3, [r4, #12]
 80038a6:	f04f 30ff 	mov.w	r0, #4294967295
 80038aa:	e03e      	b.n	800392a <__swsetup_r+0xba>
 80038ac:	4b25      	ldr	r3, [pc, #148]	; (8003944 <__swsetup_r+0xd4>)
 80038ae:	429c      	cmp	r4, r3
 80038b0:	d101      	bne.n	80038b6 <__swsetup_r+0x46>
 80038b2:	68ac      	ldr	r4, [r5, #8]
 80038b4:	e7eb      	b.n	800388e <__swsetup_r+0x1e>
 80038b6:	4b24      	ldr	r3, [pc, #144]	; (8003948 <__swsetup_r+0xd8>)
 80038b8:	429c      	cmp	r4, r3
 80038ba:	bf08      	it	eq
 80038bc:	68ec      	ldreq	r4, [r5, #12]
 80038be:	e7e6      	b.n	800388e <__swsetup_r+0x1e>
 80038c0:	0758      	lsls	r0, r3, #29
 80038c2:	d512      	bpl.n	80038ea <__swsetup_r+0x7a>
 80038c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038c6:	b141      	cbz	r1, 80038da <__swsetup_r+0x6a>
 80038c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80038cc:	4299      	cmp	r1, r3
 80038ce:	d002      	beq.n	80038d6 <__swsetup_r+0x66>
 80038d0:	4630      	mov	r0, r6
 80038d2:	f000 fa5b 	bl	8003d8c <_free_r>
 80038d6:	2300      	movs	r3, #0
 80038d8:	6363      	str	r3, [r4, #52]	; 0x34
 80038da:	89a3      	ldrh	r3, [r4, #12]
 80038dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80038e0:	81a3      	strh	r3, [r4, #12]
 80038e2:	2300      	movs	r3, #0
 80038e4:	6063      	str	r3, [r4, #4]
 80038e6:	6923      	ldr	r3, [r4, #16]
 80038e8:	6023      	str	r3, [r4, #0]
 80038ea:	89a3      	ldrh	r3, [r4, #12]
 80038ec:	f043 0308 	orr.w	r3, r3, #8
 80038f0:	81a3      	strh	r3, [r4, #12]
 80038f2:	6923      	ldr	r3, [r4, #16]
 80038f4:	b94b      	cbnz	r3, 800390a <__swsetup_r+0x9a>
 80038f6:	89a3      	ldrh	r3, [r4, #12]
 80038f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80038fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003900:	d003      	beq.n	800390a <__swsetup_r+0x9a>
 8003902:	4621      	mov	r1, r4
 8003904:	4630      	mov	r0, r6
 8003906:	f000 fa01 	bl	8003d0c <__smakebuf_r>
 800390a:	89a0      	ldrh	r0, [r4, #12]
 800390c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003910:	f010 0301 	ands.w	r3, r0, #1
 8003914:	d00a      	beq.n	800392c <__swsetup_r+0xbc>
 8003916:	2300      	movs	r3, #0
 8003918:	60a3      	str	r3, [r4, #8]
 800391a:	6963      	ldr	r3, [r4, #20]
 800391c:	425b      	negs	r3, r3
 800391e:	61a3      	str	r3, [r4, #24]
 8003920:	6923      	ldr	r3, [r4, #16]
 8003922:	b943      	cbnz	r3, 8003936 <__swsetup_r+0xc6>
 8003924:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003928:	d1ba      	bne.n	80038a0 <__swsetup_r+0x30>
 800392a:	bd70      	pop	{r4, r5, r6, pc}
 800392c:	0781      	lsls	r1, r0, #30
 800392e:	bf58      	it	pl
 8003930:	6963      	ldrpl	r3, [r4, #20]
 8003932:	60a3      	str	r3, [r4, #8]
 8003934:	e7f4      	b.n	8003920 <__swsetup_r+0xb0>
 8003936:	2000      	movs	r0, #0
 8003938:	e7f7      	b.n	800392a <__swsetup_r+0xba>
 800393a:	bf00      	nop
 800393c:	20000028 	.word	0x20000028
 8003940:	08004828 	.word	0x08004828
 8003944:	08004848 	.word	0x08004848
 8003948:	08004808 	.word	0x08004808

0800394c <__sflush_r>:
 800394c:	898a      	ldrh	r2, [r1, #12]
 800394e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003952:	4605      	mov	r5, r0
 8003954:	0710      	lsls	r0, r2, #28
 8003956:	460c      	mov	r4, r1
 8003958:	d458      	bmi.n	8003a0c <__sflush_r+0xc0>
 800395a:	684b      	ldr	r3, [r1, #4]
 800395c:	2b00      	cmp	r3, #0
 800395e:	dc05      	bgt.n	800396c <__sflush_r+0x20>
 8003960:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003962:	2b00      	cmp	r3, #0
 8003964:	dc02      	bgt.n	800396c <__sflush_r+0x20>
 8003966:	2000      	movs	r0, #0
 8003968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800396c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800396e:	2e00      	cmp	r6, #0
 8003970:	d0f9      	beq.n	8003966 <__sflush_r+0x1a>
 8003972:	2300      	movs	r3, #0
 8003974:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003978:	682f      	ldr	r7, [r5, #0]
 800397a:	602b      	str	r3, [r5, #0]
 800397c:	d032      	beq.n	80039e4 <__sflush_r+0x98>
 800397e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003980:	89a3      	ldrh	r3, [r4, #12]
 8003982:	075a      	lsls	r2, r3, #29
 8003984:	d505      	bpl.n	8003992 <__sflush_r+0x46>
 8003986:	6863      	ldr	r3, [r4, #4]
 8003988:	1ac0      	subs	r0, r0, r3
 800398a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800398c:	b10b      	cbz	r3, 8003992 <__sflush_r+0x46>
 800398e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003990:	1ac0      	subs	r0, r0, r3
 8003992:	2300      	movs	r3, #0
 8003994:	4602      	mov	r2, r0
 8003996:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003998:	6a21      	ldr	r1, [r4, #32]
 800399a:	4628      	mov	r0, r5
 800399c:	47b0      	blx	r6
 800399e:	1c43      	adds	r3, r0, #1
 80039a0:	89a3      	ldrh	r3, [r4, #12]
 80039a2:	d106      	bne.n	80039b2 <__sflush_r+0x66>
 80039a4:	6829      	ldr	r1, [r5, #0]
 80039a6:	291d      	cmp	r1, #29
 80039a8:	d82c      	bhi.n	8003a04 <__sflush_r+0xb8>
 80039aa:	4a2a      	ldr	r2, [pc, #168]	; (8003a54 <__sflush_r+0x108>)
 80039ac:	40ca      	lsrs	r2, r1
 80039ae:	07d6      	lsls	r6, r2, #31
 80039b0:	d528      	bpl.n	8003a04 <__sflush_r+0xb8>
 80039b2:	2200      	movs	r2, #0
 80039b4:	6062      	str	r2, [r4, #4]
 80039b6:	04d9      	lsls	r1, r3, #19
 80039b8:	6922      	ldr	r2, [r4, #16]
 80039ba:	6022      	str	r2, [r4, #0]
 80039bc:	d504      	bpl.n	80039c8 <__sflush_r+0x7c>
 80039be:	1c42      	adds	r2, r0, #1
 80039c0:	d101      	bne.n	80039c6 <__sflush_r+0x7a>
 80039c2:	682b      	ldr	r3, [r5, #0]
 80039c4:	b903      	cbnz	r3, 80039c8 <__sflush_r+0x7c>
 80039c6:	6560      	str	r0, [r4, #84]	; 0x54
 80039c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039ca:	602f      	str	r7, [r5, #0]
 80039cc:	2900      	cmp	r1, #0
 80039ce:	d0ca      	beq.n	8003966 <__sflush_r+0x1a>
 80039d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80039d4:	4299      	cmp	r1, r3
 80039d6:	d002      	beq.n	80039de <__sflush_r+0x92>
 80039d8:	4628      	mov	r0, r5
 80039da:	f000 f9d7 	bl	8003d8c <_free_r>
 80039de:	2000      	movs	r0, #0
 80039e0:	6360      	str	r0, [r4, #52]	; 0x34
 80039e2:	e7c1      	b.n	8003968 <__sflush_r+0x1c>
 80039e4:	6a21      	ldr	r1, [r4, #32]
 80039e6:	2301      	movs	r3, #1
 80039e8:	4628      	mov	r0, r5
 80039ea:	47b0      	blx	r6
 80039ec:	1c41      	adds	r1, r0, #1
 80039ee:	d1c7      	bne.n	8003980 <__sflush_r+0x34>
 80039f0:	682b      	ldr	r3, [r5, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0c4      	beq.n	8003980 <__sflush_r+0x34>
 80039f6:	2b1d      	cmp	r3, #29
 80039f8:	d001      	beq.n	80039fe <__sflush_r+0xb2>
 80039fa:	2b16      	cmp	r3, #22
 80039fc:	d101      	bne.n	8003a02 <__sflush_r+0xb6>
 80039fe:	602f      	str	r7, [r5, #0]
 8003a00:	e7b1      	b.n	8003966 <__sflush_r+0x1a>
 8003a02:	89a3      	ldrh	r3, [r4, #12]
 8003a04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a08:	81a3      	strh	r3, [r4, #12]
 8003a0a:	e7ad      	b.n	8003968 <__sflush_r+0x1c>
 8003a0c:	690f      	ldr	r7, [r1, #16]
 8003a0e:	2f00      	cmp	r7, #0
 8003a10:	d0a9      	beq.n	8003966 <__sflush_r+0x1a>
 8003a12:	0793      	lsls	r3, r2, #30
 8003a14:	680e      	ldr	r6, [r1, #0]
 8003a16:	bf08      	it	eq
 8003a18:	694b      	ldreq	r3, [r1, #20]
 8003a1a:	600f      	str	r7, [r1, #0]
 8003a1c:	bf18      	it	ne
 8003a1e:	2300      	movne	r3, #0
 8003a20:	eba6 0807 	sub.w	r8, r6, r7
 8003a24:	608b      	str	r3, [r1, #8]
 8003a26:	f1b8 0f00 	cmp.w	r8, #0
 8003a2a:	dd9c      	ble.n	8003966 <__sflush_r+0x1a>
 8003a2c:	6a21      	ldr	r1, [r4, #32]
 8003a2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003a30:	4643      	mov	r3, r8
 8003a32:	463a      	mov	r2, r7
 8003a34:	4628      	mov	r0, r5
 8003a36:	47b0      	blx	r6
 8003a38:	2800      	cmp	r0, #0
 8003a3a:	dc06      	bgt.n	8003a4a <__sflush_r+0xfe>
 8003a3c:	89a3      	ldrh	r3, [r4, #12]
 8003a3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a42:	81a3      	strh	r3, [r4, #12]
 8003a44:	f04f 30ff 	mov.w	r0, #4294967295
 8003a48:	e78e      	b.n	8003968 <__sflush_r+0x1c>
 8003a4a:	4407      	add	r7, r0
 8003a4c:	eba8 0800 	sub.w	r8, r8, r0
 8003a50:	e7e9      	b.n	8003a26 <__sflush_r+0xda>
 8003a52:	bf00      	nop
 8003a54:	20400001 	.word	0x20400001

08003a58 <_fflush_r>:
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	690b      	ldr	r3, [r1, #16]
 8003a5c:	4605      	mov	r5, r0
 8003a5e:	460c      	mov	r4, r1
 8003a60:	b913      	cbnz	r3, 8003a68 <_fflush_r+0x10>
 8003a62:	2500      	movs	r5, #0
 8003a64:	4628      	mov	r0, r5
 8003a66:	bd38      	pop	{r3, r4, r5, pc}
 8003a68:	b118      	cbz	r0, 8003a72 <_fflush_r+0x1a>
 8003a6a:	6983      	ldr	r3, [r0, #24]
 8003a6c:	b90b      	cbnz	r3, 8003a72 <_fflush_r+0x1a>
 8003a6e:	f000 f887 	bl	8003b80 <__sinit>
 8003a72:	4b14      	ldr	r3, [pc, #80]	; (8003ac4 <_fflush_r+0x6c>)
 8003a74:	429c      	cmp	r4, r3
 8003a76:	d11b      	bne.n	8003ab0 <_fflush_r+0x58>
 8003a78:	686c      	ldr	r4, [r5, #4]
 8003a7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0ef      	beq.n	8003a62 <_fflush_r+0xa>
 8003a82:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003a84:	07d0      	lsls	r0, r2, #31
 8003a86:	d404      	bmi.n	8003a92 <_fflush_r+0x3a>
 8003a88:	0599      	lsls	r1, r3, #22
 8003a8a:	d402      	bmi.n	8003a92 <_fflush_r+0x3a>
 8003a8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a8e:	f000 f915 	bl	8003cbc <__retarget_lock_acquire_recursive>
 8003a92:	4628      	mov	r0, r5
 8003a94:	4621      	mov	r1, r4
 8003a96:	f7ff ff59 	bl	800394c <__sflush_r>
 8003a9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a9c:	07da      	lsls	r2, r3, #31
 8003a9e:	4605      	mov	r5, r0
 8003aa0:	d4e0      	bmi.n	8003a64 <_fflush_r+0xc>
 8003aa2:	89a3      	ldrh	r3, [r4, #12]
 8003aa4:	059b      	lsls	r3, r3, #22
 8003aa6:	d4dd      	bmi.n	8003a64 <_fflush_r+0xc>
 8003aa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003aaa:	f000 f908 	bl	8003cbe <__retarget_lock_release_recursive>
 8003aae:	e7d9      	b.n	8003a64 <_fflush_r+0xc>
 8003ab0:	4b05      	ldr	r3, [pc, #20]	; (8003ac8 <_fflush_r+0x70>)
 8003ab2:	429c      	cmp	r4, r3
 8003ab4:	d101      	bne.n	8003aba <_fflush_r+0x62>
 8003ab6:	68ac      	ldr	r4, [r5, #8]
 8003ab8:	e7df      	b.n	8003a7a <_fflush_r+0x22>
 8003aba:	4b04      	ldr	r3, [pc, #16]	; (8003acc <_fflush_r+0x74>)
 8003abc:	429c      	cmp	r4, r3
 8003abe:	bf08      	it	eq
 8003ac0:	68ec      	ldreq	r4, [r5, #12]
 8003ac2:	e7da      	b.n	8003a7a <_fflush_r+0x22>
 8003ac4:	08004828 	.word	0x08004828
 8003ac8:	08004848 	.word	0x08004848
 8003acc:	08004808 	.word	0x08004808

08003ad0 <std>:
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	b510      	push	{r4, lr}
 8003ad4:	4604      	mov	r4, r0
 8003ad6:	e9c0 3300 	strd	r3, r3, [r0]
 8003ada:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003ade:	6083      	str	r3, [r0, #8]
 8003ae0:	8181      	strh	r1, [r0, #12]
 8003ae2:	6643      	str	r3, [r0, #100]	; 0x64
 8003ae4:	81c2      	strh	r2, [r0, #14]
 8003ae6:	6183      	str	r3, [r0, #24]
 8003ae8:	4619      	mov	r1, r3
 8003aea:	2208      	movs	r2, #8
 8003aec:	305c      	adds	r0, #92	; 0x5c
 8003aee:	f7ff fdd7 	bl	80036a0 <memset>
 8003af2:	4b05      	ldr	r3, [pc, #20]	; (8003b08 <std+0x38>)
 8003af4:	6263      	str	r3, [r4, #36]	; 0x24
 8003af6:	4b05      	ldr	r3, [pc, #20]	; (8003b0c <std+0x3c>)
 8003af8:	62a3      	str	r3, [r4, #40]	; 0x28
 8003afa:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <std+0x40>)
 8003afc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003afe:	4b05      	ldr	r3, [pc, #20]	; (8003b14 <std+0x44>)
 8003b00:	6224      	str	r4, [r4, #32]
 8003b02:	6323      	str	r3, [r4, #48]	; 0x30
 8003b04:	bd10      	pop	{r4, pc}
 8003b06:	bf00      	nop
 8003b08:	08004549 	.word	0x08004549
 8003b0c:	0800456b 	.word	0x0800456b
 8003b10:	080045a3 	.word	0x080045a3
 8003b14:	080045c7 	.word	0x080045c7

08003b18 <_cleanup_r>:
 8003b18:	4901      	ldr	r1, [pc, #4]	; (8003b20 <_cleanup_r+0x8>)
 8003b1a:	f000 b8af 	b.w	8003c7c <_fwalk_reent>
 8003b1e:	bf00      	nop
 8003b20:	08003a59 	.word	0x08003a59

08003b24 <__sfmoreglue>:
 8003b24:	b570      	push	{r4, r5, r6, lr}
 8003b26:	2268      	movs	r2, #104	; 0x68
 8003b28:	1e4d      	subs	r5, r1, #1
 8003b2a:	4355      	muls	r5, r2
 8003b2c:	460e      	mov	r6, r1
 8003b2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003b32:	f000 f997 	bl	8003e64 <_malloc_r>
 8003b36:	4604      	mov	r4, r0
 8003b38:	b140      	cbz	r0, 8003b4c <__sfmoreglue+0x28>
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	e9c0 1600 	strd	r1, r6, [r0]
 8003b40:	300c      	adds	r0, #12
 8003b42:	60a0      	str	r0, [r4, #8]
 8003b44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003b48:	f7ff fdaa 	bl	80036a0 <memset>
 8003b4c:	4620      	mov	r0, r4
 8003b4e:	bd70      	pop	{r4, r5, r6, pc}

08003b50 <__sfp_lock_acquire>:
 8003b50:	4801      	ldr	r0, [pc, #4]	; (8003b58 <__sfp_lock_acquire+0x8>)
 8003b52:	f000 b8b3 	b.w	8003cbc <__retarget_lock_acquire_recursive>
 8003b56:	bf00      	nop
 8003b58:	200001b1 	.word	0x200001b1

08003b5c <__sfp_lock_release>:
 8003b5c:	4801      	ldr	r0, [pc, #4]	; (8003b64 <__sfp_lock_release+0x8>)
 8003b5e:	f000 b8ae 	b.w	8003cbe <__retarget_lock_release_recursive>
 8003b62:	bf00      	nop
 8003b64:	200001b1 	.word	0x200001b1

08003b68 <__sinit_lock_acquire>:
 8003b68:	4801      	ldr	r0, [pc, #4]	; (8003b70 <__sinit_lock_acquire+0x8>)
 8003b6a:	f000 b8a7 	b.w	8003cbc <__retarget_lock_acquire_recursive>
 8003b6e:	bf00      	nop
 8003b70:	200001b2 	.word	0x200001b2

08003b74 <__sinit_lock_release>:
 8003b74:	4801      	ldr	r0, [pc, #4]	; (8003b7c <__sinit_lock_release+0x8>)
 8003b76:	f000 b8a2 	b.w	8003cbe <__retarget_lock_release_recursive>
 8003b7a:	bf00      	nop
 8003b7c:	200001b2 	.word	0x200001b2

08003b80 <__sinit>:
 8003b80:	b510      	push	{r4, lr}
 8003b82:	4604      	mov	r4, r0
 8003b84:	f7ff fff0 	bl	8003b68 <__sinit_lock_acquire>
 8003b88:	69a3      	ldr	r3, [r4, #24]
 8003b8a:	b11b      	cbz	r3, 8003b94 <__sinit+0x14>
 8003b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b90:	f7ff bff0 	b.w	8003b74 <__sinit_lock_release>
 8003b94:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003b98:	6523      	str	r3, [r4, #80]	; 0x50
 8003b9a:	4b13      	ldr	r3, [pc, #76]	; (8003be8 <__sinit+0x68>)
 8003b9c:	4a13      	ldr	r2, [pc, #76]	; (8003bec <__sinit+0x6c>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	62a2      	str	r2, [r4, #40]	; 0x28
 8003ba2:	42a3      	cmp	r3, r4
 8003ba4:	bf04      	itt	eq
 8003ba6:	2301      	moveq	r3, #1
 8003ba8:	61a3      	streq	r3, [r4, #24]
 8003baa:	4620      	mov	r0, r4
 8003bac:	f000 f820 	bl	8003bf0 <__sfp>
 8003bb0:	6060      	str	r0, [r4, #4]
 8003bb2:	4620      	mov	r0, r4
 8003bb4:	f000 f81c 	bl	8003bf0 <__sfp>
 8003bb8:	60a0      	str	r0, [r4, #8]
 8003bba:	4620      	mov	r0, r4
 8003bbc:	f000 f818 	bl	8003bf0 <__sfp>
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	60e0      	str	r0, [r4, #12]
 8003bc4:	2104      	movs	r1, #4
 8003bc6:	6860      	ldr	r0, [r4, #4]
 8003bc8:	f7ff ff82 	bl	8003ad0 <std>
 8003bcc:	68a0      	ldr	r0, [r4, #8]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	2109      	movs	r1, #9
 8003bd2:	f7ff ff7d 	bl	8003ad0 <std>
 8003bd6:	68e0      	ldr	r0, [r4, #12]
 8003bd8:	2202      	movs	r2, #2
 8003bda:	2112      	movs	r1, #18
 8003bdc:	f7ff ff78 	bl	8003ad0 <std>
 8003be0:	2301      	movs	r3, #1
 8003be2:	61a3      	str	r3, [r4, #24]
 8003be4:	e7d2      	b.n	8003b8c <__sinit+0xc>
 8003be6:	bf00      	nop
 8003be8:	08004804 	.word	0x08004804
 8003bec:	08003b19 	.word	0x08003b19

08003bf0 <__sfp>:
 8003bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf2:	4607      	mov	r7, r0
 8003bf4:	f7ff ffac 	bl	8003b50 <__sfp_lock_acquire>
 8003bf8:	4b1e      	ldr	r3, [pc, #120]	; (8003c74 <__sfp+0x84>)
 8003bfa:	681e      	ldr	r6, [r3, #0]
 8003bfc:	69b3      	ldr	r3, [r6, #24]
 8003bfe:	b913      	cbnz	r3, 8003c06 <__sfp+0x16>
 8003c00:	4630      	mov	r0, r6
 8003c02:	f7ff ffbd 	bl	8003b80 <__sinit>
 8003c06:	3648      	adds	r6, #72	; 0x48
 8003c08:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	d503      	bpl.n	8003c18 <__sfp+0x28>
 8003c10:	6833      	ldr	r3, [r6, #0]
 8003c12:	b30b      	cbz	r3, 8003c58 <__sfp+0x68>
 8003c14:	6836      	ldr	r6, [r6, #0]
 8003c16:	e7f7      	b.n	8003c08 <__sfp+0x18>
 8003c18:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003c1c:	b9d5      	cbnz	r5, 8003c54 <__sfp+0x64>
 8003c1e:	4b16      	ldr	r3, [pc, #88]	; (8003c78 <__sfp+0x88>)
 8003c20:	60e3      	str	r3, [r4, #12]
 8003c22:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003c26:	6665      	str	r5, [r4, #100]	; 0x64
 8003c28:	f000 f847 	bl	8003cba <__retarget_lock_init_recursive>
 8003c2c:	f7ff ff96 	bl	8003b5c <__sfp_lock_release>
 8003c30:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003c34:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003c38:	6025      	str	r5, [r4, #0]
 8003c3a:	61a5      	str	r5, [r4, #24]
 8003c3c:	2208      	movs	r2, #8
 8003c3e:	4629      	mov	r1, r5
 8003c40:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003c44:	f7ff fd2c 	bl	80036a0 <memset>
 8003c48:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003c4c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003c50:	4620      	mov	r0, r4
 8003c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c54:	3468      	adds	r4, #104	; 0x68
 8003c56:	e7d9      	b.n	8003c0c <__sfp+0x1c>
 8003c58:	2104      	movs	r1, #4
 8003c5a:	4638      	mov	r0, r7
 8003c5c:	f7ff ff62 	bl	8003b24 <__sfmoreglue>
 8003c60:	4604      	mov	r4, r0
 8003c62:	6030      	str	r0, [r6, #0]
 8003c64:	2800      	cmp	r0, #0
 8003c66:	d1d5      	bne.n	8003c14 <__sfp+0x24>
 8003c68:	f7ff ff78 	bl	8003b5c <__sfp_lock_release>
 8003c6c:	230c      	movs	r3, #12
 8003c6e:	603b      	str	r3, [r7, #0]
 8003c70:	e7ee      	b.n	8003c50 <__sfp+0x60>
 8003c72:	bf00      	nop
 8003c74:	08004804 	.word	0x08004804
 8003c78:	ffff0001 	.word	0xffff0001

08003c7c <_fwalk_reent>:
 8003c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c80:	4606      	mov	r6, r0
 8003c82:	4688      	mov	r8, r1
 8003c84:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003c88:	2700      	movs	r7, #0
 8003c8a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003c8e:	f1b9 0901 	subs.w	r9, r9, #1
 8003c92:	d505      	bpl.n	8003ca0 <_fwalk_reent+0x24>
 8003c94:	6824      	ldr	r4, [r4, #0]
 8003c96:	2c00      	cmp	r4, #0
 8003c98:	d1f7      	bne.n	8003c8a <_fwalk_reent+0xe>
 8003c9a:	4638      	mov	r0, r7
 8003c9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ca0:	89ab      	ldrh	r3, [r5, #12]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d907      	bls.n	8003cb6 <_fwalk_reent+0x3a>
 8003ca6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003caa:	3301      	adds	r3, #1
 8003cac:	d003      	beq.n	8003cb6 <_fwalk_reent+0x3a>
 8003cae:	4629      	mov	r1, r5
 8003cb0:	4630      	mov	r0, r6
 8003cb2:	47c0      	blx	r8
 8003cb4:	4307      	orrs	r7, r0
 8003cb6:	3568      	adds	r5, #104	; 0x68
 8003cb8:	e7e9      	b.n	8003c8e <_fwalk_reent+0x12>

08003cba <__retarget_lock_init_recursive>:
 8003cba:	4770      	bx	lr

08003cbc <__retarget_lock_acquire_recursive>:
 8003cbc:	4770      	bx	lr

08003cbe <__retarget_lock_release_recursive>:
 8003cbe:	4770      	bx	lr

08003cc0 <__swhatbuf_r>:
 8003cc0:	b570      	push	{r4, r5, r6, lr}
 8003cc2:	460e      	mov	r6, r1
 8003cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cc8:	2900      	cmp	r1, #0
 8003cca:	b096      	sub	sp, #88	; 0x58
 8003ccc:	4614      	mov	r4, r2
 8003cce:	461d      	mov	r5, r3
 8003cd0:	da08      	bge.n	8003ce4 <__swhatbuf_r+0x24>
 8003cd2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	602a      	str	r2, [r5, #0]
 8003cda:	061a      	lsls	r2, r3, #24
 8003cdc:	d410      	bmi.n	8003d00 <__swhatbuf_r+0x40>
 8003cde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ce2:	e00e      	b.n	8003d02 <__swhatbuf_r+0x42>
 8003ce4:	466a      	mov	r2, sp
 8003ce6:	f000 fc95 	bl	8004614 <_fstat_r>
 8003cea:	2800      	cmp	r0, #0
 8003cec:	dbf1      	blt.n	8003cd2 <__swhatbuf_r+0x12>
 8003cee:	9a01      	ldr	r2, [sp, #4]
 8003cf0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003cf4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003cf8:	425a      	negs	r2, r3
 8003cfa:	415a      	adcs	r2, r3
 8003cfc:	602a      	str	r2, [r5, #0]
 8003cfe:	e7ee      	b.n	8003cde <__swhatbuf_r+0x1e>
 8003d00:	2340      	movs	r3, #64	; 0x40
 8003d02:	2000      	movs	r0, #0
 8003d04:	6023      	str	r3, [r4, #0]
 8003d06:	b016      	add	sp, #88	; 0x58
 8003d08:	bd70      	pop	{r4, r5, r6, pc}
	...

08003d0c <__smakebuf_r>:
 8003d0c:	898b      	ldrh	r3, [r1, #12]
 8003d0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003d10:	079d      	lsls	r5, r3, #30
 8003d12:	4606      	mov	r6, r0
 8003d14:	460c      	mov	r4, r1
 8003d16:	d507      	bpl.n	8003d28 <__smakebuf_r+0x1c>
 8003d18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003d1c:	6023      	str	r3, [r4, #0]
 8003d1e:	6123      	str	r3, [r4, #16]
 8003d20:	2301      	movs	r3, #1
 8003d22:	6163      	str	r3, [r4, #20]
 8003d24:	b002      	add	sp, #8
 8003d26:	bd70      	pop	{r4, r5, r6, pc}
 8003d28:	ab01      	add	r3, sp, #4
 8003d2a:	466a      	mov	r2, sp
 8003d2c:	f7ff ffc8 	bl	8003cc0 <__swhatbuf_r>
 8003d30:	9900      	ldr	r1, [sp, #0]
 8003d32:	4605      	mov	r5, r0
 8003d34:	4630      	mov	r0, r6
 8003d36:	f000 f895 	bl	8003e64 <_malloc_r>
 8003d3a:	b948      	cbnz	r0, 8003d50 <__smakebuf_r+0x44>
 8003d3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d40:	059a      	lsls	r2, r3, #22
 8003d42:	d4ef      	bmi.n	8003d24 <__smakebuf_r+0x18>
 8003d44:	f023 0303 	bic.w	r3, r3, #3
 8003d48:	f043 0302 	orr.w	r3, r3, #2
 8003d4c:	81a3      	strh	r3, [r4, #12]
 8003d4e:	e7e3      	b.n	8003d18 <__smakebuf_r+0xc>
 8003d50:	4b0d      	ldr	r3, [pc, #52]	; (8003d88 <__smakebuf_r+0x7c>)
 8003d52:	62b3      	str	r3, [r6, #40]	; 0x28
 8003d54:	89a3      	ldrh	r3, [r4, #12]
 8003d56:	6020      	str	r0, [r4, #0]
 8003d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d5c:	81a3      	strh	r3, [r4, #12]
 8003d5e:	9b00      	ldr	r3, [sp, #0]
 8003d60:	6163      	str	r3, [r4, #20]
 8003d62:	9b01      	ldr	r3, [sp, #4]
 8003d64:	6120      	str	r0, [r4, #16]
 8003d66:	b15b      	cbz	r3, 8003d80 <__smakebuf_r+0x74>
 8003d68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d6c:	4630      	mov	r0, r6
 8003d6e:	f000 fc63 	bl	8004638 <_isatty_r>
 8003d72:	b128      	cbz	r0, 8003d80 <__smakebuf_r+0x74>
 8003d74:	89a3      	ldrh	r3, [r4, #12]
 8003d76:	f023 0303 	bic.w	r3, r3, #3
 8003d7a:	f043 0301 	orr.w	r3, r3, #1
 8003d7e:	81a3      	strh	r3, [r4, #12]
 8003d80:	89a0      	ldrh	r0, [r4, #12]
 8003d82:	4305      	orrs	r5, r0
 8003d84:	81a5      	strh	r5, [r4, #12]
 8003d86:	e7cd      	b.n	8003d24 <__smakebuf_r+0x18>
 8003d88:	08003b19 	.word	0x08003b19

08003d8c <_free_r>:
 8003d8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d8e:	2900      	cmp	r1, #0
 8003d90:	d044      	beq.n	8003e1c <_free_r+0x90>
 8003d92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d96:	9001      	str	r0, [sp, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f1a1 0404 	sub.w	r4, r1, #4
 8003d9e:	bfb8      	it	lt
 8003da0:	18e4      	addlt	r4, r4, r3
 8003da2:	f000 fc6b 	bl	800467c <__malloc_lock>
 8003da6:	4a1e      	ldr	r2, [pc, #120]	; (8003e20 <_free_r+0x94>)
 8003da8:	9801      	ldr	r0, [sp, #4]
 8003daa:	6813      	ldr	r3, [r2, #0]
 8003dac:	b933      	cbnz	r3, 8003dbc <_free_r+0x30>
 8003dae:	6063      	str	r3, [r4, #4]
 8003db0:	6014      	str	r4, [r2, #0]
 8003db2:	b003      	add	sp, #12
 8003db4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003db8:	f000 bc66 	b.w	8004688 <__malloc_unlock>
 8003dbc:	42a3      	cmp	r3, r4
 8003dbe:	d908      	bls.n	8003dd2 <_free_r+0x46>
 8003dc0:	6825      	ldr	r5, [r4, #0]
 8003dc2:	1961      	adds	r1, r4, r5
 8003dc4:	428b      	cmp	r3, r1
 8003dc6:	bf01      	itttt	eq
 8003dc8:	6819      	ldreq	r1, [r3, #0]
 8003dca:	685b      	ldreq	r3, [r3, #4]
 8003dcc:	1949      	addeq	r1, r1, r5
 8003dce:	6021      	streq	r1, [r4, #0]
 8003dd0:	e7ed      	b.n	8003dae <_free_r+0x22>
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	b10b      	cbz	r3, 8003ddc <_free_r+0x50>
 8003dd8:	42a3      	cmp	r3, r4
 8003dda:	d9fa      	bls.n	8003dd2 <_free_r+0x46>
 8003ddc:	6811      	ldr	r1, [r2, #0]
 8003dde:	1855      	adds	r5, r2, r1
 8003de0:	42a5      	cmp	r5, r4
 8003de2:	d10b      	bne.n	8003dfc <_free_r+0x70>
 8003de4:	6824      	ldr	r4, [r4, #0]
 8003de6:	4421      	add	r1, r4
 8003de8:	1854      	adds	r4, r2, r1
 8003dea:	42a3      	cmp	r3, r4
 8003dec:	6011      	str	r1, [r2, #0]
 8003dee:	d1e0      	bne.n	8003db2 <_free_r+0x26>
 8003df0:	681c      	ldr	r4, [r3, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	6053      	str	r3, [r2, #4]
 8003df6:	4421      	add	r1, r4
 8003df8:	6011      	str	r1, [r2, #0]
 8003dfa:	e7da      	b.n	8003db2 <_free_r+0x26>
 8003dfc:	d902      	bls.n	8003e04 <_free_r+0x78>
 8003dfe:	230c      	movs	r3, #12
 8003e00:	6003      	str	r3, [r0, #0]
 8003e02:	e7d6      	b.n	8003db2 <_free_r+0x26>
 8003e04:	6825      	ldr	r5, [r4, #0]
 8003e06:	1961      	adds	r1, r4, r5
 8003e08:	428b      	cmp	r3, r1
 8003e0a:	bf04      	itt	eq
 8003e0c:	6819      	ldreq	r1, [r3, #0]
 8003e0e:	685b      	ldreq	r3, [r3, #4]
 8003e10:	6063      	str	r3, [r4, #4]
 8003e12:	bf04      	itt	eq
 8003e14:	1949      	addeq	r1, r1, r5
 8003e16:	6021      	streq	r1, [r4, #0]
 8003e18:	6054      	str	r4, [r2, #4]
 8003e1a:	e7ca      	b.n	8003db2 <_free_r+0x26>
 8003e1c:	b003      	add	sp, #12
 8003e1e:	bd30      	pop	{r4, r5, pc}
 8003e20:	200001b4 	.word	0x200001b4

08003e24 <sbrk_aligned>:
 8003e24:	b570      	push	{r4, r5, r6, lr}
 8003e26:	4e0e      	ldr	r6, [pc, #56]	; (8003e60 <sbrk_aligned+0x3c>)
 8003e28:	460c      	mov	r4, r1
 8003e2a:	6831      	ldr	r1, [r6, #0]
 8003e2c:	4605      	mov	r5, r0
 8003e2e:	b911      	cbnz	r1, 8003e36 <sbrk_aligned+0x12>
 8003e30:	f000 fb7a 	bl	8004528 <_sbrk_r>
 8003e34:	6030      	str	r0, [r6, #0]
 8003e36:	4621      	mov	r1, r4
 8003e38:	4628      	mov	r0, r5
 8003e3a:	f000 fb75 	bl	8004528 <_sbrk_r>
 8003e3e:	1c43      	adds	r3, r0, #1
 8003e40:	d00a      	beq.n	8003e58 <sbrk_aligned+0x34>
 8003e42:	1cc4      	adds	r4, r0, #3
 8003e44:	f024 0403 	bic.w	r4, r4, #3
 8003e48:	42a0      	cmp	r0, r4
 8003e4a:	d007      	beq.n	8003e5c <sbrk_aligned+0x38>
 8003e4c:	1a21      	subs	r1, r4, r0
 8003e4e:	4628      	mov	r0, r5
 8003e50:	f000 fb6a 	bl	8004528 <_sbrk_r>
 8003e54:	3001      	adds	r0, #1
 8003e56:	d101      	bne.n	8003e5c <sbrk_aligned+0x38>
 8003e58:	f04f 34ff 	mov.w	r4, #4294967295
 8003e5c:	4620      	mov	r0, r4
 8003e5e:	bd70      	pop	{r4, r5, r6, pc}
 8003e60:	200001b8 	.word	0x200001b8

08003e64 <_malloc_r>:
 8003e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e68:	1ccd      	adds	r5, r1, #3
 8003e6a:	f025 0503 	bic.w	r5, r5, #3
 8003e6e:	3508      	adds	r5, #8
 8003e70:	2d0c      	cmp	r5, #12
 8003e72:	bf38      	it	cc
 8003e74:	250c      	movcc	r5, #12
 8003e76:	2d00      	cmp	r5, #0
 8003e78:	4607      	mov	r7, r0
 8003e7a:	db01      	blt.n	8003e80 <_malloc_r+0x1c>
 8003e7c:	42a9      	cmp	r1, r5
 8003e7e:	d905      	bls.n	8003e8c <_malloc_r+0x28>
 8003e80:	230c      	movs	r3, #12
 8003e82:	603b      	str	r3, [r7, #0]
 8003e84:	2600      	movs	r6, #0
 8003e86:	4630      	mov	r0, r6
 8003e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e8c:	4e2e      	ldr	r6, [pc, #184]	; (8003f48 <_malloc_r+0xe4>)
 8003e8e:	f000 fbf5 	bl	800467c <__malloc_lock>
 8003e92:	6833      	ldr	r3, [r6, #0]
 8003e94:	461c      	mov	r4, r3
 8003e96:	bb34      	cbnz	r4, 8003ee6 <_malloc_r+0x82>
 8003e98:	4629      	mov	r1, r5
 8003e9a:	4638      	mov	r0, r7
 8003e9c:	f7ff ffc2 	bl	8003e24 <sbrk_aligned>
 8003ea0:	1c43      	adds	r3, r0, #1
 8003ea2:	4604      	mov	r4, r0
 8003ea4:	d14d      	bne.n	8003f42 <_malloc_r+0xde>
 8003ea6:	6834      	ldr	r4, [r6, #0]
 8003ea8:	4626      	mov	r6, r4
 8003eaa:	2e00      	cmp	r6, #0
 8003eac:	d140      	bne.n	8003f30 <_malloc_r+0xcc>
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	4631      	mov	r1, r6
 8003eb2:	4638      	mov	r0, r7
 8003eb4:	eb04 0803 	add.w	r8, r4, r3
 8003eb8:	f000 fb36 	bl	8004528 <_sbrk_r>
 8003ebc:	4580      	cmp	r8, r0
 8003ebe:	d13a      	bne.n	8003f36 <_malloc_r+0xd2>
 8003ec0:	6821      	ldr	r1, [r4, #0]
 8003ec2:	3503      	adds	r5, #3
 8003ec4:	1a6d      	subs	r5, r5, r1
 8003ec6:	f025 0503 	bic.w	r5, r5, #3
 8003eca:	3508      	adds	r5, #8
 8003ecc:	2d0c      	cmp	r5, #12
 8003ece:	bf38      	it	cc
 8003ed0:	250c      	movcc	r5, #12
 8003ed2:	4629      	mov	r1, r5
 8003ed4:	4638      	mov	r0, r7
 8003ed6:	f7ff ffa5 	bl	8003e24 <sbrk_aligned>
 8003eda:	3001      	adds	r0, #1
 8003edc:	d02b      	beq.n	8003f36 <_malloc_r+0xd2>
 8003ede:	6823      	ldr	r3, [r4, #0]
 8003ee0:	442b      	add	r3, r5
 8003ee2:	6023      	str	r3, [r4, #0]
 8003ee4:	e00e      	b.n	8003f04 <_malloc_r+0xa0>
 8003ee6:	6822      	ldr	r2, [r4, #0]
 8003ee8:	1b52      	subs	r2, r2, r5
 8003eea:	d41e      	bmi.n	8003f2a <_malloc_r+0xc6>
 8003eec:	2a0b      	cmp	r2, #11
 8003eee:	d916      	bls.n	8003f1e <_malloc_r+0xba>
 8003ef0:	1961      	adds	r1, r4, r5
 8003ef2:	42a3      	cmp	r3, r4
 8003ef4:	6025      	str	r5, [r4, #0]
 8003ef6:	bf18      	it	ne
 8003ef8:	6059      	strne	r1, [r3, #4]
 8003efa:	6863      	ldr	r3, [r4, #4]
 8003efc:	bf08      	it	eq
 8003efe:	6031      	streq	r1, [r6, #0]
 8003f00:	5162      	str	r2, [r4, r5]
 8003f02:	604b      	str	r3, [r1, #4]
 8003f04:	4638      	mov	r0, r7
 8003f06:	f104 060b 	add.w	r6, r4, #11
 8003f0a:	f000 fbbd 	bl	8004688 <__malloc_unlock>
 8003f0e:	f026 0607 	bic.w	r6, r6, #7
 8003f12:	1d23      	adds	r3, r4, #4
 8003f14:	1af2      	subs	r2, r6, r3
 8003f16:	d0b6      	beq.n	8003e86 <_malloc_r+0x22>
 8003f18:	1b9b      	subs	r3, r3, r6
 8003f1a:	50a3      	str	r3, [r4, r2]
 8003f1c:	e7b3      	b.n	8003e86 <_malloc_r+0x22>
 8003f1e:	6862      	ldr	r2, [r4, #4]
 8003f20:	42a3      	cmp	r3, r4
 8003f22:	bf0c      	ite	eq
 8003f24:	6032      	streq	r2, [r6, #0]
 8003f26:	605a      	strne	r2, [r3, #4]
 8003f28:	e7ec      	b.n	8003f04 <_malloc_r+0xa0>
 8003f2a:	4623      	mov	r3, r4
 8003f2c:	6864      	ldr	r4, [r4, #4]
 8003f2e:	e7b2      	b.n	8003e96 <_malloc_r+0x32>
 8003f30:	4634      	mov	r4, r6
 8003f32:	6876      	ldr	r6, [r6, #4]
 8003f34:	e7b9      	b.n	8003eaa <_malloc_r+0x46>
 8003f36:	230c      	movs	r3, #12
 8003f38:	603b      	str	r3, [r7, #0]
 8003f3a:	4638      	mov	r0, r7
 8003f3c:	f000 fba4 	bl	8004688 <__malloc_unlock>
 8003f40:	e7a1      	b.n	8003e86 <_malloc_r+0x22>
 8003f42:	6025      	str	r5, [r4, #0]
 8003f44:	e7de      	b.n	8003f04 <_malloc_r+0xa0>
 8003f46:	bf00      	nop
 8003f48:	200001b4 	.word	0x200001b4

08003f4c <__sfputc_r>:
 8003f4c:	6893      	ldr	r3, [r2, #8]
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	b410      	push	{r4}
 8003f54:	6093      	str	r3, [r2, #8]
 8003f56:	da08      	bge.n	8003f6a <__sfputc_r+0x1e>
 8003f58:	6994      	ldr	r4, [r2, #24]
 8003f5a:	42a3      	cmp	r3, r4
 8003f5c:	db01      	blt.n	8003f62 <__sfputc_r+0x16>
 8003f5e:	290a      	cmp	r1, #10
 8003f60:	d103      	bne.n	8003f6a <__sfputc_r+0x1e>
 8003f62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f66:	f7ff bc31 	b.w	80037cc <__swbuf_r>
 8003f6a:	6813      	ldr	r3, [r2, #0]
 8003f6c:	1c58      	adds	r0, r3, #1
 8003f6e:	6010      	str	r0, [r2, #0]
 8003f70:	7019      	strb	r1, [r3, #0]
 8003f72:	4608      	mov	r0, r1
 8003f74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <__sfputs_r>:
 8003f7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f7c:	4606      	mov	r6, r0
 8003f7e:	460f      	mov	r7, r1
 8003f80:	4614      	mov	r4, r2
 8003f82:	18d5      	adds	r5, r2, r3
 8003f84:	42ac      	cmp	r4, r5
 8003f86:	d101      	bne.n	8003f8c <__sfputs_r+0x12>
 8003f88:	2000      	movs	r0, #0
 8003f8a:	e007      	b.n	8003f9c <__sfputs_r+0x22>
 8003f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f90:	463a      	mov	r2, r7
 8003f92:	4630      	mov	r0, r6
 8003f94:	f7ff ffda 	bl	8003f4c <__sfputc_r>
 8003f98:	1c43      	adds	r3, r0, #1
 8003f9a:	d1f3      	bne.n	8003f84 <__sfputs_r+0xa>
 8003f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003fa0 <_vfiprintf_r>:
 8003fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fa4:	460d      	mov	r5, r1
 8003fa6:	b09d      	sub	sp, #116	; 0x74
 8003fa8:	4614      	mov	r4, r2
 8003faa:	4698      	mov	r8, r3
 8003fac:	4606      	mov	r6, r0
 8003fae:	b118      	cbz	r0, 8003fb8 <_vfiprintf_r+0x18>
 8003fb0:	6983      	ldr	r3, [r0, #24]
 8003fb2:	b90b      	cbnz	r3, 8003fb8 <_vfiprintf_r+0x18>
 8003fb4:	f7ff fde4 	bl	8003b80 <__sinit>
 8003fb8:	4b89      	ldr	r3, [pc, #548]	; (80041e0 <_vfiprintf_r+0x240>)
 8003fba:	429d      	cmp	r5, r3
 8003fbc:	d11b      	bne.n	8003ff6 <_vfiprintf_r+0x56>
 8003fbe:	6875      	ldr	r5, [r6, #4]
 8003fc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003fc2:	07d9      	lsls	r1, r3, #31
 8003fc4:	d405      	bmi.n	8003fd2 <_vfiprintf_r+0x32>
 8003fc6:	89ab      	ldrh	r3, [r5, #12]
 8003fc8:	059a      	lsls	r2, r3, #22
 8003fca:	d402      	bmi.n	8003fd2 <_vfiprintf_r+0x32>
 8003fcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003fce:	f7ff fe75 	bl	8003cbc <__retarget_lock_acquire_recursive>
 8003fd2:	89ab      	ldrh	r3, [r5, #12]
 8003fd4:	071b      	lsls	r3, r3, #28
 8003fd6:	d501      	bpl.n	8003fdc <_vfiprintf_r+0x3c>
 8003fd8:	692b      	ldr	r3, [r5, #16]
 8003fda:	b9eb      	cbnz	r3, 8004018 <_vfiprintf_r+0x78>
 8003fdc:	4629      	mov	r1, r5
 8003fde:	4630      	mov	r0, r6
 8003fe0:	f7ff fc46 	bl	8003870 <__swsetup_r>
 8003fe4:	b1c0      	cbz	r0, 8004018 <_vfiprintf_r+0x78>
 8003fe6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003fe8:	07dc      	lsls	r4, r3, #31
 8003fea:	d50e      	bpl.n	800400a <_vfiprintf_r+0x6a>
 8003fec:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff0:	b01d      	add	sp, #116	; 0x74
 8003ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ff6:	4b7b      	ldr	r3, [pc, #492]	; (80041e4 <_vfiprintf_r+0x244>)
 8003ff8:	429d      	cmp	r5, r3
 8003ffa:	d101      	bne.n	8004000 <_vfiprintf_r+0x60>
 8003ffc:	68b5      	ldr	r5, [r6, #8]
 8003ffe:	e7df      	b.n	8003fc0 <_vfiprintf_r+0x20>
 8004000:	4b79      	ldr	r3, [pc, #484]	; (80041e8 <_vfiprintf_r+0x248>)
 8004002:	429d      	cmp	r5, r3
 8004004:	bf08      	it	eq
 8004006:	68f5      	ldreq	r5, [r6, #12]
 8004008:	e7da      	b.n	8003fc0 <_vfiprintf_r+0x20>
 800400a:	89ab      	ldrh	r3, [r5, #12]
 800400c:	0598      	lsls	r0, r3, #22
 800400e:	d4ed      	bmi.n	8003fec <_vfiprintf_r+0x4c>
 8004010:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004012:	f7ff fe54 	bl	8003cbe <__retarget_lock_release_recursive>
 8004016:	e7e9      	b.n	8003fec <_vfiprintf_r+0x4c>
 8004018:	2300      	movs	r3, #0
 800401a:	9309      	str	r3, [sp, #36]	; 0x24
 800401c:	2320      	movs	r3, #32
 800401e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004022:	f8cd 800c 	str.w	r8, [sp, #12]
 8004026:	2330      	movs	r3, #48	; 0x30
 8004028:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80041ec <_vfiprintf_r+0x24c>
 800402c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004030:	f04f 0901 	mov.w	r9, #1
 8004034:	4623      	mov	r3, r4
 8004036:	469a      	mov	sl, r3
 8004038:	f813 2b01 	ldrb.w	r2, [r3], #1
 800403c:	b10a      	cbz	r2, 8004042 <_vfiprintf_r+0xa2>
 800403e:	2a25      	cmp	r2, #37	; 0x25
 8004040:	d1f9      	bne.n	8004036 <_vfiprintf_r+0x96>
 8004042:	ebba 0b04 	subs.w	fp, sl, r4
 8004046:	d00b      	beq.n	8004060 <_vfiprintf_r+0xc0>
 8004048:	465b      	mov	r3, fp
 800404a:	4622      	mov	r2, r4
 800404c:	4629      	mov	r1, r5
 800404e:	4630      	mov	r0, r6
 8004050:	f7ff ff93 	bl	8003f7a <__sfputs_r>
 8004054:	3001      	adds	r0, #1
 8004056:	f000 80aa 	beq.w	80041ae <_vfiprintf_r+0x20e>
 800405a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800405c:	445a      	add	r2, fp
 800405e:	9209      	str	r2, [sp, #36]	; 0x24
 8004060:	f89a 3000 	ldrb.w	r3, [sl]
 8004064:	2b00      	cmp	r3, #0
 8004066:	f000 80a2 	beq.w	80041ae <_vfiprintf_r+0x20e>
 800406a:	2300      	movs	r3, #0
 800406c:	f04f 32ff 	mov.w	r2, #4294967295
 8004070:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004074:	f10a 0a01 	add.w	sl, sl, #1
 8004078:	9304      	str	r3, [sp, #16]
 800407a:	9307      	str	r3, [sp, #28]
 800407c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004080:	931a      	str	r3, [sp, #104]	; 0x68
 8004082:	4654      	mov	r4, sl
 8004084:	2205      	movs	r2, #5
 8004086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800408a:	4858      	ldr	r0, [pc, #352]	; (80041ec <_vfiprintf_r+0x24c>)
 800408c:	f7fc f8b0 	bl	80001f0 <memchr>
 8004090:	9a04      	ldr	r2, [sp, #16]
 8004092:	b9d8      	cbnz	r0, 80040cc <_vfiprintf_r+0x12c>
 8004094:	06d1      	lsls	r1, r2, #27
 8004096:	bf44      	itt	mi
 8004098:	2320      	movmi	r3, #32
 800409a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800409e:	0713      	lsls	r3, r2, #28
 80040a0:	bf44      	itt	mi
 80040a2:	232b      	movmi	r3, #43	; 0x2b
 80040a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80040a8:	f89a 3000 	ldrb.w	r3, [sl]
 80040ac:	2b2a      	cmp	r3, #42	; 0x2a
 80040ae:	d015      	beq.n	80040dc <_vfiprintf_r+0x13c>
 80040b0:	9a07      	ldr	r2, [sp, #28]
 80040b2:	4654      	mov	r4, sl
 80040b4:	2000      	movs	r0, #0
 80040b6:	f04f 0c0a 	mov.w	ip, #10
 80040ba:	4621      	mov	r1, r4
 80040bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040c0:	3b30      	subs	r3, #48	; 0x30
 80040c2:	2b09      	cmp	r3, #9
 80040c4:	d94e      	bls.n	8004164 <_vfiprintf_r+0x1c4>
 80040c6:	b1b0      	cbz	r0, 80040f6 <_vfiprintf_r+0x156>
 80040c8:	9207      	str	r2, [sp, #28]
 80040ca:	e014      	b.n	80040f6 <_vfiprintf_r+0x156>
 80040cc:	eba0 0308 	sub.w	r3, r0, r8
 80040d0:	fa09 f303 	lsl.w	r3, r9, r3
 80040d4:	4313      	orrs	r3, r2
 80040d6:	9304      	str	r3, [sp, #16]
 80040d8:	46a2      	mov	sl, r4
 80040da:	e7d2      	b.n	8004082 <_vfiprintf_r+0xe2>
 80040dc:	9b03      	ldr	r3, [sp, #12]
 80040de:	1d19      	adds	r1, r3, #4
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	9103      	str	r1, [sp, #12]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	bfbb      	ittet	lt
 80040e8:	425b      	neglt	r3, r3
 80040ea:	f042 0202 	orrlt.w	r2, r2, #2
 80040ee:	9307      	strge	r3, [sp, #28]
 80040f0:	9307      	strlt	r3, [sp, #28]
 80040f2:	bfb8      	it	lt
 80040f4:	9204      	strlt	r2, [sp, #16]
 80040f6:	7823      	ldrb	r3, [r4, #0]
 80040f8:	2b2e      	cmp	r3, #46	; 0x2e
 80040fa:	d10c      	bne.n	8004116 <_vfiprintf_r+0x176>
 80040fc:	7863      	ldrb	r3, [r4, #1]
 80040fe:	2b2a      	cmp	r3, #42	; 0x2a
 8004100:	d135      	bne.n	800416e <_vfiprintf_r+0x1ce>
 8004102:	9b03      	ldr	r3, [sp, #12]
 8004104:	1d1a      	adds	r2, r3, #4
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	9203      	str	r2, [sp, #12]
 800410a:	2b00      	cmp	r3, #0
 800410c:	bfb8      	it	lt
 800410e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004112:	3402      	adds	r4, #2
 8004114:	9305      	str	r3, [sp, #20]
 8004116:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80041fc <_vfiprintf_r+0x25c>
 800411a:	7821      	ldrb	r1, [r4, #0]
 800411c:	2203      	movs	r2, #3
 800411e:	4650      	mov	r0, sl
 8004120:	f7fc f866 	bl	80001f0 <memchr>
 8004124:	b140      	cbz	r0, 8004138 <_vfiprintf_r+0x198>
 8004126:	2340      	movs	r3, #64	; 0x40
 8004128:	eba0 000a 	sub.w	r0, r0, sl
 800412c:	fa03 f000 	lsl.w	r0, r3, r0
 8004130:	9b04      	ldr	r3, [sp, #16]
 8004132:	4303      	orrs	r3, r0
 8004134:	3401      	adds	r4, #1
 8004136:	9304      	str	r3, [sp, #16]
 8004138:	f814 1b01 	ldrb.w	r1, [r4], #1
 800413c:	482c      	ldr	r0, [pc, #176]	; (80041f0 <_vfiprintf_r+0x250>)
 800413e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004142:	2206      	movs	r2, #6
 8004144:	f7fc f854 	bl	80001f0 <memchr>
 8004148:	2800      	cmp	r0, #0
 800414a:	d03f      	beq.n	80041cc <_vfiprintf_r+0x22c>
 800414c:	4b29      	ldr	r3, [pc, #164]	; (80041f4 <_vfiprintf_r+0x254>)
 800414e:	bb1b      	cbnz	r3, 8004198 <_vfiprintf_r+0x1f8>
 8004150:	9b03      	ldr	r3, [sp, #12]
 8004152:	3307      	adds	r3, #7
 8004154:	f023 0307 	bic.w	r3, r3, #7
 8004158:	3308      	adds	r3, #8
 800415a:	9303      	str	r3, [sp, #12]
 800415c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800415e:	443b      	add	r3, r7
 8004160:	9309      	str	r3, [sp, #36]	; 0x24
 8004162:	e767      	b.n	8004034 <_vfiprintf_r+0x94>
 8004164:	fb0c 3202 	mla	r2, ip, r2, r3
 8004168:	460c      	mov	r4, r1
 800416a:	2001      	movs	r0, #1
 800416c:	e7a5      	b.n	80040ba <_vfiprintf_r+0x11a>
 800416e:	2300      	movs	r3, #0
 8004170:	3401      	adds	r4, #1
 8004172:	9305      	str	r3, [sp, #20]
 8004174:	4619      	mov	r1, r3
 8004176:	f04f 0c0a 	mov.w	ip, #10
 800417a:	4620      	mov	r0, r4
 800417c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004180:	3a30      	subs	r2, #48	; 0x30
 8004182:	2a09      	cmp	r2, #9
 8004184:	d903      	bls.n	800418e <_vfiprintf_r+0x1ee>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0c5      	beq.n	8004116 <_vfiprintf_r+0x176>
 800418a:	9105      	str	r1, [sp, #20]
 800418c:	e7c3      	b.n	8004116 <_vfiprintf_r+0x176>
 800418e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004192:	4604      	mov	r4, r0
 8004194:	2301      	movs	r3, #1
 8004196:	e7f0      	b.n	800417a <_vfiprintf_r+0x1da>
 8004198:	ab03      	add	r3, sp, #12
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	462a      	mov	r2, r5
 800419e:	4b16      	ldr	r3, [pc, #88]	; (80041f8 <_vfiprintf_r+0x258>)
 80041a0:	a904      	add	r1, sp, #16
 80041a2:	4630      	mov	r0, r6
 80041a4:	f3af 8000 	nop.w
 80041a8:	4607      	mov	r7, r0
 80041aa:	1c78      	adds	r0, r7, #1
 80041ac:	d1d6      	bne.n	800415c <_vfiprintf_r+0x1bc>
 80041ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80041b0:	07d9      	lsls	r1, r3, #31
 80041b2:	d405      	bmi.n	80041c0 <_vfiprintf_r+0x220>
 80041b4:	89ab      	ldrh	r3, [r5, #12]
 80041b6:	059a      	lsls	r2, r3, #22
 80041b8:	d402      	bmi.n	80041c0 <_vfiprintf_r+0x220>
 80041ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80041bc:	f7ff fd7f 	bl	8003cbe <__retarget_lock_release_recursive>
 80041c0:	89ab      	ldrh	r3, [r5, #12]
 80041c2:	065b      	lsls	r3, r3, #25
 80041c4:	f53f af12 	bmi.w	8003fec <_vfiprintf_r+0x4c>
 80041c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80041ca:	e711      	b.n	8003ff0 <_vfiprintf_r+0x50>
 80041cc:	ab03      	add	r3, sp, #12
 80041ce:	9300      	str	r3, [sp, #0]
 80041d0:	462a      	mov	r2, r5
 80041d2:	4b09      	ldr	r3, [pc, #36]	; (80041f8 <_vfiprintf_r+0x258>)
 80041d4:	a904      	add	r1, sp, #16
 80041d6:	4630      	mov	r0, r6
 80041d8:	f000 f880 	bl	80042dc <_printf_i>
 80041dc:	e7e4      	b.n	80041a8 <_vfiprintf_r+0x208>
 80041de:	bf00      	nop
 80041e0:	08004828 	.word	0x08004828
 80041e4:	08004848 	.word	0x08004848
 80041e8:	08004808 	.word	0x08004808
 80041ec:	08004868 	.word	0x08004868
 80041f0:	08004872 	.word	0x08004872
 80041f4:	00000000 	.word	0x00000000
 80041f8:	08003f7b 	.word	0x08003f7b
 80041fc:	0800486e 	.word	0x0800486e

08004200 <_printf_common>:
 8004200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004204:	4616      	mov	r6, r2
 8004206:	4699      	mov	r9, r3
 8004208:	688a      	ldr	r2, [r1, #8]
 800420a:	690b      	ldr	r3, [r1, #16]
 800420c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004210:	4293      	cmp	r3, r2
 8004212:	bfb8      	it	lt
 8004214:	4613      	movlt	r3, r2
 8004216:	6033      	str	r3, [r6, #0]
 8004218:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800421c:	4607      	mov	r7, r0
 800421e:	460c      	mov	r4, r1
 8004220:	b10a      	cbz	r2, 8004226 <_printf_common+0x26>
 8004222:	3301      	adds	r3, #1
 8004224:	6033      	str	r3, [r6, #0]
 8004226:	6823      	ldr	r3, [r4, #0]
 8004228:	0699      	lsls	r1, r3, #26
 800422a:	bf42      	ittt	mi
 800422c:	6833      	ldrmi	r3, [r6, #0]
 800422e:	3302      	addmi	r3, #2
 8004230:	6033      	strmi	r3, [r6, #0]
 8004232:	6825      	ldr	r5, [r4, #0]
 8004234:	f015 0506 	ands.w	r5, r5, #6
 8004238:	d106      	bne.n	8004248 <_printf_common+0x48>
 800423a:	f104 0a19 	add.w	sl, r4, #25
 800423e:	68e3      	ldr	r3, [r4, #12]
 8004240:	6832      	ldr	r2, [r6, #0]
 8004242:	1a9b      	subs	r3, r3, r2
 8004244:	42ab      	cmp	r3, r5
 8004246:	dc26      	bgt.n	8004296 <_printf_common+0x96>
 8004248:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800424c:	1e13      	subs	r3, r2, #0
 800424e:	6822      	ldr	r2, [r4, #0]
 8004250:	bf18      	it	ne
 8004252:	2301      	movne	r3, #1
 8004254:	0692      	lsls	r2, r2, #26
 8004256:	d42b      	bmi.n	80042b0 <_printf_common+0xb0>
 8004258:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800425c:	4649      	mov	r1, r9
 800425e:	4638      	mov	r0, r7
 8004260:	47c0      	blx	r8
 8004262:	3001      	adds	r0, #1
 8004264:	d01e      	beq.n	80042a4 <_printf_common+0xa4>
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	68e5      	ldr	r5, [r4, #12]
 800426a:	6832      	ldr	r2, [r6, #0]
 800426c:	f003 0306 	and.w	r3, r3, #6
 8004270:	2b04      	cmp	r3, #4
 8004272:	bf08      	it	eq
 8004274:	1aad      	subeq	r5, r5, r2
 8004276:	68a3      	ldr	r3, [r4, #8]
 8004278:	6922      	ldr	r2, [r4, #16]
 800427a:	bf0c      	ite	eq
 800427c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004280:	2500      	movne	r5, #0
 8004282:	4293      	cmp	r3, r2
 8004284:	bfc4      	itt	gt
 8004286:	1a9b      	subgt	r3, r3, r2
 8004288:	18ed      	addgt	r5, r5, r3
 800428a:	2600      	movs	r6, #0
 800428c:	341a      	adds	r4, #26
 800428e:	42b5      	cmp	r5, r6
 8004290:	d11a      	bne.n	80042c8 <_printf_common+0xc8>
 8004292:	2000      	movs	r0, #0
 8004294:	e008      	b.n	80042a8 <_printf_common+0xa8>
 8004296:	2301      	movs	r3, #1
 8004298:	4652      	mov	r2, sl
 800429a:	4649      	mov	r1, r9
 800429c:	4638      	mov	r0, r7
 800429e:	47c0      	blx	r8
 80042a0:	3001      	adds	r0, #1
 80042a2:	d103      	bne.n	80042ac <_printf_common+0xac>
 80042a4:	f04f 30ff 	mov.w	r0, #4294967295
 80042a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ac:	3501      	adds	r5, #1
 80042ae:	e7c6      	b.n	800423e <_printf_common+0x3e>
 80042b0:	18e1      	adds	r1, r4, r3
 80042b2:	1c5a      	adds	r2, r3, #1
 80042b4:	2030      	movs	r0, #48	; 0x30
 80042b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80042ba:	4422      	add	r2, r4
 80042bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80042c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80042c4:	3302      	adds	r3, #2
 80042c6:	e7c7      	b.n	8004258 <_printf_common+0x58>
 80042c8:	2301      	movs	r3, #1
 80042ca:	4622      	mov	r2, r4
 80042cc:	4649      	mov	r1, r9
 80042ce:	4638      	mov	r0, r7
 80042d0:	47c0      	blx	r8
 80042d2:	3001      	adds	r0, #1
 80042d4:	d0e6      	beq.n	80042a4 <_printf_common+0xa4>
 80042d6:	3601      	adds	r6, #1
 80042d8:	e7d9      	b.n	800428e <_printf_common+0x8e>
	...

080042dc <_printf_i>:
 80042dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042e0:	7e0f      	ldrb	r7, [r1, #24]
 80042e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80042e4:	2f78      	cmp	r7, #120	; 0x78
 80042e6:	4691      	mov	r9, r2
 80042e8:	4680      	mov	r8, r0
 80042ea:	460c      	mov	r4, r1
 80042ec:	469a      	mov	sl, r3
 80042ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80042f2:	d807      	bhi.n	8004304 <_printf_i+0x28>
 80042f4:	2f62      	cmp	r7, #98	; 0x62
 80042f6:	d80a      	bhi.n	800430e <_printf_i+0x32>
 80042f8:	2f00      	cmp	r7, #0
 80042fa:	f000 80d8 	beq.w	80044ae <_printf_i+0x1d2>
 80042fe:	2f58      	cmp	r7, #88	; 0x58
 8004300:	f000 80a3 	beq.w	800444a <_printf_i+0x16e>
 8004304:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004308:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800430c:	e03a      	b.n	8004384 <_printf_i+0xa8>
 800430e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004312:	2b15      	cmp	r3, #21
 8004314:	d8f6      	bhi.n	8004304 <_printf_i+0x28>
 8004316:	a101      	add	r1, pc, #4	; (adr r1, 800431c <_printf_i+0x40>)
 8004318:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800431c:	08004375 	.word	0x08004375
 8004320:	08004389 	.word	0x08004389
 8004324:	08004305 	.word	0x08004305
 8004328:	08004305 	.word	0x08004305
 800432c:	08004305 	.word	0x08004305
 8004330:	08004305 	.word	0x08004305
 8004334:	08004389 	.word	0x08004389
 8004338:	08004305 	.word	0x08004305
 800433c:	08004305 	.word	0x08004305
 8004340:	08004305 	.word	0x08004305
 8004344:	08004305 	.word	0x08004305
 8004348:	08004495 	.word	0x08004495
 800434c:	080043b9 	.word	0x080043b9
 8004350:	08004477 	.word	0x08004477
 8004354:	08004305 	.word	0x08004305
 8004358:	08004305 	.word	0x08004305
 800435c:	080044b7 	.word	0x080044b7
 8004360:	08004305 	.word	0x08004305
 8004364:	080043b9 	.word	0x080043b9
 8004368:	08004305 	.word	0x08004305
 800436c:	08004305 	.word	0x08004305
 8004370:	0800447f 	.word	0x0800447f
 8004374:	682b      	ldr	r3, [r5, #0]
 8004376:	1d1a      	adds	r2, r3, #4
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	602a      	str	r2, [r5, #0]
 800437c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004380:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004384:	2301      	movs	r3, #1
 8004386:	e0a3      	b.n	80044d0 <_printf_i+0x1f4>
 8004388:	6820      	ldr	r0, [r4, #0]
 800438a:	6829      	ldr	r1, [r5, #0]
 800438c:	0606      	lsls	r6, r0, #24
 800438e:	f101 0304 	add.w	r3, r1, #4
 8004392:	d50a      	bpl.n	80043aa <_printf_i+0xce>
 8004394:	680e      	ldr	r6, [r1, #0]
 8004396:	602b      	str	r3, [r5, #0]
 8004398:	2e00      	cmp	r6, #0
 800439a:	da03      	bge.n	80043a4 <_printf_i+0xc8>
 800439c:	232d      	movs	r3, #45	; 0x2d
 800439e:	4276      	negs	r6, r6
 80043a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043a4:	485e      	ldr	r0, [pc, #376]	; (8004520 <_printf_i+0x244>)
 80043a6:	230a      	movs	r3, #10
 80043a8:	e019      	b.n	80043de <_printf_i+0x102>
 80043aa:	680e      	ldr	r6, [r1, #0]
 80043ac:	602b      	str	r3, [r5, #0]
 80043ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80043b2:	bf18      	it	ne
 80043b4:	b236      	sxthne	r6, r6
 80043b6:	e7ef      	b.n	8004398 <_printf_i+0xbc>
 80043b8:	682b      	ldr	r3, [r5, #0]
 80043ba:	6820      	ldr	r0, [r4, #0]
 80043bc:	1d19      	adds	r1, r3, #4
 80043be:	6029      	str	r1, [r5, #0]
 80043c0:	0601      	lsls	r1, r0, #24
 80043c2:	d501      	bpl.n	80043c8 <_printf_i+0xec>
 80043c4:	681e      	ldr	r6, [r3, #0]
 80043c6:	e002      	b.n	80043ce <_printf_i+0xf2>
 80043c8:	0646      	lsls	r6, r0, #25
 80043ca:	d5fb      	bpl.n	80043c4 <_printf_i+0xe8>
 80043cc:	881e      	ldrh	r6, [r3, #0]
 80043ce:	4854      	ldr	r0, [pc, #336]	; (8004520 <_printf_i+0x244>)
 80043d0:	2f6f      	cmp	r7, #111	; 0x6f
 80043d2:	bf0c      	ite	eq
 80043d4:	2308      	moveq	r3, #8
 80043d6:	230a      	movne	r3, #10
 80043d8:	2100      	movs	r1, #0
 80043da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80043de:	6865      	ldr	r5, [r4, #4]
 80043e0:	60a5      	str	r5, [r4, #8]
 80043e2:	2d00      	cmp	r5, #0
 80043e4:	bfa2      	ittt	ge
 80043e6:	6821      	ldrge	r1, [r4, #0]
 80043e8:	f021 0104 	bicge.w	r1, r1, #4
 80043ec:	6021      	strge	r1, [r4, #0]
 80043ee:	b90e      	cbnz	r6, 80043f4 <_printf_i+0x118>
 80043f0:	2d00      	cmp	r5, #0
 80043f2:	d04d      	beq.n	8004490 <_printf_i+0x1b4>
 80043f4:	4615      	mov	r5, r2
 80043f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80043fa:	fb03 6711 	mls	r7, r3, r1, r6
 80043fe:	5dc7      	ldrb	r7, [r0, r7]
 8004400:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004404:	4637      	mov	r7, r6
 8004406:	42bb      	cmp	r3, r7
 8004408:	460e      	mov	r6, r1
 800440a:	d9f4      	bls.n	80043f6 <_printf_i+0x11a>
 800440c:	2b08      	cmp	r3, #8
 800440e:	d10b      	bne.n	8004428 <_printf_i+0x14c>
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	07de      	lsls	r6, r3, #31
 8004414:	d508      	bpl.n	8004428 <_printf_i+0x14c>
 8004416:	6923      	ldr	r3, [r4, #16]
 8004418:	6861      	ldr	r1, [r4, #4]
 800441a:	4299      	cmp	r1, r3
 800441c:	bfde      	ittt	le
 800441e:	2330      	movle	r3, #48	; 0x30
 8004420:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004424:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004428:	1b52      	subs	r2, r2, r5
 800442a:	6122      	str	r2, [r4, #16]
 800442c:	f8cd a000 	str.w	sl, [sp]
 8004430:	464b      	mov	r3, r9
 8004432:	aa03      	add	r2, sp, #12
 8004434:	4621      	mov	r1, r4
 8004436:	4640      	mov	r0, r8
 8004438:	f7ff fee2 	bl	8004200 <_printf_common>
 800443c:	3001      	adds	r0, #1
 800443e:	d14c      	bne.n	80044da <_printf_i+0x1fe>
 8004440:	f04f 30ff 	mov.w	r0, #4294967295
 8004444:	b004      	add	sp, #16
 8004446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800444a:	4835      	ldr	r0, [pc, #212]	; (8004520 <_printf_i+0x244>)
 800444c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004450:	6829      	ldr	r1, [r5, #0]
 8004452:	6823      	ldr	r3, [r4, #0]
 8004454:	f851 6b04 	ldr.w	r6, [r1], #4
 8004458:	6029      	str	r1, [r5, #0]
 800445a:	061d      	lsls	r5, r3, #24
 800445c:	d514      	bpl.n	8004488 <_printf_i+0x1ac>
 800445e:	07df      	lsls	r7, r3, #31
 8004460:	bf44      	itt	mi
 8004462:	f043 0320 	orrmi.w	r3, r3, #32
 8004466:	6023      	strmi	r3, [r4, #0]
 8004468:	b91e      	cbnz	r6, 8004472 <_printf_i+0x196>
 800446a:	6823      	ldr	r3, [r4, #0]
 800446c:	f023 0320 	bic.w	r3, r3, #32
 8004470:	6023      	str	r3, [r4, #0]
 8004472:	2310      	movs	r3, #16
 8004474:	e7b0      	b.n	80043d8 <_printf_i+0xfc>
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	f043 0320 	orr.w	r3, r3, #32
 800447c:	6023      	str	r3, [r4, #0]
 800447e:	2378      	movs	r3, #120	; 0x78
 8004480:	4828      	ldr	r0, [pc, #160]	; (8004524 <_printf_i+0x248>)
 8004482:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004486:	e7e3      	b.n	8004450 <_printf_i+0x174>
 8004488:	0659      	lsls	r1, r3, #25
 800448a:	bf48      	it	mi
 800448c:	b2b6      	uxthmi	r6, r6
 800448e:	e7e6      	b.n	800445e <_printf_i+0x182>
 8004490:	4615      	mov	r5, r2
 8004492:	e7bb      	b.n	800440c <_printf_i+0x130>
 8004494:	682b      	ldr	r3, [r5, #0]
 8004496:	6826      	ldr	r6, [r4, #0]
 8004498:	6961      	ldr	r1, [r4, #20]
 800449a:	1d18      	adds	r0, r3, #4
 800449c:	6028      	str	r0, [r5, #0]
 800449e:	0635      	lsls	r5, r6, #24
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	d501      	bpl.n	80044a8 <_printf_i+0x1cc>
 80044a4:	6019      	str	r1, [r3, #0]
 80044a6:	e002      	b.n	80044ae <_printf_i+0x1d2>
 80044a8:	0670      	lsls	r0, r6, #25
 80044aa:	d5fb      	bpl.n	80044a4 <_printf_i+0x1c8>
 80044ac:	8019      	strh	r1, [r3, #0]
 80044ae:	2300      	movs	r3, #0
 80044b0:	6123      	str	r3, [r4, #16]
 80044b2:	4615      	mov	r5, r2
 80044b4:	e7ba      	b.n	800442c <_printf_i+0x150>
 80044b6:	682b      	ldr	r3, [r5, #0]
 80044b8:	1d1a      	adds	r2, r3, #4
 80044ba:	602a      	str	r2, [r5, #0]
 80044bc:	681d      	ldr	r5, [r3, #0]
 80044be:	6862      	ldr	r2, [r4, #4]
 80044c0:	2100      	movs	r1, #0
 80044c2:	4628      	mov	r0, r5
 80044c4:	f7fb fe94 	bl	80001f0 <memchr>
 80044c8:	b108      	cbz	r0, 80044ce <_printf_i+0x1f2>
 80044ca:	1b40      	subs	r0, r0, r5
 80044cc:	6060      	str	r0, [r4, #4]
 80044ce:	6863      	ldr	r3, [r4, #4]
 80044d0:	6123      	str	r3, [r4, #16]
 80044d2:	2300      	movs	r3, #0
 80044d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044d8:	e7a8      	b.n	800442c <_printf_i+0x150>
 80044da:	6923      	ldr	r3, [r4, #16]
 80044dc:	462a      	mov	r2, r5
 80044de:	4649      	mov	r1, r9
 80044e0:	4640      	mov	r0, r8
 80044e2:	47d0      	blx	sl
 80044e4:	3001      	adds	r0, #1
 80044e6:	d0ab      	beq.n	8004440 <_printf_i+0x164>
 80044e8:	6823      	ldr	r3, [r4, #0]
 80044ea:	079b      	lsls	r3, r3, #30
 80044ec:	d413      	bmi.n	8004516 <_printf_i+0x23a>
 80044ee:	68e0      	ldr	r0, [r4, #12]
 80044f0:	9b03      	ldr	r3, [sp, #12]
 80044f2:	4298      	cmp	r0, r3
 80044f4:	bfb8      	it	lt
 80044f6:	4618      	movlt	r0, r3
 80044f8:	e7a4      	b.n	8004444 <_printf_i+0x168>
 80044fa:	2301      	movs	r3, #1
 80044fc:	4632      	mov	r2, r6
 80044fe:	4649      	mov	r1, r9
 8004500:	4640      	mov	r0, r8
 8004502:	47d0      	blx	sl
 8004504:	3001      	adds	r0, #1
 8004506:	d09b      	beq.n	8004440 <_printf_i+0x164>
 8004508:	3501      	adds	r5, #1
 800450a:	68e3      	ldr	r3, [r4, #12]
 800450c:	9903      	ldr	r1, [sp, #12]
 800450e:	1a5b      	subs	r3, r3, r1
 8004510:	42ab      	cmp	r3, r5
 8004512:	dcf2      	bgt.n	80044fa <_printf_i+0x21e>
 8004514:	e7eb      	b.n	80044ee <_printf_i+0x212>
 8004516:	2500      	movs	r5, #0
 8004518:	f104 0619 	add.w	r6, r4, #25
 800451c:	e7f5      	b.n	800450a <_printf_i+0x22e>
 800451e:	bf00      	nop
 8004520:	08004879 	.word	0x08004879
 8004524:	0800488a 	.word	0x0800488a

08004528 <_sbrk_r>:
 8004528:	b538      	push	{r3, r4, r5, lr}
 800452a:	4d06      	ldr	r5, [pc, #24]	; (8004544 <_sbrk_r+0x1c>)
 800452c:	2300      	movs	r3, #0
 800452e:	4604      	mov	r4, r0
 8004530:	4608      	mov	r0, r1
 8004532:	602b      	str	r3, [r5, #0]
 8004534:	f7fc fbac 	bl	8000c90 <_sbrk>
 8004538:	1c43      	adds	r3, r0, #1
 800453a:	d102      	bne.n	8004542 <_sbrk_r+0x1a>
 800453c:	682b      	ldr	r3, [r5, #0]
 800453e:	b103      	cbz	r3, 8004542 <_sbrk_r+0x1a>
 8004540:	6023      	str	r3, [r4, #0]
 8004542:	bd38      	pop	{r3, r4, r5, pc}
 8004544:	200001bc 	.word	0x200001bc

08004548 <__sread>:
 8004548:	b510      	push	{r4, lr}
 800454a:	460c      	mov	r4, r1
 800454c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004550:	f000 f8a0 	bl	8004694 <_read_r>
 8004554:	2800      	cmp	r0, #0
 8004556:	bfab      	itete	ge
 8004558:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800455a:	89a3      	ldrhlt	r3, [r4, #12]
 800455c:	181b      	addge	r3, r3, r0
 800455e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004562:	bfac      	ite	ge
 8004564:	6563      	strge	r3, [r4, #84]	; 0x54
 8004566:	81a3      	strhlt	r3, [r4, #12]
 8004568:	bd10      	pop	{r4, pc}

0800456a <__swrite>:
 800456a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800456e:	461f      	mov	r7, r3
 8004570:	898b      	ldrh	r3, [r1, #12]
 8004572:	05db      	lsls	r3, r3, #23
 8004574:	4605      	mov	r5, r0
 8004576:	460c      	mov	r4, r1
 8004578:	4616      	mov	r6, r2
 800457a:	d505      	bpl.n	8004588 <__swrite+0x1e>
 800457c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004580:	2302      	movs	r3, #2
 8004582:	2200      	movs	r2, #0
 8004584:	f000 f868 	bl	8004658 <_lseek_r>
 8004588:	89a3      	ldrh	r3, [r4, #12]
 800458a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800458e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004592:	81a3      	strh	r3, [r4, #12]
 8004594:	4632      	mov	r2, r6
 8004596:	463b      	mov	r3, r7
 8004598:	4628      	mov	r0, r5
 800459a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800459e:	f000 b817 	b.w	80045d0 <_write_r>

080045a2 <__sseek>:
 80045a2:	b510      	push	{r4, lr}
 80045a4:	460c      	mov	r4, r1
 80045a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045aa:	f000 f855 	bl	8004658 <_lseek_r>
 80045ae:	1c43      	adds	r3, r0, #1
 80045b0:	89a3      	ldrh	r3, [r4, #12]
 80045b2:	bf15      	itete	ne
 80045b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80045b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80045ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80045be:	81a3      	strheq	r3, [r4, #12]
 80045c0:	bf18      	it	ne
 80045c2:	81a3      	strhne	r3, [r4, #12]
 80045c4:	bd10      	pop	{r4, pc}

080045c6 <__sclose>:
 80045c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045ca:	f000 b813 	b.w	80045f4 <_close_r>
	...

080045d0 <_write_r>:
 80045d0:	b538      	push	{r3, r4, r5, lr}
 80045d2:	4d07      	ldr	r5, [pc, #28]	; (80045f0 <_write_r+0x20>)
 80045d4:	4604      	mov	r4, r0
 80045d6:	4608      	mov	r0, r1
 80045d8:	4611      	mov	r1, r2
 80045da:	2200      	movs	r2, #0
 80045dc:	602a      	str	r2, [r5, #0]
 80045de:	461a      	mov	r2, r3
 80045e0:	f7fc fb05 	bl	8000bee <_write>
 80045e4:	1c43      	adds	r3, r0, #1
 80045e6:	d102      	bne.n	80045ee <_write_r+0x1e>
 80045e8:	682b      	ldr	r3, [r5, #0]
 80045ea:	b103      	cbz	r3, 80045ee <_write_r+0x1e>
 80045ec:	6023      	str	r3, [r4, #0]
 80045ee:	bd38      	pop	{r3, r4, r5, pc}
 80045f0:	200001bc 	.word	0x200001bc

080045f4 <_close_r>:
 80045f4:	b538      	push	{r3, r4, r5, lr}
 80045f6:	4d06      	ldr	r5, [pc, #24]	; (8004610 <_close_r+0x1c>)
 80045f8:	2300      	movs	r3, #0
 80045fa:	4604      	mov	r4, r0
 80045fc:	4608      	mov	r0, r1
 80045fe:	602b      	str	r3, [r5, #0]
 8004600:	f7fc fb11 	bl	8000c26 <_close>
 8004604:	1c43      	adds	r3, r0, #1
 8004606:	d102      	bne.n	800460e <_close_r+0x1a>
 8004608:	682b      	ldr	r3, [r5, #0]
 800460a:	b103      	cbz	r3, 800460e <_close_r+0x1a>
 800460c:	6023      	str	r3, [r4, #0]
 800460e:	bd38      	pop	{r3, r4, r5, pc}
 8004610:	200001bc 	.word	0x200001bc

08004614 <_fstat_r>:
 8004614:	b538      	push	{r3, r4, r5, lr}
 8004616:	4d07      	ldr	r5, [pc, #28]	; (8004634 <_fstat_r+0x20>)
 8004618:	2300      	movs	r3, #0
 800461a:	4604      	mov	r4, r0
 800461c:	4608      	mov	r0, r1
 800461e:	4611      	mov	r1, r2
 8004620:	602b      	str	r3, [r5, #0]
 8004622:	f7fc fb0c 	bl	8000c3e <_fstat>
 8004626:	1c43      	adds	r3, r0, #1
 8004628:	d102      	bne.n	8004630 <_fstat_r+0x1c>
 800462a:	682b      	ldr	r3, [r5, #0]
 800462c:	b103      	cbz	r3, 8004630 <_fstat_r+0x1c>
 800462e:	6023      	str	r3, [r4, #0]
 8004630:	bd38      	pop	{r3, r4, r5, pc}
 8004632:	bf00      	nop
 8004634:	200001bc 	.word	0x200001bc

08004638 <_isatty_r>:
 8004638:	b538      	push	{r3, r4, r5, lr}
 800463a:	4d06      	ldr	r5, [pc, #24]	; (8004654 <_isatty_r+0x1c>)
 800463c:	2300      	movs	r3, #0
 800463e:	4604      	mov	r4, r0
 8004640:	4608      	mov	r0, r1
 8004642:	602b      	str	r3, [r5, #0]
 8004644:	f7fc fb0b 	bl	8000c5e <_isatty>
 8004648:	1c43      	adds	r3, r0, #1
 800464a:	d102      	bne.n	8004652 <_isatty_r+0x1a>
 800464c:	682b      	ldr	r3, [r5, #0]
 800464e:	b103      	cbz	r3, 8004652 <_isatty_r+0x1a>
 8004650:	6023      	str	r3, [r4, #0]
 8004652:	bd38      	pop	{r3, r4, r5, pc}
 8004654:	200001bc 	.word	0x200001bc

08004658 <_lseek_r>:
 8004658:	b538      	push	{r3, r4, r5, lr}
 800465a:	4d07      	ldr	r5, [pc, #28]	; (8004678 <_lseek_r+0x20>)
 800465c:	4604      	mov	r4, r0
 800465e:	4608      	mov	r0, r1
 8004660:	4611      	mov	r1, r2
 8004662:	2200      	movs	r2, #0
 8004664:	602a      	str	r2, [r5, #0]
 8004666:	461a      	mov	r2, r3
 8004668:	f7fc fb04 	bl	8000c74 <_lseek>
 800466c:	1c43      	adds	r3, r0, #1
 800466e:	d102      	bne.n	8004676 <_lseek_r+0x1e>
 8004670:	682b      	ldr	r3, [r5, #0]
 8004672:	b103      	cbz	r3, 8004676 <_lseek_r+0x1e>
 8004674:	6023      	str	r3, [r4, #0]
 8004676:	bd38      	pop	{r3, r4, r5, pc}
 8004678:	200001bc 	.word	0x200001bc

0800467c <__malloc_lock>:
 800467c:	4801      	ldr	r0, [pc, #4]	; (8004684 <__malloc_lock+0x8>)
 800467e:	f7ff bb1d 	b.w	8003cbc <__retarget_lock_acquire_recursive>
 8004682:	bf00      	nop
 8004684:	200001b0 	.word	0x200001b0

08004688 <__malloc_unlock>:
 8004688:	4801      	ldr	r0, [pc, #4]	; (8004690 <__malloc_unlock+0x8>)
 800468a:	f7ff bb18 	b.w	8003cbe <__retarget_lock_release_recursive>
 800468e:	bf00      	nop
 8004690:	200001b0 	.word	0x200001b0

08004694 <_read_r>:
 8004694:	b538      	push	{r3, r4, r5, lr}
 8004696:	4d07      	ldr	r5, [pc, #28]	; (80046b4 <_read_r+0x20>)
 8004698:	4604      	mov	r4, r0
 800469a:	4608      	mov	r0, r1
 800469c:	4611      	mov	r1, r2
 800469e:	2200      	movs	r2, #0
 80046a0:	602a      	str	r2, [r5, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	f7fc fa86 	bl	8000bb4 <_read>
 80046a8:	1c43      	adds	r3, r0, #1
 80046aa:	d102      	bne.n	80046b2 <_read_r+0x1e>
 80046ac:	682b      	ldr	r3, [r5, #0]
 80046ae:	b103      	cbz	r3, 80046b2 <_read_r+0x1e>
 80046b0:	6023      	str	r3, [r4, #0]
 80046b2:	bd38      	pop	{r3, r4, r5, pc}
 80046b4:	200001bc 	.word	0x200001bc

080046b8 <_init>:
 80046b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ba:	bf00      	nop
 80046bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046be:	bc08      	pop	{r3}
 80046c0:	469e      	mov	lr, r3
 80046c2:	4770      	bx	lr

080046c4 <_fini>:
 80046c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046c6:	bf00      	nop
 80046c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046ca:	bc08      	pop	{r3}
 80046cc:	469e      	mov	lr, r3
 80046ce:	4770      	bx	lr
