NET clk LOC=P129 | IOSTANDARD=LVCMOS33 | PERIOD=12Mhz;//internal clock of fpga chip
NET Q[1] LOC=P46 | IOSTANDARD=LVCMOS33 | SLEW=SLOW | DRIVE=12;//D1
NET Q[1] LOC=P47 | IOSTANDARD=LVCMOS33 | SLEW=SLOW | DRIVE=12;//D2
NET Q[2] LOC=P48 | IOSTANDARD=LVCMOS33 | SLEW=SLOW | DRIVE=12;//D2
NET Q[3] LOC=P49 | IOSTANDARD=LVCMOS33 | SLEW=SLOW | DRIVE=12;//D3
NET led LOC=P55 | IOSTANDARD=LVCMOS33 | SLEW=SLOW | DRIVE=12;//D8

NET up_down LOC=P58 | PULLUP | IOSTANDARD=LVCMOS33 | SLEW=SLOW | DRIVE=12;//dip sw 1
NET clear LOC=P60 | PULLUP | IOSTANDARD=LVCMOS33 | SLEW=SLOW | DRIVE=12;//dip sw 3
