
*** Running vivado
    with args -log Escape_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Escape_Top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Escape_Top.tcl -notrace
Command: synth_design -top Escape_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 966.191 ; gain = 234.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Escape_Top' [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_Top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/clkDiv.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/clkDiv.sv:2]
WARNING: [Synth 8-7023] instance 'C1' of module 'clkDiv' has 4 connections declared, but only 3 given [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_Top.sv:10]
INFO: [Synth 8-6157] synthesizing module 'VGA640x480' [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/VGA800X600.sv:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_SYNC bound to: 96 - type: integer 
	Parameter H_BACK bound to: 48 - type: integer 
	Parameter H_FRONT bound to: 16 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_SYNC bound to: 2 - type: integer 
	Parameter V_TOP bound to: 29 - type: integer 
	Parameter V_BOTTOM bound to: 10 - type: integer 
	Parameter H_SYNC_START bound to: 144 - type: integer 
	Parameter H_SYNC_END bound to: 784 - type: integer 
	Parameter H_PIXELS bound to: 800 - type: integer 
	Parameter V_SYNC_START bound to: 31 - type: integer 
	Parameter V_SYNC_END bound to: 511 - type: integer 
	Parameter V_LINES bound to: 521 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA640x480' (2#1) [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/VGA800X600.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk60Hz' [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/clk60Hz.sv:1]
	Parameter N bound to: 1666666 - type: integer 
WARNING: [Synth 8-5788] Register clk60Hz_reg in module clk60Hz is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/clk60Hz.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'clk60Hz' (3#1) [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/clk60Hz.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Escape_move' [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:1]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter H_SYNC bound to: 96 - type: integer 
	Parameter H_BACK bound to: 48 - type: integer 
	Parameter H_SYNC_START bound to: 144 - type: integer 
	Parameter V_SYNC bound to: 2 - type: integer 
	Parameter V_TOP bound to: 29 - type: integer 
	Parameter V_SYNC_START bound to: 31 - type: integer 
	Parameter BRICK_COLS bound to: 3 - type: integer 
	Parameter BRICK_ROWS bound to: 4 - type: integer 
	Parameter BRICK_WIDTH bound to: 10 - type: integer 
	Parameter BRICK_HEIGHT bound to: 110 - type: integer 
	Parameter BRICK_X_START bound to: 194 - type: integer 
	Parameter BRICK_Y_START bound to: 31 - type: integer 
	Parameter BRICK_X_SPACING bound to: 10 - type: integer 
	Parameter BRICK_Y_SPACING bound to: 10 - type: integer 
	Parameter BAR_X_L bound to: 744 - type: integer 
	Parameter BAR_X_R bound to: 749 - type: integer 
	Parameter BAR_Y_SIZE bound to: 70 - type: integer 
	Parameter BAR_Y_T bound to: 236 - type: integer 
	Parameter BAR_Y_B bound to: 305 - type: integer 
	Parameter BAR_V bound to: 4 - type: integer 
	Parameter BALL_SIZE bound to: 8 - type: integer 
	Parameter BALL_X_L bound to: 724 - type: integer 
	Parameter BALL_X_R bound to: 731 - type: integer 
	Parameter BALL_Y_T bound to: 267 - type: integer 
	Parameter BALL_Y_B bound to: 274 - type: integer 
	Parameter BALL_V bound to: 2 - type: integer 
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
WARNING: [Synth 8-6090] variable 'ball_dx' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'Escape_move' (4#1) [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_move.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Escape_Top' (5#1) [E:/vivado/EscapeGame/EscapeGame.srcs/sources_1/new/Escape_Top.sv:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1039.102 ; gain = 307.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1039.102 ; gain = 307.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1039.102 ; gain = 307.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1039.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vivado/EscapeGame/EscapeGame.srcs/constrs_1/new/Escape.xdc]
WARNING: [Vivado 12-584] No ports matched 'AUD_PWM'. [E:/vivado/EscapeGame/EscapeGame.srcs/constrs_1/new/Escape.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado/EscapeGame/EscapeGame.srcs/constrs_1/new/Escape.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AUD_SD'. [E:/vivado/EscapeGame/EscapeGame.srcs/constrs_1/new/Escape.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/vivado/EscapeGame/EscapeGame.srcs/constrs_1/new/Escape.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/vivado/EscapeGame/EscapeGame.srcs/constrs_1/new/Escape.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/EscapeGame/EscapeGame.srcs/constrs_1/new/Escape.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Escape_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Escape_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1140.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1140.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.910 ; gain = 409.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.910 ; gain = 409.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.910 ; gain = 409.230
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.910 ; gain = 409.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 8     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module clk60Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module Escape_move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 5     
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'C2/q_reg[21]' (FDC) to 'C2/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'C2/q_reg[22]' (FDC) to 'C2/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'C2/q_reg[23]' (FDC) to 'C2/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'C2/q_reg[24]' (FDC) to 'C2/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'C2/q_reg[25]' (FDC) to 'C2/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'C2/q_reg[26]' (FDC) to 'C2/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'C2/q_reg[27]' (FDC) to 'C2/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'C2/q_reg[28]' (FDC) to 'C2/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'C2/q_reg[29]' (FDC) to 'C2/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'C2/q_reg[30]' (FDC) to 'C2/q_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C2/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\P1/ball_dy_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\P1/ball_dy_reg[1] )
INFO: [Synth 8-3886] merging instance 'P1/ball_dy_reg[2]' (FDPE) to 'P1/ball_dy_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dy_reg[3]' (FDPE) to 'P1/ball_dy_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dy_reg[4]' (FDPE) to 'P1/ball_dy_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dy_reg[5]' (FDPE) to 'P1/ball_dy_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dy_reg[6]' (FDPE) to 'P1/ball_dy_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dy_reg[7]' (FDPE) to 'P1/ball_dy_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dy_reg[8]' (FDPE) to 'P1/ball_dy_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dy_reg[9]' (FDPE) to 'P1/ball_dy_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\P1/ball_dx_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\P1/ball_dx_reg[1] )
INFO: [Synth 8-3886] merging instance 'P1/ball_dx_reg[2]' (FDPE) to 'P1/ball_dx_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dx_reg[3]' (FDPE) to 'P1/ball_dx_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dx_reg[4]' (FDPE) to 'P1/ball_dx_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dx_reg[5]' (FDPE) to 'P1/ball_dx_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dx_reg[6]' (FDPE) to 'P1/ball_dx_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dx_reg[7]' (FDPE) to 'P1/ball_dx_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dx_reg[8]' (FDPE) to 'P1/ball_dx_reg[10]'
INFO: [Synth 8-3886] merging instance 'P1/ball_dx_reg[9]' (FDPE) to 'P1/ball_dx_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred/\P1/bar_y_t_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\P1/ball_y_t0_inferred /\P1/ball_y_t_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\P1/ball_x_l0_inferred /\P1/ball_x_l_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1140.910 ; gain = 409.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1140.910 ; gain = 409.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1142.562 ; gain = 410.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1146.520 ; gain = 414.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1151.359 ; gain = 419.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1151.359 ; gain = 419.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1151.359 ; gain = 419.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1151.359 ; gain = 419.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1151.359 ; gain = 419.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1151.359 ; gain = 419.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    31|
|3     |LUT1   |     7|
|4     |LUT2   |    88|
|5     |LUT3   |    36|
|6     |LUT4   |    59|
|7     |LUT5   |    46|
|8     |LUT6   |    83|
|9     |FDCE   |    40|
|10    |FDPE   |    27|
|11    |FDRE   |    25|
|12    |IBUF   |     4|
|13    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   462|
|2     |  C1     |clkDiv      |     4|
|3     |  C2     |clk60Hz     |    53|
|4     |  P1     |Escape_move |   251|
|5     |  V1     |VGA640x480  |   134|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1151.359 ; gain = 419.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1151.359 ; gain = 317.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1151.359 ; gain = 419.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1163.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 16 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1167.438 ; gain = 740.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.438 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/EscapeGame/EscapeGame.runs/synth_1/Escape_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Escape_Top_utilization_synth.rpt -pb Escape_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 14:29:05 2024...
