{
  "Top": "stream",
  "RtlTop": "stream",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2L-e"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "candin": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_uint",
        "dataWidth": "64",
        "arraySizes": ["4"],
        "multiInterfaceRef": [
          "candin_V_address0",
          "candin_V_address1",
          "candin_V_q0",
          "candin_V_q1"
        ]
      }
    },
    "candout": {
      "index": "1",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "64",
        "interfaceRef": "candout_V"
      }
    },
    "eventstart": {
      "index": "2",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "eventstart"
      }
    },
    "lastvalid": {
      "index": "3",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "lastvalid"
      }
    },
    "first": {
      "index": "4",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "first"
      }
    },
    "last": {
      "index": "5",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "last"
      }
    }
  },
  "Return": {
    "dataType": "bool",
    "dataWidth": "1",
    "interfaceRef": "ap_return"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.778",
    "IsCombLogic": "0",
    "II": "3",
    "Latency": "5",
    "Uncertainty": "0.34725"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.778 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "stream",
    "Version": "1.0",
    "DisplayName": "Stream",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/src\/stream.cc"],
    "Vhdl": [
      "impl\/vhdl\/stream_brams_V_0.vhd",
      "impl\/vhdl\/stream_mux_42_67_bkb.vhd",
      "impl\/vhdl\/stream.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/stream_brams_V_0.v",
      "impl\/verilog\/stream_brams_V_0_ram.dat",
      "impl\/verilog\/stream_mux_42_67_bkb.v",
      "impl\/verilog\/stream.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/afs\/cern.ch\/user\/m\/millerca\/vivado_hls\/send_packets\/stream_variable\/proj\/solution\/.autopilot\/db\/stream.design.xml",
    "DebugDir": "\/afs\/cern.ch\/user\/m\/millerca\/vivado_hls\/send_packets\/stream_variable\/proj\/solution\/.debug",
    "ProtoInst": ["\/afs\/cern.ch\/user\/m\/millerca\/vivado_hls\/send_packets\/stream_variable\/proj\/solution\/.debug\/stream.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "ap_return",
      "bundle_role": "default"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "candin_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }},
      "bundle_name": "candin_V",
      "bundle_role": "address0"
    },
    "candin_V_address1": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }},
      "bundle_name": "candin_V",
      "bundle_role": "address1"
    },
    "candin_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "bundle_name": "candin_V",
      "bundle_role": "q0"
    },
    "candin_V_q1": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "bundle_name": "candin_V",
      "bundle_role": "q1"
    },
    "candout_V": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "bundle_name": "candout_V",
      "bundle_role": "default"
    },
    "eventstart": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "eventstart",
      "bundle_role": "default"
    },
    "first": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "first",
      "bundle_role": "default"
    },
    "last": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "last",
      "bundle_role": "default"
    },
    "lastvalid": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "lastvalid",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "candin_V_address0": {
      "dir": "out",
      "width": "2"
    },
    "candin_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "candin_V_q0": {
      "dir": "in",
      "width": "64"
    },
    "candin_V_address1": {
      "dir": "out",
      "width": "2"
    },
    "candin_V_ce1": {
      "dir": "out",
      "width": "1"
    },
    "candin_V_q1": {
      "dir": "in",
      "width": "64"
    },
    "candout_V": {
      "dir": "out",
      "width": "64"
    },
    "candout_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "eventstart": {
      "dir": "in",
      "width": "1"
    },
    "lastvalid": {
      "dir": "in",
      "width": "1"
    },
    "first": {
      "dir": "out",
      "width": "1"
    },
    "first_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "last": {
      "dir": "out",
      "width": "1"
    },
    "last_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "stream"},
    "Info": {"stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"stream": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "3",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "2.78",
          "Uncertainty": "0.35",
          "Estimate": "2.154"
        },
        "Area": {
          "BRAM_18K": "8",
          "FF": "368",
          "LUT": "1569",
          "URAM": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "stream",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-24 17:35:16 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2.1"
  }
}
