Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct 20 19:00:08 2025
| Host         : LAPTOP-QE70SMI5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JESD204_UDP_TOP_timing_summary_routed.rpt -pb JESD204_UDP_TOP_timing_summary_routed.pb -rpx JESD204_UDP_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : JESD204_UDP_TOP
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks   1           
TIMING-7   Critical Warning  No common node between related clocks            1           
TIMING-17  Critical Warning  Non-clocked sequential cell                      350         
PDRC-190   Warning           Suboptimally placed synchronized register chain  5           
TIMING-9   Warning           Unknown CDC Logic                                1           
TIMING-10  Warning           Missing property on synchronizer                 1           
TIMING-16  Warning           Large setup violation                            126         
TIMING-18  Warning           Missing input or output delay                    12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (350)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (959)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (350)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: jesd_ref_clk_p (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (959)
--------------------------------------------------
 There are 959 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.541     -293.077                    292                23388        0.077        0.000                      0                23364        0.264        0.000                       0                  7412  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                             ------------         ----------      --------------
eth_rxc                                                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
sys_clk_p                                                                                                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_100_clk_wiz_0                                                                                                                                                                                               {0.000 5.000}        10.000          100.000         
  clk_120_clk_wiz_0                                                                                                                                                                                               {0.000 4.167}        8.333           120.000         
  clk_200_clk_wiz_0                                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_50_clk_wiz_0                                                                                                                                                                                                {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                                                                                                                                              {0.000 2.500}        5.000           200.000         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.167}        8.333           120.005         
top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rxc                    -1.106       -6.263                     11                 3269        0.087        0.000                      0                 3269        3.358        0.000                       0                  1005  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_100_clk_wiz_0         4.755        0.000                      0                 1378        0.095        0.000                      0                 1378        4.286        0.000                       0                   875  
  clk_120_clk_wiz_0         1.842        0.000                      0                18527        0.077        0.000                      0                18527        3.399        0.000                       0                  5429  
  clk_200_clk_wiz_0         2.050        0.000                      0                  101        0.142        0.000                      0                  101        0.264        0.000                       0                    77  
  clk_50_clk_wiz_0         17.892        0.000                      0                   38        0.180        0.000                      0                   38        9.650        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_120_clk_wiz_0  eth_rxc                  7.610        0.000                      0                   12                                                                        
clk_200_clk_wiz_0  eth_rxc                 -2.541      -63.344                     28                   28        0.316        0.000                      0                   28  
eth_rxc            clk_120_clk_wiz_0        7.261        0.000                      0                   12                                                                        
clk_200_clk_wiz_0  clk_120_clk_wiz_0       -1.268     -229.733                    264                  264        0.163        0.000                      0                  264  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_100_clk_wiz_0  clk_100_clk_wiz_0        7.315        0.000                      0                   44        0.455        0.000                      0                   44  
**async_default**  clk_50_clk_wiz_0   clk_200_clk_wiz_0        3.059        0.000                      0                    7        0.234        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clk_100_clk_wiz_0  
(none)             clk_100_clk_wiz_0  clk_100_clk_wiz_0  
(none)             clk_120_clk_wiz_0  clk_100_clk_wiz_0  
(none)             clk_100_clk_wiz_0  clk_120_clk_wiz_0  
(none)             clk_120_clk_wiz_0  clk_120_clk_wiz_0  
(none)             eth_rxc            clk_120_clk_wiz_0  
(none)                                eth_rxc            
(none)             clk_120_clk_wiz_0  eth_rxc            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_120_clk_wiz_0                       
(none)              clk_200_clk_wiz_0                       
(none)              clk_50_clk_wiz_0                        
(none)              clkfbout_clk_wiz_0                      
(none)              eth_rxc                                 
(none)                                  clk_100_clk_wiz_0   
(none)                                  clk_120_clk_wiz_0   
(none)                                  clk_200_clk_wiz_0   
(none)                                  clk_50_clk_wiz_0    
(none)                                  eth_rxc             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  eth_rxc

Setup :           11  Failing Endpoints,  Worst Slack       -1.106ns,  Total Violation       -6.263ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.106ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 0.352ns (3.981%)  route 8.490ns (96.019%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 12.531 - 8.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.380     4.943    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X80Y254        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_fdre_C_Q)         0.223     5.166 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/Q
                         net (fo=12, routed)          1.806     6.972    net_udp_loop_inst1/fifo_data_count[2]
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.043     7.015 r  net_udp_loop_inst1/start_cnt[4]_i_6/O
                         net (fo=1, routed)           0.355     7.370    net_udp_loop_inst1/start_cnt[4]_i_6_n_0
    SLICE_X112Y249       LUT6 (Prop_lut6_I3_O)        0.043     7.413 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           2.000     9.413    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.043     9.456 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           4.329    13.785    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X112Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.229    12.531    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/C
                         clock pessimism              0.384    12.915    
                         clock uncertainty           -0.035    12.880    
    SLICE_X112Y250       FDCE (Setup_fdce_C_CE)      -0.201    12.679    net_udp_loop_inst1/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                 -1.106    

Slack (VIOLATED) :        -1.106ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 0.352ns (3.981%)  route 8.490ns (96.019%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 12.531 - 8.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.380     4.943    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X80Y254        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_fdre_C_Q)         0.223     5.166 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/Q
                         net (fo=12, routed)          1.806     6.972    net_udp_loop_inst1/fifo_data_count[2]
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.043     7.015 r  net_udp_loop_inst1/start_cnt[4]_i_6/O
                         net (fo=1, routed)           0.355     7.370    net_udp_loop_inst1/start_cnt[4]_i_6_n_0
    SLICE_X112Y249       LUT6 (Prop_lut6_I3_O)        0.043     7.413 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           2.000     9.413    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.043     9.456 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           4.329    13.785    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X112Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.229    12.531    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[3]/C
                         clock pessimism              0.384    12.915    
                         clock uncertainty           -0.035    12.880    
    SLICE_X112Y250       FDCE (Setup_fdce_C_CE)      -0.201    12.679    net_udp_loop_inst1/start_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                 -1.106    

Slack (VIOLATED) :        -1.106ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 0.352ns (3.981%)  route 8.490ns (96.019%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 12.531 - 8.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.380     4.943    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X80Y254        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_fdre_C_Q)         0.223     5.166 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/Q
                         net (fo=12, routed)          1.806     6.972    net_udp_loop_inst1/fifo_data_count[2]
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.043     7.015 r  net_udp_loop_inst1/start_cnt[4]_i_6/O
                         net (fo=1, routed)           0.355     7.370    net_udp_loop_inst1/start_cnt[4]_i_6_n_0
    SLICE_X112Y249       LUT6 (Prop_lut6_I3_O)        0.043     7.413 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           2.000     9.413    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.043     9.456 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           4.329    13.785    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X112Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.229    12.531    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[4]/C
                         clock pessimism              0.384    12.915    
                         clock uncertainty           -0.035    12.880    
    SLICE_X112Y250       FDCE (Setup_fdce_C_CE)      -0.201    12.679    net_udp_loop_inst1/start_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                 -1.106    

Slack (VIOLATED) :        -0.864ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 0.352ns (4.094%)  route 8.246ns (95.906%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 12.530 - 8.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.380     4.943    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X80Y254        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_fdre_C_Q)         0.223     5.166 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/Q
                         net (fo=12, routed)          1.806     6.972    net_udp_loop_inst1/fifo_data_count[2]
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.043     7.015 r  net_udp_loop_inst1/start_cnt[4]_i_6/O
                         net (fo=1, routed)           0.355     7.370    net_udp_loop_inst1/start_cnt[4]_i_6_n_0
    SLICE_X112Y249       LUT6 (Prop_lut6_I3_O)        0.043     7.413 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           2.000     9.413    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.043     9.456 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           4.086    13.542    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.228    12.530    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/C
                         clock pessimism              0.384    12.914    
                         clock uncertainty           -0.035    12.879    
    SLICE_X111Y250       FDCE (Setup_fdce_C_CE)      -0.201    12.678    net_udp_loop_inst1/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                 -0.864    

Slack (VIOLATED) :        -0.864ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        8.598ns  (logic 0.352ns (4.094%)  route 8.246ns (95.906%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 12.530 - 8.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.380     4.943    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X80Y254        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_fdre_C_Q)         0.223     5.166 f  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[2]/Q
                         net (fo=12, routed)          1.806     6.972    net_udp_loop_inst1/fifo_data_count[2]
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.043     7.015 r  net_udp_loop_inst1/start_cnt[4]_i_6/O
                         net (fo=1, routed)           0.355     7.370    net_udp_loop_inst1/start_cnt[4]_i_6_n_0
    SLICE_X112Y249       LUT6 (Prop_lut6_I3_O)        0.043     7.413 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           2.000     9.413    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.043     9.456 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           4.086    13.542    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.228    12.530    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/C
                         clock pessimism              0.384    12.914    
                         clock uncertainty           -0.035    12.879    
    SLICE_X111Y250       FDCE (Setup_fdce_C_CE)      -0.201    12.678    net_udp_loop_inst1/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                 -0.864    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 0.451ns (5.797%)  route 7.328ns (94.203%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.380     4.943    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X80Y255        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y255        FDRE (Prop_fdre_C_Q)         0.223     5.166 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/Q
                         net (fo=10, routed)          1.527     6.693    net_udp_loop_inst1/fifo_data_count[6]
    SLICE_X112Y249       LUT3 (Prop_lut3_I1_O)        0.049     6.742 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6/O
                         net (fo=3, routed)           0.206     6.948    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6_n_0
    SLICE_X110Y249       LUT6 (Prop_lut6_I4_O)        0.136     7.084 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           2.109     9.193    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X113Y249       LUT6 (Prop_lut6_I4_O)        0.043     9.236 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           3.486    12.722    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X112Y249       FDPE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.099    12.401    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y249       FDPE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/C
                         clock pessimism              0.274    12.675    
                         clock uncertainty           -0.035    12.640    
    SLICE_X112Y249       FDPE (Setup_fdpe_C_CE)      -0.201    12.439    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 0.451ns (5.797%)  route 7.328ns (94.203%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.380     4.943    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X80Y255        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y255        FDRE (Prop_fdre_C_Q)         0.223     5.166 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/Q
                         net (fo=10, routed)          1.527     6.693    net_udp_loop_inst1/fifo_data_count[6]
    SLICE_X112Y249       LUT3 (Prop_lut3_I1_O)        0.049     6.742 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6/O
                         net (fo=3, routed)           0.206     6.948    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6_n_0
    SLICE_X110Y249       LUT6 (Prop_lut6_I4_O)        0.136     7.084 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           2.109     9.193    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X113Y249       LUT6 (Prop_lut6_I4_O)        0.043     9.236 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           3.486    12.722    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X112Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.099    12.401    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/C
                         clock pessimism              0.274    12.675    
                         clock uncertainty           -0.035    12.640    
    SLICE_X112Y249       FDCE (Setup_fdce_C_CE)      -0.201    12.439    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 0.451ns (5.797%)  route 7.328ns (94.203%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.380     4.943    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X80Y255        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y255        FDRE (Prop_fdre_C_Q)         0.223     5.166 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/Q
                         net (fo=10, routed)          1.527     6.693    net_udp_loop_inst1/fifo_data_count[6]
    SLICE_X112Y249       LUT3 (Prop_lut3_I1_O)        0.049     6.742 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6/O
                         net (fo=3, routed)           0.206     6.948    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6_n_0
    SLICE_X110Y249       LUT6 (Prop_lut6_I4_O)        0.136     7.084 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           2.109     9.193    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X113Y249       LUT6 (Prop_lut6_I4_O)        0.043     9.236 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           3.486    12.722    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X113Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.099    12.401    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/C
                         clock pessimism              0.274    12.675    
                         clock uncertainty           -0.035    12.640    
    SLICE_X113Y249       FDCE (Setup_fdce_C_CE)      -0.201    12.439    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 0.451ns (5.797%)  route 7.328ns (94.203%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.380     4.943    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X80Y255        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y255        FDRE (Prop_fdre_C_Q)         0.223     5.166 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/Q
                         net (fo=10, routed)          1.527     6.693    net_udp_loop_inst1/fifo_data_count[6]
    SLICE_X112Y249       LUT3 (Prop_lut3_I1_O)        0.049     6.742 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6/O
                         net (fo=3, routed)           0.206     6.948    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6_n_0
    SLICE_X110Y249       LUT6 (Prop_lut6_I4_O)        0.136     7.084 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           2.109     9.193    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X113Y249       LUT6 (Prop_lut6_I4_O)        0.043     9.236 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           3.486    12.722    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X113Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.099    12.401    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/C
                         clock pessimism              0.274    12.675    
                         clock uncertainty           -0.035    12.640    
    SLICE_X113Y249       FDCE (Setup_fdce_C_CE)      -0.201    12.439    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxc rise@8.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 0.451ns (5.761%)  route 7.378ns (94.239%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.380     4.943    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/clk
    SLICE_X80Y255        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y255        FDRE (Prop_fdre_C_Q)         0.223     5.166 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[6]/Q
                         net (fo=10, routed)          1.527     6.693    net_udp_loop_inst1/fifo_data_count[6]
    SLICE_X112Y249       LUT3 (Prop_lut3_I1_O)        0.049     6.742 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6/O
                         net (fo=3, routed)           0.206     6.948    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_6_n_0
    SLICE_X110Y249       LUT6 (Prop_lut6_I4_O)        0.136     7.084 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           5.645    12.729    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X110Y245       LUT6 (Prop_lut6_I1_O)        0.043    12.772 r  net_udp_loop_inst1/udp_number[6]_i_1/O
                         net (fo=1, routed)           0.000    12.772    net_udp_loop_inst1/p_0_in[6]
    SLICE_X110Y245       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    8.000     8.000 r  
    U27                                               0.000     8.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     8.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     9.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854    11.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.098    12.400    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y245       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/C
                         clock pessimism              0.274    12.674    
                         clock uncertainty           -0.035    12.639    
    SLICE_X110Y245       FDCE (Setup_fdce_C_D)        0.066    12.705    net_udp_loop_inst1/udp_number_reg[6]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.772    
  -------------------------------------------------------------------
                         slack                                 -0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.157ns (35.348%)  route 0.287ns (64.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.545     1.897    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y249       FDCE (Prop_fdce_C_Q)         0.091     1.988 r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/Q
                         net (fo=9, routed)           0.287     2.275    net_udp_loop_inst1/FSM_onehot_cnt_state_reg_n_0_[3]
    SLICE_X112Y250       LUT6 (Prop_lut6_I0_O)        0.066     2.341 r  net_udp_loop_inst1/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.341    net_udp_loop_inst1/start_cnt[2]_i_1_n_0
    SLICE_X112Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.850     2.471    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[2]/C
                         clock pessimism             -0.277     2.194    
    SLICE_X112Y250       FDCE (Hold_fdce_C_D)         0.060     2.254    net_udp_loop_inst1/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.555     1.907    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X105Y191       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.100     2.007 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.062    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X105Y191       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.755     2.376    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X105Y191       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.469     1.907    
    SLICE_X105Y191       FDRE (Hold_fdre_C_D)         0.047     1.954    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.619     1.971    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y263       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y263       FDRE (Prop_fdre_C_Q)         0.100     2.071 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.126    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X109Y263       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.843     2.464    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y263       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.493     1.971    
    SLICE_X109Y263       FDRE (Hold_fdre_C_D)         0.047     2.018    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.157ns (33.534%)  route 0.311ns (66.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.545     1.897    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y249       FDCE (Prop_fdce_C_Q)         0.091     1.988 r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/Q
                         net (fo=9, routed)           0.311     2.299    net_udp_loop_inst1/FSM_onehot_cnt_state_reg_n_0_[3]
    SLICE_X111Y250       LUT6 (Prop_lut6_I0_O)        0.066     2.365 r  net_udp_loop_inst1/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.365    net_udp_loop_inst1/start_cnt[0]_i_1_n_0
    SLICE_X111Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.849     2.470    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/C
                         clock pessimism             -0.277     2.193    
    SLICE_X111Y250       FDCE (Hold_fdce_C_D)         0.060     2.253    net_udp_loop_inst1/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.873%)  route 0.089ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.537     1.889    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X109Y217       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y217       FDRE (Prop_fdre_C_Q)         0.100     1.989 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.089     2.078    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[7]
    SLICE_X108Y217       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.740     2.361    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X108Y217       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.461     1.900    
    SLICE_X108Y217       FDRE (Hold_fdre_C_D)         0.063     1.963    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.663     2.015    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X3Y124         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.100     2.115 r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[20]/Q
                         net (fo=3, routed)           0.088     2.203    net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg_n_0_[20]
    SLICE_X2Y124         LUT2 (Prop_lut2_I0_O)        0.028     2.231 r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t[28]_i_1/O
                         net (fo=1, routed)           0.000     2.231    net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t[28]_i_1_n_0
    SLICE_X2Y124         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.880     2.501    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X2Y124         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[28]/C
                         clock pessimism             -0.475     2.026    
    SLICE_X2Y124         FDCE (Hold_fdce_C_D)         0.087     2.113    net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.700%)  route 0.104ns (53.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.534     1.886    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/clk
    SLICE_X95Y209        FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y209        FDRE (Prop_fdre_C_Q)         0.091     1.977 r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.104     2.081    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X94Y209        SRL16E                                       r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.738     2.359    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/clk
    SLICE_X94Y209        SRL16E                                       r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.462     1.897    
    SLICE_X94Y209        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.961    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.631     1.983    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X11Y123        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDCE (Prop_fdce_C_Q)         0.100     2.083 r  net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t_reg[2]/Q
                         net (fo=3, routed)           0.090     2.173    net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t_reg_n_0_[2]
    SLICE_X10Y123        LUT4 (Prop_lut4_I0_O)        0.028     2.201 r  net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t[10]_i_1/O
                         net (fo=1, routed)           0.000     2.201    net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t[10]_i_1_n_0
    SLICE_X10Y123        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.849     2.470    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X10Y123        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t_reg[10]/C
                         clock pessimism             -0.476     1.994    
    SLICE_X10Y123        FDCE (Hold_fdce_C_D)         0.087     2.081    net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_t_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.447%)  route 0.111ns (52.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.637     1.989    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X9Y132         FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_t_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDCE (Prop_fdce_C_Q)         0.100     2.089 r  net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_t_reg[27]/Q
                         net (fo=2, routed)           0.111     2.200    net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_t_reg_n_0_[27]
    SLICE_X10Y132        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.856     2.477    net_udp_loop_inst1/u_arp/u_arp_rx/gmii_tx_clk
    SLICE_X10Y132        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_reg[27]/C
                         clock pessimism             -0.457     2.020    
    SLICE_X10Y132        FDCE (Hold_fdce_C_D)         0.059     2.079    net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - eth_rxc rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.130ns (55.257%)  route 0.105ns (44.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.638     1.990    net_udp_loop_inst1/u_arp/u_arp_tx/gmii_tx_clk
    SLICE_X17Y136        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDCE (Prop_fdce_C_Q)         0.100     2.090 r  net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt_reg[0]/Q
                         net (fo=41, routed)          0.105     2.195    net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt_reg[0]
    SLICE_X16Y136        LUT5 (Prop_lut5_I2_O)        0.030     2.225 r  net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.225    net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt[3]_i_1_n_0
    SLICE_X16Y136        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.858     2.479    net_udp_loop_inst1/u_arp/u_arp_tx/gmii_tx_clk
    SLICE_X16Y136        FDCE                                         r  net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt_reg[3]/C
                         clock pessimism             -0.478     2.001    
    SLICE_X16Y136        FDCE (Hold_fdce_C_D)         0.096     2.097    net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { net_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y55    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y53    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y47    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y49    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y44    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y52    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y47    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y51    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y48    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y53    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X94Y209   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X94Y209   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X110Y257  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X110Y257  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X114Y261  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X114Y261  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X110Y254  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X110Y254  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X110Y254  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X110Y254  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X94Y209   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X94Y209   net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X110Y257  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X110Y257  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X110Y257  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X110Y257  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X114Y261  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X114Y261  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X114Y261  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X114Y261  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.330ns (6.879%)  route 4.468ns (93.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X125Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y305       FDRE (Prop_fdre_C_Q)         0.204    -1.768 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.816    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y315       LUT2 (Prop_lut2_I0_O)        0.126    -0.826 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.651     2.825    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X104Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.351     8.467    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X104Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[1]/C
                         clock pessimism             -0.542     7.925    
                         clock uncertainty           -0.064     7.861    
    SLICE_X104Y313       FDRE (Setup_fdre_C_R)       -0.281     7.580    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.330ns (6.879%)  route 4.468ns (93.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X125Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y305       FDRE (Prop_fdre_C_Q)         0.204    -1.768 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.816    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y315       LUT2 (Prop_lut2_I0_O)        0.126    -0.826 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.651     2.825    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X104Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.351     8.467    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X104Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[2]/C
                         clock pessimism             -0.542     7.925    
                         clock uncertainty           -0.064     7.861    
    SLICE_X104Y313       FDRE (Setup_fdre_C_R)       -0.281     7.580    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.330ns (6.879%)  route 4.468ns (93.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X125Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y305       FDRE (Prop_fdre_C_Q)         0.204    -1.768 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.816    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y315       LUT2 (Prop_lut2_I0_O)        0.126    -0.826 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.651     2.825    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X104Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.351     8.467    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X104Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[4]/C
                         clock pessimism             -0.542     7.925    
                         clock uncertainty           -0.064     7.861    
    SLICE_X104Y313       FDRE (Setup_fdre_C_R)       -0.281     7.580    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.330ns (6.879%)  route 4.468ns (93.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X125Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y305       FDRE (Prop_fdre_C_Q)         0.204    -1.768 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.816    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y315       LUT2 (Prop_lut2_I0_O)        0.126    -0.826 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.651     2.825    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X104Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.351     8.467    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X104Y313       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[5]/C
                         clock pessimism             -0.542     7.925    
                         clock uncertainty           -0.064     7.861    
    SLICE_X104Y313       FDRE (Setup_fdre_C_R)       -0.281     7.580    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.330ns (7.084%)  route 4.329ns (92.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X125Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y305       FDRE (Prop_fdre_C_Q)         0.204    -1.768 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.816    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y315       LUT2 (Prop_lut2_I0_O)        0.126    -0.826 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.513     2.686    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X104Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.348     8.464    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X104Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[18]/C
                         clock pessimism             -0.542     7.922    
                         clock uncertainty           -0.064     7.858    
    SLICE_X104Y316       FDRE (Setup_fdre_C_R)       -0.281     7.577    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.330ns (7.084%)  route 4.329ns (92.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X125Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y305       FDRE (Prop_fdre_C_Q)         0.204    -1.768 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.816    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y315       LUT2 (Prop_lut2_I0_O)        0.126    -0.826 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.513     2.686    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X104Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.348     8.464    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X104Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[19]/C
                         clock pessimism             -0.542     7.922    
                         clock uncertainty           -0.064     7.858    
    SLICE_X104Y316       FDRE (Setup_fdre_C_R)       -0.281     7.577    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.891ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.330ns (7.084%)  route 4.329ns (92.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X125Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y305       FDRE (Prop_fdre_C_Q)         0.204    -1.768 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.816    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y315       LUT2 (Prop_lut2_I0_O)        0.126    -0.826 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.513     2.686    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X104Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.348     8.464    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X104Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[20]/C
                         clock pessimism             -0.542     7.922    
                         clock uncertainty           -0.064     7.858    
    SLICE_X104Y316       FDRE (Setup_fdre_C_R)       -0.281     7.577    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[20]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  4.891    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.330ns (7.120%)  route 4.305ns (92.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X125Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y305       FDRE (Prop_fdre_C_Q)         0.204    -1.768 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.816    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y315       LUT2 (Prop_lut2_I0_O)        0.126    -0.826 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.489     2.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X104Y317       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.347     8.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X104Y317       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[22]/C
                         clock pessimism             -0.542     7.921    
                         clock uncertainty           -0.064     7.857    
    SLICE_X104Y317       FDRE (Setup_fdre_C_R)       -0.281     7.576    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.330ns (7.120%)  route 4.305ns (92.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X125Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y305       FDRE (Prop_fdre_C_Q)         0.204    -1.768 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.816    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y315       LUT2 (Prop_lut2_I0_O)        0.126    -0.826 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.489     2.663    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X104Y317       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.347     8.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X104Y317       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[24]/C
                         clock pessimism             -0.542     7.921    
                         clock uncertainty           -0.064     7.857    
    SLICE_X104Y317       FDRE (Setup_fdre_C_R)       -0.281     7.576    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.330ns (7.140%)  route 4.292ns (92.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/drpclk
    SLICE_X125Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y305       FDRE (Prop_fdre_C_Q)         0.204    -1.768 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_data/data_sync_reg_gsr/Q
                         net (fo=1, routed)           0.816    -0.952    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_gtrxreset_in
    SLICE_X122Y315       LUT2 (Prop_lut2_I0_O)        0.126    -0.826 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gtxe2_i_i_2/O
                         net (fo=272, routed)         3.476     2.649    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_gtrxreset_i
    SLICE_X104Y315       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.349     8.465    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_drpclk_in
    SLICE_X104Y315       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[14]/C
                         clock pessimism             -0.542     7.923    
                         clock uncertainty           -0.064     7.859    
    SLICE_X104Y315       FDRE (Setup_fdre_C_R)       -0.281     7.578    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  4.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.729%)  route 0.152ns (60.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.704    -0.481    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X109Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y300       FDRE (Prop_fdre_C_Q)         0.100    -0.381 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/Q
                         net (fo=2, routed)           0.152    -0.230    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.timeout_i
    SLICE_X109Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.849    -0.587    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X109Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg/C
                         clock pessimism              0.223    -0.364    
    SLICE_X109Y299       FDRE (Hold_fdre_C_D)         0.040    -0.324    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.700    -0.485    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X121Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y316       FDRE (Prop_fdre_C_Q)         0.100    -0.385 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.331    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync1
    SLICE_X121Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.943    -0.493    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X121Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism              0.008    -0.485    
    SLICE_X121Y316       FDRE (Hold_fdre_C_D)         0.047    -0.438    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.736    -0.449    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/dest_clk
    SLICE_X137Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y308       FDRE (Prop_fdre_C_Q)         0.100    -0.349 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.295    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff[0]
    SLICE_X137Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.982    -0.454    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/dest_clk
    SLICE_X137Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[1]/C
                         clock pessimism              0.005    -0.449    
    SLICE_X137Y308       FDRE (Hold_fdre_C_D)         0.047    -0.402    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y295       FDRE (Prop_fdre_C_Q)         0.100    -0.432 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.378    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff[0]
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.878    -0.558    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[1]/C
                         clock pessimism              0.026    -0.532    
    SLICE_X125Y295       FDRE (Hold_fdre_C_D)         0.047    -0.485    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.725    -0.460    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/gt0_drpclk_in
    SLICE_X123Y318       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y318       FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.306    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X123Y318       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.968    -0.468    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/gt0_drpclk_in
    SLICE_X123Y318       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism              0.008    -0.460    
    SLICE_X123Y318       FDRE (Hold_fdre_C_D)         0.047    -0.413    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.733    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/dest_clk
    SLICE_X127Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y305       FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.298    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff[0]
    SLICE_X127Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.978    -0.458    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/dest_clk
    SLICE_X127Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]/C
                         clock pessimism              0.006    -0.452    
    SLICE_X127Y305       FDRE (Hold_fdre_C_D)         0.047    -0.405    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_pll_lock/cdc_i/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.733    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/dest_clk
    SLICE_X127Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y303       FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.298    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff[0]
    SLICE_X127Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.978    -0.458    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/dest_clk
    SLICE_X127Y303       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[1]/C
                         clock pessimism              0.006    -0.452    
    SLICE_X127Y303       FDRE (Hold_fdre_C_D)         0.047    -0.405    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/sync_gt_resetdone/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.733    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/dest_clk
    SLICE_X123Y302       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y302       FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.298    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff[0]
    SLICE_X123Y302       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.978    -0.458    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/dest_clk
    SLICE_X123Y302       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[1]/C
                         clock pessimism              0.006    -0.452    
    SLICE_X123Y302       FDRE (Hold_fdre_C_D)         0.047    -0.405    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/dest_clk
    SLICE_X107Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y297       FDRE (Prop_fdre_C_Q)         0.100    -0.462 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.408    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff[0]
    SLICE_X107Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.848    -0.588    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/dest_clk
    SLICE_X107Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[1]/C
                         clock pessimism              0.026    -0.562    
    SLICE_X107Y297       FDRE (Hold_fdre_C_D)         0.047    -0.515    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.586ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X113Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y299       FDRE (Prop_fdre_C_Q)         0.100    -0.460 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.406    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff[0]
    SLICE_X113Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.850    -0.586    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X113Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[1]/C
                         clock pessimism              0.026    -0.560    
    SLICE_X113Y299       FDRE (Hold_fdre_C_D)         0.047    -0.513    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y13  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y12  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y15  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y14  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1        u_clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1    n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X126Y327       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X126Y327       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt0_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X117Y323       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X117Y323       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt1_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X104Y318       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X104Y318       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt2_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X118Y327       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt3_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X118Y327       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt3_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X112Y322       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt4_rx_cdrlock_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         5.000       4.600      SLICE_X112Y322       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt4_rx_cdrlock_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X127Y308       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X127Y308       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X114Y295       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X114Y295       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X127Y305       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X127Y305       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X127Y308       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X127Y308       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_reset_done_r_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X117Y295       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_reset_done_r_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         5.000       4.650      SLICE_X117Y295       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_reset_done_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.266ns (4.771%)  route 5.309ns (95.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 6.569 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X123Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y293       FDRE (Prop_fdre_C_Q)         0.223    -1.911 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.433     0.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[55]_0[0]
    SLICE_X114Y269       LUT6 (Prop_lut6_I2_O)        0.043     0.565 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[59]_INST_0/O
                         net (fo=8, routed)           2.876     3.441    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/din[13]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.121     6.569    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.888    
                         clock uncertainty           -0.062     5.825    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.543     5.282    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPBDIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.266ns (4.829%)  route 5.243ns (95.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 6.569 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X123Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y293       FDRE (Prop_fdre_C_Q)         0.223    -1.911 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.583     0.672    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[119]_0[0]
    SLICE_X118Y266       LUT6 (Prop_lut6_I2_O)        0.043     0.715 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[127]_INST_0/O
                         net (fo=8, routed)           2.659     3.375    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/din[35]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.121     6.569    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.888    
                         clock uncertainty           -0.062     5.825    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.543     5.282    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.266ns (4.835%)  route 5.236ns (95.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 6.566 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X123Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y293       FDRE (Prop_fdre_C_Q)         0.223    -1.911 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.573     0.662    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[119]_0[0]
    SLICE_X118Y266       LUT6 (Prop_lut6_I2_O)        0.043     0.705 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[119]_INST_0/O
                         net (fo=8, routed)           2.662     3.367    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/din[27]
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.118     6.566    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.885    
                         clock uncertainty           -0.062     5.822    
    RAMB36_X3Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.543     5.279    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.279    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 0.266ns (4.858%)  route 5.209ns (95.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 6.569 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X123Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y293       FDRE (Prop_fdre_C_Q)         0.223    -1.911 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.573     0.662    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[119]_0[0]
    SLICE_X118Y266       LUT6 (Prop_lut6_I2_O)        0.043     0.705 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[119]_INST_0/O
                         net (fo=8, routed)           2.636     3.341    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/din[27]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.121     6.569    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.888    
                         clock uncertainty           -0.062     5.825    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.543     5.282    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 0.266ns (4.863%)  route 5.203ns (95.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 6.569 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X123Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y293       FDRE (Prop_fdre_C_Q)         0.223    -1.911 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.144     0.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[55]_0[0]
    SLICE_X115Y270       LUT6 (Prop_lut6_I2_O)        0.043     0.276 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[58]_INST_0/O
                         net (fo=8, routed)           3.059     3.335    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/din[12]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.121     6.569    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.888    
                         clock uncertainty           -0.062     5.825    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                     -0.543     5.282    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.266ns (4.845%)  route 5.225ns (95.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 6.610 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X123Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y293       FDRE (Prop_fdre_C_Q)         0.223    -1.911 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.119     0.208    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X119Y269       LUT6 (Prop_lut6_I2_O)        0.043     0.251 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[73]_INST_0/O
                         net (fo=8, routed)           3.106     3.356    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[22]
    RAMB36_X4Y45         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.162     6.610    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y45         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.929    
                         clock uncertainty           -0.062     5.866    
    RAMB36_X4Y45         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.543     5.323    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 0.266ns (4.971%)  route 5.085ns (95.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 6.566 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X123Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y293       FDRE (Prop_fdre_C_Q)         0.223    -1.911 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.433     0.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[55]_0[0]
    SLICE_X114Y269       LUT6 (Prop_lut6_I2_O)        0.043     0.565 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[59]_INST_0/O
                         net (fo=8, routed)           2.652     3.217    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/din[13]
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.118     6.566    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.885    
                         clock uncertainty           -0.062     5.822    
    RAMB36_X3Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.543     5.279    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.279    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 0.266ns (5.001%)  route 5.053ns (94.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 6.610 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X123Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y293       FDRE (Prop_fdre_C_Q)         0.223    -1.911 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.346     0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rx_tdata[239][0]
    SLICE_X114Y269       LUT6 (Prop_lut6_I2_O)        0.043     0.478 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/rxdataout[43]_INST_0/O
                         net (fo=8, routed)           2.707     3.185    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[15]
    RAMB36_X4Y45         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.162     6.610    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y45         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.929    
                         clock uncertainty           -0.062     5.866    
    RAMB36_X4Y45         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.543     5.323    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -3.185    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.266ns (5.004%)  route 5.050ns (94.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 6.612 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X123Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y293       FDRE (Prop_fdre_C_Q)         0.223    -1.911 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.743     0.831    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[119]_0[0]
    SLICE_X113Y264       LUT6 (Prop_lut6_I2_O)        0.043     0.874 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[112]_INST_0/O
                         net (fo=8, routed)           2.307     3.182    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/din[29]
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.164     6.612    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.931    
                         clock uncertainty           -0.062     5.868    
    RAMB36_X4Y44         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                     -0.543     5.325    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_120_clk_wiz_0 rise@8.333ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 0.266ns (5.055%)  route 4.997ns (94.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 6.569 - 8.333 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.445    -2.134    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X123Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y293       FDRE (Prop_fdre_C_Q)         0.223    -1.911 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/shift_ds_reg[0]/Q
                         net (fo=256, routed)         2.240     0.329    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/rx_tdata[55]_0[0]
    SLICE_X114Y268       LUT6 (Prop_lut6_I2_O)        0.043     0.372 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/rxdataout[61]_INST_0/O
                         net (fo=8, routed)           2.757     3.128    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/din[15]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      8.333     8.333 r  
    AG10                                              0.000     8.333 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.333    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     9.134 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    10.120    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     3.361 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     5.366    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.449 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.121     6.569    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.682     5.888    
                         clock uncertainty           -0.062     5.825    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.543     5.282    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                  2.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.517%)  route 0.306ns (70.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.557ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.574    -0.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X129Y244       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y244       FDRE (Prop_fdre_C_Q)         0.100    -0.511 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_reg[2]/Q
                         net (fo=11, routed)          0.306    -0.206    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_reg_n_0_[2]
    SLICE_X125Y251       LUT6 (Prop_lut6_I2_O)        0.028    -0.178 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof_r[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof_r[2]_i_1_n_0
    SLICE_X125Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.879    -0.557    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X125Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof_r_reg[2]/C
                         clock pessimism              0.243    -0.314    
    SLICE_X125Y251       FDRE (Hold_fdre_C_D)         0.060    -0.254    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.017%)  route 0.163ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.641    -0.544    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/clk
    SLICE_X127Y276       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y276       FDRE (Prop_fdre_C_Q)         0.100    -0.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.163    -0.281    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/ADDRD5
    SLICE_X130Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.863    -0.573    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/WCLK
    SLICE_X130Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMA/CLK
                         clock pessimism              0.058    -0.515    
    SLICE_X130Y275       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.359    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.017%)  route 0.163ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.641    -0.544    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/clk
    SLICE_X127Y276       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y276       FDRE (Prop_fdre_C_Q)         0.100    -0.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.163    -0.281    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/ADDRD5
    SLICE_X130Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.863    -0.573    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/WCLK
    SLICE_X130Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMB/CLK
                         clock pessimism              0.058    -0.515    
    SLICE_X130Y275       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.359    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.017%)  route 0.163ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.641    -0.544    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/clk
    SLICE_X127Y276       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y276       FDRE (Prop_fdre_C_Q)         0.100    -0.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.163    -0.281    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/ADDRD5
    SLICE_X130Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.863    -0.573    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/WCLK
    SLICE_X130Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMC/CLK
                         clock pessimism              0.058    -0.515    
    SLICE_X130Y275       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.359    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.017%)  route 0.163ns (61.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.641    -0.544    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/clk
    SLICE_X127Y276       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y276       FDRE (Prop_fdre_C_Q)         0.100    -0.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/wr_addr_reg[5]/Q
                         net (fo=224, routed)         0.163    -0.281    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/ADDRD5
    SLICE_X130Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.863    -0.573    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/WCLK
    SLICE_X130Y275       RAMD64E                                      r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMD/CLK
                         clock pessimism              0.058    -0.515    
    SLICE_X130Y275       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.359    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.091ns (15.715%)  route 0.488ns (84.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.544    -0.641    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y244       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y244       FDRE (Prop_fdre_C_Q)         0.091    -0.550 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=30, routed)          0.488    -0.062    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X4Y50         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.908    -0.529    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y50         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.243    -0.286    
    RAMB36_X4Y50         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.145    -0.141    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.724    -0.461    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/clk
    SLICE_X139Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y324       FDRE (Prop_fdre_C_Q)         0.100    -0.361 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_r_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.307    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/is_r[3]
    SLICE_X138Y324       LUT5 (Prop_lut5_I0_O)        0.028    -0.279 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err[3]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.279    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err0[3]
    SLICE_X138Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.967    -0.469    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/clk
    SLICE_X138Y324       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[3]/C
                         clock pessimism              0.019    -0.450    
    SLICE_X138Y324       FDRE (Hold_fdre_C_D)         0.087    -0.363    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/unex_err_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/is_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/unex_err_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/clk
    SLICE_X139Y284       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/is_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y284       FDRE (Prop_fdre_C_Q)         0.100    -0.432 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/is_q_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.378    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/is_q[3]
    SLICE_X138Y284       LUT5 (Prop_lut5_I4_O)        0.028    -0.350 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/unex_err[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.350    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/unex_err0[3]
    SLICE_X138Y284       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/unex_err_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.877    -0.559    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/clk
    SLICE_X138Y284       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/unex_err_reg[3]/C
                         clock pessimism              0.038    -0.521    
    SLICE_X138Y284       FDRE (Hold_fdre_C_D)         0.087    -0.434    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/unex_err_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/is_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/unex_err_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.462ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.730    -0.455    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/clk
    SLICE_X139Y318       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/is_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y318       FDRE (Prop_fdre_C_Q)         0.100    -0.355 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/is_r_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.301    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/is_r[0]
    SLICE_X138Y318       LUT5 (Prop_lut5_I0_O)        0.028    -0.273 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/unex_err[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.273    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/unex_err0[0]
    SLICE_X138Y318       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/unex_err_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.974    -0.462    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/clk
    SLICE_X138Y318       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/unex_err_reg[0]/C
                         clock pessimism              0.018    -0.444    
    SLICE_X138Y318       FDRE (Hold_fdre_C_D)         0.087    -0.357    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/unex_err_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/replace_octet_slsf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/txcharisk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_120_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.656    -0.529    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/clk
    SLICE_X143Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/replace_octet_slsf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y259       FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/replace_octet_slsf_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.374    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/replace_octet_slsf[2]
    SLICE_X142Y259       LUT6 (Prop_lut6_I3_O)        0.028    -0.346 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/txcharisk[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.346    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/txcharisk[2]_i_1__1_n_0
    SLICE_X142Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/txcharisk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.882    -0.554    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/clk
    SLICE_X142Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/txcharisk_reg[2]/C
                         clock pessimism              0.036    -0.518    
    SLICE_X142Y259       FDRE (Hold_fdre_C_D)         0.087    -0.431    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/txcharisk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_120_clk_wiz_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y11  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y9   top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y1      u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X122Y283       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X122Y283       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X134Y288       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X122Y283       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            0.768         4.167       3.399      SLICE_X122Y283       top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_en_reg_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.594ns (22.988%)  route 1.990ns (77.012%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 3.214 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.397    -2.182    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDCE (Prop_fdce_C_Q)         0.236    -1.946 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.449    -1.498    delay_counter_reg_n_0_[8]
    SLICE_X108Y251       LUT6 (Prop_lut6_I3_O)        0.124    -1.374 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.423    -0.950    delay_counter[12]_i_5_n_0
    SLICE_X110Y250       LUT5 (Prop_lut5_I0_O)        0.043    -0.907 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.331    -0.577    delay_counter[12]_i_3_n_0
    SLICE_X110Y251       LUT2 (Prop_lut2_I1_O)        0.053    -0.524 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.508    -0.016    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X111Y245       LUT6 (Prop_lut6_I2_O)        0.138     0.122 r  capture_en_i_1/O
                         net (fo=2, routed)           0.280     0.402    capture_en_i_1_n_0
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098     3.214    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
                         clock pessimism             -0.682     2.532    
                         clock uncertainty           -0.058     2.473    
    SLICE_X109Y245       FDCE (Setup_fdce_C_D)       -0.022     2.451    capture_en_reg_replica
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.594ns (25.478%)  route 1.737ns (74.522%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.397    -2.182    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDCE (Prop_fdce_C_Q)         0.236    -1.946 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.449    -1.498    delay_counter_reg_n_0_[8]
    SLICE_X108Y251       LUT6 (Prop_lut6_I3_O)        0.124    -1.374 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.423    -0.950    delay_counter[12]_i_5_n_0
    SLICE_X110Y250       LUT5 (Prop_lut5_I0_O)        0.043    -0.907 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.331    -0.577    delay_counter[12]_i_3_n_0
    SLICE_X110Y251       LUT2 (Prop_lut2_I1_O)        0.053    -0.524 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.227    -0.297    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X111Y251       LUT3 (Prop_lut3_I0_O)        0.138    -0.159 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.308     0.149    capture_duration_counter
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229     3.345    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[10]/C
                         clock pessimism             -0.572     2.773    
                         clock uncertainty           -0.058     2.714    
    SLICE_X113Y253       FDCE (Setup_fdce_C_CE)      -0.201     2.513    capture_duration_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.594ns (25.478%)  route 1.737ns (74.522%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.397    -2.182    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDCE (Prop_fdce_C_Q)         0.236    -1.946 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.449    -1.498    delay_counter_reg_n_0_[8]
    SLICE_X108Y251       LUT6 (Prop_lut6_I3_O)        0.124    -1.374 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.423    -0.950    delay_counter[12]_i_5_n_0
    SLICE_X110Y250       LUT5 (Prop_lut5_I0_O)        0.043    -0.907 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.331    -0.577    delay_counter[12]_i_3_n_0
    SLICE_X110Y251       LUT2 (Prop_lut2_I1_O)        0.053    -0.524 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.227    -0.297    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X111Y251       LUT3 (Prop_lut3_I0_O)        0.138    -0.159 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.308     0.149    capture_duration_counter
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229     3.345    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[12]/C
                         clock pessimism             -0.572     2.773    
                         clock uncertainty           -0.058     2.714    
    SLICE_X113Y253       FDCE (Setup_fdce_C_CE)      -0.201     2.513    capture_duration_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.594ns (25.478%)  route 1.737ns (74.522%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.397    -2.182    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDCE (Prop_fdce_C_Q)         0.236    -1.946 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.449    -1.498    delay_counter_reg_n_0_[8]
    SLICE_X108Y251       LUT6 (Prop_lut6_I3_O)        0.124    -1.374 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.423    -0.950    delay_counter[12]_i_5_n_0
    SLICE_X110Y250       LUT5 (Prop_lut5_I0_O)        0.043    -0.907 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.331    -0.577    delay_counter[12]_i_3_n_0
    SLICE_X110Y251       LUT2 (Prop_lut2_I1_O)        0.053    -0.524 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.227    -0.297    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X111Y251       LUT3 (Prop_lut3_I0_O)        0.138    -0.159 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.308     0.149    capture_duration_counter
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229     3.345    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[13]/C
                         clock pessimism             -0.572     2.773    
                         clock uncertainty           -0.058     2.714    
    SLICE_X113Y253       FDCE (Setup_fdce_C_CE)      -0.201     2.513    capture_duration_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.594ns (25.478%)  route 1.737ns (74.522%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.397    -2.182    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDCE (Prop_fdce_C_Q)         0.236    -1.946 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.449    -1.498    delay_counter_reg_n_0_[8]
    SLICE_X108Y251       LUT6 (Prop_lut6_I3_O)        0.124    -1.374 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.423    -0.950    delay_counter[12]_i_5_n_0
    SLICE_X110Y250       LUT5 (Prop_lut5_I0_O)        0.043    -0.907 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.331    -0.577    delay_counter[12]_i_3_n_0
    SLICE_X110Y251       LUT2 (Prop_lut2_I1_O)        0.053    -0.524 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.227    -0.297    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X111Y251       LUT3 (Prop_lut3_I0_O)        0.138    -0.159 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.308     0.149    capture_duration_counter
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229     3.345    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[14]/C
                         clock pessimism             -0.572     2.773    
                         clock uncertainty           -0.058     2.714    
    SLICE_X113Y253       FDCE (Setup_fdce_C_CE)      -0.201     2.513    capture_duration_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.594ns (25.478%)  route 1.737ns (74.522%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.397    -2.182    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDCE (Prop_fdce_C_Q)         0.236    -1.946 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.449    -1.498    delay_counter_reg_n_0_[8]
    SLICE_X108Y251       LUT6 (Prop_lut6_I3_O)        0.124    -1.374 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.423    -0.950    delay_counter[12]_i_5_n_0
    SLICE_X110Y250       LUT5 (Prop_lut5_I0_O)        0.043    -0.907 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.331    -0.577    delay_counter[12]_i_3_n_0
    SLICE_X110Y251       LUT2 (Prop_lut2_I1_O)        0.053    -0.524 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.227    -0.297    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X111Y251       LUT3 (Prop_lut3_I0_O)        0.138    -0.159 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.308     0.149    capture_duration_counter
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229     3.345    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[8]/C
                         clock pessimism             -0.572     2.773    
                         clock uncertainty           -0.058     2.714    
    SLICE_X113Y253       FDCE (Setup_fdce_C_CE)      -0.201     2.513    capture_duration_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.594ns (25.478%)  route 1.737ns (74.522%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.397    -2.182    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDCE (Prop_fdce_C_Q)         0.236    -1.946 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.449    -1.498    delay_counter_reg_n_0_[8]
    SLICE_X108Y251       LUT6 (Prop_lut6_I3_O)        0.124    -1.374 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.423    -0.950    delay_counter[12]_i_5_n_0
    SLICE_X110Y250       LUT5 (Prop_lut5_I0_O)        0.043    -0.907 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.331    -0.577    delay_counter[12]_i_3_n_0
    SLICE_X110Y251       LUT2 (Prop_lut2_I1_O)        0.053    -0.524 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.227    -0.297    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X111Y251       LUT3 (Prop_lut3_I0_O)        0.138    -0.159 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.308     0.149    capture_duration_counter
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229     3.345    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[9]/C
                         clock pessimism             -0.572     2.773    
                         clock uncertainty           -0.058     2.714    
    SLICE_X113Y253       FDCE (Setup_fdce_C_CE)      -0.201     2.513    capture_duration_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.594ns (25.511%)  route 1.734ns (74.489%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.397    -2.182    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDCE (Prop_fdce_C_Q)         0.236    -1.946 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.449    -1.498    delay_counter_reg_n_0_[8]
    SLICE_X108Y251       LUT6 (Prop_lut6_I3_O)        0.124    -1.374 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.423    -0.950    delay_counter[12]_i_5_n_0
    SLICE_X110Y250       LUT5 (Prop_lut5_I0_O)        0.043    -0.907 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.331    -0.577    delay_counter[12]_i_3_n_0
    SLICE_X110Y251       LUT2 (Prop_lut2_I1_O)        0.053    -0.524 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.227    -0.297    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X111Y251       LUT3 (Prop_lut3_I0_O)        0.138    -0.159 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.305     0.146    capture_duration_counter
    SLICE_X113Y251       FDCE                                         r  capture_duration_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229     3.345    clk_200m
    SLICE_X113Y251       FDCE                                         r  capture_duration_counter_reg[1]/C
                         clock pessimism             -0.572     2.773    
                         clock uncertainty           -0.058     2.714    
    SLICE_X113Y251       FDCE (Setup_fdce_C_CE)      -0.201     2.513    capture_duration_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.594ns (25.511%)  route 1.734ns (74.489%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.397    -2.182    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDCE (Prop_fdce_C_Q)         0.236    -1.946 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.449    -1.498    delay_counter_reg_n_0_[8]
    SLICE_X108Y251       LUT6 (Prop_lut6_I3_O)        0.124    -1.374 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.423    -0.950    delay_counter[12]_i_5_n_0
    SLICE_X110Y250       LUT5 (Prop_lut5_I0_O)        0.043    -0.907 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.331    -0.577    delay_counter[12]_i_3_n_0
    SLICE_X110Y251       LUT2 (Prop_lut2_I1_O)        0.053    -0.524 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.227    -0.297    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X111Y251       LUT3 (Prop_lut3_I0_O)        0.138    -0.159 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.305     0.146    capture_duration_counter
    SLICE_X113Y251       FDCE                                         r  capture_duration_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229     3.345    clk_200m
    SLICE_X113Y251       FDCE                                         r  capture_duration_counter_reg[2]/C
                         clock pessimism             -0.572     2.773    
                         clock uncertainty           -0.058     2.714    
    SLICE_X113Y251       FDCE (Setup_fdce_C_CE)      -0.201     2.513    capture_duration_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 delay_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_duration_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.594ns (25.511%)  route 1.734ns (74.489%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 3.345 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.397    -2.182    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y251       FDCE (Prop_fdce_C_Q)         0.236    -1.946 r  delay_counter_reg[8]/Q
                         net (fo=2, routed)           0.449    -1.498    delay_counter_reg_n_0_[8]
    SLICE_X108Y251       LUT6 (Prop_lut6_I3_O)        0.124    -1.374 r  delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.423    -0.950    delay_counter[12]_i_5_n_0
    SLICE_X110Y250       LUT5 (Prop_lut5_I0_O)        0.043    -0.907 r  delay_counter[12]_i_3/O
                         net (fo=2, routed)           0.331    -0.577    delay_counter[12]_i_3_n_0
    SLICE_X110Y251       LUT2 (Prop_lut2_I1_O)        0.053    -0.524 r  FSM_onehot_capture_state[2]_i_2/O
                         net (fo=5, routed)           0.227    -0.297    FSM_onehot_capture_state[2]_i_2_n_0
    SLICE_X111Y251       LUT3 (Prop_lut3_I0_O)        0.138    -0.159 r  capture_duration_counter[14]_i_1/O
                         net (fo=15, routed)          0.305     0.146    capture_duration_counter
    SLICE_X113Y251       FDCE                                         r  capture_duration_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229     3.345    clk_200m
    SLICE_X113Y251       FDCE                                         r  capture_duration_counter_reg[3]/C
                         clock pessimism             -0.572     2.773    
                         clock uncertainty           -0.058     2.714    
    SLICE_X113Y251       FDCE (Setup_fdce_C_CE)      -0.201     2.513    capture_duration_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          2.513    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  2.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 FSM_onehot_capture_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delay_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.148ns (27.671%)  route 0.387ns (72.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.544    -0.641    clk_200m
    SLICE_X108Y248       FDCE                                         r  FSM_onehot_capture_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y248       FDCE (Prop_fdce_C_Q)         0.118    -0.523 r  FSM_onehot_capture_state_reg[1]/Q
                         net (fo=18, routed)          0.387    -0.137    FSM_onehot_capture_state_reg_n_0_[1]
    SLICE_X108Y251       LUT2 (Prop_lut2_I0_O)        0.030    -0.107 r  delay_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    delay_counter[9]_i_1_n_0
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[9]/C
                         clock pessimism              0.243    -0.344    
    SLICE_X108Y251       FDCE (Hold_fdce_C_D)         0.096    -0.248    delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 syncp_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_capture_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.171ns (73.524%)  route 0.062ns (26.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.624    -0.561    clk_200m
    SLICE_X110Y251       FDCE                                         r  syncp_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y251       FDCE (Prop_fdce_C_Q)         0.107    -0.454 r  syncp_prev_reg/Q
                         net (fo=3, routed)           0.062    -0.393    u_TX7332/syncp_prev
    SLICE_X110Y251       LUT6 (Prop_lut6_I3_O)        0.064    -0.329 r  u_TX7332/FSM_onehot_capture_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    u_TX7332_n_2
    SLICE_X110Y251       FDPE                                         r  FSM_onehot_capture_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X110Y251       FDPE                                         r  FSM_onehot_capture_state_reg[0]/C
                         clock pessimism              0.026    -0.561    
    SLICE_X110Y251       FDPE (Hold_fdpe_C_D)         0.087    -0.474    FSM_onehot_capture_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 FSM_onehot_capture_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delay_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.150ns (27.837%)  route 0.389ns (72.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.544    -0.641    clk_200m
    SLICE_X108Y248       FDCE                                         r  FSM_onehot_capture_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y248       FDCE (Prop_fdce_C_Q)         0.118    -0.523 r  FSM_onehot_capture_state_reg[1]/Q
                         net (fo=18, routed)          0.389    -0.135    FSM_onehot_capture_state_reg_n_0_[1]
    SLICE_X108Y251       LUT2 (Prop_lut2_I0_O)        0.032    -0.103 r  delay_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    delay_counter[6]_i_1_n_0
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[6]/C
                         clock pessimism              0.243    -0.344    
    SLICE_X108Y251       FDCE (Hold_fdce_C_D)         0.096    -0.248    delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.895%)  route 0.119ns (48.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.540    -0.645    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.545 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.119    -0.427    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X74Y197        LUT6 (Prop_lut6_I5_O)        0.028    -0.399 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.399    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[3]
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.062    -0.634    
    SLICE_X74Y197        FDCE (Hold_fdce_C_D)         0.087    -0.547    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 FSM_onehot_capture_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delay_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.146ns (27.400%)  route 0.387ns (72.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.544    -0.641    clk_200m
    SLICE_X108Y248       FDCE                                         r  FSM_onehot_capture_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y248       FDCE (Prop_fdce_C_Q)         0.118    -0.523 r  FSM_onehot_capture_state_reg[1]/Q
                         net (fo=18, routed)          0.387    -0.137    FSM_onehot_capture_state_reg_n_0_[1]
    SLICE_X108Y251       LUT2 (Prop_lut2_I0_O)        0.028    -0.109 r  delay_counter[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    delay_counter[11]_i_1_n_0
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[11]/C
                         clock pessimism              0.243    -0.344    
    SLICE_X108Y251       FDCE (Hold_fdce_C_D)         0.087    -0.257    delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.478%)  route 0.121ns (48.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.540    -0.645    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDCE (Prop_fdce_C_Q)         0.100    -0.545 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.121    -0.425    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[0]
    SLICE_X74Y197        LUT6 (Prop_lut6_I5_O)        0.028    -0.397 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.397    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_1[5]
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.062    -0.634    
    SLICE_X74Y197        FDCE (Hold_fdce_C_D)         0.087    -0.547    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM_onehot_capture_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delay_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.146ns (27.297%)  route 0.389ns (72.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.544    -0.641    clk_200m
    SLICE_X108Y248       FDCE                                         r  FSM_onehot_capture_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y248       FDCE (Prop_fdce_C_Q)         0.118    -0.523 r  FSM_onehot_capture_state_reg[1]/Q
                         net (fo=18, routed)          0.389    -0.135    FSM_onehot_capture_state_reg_n_0_[1]
    SLICE_X108Y251       LUT2 (Prop_lut2_I0_O)        0.028    -0.107 r  delay_counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.107    delay_counter[12]_i_2_n_0
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[12]/C
                         clock pessimism              0.243    -0.344    
    SLICE_X108Y251       FDCE (Hold_fdce_C_D)         0.087    -0.257    delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.146ns (64.468%)  route 0.080ns (35.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.540    -0.645    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y197        FDCE (Prop_fdce_C_Q)         0.118    -0.527 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/Q
                         net (fo=5, routed)           0.080    -0.447    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt[2]
    SLICE_X75Y197        LUT6 (Prop_lut6_I3_O)        0.028    -0.419 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.419    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_i_1_n_0
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism              0.062    -0.634    
    SLICE_X75Y197        FDCE (Hold_fdce_C_D)         0.060    -0.574    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    u_TX7332/Clock_Divider_Inst/clk_200
    SLICE_X83Y196        FDCE                                         r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/Q
                         net (fo=2, routed)           0.136    -0.406    u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg_0
    SLICE_X83Y196        LUT5 (Prop_lut5_I4_O)        0.028    -0.378 r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_i_1/O
                         net (fo=1, routed)           0.000    -0.378    u_TX7332/Clock_Divider_Inst/o_Divided_Clk_i_1_n_0
    SLICE_X83Y196        FDCE                                         r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.742    -0.694    u_TX7332/Clock_Divider_Inst/clk_200
    SLICE_X83Y196        FDCE                                         r  u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg/C
                         clock pessimism              0.052    -0.642    
    SLICE_X83Y196        FDCE (Hold_fdce_C_D)         0.060    -0.582    u_TX7332/Clock_Divider_Inst/o_Divided_Clk_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.176%)  route 0.138ns (51.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg/Q
                         net (fo=18, routed)          0.138    -0.405    capture_en_O_OBUF
    SLICE_X111Y245       LUT6 (Prop_lut6_I5_O)        0.028    -0.377 r  capture_en_i_1/O
                         net (fo=2, routed)           0.000    -0.377    capture_en_i_1_n_0
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    -0.688    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
                         clock pessimism              0.046    -0.642    
    SLICE_X111Y245       FDCE (Hold_fdce_C_D)         0.061    -0.581    capture_en_reg
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    u_clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X113Y253   capture_duration_counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X113Y253   capture_duration_counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X113Y251   capture_duration_counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X113Y251   capture_duration_counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X113Y252   capture_duration_counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X113Y252   capture_duration_counter_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X113Y253   capture_duration_counter_reg[9]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X113Y253   capture_duration_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X113Y253   capture_duration_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X113Y253   capture_duration_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X113Y253   capture_duration_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X113Y251   capture_duration_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X113Y251   capture_duration_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X113Y251   capture_duration_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X113Y251   capture_duration_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X113Y252   capture_duration_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X113Y252   capture_duration_counter_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X110Y251   FSM_onehot_capture_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X110Y251   FSM_onehot_capture_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X108Y248   FSM_onehot_capture_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X108Y248   FSM_onehot_capture_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X108Y248   FSM_onehot_capture_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X108Y248   FSM_onehot_capture_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X111Y252   capture_duration_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X111Y252   capture_duration_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X113Y253   capture_duration_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X113Y253   capture_duration_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.892ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.388ns (21.150%)  route 1.446ns (78.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 18.202 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.259    -2.102 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.438    -1.664    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043    -1.621 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.181    -1.440    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X79Y195        LUT6 (Prop_lut6_I1_O)        0.043    -1.397 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.350    -1.047    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043    -1.004 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.477    -0.527    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    18.202    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
                         clock pessimism             -0.588    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X78Y196        FDCE (Setup_fdce_C_CE)      -0.178    17.365    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 17.892    

Slack (MET) :             17.892ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.388ns (21.150%)  route 1.446ns (78.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 18.202 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.259    -2.102 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.438    -1.664    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043    -1.621 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.181    -1.440    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X79Y195        LUT6 (Prop_lut6_I1_O)        0.043    -1.397 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.350    -1.047    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043    -1.004 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.477    -0.527    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    18.202    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
                         clock pessimism             -0.588    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X78Y196        FDCE (Setup_fdce_C_CE)      -0.178    17.365    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 17.892    

Slack (MET) :             17.892ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.388ns (21.150%)  route 1.446ns (78.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 18.202 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.259    -2.102 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.438    -1.664    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043    -1.621 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.181    -1.440    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X79Y195        LUT6 (Prop_lut6_I1_O)        0.043    -1.397 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.350    -1.047    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043    -1.004 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.477    -0.527    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    18.202    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
                         clock pessimism             -0.588    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X78Y196        FDCE (Setup_fdce_C_CE)      -0.178    17.365    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 17.892    

Slack (MET) :             17.892ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.388ns (21.150%)  route 1.446ns (78.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 18.202 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.259    -2.102 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.438    -1.664    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043    -1.621 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.181    -1.440    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X79Y195        LUT6 (Prop_lut6_I1_O)        0.043    -1.397 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.350    -1.047    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043    -1.004 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.477    -0.527    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    18.202    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/C
                         clock pessimism             -0.588    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X78Y196        FDCE (Setup_fdce_C_CE)      -0.178    17.365    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                 17.892    

Slack (MET) :             17.989ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.388ns (22.333%)  route 1.349ns (77.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 18.202 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.259    -2.102 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.438    -1.664    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043    -1.621 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.181    -1.440    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X79Y195        LUT6 (Prop_lut6_I1_O)        0.043    -1.397 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.350    -1.047    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043    -1.004 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.380    -0.624    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X78Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    18.202    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/C
                         clock pessimism             -0.588    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X78Y198        FDCE (Setup_fdce_C_CE)      -0.178    17.365    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                 17.989    

Slack (MET) :             18.054ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.388ns (23.526%)  route 1.261ns (76.474%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 18.202 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.259    -2.102 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.438    -1.664    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043    -1.621 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.181    -1.440    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X79Y195        LUT6 (Prop_lut6_I1_O)        0.043    -1.397 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.350    -1.047    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043    -1.004 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.292    -0.712    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X79Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    18.202    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
                         clock pessimism             -0.588    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X79Y194        FDCE (Setup_fdce_C_CE)      -0.201    17.342    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.342    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                 18.054    

Slack (MET) :             18.076ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.388ns (23.500%)  route 1.263ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 18.202 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.259    -2.102 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.438    -1.664    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043    -1.621 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.181    -1.440    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X79Y195        LUT6 (Prop_lut6_I1_O)        0.043    -1.397 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.350    -1.047    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043    -1.004 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.294    -0.710    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    18.202    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
                         clock pessimism             -0.588    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X78Y197        FDCE (Setup_fdce_C_CE)      -0.178    17.365    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 18.076    

Slack (MET) :             18.076ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.388ns (23.500%)  route 1.263ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 18.202 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.259    -2.102 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.438    -1.664    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043    -1.621 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.181    -1.440    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X79Y195        LUT6 (Prop_lut6_I1_O)        0.043    -1.397 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.350    -1.047    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043    -1.004 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.294    -0.710    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    18.202    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/C
                         clock pessimism             -0.588    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X78Y197        FDCE (Setup_fdce_C_CE)      -0.178    17.365    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 18.076    

Slack (MET) :             18.076ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.388ns (23.500%)  route 1.263ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 18.202 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.259    -2.102 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.438    -1.664    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043    -1.621 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.181    -1.440    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X79Y195        LUT6 (Prop_lut6_I1_O)        0.043    -1.397 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.350    -1.047    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043    -1.004 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.294    -0.710    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    18.202    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
                         clock pessimism             -0.588    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X78Y197        FDCE (Setup_fdce_C_CE)      -0.178    17.365    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 18.076    

Slack (MET) :             18.076ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.388ns (23.500%)  route 1.263ns (76.500%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns = ( 18.202 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.259    -2.102 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/Q
                         net (fo=2, routed)           0.438    -1.664    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[8]
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043    -1.621 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3/O
                         net (fo=1, routed)           0.181    -1.440    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_3_n_0
    SLICE_X79Y195        LUT6 (Prop_lut6_I1_O)        0.043    -1.397 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2/O
                         net (fo=2, routed)           0.350    -1.047    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_2_n_0
    SLICE_X79Y196        LUT6 (Prop_lut6_I0_O)        0.043    -1.004 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1/O
                         net (fo=18, routed)          0.294    -0.710    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AG10                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    20.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    15.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    17.033    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.116 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    18.202    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C
                         clock pessimism             -0.588    17.614    
                         clock uncertainty           -0.070    17.543    
    SLICE_X78Y197        FDCE (Setup_fdce_C_CE)      -0.178    17.365    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                 18.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.146ns (57.788%)  route 0.107ns (42.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.539    -0.646    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/Q
                         net (fo=3, routed)           0.107    -0.422    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[15]
    SLICE_X79Y196        LUT6 (Prop_lut6_I4_O)        0.028    -0.394 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_i_1/O
                         net (fo=2, routed)           0.000    -0.394    net_udp_loop_inst1/u_net_rstn/net_rst_n_i_1_n_0
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C
                         clock pessimism              0.065    -0.633    
    SLICE_X79Y196        FDCE (Hold_fdce_C_D)         0.060    -0.573    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.046%)  route 0.138ns (51.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y194        FDCE (Prop_fdce_C_Q)         0.100    -0.547 f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/Q
                         net (fo=2, routed)           0.138    -0.409    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[0]
    SLICE_X79Y194        LUT1 (Prop_lut1_I0_O)        0.028    -0.381 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[0]_i_1_n_0
    SLICE_X79Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
                         clock pessimism              0.051    -0.647    
    SLICE_X79Y194        FDCE (Hold_fdce_C_D)         0.060    -0.587    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.539    -0.646    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/Q
                         net (fo=3, routed)           0.115    -0.414    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[15]
    SLICE_X78Y197        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.339 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.339    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__2_n_5
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
                         clock pessimism              0.051    -0.646    
    SLICE_X78Y197        FDCE (Hold_fdce_C_D)         0.092    -0.554    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.663%)  route 0.115ns (37.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.118    -0.529 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/Q
                         net (fo=2, routed)           0.115    -0.414    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[7]
    SLICE_X78Y195        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.339 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.339    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__0_n_5
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/C
                         clock pessimism              0.051    -0.647    
    SLICE_X78Y195        FDCE (Hold_fdce_C_D)         0.092    -0.555    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.224ns (65.734%)  route 0.117ns (34.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y194        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/Q
                         net (fo=2, routed)           0.117    -0.431    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[0]
    SLICE_X78Y194        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.124    -0.307 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.000    -0.307    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry_n_7
    SLICE_X78Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/C
                         clock pessimism              0.062    -0.636    
    SLICE_X78Y194        FDCE (Hold_fdce_C_D)         0.092    -0.544    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.539    -0.646    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.118    -0.528 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/Q
                         net (fo=3, routed)           0.115    -0.414    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[15]
    SLICE_X78Y197        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.313 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.313    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__2_n_4
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C
                         clock pessimism              0.051    -0.646    
    SLICE_X78Y197        FDCE (Hold_fdce_C_D)         0.092    -0.554    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.569%)  route 0.115ns (34.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDCE (Prop_fdce_C_Q)         0.118    -0.529 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/Q
                         net (fo=2, routed)           0.115    -0.414    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[7]
    SLICE_X78Y195        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.313 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.313    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__0_n_4
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C
                         clock pessimism              0.051    -0.647    
    SLICE_X78Y195        FDCE (Hold_fdce_C_D)         0.092    -0.555    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.234ns (66.711%)  route 0.117ns (33.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y194        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/Q
                         net (fo=2, routed)           0.117    -0.431    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[0]
    SLICE_X78Y194        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.134    -0.297 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.000    -0.297    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry_n_6
    SLICE_X78Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/C
                         clock pessimism              0.062    -0.636    
    SLICE_X78Y194        FDCE (Hold_fdce_C_D)         0.092    -0.544    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.192ns (55.975%)  route 0.151ns (44.025%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y196        FDCE (Prop_fdce_C_Q)         0.118    -0.529 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/Q
                         net (fo=2, routed)           0.151    -0.378    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[12]
    SLICE_X78Y196        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.074    -0.304 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.304    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry__1_n_4
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
                         clock pessimism              0.051    -0.647    
    SLICE_X78Y196        FDCE (Hold_fdce_C_D)         0.092    -0.555    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.239ns (67.179%)  route 0.117ns (32.821%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y194        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/Q
                         net (fo=2, routed)           0.117    -0.431    net_udp_loop_inst1/u_net_rstn/net_rst_cnt[0]
    SLICE_X78Y194        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.139    -0.292 r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.000    -0.292    net_udp_loop_inst1/u_net_rstn/net_rst_cnt0_inferred__0/i__carry_n_5
    SLICE_X78Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/C
                         clock pessimism              0.062    -0.636    
    SLICE_X78Y194        FDCE (Hold_fdce_C_D)         0.092    -0.544    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y7    u_clk_wiz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X79Y194    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X78Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X78Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X78Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.700         20.000      19.300     SLICE_X78Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X79Y194    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X79Y194    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X79Y194    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X79Y194    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y196    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X78Y197    net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y8    u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_120_clk_wiz_0
  To Clock:  eth_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.610ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.496%)  route 0.465ns (69.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y259                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X109Y259       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.465     0.669    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X108Y259       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X108Y259       FDRE (Setup_fdre_C_D)       -0.054     8.279    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.661ns  (logic 0.204ns (30.873%)  route 0.457ns (69.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y265                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X109Y265       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.457     0.661    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X108Y265       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X108Y265       FDRE (Setup_fdre_C_D)       -0.058     8.275    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.629ns  (logic 0.223ns (35.439%)  route 0.406ns (64.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y259                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X109Y259       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.406     0.629    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X109Y263       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X109Y263       FDRE (Setup_fdre_C_D)       -0.009     8.324    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.549ns  (logic 0.236ns (43.016%)  route 0.313ns (56.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y256                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X110Y256       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.313     0.549    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X110Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y258       FDRE (Setup_fdre_C_D)       -0.064     8.269    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.527ns  (logic 0.236ns (44.781%)  route 0.291ns (55.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y264                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X114Y264       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.291     0.527    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X114Y263       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X114Y263       FDRE (Setup_fdre_C_D)       -0.059     8.274    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.261%)  route 0.375ns (62.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y258                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X109Y258       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.375     0.598    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X108Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X108Y258       FDRE (Setup_fdre_C_D)        0.021     8.354    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y258                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X109Y258       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.299     0.503    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X108Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X108Y258       FDRE (Setup_fdre_C_D)       -0.061     8.272    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.523%)  route 0.276ns (57.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y259                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X109Y259       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.276     0.480    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X110Y259       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y259       FDRE (Setup_fdre_C_D)       -0.061     8.272    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.812ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.542ns  (logic 0.259ns (47.754%)  route 0.283ns (52.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y264                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X114Y264       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.283     0.542    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X108Y264       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X108Y264       FDRE (Setup_fdre_C_D)        0.021     8.354    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  7.812    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.536ns  (logic 0.259ns (48.284%)  route 0.277ns (51.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y256                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X110Y256       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.277     0.536    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X110Y257       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X110Y257       FDRE (Setup_fdre_C_D)        0.022     8.355    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  7.819    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  eth_rxc

Setup :           28  Failing Endpoints,  Worst Slack       -2.541ns,  Total Violation      -63.344ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.867ns  (logic 0.194ns (3.307%)  route 5.673ns (96.693%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 17.897 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 14.312 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    14.312    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.124    14.436 f  capture_en_reg/Q
                         net (fo=18, routed)          2.238    16.674    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y249       LUT6 (Prop_lut6_I5_O)        0.035    16.709 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           1.345    18.054    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X113Y249       LUT6 (Prop_lut6_I4_O)        0.035    18.089 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           2.089    20.178    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X112Y249       FDPE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.545    17.897    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y249       FDPE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]/C
                         clock pessimism              0.000    17.897    
                         clock uncertainty           -0.141    17.756    
    SLICE_X112Y249       FDPE (Setup_fdpe_C_CE)      -0.119    17.637    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[0]
  -------------------------------------------------------------------
                         required time                         17.637    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.867ns  (logic 0.194ns (3.307%)  route 5.673ns (96.693%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 17.897 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 14.312 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    14.312    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.124    14.436 f  capture_en_reg/Q
                         net (fo=18, routed)          2.238    16.674    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y249       LUT6 (Prop_lut6_I5_O)        0.035    16.709 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           1.345    18.054    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X113Y249       LUT6 (Prop_lut6_I4_O)        0.035    18.089 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           2.089    20.178    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X112Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.545    17.897    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]/C
                         clock pessimism              0.000    17.897    
                         clock uncertainty           -0.141    17.756    
    SLICE_X112Y249       FDCE (Setup_fdce_C_CE)      -0.119    17.637    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.637    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.867ns  (logic 0.194ns (3.307%)  route 5.673ns (96.693%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 17.897 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 14.312 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    14.312    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.124    14.436 f  capture_en_reg/Q
                         net (fo=18, routed)          2.238    16.674    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y249       LUT6 (Prop_lut6_I5_O)        0.035    16.709 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           1.345    18.054    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X113Y249       LUT6 (Prop_lut6_I4_O)        0.035    18.089 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           2.089    20.178    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X113Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.545    17.897    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]/C
                         clock pessimism              0.000    17.897    
                         clock uncertainty           -0.141    17.756    
    SLICE_X113Y249       FDCE (Setup_fdce_C_CE)      -0.119    17.637    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[2]
  -------------------------------------------------------------------
                         required time                         17.637    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.867ns  (logic 0.194ns (3.307%)  route 5.673ns (96.693%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 17.897 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 14.312 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    14.312    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.124    14.436 f  capture_en_reg/Q
                         net (fo=18, routed)          2.238    16.674    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y249       LUT6 (Prop_lut6_I5_O)        0.035    16.709 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           1.345    18.054    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X113Y249       LUT6 (Prop_lut6_I4_O)        0.035    18.089 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1/O
                         net (fo=4, routed)           2.089    20.178    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0
    SLICE_X113Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.545    17.897    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X113Y249       FDCE                                         r  net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]/C
                         clock pessimism              0.000    17.897    
                         clock uncertainty           -0.141    17.756    
    SLICE_X113Y249       FDCE (Setup_fdce_C_CE)      -0.119    17.637    net_udp_loop_inst1/FSM_onehot_cnt_state_reg[3]
  -------------------------------------------------------------------
                         required time                         17.637    
                         arrival time                         -20.178    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.980ns  (logic 0.194ns (3.244%)  route 5.786ns (96.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 17.895 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 14.312 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    14.312    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.124    14.436 f  capture_en_reg/Q
                         net (fo=18, routed)          2.238    16.674    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y249       LUT6 (Prop_lut6_I5_O)        0.035    16.709 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           3.548    20.257    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X110Y245       LUT6 (Prop_lut6_I1_O)        0.035    20.292 r  net_udp_loop_inst1/udp_number[6]_i_1/O
                         net (fo=1, routed)           0.000    20.292    net_udp_loop_inst1/p_0_in[6]
    SLICE_X110Y245       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.543    17.895    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y245       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[6]/C
                         clock pessimism              0.000    17.895    
                         clock uncertainty           -0.141    17.754    
    SLICE_X110Y245       FDCE (Setup_fdce_C_D)        0.054    17.808    net_udp_loop_inst1/udp_number_reg[6]
  -------------------------------------------------------------------
                         required time                         17.808    
                         arrival time                         -20.292    
  -------------------------------------------------------------------
                         slack                                 -2.484    

Slack (VIOLATED) :        -2.432ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.929ns  (logic 0.194ns (3.272%)  route 5.735ns (96.728%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 17.895 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 14.312 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    14.312    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.124    14.436 f  capture_en_reg/Q
                         net (fo=18, routed)          2.238    16.674    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y249       LUT6 (Prop_lut6_I5_O)        0.035    16.709 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           3.497    20.205    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X110Y245       LUT5 (Prop_lut5_I1_O)        0.035    20.240 r  net_udp_loop_inst1/udp_number[5]_i_1/O
                         net (fo=1, routed)           0.000    20.240    net_udp_loop_inst1/p_0_in[5]
    SLICE_X110Y245       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.543    17.895    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y245       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[5]/C
                         clock pessimism              0.000    17.895    
                         clock uncertainty           -0.141    17.754    
    SLICE_X110Y245       FDCE (Setup_fdce_C_D)        0.054    17.808    net_udp_loop_inst1/udp_number_reg[5]
  -------------------------------------------------------------------
                         required time                         17.808    
                         arrival time                         -20.240    
  -------------------------------------------------------------------
                         slack                                 -2.432    

Slack (VIOLATED) :        -2.406ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.903ns  (logic 0.194ns (3.287%)  route 5.709ns (96.713%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 17.895 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 14.312 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    14.312    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.124    14.436 f  capture_en_reg/Q
                         net (fo=18, routed)          2.238    16.674    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y249       LUT6 (Prop_lut6_I5_O)        0.035    16.709 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           3.471    20.179    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X110Y245       LUT6 (Prop_lut6_I1_O)        0.035    20.214 r  net_udp_loop_inst1/udp_number[3]_i_1/O
                         net (fo=1, routed)           0.000    20.214    net_udp_loop_inst1/p_0_in[3]
    SLICE_X110Y245       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.543    17.895    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y245       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[3]/C
                         clock pessimism              0.000    17.895    
                         clock uncertainty           -0.141    17.754    
    SLICE_X110Y245       FDCE (Setup_fdce_C_D)        0.054    17.808    net_udp_loop_inst1/udp_number_reg[3]
  -------------------------------------------------------------------
                         required time                         17.808    
                         arrival time                         -20.214    
  -------------------------------------------------------------------
                         slack                                 -2.406    

Slack (VIOLATED) :        -2.333ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.831ns  (logic 0.194ns (3.327%)  route 5.637ns (96.673%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 17.896 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 14.312 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    14.312    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.124    14.436 f  capture_en_reg/Q
                         net (fo=18, routed)          2.238    16.674    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X110Y249       LUT6 (Prop_lut6_I5_O)        0.035    16.709 r  net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3/O
                         net (fo=5, routed)           3.399    20.107    net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_3_n_0
    SLICE_X110Y248       LUT5 (Prop_lut5_I1_O)        0.035    20.142 r  net_udp_loop_inst1/udp_number[2]_i_1/O
                         net (fo=1, routed)           0.000    20.142    net_udp_loop_inst1/p_0_in[2]
    SLICE_X110Y248       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.544    17.896    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y248       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[2]/C
                         clock pessimism              0.000    17.896    
                         clock uncertainty           -0.141    17.755    
    SLICE_X110Y248       FDCE (Setup_fdce_C_D)        0.054    17.809    net_udp_loop_inst1/udp_number_reg[2]
  -------------------------------------------------------------------
                         required time                         17.809    
                         arrival time                         -20.142    
  -------------------------------------------------------------------
                         slack                                 -2.333    

Slack (VIOLATED) :        -2.285ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.759ns  (logic 0.194ns (3.368%)  route 5.565ns (96.632%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 17.896 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 14.312 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    14.312    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.124    14.436 f  capture_en_reg/Q
                         net (fo=18, routed)          2.166    16.602    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X112Y246       LUT2 (Prop_lut2_I1_O)        0.035    16.637 r  net_udp_loop_inst1/tx_byte_num[6]_i_2/O
                         net (fo=2, routed)           3.399    20.036    net_udp_loop_inst1/tx_byte_num[6]_i_2_n_0
    SLICE_X112Y246       LUT6 (Prop_lut6_I4_O)        0.035    20.071 r  net_udp_loop_inst1/tx_byte_num[4]_i_1/O
                         net (fo=1, routed)           0.000    20.071    net_udp_loop_inst1/tx_byte_num[4]_i_1_n_0
    SLICE_X112Y246       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.544    17.896    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y246       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[4]/C
                         clock pessimism              0.000    17.896    
                         clock uncertainty           -0.141    17.755    
    SLICE_X112Y246       FDCE (Setup_fdce_C_D)        0.031    17.786    net_udp_loop_inst1/tx_byte_num_reg[4]
  -------------------------------------------------------------------
                         required time                         17.786    
                         arrival time                         -20.071    
  -------------------------------------------------------------------
                         slack                                 -2.285    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (eth_rxc rise@16.000ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        5.732ns  (logic 0.194ns (3.384%)  route 5.538ns (96.616%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 17.896 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.688ns = ( 14.312 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467    15.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553    16.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    12.527 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    13.534    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    13.564 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.748    14.312    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.124    14.436 f  capture_en_reg/Q
                         net (fo=18, routed)          2.166    16.602    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X112Y246       LUT2 (Prop_lut2_I1_O)        0.035    16.637 r  net_udp_loop_inst1/tx_byte_num[6]_i_2/O
                         net (fo=2, routed)           3.372    20.009    net_udp_loop_inst1/tx_byte_num[6]_i_2_n_0
    SLICE_X112Y246       LUT6 (Prop_lut6_I5_O)        0.035    20.044 r  net_udp_loop_inst1/tx_byte_num[6]_i_1/O
                         net (fo=1, routed)           0.000    20.044    net_udp_loop_inst1/tx_byte_num[6]_i_1_n_0
    SLICE_X112Y246       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)   16.000    16.000 r  
    U27                                               0.000    16.000 r  net_rxc (IN)
                         net (fo=0)                   0.000    16.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422    16.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904    17.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.544    17.896    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y246       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[6]/C
                         clock pessimism              0.000    17.896    
                         clock uncertainty           -0.141    17.755    
    SLICE_X112Y246       FDCE (Setup_fdce_C_D)        0.031    17.786    net_udp_loop_inst1/tx_byte_num_reg[6]
  -------------------------------------------------------------------
                         required time                         17.786    
                         arrival time                         -20.044    
  -------------------------------------------------------------------
                         slack                                 -2.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.214ns (2.966%)  route 7.000ns (97.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.178    -1.608 f  capture_en_reg/Q
                         net (fo=18, routed)          7.000     5.392    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X82Y244        LUT4 (Prop_lut4_I1_O)        0.036     5.428 r  net_udp_loop_inst1/tx_byte_num[9]_i_1/O
                         net (fo=1, routed)           0.000     5.428    net_udp_loop_inst1/tx_byte_num[9]_i_1_n_0
    SLICE_X82Y244        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.220     4.783    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X82Y244        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[9]/C
                         clock pessimism              0.000     4.783    
                         clock uncertainty            0.141     4.924    
    SLICE_X82Y244        FDCE (Hold_fdce_C_D)         0.188     5.112    net_udp_loop_inst1/tx_byte_num_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.112    
                         arrival time                           5.428    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 0.214ns (2.973%)  route 6.985ns (97.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.178    -1.608 f  capture_en_reg/Q
                         net (fo=18, routed)          6.985     5.377    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X81Y244        LUT3 (Prop_lut3_I0_O)        0.036     5.413 r  net_udp_loop_inst1/tx_byte_num[5]_i_1/O
                         net (fo=1, routed)           0.000     5.413    net_udp_loop_inst1/tx_byte_num[5]_i_1_n_0
    SLICE_X81Y244        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.220     4.783    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X81Y244        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[5]/C
                         clock pessimism              0.000     4.783    
                         clock uncertainty            0.141     4.924    
    SLICE_X81Y244        FDCE (Hold_fdce_C_D)         0.154     5.078    net_udp_loop_inst1/tx_byte_num_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.078    
                         arrival time                           5.413    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 0.214ns (2.961%)  route 7.013ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.178    -1.608 f  capture_en_reg/Q
                         net (fo=18, routed)          7.013     5.405    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X81Y244        LUT3 (Prop_lut3_I0_O)        0.036     5.441 r  net_udp_loop_inst1/tx_byte_num[8]_i_1/O
                         net (fo=1, routed)           0.000     5.441    net_udp_loop_inst1/tx_byte_num[8]_i_1_n_0
    SLICE_X81Y244        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.220     4.783    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X81Y244        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[8]/C
                         clock pessimism              0.000     4.783    
                         clock uncertainty            0.141     4.924    
    SLICE_X81Y244        FDCE (Hold_fdce_C_D)         0.154     5.078    net_udp_loop_inst1/tx_byte_num_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.078    
                         arrival time                           5.441    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 0.214ns (2.955%)  route 7.028ns (97.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.178    -1.608 f  capture_en_reg/Q
                         net (fo=18, routed)          7.028     5.419    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X81Y244        LUT3 (Prop_lut3_I0_O)        0.036     5.455 r  net_udp_loop_inst1/tx_byte_num[10]_i_1/O
                         net (fo=1, routed)           0.000     5.455    net_udp_loop_inst1/tx_byte_num[10]_i_1_n_0
    SLICE_X81Y244        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.220     4.783    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X81Y244        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[10]/C
                         clock pessimism              0.000     4.783    
                         clock uncertainty            0.141     4.924    
    SLICE_X81Y244        FDCE (Hold_fdce_C_D)         0.154     5.078    net_udp_loop_inst1/tx_byte_num_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.078    
                         arrival time                           5.455    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.214ns (2.949%)  route 7.042ns (97.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.178    -1.608 f  capture_en_reg/Q
                         net (fo=18, routed)          7.042     5.433    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X81Y244        LUT3 (Prop_lut3_I0_O)        0.036     5.469 r  net_udp_loop_inst1/tx_byte_num[7]_i_1/O
                         net (fo=1, routed)           0.000     5.469    net_udp_loop_inst1/tx_byte_num[7]_i_1_n_0
    SLICE_X81Y244        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.220     4.783    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X81Y244        FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[7]/C
                         clock pessimism              0.000     4.783    
                         clock uncertainty            0.141     4.924    
    SLICE_X81Y244        FDCE (Hold_fdce_C_D)         0.153     5.077    net_udp_loop_inst1/tx_byte_num_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.077    
                         arrival time                           5.469    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_sequence_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 0.214ns (2.940%)  route 7.066ns (97.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.178    -1.608 f  capture_en_reg/Q
                         net (fo=18, routed)          7.066     5.458    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y244       LUT6 (Prop_lut6_I4_O)        0.036     5.494 r  net_udp_loop_inst1/udp_sequence[1]_i_1/O
                         net (fo=1, routed)           0.000     5.494    net_udp_loop_inst1/udp_sequence[1]_i_1_n_0
    SLICE_X109Y244       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.237     4.800    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X109Y244       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[1]/C
                         clock pessimism              0.000     4.800    
                         clock uncertainty            0.141     4.941    
    SLICE_X109Y244       FDCE (Hold_fdce_C_D)         0.153     5.094    net_udp_loop_inst1/udp_sequence_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.094    
                         arrival time                           5.494    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 0.214ns (2.923%)  route 7.107ns (97.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.178    -1.608 f  capture_en_reg/Q
                         net (fo=18, routed)          7.107     5.499    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y246       LUT6 (Prop_lut6_I1_O)        0.036     5.535 r  net_udp_loop_inst1/tx_byte_num[2]_i_1/O
                         net (fo=1, routed)           0.000     5.535    net_udp_loop_inst1/tx_byte_num[2]_i_1_n_0
    SLICE_X109Y246       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.237     4.800    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X109Y246       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[2]/C
                         clock pessimism              0.000     4.800    
                         clock uncertainty            0.141     4.941    
    SLICE_X109Y246       FDCE (Hold_fdce_C_D)         0.153     5.094    net_udp_loop_inst1/tx_byte_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.094    
                         arrival time                           5.535    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 0.250ns (3.398%)  route 7.108ns (96.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.178    -1.608 r  capture_en_reg/Q
                         net (fo=18, routed)          1.957     0.349    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X112Y249       LUT6 (Prop_lut6_I2_O)        0.036     0.385 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.676     2.061    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.036     2.097 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           3.475     5.571    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.397     4.960    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[0]/C
                         clock pessimism              0.000     4.960    
                         clock uncertainty            0.141     5.101    
    SLICE_X111Y250       FDCE (Hold_fdce_C_CE)        0.028     5.129    net_udp_loop_inst1/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.129    
                         arrival time                           5.571    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/start_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 0.250ns (3.398%)  route 7.108ns (96.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        6.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.178    -1.608 r  capture_en_reg/Q
                         net (fo=18, routed)          1.957     0.349    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X112Y249       LUT6 (Prop_lut6_I2_O)        0.036     0.385 r  net_udp_loop_inst1/start_cnt[4]_i_3/O
                         net (fo=1, routed)           1.676     2.061    net_udp_loop_inst1/start_cnt[4]_i_3_n_0
    SLICE_X112Y249       LUT5 (Prop_lut5_I2_O)        0.036     2.097 r  net_udp_loop_inst1/start_cnt[4]_i_1/O
                         net (fo=5, routed)           3.475     5.571    net_udp_loop_inst1/start_cnt[4]_i_1_n_0
    SLICE_X111Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.397     4.960    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X111Y250       FDCE                                         r  net_udp_loop_inst1/start_cnt_reg[1]/C
                         clock pessimism              0.000     4.960    
                         clock uncertainty            0.141     5.101    
    SLICE_X111Y250       FDCE (Hold_fdce_C_CE)        0.028     5.129    net_udp_loop_inst1/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.129    
                         arrival time                           5.571    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            net_udp_loop_inst1/udp_number_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_rxc rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 0.214ns (2.915%)  route 7.129ns (97.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.178    -1.608 f  capture_en_reg/Q
                         net (fo=18, routed)          7.129     5.520    net_udp_loop_inst1/capture_en_O_OBUF
    SLICE_X109Y244       LUT6 (Prop_lut6_I3_O)        0.036     5.556 r  net_udp_loop_inst1/udp_number[4]_i_1/O
                         net (fo=1, routed)           0.000     5.556    net_udp_loop_inst1/p_0_in[4]
    SLICE_X109Y244       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.237     4.800    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X109Y244       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[4]/C
                         clock pessimism              0.000     4.800    
                         clock uncertainty            0.141     4.941    
    SLICE_X109Y244       FDCE (Hold_fdce_C_D)         0.154     5.095    net_udp_loop_inst1/udp_number_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.095    
                         arrival time                           5.556    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
From Clock:  eth_rxc
  To Clock:  clk_120_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.261ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.261ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.647ns  (logic 0.236ns (36.459%)  route 0.411ns (63.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y254                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X110Y254       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.411     0.647    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X111Y254       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y254       FDRE (Setup_fdre_C_D)       -0.092     7.908    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  7.261    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.612ns  (logic 0.236ns (38.575%)  route 0.376ns (61.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y254                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X110Y254       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376     0.612    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X111Y254       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y254       FDRE (Setup_fdre_C_D)       -0.090     7.910    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.663ns  (logic 0.259ns (39.048%)  route 0.404ns (60.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y254                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X110Y254       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.404     0.663    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X111Y254       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y254       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.637ns  (logic 0.259ns (40.652%)  route 0.378ns (59.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y254                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X110Y254       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.378     0.637    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X111Y254       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y254       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.619ns  (logic 0.259ns (41.813%)  route 0.360ns (58.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y265                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X108Y265       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.360     0.619    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X109Y265       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y265       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.536ns  (logic 0.236ns (44.068%)  route 0.300ns (55.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y255                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X110Y255       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.300     0.536    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y256       FDRE (Setup_fdre_C_D)       -0.057     7.943    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.498ns  (logic 0.236ns (47.356%)  route 0.262ns (52.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y261                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X114Y261       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.262     0.498    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X113Y260       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y260       FDRE (Setup_fdre_C_D)       -0.089     7.911    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.523ns  (logic 0.236ns (45.156%)  route 0.287ns (54.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y257                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X110Y257       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.287     0.523    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y256       FDRE (Setup_fdre_C_D)       -0.058     7.942    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.533ns  (logic 0.259ns (48.563%)  route 0.274ns (51.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y255                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X110Y255       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.274     0.533    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X112Y255       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y255       FDRE (Setup_fdre_C_D)       -0.009     7.991    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.558ns  (logic 0.259ns (46.422%)  route 0.299ns (53.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y257                                    0.000     0.000 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X110Y257       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.299     0.558    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y256       FDRE (Setup_fdre_C_D)        0.021     8.021    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  7.463    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Setup :          264  Failing Endpoints,  Worst Slack       -1.268ns,  Total Violation     -229.733ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.268ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.219ns  (logic 0.309ns (13.927%)  route 1.910ns (86.073%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 15.025 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 12.658 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    12.658    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.223    12.881 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.359    13.240    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.043    13.283 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.716    13.999    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X111Y261       LUT2 (Prop_lut2_I0_O)        0.043    14.042 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=2, routed)           0.834    14.877    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X3Y55         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.243    15.025    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y55         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.830    14.195    
                         clock uncertainty           -0.182    14.013    
    RAMB36_X3Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    13.609    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                         -14.877    
  -------------------------------------------------------------------
                         slack                                 -1.268    

Slack (VIOLATED) :        -1.253ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.082ns  (logic 0.309ns (14.844%)  route 1.773ns (85.156%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 14.903 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 12.658 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    12.658    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.223    12.881 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.359    13.240    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.043    13.283 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.635    13.918    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y228       LUT2 (Prop_lut2_I0_O)        0.043    13.961 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__1/O
                         net (fo=10, routed)          0.778    14.739    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[0]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.121    14.903    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    14.073    
                         clock uncertainty           -0.182    13.891    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.404    13.487    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         13.487    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                 -1.253    

Slack (VIOLATED) :        -1.246ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.118ns  (logic 0.309ns (14.590%)  route 1.809ns (85.410%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 14.946 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 12.658 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    12.658    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.223    12.881 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.359    13.240    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.043    13.283 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.589    13.872    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X121Y237       LUT2 (Prop_lut2_I0_O)        0.043    13.915 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=10, routed)          0.860    14.776    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.164    14.946    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y44         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    14.116    
                         clock uncertainty           -0.182    13.934    
    RAMB36_X4Y44         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.404    13.530    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         13.530    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                 -1.246    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.065ns  (logic 0.309ns (14.961%)  route 1.756ns (85.039%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 14.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 12.658 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    12.658    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.223    12.881 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.359    13.240    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.043    13.283 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.702    13.985    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X104Y231       LUT2 (Prop_lut2_I0_O)        0.043    14.028 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=10, routed)          0.695    14.723    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.118    14.900    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    14.070    
                         clock uncertainty           -0.182    13.888    
    RAMB36_X3Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.404    13.484    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.065ns  (logic 0.309ns (14.961%)  route 1.756ns (85.039%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 14.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 12.658 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    12.658    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.223    12.881 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.359    13.240    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.043    13.283 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.702    13.985    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X104Y231       LUT2 (Prop_lut2_I0_O)        0.043    14.028 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=10, routed)          0.695    14.723    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.118    14.900    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    14.070    
                         clock uncertainty           -0.182    13.888    
    RAMB36_X3Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.404    13.484    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.065ns  (logic 0.309ns (14.961%)  route 1.756ns (85.039%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 14.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 12.658 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    12.658    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.223    12.881 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.359    13.240    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.043    13.283 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.702    13.985    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X104Y231       LUT2 (Prop_lut2_I0_O)        0.043    14.028 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=10, routed)          0.695    14.723    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.118    14.900    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    14.070    
                         clock uncertainty           -0.182    13.888    
    RAMB36_X3Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.404    13.484    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.065ns  (logic 0.309ns (14.961%)  route 1.756ns (85.039%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 14.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 12.658 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    12.658    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.223    12.881 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.359    13.240    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.043    13.283 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.702    13.985    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X104Y231       LUT2 (Prop_lut2_I0_O)        0.043    14.028 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=10, routed)          0.695    14.723    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.118    14.900    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    14.070    
                         clock uncertainty           -0.182    13.888    
    RAMB36_X3Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.404    13.484    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.223ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.052ns  (logic 0.309ns (15.060%)  route 1.743ns (84.940%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 14.903 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 12.658 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    12.658    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.223    12.881 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.359    13.240    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.043    13.283 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.639    13.923    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X106Y232       LUT2 (Prop_lut2_I0_O)        0.043    13.966 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__2/O
                         net (fo=10, routed)          0.744    14.710    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[1]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.121    14.903    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    14.073    
                         clock uncertainty           -0.182    13.891    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.404    13.487    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         13.487    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                 -1.223    

Slack (VIOLATED) :        -1.209ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.038ns  (logic 0.309ns (15.160%)  route 1.729ns (84.840%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 14.903 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 12.658 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    12.658    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.223    12.881 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.359    13.240    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.043    13.283 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.635    13.918    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y228       LUT2 (Prop_lut2_I0_O)        0.043    13.961 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__1/O
                         net (fo=10, routed)          0.735    14.696    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[0]
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.121    14.903    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y42         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    14.073    
                         clock uncertainty           -0.182    13.891    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.404    13.487    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         13.487    
                         arrival time                         -14.696    
  -------------------------------------------------------------------
                         slack                                 -1.209    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_120_clk_wiz_0 rise@16.667ns - clk_200_clk_wiz_0 rise@15.000ns)
  Data Path Delay:        2.022ns  (logic 0.309ns (15.281%)  route 1.713ns (84.718%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 14.900 - 16.667 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 12.658 - 15.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                     15.000    15.000 r  
    AG10                                              0.000    15.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    15.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903    15.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    16.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786     9.198 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    11.328    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    11.421 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    12.658    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.223    12.881 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.359    13.240    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.043    13.283 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.702    13.985    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X104Y231       LUT2 (Prop_lut2_I0_O)        0.043    14.028 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=10, routed)          0.652    14.680    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    AG10                                              0.000    16.667 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.667    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    17.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    18.453    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    11.694 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    13.699    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.782 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.118    14.900    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y43         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.830    14.070    
                         clock uncertainty           -0.182    13.888    
    RAMB36_X3Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.404    13.484    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         13.484    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                 -1.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.156ns (21.090%)  route 0.584ns (78.910%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.179    -0.363    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.335 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.197    -0.138    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X106Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.110 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=6, routed)           0.207     0.097    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X3Y49         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.778    -0.659    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y49         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    -0.337    
                         clock uncertainty            0.182    -0.155    
    RAMB36_X3Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089    -0.066    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.156ns (20.679%)  route 0.598ns (79.321%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.179    -0.363    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.335 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.175    -0.160    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X112Y243       LUT2 (Prop_lut2_I0_O)        0.028    -0.132 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__2/O
                         net (fo=10, routed)          0.244     0.112    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[1]
    RAMB36_X3Y48         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.776    -0.661    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y48         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.339    
                         clock uncertainty            0.182    -0.157    
    RAMB36_X3Y48         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                      0.089    -0.068    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.156ns (20.385%)  route 0.609ns (79.615%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.179    -0.363    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.335 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.206    -0.129    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/pwropt
    SLICE_X111Y247       LUT2 (Prop_lut2_I0_O)        0.028    -0.101 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_65_LOPT_REMAP/O
                         net (fo=1, routed)           0.223     0.123    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_33
    RAMB36_X3Y49         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.778    -0.659    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y49         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    -0.337    
                         clock uncertainty            0.182    -0.155    
    RAMB36_X3Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.059    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.156ns (17.929%)  route 0.714ns (82.071%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.179    -0.363    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.335 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.308    -0.027    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y253       LUT2 (Prop_lut2_I0_O)        0.028     0.001 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__9/O
                         net (fo=10, routed)          0.227     0.228    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X3Y50         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.878    -0.559    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y50         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.237    
                         clock uncertainty            0.182    -0.055    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                      0.089     0.034    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.156ns (22.334%)  route 0.542ns (77.666%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.179    -0.363    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.335 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.247    -0.088    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X113Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.060 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[11]_i_1/O
                         net (fo=36, routed)          0.116     0.056    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X114Y244       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.749    -0.687    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y244       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.322    -0.365    
                         clock uncertainty            0.182    -0.183    
    SLICE_X114Y244       FDRE (Hold_fdre_C_CE)        0.030    -0.153    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.156ns (22.334%)  route 0.542ns (77.666%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.179    -0.363    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.335 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.247    -0.088    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X113Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.060 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[11]_i_1/O
                         net (fo=36, routed)          0.116     0.056    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X114Y244       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.749    -0.687    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y244       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.322    -0.365    
                         clock uncertainty            0.182    -0.183    
    SLICE_X114Y244       FDRE (Hold_fdre_C_CE)        0.030    -0.153    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.156ns (22.334%)  route 0.542ns (77.666%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.179    -0.363    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.335 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.247    -0.088    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X113Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.060 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[11]_i_1/O
                         net (fo=36, routed)          0.116     0.056    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X114Y244       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.749    -0.687    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y244       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.322    -0.365    
                         clock uncertainty            0.182    -0.183    
    SLICE_X114Y244       FDRE (Hold_fdre_C_CE)        0.030    -0.153    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.156ns (22.334%)  route 0.542ns (77.666%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.179    -0.363    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.335 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.247    -0.088    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X113Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.060 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[11]_i_1/O
                         net (fo=36, routed)          0.116     0.056    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_wr_en
    SLICE_X114Y244       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.749    -0.687    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X114Y244       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.322    -0.365    
                         clock uncertainty            0.182    -0.183    
    SLICE_X114Y244       FDRE (Hold_fdre_C_CE)        0.030    -0.153    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.156ns (17.487%)  route 0.736ns (82.513%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.179    -0.363    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.335 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.308    -0.027    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y253       LUT2 (Prop_lut2_I0_O)        0.028     0.001 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__9/O
                         net (fo=10, routed)          0.249     0.250    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X3Y50         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.878    -0.559    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y50         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.237    
                         clock uncertainty            0.182    -0.055    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                      0.089     0.034    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 capture_en_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_120_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_120_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.156ns (17.487%)  route 0.736ns (82.513%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg_replica/Q
                         net (fo=1, routed)           0.179    -0.363    top_jesd204_inst/design_1_wrapper_inst/capture_en_O_OBUF_repN_alias
    SLICE_X111Y244       LUT2 (Prop_lut2_I0_O)        0.028    -0.335 r  top_jesd204_inst/design_1_wrapper_inst/fifo_jesd_2_eth_inst_i_1/O
                         net (fo=38, routed)          0.308    -0.027    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X110Y253       LUT2 (Prop_lut2_I0_O)        0.028     0.001 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__9/O
                         net (fo=10, routed)          0.249     0.250    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/WEBWE[1]
    RAMB36_X3Y50         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.878    -0.559    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y50         RAMB36E1                                     r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.322    -0.237    
                         clock uncertainty            0.182    -0.055    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                      0.089     0.034    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.223ns (8.928%)  route 2.275ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.223    -1.961 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          2.275     0.314    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X124Y303       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.406     8.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X124Y303       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg/C
                         clock pessimism             -0.652     7.870    
                         clock uncertainty           -0.064     7.806    
    SLICE_X124Y303       FDPE (Recov_fdpe_C_PRE)     -0.178     7.628    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/core_reset_reg_reg
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.223ns (8.928%)  route 2.275ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.223    -1.961 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          2.275     0.314    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X124Y303       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.406     8.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X124Y303       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg/C
                         clock pessimism             -0.652     7.870    
                         clock uncertainty           -0.064     7.806    
    SLICE_X124Y303       FDPE (Recov_fdpe_C_PRE)     -0.178     7.628    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/state_reg
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.223ns (8.928%)  route 2.275ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.223    -1.961 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          2.275     0.314    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X124Y303       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.406     8.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X124Y303       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]/C
                         clock pessimism             -0.652     7.870    
                         clock uncertainty           -0.064     7.806    
    SLICE_X124Y303       FDPE (Recov_fdpe_C_PRE)     -0.178     7.628    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.223ns (8.928%)  route 2.275ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.223    -1.961 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          2.275     0.314    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X124Y303       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.406     8.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X124Y303       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]/C
                         clock pessimism             -0.652     7.870    
                         clock uncertainty           -0.064     7.806    
    SLICE_X124Y303       FDPE (Recov_fdpe_C_PRE)     -0.178     7.628    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.223ns (8.928%)  route 2.275ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.223    -1.961 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          2.275     0.314    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X124Y303       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.406     8.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X124Y303       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[2]/C
                         clock pessimism             -0.652     7.870    
                         clock uncertainty           -0.064     7.806    
    SLICE_X124Y303       FDPE (Recov_fdpe_C_PRE)     -0.178     7.628    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.223ns (9.287%)  route 2.178ns (90.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.223    -1.961 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          2.178     0.217    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X124Y302       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.406     8.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X124Y302       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]/C
                         clock pessimism             -0.652     7.870    
                         clock uncertainty           -0.064     7.806    
    SLICE_X124Y302       FDPE (Recov_fdpe_C_PRE)     -0.178     7.628    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[10]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.223ns (9.287%)  route 2.178ns (90.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.223    -1.961 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          2.178     0.217    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X124Y302       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.406     8.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X124Y302       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[3]/C
                         clock pessimism             -0.652     7.870    
                         clock uncertainty           -0.064     7.806    
    SLICE_X124Y302       FDPE (Recov_fdpe_C_PRE)     -0.178     7.628    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[3]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.223ns (9.287%)  route 2.178ns (90.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.223    -1.961 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          2.178     0.217    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X124Y302       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.406     8.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X124Y302       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[4]/C
                         clock pessimism             -0.652     7.870    
                         clock uncertainty           -0.064     7.806    
    SLICE_X124Y302       FDPE (Recov_fdpe_C_PRE)     -0.178     7.628    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[4]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.223ns (9.287%)  route 2.178ns (90.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.223    -1.961 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          2.178     0.217    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X124Y302       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.406     8.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X124Y302       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]/C
                         clock pessimism             -0.652     7.870    
                         clock uncertainty           -0.064     7.806    
    SLICE_X124Y302       FDPE (Recov_fdpe_C_PRE)     -0.178     7.628    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[5]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.223ns (9.287%)  route 2.178ns (90.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.395    -2.184    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.223    -1.961 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          2.178     0.217    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset
    SLICE_X124Y302       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759     5.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     7.033    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.116 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.406     8.522    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/s_axi_aclk
    SLICE_X124Y302       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]/C
                         clock pessimism             -0.652     7.870    
                         clock uncertainty           -0.064     7.806    
    SLICE_X124Y302       FDPE (Recov_fdpe_C_PRE)     -0.178     7.628    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/stretch_reg[6]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  7.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.118ns (27.146%)  route 0.317ns (72.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X114Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y295       FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.317    -0.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X104Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.847    -0.589    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X104Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.058    -0.531    
    SLICE_X104Y295       FDCE (Remov_fdce_C_CLR)     -0.050    -0.581    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.118ns (27.146%)  route 0.317ns (72.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X114Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y295       FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.317    -0.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X104Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.847    -0.589    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X104Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.058    -0.531    
    SLICE_X104Y295       FDCE (Remov_fdce_C_CLR)     -0.050    -0.581    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.118ns (27.146%)  route 0.317ns (72.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.624    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X114Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y295       FDRE (Prop_fdre_C_Q)         0.118    -0.443 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.317    -0.127    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X104Y295       FDCE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.847    -0.589    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X104Y295       FDCE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.058    -0.531    
    SLICE_X104Y295       FDCE (Remov_fdce_C_CLR)     -0.050    -0.581    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.485%)  route 0.326ns (76.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.621    -0.564    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.100    -0.464 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          0.326    -0.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X121Y262       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X121Y262       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]/C
                         clock pessimism              0.058    -0.532    
    SLICE_X121Y262       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[10]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[3]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.485%)  route 0.326ns (76.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.621    -0.564    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.100    -0.464 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          0.326    -0.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X121Y262       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X121Y262       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[3]/C
                         clock pessimism              0.058    -0.532    
    SLICE_X121Y262       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[3]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[4]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.485%)  route 0.326ns (76.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.621    -0.564    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.100    -0.464 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          0.326    -0.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X121Y262       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X121Y262       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[4]/C
                         clock pessimism              0.058    -0.532    
    SLICE_X121Y262       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[4]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[5]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.485%)  route 0.326ns (76.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.621    -0.564    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.100    -0.464 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          0.326    -0.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X121Y262       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X121Y262       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[5]/C
                         clock pessimism              0.058    -0.532    
    SLICE_X121Y262       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[5]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[6]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.485%)  route 0.326ns (76.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.621    -0.564    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.100    -0.464 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          0.326    -0.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X121Y262       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X121Y262       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[6]/C
                         clock pessimism              0.058    -0.532    
    SLICE_X121Y262       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[6]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[7]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.485%)  route 0.326ns (76.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.621    -0.564    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.100    -0.464 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          0.326    -0.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X121Y262       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X121Y262       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[7]/C
                         clock pessimism              0.058    -0.532    
    SLICE_X121Y262       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[7]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[8]/PRE
                            (removal check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.100ns (23.485%)  route 0.326ns (76.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.621    -0.564    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.100    -0.464 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          0.326    -0.139    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset
    SLICE_X121Y262       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X121Y262       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[8]/C
                         clock pessimism              0.058    -0.532    
    SLICE_X121Y262       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/stretch_reg[8]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.266ns (20.887%)  route 1.008ns (79.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.138 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.376    -1.762    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.719 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.631    -1.088    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X75Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.971    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.266ns (20.887%)  route 1.008ns (79.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.138 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.376    -1.762    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.719 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.631    -1.088    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X75Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.971    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.266ns (20.887%)  route 1.008ns (79.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.138 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.376    -1.762    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.719 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.631    -1.088    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X75Y197        FDCE (Recov_fdce_C_CLR)     -0.212     1.971    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          1.971    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.266ns (20.887%)  route 1.008ns (79.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.138 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.376    -1.762    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.719 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.631    -1.088    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X74Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X74Y197        FDCE (Recov_fdce_C_CLR)     -0.187     1.996    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.996    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.266ns (20.887%)  route 1.008ns (79.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.138 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.376    -1.762    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.719 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.631    -1.088    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X74Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X74Y197        FDCE (Recov_fdce_C_CLR)     -0.154     2.029    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.029    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.266ns (20.887%)  route 1.008ns (79.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.138 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.376    -1.762    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.719 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.631    -1.088    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X74Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X74Y197        FDCE (Recov_fdce_C_CLR)     -0.154     2.029    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.029    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.266ns (20.887%)  route 1.008ns (79.113%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.796ns = ( 3.204 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.138 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.376    -1.762    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.043    -1.719 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.631    -1.088    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X74Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AG10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     5.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759     0.028 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     2.033    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     2.116 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.088     3.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.830     2.374    
                         clock uncertainty           -0.190     2.183    
    SLICE_X74Y197        FDCE (Recov_fdce_C_CLR)     -0.154     2.029    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.029    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  3.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.128ns (19.768%)  route 0.520ns (80.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.193    -0.354    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.326 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.326     0.000    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X74Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X74Y197        FDCE (Remov_fdce_C_CLR)     -0.050    -0.234    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.128ns (19.768%)  route 0.520ns (80.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.193    -0.354    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.326 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.326     0.000    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X74Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X74Y197        FDCE (Remov_fdce_C_CLR)     -0.050    -0.234    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.128ns (19.768%)  route 0.520ns (80.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.193    -0.354    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.326 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.326     0.000    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X74Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X74Y197        FDCE (Remov_fdce_C_CLR)     -0.050    -0.234    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.128ns (19.768%)  route 0.520ns (80.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.193    -0.354    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.326 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.326     0.000    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X74Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X74Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X74Y197        FDCE (Remov_fdce_C_CLR)     -0.050    -0.234    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.128ns (19.768%)  route 0.520ns (80.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.193    -0.354    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.326 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.326     0.000    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X75Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.253    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.128ns (19.768%)  route 0.520ns (80.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.193    -0.354    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.326 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.326     0.000    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X75Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.253    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
                            (removal check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.128ns (19.768%)  route 0.520ns (80.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.538    -0.647    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.193    -0.354    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.028    -0.326 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.326     0.000    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X75Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.740    -0.696    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_clk
    SLICE_X75Y197        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg/C
                         clock pessimism              0.322    -0.374    
                         clock uncertainty            0.190    -0.184    
    SLICE_X75Y197        FDCE (Remov_fdce_C_CLR)     -0.069    -0.253    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.253    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.233ns  (logic 0.086ns (2.660%)  route 3.147ns (97.340%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           1.258     1.258    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt4_cplllock_out
    SLICE_X145Y283       LUT4 (Prop_lut4_I1_O)        0.043     1.301 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2/O
                         net (fo=1, routed)           1.143     2.443    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1
    SLICE_X127Y305       LUT5 (Prop_lut5_I4_O)        0.043     2.486 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.746     3.233    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X114Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.359    -1.525    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X114Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.163ns  (logic 0.086ns (2.719%)  route 3.077ns (97.281%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           1.258     1.258    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt4_cplllock_out
    SLICE_X145Y283       LUT4 (Prop_lut4_I1_O)        0.043     1.301 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2/O
                         net (fo=1, routed)           1.143     2.443    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1
    SLICE_X127Y305       LUT5 (Prop_lut5_I4_O)        0.043     2.486 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.677     3.163    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X121Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.353    -1.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X121Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.028ns (3.025%)  route 0.898ns (96.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.523     0.523    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt5_cplllock_out
    SLICE_X127Y305       LUT5 (Prop_lut5_I1_O)        0.028     0.551 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.375     0.926    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X121Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.943    -0.493    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X121Y316       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_cplllock/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.028ns (2.857%)  route 0.952ns (97.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.523     0.523    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt5_cplllock_out
    SLICE_X127Y305       LUT5 (Prop_lut5_I1_O)        0.028     0.551 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1/O
                         net (fo=2, routed)           0.429     0.980    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1_0
    SLICE_X114Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.950    -0.486    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/gt0_drpclk_in
    SLICE_X114Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.124ns (7.445%)  route 1.541ns (92.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.124    -0.466 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.541     1.075    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X124Y307       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.732    -0.453    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X124Y307       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.124ns (7.445%)  route 1.541ns (92.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.124    -0.466 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.541     1.075    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X124Y307       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.732    -0.453    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X124Y307       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.124ns (7.445%)  route 1.541ns (92.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.124    -0.466 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.541     1.075    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X124Y307       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.732    -0.453    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X124Y307       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.124ns (7.445%)  route 1.541ns (92.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.124    -0.466 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.541     1.075    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X124Y307       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.732    -0.453    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X124Y307       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.124ns (7.445%)  route 1.541ns (92.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.124    -0.466 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.541     1.075    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X124Y307       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.732    -0.453    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X124Y307       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.124ns (10.821%)  route 1.022ns (89.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.124    -0.466 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.022     0.556    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X115Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X115Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.124ns (10.821%)  route 1.022ns (89.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.124    -0.466 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.022     0.556    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X115Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X115Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.124ns (10.821%)  route 1.022ns (89.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.124    -0.466 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.022     0.556    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X115Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X115Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.124ns (10.821%)  route 1.022ns (89.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.124    -0.466 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.022     0.556    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X115Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X115Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[3]/C

Slack:                    inf
  Source:                 top_jesd204_inst/reset_204_inst/rst_204_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.124ns (10.821%)  route 1.022ns (89.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y257       FDPE (Prop_fdpe_C_Q)         0.124    -0.466 f  top_jesd204_inst/reset_204_inst/rst_204_reg/Q
                         net (fo=36, routed)          1.022     0.556    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/src_arst
    SLICE_X115Y291       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X115Y291       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_reset_all/xpm_cdc_async_rst_inst/arststages_ff_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.293%)  route 0.229ns (51.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.182ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.227    -1.657    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X117Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y259       FDRE (Prop_fdre_C_Q)         0.178    -1.479 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/Q
                         net (fo=7, routed)           0.229    -1.250    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_5_in[5]
    SLICE_X117Y259       LUT3 (Prop_lut3_I2_O)        0.036    -1.214 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_hd_i_1/O
                         net (fo=1, routed)           0.000    -1.214    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_46
    SLICE_X117Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.397    -2.182    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X117Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_hd_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.326%)  route 0.229ns (51.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.180ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X117Y254       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y254       FDRE (Prop_fdre_C_Q)         0.178    -1.477 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/Q
                         net (fo=2, routed)           0.229    -1.249    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_30_in[5]
    SLICE_X117Y254       LUT3 (Prop_lut3_I2_O)        0.036    -1.213 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_sysref_resync_i_1/O
                         net (fo=1, routed)           0.000    -1.213    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_45
    SLICE_X117Y254       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.399    -2.180    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X117Y254       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_resync_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.293%)  route 0.229ns (51.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.180ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X117Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y294       FDRE (Prop_fdre_C_Q)         0.178    -1.477 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/Q
                         net (fo=2, routed)           0.229    -1.248    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_213_in[0]
    SLICE_X117Y294       LUT3 (Prop_lut3_I2_O)        0.036    -1.212 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_sysref_always_i_1/O
                         net (fo=1, routed)           0.000    -1.212    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_17
    SLICE_X117Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.399    -2.180    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X117Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_always_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.444ns  (logic 0.214ns (48.231%)  route 0.230ns (51.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.180ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X117Y255       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y255       FDRE (Prop_fdre_C_Q)         0.178    -1.477 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/Q
                         net (fo=2, routed)           0.230    -1.248    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_30_in[0]
    SLICE_X117Y255       LUT3 (Prop_lut3_I2_O)        0.036    -1.212 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_sysref_always_i_1/O
                         net (fo=1, routed)           0.000    -1.212    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_44
    SLICE_X117Y255       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.399    -2.180    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X117Y255       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_sysref_always_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.214ns (47.602%)  route 0.236ns (52.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.183ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.227    -1.657    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X112Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y258       FDRE (Prop_fdre_C_Q)         0.178    -1.479 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/Q
                         net (fo=8, routed)           0.236    -1.244    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_7_in[18]
    SLICE_X112Y258       LUT3 (Prop_lut3_I2_O)        0.036    -1.208 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/tx_cfg_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.208    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_7
    SLICE_X112Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X112Y258       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_cs_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_resync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_resync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.452ns  (logic 0.214ns (47.295%)  route 0.238ns (52.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.180ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.230    -1.654    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X121Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_resync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y295       FDRE (Prop_fdre_C_Q)         0.178    -1.476 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_resync_reg/Q
                         net (fo=4, routed)           0.238    -1.238    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/p_213_in[5]
    SLICE_X121Y295       LUT3 (Prop_lut3_I2_O)        0.036    -1.202 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_sysref_resync_i_1/O
                         net (fo=1, routed)           0.000    -1.202    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_18
    SLICE_X121Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_resync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.399    -2.180    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X121Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sysref_resync_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_support_lane_sync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_support_lane_sync_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.443ns  (logic 0.214ns (48.302%)  route 0.229ns (51.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.132ns
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y297       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_support_lane_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y297       FDSE (Prop_fdse_C_Q)         0.178    -1.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_support_lane_sync_reg/Q
                         net (fo=57, routed)          0.229    -1.201    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/support_lane_sync
    SLICE_X125Y297       LUT3 (Prop_lut3_I2_O)        0.036    -1.165 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_support_lane_sync_i_1/O
                         net (fo=1, routed)           0.000    -1.165    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_25
    SLICE_X125Y297       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_support_lane_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y297       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_support_lane_sync_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.214ns (47.602%)  route 0.236ns (52.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.132ns
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X124Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y295       FDRE (Prop_fdre_C_Q)         0.178    -1.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/Q
                         net (fo=3, routed)           0.236    -1.195    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/disable_error_reporting
    SLICE_X124Y295       LUT3 (Prop_lut3_I2_O)        0.036    -1.159 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_disable_error_reporting_i_1/O
                         net (fo=1, routed)           0.000    -1.159    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_20
    SLICE_X124Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X124Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sticky_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_reset_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.451ns  (logic 0.214ns (47.421%)  route 0.237ns (52.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.132ns
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X124Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sticky_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y297       FDRE (Prop_fdre_C_Q)         0.178    -1.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sticky_reset_reg/Q
                         net (fo=2, routed)           0.237    -1.193    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_reset_i_reg
    SLICE_X124Y297       LUT4 (Prop_lut4_I0_O)        0.036    -1.157 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_reset_i_i_1/O
                         net (fo=1, routed)           0.000    -1.157    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_14
    SLICE_X124Y297       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X124Y297       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_reset_i_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sticky_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sticky_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.451ns  (logic 0.214ns (47.399%)  route 0.237ns (52.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.132ns
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X124Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sticky_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y297       FDRE (Prop_fdre_C_Q)         0.178    -1.430 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sticky_reset_reg/Q
                         net (fo=2, routed)           0.237    -1.193    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_reset_i_reg
    SLICE_X124Y297       LUT3 (Prop_lut3_I2_O)        0.036    -1.157 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/rx_cfg_sticky_reset_i_1/O
                         net (fo=1, routed)           0.000    -1.157    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif_n_21
    SLICE_X124Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sticky_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X124Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_sticky_reset_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.710ns (29.872%)  route 1.667ns (70.128%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.450ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.145    -0.291    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.640     0.349 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.812     1.161    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt4_rxresetdone_out
    SLICE_X145Y286       LUT4 (Prop_lut4_I1_O)        0.035     1.196 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2__1/O
                         net (fo=1, routed)           0.606     1.802    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1_1
    SLICE_X145Y307       LUT5 (Prop_lut5_I4_O)        0.035     1.837 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__1/O
                         net (fo=1, routed)           0.250     2.086    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_in
    SLICE_X142Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.735    -0.450    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/gt0_drpclk_in
    SLICE_X142Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.214ns  (logic 0.632ns (28.541%)  route 1.582ns (71.459%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.147    -0.289    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.562     0.273 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXRESETDONE
                         net (fo=2, routed)           0.834     1.107    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt4_txresetdone_out
    SLICE_X145Y282       LUT4 (Prop_lut4_I1_O)        0.035     1.142 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_2__0/O
                         net (fo=1, routed)           0.384     1.526    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync_reg1_0
    SLICE_X145Y296       LUT5 (Prop_lut5_I4_O)        0.035     1.561 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__0/O
                         net (fo=1, routed)           0.364     1.926    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X131Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.654    -0.531    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/gt0_drpclk_in
    SLICE_X131Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.124ns (11.781%)  route 0.929ns (88.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.877    -0.559    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X124Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y292       FDRE (Prop_fdre_C_Q)         0.124    -0.435 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/Q
                         net (fo=25, routed)          0.929     0.493    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/src_in
    SLICE_X123Y302       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.733    -0.452    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/dest_clk
    SLICE_X123Y302       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.124ns (22.222%)  route 0.434ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.883    -0.553    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_core_clk
    SLICE_X145Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y296       FDRE (Prop_fdre_C_Q)         0.124    -0.429 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.434     0.005    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/src_in
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.653    -0.532    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.147ns (26.332%)  route 0.411ns (73.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.851    -0.585    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X118Y252       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y252       FDRE (Prop_fdre_C_Q)         0.147    -0.438 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/Q
                         net (fo=5, routed)           0.411    -0.027    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/src_in
    SLICE_X122Y261       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.650    -0.535    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/dest_clk
    SLICE_X122Y261       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.124ns (34.617%)  route 0.234ns (65.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.982    -0.454    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_core_clk
    SLICE_X145Y307       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y307       FDRE (Prop_fdre_C_Q)         0.124    -0.330 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.234    -0.096    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/src_in
    SLICE_X137Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.736    -0.449    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/dest_clk
    SLICE_X137Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.124ns (34.515%)  route 0.235ns (65.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.967    -0.469    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X128Y321       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y321       FDRE (Prop_fdre_C_Q)         0.124    -0.345 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.235    -0.110    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X124Y319       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.725    -0.460    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X124Y319       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.124ns (39.956%)  route 0.186ns (60.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.850    -0.586    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X113Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y297       FDRE (Prop_fdre_C_Q)         0.124    -0.462 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/Q
                         net (fo=1, routed)           0.186    -0.276    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/src_in
    SLICE_X107Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.623    -0.562    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/dest_clk
    SLICE_X107Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.124ns (41.996%)  route 0.171ns (58.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.847    -0.589    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_txusrclk_in
    SLICE_X107Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y293       FDRE (Prop_fdre_C_Q)         0.124    -0.465 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.171    -0.294    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X107Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.622    -0.563    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X107Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.124ns (66.006%)  route 0.064ns (33.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.850    -0.586    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X112Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y299       FDRE (Prop_fdre_C_Q)         0.124    -0.462 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/Q
                         net (fo=1, routed)           0.064    -0.398    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/src_in
    SLICE_X113Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.625    -0.560    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X113Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.266ns  (logic 0.178ns (66.952%)  route 0.088ns (33.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.181ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X112Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y299       FDRE (Prop_fdre_C_Q)         0.178    -1.477 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus_ack_tog_reg/Q
                         net (fo=1, routed)           0.088    -1.390    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/src_in
    SLICE_X113Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.398    -2.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/dest_clk
    SLICE_X113Y299       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.410ns  (logic 0.178ns (43.386%)  route 0.232ns (56.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.183ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.225    -1.659    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_txusrclk_in
    SLICE_X107Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y293       FDRE (Prop_fdre_C_Q)         0.178    -1.481 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.232    -1.249    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X107Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X107Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.426ns  (logic 0.178ns (41.751%)  route 0.248ns (58.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.183ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X113Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y297       FDRE (Prop_fdre_C_Q)         0.178    -1.477 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_ack_tog_reg/Q
                         net (fo=1, routed)           0.248    -1.229    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/src_in
    SLICE_X107Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.396    -2.183    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/dest_clk
    SLICE_X107Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_ack/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.494ns  (logic 0.178ns (36.013%)  route 0.316ns (63.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.984ns
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.395    -1.489    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X128Y321       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y321       FDRE (Prop_fdre_C_Q)         0.178    -1.311 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.316    -0.995    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X124Y319       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.595    -1.984    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/gt0_drpclk_in
    SLICE_X124Y319       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.492ns  (logic 0.178ns (36.164%)  route 0.314ns (63.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.970ns
    Source Clock Delay      (SCD):    -1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.410    -1.474    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_core_clk
    SLICE_X145Y307       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y307       FDRE (Prop_fdre_C_Q)         0.178    -1.296 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.314    -0.982    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/src_in
    SLICE_X137Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.609    -1.970    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/dest_clk
    SLICE_X137Y308       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_rx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.206ns (28.170%)  route 0.525ns (71.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.137ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.230    -1.654    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X118Y252       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y252       FDRE (Prop_fdre_C_Q)         0.206    -1.448 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/got_sync_reg/Q
                         net (fo=5, routed)           0.525    -0.923    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/src_in
    SLICE_X122Y261       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.442    -2.137    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/dest_clk
    SLICE_X122Y261       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/sync_tx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.751ns  (logic 0.178ns (23.702%)  route 0.573ns (76.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.132ns
    Source Clock Delay      (SCD):    -1.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_core_clk
    SLICE_X145Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y296       FDRE (Prop_fdre_C_Q)         0.178    -1.425 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/tx_chan_rst_done_r_reg/Q
                         net (fo=1, routed)           0.573    -0.852    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/src_in
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/dest_clk
    SLICE_X125Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/sync_tx_chan_rst_done/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.381ns  (logic 0.178ns (12.893%)  route 1.203ns (87.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.973ns
    Source Clock Delay      (SCD):    -1.609ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.275    -1.609    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X124Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y292       FDRE (Prop_fdre_C_Q)         0.178    -1.431 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg/Q
                         net (fo=25, routed)          1.203    -0.229    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/src_in
    SLICE_X123Y302       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.606    -1.973    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/dest_clk
    SLICE_X123Y302       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rx_sync/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.791ns  (logic 0.986ns (55.061%)  route 0.805ns (44.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.972ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_rxusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.950    -0.482 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.469    -0.013    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_rxresetdone_out
    SLICE_X145Y307       LUT5 (Prop_lut5_I2_O)        0.036     0.023 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__1/O
                         net (fo=1, routed)           0.336     0.359    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_in
    SLICE_X142Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/gt0_drpclk_in
    SLICE_X142Y311       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 0.925ns (47.929%)  route 1.005ns (52.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.131ns
    Source Clock Delay      (SCD):    -1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.889    -0.543 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXRESETDONE
                         net (fo=2, routed)           0.538    -0.005    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txresetdone_out
    SLICE_X145Y296       LUT5 (Prop_lut5_I2_O)        0.036     0.031 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/data_sync1_i_1__0/O
                         net (fo=1, routed)           0.467     0.498    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X131Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.448    -2.131    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/gt0_drpclk_in
    SLICE_X131Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Max Delay          2489 Endpoints
Min Delay          2489 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.092ns  (logic 1.632ns (20.168%)  route 6.460ns (79.832%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.749 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=99, routed)          1.314    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X127Y291       LUT5 (Prop_lut5_I0_O)        0.051    -0.384 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.490     0.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X127Y298       LUT3 (Prop_lut3_I1_O)        0.135     0.241 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.568     0.809    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X128Y299       LUT2 (Prop_lut2_I1_O)        0.043     0.852 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.528     1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X129Y300       LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.422    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X129Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.539 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     1.870    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X125Y300       LUT6 (Prop_lut6_I5_O)        0.122     1.992 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.452     2.444    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X129Y302       LUT4 (Prop_lut4_I3_O)        0.043     2.487 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.521     3.008    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y301       LUT6 (Prop_lut6_I0_O)        0.043     3.051 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.051    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y301       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     3.269 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          1.925     5.194    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X129Y290       LUT4 (Prop_lut4_I3_O)        0.123     5.317 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     5.317    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3_n_0
    SLICE_X129Y290       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.510 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.510    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X129Y291       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.621 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.182     5.803    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X131Y291       LUT4 (Prop_lut4_I3_O)        0.124     5.927 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__1/O
                         net (fo=1, routed)           0.150     6.077    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__1_n_0
    SLICE_X131Y291       LUT6 (Prop_lut6_I5_O)        0.043     6.120 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__2/O
                         net (fo=1, routed)           0.000     6.120    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__2_n_0
    SLICE_X131Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.275    -1.609    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/clk
    SLICE_X131Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.057ns  (logic 1.750ns (21.720%)  route 6.307ns (78.280%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.749 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=99, routed)          1.314    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X127Y291       LUT5 (Prop_lut5_I0_O)        0.051    -0.384 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.490     0.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X127Y298       LUT3 (Prop_lut3_I1_O)        0.135     0.241 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.568     0.809    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X128Y299       LUT2 (Prop_lut2_I1_O)        0.043     0.852 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.528     1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X129Y300       LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.422    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X129Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.539 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     1.870    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X125Y300       LUT6 (Prop_lut6_I5_O)        0.122     1.992 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.452     2.444    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X129Y302       LUT4 (Prop_lut4_I3_O)        0.043     2.487 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.521     3.008    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y301       LUT6 (Prop_lut6_I0_O)        0.043     3.051 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.051    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y301       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     3.269 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          1.925     5.194    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X129Y290       LUT4 (Prop_lut4_I3_O)        0.123     5.317 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     5.317    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3_n_0
    SLICE_X129Y290       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     5.510 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.510    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_n_0
    SLICE_X129Y291       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.676 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.179     5.855    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X131Y291       LUT5 (Prop_lut5_I4_O)        0.123     5.978 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__2/O
                         net (fo=1, routed)           0.000     5.978    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__2_n_0
    SLICE_X131Y291       MUXF7 (Prop_muxf7_I0_O)      0.107     6.085 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__2/O
                         net (fo=1, routed)           0.000     6.085    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__2_n_0
    SLICE_X131Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.275    -1.609    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/clk
    SLICE_X131Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.038ns  (logic 1.778ns (22.121%)  route 6.260ns (77.879%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.749 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=99, routed)          1.314    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X127Y291       LUT5 (Prop_lut5_I0_O)        0.051    -0.384 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.490     0.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X127Y298       LUT3 (Prop_lut3_I1_O)        0.135     0.241 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.568     0.809    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X128Y299       LUT2 (Prop_lut2_I1_O)        0.043     0.852 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.528     1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X129Y300       LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.422    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X129Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.539 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     1.870    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X125Y300       LUT6 (Prop_lut6_I5_O)        0.122     1.992 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.452     2.444    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X129Y302       LUT4 (Prop_lut4_I2_O)        0.054     2.498 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.524     3.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X128Y301       LUT5 (Prop_lut5_I4_O)        0.137     3.159 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.159    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X128Y301       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.623     5.063    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X136Y296       LUT4 (Prop_lut4_I3_O)        0.122     5.185 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     5.185    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__0_n_0
    SLICE_X136Y296       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     5.402 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.431     5.833    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X137Y297       LUT5 (Prop_lut5_I4_O)        0.125     5.958 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[9]_i_3/O
                         net (fo=1, routed)           0.000     5.958    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[9]_i_3_n_0
    SLICE_X137Y297       MUXF7 (Prop_muxf7_I0_O)      0.107     6.065 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     6.065    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2_n_0
    SLICE_X137Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/clk
    SLICE_X137Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.922ns  (logic 1.289ns (16.272%)  route 6.633ns (83.728%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.749 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=99, routed)          1.314    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X127Y291       LUT5 (Prop_lut5_I0_O)        0.051    -0.384 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.490     0.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X127Y298       LUT3 (Prop_lut3_I1_O)        0.135     0.241 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.568     0.809    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X128Y299       LUT2 (Prop_lut2_I1_O)        0.043     0.852 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.528     1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X129Y300       LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.422    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X129Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.539 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     1.870    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X125Y300       LUT6 (Prop_lut6_I5_O)        0.122     1.992 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.452     2.444    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X129Y302       LUT4 (Prop_lut4_I3_O)        0.043     2.487 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.521     3.008    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y301       LUT6 (Prop_lut6_I0_O)        0.043     3.051 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.051    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y301       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.175 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[0]
                         net (fo=56, routed)          2.110     5.286    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_wpmf_reg[7]_0[0]
    SLICE_X125Y292       LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.319     5.728    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_1_n_0
    SLICE_X125Y291       LUT5 (Prop_lut5_I0_O)        0.043     5.771 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.771    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_5_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     5.949 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.949    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_n_4
    SLICE_X125Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.274    -1.610    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.861ns  (logic 1.228ns (15.622%)  route 6.633ns (84.378%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.749 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=99, routed)          1.314    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X127Y291       LUT5 (Prop_lut5_I0_O)        0.051    -0.384 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.490     0.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X127Y298       LUT3 (Prop_lut3_I1_O)        0.135     0.241 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.568     0.809    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X128Y299       LUT2 (Prop_lut2_I1_O)        0.043     0.852 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.528     1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X129Y300       LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.422    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X129Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.539 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     1.870    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X125Y300       LUT6 (Prop_lut6_I5_O)        0.122     1.992 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.452     2.444    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X129Y302       LUT4 (Prop_lut4_I3_O)        0.043     2.487 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.521     3.008    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y301       LUT6 (Prop_lut6_I0_O)        0.043     3.051 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.051    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y301       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.175 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[0]
                         net (fo=56, routed)          2.110     5.286    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_wpmf_reg[7]_0[0]
    SLICE_X125Y292       LUT4 (Prop_lut4_I0_O)        0.124     5.410 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_1/O
                         net (fo=2, routed)           0.319     5.728    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_1_n_0
    SLICE_X125Y291       LUT5 (Prop_lut5_I0_O)        0.043     5.771 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.771    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_i_5_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     5.888 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.888    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part0__0_carry__0_n_5
    SLICE_X125Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.274    -1.610    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X125Y291       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/part_reg[6]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.780ns  (logic 1.778ns (22.855%)  route 6.002ns (77.145%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.749 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=99, routed)          1.314    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X127Y291       LUT5 (Prop_lut5_I0_O)        0.051    -0.384 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.490     0.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X127Y298       LUT3 (Prop_lut3_I1_O)        0.135     0.241 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.568     0.809    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X128Y299       LUT2 (Prop_lut2_I1_O)        0.043     0.852 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.528     1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X129Y300       LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.422    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X129Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.539 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     1.870    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X125Y300       LUT6 (Prop_lut6_I5_O)        0.122     1.992 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.452     2.444    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X129Y302       LUT4 (Prop_lut4_I2_O)        0.054     2.498 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.524     3.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X128Y301       LUT5 (Prop_lut5_I4_O)        0.137     3.159 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.159    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X128Y301       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.356     4.796    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X136Y292       LUT4 (Prop_lut4_I3_O)        0.122     4.918 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     4.918    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__2_n_0
    SLICE_X136Y292       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     5.135 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[1]
                         net (fo=1, routed)           0.440     5.575    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0[9]
    SLICE_X137Y293       LUT5 (Prop_lut5_I4_O)        0.125     5.700 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__1/O
                         net (fo=1, routed)           0.000     5.700    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[9]_i_3__1_n_0
    SLICE_X137Y293       MUXF7 (Prop_muxf7_I0_O)      0.107     5.807 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__1/O
                         net (fo=1, routed)           0.000     5.807    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_i_2__1_n_0
    SLICE_X137Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.280    -1.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/clk
    SLICE_X137Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.774ns  (logic 1.615ns (20.773%)  route 6.159ns (79.227%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.749 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=99, routed)          1.314    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X127Y291       LUT5 (Prop_lut5_I0_O)        0.051    -0.384 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.490     0.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X127Y298       LUT3 (Prop_lut3_I1_O)        0.135     0.241 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.568     0.809    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X128Y299       LUT2 (Prop_lut2_I1_O)        0.043     0.852 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.528     1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X129Y300       LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.422    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X129Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.539 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     1.870    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X125Y300       LUT6 (Prop_lut6_I5_O)        0.122     1.992 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.452     2.444    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X129Y302       LUT4 (Prop_lut4_I2_O)        0.054     2.498 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.524     3.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X128Y301       LUT5 (Prop_lut5_I4_O)        0.137     3.159 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.159    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X128Y301       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.623     5.063    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X136Y296       LUT4 (Prop_lut4_I3_O)        0.122     5.185 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     5.185    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__0_n_0
    SLICE_X136Y296       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     5.305 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.181     5.486    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X137Y297       LUT4 (Prop_lut4_I3_O)        0.123     5.609 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[8]_i_3/O
                         net (fo=1, routed)           0.150     5.759    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[8]_i_3_n_0
    SLICE_X137Y297       LUT6 (Prop_lut6_I5_O)        0.043     5.802 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     5.802    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt[8]_i_1_n_0
    SLICE_X137Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.281    -1.603    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/clk
    SLICE_X137Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.760ns  (logic 1.397ns (18.002%)  route 6.363ns (81.998%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.749 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=99, routed)          1.314    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X127Y291       LUT5 (Prop_lut5_I0_O)        0.051    -0.384 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.490     0.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X127Y298       LUT3 (Prop_lut3_I1_O)        0.135     0.241 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.568     0.809    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X128Y299       LUT2 (Prop_lut2_I1_O)        0.043     0.852 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.528     1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X129Y300       LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.422    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X129Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.539 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     1.870    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X125Y300       LUT6 (Prop_lut6_I5_O)        0.122     1.992 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.452     2.444    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X129Y302       LUT4 (Prop_lut4_I3_O)        0.043     2.487 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.521     3.008    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y301       LUT6 (Prop_lut6_I0_O)        0.043     3.051 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.051    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y301       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     3.269 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          1.925     5.194    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[1]
    SLICE_X129Y290       LUT4 (Prop_lut4_I3_O)        0.123     5.317 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     5.317    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0_i_5__3_n_0
    SLICE_X129Y290       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     5.433 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0_carry__0/O[3]
                         net (fo=1, routed)           0.235     5.668    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt0[7]
    SLICE_X128Y290       LUT6 (Prop_lut6_I5_O)        0.120     5.788 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__2/O
                         net (fo=1, routed)           0.000     5.788    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt[7]_i_1__2_n_0
    SLICE_X128Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.275    -1.609    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/clk
    SLICE_X128Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/emcnt_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_wpmf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.678ns  (logic 1.210ns (15.759%)  route 6.468ns (84.241%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.749 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=99, routed)          1.314    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X127Y291       LUT5 (Prop_lut5_I0_O)        0.051    -0.384 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.490     0.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X127Y298       LUT3 (Prop_lut3_I1_O)        0.135     0.241 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.568     0.809    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X128Y299       LUT2 (Prop_lut2_I1_O)        0.043     0.852 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.528     1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X129Y300       LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.422    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X129Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.539 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     1.870    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X125Y300       LUT6 (Prop_lut6_I5_O)        0.122     1.992 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.452     2.444    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X129Y302       LUT4 (Prop_lut4_I3_O)        0.043     2.487 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_3/O
                         net (fo=2, routed)           0.521     3.008    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[0]
    SLICE_X128Y301       LUT6 (Prop_lut6_I0_O)        0.043     3.051 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.051    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_57
    SLICE_X128Y301       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     3.269 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[1]
                         net (fo=54, routed)          1.649     4.918    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/smcnt_reg[9]_0[1]
    SLICE_X127Y290       LUT6 (Prop_lut6_I0_O)        0.123     5.041 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/smcnt[8]_i_2/O
                         net (fo=2, routed)           0.615     5.657    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_wpmf_reg[7]_1
    SLICE_X127Y290       LUT4 (Prop_lut4_I3_O)        0.049     5.706 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_wpmf[7]_i_1/O
                         net (fo=1, routed)           0.000     5.706    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_wpmf[7]_i_1_n_0
    SLICE_X127Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_wpmf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.274    -1.610    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/clk
    SLICE_X127Y290       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/lmfc_wpmf_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.676ns  (logic 1.615ns (21.040%)  route 6.061ns (78.960%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns
    Source Clock Delay      (SCD):    -1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.607    -1.972    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X125Y300       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.223    -1.749 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_octets_per_frame_reg[4]/Q
                         net (fo=99, routed)          1.314    -0.435    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/octets_per_frame[4]
    SLICE_X127Y291       LUT5 (Prop_lut5_I0_O)        0.051    -0.384 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/err_sta_wcnt_carry__0_i_5/O
                         net (fo=6, routed)           0.490     0.106    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt_reg[8]
    SLICE_X127Y298       LUT3 (Prop_lut3_I1_O)        0.135     0.241 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/resync_cnt[8]_i_2/O
                         net (fo=7, routed)           0.568     0.809    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_3
    SLICE_X128Y299       LUT2 (Prop_lut2_I1_O)        0.043     0.852 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12/O
                         net (fo=1, routed)           0.528     1.379    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_12_n_0
    SLICE_X129Y300       LUT6 (Prop_lut6_I5_O)        0.043     1.422 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     1.422    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0_i_6_n_0
    SLICE_X129Y300       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.539 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__0_carry__0/O[2]
                         net (fo=2, routed)           0.330     1.870    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_5_0[2]
    SLICE_X125Y300       LUT6 (Prop_lut6_I5_O)        0.122     1.992 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10/O
                         net (fo=2, routed)           0.452     2.444    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_10_n_0
    SLICE_X129Y302       LUT4 (Prop_lut4_I2_O)        0.054     2.498 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_2/O
                         net (fo=2, routed)           0.524     3.022    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/DI[1]
    SLICE_X128Y301       LUT5 (Prop_lut5_I4_O)        0.137     3.159 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c/opmf__28_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.159    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/meta_pred_c_n_56
    SLICE_X128Y301       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.441 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/opmf__28_carry__0/O[2]
                         net (fo=36, routed)          1.356     4.796    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[9]_0[2]
    SLICE_X136Y292       LUT4 (Prop_lut4_I3_O)        0.122     4.918 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__2/O
                         net (fo=1, routed)           0.000     4.918    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1_i_3__2_n_0
    SLICE_X136Y292       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     5.038 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0_carry__1/O[0]
                         net (fo=1, routed)           0.350     5.388    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt0[8]
    SLICE_X137Y292       LUT4 (Prop_lut4_I3_O)        0.123     5.511 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__0/O
                         net (fo=1, routed)           0.150     5.661    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_2__0_n_0
    SLICE_X137Y292       LUT6 (Prop_lut6_I5_O)        0.043     5.704 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.704    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt[8]_i_1__1_n_0
    SLICE_X137Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.280    -1.604    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/clk
    SLICE_X137Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/emcnt_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.324%)  route 0.169ns (48.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.182ns
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.228    -1.656    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/gt0_drpclk_in
    SLICE_X113Y293       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y293       FDRE (Prop_fdre_C_Q)         0.178    -1.478 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.169    -1.310    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_tx_fsm_reset_done_out
    SLICE_X113Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.397    -2.182    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X113Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.385ns  (logic 0.214ns (55.637%)  route 0.171ns (44.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.180ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.230    -1.654    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X121Y252       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y252       FDRE (Prop_fdre_C_Q)         0.178    -1.476 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[7]/Q
                         net (fo=15, routed)          0.171    -1.306    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_f[7]
    SLICE_X121Y251       LUT6 (Prop_lut6_I2_O)        0.036    -1.270 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.270    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof0
    SLICE_X121Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.399    -2.180    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X121Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_eof_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_minus_4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.390ns  (logic 0.214ns (54.802%)  route 0.176ns (45.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.180ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.230    -1.654    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X121Y252       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y252       FDRE (Prop_fdre_C_Q)         0.178    -1.476 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[7]/Q
                         net (fo=15, routed)          0.176    -1.300    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_f[7]
    SLICE_X121Y254       LUT6 (Prop_lut6_I0_O)        0.036    -1.264 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_minus_4[7]_i_1/O
                         net (fo=1, routed)           0.000    -1.264    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_minus_4_reg0[7]
    SLICE_X121Y254       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_minus_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.399    -2.180    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X121Y254       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_minus_4_reg[7]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.432ns  (logic 0.178ns (41.170%)  route 0.254ns (58.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.340ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.230    -1.654    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X119Y251       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.178    -1.476 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_octets_per_frame_reg[5]/Q
                         net (fo=16, routed)          0.254    -1.222    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/tx_cfg_f[5]
    SLICE_X119Y248       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.239    -2.340    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/clk
    SLICE_X119Y248       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/octets_per_frame_r_reg[5]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.436ns  (logic 0.206ns (47.211%)  route 0.230ns (52.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.181ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.229    -1.655    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X114Y296       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y296       FDRE (Prop_fdre_C_Q)         0.206    -1.449 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rxstatus2_req_tog_reg/Q
                         net (fo=2, routed)           0.230    -1.219    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/src_in
    SLICE_X113Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.398    -2.181    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/dest_clk
    SLICE_X113Y297       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/sync_rxstatus2_read/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/err_cur_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.423ns  (logic 0.214ns (50.650%)  route 0.209ns (49.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.132ns
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X124Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y295       FDRE (Prop_fdre_C_Q)         0.178    -1.430 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/Q
                         net (fo=3, routed)           0.209    -1.222    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/disable_error_reporting
    SLICE_X125Y294       LUT6 (Prop_lut6_I5_O)        0.036    -1.186 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/err_cur_i_1/O
                         net (fo=1, routed)           0.000    -1.186    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/err_cur_i_1_n_0
    SLICE_X125Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/err_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X125Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/err_cur_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/report_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.214ns (50.530%)  route 0.210ns (49.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.132ns
    Source Clock Delay      (SCD):    -1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.276    -1.608    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/s_axi_aclk
    SLICE_X124Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y295       FDRE (Prop_fdre_C_Q)         0.178    -1.430 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_cfg_disable_error_reporting_reg/Q
                         net (fo=3, routed)           0.210    -1.221    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/disable_error_reporting
    SLICE_X125Y294       LUT6 (Prop_lut6_I5_O)        0.036    -1.185 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/report_i_1/O
                         net (fo=1, routed)           0.000    -1.185    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/report_i_1_n_0
    SLICE_X125Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/report_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.447    -2.132    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X125Y294       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/report_reg/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.493ns  (logic 0.178ns (36.073%)  route 0.315ns (63.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.138ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226    -1.658    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X121Y263       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y263       FDPE (Prop_fdpe_C_Q)         0.178    -1.480 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/Q
                         net (fo=8, routed)           0.315    -1.165    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/src_arst
    SLICE_X122Y263       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.441    -2.138    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/dest_clk
    SLICE_X122Y263       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.493ns  (logic 0.178ns (36.073%)  route 0.315ns (63.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.138ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226    -1.658    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X121Y263       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y263       FDPE (Prop_fdpe_C_Q)         0.178    -1.480 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/Q
                         net (fo=8, routed)           0.315    -1.165    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/src_arst
    SLICE_X122Y263       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.441    -2.138    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/dest_clk
    SLICE_X122Y263       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff_reg[2]/PRE
                            (removal check against rising-edge clock clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.493ns  (logic 0.178ns (36.073%)  route 0.315ns (63.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.138ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.226    -1.658    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/s_axi_aclk
    SLICE_X121Y263       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y263       FDPE (Prop_fdpe_C_Q)         0.178    -1.480 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/core_reset_reg_reg/Q
                         net (fo=8, routed)           0.315    -1.165    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/src_arst
    SLICE_X122Y263       FDPE                                         f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.441    -2.138    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/dest_clk
    SLICE_X122Y263       FDPE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  clk_120_clk_wiz_0

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.116ns  (logic 0.159ns (7.513%)  route 1.957ns (92.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.124    -0.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.203    -0.234    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.035    -0.199 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.754     1.555    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.196ns (9.668%)  route 1.831ns (90.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.113    -0.448 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.224    -0.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.083    -0.142 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.608     1.466    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.980ns  (logic 0.159ns (8.029%)  route 1.821ns (91.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.124    -0.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.190    -0.248    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.035    -0.213 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.632     1.419    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.159ns (8.404%)  route 1.733ns (91.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.124    -0.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.203    -0.234    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.035    -0.199 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.530     1.331    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.196ns (10.451%)  route 1.679ns (89.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.113    -0.448 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.224    -0.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.083    -0.142 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.456     1.314    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.756ns  (logic 0.159ns (9.053%)  route 1.597ns (90.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.124    -0.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.190    -0.248    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.035    -0.213 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.408     1.195    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.159ns (9.734%)  route 1.475ns (90.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.124    -0.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.203    -0.234    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.035    -0.199 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.272     1.072    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.196ns (12.719%)  route 1.345ns (87.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.113    -0.448 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.224    -0.225    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.083    -0.142 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           1.121     0.980    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.159ns (10.755%)  route 1.319ns (89.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.124    -0.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.190    -0.248    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.035    -0.213 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.130     0.917    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.903    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.159ns (11.330%)  route 1.244ns (88.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.875    -0.561    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.124    -0.437 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.203    -0.234    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.035    -0.199 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           1.041     0.842    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.908    -0.277    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.894ns  (logic 0.214ns (23.925%)  route 0.680ns (76.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.273    -1.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.178    -1.433 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.288    -1.145    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.036    -1.109 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           0.393    -0.717    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.214ns (22.735%)  route 0.727ns (77.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.273    -1.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.178    -1.433 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.266    -1.168    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.036    -1.132 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           0.462    -0.670    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.005ns  (logic 0.214ns (21.284%)  route 0.791ns (78.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.273    -1.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.178    -1.433 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.266    -1.168    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.036    -1.132 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           0.526    -0.606    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.623    -1.956    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.012ns  (logic 0.214ns (21.143%)  route 0.798ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.273    -1.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.178    -1.433 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.288    -1.145    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.036    -1.109 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           0.510    -0.599    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.623    -1.956    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.268ns (26.042%)  route 0.761ns (73.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.273    -1.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.162    -1.449 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.300    -1.150    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.106    -1.044 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           0.462    -0.582    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.148ns  (logic 0.268ns (23.340%)  route 0.880ns (76.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.273    -1.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.162    -1.449 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.300    -1.150    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.106    -1.044 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           0.581    -0.463    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.623    -1.956    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.229ns  (logic 0.214ns (17.410%)  route 1.015ns (82.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.273    -1.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.178    -1.433 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.266    -1.168    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.036    -1.132 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           0.750    -0.382    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.330ns  (logic 0.214ns (16.096%)  route 1.116ns (83.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.273    -1.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.178    -1.433 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[0]/Q
                         net (fo=1, routed)           0.288    -1.145    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[0]
    SLICE_X145Y267       LUT2 (Prop_lut2_I1_O)        0.036    -1.109 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[0]_INST_0/O
                         net (fo=8, routed)           0.828    -0.282    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[0]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.268ns (19.941%)  route 1.076ns (80.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.965ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.273    -1.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.162    -1.449 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[2]/Q
                         net (fo=1, routed)           0.300    -1.150    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[2]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.106    -1.044 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[2]_INST_0/O
                         net (fo=8, routed)           0.776    -0.267    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[2]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.614    -1.965    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.529ns  (logic 0.214ns (13.996%)  route 1.315ns (86.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    -1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.273    -1.611    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X145Y267       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y267       FDRE (Prop_fdre_C_Q)         0.178    -1.433 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r_reg[1]/Q
                         net (fo=1, routed)           0.266    -1.168    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_test_modes_r[1]
    SLICE_X145Y267       LUT3 (Prop_lut3_I0_O)        0.036    -1.132 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/gt_prbssel_out[1]_INST_0/O
                         net (fo=8, routed)           1.049    -0.082    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txprbssel_in[1]
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXPRBSSEL[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.623    -1.956    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK2





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  clk_120_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.107ns (45.081%)  route 0.130ns (54.919%))
  Logic Levels:           0  
  Clock Path Skew:        -2.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.622     1.974    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X114Y261       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y261       FDRE (Prop_fdre_C_Q)         0.107     2.081 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.130     2.212    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X113Y260       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.847    -0.589    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y260       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.381%)  route 0.136ns (53.619%))
  Logic Levels:           0  
  Clock Path Skew:        -2.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.622     1.974    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X114Y261       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y261       FDRE (Prop_fdre_C_Q)         0.118     2.092 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.136     2.229    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X114Y260       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.847    -0.589    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y260       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.107ns (42.036%)  route 0.148ns (57.964%))
  Logic Levels:           0  
  Clock Path Skew:        -2.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.623     1.975    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X110Y255       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y255       FDRE (Prop_fdre_C_Q)         0.107     2.082 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.148     2.230    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.848    -0.588    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.857%)  route 0.149ns (58.143%))
  Logic Levels:           0  
  Clock Path Skew:        -2.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.622     1.974    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X110Y257       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y257       FDRE (Prop_fdre_C_Q)         0.107     2.081 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.149     2.230    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.848    -0.588    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.154%)  route 0.143ns (54.846%))
  Logic Levels:           0  
  Clock Path Skew:        -2.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.623     1.975    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X110Y255       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y255       FDRE (Prop_fdre_C_Q)         0.118     2.093 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.143     2.237    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X112Y255       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.849    -0.587    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y255       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.990%)  route 0.144ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        -2.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.625     1.977    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X116Y255       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y255       FDRE (Prop_fdre_C_Q)         0.118     2.095 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.144     2.239    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X114Y255       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.849    -0.587    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y255       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.373%)  route 0.148ns (55.627%))
  Logic Levels:           0  
  Clock Path Skew:        -2.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.622     1.974    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X110Y257       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y257       FDRE (Prop_fdre_C_Q)         0.118     2.092 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.148     2.240    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.848    -0.588    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.278%)  route 0.182ns (60.722%))
  Logic Levels:           0  
  Clock Path Skew:        -2.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.594ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.619     1.971    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X108Y265       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y265       FDRE (Prop_fdre_C_Q)         0.118     2.089 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.182     2.272    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X109Y265       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.842    -0.594    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y265       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.992%)  route 0.199ns (65.009%))
  Logic Levels:           0  
  Clock Path Skew:        -2.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.623     1.975    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X110Y254       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y254       FDRE (Prop_fdre_C_Q)         0.107     2.082 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.199     2.281    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X111Y254       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.848    -0.588    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y254       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.107ns (34.819%)  route 0.200ns (65.181%))
  Logic Levels:           0  
  Clock Path Skew:        -2.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.623     1.975    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X110Y254       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y254       FDRE (Prop_fdre_C_Q)         0.107     2.082 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.200     2.282    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X111Y254       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.848    -0.588    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y254       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  eth_rxc

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.522ns  (logic 1.540ns (20.471%)  route 5.982ns (79.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 r  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         4.079     7.522    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X105Y191       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.109     4.411    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X105Y191       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.801ns  (logic 0.450ns (11.835%)  route 3.351ns (88.165%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 r  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         2.229     3.801    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X105Y191       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.755     2.376    net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X105Y191       FDRE                                         r  net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  eth_rxc

Max Delay             0 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.390ns  (logic 0.162ns (41.566%)  route 0.228ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.226    -1.658    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y259       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y259       FDRE (Prop_fdre_C_Q)         0.162    -1.496 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.228    -1.269    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X110Y259       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.395     4.958    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y259       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.403ns  (logic 0.178ns (44.197%)  route 0.225ns (55.803%))
  Logic Levels:           0  
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.226    -1.658    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y259       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y259       FDRE (Prop_fdre_C_Q)         0.178    -1.480 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.225    -1.256    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X110Y259       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.395     4.958    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y259       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.410ns  (logic 0.162ns (39.489%)  route 0.248ns (60.511%))
  Logic Levels:           0  
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.226    -1.658    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y258       FDRE (Prop_fdre_C_Q)         0.162    -1.496 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.248    -1.248    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X108Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.395     4.958    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.426ns  (logic 0.178ns (41.791%)  route 0.248ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        6.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.222    -1.662    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y265       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y265       FDRE (Prop_fdre_C_Q)         0.178    -1.484 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.248    -1.236    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X108Y265       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.389     4.952    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y265       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.434ns  (logic 0.189ns (43.547%)  route 0.245ns (56.453%))
  Logic Levels:           0  
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.224    -1.660    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X114Y264       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y264       FDRE (Prop_fdre_C_Q)         0.189    -1.471 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.245    -1.226    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X114Y263       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.393     4.956    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X114Y263       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.436ns  (logic 0.206ns (47.203%)  route 0.230ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.227    -1.657    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y256       FDRE (Prop_fdre_C_Q)         0.206    -1.451 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.230    -1.221    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X110Y257       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.396     4.959    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y257       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.442ns  (logic 0.206ns (46.568%)  route 0.236ns (53.432%))
  Logic Levels:           0  
  Clock Path Skew:        6.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.224    -1.660    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X114Y264       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y264       FDRE (Prop_fdre_C_Q)         0.206    -1.454 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.236    -1.218    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X108Y264       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.390     4.953    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y264       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.448ns  (logic 0.189ns (42.222%)  route 0.259ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        6.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.227    -1.657    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X110Y256       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y256       FDRE (Prop_fdre_C_Q)         0.189    -1.468 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.259    -1.210    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X110Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.395     4.958    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.495ns  (logic 0.178ns (35.925%)  route 0.317ns (64.075%))
  Logic Levels:           0  
  Clock Path Skew:        6.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.226    -1.658    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y258       FDRE (Prop_fdre_C_Q)         0.178    -1.480 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.317    -1.163    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X108Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.395     4.958    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y258       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.515ns  (logic 0.178ns (34.546%)  route 0.337ns (65.454%))
  Logic Levels:           0  
  Clock Path Skew:        6.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.226    -1.658    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y259       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y259       FDRE (Prop_fdre_C_Q)         0.178    -1.480 r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.337    -1.143    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X109Y263       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     3.470    net_rxc_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.563 r  net_rxc_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.392     4.955    fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y263       FDRE                                         r  fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           859 Endpoints
Min Delay           859 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.557ns  (logic 1.540ns (14.585%)  route 9.017ns (85.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.114    10.557    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X96Y270        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.557ns  (logic 1.540ns (14.585%)  route 9.017ns (85.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.114    10.557    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X96Y270        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.557ns  (logic 1.540ns (14.585%)  route 9.017ns (85.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.114    10.557    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X96Y270        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.557ns  (logic 1.540ns (14.585%)  route 9.017ns (85.415%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.114    10.557    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X96Y270        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.555ns  (logic 1.540ns (14.588%)  route 9.015ns (85.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.112    10.555    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X97Y270        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.435ns  (logic 1.540ns (14.755%)  route 8.895ns (85.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.992    10.435    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X98Y269        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.435ns  (logic 1.540ns (14.755%)  route 8.895ns (85.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.992    10.435    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X99Y269        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.435ns  (logic 1.540ns (14.755%)  route 8.895ns (85.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.992    10.435    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X99Y269        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.435ns  (logic 1.540ns (14.755%)  route 8.895ns (85.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.992    10.435    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X98Y269        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.435ns  (logic 1.540ns (14.755%)  route 8.895ns (85.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.992    10.435    u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg_reg[41]_1
    SLICE_X98Y269        FDCE                                         f  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.166ns  (logic 0.091ns (54.713%)  route 0.075ns (45.287%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y269        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[9]/C
    SLICE_X99Y269        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[9]/Q
                         net (fo=2, routed)           0.075     0.166    u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg[9]
    SLICE_X99Y269        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.091ns (50.168%)  route 0.090ns (49.832%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[13]/C
    SLICE_X68Y198        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data_reg[13]/Q
                         net (fo=1, routed)           0.090     0.181    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[15]_0[6]
    SLICE_X67Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/wr_data_t_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y198        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[0]/C
    SLICE_X69Y198        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_addr_reg[0]/Q
                         net (fo=1, routed)           0.096     0.196    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[4]_0[0]
    SLICE_X67Y199        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/addr_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.347%)  route 0.103ns (50.653%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y199        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[3]/C
    SLICE_X60Y199        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[3]/Q
                         net (fo=2, routed)           0.103     0.203    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[3]
    SLICE_X59Y199        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[10]/C
    SLICE_X63Y200        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[10]/Q
                         net (fo=2, routed)           0.104     0.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[10]
    SLICE_X63Y201        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[12]/C
    SLICE_X63Y200        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[12]/Q
                         net (fo=2, routed)           0.104     0.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[12]
    SLICE_X62Y201        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y199        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[2]/C
    SLICE_X61Y199        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[2]/Q
                         net (fo=2, routed)           0.104     0.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[2]
    SLICE_X61Y198        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.100ns (48.906%)  route 0.104ns (51.094%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y200        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[7]/C
    SLICE_X63Y200        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[7]/Q
                         net (fo=2, routed)           0.104     0.204    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[7]
    SLICE_X62Y201        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.091ns (44.324%)  route 0.114ns (55.676%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y269        FDCE                         0.000     0.000 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[8]/C
    SLICE_X99Y269        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[8]/Q
                         net (fo=2, routed)           0.114     0.205    u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg[8]
    SLICE_X99Y269        FDCE                                         r  u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y200        FDCE                         0.000     0.000 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[0]/C
    SLICE_X61Y200        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[0]/Q
                         net (fo=2, routed)           0.105     0.205    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t[0]
    SLICE_X61Y201        FDCE                                         r  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_120_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 1.812ns (22.110%)  route 6.383ns (77.890%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.446    -2.133    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X124Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y292       FDRE (Prop_fdre_C_Q)         0.204    -1.929 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=2, routed)           6.383     4.454    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_OB)    1.608     6.062 r  top_jesd204_inst/OBUFDS_rx_sync_0/OB
                         net (fo=0)                   0.000     6.062    rx_sync_0_n
    AE21                                                              r  rx_sync_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 1.812ns (22.110%)  route 6.383ns (77.890%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.446    -2.133    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X124Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y292       FDRE (Prop_fdre_C_Q)         0.204    -1.929 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=2, routed)           6.383     4.454    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_O)     1.608     6.062 r  top_jesd204_inst/OBUFDS_rx_sync_0/O
                         net (fo=0)                   0.000     6.062    rx_sync_0_p
    AD21                                                              r  rx_sync_0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.030ns (1.369%)  route 2.161ns (98.631%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.154     3.885    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.030ns (1.369%)  route 2.161ns (98.631%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.154     3.885    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 0.030ns (1.373%)  route 2.155ns (98.627%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.148     3.879    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 0.030ns (1.374%)  route 2.153ns (98.626%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.146     3.877    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 0.030ns (1.434%)  route 2.061ns (98.566%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.054     3.785    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 0.030ns (1.434%)  route 2.061ns (98.566%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.054     3.785    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 0.030ns (1.439%)  route 2.055ns (98.561%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.048     3.779    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 0.030ns (1.440%)  route 2.053ns (98.560%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.046     3.777    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.532ns  (logic 0.083ns (2.350%)  route 3.449ns (97.650%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.444    -1.440    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt1_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.534ns  (logic 0.083ns (2.348%)  route 3.451ns (97.652%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.446    -1.438    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt2_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.539ns  (logic 0.083ns (2.345%)  route 3.456ns (97.655%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.451    -1.433    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y11  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt0_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.540ns  (logic 0.083ns (2.344%)  route 3.457ns (97.656%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.452    -1.432    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt3_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.662ns  (logic 0.083ns (2.266%)  route 3.579ns (97.734%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.574    -1.310    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt7_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.664ns  (logic 0.083ns (2.265%)  route 3.581ns (97.735%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.576    -1.308    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt4_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.669ns  (logic 0.083ns (2.262%)  route 3.586ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.581    -1.303    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt6_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_120_clk_wiz_0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.670ns  (logic 0.083ns (2.261%)  route 3.587ns (97.739%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.582    -1.302    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gt0_txusrclk_in
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/TXUSRCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.081ns  (logic 0.955ns (23.407%)  route 3.126ns (76.593%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X124Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y292       FDRE (Prop_fdre_C_Q)         0.091    -0.442 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=2, routed)           3.126     2.684    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_OB)    0.864     3.548 r  top_jesd204_inst/OBUFDS_rx_sync_0/OB
                         net (fo=0)                   0.000     3.548    rx_sync_0_n
    AE21                                                              r  rx_sync_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rx_sync_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.081ns  (logic 0.955ns (23.407%)  route 3.126ns (76.593%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_120_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.652    -0.533    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/clk
    SLICE_X124Y292       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y292       FDRE (Prop_fdre_C_Q)         0.091    -0.442 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/syncn_reg/Q
                         net (fo=2, routed)           3.126     2.684    top_jesd204_inst/rx_sync_0
    AD21                 OBUFDS (Prop_obufds_I_O)     0.864     3.548 r  top_jesd204_inst/OBUFDS_rx_sync_0/O
                         net (fo=0)                   0.000     3.548    rx_sync_0_p
    AD21                                                              r  rx_sync_0_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_en_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.809ns  (logic 3.551ns (36.196%)  route 6.259ns (63.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.237    -2.342    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.223    -2.119 r  capture_en_reg/Q
                         net (fo=18, routed)          6.259     4.139    capture_en_O_OBUF
    A21                  OBUF (Prop_obuf_I_O)         3.328     7.467 r  capture_en_O_OBUF_inst/O
                         net (fo=0)                   0.000     7.467    capture_en_O
    A21                                                               r  capture_en_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_200_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 0.030ns (1.644%)  route 1.795ns (98.356%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    AG10                                              0.000     2.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     2.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.520    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493     0.027 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     1.034    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.064 f  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.788     1.852    clk_200m
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   f  IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_200_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.256ns  (logic 0.083ns (2.549%)  route 3.173ns (97.451%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.168    -1.716    clk_200m
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   r  IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            capture_en_O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.692ns  (logic 1.535ns (32.719%)  route 3.157ns (67.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.040    -2.151 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940    -1.211    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.543    -0.642    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y245       FDCE (Prop_fdce_C_Q)         0.100    -0.542 r  capture_en_reg/Q
                         net (fo=18, routed)          3.157     2.614    capture_en_O_OBUF
    A21                  OBUF (Prop_obuf_I_O)         1.435     4.049 r  capture_en_O_OBUF_inst/O
                         net (fo=0)                   0.000     4.049    capture_en_O
    A21                                                               r  capture_en_O (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_clk_wiz_0
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 3.465ns (45.057%)  route 4.225ns (54.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.786    -5.802 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130    -3.672    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.218    -2.361    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.223    -2.138 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_lopt_replica/Q
                         net (fo=1, routed)           4.225     2.087    lopt
    W23                  OBUF (Prop_obuf_I_O)         3.242     5.328 r  net_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000     5.328    net_rst_n
    W23                                                               r  net_rst_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.159ns (12.048%)  route 1.161ns (87.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.124    -0.574 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.231    -0.343    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.308 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.930     0.621    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X60Y200        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.159ns (12.048%)  route 1.161ns (87.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.124    -0.574 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.231    -0.343    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.308 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.930     0.621    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X60Y200        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.318ns  (logic 0.159ns (12.067%)  route 1.159ns (87.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.124    -0.574 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.231    -0.343    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.308 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.927     0.619    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y200        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.318ns  (logic 0.159ns (12.067%)  route 1.159ns (87.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.124    -0.574 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.231    -0.343    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.308 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.927     0.619    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y200        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.318ns  (logic 0.159ns (12.067%)  route 1.159ns (87.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.124    -0.574 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.231    -0.343    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.308 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.927     0.619    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X61Y200        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/rd_data_t_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.159ns (13.188%)  route 1.047ns (86.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.124    -0.574 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.231    -0.343    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.308 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.815     0.507    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X63Y201        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.159ns (13.188%)  route 1.047ns (86.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.124    -0.574 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.231    -0.343    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.308 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.815     0.507    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X63Y201        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.159ns (13.188%)  route 1.047ns (86.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.124    -0.574 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.231    -0.343    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.308 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.815     0.507    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X62Y201        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.206ns  (logic 0.159ns (13.188%)  route 1.047ns (86.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.124    -0.574 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.231    -0.343    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.035    -0.308 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.815     0.507    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg
    SLICE_X62Y201        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.791ns  (logic 0.214ns (27.057%)  route 0.577ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.178    -1.620 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.314    -1.306    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.270 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.263    -1.008    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X73Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.791ns  (logic 0.214ns (27.057%)  route 0.577ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.178    -1.620 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.314    -1.306    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.270 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.263    -1.008    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X73Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.791ns  (logic 0.214ns (27.057%)  route 0.577ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.178    -1.620 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.314    -1.306    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.270 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.263    -1.008    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X73Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.791ns  (logic 0.214ns (27.057%)  route 0.577ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.178    -1.620 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.314    -1.306    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.270 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.263    -1.008    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X73Y196        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.820ns  (logic 0.214ns (26.101%)  route 0.606ns (73.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.178    -1.620 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.314    -1.306    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.270 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.292    -0.979    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X69Y197        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.820ns  (logic 0.214ns (26.084%)  route 0.606ns (73.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.178    -1.620 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.314    -1.306    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.270 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.292    -0.978    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X70Y200        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.820ns  (logic 0.214ns (26.084%)  route 0.606ns (73.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.178    -1.620 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.314    -1.306    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.270 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.292    -0.978    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X70Y200        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.820ns  (logic 0.214ns (26.084%)  route 0.606ns (73.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.178    -1.620 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.314    -1.306    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.270 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.292    -0.978    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X70Y200        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.820ns  (logic 0.214ns (26.084%)  route 0.606ns (73.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.178    -1.620 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.314    -1.306    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.270 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.292    -0.978    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X70Y200        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.820ns  (logic 0.214ns (26.084%)  route 0.606ns (73.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDCE (Prop_fdce_C_Q)         0.178    -1.620 r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/Q
                         net (fo=2, routed)           0.314    -1.306    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/sys_rstn
    SLICE_X75Y197        LUT1 (Prop_lut1_I0_O)        0.036    -1.270 f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/eth_mdc_i_3/O
                         net (fo=123, routed)         0.292    -0.978    net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/timer_done_reg_0
    SLICE_X70Y200        FDCE                                         f  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.030ns (1.504%)  route 1.965ns (98.496%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.066ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    AG10                                              0.000     2.500 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     2.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.520    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.493     0.027 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.007     1.034    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.064 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.958     2.022    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.083ns (2.247%)  route 3.611ns (97.753%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.066ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.606    -1.278    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_rxc
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxc
                            (clock source 'eth_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.914ns  (logic 4.533ns (50.848%)  route 4.382ns (49.152%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         2.409     9.972    net_txc_OBUF
    U28                  OBUF (Prop_obuf_I_O)         2.943    12.914 f  net_txc_OBUF_inst/O
                         net (fo=0)                   0.000    12.914    net_txc
    U28                                                               f  net_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.328ns  (logic 3.328ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.635     9.198    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y119        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        ODDR (Prop_oddr_C_Q)         0.366     9.564 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.564    net_txd_OBUF[3]
    U30                  OBUF (Prop_obuf_I_O)         2.962    12.526 r  net_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.526    net_txd[3]
    U30                                                               r  net_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.326ns  (logic 3.326ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.635     9.198    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y120        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        ODDR (Prop_oddr_C_Q)         0.366     9.564 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.564    net_txd_OBUF[2]
    U29                  OBUF (Prop_obuf_I_O)         2.960    12.524 r  net_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.524    net_txd[2]
    U29                                                               r  net_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.294ns  (logic 3.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.638     9.201    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y118        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        ODDR (Prop_oddr_C_Q)         0.366     9.567 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.567    net_tx_ctl_OBUF
    V26                  OBUF (Prop_obuf_I_O)         2.928    12.495 r  net_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    12.495    net_tx_ctl
    V26                                                               r  net_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.293ns  (logic 3.293ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.634     9.197    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y122        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y122        ODDR (Prop_oddr_C_Q)         0.366     9.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.563    net_txd_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         2.927    12.490 r  net_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.490    net_txd[0]
    T25                                                               r  net_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.291ns  (logic 3.291ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.497     5.497 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.973     7.470    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.563 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.634     9.197    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y121        ODDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        ODDR (Prop_oddr_C_Q)         0.366     9.563 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/Q
                         net (fo=1, routed)           0.000     9.563    net_txd_OBUF[1]
    U25                  OBUF (Prop_obuf_I_O)         2.925    12.488 r  net_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.488    net_txd[1]
    U25                                                               r  net_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxc
                            (clock source 'eth_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.505ns  (logic 1.760ns (50.203%)  route 1.746ns (49.797%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.842     2.194    net_txc_OBUF
    U28                  OBUF (Prop_obuf_I_O)         1.312     3.505 r  net_txc_OBUF_inst/O
                         net (fo=0)                   0.000     3.505    net_txc
    U28                                                               r  net_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.486ns  (logic 1.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.688     2.040    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y121        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y121        ODDR (Prop_oddr_C_Q)         0.192     2.232 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[1].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.232    net_txd_OBUF[1]
    U25                  OBUF (Prop_obuf_I_O)         1.294     3.526 r  net_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.526    net_txd[1]
    U25                                                               r  net_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 1.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.688     2.040    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y122        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y122        ODDR (Prop_oddr_C_Q)         0.192     2.232 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[0].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.232    net_txd_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         1.296     3.529 r  net_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.529    net_txd[0]
    T25                                                               r  net_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.489ns  (logic 1.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.691     2.043    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y118        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        ODDR (Prop_oddr_C_Q)         0.192     2.235 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.235    net_tx_ctl_OBUF
    V26                  OBUF (Prop_obuf_I_O)         1.297     3.532 r  net_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.532    net_tx_ctl
    V26                                                               r  net_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.520ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.689     2.041    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y120        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        ODDR (Prop_oddr_C_Q)         0.192     2.233 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[2].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.233    net_txd_OBUF[2]
    U29                  OBUF (Prop_obuf_I_O)         1.328     3.562 r  net_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.562    net_txd[2]
    U29                                                               r  net_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            net_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.522ns  (logic 1.522ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.904     1.326    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.352 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.689     2.041    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/gmii_rx_clk
    OLOGIC_X0Y119        ODDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        ODDR (Prop_oddr_C_Q)         0.192     2.233 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_tx/txdata[3].ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.233    net_txd_OBUF[3]
    U30                  OBUF (Prop_obuf_I_O)         1.330     3.563 r  net_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.563    net_txd[3]
    U30                                                               r  net_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_wiz_0

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/rst_204_reg/PRE
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.094ns  (logic 1.540ns (15.255%)  route 8.554ns (84.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.651    10.094    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X107Y257       FDPE                                         f  top_jesd204_inst/reset_204_inst/rst_204_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.225    -1.659    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X107Y257       FDPE                                         r  top_jesd204_inst/reset_204_inst/rst_204_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.084ns  (logic 1.540ns (15.269%)  route 8.545ns (84.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.642    10.084    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X105Y263       FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.221    -1.663    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X105Y263       FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[13]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.084ns  (logic 1.540ns (15.269%)  route 8.545ns (84.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.642    10.084    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X105Y263       FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.221    -1.663    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X105Y263       FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[14]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.084ns  (logic 1.540ns (15.269%)  route 8.545ns (84.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.642    10.084    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X105Y263       FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.221    -1.663    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X105Y263       FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[15]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.084ns  (logic 1.540ns (15.269%)  route 8.545ns (84.731%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.642    10.084    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X105Y263       FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.221    -1.663    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X105Y263       FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[11]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.999ns  (logic 1.540ns (15.399%)  route 8.459ns (84.601%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.556     9.999    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X105Y262       FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.221    -1.663    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X105Y262       FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[12]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.999ns  (logic 1.540ns (15.399%)  route 8.459ns (84.601%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.556     9.999    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X105Y262       FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.221    -1.663    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X105Y262       FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.999ns  (logic 1.540ns (15.399%)  route 8.459ns (84.601%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.556     9.999    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X105Y262       FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.221    -1.663    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X105Y262       FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.999ns  (logic 1.540ns (15.399%)  route 8.459ns (84.601%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.556     9.999    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X105Y262       FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.221    -1.663    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X105Y262       FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/reset_204_inst/cnt_rst_reg[8]/CLR
                            (recovery check against rising-edge clock clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.999ns  (logic 1.540ns (15.399%)  route 8.459ns (84.601%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         6.556     9.999    top_jesd204_inst/reset_204_inst/rst_204_reg_0
    SLICE_X105Y262       FDCE                                         f  top_jesd204_inst/reset_204_inst/cnt_rst_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         1.221    -1.663    top_jesd204_inst/reset_204_inst/CLK
    SLICE_X105Y262       FDCE                                         r  top_jesd204_inst/reset_204_inst/cnt_rst_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                            (internal pin)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.105%)  route 0.521ns (94.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/gt5_design_1_jesd204_phy_0_0_gt_i/gtxe2_i/CPLLLOCK
                         net (fo=2, routed)           0.521     0.521    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt_n_523
    SLICE_X127Y305       LUT5 (Prop_lut5_I1_O)        0.028     0.549 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_i_1/O
                         net (fo=1, routed)           0.000     0.549    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/cpll_lock
    SLICE_X127Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.978    -0.458    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/drpclk
    SLICE_X127Y305       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/rx_pll_lock_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.593ns  (logic 0.450ns (12.519%)  route 3.143ns (87.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.994     3.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X108Y259       LUT1 (Prop_lut1_I0_O)        0.028     3.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.149     3.593    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X111Y258       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.847    -0.589    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X111Y258       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.593ns  (logic 0.450ns (12.519%)  route 3.143ns (87.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.994     3.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X108Y259       LUT1 (Prop_lut1_I0_O)        0.028     3.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.149     3.593    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X111Y258       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.847    -0.589    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X111Y258       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.593ns  (logic 0.450ns (12.519%)  route 3.143ns (87.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.994     3.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X108Y259       LUT1 (Prop_lut1_I0_O)        0.028     3.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.149     3.593    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X111Y258       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.847    -0.589    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X111Y258       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.593ns  (logic 0.450ns (12.519%)  route 3.143ns (87.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.994     3.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X108Y259       LUT1 (Prop_lut1_I0_O)        0.028     3.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.149     3.593    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X111Y258       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.847    -0.589    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X111Y258       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/GEN_USE_WSTRB.bus2ip_be_reg_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.597ns  (logic 0.478ns (13.284%)  route 3.119ns (86.716%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.970     3.391    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X108Y260       LUT6 (Prop_lut6_I5_O)        0.028     3.419 f  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3/O
                         net (fo=2, routed)           0.149     3.569    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X107Y259       LUT2 (Prop_lut2_I1_O)        0.028     3.597 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     3.597    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1_n_0
    SLICE_X107Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.846    -0.590    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X107Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.615ns  (logic 0.450ns (12.444%)  route 3.165ns (87.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.994     3.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X108Y259       LUT1 (Prop_lut1_I0_O)        0.028     3.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.170     3.615    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X113Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.848    -0.588    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X113Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_adjdir_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.615ns  (logic 0.450ns (12.444%)  route 3.165ns (87.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.994     3.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X108Y259       LUT1 (Prop_lut1_I0_O)        0.028     3.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.170     3.615    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif_n_0
    SLICE_X113Y259       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.848    -0.588    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/s_axi_aclk
    SLICE_X113Y259       FDSE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_cfg_subclass_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.617ns  (logic 0.450ns (12.437%)  route 3.167ns (87.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.994     3.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X108Y259       LUT1 (Prop_lut1_I0_O)        0.028     3.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.173     3.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X112Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.848    -0.588    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X112Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.617ns  (logic 0.450ns (12.437%)  route 3.167ns (87.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.994     3.416    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn
    SLICE_X108Y259       LUT1 (Prop_lut1_I0_O)        0.028     3.444 r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_awready_reg_i_1/O
                         net (fo=150, routed)         0.173     3.617    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X112Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=873, routed)         0.848    -0.588    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X112Y259       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_120_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 0.733ns (10.768%)  route 6.077ns (89.232%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns = ( 2.511 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=2, routed)           6.077     6.810    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref
    SLICE_X115Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     4.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.953    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.806 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     1.199    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.282 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.229     2.511    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X115Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.855ns  (logic 0.733ns (12.525%)  route 5.121ns (87.475%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.785ns = ( 2.381 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.733     0.733 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=2, routed)           5.121     5.855    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref
    SLICE_X116Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     4.967 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.953    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -0.806 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     1.199    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.282 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        1.099     2.381    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X116Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.087ns  (logic 0.358ns (11.588%)  route 2.729ns (88.412%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns = ( 3.480 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=2, routed)           2.729     3.087    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref
    SLICE_X116Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.750     3.480    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_core_clk
    SLICE_X116Y249       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/tx_sysref_r_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sysref_p
                            (input port)
  Destination:            top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_120_clk_wiz_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.606ns  (logic 0.358ns (9.920%)  route 3.249ns (90.080%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns = ( 3.579 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  sysref_p (IN)
                         net (fo=0)                   0.000     0.000    top_jesd204_inst/sysref_p
    Y21                  IBUFDS (Prop_ibufds_I_O)     0.358     0.358 r  top_jesd204_inst/IBUFDS_sysref/O
                         net (fo=2, routed)           3.249     3.606    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref
    SLICE_X115Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_120_clk_wiz_0 fall edge)
                                                      4.167     4.167 f  
    AG10                                              0.000     4.167 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.167    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     4.633 f  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     5.186    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493     1.693 f  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.700    u_clk_wiz/inst/clk_120_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.730 f  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=5427, routed)        0.849     3.579    top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_core_clk
    SLICE_X115Y295       FDRE                                         r  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/rx_sysref_r_reg/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200_clk_wiz_0

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_en_reg/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.835ns  (logic 1.540ns (14.212%)  route 9.295ns (85.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.392    10.835    net_udp_loop_inst1_n_3
    SLICE_X111Y245       FDCE                                         f  capture_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X111Y245       FDCE                                         r  capture_en_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_en_reg_replica/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.821ns  (logic 1.540ns (14.229%)  route 9.281ns (85.771%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.378    10.821    net_udp_loop_inst1_n_3
    SLICE_X109Y245       FDCE                                         f  capture_en_reg_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.098    -1.786    clk_200m
    SLICE_X109Y245       FDCE                                         r  capture_en_reg_replica/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.615ns  (logic 1.540ns (14.506%)  route 9.075ns (85.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.172    10.615    net_udp_loop_inst1_n_3
    SLICE_X113Y253       FDCE                                         f  capture_duration_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229    -1.655    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.615ns  (logic 1.540ns (14.506%)  route 9.075ns (85.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.172    10.615    net_udp_loop_inst1_n_3
    SLICE_X113Y253       FDCE                                         f  capture_duration_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229    -1.655    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.615ns  (logic 1.540ns (14.506%)  route 9.075ns (85.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.172    10.615    net_udp_loop_inst1_n_3
    SLICE_X113Y253       FDCE                                         f  capture_duration_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229    -1.655    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.615ns  (logic 1.540ns (14.506%)  route 9.075ns (85.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.172    10.615    net_udp_loop_inst1_n_3
    SLICE_X113Y253       FDCE                                         f  capture_duration_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229    -1.655    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.615ns  (logic 1.540ns (14.506%)  route 9.075ns (85.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.172    10.615    net_udp_loop_inst1_n_3
    SLICE_X113Y253       FDCE                                         f  capture_duration_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229    -1.655    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.615ns  (logic 1.540ns (14.506%)  route 9.075ns (85.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.172    10.615    net_udp_loop_inst1_n_3
    SLICE_X113Y253       FDCE                                         f  capture_duration_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229    -1.655    clk_200m
    SLICE_X113Y253       FDCE                                         r  capture_duration_counter_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.535ns  (logic 1.540ns (14.615%)  route 8.996ns (85.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.092    10.535    net_udp_loop_inst1_n_3
    SLICE_X113Y251       FDCE                                         f  capture_duration_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229    -1.655    clk_200m
    SLICE_X113Y251       FDCE                                         r  capture_duration_counter_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            capture_duration_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.535ns  (logic 1.540ns (14.615%)  route 8.996ns (85.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.092    10.535    net_udp_loop_inst1_n_3
    SLICE_X113Y251       FDCE                                         f  capture_duration_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          1.229    -1.655    clk_200m
    SLICE_X113Y251       FDCE                                         r  capture_duration_counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            syncp_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.486%)  route 0.546ns (84.514%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y260        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y260        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.546     0.646    tx7332_syncp_OBUF
    SLICE_X110Y251       FDCE                                         r  syncp_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X110Y251       FDCE                                         r  syncp_prev_reg/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_capture_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.128ns (17.280%)  route 0.613ns (82.720%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y260        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y260        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.613     0.713    u_TX7332/tx7332_syncp_OBUF
    SLICE_X110Y251       LUT6 (Prop_lut6_I4_O)        0.028     0.741 r  u_TX7332/FSM_onehot_capture_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.741    u_TX7332_n_2
    SLICE_X110Y251       FDPE                                         r  FSM_onehot_capture_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X110Y251       FDPE                                         r  FSM_onehot_capture_state_reg[0]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.126ns (14.806%)  route 0.725ns (85.194%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y260        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y260        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.618     0.718    u_TX7332/tx7332_syncp_OBUF
    SLICE_X110Y251       LUT5 (Prop_lut5_I3_O)        0.026     0.744 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.107     0.851    delay_counter
    SLICE_X110Y250       FDCE                                         r  delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X110Y250       FDCE                                         r  delay_counter_reg[0]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.126ns (14.806%)  route 0.725ns (85.194%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y260        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y260        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.618     0.718    u_TX7332/tx7332_syncp_OBUF
    SLICE_X110Y251       LUT5 (Prop_lut5_I3_O)        0.026     0.744 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.107     0.851    delay_counter
    SLICE_X110Y250       FDCE                                         r  delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X110Y250       FDCE                                         r  delay_counter_reg[1]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.126ns (14.140%)  route 0.765ns (85.860%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y260        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y260        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.618     0.718    u_TX7332/tx7332_syncp_OBUF
    SLICE_X110Y251       LUT5 (Prop_lut5_I3_O)        0.026     0.744 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.147     0.891    delay_counter
    SLICE_X108Y250       FDCE                                         r  delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X108Y250       FDCE                                         r  delay_counter_reg[2]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.126ns (14.140%)  route 0.765ns (85.860%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y260        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y260        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.618     0.718    u_TX7332/tx7332_syncp_OBUF
    SLICE_X110Y251       LUT5 (Prop_lut5_I3_O)        0.026     0.744 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.147     0.891    delay_counter
    SLICE_X108Y250       FDCE                                         r  delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X108Y250       FDCE                                         r  delay_counter_reg[3]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.126ns (14.140%)  route 0.765ns (85.860%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y260        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y260        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.618     0.718    u_TX7332/tx7332_syncp_OBUF
    SLICE_X110Y251       LUT5 (Prop_lut5_I3_O)        0.026     0.744 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.147     0.891    delay_counter
    SLICE_X108Y250       FDCE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X108Y250       FDCE                                         r  delay_counter_reg[4]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.126ns (14.140%)  route 0.765ns (85.860%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y260        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y260        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.618     0.718    u_TX7332/tx7332_syncp_OBUF
    SLICE_X110Y251       LUT5 (Prop_lut5_I3_O)        0.026     0.744 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.147     0.891    delay_counter
    SLICE_X108Y250       FDCE                                         r  delay_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X108Y250       FDCE                                         r  delay_counter_reg[5]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.126ns (13.618%)  route 0.799ns (86.382%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y260        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y260        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.618     0.718    u_TX7332/tx7332_syncp_OBUF
    SLICE_X110Y251       LUT5 (Prop_lut5_I3_O)        0.026     0.744 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.181     0.925    delay_counter
    SLICE_X109Y251       FDCE                                         r  delay_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X109Y251       FDCE                                         r  delay_counter_reg[10]/C

Slack:                    inf
  Source:                 u_TX7332/o_SYNCP_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            delay_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.126ns (13.618%)  route 0.799ns (86.382%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y260        FDCE                         0.000     0.000 r  u_TX7332/o_SYNCP_reg/C
    SLICE_X83Y260        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  u_TX7332/o_SYNCP_reg/Q
                         net (fo=6, routed)           0.618     0.718    u_TX7332/tx7332_syncp_OBUF
    SLICE_X110Y251       LUT5 (Prop_lut5_I3_O)        0.026     0.744 r  u_TX7332/delay_counter[12]_i_1/O
                         net (fo=13, routed)          0.181     0.925    delay_counter
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout3_buf/O
                         net (fo=75, routed)          0.849    -0.587    clk_200m
    SLICE_X108Y251       FDCE                                         r  delay_counter_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_clk_wiz_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.761ns  (logic 1.540ns (22.776%)  route 5.221ns (77.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         3.318     6.761    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X79Y194        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.761ns  (logic 1.540ns (22.776%)  route 5.221ns (77.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         3.318     6.761    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y194        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.761ns  (logic 1.540ns (22.776%)  route 5.221ns (77.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         3.318     6.761    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y194        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.761ns  (logic 1.540ns (22.776%)  route 5.221ns (77.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         3.318     6.761    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y194        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.761ns  (logic 1.540ns (22.776%)  route 5.221ns (77.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         3.318     6.761    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y194        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y194        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 1.540ns (22.879%)  route 5.190ns (77.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         3.287     6.730    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 1.540ns (22.879%)  route 5.190ns (77.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         3.287     6.730    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 1.540ns (22.879%)  route 5.190ns (77.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         3.287     6.730    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 1.540ns (22.879%)  route 5.190ns (77.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         3.287     6.730    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y195        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y195        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[8]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.659ns  (logic 1.540ns (23.125%)  route 5.119ns (76.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         3.216     6.659    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801     0.801 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.787    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.759    -4.972 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    -2.967    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    -2.884 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          1.086    -1.798    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.195ns  (logic 0.450ns (14.080%)  route 2.745ns (85.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         1.623     3.195    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y198        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y198        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[17]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.299ns  (logic 0.450ns (13.635%)  route 2.849ns (86.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         1.727     3.299    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y197        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[13]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.299ns  (logic 0.450ns (13.635%)  route 2.849ns (86.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         1.727     3.299    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y197        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[14]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.299ns  (logic 0.450ns (13.635%)  route 2.849ns (86.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         1.727     3.299    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y197        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[15]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.299ns  (logic 0.450ns (13.635%)  route 2.849ns (86.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         1.727     3.299    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y197        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.739    -0.697    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y197        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[16]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.310ns  (logic 0.450ns (13.591%)  route 2.860ns (86.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         1.738     3.310    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[10]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.310ns  (logic 0.450ns (13.591%)  route 2.860ns (86.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         1.738     3.310    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[11]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.310ns  (logic 0.450ns (13.591%)  route 2.860ns (86.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         1.738     3.310    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[12]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.310ns  (logic 0.450ns (13.591%)  route 2.860ns (86.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         1.738     3.310    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X78Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X78Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_cnt_reg[9]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/CLR
                            (removal check against rising-edge clock clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.310ns  (logic 0.450ns (13.591%)  route 2.860ns (86.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.122     1.544    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.028     1.572 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         1.738     3.310    net_udp_loop_inst1/u_net_rstn/net_rst_n_reg_0
    SLICE_X79Y196        FDCE                                         f  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  u_clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    u_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.493    -2.473 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007    -1.466    u_clk_wiz/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  u_clk_wiz/inst/clkout4_buf/O
                         net (fo=20, routed)          0.738    -0.698    net_udp_loop_inst1/u_net_rstn/clk_50
    SLICE_X79Y196        FDCE                                         r  net_udp_loop_inst1/u_net_rstn/net_rst_n_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  eth_rxc

Max Delay           653 Endpoints
Min Delay           653 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.997ns  (logic 1.540ns (14.002%)  route 9.457ns (85.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.554    10.997    net_udp_loop_inst1/sys_rst_n
    SLICE_X109Y244       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.098     4.400    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X109Y244       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_sequence_reg[1]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.997ns  (logic 1.540ns (14.002%)  route 9.457ns (85.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.554    10.997    net_udp_loop_inst1/sys_rst_n
    SLICE_X109Y244       FDCE                                         f  net_udp_loop_inst1/udp_sequence_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.098     4.400    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X109Y244       FDCE                                         r  net_udp_loop_inst1/udp_sequence_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[2]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.941ns  (logic 1.540ns (14.073%)  route 9.401ns (85.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.498    10.941    net_udp_loop_inst1/sys_rst_n
    SLICE_X109Y246       FDCE                                         f  net_udp_loop_inst1/tx_byte_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.098     4.400    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X109Y246       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.941ns  (logic 1.540ns (14.073%)  route 9.401ns (85.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.498    10.941    net_udp_loop_inst1/sys_rst_n
    SLICE_X109Y246       FDCE                                         f  net_udp_loop_inst1/tx_byte_num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.098     4.400    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X109Y246       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[0]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.907ns  (logic 1.540ns (14.117%)  route 9.368ns (85.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.464    10.907    net_udp_loop_inst1/sys_rst_n
    SLICE_X110Y244       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.098     4.400    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y244       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[1]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.907ns  (logic 1.540ns (14.117%)  route 9.368ns (85.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.464    10.907    net_udp_loop_inst1/sys_rst_n
    SLICE_X110Y244       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.098     4.400    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y244       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[7]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.907ns  (logic 1.540ns (14.117%)  route 9.368ns (85.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.464    10.907    net_udp_loop_inst1/sys_rst_n
    SLICE_X110Y244       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.098     4.400    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y244       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.837ns  (logic 1.540ns (14.209%)  route 9.297ns (85.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.394    10.837    net_udp_loop_inst1/sys_rst_n
    SLICE_X112Y246       FDCE                                         f  net_udp_loop_inst1/tx_byte_num_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.099     4.401    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y246       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/tx_byte_num_reg[6]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.837ns  (logic 1.540ns (14.209%)  route 9.297ns (85.791%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.394    10.837    net_udp_loop_inst1/sys_rst_n
    SLICE_X112Y246       FDCE                                         f  net_udp_loop_inst1/tx_byte_num_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.099     4.401    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X112Y246       FDCE                                         r  net_udp_loop_inst1/tx_byte_num_reg[6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            net_udp_loop_inst1/udp_number_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.835ns  (logic 1.540ns (14.212%)  route 9.295ns (85.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T26                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           1.903     3.400    net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n_IBUF
    SLICE_X36Y153        LUT1 (Prop_lut1_I0_O)        0.043     3.443 f  net_udp_loop_inst1/u_arp/u_arp_rx/cur_state[4]_i_2__0/O
                         net (fo=925, routed)         7.392    10.835    net_udp_loop_inst1/sys_rst_n
    SLICE_X110Y245       FDCE                                         f  net_udp_loop_inst1/udp_number_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.365     1.365 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           1.854     3.219    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.302 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         1.098     4.400    net_udp_loop_inst1/gmii_tx_clk
    SLICE_X110Y245       FDCE                                         r  net_udp_loop_inst1/udp_number_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 net_rxd[3]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.672ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V25                                               0.000     0.000 r  net_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[3]
    V25                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  net_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.408    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[3]
    IDELAY_X0Y114        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.672 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.672    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_3
    ILOGIC_X0Y114        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y114        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[3].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rx_ctl
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.676ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  net_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    net_rx_ctl
    W26                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  net_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.412    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rx_ctl
    IDELAY_X0Y113        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.676 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_delay_rx_ctrl/DATAOUT
                         net (fo=1, routed)           0.000     0.676    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rx_ctl_delay
    ILOGIC_X0Y113        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y113        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/u_iddr_rx_ctl/C

Slack:                    inf
  Source:                 net_rxd[0]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.678ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns = ( 6.540 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V27                                               0.000     0.000 r  net_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[0]
    V27                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  net_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.414    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[0]
    IDELAY_X0Y117        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.678 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.678    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_0
    ILOGIC_X0Y117        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.919     6.540    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y117        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[0].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rxd[1]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.700ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V29                                               0.000     0.000 r  net_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[1]
    V29                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  net_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.436    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[1]
    IDELAY_X0Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.700 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.700    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_1
    ILOGIC_X0Y116        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y116        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[1].u_iddr_rxd/C

Slack:                    inf
  Source:                 net_rxd[2]
                            (input port)
  Destination:            net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/D
                            (rising edge-triggered cell IDDR clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.704ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 6.542 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V30                                               0.000     0.000 r  net_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    net_rxd[2]
    V30                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  net_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.440    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd[2]
    IDELAY_X0Y115        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.704 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_delay_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.704    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rgmii_rxd_delay_2
    ILOGIC_X0Y115        IDDR                                         r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc fall edge)    4.000     4.000 f  
    U27                                               0.000     4.000 f  net_rxc (IN)
                         net (fo=0)                   0.000     4.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     4.618 f  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     5.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.621 f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.921     6.542    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk
    ILOGIC_X0Y115        IDDR                                         f  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/rxdata[2].u_iddr_rxd/C

Slack:                    inf
  Source:                 u_TX7332/o_del_num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.174ns (20.776%)  route 0.663ns (79.224%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y231        FDRE                         0.000     0.000 r  u_TX7332/o_del_num_reg[1]/C
    SLICE_X82Y231        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_TX7332/o_del_num_reg[1]/Q
                         net (fo=7, routed)           0.374     0.492    net_udp_loop_inst1/u_udp/u_udp_tx/o_del_num[1]
    SLICE_X83Y217        LUT6 (Prop_lut6_I5_O)        0.028     0.520 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[1]_i_3__0/O
                         net (fo=1, routed)           0.289     0.809    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[1]_i_3__0_n_0
    SLICE_X71Y206        LUT6 (Prop_lut6_I3_O)        0.028     0.837 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.837    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[1]_i_1__0_n_0
    SLICE_X71Y206        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.731     2.352    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X71Y206        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[1]/C

Slack:                    inf
  Source:                 u_TX7332/o_del_num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.185ns (20.455%)  route 0.719ns (79.545%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y231        FDRE                         0.000     0.000 r  u_TX7332/o_del_num_reg[3]/C
    SLICE_X83Y231        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_TX7332/o_del_num_reg[3]/Q
                         net (fo=5, routed)           0.308     0.399    net_udp_loop_inst1/u_udp/u_udp_tx/o_del_num[3]
    SLICE_X82Y217        LUT5 (Prop_lut5_I1_O)        0.066     0.465 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_4__0/O
                         net (fo=1, routed)           0.411     0.876    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_4__0_n_0
    SLICE_X77Y206        LUT6 (Prop_lut6_I3_O)        0.028     0.904 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.904    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[3]_i_1__0_n_0
    SLICE_X77Y206        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.730     2.351    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X77Y206        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[3]/C

Slack:                    inf
  Source:                 u_TX7332/o_del_num_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.174ns (18.649%)  route 0.759ns (81.351%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y231        FDRE                         0.000     0.000 r  u_TX7332/o_del_num_reg[4]/C
    SLICE_X82Y231        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_TX7332/o_del_num_reg[4]/Q
                         net (fo=4, routed)           0.282     0.400    net_udp_loop_inst1/u_udp/u_udp_tx/o_del_num[4]
    SLICE_X82Y217        LUT5 (Prop_lut5_I1_O)        0.028     0.428 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_3__0/O
                         net (fo=1, routed)           0.477     0.905    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_3__0_n_0
    SLICE_X71Y205        LUT6 (Prop_lut6_I2_O)        0.028     0.933 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.933    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[4]_i_1__0_n_0
    SLICE_X71Y205        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.731     2.352    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X71Y205        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[4]/C

Slack:                    inf
  Source:                 u_TX7332/o_del_num_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.246ns (26.001%)  route 0.700ns (73.999%))
  Logic Levels:           4  (FDRE=1 LUT5=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y231        FDRE                         0.000     0.000 r  u_TX7332/o_del_num_reg[6]/C
    SLICE_X83Y231        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_TX7332/o_del_num_reg[6]/Q
                         net (fo=3, routed)           0.584     0.684    net_udp_loop_inst1/u_udp/u_udp_tx/o_del_num[6]
    SLICE_X72Y206        LUT5 (Prop_lut5_I1_O)        0.028     0.712 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_11__0/O
                         net (fo=1, routed)           0.000     0.712    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_11__0_n_0
    SLICE_X72Y206        MUXF7 (Prop_muxf7_I0_O)      0.050     0.762 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]_i_5/O
                         net (fo=1, routed)           0.116     0.878    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]_i_5_n_0
    SLICE_X72Y206        LUT5 (Prop_lut5_I4_O)        0.068     0.946 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.946    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[6]_i_1__0_n_0
    SLICE_X72Y206        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.731     2.352    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X72Y206        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[6]/C

Slack:                    inf
  Source:                 u_TX7332/o_del_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.485%)  route 0.801ns (76.515%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y231        FDRE                         0.000     0.000 r  u_TX7332/o_del_num_reg[0]/C
    SLICE_X83Y231        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_TX7332/o_del_num_reg[0]/Q
                         net (fo=8, routed)           0.640     0.740    net_udp_loop_inst1/u_udp/u_udp_tx/o_del_num[0]
    SLICE_X77Y206        LUT6 (Prop_lut6_I5_O)        0.028     0.768 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[0]_i_10/O
                         net (fo=1, routed)           0.000     0.768    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[0]_i_10_n_0
    SLICE_X77Y206        MUXF7 (Prop_muxf7_I0_O)      0.050     0.818 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[0]_i_4/O
                         net (fo=1, routed)           0.162     0.979    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[0]_i_4_n_0
    SLICE_X77Y208        LUT5 (Prop_lut5_I4_O)        0.068     1.047 r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.047    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd[0]_i_1__0_n_0
    SLICE_X77Y208        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxc rise edge)    0.000     0.000 r  
    U27                                               0.000     0.000 r  net_rxc (IN)
                         net (fo=0)                   0.000     0.000    net_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.618     0.618 r  net_rxc_IBUF_inst/O
                         net (fo=2, routed)           0.973     1.591    net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.621 r  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/BUFG_inst/O
                         net (fo=852, routed)         0.729     2.350    net_udp_loop_inst1/u_udp/u_udp_tx/gmii_rx_clk
    SLICE_X77Y208        FDCE                                         r  net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd_reg[0]/C





