{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650737284939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650737284940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 13:08:04 2022 " "Processing started: Sat Apr 23 13:08:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650737284940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737284940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc " "Command: quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737284940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650737285148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650737285148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux " "Found entity 1: n2tmux" {  } { { "01/n2tmux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux16.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux16 " "Found entity 1: n2tmux16" {  } { { "01/n2tmux16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "02/HalfAdder.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/HalfAdder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "02/FullAdder.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "02/Add16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/alun2t.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/alun2t.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUn2t " "Found entity 1: ALUn2t" {  } { { "02/ALUn2t.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rzfpga_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rzfpga_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rzfpga_pc " "Found entity 1: rzfpga_pc" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n8waymux16.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n8waymux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 n8WayMux16 " "Found entity 1: n8WayMux16" {  } { { "01/n8WayMux16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n8WayMux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux_8_way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux_8_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_8_way " "Found entity 1: dmux_8_way" {  } { { "01/dmux_8_way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_8_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux_4_way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux_4_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_4_way " "Found entity 1: dmux_4_way" {  } { { "01/dmux_4_way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_4_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux " "Found entity 1: dmux" {  } { { "01/dmux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/register.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "03/BRAM/register.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_8.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_8 " "Found entity 1: bram_ram_8" {  } { { "03/BRAM/bram_ram_8.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_64.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_64 " "Found entity 1: bram_ram_64" {  } { { "03/BRAM/bram_ram_64.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_512.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_512 " "Found entity 1: bram_ram_512" {  } { { "03/BRAM/bram_ram_512.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_512.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_4k.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_4k " "Found entity 1: bram_ram_4k" {  } { { "03/BRAM/bram_ram_4k.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_4k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650737290584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650737290584 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rzfpga_pc " "Elaborating entity \"rzfpga_pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650737290600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 rzfpga_pc.v(110) " "Verilog HDL assignment warning at rzfpga_pc.v(110): truncated value with size 16 to match size of target (3)" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA0 rzfpga_pc.v(28) " "Output port \"SDA0\" at rzfpga_pc.v(28) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA1 rzfpga_pc.v(29) " "Output port \"SDA1\" at rzfpga_pc.v(29) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA2 rzfpga_pc.v(30) " "Output port \"SDA2\" at rzfpga_pc.v(30) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA3 rzfpga_pc.v(31) " "Output port \"SDA3\" at rzfpga_pc.v(31) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA4 rzfpga_pc.v(32) " "Output port \"SDA4\" at rzfpga_pc.v(32) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA5 rzfpga_pc.v(33) " "Output port \"SDA5\" at rzfpga_pc.v(33) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA6 rzfpga_pc.v(34) " "Output port \"SDA6\" at rzfpga_pc.v(34) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA7 rzfpga_pc.v(35) " "Output port \"SDA7\" at rzfpga_pc.v(35) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA8 rzfpga_pc.v(36) " "Output port \"SDA8\" at rzfpga_pc.v(36) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA9 rzfpga_pc.v(37) " "Output port \"SDA9\" at rzfpga_pc.v(37) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA10 rzfpga_pc.v(38) " "Output port \"SDA10\" at rzfpga_pc.v(38) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDA11 rzfpga_pc.v(39) " "Output port \"SDA11\" at rzfpga_pc.v(39) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDBS0 rzfpga_pc.v(40) " "Output port \"SDBS0\" at rzfpga_pc.v(40) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDBS1 rzfpga_pc.v(41) " "Output port \"SDBS1\" at rzfpga_pc.v(41) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDLDQM rzfpga_pc.v(42) " "Output port \"SDLDQM\" at rzfpga_pc.v(42) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDUDQM rzfpga_pc.v(43) " "Output port \"SDUDQM\" at rzfpga_pc.v(43) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCKE rzfpga_pc.v(44) " "Output port \"SDCKE\" at rzfpga_pc.v(44) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCLK rzfpga_pc.v(45) " "Output port \"SDCLK\" at rzfpga_pc.v(45) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCS rzfpga_pc.v(46) " "Output port \"SDCS\" at rzfpga_pc.v(46) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290601 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDRAS rzfpga_pc.v(47) " "Output port \"SDRAS\" at rzfpga_pc.v(47) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290602 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDCAS rzfpga_pc.v(48) " "Output port \"SDCAS\" at rzfpga_pc.v(48) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290602 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDWE rzfpga_pc.v(49) " "Output port \"SDWE\" at rzfpga_pc.v(49) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650737290602 "|rzfpga_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUn2t ALUn2t:ALU_instance_main " "Elaborating entity \"ALUn2t\" for hierarchy \"ALUn2t:ALU_instance_main\"" {  } { { "rzfpga_pc.v" "ALU_instance_main" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 ALUn2t:ALU_instance_main\|Add16:add16_alu_a " "Elaborating entity \"Add16\" for hierarchy \"ALUn2t:ALU_instance_main\|Add16:add16_alu_a\"" {  } { { "02/ALUn2t.v" "add16_alu_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALUn2t:ALU_instance_main\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a " "Elaborating entity \"FullAdder\" for hierarchy \"ALUn2t:ALU_instance_main\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\"" {  } { { "02/Add16.v" "full_adder_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder ALUn2t:ALU_instance_main\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\|HalfAdder:half_adder_inst_a " "Elaborating entity \"HalfAdder\" for hierarchy \"ALUn2t:ALU_instance_main\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\|HalfAdder:half_adder_inst_a\"" {  } { { "02/FullAdder.v" "half_adder_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux16 ALUn2t:ALU_instance_main\|n2tmux16:mux16_alu_a " "Elaborating entity \"n2tmux16\" for hierarchy \"ALUn2t:ALU_instance_main\|n2tmux16:mux16_alu_a\"" {  } { { "02/ALUn2t.v" "mux16_alu_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux ALUn2t:ALU_instance_main\|n2tmux16:mux16_alu_a\|n2tmux:mux16_a " "Elaborating entity \"n2tmux\" for hierarchy \"ALUn2t:ALU_instance_main\|n2tmux16:mux16_alu_a\|n2tmux:mux16_a\"" {  } { { "01/n2tmux16.v" "mux16_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "rzfpga_pc.v" "hvsync" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(34) " "Verilog HDL assignment warning at hvsync_generator.v(34): truncated value with size 32 to match size of target (10)" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650737290620 "|rzfpga_pc|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(40) " "Verilog HDL assignment warning at hvsync_generator.v(40): truncated value with size 32 to match size of target (10)" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650737290620 "|rzfpga_pc|hvsync_generator:hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_ram_4k bram_ram_4k:bram_ram_4k_a " "Elaborating entity \"bram_ram_4k\" for hierarchy \"bram_ram_4k:bram_ram_4k_a\"" {  } { { "rzfpga_pc.v" "bram_ram_4k_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux_8_way bram_ram_4k:bram_ram_4k_a\|dmux_8_way:dmux_8_way_a " "Elaborating entity \"dmux_8_way\" for hierarchy \"bram_ram_4k:bram_ram_4k_a\|dmux_8_way:dmux_8_way_a\"" {  } { { "03/BRAM/bram_ram_4k.v" "dmux_8_way_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_4k.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux bram_ram_4k:bram_ram_4k_a\|dmux_8_way:dmux_8_way_a\|dmux:split " "Elaborating entity \"dmux\" for hierarchy \"bram_ram_4k:bram_ram_4k_a\|dmux_8_way:dmux_8_way_a\|dmux:split\"" {  } { { "01/dmux_8_way.v" "split" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_8_way.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux_4_way bram_ram_4k:bram_ram_4k_a\|dmux_8_way:dmux_8_way_a\|dmux_4_way:dmux_low_nibble " "Elaborating entity \"dmux_4_way\" for hierarchy \"bram_ram_4k:bram_ram_4k_a\|dmux_8_way:dmux_8_way_a\|dmux_4_way:dmux_low_nibble\"" {  } { { "01/dmux_8_way.v" "dmux_low_nibble" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_8_way.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_ram_512 bram_ram_4k:bram_ram_4k_a\|bram_ram_512:bram_ram_512_a " "Elaborating entity \"bram_ram_512\" for hierarchy \"bram_ram_4k:bram_ram_4k_a\|bram_ram_512:bram_ram_512_a\"" {  } { { "03/BRAM/bram_ram_4k.v" "bram_ram_512_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_4k.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_ram_64 bram_ram_4k:bram_ram_4k_a\|bram_ram_512:bram_ram_512_a\|bram_ram_64:bram_ram_64_a " "Elaborating entity \"bram_ram_64\" for hierarchy \"bram_ram_4k:bram_ram_4k_a\|bram_ram_512:bram_ram_512_a\|bram_ram_64:bram_ram_64_a\"" {  } { { "03/BRAM/bram_ram_512.v" "bram_ram_64_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_512.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_ram_8 bram_ram_4k:bram_ram_4k_a\|bram_ram_512:bram_ram_512_a\|bram_ram_64:bram_ram_64_a\|bram_ram_8:bram_ram_8_a " "Elaborating entity \"bram_ram_8\" for hierarchy \"bram_ram_4k:bram_ram_4k_a\|bram_ram_512:bram_ram_512_a\|bram_ram_64:bram_ram_64_a\|bram_ram_8:bram_ram_8_a\"" {  } { { "03/BRAM/bram_ram_64.v" "bram_ram_8_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_64.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register bram_ram_4k:bram_ram_4k_a\|bram_ram_512:bram_ram_512_a\|bram_ram_64:bram_ram_64_a\|bram_ram_8:bram_ram_8_a\|register:register_a " "Elaborating entity \"register\" for hierarchy \"bram_ram_4k:bram_ram_4k_a\|bram_ram_512:bram_ram_512_a\|bram_ram_64:bram_ram_64_a\|bram_ram_8:bram_ram_8_a\|register:register_a\"" {  } { { "03/BRAM/bram_ram_8.v" "register_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_8.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n8WayMux16 bram_ram_4k:bram_ram_4k_a\|bram_ram_512:bram_ram_512_a\|bram_ram_64:bram_ram_64_a\|bram_ram_8:bram_ram_8_a\|n8WayMux16:n8WayMux16_a " "Elaborating entity \"n8WayMux16\" for hierarchy \"bram_ram_4k:bram_ram_4k_a\|bram_ram_512:bram_ram_512_a\|bram_ram_64:bram_ram_64_a\|bram_ram_8:bram_ram_8_a\|n8WayMux16:n8WayMux16_a\"" {  } { { "03/BRAM/bram_ram_8.v" "n8WayMux16_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_8.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650737290700 ""}
