// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/22/2016 01:13:57"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module in_FSM (
	in_priority,
	in_lo_overflow,
	in_hi_overflow,
	in_ctrl_ctrl,
	out_m_discard_en,
	out_wren,
	out_priority,
	clk_phy,
	clk_sys,
	reset,
	controli,
	wrend,
	wrenc,
	datai,
	datao,
	controlo);
input 	in_priority;
input 	in_lo_overflow;
input 	in_hi_overflow;
input 	in_ctrl_ctrl;
output 	out_m_discard_en;
output 	out_wren;
output 	out_priority;
input 	clk_phy;
input 	clk_sys;
input 	reset;
input 	[23:0] controli;
input 	wrend;
input 	wrenc;
input 	[7:0] datai;
output 	[7:0] datao;
output 	[23:0] controlo;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk_sys~input_o ;
wire \in_ctrl_ctrl~input_o ;
wire \in_priority~input_o ;
wire \in_hi_overflow~input_o ;
wire \in_lo_overflow~input_o ;
wire \out_m_discard_en~0_combout ;
wire \reset~input_o ;
wire \out_m_discard_en~reg0_q ;
wire \out_wren~0_combout ;
wire \out_wren~reg0_q ;
wire \clk_phy~input_o ;
wire \wrenc~input_o ;
wire \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8]~4_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9]~5_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~6_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~7_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~8_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~9_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~1_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~2_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~3_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \~GND~combout ;
wire \out_priority~reg0_q ;
wire \wrend~input_o ;
wire \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~4_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~5_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~6_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~7_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~8_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~9_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~1_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~2_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~3_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \datai[0]~input_o ;
wire \datao[0]~reg0_q ;
wire \datai[1]~input_o ;
wire \datao[1]~reg0_q ;
wire \datai[2]~input_o ;
wire \datao[2]~reg0_q ;
wire \datai[3]~input_o ;
wire \datao[3]~reg0_q ;
wire \datai[4]~input_o ;
wire \datao[4]~reg0_q ;
wire \datai[5]~input_o ;
wire \datao[5]~reg0_q ;
wire \datai[6]~input_o ;
wire \datao[6]~reg0_q ;
wire \datai[7]~input_o ;
wire \datao[7]~reg0_q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~6_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~7_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~8_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~3_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~4_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~5_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~1_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~2_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \controli[0]~input_o ;
wire \controlo[0]~reg0_q ;
wire \controli[1]~input_o ;
wire \controlo[1]~reg0_q ;
wire \controli[2]~input_o ;
wire \controlo[2]~reg0_q ;
wire \controli[3]~input_o ;
wire \controlo[3]~reg0_q ;
wire \controli[4]~input_o ;
wire \controlo[4]~reg0_q ;
wire \controli[5]~input_o ;
wire \controlo[5]~reg0_q ;
wire \controli[6]~input_o ;
wire \controlo[6]~reg0_q ;
wire \controli[7]~input_o ;
wire \controlo[7]~reg0_q ;
wire \controli[8]~input_o ;
wire \controlo[8]~reg0_q ;
wire \controli[9]~input_o ;
wire \controlo[9]~reg0_q ;
wire \controli[10]~input_o ;
wire \controlo[10]~reg0_q ;
wire \controli[11]~input_o ;
wire \controlo[11]~reg0_q ;
wire \controli[12]~input_o ;
wire \controlo[12]~reg0_q ;
wire \controli[13]~input_o ;
wire \controlo[13]~reg0_q ;
wire \controli[14]~input_o ;
wire \controlo[14]~reg0_q ;
wire \controli[15]~input_o ;
wire \controlo[15]~reg0_q ;
wire \controli[16]~input_o ;
wire \controlo[16]~reg0_q ;
wire \controli[17]~input_o ;
wire \controlo[17]~reg0_q ;
wire \controli[18]~input_o ;
wire \controlo[18]~reg0_q ;
wire \controli[19]~input_o ;
wire \controlo[19]~reg0_q ;
wire \controli[20]~input_o ;
wire \controlo[20]~reg0_q ;
wire \controli[21]~input_o ;
wire \controlo[21]~reg0_q ;
wire \controli[22]~input_o ;
wire \controlo[22]~reg0_q ;
wire \controli[23]~input_o ;
wire \controlo[23]~reg0_q ;
wire [9:0] \inbuff_comp|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \inbuff_priority|dcfifo_component|auto_generated|wrptr_g ;
wire [0:0] \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [7:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [23:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [9:0] \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a ;
wire [9:0] \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [8:0] \inbuff_comp|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \inbuff_priority|dcfifo_component|auto_generated|ram_address_a ;
wire [9:0] \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [8:0] \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a ;
wire [8:0] \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [7:0] \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a ;
wire [8:0] \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [0:0] \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [1:0] \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [1:0] \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [1:0] \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;

wire [0:0] \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [0:0] \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus ;
wire [0:0] \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23_PORTBDATAOUT_bus ;

assign \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];

assign \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus [0];

assign \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \out_m_discard_en~output (
	.i(\out_m_discard_en~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_m_discard_en),
	.obar());
// synopsys translate_off
defparam \out_m_discard_en~output .bus_hold = "false";
defparam \out_m_discard_en~output .open_drain_output = "false";
defparam \out_m_discard_en~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_wren~output (
	.i(\out_wren~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_wren),
	.obar());
// synopsys translate_off
defparam \out_wren~output .bus_hold = "false";
defparam \out_wren~output .open_drain_output = "false";
defparam \out_wren~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \out_priority~output (
	.i(\out_priority~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_priority),
	.obar());
// synopsys translate_off
defparam \out_priority~output .bus_hold = "false";
defparam \out_priority~output .open_drain_output = "false";
defparam \out_priority~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[0]~output (
	.i(\datao[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datao[0]),
	.obar());
// synopsys translate_off
defparam \datao[0]~output .bus_hold = "false";
defparam \datao[0]~output .open_drain_output = "false";
defparam \datao[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[1]~output (
	.i(\datao[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datao[1]),
	.obar());
// synopsys translate_off
defparam \datao[1]~output .bus_hold = "false";
defparam \datao[1]~output .open_drain_output = "false";
defparam \datao[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[2]~output (
	.i(\datao[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datao[2]),
	.obar());
// synopsys translate_off
defparam \datao[2]~output .bus_hold = "false";
defparam \datao[2]~output .open_drain_output = "false";
defparam \datao[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[3]~output (
	.i(\datao[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datao[3]),
	.obar());
// synopsys translate_off
defparam \datao[3]~output .bus_hold = "false";
defparam \datao[3]~output .open_drain_output = "false";
defparam \datao[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[4]~output (
	.i(\datao[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datao[4]),
	.obar());
// synopsys translate_off
defparam \datao[4]~output .bus_hold = "false";
defparam \datao[4]~output .open_drain_output = "false";
defparam \datao[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[5]~output (
	.i(\datao[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datao[5]),
	.obar());
// synopsys translate_off
defparam \datao[5]~output .bus_hold = "false";
defparam \datao[5]~output .open_drain_output = "false";
defparam \datao[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[6]~output (
	.i(\datao[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datao[6]),
	.obar());
// synopsys translate_off
defparam \datao[6]~output .bus_hold = "false";
defparam \datao[6]~output .open_drain_output = "false";
defparam \datao[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datao[7]~output (
	.i(\datao[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datao[7]),
	.obar());
// synopsys translate_off
defparam \datao[7]~output .bus_hold = "false";
defparam \datao[7]~output .open_drain_output = "false";
defparam \datao[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[0]~output (
	.i(\controlo[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[0]),
	.obar());
// synopsys translate_off
defparam \controlo[0]~output .bus_hold = "false";
defparam \controlo[0]~output .open_drain_output = "false";
defparam \controlo[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[1]~output (
	.i(\controlo[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[1]),
	.obar());
// synopsys translate_off
defparam \controlo[1]~output .bus_hold = "false";
defparam \controlo[1]~output .open_drain_output = "false";
defparam \controlo[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[2]~output (
	.i(\controlo[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[2]),
	.obar());
// synopsys translate_off
defparam \controlo[2]~output .bus_hold = "false";
defparam \controlo[2]~output .open_drain_output = "false";
defparam \controlo[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[3]~output (
	.i(\controlo[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[3]),
	.obar());
// synopsys translate_off
defparam \controlo[3]~output .bus_hold = "false";
defparam \controlo[3]~output .open_drain_output = "false";
defparam \controlo[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[4]~output (
	.i(\controlo[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[4]),
	.obar());
// synopsys translate_off
defparam \controlo[4]~output .bus_hold = "false";
defparam \controlo[4]~output .open_drain_output = "false";
defparam \controlo[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[5]~output (
	.i(\controlo[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[5]),
	.obar());
// synopsys translate_off
defparam \controlo[5]~output .bus_hold = "false";
defparam \controlo[5]~output .open_drain_output = "false";
defparam \controlo[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[6]~output (
	.i(\controlo[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[6]),
	.obar());
// synopsys translate_off
defparam \controlo[6]~output .bus_hold = "false";
defparam \controlo[6]~output .open_drain_output = "false";
defparam \controlo[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[7]~output (
	.i(\controlo[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[7]),
	.obar());
// synopsys translate_off
defparam \controlo[7]~output .bus_hold = "false";
defparam \controlo[7]~output .open_drain_output = "false";
defparam \controlo[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[8]~output (
	.i(\controlo[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[8]),
	.obar());
// synopsys translate_off
defparam \controlo[8]~output .bus_hold = "false";
defparam \controlo[8]~output .open_drain_output = "false";
defparam \controlo[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[9]~output (
	.i(\controlo[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[9]),
	.obar());
// synopsys translate_off
defparam \controlo[9]~output .bus_hold = "false";
defparam \controlo[9]~output .open_drain_output = "false";
defparam \controlo[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[10]~output (
	.i(\controlo[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[10]),
	.obar());
// synopsys translate_off
defparam \controlo[10]~output .bus_hold = "false";
defparam \controlo[10]~output .open_drain_output = "false";
defparam \controlo[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[11]~output (
	.i(\controlo[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[11]),
	.obar());
// synopsys translate_off
defparam \controlo[11]~output .bus_hold = "false";
defparam \controlo[11]~output .open_drain_output = "false";
defparam \controlo[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[12]~output (
	.i(\controlo[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[12]),
	.obar());
// synopsys translate_off
defparam \controlo[12]~output .bus_hold = "false";
defparam \controlo[12]~output .open_drain_output = "false";
defparam \controlo[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[13]~output (
	.i(\controlo[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[13]),
	.obar());
// synopsys translate_off
defparam \controlo[13]~output .bus_hold = "false";
defparam \controlo[13]~output .open_drain_output = "false";
defparam \controlo[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[14]~output (
	.i(\controlo[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[14]),
	.obar());
// synopsys translate_off
defparam \controlo[14]~output .bus_hold = "false";
defparam \controlo[14]~output .open_drain_output = "false";
defparam \controlo[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[15]~output (
	.i(\controlo[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[15]),
	.obar());
// synopsys translate_off
defparam \controlo[15]~output .bus_hold = "false";
defparam \controlo[15]~output .open_drain_output = "false";
defparam \controlo[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[16]~output (
	.i(\controlo[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[16]),
	.obar());
// synopsys translate_off
defparam \controlo[16]~output .bus_hold = "false";
defparam \controlo[16]~output .open_drain_output = "false";
defparam \controlo[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[17]~output (
	.i(\controlo[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[17]),
	.obar());
// synopsys translate_off
defparam \controlo[17]~output .bus_hold = "false";
defparam \controlo[17]~output .open_drain_output = "false";
defparam \controlo[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[18]~output (
	.i(\controlo[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[18]),
	.obar());
// synopsys translate_off
defparam \controlo[18]~output .bus_hold = "false";
defparam \controlo[18]~output .open_drain_output = "false";
defparam \controlo[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[19]~output (
	.i(\controlo[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[19]),
	.obar());
// synopsys translate_off
defparam \controlo[19]~output .bus_hold = "false";
defparam \controlo[19]~output .open_drain_output = "false";
defparam \controlo[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[20]~output (
	.i(\controlo[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[20]),
	.obar());
// synopsys translate_off
defparam \controlo[20]~output .bus_hold = "false";
defparam \controlo[20]~output .open_drain_output = "false";
defparam \controlo[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[21]~output (
	.i(\controlo[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[21]),
	.obar());
// synopsys translate_off
defparam \controlo[21]~output .bus_hold = "false";
defparam \controlo[21]~output .open_drain_output = "false";
defparam \controlo[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[22]~output (
	.i(\controlo[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[22]),
	.obar());
// synopsys translate_off
defparam \controlo[22]~output .bus_hold = "false";
defparam \controlo[22]~output .open_drain_output = "false";
defparam \controlo[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \controlo[23]~output (
	.i(\controlo[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(controlo[23]),
	.obar());
// synopsys translate_off
defparam \controlo[23]~output .bus_hold = "false";
defparam \controlo[23]~output .open_drain_output = "false";
defparam \controlo[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk_sys~input (
	.i(clk_sys),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_sys~input_o ));
// synopsys translate_off
defparam \clk_sys~input .bus_hold = "false";
defparam \clk_sys~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \in_ctrl_ctrl~input (
	.i(in_ctrl_ctrl),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_ctrl_ctrl~input_o ));
// synopsys translate_off
defparam \in_ctrl_ctrl~input .bus_hold = "false";
defparam \in_ctrl_ctrl~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \in_priority~input (
	.i(in_priority),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_priority~input_o ));
// synopsys translate_off
defparam \in_priority~input .bus_hold = "false";
defparam \in_priority~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \in_hi_overflow~input (
	.i(in_hi_overflow),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_hi_overflow~input_o ));
// synopsys translate_off
defparam \in_hi_overflow~input .bus_hold = "false";
defparam \in_hi_overflow~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \in_lo_overflow~input (
	.i(in_lo_overflow),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_lo_overflow~input_o ));
// synopsys translate_off
defparam \in_lo_overflow~input .bus_hold = "false";
defparam \in_lo_overflow~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \out_m_discard_en~0 (
// Equation(s):
// \out_m_discard_en~0_combout  = (\in_ctrl_ctrl~input_o  & ((!\in_priority~input_o  & ((\in_lo_overflow~input_o ))) # (\in_priority~input_o  & (\in_hi_overflow~input_o ))))

	.dataa(!\in_ctrl_ctrl~input_o ),
	.datab(!\in_priority~input_o ),
	.datac(!\in_hi_overflow~input_o ),
	.datad(!\in_lo_overflow~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_m_discard_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_m_discard_en~0 .extended_lut = "off";
defparam \out_m_discard_en~0 .lut_mask = 64'h0145014501450145;
defparam \out_m_discard_en~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \out_m_discard_en~reg0 (
	.clk(\clk_sys~input_o ),
	.d(\out_m_discard_en~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_m_discard_en~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_m_discard_en~reg0 .is_wysiwyg = "true";
defparam \out_m_discard_en~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_wren~0 (
// Equation(s):
// \out_wren~0_combout  = (\in_ctrl_ctrl~input_o  & ((!\in_priority~input_o  & ((!\in_lo_overflow~input_o ))) # (\in_priority~input_o  & (!\in_hi_overflow~input_o ))))

	.dataa(!\in_ctrl_ctrl~input_o ),
	.datab(!\in_priority~input_o ),
	.datac(!\in_hi_overflow~input_o ),
	.datad(!\in_lo_overflow~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_wren~0 .extended_lut = "off";
defparam \out_wren~0 .lut_mask = 64'h5410541054105410;
defparam \out_wren~0 .shared_arith = "off";
// synopsys translate_on

dffeas \out_wren~reg0 (
	.clk(\clk_sys~input_o ),
	.d(\out_wren~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_wren~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_wren~reg0 .is_wysiwyg = "true";
defparam \out_wren~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \clk_phy~input (
	.i(clk_phy),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_phy~input_o ));
// synopsys translate_off
defparam \clk_phy~input .bus_hold = "false";
defparam \clk_phy~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \wrenc~input (
	.i(wrenc),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wrenc~input_o ));
// synopsys translate_off
defparam \wrenc~input .bus_hold = "false";
defparam \wrenc~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8]~4 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8]~4_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8]~4 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8]~4 .lut_mask = 64'h0000000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrenc~input_o  & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0040000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// ((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0000080000000800;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ ((((\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h5555555595555555;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9]~5 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9]~5_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9]~5 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9]~5 .lut_mask = 64'h0000000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~6 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~6_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~6 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~6 .lut_mask = 64'h0000000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6] & ( \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6] & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] & (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6] & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6] & ( (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6]),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0660000000000660;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~7 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~7_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~7 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~7 .lut_mask = 64'h0000000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~8 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~8_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~8 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~8 .lut_mask = 64'h0000000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~9 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~9_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~9 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~9 .lut_mask = 64'h0000000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5] & ( \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5] & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7] & (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7] & (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5] & ( (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7] & (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5]),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// (\wrenc~input_o  & (((!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \wrenc~input_o  ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555100000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// ((((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555555559555555;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996699669966996;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\wrenc~input_o ) # ((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) 
// # (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))))

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0F4B0F4B0F4B0F4B;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\wrenc~input_o ) # ((!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~1 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~1 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~1 .lut_mask = 64'h0000000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~2 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~2 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~2 .lut_mask = 64'h0000000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~3 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~3 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~3 .lut_mask = 64'h0000000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0] & ( \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0] & ( 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2] & (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2] & (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) ) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0] & ( 
// !\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0] & ( (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2] & (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & 
// (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) # (\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2] & 
// (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2] & (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3])))) ) ) )

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]),
	.dataf(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & 
// (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0002000200020002;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) ) # ( 
// !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\wrenc~input_o ) # ((\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~0 .lut_mask = 64'h0000000000000000;
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .is_wysiwyg = "true";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .power_up = "low";
defparam \inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1] $ (!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1])

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( (\wrenc~input_o  & 
// (((!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) # ( !\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( \wrenc~input_o  ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_priority|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555155555551;
defparam \inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_priority|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \inbuff_priority|dcfifo_component|auto_generated|ram_address_a [8] = !\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8] $ (!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9])

	.dataa(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_priority|dcfifo_component|auto_generated|ram_address_a [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|ram_address_a[8] .extended_lut = "off";
defparam \inbuff_priority|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 64'h6666666666666666;
defparam \inbuff_priority|dcfifo_component|auto_generated|ram_address_a[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 (
	.portawe(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_priority|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\in_priority~input_o }),
	.portaaddr({\inbuff_priority|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_priority|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .logical_ram_name = "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .operation_mode = "dual_port";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_clear = "none";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_width = 9;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clear = "none";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clock = "none";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_width = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_address = 0;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_bit_number = 0;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_last_address = 511;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_depth = 512;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_width = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clear = "clear1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clock = "clock1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_width = 9;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clear = "clear1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_width = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_address = 0;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_bit_number = 0;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_last_address = 511;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_depth = 512;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_width = 1;
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_enable_clock = "clock1";
defparam \inbuff_priority|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \out_priority~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_priority|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_priority~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_priority~reg0 .is_wysiwyg = "true";
defparam \out_priority~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \wrend~input (
	.i(wrend),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wrend~input_o ));
// synopsys translate_off
defparam \wrend~input .bus_hold = "false";
defparam \wrend~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~4 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~4_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~4 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~4 .lut_mask = 64'h0000000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrend~input_o  & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h0040000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// ((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3363336333633363;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0000080000000800;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ ((((\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h5555555595555555;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~5 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~5_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~5 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~5 .lut_mask = 64'h0000000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~6 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~6_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~6 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~6 .lut_mask = 64'h0000000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6] & ( \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6] & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & ( (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9])))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [9]),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0660000000000660;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~7 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~7_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~7 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~7 .lut_mask = 64'h0000000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~8 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~8_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~8 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~8 .lut_mask = 64'h0000000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~9 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~9_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~9 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~9 .lut_mask = 64'h0000000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5] & ( \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & ( (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrend~input_o  
// & (((!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \wrend~input_o  ) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555555100000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3333363333333633;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ ((((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555555555595555;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// ((((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555555559555555;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h6996699669966996;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (((!\wrend~input_o ) # ((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))))

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0F4B0F4B0F4B0F4B;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\wrend~input_o ) # ((!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) 
// ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~1 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~1 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~1 .lut_mask = 64'h0000000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~2 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~2 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~2 .lut_mask = 64'h0000000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~3 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~3 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~3 .lut_mask = 64'h0000000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0] & ( \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & ( 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) ) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0] & ( 
// !\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & ( (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & 
// (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) # (\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2] & 
// (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3] $ (\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) ) ) )

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.dataf(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & 
// (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0002000200020002;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) ) # ( 
// !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\wrend~input_o ) # ((\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~0 .lut_mask = 64'h0000000000000000;
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1] $ (!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1])

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h6666666666666666;
defparam \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( (\wrend~input_o  & 
// (((!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )) # 
// (\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) # ( !\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( \wrend~input_o  ) )

	.dataa(!\wrend~input_o ),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\inbuff_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5555555155555551;
defparam \inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \datai[0]~input (
	.i(datai[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[0]~input_o ));
// synopsys translate_off
defparam \datai[0]~input .bus_hold = "false";
defparam \datai[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8] = !\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8] $ (!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9])

	.dataa(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] .extended_lut = "off";
defparam \inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 64'h6666666666666666;
defparam \inbuff_comp|dcfifo_component|auto_generated|ram_address_a[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[0]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[0]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[0]~reg0 .is_wysiwyg = "true";
defparam \datao[0]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[1]~input (
	.i(datai[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[1]~input_o ));
// synopsys translate_off
defparam \datai[1]~input .bus_hold = "false";
defparam \datai[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[1]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_bit_number = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_bit_number = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[1]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[1]~reg0 .is_wysiwyg = "true";
defparam \datao[1]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[2]~input (
	.i(datai[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[2]~input_o ));
// synopsys translate_off
defparam \datai[2]~input .bus_hold = "false";
defparam \datai[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[2]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[2]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[2]~reg0 .is_wysiwyg = "true";
defparam \datao[2]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[3]~input (
	.i(datai[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[3]~input_o ));
// synopsys translate_off
defparam \datai[3]~input .bus_hold = "false";
defparam \datai[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[3]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_bit_number = 3;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_bit_number = 3;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[3]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[3]~reg0 .is_wysiwyg = "true";
defparam \datao[3]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[4]~input (
	.i(datai[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[4]~input_o ));
// synopsys translate_off
defparam \datai[4]~input .bus_hold = "false";
defparam \datai[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[4]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[4]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[4]~reg0 .is_wysiwyg = "true";
defparam \datao[4]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[5]~input (
	.i(datai[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[5]~input_o ));
// synopsys translate_off
defparam \datai[5]~input .bus_hold = "false";
defparam \datai[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[5]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_bit_number = 5;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_bit_number = 5;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[5]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[5]~reg0 .is_wysiwyg = "true";
defparam \datao[5]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[6]~input (
	.i(datai[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[6]~input_o ));
// synopsys translate_off
defparam \datai[6]~input .bus_hold = "false";
defparam \datai[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[6]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[6]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[6]~reg0 .is_wysiwyg = "true";
defparam \datao[6]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \datai[7]~input (
	.i(datai[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\datai[7]~input_o ));
// synopsys translate_off
defparam \datai[7]~input .bus_hold = "false";
defparam \datai[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 (
	.portawe(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuff_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\datai[7]~input_o }),
	.portaaddr({\inbuff_comp|dcfifo_component|auto_generated|ram_address_a [8],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [7],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [5],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [4],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [1],
\inbuff_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk0_core_clock_enable = "ena0";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk1_output_clock_enable = "ena1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_offset_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_width_in_bits = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .logical_ram_name = "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .operation_mode = "dual_port";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_byte_enable_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clear = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clock = "none";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_bit_number = 7;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_width = 9;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clear = "clear1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_width = 1;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_address = 0;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_bit_number = 7;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_last_address = 511;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_depth = 512;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_width = 8;
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_enable_clock = "clock1";
defparam \inbuff_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \datao[7]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuff_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datao[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datao[7]~reg0 .is_wysiwyg = "true";
defparam \datao[7]~reg0 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~6 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~6_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~6 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~6 .lut_mask = 64'h0000000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrenc~input_o  & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0040000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # ((\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h3333333363333333;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ))

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h6969696969696969;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h9669699669969669;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0])

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h9999999999999999;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\wrenc~input_o  & 
// ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h0000555400000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # ((\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h3333333363333333;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~7 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~7_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~7 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~7 .lut_mask = 64'h0000000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~8 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~8_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~8 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~8 .lut_mask = 64'h0000000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2] & ( \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & ( (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4] & 
// (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5])))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9009000000009009;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (!\wrenc~input_o ) # 
// ((\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & (\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// ( (\wrenc~input_o  & ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  
// ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0000FFFF5554AAAB;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) ) # ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\wrenc~input_o ) # ((\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h40BF00FF40BF00FF;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// ((((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) ) ) # ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h5555595555555955;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// ((((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q )) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h5555595555555955;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ ((((\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h5555555595555555;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~3 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~3 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~3 .lut_mask = 64'h0000000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~4 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~4_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~4 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~4 .lut_mask = 64'h0000000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~5 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~5_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~5 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~5 .lut_mask = 64'h0000000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7] & ( \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & ( (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [8]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0000600660060000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = (\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0101010101010101;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\wrenc~input_o ) # ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0])))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) )

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0F0F0F4B0F0F0F0F;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # 
// ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))))

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h3363336333633363;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~0 .lut_mask = 64'h0000000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~1 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~1 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~1 .lut_mask = 64'h0000000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~2 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~2 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~2 .lut_mask = 64'h0000000000000000;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

dffeas \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\clk_sys~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1] & ( \inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & ( 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ 
// (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) ) ) ) # ( !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] & ( (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & 
// (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) # (\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3] & 
// (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0] $ (\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0])))) ) ) )

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datae(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\inbuffcon_comp|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9009000000009009;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\wrenc~input_o  & ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// ((!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # (!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ))))

	.dataa(!\wrenc~input_o ),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\inbuffcon_comp|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h5554555455545554;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \controli[0]~input (
	.i(controli[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[0]~input_o ));
// synopsys translate_off
defparam \controli[0]~input .bus_hold = "false";
defparam \controli[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] (
// Equation(s):
// \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7] = !\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8] $ (!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7])

	.dataa(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] .extended_lut = "off";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] .lut_mask = 64'h6666666666666666;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a[7] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[0]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[0]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[0]~reg0 .is_wysiwyg = "true";
defparam \controlo[0]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[1]~input (
	.i(controli[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[1]~input_o ));
// synopsys translate_off
defparam \controli[1]~input .bus_hold = "false";
defparam \controli[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[1]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_first_bit_number = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_first_bit_number = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[1]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[1]~reg0 .is_wysiwyg = "true";
defparam \controlo[1]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[2]~input (
	.i(controli[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[2]~input_o ));
// synopsys translate_off
defparam \controli[2]~input .bus_hold = "false";
defparam \controli[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[2]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[2]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[2]~reg0 .is_wysiwyg = "true";
defparam \controlo[2]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[3]~input (
	.i(controli[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[3]~input_o ));
// synopsys translate_off
defparam \controli[3]~input .bus_hold = "false";
defparam \controli[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[3]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_first_bit_number = 3;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_first_bit_number = 3;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[3]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[3]~reg0 .is_wysiwyg = "true";
defparam \controlo[3]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[4]~input (
	.i(controli[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[4]~input_o ));
// synopsys translate_off
defparam \controli[4]~input .bus_hold = "false";
defparam \controli[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[4]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_first_bit_number = 4;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_first_bit_number = 4;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[4]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[4]~reg0 .is_wysiwyg = "true";
defparam \controlo[4]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[5]~input (
	.i(controli[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[5]~input_o ));
// synopsys translate_off
defparam \controli[5]~input .bus_hold = "false";
defparam \controli[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[5]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_first_bit_number = 5;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_first_bit_number = 5;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[5]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[5]~reg0 .is_wysiwyg = "true";
defparam \controlo[5]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[6]~input (
	.i(controli[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[6]~input_o ));
// synopsys translate_off
defparam \controli[6]~input .bus_hold = "false";
defparam \controli[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[6]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_first_bit_number = 6;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_first_bit_number = 6;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[6]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[6]~reg0 .is_wysiwyg = "true";
defparam \controlo[6]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[7]~input (
	.i(controli[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[7]~input_o ));
// synopsys translate_off
defparam \controli[7]~input .bus_hold = "false";
defparam \controli[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[7]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_first_bit_number = 7;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_first_bit_number = 7;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[7]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[7]~reg0 .is_wysiwyg = "true";
defparam \controlo[7]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[8]~input (
	.i(controli[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[8]~input_o ));
// synopsys translate_off
defparam \controli[8]~input .bus_hold = "false";
defparam \controli[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[8]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_first_bit_number = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_first_bit_number = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[8]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[8]~reg0 .is_wysiwyg = "true";
defparam \controlo[8]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[9]~input (
	.i(controli[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[9]~input_o ));
// synopsys translate_off
defparam \controli[9]~input .bus_hold = "false";
defparam \controli[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[9]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_first_bit_number = 9;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_first_bit_number = 9;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[9]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[9]~reg0 .is_wysiwyg = "true";
defparam \controlo[9]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[10]~input (
	.i(controli[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[10]~input_o ));
// synopsys translate_off
defparam \controli[10]~input .bus_hold = "false";
defparam \controli[10]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[10]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_first_bit_number = 10;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_first_bit_number = 10;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[10]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[10]~reg0 .is_wysiwyg = "true";
defparam \controlo[10]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[11]~input (
	.i(controli[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[11]~input_o ));
// synopsys translate_off
defparam \controli[11]~input .bus_hold = "false";
defparam \controli[11]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[11]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_first_bit_number = 11;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_first_bit_number = 11;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[11]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[11]~reg0 .is_wysiwyg = "true";
defparam \controlo[11]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[12]~input (
	.i(controli[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[12]~input_o ));
// synopsys translate_off
defparam \controli[12]~input .bus_hold = "false";
defparam \controli[12]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[12]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_first_bit_number = 12;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_first_bit_number = 12;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[12]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[12]~reg0 .is_wysiwyg = "true";
defparam \controlo[12]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[13]~input (
	.i(controli[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[13]~input_o ));
// synopsys translate_off
defparam \controli[13]~input .bus_hold = "false";
defparam \controli[13]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[13]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_first_bit_number = 13;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_first_bit_number = 13;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[13]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[13]~reg0 .is_wysiwyg = "true";
defparam \controlo[13]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[14]~input (
	.i(controli[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[14]~input_o ));
// synopsys translate_off
defparam \controli[14]~input .bus_hold = "false";
defparam \controli[14]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[14]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_first_bit_number = 14;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_first_bit_number = 14;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[14]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[14]~reg0 .is_wysiwyg = "true";
defparam \controlo[14]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[15]~input (
	.i(controli[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[15]~input_o ));
// synopsys translate_off
defparam \controli[15]~input .bus_hold = "false";
defparam \controli[15]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[15]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_first_bit_number = 15;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_first_bit_number = 15;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[15]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[15]~reg0 .is_wysiwyg = "true";
defparam \controlo[15]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[16]~input (
	.i(controli[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[16]~input_o ));
// synopsys translate_off
defparam \controli[16]~input .bus_hold = "false";
defparam \controli[16]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[16]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_first_bit_number = 16;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_first_bit_number = 16;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[16]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[16]~reg0 .is_wysiwyg = "true";
defparam \controlo[16]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[17]~input (
	.i(controli[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[17]~input_o ));
// synopsys translate_off
defparam \controli[17]~input .bus_hold = "false";
defparam \controli[17]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[17]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_first_bit_number = 17;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_first_bit_number = 17;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a17 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[17]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[17]~reg0 .is_wysiwyg = "true";
defparam \controlo[17]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[18]~input (
	.i(controli[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[18]~input_o ));
// synopsys translate_off
defparam \controli[18]~input .bus_hold = "false";
defparam \controli[18]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[18]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_first_bit_number = 18;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_first_bit_number = 18;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[18]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[18]~reg0 .is_wysiwyg = "true";
defparam \controlo[18]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[19]~input (
	.i(controli[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[19]~input_o ));
// synopsys translate_off
defparam \controli[19]~input .bus_hold = "false";
defparam \controli[19]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[19]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_first_bit_number = 19;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_first_bit_number = 19;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[19]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[19]~reg0 .is_wysiwyg = "true";
defparam \controlo[19]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[20]~input (
	.i(controli[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[20]~input_o ));
// synopsys translate_off
defparam \controli[20]~input .bus_hold = "false";
defparam \controli[20]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[20]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_first_bit_number = 20;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_first_bit_number = 20;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[20]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[20]~reg0 .is_wysiwyg = "true";
defparam \controlo[20]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[21]~input (
	.i(controli[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[21]~input_o ));
// synopsys translate_off
defparam \controli[21]~input .bus_hold = "false";
defparam \controli[21]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[21]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_first_bit_number = 21;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_first_bit_number = 21;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[21]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[21]~reg0 .is_wysiwyg = "true";
defparam \controlo[21]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[22]~input (
	.i(controli[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[22]~input_o ));
// synopsys translate_off
defparam \controli[22]~input .bus_hold = "false";
defparam \controli[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[22]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_first_bit_number = 22;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_first_bit_number = 22;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[22]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[22]~reg0 .is_wysiwyg = "true";
defparam \controlo[22]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \controli[23]~input (
	.i(controli[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\controli[23]~input_o ));
// synopsys translate_off
defparam \controli[23]~input .bus_hold = "false";
defparam \controli[23]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 (
	.portawe(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(\clk_sys~input_o ),
	.clk1(\clk_phy~input_o ),
	.ena0(\inbuffcon_comp|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\reset~input_o ),
	.nerror(vcc),
	.portadatain({\controli[23]~input_o }),
	.portaaddr({\inbuffcon_comp|dcfifo_component|auto_generated|ram_address_a [7],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [6],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [5],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [4],
\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [3],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [2],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [1],\inbuffcon_comp|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .clk0_core_clock_enable = "ena0";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .clk1_output_clock_enable = "ena1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .data_interleave_offset_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .data_interleave_width_in_bits = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .logical_ram_name = "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .operation_mode = "dual_port";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_address_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_byte_enable_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_data_out_clear = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_data_out_clock = "none";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_first_bit_number = 23;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_address_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_address_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_address_width = 8;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_data_out_clear = "clear1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_data_out_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_data_width = 1;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_first_address = 0;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_first_bit_number = 23;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_last_address = 255;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_logical_ram_depth = 256;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_logical_ram_width = 24;
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .port_b_read_enable_clock = "clock1";
defparam \inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|ram_block11a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \controlo[23]~reg0 (
	.clk(\clk_phy~input_o ),
	.d(\inbuffcon_comp|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlo[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlo[23]~reg0 .is_wysiwyg = "true";
defparam \controlo[23]~reg0 .power_up = "low";
// synopsys translate_on

endmodule
