--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml s6base_top.twx s6base_top.ncd -o s6base_top.twr
s6base_top.pcf

Design file:              s6base_top.ncd
Physical constraint file: s6base_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock_100_MHz = PERIOD TIMEGRP "clock100M" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12716 paths analyzed, 2371 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.708ns.
--------------------------------------------------------------------------------

Paths for end point uart_1/baudrxcount_9 (SLICE_X50Y81.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          uart_1/baudrxcount_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.550 - 0.573)
  Source Clock:         clockext100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to uart_1/baudrxcount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y22.AQ      Tcko                  0.391   reset
                                                       reset
    SLICE_X49Y79.A3      net (fanout=116)      4.725   reset
    SLICE_X49Y79.A       Tilo                  0.259   uart_1/rx3
                                                       uart_1/Reset_OR_DriverANDClockEnable101
    SLICE_X50Y81.SR      net (fanout=3)        0.820   uart_1/Reset_OR_DriverANDClockEnable10
    SLICE_X50Y81.CLK     Tsrck                 0.455   uart_1/baudrxcount<9>
                                                       uart_1/baudrxcount_9
    -------------------------------------------------  ---------------------------
    Total                                      6.650ns (1.105ns logic, 5.545ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_1/baudrxcount_0 (FF)
  Destination:          uart_1/baudrxcount_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.458 - 0.509)
  Source Clock:         clockext100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_1/baudrxcount_0 to uart_1/baudrxcount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.AQ      Tcko                  0.391   uart_1/baudrxcount<8>
                                                       uart_1/baudrxcount_0
    SLICE_X51Y79.B2      net (fanout=3)        0.755   uart_1/baudrxcount<0>
    SLICE_X51Y79.B       Tilo                  0.259   uart_1/baudrxcount<8>
                                                       uart_1/baudrxclock<13>_SW0
    SLICE_X49Y79.A6      net (fanout=8)        0.328   N10
    SLICE_X49Y79.A       Tilo                  0.259   uart_1/rx3
                                                       uart_1/Reset_OR_DriverANDClockEnable101
    SLICE_X50Y81.SR      net (fanout=3)        0.820   uart_1/Reset_OR_DriverANDClockEnable10
    SLICE_X50Y81.CLK     Tsrck                 0.455   uart_1/baudrxcount<9>
                                                       uart_1/baudrxcount_9
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (1.364ns logic, 1.903ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_1/bitrxcount_1 (FF)
  Destination:          uart_1/baudrxcount_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.192ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.458 - 0.510)
  Source Clock:         clockext100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_1/bitrxcount_1 to uart_1/baudrxcount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.BMUX    Tshcko                0.488   uart_1/bitrxcount<3>
                                                       uart_1/bitrxcount_1
    SLICE_X49Y79.C1      net (fanout=4)        0.459   uart_1/bitrxcount<1>
    SLICE_X49Y79.C       Tilo                  0.259   uart_1/rx3
                                                       uart_1/_n0242_inv11
    SLICE_X49Y79.A2      net (fanout=5)        0.452   uart_1/_n0242_inv1
    SLICE_X49Y79.A       Tilo                  0.259   uart_1/rx3
                                                       uart_1/Reset_OR_DriverANDClockEnable101
    SLICE_X50Y81.SR      net (fanout=3)        0.820   uart_1/Reset_OR_DriverANDClockEnable10
    SLICE_X50Y81.CLK     Tsrck                 0.455   uart_1/baudrxcount<9>
                                                       uart_1/baudrxcount_9
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (1.461ns logic, 1.731ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point uart_1/baudrxcount_6 (SLICE_X50Y80.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          uart_1/baudrxcount_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.551 - 0.573)
  Source Clock:         clockext100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to uart_1/baudrxcount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y22.AQ      Tcko                  0.391   reset
                                                       reset
    SLICE_X49Y79.A3      net (fanout=116)      4.725   reset
    SLICE_X49Y79.A       Tilo                  0.259   uart_1/rx3
                                                       uart_1/Reset_OR_DriverANDClockEnable101
    SLICE_X50Y80.SR      net (fanout=3)        0.659   uart_1/Reset_OR_DriverANDClockEnable10
    SLICE_X50Y80.CLK     Tsrck                 0.421   uart_1/baudrxcount<6>
                                                       uart_1/baudrxcount_6
    -------------------------------------------------  ---------------------------
    Total                                      6.455ns (1.071ns logic, 5.384ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_1/baudrxcount_0 (FF)
  Destination:          uart_1/baudrxcount_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.072ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.459 - 0.509)
  Source Clock:         clockext100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_1/baudrxcount_0 to uart_1/baudrxcount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.AQ      Tcko                  0.391   uart_1/baudrxcount<8>
                                                       uart_1/baudrxcount_0
    SLICE_X51Y79.B2      net (fanout=3)        0.755   uart_1/baudrxcount<0>
    SLICE_X51Y79.B       Tilo                  0.259   uart_1/baudrxcount<8>
                                                       uart_1/baudrxclock<13>_SW0
    SLICE_X49Y79.A6      net (fanout=8)        0.328   N10
    SLICE_X49Y79.A       Tilo                  0.259   uart_1/rx3
                                                       uart_1/Reset_OR_DriverANDClockEnable101
    SLICE_X50Y80.SR      net (fanout=3)        0.659   uart_1/Reset_OR_DriverANDClockEnable10
    SLICE_X50Y80.CLK     Tsrck                 0.421   uart_1/baudrxcount<6>
                                                       uart_1/baudrxcount_6
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (1.330ns logic, 1.742ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_1/bitrxcount_1 (FF)
  Destination:          uart_1/baudrxcount_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.997ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.459 - 0.510)
  Source Clock:         clockext100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_1/bitrxcount_1 to uart_1/baudrxcount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.BMUX    Tshcko                0.488   uart_1/bitrxcount<3>
                                                       uart_1/bitrxcount_1
    SLICE_X49Y79.C1      net (fanout=4)        0.459   uart_1/bitrxcount<1>
    SLICE_X49Y79.C       Tilo                  0.259   uart_1/rx3
                                                       uart_1/_n0242_inv11
    SLICE_X49Y79.A2      net (fanout=5)        0.452   uart_1/_n0242_inv1
    SLICE_X49Y79.A       Tilo                  0.259   uart_1/rx3
                                                       uart_1/Reset_OR_DriverANDClockEnable101
    SLICE_X50Y80.SR      net (fanout=3)        0.659   uart_1/Reset_OR_DriverANDClockEnable10
    SLICE_X50Y80.CLK     Tsrck                 0.421   uart_1/baudrxcount<6>
                                                       uart_1/baudrxcount_6
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (1.427ns logic, 1.570ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point uart_1/baudrxcount_4 (SLICE_X51Y80.A4), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          uart_1/baudrxcount_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.551 - 0.573)
  Source Clock:         clockext100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to uart_1/baudrxcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y22.AQ      Tcko                  0.391   reset
                                                       reset
    SLICE_X51Y79.D5      net (fanout=116)      4.984   reset
    SLICE_X51Y79.D       Tilo                  0.259   uart_1/baudrxcount<8>
                                                       uart_1/baudrxcount_cst1
    SLICE_X51Y80.A4      net (fanout=5)        0.457   uart_1/baudrxcount_cst
    SLICE_X51Y80.CLK     Tas                   0.322   uart_1/baudrxcount<7>
                                                       uart_1/baudrxcount_4_glue_set
                                                       uart_1/baudrxcount_4
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (0.972ns logic, 5.441ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_1/bitrxcount_1 (FF)
  Destination:          uart_1/baudrxcount_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.459 - 0.510)
  Source Clock:         clockext100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_1/bitrxcount_1 to uart_1/baudrxcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.BMUX    Tshcko                0.488   uart_1/bitrxcount<3>
                                                       uart_1/bitrxcount_1
    SLICE_X49Y79.C1      net (fanout=4)        0.459   uart_1/bitrxcount<1>
    SLICE_X49Y79.C       Tilo                  0.259   uart_1/rx3
                                                       uart_1/_n0242_inv11
    SLICE_X51Y79.D4      net (fanout=5)        0.436   uart_1/_n0242_inv1
    SLICE_X51Y79.D       Tilo                  0.259   uart_1/baudrxcount<8>
                                                       uart_1/baudrxcount_cst1
    SLICE_X51Y80.A4      net (fanout=5)        0.457   uart_1/baudrxcount_cst
    SLICE_X51Y80.CLK     Tas                   0.322   uart_1/baudrxcount<7>
                                                       uart_1/baudrxcount_4_glue_set
                                                       uart_1/baudrxcount_4
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (1.328ns logic, 1.352ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_1/bitrxcount_3 (FF)
  Destination:          uart_1/baudrxcount_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.459 - 0.510)
  Source Clock:         clockext100MHz_BUFGP rising at 0.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_1/bitrxcount_3 to uart_1/baudrxcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.CQ      Tcko                  0.447   uart_1/bitrxcount<3>
                                                       uart_1/bitrxcount_3
    SLICE_X49Y79.C3      net (fanout=3)        0.462   uart_1/bitrxcount<3>
    SLICE_X49Y79.C       Tilo                  0.259   uart_1/rx3
                                                       uart_1/_n0242_inv11
    SLICE_X51Y79.D4      net (fanout=5)        0.436   uart_1/_n0242_inv1
    SLICE_X51Y79.D       Tilo                  0.259   uart_1/baudrxcount<8>
                                                       uart_1/baudrxcount_cst1
    SLICE_X51Y80.A4      net (fanout=5)        0.457   uart_1/baudrxcount_cst
    SLICE_X51Y80.CLK     Tas                   0.322   uart_1/baudrxcount<7>
                                                       uart_1/baudrxcount_4_glue_set
                                                       uart_1/baudrxcount_4
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (1.287ns logic, 1.355ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_100_MHz = PERIOD TIMEGRP "clock100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ioports_1/out4_22 (SLICE_X42Y57.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ioports_1/out4_22 (FF)
  Destination:          ioports_1/out4_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clockext100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ioports_1/out4_22 to ioports_1/out4_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.DQ      Tcko                  0.200   ioports_1/out4<22>
                                                       ioports_1/out4_22
    SLICE_X42Y57.D6      net (fanout=2)        0.022   ioports_1/out4<22>
    SLICE_X42Y57.CLK     Tah         (-Th)    -0.190   ioports_1/out4<22>
                                                       ioports_1/Mmux_state[4]_out4[31]_wide_mux_111_OUT151
                                                       ioports_1/out4_22
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ioports_1/out6_23 (SLICE_X42Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ioports_1/out6_23 (FF)
  Destination:          ioports_1/out6_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clockext100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ioports_1/out6_23 to ioports_1/out6_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y62.AQ      Tcko                  0.200   ioports_1/out6<26>
                                                       ioports_1/out6_23
    SLICE_X42Y62.A6      net (fanout=2)        0.022   ioports_1/out6<23>
    SLICE_X42Y62.CLK     Tah         (-Th)    -0.190   ioports_1/out6<26>
                                                       ioports_1/Mmux_state[4]_out6[31]_wide_mux_109_OUT161
                                                       ioports_1/out6_23
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ioports_1/out4_31 (SLICE_X46Y62.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ioports_1/out4_31 (FF)
  Destination:          ioports_1/out4_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clockext100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clockext100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ioports_1/out4_31 to ioports_1/out4_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.DQ      Tcko                  0.200   ioports_1/out4<31>
                                                       ioports_1/out4_31
    SLICE_X46Y62.D6      net (fanout=2)        0.022   ioports_1/out4<31>
    SLICE_X46Y62.CLK     Tah         (-Th)    -0.190   ioports_1/out4<31>
                                                       ioports_1/Mmux_state[4]_out4[31]_wide_mux_111_OUT251
                                                       ioports_1/out4_31
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_100_MHz = PERIOD TIMEGRP "clock100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clockext100MHz_BUFGP/BUFG/I0
  Logical resource: clockext100MHz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clockext100MHz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uart_1/baudtxcount<3>/CLK
  Logical resource: uart_1/baudtxcount_1/CK
  Location pin: SLICE_X46Y72.CLK
  Clock network: clockext100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uart_1/baudtxcount<3>/CLK
  Logical resource: uart_1/baudtxcount_2/CK
  Location pin: SLICE_X46Y72.CLK
  Clock network: clockext100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clockext100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clockext100MHz |    6.708|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12716 paths, 0 nets, and 2866 connections

Design statistics:
   Minimum period:   6.708ns{1}   (Maximum frequency: 149.076MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 07 16:42:39 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4629 MB



