#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e97b96bbf0 .scope module, "tb_main" "tb_main" 2 4;
 .timescale -9 -12;
P_000001e97b9b2360 .param/real "BAUDRATE" 1 2 33, Cr<m7080000000000000gfd2>; value=115200.
P_000001e97b9b2398 .param/real "BIT_PERIOD" 1 2 34, Cr<m43d11c71c71c7000gfcf>; value=8680.56
P_000001e97b9b23d0 .param/real "CLK_FREQ" 1 2 18, Cr<m5b8d800000000000gfda>; value=2.40000e+07
P_000001e97b9b2408 .param/real "CLK_PERIOD" 1 2 19, Cr<m5355555555555400gfc7>; value=41.6667
v000001e97ba28310_0 .var "clk", 0 0;
v000001e97ba28090_0 .var "rst_n", 0 0;
v000001e97ba28b30_0 .var "rx", 0 0;
v000001e97ba28bd0_0 .net "tx", 0 0, v000001e97ba28810_0;  1 drivers
S_000001e97b9c1b70 .scope module, "dut" "main" 2 10, 3 4 0, S_000001e97b96bbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "tx";
v000001e97ba289f0_0 .net "clk", 0 0, v000001e97ba28310_0;  1 drivers
v000001e97ba284f0_0 .net "data_buffer", 7 0, v000001e97b9c1f30_0;  1 drivers
v000001e97ba28ef0_0 .net "data_ready", 0 0, v000001e97b9d27d0_0;  1 drivers
v000001e97ba28590_0 .net "rst_n", 0 0, v000001e97ba28090_0;  1 drivers
v000001e97ba28a90_0 .net "rx", 0 0, v000001e97ba28b30_0;  1 drivers
v000001e97ba281d0_0 .net "tx", 0 0, v000001e97ba28810_0;  alias, 1 drivers
v000001e97ba286d0_0 .net "tx_busy", 0 0, v000001e97b9b4b70_0;  1 drivers
S_000001e97b9c1d00 .scope module, "uart_receiver" "receiver" 3 17, 4 1 0, S_000001e97b9c1b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "data_ready";
P_000001e97b9d2600 .param/l "BAUD_RATE" 0 4 10, +C4<00000000000000011100001000000000>;
P_000001e97b9d2638 .param/l "CLK_FREQ" 0 4 9, +C4<00000001011011100011011000000000>;
P_000001e97b9d2670 .param/l "CYC_PER_BIT" 1 4 12, +C4<00000000000000000000000011010000>;
P_000001e97b9d26a8 .param/l "HALF_CYC_PER_BIT" 1 4 13, +C4<00000000000000000000000001101000>;
P_000001e97b9d26e0 .param/l "STATE_DATA" 1 4 30, C4<10>;
P_000001e97b9d2718 .param/l "STATE_IDLE" 1 4 28, C4<00>;
P_000001e97b9d2750 .param/l "STATE_START" 1 4 29, C4<01>;
P_000001e97b9d2788 .param/l "STATE_STOP" 1 4 31, C4<11>;
v000001e97b9833e0_0 .var "bit_index", 2 0;
v000001e97b983160_0 .net "clk", 0 0, v000001e97ba28310_0;  alias, 1 drivers
v000001e97b9c1e90_0 .var "clk_count", 15 0;
v000001e97b9c1f30_0 .var "data_out", 7 0;
v000001e97b9d27d0_0 .var "data_ready", 0 0;
v000001e97b9d2870_0 .net "rst_n", 0 0, v000001e97ba28090_0;  alias, 1 drivers
v000001e97b9d2910_0 .net "rx", 0 0, v000001e97ba28b30_0;  alias, 1 drivers
v000001e97b9d29b0_0 .var "rx_shift_reg", 7 0;
v000001e97b9b4670_0 .var "rx_sync", 1 0;
v000001e97b9b4710_0 .var "state", 1 0;
E_000001e97b9a71d0/0 .event negedge, v000001e97b9d2870_0;
E_000001e97b9a71d0/1 .event posedge, v000001e97b983160_0;
E_000001e97b9a71d0 .event/or E_000001e97b9a71d0/0, E_000001e97b9a71d0/1;
S_000001e97b9b47b0 .scope module, "uart_transmitter" "transmitter" 3 26, 5 1 0, S_000001e97b9c1b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "busy";
P_000001e97b9b4940 .param/l "BAUD_RATE" 0 5 11, +C4<00000000000000011100001000000000>;
P_000001e97b9b4978 .param/l "CLK_FREQ" 0 5 10, +C4<00000001011011100011011000000000>;
P_000001e97b9b49b0 .param/l "CYC_PER_BIT" 1 5 12, +C4<00000000000000000000000011010000>;
P_000001e97b9b49e8 .param/l "STATE_DATA" 1 5 16, C4<10>;
P_000001e97b9b4a20 .param/l "STATE_IDLE" 1 5 14, C4<00>;
P_000001e97b9b4a58 .param/l "STATE_START" 1 5 15, C4<01>;
P_000001e97b9b4a90 .param/l "STATE_STOP" 1 5 17, C4<11>;
v000001e97b9b4ad0_0 .var "bit_index", 2 0;
v000001e97b9b4b70_0 .var "busy", 0 0;
v000001e97b9b4c10_0 .net "clk", 0 0, v000001e97ba28310_0;  alias, 1 drivers
v000001e97b9b4cb0_0 .var "clk_count", 15 0;
v000001e97b9b4d50_0 .net "data_in", 7 0, v000001e97b9c1f30_0;  alias, 1 drivers
v000001e97ba288b0_0 .net "rst_n", 0 0, v000001e97ba28090_0;  alias, 1 drivers
v000001e97ba28e50_0 .var "state", 1 0;
v000001e97ba28810_0 .var "tx", 0 0;
v000001e97ba28db0_0 .var "tx_shift_reg", 7 0;
v000001e97ba28950_0 .net "tx_start", 0 0, v000001e97b9d27d0_0;  alias, 1 drivers
S_000001e97b9b4df0 .scope task, "send_byte" "send_byte" 2 37, 2 37 0, S_000001e97b96bbf0;
 .timescale -9 -12;
v000001e97ba28f90_0 .var "byte", 7 0;
v000001e97ba28630_0 .var/i "i", 31 0;
TD_tb_main.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e97ba28b30_0, 0, 1;
    %delay 8680556, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e97ba28630_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001e97ba28630_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001e97ba28f90_0;
    %load/vec4 v000001e97ba28630_0;
    %part/s 1;
    %store/vec4 v000001e97ba28b30_0, 0, 1;
    %delay 8680556, 0;
    %load/vec4 v000001e97ba28630_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e97ba28630_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e97ba28b30_0, 0, 1;
    %delay 8680556, 0;
    %end;
    .scope S_000001e97b9c1d00;
T_1 ;
    %wait E_000001e97b9a71d0;
    %load/vec4 v000001e97b9d2870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e97b9b4670_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e97b9b4670_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001e97b9d2910_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e97b9b4670_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e97b9c1d00;
T_2 ;
    %wait E_000001e97b9a71d0;
    %load/vec4 v000001e97b9d2870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e97b9b4710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e97b9c1f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e97b9d27d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e97b9833e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e97b9c1e90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e97b9d29b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e97b9d27d0_0, 0;
    %load/vec4 v000001e97b9b4710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e97b9b4710_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e97b9c1e90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e97b9833e0_0, 0;
    %load/vec4 v000001e97b9b4670_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e97b9b4710_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v000001e97b9c1e90_0;
    %pad/u 32;
    %cmpi/u 103, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v000001e97b9c1e90_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e97b9c1e90_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000001e97b9b4670_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e97b9c1e90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e97b9b4710_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e97b9b4710_0, 0;
T_2.13 ;
T_2.11 ;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v000001e97b9c1e90_0;
    %pad/u 32;
    %cmpi/u 207, 0, 32;
    %jmp/0xz  T_2.14, 5;
    %load/vec4 v000001e97b9c1e90_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e97b9c1e90_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e97b9c1e90_0, 0;
    %load/vec4 v000001e97b9b4670_0;
    %parti/s 1, 1, 2;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001e97b9833e0_0;
    %assign/vec4/off/d v000001e97b9d29b0_0, 4, 5;
    %load/vec4 v000001e97b9833e0_0;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_2.16, 5;
    %load/vec4 v000001e97b9833e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e97b9833e0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e97b9833e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e97b9b4710_0, 0;
T_2.17 ;
T_2.15 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000001e97b9c1e90_0;
    %pad/u 32;
    %cmpi/u 207, 0, 32;
    %jmp/0xz  T_2.18, 5;
    %load/vec4 v000001e97b9c1e90_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e97b9c1e90_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e97b9c1e90_0, 0;
    %load/vec4 v000001e97b9b4670_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v000001e97b9d29b0_0;
    %assign/vec4 v000001e97b9c1f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e97b9d27d0_0, 0;
T_2.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e97b9b4710_0, 0;
T_2.19 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e97b9b47b0;
T_3 ;
    %wait E_000001e97b9a71d0;
    %load/vec4 v000001e97ba288b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e97ba28e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e97ba28810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e97b9b4b70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e97b9b4ad0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e97b9b4cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e97ba28db0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e97ba28e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e97ba28e50_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e97ba28810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e97b9b4b70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e97b9b4ad0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e97b9b4cb0_0, 0;
    %load/vec4 v000001e97ba28950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v000001e97b9b4d50_0;
    %assign/vec4 v000001e97ba28db0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e97ba28e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e97b9b4b70_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e97ba28810_0, 0;
    %load/vec4 v000001e97b9b4cb0_0;
    %pad/u 32;
    %cmpi/u 207, 0, 32;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v000001e97b9b4cb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e97b9b4cb0_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e97b9b4cb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e97ba28e50_0, 0;
T_3.11 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v000001e97ba28db0_0;
    %load/vec4 v000001e97b9b4ad0_0;
    %part/u 1;
    %assign/vec4 v000001e97ba28810_0, 0;
    %load/vec4 v000001e97b9b4cb0_0;
    %pad/u 32;
    %cmpi/u 207, 0, 32;
    %jmp/0xz  T_3.12, 5;
    %load/vec4 v000001e97b9b4cb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e97b9b4cb0_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e97b9b4cb0_0, 0;
    %load/vec4 v000001e97b9b4ad0_0;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_3.14, 5;
    %load/vec4 v000001e97b9b4ad0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e97b9b4ad0_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e97b9b4ad0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e97ba28e50_0, 0;
T_3.15 ;
T_3.13 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e97ba28810_0, 0;
    %load/vec4 v000001e97b9b4cb0_0;
    %pad/u 32;
    %cmpi/u 207, 0, 32;
    %jmp/0xz  T_3.16, 5;
    %load/vec4 v000001e97b9b4cb0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e97b9b4cb0_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e97b9b4cb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e97ba28e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e97b9b4b70_0, 0;
T_3.17 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e97b96bbf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e97ba28310_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001e97b96bbf0;
T_5 ;
    %delay 20833, 0;
    %load/vec4 v000001e97ba28310_0;
    %inv;
    %store/vec4 v000001e97ba28310_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e97b96bbf0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e97ba28090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e97ba28b30_0, 0, 1;
    %delay 208333, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e97ba28090_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001e97b96bbf0;
T_7 ;
    %vpi_call 2 56 "$dumpfile", "tb_main.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e97b96bbf0 {0 0 0};
    %delay 17361111, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000001e97ba28f90_0, 0, 8;
    %fork TD_tb_main.send_byte, S_000001e97b9b4df0;
    %join;
    %delay 17361111, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001e97ba28f90_0, 0, 8;
    %fork TD_tb_main.send_byte, S_000001e97b9b4df0;
    %join;
    %delay 17361111, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_main.v";
    "./main.v";
    "./receiver.v";
    "./transmitter.v";
