Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 21 14:04:30 2021
| Host         : DESKTOP-DJO5JUN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file T03_M3_Top_Level_control_sets_placed.rpt
| Design       : T03_M3_Top_Level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   405 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |    50 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           18 |
| No           | No                    | Yes                    |             200 |           68 |
| No           | Yes                   | No                     |              16 |           16 |
| Yes          | No                    | No                     |             107 |           38 |
| Yes          | No                    | Yes                    |             158 |           63 |
| Yes          | Yes                   | No                     |              66 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |            Enable Signal           |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  mod_scheme_B/r_channel_I_reg[7]_2                    |                                    | mod_scheme_B/r_channel_I_reg[7]_1                    |                1 |              1 |         1.00 |
|  mod_scheme_B/r_channel_I_reg[6]_2                    |                                    | mod_scheme_B/r_channel_I_reg[6]_1                    |                1 |              1 |         1.00 |
|  mod_scheme_B/r_channel_I_reg[5]_2                    |                                    | mod_scheme_B/r_channel_I_reg[5]_1                    |                1 |              1 |         1.00 |
|  mod_scheme_B/r_channel_Q_reg[7]_1                    |                                    | mod_scheme_B/r_channel_Q_reg[7]_0                    |                1 |              1 |         1.00 |
|  mod_scheme_B/r_channel_Q_reg[5]_1                    |                                    | mod_scheme_B/r_channel_Q_reg[5]_0                    |                1 |              1 |         1.00 |
|  mod_scheme_B/r_channel_Q_reg[6]_1                    |                                    | mod_scheme_B/r_channel_Q_reg[6]_0                    |                1 |              1 |         1.00 |
|  debounce_inst/r_data_debounced_reg[1]_LDC_i_1_n_0    |                                    | debounce_inst/r_data_debounced_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  debounce_inst/r_data_debounced_reg[2]_LDC_i_1_n_0    |                                    | debounce_inst/r_data_debounced_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  debounce_inst/r_data_debounced_reg[0]_LDC_i_1_n_0    |                                    | debounce_inst/r_data_debounced_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  debounce_inst/r_display_debounced_reg[1]_LDC_i_1_n_0 |                                    | debounce_inst/r_display_debounced_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  debounce_inst/r_data_debounced_reg[3]_LDC_i_1_n_0    |                                    | debounce_inst/r_data_debounced_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  debounce_inst/r_debounced_reg_LDC_i_1_n_0            |                                    | debounce_inst/r_debounced_reg_LDC_i_2_n_0            |                1 |              1 |         1.00 |
|  debounce_inst/r_display_debounced_reg[2]_LDC_i_1_n_0 |                                    | debounce_inst/r_display_debounced_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  debounce_inst/r_error_debounced_reg[0]_LDC_i_1_n_0   |                                    | debounce_inst/r_error_debounced_reg[0]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  debounce_inst/r_display_debounced_reg[0]_LDC_i_1_n_0 |                                    | debounce_inst/r_display_debounced_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  debounce_inst/r_error_debounced_reg[1]_LDC_i_1_n_0   |                                    | debounce_inst/r_error_debounced_reg[1]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_debounced          | debounce_inst/r_debounced_reg_LDC_i_2_n_0            |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_debounced          | debounce_inst/r_debounced_reg_LDC_i_1_n_0            |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             |                                    | mod_scheme_B/r_channel_Q_reg[5]_0                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             |                                    | mod_scheme_B/r_channel_I_reg[5]_1                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_error_debounced    | debounce_inst/r_error_debounced_reg[0]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | symbolConv/o_LED123_out            | i_Rst_IBUF                                           |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_error_debounced    | debounce_inst/r_error_debounced_reg[1]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_error_debounced    | debounce_inst/r_error_debounced_reg[1]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_display_debounced  | debounce_inst/r_display_debounced_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_display_debounced  | debounce_inst/r_display_debounced_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_display_debounced  | debounce_inst/r_display_debounced_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_display_debounced  | debounce_inst/r_display_debounced_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | mod_scheme_B/r_channel_Q_reg[7]_1                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_display_debounced  | debounce_inst/r_display_debounced_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_display_debounced  | debounce_inst/r_display_debounced_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | mod_scheme_B/r_channel_I_reg[7]_2                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | mod_scheme_B/r_channel_I_reg[6]_2                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | mod_scheme_B/r_channel_I_reg[7]_1                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | mod_scheme_B/r_channel_I_reg[6]_1                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | mod_scheme_B/r_channel_I_reg[5]_2                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | mod_scheme_B/r_channel_Q_reg[6]_0                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_error_debounced    | debounce_inst/r_error_debounced_reg[0]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | mod_scheme_B/r_channel_Q_reg[7]_0                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | mod_scheme_B/r_channel_Q_reg[5]_1                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | mod_scheme_B/r_channel_Q_reg[6]_1                    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_data_debounced     | debounce_inst/r_data_debounced_reg[1]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_data_debounced     | debounce_inst/r_data_debounced_reg[2]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_data_debounced     | debounce_inst/r_data_debounced_reg[2]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_data_debounced     | debounce_inst/r_data_debounced_reg[1]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_data_debounced     | debounce_inst/r_data_debounced_reg[0]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_data_debounced     | debounce_inst/r_data_debounced_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_data_debounced     | debounce_inst/r_data_debounced_reg[3]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | debounce_inst/r_data_debounced     | debounce_inst/r_data_debounced_reg[3]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  system_DCM/inst/clk_out1                             | symbolConv/o_LED119_out            | i_Rst_IBUF                                           |                1 |              2 |         2.00 |
|  system_DCM/inst/clk_out1                             | crcCheck/o_Data_Rx0                | crcCheck/o_Data_Rx[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  system_DCM/inst/clk_out1                             | crcGen/r_Data0                     |                                                      |                1 |              4 |         4.00 |
|  system_DCM/inst/clk_out1                             | MUX/r_dig_shown0                   |                                                      |                3 |              4 |         1.33 |
|  system_DCM/inst/clk_out1                             | multiply_acc_B/r_load_count0       | multiply_acc_B/r_load_count[3]_i_1_n_0               |                1 |              4 |         4.00 |
|  system_DCM/inst/clk_out1                             | multiply_acc_B/r_res0              | multiply_acc_B/r_res[3]_i_1_n_0                      |                1 |              4 |         4.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_2Hz/w_CE_2Hz           | i_Rst_IBUF                                           |                1 |              5 |         5.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_16Hz/E[0]              | i_Rst_IBUF                                           |                1 |              5 |         5.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_16Hz/w_CE_16Hz         | i_Rst_IBUF                                           |                2 |              5 |         2.50 |
| ~system_DCM/inst/clk_out1                             |                                    | i_Rst_IBUF                                           |                5 |              5 |         1.00 |
|  system_DCM/inst/clk_out1                             | crcGen/o_Data_6_bit0               |                                                      |                1 |              6 |         6.00 |
|  system_DCM/inst/clk_out1                             | multiply_acc_B/E[0]                |                                                      |                3 |              6 |         2.00 |
|  system_DCM/inst/clk_out1                             | clockEnable_1Hz/o_CE_reg_0[0]      | i_Rst_IBUF                                           |                2 |              7 |         3.50 |
|  system_DCM/inst/clk_out1                             | clockEnable_1Hz/E[0]               | i_Rst_IBUF                                           |                3 |             15 |         5.00 |
|  system_DCM/inst/clk_out1                             | multiply_acc_B/r_I_multiply0__4    |                                                      |               12 |             21 |         1.75 |
|  system_DCM/inst/clk_out1                             | multiply_acc_B/o_acc_I0            |                                                      |                7 |             22 |         3.14 |
|  system_DCM/inst/clk_out1                             | multiply_acc_B/r_I_add[15]_i_1_n_0 |                                                      |                7 |             22 |         3.14 |
|  system_DCM/inst/clk_out1                             | multiply_acc_B/r_I_result0         | multiply_acc_B/r_I_result[15]_i_1_n_0                |                4 |             22 |         5.50 |
|  system_DCM/inst/clk_out1                             | multiply_acc_B/r_acc_I0            |                                                      |                4 |             22 |         5.50 |
|  system_DCM/inst/clk_out1                             | clockEnable_100Hz/w_CE_100Hz       | i_Rst_IBUF                                           |                6 |             24 |         4.00 |
|  system_DCM/inst/clk_out1                             |                                    |                                                      |               18 |             32 |         1.78 |
|  system_DCM/inst/clk_out1                             | crcCheck/count_B[0]_i_1_n_0        | i_Rst_IBUF                                           |                8 |             32 |         4.00 |
|  system_DCM/inst/clk_out1                             | crcCheck/count_A0                  | crcCheck/count_A[0]_i_1_n_0                          |                8 |             32 |         4.00 |
|  system_DCM/inst/clk_out1                             | crcGen/count                       | i_Rst_IBUF                                           |                8 |             32 |         4.00 |
|  system_DCM/inst/clk_out1                             |                                    | i_Rst_IBUF                                           |               61 |            193 |         3.16 |
+-------------------------------------------------------+------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


